
####################################################
# Sites
sites - DSP48_X1Y42 DSP48_X1Y43 DSP48_X1Y44 DSP48_X1Y45 DSP48_X1Y46 DSP48_X1Y47 DSP48_X1Y48 DSP48_X1Y49 RAMB18_X1Y42 RAMB18_X1Y43 RAMB18_X1Y44 RAMB18_X1Y45 RAMB18_X1Y46 RAMB18_X1Y47 RAMB18_X1Y48 RAMB18_X1Y49 RAMB36_X1Y21 RAMB36_X1Y22 RAMB36_X1Y23 RAMB36_X1Y24 SLICE_X34Y104 SLICE_X34Y105 SLICE_X34Y106 SLICE_X34Y107 SLICE_X34Y108 SLICE_X34Y109 SLICE_X34Y110 SLICE_X34Y111 SLICE_X34Y112 SLICE_X34Y113 SLICE_X34Y114 SLICE_X34Y115 SLICE_X34Y116 SLICE_X34Y117 SLICE_X34Y118 SLICE_X34Y119 SLICE_X34Y120 SLICE_X34Y121 SLICE_X34Y122 SLICE_X34Y123 SLICE_X34Y124 SLICE_X34Y125 SLICE_X34Y126 SLICE_X34Y127 SLICE_X35Y104 SLICE_X35Y105 SLICE_X35Y106 SLICE_X35Y107 SLICE_X35Y108 SLICE_X35Y109 SLICE_X35Y110 SLICE_X35Y111 SLICE_X35Y112 SLICE_X35Y113 SLICE_X35Y114 SLICE_X35Y115 SLICE_X35Y116 SLICE_X35Y117 SLICE_X35Y118 SLICE_X35Y119 SLICE_X35Y120 SLICE_X35Y121 SLICE_X35Y122 SLICE_X35Y123 SLICE_X35Y124 SLICE_X35Y125 SLICE_X35Y126 SLICE_X35Y127 SLICE_X36Y104 SLICE_X36Y105 SLICE_X36Y106 SLICE_X36Y107 SLICE_X36Y108 SLICE_X36Y109 SLICE_X36Y110 SLICE_X36Y111 SLICE_X36Y112 SLICE_X36Y113 SLICE_X36Y114 SLICE_X36Y115 SLICE_X36Y116 SLICE_X36Y117 SLICE_X36Y118 SLICE_X36Y119 SLICE_X36Y120 SLICE_X36Y121 SLICE_X36Y122 SLICE_X36Y123 SLICE_X36Y124 SLICE_X36Y125 SLICE_X36Y126 SLICE_X36Y127 SLICE_X37Y104 SLICE_X37Y105 SLICE_X37Y106 SLICE_X37Y107 SLICE_X37Y108 SLICE_X37Y109 SLICE_X37Y110 SLICE_X37Y111 SLICE_X37Y112 SLICE_X37Y113 SLICE_X37Y114 SLICE_X37Y115 SLICE_X37Y116 SLICE_X37Y117 SLICE_X37Y118 SLICE_X37Y119 SLICE_X37Y120 SLICE_X37Y121 SLICE_X37Y122 SLICE_X37Y123 SLICE_X37Y124 SLICE_X37Y125 SLICE_X37Y126 SLICE_X37Y127 SLICE_X38Y104 SLICE_X38Y105 SLICE_X38Y106 SLICE_X38Y107 SLICE_X38Y108 SLICE_X38Y109 SLICE_X38Y110 SLICE_X38Y111 SLICE_X38Y112 SLICE_X38Y113 SLICE_X38Y114 SLICE_X38Y115 SLICE_X38Y116 SLICE_X38Y117 SLICE_X38Y118 SLICE_X38Y119 SLICE_X38Y120 SLICE_X38Y121 SLICE_X38Y122 SLICE_X38Y123 SLICE_X38Y124 SLICE_X38Y125 SLICE_X38Y126 SLICE_X38Y127 SLICE_X39Y104 SLICE_X39Y105 SLICE_X39Y106 SLICE_X39Y107 SLICE_X39Y108 SLICE_X39Y109 SLICE_X39Y110 SLICE_X39Y111 SLICE_X39Y112 SLICE_X39Y113 SLICE_X39Y114 SLICE_X39Y115 SLICE_X39Y116 SLICE_X39Y117 SLICE_X39Y118 SLICE_X39Y119 SLICE_X39Y120 SLICE_X39Y121 SLICE_X39Y122 SLICE_X39Y123 SLICE_X39Y124 SLICE_X39Y125 SLICE_X39Y126 SLICE_X39Y127 SLICE_X40Y104 SLICE_X40Y105 SLICE_X40Y106 SLICE_X40Y107 SLICE_X40Y108 SLICE_X40Y109 SLICE_X40Y110 SLICE_X40Y111 SLICE_X40Y112 SLICE_X40Y113 SLICE_X40Y114 SLICE_X40Y115 SLICE_X40Y116 SLICE_X40Y117 SLICE_X40Y118 SLICE_X40Y119 SLICE_X40Y120 SLICE_X40Y121 SLICE_X40Y122 SLICE_X40Y123 SLICE_X40Y124 SLICE_X40Y125 SLICE_X40Y126 SLICE_X40Y127 SLICE_X41Y104 SLICE_X41Y105 SLICE_X41Y106 SLICE_X41Y107 SLICE_X41Y108 SLICE_X41Y109 SLICE_X41Y110 SLICE_X41Y111 SLICE_X41Y112 SLICE_X41Y113 SLICE_X41Y114 SLICE_X41Y115 SLICE_X41Y116 SLICE_X41Y117 SLICE_X41Y118 SLICE_X41Y119 SLICE_X41Y120 SLICE_X41Y121 SLICE_X41Y122 SLICE_X41Y123 SLICE_X41Y124 SLICE_X41Y125 SLICE_X41Y126 SLICE_X41Y127 SLICE_X42Y104 SLICE_X42Y105 SLICE_X42Y106 SLICE_X42Y107 SLICE_X42Y108 SLICE_X42Y109 SLICE_X42Y110 SLICE_X42Y111 SLICE_X42Y112 SLICE_X42Y113 SLICE_X42Y114 SLICE_X42Y115 SLICE_X42Y116 SLICE_X42Y117 SLICE_X42Y118 SLICE_X42Y119 SLICE_X42Y120 SLICE_X42Y121 SLICE_X42Y122 SLICE_X42Y123 SLICE_X42Y124 SLICE_X42Y125 SLICE_X42Y126 SLICE_X42Y127 SLICE_X43Y104 SLICE_X43Y105 SLICE_X43Y106 SLICE_X43Y107 SLICE_X43Y108 SLICE_X43Y109 SLICE_X43Y110 SLICE_X43Y111 SLICE_X43Y112 SLICE_X43Y113 SLICE_X43Y114 SLICE_X43Y115 SLICE_X43Y116 SLICE_X43Y117 SLICE_X43Y118 SLICE_X43Y119 SLICE_X43Y120 SLICE_X43Y121 SLICE_X43Y122 SLICE_X43Y123 SLICE_X43Y124 SLICE_X43Y125 SLICE_X43Y126 SLICE_X43Y127 SLICE_X44Y104 SLICE_X44Y105 SLICE_X44Y106 SLICE_X44Y107 SLICE_X44Y108 SLICE_X44Y109 SLICE_X44Y110 SLICE_X44Y111 SLICE_X44Y112 SLICE_X44Y113 SLICE_X44Y114 SLICE_X44Y115 SLICE_X44Y116 SLICE_X44Y117 SLICE_X44Y118 SLICE_X44Y119 SLICE_X44Y120 SLICE_X44Y121 SLICE_X44Y122 SLICE_X44Y123 SLICE_X44Y124 SLICE_X44Y125 SLICE_X44Y126 SLICE_X44Y127 SLICE_X45Y104 SLICE_X45Y105 SLICE_X45Y106 SLICE_X45Y107 SLICE_X45Y108 SLICE_X45Y109 SLICE_X45Y110 SLICE_X45Y111 SLICE_X45Y112 SLICE_X45Y113 SLICE_X45Y114 SLICE_X45Y115 SLICE_X45Y116 SLICE_X45Y117 SLICE_X45Y118 SLICE_X45Y119 SLICE_X45Y120 SLICE_X45Y121 SLICE_X45Y122 SLICE_X45Y123 SLICE_X45Y124 SLICE_X45Y125 SLICE_X45Y126 SLICE_X45Y127 SLICE_X46Y104 SLICE_X46Y105 SLICE_X46Y106 SLICE_X46Y107 SLICE_X46Y108 SLICE_X46Y109 SLICE_X46Y110 SLICE_X46Y111 SLICE_X46Y112 SLICE_X46Y113 SLICE_X46Y114 SLICE_X46Y115 SLICE_X46Y116 SLICE_X46Y117 SLICE_X46Y118 SLICE_X46Y119 SLICE_X46Y120 SLICE_X46Y121 SLICE_X46Y122 SLICE_X46Y123 SLICE_X46Y124 SLICE_X46Y125 SLICE_X46Y126 SLICE_X46Y127 SLICE_X47Y104 SLICE_X47Y105 SLICE_X47Y106 SLICE_X47Y107 SLICE_X47Y108 SLICE_X47Y109 SLICE_X47Y110 SLICE_X47Y111 SLICE_X47Y112 SLICE_X47Y113 SLICE_X47Y114 SLICE_X47Y115 SLICE_X47Y116 SLICE_X47Y117 SLICE_X47Y118 SLICE_X47Y119 SLICE_X47Y120 SLICE_X47Y121 SLICE_X47Y122 SLICE_X47Y123 SLICE_X47Y124 SLICE_X47Y125 SLICE_X47Y126 SLICE_X47Y127 SLICE_X48Y104 SLICE_X48Y105 SLICE_X48Y106 SLICE_X48Y107 SLICE_X48Y108 SLICE_X48Y109 SLICE_X48Y110 SLICE_X48Y111 SLICE_X48Y112 SLICE_X48Y113 SLICE_X48Y114 SLICE_X48Y115 SLICE_X48Y116 SLICE_X48Y117 SLICE_X48Y118 SLICE_X48Y119 SLICE_X48Y120 SLICE_X48Y121 SLICE_X48Y122 SLICE_X48Y123 SLICE_X48Y124 SLICE_X48Y125 SLICE_X48Y126 SLICE_X48Y127 SLICE_X49Y104 SLICE_X49Y105 SLICE_X49Y106 SLICE_X49Y107 SLICE_X49Y108 SLICE_X49Y109 SLICE_X49Y110 SLICE_X49Y111 SLICE_X49Y112 SLICE_X49Y113 SLICE_X49Y114 SLICE_X49Y115 SLICE_X49Y116 SLICE_X49Y117 SLICE_X49Y118 SLICE_X49Y119 SLICE_X49Y120 SLICE_X49Y121 SLICE_X49Y122 SLICE_X49Y123 SLICE_X49Y124 SLICE_X49Y125 SLICE_X49Y126 SLICE_X49Y127 SLICE_X50Y104 SLICE_X50Y105 SLICE_X50Y106 SLICE_X50Y107 SLICE_X50Y108 SLICE_X50Y109 SLICE_X50Y110 SLICE_X50Y111 SLICE_X50Y112 SLICE_X50Y113 SLICE_X50Y114 SLICE_X50Y115 SLICE_X50Y116 SLICE_X50Y117 SLICE_X50Y118 SLICE_X50Y119 SLICE_X50Y120 SLICE_X50Y121 SLICE_X50Y122 SLICE_X50Y123 SLICE_X50Y124 SLICE_X50Y125 SLICE_X50Y126 SLICE_X50Y127 SLICE_X51Y104 SLICE_X51Y105 SLICE_X51Y106 SLICE_X51Y107 SLICE_X51Y108 SLICE_X51Y109 SLICE_X51Y110 SLICE_X51Y111 SLICE_X51Y112 SLICE_X51Y113 SLICE_X51Y114 SLICE_X51Y115 SLICE_X51Y116 SLICE_X51Y117 SLICE_X51Y118 SLICE_X51Y119 SLICE_X51Y120 SLICE_X51Y121 SLICE_X51Y122 SLICE_X51Y123 SLICE_X51Y124 SLICE_X51Y125 SLICE_X51Y126 SLICE_X51Y127 SLICE_X52Y104 SLICE_X52Y105 SLICE_X52Y106 SLICE_X52Y107 SLICE_X52Y108 SLICE_X52Y109 SLICE_X52Y110 SLICE_X52Y111 SLICE_X52Y112 SLICE_X52Y113 SLICE_X52Y114 SLICE_X52Y115 SLICE_X52Y116 SLICE_X52Y117 SLICE_X52Y118 SLICE_X52Y119 SLICE_X52Y120 SLICE_X52Y121 SLICE_X52Y122 SLICE_X52Y123 SLICE_X52Y124 SLICE_X52Y125 SLICE_X52Y126 SLICE_X52Y127 SLICE_X53Y104 SLICE_X53Y105 SLICE_X53Y106 SLICE_X53Y107 SLICE_X53Y108 SLICE_X53Y109 SLICE_X53Y110 SLICE_X53Y111 SLICE_X53Y112 SLICE_X53Y113 SLICE_X53Y114 SLICE_X53Y115 SLICE_X53Y116 SLICE_X53Y117 SLICE_X53Y118 SLICE_X53Y119 SLICE_X53Y120 SLICE_X53Y121 SLICE_X53Y122 SLICE_X53Y123 SLICE_X53Y124 SLICE_X53Y125 SLICE_X53Y126 SLICE_X53Y127 SLICE_X54Y104 SLICE_X54Y105 SLICE_X54Y106 SLICE_X54Y107 SLICE_X54Y108 SLICE_X54Y109 SLICE_X54Y110 SLICE_X54Y111 SLICE_X54Y112 SLICE_X54Y113 SLICE_X54Y114 SLICE_X54Y115 SLICE_X54Y116 SLICE_X54Y117 SLICE_X54Y118 SLICE_X54Y119 SLICE_X54Y120 SLICE_X54Y121 SLICE_X54Y122 SLICE_X54Y123 SLICE_X54Y124 SLICE_X54Y125 SLICE_X54Y126 SLICE_X54Y127 SLICE_X55Y104 SLICE_X55Y105 SLICE_X55Y106 SLICE_X55Y107 SLICE_X55Y108 SLICE_X55Y109 SLICE_X55Y110 SLICE_X55Y111 SLICE_X55Y112 SLICE_X55Y113 SLICE_X55Y114 SLICE_X55Y115 SLICE_X55Y116 SLICE_X55Y117 SLICE_X55Y118 SLICE_X55Y119 SLICE_X55Y120 SLICE_X55Y121 SLICE_X55Y122 SLICE_X55Y123 SLICE_X55Y124 SLICE_X55Y125 SLICE_X55Y126 SLICE_X55Y127 SLICE_X56Y104 SLICE_X56Y105 SLICE_X56Y106 SLICE_X56Y107 SLICE_X56Y108 SLICE_X56Y109 SLICE_X56Y110 SLICE_X56Y111 SLICE_X56Y112 SLICE_X56Y113 SLICE_X56Y114 SLICE_X56Y115 SLICE_X56Y116 SLICE_X56Y117 SLICE_X56Y118 SLICE_X56Y119 SLICE_X56Y120 SLICE_X56Y121 SLICE_X56Y122 SLICE_X56Y123 SLICE_X56Y124 SLICE_X56Y125 SLICE_X56Y126 SLICE_X56Y127 SLICE_X57Y104 SLICE_X57Y105 SLICE_X57Y106 SLICE_X57Y107 SLICE_X57Y108 SLICE_X57Y109 SLICE_X57Y110 SLICE_X57Y111 SLICE_X57Y112 SLICE_X57Y113 SLICE_X57Y114 SLICE_X57Y115 SLICE_X57Y116 SLICE_X57Y117 SLICE_X57Y118 SLICE_X57Y119 SLICE_X57Y120 SLICE_X57Y121 SLICE_X57Y122 SLICE_X57Y123 SLICE_X57Y124 SLICE_X57Y125 SLICE_X57Y126 SLICE_X57Y127 SLICE_X58Y104 SLICE_X58Y105 SLICE_X58Y106 SLICE_X58Y107 SLICE_X58Y108 SLICE_X58Y109 SLICE_X58Y110 SLICE_X58Y111 SLICE_X58Y112 SLICE_X58Y113 SLICE_X58Y114 SLICE_X58Y115 SLICE_X58Y116 SLICE_X58Y117 SLICE_X58Y118 SLICE_X58Y119 SLICE_X58Y120 SLICE_X58Y121 SLICE_X58Y122 SLICE_X58Y123 SLICE_X58Y124 SLICE_X58Y125 SLICE_X58Y126 SLICE_X58Y127 SLICE_X59Y104 SLICE_X59Y105 SLICE_X59Y106 SLICE_X59Y107 SLICE_X59Y108 SLICE_X59Y109 SLICE_X59Y110 SLICE_X59Y111 SLICE_X59Y112 SLICE_X59Y113 SLICE_X59Y114 SLICE_X59Y115 SLICE_X59Y116 SLICE_X59Y117 SLICE_X59Y118 SLICE_X59Y119 SLICE_X59Y120 SLICE_X59Y121 SLICE_X59Y122 SLICE_X59Y123 SLICE_X59Y124 SLICE_X59Y125 SLICE_X59Y126 SLICE_X59Y127 SLICE_X60Y104 SLICE_X60Y105 SLICE_X60Y106 SLICE_X60Y107 SLICE_X60Y108 SLICE_X60Y109 SLICE_X60Y110 SLICE_X60Y111 SLICE_X60Y112 SLICE_X60Y113 SLICE_X60Y114 SLICE_X60Y115 SLICE_X60Y116 SLICE_X60Y117 SLICE_X60Y118 SLICE_X60Y119 SLICE_X60Y120 SLICE_X60Y121 SLICE_X60Y122 SLICE_X60Y123 SLICE_X60Y124 SLICE_X60Y125 SLICE_X60Y126 SLICE_X60Y127 SLICE_X61Y104 SLICE_X61Y105 SLICE_X61Y106 SLICE_X61Y107 SLICE_X61Y108 SLICE_X61Y109 SLICE_X61Y110 SLICE_X61Y111 SLICE_X61Y112 SLICE_X61Y113 SLICE_X61Y114 SLICE_X61Y115 SLICE_X61Y116 SLICE_X61Y117 SLICE_X61Y118 SLICE_X61Y119 SLICE_X61Y120 SLICE_X61Y121 SLICE_X61Y122 SLICE_X61Y123 SLICE_X61Y124 SLICE_X61Y125 SLICE_X61Y126 SLICE_X61Y127 SLICE_X62Y104 SLICE_X62Y105 SLICE_X62Y106 SLICE_X62Y107 SLICE_X62Y108 SLICE_X62Y109 SLICE_X62Y110 SLICE_X62Y111 SLICE_X62Y112 SLICE_X62Y113 SLICE_X62Y114 SLICE_X62Y115 SLICE_X62Y116 SLICE_X62Y117 SLICE_X62Y118 SLICE_X62Y119 SLICE_X62Y120 SLICE_X62Y121 SLICE_X62Y122 SLICE_X62Y123 SLICE_X62Y124 SLICE_X62Y125 SLICE_X62Y126 SLICE_X62Y127 SLICE_X63Y104 SLICE_X63Y105 SLICE_X63Y106 SLICE_X63Y107 SLICE_X63Y108 SLICE_X63Y109 SLICE_X63Y110 SLICE_X63Y111 SLICE_X63Y112 SLICE_X63Y113 SLICE_X63Y114 SLICE_X63Y115 SLICE_X63Y116 SLICE_X63Y117 SLICE_X63Y118 SLICE_X63Y119 SLICE_X63Y120 SLICE_X63Y121 SLICE_X63Y122 SLICE_X63Y123 SLICE_X63Y124 SLICE_X63Y125 SLICE_X63Y126 SLICE_X63Y127 SLICE_X64Y104 SLICE_X64Y105 SLICE_X64Y106 SLICE_X64Y107 SLICE_X64Y108 SLICE_X64Y109 SLICE_X64Y110 SLICE_X64Y111 SLICE_X64Y112 SLICE_X64Y113 SLICE_X64Y114 SLICE_X64Y115 SLICE_X64Y116 SLICE_X64Y117 SLICE_X64Y118 SLICE_X64Y119 SLICE_X64Y120 SLICE_X64Y121 SLICE_X64Y122 SLICE_X64Y123 SLICE_X64Y124 SLICE_X64Y125 SLICE_X64Y126 SLICE_X64Y127 SLICE_X65Y104 SLICE_X65Y105 SLICE_X65Y106 SLICE_X65Y107 SLICE_X65Y108 SLICE_X65Y109 SLICE_X65Y110 SLICE_X65Y111 SLICE_X65Y112 SLICE_X65Y113 SLICE_X65Y114 SLICE_X65Y115 SLICE_X65Y116 SLICE_X65Y117 SLICE_X65Y118 SLICE_X65Y119 SLICE_X65Y120 SLICE_X65Y121 SLICE_X65Y122 SLICE_X65Y123 SLICE_X65Y124 SLICE_X65Y125 SLICE_X65Y126 SLICE_X65Y127 SLICE_X66Y104 SLICE_X66Y105 SLICE_X66Y106 SLICE_X66Y107 SLICE_X66Y108 SLICE_X66Y109 SLICE_X66Y110 SLICE_X66Y111 SLICE_X66Y112 SLICE_X66Y113 SLICE_X66Y114 SLICE_X66Y115 SLICE_X66Y116 SLICE_X66Y117 SLICE_X66Y118 SLICE_X66Y119 SLICE_X66Y120 SLICE_X66Y121 SLICE_X66Y122 SLICE_X66Y123 SLICE_X66Y124 SLICE_X66Y125 SLICE_X66Y126 SLICE_X66Y127 SLICE_X67Y104 SLICE_X67Y105 SLICE_X67Y106 SLICE_X67Y107 SLICE_X67Y108 SLICE_X67Y109 SLICE_X67Y110 SLICE_X67Y111 SLICE_X67Y112 SLICE_X67Y113 SLICE_X67Y114 SLICE_X67Y115 SLICE_X67Y116 SLICE_X67Y117 SLICE_X67Y118 SLICE_X67Y119 SLICE_X67Y120 SLICE_X67Y121 SLICE_X67Y122 SLICE_X67Y123 SLICE_X67Y124 SLICE_X67Y125 SLICE_X67Y126 SLICE_X67Y127 SLICE_X68Y104 SLICE_X68Y105 SLICE_X68Y106 SLICE_X68Y107 SLICE_X68Y108 SLICE_X68Y109 SLICE_X68Y110 SLICE_X68Y111 SLICE_X68Y112 SLICE_X68Y113 SLICE_X68Y114 SLICE_X68Y115 SLICE_X68Y116 SLICE_X68Y117 SLICE_X68Y118 SLICE_X68Y119 SLICE_X68Y120 SLICE_X68Y121 SLICE_X68Y122 SLICE_X68Y123 SLICE_X68Y124 SLICE_X68Y125 SLICE_X68Y126 SLICE_X68Y127 SLICE_X69Y104 SLICE_X69Y105 SLICE_X69Y106 SLICE_X69Y107 SLICE_X69Y108 SLICE_X69Y109 SLICE_X69Y110 SLICE_X69Y111 SLICE_X69Y112 SLICE_X69Y113 SLICE_X69Y114 SLICE_X69Y115 SLICE_X69Y116 SLICE_X69Y117 SLICE_X69Y118 SLICE_X69Y119 SLICE_X69Y120 SLICE_X69Y121 SLICE_X69Y122 SLICE_X69Y123 SLICE_X69Y124 SLICE_X69Y125 SLICE_X69Y126 SLICE_X69Y127 SLICE_X70Y104 SLICE_X70Y105 SLICE_X70Y106 SLICE_X70Y107 SLICE_X70Y108 SLICE_X70Y109 SLICE_X70Y110 SLICE_X70Y111 SLICE_X70Y112 SLICE_X70Y113 SLICE_X70Y114 SLICE_X70Y115 SLICE_X70Y116 SLICE_X70Y117 SLICE_X70Y118 SLICE_X70Y119 SLICE_X70Y120 SLICE_X70Y121 SLICE_X70Y122 SLICE_X70Y123 SLICE_X70Y124 SLICE_X70Y125 SLICE_X70Y126 SLICE_X70Y127 SLICE_X71Y104 SLICE_X71Y105 SLICE_X71Y106 SLICE_X71Y107 SLICE_X71Y108 SLICE_X71Y109 SLICE_X71Y110 SLICE_X71Y111 SLICE_X71Y112 SLICE_X71Y113 SLICE_X71Y114 SLICE_X71Y115 SLICE_X71Y116 SLICE_X71Y117 SLICE_X71Y118 SLICE_X71Y119 SLICE_X71Y120 SLICE_X71Y121 SLICE_X71Y122 SLICE_X71Y123 SLICE_X71Y124 SLICE_X71Y125 SLICE_X71Y126 SLICE_X71Y127

####################################################
# Cells
a8.r0_i_1 - 
nets: {x0/di[write][3] a8.r0_i_1/O}, {dbgo[3][daddr][3] a8.r0_i_1/I0}, {a8.r0_i_75_n_0 a8.r0_i_1/I1}, {dbgo[3][dwrite] a8.r0_i_1/I2}, {x0/vabufi[enable] a8.r0_i_1/I3}, {a8.r0_i_76_n_0 a8.r0_i_1/I4}, {dbgo[3][daddr][2] a8.r0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFF00FF00EF00FF11, 
LOC: SLICE_X57Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_10 - 
nets: {x0/di[data][57] a8.r0_i_10/O}, {ahbmi[hrdata][25] a8.r0_i_10/I0}, {dsuo[active] a8.r0_i_10/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_10/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_10/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_10/I4}, {ahbsi[hwdata][25] a8.r0_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X54Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_10__0 - 
nets: {x0/di[data][120] a8.r0_i_10__0/O}, {dbgo[0][timer][24] a8.r0_i_10__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_10__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_10__0/I2}, {dsuo[active] a8.r0_i_10__0/I3}, {ahbsi[hwdata][24] a8.r0_i_10__0/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_11 - 
nets: {x0/di[data][56] a8.r0_i_11/O}, {ahbmi[hrdata][24] a8.r0_i_11/I0}, {dsuo[active] a8.r0_i_11/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_11/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_11/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_11/I4}, {ahbsi[hwdata][24] a8.r0_i_11/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X58Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_11__0 - 
nets: {x0/di[data][119] a8.r0_i_11__0/O}, {dbgo[0][timer][23] a8.r0_i_11__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_11__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_11__0/I2}, {dsuo[active] a8.r0_i_11__0/I3}, {ahbsi[hwdata][23] a8.r0_i_11__0/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_12 - 
nets: {x0/di[data][55] a8.r0_i_12/O}, {ahbmi[hrdata][23] a8.r0_i_12/I0}, {dsuo[active] a8.r0_i_12/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_12/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_12/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_12/I4}, {ahbsi[hwdata][23] a8.r0_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X51Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_12__0 - 
nets: {x0/di[data][118] a8.r0_i_12__0/O}, {dbgo[0][timer][22] a8.r0_i_12__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_12__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_12__0/I2}, {dsuo[active] a8.r0_i_12__0/I3}, {ahbsi[hwdata][22] a8.r0_i_12__0/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_13 - 
nets: {x0/di[data][54] a8.r0_i_13/O}, {ahbmi[hrdata][22] a8.r0_i_13/I0}, {dsuo[active] a8.r0_i_13/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_13/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_13/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_13/I4}, {ahbsi[hwdata][22] a8.r0_i_13/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X58Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_13__0 - 
nets: {x0/di[data][117] a8.r0_i_13__0/O}, {dbgo[0][timer][21] a8.r0_i_13__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_13__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_13__0/I2}, {dsuo[active] a8.r0_i_13__0/I3}, {ahbsi[hwdata][21] a8.r0_i_13__0/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_14 - 
nets: {x0/di[data][53] a8.r0_i_14/O}, {ahbmi[hrdata][21] a8.r0_i_14/I0}, {dsuo[active] a8.r0_i_14/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_14/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_14/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_14/I4}, {ahbsi[hwdata][21] a8.r0_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X57Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_14__0 - 
nets: {x0/di[data][116] a8.r0_i_14__0/O}, {dbgo[0][timer][20] a8.r0_i_14__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_14__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_14__0/I2}, {dsuo[active] a8.r0_i_14__0/I3}, {ahbsi[hwdata][20] a8.r0_i_14__0/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X58Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_15 - 
nets: {x0/di[data][52] a8.r0_i_15/O}, {ahbmi[hrdata][20] a8.r0_i_15/I0}, {dsuo[active] a8.r0_i_15/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_15/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_15/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_15/I4}, {ahbsi[hwdata][20] a8.r0_i_15/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X62Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_15__0 - 
nets: {x0/di[data][115] a8.r0_i_15__0/O}, {dbgo[0][timer][19] a8.r0_i_15__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_15__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_15__0/I2}, {dsuo[active] a8.r0_i_15__0/I3}, {ahbsi[hwdata][19] a8.r0_i_15__0/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_16 - 
nets: {x0/di[data][51] a8.r0_i_16/O}, {ahbmi[hrdata][19] a8.r0_i_16/I0}, {dsuo[active] a8.r0_i_16/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_16/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_16/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_16/I4}, {ahbsi[hwdata][19] a8.r0_i_16/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X48Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_16__0 - 
nets: {x0/di[data][114] a8.r0_i_16__0/O}, {dbgo[0][timer][18] a8.r0_i_16__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_16__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_16__0/I2}, {dsuo[active] a8.r0_i_16__0/I3}, {ahbsi[hwdata][18] a8.r0_i_16__0/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X58Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_17 - 
nets: {x0/di[data][50] a8.r0_i_17/O}, {ahbmi[hrdata][18] a8.r0_i_17/I0}, {dsuo[active] a8.r0_i_17/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_17/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_17/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_17/I4}, {ahbsi[hwdata][18] a8.r0_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X63Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_17__0 - 
nets: {x0/di[data][113] a8.r0_i_17__0/O}, {dbgo[0][timer][17] a8.r0_i_17__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_17__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_17__0/I2}, {dsuo[active] a8.r0_i_17__0/I3}, {ahbsi[hwdata][17] a8.r0_i_17__0/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X52Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_18 - 
nets: {x0/di[data][49] a8.r0_i_18/O}, {ahbmi[hrdata][17] a8.r0_i_18/I0}, {dsuo[active] a8.r0_i_18/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_18/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_18/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_18/I4}, {ahbsi[hwdata][17] a8.r0_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X47Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_18__0 - 
nets: {x0/di[data][112] a8.r0_i_18__0/O}, {dbgo[0][timer][16] a8.r0_i_18__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_18__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_18__0/I2}, {dsuo[active] a8.r0_i_18__0/I3}, {ahbsi[hwdata][16] a8.r0_i_18__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_19 - 
nets: {x0/di[data][48] a8.r0_i_19/O}, {ahbmi[hrdata][16] a8.r0_i_19/I0}, {dsuo[active] a8.r0_i_19/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_19/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_19/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_19/I4}, {ahbsi[hwdata][16] a8.r0_i_19/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X59Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_19__0 - 
nets: {x0/di[data][111] a8.r0_i_19__0/O}, {dbgo[0][timer][15] a8.r0_i_19__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_19__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_19__0/I2}, {dsuo[active] a8.r0_i_19__0/I3}, {ahbsi[hwdata][15] a8.r0_i_19__0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X52Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_1__0 - 
nets: {x0/di[enable] a8.r0_i_1__0/O}, {x0/vabufi[enable] a8.r0_i_1__0/I0}, {dbgo[3][daddr][22] a8.r0_i_1__0/I1}, {dbgo[3][daddr][20] a8.r0_i_1__0/I2}, {dbgo[3][daddr][21] a8.r0_i_1__0/I3}, {x0/r_reg[slv][hsel]__0 a8.r0_i_1__0/I4}, {tb0.tr[bphit]_i_4_n_0 a8.r0_i_1__0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hA8AAAAAAABAAAAAA, 
LOC: SLICE_X51Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_2 - 
nets: {x0/di[write][1] a8.r0_i_2/O}, {a8.r0_i_75_n_0 a8.r0_i_2/I0}, {dbgo[3][daddr][3] a8.r0_i_2/I1}, {dbgo[3][dwrite] a8.r0_i_2/I2}, {x0/vabufi[enable] a8.r0_i_2/I3}, {a8.r0_i_76_n_0 a8.r0_i_2/I4}, {dbgo[3][daddr][2] a8.r0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFF00FF00BF00FF44, 
LOC: SLICE_X57Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_20 - 
nets: {x0/di[data][47] a8.r0_i_20/O}, {ahbmi[hrdata][15] a8.r0_i_20/I0}, {dsuo[active] a8.r0_i_20/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_20/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_20/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_20/I4}, {ahbsi[hwdata][15] a8.r0_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X49Y123, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_20__0 - 
nets: {x0/di[data][110] a8.r0_i_20__0/O}, {dbgo[0][timer][14] a8.r0_i_20__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_20__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_20__0/I2}, {dsuo[active] a8.r0_i_20__0/I3}, {ahbsi[hwdata][14] a8.r0_i_20__0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_21 - 
nets: {x0/di[data][46] a8.r0_i_21/O}, {ahbmi[hrdata][14] a8.r0_i_21/I0}, {dsuo[active] a8.r0_i_21/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_21/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_21/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_21/I4}, {ahbsi[hwdata][14] a8.r0_i_21/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X58Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_21__0 - 
nets: {x0/di[data][109] a8.r0_i_21__0/O}, {dbgo[0][timer][13] a8.r0_i_21__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_21__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_21__0/I2}, {dsuo[active] a8.r0_i_21__0/I3}, {ahbsi[hwdata][13] a8.r0_i_21__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_22 - 
nets: {x0/di[data][45] a8.r0_i_22/O}, {ahbmi[hrdata][13] a8.r0_i_22/I0}, {dsuo[active] a8.r0_i_22/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_22/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_22/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_22/I4}, {ahbsi[hwdata][13] a8.r0_i_22/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X63Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_22__0 - 
nets: {x0/di[data][108] a8.r0_i_22__0/O}, {dbgo[0][timer][12] a8.r0_i_22__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_22__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_22__0/I2}, {dsuo[active] a8.r0_i_22__0/I3}, {ahbsi[hwdata][12] a8.r0_i_22__0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_23 - 
nets: {x0/di[data][44] a8.r0_i_23/O}, {ahbmi[hrdata][12] a8.r0_i_23/I0}, {dsuo[active] a8.r0_i_23/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_23/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_23/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_23/I4}, {ahbsi[hwdata][12] a8.r0_i_23/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X62Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_23__0 - 
nets: {x0/di[data][107] a8.r0_i_23__0/O}, {dbgo[0][timer][11] a8.r0_i_23__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_23__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_23__0/I2}, {dsuo[active] a8.r0_i_23__0/I3}, {ahbsi[hwdata][11] a8.r0_i_23__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_24 - 
nets: {x0/di[data][43] a8.r0_i_24/O}, {ahbmi[hrdata][11] a8.r0_i_24/I0}, {dsuo[active] a8.r0_i_24/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_24/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_24/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_24/I4}, {ahbsi[hwdata][11] a8.r0_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X63Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_24__0 - 
nets: {x0/di[data][106] a8.r0_i_24__0/O}, {dbgo[0][timer][10] a8.r0_i_24__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_24__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_24__0/I2}, {dsuo[active] a8.r0_i_24__0/I3}, {ahbsi[hwdata][10] a8.r0_i_24__0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_25 - 
nets: {x0/di[data][42] a8.r0_i_25/O}, {ahbmi[hrdata][10] a8.r0_i_25/I0}, {dsuo[active] a8.r0_i_25/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_25/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_25/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_25/I4}, {ahbsi[hwdata][10] a8.r0_i_25/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X44Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_25__0 - 
nets: {x0/di[data][105] a8.r0_i_25__0/O}, {dbgo[0][timer][9] a8.r0_i_25__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_25__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_25__0/I2}, {dsuo[active] a8.r0_i_25__0/I3}, {ahbsi[hwdata][9] a8.r0_i_25__0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_26 - 
nets: {x0/di[data][41] a8.r0_i_26/O}, {ahbmi[hrdata][9] a8.r0_i_26/I0}, {dsuo[active] a8.r0_i_26/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_26/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_26/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_26/I4}, {ahbsi[hwdata][9] a8.r0_i_26/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X49Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_26__0 - 
nets: {x0/di[data][104] a8.r0_i_26__0/O}, {dbgo[0][timer][8] a8.r0_i_26__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_26__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_26__0/I2}, {dsuo[active] a8.r0_i_26__0/I3}, {ahbsi[hwdata][8] a8.r0_i_26__0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_27 - 
nets: {x0/di[data][40] a8.r0_i_27/O}, {ahbmi[hrdata][8] a8.r0_i_27/I0}, {dsuo[active] a8.r0_i_27/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_27/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_27/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_27/I4}, {ahbsi[hwdata][8] a8.r0_i_27/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_27__0 - 
nets: {x0/di[data][103] a8.r0_i_27__0/O}, {dbgo[0][timer][7] a8.r0_i_27__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_27__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_27__0/I2}, {dsuo[active] a8.r0_i_27__0/I3}, {ahbsi[hwdata][7] a8.r0_i_27__0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_28 - 
nets: {x0/di[data][39] a8.r0_i_28/O}, {ahbmi[hrdata][7] a8.r0_i_28/I0}, {dsuo[active] a8.r0_i_28/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_28/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_28/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_28/I4}, {ahbsi[hwdata][7] a8.r0_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X63Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_28__0 - 
nets: {x0/di[data][102] a8.r0_i_28__0/O}, {dbgo[0][timer][6] a8.r0_i_28__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_28__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_28__0/I2}, {dsuo[active] a8.r0_i_28__0/I3}, {ahbsi[hwdata][6] a8.r0_i_28__0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X52Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_29 - 
nets: {x0/di[data][38] a8.r0_i_29/O}, {ahbmi[hrdata][6] a8.r0_i_29/I0}, {dsuo[active] a8.r0_i_29/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_29/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_29/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_29/I4}, {ahbsi[hwdata][6] a8.r0_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X63Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_29__0 - 
nets: {x0/di[data][101] a8.r0_i_29__0/O}, {dbgo[0][timer][5] a8.r0_i_29__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_29__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_29__0/I2}, {dsuo[active] a8.r0_i_29__0/I3}, {ahbsi[hwdata][5] a8.r0_i_29__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_2__0 - 
nets: {x0/di[write][2] a8.r0_i_2__0/O}, {dbgo[3][daddr][3] a8.r0_i_2__0/I0}, {a8.r0_i_75_n_0 a8.r0_i_2__0/I1}, {x0/vabufi[enable] a8.r0_i_2__0/I2}, {dbgo[3][dwrite] a8.r0_i_2__0/I3}, {a8.r0_i_76_n_0 a8.r0_i_2__0/I4}, {dbgo[3][daddr][2] a8.r0_i_2__0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hE0F0F1F1F0F0F0F0, 
LOC: SLICE_X57Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_3 - 
nets: {x0/di[write][0] a8.r0_i_3/O}, {a8.r0_i_75_n_0 a8.r0_i_3/I0}, {dbgo[3][daddr][3] a8.r0_i_3/I1}, {x0/vabufi[enable] a8.r0_i_3/I2}, {dbgo[3][dwrite] a8.r0_i_3/I3}, {a8.r0_i_76_n_0 a8.r0_i_3/I4}, {dbgo[3][daddr][2] a8.r0_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hB0F0F4F4F0F0F0F0, 
LOC: SLICE_X57Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_30 - 
nets: {x0/di[data][37] a8.r0_i_30/O}, {ahbmi[hrdata][5] a8.r0_i_30/I0}, {dsuo[active] a8.r0_i_30/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_30/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_30/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_30/I4}, {ahbsi[hwdata][5] a8.r0_i_30/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X50Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_30__0 - 
nets: {x0/di[data][100] a8.r0_i_30__0/O}, {dbgo[0][timer][4] a8.r0_i_30__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_30__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_30__0/I2}, {dsuo[active] a8.r0_i_30__0/I3}, {ahbsi[hwdata][4] a8.r0_i_30__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X53Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_31 - 
nets: {x0/di[data][36] a8.r0_i_31/O}, {ahbmi[hrdata][4] a8.r0_i_31/I0}, {dsuo[active] a8.r0_i_31/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_31/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_31/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_31/I4}, {ahbsi[hwdata][4] a8.r0_i_31/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X59Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_31__0 - 
nets: {x0/di[data][99] a8.r0_i_31__0/O}, {dbgo[0][timer][3] a8.r0_i_31__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_31__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_31__0/I2}, {dsuo[active] a8.r0_i_31__0/I3}, {ahbsi[hwdata][3] a8.r0_i_31__0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_32 - 
nets: {x0/di[data][35] a8.r0_i_32/O}, {ahbmi[hrdata][3] a8.r0_i_32/I0}, {dsuo[active] a8.r0_i_32/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_32/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_32/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_32/I4}, {ahbsi[hwdata][3] a8.r0_i_32/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X49Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_32__0 - 
nets: {x0/di[data][98] a8.r0_i_32__0/O}, {dbgo[0][timer][2] a8.r0_i_32__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_32__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_32__0/I2}, {dsuo[active] a8.r0_i_32__0/I3}, {ahbsi[hwdata][2] a8.r0_i_32__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_33 - 
nets: {x0/di[data][34] a8.r0_i_33/O}, {ahbmi[hrdata][2] a8.r0_i_33/I0}, {dsuo[active] a8.r0_i_33/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_33/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_33/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_33/I4}, {ahbsi[hwdata][2] a8.r0_i_33/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X56Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_33__0 - 
nets: {x0/di[data][97] a8.r0_i_33__0/O}, {dbgo[0][timer][1] a8.r0_i_33__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_33__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_33__0/I2}, {dsuo[active] a8.r0_i_33__0/I3}, {ahbsi[hwdata][1] a8.r0_i_33__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_34 - 
nets: {x0/di[data][33] a8.r0_i_34/O}, {ahbmi[hrdata][1] a8.r0_i_34/I0}, {dsuo[active] a8.r0_i_34/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_34/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_34/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_34/I4}, {ahbsi[hwdata][1] a8.r0_i_34/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X44Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_34__0 - 
nets: {x0/di[data][96] a8.r0_i_34__0/O}, {dbgo[0][timer][0] a8.r0_i_34__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_34__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_34__0/I2}, {dsuo[active] a8.r0_i_34__0/I3}, {ahbsi[hwdata][0] a8.r0_i_34__0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_35 - 
nets: {x0/di[data][32] a8.r0_i_35/O}, {ahbmi[hrdata][0] a8.r0_i_35/I0}, {dsuo[active] a8.r0_i_35/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_35/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_35/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_35/I4}, {ahbsi[hwdata][0] a8.r0_i_35/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X51Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_35__0 - 
nets: {x0/di[data][95] a8.r0_i_35__0/O}, {ahbsi[hwdata][31] a8.r0_i_35__0/I0}, {dsuo[active] a8.r0_i_35__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_35__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_35__0/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X63Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_36 - 
nets: {x0/di[data][31] a8.r0_i_36/O}, {x0/p_0_in[29] a8.r0_i_36/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_36/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_36/I2}, {dsuo[active] a8.r0_i_36/I3}, {ahbsi[hwdata][31] a8.r0_i_36/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X60Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_36__0 - 
nets: {x0/di[data][93] a8.r0_i_36__0/O}, {ahbsi[hwdata][29] a8.r0_i_36__0/I0}, {dsuo[active] a8.r0_i_36__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_36__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_36__0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X55Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_37 - 
nets: {x0/di[data][30] a8.r0_i_37/O}, {x0/p_0_in[28] a8.r0_i_37/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_37/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_37/I2}, {dsuo[active] a8.r0_i_37/I3}, {ahbsi[hwdata][30] a8.r0_i_37/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X62Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_37__0 - 
nets: {x0/di[data][92] a8.r0_i_37__0/O}, {ahbsi[hwdata][28] a8.r0_i_37__0/I0}, {dsuo[active] a8.r0_i_37__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_37__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_37__0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X55Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_38 - 
nets: {x0/di[data][29] a8.r0_i_38/O}, {x0/p_0_in[27] a8.r0_i_38/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_38/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_38/I2}, {dsuo[active] a8.r0_i_38/I3}, {ahbsi[hwdata][29] a8.r0_i_38/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_38__0 - 
nets: {x0/di[data][91] a8.r0_i_38__0/O}, {ahbsi[hwdata][27] a8.r0_i_38__0/I0}, {dsuo[active] a8.r0_i_38__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_38__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_38__0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X57Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_39 - 
nets: {x0/di[data][28] a8.r0_i_39/O}, {x0/p_0_in[26] a8.r0_i_39/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_39/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_39/I2}, {dsuo[active] a8.r0_i_39/I3}, {ahbsi[hwdata][28] a8.r0_i_39/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X60Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_39__0 - 
nets: {x0/di[data][90] a8.r0_i_39__0/O}, {ahbsi[hwdata][26] a8.r0_i_39__0/I0}, {dsuo[active] a8.r0_i_39__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_39__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_39__0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_3__0 - 
nets: {x0/di[data][127] a8.r0_i_3__0/O}, {ahbsi[hwdata][31] a8.r0_i_3__0/I0}, {a8.r0_i_66__0_n_0 a8.r0_i_3__0/I1}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_3__0/I2}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_3__0/I3}, {dsuo[active] a8.r0_i_3__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h3AAA3A3A, 
LOC: SLICE_X63Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_4 - 
nets: {x0/di[data][63] a8.r0_i_4/O}, {ahbmi[hrdata][31] a8.r0_i_4/I0}, {dsuo[active] a8.r0_i_4/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_4/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_4/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_4/I4}, {ahbsi[hwdata][31] a8.r0_i_4/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X62Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_40 - 
nets: {x0/di[data][27] a8.r0_i_40/O}, {x0/p_0_in[25] a8.r0_i_40/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_40/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_40/I2}, {dsuo[active] a8.r0_i_40/I3}, {ahbsi[hwdata][27] a8.r0_i_40/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X60Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_40__0 - 
nets: {x0/di[data][89] a8.r0_i_40__0/O}, {ahbsi[hwdata][25] a8.r0_i_40__0/I0}, {dsuo[active] a8.r0_i_40__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_40__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_40__0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_41 - 
nets: {x0/di[data][26] a8.r0_i_41/O}, {x0/p_0_in[24] a8.r0_i_41/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_41/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_41/I2}, {dsuo[active] a8.r0_i_41/I3}, {ahbsi[hwdata][26] a8.r0_i_41/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_41__0 - 
nets: {x0/di[data][88] a8.r0_i_41__0/O}, {ahbsi[hwdata][24] a8.r0_i_41__0/I0}, {dsuo[active] a8.r0_i_41__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_41__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_41__0/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X56Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_42 - 
nets: {x0/di[data][25] a8.r0_i_42/O}, {x0/p_0_in[23] a8.r0_i_42/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_42/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_42/I2}, {dsuo[active] a8.r0_i_42/I3}, {ahbsi[hwdata][25] a8.r0_i_42/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_42__0 - 
nets: {x0/di[data][87] a8.r0_i_42__0/O}, {ahbsi[hwdata][23] a8.r0_i_42__0/I0}, {dsuo[active] a8.r0_i_42__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_42__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_42__0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X55Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_43 - 
nets: {x0/di[data][24] a8.r0_i_43/O}, {x0/p_0_in[22] a8.r0_i_43/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_43/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_43/I2}, {dsuo[active] a8.r0_i_43/I3}, {ahbsi[hwdata][24] a8.r0_i_43/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X58Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_43__0 - 
nets: {x0/di[data][86] a8.r0_i_43__0/O}, {ahbsi[hwdata][22] a8.r0_i_43__0/I0}, {dsuo[active] a8.r0_i_43__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_43__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_43__0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X57Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_44 - 
nets: {x0/di[data][23] a8.r0_i_44/O}, {x0/p_0_in[21] a8.r0_i_44/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_44/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_44/I2}, {dsuo[active] a8.r0_i_44/I3}, {ahbsi[hwdata][23] a8.r0_i_44/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_44__0 - 
nets: {x0/di[data][85] a8.r0_i_44__0/O}, {ahbsi[hwdata][21] a8.r0_i_44__0/I0}, {dsuo[active] a8.r0_i_44__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_44__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_44__0/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X57Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_45 - 
nets: {x0/di[data][22] a8.r0_i_45/O}, {x0/p_0_in[20] a8.r0_i_45/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_45/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_45/I2}, {dsuo[active] a8.r0_i_45/I3}, {ahbsi[hwdata][22] a8.r0_i_45/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_45__0 - 
nets: {x0/di[data][84] a8.r0_i_45__0/O}, {ahbsi[hwdata][20] a8.r0_i_45__0/I0}, {dsuo[active] a8.r0_i_45__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_45__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_45__0/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X58Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_46 - 
nets: {x0/di[data][21] a8.r0_i_46/O}, {x0/p_0_in[19] a8.r0_i_46/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_46/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_46/I2}, {dsuo[active] a8.r0_i_46/I3}, {ahbsi[hwdata][21] a8.r0_i_46/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X58Y123, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_46__0 - 
nets: {x0/di[data][83] a8.r0_i_46__0/O}, {ahbsi[hwdata][19] a8.r0_i_46__0/I0}, {dsuo[active] a8.r0_i_46__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_46__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_46__0/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X56Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_47 - 
nets: {x0/di[data][20] a8.r0_i_47/O}, {x0/p_0_in[18] a8.r0_i_47/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_47/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_47/I2}, {dsuo[active] a8.r0_i_47/I3}, {ahbsi[hwdata][20] a8.r0_i_47/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_47__0 - 
nets: {x0/di[data][82] a8.r0_i_47__0/O}, {ahbsi[hwdata][18] a8.r0_i_47__0/I0}, {dsuo[active] a8.r0_i_47__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_47__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_47__0/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X58Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_48 - 
nets: {x0/di[data][19] a8.r0_i_48/O}, {x0/p_0_in[17] a8.r0_i_48/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_48/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_48/I2}, {dsuo[active] a8.r0_i_48/I3}, {ahbsi[hwdata][19] a8.r0_i_48/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X52Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_48__0 - 
nets: {x0/di[data][81] a8.r0_i_48__0/O}, {ahbsi[hwdata][17] a8.r0_i_48__0/I0}, {dsuo[active] a8.r0_i_48__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_48__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_48__0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X52Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_49 - 
nets: {x0/di[data][18] a8.r0_i_49/O}, {x0/p_0_in[16] a8.r0_i_49/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_49/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_49/I2}, {dsuo[active] a8.r0_i_49/I3}, {ahbsi[hwdata][18] a8.r0_i_49/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X63Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_49__0 - 
nets: {x0/di[data][80] a8.r0_i_49__0/O}, {ahbsi[hwdata][16] a8.r0_i_49__0/I0}, {dsuo[active] a8.r0_i_49__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_49__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_49__0/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X56Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_4__0 - 
nets: {x0/di[data][126] a8.r0_i_4__0/O}, {ahbsi[hwdata][30] a8.r0_i_4__0/I0}, {dsuo[active] a8.r0_i_4__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_4__0/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_4__0/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h08AA, 
LOC: SLICE_X62Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_5 - 
nets: {x0/di[data][62] a8.r0_i_5/O}, {ahbmi[hrdata][30] a8.r0_i_5/I0}, {dsuo[active] a8.r0_i_5/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_5/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_5/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_5/I4}, {ahbsi[hwdata][30] a8.r0_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X62Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_50 - 
nets: {x0/di[data][17] a8.r0_i_50/O}, {x0/p_0_in[15] a8.r0_i_50/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_50/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_50/I2}, {dsuo[active] a8.r0_i_50/I3}, {ahbsi[hwdata][17] a8.r0_i_50/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_50__0 - 
nets: {x0/di[data][79] a8.r0_i_50__0/O}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_50__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_50__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_50__0/I2}, {dsuo[active] a8.r0_i_50__0/I3}, {ahbsi[hwdata][15] a8.r0_i_50__0/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X52Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_51 - 
nets: {x0/di[data][16] a8.r0_i_51/O}, {x0/p_0_in[14] a8.r0_i_51/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_51/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_51/I2}, {dsuo[active] a8.r0_i_51/I3}, {ahbsi[hwdata][16] a8.r0_i_51/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X63Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_51__0 - 
nets: {x0/di[data][78] a8.r0_i_51__0/O}, {x0/tb0.tr_reg[htrans_n_0_][1] a8.r0_i_51__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_51__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_51__0/I2}, {dsuo[active] a8.r0_i_51__0/I3}, {ahbsi[hwdata][14] a8.r0_i_51__0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_52 - 
nets: {x0/di[data][15] a8.r0_i_52/O}, {x0/p_0_in[13] a8.r0_i_52/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_52/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_52/I2}, {dsuo[active] a8.r0_i_52/I3}, {ahbsi[hwdata][15] a8.r0_i_52/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_52__0 - 
nets: {x0/di[data][77] a8.r0_i_52__0/O}, {x0/tb0.tr_reg[htrans_n_0_][0] a8.r0_i_52__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_52__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_52__0/I2}, {dsuo[active] a8.r0_i_52__0/I3}, {ahbsi[hwdata][13] a8.r0_i_52__0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_53 - 
nets: {x0/di[data][14] a8.r0_i_53/O}, {x0/p_0_in[12] a8.r0_i_53/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_53/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_53/I2}, {dsuo[active] a8.r0_i_53/I3}, {ahbsi[hwdata][14] a8.r0_i_53/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X58Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_53__0 - 
nets: {x0/di[data][76] a8.r0_i_53__0/O}, {x0/tb0.tr_reg[hsize_n_0_][2] a8.r0_i_53__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_53__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_53__0/I2}, {dsuo[active] a8.r0_i_53__0/I3}, {ahbsi[hwdata][12] a8.r0_i_53__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_54 - 
nets: {x0/di[data][13] a8.r0_i_54/O}, {x0/p_0_in[11] a8.r0_i_54/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_54/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_54/I2}, {dsuo[active] a8.r0_i_54/I3}, {ahbsi[hwdata][13] a8.r0_i_54/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X63Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_54__0 - 
nets: {x0/di[data][75] a8.r0_i_54__0/O}, {x0/tb0.tr_reg[hsize_n_0_][1] a8.r0_i_54__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_54__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_54__0/I2}, {dsuo[active] a8.r0_i_54__0/I3}, {ahbsi[hwdata][11] a8.r0_i_54__0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X52Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_55 - 
nets: {x0/di[data][12] a8.r0_i_55/O}, {x0/p_0_in[10] a8.r0_i_55/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_55/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_55/I2}, {dsuo[active] a8.r0_i_55/I3}, {ahbsi[hwdata][12] a8.r0_i_55/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_55__0 - 
nets: {x0/di[data][74] a8.r0_i_55__0/O}, {x0/tb0.tr_reg[hsize_n_0_][0] a8.r0_i_55__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_55__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_55__0/I2}, {dsuo[active] a8.r0_i_55__0/I3}, {ahbsi[hwdata][10] a8.r0_i_55__0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X53Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_56 - 
nets: {x0/di[data][11] a8.r0_i_56/O}, {x0/p_0_in[9] a8.r0_i_56/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_56/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_56/I2}, {dsuo[active] a8.r0_i_56/I3}, {ahbsi[hwdata][11] a8.r0_i_56/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X63Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_56__0 - 
nets: {x0/di[data][73] a8.r0_i_56__0/O}, {x0/tb0.tr_reg[hburst][2] a8.r0_i_56__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_56__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_56__0/I2}, {dsuo[active] a8.r0_i_56__0/I3}, {ahbsi[hwdata][9] a8.r0_i_56__0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X61Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_57 - 
nets: {x0/di[data][10] a8.r0_i_57/O}, {x0/p_0_in[8] a8.r0_i_57/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_57/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_57/I2}, {dsuo[active] a8.r0_i_57/I3}, {ahbsi[hwdata][10] a8.r0_i_57/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_57__0 - 
nets: {x0/di[data][72] a8.r0_i_57__0/O}, {x0/tb0.tr_reg[hburst][1] a8.r0_i_57__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_57__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_57__0/I2}, {dsuo[active] a8.r0_i_57__0/I3}, {ahbsi[hwdata][8] a8.r0_i_57__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X59Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_58 - 
nets: {x0/di[data][9] a8.r0_i_58/O}, {x0/p_0_in[7] a8.r0_i_58/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_58/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_58/I2}, {dsuo[active] a8.r0_i_58/I3}, {ahbsi[hwdata][9] a8.r0_i_58/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X61Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_58__0 - 
nets: {x0/di[data][71] a8.r0_i_58__0/O}, {x0/tb0.tr_reg[hburst][0] a8.r0_i_58__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_58__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_58__0/I2}, {dsuo[active] a8.r0_i_58__0/I3}, {ahbsi[hwdata][7] a8.r0_i_58__0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X63Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_59 - 
nets: {x0/di[data][8] a8.r0_i_59/O}, {x0/p_0_in[6] a8.r0_i_59/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_59/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_59/I2}, {dsuo[active] a8.r0_i_59/I3}, {ahbsi[hwdata][8] a8.r0_i_59/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X60Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_59__0 - 
nets: {x0/di[data][70] a8.r0_i_59__0/O}, {x0/tb0.tr_reg[hmaster_n_0_][3] a8.r0_i_59__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_59__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_59__0/I2}, {dsuo[active] a8.r0_i_59__0/I3}, {ahbsi[hwdata][6] a8.r0_i_59__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_5__0 - 
nets: {x0/di[data][125] a8.r0_i_5__0/O}, {dbgo[0][timer][29] a8.r0_i_5__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_5__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_5__0/I2}, {dsuo[active] a8.r0_i_5__0/I3}, {ahbsi[hwdata][29] a8.r0_i_5__0/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_6 - 
nets: {x0/di[data][61] a8.r0_i_6/O}, {ahbmi[hrdata][29] a8.r0_i_6/I0}, {dsuo[active] a8.r0_i_6/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_6/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_6/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_6/I4}, {ahbsi[hwdata][29] a8.r0_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X51Y123, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_60 - 
nets: {x0/di[data][7] a8.r0_i_60/O}, {x0/p_0_in[5] a8.r0_i_60/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_60/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_60/I2}, {dsuo[active] a8.r0_i_60/I3}, {ahbsi[hwdata][7] a8.r0_i_60/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X61Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_60__0 - 
nets: {x0/di[data][69] a8.r0_i_60__0/O}, {x0/tb0.tr_reg[hmaster_n_0_][2] a8.r0_i_60__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_60__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_60__0/I2}, {dsuo[active] a8.r0_i_60__0/I3}, {ahbsi[hwdata][5] a8.r0_i_60__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X50Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_61 - 
nets: {x0/di[data][6] a8.r0_i_61/O}, {x0/p_0_in[4] a8.r0_i_61/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_61/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_61/I2}, {dsuo[active] a8.r0_i_61/I3}, {ahbsi[hwdata][6] a8.r0_i_61/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X61Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_61__0 - 
nets: {x0/di[data][68] a8.r0_i_61__0/O}, {x0/tb0.tr_reg[hmaster_n_0_][1] a8.r0_i_61__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_61__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_61__0/I2}, {dsuo[active] a8.r0_i_61__0/I3}, {ahbsi[hwdata][4] a8.r0_i_61__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_62 - 
nets: {x0/di[data][5] a8.r0_i_62/O}, {x0/p_0_in[3] a8.r0_i_62/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_62/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_62/I2}, {dsuo[active] a8.r0_i_62/I3}, {ahbsi[hwdata][5] a8.r0_i_62/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_62__0 - 
nets: {x0/di[data][67] a8.r0_i_62__0/O}, {x0/tb0.tr_reg[hmaster_n_0_][0] a8.r0_i_62__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_62__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_62__0/I2}, {dsuo[active] a8.r0_i_62__0/I3}, {ahbsi[hwdata][3] a8.r0_i_62__0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X50Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_63 - 
nets: {x0/di[data][4] a8.r0_i_63/O}, {x0/p_0_in[2] a8.r0_i_63/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_63/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_63/I2}, {dsuo[active] a8.r0_i_63/I3}, {ahbsi[hwdata][4] a8.r0_i_63/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X60Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_63__0 - 
nets: {x0/di[data][66] a8.r0_i_63__0/O}, {x0/tb0.tr_reg[hmastlock]__0 a8.r0_i_63__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_63__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_63__0/I2}, {dsuo[active] a8.r0_i_63__0/I3}, {ahbsi[hwdata][2] a8.r0_i_63__0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X59Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_64 - 
nets: {x0/di[data][3] a8.r0_i_64/O}, {x0/p_0_in[1] a8.r0_i_64/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_64/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_64/I2}, {dsuo[active] a8.r0_i_64/I3}, {ahbsi[hwdata][3] a8.r0_i_64/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X59Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_64__0 - 
nets: {x0/di[data][65] a8.r0_i_64__0/O}, {ahbmi[hresp][1] a8.r0_i_64__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_64__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_64__0/I2}, {dsuo[active] a8.r0_i_64__0/I3}, {ahbsi[hwdata][1] a8.r0_i_64__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_65 - 
nets: {x0/di[data][2] a8.r0_i_65/O}, {x0/p_0_in[0] a8.r0_i_65/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_65/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_65/I2}, {dsuo[active] a8.r0_i_65/I3}, {ahbsi[hwdata][2] a8.r0_i_65/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X59Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_65__0 - 
nets: {x0/di[data][64] a8.r0_i_65__0/O}, {ahbmi[hresp][0] a8.r0_i_65__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_65__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_65__0/I2}, {dsuo[active] a8.r0_i_65__0/I3}, {ahbsi[hwdata][0] a8.r0_i_65__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_66 - 
nets: {x0/di[data][1] a8.r0_i_66/O}, {x0/tb0.tr_reg[haddr_n_0_][1] a8.r0_i_66/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_66/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_66/I2}, {dsuo[active] a8.r0_i_66/I3}, {ahbsi[hwdata][1] a8.r0_i_66/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X58Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_66__0 - 
nets: {a8.r0_i_66__0_n_0 a8.r0_i_66__0/O}, {tb0.tr[bphit]_i_6_n_0 a8.r0_i_66__0/I0}, {tb0.tr[bphit]_i_7_n_0 a8.r0_i_66__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

a8.r0_i_67 - 
nets: {x0/di[data][0] a8.r0_i_67/O}, {x0/tb0.tr_reg[haddr_n_0_][0] a8.r0_i_67/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_67/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_67/I2}, {dsuo[active] a8.r0_i_67/I3}, {ahbsi[hwdata][0] a8.r0_i_67/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_68 - 
nets: {x0/di[addr][6] a8.r0_i_68/O}, {x0/data5[10] a8.r0_i_68/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_68/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_68/I2}, {dsuo[active] a8.r0_i_68/I3}, {dbgo[3][daddr][10] a8.r0_i_68/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X63Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_69 - 
nets: {x0/di[addr][5] a8.r0_i_69/O}, {x0/data5[9] a8.r0_i_69/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_69/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_69/I2}, {dsuo[active] a8.r0_i_69/I3}, {dbgo[3][daddr][9] a8.r0_i_69/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X60Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_6__0 - 
nets: {x0/di[data][124] a8.r0_i_6__0/O}, {dbgo[0][timer][28] a8.r0_i_6__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_6__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_6__0/I2}, {dsuo[active] a8.r0_i_6__0/I3}, {ahbsi[hwdata][28] a8.r0_i_6__0/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_7 - 
nets: {x0/di[data][60] a8.r0_i_7/O}, {ahbmi[hrdata][28] a8.r0_i_7/I0}, {dsuo[active] a8.r0_i_7/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_7/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_7/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_7/I4}, {ahbsi[hwdata][28] a8.r0_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X63Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_70 - 
nets: {x0/di[addr][4] a8.r0_i_70/O}, {x0/data5[8] a8.r0_i_70/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_70/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_70/I2}, {dsuo[active] a8.r0_i_70/I3}, {dbgo[3][daddr][8] a8.r0_i_70/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_71 - 
nets: {x0/di[addr][3] a8.r0_i_71/O}, {x0/data5[7] a8.r0_i_71/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_71/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_71/I2}, {dsuo[active] a8.r0_i_71/I3}, {dbgo[3][daddr][7] a8.r0_i_71/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X59Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_72 - 
nets: {x0/di[addr][2] a8.r0_i_72/O}, {x0/data5[6] a8.r0_i_72/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_72/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_72/I2}, {dsuo[active] a8.r0_i_72/I3}, {dbgo[3][daddr][6] a8.r0_i_72/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_73 - 
nets: {x0/di[addr][1] a8.r0_i_73/O}, {x0/data5[5] a8.r0_i_73/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_73/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_73/I2}, {dsuo[active] a8.r0_i_73/I3}, {dbgo[3][daddr][5] a8.r0_i_73/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X56Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_74 - 
nets: {x0/di[addr][0] a8.r0_i_74/O}, {x0/data5[4] a8.r0_i_74/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_74/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_74/I2}, {dsuo[active] a8.r0_i_74/I3}, {dbgo[3][daddr][4] a8.r0_i_74/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_75 - 
nets: {a8.r0_i_75_n_0 a8.r0_i_75/O}, {dbgo[3][daddr][22] a8.r0_i_75/I0}, {dbgo[3][daddr][20] a8.r0_i_75/I1}, {dbgo[3][daddr][21] a8.r0_i_75/I2}, {x0/r_reg[slv][hsel]__0 a8.r0_i_75/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hEFFF, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a8.r0_i_76 - 
nets: {a8.r0_i_76_n_0 a8.r0_i_76/O}, {tb0.tr[bphit]_i_4_n_0 a8.r0_i_76/I0}, {dbgo[3][dwrite] a8.r0_i_76/I1}, {x0/r_reg[cnt_n_0_][2] a8.r0_i_76/I2}, {x0/r_reg[cnt_n_0_][1] a8.r0_i_76/I3}, {x0/r_reg[cnt_n_0_][0] a8.r0_i_76/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFBFFFFF, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_7__0 - 
nets: {x0/di[data][123] a8.r0_i_7__0/O}, {dbgo[0][timer][27] a8.r0_i_7__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_7__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_7__0/I2}, {dsuo[active] a8.r0_i_7__0/I3}, {ahbsi[hwdata][27] a8.r0_i_7__0/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X57Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_8 - 
nets: {x0/di[data][59] a8.r0_i_8/O}, {ahbmi[hrdata][27] a8.r0_i_8/I0}, {dsuo[active] a8.r0_i_8/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_8/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_8/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_8/I4}, {ahbsi[hwdata][27] a8.r0_i_8/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X61Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_8__0 - 
nets: {x0/di[data][122] a8.r0_i_8__0/O}, {dbgo[0][timer][26] a8.r0_i_8__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_8__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_8__0/I2}, {dsuo[active] a8.r0_i_8__0/I3}, {ahbsi[hwdata][26] a8.r0_i_8__0/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a8.r0_i_9 - 
nets: {x0/di[data][58] a8.r0_i_9/O}, {ahbmi[hrdata][26] a8.r0_i_9/I0}, {dsuo[active] a8.r0_i_9/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_9/I2}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_9/I3}, {x0/tb0.tr_reg[hwrite]__0 a8.r0_i_9/I4}, {ahbsi[hwdata][26] a8.r0_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAEFF0000A200, 
LOC: SLICE_X51Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a8.r0_i_9__0 - 
nets: {x0/di[data][121] a8.r0_i_9__0/O}, {dbgo[0][timer][25] a8.r0_i_9__0/I0}, {x0/tb0.tr_reg[enable]__0 a8.r0_i_9__0/I1}, {x0/tb0.tr_reg[tforce]__0 a8.r0_i_9__0/I2}, {dsuo[active] a8.r0_i_9__0/I3}, {ahbsi[hwdata][25] a8.r0_i_9__0/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hBFBB8088, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

dbgo[0][denable]_INST_0 - 
nets: {dbgo[0][denable] dbgo[0][denable]_INST_0/O}, {x0/conv_integer[1] dbgo[0][denable]_INST_0/I0}, {x0/conv_integer[0] dbgo[0][denable]_INST_0/I1}, {dbgo[0][denable]_INST_0_i_1_n_0 dbgo[0][denable]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

dbgo[0][denable]_INST_0_i_1 - 
nets: {dbgo[0][denable]_INST_0_i_1_n_0 dbgo[0][denable]_INST_0_i_1/O}, {dbgo[3][daddr][22] dbgo[0][denable]_INST_0_i_1/I0}, {dbgo[3][daddr][21] dbgo[0][denable]_INST_0_i_1/I1}, {dbgo[3][daddr][20] dbgo[0][denable]_INST_0_i_1/I2}, {x0/r_reg[cnt_n_0_][1] dbgo[0][denable]_INST_0_i_1/I3}, {x0/r_reg[cnt_n_0_][2] dbgo[0][denable]_INST_0_i_1/I4}, {x0/r_reg[slv][hsel]__0 dbgo[0][denable]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2DADADADFFFFFFFF, 
LOC: SLICE_X40Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dbgo[1][denable]_INST_0 - 
nets: {dbgo[1][denable] dbgo[1][denable]_INST_0/O}, {x0/conv_integer[1] dbgo[1][denable]_INST_0/I0}, {x0/conv_integer[0] dbgo[1][denable]_INST_0/I1}, {dbgo[0][denable]_INST_0_i_1_n_0 dbgo[1][denable]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X37Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

dbgo[2][denable]_INST_0 - 
nets: {dbgo[2][denable] dbgo[2][denable]_INST_0/O}, {x0/conv_integer[0] dbgo[2][denable]_INST_0/I0}, {x0/conv_integer[1] dbgo[2][denable]_INST_0/I1}, {dbgo[0][denable]_INST_0_i_1_n_0 dbgo[2][denable]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

dbgo[3][denable]_INST_0 - 
nets: {dbgo[3][denable] dbgo[3][denable]_INST_0/O}, {x0/conv_integer[1] dbgo[3][denable]_INST_0/I0}, {x0/conv_integer[0] dbgo[3][denable]_INST_0/I1}, {dbgo[0][denable]_INST_0_i_1_n_0 dbgo[3][denable]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

dsuo[tstop]_INST_0 - 
nets: {dsuo[tstop] dsuo[tstop]_INST_0/O}, {dbgi[1][dsumode] dsuo[tstop]_INST_0/I0}, {dbgi[0][dsumode] dsuo[tstop]_INST_0/I1}, {dbgi[3][dsumode] dsuo[tstop]_INST_0/I2}, {dbgi[2][dsumode] dsuo[tstop]_INST_0/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X43Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r2[timer][11]_i_2 - 
nets: {r2[timer][11]_i_2_n_0 r2[timer][11]_i_2/O}, {ahbsi[hwdata][11] r2[timer][11]_i_2/I0}, {r2[timer][29]_i_4_n_0 r2[timer][11]_i_2/I1}, {dbgo[0][timer][11] r2[timer][11]_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][11]_i_3 - 
nets: {r2[timer][11]_i_3_n_0 r2[timer][11]_i_3/O}, {ahbsi[hwdata][10] r2[timer][11]_i_3/I0}, {r2[timer][29]_i_4_n_0 r2[timer][11]_i_3/I1}, {dbgo[0][timer][10] r2[timer][11]_i_3/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][11]_i_4 - 
nets: {r2[timer][11]_i_4_n_0 r2[timer][11]_i_4/O}, {ahbsi[hwdata][9] r2[timer][11]_i_4/I0}, {r2[timer][29]_i_4_n_0 r2[timer][11]_i_4/I1}, {dbgo[0][timer][9] r2[timer][11]_i_4/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][11]_i_5 - 
nets: {r2[timer][11]_i_5_n_0 r2[timer][11]_i_5/O}, {ahbsi[hwdata][8] r2[timer][11]_i_5/I0}, {r2[timer][29]_i_4_n_0 r2[timer][11]_i_5/I1}, {dbgo[0][timer][8] r2[timer][11]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][15]_i_2 - 
nets: {r2[timer][15]_i_2_n_0 r2[timer][15]_i_2/O}, {ahbsi[hwdata][15] r2[timer][15]_i_2/I0}, {r2[timer][29]_i_4_n_0 r2[timer][15]_i_2/I1}, {dbgo[0][timer][15] r2[timer][15]_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][15]_i_3 - 
nets: {r2[timer][15]_i_3_n_0 r2[timer][15]_i_3/O}, {ahbsi[hwdata][14] r2[timer][15]_i_3/I0}, {r2[timer][29]_i_4_n_0 r2[timer][15]_i_3/I1}, {dbgo[0][timer][14] r2[timer][15]_i_3/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][15]_i_4 - 
nets: {r2[timer][15]_i_4_n_0 r2[timer][15]_i_4/O}, {ahbsi[hwdata][13] r2[timer][15]_i_4/I0}, {r2[timer][29]_i_4_n_0 r2[timer][15]_i_4/I1}, {dbgo[0][timer][13] r2[timer][15]_i_4/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][15]_i_5 - 
nets: {r2[timer][15]_i_5_n_0 r2[timer][15]_i_5/O}, {ahbsi[hwdata][12] r2[timer][15]_i_5/I0}, {r2[timer][29]_i_4_n_0 r2[timer][15]_i_5/I1}, {dbgo[0][timer][12] r2[timer][15]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][19]_i_2 - 
nets: {r2[timer][19]_i_2_n_0 r2[timer][19]_i_2/O}, {ahbsi[hwdata][19] r2[timer][19]_i_2/I0}, {r2[timer][29]_i_4_n_0 r2[timer][19]_i_2/I1}, {dbgo[0][timer][19] r2[timer][19]_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][19]_i_3 - 
nets: {r2[timer][19]_i_3_n_0 r2[timer][19]_i_3/O}, {ahbsi[hwdata][18] r2[timer][19]_i_3/I0}, {r2[timer][29]_i_4_n_0 r2[timer][19]_i_3/I1}, {dbgo[0][timer][18] r2[timer][19]_i_3/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][19]_i_4 - 
nets: {r2[timer][19]_i_4_n_0 r2[timer][19]_i_4/O}, {ahbsi[hwdata][17] r2[timer][19]_i_4/I0}, {r2[timer][29]_i_4_n_0 r2[timer][19]_i_4/I1}, {dbgo[0][timer][17] r2[timer][19]_i_4/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][19]_i_5 - 
nets: {r2[timer][19]_i_5_n_0 r2[timer][19]_i_5/O}, {ahbsi[hwdata][16] r2[timer][19]_i_5/I0}, {r2[timer][29]_i_4_n_0 r2[timer][19]_i_5/I1}, {dbgo[0][timer][16] r2[timer][19]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][23]_i_2 - 
nets: {r2[timer][23]_i_2_n_0 r2[timer][23]_i_2/O}, {ahbsi[hwdata][23] r2[timer][23]_i_2/I0}, {r2[timer][29]_i_4_n_0 r2[timer][23]_i_2/I1}, {dbgo[0][timer][23] r2[timer][23]_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][23]_i_3 - 
nets: {r2[timer][23]_i_3_n_0 r2[timer][23]_i_3/O}, {ahbsi[hwdata][22] r2[timer][23]_i_3/I0}, {r2[timer][29]_i_4_n_0 r2[timer][23]_i_3/I1}, {dbgo[0][timer][22] r2[timer][23]_i_3/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][23]_i_4 - 
nets: {r2[timer][23]_i_4_n_0 r2[timer][23]_i_4/O}, {ahbsi[hwdata][21] r2[timer][23]_i_4/I0}, {r2[timer][29]_i_4_n_0 r2[timer][23]_i_4/I1}, {dbgo[0][timer][21] r2[timer][23]_i_4/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][23]_i_5 - 
nets: {r2[timer][23]_i_5_n_0 r2[timer][23]_i_5/O}, {ahbsi[hwdata][20] r2[timer][23]_i_5/I0}, {r2[timer][29]_i_4_n_0 r2[timer][23]_i_5/I1}, {dbgo[0][timer][20] r2[timer][23]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][27]_i_2 - 
nets: {r2[timer][27]_i_2_n_0 r2[timer][27]_i_2/O}, {ahbsi[hwdata][27] r2[timer][27]_i_2/I0}, {r2[timer][29]_i_4_n_0 r2[timer][27]_i_2/I1}, {dbgo[0][timer][27] r2[timer][27]_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][27]_i_3 - 
nets: {r2[timer][27]_i_3_n_0 r2[timer][27]_i_3/O}, {ahbsi[hwdata][26] r2[timer][27]_i_3/I0}, {r2[timer][29]_i_4_n_0 r2[timer][27]_i_3/I1}, {dbgo[0][timer][26] r2[timer][27]_i_3/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][27]_i_4 - 
nets: {r2[timer][27]_i_4_n_0 r2[timer][27]_i_4/O}, {ahbsi[hwdata][25] r2[timer][27]_i_4/I0}, {r2[timer][29]_i_4_n_0 r2[timer][27]_i_4/I1}, {dbgo[0][timer][25] r2[timer][27]_i_4/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][27]_i_5 - 
nets: {r2[timer][27]_i_5_n_0 r2[timer][27]_i_5/O}, {ahbsi[hwdata][24] r2[timer][27]_i_5/I0}, {r2[timer][29]_i_4_n_0 r2[timer][27]_i_5/I1}, {dbgo[0][timer][24] r2[timer][27]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][29]_i_1 - 
nets: {r2[timer][29]_i_1_n_0 r2[timer][29]_i_1/O}, {x0/tb0.tr_reg[timeren]__0 r2[timer][29]_i_1/I0}, {dsuo[tstop] r2[timer][29]_i_1/I1}, {x0/p_0_in144_in r2[timer][29]_i_1/I2}, {r2[timer][29]_i_3_n_0 r2[timer][29]_i_1/I3}, {r2[timer][29]_i_4_n_0 r2[timer][29]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFBA, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r2[timer][29]_i_3 - 
nets: {r2[timer][29]_i_3_n_0 r2[timer][29]_i_3/O}, {x0/tb0.tr_reg[edbgmtf]__0 r2[timer][29]_i_3/I0}, {x0/p_0_in144_in r2[timer][29]_i_3/I1}, {dbgi[0][ducnt] r2[timer][29]_i_3/I2}, {dbgi[1][ducnt] r2[timer][29]_i_3/I3}, {dbgi[2][ducnt] r2[timer][29]_i_3/I4}, {dbgi[3][ducnt] r2[timer][29]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0777777777777777, 
LOC: SLICE_X46Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r2[timer][29]_i_4 - 
nets: {r2[timer][29]_i_4_n_0 r2[timer][29]_i_4/O}, {r2[timer][29]_i_7_n_0 r2[timer][29]_i_4/I0}, {dbgo[3][daddr][8] r2[timer][29]_i_4/I1}, {dbgo[3][daddr][4] r2[timer][29]_i_4/I2}, {dbgo[3][daddr][21] r2[timer][29]_i_4/I3}, {r[slv][hrdata][31]_i_6_n_0 r2[timer][29]_i_4/I4}, {x0/v[slv][hwdata] r2[timer][29]_i_4/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0002000000000000, 
LOC: SLICE_X56Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r2[timer][29]_i_5 - 
nets: {r2[timer][29]_i_5_n_0 r2[timer][29]_i_5/O}, {ahbsi[hwdata][29] r2[timer][29]_i_5/I0}, {r2[timer][29]_i_4_n_0 r2[timer][29]_i_5/I1}, {dbgo[0][timer][29] r2[timer][29]_i_5/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][29]_i_6 - 
nets: {r2[timer][29]_i_6_n_0 r2[timer][29]_i_6/O}, {ahbsi[hwdata][28] r2[timer][29]_i_6/I0}, {r2[timer][29]_i_4_n_0 r2[timer][29]_i_6/I1}, {dbgo[0][timer][28] r2[timer][29]_i_6/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][29]_i_7 - 
nets: {r2[timer][29]_i_7_n_0 r2[timer][29]_i_7/O}, {dbgo[3][daddr][7] r2[timer][29]_i_7/I0}, {x0/p_0_in144_in r2[timer][29]_i_7/I1}, {dbgo[3][daddr][5] r2[timer][29]_i_7/I2}, {dbgo[3][daddr][6] r2[timer][29]_i_7/I3}, {dbgo[3][daddr][3] r2[timer][29]_i_7/I4}, {dbgo[3][daddr][2] r2[timer][29]_i_7/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000040000, 
LOC: SLICE_X56Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r2[timer][3]_i_2 - 
nets: {r2[timer][3]_i_2_n_0 r2[timer][3]_i_2/O}, {ahbsi[hwdata][0] r2[timer][3]_i_2/I0}, {r2[timer][29]_i_4_n_0 r2[timer][3]_i_2/I1}, {dbgo[0][timer][0] r2[timer][3]_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][3]_i_3 - 
nets: {r2[timer][3]_i_3_n_0 r2[timer][3]_i_3/O}, {ahbsi[hwdata][3] r2[timer][3]_i_3/I0}, {r2[timer][29]_i_4_n_0 r2[timer][3]_i_3/I1}, {dbgo[0][timer][3] r2[timer][3]_i_3/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][3]_i_4 - 
nets: {r2[timer][3]_i_4_n_0 r2[timer][3]_i_4/O}, {ahbsi[hwdata][2] r2[timer][3]_i_4/I0}, {r2[timer][29]_i_4_n_0 r2[timer][3]_i_4/I1}, {dbgo[0][timer][2] r2[timer][3]_i_4/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][3]_i_5 - 
nets: {r2[timer][3]_i_5_n_0 r2[timer][3]_i_5/O}, {ahbsi[hwdata][1] r2[timer][3]_i_5/I0}, {r2[timer][29]_i_4_n_0 r2[timer][3]_i_5/I1}, {dbgo[0][timer][1] r2[timer][3]_i_5/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][3]_i_6 - 
nets: {r2[timer][3]_i_6_n_0 r2[timer][3]_i_6/O}, {dbgo[0][timer][0] r2[timer][3]_i_6/I0}, {ahbsi[hwdata][0] r2[timer][3]_i_6/I1}, {r2[timer][29]_i_4_n_0 r2[timer][3]_i_6/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hC5, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][7]_i_2 - 
nets: {r2[timer][7]_i_2_n_0 r2[timer][7]_i_2/O}, {ahbsi[hwdata][7] r2[timer][7]_i_2/I0}, {r2[timer][29]_i_4_n_0 r2[timer][7]_i_2/I1}, {dbgo[0][timer][7] r2[timer][7]_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][7]_i_3 - 
nets: {r2[timer][7]_i_3_n_0 r2[timer][7]_i_3/O}, {ahbsi[hwdata][6] r2[timer][7]_i_3/I0}, {r2[timer][29]_i_4_n_0 r2[timer][7]_i_3/I1}, {dbgo[0][timer][6] r2[timer][7]_i_3/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][7]_i_4 - 
nets: {r2[timer][7]_i_4_n_0 r2[timer][7]_i_4/O}, {ahbsi[hwdata][5] r2[timer][7]_i_4/I0}, {r2[timer][29]_i_4_n_0 r2[timer][7]_i_4/I1}, {dbgo[0][timer][5] r2[timer][7]_i_4/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2[timer][7]_i_5 - 
nets: {r2[timer][7]_i_5_n_0 r2[timer][7]_i_5/O}, {ahbsi[hwdata][4] r2[timer][7]_i_5/I0}, {r2[timer][29]_i_4_n_0 r2[timer][7]_i_5/I1}, {dbgo[0][timer][4] r2[timer][7]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r2_reg[timer][11]_i_1 - 
nets: {r2_reg[timer][11]_i_1_n_0 r2_reg[timer][11]_i_1/CO[3]}, { r2_reg[timer][11]_i_1/CO[2]}, { r2_reg[timer][11]_i_1/CO[1]}, { r2_reg[timer][11]_i_1/CO[0]}, {r2_reg[timer][11]_i_1_n_4 r2_reg[timer][11]_i_1/O[3]}, {r2_reg[timer][11]_i_1_n_5 r2_reg[timer][11]_i_1/O[2]}, {r2_reg[timer][11]_i_1_n_6 r2_reg[timer][11]_i_1/O[1]}, {r2_reg[timer][11]_i_1_n_7 r2_reg[timer][11]_i_1/O[0]}, {r2_reg[timer][7]_i_1_n_0 r2_reg[timer][11]_i_1/CI}, {<const0> r2_reg[timer][11]_i_1/CYINIT}, {<const0> r2_reg[timer][11]_i_1/DI[3]}, {<const0> r2_reg[timer][11]_i_1/DI[2]}, {<const0> r2_reg[timer][11]_i_1/DI[1]}, {<const0> r2_reg[timer][11]_i_1/DI[0]}, {r2[timer][11]_i_2_n_0 r2_reg[timer][11]_i_1/S[3]}, {r2[timer][11]_i_3_n_0 r2_reg[timer][11]_i_1/S[2]}, {r2[timer][11]_i_4_n_0 r2_reg[timer][11]_i_1/S[1]}, {r2[timer][11]_i_5_n_0 r2_reg[timer][11]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X54Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r2_reg[timer][15]_i_1 - 
nets: {r2_reg[timer][15]_i_1_n_0 r2_reg[timer][15]_i_1/CO[3]}, { r2_reg[timer][15]_i_1/CO[2]}, { r2_reg[timer][15]_i_1/CO[1]}, { r2_reg[timer][15]_i_1/CO[0]}, {r2_reg[timer][15]_i_1_n_4 r2_reg[timer][15]_i_1/O[3]}, {r2_reg[timer][15]_i_1_n_5 r2_reg[timer][15]_i_1/O[2]}, {r2_reg[timer][15]_i_1_n_6 r2_reg[timer][15]_i_1/O[1]}, {r2_reg[timer][15]_i_1_n_7 r2_reg[timer][15]_i_1/O[0]}, {r2_reg[timer][11]_i_1_n_0 r2_reg[timer][15]_i_1/CI}, {<const0> r2_reg[timer][15]_i_1/CYINIT}, {<const0> r2_reg[timer][15]_i_1/DI[3]}, {<const0> r2_reg[timer][15]_i_1/DI[2]}, {<const0> r2_reg[timer][15]_i_1/DI[1]}, {<const0> r2_reg[timer][15]_i_1/DI[0]}, {r2[timer][15]_i_2_n_0 r2_reg[timer][15]_i_1/S[3]}, {r2[timer][15]_i_3_n_0 r2_reg[timer][15]_i_1/S[2]}, {r2[timer][15]_i_4_n_0 r2_reg[timer][15]_i_1/S[1]}, {r2[timer][15]_i_5_n_0 r2_reg[timer][15]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X54Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r2_reg[timer][19]_i_1 - 
nets: {r2_reg[timer][19]_i_1_n_0 r2_reg[timer][19]_i_1/CO[3]}, { r2_reg[timer][19]_i_1/CO[2]}, { r2_reg[timer][19]_i_1/CO[1]}, { r2_reg[timer][19]_i_1/CO[0]}, {r2_reg[timer][19]_i_1_n_4 r2_reg[timer][19]_i_1/O[3]}, {r2_reg[timer][19]_i_1_n_5 r2_reg[timer][19]_i_1/O[2]}, {r2_reg[timer][19]_i_1_n_6 r2_reg[timer][19]_i_1/O[1]}, {r2_reg[timer][19]_i_1_n_7 r2_reg[timer][19]_i_1/O[0]}, {r2_reg[timer][15]_i_1_n_0 r2_reg[timer][19]_i_1/CI}, {<const0> r2_reg[timer][19]_i_1/CYINIT}, {<const0> r2_reg[timer][19]_i_1/DI[3]}, {<const0> r2_reg[timer][19]_i_1/DI[2]}, {<const0> r2_reg[timer][19]_i_1/DI[1]}, {<const0> r2_reg[timer][19]_i_1/DI[0]}, {r2[timer][19]_i_2_n_0 r2_reg[timer][19]_i_1/S[3]}, {r2[timer][19]_i_3_n_0 r2_reg[timer][19]_i_1/S[2]}, {r2[timer][19]_i_4_n_0 r2_reg[timer][19]_i_1/S[1]}, {r2[timer][19]_i_5_n_0 r2_reg[timer][19]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X54Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r2_reg[timer][23]_i_1 - 
nets: {r2_reg[timer][23]_i_1_n_0 r2_reg[timer][23]_i_1/CO[3]}, { r2_reg[timer][23]_i_1/CO[2]}, { r2_reg[timer][23]_i_1/CO[1]}, { r2_reg[timer][23]_i_1/CO[0]}, {r2_reg[timer][23]_i_1_n_4 r2_reg[timer][23]_i_1/O[3]}, {r2_reg[timer][23]_i_1_n_5 r2_reg[timer][23]_i_1/O[2]}, {r2_reg[timer][23]_i_1_n_6 r2_reg[timer][23]_i_1/O[1]}, {r2_reg[timer][23]_i_1_n_7 r2_reg[timer][23]_i_1/O[0]}, {r2_reg[timer][19]_i_1_n_0 r2_reg[timer][23]_i_1/CI}, {<const0> r2_reg[timer][23]_i_1/CYINIT}, {<const0> r2_reg[timer][23]_i_1/DI[3]}, {<const0> r2_reg[timer][23]_i_1/DI[2]}, {<const0> r2_reg[timer][23]_i_1/DI[1]}, {<const0> r2_reg[timer][23]_i_1/DI[0]}, {r2[timer][23]_i_2_n_0 r2_reg[timer][23]_i_1/S[3]}, {r2[timer][23]_i_3_n_0 r2_reg[timer][23]_i_1/S[2]}, {r2[timer][23]_i_4_n_0 r2_reg[timer][23]_i_1/S[1]}, {r2[timer][23]_i_5_n_0 r2_reg[timer][23]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X54Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r2_reg[timer][27]_i_1 - 
nets: {r2_reg[timer][27]_i_1_n_0 r2_reg[timer][27]_i_1/CO[3]}, { r2_reg[timer][27]_i_1/CO[2]}, { r2_reg[timer][27]_i_1/CO[1]}, { r2_reg[timer][27]_i_1/CO[0]}, {r2_reg[timer][27]_i_1_n_4 r2_reg[timer][27]_i_1/O[3]}, {r2_reg[timer][27]_i_1_n_5 r2_reg[timer][27]_i_1/O[2]}, {r2_reg[timer][27]_i_1_n_6 r2_reg[timer][27]_i_1/O[1]}, {r2_reg[timer][27]_i_1_n_7 r2_reg[timer][27]_i_1/O[0]}, {r2_reg[timer][23]_i_1_n_0 r2_reg[timer][27]_i_1/CI}, {<const0> r2_reg[timer][27]_i_1/CYINIT}, {<const0> r2_reg[timer][27]_i_1/DI[3]}, {<const0> r2_reg[timer][27]_i_1/DI[2]}, {<const0> r2_reg[timer][27]_i_1/DI[1]}, {<const0> r2_reg[timer][27]_i_1/DI[0]}, {r2[timer][27]_i_2_n_0 r2_reg[timer][27]_i_1/S[3]}, {r2[timer][27]_i_3_n_0 r2_reg[timer][27]_i_1/S[2]}, {r2[timer][27]_i_4_n_0 r2_reg[timer][27]_i_1/S[1]}, {r2[timer][27]_i_5_n_0 r2_reg[timer][27]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X54Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r2_reg[timer][29]_i_2 - 
nets: { r2_reg[timer][29]_i_2/CO[3]}, { r2_reg[timer][29]_i_2/CO[2]}, { r2_reg[timer][29]_i_2/CO[1]}, { r2_reg[timer][29]_i_2/CO[0]}, { r2_reg[timer][29]_i_2/O[3]}, { r2_reg[timer][29]_i_2/O[2]}, {r2_reg[timer][29]_i_2_n_6 r2_reg[timer][29]_i_2/O[1]}, {r2_reg[timer][29]_i_2_n_7 r2_reg[timer][29]_i_2/O[0]}, {r2_reg[timer][27]_i_1_n_0 r2_reg[timer][29]_i_2/CI}, {<const0> r2_reg[timer][29]_i_2/CYINIT}, {<const0> r2_reg[timer][29]_i_2/DI[3]}, {<const0> r2_reg[timer][29]_i_2/DI[2]}, {<const0> r2_reg[timer][29]_i_2/DI[1]}, {<const0> r2_reg[timer][29]_i_2/DI[0]}, {<const0> r2_reg[timer][29]_i_2/S[3]}, {<const0> r2_reg[timer][29]_i_2/S[2]}, {r2[timer][29]_i_5_n_0 r2_reg[timer][29]_i_2/S[1]}, {r2[timer][29]_i_6_n_0 r2_reg[timer][29]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X54Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r2_reg[timer][3]_i_1 - 
nets: {r2_reg[timer][3]_i_1_n_0 r2_reg[timer][3]_i_1/CO[3]}, { r2_reg[timer][3]_i_1/CO[2]}, { r2_reg[timer][3]_i_1/CO[1]}, { r2_reg[timer][3]_i_1/CO[0]}, {r2_reg[timer][3]_i_1_n_4 r2_reg[timer][3]_i_1/O[3]}, {r2_reg[timer][3]_i_1_n_5 r2_reg[timer][3]_i_1/O[2]}, {r2_reg[timer][3]_i_1_n_6 r2_reg[timer][3]_i_1/O[1]}, {r2_reg[timer][3]_i_1_n_7 r2_reg[timer][3]_i_1/O[0]}, {<const0> r2_reg[timer][3]_i_1/CI}, {<const0> r2_reg[timer][3]_i_1/CYINIT}, {<const0> r2_reg[timer][3]_i_1/DI[3]}, {<const0> r2_reg[timer][3]_i_1/DI[2]}, {<const0> r2_reg[timer][3]_i_1/DI[1]}, {r2[timer][3]_i_2_n_0 r2_reg[timer][3]_i_1/DI[0]}, {r2[timer][3]_i_3_n_0 r2_reg[timer][3]_i_1/S[3]}, {r2[timer][3]_i_4_n_0 r2_reg[timer][3]_i_1/S[2]}, {r2[timer][3]_i_5_n_0 r2_reg[timer][3]_i_1/S[1]}, {r2[timer][3]_i_6_n_0 r2_reg[timer][3]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r2_reg[timer][7]_i_1 - 
nets: {r2_reg[timer][7]_i_1_n_0 r2_reg[timer][7]_i_1/CO[3]}, { r2_reg[timer][7]_i_1/CO[2]}, { r2_reg[timer][7]_i_1/CO[1]}, { r2_reg[timer][7]_i_1/CO[0]}, {r2_reg[timer][7]_i_1_n_4 r2_reg[timer][7]_i_1/O[3]}, {r2_reg[timer][7]_i_1_n_5 r2_reg[timer][7]_i_1/O[2]}, {r2_reg[timer][7]_i_1_n_6 r2_reg[timer][7]_i_1/O[1]}, {r2_reg[timer][7]_i_1_n_7 r2_reg[timer][7]_i_1/O[0]}, {r2_reg[timer][3]_i_1_n_0 r2_reg[timer][7]_i_1/CI}, {<const0> r2_reg[timer][7]_i_1/CYINIT}, {<const0> r2_reg[timer][7]_i_1/DI[3]}, {<const0> r2_reg[timer][7]_i_1/DI[2]}, {<const0> r2_reg[timer][7]_i_1/DI[1]}, {<const0> r2_reg[timer][7]_i_1/DI[0]}, {r2[timer][7]_i_2_n_0 r2_reg[timer][7]_i_1/S[3]}, {r2[timer][7]_i_3_n_0 r2_reg[timer][7]_i_1/S[2]}, {r2[timer][7]_i_4_n_0 r2_reg[timer][7]_i_1/S[1]}, {r2[timer][7]_i_5_n_0 r2_reg[timer][7]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X54Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r[act]_i_2 - 
nets: {r[act]_i_1_n_0 r[act]_i_2/O}, {x0/p_9_in[19] r[act]_i_2/I0}, {dbgi[3][dsumode] r[act]_i_2/I1}, {r[act]_i_3_n_0 r[act]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hF4, 
LOC: SLICE_X43Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[act]_i_3 - 
nets: {r[act]_i_3_n_0 r[act]_i_3/O}, {x0/p_9_in[18] r[act]_i_3/I0}, {dbgi[2][dsumode] r[act]_i_3/I1}, {dbgi[1][dsumode] r[act]_i_3/I2}, {x0/p_9_in[17] r[act]_i_3/I3}, {dbgi[0][dsumode] r[act]_i_3/I4}, {x0/p_9_in[16] r[act]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h44F444F4FFFF44F4, 
LOC: SLICE_X43Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[be][0]_i_1 - 
nets: {x0/rin[be][0] r[be][0]_i_1/O}, {ahbsi[hwdata][1] r[be][0]_i_1/I0}, {rst r[be][0]_i_1/I1}, {x0/r_reg[dsubre_n_0_][2] r[be][0]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bmsk][3]_i_1 - 
nets: {x0/v[bmsk] r[bmsk][3]_i_1/O}, {r[ss][0]_i_4_n_0 r[bmsk][3]_i_1/I0}, {dbgo[3][dwrite] r[bmsk][3]_i_1/I1}, {x0/r_reg[slv][hsel]__0 r[bmsk][3]_i_1/I2}, {dbgo[3][daddr][3] r[bmsk][3]_i_1/I3}, {dbgo[3][daddr][2] r[bmsk][3]_i_1/I4}, {r[ss][0]_i_3_n_0 r[bmsk][3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0080000000000000, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bn][0]_i_1 - 
nets: {x0/rin[bn][0] r[bn][0]_i_1/O}, {x0/r_reg[dsubre_n_0_][2] r[bn][0]_i_1/I0}, {ahbsi[hwdata][0] r[bn][0]_i_1/I1}, {r[bn][0]_i_2_n_0 r[bn][0]_i_1/I2}, {rst r[bn][0]_i_1/I3}, {r[bn][0]_i_3_n_0 r[bn][0]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hC0AACFAA, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[bn][0]_i_2 - 
nets: {r[bn][0]_i_2_n_0 r[bn][0]_i_2/O}, {dbgo[3][daddr][2] r[bn][0]_i_2/I0}, {dbgo[3][dwrite] r[bn][0]_i_2/I1}, {r[ss][0]_i_4_n_0 r[bn][0]_i_2/I2}, {dbgo[3][daddr][3] r[bn][0]_i_2/I3}, {r[ss][0]_i_3_n_0 r[bn][0]_i_2/I4}, {x0/r_reg[slv][hsel]__0 r[bn][0]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0040000000000000, 
LOC: SLICE_X45Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bn][0]_i_3 - 
nets: {r[bn][0]_i_3_n_0 r[bn][0]_i_3/O}, {r[act]_i_1_n_0 r[bn][0]_i_3/I0}, {x0/p_9_in[0] r[bn][0]_i_3/I1}, {dbgo[0][step] r[bn][0]_i_3/I2}, {ahbso[hirq][0] r[bn][0]_i_3/I3}, {dsuo[active] r[bn][0]_i_3/I4}, {r[bn][0]_i_4_n_0 r[bn][0]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000077777077, 
LOC: SLICE_X44Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bn][0]_i_4 - 
nets: {r[bn][0]_i_4_n_0 r[bn][0]_i_4/O}, {x0/r_reg[dsubre_n_0_][2] r[bn][0]_i_4/I0}, {x0/rin[dsubre][2] r[bn][0]_i_4/I1}, {dbgi[0][dsumode] r[bn][0]_i_4/I2}, {dbgo[0][dbreak] r[bn][0]_i_4/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFFF4, 
LOC: SLICE_X44Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bn][1]_i_1 - 
nets: {x0/rin[bn][1] r[bn][1]_i_1/O}, {r[bn][1]_i_2_n_0 r[bn][1]_i_1/I0}, {r[bn][1]_i_3_n_0 r[bn][1]_i_1/I1}, {ahbsi[hwdata][1] r[bn][1]_i_1/I2}, {r[bn][1]_i_4_n_0 r[bn][1]_i_1/I3}, {rst r[bn][1]_i_1/I4}, {x0/r_reg[dsubre_n_0_][2] r[bn][1]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h7455FFFF74550000, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bn][1]_i_2 - 
nets: {r[bn][1]_i_2_n_0 r[bn][1]_i_2/O}, {r[act]_i_1_n_0 r[bn][1]_i_2/I0}, {x0/p_9_in[1] r[bn][1]_i_2/I1}, {dbgo[1][step] r[bn][1]_i_2/I2}, {ahbso[hirq][0] r[bn][1]_i_2/I3}, {dsuo[active] r[bn][1]_i_2/I4}, {r[bn][1]_i_5_n_0 r[bn][1]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000077777077, 
LOC: SLICE_X44Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bn][1]_i_3 - 
nets: {r[bn][1]_i_3_n_0 r[bn][1]_i_3/O}, {x0/r_reg[slv][hsel]__0 r[bn][1]_i_3/I0}, {dbgo[3][daddr][20] r[bn][1]_i_3/I1}, {dbgo[3][daddr][21] r[bn][1]_i_3/I2}, {dbgo[3][daddr][22] r[bn][1]_i_3/I3}, {dbgo[3][daddr][3] r[bn][1]_i_3/I4}, {r[ss][0]_i_4_n_0 r[bn][1]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFDFFFFFFFF, 
LOC: SLICE_X45Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bn][1]_i_4 - 
nets: {r[bn][1]_i_4_n_0 r[bn][1]_i_4/O}, {dbgo[3][daddr][2] r[bn][1]_i_4/I0}, {dbgo[3][daddr][3] r[bn][1]_i_4/I1}, {dbgo[3][daddr][4] r[bn][1]_i_4/I2}, {dbgo[3][dwrite] r[bn][1]_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0D00, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bn][1]_i_5 - 
nets: {r[bn][1]_i_5_n_0 r[bn][1]_i_5/O}, {x0/r_reg[dsubre_n_0_][2] r[bn][1]_i_5/I0}, {x0/rin[dsubre][2] r[bn][1]_i_5/I1}, {dbgi[1][dsumode] r[bn][1]_i_5/I2}, {dbgo[1][dbreak] r[bn][1]_i_5/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFF4, 
LOC: SLICE_X44Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bn][2]_i_1 - 
nets: {x0/rin[bn][2] r[bn][2]_i_1/O}, {x0/r_reg[dsubre_n_0_][2] r[bn][2]_i_1/I0}, {ahbsi[hwdata][2] r[bn][2]_i_1/I1}, {r[bn][0]_i_2_n_0 r[bn][2]_i_1/I2}, {rst r[bn][2]_i_1/I3}, {r[bn][2]_i_2_n_0 r[bn][2]_i_1/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'hC0AACFAA, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[bn][2]_i_2 - 
nets: {r[bn][2]_i_2_n_0 r[bn][2]_i_2/O}, {r[act]_i_1_n_0 r[bn][2]_i_2/I0}, {x0/p_9_in[2] r[bn][2]_i_2/I1}, {dbgo[2][step] r[bn][2]_i_2/I2}, {ahbso[hirq][0] r[bn][2]_i_2/I3}, {dsuo[active] r[bn][2]_i_2/I4}, {r[bn][2]_i_3_n_0 r[bn][2]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000077777077, 
LOC: SLICE_X44Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bn][2]_i_3 - 
nets: {r[bn][2]_i_3_n_0 r[bn][2]_i_3/O}, {x0/r_reg[dsubre_n_0_][2] r[bn][2]_i_3/I0}, {x0/rin[dsubre][2] r[bn][2]_i_3/I1}, {dbgi[2][dsumode] r[bn][2]_i_3/I2}, {dbgo[2][dbreak] r[bn][2]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFF4, 
LOC: SLICE_X44Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bn][3]_i_1 - 
nets: {x0/rin[bn][3] r[bn][3]_i_1/O}, {x0/r_reg[dsubre_n_0_][2] r[bn][3]_i_1/I0}, {ahbsi[hwdata][3] r[bn][3]_i_1/I1}, {r[bn][0]_i_2_n_0 r[bn][3]_i_1/I2}, {rst r[bn][3]_i_1/I3}, {r[bn][3]_i_2_n_0 r[bn][3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hC0AACFAA, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[bn][3]_i_2 - 
nets: {r[bn][3]_i_2_n_0 r[bn][3]_i_2/O}, {r[act]_i_1_n_0 r[bn][3]_i_2/I0}, {x0/p_9_in[3] r[bn][3]_i_2/I1}, {r[bn][3]_i_3_n_0 r[bn][3]_i_2/I2}, {dbgo[3][step] r[bn][3]_i_2/I3}, {ahbso[hirq][0] r[bn][3]_i_2/I4}, {dsuo[active] r[bn][3]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0707070707000707, 
LOC: SLICE_X44Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bn][3]_i_3 - 
nets: {r[bn][3]_i_3_n_0 r[bn][3]_i_3/O}, {x0/r_reg[dsubre_n_0_][2] r[bn][3]_i_3/I0}, {x0/rin[dsubre][2] r[bn][3]_i_3/I1}, {dbgi[3][dsumode] r[bn][3]_i_3/I2}, {dbgo[3][dbreak] r[bn][3]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFF4, 
LOC: SLICE_X43Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[bs][0]_i_1 - 
nets: {r[bs][0]_i_1_n_0 r[bs][0]_i_1/O}, {ahbsi[hwdata][3] r[bs][0]_i_1/I0}, {x0/v[te][0] r[bs][0]_i_1/I1}, {dbgo[0][bsoft] r[bs][0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bs][1]_i_1 - 
nets: {r[bs][1]_i_1_n_0 r[bs][1]_i_1/O}, {ahbsi[hwdata][3] r[bs][1]_i_1/I0}, {x0/v[te][1] r[bs][1]_i_1/I1}, {dbgo[1][bsoft] r[bs][1]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bs][2]_i_1 - 
nets: {r[bs][2]_i_1_n_0 r[bs][2]_i_1/O}, {ahbsi[hwdata][3] r[bs][2]_i_1/I0}, {x0/v[te][2] r[bs][2]_i_1/I1}, {dbgo[2][bsoft] r[bs][2]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bs][3]_i_1 - 
nets: {r[bs][3]_i_1_n_0 r[bs][3]_i_1/O}, {ahbsi[hwdata][3] r[bs][3]_i_1/I0}, {x0/v[te][3] r[bs][3]_i_1/I1}, {dbgo[3][bsoft] r[bs][3]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bw][0]_i_1 - 
nets: {x0/rin[bw][0] r[bw][0]_i_1/O}, {ahbsi[hwdata][2] r[bw][0]_i_1/I0}, {rst r[bw][0]_i_1/I1}, {x0/r_reg[dsubre_n_0_][2] r[bw][0]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bx][0]_i_1 - 
nets: {r[bx][0]_i_1_n_0 r[bx][0]_i_1/O}, {r[slv][hrdata][31]_i_6_n_0 r[bx][0]_i_1/I0}, {x0/r_reg[slv][hsel]__0 r[bx][0]_i_1/I1}, {x0/conv_integer[1] r[bx][0]_i_1/I2}, {x0/conv_integer[0] r[bx][0]_i_1/I3}, {r[bx][0]_i_3_n_0 r[bx][0]_i_1/I4}, {rst r[bx][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00080000FFFFFFFF, 
LOC: SLICE_X57Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bx][0]_i_2 - 
nets: {x0/rin[bx][0] r[bx][0]_i_2/O}, {ahbsi[hwdata][4] r[bx][0]_i_2/I0}, {rst r[bx][0]_i_2/I1}, {x0/r_reg[dsubre_n_0_][2] r[bx][0]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[bx][0]_i_3 - 
nets: {r[bx][0]_i_3_n_0 r[bx][0]_i_3/O}, {dbgo[3][dwrite] r[bx][0]_i_3/I0}, {dbgo[3][daddr][3] r[bx][0]_i_3/I1}, {dbgo[3][daddr][2] r[bx][0]_i_3/I2}, {r[reset][0]_i_4_n_0 r[bx][0]_i_3/I3}, {dbgo[3][daddr][21] r[bx][0]_i_3/I4}, {dbgo[3][daddr][5] r[bx][0]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000002, 
LOC: SLICE_X43Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bx][1]_i_1 - 
nets: {r[bx][1]_i_1_n_0 r[bx][1]_i_1/O}, {r[slv][hrdata][31]_i_6_n_0 r[bx][1]_i_1/I0}, {x0/r_reg[slv][hsel]__0 r[bx][1]_i_1/I1}, {x0/conv_integer[1] r[bx][1]_i_1/I2}, {x0/conv_integer[0] r[bx][1]_i_1/I3}, {r[bx][0]_i_3_n_0 r[bx][1]_i_1/I4}, {rst r[bx][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h08000000FFFFFFFF, 
LOC: SLICE_X57Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bx][2]_i_1 - 
nets: {r[bx][2]_i_1_n_0 r[bx][2]_i_1/O}, {r[slv][hrdata][31]_i_6_n_0 r[bx][2]_i_1/I0}, {x0/r_reg[slv][hsel]__0 r[bx][2]_i_1/I1}, {x0/conv_integer[0] r[bx][2]_i_1/I2}, {x0/conv_integer[1] r[bx][2]_i_1/I3}, {r[bx][0]_i_3_n_0 r[bx][2]_i_1/I4}, {rst r[bx][2]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h08000000FFFFFFFF, 
LOC: SLICE_X57Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bx][3]_i_1 - 
nets: {r[bx][3]_i_1_n_0 r[bx][3]_i_1/O}, {r[slv][hrdata][31]_i_6_n_0 r[bx][3]_i_1/I0}, {x0/r_reg[slv][hsel]__0 r[bx][3]_i_1/I1}, {x0/conv_integer[1] r[bx][3]_i_1/I2}, {x0/conv_integer[0] r[bx][3]_i_1/I3}, {r[bx][0]_i_3_n_0 r[bx][3]_i_1/I4}, {rst r[bx][3]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h80000000FFFFFFFF, 
LOC: SLICE_X57Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[bz][0]_i_1 - 
nets: {x0/rin[bz][0] r[bz][0]_i_1/O}, {ahbsi[hwdata][5] r[bz][0]_i_1/I0}, {rst r[bz][0]_i_1/I1}, {x0/r_reg[dsubre_n_0_][2] r[bz][0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[cnt][0]_i_1 - 
nets: {r[cnt][0]_i_1_n_0 r[cnt][0]_i_1/O}, {x0/r_reg[cnt_n_0_][0] r[cnt][0]_i_1/I0}, {x0/r_reg[slv][hsel]__0 r[cnt][0]_i_1/I1}, {ahbsi[hready] r[cnt][0]_i_1/I2}, {ahbsi[hsel][2] r[cnt][0]_i_1/I3}, {ahbsi[htrans][1] r[cnt][0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF6666666, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[cnt][1]_i_1 - 
nets: {r[cnt][1]_i_1_n_0 r[cnt][1]_i_1/O}, {x0/r_reg[cnt_n_0_][1] r[cnt][1]_i_1/I0}, {x0/r_reg[slv][hsel]__0 r[cnt][1]_i_1/I1}, {x0/r_reg[cnt_n_0_][0] r[cnt][1]_i_1/I2}, {ahbsi[hready] r[cnt][1]_i_1/I3}, {ahbsi[hsel][2] r[cnt][1]_i_1/I4}, {ahbsi[htrans][1] r[cnt][1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFA6A6A6A6A6A6A6, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[cnt][2]_i_1 - 
nets: {r[cnt][2]_i_1_n_0 r[cnt][2]_i_1/O}, {x0/r_reg[cnt_n_0_][2] r[cnt][2]_i_1/I0}, {x0/r_reg[slv][hsel]__0 r[cnt][2]_i_1/I1}, {x0/r_reg[cnt_n_0_][1] r[cnt][2]_i_1/I2}, {x0/r_reg[cnt_n_0_][0] r[cnt][2]_i_1/I3}, {x0/v[slv][haddr] r[cnt][2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFAAA6, 
LOC: SLICE_X44Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[en][0]_i_1 - 
nets: {r[en][0]_i_1_n_0 r[en][0]_i_1/O}, {x0/p_0_in144_in r[en][0]_i_1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

r[halt][0]_i_1 - 
nets: {r[halt][0]_i_1_n_0 r[halt][0]_i_1/O}, {ahbsi[hwdata][10] r[halt][0]_i_1/I0}, {x0/v[te][0] r[halt][0]_i_1/I1}, {dbgo[0][halt] r[halt][0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[halt][0]_i_2 - 
nets: {x0/v[te][0] r[halt][0]_i_2/O}, {r[bx][0]_i_3_n_0 r[halt][0]_i_2/I0}, {x0/conv_integer[0] r[halt][0]_i_2/I1}, {x0/conv_integer[1] r[halt][0]_i_2/I2}, {x0/r_reg[slv][hsel]__0 r[halt][0]_i_2/I3}, {dbgo[3][daddr][20] r[halt][0]_i_2/I4}, {dbgo[3][daddr][22] r[halt][0]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000200, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[halt][1]_i_1 - 
nets: {r[halt][1]_i_1_n_0 r[halt][1]_i_1/O}, {ahbsi[hwdata][10] r[halt][1]_i_1/I0}, {x0/v[te][1] r[halt][1]_i_1/I1}, {dbgo[1][halt] r[halt][1]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[halt][1]_i_2 - 
nets: {x0/v[te][1] r[halt][1]_i_2/O}, {r[bx][0]_i_3_n_0 r[halt][1]_i_2/I0}, {x0/conv_integer[0] r[halt][1]_i_2/I1}, {x0/conv_integer[1] r[halt][1]_i_2/I2}, {x0/r_reg[slv][hsel]__0 r[halt][1]_i_2/I3}, {dbgo[3][daddr][20] r[halt][1]_i_2/I4}, {dbgo[3][daddr][22] r[halt][1]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000800, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[halt][2]_i_1 - 
nets: {r[halt][2]_i_1_n_0 r[halt][2]_i_1/O}, {ahbsi[hwdata][10] r[halt][2]_i_1/I0}, {x0/v[te][2] r[halt][2]_i_1/I1}, {dbgo[2][halt] r[halt][2]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[halt][2]_i_2 - 
nets: {x0/v[te][2] r[halt][2]_i_2/O}, {r[bx][0]_i_3_n_0 r[halt][2]_i_2/I0}, {x0/conv_integer[1] r[halt][2]_i_2/I1}, {x0/conv_integer[0] r[halt][2]_i_2/I2}, {x0/r_reg[slv][hsel]__0 r[halt][2]_i_2/I3}, {dbgo[3][daddr][20] r[halt][2]_i_2/I4}, {dbgo[3][daddr][22] r[halt][2]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000800, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[halt][3]_i_1 - 
nets: {r[halt][3]_i_1_n_0 r[halt][3]_i_1/O}, {ahbsi[hwdata][10] r[halt][3]_i_1/I0}, {x0/v[te][3] r[halt][3]_i_1/I1}, {dbgo[3][halt] r[halt][3]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[halt][3]_i_2 - 
nets: {x0/v[te][3] r[halt][3]_i_2/O}, {r[bx][0]_i_3_n_0 r[halt][3]_i_2/I0}, {x0/conv_integer[0] r[halt][3]_i_2/I1}, {x0/conv_integer[1] r[halt][3]_i_2/I2}, {x0/r_reg[slv][hsel]__0 r[halt][3]_i_2/I3}, {dbgo[3][daddr][20] r[halt][3]_i_2/I4}, {dbgo[3][daddr][22] r[halt][3]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000008000, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[pwd][0]_i_1 - 
nets: {x0/rin[pwd][0] r[pwd][0]_i_1/O}, {r[bn][0]_i_3_n_0 r[pwd][0]_i_1/I0}, {dbgi[0][idle] r[pwd][0]_i_1/I1}, {dbgi[0][ipend] r[pwd][0]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X44Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[pwd][1]_i_1 - 
nets: {x0/rin[pwd][1] r[pwd][1]_i_1/O}, {r[bn][1]_i_2_n_0 r[pwd][1]_i_1/I0}, {dbgi[1][idle] r[pwd][1]_i_1/I1}, {dbgi[1][ipend] r[pwd][1]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X62Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[pwd][2]_i_1 - 
nets: {x0/rin[pwd][2] r[pwd][2]_i_1/O}, {r[bn][2]_i_2_n_0 r[pwd][2]_i_1/I0}, {dbgi[2][idle] r[pwd][2]_i_1/I1}, {dbgi[2][ipend] r[pwd][2]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X44Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[pwd][3]_i_1 - 
nets: {x0/rin[pwd][3] r[pwd][3]_i_1/O}, {r[bn][3]_i_2_n_0 r[pwd][3]_i_1/I0}, {dbgi[3][idle] r[pwd][3]_i_1/I1}, {dbgi[3][ipend] r[pwd][3]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[reset][0]_i_1 - 
nets: {r[reset][0]_i_1_n_0 r[reset][0]_i_1/O}, {x0/r_reg[slv][hsel]__0 r[reset][0]_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

r[reset][0]_i_2 - 
nets: {r[reset][0]_i_2_n_0 r[reset][0]_i_2/O}, {r[reset][0]_i_3_n_0 r[reset][0]_i_2/I0}, {x0/conv_integer[0] r[reset][0]_i_2/I1}, {x0/conv_integer[1] r[reset][0]_i_2/I2}, {dbgo[3][daddr][3] r[reset][0]_i_2/I3}, {dbgo[3][daddr][5] r[reset][0]_i_2/I4}, {r[reset][0]_i_4_n_0 r[reset][0]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000002, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[reset][0]_i_3 - 
nets: {r[reset][0]_i_3_n_0 r[reset][0]_i_3/O}, {dbgo[3][daddr][22] r[reset][0]_i_3/I0}, {dbgo[3][daddr][21] r[reset][0]_i_3/I1}, {dbgo[3][daddr][20] r[reset][0]_i_3/I2}, {dbgo[3][dwrite] r[reset][0]_i_3/I3}, {dbgo[3][daddr][2] r[reset][0]_i_3/I4}, {ahbsi[hwdata][9] r[reset][0]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000010000000000, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[reset][0]_i_4 - 
nets: {r[reset][0]_i_4_n_0 r[reset][0]_i_4/O}, {dbgo[3][daddr][4] r[reset][0]_i_4/I0}, {dbgo[3][daddr][6] r[reset][0]_i_4/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X44Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[reset][1]_i_1 - 
nets: {r[reset][1]_i_1_n_0 r[reset][1]_i_1/O}, {r[reset][0]_i_3_n_0 r[reset][1]_i_1/I0}, {x0/conv_integer[0] r[reset][1]_i_1/I1}, {x0/conv_integer[1] r[reset][1]_i_1/I2}, {dbgo[3][daddr][3] r[reset][1]_i_1/I3}, {dbgo[3][daddr][5] r[reset][1]_i_1/I4}, {r[reset][0]_i_4_n_0 r[reset][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000008, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[reset][2]_i_1 - 
nets: {r[reset][2]_i_1_n_0 r[reset][2]_i_1/O}, {r[reset][0]_i_3_n_0 r[reset][2]_i_1/I0}, {x0/conv_integer[1] r[reset][2]_i_1/I1}, {x0/conv_integer[0] r[reset][2]_i_1/I2}, {dbgo[3][daddr][3] r[reset][2]_i_1/I3}, {dbgo[3][daddr][5] r[reset][2]_i_1/I4}, {r[reset][0]_i_4_n_0 r[reset][2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000008, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[reset][3]_i_1 - 
nets: {r[reset][3]_i_1_n_0 r[reset][3]_i_1/O}, {r[reset][0]_i_3_n_0 r[reset][3]_i_1/I0}, {x0/conv_integer[0] r[reset][3]_i_1/I1}, {x0/conv_integer[1] r[reset][3]_i_1/I2}, {dbgo[3][daddr][3] r[reset][3]_i_1/I3}, {dbgo[3][daddr][5] r[reset][3]_i_1/I4}, {r[reset][0]_i_4_n_0 r[reset][3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000080, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][haddr][23]_i_1 - 
nets: {x0/v[slv][haddr] r[slv][haddr][23]_i_1/O}, {ahbsi[htrans][1] r[slv][haddr][23]_i_1/I0}, {ahbsi[hsel][2] r[slv][haddr][23]_i_1/I1}, {ahbsi[hready] r[slv][haddr][23]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[slv][hrdata][0]_i_2 - 
nets: {r[slv][hrdata][0]_i_2_n_0 r[slv][hrdata][0]_i_2/O}, {dbgi[3][data][0] r[slv][hrdata][0]_i_2/I0}, {dbgi[1][data][0] r[slv][hrdata][0]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][0]_i_2/I2}, {dbgi[2][data][0] r[slv][hrdata][0]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][0]_i_2/I4}, {dbgi[0][data][0] r[slv][hrdata][0]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][0]_i_3 - 
nets: {r[slv][hrdata][0]_i_3_n_0 r[slv][hrdata][0]_i_3/O}, {r[slv][hrdata][0]_i_4_n_0 r[slv][hrdata][0]_i_3/I0}, {dbgo[3][daddr][2] r[slv][hrdata][0]_i_3/I1}, {r[slv][hrdata][0]_i_5_n_0 r[slv][hrdata][0]_i_3/I2}, {r[slv][hrdata][0]_i_6_n_0 r[slv][hrdata][0]_i_3/I3}, {r[slv][hrdata][0]_i_7_n_0 r[slv][hrdata][0]_i_3/I4}, {dbgo[3][daddr][21] r[slv][hrdata][0]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBABB0000BABBBABB, 
LOC: SLICE_X58Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][0]_i_4 - 
nets: {r[slv][hrdata][0]_i_4_n_0 r[slv][hrdata][0]_i_4/O}, {r[slv][hrdata][0]_i_8_n_0 r[slv][hrdata][0]_i_4/I0}, {r[slv][hrdata][3]_i_9_n_0 r[slv][hrdata][0]_i_4/I1}, {x0/p_5_in[0] r[slv][hrdata][0]_i_4/I2}, {dbgo[3][daddr][4] r[slv][hrdata][0]_i_4/I3}, {x0/tb0.tr_reg[tbreg2][write]__0 r[slv][hrdata][0]_i_4/I4}, {dbgo[3][daddr][21] r[slv][hrdata][0]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAEA, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][0]_i_5 - 
nets: {r[slv][hrdata][0]_i_5_n_0 r[slv][hrdata][0]_i_5/O}, {r[slv][hrdata][18]_i_10_n_0 r[slv][hrdata][0]_i_5/I0}, {dbgo[0][dbreak] r[slv][hrdata][0]_i_5/I1}, {dbgo[3][daddr][6] r[slv][hrdata][0]_i_5/I2}, {dbgo[3][daddr][5] r[slv][hrdata][0]_i_5/I3}, {x0/tb0.tr_reg[enable]__0 r[slv][hrdata][0]_i_5/I4}, {r[slv][hrdata][0]_i_9_n_0 r[slv][hrdata][0]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h08AA080A08A00800, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][0]_i_6 - 
nets: {r[slv][hrdata][0]_i_6_n_0 r[slv][hrdata][0]_i_6/O}, {dbgo[3][daddr][5] r[slv][hrdata][0]_i_6/I0}, {dbgo[3][daddr][3] r[slv][hrdata][0]_i_6/I1}, {dbgo[3][daddr][4] r[slv][hrdata][0]_i_6/I2}, {dbgo[0][timer][0] r[slv][hrdata][0]_i_6/I3}, {dbgo[3][daddr][6] r[slv][hrdata][0]_i_6/I4}, {x0/p_6_in[0] r[slv][hrdata][0]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFBFBFBFFFFFFFBFF, 
LOC: SLICE_X55Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][0]_i_7 - 
nets: {r[slv][hrdata][0]_i_7_n_0 r[slv][hrdata][0]_i_7/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_63 r[slv][hrdata][0]_i_7/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_31 r[slv][hrdata][0]_i_7/I1}, {dbgo[3][daddr][3] r[slv][hrdata][0]_i_7/I2}, {x0/p_1_in[0] r[slv][hrdata][0]_i_7/I3}, {dbgo[3][daddr][2] r[slv][hrdata][0]_i_7/I4}, {x0/p_2_in[0] r[slv][hrdata][0]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][0]_i_8 - 
nets: {r[slv][hrdata][0]_i_8_n_0 r[slv][hrdata][0]_i_8/O}, {tb0.tr[tbreg1][mask][31]_i_2_n_0 r[slv][hrdata][0]_i_8/I0}, {x0/p_9_in[0] r[slv][hrdata][0]_i_8/I1}, {dbgo[3][daddr][6] r[slv][hrdata][0]_i_8/I2}, {dbgo[3][daddr][5] r[slv][hrdata][0]_i_8/I3}, {dbgo[3][daddr][4] r[slv][hrdata][0]_i_8/I4}, {x0/p_3_in[0] r[slv][hrdata][0]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00A0080000000800, 
LOC: SLICE_X45Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][0]_i_9 - 
nets: {r[slv][hrdata][0]_i_9_n_0 r[slv][hrdata][0]_i_9/O}, {dbgo[3][tenable] r[slv][hrdata][0]_i_9/I0}, {dbgo[2][tenable] r[slv][hrdata][0]_i_9/I1}, {x0/conv_integer[1] r[slv][hrdata][0]_i_9/I2}, {dbgo[1][tenable] r[slv][hrdata][0]_i_9/I3}, {x0/conv_integer[0] r[slv][hrdata][0]_i_9/I4}, {dbgo[0][tenable] r[slv][hrdata][0]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][10]_i_1 - 
nets: {r[slv][hrdata][10]_i_1_n_0 r[slv][hrdata][10]_i_1/O}, {r[slv][hrdata][10]_i_2_n_0 r[slv][hrdata][10]_i_1/I0}, {dbgo[3][daddr][21] r[slv][hrdata][10]_i_1/I1}, {r[slv][hrdata][10]_i_3_n_0 r[slv][hrdata][10]_i_1/I2}, {dbgo[3][daddr][22] r[slv][hrdata][10]_i_1/I3}, {dbgo[3][daddr][20] r[slv][hrdata][10]_i_1/I4}, {r[slv][hrdata][10]_i_4_n_0 r[slv][hrdata][10]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X47Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][10]_i_2 - 
nets: {r[slv][hrdata][10]_i_2_n_0 r[slv][hrdata][10]_i_2/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_53 r[slv][hrdata][10]_i_2/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_21 r[slv][hrdata][10]_i_2/I1}, {dbgo[3][daddr][3] r[slv][hrdata][10]_i_2/I2}, {x0/p_1_in[10] r[slv][hrdata][10]_i_2/I3}, {dbgo[3][daddr][2] r[slv][hrdata][10]_i_2/I4}, {x0/p_2_in[10] r[slv][hrdata][10]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][10]_i_3 - 
nets: {r[slv][hrdata][10]_i_3_n_0 r[slv][hrdata][10]_i_3/O}, {r[slv][hrdata][10]_i_5_n_0 r[slv][hrdata][10]_i_3/I0}, {dbgo[3][daddr][5] r[slv][hrdata][10]_i_3/I1}, {dbgo[3][daddr][6] r[slv][hrdata][10]_i_3/I2}, {r[slv][hrdata][10]_i_6_n_0 r[slv][hrdata][10]_i_3/I3}, {dbgo[3][daddr][2] r[slv][hrdata][10]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBAAAAAAA, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][10]_i_4 - 
nets: {r[slv][hrdata][10]_i_4_n_0 r[slv][hrdata][10]_i_4/O}, {dbgi[3][data][10] r[slv][hrdata][10]_i_4/I0}, {dbgi[1][data][10] r[slv][hrdata][10]_i_4/I1}, {x0/conv_integer[0] r[slv][hrdata][10]_i_4/I2}, {dbgi[2][data][10] r[slv][hrdata][10]_i_4/I3}, {x0/conv_integer[1] r[slv][hrdata][10]_i_4/I4}, {dbgi[0][data][10] r[slv][hrdata][10]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][10]_i_5 - 
nets: {r[slv][hrdata][10]_i_5_n_0 r[slv][hrdata][10]_i_5/O}, {dbgo[3][daddr][3] r[slv][hrdata][10]_i_5/I0}, {x0/tb0.tr_reg[tbreg1][addr][8] r[slv][hrdata][10]_i_5/I1}, {dbgo[3][daddr][4] r[slv][hrdata][10]_i_5/I2}, {r[slv][hrdata][10]_i_7_n_0 r[slv][hrdata][10]_i_5/I3}, {r[slv][hrdata][29]_i_8_n_0 r[slv][hrdata][10]_i_5/I4}, {r[slv][hrdata][10]_i_8_n_0 r[slv][hrdata][10]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000EFEA0000, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][10]_i_6 - 
nets: {r[slv][hrdata][10]_i_6_n_0 r[slv][hrdata][10]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][8] r[slv][hrdata][10]_i_6/I0}, {x0/p_5_in[10] r[slv][hrdata][10]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][10]_i_6/I2}, {x0/p_3_in[10] r[slv][hrdata][10]_i_6/I3}, {dbgo[3][daddr][4] r[slv][hrdata][10]_i_6/I4}, {x0/data5[10] r[slv][hrdata][10]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X49Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][10]_i_7 - 
nets: {r[slv][hrdata][10]_i_7_n_0 r[slv][hrdata][10]_i_7/O}, {dbgi[3][halt] r[slv][hrdata][10]_i_7/I0}, {dbgi[1][halt] r[slv][hrdata][10]_i_7/I1}, {x0/conv_integer[0] r[slv][hrdata][10]_i_7/I2}, {dbgi[2][halt] r[slv][hrdata][10]_i_7/I3}, {x0/conv_integer[1] r[slv][hrdata][10]_i_7/I4}, {dbgi[0][halt] r[slv][hrdata][10]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][10]_i_8 - 
nets: {r[slv][hrdata][10]_i_8_n_0 r[slv][hrdata][10]_i_8/O}, {dbgo[0][timer][10] r[slv][hrdata][10]_i_8/I0}, {dbgo[3][daddr][3] r[slv][hrdata][10]_i_8/I1}, {dbgo[3][daddr][4] r[slv][hrdata][10]_i_8/I2}, {x0/tb0.tr_reg[tbreg2][addr][8] r[slv][hrdata][10]_i_8/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h04C4, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][11]_i_1 - 
nets: {r[slv][hrdata][11]_i_1_n_0 r[slv][hrdata][11]_i_1/O}, {r[slv][hrdata][11]_i_2_n_0 r[slv][hrdata][11]_i_1/I0}, {dbgo[3][daddr][21] r[slv][hrdata][11]_i_1/I1}, {r[slv][hrdata][11]_i_3_n_0 r[slv][hrdata][11]_i_1/I2}, {dbgo[3][daddr][22] r[slv][hrdata][11]_i_1/I3}, {dbgo[3][daddr][20] r[slv][hrdata][11]_i_1/I4}, {r[slv][hrdata][11]_i_4_n_0 r[slv][hrdata][11]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][11]_i_2 - 
nets: {r[slv][hrdata][11]_i_2_n_0 r[slv][hrdata][11]_i_2/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_52 r[slv][hrdata][11]_i_2/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_20 r[slv][hrdata][11]_i_2/I1}, {dbgo[3][daddr][3] r[slv][hrdata][11]_i_2/I2}, {x0/p_1_in[11] r[slv][hrdata][11]_i_2/I3}, {dbgo[3][daddr][2] r[slv][hrdata][11]_i_2/I4}, {x0/p_2_in[11] r[slv][hrdata][11]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][11]_i_3 - 
nets: {r[slv][hrdata][11]_i_3_n_0 r[slv][hrdata][11]_i_3/O}, {r[slv][hrdata][11]_i_5_n_0 r[slv][hrdata][11]_i_3/I0}, {r[slv][hrdata][11]_i_6_n_0 r[slv][hrdata][11]_i_3/I1}, {dbgo[3][daddr][4] r[slv][hrdata][11]_i_3/I2}, {x0/tb0.tr_reg[tbreg1][addr][9] r[slv][hrdata][11]_i_3/I3}, {dbgo[3][daddr][3] r[slv][hrdata][11]_i_3/I4}, {r[slv][hrdata][11]_i_7_n_0 r[slv][hrdata][11]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF55555404, 
LOC: SLICE_X49Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][11]_i_4 - 
nets: {r[slv][hrdata][11]_i_4_n_0 r[slv][hrdata][11]_i_4/O}, {dbgi[3][data][11] r[slv][hrdata][11]_i_4/I0}, {dbgi[1][data][11] r[slv][hrdata][11]_i_4/I1}, {x0/conv_integer[0] r[slv][hrdata][11]_i_4/I2}, {dbgi[2][data][11] r[slv][hrdata][11]_i_4/I3}, {x0/conv_integer[1] r[slv][hrdata][11]_i_4/I4}, {dbgi[0][data][11] r[slv][hrdata][11]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][11]_i_5 - 
nets: {r[slv][hrdata][11]_i_5_n_0 r[slv][hrdata][11]_i_5/O}, {x0/tb0.tr_reg[tbreg2][addr][9] r[slv][hrdata][11]_i_5/I0}, {dbgo[3][daddr][4] r[slv][hrdata][11]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][11]_i_5/I2}, {dbgo[0][timer][11] r[slv][hrdata][11]_i_5/I3}, {r[slv][hrdata][29]_i_8_n_0 r[slv][hrdata][11]_i_5/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h4070FFFF, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][11]_i_6 - 
nets: {r[slv][hrdata][11]_i_6_n_0 r[slv][hrdata][11]_i_6/O}, {dbgi[3][pwd] r[slv][hrdata][11]_i_6/I0}, {dbgi[1][pwd] r[slv][hrdata][11]_i_6/I1}, {x0/conv_integer[0] r[slv][hrdata][11]_i_6/I2}, {dbgi[2][pwd] r[slv][hrdata][11]_i_6/I3}, {x0/conv_integer[1] r[slv][hrdata][11]_i_6/I4}, {dbgi[0][pwd] r[slv][hrdata][11]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][11]_i_7 - 
nets: {r[slv][hrdata][11]_i_7_n_0 r[slv][hrdata][11]_i_7/O}, {x0/p_3_in[11] r[slv][hrdata][11]_i_7/I0}, {x0/p_5_in[11] r[slv][hrdata][11]_i_7/I1}, {x0/tb0.tr_reg[tbreg2][mask][9] r[slv][hrdata][11]_i_7/I2}, {dbgo[3][daddr][3] r[slv][hrdata][11]_i_7/I3}, {dbgo[3][daddr][4] r[slv][hrdata][11]_i_7/I4}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][11]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000F0AACC00, 
LOC: SLICE_X49Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][12]_i_2 - 
nets: {r[slv][hrdata][12]_i_2_n_0 r[slv][hrdata][12]_i_2/O}, {dbgi[3][data][12] r[slv][hrdata][12]_i_2/I0}, {dbgi[1][data][12] r[slv][hrdata][12]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][12]_i_2/I2}, {dbgi[2][data][12] r[slv][hrdata][12]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][12]_i_2/I4}, {dbgi[0][data][12] r[slv][hrdata][12]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][12]_i_3 - 
nets: {r[slv][hrdata][12]_i_3_n_0 r[slv][hrdata][12]_i_3/O}, {r[slv][hrdata][12]_i_4_n_0 r[slv][hrdata][12]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][12]_i_3/I1}, {r[slv][hrdata][12]_i_5_n_0 r[slv][hrdata][12]_i_3/I2}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][12]_i_3/I3}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][12]_i_3/I4}, {r[slv][hrdata][12]_i_6_n_0 r[slv][hrdata][12]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X58Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][12]_i_4 - 
nets: {r[slv][hrdata][12]_i_4_n_0 r[slv][hrdata][12]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_51 r[slv][hrdata][12]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_19 r[slv][hrdata][12]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][12]_i_4/I2}, {x0/p_1_in[12] r[slv][hrdata][12]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][12]_i_4/I4}, {x0/p_2_in[12] r[slv][hrdata][12]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][12]_i_5 - 
nets: {r[slv][hrdata][12]_i_5_n_0 r[slv][hrdata][12]_i_5/O}, {dbgo[3][daddr][4] r[slv][hrdata][12]_i_5/I0}, {x0/tb0.tr_reg[tbreg2][addr][10] r[slv][hrdata][12]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][12]_i_5/I2}, {x0/tb0.tr_reg[tbreg1][addr][10] r[slv][hrdata][12]_i_5/I3}, {dbgo[0][timer][12] r[slv][hrdata][12]_i_5/I4}, {dbgo[3][daddr][6] r[slv][hrdata][12]_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X56Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][12]_i_6 - 
nets: {r[slv][hrdata][12]_i_6_n_0 r[slv][hrdata][12]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][10] r[slv][hrdata][12]_i_6/I0}, {x0/p_5_in[12] r[slv][hrdata][12]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][12]_i_6/I2}, {dbgo[3][daddr][4] r[slv][hrdata][12]_i_6/I3}, {x0/p_3_in[12] r[slv][hrdata][12]_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X57Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][13]_i_2 - 
nets: {r[slv][hrdata][13]_i_2_n_0 r[slv][hrdata][13]_i_2/O}, {dbgi[3][data][13] r[slv][hrdata][13]_i_2/I0}, {dbgi[1][data][13] r[slv][hrdata][13]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][13]_i_2/I2}, {dbgi[2][data][13] r[slv][hrdata][13]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][13]_i_2/I4}, {dbgi[0][data][13] r[slv][hrdata][13]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X46Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][13]_i_3 - 
nets: {r[slv][hrdata][13]_i_3_n_0 r[slv][hrdata][13]_i_3/O}, {r[slv][hrdata][13]_i_4_n_0 r[slv][hrdata][13]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][13]_i_3/I1}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][13]_i_3/I2}, {r[slv][hrdata][13]_i_5_n_0 r[slv][hrdata][13]_i_3/I3}, {r[slv][hrdata][13]_i_6_n_0 r[slv][hrdata][13]_i_3/I4}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][13]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X46Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][13]_i_4 - 
nets: {r[slv][hrdata][13]_i_4_n_0 r[slv][hrdata][13]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_50 r[slv][hrdata][13]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_18 r[slv][hrdata][13]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][13]_i_4/I2}, {x0/p_1_in[13] r[slv][hrdata][13]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][13]_i_4/I4}, {x0/p_2_in[13] r[slv][hrdata][13]_i_4/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][13]_i_5 - 
nets: {r[slv][hrdata][13]_i_5_n_0 r[slv][hrdata][13]_i_5/O}, {x0/tb0.tr_reg[tbreg2][mask][11] r[slv][hrdata][13]_i_5/I0}, {x0/p_5_in[13] r[slv][hrdata][13]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][13]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][13]_i_5/I3}, {x0/p_3_in[13] r[slv][hrdata][13]_i_5/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X50Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][13]_i_6 - 
nets: {r[slv][hrdata][13]_i_6_n_0 r[slv][hrdata][13]_i_6/O}, {dbgo[3][daddr][4] r[slv][hrdata][13]_i_6/I0}, {x0/tb0.tr_reg[tbreg2][addr][11] r[slv][hrdata][13]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][13]_i_6/I2}, {x0/tb0.tr_reg[tbreg1][addr][11] r[slv][hrdata][13]_i_6/I3}, {dbgo[0][timer][13] r[slv][hrdata][13]_i_6/I4}, {dbgo[3][daddr][6] r[slv][hrdata][13]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X55Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][14]_i_2 - 
nets: {r[slv][hrdata][14]_i_2_n_0 r[slv][hrdata][14]_i_2/O}, {dbgi[3][data][14] r[slv][hrdata][14]_i_2/I0}, {dbgi[1][data][14] r[slv][hrdata][14]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][14]_i_2/I2}, {dbgi[2][data][14] r[slv][hrdata][14]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][14]_i_2/I4}, {dbgi[0][data][14] r[slv][hrdata][14]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X50Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][14]_i_3 - 
nets: {r[slv][hrdata][14]_i_3_n_0 r[slv][hrdata][14]_i_3/O}, {r[slv][hrdata][14]_i_4_n_0 r[slv][hrdata][14]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][14]_i_3/I1}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][14]_i_3/I2}, {r[slv][hrdata][14]_i_5_n_0 r[slv][hrdata][14]_i_3/I3}, {r[slv][hrdata][14]_i_6_n_0 r[slv][hrdata][14]_i_3/I4}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][14]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X50Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][14]_i_4 - 
nets: {r[slv][hrdata][14]_i_4_n_0 r[slv][hrdata][14]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_49 r[slv][hrdata][14]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_17 r[slv][hrdata][14]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][14]_i_4/I2}, {x0/p_1_in[14] r[slv][hrdata][14]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][14]_i_4/I4}, {x0/p_2_in[14] r[slv][hrdata][14]_i_4/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][14]_i_5 - 
nets: {r[slv][hrdata][14]_i_5_n_0 r[slv][hrdata][14]_i_5/O}, {x0/tb0.tr_reg[tbreg2][mask][12] r[slv][hrdata][14]_i_5/I0}, {x0/p_5_in[14] r[slv][hrdata][14]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][14]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][14]_i_5/I3}, {x0/p_3_in[14] r[slv][hrdata][14]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X51Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][14]_i_6 - 
nets: {r[slv][hrdata][14]_i_6_n_0 r[slv][hrdata][14]_i_6/O}, {dbgo[3][daddr][4] r[slv][hrdata][14]_i_6/I0}, {x0/tb0.tr_reg[tbreg2][addr][12] r[slv][hrdata][14]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][14]_i_6/I2}, {x0/tb0.tr_reg[tbreg1][addr][12] r[slv][hrdata][14]_i_6/I3}, {dbgo[0][timer][14] r[slv][hrdata][14]_i_6/I4}, {dbgo[3][daddr][6] r[slv][hrdata][14]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X55Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][15]_i_2 - 
nets: {r[slv][hrdata][15]_i_2_n_0 r[slv][hrdata][15]_i_2/O}, {dbgi[3][data][15] r[slv][hrdata][15]_i_2/I0}, {dbgi[1][data][15] r[slv][hrdata][15]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][15]_i_2/I2}, {dbgi[2][data][15] r[slv][hrdata][15]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][15]_i_2/I4}, {dbgi[0][data][15] r[slv][hrdata][15]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X48Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][15]_i_3 - 
nets: {r[slv][hrdata][15]_i_3_n_0 r[slv][hrdata][15]_i_3/O}, {r[slv][hrdata][15]_i_4_n_0 r[slv][hrdata][15]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][15]_i_3/I1}, {r[slv][hrdata][15]_i_5_n_0 r[slv][hrdata][15]_i_3/I2}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][15]_i_3/I3}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][15]_i_3/I4}, {r[slv][hrdata][15]_i_6_n_0 r[slv][hrdata][15]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X48Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][15]_i_4 - 
nets: {r[slv][hrdata][15]_i_4_n_0 r[slv][hrdata][15]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_48 r[slv][hrdata][15]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_16 r[slv][hrdata][15]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][15]_i_4/I2}, {x0/p_1_in[15] r[slv][hrdata][15]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][15]_i_4/I4}, {x0/p_2_in[15] r[slv][hrdata][15]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][15]_i_5 - 
nets: {r[slv][hrdata][15]_i_5_n_0 r[slv][hrdata][15]_i_5/O}, {dbgo[3][daddr][4] r[slv][hrdata][15]_i_5/I0}, {x0/tb0.tr_reg[tbreg2][addr][13] r[slv][hrdata][15]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][15]_i_5/I2}, {x0/tb0.tr_reg[tbreg1][addr][13] r[slv][hrdata][15]_i_5/I3}, {dbgo[0][timer][15] r[slv][hrdata][15]_i_5/I4}, {dbgo[3][daddr][6] r[slv][hrdata][15]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X52Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][15]_i_6 - 
nets: {r[slv][hrdata][15]_i_6_n_0 r[slv][hrdata][15]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][13] r[slv][hrdata][15]_i_6/I0}, {x0/p_5_in[15] r[slv][hrdata][15]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][15]_i_6/I2}, {dbgo[3][daddr][4] r[slv][hrdata][15]_i_6/I3}, {x0/p_3_in[15] r[slv][hrdata][15]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X49Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][16]_i_2 - 
nets: {r[slv][hrdata][16]_i_2_n_0 r[slv][hrdata][16]_i_2/O}, {dbgi[3][data][16] r[slv][hrdata][16]_i_2/I0}, {dbgi[1][data][16] r[slv][hrdata][16]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][16]_i_2/I2}, {dbgi[2][data][16] r[slv][hrdata][16]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][16]_i_2/I4}, {dbgi[0][data][16] r[slv][hrdata][16]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][16]_i_3 - 
nets: {r[slv][hrdata][16]_i_3_n_0 r[slv][hrdata][16]_i_3/O}, {r[slv][hrdata][16]_i_4_n_0 r[slv][hrdata][16]_i_3/I0}, {r[slv][hrdata][16]_i_5_n_0 r[slv][hrdata][16]_i_3/I1}, {dbgo[3][daddr][2] r[slv][hrdata][16]_i_3/I2}, {r[slv][hrdata][16]_i_6_n_0 r[slv][hrdata][16]_i_3/I3}, {r[slv][hrdata][16]_i_7_n_0 r[slv][hrdata][16]_i_3/I4}, {dbgo[3][daddr][21] r[slv][hrdata][16]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEEEF0000EEEFEEEF, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][16]_i_4 - 
nets: {r[slv][hrdata][16]_i_4_n_0 r[slv][hrdata][16]_i_4/O}, {x0/p_9_in[16] r[slv][hrdata][16]_i_4/I0}, {dbgo[3][daddr][6] r[slv][hrdata][16]_i_4/I1}, {dbgo[3][daddr][5] r[slv][hrdata][16]_i_4/I2}, {dbgo[3][daddr][4] r[slv][hrdata][16]_i_4/I3}, {x0/p_3_in[16] r[slv][hrdata][16]_i_4/I4}, {tb0.tr[tbreg1][mask][31]_i_2_n_0 r[slv][hrdata][16]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0C20002000000000, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][16]_i_5 - 
nets: {r[slv][hrdata][16]_i_5_n_0 r[slv][hrdata][16]_i_5/O}, {r[slv][hrdata][16]_i_8_n_0 r[slv][hrdata][16]_i_5/I0}, {r[slv][hrdata][3]_i_9_n_0 r[slv][hrdata][16]_i_5/I1}, {x0/p_5_in[16] r[slv][hrdata][16]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][16]_i_5/I3}, {x0/tb0.tr_reg[tbreg2][mask][14] r[slv][hrdata][16]_i_5/I4}, {dbgo[3][daddr][21] r[slv][hrdata][16]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAEA, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][16]_i_6 - 
nets: {r[slv][hrdata][16]_i_6_n_0 r[slv][hrdata][16]_i_6/O}, {r[slv][hrdata][16]_i_9_n_0 r[slv][hrdata][16]_i_6/I0}, {dbgo[0][step] r[slv][hrdata][16]_i_6/I1}, {dbgo[3][daddr][6] r[slv][hrdata][16]_i_6/I2}, {dbgo[3][daddr][5] r[slv][hrdata][16]_i_6/I3}, {x0/tb0.tr_reg[delaycnt][0] r[slv][hrdata][16]_i_6/I4}, {r[slv][hrdata][18]_i_10_n_0 r[slv][hrdata][16]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hA20AA2AAAAAAAAAA, 
LOC: SLICE_X47Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][16]_i_7 - 
nets: {r[slv][hrdata][16]_i_7_n_0 r[slv][hrdata][16]_i_7/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_47 r[slv][hrdata][16]_i_7/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_15 r[slv][hrdata][16]_i_7/I1}, {dbgo[3][daddr][3] r[slv][hrdata][16]_i_7/I2}, {x0/p_1_in[16] r[slv][hrdata][16]_i_7/I3}, {dbgo[3][daddr][2] r[slv][hrdata][16]_i_7/I4}, {x0/p_2_in[16] r[slv][hrdata][16]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][16]_i_8 - 
nets: {r[slv][hrdata][16]_i_8_n_0 r[slv][hrdata][16]_i_8/O}, {x0/tb0.tr_reg[tbreg1][addr][14] r[slv][hrdata][16]_i_8/I0}, {dbgo[3][daddr][2] r[slv][hrdata][16]_i_8/I1}, {dbgo[3][daddr][3] r[slv][hrdata][16]_i_8/I2}, {dbgo[3][daddr][5] r[slv][hrdata][16]_i_8/I3}, {dbgo[3][daddr][4] r[slv][hrdata][16]_i_8/I4}, {dbgo[3][daddr][6] r[slv][hrdata][16]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0002000000000000, 
LOC: SLICE_X47Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][16]_i_9 - 
nets: {r[slv][hrdata][16]_i_9_n_0 r[slv][hrdata][16]_i_9/O}, {dbgo[3][daddr][4] r[slv][hrdata][16]_i_9/I0}, {dbgo[3][daddr][5] r[slv][hrdata][16]_i_9/I1}, {dbgo[3][daddr][6] r[slv][hrdata][16]_i_9/I2}, {dbgo[0][timer][16] r[slv][hrdata][16]_i_9/I3}, {x0/tb0.tr_reg[tbreg2][addr][14] r[slv][hrdata][16]_i_9/I4}, {dbgo[3][daddr][3] r[slv][hrdata][16]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hDEDFFEFFFFFFFFFF, 
LOC: SLICE_X55Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][17]_i_1 - 
nets: {r[slv][hrdata][17]_i_1_n_0 r[slv][hrdata][17]_i_1/O}, {r[slv][hrdata][17]_i_2_n_0 r[slv][hrdata][17]_i_1/I0}, {dbgo[3][daddr][21] r[slv][hrdata][17]_i_1/I1}, {r[slv][hrdata][17]_i_3_n_0 r[slv][hrdata][17]_i_1/I2}, {dbgo[3][daddr][22] r[slv][hrdata][17]_i_1/I3}, {dbgo[3][daddr][20] r[slv][hrdata][17]_i_1/I4}, {r[slv][hrdata][17]_i_4_n_0 r[slv][hrdata][17]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][17]_i_2 - 
nets: {r[slv][hrdata][17]_i_2_n_0 r[slv][hrdata][17]_i_2/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_46 r[slv][hrdata][17]_i_2/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_14 r[slv][hrdata][17]_i_2/I1}, {dbgo[3][daddr][3] r[slv][hrdata][17]_i_2/I2}, {x0/p_1_in[17] r[slv][hrdata][17]_i_2/I3}, {dbgo[3][daddr][2] r[slv][hrdata][17]_i_2/I4}, {x0/p_2_in[17] r[slv][hrdata][17]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][17]_i_3 - 
nets: {r[slv][hrdata][17]_i_3_n_0 r[slv][hrdata][17]_i_3/O}, {r[slv][hrdata][17]_i_5_n_0 r[slv][hrdata][17]_i_3/I0}, {r[slv][hrdata][17]_i_6_n_0 r[slv][hrdata][17]_i_3/I1}, {r[slv][hrdata][17]_i_7_n_0 r[slv][hrdata][17]_i_3/I2}, {dbgo[3][daddr][3] r[slv][hrdata][17]_i_3/I3}, {dbgo[3][daddr][2] r[slv][hrdata][17]_i_3/I4}, {r[slv][hrdata][17]_i_8_n_0 r[slv][hrdata][17]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF0F0F5F3F0FFF5F3, 
LOC: SLICE_X49Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][17]_i_4 - 
nets: {r[slv][hrdata][17]_i_4_n_0 r[slv][hrdata][17]_i_4/O}, {dbgi[3][data][17] r[slv][hrdata][17]_i_4/I0}, {dbgi[1][data][17] r[slv][hrdata][17]_i_4/I1}, {x0/conv_integer[0] r[slv][hrdata][17]_i_4/I2}, {dbgi[2][data][17] r[slv][hrdata][17]_i_4/I3}, {x0/conv_integer[1] r[slv][hrdata][17]_i_4/I4}, {dbgi[0][data][17] r[slv][hrdata][17]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][17]_i_5 - 
nets: {r[slv][hrdata][17]_i_5_n_0 r[slv][hrdata][17]_i_5/O}, {x0/tb0.tr_reg[tbreg2][addr][15] r[slv][hrdata][17]_i_5/I0}, {dbgo[3][daddr][4] r[slv][hrdata][17]_i_5/I1}, {dbgo[0][timer][17] r[slv][hrdata][17]_i_5/I2}, {dbgo[3][daddr][5] r[slv][hrdata][17]_i_5/I3}, {dbgo[3][daddr][6] r[slv][hrdata][17]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFF77FFCF, 
LOC: SLICE_X52Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][17]_i_6 - 
nets: {r[slv][hrdata][17]_i_6_n_0 r[slv][hrdata][17]_i_6/O}, {x0/tb0.tr_reg[tbreg1][addr][15] r[slv][hrdata][17]_i_6/I0}, {dbgo[3][daddr][4] r[slv][hrdata][17]_i_6/I1}, {dbgo[1][step] r[slv][hrdata][17]_i_6/I2}, {dbgo[3][daddr][6] r[slv][hrdata][17]_i_6/I3}, {dbgo[3][daddr][5] r[slv][hrdata][17]_i_6/I4}, {x0/tb0.tr_reg[delaycnt][1] r[slv][hrdata][17]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFCF44FFFFCF77FF, 
LOC: SLICE_X48Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][17]_i_7 - 
nets: {r[slv][hrdata][17]_i_7_n_0 r[slv][hrdata][17]_i_7/O}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][17]_i_7/I0}, {dbgo[3][daddr][3] r[slv][hrdata][17]_i_7/I1}, {x0/p_5_in[17] r[slv][hrdata][17]_i_7/I2}, {dbgo[3][daddr][4] r[slv][hrdata][17]_i_7/I3}, {x0/tb0.tr_reg[tbreg2][mask][15] r[slv][hrdata][17]_i_7/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h44400040, 
LOC: SLICE_X48Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][17]_i_8 - 
nets: {r[slv][hrdata][17]_i_8_n_0 r[slv][hrdata][17]_i_8/O}, {x0/p_3_in[17] r[slv][hrdata][17]_i_8/I0}, {dbgo[3][daddr][4] r[slv][hrdata][17]_i_8/I1}, {dbgo[3][daddr][5] r[slv][hrdata][17]_i_8/I2}, {dbgo[3][daddr][6] r[slv][hrdata][17]_i_8/I3}, {x0/p_9_in[17] r[slv][hrdata][17]_i_8/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hF7CFF7FF, 
LOC: SLICE_X47Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][18]_i_10 - 
nets: {r[slv][hrdata][18]_i_10_n_0 r[slv][hrdata][18]_i_10/O}, {dbgo[3][daddr][4] r[slv][hrdata][18]_i_10/I0}, {dbgo[3][daddr][3] r[slv][hrdata][18]_i_10/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X48Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[slv][hrdata][18]_i_2 - 
nets: {r[slv][hrdata][18]_i_2_n_0 r[slv][hrdata][18]_i_2/O}, {dbgi[3][data][18] r[slv][hrdata][18]_i_2/I0}, {dbgi[1][data][18] r[slv][hrdata][18]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][18]_i_2/I2}, {dbgi[2][data][18] r[slv][hrdata][18]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][18]_i_2/I4}, {dbgi[0][data][18] r[slv][hrdata][18]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][18]_i_3 - 
nets: {r[slv][hrdata][18]_i_3_n_0 r[slv][hrdata][18]_i_3/O}, {r[slv][hrdata][18]_i_4_n_0 r[slv][hrdata][18]_i_3/I0}, {r[slv][hrdata][18]_i_5_n_0 r[slv][hrdata][18]_i_3/I1}, {dbgo[3][daddr][2] r[slv][hrdata][18]_i_3/I2}, {r[slv][hrdata][18]_i_6_n_0 r[slv][hrdata][18]_i_3/I3}, {r[slv][hrdata][18]_i_7_n_0 r[slv][hrdata][18]_i_3/I4}, {dbgo[3][daddr][21] r[slv][hrdata][18]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hEEEF0000EEEFEEEF, 
LOC: SLICE_X60Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][18]_i_4 - 
nets: {r[slv][hrdata][18]_i_4_n_0 r[slv][hrdata][18]_i_4/O}, {x0/p_9_in[18] r[slv][hrdata][18]_i_4/I0}, {dbgo[3][daddr][6] r[slv][hrdata][18]_i_4/I1}, {dbgo[3][daddr][5] r[slv][hrdata][18]_i_4/I2}, {dbgo[3][daddr][4] r[slv][hrdata][18]_i_4/I3}, {x0/p_3_in[18] r[slv][hrdata][18]_i_4/I4}, {tb0.tr[tbreg1][mask][31]_i_2_n_0 r[slv][hrdata][18]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0C20002000000000, 
LOC: SLICE_X48Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][18]_i_5 - 
nets: {r[slv][hrdata][18]_i_5_n_0 r[slv][hrdata][18]_i_5/O}, {r[slv][hrdata][18]_i_8_n_0 r[slv][hrdata][18]_i_5/I0}, {r[slv][hrdata][3]_i_9_n_0 r[slv][hrdata][18]_i_5/I1}, {x0/p_5_in[18] r[slv][hrdata][18]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][18]_i_5/I3}, {x0/tb0.tr_reg[tbreg2][mask][16] r[slv][hrdata][18]_i_5/I4}, {dbgo[3][daddr][21] r[slv][hrdata][18]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAEA, 
LOC: SLICE_X47Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][18]_i_6 - 
nets: {r[slv][hrdata][18]_i_6_n_0 r[slv][hrdata][18]_i_6/O}, {r[slv][hrdata][18]_i_9_n_0 r[slv][hrdata][18]_i_6/I0}, {dbgo[2][step] r[slv][hrdata][18]_i_6/I1}, {dbgo[3][daddr][6] r[slv][hrdata][18]_i_6/I2}, {dbgo[3][daddr][5] r[slv][hrdata][18]_i_6/I3}, {x0/tb0.tr_reg[delaycnt][2] r[slv][hrdata][18]_i_6/I4}, {r[slv][hrdata][18]_i_10_n_0 r[slv][hrdata][18]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hA20AA2AAAAAAAAAA, 
LOC: SLICE_X47Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][18]_i_7 - 
nets: {r[slv][hrdata][18]_i_7_n_0 r[slv][hrdata][18]_i_7/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_45 r[slv][hrdata][18]_i_7/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_13 r[slv][hrdata][18]_i_7/I1}, {dbgo[3][daddr][3] r[slv][hrdata][18]_i_7/I2}, {x0/p_1_in[18] r[slv][hrdata][18]_i_7/I3}, {dbgo[3][daddr][2] r[slv][hrdata][18]_i_7/I4}, {x0/p_2_in[18] r[slv][hrdata][18]_i_7/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][18]_i_8 - 
nets: {r[slv][hrdata][18]_i_8_n_0 r[slv][hrdata][18]_i_8/O}, {x0/tb0.tr_reg[tbreg1][addr][16] r[slv][hrdata][18]_i_8/I0}, {dbgo[3][daddr][2] r[slv][hrdata][18]_i_8/I1}, {dbgo[3][daddr][3] r[slv][hrdata][18]_i_8/I2}, {dbgo[3][daddr][5] r[slv][hrdata][18]_i_8/I3}, {dbgo[3][daddr][4] r[slv][hrdata][18]_i_8/I4}, {dbgo[3][daddr][6] r[slv][hrdata][18]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0002000000000000, 
LOC: SLICE_X47Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][18]_i_9 - 
nets: {r[slv][hrdata][18]_i_9_n_0 r[slv][hrdata][18]_i_9/O}, {dbgo[3][daddr][4] r[slv][hrdata][18]_i_9/I0}, {dbgo[3][daddr][5] r[slv][hrdata][18]_i_9/I1}, {dbgo[3][daddr][6] r[slv][hrdata][18]_i_9/I2}, {dbgo[0][timer][18] r[slv][hrdata][18]_i_9/I3}, {x0/tb0.tr_reg[tbreg2][addr][16] r[slv][hrdata][18]_i_9/I4}, {dbgo[3][daddr][3] r[slv][hrdata][18]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hDEDFFEFFFFFFFFFF, 
LOC: SLICE_X55Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][19]_i_1 - 
nets: {r[slv][hrdata][19]_i_1_n_0 r[slv][hrdata][19]_i_1/O}, {r[slv][hrdata][19]_i_2_n_0 r[slv][hrdata][19]_i_1/I0}, {dbgo[3][daddr][21] r[slv][hrdata][19]_i_1/I1}, {r[slv][hrdata][19]_i_3_n_0 r[slv][hrdata][19]_i_1/I2}, {dbgo[3][daddr][22] r[slv][hrdata][19]_i_1/I3}, {dbgo[3][daddr][20] r[slv][hrdata][19]_i_1/I4}, {r[slv][hrdata][19]_i_4_n_0 r[slv][hrdata][19]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X48Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][19]_i_2 - 
nets: {r[slv][hrdata][19]_i_2_n_0 r[slv][hrdata][19]_i_2/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_44 r[slv][hrdata][19]_i_2/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_12 r[slv][hrdata][19]_i_2/I1}, {dbgo[3][daddr][3] r[slv][hrdata][19]_i_2/I2}, {x0/p_1_in[19] r[slv][hrdata][19]_i_2/I3}, {dbgo[3][daddr][2] r[slv][hrdata][19]_i_2/I4}, {x0/p_2_in[19] r[slv][hrdata][19]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][19]_i_3 - 
nets: {r[slv][hrdata][19]_i_3_n_0 r[slv][hrdata][19]_i_3/O}, {r[slv][hrdata][19]_i_5_n_0 r[slv][hrdata][19]_i_3/I0}, {r[slv][hrdata][19]_i_6_n_0 r[slv][hrdata][19]_i_3/I1}, {dbgo[3][daddr][2] r[slv][hrdata][19]_i_3/I2}, {r[slv][hrdata][19]_i_7_n_0 r[slv][hrdata][19]_i_3/I3}, {r[slv][hrdata][19]_i_8_n_0 r[slv][hrdata][19]_i_3/I4}, {dbgo[3][daddr][3] r[slv][hrdata][19]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hA0AFA0AFC0CFCFCF, 
LOC: SLICE_X45Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][19]_i_4 - 
nets: {r[slv][hrdata][19]_i_4_n_0 r[slv][hrdata][19]_i_4/O}, {dbgi[3][data][19] r[slv][hrdata][19]_i_4/I0}, {dbgi[1][data][19] r[slv][hrdata][19]_i_4/I1}, {x0/conv_integer[0] r[slv][hrdata][19]_i_4/I2}, {dbgi[2][data][19] r[slv][hrdata][19]_i_4/I3}, {x0/conv_integer[1] r[slv][hrdata][19]_i_4/I4}, {dbgi[0][data][19] r[slv][hrdata][19]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][19]_i_5 - 
nets: {r[slv][hrdata][19]_i_5_n_0 r[slv][hrdata][19]_i_5/O}, {dbgo[3][daddr][5] r[slv][hrdata][19]_i_5/I0}, {dbgo[3][daddr][6] r[slv][hrdata][19]_i_5/I1}, {x0/p_5_in[19] r[slv][hrdata][19]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][19]_i_5/I3}, {x0/tb0.tr_reg[tbreg2][mask][17] r[slv][hrdata][19]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h44400040, 
LOC: SLICE_X44Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][19]_i_6 - 
nets: {r[slv][hrdata][19]_i_6_n_0 r[slv][hrdata][19]_i_6/O}, {x0/p_9_in[19] r[slv][hrdata][19]_i_6/I0}, {x0/p_3_in[19] r[slv][hrdata][19]_i_6/I1}, {dbgo[3][daddr][5] r[slv][hrdata][19]_i_6/I2}, {dbgo[3][daddr][6] r[slv][hrdata][19]_i_6/I3}, {dbgo[3][daddr][4] r[slv][hrdata][19]_i_6/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0C0000A0, 
LOC: SLICE_X45Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][19]_i_7 - 
nets: {r[slv][hrdata][19]_i_7_n_0 r[slv][hrdata][19]_i_7/O}, {dbgo[3][daddr][6] r[slv][hrdata][19]_i_7/I0}, {dbgo[3][daddr][5] r[slv][hrdata][19]_i_7/I1}, {dbgo[0][timer][19] r[slv][hrdata][19]_i_7/I2}, {dbgo[3][daddr][4] r[slv][hrdata][19]_i_7/I3}, {x0/tb0.tr_reg[tbreg2][addr][17] r[slv][hrdata][19]_i_7/I4}, {dbgo[3][daddr][3] r[slv][hrdata][19]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hDDEFFFEFFFFFFFFF, 
LOC: SLICE_X55Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][19]_i_8 - 
nets: {r[slv][hrdata][19]_i_8_n_0 r[slv][hrdata][19]_i_8/O}, {x0/tb0.tr_reg[tbreg1][addr][17] r[slv][hrdata][19]_i_8/I0}, {dbgo[3][step] r[slv][hrdata][19]_i_8/I1}, {dbgo[3][daddr][6] r[slv][hrdata][19]_i_8/I2}, {dbgo[3][daddr][5] r[slv][hrdata][19]_i_8/I3}, {x0/tb0.tr_reg[delaycnt][3] r[slv][hrdata][19]_i_8/I4}, {dbgo[3][daddr][4] r[slv][hrdata][19]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFF5FFF5FF30FF3FF, 
LOC: SLICE_X45Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][1]_i_2 - 
nets: {r[slv][hrdata][1]_i_2_n_0 r[slv][hrdata][1]_i_2/O}, {dbgi[3][data][1] r[slv][hrdata][1]_i_2/I0}, {dbgi[1][data][1] r[slv][hrdata][1]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][1]_i_2/I2}, {dbgi[2][data][1] r[slv][hrdata][1]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][1]_i_2/I4}, {dbgi[0][data][1] r[slv][hrdata][1]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][1]_i_3 - 
nets: {r[slv][hrdata][1]_i_3_n_0 r[slv][hrdata][1]_i_3/O}, {r[slv][hrdata][1]_i_4_n_0 r[slv][hrdata][1]_i_3/I0}, {dbgo[3][daddr][2] r[slv][hrdata][1]_i_3/I1}, {r[slv][hrdata][1]_i_5_n_0 r[slv][hrdata][1]_i_3/I2}, {r[slv][hrdata][1]_i_6_n_0 r[slv][hrdata][1]_i_3/I3}, {r[slv][hrdata][1]_i_7_n_0 r[slv][hrdata][1]_i_3/I4}, {dbgo[3][daddr][21] r[slv][hrdata][1]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBABB0000BABBBABB, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][1]_i_4 - 
nets: {r[slv][hrdata][1]_i_4_n_0 r[slv][hrdata][1]_i_4/O}, {r[slv][hrdata][1]_i_8_n_0 r[slv][hrdata][1]_i_4/I0}, {r[slv][hrdata][3]_i_9_n_0 r[slv][hrdata][1]_i_4/I1}, {x0/p_5_in[1] r[slv][hrdata][1]_i_4/I2}, {dbgo[3][daddr][4] r[slv][hrdata][1]_i_4/I3}, {x0/tb0.tr_reg[tbreg2][read]__0 r[slv][hrdata][1]_i_4/I4}, {dbgo[3][daddr][21] r[slv][hrdata][1]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEEEAAAEA, 
LOC: SLICE_X45Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][1]_i_5 - 
nets: {r[slv][hrdata][1]_i_5_n_0 r[slv][hrdata][1]_i_5/O}, {r[slv][hrdata][18]_i_10_n_0 r[slv][hrdata][1]_i_5/I0}, {dbgo[1][dbreak] r[slv][hrdata][1]_i_5/I1}, {dbgo[3][daddr][6] r[slv][hrdata][1]_i_5/I2}, {dbgo[3][daddr][5] r[slv][hrdata][1]_i_5/I3}, {x0/tb0.tr_reg[dcnten_n_0_] r[slv][hrdata][1]_i_5/I4}, {r[slv][hrdata][1]_i_9_n_0 r[slv][hrdata][1]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h08AA080A08A00800, 
LOC: SLICE_X44Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][1]_i_6 - 
nets: {r[slv][hrdata][1]_i_6_n_0 r[slv][hrdata][1]_i_6/O}, {dbgo[0][timer][1] r[slv][hrdata][1]_i_6/I0}, {dbgo[3][daddr][6] r[slv][hrdata][1]_i_6/I1}, {x0/p_6_in[1] r[slv][hrdata][1]_i_6/I2}, {dbgo[3][daddr][5] r[slv][hrdata][1]_i_6/I3}, {dbgo[3][daddr][3] r[slv][hrdata][1]_i_6/I4}, {dbgo[3][daddr][4] r[slv][hrdata][1]_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFF1DFFFF, 
LOC: SLICE_X56Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][1]_i_7 - 
nets: {r[slv][hrdata][1]_i_7_n_0 r[slv][hrdata][1]_i_7/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_62 r[slv][hrdata][1]_i_7/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_30 r[slv][hrdata][1]_i_7/I1}, {dbgo[3][daddr][3] r[slv][hrdata][1]_i_7/I2}, {x0/p_1_in[1] r[slv][hrdata][1]_i_7/I3}, {dbgo[3][daddr][2] r[slv][hrdata][1]_i_7/I4}, {x0/p_2_in[1] r[slv][hrdata][1]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][1]_i_8 - 
nets: {r[slv][hrdata][1]_i_8_n_0 r[slv][hrdata][1]_i_8/O}, {tb0.tr[tbreg1][mask][31]_i_2_n_0 r[slv][hrdata][1]_i_8/I0}, {x0/p_9_in[1] r[slv][hrdata][1]_i_8/I1}, {dbgo[3][daddr][6] r[slv][hrdata][1]_i_8/I2}, {dbgo[3][daddr][5] r[slv][hrdata][1]_i_8/I3}, {dbgo[3][daddr][4] r[slv][hrdata][1]_i_8/I4}, {x0/p_3_in[1] r[slv][hrdata][1]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00A0080000000800, 
LOC: SLICE_X45Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][1]_i_9 - 
nets: {r[slv][hrdata][1]_i_9_n_0 r[slv][hrdata][1]_i_9/O}, {dbgo[3][berror] r[slv][hrdata][1]_i_9/I0}, {dbgo[2][berror] r[slv][hrdata][1]_i_9/I1}, {x0/conv_integer[1] r[slv][hrdata][1]_i_9/I2}, {dbgo[1][berror] r[slv][hrdata][1]_i_9/I3}, {x0/conv_integer[0] r[slv][hrdata][1]_i_9/I4}, {dbgo[0][berror] r[slv][hrdata][1]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][20]_i_1 - 
nets: {r[slv][hrdata][20]_i_1_n_0 r[slv][hrdata][20]_i_1/O}, {r[slv][hrdata][20]_i_2_n_0 r[slv][hrdata][20]_i_1/I0}, {dbgo[3][daddr][21] r[slv][hrdata][20]_i_1/I1}, {r[slv][hrdata][20]_i_3_n_0 r[slv][hrdata][20]_i_1/I2}, {r[slv][hrdata][20]_i_4_n_0 r[slv][hrdata][20]_i_1/I3}, {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][20]_i_1/I4}, {r[slv][hrdata][20]_i_5_n_0 r[slv][hrdata][20]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB8FFFFBBB80000, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][20]_i_2 - 
nets: {r[slv][hrdata][20]_i_2_n_0 r[slv][hrdata][20]_i_2/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_43 r[slv][hrdata][20]_i_2/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_11 r[slv][hrdata][20]_i_2/I1}, {dbgo[3][daddr][3] r[slv][hrdata][20]_i_2/I2}, {x0/p_1_in[20] r[slv][hrdata][20]_i_2/I3}, {dbgo[3][daddr][2] r[slv][hrdata][20]_i_2/I4}, {x0/p_2_in[20] r[slv][hrdata][20]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][20]_i_3 - 
nets: {r[slv][hrdata][20]_i_3_n_0 r[slv][hrdata][20]_i_3/O}, {x0/tb0.tr_reg[tbreg2][mask][18] r[slv][hrdata][20]_i_3/I0}, {x0/p_5_in[20] r[slv][hrdata][20]_i_3/I1}, {dbgo[3][daddr][3] r[slv][hrdata][20]_i_3/I2}, {x0/p_3_in[20] r[slv][hrdata][20]_i_3/I3}, {dbgo[3][daddr][4] r[slv][hrdata][20]_i_3/I4}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][20]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000AFA0C0C0, 
LOC: SLICE_X49Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][20]_i_4 - 
nets: {r[slv][hrdata][20]_i_4_n_0 r[slv][hrdata][20]_i_4/O}, {x0/tb0.tr_reg[delaycnt][4] r[slv][hrdata][20]_i_4/I0}, {dbgo[3][daddr][4] r[slv][hrdata][20]_i_4/I1}, {x0/tb0.tr_reg[tbreg1][addr][18] r[slv][hrdata][20]_i_4/I2}, {dbgo[3][daddr][6] r[slv][hrdata][20]_i_4/I3}, {dbgo[3][daddr][3] r[slv][hrdata][20]_i_4/I4}, {r[slv][hrdata][20]_i_6_n_0 r[slv][hrdata][20]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFE200, 
LOC: SLICE_X49Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][20]_i_5 - 
nets: {r[slv][hrdata][20]_i_5_n_0 r[slv][hrdata][20]_i_5/O}, {dbgi[3][data][20] r[slv][hrdata][20]_i_5/I0}, {dbgi[1][data][20] r[slv][hrdata][20]_i_5/I1}, {x0/conv_integer[0] r[slv][hrdata][20]_i_5/I2}, {dbgi[2][data][20] r[slv][hrdata][20]_i_5/I3}, {x0/conv_integer[1] r[slv][hrdata][20]_i_5/I4}, {dbgi[0][data][20] r[slv][hrdata][20]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X39Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][20]_i_6 - 
nets: {r[slv][hrdata][20]_i_6_n_0 r[slv][hrdata][20]_i_6/O}, {dbgo[3][daddr][3] r[slv][hrdata][20]_i_6/I0}, {dbgo[0][timer][20] r[slv][hrdata][20]_i_6/I1}, {dbgo[3][daddr][4] r[slv][hrdata][20]_i_6/I2}, {dbgo[3][daddr][6] r[slv][hrdata][20]_i_6/I3}, {x0/tb0.tr_reg[tbreg2][addr][18] r[slv][hrdata][20]_i_6/I4}, {r[slv][hrdata][21]_i_7_n_0 r[slv][hrdata][20]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0AA2AAA2FFFFFFFF, 
LOC: SLICE_X55Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][21]_i_1 - 
nets: {r[slv][hrdata][21]_i_1_n_0 r[slv][hrdata][21]_i_1/O}, {r[slv][hrdata][21]_i_2_n_0 r[slv][hrdata][21]_i_1/I0}, {dbgo[3][daddr][21] r[slv][hrdata][21]_i_1/I1}, {r[slv][hrdata][21]_i_3_n_0 r[slv][hrdata][21]_i_1/I2}, {r[slv][hrdata][21]_i_4_n_0 r[slv][hrdata][21]_i_1/I3}, {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][21]_i_1/I4}, {r[slv][hrdata][21]_i_5_n_0 r[slv][hrdata][21]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB8FFFFBBB80000, 
LOC: SLICE_X56Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][21]_i_2 - 
nets: {r[slv][hrdata][21]_i_2_n_0 r[slv][hrdata][21]_i_2/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_42 r[slv][hrdata][21]_i_2/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_10 r[slv][hrdata][21]_i_2/I1}, {dbgo[3][daddr][3] r[slv][hrdata][21]_i_2/I2}, {x0/p_1_in[21] r[slv][hrdata][21]_i_2/I3}, {dbgo[3][daddr][2] r[slv][hrdata][21]_i_2/I4}, {x0/p_2_in[21] r[slv][hrdata][21]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][21]_i_3 - 
nets: {r[slv][hrdata][21]_i_3_n_0 r[slv][hrdata][21]_i_3/O}, {x0/tb0.tr_reg[tbreg2][mask][19] r[slv][hrdata][21]_i_3/I0}, {x0/p_5_in[21] r[slv][hrdata][21]_i_3/I1}, {dbgo[3][daddr][3] r[slv][hrdata][21]_i_3/I2}, {x0/p_3_in[21] r[slv][hrdata][21]_i_3/I3}, {dbgo[3][daddr][4] r[slv][hrdata][21]_i_3/I4}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][21]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000AFA0C0C0, 
LOC: SLICE_X56Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][21]_i_4 - 
nets: {r[slv][hrdata][21]_i_4_n_0 r[slv][hrdata][21]_i_4/O}, {x0/tb0.tr_reg[delaycnt][5] r[slv][hrdata][21]_i_4/I0}, {dbgo[3][daddr][4] r[slv][hrdata][21]_i_4/I1}, {x0/tb0.tr_reg[tbreg1][addr][19] r[slv][hrdata][21]_i_4/I2}, {dbgo[3][daddr][6] r[slv][hrdata][21]_i_4/I3}, {dbgo[3][daddr][3] r[slv][hrdata][21]_i_4/I4}, {r[slv][hrdata][21]_i_6_n_0 r[slv][hrdata][21]_i_4/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFE200, 
LOC: SLICE_X56Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][21]_i_5 - 
nets: {r[slv][hrdata][21]_i_5_n_0 r[slv][hrdata][21]_i_5/O}, {dbgi[3][data][21] r[slv][hrdata][21]_i_5/I0}, {dbgi[1][data][21] r[slv][hrdata][21]_i_5/I1}, {x0/conv_integer[0] r[slv][hrdata][21]_i_5/I2}, {dbgi[2][data][21] r[slv][hrdata][21]_i_5/I3}, {x0/conv_integer[1] r[slv][hrdata][21]_i_5/I4}, {dbgi[0][data][21] r[slv][hrdata][21]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][21]_i_6 - 
nets: {r[slv][hrdata][21]_i_6_n_0 r[slv][hrdata][21]_i_6/O}, {dbgo[3][daddr][3] r[slv][hrdata][21]_i_6/I0}, {dbgo[0][timer][21] r[slv][hrdata][21]_i_6/I1}, {dbgo[3][daddr][4] r[slv][hrdata][21]_i_6/I2}, {dbgo[3][daddr][6] r[slv][hrdata][21]_i_6/I3}, {x0/tb0.tr_reg[tbreg2][addr][19] r[slv][hrdata][21]_i_6/I4}, {r[slv][hrdata][21]_i_7_n_0 r[slv][hrdata][21]_i_6/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0AA2AAA2FFFFFFFF, 
LOC: SLICE_X56Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][21]_i_7 - 
nets: {r[slv][hrdata][21]_i_7_n_0 r[slv][hrdata][21]_i_7/O}, {dbgo[3][daddr][5] r[slv][hrdata][21]_i_7/I0}, {dbgo[3][daddr][2] r[slv][hrdata][21]_i_7/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[slv][hrdata][22]_i_1 - 
nets: {r[slv][hrdata][22]_i_1_n_0 r[slv][hrdata][22]_i_1/O}, {r[slv][hrdata][22]_i_2_n_0 r[slv][hrdata][22]_i_1/I0}, {dbgo[3][daddr][21] r[slv][hrdata][22]_i_1/I1}, {r[slv][hrdata][22]_i_3_n_0 r[slv][hrdata][22]_i_1/I2}, {dbgo[3][daddr][22] r[slv][hrdata][22]_i_1/I3}, {dbgo[3][daddr][20] r[slv][hrdata][22]_i_1/I4}, {r[slv][hrdata][22]_i_4_n_0 r[slv][hrdata][22]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][22]_i_2 - 
nets: {r[slv][hrdata][22]_i_2_n_0 r[slv][hrdata][22]_i_2/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_41 r[slv][hrdata][22]_i_2/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_9 r[slv][hrdata][22]_i_2/I1}, {dbgo[3][daddr][3] r[slv][hrdata][22]_i_2/I2}, {x0/p_1_in[22] r[slv][hrdata][22]_i_2/I3}, {dbgo[3][daddr][2] r[slv][hrdata][22]_i_2/I4}, {x0/p_2_in[22] r[slv][hrdata][22]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][22]_i_3 - 
nets: {r[slv][hrdata][22]_i_3_n_0 r[slv][hrdata][22]_i_3/O}, {r[slv][hrdata][22]_i_5_n_0 r[slv][hrdata][22]_i_3/I0}, {dbgo[3][daddr][6] r[slv][hrdata][22]_i_3/I1}, {dbgo[3][daddr][2] r[slv][hrdata][22]_i_3/I2}, {r[slv][hrdata][22]_i_6_n_0 r[slv][hrdata][22]_i_3/I3}, {dbgo[3][daddr][5] r[slv][hrdata][22]_i_3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00008F80, 
LOC: SLICE_X50Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][22]_i_4 - 
nets: {r[slv][hrdata][22]_i_4_n_0 r[slv][hrdata][22]_i_4/O}, {dbgi[3][data][22] r[slv][hrdata][22]_i_4/I0}, {dbgi[1][data][22] r[slv][hrdata][22]_i_4/I1}, {x0/conv_integer[0] r[slv][hrdata][22]_i_4/I2}, {dbgi[2][data][22] r[slv][hrdata][22]_i_4/I3}, {x0/conv_integer[1] r[slv][hrdata][22]_i_4/I4}, {dbgi[0][data][22] r[slv][hrdata][22]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][22]_i_5 - 
nets: {r[slv][hrdata][22]_i_5_n_0 r[slv][hrdata][22]_i_5/O}, {x0/tb0.tr_reg[tbreg2][mask][20] r[slv][hrdata][22]_i_5/I0}, {x0/p_5_in[22] r[slv][hrdata][22]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][22]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][22]_i_5/I3}, {x0/p_3_in[22] r[slv][hrdata][22]_i_5/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X50Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][22]_i_6 - 
nets: {r[slv][hrdata][22]_i_6_n_0 r[slv][hrdata][22]_i_6/O}, {x0/tb0.tr_reg[tbreg2][addr][20] r[slv][hrdata][22]_i_6/I0}, {dbgo[3][daddr][4] r[slv][hrdata][22]_i_6/I1}, {dbgo[3][daddr][6] r[slv][hrdata][22]_i_6/I2}, {dbgo[0][timer][22] r[slv][hrdata][22]_i_6/I3}, {dbgo[3][daddr][3] r[slv][hrdata][22]_i_6/I4}, {r[slv][hrdata][22]_i_7_n_0 r[slv][hrdata][22]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8380FFFF83800000, 
LOC: SLICE_X55Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][22]_i_7 - 
nets: {r[slv][hrdata][22]_i_7_n_0 r[slv][hrdata][22]_i_7/O}, {x0/tb0.tr_reg[delaycnt][6] r[slv][hrdata][22]_i_7/I0}, {dbgo[3][daddr][4] r[slv][hrdata][22]_i_7/I1}, {x0/tb0.tr_reg[tbreg1][addr][20] r[slv][hrdata][22]_i_7/I2}, {dbgo[3][daddr][6] r[slv][hrdata][22]_i_7/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hE200, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][23]_i_2 - 
nets: {r[slv][hrdata][23]_i_2_n_0 r[slv][hrdata][23]_i_2/O}, {dbgi[3][data][23] r[slv][hrdata][23]_i_2/I0}, {dbgi[1][data][23] r[slv][hrdata][23]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][23]_i_2/I2}, {dbgi[2][data][23] r[slv][hrdata][23]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][23]_i_2/I4}, {dbgi[0][data][23] r[slv][hrdata][23]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X49Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][23]_i_3 - 
nets: {r[slv][hrdata][23]_i_3_n_0 r[slv][hrdata][23]_i_3/O}, {r[slv][hrdata][23]_i_4_n_0 r[slv][hrdata][23]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][23]_i_3/I1}, {r[slv][hrdata][23]_i_5_n_0 r[slv][hrdata][23]_i_3/I2}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][23]_i_3/I3}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][23]_i_3/I4}, {r[slv][hrdata][23]_i_6_n_0 r[slv][hrdata][23]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X49Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][23]_i_4 - 
nets: {r[slv][hrdata][23]_i_4_n_0 r[slv][hrdata][23]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_40 r[slv][hrdata][23]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_8 r[slv][hrdata][23]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][23]_i_4/I2}, {x0/p_1_in[23] r[slv][hrdata][23]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][23]_i_4/I4}, {x0/p_2_in[23] r[slv][hrdata][23]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][23]_i_5 - 
nets: {r[slv][hrdata][23]_i_5_n_0 r[slv][hrdata][23]_i_5/O}, {dbgo[3][daddr][4] r[slv][hrdata][23]_i_5/I0}, {x0/tb0.tr_reg[tbreg2][addr][21] r[slv][hrdata][23]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][23]_i_5/I2}, {x0/tb0.tr_reg[tbreg1][addr][21] r[slv][hrdata][23]_i_5/I3}, {dbgo[0][timer][23] r[slv][hrdata][23]_i_5/I4}, {dbgo[3][daddr][6] r[slv][hrdata][23]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X55Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][23]_i_6 - 
nets: {r[slv][hrdata][23]_i_6_n_0 r[slv][hrdata][23]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][21] r[slv][hrdata][23]_i_6/I0}, {x0/p_5_in[23] r[slv][hrdata][23]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][23]_i_6/I2}, {dbgo[3][daddr][4] r[slv][hrdata][23]_i_6/I3}, {x0/p_3_in[23] r[slv][hrdata][23]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X49Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][24]_i_2 - 
nets: {r[slv][hrdata][24]_i_2_n_0 r[slv][hrdata][24]_i_2/O}, {dbgi[3][data][24] r[slv][hrdata][24]_i_2/I0}, {dbgi[1][data][24] r[slv][hrdata][24]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][24]_i_2/I2}, {dbgi[2][data][24] r[slv][hrdata][24]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][24]_i_2/I4}, {dbgi[0][data][24] r[slv][hrdata][24]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X46Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][24]_i_3 - 
nets: {r[slv][hrdata][24]_i_3_n_0 r[slv][hrdata][24]_i_3/O}, {r[slv][hrdata][24]_i_4_n_0 r[slv][hrdata][24]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][24]_i_3/I1}, {r[slv][hrdata][24]_i_5_n_0 r[slv][hrdata][24]_i_3/I2}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][24]_i_3/I3}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][24]_i_3/I4}, {r[slv][hrdata][24]_i_6_n_0 r[slv][hrdata][24]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X46Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][24]_i_4 - 
nets: {r[slv][hrdata][24]_i_4_n_0 r[slv][hrdata][24]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_39 r[slv][hrdata][24]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_7 r[slv][hrdata][24]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][24]_i_4/I2}, {x0/p_1_in[24] r[slv][hrdata][24]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][24]_i_4/I4}, {x0/p_2_in[24] r[slv][hrdata][24]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][24]_i_5 - 
nets: {r[slv][hrdata][24]_i_5_n_0 r[slv][hrdata][24]_i_5/O}, {dbgo[3][daddr][4] r[slv][hrdata][24]_i_5/I0}, {x0/tb0.tr_reg[tbreg2][addr][22] r[slv][hrdata][24]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][24]_i_5/I2}, {x0/tb0.tr_reg[tbreg1][addr][22] r[slv][hrdata][24]_i_5/I3}, {dbgo[0][timer][24] r[slv][hrdata][24]_i_5/I4}, {dbgo[3][daddr][6] r[slv][hrdata][24]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X56Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][24]_i_6 - 
nets: {r[slv][hrdata][24]_i_6_n_0 r[slv][hrdata][24]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][22] r[slv][hrdata][24]_i_6/I0}, {x0/p_5_in[24] r[slv][hrdata][24]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][24]_i_6/I2}, {dbgo[3][daddr][4] r[slv][hrdata][24]_i_6/I3}, {x0/p_3_in[24] r[slv][hrdata][24]_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X53Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][25]_i_2 - 
nets: {r[slv][hrdata][25]_i_2_n_0 r[slv][hrdata][25]_i_2/O}, {dbgi[3][data][25] r[slv][hrdata][25]_i_2/I0}, {dbgi[1][data][25] r[slv][hrdata][25]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][25]_i_2/I2}, {dbgi[2][data][25] r[slv][hrdata][25]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][25]_i_2/I4}, {dbgi[0][data][25] r[slv][hrdata][25]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X47Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][25]_i_3 - 
nets: {r[slv][hrdata][25]_i_3_n_0 r[slv][hrdata][25]_i_3/O}, {r[slv][hrdata][25]_i_4_n_0 r[slv][hrdata][25]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][25]_i_3/I1}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][25]_i_3/I2}, {r[slv][hrdata][25]_i_5_n_0 r[slv][hrdata][25]_i_3/I3}, {r[slv][hrdata][25]_i_6_n_0 r[slv][hrdata][25]_i_3/I4}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][25]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X47Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][25]_i_4 - 
nets: {r[slv][hrdata][25]_i_4_n_0 r[slv][hrdata][25]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_38 r[slv][hrdata][25]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_6 r[slv][hrdata][25]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][25]_i_4/I2}, {x0/p_1_in[25] r[slv][hrdata][25]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][25]_i_4/I4}, {x0/p_2_in[25] r[slv][hrdata][25]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][25]_i_5 - 
nets: {r[slv][hrdata][25]_i_5_n_0 r[slv][hrdata][25]_i_5/O}, {x0/tb0.tr_reg[tbreg2][mask][23] r[slv][hrdata][25]_i_5/I0}, {x0/p_5_in[25] r[slv][hrdata][25]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][25]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][25]_i_5/I3}, {x0/p_3_in[25] r[slv][hrdata][25]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X51Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][25]_i_6 - 
nets: {r[slv][hrdata][25]_i_6_n_0 r[slv][hrdata][25]_i_6/O}, {dbgo[3][daddr][4] r[slv][hrdata][25]_i_6/I0}, {x0/tb0.tr_reg[tbreg2][addr][23] r[slv][hrdata][25]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][25]_i_6/I2}, {x0/tb0.tr_reg[tbreg1][addr][23] r[slv][hrdata][25]_i_6/I3}, {dbgo[0][timer][25] r[slv][hrdata][25]_i_6/I4}, {dbgo[3][daddr][6] r[slv][hrdata][25]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X53Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][26]_i_2 - 
nets: {r[slv][hrdata][26]_i_2_n_0 r[slv][hrdata][26]_i_2/O}, {dbgi[3][data][26] r[slv][hrdata][26]_i_2/I0}, {dbgi[1][data][26] r[slv][hrdata][26]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][26]_i_2/I2}, {dbgi[2][data][26] r[slv][hrdata][26]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][26]_i_2/I4}, {dbgi[0][data][26] r[slv][hrdata][26]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X48Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][26]_i_3 - 
nets: {r[slv][hrdata][26]_i_3_n_0 r[slv][hrdata][26]_i_3/O}, {r[slv][hrdata][26]_i_4_n_0 r[slv][hrdata][26]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][26]_i_3/I1}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][26]_i_3/I2}, {r[slv][hrdata][26]_i_5_n_0 r[slv][hrdata][26]_i_3/I3}, {r[slv][hrdata][26]_i_6_n_0 r[slv][hrdata][26]_i_3/I4}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][26]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X48Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][26]_i_4 - 
nets: {r[slv][hrdata][26]_i_4_n_0 r[slv][hrdata][26]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_37 r[slv][hrdata][26]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_5 r[slv][hrdata][26]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][26]_i_4/I2}, {x0/p_1_in[26] r[slv][hrdata][26]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][26]_i_4/I4}, {x0/p_2_in[26] r[slv][hrdata][26]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][26]_i_5 - 
nets: {r[slv][hrdata][26]_i_5_n_0 r[slv][hrdata][26]_i_5/O}, {x0/tb0.tr_reg[tbreg2][mask][24] r[slv][hrdata][26]_i_5/I0}, {x0/p_5_in[26] r[slv][hrdata][26]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][26]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][26]_i_5/I3}, {x0/p_3_in[26] r[slv][hrdata][26]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X51Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][26]_i_6 - 
nets: {r[slv][hrdata][26]_i_6_n_0 r[slv][hrdata][26]_i_6/O}, {dbgo[3][daddr][4] r[slv][hrdata][26]_i_6/I0}, {x0/tb0.tr_reg[tbreg2][addr][24] r[slv][hrdata][26]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][26]_i_6/I2}, {x0/tb0.tr_reg[tbreg1][addr][24] r[slv][hrdata][26]_i_6/I3}, {dbgo[0][timer][26] r[slv][hrdata][26]_i_6/I4}, {dbgo[3][daddr][6] r[slv][hrdata][26]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X55Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][27]_i_2 - 
nets: {r[slv][hrdata][27]_i_2_n_0 r[slv][hrdata][27]_i_2/O}, {dbgi[3][data][27] r[slv][hrdata][27]_i_2/I0}, {dbgi[1][data][27] r[slv][hrdata][27]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][27]_i_2/I2}, {dbgi[2][data][27] r[slv][hrdata][27]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][27]_i_2/I4}, {dbgi[0][data][27] r[slv][hrdata][27]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X50Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][27]_i_3 - 
nets: {r[slv][hrdata][27]_i_3_n_0 r[slv][hrdata][27]_i_3/O}, {r[slv][hrdata][27]_i_4_n_0 r[slv][hrdata][27]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][27]_i_3/I1}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][27]_i_3/I2}, {r[slv][hrdata][27]_i_5_n_0 r[slv][hrdata][27]_i_3/I3}, {r[slv][hrdata][27]_i_6_n_0 r[slv][hrdata][27]_i_3/I4}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][27]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X50Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][27]_i_4 - 
nets: {r[slv][hrdata][27]_i_4_n_0 r[slv][hrdata][27]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_36 r[slv][hrdata][27]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_4 r[slv][hrdata][27]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][27]_i_4/I2}, {x0/p_1_in[27] r[slv][hrdata][27]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][27]_i_4/I4}, {x0/p_2_in[27] r[slv][hrdata][27]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][27]_i_5 - 
nets: {r[slv][hrdata][27]_i_5_n_0 r[slv][hrdata][27]_i_5/O}, {x0/tb0.tr_reg[tbreg2][mask][25] r[slv][hrdata][27]_i_5/I0}, {x0/p_5_in[27] r[slv][hrdata][27]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][27]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][27]_i_5/I3}, {x0/p_3_in[27] r[slv][hrdata][27]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X57Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][27]_i_6 - 
nets: {r[slv][hrdata][27]_i_6_n_0 r[slv][hrdata][27]_i_6/O}, {dbgo[3][daddr][4] r[slv][hrdata][27]_i_6/I0}, {x0/tb0.tr_reg[tbreg2][addr][25] r[slv][hrdata][27]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][27]_i_6/I2}, {x0/tb0.tr_reg[tbreg1][addr][25] r[slv][hrdata][27]_i_6/I3}, {dbgo[0][timer][27] r[slv][hrdata][27]_i_6/I4}, {dbgo[3][daddr][6] r[slv][hrdata][27]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X56Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][28]_i_2 - 
nets: {r[slv][hrdata][28]_i_2_n_0 r[slv][hrdata][28]_i_2/O}, {dbgi[3][data][28] r[slv][hrdata][28]_i_2/I0}, {dbgi[1][data][28] r[slv][hrdata][28]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][28]_i_2/I2}, {dbgi[2][data][28] r[slv][hrdata][28]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][28]_i_2/I4}, {dbgi[0][data][28] r[slv][hrdata][28]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X46Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][28]_i_3 - 
nets: {r[slv][hrdata][28]_i_3_n_0 r[slv][hrdata][28]_i_3/O}, {r[slv][hrdata][28]_i_4_n_0 r[slv][hrdata][28]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][28]_i_3/I1}, {r[slv][hrdata][28]_i_5_n_0 r[slv][hrdata][28]_i_3/I2}, {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][28]_i_3/I3}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][28]_i_3/I4}, {r[slv][hrdata][28]_i_7_n_0 r[slv][hrdata][28]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X46Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][28]_i_4 - 
nets: {r[slv][hrdata][28]_i_4_n_0 r[slv][hrdata][28]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_35 r[slv][hrdata][28]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_3 r[slv][hrdata][28]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][28]_i_4/I2}, {x0/p_1_in[28] r[slv][hrdata][28]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][28]_i_4/I4}, {x0/p_2_in[28] r[slv][hrdata][28]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][28]_i_5 - 
nets: {r[slv][hrdata][28]_i_5_n_0 r[slv][hrdata][28]_i_5/O}, {dbgo[3][daddr][4] r[slv][hrdata][28]_i_5/I0}, {x0/tb0.tr_reg[tbreg2][addr][26] r[slv][hrdata][28]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][28]_i_5/I2}, {x0/tb0.tr_reg[tbreg1][addr][26] r[slv][hrdata][28]_i_5/I3}, {dbgo[0][timer][28] r[slv][hrdata][28]_i_5/I4}, {dbgo[3][daddr][6] r[slv][hrdata][28]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h202F202F202FFFFF, 
LOC: SLICE_X55Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][28]_i_6 - 
nets: {r[slv][hrdata][28]_i_6_n_0 r[slv][hrdata][28]_i_6/O}, {dbgo[3][daddr][6] r[slv][hrdata][28]_i_6/I0}, {dbgo[3][daddr][5] r[slv][hrdata][28]_i_6/I1}, {dbgo[3][daddr][2] r[slv][hrdata][28]_i_6/I2}, {dbgo[3][daddr][3] r[slv][hrdata][28]_i_6/I3}, {dbgo[3][daddr][4] r[slv][hrdata][28]_i_6/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h02020100, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][28]_i_7 - 
nets: {r[slv][hrdata][28]_i_7_n_0 r[slv][hrdata][28]_i_7/O}, {x0/tb0.tr_reg[tbreg2][mask][26] r[slv][hrdata][28]_i_7/I0}, {x0/p_5_in[28] r[slv][hrdata][28]_i_7/I1}, {dbgo[3][daddr][3] r[slv][hrdata][28]_i_7/I2}, {dbgo[3][daddr][4] r[slv][hrdata][28]_i_7/I3}, {x0/p_3_in[28] r[slv][hrdata][28]_i_7/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X50Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][29]_i_2 - 
nets: {r[slv][hrdata][29]_i_2_n_0 r[slv][hrdata][29]_i_2/O}, {dbgi[3][data][29] r[slv][hrdata][29]_i_2/I0}, {dbgi[1][data][29] r[slv][hrdata][29]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][29]_i_2/I2}, {dbgi[2][data][29] r[slv][hrdata][29]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][29]_i_2/I4}, {dbgi[0][data][29] r[slv][hrdata][29]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][29]_i_3 - 
nets: {r[slv][hrdata][29]_i_3_n_0 r[slv][hrdata][29]_i_3/O}, {r[slv][hrdata][29]_i_4_n_0 r[slv][hrdata][29]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][29]_i_3/I1}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][29]_i_3/I2}, {r[slv][hrdata][29]_i_6_n_0 r[slv][hrdata][29]_i_3/I3}, {r[slv][hrdata][29]_i_7_n_0 r[slv][hrdata][29]_i_3/I4}, {r[slv][hrdata][29]_i_8_n_0 r[slv][hrdata][29]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8B88BBBB8B888B88, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][29]_i_4 - 
nets: {r[slv][hrdata][29]_i_4_n_0 r[slv][hrdata][29]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_34 r[slv][hrdata][29]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_2 r[slv][hrdata][29]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][29]_i_4/I2}, {x0/p_1_in[29] r[slv][hrdata][29]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][29]_i_4/I4}, {x0/p_2_in[29] r[slv][hrdata][29]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][29]_i_5 - 
nets: {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][29]_i_5/O}, {dbgo[3][daddr][2] r[slv][hrdata][29]_i_5/I0}, {dbgo[3][daddr][5] r[slv][hrdata][29]_i_5/I1}, {dbgo[3][daddr][6] r[slv][hrdata][29]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hDF, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[slv][hrdata][29]_i_6 - 
nets: {r[slv][hrdata][29]_i_6_n_0 r[slv][hrdata][29]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][27] r[slv][hrdata][29]_i_6/I0}, {x0/p_5_in[29] r[slv][hrdata][29]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][29]_i_6/I2}, {dbgo[3][daddr][4] r[slv][hrdata][29]_i_6/I3}, {x0/p_3_in[29] r[slv][hrdata][29]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAFC0A0C0, 
LOC: SLICE_X51Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][29]_i_7 - 
nets: {r[slv][hrdata][29]_i_7_n_0 r[slv][hrdata][29]_i_7/O}, {dbgo[3][daddr][4] r[slv][hrdata][29]_i_7/I0}, {x0/tb0.tr_reg[tbreg2][addr][27] r[slv][hrdata][29]_i_7/I1}, {dbgo[3][daddr][3] r[slv][hrdata][29]_i_7/I2}, {dbgo[3][daddr][6] r[slv][hrdata][29]_i_7/I3}, {dbgo[0][timer][29] r[slv][hrdata][29]_i_7/I4}, {x0/tb0.tr_reg[tbreg1][addr][27] r[slv][hrdata][29]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h202F20FF2F2F2FFF, 
LOC: SLICE_X55Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][29]_i_8 - 
nets: {r[slv][hrdata][29]_i_8_n_0 r[slv][hrdata][29]_i_8/O}, {dbgo[3][daddr][2] r[slv][hrdata][29]_i_8/I0}, {dbgo[3][daddr][5] r[slv][hrdata][29]_i_8/I1}, {dbgo[3][daddr][6] r[slv][hrdata][29]_i_8/I2}, {dbgo[3][daddr][4] r[slv][hrdata][29]_i_8/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h1001, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][2]_i_1 - 
nets: {r[slv][hrdata][2]_i_1_n_0 r[slv][hrdata][2]_i_1/O}, {r[slv][hrdata][2]_i_2_n_0 r[slv][hrdata][2]_i_1/I0}, {dbgo[3][daddr][2] r[slv][hrdata][2]_i_1/I1}, {r[slv][hrdata][2]_i_3_n_0 r[slv][hrdata][2]_i_1/I2}, {r[slv][hrdata][2]_i_4_n_0 r[slv][hrdata][2]_i_1/I3}, {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][2]_i_1/I4}, {r[slv][hrdata][2]_i_5_n_0 r[slv][hrdata][2]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00AB00AB00AB0000, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][2]_i_10 - 
nets: {r[slv][hrdata][2]_i_10_n_0 r[slv][hrdata][2]_i_10/O}, {dbgo[3][bwatch] r[slv][hrdata][2]_i_10/I0}, {dbgo[2][bwatch] r[slv][hrdata][2]_i_10/I1}, {x0/conv_integer[1] r[slv][hrdata][2]_i_10/I2}, {dbgo[1][bwatch] r[slv][hrdata][2]_i_10/I3}, {x0/conv_integer[0] r[slv][hrdata][2]_i_10/I4}, {dbgo[0][bwatch] r[slv][hrdata][2]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][2]_i_2 - 
nets: {r[slv][hrdata][2]_i_2_n_0 r[slv][hrdata][2]_i_2/O}, {r[slv][hrdata][2]_i_6_n_0 r[slv][hrdata][2]_i_2/I0}, {r[ss][0]_i_3_n_0 r[slv][hrdata][2]_i_2/I1}, {r[slv][hrdata][3]_i_9_n_0 r[slv][hrdata][2]_i_2/I2}, {x0/p_5_in[2] r[slv][hrdata][2]_i_2/I3}, {dbgo[3][daddr][4] r[slv][hrdata][2]_i_2/I4}, {x0/tb0.tr_reg[tbreg2][mask][0] r[slv][hrdata][2]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFBFBFBBBBBBBFBBB, 
LOC: SLICE_X47Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][2]_i_3 - 
nets: {r[slv][hrdata][2]_i_3_n_0 r[slv][hrdata][2]_i_3/O}, {r[slv][hrdata][2]_i_7_n_0 r[slv][hrdata][2]_i_3/I0}, {x0/tb0.tr_reg[tbreg1][addr][0] r[slv][hrdata][2]_i_3/I1}, {tb0.tr[tbreg1][addr][31]_i_2_n_0 r[slv][hrdata][2]_i_3/I2}, {dbgo[3][daddr][5] r[slv][hrdata][2]_i_3/I3}, {dbgo[3][daddr][3] r[slv][hrdata][2]_i_3/I4}, {r[slv][hrdata][2]_i_8_n_0 r[slv][hrdata][2]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000AAAAAAA2, 
LOC: SLICE_X49Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][2]_i_4 - 
nets: {r[slv][hrdata][2]_i_4_n_0 r[slv][hrdata][2]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_61 r[slv][hrdata][2]_i_4/I0}, {dbgo[3][daddr][2] r[slv][hrdata][2]_i_4/I1}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_29 r[slv][hrdata][2]_i_4/I2}, {dbgo[3][daddr][3] r[slv][hrdata][2]_i_4/I3}, {r[slv][hrdata][2]_i_9_n_0 r[slv][hrdata][2]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h000047FF, 
LOC: SLICE_X61Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][2]_i_5 - 
nets: {r[slv][hrdata][2]_i_5_n_0 r[slv][hrdata][2]_i_5/O}, {dbgi[3][data][2] r[slv][hrdata][2]_i_5/I0}, {dbgi[1][data][2] r[slv][hrdata][2]_i_5/I1}, {x0/conv_integer[0] r[slv][hrdata][2]_i_5/I2}, {dbgi[2][data][2] r[slv][hrdata][2]_i_5/I3}, {x0/conv_integer[1] r[slv][hrdata][2]_i_5/I4}, {dbgi[0][data][2] r[slv][hrdata][2]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][2]_i_6 - 
nets: {r[slv][hrdata][2]_i_6_n_0 r[slv][hrdata][2]_i_6/O}, {tb0.tr[tbreg1][mask][31]_i_2_n_0 r[slv][hrdata][2]_i_6/I0}, {x0/p_9_in[2] r[slv][hrdata][2]_i_6/I1}, {dbgo[3][daddr][6] r[slv][hrdata][2]_i_6/I2}, {dbgo[3][daddr][5] r[slv][hrdata][2]_i_6/I3}, {dbgo[3][daddr][4] r[slv][hrdata][2]_i_6/I4}, {x0/p_3_in[2] r[slv][hrdata][2]_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00A0080000000800, 
LOC: SLICE_X46Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][2]_i_7 - 
nets: {r[slv][hrdata][2]_i_7_n_0 r[slv][hrdata][2]_i_7/O}, {r[slv][hrdata][18]_i_10_n_0 r[slv][hrdata][2]_i_7/I0}, {dbgo[3][daddr][6] r[slv][hrdata][2]_i_7/I1}, {dbgo[3][daddr][5] r[slv][hrdata][2]_i_7/I2}, {r[slv][hrdata][2]_i_10_n_0 r[slv][hrdata][2]_i_7/I3}, {dbgo[2][dbreak] r[slv][hrdata][2]_i_7/I4}, {x0/tb0.tr_reg[break]__0 r[slv][hrdata][2]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD5D7F5F7DDDFFDFF, 
LOC: SLICE_X45Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][2]_i_8 - 
nets: {r[slv][hrdata][2]_i_8_n_0 r[slv][hrdata][2]_i_8/O}, {x0/p_6_in[2] r[slv][hrdata][2]_i_8/I0}, {dbgo[3][daddr][4] r[slv][hrdata][2]_i_8/I1}, {x0/tb0.tr_reg[tbreg2][addr][0] r[slv][hrdata][2]_i_8/I2}, {dbgo[0][timer][2] r[slv][hrdata][2]_i_8/I3}, {dbgo[3][daddr][6] r[slv][hrdata][2]_i_8/I4}, {r[slv][hrdata][9]_i_12_n_0 r[slv][hrdata][2]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000E2E23300, 
LOC: SLICE_X55Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][2]_i_9 - 
nets: {r[slv][hrdata][2]_i_9_n_0 r[slv][hrdata][2]_i_9/O}, {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][2]_i_9/I0}, {dbgo[3][daddr][21] r[slv][hrdata][2]_i_9/I1}, {dbgo[3][daddr][3] r[slv][hrdata][2]_i_9/I2}, {x0/p_1_in[2] r[slv][hrdata][2]_i_9/I3}, {dbgo[3][daddr][2] r[slv][hrdata][2]_i_9/I4}, {x0/p_2_in[2] r[slv][hrdata][2]_i_9/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7F777F7F7F777777, 
LOC: SLICE_X61Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][30]_i_1 - 
nets: {r[slv][hrdata][30]_i_1_n_0 r[slv][hrdata][30]_i_1/O}, {r[slv][hrdata][30]_i_2_n_0 r[slv][hrdata][30]_i_1/I0}, {r[slv][hrdata][30]_i_3_n_0 r[slv][hrdata][30]_i_1/I1}, {dbgo[3][daddr][21] r[slv][hrdata][30]_i_1/I2}, {r[slv][hrdata][30]_i_4_n_0 r[slv][hrdata][30]_i_1/I3}, {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][30]_i_1/I4}, {r[slv][hrdata][30]_i_5_n_0 r[slv][hrdata][30]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF444FFFFF4440000, 
LOC: SLICE_X50Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][30]_i_2 - 
nets: {r[slv][hrdata][30]_i_2_n_0 r[slv][hrdata][30]_i_2/O}, {dbgo[3][daddr][5] r[slv][hrdata][30]_i_2/I0}, {dbgo[3][daddr][21] r[slv][hrdata][30]_i_2/I1}, {x0/p_5_in[30] r[slv][hrdata][30]_i_2/I2}, {dbgo[3][daddr][3] r[slv][hrdata][30]_i_2/I3}, {dbgo[3][daddr][6] r[slv][hrdata][30]_i_2/I4}, {dbgo[3][daddr][4] r[slv][hrdata][30]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEEEEFFFFEFFFFFFF, 
LOC: SLICE_X51Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][30]_i_3 - 
nets: {r[slv][hrdata][30]_i_3_n_0 r[slv][hrdata][30]_i_3/O}, {x0/p_3_in[30] r[slv][hrdata][30]_i_3/I0}, {dbgo[3][daddr][3] r[slv][hrdata][30]_i_3/I1}, {x0/tb0.tr_reg[tbreg2][mask][28] r[slv][hrdata][30]_i_3/I2}, {dbgo[3][daddr][4] r[slv][hrdata][30]_i_3/I3}, {dbgo[3][daddr][2] r[slv][hrdata][30]_i_3/I4}, {r[slv][hrdata][30]_i_6_n_0 r[slv][hrdata][30]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hE2FFFFFFE2FF0000, 
LOC: SLICE_X52Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][30]_i_4 - 
nets: {r[slv][hrdata][30]_i_4_n_0 r[slv][hrdata][30]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_33 r[slv][hrdata][30]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_1 r[slv][hrdata][30]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][30]_i_4/I2}, {x0/p_1_in[30] r[slv][hrdata][30]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][30]_i_4/I4}, {x0/p_2_in[30] r[slv][hrdata][30]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][30]_i_5 - 
nets: {r[slv][hrdata][30]_i_5_n_0 r[slv][hrdata][30]_i_5/O}, {dbgi[3][data][30] r[slv][hrdata][30]_i_5/I0}, {dbgi[1][data][30] r[slv][hrdata][30]_i_5/I1}, {x0/conv_integer[0] r[slv][hrdata][30]_i_5/I2}, {dbgi[2][data][30] r[slv][hrdata][30]_i_5/I3}, {x0/conv_integer[1] r[slv][hrdata][30]_i_5/I4}, {dbgi[0][data][30] r[slv][hrdata][30]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X39Y126, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][30]_i_6 - 
nets: {r[slv][hrdata][30]_i_6_n_0 r[slv][hrdata][30]_i_6/O}, {x0/tb0.tr_reg[tbreg1][addr][28] r[slv][hrdata][30]_i_6/I0}, {dbgo[3][daddr][3] r[slv][hrdata][30]_i_6/I1}, {x0/tb0.tr_reg[tbreg2][addr][28] r[slv][hrdata][30]_i_6/I2}, {dbgo[3][daddr][4] r[slv][hrdata][30]_i_6/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hE200, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][31]_i_1 - 
nets: {x0/v[slv][hrdata] r[slv][hrdata][31]_i_1/O}, {x0/r_reg[slv][hsel]__0 r[slv][hrdata][31]_i_1/I0}, {dbgo[3][daddr][21] r[slv][hrdata][31]_i_1/I1}, {dbgo[3][daddr][20] r[slv][hrdata][31]_i_1/I2}, {dbgo[3][daddr][22] r[slv][hrdata][31]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h82AA, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][31]_i_2 - 
nets: {r[slv][hrdata][31]_i_2_n_0 r[slv][hrdata][31]_i_2/O}, {dbgo[3][daddr][21] r[slv][hrdata][31]_i_2/I0}, {r[slv][hrdata][31]_i_3_n_0 r[slv][hrdata][31]_i_2/I1}, {r[slv][hrdata][31]_i_4_n_0 r[slv][hrdata][31]_i_2/I2}, {r[slv][hrdata][31]_i_5_n_0 r[slv][hrdata][31]_i_2/I3}, {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][31]_i_2/I4}, {r[slv][hrdata][31]_i_7_n_0 r[slv][hrdata][31]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h888FFFFF888F0000, 
LOC: SLICE_X53Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][31]_i_3 - 
nets: {r[slv][hrdata][31]_i_3_n_0 r[slv][hrdata][31]_i_3/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_32 r[slv][hrdata][31]_i_3/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_0 r[slv][hrdata][31]_i_3/I1}, {dbgo[3][daddr][3] r[slv][hrdata][31]_i_3/I2}, {x0/p_1_in[31] r[slv][hrdata][31]_i_3/I3}, {dbgo[3][daddr][2] r[slv][hrdata][31]_i_3/I4}, {x0/p_2_in[31] r[slv][hrdata][31]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][31]_i_4 - 
nets: {r[slv][hrdata][31]_i_4_n_0 r[slv][hrdata][31]_i_4/O}, {dbgo[3][daddr][5] r[slv][hrdata][31]_i_4/I0}, {dbgo[3][daddr][21] r[slv][hrdata][31]_i_4/I1}, {x0/p_5_in[31] r[slv][hrdata][31]_i_4/I2}, {dbgo[3][daddr][3] r[slv][hrdata][31]_i_4/I3}, {dbgo[3][daddr][6] r[slv][hrdata][31]_i_4/I4}, {dbgo[3][daddr][4] r[slv][hrdata][31]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEEEEFFFFEFFFFFFF, 
LOC: SLICE_X53Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][31]_i_5 - 
nets: {r[slv][hrdata][31]_i_5_n_0 r[slv][hrdata][31]_i_5/O}, {dbgo[3][daddr][4] r[slv][hrdata][31]_i_5/I0}, {x0/p_3_in[31] r[slv][hrdata][31]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][31]_i_5/I2}, {x0/tb0.tr_reg[tbreg2][mask][29] r[slv][hrdata][31]_i_5/I3}, {dbgo[3][daddr][2] r[slv][hrdata][31]_i_5/I4}, {r[slv][hrdata][31]_i_8_n_0 r[slv][hrdata][31]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h02A2FFFF02A20000, 
LOC: SLICE_X53Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][31]_i_6 - 
nets: {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][31]_i_6/O}, {dbgo[3][daddr][22] r[slv][hrdata][31]_i_6/I0}, {dbgo[3][daddr][20] r[slv][hrdata][31]_i_6/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X46Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[slv][hrdata][31]_i_7 - 
nets: {r[slv][hrdata][31]_i_7_n_0 r[slv][hrdata][31]_i_7/O}, {dbgi[3][data][31] r[slv][hrdata][31]_i_7/I0}, {dbgi[1][data][31] r[slv][hrdata][31]_i_7/I1}, {x0/conv_integer[0] r[slv][hrdata][31]_i_7/I2}, {dbgi[2][data][31] r[slv][hrdata][31]_i_7/I3}, {x0/conv_integer[1] r[slv][hrdata][31]_i_7/I4}, {dbgi[0][data][31] r[slv][hrdata][31]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][31]_i_8 - 
nets: {r[slv][hrdata][31]_i_8_n_0 r[slv][hrdata][31]_i_8/O}, {dbgo[3][daddr][4] r[slv][hrdata][31]_i_8/I0}, {x0/tb0.tr_reg[tbreg1][addr][29] r[slv][hrdata][31]_i_8/I1}, {dbgo[3][daddr][3] r[slv][hrdata][31]_i_8/I2}, {x0/tb0.tr_reg[tbreg2][addr][29] r[slv][hrdata][31]_i_8/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h57F7, 
LOC: SLICE_X53Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][3]_i_1 - 
nets: {r[slv][hrdata][3]_i_1_n_0 r[slv][hrdata][3]_i_1/O}, {r[slv][hrdata][3]_i_2_n_0 r[slv][hrdata][3]_i_1/I0}, {r[slv][hrdata][3]_i_3_n_0 r[slv][hrdata][3]_i_1/I1}, {r[slv][hrdata][3]_i_4_n_0 r[slv][hrdata][3]_i_1/I2}, {r[slv][hrdata][3]_i_5_n_0 r[slv][hrdata][3]_i_1/I3}, {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][3]_i_1/I4}, {r[slv][hrdata][3]_i_6_n_0 r[slv][hrdata][3]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00FE00FE00FE0000, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][3]_i_10 - 
nets: {r[slv][hrdata][3]_i_10_n_0 r[slv][hrdata][3]_i_10/O}, {dbgo[3][bsoft] r[slv][hrdata][3]_i_10/I0}, {dbgo[2][bsoft] r[slv][hrdata][3]_i_10/I1}, {x0/conv_integer[1] r[slv][hrdata][3]_i_10/I2}, {dbgo[1][bsoft] r[slv][hrdata][3]_i_10/I3}, {x0/conv_integer[0] r[slv][hrdata][3]_i_10/I4}, {dbgo[0][bsoft] r[slv][hrdata][3]_i_10/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][3]_i_11 - 
nets: {r[slv][hrdata][3]_i_11_n_0 r[slv][hrdata][3]_i_11/O}, {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][3]_i_11/I0}, {dbgo[3][daddr][21] r[slv][hrdata][3]_i_11/I1}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_28 r[slv][hrdata][3]_i_11/I2}, {dbgo[3][daddr][2] r[slv][hrdata][3]_i_11/I3}, {dbgo[3][daddr][3] r[slv][hrdata][3]_i_11/I4}, {x0/p_1_in[3] r[slv][hrdata][3]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h77F7FF7777F77777, 
LOC: SLICE_X61Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][3]_i_2 - 
nets: {r[slv][hrdata][3]_i_2_n_0 r[slv][hrdata][3]_i_2/O}, {dbgo[3][daddr][2] r[slv][hrdata][3]_i_2/I0}, {x0/tb0.tr_reg[tbreg1][addr][1] r[slv][hrdata][3]_i_2/I1}, {tb0.tr[tbreg1][addr][31]_i_2_n_0 r[slv][hrdata][3]_i_2/I2}, {dbgo[3][daddr][5] r[slv][hrdata][3]_i_2/I3}, {dbgo[3][daddr][3] r[slv][hrdata][3]_i_2/I4}, {r[slv][hrdata][3]_i_7_n_0 r[slv][hrdata][3]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000455555555, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][3]_i_3 - 
nets: {r[slv][hrdata][3]_i_3_n_0 r[slv][hrdata][3]_i_3/O}, {r[slv][hrdata][3]_i_8_n_0 r[slv][hrdata][3]_i_3/I0}, {r[ss][0]_i_3_n_0 r[slv][hrdata][3]_i_3/I1}, {r[slv][hrdata][3]_i_9_n_0 r[slv][hrdata][3]_i_3/I2}, {x0/p_5_in[3] r[slv][hrdata][3]_i_3/I3}, {dbgo[3][daddr][4] r[slv][hrdata][3]_i_3/I4}, {x0/tb0.tr_reg[tbreg2][mask][1] r[slv][hrdata][3]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFBFBFBBBBBBBFBBB, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][3]_i_4 - 
nets: {r[slv][hrdata][3]_i_4_n_0 r[slv][hrdata][3]_i_4/O}, {r[slv][hrdata][3]_i_10_n_0 r[slv][hrdata][3]_i_4/I0}, {r[reset][0]_i_4_n_0 r[slv][hrdata][3]_i_4/I1}, {dbgo[3][dbreak] r[slv][hrdata][3]_i_4/I2}, {dbgo[3][daddr][5] r[slv][hrdata][3]_i_4/I3}, {dbgo[3][daddr][3] r[slv][hrdata][3]_i_4/I4}, {dbgo[3][daddr][2] r[slv][hrdata][3]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000003022, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][3]_i_5 - 
nets: {r[slv][hrdata][3]_i_5_n_0 r[slv][hrdata][3]_i_5/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_60 r[slv][hrdata][3]_i_5/I0}, {dbgo[3][daddr][2] r[slv][hrdata][3]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][3]_i_5/I2}, {x0/p_2_in[3] r[slv][hrdata][3]_i_5/I3}, {r[slv][hrdata][3]_i_11_n_0 r[slv][hrdata][3]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00007C7F, 
LOC: SLICE_X61Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][3]_i_6 - 
nets: {r[slv][hrdata][3]_i_6_n_0 r[slv][hrdata][3]_i_6/O}, {dbgi[3][data][3] r[slv][hrdata][3]_i_6/I0}, {dbgi[1][data][3] r[slv][hrdata][3]_i_6/I1}, {x0/conv_integer[0] r[slv][hrdata][3]_i_6/I2}, {dbgi[2][data][3] r[slv][hrdata][3]_i_6/I3}, {x0/conv_integer[1] r[slv][hrdata][3]_i_6/I4}, {dbgi[0][data][3] r[slv][hrdata][3]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][3]_i_7 - 
nets: {r[slv][hrdata][3]_i_7_n_0 r[slv][hrdata][3]_i_7/O}, {x0/p_6_in[3] r[slv][hrdata][3]_i_7/I0}, {dbgo[3][daddr][4] r[slv][hrdata][3]_i_7/I1}, {x0/tb0.tr_reg[tbreg2][addr][1] r[slv][hrdata][3]_i_7/I2}, {dbgo[0][timer][3] r[slv][hrdata][3]_i_7/I3}, {dbgo[3][daddr][6] r[slv][hrdata][3]_i_7/I4}, {r[slv][hrdata][9]_i_12_n_0 r[slv][hrdata][3]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF1D1DCCFF, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][3]_i_8 - 
nets: {r[slv][hrdata][3]_i_8_n_0 r[slv][hrdata][3]_i_8/O}, {tb0.tr[tbreg1][mask][31]_i_2_n_0 r[slv][hrdata][3]_i_8/I0}, {x0/p_9_in[3] r[slv][hrdata][3]_i_8/I1}, {dbgo[3][daddr][6] r[slv][hrdata][3]_i_8/I2}, {dbgo[3][daddr][5] r[slv][hrdata][3]_i_8/I3}, {dbgo[3][daddr][4] r[slv][hrdata][3]_i_8/I4}, {x0/p_3_in[3] r[slv][hrdata][3]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00A0080000000800, 
LOC: SLICE_X45Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][3]_i_9 - 
nets: {r[slv][hrdata][3]_i_9_n_0 r[slv][hrdata][3]_i_9/O}, {dbgo[3][daddr][3] r[slv][hrdata][3]_i_9/I0}, {dbgo[3][daddr][6] r[slv][hrdata][3]_i_9/I1}, {dbgo[3][daddr][5] r[slv][hrdata][3]_i_9/I2}, {dbgo[3][daddr][2] r[slv][hrdata][3]_i_9/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h0800, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][4]_i_1 - 
nets: {r[slv][hrdata][4]_i_1_n_0 r[slv][hrdata][4]_i_1/O}, {r[slv][hrdata][4]_i_2_n_0 r[slv][hrdata][4]_i_1/I0}, {dbgo[3][daddr][21] r[slv][hrdata][4]_i_1/I1}, {r[slv][hrdata][4]_i_3_n_0 r[slv][hrdata][4]_i_1/I2}, {dbgo[3][daddr][22] r[slv][hrdata][4]_i_1/I3}, {dbgo[3][daddr][20] r[slv][hrdata][4]_i_1/I4}, {r[slv][hrdata][4]_i_4_n_0 r[slv][hrdata][4]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][4]_i_2 - 
nets: {r[slv][hrdata][4]_i_2_n_0 r[slv][hrdata][4]_i_2/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_59 r[slv][hrdata][4]_i_2/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_27 r[slv][hrdata][4]_i_2/I1}, {dbgo[3][daddr][3] r[slv][hrdata][4]_i_2/I2}, {x0/p_1_in[4] r[slv][hrdata][4]_i_2/I3}, {dbgo[3][daddr][2] r[slv][hrdata][4]_i_2/I4}, {x0/p_2_in[4] r[slv][hrdata][4]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][4]_i_3 - 
nets: {r[slv][hrdata][4]_i_3_n_0 r[slv][hrdata][4]_i_3/O}, {r[slv][hrdata][4]_i_5_n_0 r[slv][hrdata][4]_i_3/I0}, {dbgo[3][daddr][5] r[slv][hrdata][4]_i_3/I1}, {dbgo[3][daddr][6] r[slv][hrdata][4]_i_3/I2}, {r[slv][hrdata][4]_i_6_n_0 r[slv][hrdata][4]_i_3/I3}, {dbgo[3][daddr][2] r[slv][hrdata][4]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hBAAAAAAA, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][4]_i_4 - 
nets: {r[slv][hrdata][4]_i_4_n_0 r[slv][hrdata][4]_i_4/O}, {dbgi[3][data][4] r[slv][hrdata][4]_i_4/I0}, {dbgi[1][data][4] r[slv][hrdata][4]_i_4/I1}, {x0/conv_integer[0] r[slv][hrdata][4]_i_4/I2}, {dbgi[2][data][4] r[slv][hrdata][4]_i_4/I3}, {x0/conv_integer[1] r[slv][hrdata][4]_i_4/I4}, {dbgi[0][data][4] r[slv][hrdata][4]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][4]_i_5 - 
nets: {r[slv][hrdata][4]_i_5_n_0 r[slv][hrdata][4]_i_5/O}, {dbgo[3][daddr][3] r[slv][hrdata][4]_i_5/I0}, {x0/tb0.tr_reg[tbreg1][addr][2] r[slv][hrdata][4]_i_5/I1}, {dbgo[3][daddr][4] r[slv][hrdata][4]_i_5/I2}, {r[slv][hrdata][4]_i_7_n_0 r[slv][hrdata][4]_i_5/I3}, {r[slv][hrdata][29]_i_8_n_0 r[slv][hrdata][4]_i_5/I4}, {r[slv][hrdata][4]_i_8_n_0 r[slv][hrdata][4]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EFEA0000, 
LOC: SLICE_X53Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][4]_i_6 - 
nets: {r[slv][hrdata][4]_i_6_n_0 r[slv][hrdata][4]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][2] r[slv][hrdata][4]_i_6/I0}, {x0/p_5_in[4] r[slv][hrdata][4]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][4]_i_6/I2}, {x0/p_3_in[4] r[slv][hrdata][4]_i_6/I3}, {dbgo[3][daddr][4] r[slv][hrdata][4]_i_6/I4}, {x0/data5[4] r[slv][hrdata][4]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X52Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][4]_i_7 - 
nets: {r[slv][hrdata][4]_i_7_n_0 r[slv][hrdata][4]_i_7/O}, {dbgo[3][btrapa] r[slv][hrdata][4]_i_7/I0}, {dbgo[2][btrapa] r[slv][hrdata][4]_i_7/I1}, {x0/conv_integer[1] r[slv][hrdata][4]_i_7/I2}, {dbgo[1][btrapa] r[slv][hrdata][4]_i_7/I3}, {x0/conv_integer[0] r[slv][hrdata][4]_i_7/I4}, {dbgo[0][btrapa] r[slv][hrdata][4]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][4]_i_8 - 
nets: {r[slv][hrdata][4]_i_8_n_0 r[slv][hrdata][4]_i_8/O}, {dbgo[0][timer][4] r[slv][hrdata][4]_i_8/I0}, {dbgo[3][daddr][3] r[slv][hrdata][4]_i_8/I1}, {dbgo[3][daddr][4] r[slv][hrdata][4]_i_8/I2}, {x0/tb0.tr_reg[tbreg2][addr][2] r[slv][hrdata][4]_i_8/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h04C4, 
LOC: SLICE_X53Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][5]_i_2 - 
nets: {r[slv][hrdata][5]_i_2_n_0 r[slv][hrdata][5]_i_2/O}, {dbgi[3][data][5] r[slv][hrdata][5]_i_2/I0}, {dbgi[1][data][5] r[slv][hrdata][5]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][5]_i_2/I2}, {dbgi[2][data][5] r[slv][hrdata][5]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][5]_i_2/I4}, {dbgi[0][data][5] r[slv][hrdata][5]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][5]_i_3 - 
nets: {r[slv][hrdata][5]_i_3_n_0 r[slv][hrdata][5]_i_3/O}, {r[slv][hrdata][5]_i_4_n_0 r[slv][hrdata][5]_i_3/I0}, {r[slv][hrdata][5]_i_5_n_0 r[slv][hrdata][5]_i_3/I1}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][5]_i_3/I2}, {r[slv][hrdata][5]_i_6_n_0 r[slv][hrdata][5]_i_3/I3}, {r[slv][hrdata][5]_i_7_n_0 r[slv][hrdata][5]_i_3/I4}, {dbgo[3][daddr][21] r[slv][hrdata][5]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF0000EFEEEFEE, 
LOC: SLICE_X59Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][5]_i_4 - 
nets: {r[slv][hrdata][5]_i_4_n_0 r[slv][hrdata][5]_i_4/O}, {tb0.tpf.tfr[fw]_i_3_n_0 r[slv][hrdata][5]_i_4/I0}, {dbgo[3][daddr][4] r[slv][hrdata][5]_i_4/I1}, {dbgo[3][daddr][5] r[slv][hrdata][5]_i_4/I2}, {dbgo[3][daddr][6] r[slv][hrdata][5]_i_4/I3}, {dbgo[0][timer][5] r[slv][hrdata][5]_i_4/I4}, {x0/tb0.tr_reg[tbreg2][addr][3] r[slv][hrdata][5]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0802080000020000, 
LOC: SLICE_X55Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][5]_i_5 - 
nets: {r[slv][hrdata][5]_i_5_n_0 r[slv][hrdata][5]_i_5/O}, {r[slv][hrdata][5]_i_8_n_0 r[slv][hrdata][5]_i_5/I0}, {tb0.tr[sample]_i_2_n_0 r[slv][hrdata][5]_i_5/I1}, {x0/tb0.tr_reg[tbreg1][addr][3] r[slv][hrdata][5]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][5]_i_5/I3}, {dbgo[3][daddr][6] r[slv][hrdata][5]_i_5/I4}, {x0/tb0.tr_reg[tforce]__0 r[slv][hrdata][5]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hC0CC0088C0000088, 
LOC: SLICE_X56Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][5]_i_6 - 
nets: {r[slv][hrdata][5]_i_6_n_0 r[slv][hrdata][5]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][3] r[slv][hrdata][5]_i_6/I0}, {x0/p_5_in[5] r[slv][hrdata][5]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][5]_i_6/I2}, {x0/p_3_in[5] r[slv][hrdata][5]_i_6/I3}, {dbgo[3][daddr][4] r[slv][hrdata][5]_i_6/I4}, {x0/data5[5] r[slv][hrdata][5]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X53Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][5]_i_7 - 
nets: {r[slv][hrdata][5]_i_7_n_0 r[slv][hrdata][5]_i_7/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_58 r[slv][hrdata][5]_i_7/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_26 r[slv][hrdata][5]_i_7/I1}, {dbgo[3][daddr][3] r[slv][hrdata][5]_i_7/I2}, {x0/p_1_in[5] r[slv][hrdata][5]_i_7/I3}, {dbgo[3][daddr][2] r[slv][hrdata][5]_i_7/I4}, {x0/p_2_in[5] r[slv][hrdata][5]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][5]_i_8 - 
nets: {r[slv][hrdata][5]_i_8_n_0 r[slv][hrdata][5]_i_8/O}, {dbgo[3][btrape] r[slv][hrdata][5]_i_8/I0}, {dbgo[2][btrape] r[slv][hrdata][5]_i_8/I1}, {x0/conv_integer[1] r[slv][hrdata][5]_i_8/I2}, {dbgo[1][btrape] r[slv][hrdata][5]_i_8/I3}, {x0/conv_integer[0] r[slv][hrdata][5]_i_8/I4}, {dbgo[0][btrape] r[slv][hrdata][5]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][6]_i_2 - 
nets: {r[slv][hrdata][6]_i_2_n_0 r[slv][hrdata][6]_i_2/O}, {dbgi[3][data][6] r[slv][hrdata][6]_i_2/I0}, {dbgi[1][data][6] r[slv][hrdata][6]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][6]_i_2/I2}, {dbgi[2][data][6] r[slv][hrdata][6]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][6]_i_2/I4}, {dbgi[0][data][6] r[slv][hrdata][6]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][6]_i_3 - 
nets: {r[slv][hrdata][6]_i_3_n_0 r[slv][hrdata][6]_i_3/O}, {r[slv][hrdata][6]_i_4_n_0 r[slv][hrdata][6]_i_3/I0}, {r[slv][hrdata][6]_i_5_n_0 r[slv][hrdata][6]_i_3/I1}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][6]_i_3/I2}, {r[slv][hrdata][6]_i_6_n_0 r[slv][hrdata][6]_i_3/I3}, {r[slv][hrdata][6]_i_7_n_0 r[slv][hrdata][6]_i_3/I4}, {dbgo[3][daddr][21] r[slv][hrdata][6]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF0000EFEEEFEE, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][6]_i_4 - 
nets: {r[slv][hrdata][6]_i_4_n_0 r[slv][hrdata][6]_i_4/O}, {tb0.tpf.tfr[fw]_i_3_n_0 r[slv][hrdata][6]_i_4/I0}, {dbgo[3][daddr][4] r[slv][hrdata][6]_i_4/I1}, {dbgo[3][daddr][5] r[slv][hrdata][6]_i_4/I2}, {dbgo[3][daddr][6] r[slv][hrdata][6]_i_4/I3}, {dbgo[0][timer][6] r[slv][hrdata][6]_i_4/I4}, {x0/tb0.tr_reg[tbreg2][addr][4] r[slv][hrdata][6]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0802080000020000, 
LOC: SLICE_X52Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][6]_i_5 - 
nets: {r[slv][hrdata][6]_i_5_n_0 r[slv][hrdata][6]_i_5/O}, {r[slv][hrdata][6]_i_8_n_0 r[slv][hrdata][6]_i_5/I0}, {tb0.tr[sample]_i_2_n_0 r[slv][hrdata][6]_i_5/I1}, {x0/tb0.tr_reg[tbreg1][addr][4] r[slv][hrdata][6]_i_5/I2}, {dbgo[3][daddr][4] r[slv][hrdata][6]_i_5/I3}, {dbgo[3][daddr][6] r[slv][hrdata][6]_i_5/I4}, {x0/tb0.tr_reg[timeren]__0 r[slv][hrdata][6]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hC0CC0088C0000088, 
LOC: SLICE_X49Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][6]_i_6 - 
nets: {r[slv][hrdata][6]_i_6_n_0 r[slv][hrdata][6]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][4] r[slv][hrdata][6]_i_6/I0}, {x0/p_5_in[6] r[slv][hrdata][6]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][6]_i_6/I2}, {x0/p_3_in[6] r[slv][hrdata][6]_i_6/I3}, {dbgo[3][daddr][4] r[slv][hrdata][6]_i_6/I4}, {x0/data5[6] r[slv][hrdata][6]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X53Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][6]_i_7 - 
nets: {r[slv][hrdata][6]_i_7_n_0 r[slv][hrdata][6]_i_7/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_57 r[slv][hrdata][6]_i_7/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_25 r[slv][hrdata][6]_i_7/I1}, {dbgo[3][daddr][3] r[slv][hrdata][6]_i_7/I2}, {x0/p_1_in[6] r[slv][hrdata][6]_i_7/I3}, {dbgo[3][daddr][2] r[slv][hrdata][6]_i_7/I4}, {x0/p_2_in[6] r[slv][hrdata][6]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][6]_i_8 - 
nets: {r[slv][hrdata][6]_i_8_n_0 r[slv][hrdata][6]_i_8/O}, {dbgi[3][dsumode] r[slv][hrdata][6]_i_8/I0}, {dbgi[1][dsumode] r[slv][hrdata][6]_i_8/I1}, {x0/conv_integer[0] r[slv][hrdata][6]_i_8/I2}, {dbgi[2][dsumode] r[slv][hrdata][6]_i_8/I3}, {x0/conv_integer[1] r[slv][hrdata][6]_i_8/I4}, {dbgi[0][dsumode] r[slv][hrdata][6]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X43Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][7]_i_2 - 
nets: {r[slv][hrdata][7]_i_2_n_0 r[slv][hrdata][7]_i_2/O}, {dbgi[3][data][7] r[slv][hrdata][7]_i_2/I0}, {dbgi[1][data][7] r[slv][hrdata][7]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][7]_i_2/I2}, {dbgi[2][data][7] r[slv][hrdata][7]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][7]_i_2/I4}, {dbgi[0][data][7] r[slv][hrdata][7]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][7]_i_3 - 
nets: {r[slv][hrdata][7]_i_3_n_0 r[slv][hrdata][7]_i_3/O}, {r[slv][hrdata][7]_i_4_n_0 r[slv][hrdata][7]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][7]_i_3/I1}, {r[slv][hrdata][29]_i_8_n_0 r[slv][hrdata][7]_i_3/I2}, {r[slv][hrdata][7]_i_5_n_0 r[slv][hrdata][7]_i_3/I3}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][7]_i_3/I4}, {r[slv][hrdata][7]_i_6_n_0 r[slv][hrdata][7]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hB888BBBBB888B888, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][7]_i_4 - 
nets: {r[slv][hrdata][7]_i_4_n_0 r[slv][hrdata][7]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_56 r[slv][hrdata][7]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_24 r[slv][hrdata][7]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][7]_i_4/I2}, {x0/p_1_in[7] r[slv][hrdata][7]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][7]_i_4/I4}, {x0/p_2_in[7] r[slv][hrdata][7]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][7]_i_5 - 
nets: {r[slv][hrdata][7]_i_5_n_0 r[slv][hrdata][7]_i_5/O}, {x0/tb0.tr_reg[tbreg2][addr][5] r[slv][hrdata][7]_i_5/I0}, {dbgo[0][timer][7] r[slv][hrdata][7]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][7]_i_5/I2}, {x0/tb0.tr_reg[tbreg1][addr][5] r[slv][hrdata][7]_i_5/I3}, {dbgo[3][daddr][4] r[slv][hrdata][7]_i_5/I4}, {x0/p_0_in144_in r[slv][hrdata][7]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][7]_i_6 - 
nets: {r[slv][hrdata][7]_i_6_n_0 r[slv][hrdata][7]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][5] r[slv][hrdata][7]_i_6/I0}, {x0/p_5_in[7] r[slv][hrdata][7]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][7]_i_6/I2}, {x0/p_3_in[7] r[slv][hrdata][7]_i_6/I3}, {dbgo[3][daddr][4] r[slv][hrdata][7]_i_6/I4}, {x0/data5[7] r[slv][hrdata][7]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X52Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][8]_i_2 - 
nets: {r[slv][hrdata][8]_i_2_n_0 r[slv][hrdata][8]_i_2/O}, {dbgi[3][data][8] r[slv][hrdata][8]_i_2/I0}, {dbgi[1][data][8] r[slv][hrdata][8]_i_2/I1}, {x0/conv_integer[0] r[slv][hrdata][8]_i_2/I2}, {dbgi[2][data][8] r[slv][hrdata][8]_i_2/I3}, {x0/conv_integer[1] r[slv][hrdata][8]_i_2/I4}, {dbgi[0][data][8] r[slv][hrdata][8]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][8]_i_3 - 
nets: {r[slv][hrdata][8]_i_3_n_0 r[slv][hrdata][8]_i_3/O}, {r[slv][hrdata][8]_i_4_n_0 r[slv][hrdata][8]_i_3/I0}, {dbgo[3][daddr][21] r[slv][hrdata][8]_i_3/I1}, {r[slv][hrdata][8]_i_5_n_0 r[slv][hrdata][8]_i_3/I2}, {r[slv][hrdata][8]_i_6_n_0 r[slv][hrdata][8]_i_3/I3}, {dbgo[3][daddr][2] r[slv][hrdata][8]_i_3/I4}, {r[slv][hrdata][8]_i_7_n_0 r[slv][hrdata][8]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB888BBBBB8888888, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][8]_i_4 - 
nets: {r[slv][hrdata][8]_i_4_n_0 r[slv][hrdata][8]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_55 r[slv][hrdata][8]_i_4/I0}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_23 r[slv][hrdata][8]_i_4/I1}, {dbgo[3][daddr][3] r[slv][hrdata][8]_i_4/I2}, {x0/p_1_in[8] r[slv][hrdata][8]_i_4/I3}, {dbgo[3][daddr][2] r[slv][hrdata][8]_i_4/I4}, {x0/p_2_in[8] r[slv][hrdata][8]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][8]_i_5 - 
nets: {r[slv][hrdata][8]_i_5_n_0 r[slv][hrdata][8]_i_5/O}, {x0/tb0.tr_reg[tbreg2][mask][6] r[slv][hrdata][8]_i_5/I0}, {x0/p_5_in[8] r[slv][hrdata][8]_i_5/I1}, {dbgo[3][daddr][3] r[slv][hrdata][8]_i_5/I2}, {x0/p_3_in[8] r[slv][hrdata][8]_i_5/I3}, {dbgo[3][daddr][4] r[slv][hrdata][8]_i_5/I4}, {x0/data5[8] r[slv][hrdata][8]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X51Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][8]_i_6 - 
nets: {r[slv][hrdata][8]_i_6_n_0 r[slv][hrdata][8]_i_6/O}, {dbgo[3][daddr][6] r[slv][hrdata][8]_i_6/I0}, {dbgo[3][daddr][5] r[slv][hrdata][8]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X47Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[slv][hrdata][8]_i_7 - 
nets: {r[slv][hrdata][8]_i_7_n_0 r[slv][hrdata][8]_i_7/O}, {r[slv][hrdata][8]_i_8_n_0 r[slv][hrdata][8]_i_7/I0}, {x0/tb0.tr_reg[tbreg1][addr][6] r[slv][hrdata][8]_i_7/I1}, {dbgo[3][daddr][4] r[slv][hrdata][8]_i_7/I2}, {x0/tb0.tr_reg[edbgmtf]__0 r[slv][hrdata][8]_i_7/I3}, {dbgo[3][daddr][6] r[slv][hrdata][8]_i_7/I4}, {r[slv][hrdata][8]_i_9_n_0 r[slv][hrdata][8]_i_7/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h45400505FFFFFFFF, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][8]_i_8 - 
nets: {r[slv][hrdata][8]_i_8_n_0 r[slv][hrdata][8]_i_8/O}, {dbgo[3][daddr][3] r[slv][hrdata][8]_i_8/I0}, {dbgo[3][daddr][5] r[slv][hrdata][8]_i_8/I1}, {dbgo[3][daddr][6] r[slv][hrdata][8]_i_8/I2}, {x0/r_reg[dsubre_n_0_][2] r[slv][hrdata][8]_i_8/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hEEEF, 
LOC: SLICE_X46Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][8]_i_9 - 
nets: {r[slv][hrdata][8]_i_9_n_0 r[slv][hrdata][8]_i_9/O}, {x0/p_6_in[8] r[slv][hrdata][8]_i_9/I0}, {dbgo[3][daddr][4] r[slv][hrdata][8]_i_9/I1}, {x0/tb0.tr_reg[tbreg2][addr][6] r[slv][hrdata][8]_i_9/I2}, {dbgo[0][timer][8] r[slv][hrdata][8]_i_9/I3}, {dbgo[3][daddr][6] r[slv][hrdata][8]_i_9/I4}, {r[slv][hrdata][9]_i_12_n_0 r[slv][hrdata][8]_i_9/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF1D1DCCFF, 
LOC: SLICE_X55Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][9]_i_1 - 
nets: {r[slv][hrdata][9]_i_1_n_0 r[slv][hrdata][9]_i_1/O}, {r[slv][hrdata][9]_i_2_n_0 r[slv][hrdata][9]_i_1/I0}, {r[slv][hrdata][9]_i_3_n_0 r[slv][hrdata][9]_i_1/I1}, {r[slv][hrdata][9]_i_4_n_0 r[slv][hrdata][9]_i_1/I2}, {dbgo[3][daddr][20] r[slv][hrdata][9]_i_1/I3}, {dbgo[3][daddr][22] r[slv][hrdata][9]_i_1/I4}, {r[slv][hrdata][9]_i_5_n_0 r[slv][hrdata][9]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0E0E0E0E0000000E, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][9]_i_10 - 
nets: {r[slv][hrdata][9]_i_10_n_0 r[slv][hrdata][9]_i_10/O}, {r[slv][hrdata][31]_i_6_n_0 r[slv][hrdata][9]_i_10/I0}, {dbgo[3][daddr][21] r[slv][hrdata][9]_i_10/I1}, {dbgo[3][daddr][3] r[slv][hrdata][9]_i_10/I2}, {x0/p_1_in[9] r[slv][hrdata][9]_i_10/I3}, {dbgo[3][daddr][2] r[slv][hrdata][9]_i_10/I4}, {x0/p_2_in[9] r[slv][hrdata][9]_i_10/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7F777F7F7F777777, 
LOC: SLICE_X61Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][9]_i_11 - 
nets: {r[slv][hrdata][9]_i_11_n_0 r[slv][hrdata][9]_i_11/O}, {dbgo[3][daddr][3] r[slv][hrdata][9]_i_11/I0}, {dbgo[3][daddr][5] r[slv][hrdata][9]_i_11/I1}, {dbgo[3][daddr][6] r[slv][hrdata][9]_i_11/I2}, {dbgo[3][daddr][4] r[slv][hrdata][9]_i_11/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r[slv][hrdata][9]_i_12 - 
nets: {r[slv][hrdata][9]_i_12_n_0 r[slv][hrdata][9]_i_12/O}, {dbgo[3][daddr][5] r[slv][hrdata][9]_i_12/I0}, {dbgo[3][daddr][3] r[slv][hrdata][9]_i_12/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X53Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[slv][hrdata][9]_i_2 - 
nets: {r[slv][hrdata][9]_i_2_n_0 r[slv][hrdata][9]_i_2/O}, {r[slv][hrdata][29]_i_5_n_0 r[slv][hrdata][9]_i_2/I0}, {r[slv][hrdata][9]_i_6_n_0 r[slv][hrdata][9]_i_2/I1}, {r[ss][0]_i_3_n_0 r[slv][hrdata][9]_i_2/I2}, {x0/tb0.tr_reg[tbreg1][addr][7] r[slv][hrdata][9]_i_2/I3}, {r[slv][hrdata][9]_i_7_n_0 r[slv][hrdata][9]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h4F4FFF4F, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][9]_i_3 - 
nets: {r[slv][hrdata][9]_i_3_n_0 r[slv][hrdata][9]_i_3/O}, {dbgo[3][daddr][2] r[slv][hrdata][9]_i_3/I0}, {x0/conv_integer[1] r[slv][hrdata][9]_i_3/I1}, {x0/conv_integer[0] r[slv][hrdata][9]_i_3/I2}, {dbgi[2][error] r[slv][hrdata][9]_i_3/I3}, {r[slv][hrdata][9]_i_8_n_0 r[slv][hrdata][9]_i_3/I4}, {r[slv][hrdata][9]_i_9_n_0 r[slv][hrdata][9]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000515555555555, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][9]_i_4 - 
nets: {r[slv][hrdata][9]_i_4_n_0 r[slv][hrdata][9]_i_4/O}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_54 r[slv][hrdata][9]_i_4/I0}, {dbgo[3][daddr][2] r[slv][hrdata][9]_i_4/I1}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_22 r[slv][hrdata][9]_i_4/I2}, {dbgo[3][daddr][3] r[slv][hrdata][9]_i_4/I3}, {r[slv][hrdata][9]_i_10_n_0 r[slv][hrdata][9]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h000047FF, 
LOC: SLICE_X61Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][9]_i_5 - 
nets: {r[slv][hrdata][9]_i_5_n_0 r[slv][hrdata][9]_i_5/O}, {dbgi[3][data][9] r[slv][hrdata][9]_i_5/I0}, {dbgi[1][data][9] r[slv][hrdata][9]_i_5/I1}, {x0/conv_integer[0] r[slv][hrdata][9]_i_5/I2}, {dbgi[2][data][9] r[slv][hrdata][9]_i_5/I3}, {x0/conv_integer[1] r[slv][hrdata][9]_i_5/I4}, {dbgi[0][data][9] r[slv][hrdata][9]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][9]_i_6 - 
nets: {r[slv][hrdata][9]_i_6_n_0 r[slv][hrdata][9]_i_6/O}, {x0/tb0.tr_reg[tbreg2][mask][7] r[slv][hrdata][9]_i_6/I0}, {x0/p_5_in[9] r[slv][hrdata][9]_i_6/I1}, {dbgo[3][daddr][3] r[slv][hrdata][9]_i_6/I2}, {x0/p_3_in[9] r[slv][hrdata][9]_i_6/I3}, {dbgo[3][daddr][4] r[slv][hrdata][9]_i_6/I4}, {x0/data5[9] r[slv][hrdata][9]_i_6/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][9]_i_7 - 
nets: {r[slv][hrdata][9]_i_7_n_0 r[slv][hrdata][9]_i_7/O}, {dbgo[3][daddr][6] r[slv][hrdata][9]_i_7/I0}, {dbgo[3][daddr][4] r[slv][hrdata][9]_i_7/I1}, {dbgo[3][daddr][5] r[slv][hrdata][9]_i_7/I2}, {dbgo[3][daddr][3] r[slv][hrdata][9]_i_7/I3}, {dbgo[3][daddr][2] r[slv][hrdata][9]_i_7/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFF7, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hrdata][9]_i_8 - 
nets: {r[slv][hrdata][9]_i_8_n_0 r[slv][hrdata][9]_i_8/O}, {dbgi[0][error] r[slv][hrdata][9]_i_8/I0}, {r[slv][hrdata][9]_i_11_n_0 r[slv][hrdata][9]_i_8/I1}, {x0/conv_integer[0] r[slv][hrdata][9]_i_8/I2}, {dbgi[3][error] r[slv][hrdata][9]_i_8/I3}, {x0/conv_integer[1] r[slv][hrdata][9]_i_8/I4}, {dbgi[1][error] r[slv][hrdata][9]_i_8/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFCCCFEFEFCCCCECE, 
LOC: SLICE_X37Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hrdata][9]_i_9 - 
nets: {r[slv][hrdata][9]_i_9_n_0 r[slv][hrdata][9]_i_9/O}, {x0/p_6_in[9] r[slv][hrdata][9]_i_9/I0}, {dbgo[3][daddr][4] r[slv][hrdata][9]_i_9/I1}, {x0/tb0.tr_reg[tbreg2][addr][7] r[slv][hrdata][9]_i_9/I2}, {r[slv][hrdata][9]_i_12_n_0 r[slv][hrdata][9]_i_9/I3}, {dbgo[0][timer][9] r[slv][hrdata][9]_i_9/I4}, {dbgo[3][daddr][6] r[slv][hrdata][9]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFF1DFF1DFFCCFFFF, 
LOC: SLICE_X55Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hready]_i_1 - 
nets: {r[slv][hready]_i_1_n_0 r[slv][hready]_i_1/O}, {ahbso[hready] r[slv][hready]_i_1/I0}, {x0/r_reg[slv][hsel]__0 r[slv][hready]_i_1/I1}, {x0/v[slv][haddr] r[slv][hready]_i_1/I2}, {r[slv][hready]_i_2_n_0 r[slv][hready]_i_1/I3}, {r[slv][hready]_i_3_n_0 r[slv][hready]_i_1/I4}, {x0/rin[slv][hready] r[slv][hready]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFF7F7F700, 
LOC: SLICE_X47Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hready]_i_2 - 
nets: {r[slv][hready]_i_2_n_0 r[slv][hready]_i_2/O}, {r[slv][hready]_i_5_n_0 r[slv][hready]_i_2/I0}, {r[slv][hready]_i_6_n_0 r[slv][hready]_i_2/I1}, {dbgi[3][crdy] r[slv][hready]_i_2/I2}, {dbgo[3][daddr][20] r[slv][hready]_i_2/I3}, {dbgo[3][daddr][21] r[slv][hready]_i_2/I4}, {r[slv][hready]_i_7_n_0 r[slv][hready]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000EAFFFFFF, 
LOC: SLICE_X40Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hready]_i_3 - 
nets: {r[slv][hready]_i_3_n_0 r[slv][hready]_i_3/O}, {dbgo[3][daddr][22] r[slv][hready]_i_3/I0}, {x0/r_reg[cnt_n_0_][2] r[slv][hready]_i_3/I1}, {x0/r_reg[slv][hsel]__0 r[slv][hready]_i_3/I2}, {x0/r_reg[cnt_n_0_][0] r[slv][hready]_i_3/I3}, {x0/r_reg[cnt_n_0_][1] r[slv][hready]_i_3/I4}, {r[slv][hready]_i_8_n_0 r[slv][hready]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0040000000004000, 
LOC: SLICE_X45Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hready]_i_4 - 
nets: {x0/rin[slv][hready] r[slv][hready]_i_4/O}, {rst r[slv][hready]_i_4/I0}, {ahbso[hready] r[slv][hready]_i_4/I1}, {x0/r_reg[slv][hsel]__0 r[slv][hready]_i_4/I2}, {ahbsi[hsel][2] r[slv][hready]_i_4/I3}, {ahbsi[hready] r[slv][hready]_i_4/I4}, {ahbsi[htrans][1] r[slv][hready]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h55DFDFDFFFDFDFDF, 
LOC: SLICE_X47Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hready]_i_5 - 
nets: {r[slv][hready]_i_5_n_0 r[slv][hready]_i_5/O}, {r[slv][hready]_i_9_n_0 r[slv][hready]_i_5/I0}, {dbgi[1][crdy] r[slv][hready]_i_5/I1}, {x0/conv_integer[1] r[slv][hready]_i_5/I2}, {x0/conv_integer[0] r[slv][hready]_i_5/I3}, {dbgi[2][crdy] r[slv][hready]_i_5/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hAEFAAEAA, 
LOC: SLICE_X39Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hready]_i_6 - 
nets: {r[slv][hready]_i_6_n_0 r[slv][hready]_i_6/O}, {x0/conv_integer[0] r[slv][hready]_i_6/I0}, {x0/conv_integer[1] r[slv][hready]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X39Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[slv][hready]_i_7 - 
nets: {r[slv][hready]_i_7_n_0 r[slv][hready]_i_7/O}, {x0/r_reg[cnt_n_0_][1] r[slv][hready]_i_7/I0}, {x0/r_reg[cnt_n_0_][0] r[slv][hready]_i_7/I1}, {dbgo[3][daddr][21] r[slv][hready]_i_7/I2}, {dbgo[3][daddr][20] r[slv][hready]_i_7/I3}, {dbgo[3][daddr][22] r[slv][hready]_i_7/I4}, {x0/r_reg[slv][hsel]__0 r[slv][hready]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0007FFFFFFFFFFFF, 
LOC: SLICE_X40Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hready]_i_8 - 
nets: {r[slv][hready]_i_8_n_0 r[slv][hready]_i_8/O}, {dbgo[3][daddr][21] r[slv][hready]_i_8/I0}, {dbgo[3][daddr][20] r[slv][hready]_i_8/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[slv][hready]_i_9 - 
nets: {r[slv][hready]_i_9_n_0 r[slv][hready]_i_9/O}, {x0/conv_integer[0] r[slv][hready]_i_9/I0}, {x0/conv_integer[1] r[slv][hready]_i_9/I1}, {dbgi[0][crdy] r[slv][hready]_i_9/I2}, {x0/r_reg[cnt_n_0_][2] r[slv][hready]_i_9/I3}, {x0/r_reg[cnt_n_0_][1] r[slv][hready]_i_9/I4}, {x0/r_reg[cnt_n_0_][0] r[slv][hready]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h10101010101010FF, 
LOC: SLICE_X39Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[slv][hsel]_i_1 - 
nets: {x0/v[slv][hsel] r[slv][hsel]_i_1/O}, {ahbsi[hready] r[slv][hsel]_i_1/I0}, {ahbsi[hsel][2] r[slv][hsel]_i_1/I1}, {ahbsi[htrans][1] r[slv][hsel]_i_1/I2}, {ahbso[hready] r[slv][hsel]_i_1/I3}, {x0/r_reg[slv][hsel]__0 r[slv][hsel]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h80FF8080, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[slv][hwdata][31]_i_1 - 
nets: {x0/v[slv][hwdata] r[slv][hwdata][31]_i_1/O}, {x0/r_reg[slv][hsel]__0 r[slv][hwdata][31]_i_1/I0}, {dbgo[3][dwrite] r[slv][hwdata][31]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r[slv][hwrite]_i_1 - 
nets: {r[slv][hwrite]_i_1_n_0 r[slv][hwrite]_i_1/O}, {ahbsi[hwrite] r[slv][hwrite]_i_1/I0}, {ahbsi[htrans][1] r[slv][hwrite]_i_1/I1}, {ahbsi[hsel][2] r[slv][hwrite]_i_1/I2}, {ahbsi[hready] r[slv][hwrite]_i_1/I3}, {dbgo[3][dwrite] r[slv][hwrite]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBFFF8000, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r[ss][0]_i_1 - 
nets: {r[ss][0]_i_1_n_0 r[ss][0]_i_1/O}, {rst r[ss][0]_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

r[ss][0]_i_2 - 
nets: {x0/v[ss] r[ss][0]_i_2/O}, {x0/r_reg[slv][hsel]__0 r[ss][0]_i_2/I0}, {r[ss][0]_i_3_n_0 r[ss][0]_i_2/I1}, {dbgo[3][daddr][2] r[ss][0]_i_2/I2}, {dbgo[3][daddr][3] r[ss][0]_i_2/I3}, {dbgo[3][dwrite] r[ss][0]_i_2/I4}, {r[ss][0]_i_4_n_0 r[ss][0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0008000000000000, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r[ss][0]_i_3 - 
nets: {r[ss][0]_i_3_n_0 r[ss][0]_i_3/O}, {dbgo[3][daddr][20] r[ss][0]_i_3/I0}, {dbgo[3][daddr][21] r[ss][0]_i_3/I1}, {dbgo[3][daddr][22] r[ss][0]_i_3/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[ss][0]_i_4 - 
nets: {r[ss][0]_i_4_n_0 r[ss][0]_i_4/O}, {dbgo[3][daddr][4] r[ss][0]_i_4/I0}, {dbgo[3][daddr][5] r[ss][0]_i_4/I1}, {dbgo[3][daddr][6] r[ss][0]_i_4/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X52Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[te][0]_i_1 - 
nets: {r[te][0]_i_1_n_0 r[te][0]_i_1/O}, {ahbsi[hwdata][0] r[te][0]_i_1/I0}, {x0/v[te][0] r[te][0]_i_1/I1}, {dbgo[0][tenable] r[te][0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[te][1]_i_1 - 
nets: {r[te][1]_i_1_n_0 r[te][1]_i_1/O}, {ahbsi[hwdata][0] r[te][1]_i_1/I0}, {x0/v[te][1] r[te][1]_i_1/I1}, {dbgo[1][tenable] r[te][1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[te][2]_i_1 - 
nets: {r[te][2]_i_1_n_0 r[te][2]_i_1/O}, {ahbsi[hwdata][0] r[te][2]_i_1/I0}, {x0/v[te][2] r[te][2]_i_1/I1}, {dbgo[2][tenable] r[te][2]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r[te][3]_i_1 - 
nets: {r[te][3]_i_1_n_0 r[te][3]_i_1/O}, {ahbsi[hwdata][0] r[te][3]_i_1/I0}, {x0/v[te][3] r[te][3]_i_1/I1}, {dbgo[3][tenable] r[te][3]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_reg[slv][hrdata][0]_i_1 - 
nets: {r_reg[slv][hrdata][0]_i_1_n_0 r_reg[slv][hrdata][0]_i_1/O}, {r[slv][hrdata][0]_i_2_n_0 r_reg[slv][hrdata][0]_i_1/I0}, {r[slv][hrdata][0]_i_3_n_0 r_reg[slv][hrdata][0]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][0]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][12]_i_1 - 
nets: {r_reg[slv][hrdata][12]_i_1_n_0 r_reg[slv][hrdata][12]_i_1/O}, {r[slv][hrdata][12]_i_2_n_0 r_reg[slv][hrdata][12]_i_1/I0}, {r[slv][hrdata][12]_i_3_n_0 r_reg[slv][hrdata][12]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][12]_i_1/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][13]_i_1 - 
nets: {r_reg[slv][hrdata][13]_i_1_n_0 r_reg[slv][hrdata][13]_i_1/O}, {r[slv][hrdata][13]_i_2_n_0 r_reg[slv][hrdata][13]_i_1/I0}, {r[slv][hrdata][13]_i_3_n_0 r_reg[slv][hrdata][13]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][13]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X46Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][14]_i_1 - 
nets: {r_reg[slv][hrdata][14]_i_1_n_0 r_reg[slv][hrdata][14]_i_1/O}, {r[slv][hrdata][14]_i_2_n_0 r_reg[slv][hrdata][14]_i_1/I0}, {r[slv][hrdata][14]_i_3_n_0 r_reg[slv][hrdata][14]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][14]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X50Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][15]_i_1 - 
nets: {r_reg[slv][hrdata][15]_i_1_n_0 r_reg[slv][hrdata][15]_i_1/O}, {r[slv][hrdata][15]_i_2_n_0 r_reg[slv][hrdata][15]_i_1/I0}, {r[slv][hrdata][15]_i_3_n_0 r_reg[slv][hrdata][15]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][15]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X48Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][16]_i_1 - 
nets: {r_reg[slv][hrdata][16]_i_1_n_0 r_reg[slv][hrdata][16]_i_1/O}, {r[slv][hrdata][16]_i_2_n_0 r_reg[slv][hrdata][16]_i_1/I0}, {r[slv][hrdata][16]_i_3_n_0 r_reg[slv][hrdata][16]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][16]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][18]_i_1 - 
nets: {r_reg[slv][hrdata][18]_i_1_n_0 r_reg[slv][hrdata][18]_i_1/O}, {r[slv][hrdata][18]_i_2_n_0 r_reg[slv][hrdata][18]_i_1/I0}, {r[slv][hrdata][18]_i_3_n_0 r_reg[slv][hrdata][18]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][18]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][1]_i_1 - 
nets: {r_reg[slv][hrdata][1]_i_1_n_0 r_reg[slv][hrdata][1]_i_1/O}, {r[slv][hrdata][1]_i_2_n_0 r_reg[slv][hrdata][1]_i_1/I0}, {r[slv][hrdata][1]_i_3_n_0 r_reg[slv][hrdata][1]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][1]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][23]_i_1 - 
nets: {r_reg[slv][hrdata][23]_i_1_n_0 r_reg[slv][hrdata][23]_i_1/O}, {r[slv][hrdata][23]_i_2_n_0 r_reg[slv][hrdata][23]_i_1/I0}, {r[slv][hrdata][23]_i_3_n_0 r_reg[slv][hrdata][23]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][23]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X49Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][24]_i_1 - 
nets: {r_reg[slv][hrdata][24]_i_1_n_0 r_reg[slv][hrdata][24]_i_1/O}, {r[slv][hrdata][24]_i_2_n_0 r_reg[slv][hrdata][24]_i_1/I0}, {r[slv][hrdata][24]_i_3_n_0 r_reg[slv][hrdata][24]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][24]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X46Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][25]_i_1 - 
nets: {r_reg[slv][hrdata][25]_i_1_n_0 r_reg[slv][hrdata][25]_i_1/O}, {r[slv][hrdata][25]_i_2_n_0 r_reg[slv][hrdata][25]_i_1/I0}, {r[slv][hrdata][25]_i_3_n_0 r_reg[slv][hrdata][25]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][25]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X47Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][26]_i_1 - 
nets: {r_reg[slv][hrdata][26]_i_1_n_0 r_reg[slv][hrdata][26]_i_1/O}, {r[slv][hrdata][26]_i_2_n_0 r_reg[slv][hrdata][26]_i_1/I0}, {r[slv][hrdata][26]_i_3_n_0 r_reg[slv][hrdata][26]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][26]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X48Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][27]_i_1 - 
nets: {r_reg[slv][hrdata][27]_i_1_n_0 r_reg[slv][hrdata][27]_i_1/O}, {r[slv][hrdata][27]_i_2_n_0 r_reg[slv][hrdata][27]_i_1/I0}, {r[slv][hrdata][27]_i_3_n_0 r_reg[slv][hrdata][27]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][27]_i_1/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X50Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][28]_i_1 - 
nets: {r_reg[slv][hrdata][28]_i_1_n_0 r_reg[slv][hrdata][28]_i_1/O}, {r[slv][hrdata][28]_i_2_n_0 r_reg[slv][hrdata][28]_i_1/I0}, {r[slv][hrdata][28]_i_3_n_0 r_reg[slv][hrdata][28]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][28]_i_1/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X46Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][29]_i_1 - 
nets: {r_reg[slv][hrdata][29]_i_1_n_0 r_reg[slv][hrdata][29]_i_1/O}, {r[slv][hrdata][29]_i_2_n_0 r_reg[slv][hrdata][29]_i_1/I0}, {r[slv][hrdata][29]_i_3_n_0 r_reg[slv][hrdata][29]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][29]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][5]_i_1 - 
nets: {r_reg[slv][hrdata][5]_i_1_n_0 r_reg[slv][hrdata][5]_i_1/O}, {r[slv][hrdata][5]_i_2_n_0 r_reg[slv][hrdata][5]_i_1/I0}, {r[slv][hrdata][5]_i_3_n_0 r_reg[slv][hrdata][5]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][5]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][6]_i_1 - 
nets: {r_reg[slv][hrdata][6]_i_1_n_0 r_reg[slv][hrdata][6]_i_1/O}, {r[slv][hrdata][6]_i_2_n_0 r_reg[slv][hrdata][6]_i_1/I0}, {r[slv][hrdata][6]_i_3_n_0 r_reg[slv][hrdata][6]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][6]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][7]_i_1 - 
nets: {r_reg[slv][hrdata][7]_i_1_n_0 r_reg[slv][hrdata][7]_i_1/O}, {r[slv][hrdata][7]_i_2_n_0 r_reg[slv][hrdata][7]_i_1/I0}, {r[slv][hrdata][7]_i_3_n_0 r_reg[slv][hrdata][7]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][7]_i_1/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

r_reg[slv][hrdata][8]_i_1 - 
nets: {r_reg[slv][hrdata][8]_i_1_n_0 r_reg[slv][hrdata][8]_i_1/O}, {r[slv][hrdata][8]_i_2_n_0 r_reg[slv][hrdata][8]_i_1/I0}, {r[slv][hrdata][8]_i_3_n_0 r_reg[slv][hrdata][8]_i_1/I1}, {r[slv][hrdata][31]_i_6_n_0 r_reg[slv][hrdata][8]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

tb0.perf.pr[split]_i_1 - 
nets: {tb0.perf.pr[split]_i_1_n_0 tb0.perf.pr[split]_i_1/O}, {x0/pv[stat][spdel] tb0.perf.pr[split]_i_1/I0}, {x0/p_236_out tb0.perf.pr[split]_i_1/I1}, {x0/tb0.perf.pr_reg[hready]__0 tb0.perf.pr[split]_i_1/I2}, {x0/tb0.perf.pr_reg[hresp_n_0_][1] tb0.perf.pr[split]_i_1/I3}, {x0/tb0.perf.pr_reg[hresp_n_0_][0] tb0.perf.pr[split]_i_1/I4}, {x0/tb0.perf.pr_reg[split]__0 tb0.perf.pr[split]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAABAAAAAAA, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.perf.pr[splmst][3]_i_1 - 
nets: {x0/pv[splmst] tb0.perf.pr[splmst][3]_i_1/O}, {x0/tb0.perf.pr_reg[split]__0 tb0.perf.pr[splmst][3]_i_1/I0}, {x0/tb0.perf.pr_reg[hresp_n_0_][0] tb0.perf.pr[splmst][3]_i_1/I1}, {x0/tb0.perf.pr_reg[hresp_n_0_][1] tb0.perf.pr[splmst][3]_i_1/I2}, {x0/tb0.perf.pr_reg[hready]__0 tb0.perf.pr[splmst][3]_i_1/I3}, {x0/p_236_out tb0.perf.pr[splmst][3]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00004000, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.perf.pr[stat][busy]_i_1 - 
nets: {tb0.perf.pr[stat][busy]_i_1_n_0 tb0.perf.pr[stat][busy]_i_1/O}, {x0/tb0.tr_reg[htrans_n_0_][0] tb0.perf.pr[stat][busy]_i_1/I0}, {x0/tb0.tr_reg[htrans_n_0_][1] tb0.perf.pr[stat][busy]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.perf.pr[stat][hsize][0]_i_1 - 
nets: {tb0.perf.pr[stat][hsize][0]_i_1_n_0 tb0.perf.pr[stat][hsize][0]_i_1/O}, {x0/tb0.tr_reg[hsize_n_0_][0] tb0.perf.pr[stat][hsize][0]_i_1/I0}, {x0/tb0.tr_reg[hsize_n_0_][1] tb0.perf.pr[stat][hsize][0]_i_1/I1}, {x0/tb0.tr_reg[hsize_n_0_][2] tb0.perf.pr[stat][hsize][0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.perf.pr[stat][hsize][1]_i_1 - 
nets: {tb0.perf.pr[stat][hsize][1]_i_1_n_0 tb0.perf.pr[stat][hsize][1]_i_1/O}, {x0/tb0.tr_reg[hsize_n_0_][2] tb0.perf.pr[stat][hsize][1]_i_1/I0}, {x0/tb0.tr_reg[hsize_n_0_][0] tb0.perf.pr[stat][hsize][1]_i_1/I1}, {x0/tb0.tr_reg[hsize_n_0_][1] tb0.perf.pr[stat][hsize][1]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.perf.pr[stat][hsize][2]_i_1 - 
nets: {tb0.perf.pr[stat][hsize][2]_i_1_n_0 tb0.perf.pr[stat][hsize][2]_i_1/O}, {x0/tb0.tr_reg[hsize_n_0_][0] tb0.perf.pr[stat][hsize][2]_i_1/I0}, {x0/tb0.tr_reg[hsize_n_0_][1] tb0.perf.pr[stat][hsize][2]_i_1/I1}, {x0/tb0.tr_reg[hsize_n_0_][2] tb0.perf.pr[stat][hsize][2]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.perf.pr[stat][hsize][3]_i_1 - 
nets: {tb0.perf.pr[stat][hsize][3]_i_1_n_0 tb0.perf.pr[stat][hsize][3]_i_1/O}, {x0/tb0.tr_reg[hsize_n_0_][0] tb0.perf.pr[stat][hsize][3]_i_1/I0}, {x0/tb0.tr_reg[hsize_n_0_][1] tb0.perf.pr[stat][hsize][3]_i_1/I1}, {x0/tb0.tr_reg[hsize_n_0_][2] tb0.perf.pr[stat][hsize][3]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.perf.pr[stat][hsize][4]_i_1 - 
nets: {tb0.perf.pr[stat][hsize][4]_i_1_n_0 tb0.perf.pr[stat][hsize][4]_i_1/O}, {x0/tb0.tr_reg[hsize_n_0_][0] tb0.perf.pr[stat][hsize][4]_i_1/I0}, {x0/tb0.tr_reg[hsize_n_0_][1] tb0.perf.pr[stat][hsize][4]_i_1/I1}, {x0/tb0.tr_reg[hsize_n_0_][2] tb0.perf.pr[stat][hsize][4]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.perf.pr[stat][hsize][5]_i_1 - 
nets: {tb0.perf.pr[stat][hsize][5]_i_1_n_0 tb0.perf.pr[stat][hsize][5]_i_1/O}, {x0/tb0.tr_reg[hsize_n_0_][2] tb0.perf.pr[stat][hsize][5]_i_1/I0}, {x0/tb0.tr_reg[hsize_n_0_][0] tb0.perf.pr[stat][hsize][5]_i_1/I1}, {x0/tb0.tr_reg[hsize_n_0_][1] tb0.perf.pr[stat][hsize][5]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.perf.pr[stat][idle]_i_1 - 
nets: {tb0.perf.pr[stat][idle]_i_1_n_0 tb0.perf.pr[stat][idle]_i_1/O}, {x0/p_236_out tb0.perf.pr[stat][idle]_i_1/I0}, {x0/tb0.perf.pr_reg[hready]__0 tb0.perf.pr[stat][idle]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.perf.pr[stat][idle]_i_2 - 
nets: {tb0.perf.pr[stat][idle]_i_2_n_0 tb0.perf.pr[stat][idle]_i_2/O}, {x0/tb0.tr_reg[htrans_n_0_][1] tb0.perf.pr[stat][idle]_i_2/I0}, {x0/tb0.tr_reg[htrans_n_0_][0] tb0.perf.pr[stat][idle]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.perf.pr[stat][idle]_i_3 - 
nets: {x0/p_236_out tb0.perf.pr[stat][idle]_i_3/O}, {x0/p_6_in[3] tb0.perf.pr[stat][idle]_i_3/I0}, {tb0.tr[tbwr]_i_2_n_0 tb0.perf.pr[stat][idle]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.perf.pr[stat][locked]_i_1 - 
nets: {tb0.perf.pr[stat][locked]_i_1_n_0 tb0.perf.pr[stat][locked]_i_1/O}, {x0/tb0.tr_reg[hmastlock]__0 tb0.perf.pr[stat][locked]_i_1/I0}, {x0/p_236_out tb0.perf.pr[stat][locked]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.perf.pr[stat][nseq]_i_1 - 
nets: {tb0.perf.pr[stat][nseq]_i_1_n_0 tb0.perf.pr[stat][nseq]_i_1/O}, {x0/tb0.tr_reg[htrans_n_0_][1] tb0.perf.pr[stat][nseq]_i_1/I0}, {x0/tb0.tr_reg[htrans_n_0_][0] tb0.perf.pr[stat][nseq]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.perf.pr[stat][read]_i_1 - 
nets: {x0/prin[stat][write] tb0.perf.pr[stat][read]_i_1/O}, {x0/tb0.perf.pr_reg[hready]__0 tb0.perf.pr[stat][read]_i_1/I0}, {x0/p_236_out tb0.perf.pr[stat][read]_i_1/I1}, {x0/tb0.tr_reg[ahbactive]__0 tb0.perf.pr[stat][read]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hDF, 
LOC: SLICE_X43Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.perf.pr[stat][read]_i_2 - 
nets: {x0/hit2214_in tb0.perf.pr[stat][read]_i_2/O}, {x0/tb0.tr_reg[hwrite]__0 tb0.perf.pr[stat][read]_i_2/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X52Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

tb0.perf.pr[stat][retry]_i_1 - 
nets: {tb0.perf.pr[stat][retry]_i_1_n_0 tb0.perf.pr[stat][retry]_i_1/O}, {x0/tb0.perf.pr_reg[hready]__0 tb0.perf.pr[stat][retry]_i_1/I0}, {x0/tb0.perf.pr_reg[hresp_n_0_][1] tb0.perf.pr[stat][retry]_i_1/I1}, {x0/tb0.perf.pr_reg[hresp_n_0_][0] tb0.perf.pr[stat][retry]_i_1/I2}, {x0/p_236_out tb0.perf.pr[stat][retry]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0008, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.perf.pr[stat][seq]_i_1 - 
nets: {tb0.perf.pr[stat][seq]_i_1_n_0 tb0.perf.pr[stat][seq]_i_1/O}, {x0/tb0.tr_reg[htrans_n_0_][1] tb0.perf.pr[stat][seq]_i_1/I0}, {x0/tb0.tr_reg[htrans_n_0_][0] tb0.perf.pr[stat][seq]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.perf.pr[stat][spdel]_i_1 - 
nets: {x0/pv[stat][spdel] tb0.perf.pr[stat][spdel]_i_1/O}, {tb0.perf.pr[stat][spdel]_i_2_n_0 tb0.perf.pr[stat][spdel]_i_1/I0}, {x0/tb0.perf.pr_reg[splmst_n_0_][1] tb0.perf.pr[stat][spdel]_i_1/I1}, {tb0.perf.pr[stat][spdel]_i_3_n_0 tb0.perf.pr[stat][spdel]_i_1/I2}, {x0/tb0.perf.pr_reg[splmst_n_0_][0] tb0.perf.pr[stat][spdel]_i_1/I3}, {tb0.perf.pr_reg[stat][spdel]_i_4_n_0 tb0.perf.pr[stat][spdel]_i_1/I4}, {x0/tb0.perf.pr_reg[split]__0 tb0.perf.pr[stat][spdel]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h470047FF00000000, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.perf.pr[stat][spdel]_i_2 - 
nets: {tb0.perf.pr[stat][spdel]_i_2_n_0 tb0.perf.pr[stat][spdel]_i_2/O}, {ahbmi[hgrant][15] tb0.perf.pr[stat][spdel]_i_2/I0}, {ahbmi[hgrant][7] tb0.perf.pr[stat][spdel]_i_2/I1}, {x0/tb0.perf.pr_reg[splmst_n_0_][2] tb0.perf.pr[stat][spdel]_i_2/I2}, {ahbmi[hgrant][11] tb0.perf.pr[stat][spdel]_i_2/I3}, {x0/tb0.perf.pr_reg[splmst_n_0_][3] tb0.perf.pr[stat][spdel]_i_2/I4}, {ahbmi[hgrant][3] tb0.perf.pr[stat][spdel]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.perf.pr[stat][spdel]_i_3 - 
nets: {tb0.perf.pr[stat][spdel]_i_3_n_0 tb0.perf.pr[stat][spdel]_i_3/O}, {ahbmi[hgrant][13] tb0.perf.pr[stat][spdel]_i_3/I0}, {ahbmi[hgrant][5] tb0.perf.pr[stat][spdel]_i_3/I1}, {x0/tb0.perf.pr_reg[splmst_n_0_][2] tb0.perf.pr[stat][spdel]_i_3/I2}, {ahbmi[hgrant][9] tb0.perf.pr[stat][spdel]_i_3/I3}, {x0/tb0.perf.pr_reg[splmst_n_0_][3] tb0.perf.pr[stat][spdel]_i_3/I4}, {ahbmi[hgrant][1] tb0.perf.pr[stat][spdel]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.perf.pr[stat][spdel]_i_5 - 
nets: {tb0.perf.pr[stat][spdel]_i_5_n_0 tb0.perf.pr[stat][spdel]_i_5/O}, {ahbmi[hgrant][12] tb0.perf.pr[stat][spdel]_i_5/I0}, {ahbmi[hgrant][4] tb0.perf.pr[stat][spdel]_i_5/I1}, {x0/tb0.perf.pr_reg[splmst_n_0_][2] tb0.perf.pr[stat][spdel]_i_5/I2}, {ahbmi[hgrant][8] tb0.perf.pr[stat][spdel]_i_5/I3}, {x0/tb0.perf.pr_reg[splmst_n_0_][3] tb0.perf.pr[stat][spdel]_i_5/I4}, {ahbmi[hgrant][0] tb0.perf.pr[stat][spdel]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X42Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.perf.pr[stat][spdel]_i_6 - 
nets: {tb0.perf.pr[stat][spdel]_i_6_n_0 tb0.perf.pr[stat][spdel]_i_6/O}, {ahbmi[hgrant][14] tb0.perf.pr[stat][spdel]_i_6/I0}, {ahbmi[hgrant][6] tb0.perf.pr[stat][spdel]_i_6/I1}, {x0/tb0.perf.pr_reg[splmst_n_0_][2] tb0.perf.pr[stat][spdel]_i_6/I2}, {ahbmi[hgrant][10] tb0.perf.pr[stat][spdel]_i_6/I3}, {x0/tb0.perf.pr_reg[splmst_n_0_][3] tb0.perf.pr[stat][spdel]_i_6/I4}, {ahbmi[hgrant][2] tb0.perf.pr[stat][spdel]_i_6/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X42Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.perf.pr[stat][split]_i_1 - 
nets: {tb0.perf.pr[stat][split]_i_1_n_0 tb0.perf.pr[stat][split]_i_1/O}, {x0/tb0.perf.pr_reg[hready]__0 tb0.perf.pr[stat][split]_i_1/I0}, {x0/tb0.perf.pr_reg[hresp_n_0_][1] tb0.perf.pr[stat][split]_i_1/I1}, {x0/tb0.perf.pr_reg[hresp_n_0_][0] tb0.perf.pr[stat][split]_i_1/I2}, {x0/p_236_out tb0.perf.pr[stat][split]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h0080, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.perf.pr[stat][ws]_i_1 - 
nets: {tb0.perf.pr[stat][ws]_i_1_n_0 tb0.perf.pr[stat][ws]_i_1/O}, {x0/tb0.perf.pr_reg[hresp_n_0_][1] tb0.perf.pr[stat][ws]_i_1/I0}, {x0/tb0.perf.pr_reg[hresp_n_0_][0] tb0.perf.pr[stat][ws]_i_1/I1}, {x0/p_236_out tb0.perf.pr[stat][ws]_i_1/I2}, {x0/tb0.perf.pr_reg[hready]__0 tb0.perf.pr[stat][ws]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.perf.pr_reg[stat][spdel]_i_4 - 
nets: {tb0.perf.pr_reg[stat][spdel]_i_4_n_0 tb0.perf.pr_reg[stat][spdel]_i_4/O}, {tb0.perf.pr[stat][spdel]_i_5_n_0 tb0.perf.pr_reg[stat][spdel]_i_4/I0}, {tb0.perf.pr[stat][spdel]_i_6_n_0 tb0.perf.pr_reg[stat][spdel]_i_4/I1}, {x0/tb0.perf.pr_reg[splmst_n_0_][1] tb0.perf.pr_reg[stat][spdel]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X42Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

tb0.tpf.tfr[fw]_i_1 - 
nets: {x0/tfv[bpfilt] tb0.tpf.tfr[fw]_i_1/O}, {dbgo[3][daddr][6] tb0.tpf.tfr[fw]_i_1/I0}, {dbgo[3][daddr][4] tb0.tpf.tfr[fw]_i_1/I1}, {tb0.tpf.tfr[fw]_i_2_n_0 tb0.tpf.tfr[fw]_i_1/I2}, {r[slv][hrdata][31]_i_6_n_0 tb0.tpf.tfr[fw]_i_1/I3}, {x0/v[slv][hwdata] tb0.tpf.tfr[fw]_i_1/I4}, {tb0.tpf.tfr[fw]_i_3_n_0 tb0.tpf.tfr[fw]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0200000000000000, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tpf.tfr[fw]_i_2 - 
nets: {tb0.tpf.tfr[fw]_i_2_n_0 tb0.tpf.tfr[fw]_i_2/O}, {dbgo[3][daddr][21] tb0.tpf.tfr[fw]_i_2/I0}, {dbgo[3][daddr][5] tb0.tpf.tfr[fw]_i_2/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X46Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tpf.tfr[fw]_i_3 - 
nets: {tb0.tpf.tfr[fw]_i_3_n_0 tb0.tpf.tfr[fw]_i_3/O}, {dbgo[3][daddr][3] tb0.tpf.tfr[fw]_i_3/I0}, {dbgo[3][daddr][2] tb0.tpf.tfr[fw]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X61Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tpf.tfr[mmask][15]_i_1 - 
nets: {tb0.tpf.tfr[mmask][15]_i_1_n_0 tb0.tpf.tfr[mmask][15]_i_1/O}, {dbgo[3][daddr][2] tb0.tpf.tfr[mmask][15]_i_1/I0}, {dbgo[3][daddr][3] tb0.tpf.tfr[mmask][15]_i_1/I1}, {tb0.tpf.tfr[mmask][15]_i_2_n_0 tb0.tpf.tfr[mmask][15]_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X46Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tpf.tfr[mmask][15]_i_2 - 
nets: {tb0.tpf.tfr[mmask][15]_i_2_n_0 tb0.tpf.tfr[mmask][15]_i_2/O}, {x0/v[slv][hwdata] tb0.tpf.tfr[mmask][15]_i_2/I0}, {r[slv][hrdata][31]_i_6_n_0 tb0.tpf.tfr[mmask][15]_i_2/I1}, {dbgo[3][daddr][21] tb0.tpf.tfr[mmask][15]_i_2/I2}, {dbgo[3][daddr][5] tb0.tpf.tfr[mmask][15]_i_2/I3}, {dbgo[3][daddr][4] tb0.tpf.tfr[mmask][15]_i_2/I4}, {dbgo[3][daddr][6] tb0.tpf.tfr[mmask][15]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000800000000, 
LOC: SLICE_X46Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[ahbactive]_i_1 - 
nets: {tb0.tr[ahbactive]_i_1_n_0 tb0.tr[ahbactive]_i_1/O}, {ahbsi[htrans][1] tb0.tr[ahbactive]_i_1/I0}, {ahbsi[hready] tb0.tr[ahbactive]_i_1/I1}, {x0/tb0.tr_reg[sample]__0 tb0.tr[ahbactive]_i_1/I2}, {x0/tb0.tr_reg[ahbactive]__0 tb0.tr[ahbactive]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hABA8, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[aindex][0]_i_1 - 
nets: {trin[aindex][0] tb0.tr[aindex][0]_i_1/O}, {ahbsi[hwdata][4] tb0.tr[aindex][0]_i_1/I0}, {tb0.tr[aindex][6]_i_3_n_0 tb0.tr[aindex][0]_i_1/I1}, {x0/data5[4] tb0.tr[aindex][0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h8B, 
LOC: SLICE_X52Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[aindex][1]_i_1 - 
nets: {trin[aindex][1] tb0.tr[aindex][1]_i_1/O}, {ahbsi[hwdata][5] tb0.tr[aindex][1]_i_1/I0}, {tb0.tr[aindex][6]_i_3_n_0 tb0.tr[aindex][1]_i_1/I1}, {x0/data5[4] tb0.tr[aindex][1]_i_1/I2}, {x0/data5[5] tb0.tr[aindex][1]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X52Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[aindex][2]_i_1 - 
nets: {trin[aindex][2] tb0.tr[aindex][2]_i_1/O}, {ahbsi[hwdata][6] tb0.tr[aindex][2]_i_1/I0}, {tb0.tr[aindex][6]_i_3_n_0 tb0.tr[aindex][2]_i_1/I1}, {x0/data5[6] tb0.tr[aindex][2]_i_1/I2}, {x0/data5[5] tb0.tr[aindex][2]_i_1/I3}, {x0/data5[4] tb0.tr[aindex][2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h8BB8B8B8, 
LOC: SLICE_X57Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[aindex][3]_i_1 - 
nets: {trin[aindex][3] tb0.tr[aindex][3]_i_1/O}, {ahbsi[hwdata][7] tb0.tr[aindex][3]_i_1/I0}, {tb0.tr[aindex][6]_i_3_n_0 tb0.tr[aindex][3]_i_1/I1}, {x0/data5[7] tb0.tr[aindex][3]_i_1/I2}, {x0/data5[4] tb0.tr[aindex][3]_i_1/I3}, {x0/data5[5] tb0.tr[aindex][3]_i_1/I4}, {x0/data5[6] tb0.tr[aindex][3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8BB8B8B8B8B8B8B8, 
LOC: SLICE_X57Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[aindex][4]_i_1 - 
nets: {trin[aindex][4] tb0.tr[aindex][4]_i_1/O}, {ahbsi[hwdata][8] tb0.tr[aindex][4]_i_1/I0}, {tb0.tr[aindex][6]_i_3_n_0 tb0.tr[aindex][4]_i_1/I1}, {x0/data5[8] tb0.tr[aindex][4]_i_1/I2}, {tb0.tr[aindex][4]_i_2_n_0 tb0.tr[aindex][4]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X52Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[aindex][4]_i_2 - 
nets: {tb0.tr[aindex][4]_i_2_n_0 tb0.tr[aindex][4]_i_2/O}, {x0/data5[7] tb0.tr[aindex][4]_i_2/I0}, {x0/data5[4] tb0.tr[aindex][4]_i_2/I1}, {x0/data5[5] tb0.tr[aindex][4]_i_2/I2}, {x0/data5[6] tb0.tr[aindex][4]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[aindex][5]_i_1 - 
nets: {trin[aindex][5] tb0.tr[aindex][5]_i_1/O}, {ahbsi[hwdata][9] tb0.tr[aindex][5]_i_1/I0}, {tb0.tr[aindex][6]_i_3_n_0 tb0.tr[aindex][5]_i_1/I1}, {x0/data5[9] tb0.tr[aindex][5]_i_1/I2}, {tb0.tr[aindex][5]_i_2_n_0 tb0.tr[aindex][5]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X57Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[aindex][5]_i_2 - 
nets: {tb0.tr[aindex][5]_i_2_n_0 tb0.tr[aindex][5]_i_2/O}, {x0/data5[8] tb0.tr[aindex][5]_i_2/I0}, {x0/data5[6] tb0.tr[aindex][5]_i_2/I1}, {x0/data5[5] tb0.tr[aindex][5]_i_2/I2}, {x0/data5[4] tb0.tr[aindex][5]_i_2/I3}, {x0/data5[7] tb0.tr[aindex][5]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[aindex][6]_i_1 - 
nets: {tb0.tr[aindex][6]_i_1_n_0 tb0.tr[aindex][6]_i_1/O}, {tb0.tr[aindex][6]_i_3_n_0 tb0.tr[aindex][6]_i_1/I0}, {x0/vabufi[enable] tb0.tr[aindex][6]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X57Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tr[aindex][6]_i_2 - 
nets: {trin[aindex][6] tb0.tr[aindex][6]_i_2/O}, {ahbsi[hwdata][10] tb0.tr[aindex][6]_i_2/I0}, {x0/data5[10] tb0.tr[aindex][6]_i_2/I1}, {tb0.tr[aindex][6]_i_4_n_0 tb0.tr[aindex][6]_i_2/I2}, {tb0.tr[aindex][6]_i_3_n_0 tb0.tr[aindex][6]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hAA3C, 
LOC: SLICE_X52Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[aindex][6]_i_3 - 
nets: {tb0.tr[aindex][6]_i_3_n_0 tb0.tr[aindex][6]_i_3/O}, {tb0.tr[delaycnt][6]_i_4_n_0 tb0.tr[aindex][6]_i_3/I0}, {dbgo[3][dwrite] tb0.tr[aindex][6]_i_3/I1}, {dbgo[3][daddr][4] tb0.tr[aindex][6]_i_3/I2}, {dbgo[3][daddr][3] tb0.tr[aindex][6]_i_3/I3}, {dbgo[3][daddr][2] tb0.tr[aindex][6]_i_3/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h80888080, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[aindex][6]_i_4 - 
nets: {tb0.tr[aindex][6]_i_4_n_0 tb0.tr[aindex][6]_i_4/O}, {x0/data5[9] tb0.tr[aindex][6]_i_4/I0}, {x0/data5[7] tb0.tr[aindex][6]_i_4/I1}, {x0/data5[4] tb0.tr[aindex][6]_i_4/I2}, {x0/data5[5] tb0.tr[aindex][6]_i_4/I3}, {x0/data5[6] tb0.tr[aindex][6]_i_4/I4}, {x0/data5[8] tb0.tr[aindex][6]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X52Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_1 - 
nets: {x0/trin[bphit] tb0.tr[bphit]_i_1/O}, {x0/tb0.tr_reg[break]__0 tb0.tr[bphit]_i_1/I0}, {x0/tb0.tr_reg[dcnten_n_0_] tb0.tr[bphit]_i_1/I1}, {tb0.tr[bphit]_i_2_n_0 tb0.tr[bphit]_i_1/I2}, {x0/tb0.tr_reg[delaycnt][6] tb0.tr[bphit]_i_1/I3}, {tb0.tr[bphit]_i_3_n_0 tb0.tr[bphit]_i_1/I4}, {tb0.tr[bphit]_i_4_n_0 tb0.tr[bphit]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h88A80080AAAA0080, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_10 - 
nets: {tb0.tr[bphit]_i_10_n_0 tb0.tr[bphit]_i_10/O}, {tb0.tr[bphit]_i_27_n_0 tb0.tr[bphit]_i_10/I0}, {tb0.tr[bphit]_i_28_n_0 tb0.tr[bphit]_i_10/I1}, {tb0.tr[bphit]_i_29_n_0 tb0.tr[bphit]_i_10/I2}, {tb0.tr[bphit]_i_30_n_0 tb0.tr[bphit]_i_10/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X53Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[bphit]_i_11 - 
nets: {tb0.tr[bphit]_i_11_n_0 tb0.tr[bphit]_i_11/O}, {x0/p_0_in[11] tb0.tr[bphit]_i_11/I0}, {x0/tb0.tr_reg[tbreg1][addr][11] tb0.tr[bphit]_i_11/I1}, {x0/p_3_in[13] tb0.tr[bphit]_i_11/I2}, {x0/p_0_in[20] tb0.tr[bphit]_i_11/I3}, {x0/tb0.tr_reg[tbreg1][addr][20] tb0.tr[bphit]_i_11/I4}, {x0/p_3_in[22] tb0.tr[bphit]_i_11/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X51Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_12 - 
nets: {tb0.tr[bphit]_i_12_n_0 tb0.tr[bphit]_i_12/O}, {x0/p_0_in[10] tb0.tr[bphit]_i_12/I0}, {x0/tb0.tr_reg[tbreg1][addr][10] tb0.tr[bphit]_i_12/I1}, {x0/p_3_in[12] tb0.tr[bphit]_i_12/I2}, {x0/p_0_in[2] tb0.tr[bphit]_i_12/I3}, {x0/tb0.tr_reg[tbreg1][addr][2] tb0.tr[bphit]_i_12/I4}, {x0/p_3_in[4] tb0.tr[bphit]_i_12/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X53Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_13 - 
nets: {tb0.tr[bphit]_i_13_n_0 tb0.tr[bphit]_i_13/O}, {tb0.tr[bphit]_i_31_n_0 tb0.tr[bphit]_i_13/I0}, {x0/p_3_in[23] tb0.tr[bphit]_i_13/I1}, {x0/tb0.tr_reg[tbreg1][addr][21] tb0.tr[bphit]_i_13/I2}, {x0/p_0_in[21] tb0.tr[bphit]_i_13/I3}, {tb0.tr[bphit]_i_32_n_0 tb0.tr[bphit]_i_13/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFAEEA, 
LOC: SLICE_X51Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[bphit]_i_14 - 
nets: {tb0.tr[bphit]_i_14_n_0 tb0.tr[bphit]_i_14/O}, {tb0.tr[bphit]_i_33_n_0 tb0.tr[bphit]_i_14/I0}, {tb0.tr[bphit]_i_34_n_0 tb0.tr[bphit]_i_14/I1}, {tb0.tr[bphit]_i_35_n_0 tb0.tr[bphit]_i_14/I2}, {x0/tb0.tr_reg[tbreg2][mask][14] tb0.tr[bphit]_i_14/I3}, {x0/tb0.tr_reg[tbreg2][addr][14] tb0.tr[bphit]_i_14/I4}, {x0/p_0_in[14] tb0.tr[bphit]_i_14/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFEFEFFFEFFFEFEFE, 
LOC: SLICE_X51Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_15 - 
nets: {tb0.tr[bphit]_i_15_n_0 tb0.tr[bphit]_i_15/O}, {tb0.tr[tbwr]_i_11_n_0 tb0.tr[bphit]_i_15/I0}, {tb0.tr[tbwr]_i_10_n_0 tb0.tr[bphit]_i_15/I1}, {tb0.tr[tbwr]_i_9_n_0 tb0.tr[bphit]_i_15/I2}, {tb0.tr[tbwr]_i_8_n_0 tb0.tr[bphit]_i_15/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h0004, 
LOC: SLICE_X51Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[bphit]_i_16 - 
nets: {tb0.tr[bphit]_i_16_n_0 tb0.tr[bphit]_i_16/O}, {tb0.tr[bphit]_i_36_n_0 tb0.tr[bphit]_i_16/I0}, {tb0.tr[bphit]_i_37_n_0 tb0.tr[bphit]_i_16/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X52Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tr[bphit]_i_17 - 
nets: {tb0.tr[bphit]_i_17_n_0 tb0.tr[bphit]_i_17/O}, {tb0.tr[tbwr]_i_7_n_0 tb0.tr[bphit]_i_17/I0}, {x0/tb0.tr_reg[tbreg2][write]__0 tb0.tr[bphit]_i_17/I1}, {x0/tb0.tr_reg[hwrite]__0 tb0.tr[bphit]_i_17/I2}, {x0/tb0.tr_reg[tbreg2][read]__0 tb0.tr[bphit]_i_17/I3}, {ahbsi[hready] tb0.tr[bphit]_i_17/I4}, {x0/tb0.tr_reg[ahbactive]__0 tb0.tr[bphit]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBABFFFFFFFFFFFFF, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_18 - 
nets: {tb0.tr[bphit]_i_18_n_0 tb0.tr[bphit]_i_18/O}, {x0/p_0_in[23] tb0.tr[bphit]_i_18/I0}, {x0/tb0.tr_reg[tbreg2][addr][23] tb0.tr[bphit]_i_18/I1}, {x0/tb0.tr_reg[tbreg2][mask][23] tb0.tr[bphit]_i_18/I2}, {x0/p_0_in[26] tb0.tr[bphit]_i_18/I3}, {x0/tb0.tr_reg[tbreg2][addr][26] tb0.tr[bphit]_i_18/I4}, {x0/tb0.tr_reg[tbreg2][mask][26] tb0.tr[bphit]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X52Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_19 - 
nets: {tb0.tr[bphit]_i_19_n_0 tb0.tr[bphit]_i_19/O}, {x0/tb0.tr_reg[tbreg2][mask][27] tb0.tr[bphit]_i_19/I0}, {x0/tb0.tr_reg[tbreg2][addr][27] tb0.tr[bphit]_i_19/I1}, {x0/p_0_in[27] tb0.tr[bphit]_i_19/I2}, {tb0.tr[bphit]_i_38_n_0 tb0.tr[bphit]_i_19/I3}, {tb0.tr[bphit]_i_39_n_0 tb0.tr[bphit]_i_19/I4}, {tb0.tr[bphit]_i_40_n_0 tb0.tr[bphit]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFF28, 
LOC: SLICE_X52Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_2 - 
nets: {tb0.tr[bphit]_i_2_n_0 tb0.tr[bphit]_i_2/O}, {x0/tb0.tr_reg[delaycnt][4] tb0.tr[bphit]_i_2/I0}, {x0/tb0.tr_reg[delaycnt][2] tb0.tr[bphit]_i_2/I1}, {x0/tb0.tr_reg[delaycnt][0] tb0.tr[bphit]_i_2/I2}, {x0/tb0.tr_reg[delaycnt][1] tb0.tr[bphit]_i_2/I3}, {x0/tb0.tr_reg[delaycnt][3] tb0.tr[bphit]_i_2/I4}, {x0/tb0.tr_reg[delaycnt][5] tb0.tr[bphit]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X47Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_20 - 
nets: {tb0.tr[bphit]_i_20_n_0 tb0.tr[bphit]_i_20/O}, {x0/p_3_in[17] tb0.tr[bphit]_i_20/I0}, {x0/p_0_in[15] tb0.tr[bphit]_i_20/I1}, {x0/tb0.tr_reg[tbreg1][addr][15] tb0.tr[bphit]_i_20/I2}, {x0/p_0_in[12] tb0.tr[bphit]_i_20/I3}, {x0/tb0.tr_reg[tbreg1][addr][12] tb0.tr[bphit]_i_20/I4}, {x0/p_3_in[14] tb0.tr[bphit]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h28FFFF2828282828, 
LOC: SLICE_X51Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_21 - 
nets: {tb0.tr[bphit]_i_21_n_0 tb0.tr[bphit]_i_21/O}, {x0/p_0_in[18] tb0.tr[bphit]_i_21/I0}, {x0/tb0.tr_reg[tbreg1][addr][18] tb0.tr[bphit]_i_21/I1}, {x0/p_3_in[20] tb0.tr[bphit]_i_21/I2}, {x0/p_0_in[16] tb0.tr[bphit]_i_21/I3}, {x0/tb0.tr_reg[tbreg1][addr][16] tb0.tr[bphit]_i_21/I4}, {x0/p_3_in[18] tb0.tr[bphit]_i_21/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X49Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_22 - 
nets: {tb0.tr[bphit]_i_22_n_0 tb0.tr[bphit]_i_22/O}, {x0/p_0_in[14] tb0.tr[bphit]_i_22/I0}, {x0/tb0.tr_reg[tbreg1][addr][14] tb0.tr[bphit]_i_22/I1}, {x0/p_3_in[16] tb0.tr[bphit]_i_22/I2}, {x0/p_0_in[13] tb0.tr[bphit]_i_22/I3}, {x0/tb0.tr_reg[tbreg1][addr][13] tb0.tr[bphit]_i_22/I4}, {x0/p_3_in[15] tb0.tr[bphit]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X51Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_23 - 
nets: {tb0.tr[bphit]_i_23_n_0 tb0.tr[bphit]_i_23/O}, {x0/p_0_in[9] tb0.tr[bphit]_i_23/I0}, {x0/tb0.tr_reg[tbreg1][addr][9] tb0.tr[bphit]_i_23/I1}, {x0/p_3_in[11] tb0.tr[bphit]_i_23/I2}, {x0/p_3_in[19] tb0.tr[bphit]_i_23/I3}, {x0/p_0_in[17] tb0.tr[bphit]_i_23/I4}, {x0/tb0.tr_reg[tbreg1][addr][17] tb0.tr[bphit]_i_23/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h6060FF60FF606060, 
LOC: SLICE_X49Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_24 - 
nets: {tb0.tr[bphit]_i_24_n_0 tb0.tr[bphit]_i_24/O}, {x0/p_0_in[23] tb0.tr[bphit]_i_24/I0}, {x0/tb0.tr_reg[tbreg1][addr][23] tb0.tr[bphit]_i_24/I1}, {x0/p_3_in[25] tb0.tr[bphit]_i_24/I2}, {x0/p_0_in[8] tb0.tr[bphit]_i_24/I3}, {x0/tb0.tr_reg[tbreg1][addr][8] tb0.tr[bphit]_i_24/I4}, {x0/p_3_in[10] tb0.tr[bphit]_i_24/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X51Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_25 - 
nets: {tb0.tr[bphit]_i_25_n_0 tb0.tr[bphit]_i_25/O}, {x0/p_3_in[2] tb0.tr[bphit]_i_25/I0}, {x0/p_0_in[0] tb0.tr[bphit]_i_25/I1}, {x0/tb0.tr_reg[tbreg1][addr][0] tb0.tr[bphit]_i_25/I2}, {x0/p_0_in[29] tb0.tr[bphit]_i_25/I3}, {x0/tb0.tr_reg[tbreg1][addr][29] tb0.tr[bphit]_i_25/I4}, {x0/p_3_in[31] tb0.tr[bphit]_i_25/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h28FFFF2828282828, 
LOC: SLICE_X53Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_26 - 
nets: {tb0.tr[bphit]_i_26_n_0 tb0.tr[bphit]_i_26/O}, {x0/p_0_in[4] tb0.tr[bphit]_i_26/I0}, {x0/tb0.tr_reg[tbreg1][addr][4] tb0.tr[bphit]_i_26/I1}, {x0/p_3_in[6] tb0.tr[bphit]_i_26/I2}, {x0/p_0_in[27] tb0.tr[bphit]_i_26/I3}, {x0/tb0.tr_reg[tbreg1][addr][27] tb0.tr[bphit]_i_26/I4}, {x0/p_3_in[29] tb0.tr[bphit]_i_26/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X53Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_27 - 
nets: {tb0.tr[bphit]_i_27_n_0 tb0.tr[bphit]_i_27/O}, {x0/p_0_in[3] tb0.tr[bphit]_i_27/I0}, {x0/tb0.tr_reg[tbreg1][addr][3] tb0.tr[bphit]_i_27/I1}, {x0/p_3_in[5] tb0.tr[bphit]_i_27/I2}, {x0/p_0_in[7] tb0.tr[bphit]_i_27/I3}, {x0/tb0.tr_reg[tbreg1][addr][7] tb0.tr[bphit]_i_27/I4}, {x0/p_3_in[9] tb0.tr[bphit]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X53Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_28 - 
nets: {tb0.tr[bphit]_i_28_n_0 tb0.tr[bphit]_i_28/O}, {x0/p_3_in[3] tb0.tr[bphit]_i_28/I0}, {x0/p_0_in[1] tb0.tr[bphit]_i_28/I1}, {x0/tb0.tr_reg[tbreg1][addr][1] tb0.tr[bphit]_i_28/I2}, {x0/p_0_in[24] tb0.tr[bphit]_i_28/I3}, {x0/tb0.tr_reg[tbreg1][addr][24] tb0.tr[bphit]_i_28/I4}, {x0/p_3_in[26] tb0.tr[bphit]_i_28/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h28FFFF2828282828, 
LOC: SLICE_X52Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_29 - 
nets: {tb0.tr[bphit]_i_29_n_0 tb0.tr[bphit]_i_29/O}, {x0/p_0_in[22] tb0.tr[bphit]_i_29/I0}, {x0/tb0.tr_reg[tbreg1][addr][22] tb0.tr[bphit]_i_29/I1}, {x0/p_3_in[24] tb0.tr[bphit]_i_29/I2}, {x0/p_0_in[19] tb0.tr[bphit]_i_29/I3}, {x0/tb0.tr_reg[tbreg1][addr][19] tb0.tr[bphit]_i_29/I4}, {x0/p_3_in[21] tb0.tr[bphit]_i_29/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X56Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_3 - 
nets: {tb0.tr[bphit]_i_3_n_0 tb0.tr[bphit]_i_3/O}, {tb0.tr[tbwr]_i_2_n_0 tb0.tr[bphit]_i_3/I0}, {tb0.tr[bphit]_i_5_n_0 tb0.tr[bphit]_i_3/I1}, {x0/p_6_in[8] tb0.tr[bphit]_i_3/I2}, {tb0.tr[bphit]_i_6_n_0 tb0.tr[bphit]_i_3/I3}, {tb0.tr[bphit]_i_7_n_0 tb0.tr[bphit]_i_3/I4}, {x0/p_6_in[9] tb0.tr[bphit]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hEEEF00EFFFFF00EF, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_30 - 
nets: {tb0.tr[bphit]_i_30_n_0 tb0.tr[bphit]_i_30/O}, {x0/p_0_in[5] tb0.tr[bphit]_i_30/I0}, {x0/tb0.tr_reg[tbreg1][addr][5] tb0.tr[bphit]_i_30/I1}, {x0/p_3_in[7] tb0.tr[bphit]_i_30/I2}, {x0/p_0_in[25] tb0.tr[bphit]_i_30/I3}, {x0/tb0.tr_reg[tbreg1][addr][25] tb0.tr[bphit]_i_30/I4}, {x0/p_3_in[27] tb0.tr[bphit]_i_30/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X56Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_31 - 
nets: {tb0.tr[bphit]_i_31_n_0 tb0.tr[bphit]_i_31/O}, {x0/p_3_in[1] tb0.tr[bphit]_i_31/I0}, {x0/p_3_in[0] tb0.tr[bphit]_i_31/I1}, {x0/tb0.tr_reg[hwrite]__0 tb0.tr[bphit]_i_31/I2}, {ahbsi[hready] tb0.tr[bphit]_i_31/I3}, {x0/tb0.tr_reg[ahbactive]__0 tb0.tr[bphit]_i_31/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h35FFFFFF, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[bphit]_i_32 - 
nets: {tb0.tr[bphit]_i_32_n_0 tb0.tr[bphit]_i_32/O}, {x0/p_0_in[6] tb0.tr[bphit]_i_32/I0}, {x0/tb0.tr_reg[tbreg1][addr][6] tb0.tr[bphit]_i_32/I1}, {x0/p_3_in[8] tb0.tr[bphit]_i_32/I2}, {x0/p_0_in[28] tb0.tr[bphit]_i_32/I3}, {x0/tb0.tr_reg[tbreg1][addr][28] tb0.tr[bphit]_i_32/I4}, {x0/p_3_in[30] tb0.tr[bphit]_i_32/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X51Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_33 - 
nets: {tb0.tr[bphit]_i_33_n_0 tb0.tr[bphit]_i_33/O}, {x0/tb0.tr_reg[tbreg2][mask][9] tb0.tr[bphit]_i_33/I0}, {x0/p_0_in[9] tb0.tr[bphit]_i_33/I1}, {x0/tb0.tr_reg[tbreg2][addr][9] tb0.tr[bphit]_i_33/I2}, {x0/p_0_in[8] tb0.tr[bphit]_i_33/I3}, {x0/tb0.tr_reg[tbreg2][addr][8] tb0.tr[bphit]_i_33/I4}, {x0/tb0.tr_reg[tbreg2][mask][8] tb0.tr[bphit]_i_33/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h28FFFF2828282828, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_34 - 
nets: {tb0.tr[bphit]_i_34_n_0 tb0.tr[bphit]_i_34/O}, {x0/p_0_in[10] tb0.tr[bphit]_i_34/I0}, {x0/tb0.tr_reg[tbreg2][addr][10] tb0.tr[bphit]_i_34/I1}, {x0/tb0.tr_reg[tbreg2][mask][10] tb0.tr[bphit]_i_34/I2}, {x0/p_0_in[11] tb0.tr[bphit]_i_34/I3}, {x0/tb0.tr_reg[tbreg2][addr][11] tb0.tr[bphit]_i_34/I4}, {x0/tb0.tr_reg[tbreg2][mask][11] tb0.tr[bphit]_i_34/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X56Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_35 - 
nets: {tb0.tr[bphit]_i_35_n_0 tb0.tr[bphit]_i_35/O}, {x0/p_0_in[13] tb0.tr[bphit]_i_35/I0}, {x0/tb0.tr_reg[tbreg2][addr][13] tb0.tr[bphit]_i_35/I1}, {x0/tb0.tr_reg[tbreg2][mask][13] tb0.tr[bphit]_i_35/I2}, {x0/p_0_in[12] tb0.tr[bphit]_i_35/I3}, {x0/tb0.tr_reg[tbreg2][addr][12] tb0.tr[bphit]_i_35/I4}, {x0/tb0.tr_reg[tbreg2][mask][12] tb0.tr[bphit]_i_35/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X51Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_36 - 
nets: {tb0.tr[bphit]_i_36_n_0 tb0.tr[bphit]_i_36/O}, {x0/tb0.tr_reg[tbreg2][mask][20] tb0.tr[bphit]_i_36/I0}, {x0/p_0_in[20] tb0.tr[bphit]_i_36/I1}, {x0/tb0.tr_reg[tbreg2][addr][20] tb0.tr[bphit]_i_36/I2}, {x0/p_0_in[21] tb0.tr[bphit]_i_36/I3}, {x0/tb0.tr_reg[tbreg2][addr][21] tb0.tr[bphit]_i_36/I4}, {x0/tb0.tr_reg[tbreg2][mask][21] tb0.tr[bphit]_i_36/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h28FFFF2828282828, 
LOC: SLICE_X51Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_37 - 
nets: {tb0.tr[bphit]_i_37_n_0 tb0.tr[bphit]_i_37/O}, {x0/p_0_in[15] tb0.tr[bphit]_i_37/I0}, {x0/tb0.tr_reg[tbreg2][addr][15] tb0.tr[bphit]_i_37/I1}, {x0/tb0.tr_reg[tbreg2][mask][15] tb0.tr[bphit]_i_37/I2}, {x0/p_0_in[22] tb0.tr[bphit]_i_37/I3}, {x0/tb0.tr_reg[tbreg2][addr][22] tb0.tr[bphit]_i_37/I4}, {x0/tb0.tr_reg[tbreg2][mask][22] tb0.tr[bphit]_i_37/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X52Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_38 - 
nets: {tb0.tr[bphit]_i_38_n_0 tb0.tr[bphit]_i_38/O}, {x0/p_0_in[24] tb0.tr[bphit]_i_38/I0}, {x0/tb0.tr_reg[tbreg2][addr][24] tb0.tr[bphit]_i_38/I1}, {x0/tb0.tr_reg[tbreg2][mask][24] tb0.tr[bphit]_i_38/I2}, {x0/p_0_in[25] tb0.tr[bphit]_i_38/I3}, {x0/tb0.tr_reg[tbreg2][addr][25] tb0.tr[bphit]_i_38/I4}, {x0/tb0.tr_reg[tbreg2][mask][25] tb0.tr[bphit]_i_38/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X56Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_39 - 
nets: {tb0.tr[bphit]_i_39_n_0 tb0.tr[bphit]_i_39/O}, {x0/p_0_in[29] tb0.tr[bphit]_i_39/I0}, {x0/tb0.tr_reg[tbreg2][addr][29] tb0.tr[bphit]_i_39/I1}, {x0/tb0.tr_reg[tbreg2][mask][29] tb0.tr[bphit]_i_39/I2}, {x0/p_0_in[28] tb0.tr[bphit]_i_39/I3}, {x0/tb0.tr_reg[tbreg2][addr][28] tb0.tr[bphit]_i_39/I4}, {x0/tb0.tr_reg[tbreg2][mask][28] tb0.tr[bphit]_i_39/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X53Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_4 - 
nets: {tb0.tr[bphit]_i_4_n_0 tb0.tr[bphit]_i_4/O}, {x0/tb0.tr_reg[enable]__0 tb0.tr[bphit]_i_4/I0}, {x0/tb0.tr_reg[tforce]__0 tb0.tr[bphit]_i_4/I1}, {dsuo[active] tb0.tr[bphit]_i_4/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h8A, 
LOC: SLICE_X55Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[bphit]_i_40 - 
nets: {tb0.tr[bphit]_i_40_n_0 tb0.tr[bphit]_i_40/O}, {x0/p_0_in[16] tb0.tr[bphit]_i_40/I0}, {x0/tb0.tr_reg[tbreg2][addr][16] tb0.tr[bphit]_i_40/I1}, {x0/tb0.tr_reg[tbreg2][mask][16] tb0.tr[bphit]_i_40/I2}, {x0/p_0_in[17] tb0.tr[bphit]_i_40/I3}, {x0/tb0.tr_reg[tbreg2][addr][17] tb0.tr[bphit]_i_40/I4}, {x0/tb0.tr_reg[tbreg2][mask][17] tb0.tr[bphit]_i_40/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X52Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_5 - 
nets: {tb0.tr[bphit]_i_5_n_0 tb0.tr[bphit]_i_5/O}, {ahbsi[hready] tb0.tr[bphit]_i_5/I0}, {x0/tb0.tr_reg[ahbactive]__0 tb0.tr[bphit]_i_5/I1}, {x0/tb0.tr_reg[sample]__0 tb0.tr[bphit]_i_5/I2}, {dsuo[active] tb0.tr[bphit]_i_5/I3}, {x0/tb0.tr_reg[tforce]__0 tb0.tr[bphit]_i_5/I4}, {x0/tb0.tr_reg[enable]__0 tb0.tr[bphit]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0707FF07FFFFFFFF, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_6 - 
nets: {tb0.tr[bphit]_i_6_n_0 tb0.tr[bphit]_i_6/O}, {tb0.tr[bphit]_i_8_n_0 tb0.tr[bphit]_i_6/I0}, {tb0.tr[bphit]_i_9_n_0 tb0.tr[bphit]_i_6/I1}, {tb0.tr[bphit]_i_10_n_0 tb0.tr[bphit]_i_6/I2}, {tb0.tr[bphit]_i_11_n_0 tb0.tr[bphit]_i_6/I3}, {tb0.tr[bphit]_i_12_n_0 tb0.tr[bphit]_i_6/I4}, {tb0.tr[bphit]_i_13_n_0 tb0.tr[bphit]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X51Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_7 - 
nets: {tb0.tr[bphit]_i_7_n_0 tb0.tr[bphit]_i_7/O}, {tb0.tr[bphit]_i_14_n_0 tb0.tr[bphit]_i_7/I0}, {tb0.tr[bphit]_i_15_n_0 tb0.tr[bphit]_i_7/I1}, {tb0.tr[bphit]_i_16_n_0 tb0.tr[bphit]_i_7/I2}, {tb0.tr[bphit]_i_17_n_0 tb0.tr[bphit]_i_7/I3}, {tb0.tr[bphit]_i_18_n_0 tb0.tr[bphit]_i_7/I4}, {tb0.tr[bphit]_i_19_n_0 tb0.tr[bphit]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000004, 
LOC: SLICE_X48Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_8 - 
nets: {tb0.tr[bphit]_i_8_n_0 tb0.tr[bphit]_i_8/O}, {tb0.tr[bphit]_i_20_n_0 tb0.tr[bphit]_i_8/I0}, {x0/p_3_in[28] tb0.tr[bphit]_i_8/I1}, {x0/tb0.tr_reg[tbreg1][addr][26] tb0.tr[bphit]_i_8/I2}, {x0/p_0_in[26] tb0.tr[bphit]_i_8/I3}, {tb0.tr[bphit]_i_21_n_0 tb0.tr[bphit]_i_8/I4}, {tb0.tr[bphit]_i_22_n_0 tb0.tr[bphit]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFAEEA, 
LOC: SLICE_X51Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[bphit]_i_9 - 
nets: {tb0.tr[bphit]_i_9_n_0 tb0.tr[bphit]_i_9/O}, {tb0.tr[bphit]_i_23_n_0 tb0.tr[bphit]_i_9/I0}, {tb0.tr[bphit]_i_24_n_0 tb0.tr[bphit]_i_9/I1}, {tb0.tr[bphit]_i_25_n_0 tb0.tr[bphit]_i_9/I2}, {tb0.tr[bphit]_i_26_n_0 tb0.tr[bphit]_i_9/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X50Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[break]_i_1 - 
nets: {tb0.tr[break]_i_1_n_0 tb0.tr[break]_i_1/O}, {ahbsi[hwdata][2] tb0.tr[break]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[break]_i_1/I1}, {x0/tb0.tr_reg[break]__0 tb0.tr[break]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X46Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[dcnten]_i_1 - 
nets: {tb0.tr[dcnten]_i_1_n_0 tb0.tr[dcnten]_i_1/O}, {tb0.tr[dcnten]_i_2_n_0 tb0.tr[dcnten]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[dcnten]_i_1/I1}, {tb0.tr[dcnten]_i_3_n_0 tb0.tr[dcnten]_i_1/I2}, {tb0.tr[bphit]_i_4_n_0 tb0.tr[dcnten]_i_1/I3}, {x0/tb0.tr_reg[dcnten_n_0_] tb0.tr[dcnten]_i_1/I4}, {tb0.tr[bphit]_i_3_n_0 tb0.tr[dcnten]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBABAB888BABA8888, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[dcnten]_i_2 - 
nets: {tb0.tr[dcnten]_i_2_n_0 tb0.tr[dcnten]_i_2/O}, {tb0.tr[delaycnt][6]_i_4_n_0 tb0.tr[dcnten]_i_2/I0}, {dbgo[3][daddr][2] tb0.tr[dcnten]_i_2/I1}, {dbgo[3][daddr][3] tb0.tr[dcnten]_i_2/I2}, {dbgo[3][daddr][4] tb0.tr[dcnten]_i_2/I3}, {dbgo[3][dwrite] tb0.tr[dcnten]_i_2/I4}, {ahbsi[hwdata][1] tb0.tr[dcnten]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00A2000000000000, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[dcnten]_i_3 - 
nets: {tb0.tr[dcnten]_i_3_n_0 tb0.tr[dcnten]_i_3/O}, {x0/tb0.tr_reg[delaycnt][6] tb0.tr[dcnten]_i_3/I0}, {tb0.tr[bphit]_i_2_n_0 tb0.tr[dcnten]_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tr[delaycnt][0]_i_1 - 
nets: {trin[delaycnt][0] tb0.tr[delaycnt][0]_i_1/O}, {ahbsi[hwdata][16] tb0.tr[delaycnt][0]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[delaycnt][0]_i_1/I1}, {x0/tb0.tr_reg[delaycnt][0] tb0.tr[delaycnt][0]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h8B, 
LOC: SLICE_X47Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[delaycnt][1]_i_1 - 
nets: {trin[delaycnt][1] tb0.tr[delaycnt][1]_i_1/O}, {ahbsi[hwdata][17] tb0.tr[delaycnt][1]_i_1/I0}, {tb0.tr[delaycnt][1]_i_2_n_0 tb0.tr[delaycnt][1]_i_1/I1}, {r[ss][0]_i_3_n_0 tb0.tr[delaycnt][1]_i_1/I2}, {r[bn][1]_i_4_n_0 tb0.tr[delaycnt][1]_i_1/I3}, {x0/tb0.tr_reg[delaycnt][0] tb0.tr[delaycnt][1]_i_1/I4}, {x0/tb0.tr_reg[delaycnt][1] tb0.tr[delaycnt][1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEFFF20002000EFFF, 
LOC: SLICE_X47Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[delaycnt][1]_i_2 - 
nets: {tb0.tr[delaycnt][1]_i_2_n_0 tb0.tr[delaycnt][1]_i_2/O}, {dbgo[3][daddr][4] tb0.tr[delaycnt][1]_i_2/I0}, {dbgo[3][daddr][3] tb0.tr[delaycnt][1]_i_2/I1}, {x0/r_reg[slv][hsel]__0 tb0.tr[delaycnt][1]_i_2/I2}, {dbgo[3][daddr][5] tb0.tr[delaycnt][1]_i_2/I3}, {dbgo[3][daddr][6] tb0.tr[delaycnt][1]_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hFFEFFFFF, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[delaycnt][2]_i_1 - 
nets: {trin[delaycnt][2] tb0.tr[delaycnt][2]_i_1/O}, {ahbsi[hwdata][18] tb0.tr[delaycnt][2]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[delaycnt][2]_i_1/I1}, {x0/tb0.tr_reg[delaycnt][2] tb0.tr[delaycnt][2]_i_1/I2}, {x0/tb0.tr_reg[delaycnt][1] tb0.tr[delaycnt][2]_i_1/I3}, {x0/tb0.tr_reg[delaycnt][0] tb0.tr[delaycnt][2]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8B88B, 
LOC: SLICE_X47Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[delaycnt][3]_i_1 - 
nets: {trin[delaycnt][3] tb0.tr[delaycnt][3]_i_1/O}, {ahbsi[hwdata][19] tb0.tr[delaycnt][3]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[delaycnt][3]_i_1/I1}, {x0/tb0.tr_reg[delaycnt][3] tb0.tr[delaycnt][3]_i_1/I2}, {x0/tb0.tr_reg[delaycnt][2] tb0.tr[delaycnt][3]_i_1/I3}, {x0/tb0.tr_reg[delaycnt][0] tb0.tr[delaycnt][3]_i_1/I4}, {x0/tb0.tr_reg[delaycnt][1] tb0.tr[delaycnt][3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B8B8B88B, 
LOC: SLICE_X47Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[delaycnt][4]_i_1 - 
nets: {trin[delaycnt][4] tb0.tr[delaycnt][4]_i_1/O}, {ahbsi[hwdata][20] tb0.tr[delaycnt][4]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[delaycnt][4]_i_1/I1}, {x0/tb0.tr_reg[delaycnt][4] tb0.tr[delaycnt][4]_i_1/I2}, {tb0.tr[delaycnt][4]_i_2_n_0 tb0.tr[delaycnt][4]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X49Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[delaycnt][4]_i_2 - 
nets: {tb0.tr[delaycnt][4]_i_2_n_0 tb0.tr[delaycnt][4]_i_2/O}, {x0/tb0.tr_reg[delaycnt][2] tb0.tr[delaycnt][4]_i_2/I0}, {x0/tb0.tr_reg[delaycnt][0] tb0.tr[delaycnt][4]_i_2/I1}, {x0/tb0.tr_reg[delaycnt][1] tb0.tr[delaycnt][4]_i_2/I2}, {x0/tb0.tr_reg[delaycnt][3] tb0.tr[delaycnt][4]_i_2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X47Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[delaycnt][5]_i_1 - 
nets: {trin[delaycnt][5] tb0.tr[delaycnt][5]_i_1/O}, {ahbsi[hwdata][21] tb0.tr[delaycnt][5]_i_1/I0}, {tb0.tr[delaycnt][5]_i_2_n_0 tb0.tr[delaycnt][5]_i_1/I1}, {x0/tb0.tr_reg[delaycnt][5] tb0.tr[delaycnt][5]_i_1/I2}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[delaycnt][5]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hAA3C, 
LOC: SLICE_X49Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[delaycnt][5]_i_2 - 
nets: {tb0.tr[delaycnt][5]_i_2_n_0 tb0.tr[delaycnt][5]_i_2/O}, {x0/tb0.tr_reg[delaycnt][3] tb0.tr[delaycnt][5]_i_2/I0}, {x0/tb0.tr_reg[delaycnt][1] tb0.tr[delaycnt][5]_i_2/I1}, {x0/tb0.tr_reg[delaycnt][0] tb0.tr[delaycnt][5]_i_2/I2}, {x0/tb0.tr_reg[delaycnt][2] tb0.tr[delaycnt][5]_i_2/I3}, {x0/tb0.tr_reg[delaycnt][4] tb0.tr[delaycnt][5]_i_2/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X47Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[delaycnt][6]_i_1 - 
nets: {tb0.tr[delaycnt][6]_i_1_n_0 tb0.tr[delaycnt][6]_i_1/O}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[delaycnt][6]_i_1/I0}, {x0/tb0.tr_reg[dcnten_n_0_] tb0.tr[delaycnt][6]_i_1/I1}, {x0/tb0.tr_reg[tbwr_n_0_] tb0.tr[delaycnt][6]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[delaycnt][6]_i_2 - 
nets: {trin[delaycnt][6] tb0.tr[delaycnt][6]_i_2/O}, {ahbsi[hwdata][22] tb0.tr[delaycnt][6]_i_2/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[delaycnt][6]_i_2/I1}, {tb0.tr[bphit]_i_2_n_0 tb0.tr[delaycnt][6]_i_2/I2}, {x0/tb0.tr_reg[delaycnt][6] tb0.tr[delaycnt][6]_i_2/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[delaycnt][6]_i_3 - 
nets: {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[delaycnt][6]_i_3/O}, {tb0.tr[delaycnt][6]_i_4_n_0 tb0.tr[delaycnt][6]_i_3/I0}, {dbgo[3][dwrite] tb0.tr[delaycnt][6]_i_3/I1}, {dbgo[3][daddr][4] tb0.tr[delaycnt][6]_i_3/I2}, {dbgo[3][daddr][3] tb0.tr[delaycnt][6]_i_3/I3}, {dbgo[3][daddr][2] tb0.tr[delaycnt][6]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h08000808, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[delaycnt][6]_i_4 - 
nets: {tb0.tr[delaycnt][6]_i_4_n_0 tb0.tr[delaycnt][6]_i_4/O}, {r[ss][0]_i_3_n_0 tb0.tr[delaycnt][6]_i_4/I0}, {dbgo[3][daddr][6] tb0.tr[delaycnt][6]_i_4/I1}, {dbgo[3][daddr][5] tb0.tr[delaycnt][6]_i_4/I2}, {x0/r_reg[slv][hsel]__0 tb0.tr[delaycnt][6]_i_4/I3}, {dbgo[3][daddr][3] tb0.tr[delaycnt][6]_i_4/I4}, {dbgo[3][daddr][4] tb0.tr[delaycnt][6]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000800, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[edbgmtf]_i_1 - 
nets: {tb0.tr[edbgmtf]_i_1_n_0 tb0.tr[edbgmtf]_i_1/O}, {ahbsi[hwdata][8] tb0.tr[edbgmtf]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[edbgmtf]_i_1/I1}, {x0/tb0.tr_reg[edbgmtf]__0 tb0.tr[edbgmtf]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[enable]_i_1 - 
nets: {tb0.tr[enable]_i_1_n_0 tb0.tr[enable]_i_1/O}, {ahbsi[hwdata][0] tb0.tr[enable]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[enable]_i_1/I1}, {tb0.tr[enable]_i_2_n_0 tb0.tr[enable]_i_1/I2}, {x0/tv[timeren] tb0.tr[enable]_i_1/I3}, {x0/tb0.tr_reg[enable]__0 tb0.tr[enable]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h888F8880, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[enable]_i_2 - 
nets: {tb0.tr[enable]_i_2_n_0 tb0.tr[enable]_i_2/O}, {x0/tb0.tr_reg[dcnten_n_0_] tb0.tr[enable]_i_2/I0}, {tb0.tr[bphit]_i_2_n_0 tb0.tr[enable]_i_2/I1}, {x0/tb0.tr_reg[delaycnt][6] tb0.tr[enable]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[enable]_i_3 - 
nets: {x0/tv[timeren] tb0.tr[enable]_i_3/O}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[enable]_i_3/I0}, {tb0.tr[enable]_i_4_n_0 tb0.tr[enable]_i_3/I1}, {a8.r0_i_66__0_n_0 tb0.tr[enable]_i_3/I2}, {tb0.tr[tbwr]_i_2_n_0 tb0.tr[enable]_i_3/I3}, {tb0.tr[bphit]_i_5_n_0 tb0.tr[enable]_i_3/I4}, {tb0.tr[enable]_i_5_n_0 tb0.tr[enable]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hBBBBBBBBABABABAA, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[enable]_i_4 - 
nets: {tb0.tr[enable]_i_4_n_0 tb0.tr[enable]_i_4/O}, {tb0.tr[bphit]_i_2_n_0 tb0.tr[enable]_i_4/I0}, {x0/tb0.tr_reg[delaycnt][6] tb0.tr[enable]_i_4/I1}, {x0/tb0.tr_reg[enable]__0 tb0.tr[enable]_i_4/I2}, {x0/tb0.tr_reg[tforce]__0 tb0.tr[enable]_i_4/I3}, {dsuo[active] tb0.tr[enable]_i_4/I4}, {x0/tb0.tr_reg[dcnten_n_0_] tb0.tr[enable]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000D000D0D0, 
LOC: SLICE_X47Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[enable]_i_5 - 
nets: {tb0.tr[enable]_i_5_n_0 tb0.tr[enable]_i_5/O}, {x0/p_6_in[9] tb0.tr[enable]_i_5/I0}, {tb0.tr[bphit]_i_7_n_0 tb0.tr[enable]_i_5/I1}, {tb0.tr[bphit]_i_6_n_0 tb0.tr[enable]_i_5/I2}, {x0/p_6_in[8] tb0.tr[enable]_i_5/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h444F, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[hwrite]_i_1 - 
nets: {tb0.tr[hwrite]_i_1_n_0 tb0.tr[hwrite]_i_1/O}, {ahbsi[hready] tb0.tr[hwrite]_i_1/I0}, {x0/tb0.tr_reg[sample]__0 tb0.tr[hwrite]_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X46Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tr[sample]_i_1 - 
nets: {tb0.tr[sample]_i_1_n_0 tb0.tr[sample]_i_1/O}, {dbgo[3][daddr][6] tb0.tr[sample]_i_1/I0}, {dbgo[3][daddr][4] tb0.tr[sample]_i_1/I1}, {r[ss][0]_i_3_n_0 tb0.tr[sample]_i_1/I2}, {tb0.tr[sample]_i_2_n_0 tb0.tr[sample]_i_1/I3}, {dbgo[3][dwrite] tb0.tr[sample]_i_1/I4}, {ahbsi[hwdata][7] tb0.tr[sample]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2000000000000000, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[sample]_i_2 - 
nets: {tb0.tr[sample]_i_2_n_0 tb0.tr[sample]_i_2/O}, {dbgo[3][daddr][2] tb0.tr[sample]_i_2/I0}, {dbgo[3][daddr][3] tb0.tr[sample]_i_2/I1}, {dbgo[3][daddr][5] tb0.tr[sample]_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X46Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[tbreg1][addr][31]_i_1 - 
nets: {x0/tv[tbreg1][addr] tb0.tr[tbreg1][addr][31]_i_1/O}, {dbgo[3][daddr][2] tb0.tr[tbreg1][addr][31]_i_1/I0}, {dbgo[3][daddr][3] tb0.tr[tbreg1][addr][31]_i_1/I1}, {tb0.tpf.tfr[fw]_i_2_n_0 tb0.tr[tbreg1][addr][31]_i_1/I2}, {tb0.tr[tbreg1][addr][31]_i_2_n_0 tb0.tr[tbreg1][addr][31]_i_1/I3}, {r[slv][hrdata][31]_i_6_n_0 tb0.tr[tbreg1][addr][31]_i_1/I4}, {x0/v[slv][hwdata] tb0.tr[tbreg1][addr][31]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0001000000000000, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbreg1][addr][31]_i_2 - 
nets: {tb0.tr[tbreg1][addr][31]_i_2_n_0 tb0.tr[tbreg1][addr][31]_i_2/O}, {dbgo[3][daddr][4] tb0.tr[tbreg1][addr][31]_i_2/I0}, {dbgo[3][daddr][6] tb0.tr[tbreg1][addr][31]_i_2/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X45Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tr[tbreg1][mask][31]_i_1 - 
nets: {x0/tv[tbreg1][mask] tb0.tr[tbreg1][mask][31]_i_1/O}, {tb0.tr[tbreg1][mask][31]_i_2_n_0 tb0.tr[tbreg1][mask][31]_i_1/I0}, {dbgo[3][daddr][5] tb0.tr[tbreg1][mask][31]_i_1/I1}, {dbgo[3][daddr][21] tb0.tr[tbreg1][mask][31]_i_1/I2}, {tb0.tr[tbreg1][addr][31]_i_2_n_0 tb0.tr[tbreg1][mask][31]_i_1/I3}, {r[slv][hrdata][31]_i_6_n_0 tb0.tr[tbreg1][mask][31]_i_1/I4}, {x0/v[slv][hwdata] tb0.tr[tbreg1][mask][31]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0002000000000000, 
LOC: SLICE_X45Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbreg1][mask][31]_i_2 - 
nets: {tb0.tr[tbreg1][mask][31]_i_2_n_0 tb0.tr[tbreg1][mask][31]_i_2/O}, {dbgo[3][daddr][2] tb0.tr[tbreg1][mask][31]_i_2/I0}, {dbgo[3][daddr][3] tb0.tr[tbreg1][mask][31]_i_2/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X61Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tr[tbreg1][read]_i_1 - 
nets: {tb0.tr[tbreg1][read]_i_1_n_0 tb0.tr[tbreg1][read]_i_1/O}, {ahbsi[hwdata][1] tb0.tr[tbreg1][read]_i_1/I0}, {x0/tv[tbreg1][mask] tb0.tr[tbreg1][read]_i_1/I1}, {x0/p_3_in[1] tb0.tr[tbreg1][read]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[tbreg1][write]_i_1 - 
nets: {tb0.tr[tbreg1][write]_i_1_n_0 tb0.tr[tbreg1][write]_i_1/O}, {ahbsi[hwdata][0] tb0.tr[tbreg1][write]_i_1/I0}, {x0/tv[tbreg1][mask] tb0.tr[tbreg1][write]_i_1/I1}, {x0/p_3_in[0] tb0.tr[tbreg1][write]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[tbreg2][addr][31]_i_1 - 
nets: {x0/tv[tbreg2][addr] tb0.tr[tbreg2][addr][31]_i_1/O}, {r[ss][0]_i_3_n_0 tb0.tr[tbreg2][addr][31]_i_1/I0}, {dbgo[3][daddr][6] tb0.tr[tbreg2][addr][31]_i_1/I1}, {dbgo[3][daddr][2] tb0.tr[tbreg2][addr][31]_i_1/I2}, {dbgo[3][daddr][5] tb0.tr[tbreg2][addr][31]_i_1/I3}, {tb0.tr[tbreg2][addr][31]_i_2_n_0 tb0.tr[tbreg2][addr][31]_i_1/I4}, {x0/v[slv][hwdata] tb0.tr[tbreg2][addr][31]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000800000000, 
LOC: SLICE_X51Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbreg2][addr][31]_i_2 - 
nets: {tb0.tr[tbreg2][addr][31]_i_2_n_0 tb0.tr[tbreg2][addr][31]_i_2/O}, {dbgo[3][daddr][4] tb0.tr[tbreg2][addr][31]_i_2/I0}, {dbgo[3][daddr][3] tb0.tr[tbreg2][addr][31]_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tr[tbreg2][mask][31]_i_1 - 
nets: {x0/tv[tbreg2][mask] tb0.tr[tbreg2][mask][31]_i_1/O}, {tb0.tr[tbreg2][mask][31]_i_2_n_0 tb0.tr[tbreg2][mask][31]_i_1/I0}, {dbgo[3][daddr][5] tb0.tr[tbreg2][mask][31]_i_1/I1}, {dbgo[3][daddr][6] tb0.tr[tbreg2][mask][31]_i_1/I2}, {dbgo[3][daddr][21] tb0.tr[tbreg2][mask][31]_i_1/I3}, {tb0.tr[tbreg2][mask][31]_i_3_n_0 tb0.tr[tbreg2][mask][31]_i_1/I4}, {tb0.tr[tbreg2][addr][31]_i_2_n_0 tb0.tr[tbreg2][mask][31]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000010, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbreg2][mask][31]_i_2 - 
nets: {tb0.tr[tbreg2][mask][31]_i_2_n_0 tb0.tr[tbreg2][mask][31]_i_2/O}, {x0/r_reg[slv][hsel]__0 tb0.tr[tbreg2][mask][31]_i_2/I0}, {dbgo[3][daddr][20] tb0.tr[tbreg2][mask][31]_i_2/I1}, {dbgo[3][daddr][22] tb0.tr[tbreg2][mask][31]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFD, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[tbreg2][mask][31]_i_3 - 
nets: {tb0.tr[tbreg2][mask][31]_i_3_n_0 tb0.tr[tbreg2][mask][31]_i_3/O}, {dbgo[3][dwrite] tb0.tr[tbreg2][mask][31]_i_3/I0}, {dbgo[3][daddr][2] tb0.tr[tbreg2][mask][31]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tr[tbreg2][read]_i_1 - 
nets: {tb0.tr[tbreg2][read]_i_1_n_0 tb0.tr[tbreg2][read]_i_1/O}, {ahbsi[hwdata][1] tb0.tr[tbreg2][read]_i_1/I0}, {x0/tv[tbreg2][mask] tb0.tr[tbreg2][read]_i_1/I1}, {x0/tb0.tr_reg[tbreg2][read]__0 tb0.tr[tbreg2][read]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[tbreg2][write]_i_1 - 
nets: {tb0.tr[tbreg2][write]_i_1_n_0 tb0.tr[tbreg2][write]_i_1/O}, {ahbsi[hwdata][0] tb0.tr[tbreg2][write]_i_1/I0}, {x0/tv[tbreg2][mask] tb0.tr[tbreg2][write]_i_1/I1}, {x0/tb0.tr_reg[tbreg2][write]__0 tb0.tr[tbreg2][write]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

tb0.tr[tbwr]_i_1 - 
nets: {x0/vabufi[enable] tb0.tr[tbwr]_i_1/O}, {tb0.tr[tbwr]_i_2_n_0 tb0.tr[tbwr]_i_1/I0}, {tb0.tr[bphit]_i_4_n_0 tb0.tr[tbwr]_i_1/I1}, {x0/tb0.tr_reg[sample]__0 tb0.tr[tbwr]_i_1/I2}, {x0/tb0.tr_reg[ahbactive]__0 tb0.tr[tbwr]_i_1/I3}, {ahbsi[hready] tb0.tr[tbwr]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h88808080, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[tbwr]_i_10 - 
nets: {tb0.tr[tbwr]_i_10_n_0 tb0.tr[tbwr]_i_10/O}, {x0/p_0_in[5] tb0.tr[tbwr]_i_10/I0}, {x0/tb0.tr_reg[tbreg2][addr][5] tb0.tr[tbwr]_i_10/I1}, {x0/tb0.tr_reg[tbreg2][mask][5] tb0.tr[tbwr]_i_10/I2}, {x0/p_0_in[4] tb0.tr[tbwr]_i_10/I3}, {x0/tb0.tr_reg[tbreg2][addr][4] tb0.tr[tbwr]_i_10/I4}, {x0/tb0.tr_reg[tbreg2][mask][4] tb0.tr[tbwr]_i_10/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h9F00009F9F9F9F9F, 
LOC: SLICE_X55Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_11 - 
nets: {tb0.tr[tbwr]_i_11_n_0 tb0.tr[tbwr]_i_11/O}, {x0/p_0_in[6] tb0.tr[tbwr]_i_11/I0}, {x0/tb0.tr_reg[tbreg2][addr][6] tb0.tr[tbwr]_i_11/I1}, {x0/tb0.tr_reg[tbreg2][mask][6] tb0.tr[tbwr]_i_11/I2}, {x0/p_0_in[7] tb0.tr[tbwr]_i_11/I3}, {x0/tb0.tr_reg[tbreg2][addr][7] tb0.tr[tbwr]_i_11/I4}, {x0/tb0.tr_reg[tbreg2][mask][7] tb0.tr[tbwr]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_12 - 
nets: {tb0.tr[tbwr]_i_12_n_0 tb0.tr[tbwr]_i_12/O}, {tb0.tr[tbwr]_i_20_n_0 tb0.tr[tbwr]_i_12/I0}, {x0/p_5_in[8] tb0.tr[tbwr]_i_12/I1}, {x0/tb0.tr_reg[hmaster_n_0_][0] tb0.tr[tbwr]_i_12/I2}, {x0/tb0.tr_reg[hmaster_n_0_][2] tb0.tr[tbwr]_i_12/I3}, {tb0.tr[tbwr]_i_21_n_0 tb0.tr[tbwr]_i_12/I4}, {x0/p_5_in[9] tb0.tr[tbwr]_i_12/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAFEAAAAAAAE, 
LOC: SLICE_X47Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_13 - 
nets: {tb0.tr[tbwr]_i_13_n_0 tb0.tr[tbwr]_i_13/O}, {x0/p_5_in[15] tb0.tr[tbwr]_i_13/I0}, {x0/tb0.tr_reg[hmaster_n_0_][2] tb0.tr[tbwr]_i_13/I1}, {x0/tb0.tr_reg[hmaster_n_0_][1] tb0.tr[tbwr]_i_13/I2}, {x0/p_5_in[14] tb0.tr[tbwr]_i_13/I3}, {x0/tb0.tr_reg[hmaster_n_0_][3] tb0.tr[tbwr]_i_13/I4}, {x0/tb0.tr_reg[hmaster_n_0_][0] tb0.tr[tbwr]_i_13/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h80800000C0000000, 
LOC: SLICE_X49Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_14 - 
nets: {tb0.tr[tbwr]_i_14_n_0 tb0.tr[tbwr]_i_14/O}, {x0/p_5_in[13] tb0.tr[tbwr]_i_14/I0}, {x0/p_5_in[12] tb0.tr[tbwr]_i_14/I1}, {x0/tb0.tr_reg[hmaster_n_0_][3] tb0.tr[tbwr]_i_14/I2}, {x0/tb0.tr_reg[hmaster_n_0_][2] tb0.tr[tbwr]_i_14/I3}, {x0/tb0.tr_reg[hmaster_n_0_][0] tb0.tr[tbwr]_i_14/I4}, {x0/tb0.tr_reg[hmaster_n_0_][1] tb0.tr[tbwr]_i_14/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000A000C000, 
LOC: SLICE_X50Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_15 - 
nets: {tb0.tr[tbwr]_i_15_n_0 tb0.tr[tbwr]_i_15/O}, {tb0.tr[tbwr]_i_22_n_0 tb0.tr[tbwr]_i_15/I0}, {x0/p_1_in79_in tb0.tr[tbwr]_i_15/I1}, {x0/p_5_in[22] tb0.tr[tbwr]_i_15/I2}, {tb0.tr[tbwr]_i_23_n_0 tb0.tr[tbwr]_i_15/I3}, {tb0.tr[tbwr]_i_24_n_0 tb0.tr[tbwr]_i_15/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFEA, 
LOC: SLICE_X49Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[tbwr]_i_16 - 
nets: {tb0.tr[tbwr]_i_16_n_0 tb0.tr[tbwr]_i_16/O}, {x0/p_1_in58_in tb0.tr[tbwr]_i_16/I0}, {x0/p_5_in[29] tb0.tr[tbwr]_i_16/I1}, {x0/p_1_in61_in tb0.tr[tbwr]_i_16/I2}, {x0/p_5_in[28] tb0.tr[tbwr]_i_16/I3}, {tb0.tr[tbwr]_i_25_n_0 tb0.tr[tbwr]_i_16/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF888, 
LOC: SLICE_X50Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[tbwr]_i_17 - 
nets: {tb0.tr[tbwr]_i_17_n_0 tb0.tr[tbwr]_i_17/O}, {x0/p_1_in73_in tb0.tr[tbwr]_i_17/I0}, {x0/p_5_in[24] tb0.tr[tbwr]_i_17/I1}, {x0/p_1_in70_in tb0.tr[tbwr]_i_17/I2}, {x0/p_5_in[25] tb0.tr[tbwr]_i_17/I3}, {tb0.tr[tbwr]_i_26_n_0 tb0.tr[tbwr]_i_17/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF888, 
LOC: SLICE_X50Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[tbwr]_i_18 - 
nets: {tb0.tr[tbwr]_i_18_n_0 tb0.tr[tbwr]_i_18/O}, {x0/p_5_in[5] tb0.tr[tbwr]_i_18/I0}, {x0/p_5_in[7] tb0.tr[tbwr]_i_18/I1}, {x0/p_5_in[6] tb0.tr[tbwr]_i_18/I2}, {x0/tb0.tr_reg[hmaster_n_0_][1] tb0.tr[tbwr]_i_18/I3}, {x0/p_5_in[4] tb0.tr[tbwr]_i_18/I4}, {x0/tb0.tr_reg[hmaster_n_0_][0] tb0.tr[tbwr]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCCAACCAAF0FFF000, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_19 - 
nets: {tb0.tr[tbwr]_i_19_n_0 tb0.tr[tbwr]_i_19/O}, {x0/p_5_in[1] tb0.tr[tbwr]_i_19/I0}, {x0/p_5_in[3] tb0.tr[tbwr]_i_19/I1}, {x0/p_5_in[2] tb0.tr[tbwr]_i_19/I2}, {x0/tb0.tr_reg[hmaster_n_0_][1] tb0.tr[tbwr]_i_19/I3}, {x0/p_5_in[0] tb0.tr[tbwr]_i_19/I4}, {x0/tb0.tr_reg[hmaster_n_0_][0] tb0.tr[tbwr]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCCAACCAAF0FFF000, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_2 - 
nets: {tb0.tr[tbwr]_i_2_n_0 tb0.tr[tbwr]_i_2/O}, {tb0.tr[tbwr]_i_3_n_0 tb0.tr[tbwr]_i_2/I0}, {tb0.tr[tbwr]_i_4_n_0 tb0.tr[tbwr]_i_2/I1}, {x0/p_6_in[2] tb0.tr[tbwr]_i_2/I2}, {tb0.tr[tbwr]_i_5_n_0 tb0.tr[tbwr]_i_2/I3}, {tb0.tr[tbwr]_i_6_n_0 tb0.tr[tbwr]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000004F, 
LOC: SLICE_X48Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[tbwr]_i_20 - 
nets: {tb0.tr[tbwr]_i_20_n_0 tb0.tr[tbwr]_i_20/O}, {x0/p_5_in[11] tb0.tr[tbwr]_i_20/I0}, {x0/p_5_in[10] tb0.tr[tbwr]_i_20/I1}, {x0/tb0.tr_reg[hmaster_n_0_][1] tb0.tr[tbwr]_i_20/I2}, {x0/tb0.tr_reg[hmaster_n_0_][3] tb0.tr[tbwr]_i_20/I3}, {x0/tb0.tr_reg[hmaster_n_0_][0] tb0.tr[tbwr]_i_20/I4}, {x0/tb0.tr_reg[hmaster_n_0_][2] tb0.tr[tbwr]_i_20/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000A000C000, 
LOC: SLICE_X47Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_21 - 
nets: {tb0.tr[tbwr]_i_21_n_0 tb0.tr[tbwr]_i_21/O}, {x0/tb0.tr_reg[hmaster_n_0_][1] tb0.tr[tbwr]_i_21/I0}, {x0/tb0.tr_reg[hmaster_n_0_][3] tb0.tr[tbwr]_i_21/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X47Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

tb0.tr[tbwr]_i_22 - 
nets: {tb0.tr[tbwr]_i_22_n_0 tb0.tr[tbwr]_i_22/O}, {x0/p_5_in[21] tb0.tr[tbwr]_i_22/I0}, {x0/p_1_in82_in tb0.tr[tbwr]_i_22/I1}, {x0/p_1_in88_in tb0.tr[tbwr]_i_22/I2}, {x0/p_5_in[19] tb0.tr[tbwr]_i_22/I3}, {x0/p_1_in85_in tb0.tr[tbwr]_i_22/I4}, {x0/p_5_in[20] tb0.tr[tbwr]_i_22/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X49Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_23 - 
nets: {tb0.tr[tbwr]_i_23_n_0 tb0.tr[tbwr]_i_23/O}, {x0/p_5_in[18] tb0.tr[tbwr]_i_23/I0}, {x0/p_1_in91_in tb0.tr[tbwr]_i_23/I1}, {x0/tb0.tpf.tfr_reg[shsel_n_0_][0] tb0.tr[tbwr]_i_23/I2}, {x0/p_5_in[16] tb0.tr[tbwr]_i_23/I3}, {x0/p_6_in[1] tb0.tr[tbwr]_i_23/I4}, {x0/tb0.tr_reg[hwrite]__0 tb0.tr[tbwr]_i_23/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF888F888FFFFF888, 
LOC: SLICE_X49Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_24 - 
nets: {tb0.tr[tbwr]_i_24_n_0 tb0.tr[tbwr]_i_24/O}, {x0/p_5_in[17] tb0.tr[tbwr]_i_24/I0}, {x0/p_1_in94_in tb0.tr[tbwr]_i_24/I1}, {x0/p_1_in76_in tb0.tr[tbwr]_i_24/I2}, {x0/p_5_in[23] tb0.tr[tbwr]_i_24/I3}, {x0/tb0.tr_reg[hwrite]__0 tb0.tr[tbwr]_i_24/I4}, {x0/p_6_in[0] tb0.tr[tbwr]_i_24/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X48Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_25 - 
nets: {tb0.tr[tbwr]_i_25_n_0 tb0.tr[tbwr]_i_25/O}, {x0/p_5_in[31] tb0.tr[tbwr]_i_25/I0}, {x0/tb0.tpf.tfr_reg[shsel_n_0_][15] tb0.tr[tbwr]_i_25/I1}, {x0/p_5_in[30] tb0.tr[tbwr]_i_25/I2}, {x0/p_1_in55_in tb0.tr[tbwr]_i_25/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hF888, 
LOC: SLICE_X53Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[tbwr]_i_26 - 
nets: {tb0.tr[tbwr]_i_26_n_0 tb0.tr[tbwr]_i_26/O}, {x0/p_5_in[27] tb0.tr[tbwr]_i_26/I0}, {x0/p_1_in64_in tb0.tr[tbwr]_i_26/I1}, {x0/p_5_in[26] tb0.tr[tbwr]_i_26/I2}, {x0/p_1_in67_in tb0.tr[tbwr]_i_26/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hF888, 
LOC: SLICE_X55Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[tbwr]_i_3 - 
nets: {tb0.tr[tbwr]_i_3_n_0 tb0.tr[tbwr]_i_3/O}, {tb0.tr[bphit]_i_19_n_0 tb0.tr[tbwr]_i_3/I0}, {tb0.tr[tbwr]_i_7_n_0 tb0.tr[tbwr]_i_3/I1}, {tb0.tr[bphit]_i_18_n_0 tb0.tr[tbwr]_i_3/I2}, {tb0.tr[bphit]_i_16_n_0 tb0.tr[tbwr]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X48Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[tbwr]_i_4 - 
nets: {tb0.tr[tbwr]_i_4_n_0 tb0.tr[tbwr]_i_4/O}, {tb0.tr[tbwr]_i_8_n_0 tb0.tr[tbwr]_i_4/I0}, {tb0.tr[tbwr]_i_9_n_0 tb0.tr[tbwr]_i_4/I1}, {tb0.tr[tbwr]_i_10_n_0 tb0.tr[tbwr]_i_4/I2}, {tb0.tr[tbwr]_i_11_n_0 tb0.tr[tbwr]_i_4/I3}, {tb0.tr[bphit]_i_14_n_0 tb0.tr[tbwr]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X51Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tb0.tr[tbwr]_i_5 - 
nets: {tb0.tr[tbwr]_i_5_n_0 tb0.tr[tbwr]_i_5/O}, {tb0.tr[tbwr]_i_12_n_0 tb0.tr[tbwr]_i_5/I0}, {tb0.tr[tbwr]_i_13_n_0 tb0.tr[tbwr]_i_5/I1}, {tb0.tr[tbwr]_i_14_n_0 tb0.tr[tbwr]_i_5/I2}, {tb0.tr[tbwr]_i_15_n_0 tb0.tr[tbwr]_i_5/I3}, {tb0.tr[tbwr]_i_16_n_0 tb0.tr[tbwr]_i_5/I4}, {tb0.tr[tbwr]_i_17_n_0 tb0.tr[tbwr]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X49Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_6 - 
nets: {tb0.tr[tbwr]_i_6_n_0 tb0.tr[tbwr]_i_6/O}, {tb0.tr[tbwr]_i_18_n_0 tb0.tr[tbwr]_i_6/I0}, {x0/tb0.tr_reg[hmaster_n_0_][2] tb0.tr[tbwr]_i_6/I1}, {tb0.tr[tbwr]_i_19_n_0 tb0.tr[tbwr]_i_6/I2}, {x0/tb0.tr_reg[hmaster_n_0_][3] tb0.tr[tbwr]_i_6/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h00B8, 
LOC: SLICE_X47Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[tbwr]_i_7 - 
nets: {tb0.tr[tbwr]_i_7_n_0 tb0.tr[tbwr]_i_7/O}, {x0/tb0.tr_reg[tbreg2][mask][18] tb0.tr[tbwr]_i_7/I0}, {x0/p_0_in[18] tb0.tr[tbwr]_i_7/I1}, {x0/tb0.tr_reg[tbreg2][addr][18] tb0.tr[tbwr]_i_7/I2}, {x0/tb0.tr_reg[tbreg2][mask][19] tb0.tr[tbwr]_i_7/I3}, {x0/p_0_in[19] tb0.tr[tbwr]_i_7/I4}, {x0/tb0.tr_reg[tbreg2][addr][19] tb0.tr[tbwr]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h2828FF28FF282828, 
LOC: SLICE_X55Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_8 - 
nets: {tb0.tr[tbwr]_i_8_n_0 tb0.tr[tbwr]_i_8/O}, {x0/p_0_in[0] tb0.tr[tbwr]_i_8/I0}, {x0/tb0.tr_reg[tbreg2][addr][0] tb0.tr[tbwr]_i_8/I1}, {x0/tb0.tr_reg[tbreg2][mask][0] tb0.tr[tbwr]_i_8/I2}, {x0/p_0_in[1] tb0.tr[tbwr]_i_8/I3}, {x0/tb0.tr_reg[tbreg2][addr][1] tb0.tr[tbwr]_i_8/I4}, {x0/tb0.tr_reg[tbreg2][mask][1] tb0.tr[tbwr]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X52Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tbwr]_i_9 - 
nets: {tb0.tr[tbwr]_i_9_n_0 tb0.tr[tbwr]_i_9/O}, {x0/p_0_in[3] tb0.tr[tbwr]_i_9/I0}, {x0/tb0.tr_reg[tbreg2][addr][3] tb0.tr[tbwr]_i_9/I1}, {x0/tb0.tr_reg[tbreg2][mask][3] tb0.tr[tbwr]_i_9/I2}, {x0/p_0_in[2] tb0.tr[tbwr]_i_9/I3}, {x0/tb0.tr_reg[tbreg2][addr][2] tb0.tr[tbwr]_i_9/I4}, {x0/tb0.tr_reg[tbreg2][mask][2] tb0.tr[tbwr]_i_9/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h60FFFF6060606060, 
LOC: SLICE_X53Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

tb0.tr[tforce]_i_1 - 
nets: {tb0.tr[tforce]_i_1_n_0 tb0.tr[tforce]_i_1/O}, {ahbsi[hwdata][5] tb0.tr[tforce]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[tforce]_i_1/I1}, {x0/tv[timeren] tb0.tr[tforce]_i_1/I2}, {x0/tb0.tr_reg[tforce]__0 tb0.tr[tforce]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tb0.tr[timeren]_i_1 - 
nets: {tb0.tr[timeren]_i_1_n_0 tb0.tr[timeren]_i_1/O}, {ahbsi[hwdata][6] tb0.tr[timeren]_i_1/I0}, {tb0.tr[delaycnt][6]_i_3_n_0 tb0.tr[timeren]_i_1/I1}, {x0/tv[timeren] tb0.tr[timeren]_i_1/I2}, {x0/tb0.tr_reg[timeren]__0 tb0.tr[timeren]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X50Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

x0/r2_reg[timer][0] - 
nets: {dbgo[0][timer][0] x0/r2_reg[timer][0]/Q}, {clk x0/r2_reg[timer][0]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][0]/CE}, {r2_reg[timer][3]_i_1_n_7 x0/r2_reg[timer][0]/D}, {<const0> x0/r2_reg[timer][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][10] - 
nets: {dbgo[0][timer][10] x0/r2_reg[timer][10]/Q}, {clk x0/r2_reg[timer][10]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][10]/CE}, {r2_reg[timer][11]_i_1_n_5 x0/r2_reg[timer][10]/D}, {<const0> x0/r2_reg[timer][10]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][11] - 
nets: {dbgo[0][timer][11] x0/r2_reg[timer][11]/Q}, {clk x0/r2_reg[timer][11]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][11]/CE}, {r2_reg[timer][11]_i_1_n_4 x0/r2_reg[timer][11]/D}, {<const0> x0/r2_reg[timer][11]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][12] - 
nets: {dbgo[0][timer][12] x0/r2_reg[timer][12]/Q}, {clk x0/r2_reg[timer][12]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][12]/CE}, {r2_reg[timer][15]_i_1_n_7 x0/r2_reg[timer][12]/D}, {<const0> x0/r2_reg[timer][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][13] - 
nets: {dbgo[0][timer][13] x0/r2_reg[timer][13]/Q}, {clk x0/r2_reg[timer][13]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][13]/CE}, {r2_reg[timer][15]_i_1_n_6 x0/r2_reg[timer][13]/D}, {<const0> x0/r2_reg[timer][13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][14] - 
nets: {dbgo[0][timer][14] x0/r2_reg[timer][14]/Q}, {clk x0/r2_reg[timer][14]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][14]/CE}, {r2_reg[timer][15]_i_1_n_5 x0/r2_reg[timer][14]/D}, {<const0> x0/r2_reg[timer][14]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][15] - 
nets: {dbgo[0][timer][15] x0/r2_reg[timer][15]/Q}, {clk x0/r2_reg[timer][15]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][15]/CE}, {r2_reg[timer][15]_i_1_n_4 x0/r2_reg[timer][15]/D}, {<const0> x0/r2_reg[timer][15]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][16] - 
nets: {dbgo[0][timer][16] x0/r2_reg[timer][16]/Q}, {clk x0/r2_reg[timer][16]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][16]/CE}, {r2_reg[timer][19]_i_1_n_7 x0/r2_reg[timer][16]/D}, {<const0> x0/r2_reg[timer][16]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][17] - 
nets: {dbgo[0][timer][17] x0/r2_reg[timer][17]/Q}, {clk x0/r2_reg[timer][17]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][17]/CE}, {r2_reg[timer][19]_i_1_n_6 x0/r2_reg[timer][17]/D}, {<const0> x0/r2_reg[timer][17]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][18] - 
nets: {dbgo[0][timer][18] x0/r2_reg[timer][18]/Q}, {clk x0/r2_reg[timer][18]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][18]/CE}, {r2_reg[timer][19]_i_1_n_5 x0/r2_reg[timer][18]/D}, {<const0> x0/r2_reg[timer][18]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][19] - 
nets: {dbgo[0][timer][19] x0/r2_reg[timer][19]/Q}, {clk x0/r2_reg[timer][19]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][19]/CE}, {r2_reg[timer][19]_i_1_n_4 x0/r2_reg[timer][19]/D}, {<const0> x0/r2_reg[timer][19]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][1] - 
nets: {dbgo[0][timer][1] x0/r2_reg[timer][1]/Q}, {clk x0/r2_reg[timer][1]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][1]/CE}, {r2_reg[timer][3]_i_1_n_6 x0/r2_reg[timer][1]/D}, {<const0> x0/r2_reg[timer][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][20] - 
nets: {dbgo[0][timer][20] x0/r2_reg[timer][20]/Q}, {clk x0/r2_reg[timer][20]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][20]/CE}, {r2_reg[timer][23]_i_1_n_7 x0/r2_reg[timer][20]/D}, {<const0> x0/r2_reg[timer][20]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][21] - 
nets: {dbgo[0][timer][21] x0/r2_reg[timer][21]/Q}, {clk x0/r2_reg[timer][21]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][21]/CE}, {r2_reg[timer][23]_i_1_n_6 x0/r2_reg[timer][21]/D}, {<const0> x0/r2_reg[timer][21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][22] - 
nets: {dbgo[0][timer][22] x0/r2_reg[timer][22]/Q}, {clk x0/r2_reg[timer][22]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][22]/CE}, {r2_reg[timer][23]_i_1_n_5 x0/r2_reg[timer][22]/D}, {<const0> x0/r2_reg[timer][22]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][23] - 
nets: {dbgo[0][timer][23] x0/r2_reg[timer][23]/Q}, {clk x0/r2_reg[timer][23]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][23]/CE}, {r2_reg[timer][23]_i_1_n_4 x0/r2_reg[timer][23]/D}, {<const0> x0/r2_reg[timer][23]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][24] - 
nets: {dbgo[0][timer][24] x0/r2_reg[timer][24]/Q}, {clk x0/r2_reg[timer][24]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][24]/CE}, {r2_reg[timer][27]_i_1_n_7 x0/r2_reg[timer][24]/D}, {<const0> x0/r2_reg[timer][24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][25] - 
nets: {dbgo[0][timer][25] x0/r2_reg[timer][25]/Q}, {clk x0/r2_reg[timer][25]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][25]/CE}, {r2_reg[timer][27]_i_1_n_6 x0/r2_reg[timer][25]/D}, {<const0> x0/r2_reg[timer][25]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][26] - 
nets: {dbgo[0][timer][26] x0/r2_reg[timer][26]/Q}, {clk x0/r2_reg[timer][26]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][26]/CE}, {r2_reg[timer][27]_i_1_n_5 x0/r2_reg[timer][26]/D}, {<const0> x0/r2_reg[timer][26]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][27] - 
nets: {dbgo[0][timer][27] x0/r2_reg[timer][27]/Q}, {clk x0/r2_reg[timer][27]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][27]/CE}, {r2_reg[timer][27]_i_1_n_4 x0/r2_reg[timer][27]/D}, {<const0> x0/r2_reg[timer][27]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][28] - 
nets: {dbgo[0][timer][28] x0/r2_reg[timer][28]/Q}, {clk x0/r2_reg[timer][28]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][28]/CE}, {r2_reg[timer][29]_i_2_n_7 x0/r2_reg[timer][28]/D}, {<const0> x0/r2_reg[timer][28]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][29] - 
nets: {dbgo[0][timer][29] x0/r2_reg[timer][29]/Q}, {clk x0/r2_reg[timer][29]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][29]/CE}, {r2_reg[timer][29]_i_2_n_6 x0/r2_reg[timer][29]/D}, {<const0> x0/r2_reg[timer][29]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][2] - 
nets: {dbgo[0][timer][2] x0/r2_reg[timer][2]/Q}, {clk x0/r2_reg[timer][2]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][2]/CE}, {r2_reg[timer][3]_i_1_n_5 x0/r2_reg[timer][2]/D}, {<const0> x0/r2_reg[timer][2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][3] - 
nets: {dbgo[0][timer][3] x0/r2_reg[timer][3]/Q}, {clk x0/r2_reg[timer][3]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][3]/CE}, {r2_reg[timer][3]_i_1_n_4 x0/r2_reg[timer][3]/D}, {<const0> x0/r2_reg[timer][3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][4] - 
nets: {dbgo[0][timer][4] x0/r2_reg[timer][4]/Q}, {clk x0/r2_reg[timer][4]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][4]/CE}, {r2_reg[timer][7]_i_1_n_7 x0/r2_reg[timer][4]/D}, {<const0> x0/r2_reg[timer][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][5] - 
nets: {dbgo[0][timer][5] x0/r2_reg[timer][5]/Q}, {clk x0/r2_reg[timer][5]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][5]/CE}, {r2_reg[timer][7]_i_1_n_6 x0/r2_reg[timer][5]/D}, {<const0> x0/r2_reg[timer][5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][6] - 
nets: {dbgo[0][timer][6] x0/r2_reg[timer][6]/Q}, {clk x0/r2_reg[timer][6]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][6]/CE}, {r2_reg[timer][7]_i_1_n_5 x0/r2_reg[timer][6]/D}, {<const0> x0/r2_reg[timer][6]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][7] - 
nets: {dbgo[0][timer][7] x0/r2_reg[timer][7]/Q}, {clk x0/r2_reg[timer][7]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][7]/CE}, {r2_reg[timer][7]_i_1_n_4 x0/r2_reg[timer][7]/D}, {<const0> x0/r2_reg[timer][7]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][8] - 
nets: {dbgo[0][timer][8] x0/r2_reg[timer][8]/Q}, {clk x0/r2_reg[timer][8]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][8]/CE}, {r2_reg[timer][11]_i_1_n_7 x0/r2_reg[timer][8]/D}, {<const0> x0/r2_reg[timer][8]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r2_reg[timer][9] - 
nets: {dbgo[0][timer][9] x0/r2_reg[timer][9]/Q}, {clk x0/r2_reg[timer][9]/C}, {r2[timer][29]_i_1_n_0 x0/r2_reg[timer][9]/CE}, {r2_reg[timer][11]_i_1_n_6 x0/r2_reg[timer][9]/D}, {<const0> x0/r2_reg[timer][9]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[act] - 
nets: {dsuo[active] x0/r_reg[act]/Q}, {clk x0/r_reg[act]/C}, {<const1> x0/r_reg[act]/CE}, {r[act]_i_1_n_0 x0/r_reg[act]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[act]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[be][0] - 
nets: {dbgo[0][berror] x0/r_reg[be][0]/Q}, {clk x0/r_reg[be][0]/C}, {r[bx][0]_i_1_n_0 x0/r_reg[be][0]/CE}, {x0/rin[be][0] x0/r_reg[be][0]/D}, {<const0> x0/r_reg[be][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[be][1] - 
nets: {dbgo[1][berror] x0/r_reg[be][1]/Q}, {clk x0/r_reg[be][1]/C}, {r[bx][1]_i_1_n_0 x0/r_reg[be][1]/CE}, {x0/rin[be][0] x0/r_reg[be][1]/D}, {<const0> x0/r_reg[be][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[be][2] - 
nets: {dbgo[2][berror] x0/r_reg[be][2]/Q}, {clk x0/r_reg[be][2]/C}, {r[bx][2]_i_1_n_0 x0/r_reg[be][2]/CE}, {x0/rin[be][0] x0/r_reg[be][2]/D}, {<const0> x0/r_reg[be][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[be][3] - 
nets: {dbgo[3][berror] x0/r_reg[be][3]/Q}, {clk x0/r_reg[be][3]/C}, {r[bx][3]_i_1_n_0 x0/r_reg[be][3]/CE}, {x0/rin[be][0] x0/r_reg[be][3]/D}, {<const0> x0/r_reg[be][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bmsk][0] - 
nets: {x0/p_9_in[0] x0/r_reg[bmsk][0]/Q}, {clk x0/r_reg[bmsk][0]/C}, {x0/v[bmsk] x0/r_reg[bmsk][0]/CE}, {ahbsi[hwdata][0] x0/r_reg[bmsk][0]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[bmsk][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bmsk][1] - 
nets: {x0/p_9_in[1] x0/r_reg[bmsk][1]/Q}, {clk x0/r_reg[bmsk][1]/C}, {x0/v[bmsk] x0/r_reg[bmsk][1]/CE}, {ahbsi[hwdata][1] x0/r_reg[bmsk][1]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[bmsk][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bmsk][2] - 
nets: {x0/p_9_in[2] x0/r_reg[bmsk][2]/Q}, {clk x0/r_reg[bmsk][2]/C}, {x0/v[bmsk] x0/r_reg[bmsk][2]/CE}, {ahbsi[hwdata][2] x0/r_reg[bmsk][2]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[bmsk][2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bmsk][3] - 
nets: {x0/p_9_in[3] x0/r_reg[bmsk][3]/Q}, {clk x0/r_reg[bmsk][3]/C}, {x0/v[bmsk] x0/r_reg[bmsk][3]/CE}, {ahbsi[hwdata][3] x0/r_reg[bmsk][3]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[bmsk][3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bn][0] - 
nets: {dbgo[0][dbreak] x0/r_reg[bn][0]/Q}, {clk x0/r_reg[bn][0]/C}, {<const1> x0/r_reg[bn][0]/CE}, {x0/rin[bn][0] x0/r_reg[bn][0]/D}, {<const0> x0/r_reg[bn][0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bn][1] - 
nets: {dbgo[1][dbreak] x0/r_reg[bn][1]/Q}, {clk x0/r_reg[bn][1]/C}, {<const1> x0/r_reg[bn][1]/CE}, {x0/rin[bn][1] x0/r_reg[bn][1]/D}, {<const0> x0/r_reg[bn][1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bn][2] - 
nets: {dbgo[2][dbreak] x0/r_reg[bn][2]/Q}, {clk x0/r_reg[bn][2]/C}, {<const1> x0/r_reg[bn][2]/CE}, {x0/rin[bn][2] x0/r_reg[bn][2]/D}, {<const0> x0/r_reg[bn][2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bn][3] - 
nets: {dbgo[3][dbreak] x0/r_reg[bn][3]/Q}, {clk x0/r_reg[bn][3]/C}, {<const1> x0/r_reg[bn][3]/CE}, {x0/rin[bn][3] x0/r_reg[bn][3]/D}, {<const0> x0/r_reg[bn][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bs][0] - 
nets: {dbgo[0][bsoft] x0/r_reg[bs][0]/Q}, {clk x0/r_reg[bs][0]/C}, {<const1> x0/r_reg[bs][0]/CE}, {r[bs][0]_i_1_n_0 x0/r_reg[bs][0]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[bs][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bs][1] - 
nets: {dbgo[1][bsoft] x0/r_reg[bs][1]/Q}, {clk x0/r_reg[bs][1]/C}, {<const1> x0/r_reg[bs][1]/CE}, {r[bs][1]_i_1_n_0 x0/r_reg[bs][1]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[bs][1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bs][2] - 
nets: {dbgo[2][bsoft] x0/r_reg[bs][2]/Q}, {clk x0/r_reg[bs][2]/C}, {<const1> x0/r_reg[bs][2]/CE}, {r[bs][2]_i_1_n_0 x0/r_reg[bs][2]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[bs][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bs][3] - 
nets: {dbgo[3][bsoft] x0/r_reg[bs][3]/Q}, {clk x0/r_reg[bs][3]/C}, {<const1> x0/r_reg[bs][3]/CE}, {r[bs][3]_i_1_n_0 x0/r_reg[bs][3]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[bs][3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bw][0] - 
nets: {dbgo[0][bwatch] x0/r_reg[bw][0]/Q}, {clk x0/r_reg[bw][0]/C}, {r[bx][0]_i_1_n_0 x0/r_reg[bw][0]/CE}, {x0/rin[bw][0] x0/r_reg[bw][0]/D}, {<const0> x0/r_reg[bw][0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bw][1] - 
nets: {dbgo[1][bwatch] x0/r_reg[bw][1]/Q}, {clk x0/r_reg[bw][1]/C}, {r[bx][1]_i_1_n_0 x0/r_reg[bw][1]/CE}, {x0/rin[bw][0] x0/r_reg[bw][1]/D}, {<const0> x0/r_reg[bw][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bw][2] - 
nets: {dbgo[2][bwatch] x0/r_reg[bw][2]/Q}, {clk x0/r_reg[bw][2]/C}, {r[bx][2]_i_1_n_0 x0/r_reg[bw][2]/CE}, {x0/rin[bw][0] x0/r_reg[bw][2]/D}, {<const0> x0/r_reg[bw][2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bw][3] - 
nets: {dbgo[3][bwatch] x0/r_reg[bw][3]/Q}, {clk x0/r_reg[bw][3]/C}, {r[bx][3]_i_1_n_0 x0/r_reg[bw][3]/CE}, {x0/rin[bw][0] x0/r_reg[bw][3]/D}, {<const0> x0/r_reg[bw][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bx][0] - 
nets: {dbgo[0][btrapa] x0/r_reg[bx][0]/Q}, {clk x0/r_reg[bx][0]/C}, {r[bx][0]_i_1_n_0 x0/r_reg[bx][0]/CE}, {x0/rin[bx][0] x0/r_reg[bx][0]/D}, {<const0> x0/r_reg[bx][0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bx][1] - 
nets: {dbgo[1][btrapa] x0/r_reg[bx][1]/Q}, {clk x0/r_reg[bx][1]/C}, {r[bx][1]_i_1_n_0 x0/r_reg[bx][1]/CE}, {x0/rin[bx][0] x0/r_reg[bx][1]/D}, {<const0> x0/r_reg[bx][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bx][2] - 
nets: {dbgo[2][btrapa] x0/r_reg[bx][2]/Q}, {clk x0/r_reg[bx][2]/C}, {r[bx][2]_i_1_n_0 x0/r_reg[bx][2]/CE}, {x0/rin[bx][0] x0/r_reg[bx][2]/D}, {<const0> x0/r_reg[bx][2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bx][3] - 
nets: {dbgo[3][btrapa] x0/r_reg[bx][3]/Q}, {clk x0/r_reg[bx][3]/C}, {r[bx][3]_i_1_n_0 x0/r_reg[bx][3]/CE}, {x0/rin[bx][0] x0/r_reg[bx][3]/D}, {<const0> x0/r_reg[bx][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bz][0] - 
nets: {dbgo[0][btrape] x0/r_reg[bz][0]/Q}, {clk x0/r_reg[bz][0]/C}, {r[bx][0]_i_1_n_0 x0/r_reg[bz][0]/CE}, {x0/rin[bz][0] x0/r_reg[bz][0]/D}, {<const0> x0/r_reg[bz][0]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bz][1] - 
nets: {dbgo[1][btrape] x0/r_reg[bz][1]/Q}, {clk x0/r_reg[bz][1]/C}, {r[bx][1]_i_1_n_0 x0/r_reg[bz][1]/CE}, {x0/rin[bz][0] x0/r_reg[bz][1]/D}, {<const0> x0/r_reg[bz][1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bz][2] - 
nets: {dbgo[2][btrape] x0/r_reg[bz][2]/Q}, {clk x0/r_reg[bz][2]/C}, {r[bx][2]_i_1_n_0 x0/r_reg[bz][2]/CE}, {x0/rin[bz][0] x0/r_reg[bz][2]/D}, {<const0> x0/r_reg[bz][2]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[bz][3] - 
nets: {dbgo[3][btrape] x0/r_reg[bz][3]/Q}, {clk x0/r_reg[bz][3]/C}, {r[bx][3]_i_1_n_0 x0/r_reg[bz][3]/CE}, {x0/rin[bz][0] x0/r_reg[bz][3]/D}, {<const0> x0/r_reg[bz][3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[cnt][0] - 
nets: {x0/r_reg[cnt_n_0_][0] x0/r_reg[cnt][0]/Q}, {clk x0/r_reg[cnt][0]/C}, {<const1> x0/r_reg[cnt][0]/CE}, {r[cnt][0]_i_1_n_0 x0/r_reg[cnt][0]/D}, {<const0> x0/r_reg[cnt][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[cnt][1] - 
nets: {x0/r_reg[cnt_n_0_][1] x0/r_reg[cnt][1]/Q}, {clk x0/r_reg[cnt][1]/C}, {<const1> x0/r_reg[cnt][1]/CE}, {r[cnt][1]_i_1_n_0 x0/r_reg[cnt][1]/D}, {<const0> x0/r_reg[cnt][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[cnt][2] - 
nets: {x0/r_reg[cnt_n_0_][2] x0/r_reg[cnt][2]/Q}, {clk x0/r_reg[cnt][2]/C}, {<const1> x0/r_reg[cnt][2]/CE}, {r[cnt][2]_i_1_n_0 x0/r_reg[cnt][2]/D}, {<const0> x0/r_reg[cnt][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dmsk][0] - 
nets: {x0/p_9_in[16] x0/r_reg[dmsk][0]/Q}, {clk x0/r_reg[dmsk][0]/C}, {x0/v[bmsk] x0/r_reg[dmsk][0]/CE}, {ahbsi[hwdata][16] x0/r_reg[dmsk][0]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[dmsk][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dmsk][1] - 
nets: {x0/p_9_in[17] x0/r_reg[dmsk][1]/Q}, {clk x0/r_reg[dmsk][1]/C}, {x0/v[bmsk] x0/r_reg[dmsk][1]/CE}, {ahbsi[hwdata][17] x0/r_reg[dmsk][1]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[dmsk][1]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dmsk][2] - 
nets: {x0/p_9_in[18] x0/r_reg[dmsk][2]/Q}, {clk x0/r_reg[dmsk][2]/C}, {x0/v[bmsk] x0/r_reg[dmsk][2]/CE}, {ahbsi[hwdata][18] x0/r_reg[dmsk][2]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[dmsk][2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dmsk][3] - 
nets: {x0/p_9_in[19] x0/r_reg[dmsk][3]/Q}, {clk x0/r_reg[dmsk][3]/C}, {x0/v[bmsk] x0/r_reg[dmsk][3]/CE}, {ahbsi[hwdata][19] x0/r_reg[dmsk][3]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[dmsk][3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dsubre][0] - 
nets: {x0/rin[dsubre]__0[1] x0/r_reg[dsubre][0]/Q}, {clk x0/r_reg[dsubre][0]/C}, {<const1> x0/r_reg[dsubre][0]/CE}, {dsui[break] x0/r_reg[dsubre][0]/D}, {<const0> x0/r_reg[dsubre][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dsubre][1] - 
nets: {x0/rin[dsubre][2] x0/r_reg[dsubre][1]/Q}, {clk x0/r_reg[dsubre][1]/C}, {<const1> x0/r_reg[dsubre][1]/CE}, {x0/rin[dsubre]__0[1] x0/r_reg[dsubre][1]/D}, {<const0> x0/r_reg[dsubre][1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dsubre][2] - 
nets: {x0/r_reg[dsubre_n_0_][2] x0/r_reg[dsubre][2]/Q}, {clk x0/r_reg[dsubre][2]/C}, {<const1> x0/r_reg[dsubre][2]/CE}, {x0/rin[dsubre][2] x0/r_reg[dsubre][2]/D}, {<const0> x0/r_reg[dsubre][2]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dsuen][0] - 
nets: {x0/rin[dsuen][1] x0/r_reg[dsuen][0]/Q}, {clk x0/r_reg[dsuen][0]/C}, {<const1> x0/r_reg[dsuen][0]/CE}, {dsui[enable] x0/r_reg[dsuen][0]/D}, {<const0> x0/r_reg[dsuen][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dsuen][1] - 
nets: {x0/rin[dsuen][2] x0/r_reg[dsuen][1]/Q}, {clk x0/r_reg[dsuen][1]/C}, {<const1> x0/r_reg[dsuen][1]/CE}, {x0/rin[dsuen][1] x0/r_reg[dsuen][1]/D}, {<const0> x0/r_reg[dsuen][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[dsuen][2] - 
nets: {x0/p_0_in144_in x0/r_reg[dsuen][2]/Q}, {clk x0/r_reg[dsuen][2]/C}, {<const1> x0/r_reg[dsuen][2]/CE}, {x0/rin[dsuen][2] x0/r_reg[dsuen][2]/D}, {<const0> x0/r_reg[dsuen][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[en][0] - 
nets: {dbgo[0][dsuen] x0/r_reg[en][0]/Q}, {clk x0/r_reg[en][0]/C}, {<const1> x0/r_reg[en][0]/CE}, {dbgi[0][dsu] x0/r_reg[en][0]/D}, {r[en][0]_i_1_n_0 x0/r_reg[en][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[en][1] - 
nets: {dbgo[1][dsuen] x0/r_reg[en][1]/Q}, {clk x0/r_reg[en][1]/C}, {<const1> x0/r_reg[en][1]/CE}, {dbgi[1][dsu] x0/r_reg[en][1]/D}, {r[en][0]_i_1_n_0 x0/r_reg[en][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[en][2] - 
nets: {dbgo[2][dsuen] x0/r_reg[en][2]/Q}, {clk x0/r_reg[en][2]/C}, {<const1> x0/r_reg[en][2]/CE}, {dbgi[2][dsu] x0/r_reg[en][2]/D}, {r[en][0]_i_1_n_0 x0/r_reg[en][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[en][3] - 
nets: {dbgo[3][dsuen] x0/r_reg[en][3]/Q}, {clk x0/r_reg[en][3]/C}, {<const1> x0/r_reg[en][3]/CE}, {dbgi[3][dsu] x0/r_reg[en][3]/D}, {r[en][0]_i_1_n_0 x0/r_reg[en][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[halt][0] - 
nets: {dbgo[0][halt] x0/r_reg[halt][0]/Q}, {clk x0/r_reg[halt][0]/C}, {<const1> x0/r_reg[halt][0]/CE}, {r[halt][0]_i_1_n_0 x0/r_reg[halt][0]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[halt][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[halt][1] - 
nets: {dbgo[1][halt] x0/r_reg[halt][1]/Q}, {clk x0/r_reg[halt][1]/C}, {<const1> x0/r_reg[halt][1]/CE}, {r[halt][1]_i_1_n_0 x0/r_reg[halt][1]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[halt][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[halt][2] - 
nets: {dbgo[2][halt] x0/r_reg[halt][2]/Q}, {clk x0/r_reg[halt][2]/C}, {<const1> x0/r_reg[halt][2]/CE}, {r[halt][2]_i_1_n_0 x0/r_reg[halt][2]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[halt][2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[halt][3] - 
nets: {dbgo[3][halt] x0/r_reg[halt][3]/Q}, {clk x0/r_reg[halt][3]/C}, {<const1> x0/r_reg[halt][3]/CE}, {r[halt][3]_i_1_n_0 x0/r_reg[halt][3]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[halt][3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[pwd][0] - 
nets: {dsuo[pwd][0] x0/r_reg[pwd][0]/Q}, {clk x0/r_reg[pwd][0]/C}, {<const1> x0/r_reg[pwd][0]/CE}, {x0/rin[pwd][0] x0/r_reg[pwd][0]/D}, {<const0> x0/r_reg[pwd][0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[pwd][1] - 
nets: {dsuo[pwd][1] x0/r_reg[pwd][1]/Q}, {clk x0/r_reg[pwd][1]/C}, {<const1> x0/r_reg[pwd][1]/CE}, {x0/rin[pwd][1] x0/r_reg[pwd][1]/D}, {<const0> x0/r_reg[pwd][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[pwd][2] - 
nets: {dsuo[pwd][2] x0/r_reg[pwd][2]/Q}, {clk x0/r_reg[pwd][2]/C}, {<const1> x0/r_reg[pwd][2]/CE}, {x0/rin[pwd][2] x0/r_reg[pwd][2]/D}, {<const0> x0/r_reg[pwd][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[pwd][3] - 
nets: {dsuo[pwd][3] x0/r_reg[pwd][3]/Q}, {clk x0/r_reg[pwd][3]/C}, {<const1> x0/r_reg[pwd][3]/CE}, {x0/rin[pwd][3] x0/r_reg[pwd][3]/D}, {<const0> x0/r_reg[pwd][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[reset][0] - 
nets: {dbgo[0][reset] x0/r_reg[reset][0]/Q}, {clk x0/r_reg[reset][0]/C}, {<const1> x0/r_reg[reset][0]/CE}, {r[reset][0]_i_2_n_0 x0/r_reg[reset][0]/D}, {r[reset][0]_i_1_n_0 x0/r_reg[reset][0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[reset][1] - 
nets: {dbgo[1][reset] x0/r_reg[reset][1]/Q}, {clk x0/r_reg[reset][1]/C}, {<const1> x0/r_reg[reset][1]/CE}, {r[reset][1]_i_1_n_0 x0/r_reg[reset][1]/D}, {r[reset][0]_i_1_n_0 x0/r_reg[reset][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[reset][2] - 
nets: {dbgo[2][reset] x0/r_reg[reset][2]/Q}, {clk x0/r_reg[reset][2]/C}, {<const1> x0/r_reg[reset][2]/CE}, {r[reset][2]_i_1_n_0 x0/r_reg[reset][2]/D}, {r[reset][0]_i_1_n_0 x0/r_reg[reset][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[reset][3] - 
nets: {dbgo[3][reset] x0/r_reg[reset][3]/Q}, {clk x0/r_reg[reset][3]/C}, {<const1> x0/r_reg[reset][3]/CE}, {r[reset][3]_i_1_n_0 x0/r_reg[reset][3]/D}, {r[reset][0]_i_1_n_0 x0/r_reg[reset][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][10] - 
nets: {dbgo[3][daddr][10] x0/r_reg[slv][haddr][10]/Q}, {clk x0/r_reg[slv][haddr][10]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][10]/CE}, {ahbsi[haddr][10] x0/r_reg[slv][haddr][10]/D}, {<const0> x0/r_reg[slv][haddr][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][11] - 
nets: {dbgo[0][daddr][11] x0/r_reg[slv][haddr][11]/Q}, {clk x0/r_reg[slv][haddr][11]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][11]/CE}, {ahbsi[haddr][11] x0/r_reg[slv][haddr][11]/D}, {<const0> x0/r_reg[slv][haddr][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][12] - 
nets: {dbgo[0][daddr][12] x0/r_reg[slv][haddr][12]/Q}, {clk x0/r_reg[slv][haddr][12]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][12]/CE}, {ahbsi[haddr][12] x0/r_reg[slv][haddr][12]/D}, {<const0> x0/r_reg[slv][haddr][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][13] - 
nets: {dbgo[0][daddr][13] x0/r_reg[slv][haddr][13]/Q}, {clk x0/r_reg[slv][haddr][13]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][13]/CE}, {ahbsi[haddr][13] x0/r_reg[slv][haddr][13]/D}, {<const0> x0/r_reg[slv][haddr][13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][14] - 
nets: {dbgo[0][daddr][14] x0/r_reg[slv][haddr][14]/Q}, {clk x0/r_reg[slv][haddr][14]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][14]/CE}, {ahbsi[haddr][14] x0/r_reg[slv][haddr][14]/D}, {<const0> x0/r_reg[slv][haddr][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][15] - 
nets: {dbgo[0][daddr][15] x0/r_reg[slv][haddr][15]/Q}, {clk x0/r_reg[slv][haddr][15]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][15]/CE}, {ahbsi[haddr][15] x0/r_reg[slv][haddr][15]/D}, {<const0> x0/r_reg[slv][haddr][15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][16] - 
nets: {dbgo[0][daddr][16] x0/r_reg[slv][haddr][16]/Q}, {clk x0/r_reg[slv][haddr][16]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][16]/CE}, {ahbsi[haddr][16] x0/r_reg[slv][haddr][16]/D}, {<const0> x0/r_reg[slv][haddr][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][17] - 
nets: {dbgo[0][daddr][17] x0/r_reg[slv][haddr][17]/Q}, {clk x0/r_reg[slv][haddr][17]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][17]/CE}, {ahbsi[haddr][17] x0/r_reg[slv][haddr][17]/D}, {<const0> x0/r_reg[slv][haddr][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][18] - 
nets: {dbgo[0][daddr][18] x0/r_reg[slv][haddr][18]/Q}, {clk x0/r_reg[slv][haddr][18]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][18]/CE}, {ahbsi[haddr][18] x0/r_reg[slv][haddr][18]/D}, {<const0> x0/r_reg[slv][haddr][18]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][19] - 
nets: {dbgo[0][daddr][19] x0/r_reg[slv][haddr][19]/Q}, {clk x0/r_reg[slv][haddr][19]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][19]/CE}, {ahbsi[haddr][19] x0/r_reg[slv][haddr][19]/D}, {<const0> x0/r_reg[slv][haddr][19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][20] - 
nets: {dbgo[3][daddr][20] x0/r_reg[slv][haddr][20]/Q}, {clk x0/r_reg[slv][haddr][20]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][20]/CE}, {ahbsi[haddr][20] x0/r_reg[slv][haddr][20]/D}, {<const0> x0/r_reg[slv][haddr][20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][21] - 
nets: {dbgo[3][daddr][21] x0/r_reg[slv][haddr][21]/Q}, {clk x0/r_reg[slv][haddr][21]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][21]/CE}, {ahbsi[haddr][21] x0/r_reg[slv][haddr][21]/D}, {<const0> x0/r_reg[slv][haddr][21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][22] - 
nets: {dbgo[3][daddr][22] x0/r_reg[slv][haddr][22]/Q}, {clk x0/r_reg[slv][haddr][22]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][22]/CE}, {ahbsi[haddr][22] x0/r_reg[slv][haddr][22]/D}, {<const0> x0/r_reg[slv][haddr][22]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][23] - 
nets: {dbgo[0][daddr][23] x0/r_reg[slv][haddr][23]/Q}, {clk x0/r_reg[slv][haddr][23]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][23]/CE}, {ahbsi[haddr][23] x0/r_reg[slv][haddr][23]/D}, {<const0> x0/r_reg[slv][haddr][23]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][24] - 
nets: {x0/conv_integer[0] x0/r_reg[slv][haddr][24]/Q}, {clk x0/r_reg[slv][haddr][24]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][24]/CE}, {ahbsi[haddr][24] x0/r_reg[slv][haddr][24]/D}, {<const0> x0/r_reg[slv][haddr][24]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][25] - 
nets: {x0/conv_integer[1] x0/r_reg[slv][haddr][25]/Q}, {clk x0/r_reg[slv][haddr][25]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][25]/CE}, {ahbsi[haddr][25] x0/r_reg[slv][haddr][25]/D}, {<const0> x0/r_reg[slv][haddr][25]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][2] - 
nets: {dbgo[3][daddr][2] x0/r_reg[slv][haddr][2]/Q}, {clk x0/r_reg[slv][haddr][2]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][2]/CE}, {ahbsi[haddr][2] x0/r_reg[slv][haddr][2]/D}, {<const0> x0/r_reg[slv][haddr][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][3] - 
nets: {dbgo[3][daddr][3] x0/r_reg[slv][haddr][3]/Q}, {clk x0/r_reg[slv][haddr][3]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][3]/CE}, {ahbsi[haddr][3] x0/r_reg[slv][haddr][3]/D}, {<const0> x0/r_reg[slv][haddr][3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][4] - 
nets: {dbgo[3][daddr][4] x0/r_reg[slv][haddr][4]/Q}, {clk x0/r_reg[slv][haddr][4]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][4]/CE}, {ahbsi[haddr][4] x0/r_reg[slv][haddr][4]/D}, {<const0> x0/r_reg[slv][haddr][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][5] - 
nets: {dbgo[3][daddr][5] x0/r_reg[slv][haddr][5]/Q}, {clk x0/r_reg[slv][haddr][5]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][5]/CE}, {ahbsi[haddr][5] x0/r_reg[slv][haddr][5]/D}, {<const0> x0/r_reg[slv][haddr][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][6] - 
nets: {dbgo[3][daddr][6] x0/r_reg[slv][haddr][6]/Q}, {clk x0/r_reg[slv][haddr][6]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][6]/CE}, {ahbsi[haddr][6] x0/r_reg[slv][haddr][6]/D}, {<const0> x0/r_reg[slv][haddr][6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][7] - 
nets: {dbgo[3][daddr][7] x0/r_reg[slv][haddr][7]/Q}, {clk x0/r_reg[slv][haddr][7]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][7]/CE}, {ahbsi[haddr][7] x0/r_reg[slv][haddr][7]/D}, {<const0> x0/r_reg[slv][haddr][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][8] - 
nets: {dbgo[3][daddr][8] x0/r_reg[slv][haddr][8]/Q}, {clk x0/r_reg[slv][haddr][8]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][8]/CE}, {ahbsi[haddr][8] x0/r_reg[slv][haddr][8]/D}, {<const0> x0/r_reg[slv][haddr][8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][haddr][9] - 
nets: {dbgo[3][daddr][9] x0/r_reg[slv][haddr][9]/Q}, {clk x0/r_reg[slv][haddr][9]/C}, {x0/v[slv][haddr] x0/r_reg[slv][haddr][9]/CE}, {ahbsi[haddr][9] x0/r_reg[slv][haddr][9]/D}, {<const0> x0/r_reg[slv][haddr][9]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][0] - 
nets: {ahbso[hrdata][0] x0/r_reg[slv][hrdata][0]/Q}, {clk x0/r_reg[slv][hrdata][0]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][0]/CE}, {r_reg[slv][hrdata][0]_i_1_n_0 x0/r_reg[slv][hrdata][0]/D}, {<const0> x0/r_reg[slv][hrdata][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][10] - 
nets: {ahbso[hrdata][10] x0/r_reg[slv][hrdata][10]/Q}, {clk x0/r_reg[slv][hrdata][10]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][10]/CE}, {r[slv][hrdata][10]_i_1_n_0 x0/r_reg[slv][hrdata][10]/D}, {<const0> x0/r_reg[slv][hrdata][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][11] - 
nets: {ahbso[hrdata][11] x0/r_reg[slv][hrdata][11]/Q}, {clk x0/r_reg[slv][hrdata][11]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][11]/CE}, {r[slv][hrdata][11]_i_1_n_0 x0/r_reg[slv][hrdata][11]/D}, {<const0> x0/r_reg[slv][hrdata][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][12] - 
nets: {ahbso[hrdata][12] x0/r_reg[slv][hrdata][12]/Q}, {clk x0/r_reg[slv][hrdata][12]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][12]/CE}, {r_reg[slv][hrdata][12]_i_1_n_0 x0/r_reg[slv][hrdata][12]/D}, {<const0> x0/r_reg[slv][hrdata][12]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][13] - 
nets: {ahbso[hrdata][13] x0/r_reg[slv][hrdata][13]/Q}, {clk x0/r_reg[slv][hrdata][13]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][13]/CE}, {r_reg[slv][hrdata][13]_i_1_n_0 x0/r_reg[slv][hrdata][13]/D}, {<const0> x0/r_reg[slv][hrdata][13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][14] - 
nets: {ahbso[hrdata][14] x0/r_reg[slv][hrdata][14]/Q}, {clk x0/r_reg[slv][hrdata][14]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][14]/CE}, {r_reg[slv][hrdata][14]_i_1_n_0 x0/r_reg[slv][hrdata][14]/D}, {<const0> x0/r_reg[slv][hrdata][14]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][15] - 
nets: {ahbso[hrdata][15] x0/r_reg[slv][hrdata][15]/Q}, {clk x0/r_reg[slv][hrdata][15]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][15]/CE}, {r_reg[slv][hrdata][15]_i_1_n_0 x0/r_reg[slv][hrdata][15]/D}, {<const0> x0/r_reg[slv][hrdata][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][16] - 
nets: {ahbso[hrdata][16] x0/r_reg[slv][hrdata][16]/Q}, {clk x0/r_reg[slv][hrdata][16]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][16]/CE}, {r_reg[slv][hrdata][16]_i_1_n_0 x0/r_reg[slv][hrdata][16]/D}, {<const0> x0/r_reg[slv][hrdata][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][17] - 
nets: {ahbso[hrdata][17] x0/r_reg[slv][hrdata][17]/Q}, {clk x0/r_reg[slv][hrdata][17]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][17]/CE}, {r[slv][hrdata][17]_i_1_n_0 x0/r_reg[slv][hrdata][17]/D}, {<const0> x0/r_reg[slv][hrdata][17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][18] - 
nets: {ahbso[hrdata][18] x0/r_reg[slv][hrdata][18]/Q}, {clk x0/r_reg[slv][hrdata][18]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][18]/CE}, {r_reg[slv][hrdata][18]_i_1_n_0 x0/r_reg[slv][hrdata][18]/D}, {<const0> x0/r_reg[slv][hrdata][18]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][19] - 
nets: {ahbso[hrdata][19] x0/r_reg[slv][hrdata][19]/Q}, {clk x0/r_reg[slv][hrdata][19]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][19]/CE}, {r[slv][hrdata][19]_i_1_n_0 x0/r_reg[slv][hrdata][19]/D}, {<const0> x0/r_reg[slv][hrdata][19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][1] - 
nets: {ahbso[hrdata][1] x0/r_reg[slv][hrdata][1]/Q}, {clk x0/r_reg[slv][hrdata][1]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][1]/CE}, {r_reg[slv][hrdata][1]_i_1_n_0 x0/r_reg[slv][hrdata][1]/D}, {<const0> x0/r_reg[slv][hrdata][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][20] - 
nets: {ahbso[hrdata][20] x0/r_reg[slv][hrdata][20]/Q}, {clk x0/r_reg[slv][hrdata][20]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][20]/CE}, {r[slv][hrdata][20]_i_1_n_0 x0/r_reg[slv][hrdata][20]/D}, {<const0> x0/r_reg[slv][hrdata][20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][21] - 
nets: {ahbso[hrdata][21] x0/r_reg[slv][hrdata][21]/Q}, {clk x0/r_reg[slv][hrdata][21]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][21]/CE}, {r[slv][hrdata][21]_i_1_n_0 x0/r_reg[slv][hrdata][21]/D}, {<const0> x0/r_reg[slv][hrdata][21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][22] - 
nets: {ahbso[hrdata][22] x0/r_reg[slv][hrdata][22]/Q}, {clk x0/r_reg[slv][hrdata][22]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][22]/CE}, {r[slv][hrdata][22]_i_1_n_0 x0/r_reg[slv][hrdata][22]/D}, {<const0> x0/r_reg[slv][hrdata][22]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][23] - 
nets: {ahbso[hrdata][23] x0/r_reg[slv][hrdata][23]/Q}, {clk x0/r_reg[slv][hrdata][23]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][23]/CE}, {r_reg[slv][hrdata][23]_i_1_n_0 x0/r_reg[slv][hrdata][23]/D}, {<const0> x0/r_reg[slv][hrdata][23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][24] - 
nets: {ahbso[hrdata][24] x0/r_reg[slv][hrdata][24]/Q}, {clk x0/r_reg[slv][hrdata][24]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][24]/CE}, {r_reg[slv][hrdata][24]_i_1_n_0 x0/r_reg[slv][hrdata][24]/D}, {<const0> x0/r_reg[slv][hrdata][24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][25] - 
nets: {ahbso[hrdata][25] x0/r_reg[slv][hrdata][25]/Q}, {clk x0/r_reg[slv][hrdata][25]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][25]/CE}, {r_reg[slv][hrdata][25]_i_1_n_0 x0/r_reg[slv][hrdata][25]/D}, {<const0> x0/r_reg[slv][hrdata][25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][26] - 
nets: {ahbso[hrdata][26] x0/r_reg[slv][hrdata][26]/Q}, {clk x0/r_reg[slv][hrdata][26]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][26]/CE}, {r_reg[slv][hrdata][26]_i_1_n_0 x0/r_reg[slv][hrdata][26]/D}, {<const0> x0/r_reg[slv][hrdata][26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][27] - 
nets: {ahbso[hrdata][27] x0/r_reg[slv][hrdata][27]/Q}, {clk x0/r_reg[slv][hrdata][27]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][27]/CE}, {r_reg[slv][hrdata][27]_i_1_n_0 x0/r_reg[slv][hrdata][27]/D}, {<const0> x0/r_reg[slv][hrdata][27]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][28] - 
nets: {ahbso[hrdata][28] x0/r_reg[slv][hrdata][28]/Q}, {clk x0/r_reg[slv][hrdata][28]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][28]/CE}, {r_reg[slv][hrdata][28]_i_1_n_0 x0/r_reg[slv][hrdata][28]/D}, {<const0> x0/r_reg[slv][hrdata][28]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][29] - 
nets: {ahbso[hrdata][29] x0/r_reg[slv][hrdata][29]/Q}, {clk x0/r_reg[slv][hrdata][29]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][29]/CE}, {r_reg[slv][hrdata][29]_i_1_n_0 x0/r_reg[slv][hrdata][29]/D}, {<const0> x0/r_reg[slv][hrdata][29]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][2] - 
nets: {ahbso[hrdata][2] x0/r_reg[slv][hrdata][2]/Q}, {clk x0/r_reg[slv][hrdata][2]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][2]/CE}, {r[slv][hrdata][2]_i_1_n_0 x0/r_reg[slv][hrdata][2]/D}, {<const0> x0/r_reg[slv][hrdata][2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][30] - 
nets: {ahbso[hrdata][30] x0/r_reg[slv][hrdata][30]/Q}, {clk x0/r_reg[slv][hrdata][30]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][30]/CE}, {r[slv][hrdata][30]_i_1_n_0 x0/r_reg[slv][hrdata][30]/D}, {<const0> x0/r_reg[slv][hrdata][30]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][31] - 
nets: {ahbso[hrdata][31] x0/r_reg[slv][hrdata][31]/Q}, {clk x0/r_reg[slv][hrdata][31]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][31]/CE}, {r[slv][hrdata][31]_i_2_n_0 x0/r_reg[slv][hrdata][31]/D}, {<const0> x0/r_reg[slv][hrdata][31]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][3] - 
nets: {ahbso[hrdata][3] x0/r_reg[slv][hrdata][3]/Q}, {clk x0/r_reg[slv][hrdata][3]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][3]/CE}, {r[slv][hrdata][3]_i_1_n_0 x0/r_reg[slv][hrdata][3]/D}, {<const0> x0/r_reg[slv][hrdata][3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][4] - 
nets: {ahbso[hrdata][4] x0/r_reg[slv][hrdata][4]/Q}, {clk x0/r_reg[slv][hrdata][4]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][4]/CE}, {r[slv][hrdata][4]_i_1_n_0 x0/r_reg[slv][hrdata][4]/D}, {<const0> x0/r_reg[slv][hrdata][4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][5] - 
nets: {ahbso[hrdata][5] x0/r_reg[slv][hrdata][5]/Q}, {clk x0/r_reg[slv][hrdata][5]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][5]/CE}, {r_reg[slv][hrdata][5]_i_1_n_0 x0/r_reg[slv][hrdata][5]/D}, {<const0> x0/r_reg[slv][hrdata][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][6] - 
nets: {ahbso[hrdata][6] x0/r_reg[slv][hrdata][6]/Q}, {clk x0/r_reg[slv][hrdata][6]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][6]/CE}, {r_reg[slv][hrdata][6]_i_1_n_0 x0/r_reg[slv][hrdata][6]/D}, {<const0> x0/r_reg[slv][hrdata][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][7] - 
nets: {ahbso[hrdata][7] x0/r_reg[slv][hrdata][7]/Q}, {clk x0/r_reg[slv][hrdata][7]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][7]/CE}, {r_reg[slv][hrdata][7]_i_1_n_0 x0/r_reg[slv][hrdata][7]/D}, {<const0> x0/r_reg[slv][hrdata][7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][8] - 
nets: {ahbso[hrdata][8] x0/r_reg[slv][hrdata][8]/Q}, {clk x0/r_reg[slv][hrdata][8]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][8]/CE}, {r_reg[slv][hrdata][8]_i_1_n_0 x0/r_reg[slv][hrdata][8]/D}, {<const0> x0/r_reg[slv][hrdata][8]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hrdata][9] - 
nets: {ahbso[hrdata][9] x0/r_reg[slv][hrdata][9]/Q}, {clk x0/r_reg[slv][hrdata][9]/C}, {x0/v[slv][hrdata] x0/r_reg[slv][hrdata][9]/CE}, {r[slv][hrdata][9]_i_1_n_0 x0/r_reg[slv][hrdata][9]/D}, {<const0> x0/r_reg[slv][hrdata][9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hready] - 
nets: {ahbso[hready] x0/r_reg[slv][hready]/Q}, {clk x0/r_reg[slv][hready]/C}, {<const1> x0/r_reg[slv][hready]/CE}, {r[slv][hready]_i_1_n_0 x0/r_reg[slv][hready]/D}, {<const0> x0/r_reg[slv][hready]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hsel] - 
nets: {x0/r_reg[slv][hsel]__0 x0/r_reg[slv][hsel]/Q}, {clk x0/r_reg[slv][hsel]/C}, {<const1> x0/r_reg[slv][hsel]/CE}, {x0/v[slv][hsel] x0/r_reg[slv][hsel]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[slv][hsel]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][0] - 
nets: {dbgo[0][ddata][0] x0/r_reg[slv][hwdata][0]/Q}, {clk x0/r_reg[slv][hwdata][0]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][0]/CE}, {ahbsi[hwdata][0] x0/r_reg[slv][hwdata][0]/D}, {<const0> x0/r_reg[slv][hwdata][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][10] - 
nets: {dbgo[0][ddata][10] x0/r_reg[slv][hwdata][10]/Q}, {clk x0/r_reg[slv][hwdata][10]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][10]/CE}, {ahbsi[hwdata][10] x0/r_reg[slv][hwdata][10]/D}, {<const0> x0/r_reg[slv][hwdata][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][11] - 
nets: {dbgo[0][ddata][11] x0/r_reg[slv][hwdata][11]/Q}, {clk x0/r_reg[slv][hwdata][11]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][11]/CE}, {ahbsi[hwdata][11] x0/r_reg[slv][hwdata][11]/D}, {<const0> x0/r_reg[slv][hwdata][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][12] - 
nets: {dbgo[0][ddata][12] x0/r_reg[slv][hwdata][12]/Q}, {clk x0/r_reg[slv][hwdata][12]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][12]/CE}, {ahbsi[hwdata][12] x0/r_reg[slv][hwdata][12]/D}, {<const0> x0/r_reg[slv][hwdata][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][13] - 
nets: {dbgo[0][ddata][13] x0/r_reg[slv][hwdata][13]/Q}, {clk x0/r_reg[slv][hwdata][13]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][13]/CE}, {ahbsi[hwdata][13] x0/r_reg[slv][hwdata][13]/D}, {<const0> x0/r_reg[slv][hwdata][13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][14] - 
nets: {dbgo[0][ddata][14] x0/r_reg[slv][hwdata][14]/Q}, {clk x0/r_reg[slv][hwdata][14]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][14]/CE}, {ahbsi[hwdata][14] x0/r_reg[slv][hwdata][14]/D}, {<const0> x0/r_reg[slv][hwdata][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][15] - 
nets: {dbgo[0][ddata][15] x0/r_reg[slv][hwdata][15]/Q}, {clk x0/r_reg[slv][hwdata][15]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][15]/CE}, {ahbsi[hwdata][15] x0/r_reg[slv][hwdata][15]/D}, {<const0> x0/r_reg[slv][hwdata][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][16] - 
nets: {dbgo[0][ddata][16] x0/r_reg[slv][hwdata][16]/Q}, {clk x0/r_reg[slv][hwdata][16]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][16]/CE}, {ahbsi[hwdata][16] x0/r_reg[slv][hwdata][16]/D}, {<const0> x0/r_reg[slv][hwdata][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][17] - 
nets: {dbgo[0][ddata][17] x0/r_reg[slv][hwdata][17]/Q}, {clk x0/r_reg[slv][hwdata][17]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][17]/CE}, {ahbsi[hwdata][17] x0/r_reg[slv][hwdata][17]/D}, {<const0> x0/r_reg[slv][hwdata][17]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][18] - 
nets: {dbgo[0][ddata][18] x0/r_reg[slv][hwdata][18]/Q}, {clk x0/r_reg[slv][hwdata][18]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][18]/CE}, {ahbsi[hwdata][18] x0/r_reg[slv][hwdata][18]/D}, {<const0> x0/r_reg[slv][hwdata][18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][19] - 
nets: {dbgo[0][ddata][19] x0/r_reg[slv][hwdata][19]/Q}, {clk x0/r_reg[slv][hwdata][19]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][19]/CE}, {ahbsi[hwdata][19] x0/r_reg[slv][hwdata][19]/D}, {<const0> x0/r_reg[slv][hwdata][19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][1] - 
nets: {dbgo[0][ddata][1] x0/r_reg[slv][hwdata][1]/Q}, {clk x0/r_reg[slv][hwdata][1]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][1]/CE}, {ahbsi[hwdata][1] x0/r_reg[slv][hwdata][1]/D}, {<const0> x0/r_reg[slv][hwdata][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][20] - 
nets: {dbgo[0][ddata][20] x0/r_reg[slv][hwdata][20]/Q}, {clk x0/r_reg[slv][hwdata][20]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][20]/CE}, {ahbsi[hwdata][20] x0/r_reg[slv][hwdata][20]/D}, {<const0> x0/r_reg[slv][hwdata][20]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][21] - 
nets: {dbgo[0][ddata][21] x0/r_reg[slv][hwdata][21]/Q}, {clk x0/r_reg[slv][hwdata][21]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][21]/CE}, {ahbsi[hwdata][21] x0/r_reg[slv][hwdata][21]/D}, {<const0> x0/r_reg[slv][hwdata][21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][22] - 
nets: {dbgo[0][ddata][22] x0/r_reg[slv][hwdata][22]/Q}, {clk x0/r_reg[slv][hwdata][22]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][22]/CE}, {ahbsi[hwdata][22] x0/r_reg[slv][hwdata][22]/D}, {<const0> x0/r_reg[slv][hwdata][22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][23] - 
nets: {dbgo[0][ddata][23] x0/r_reg[slv][hwdata][23]/Q}, {clk x0/r_reg[slv][hwdata][23]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][23]/CE}, {ahbsi[hwdata][23] x0/r_reg[slv][hwdata][23]/D}, {<const0> x0/r_reg[slv][hwdata][23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][24] - 
nets: {dbgo[0][ddata][24] x0/r_reg[slv][hwdata][24]/Q}, {clk x0/r_reg[slv][hwdata][24]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][24]/CE}, {ahbsi[hwdata][24] x0/r_reg[slv][hwdata][24]/D}, {<const0> x0/r_reg[slv][hwdata][24]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][25] - 
nets: {dbgo[0][ddata][25] x0/r_reg[slv][hwdata][25]/Q}, {clk x0/r_reg[slv][hwdata][25]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][25]/CE}, {ahbsi[hwdata][25] x0/r_reg[slv][hwdata][25]/D}, {<const0> x0/r_reg[slv][hwdata][25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][26] - 
nets: {dbgo[0][ddata][26] x0/r_reg[slv][hwdata][26]/Q}, {clk x0/r_reg[slv][hwdata][26]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][26]/CE}, {ahbsi[hwdata][26] x0/r_reg[slv][hwdata][26]/D}, {<const0> x0/r_reg[slv][hwdata][26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][27] - 
nets: {dbgo[0][ddata][27] x0/r_reg[slv][hwdata][27]/Q}, {clk x0/r_reg[slv][hwdata][27]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][27]/CE}, {ahbsi[hwdata][27] x0/r_reg[slv][hwdata][27]/D}, {<const0> x0/r_reg[slv][hwdata][27]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y123, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][28] - 
nets: {dbgo[0][ddata][28] x0/r_reg[slv][hwdata][28]/Q}, {clk x0/r_reg[slv][hwdata][28]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][28]/CE}, {ahbsi[hwdata][28] x0/r_reg[slv][hwdata][28]/D}, {<const0> x0/r_reg[slv][hwdata][28]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y123, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][29] - 
nets: {dbgo[0][ddata][29] x0/r_reg[slv][hwdata][29]/Q}, {clk x0/r_reg[slv][hwdata][29]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][29]/CE}, {ahbsi[hwdata][29] x0/r_reg[slv][hwdata][29]/D}, {<const0> x0/r_reg[slv][hwdata][29]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][2] - 
nets: {dbgo[0][ddata][2] x0/r_reg[slv][hwdata][2]/Q}, {clk x0/r_reg[slv][hwdata][2]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][2]/CE}, {ahbsi[hwdata][2] x0/r_reg[slv][hwdata][2]/D}, {<const0> x0/r_reg[slv][hwdata][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][30] - 
nets: {dbgo[0][ddata][30] x0/r_reg[slv][hwdata][30]/Q}, {clk x0/r_reg[slv][hwdata][30]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][30]/CE}, {ahbsi[hwdata][30] x0/r_reg[slv][hwdata][30]/D}, {<const0> x0/r_reg[slv][hwdata][30]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][31] - 
nets: {dbgo[0][ddata][31] x0/r_reg[slv][hwdata][31]/Q}, {clk x0/r_reg[slv][hwdata][31]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][31]/CE}, {ahbsi[hwdata][31] x0/r_reg[slv][hwdata][31]/D}, {<const0> x0/r_reg[slv][hwdata][31]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][3] - 
nets: {dbgo[0][ddata][3] x0/r_reg[slv][hwdata][3]/Q}, {clk x0/r_reg[slv][hwdata][3]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][3]/CE}, {ahbsi[hwdata][3] x0/r_reg[slv][hwdata][3]/D}, {<const0> x0/r_reg[slv][hwdata][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][4] - 
nets: {dbgo[0][ddata][4] x0/r_reg[slv][hwdata][4]/Q}, {clk x0/r_reg[slv][hwdata][4]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][4]/CE}, {ahbsi[hwdata][4] x0/r_reg[slv][hwdata][4]/D}, {<const0> x0/r_reg[slv][hwdata][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][5] - 
nets: {dbgo[0][ddata][5] x0/r_reg[slv][hwdata][5]/Q}, {clk x0/r_reg[slv][hwdata][5]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][5]/CE}, {ahbsi[hwdata][5] x0/r_reg[slv][hwdata][5]/D}, {<const0> x0/r_reg[slv][hwdata][5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][6] - 
nets: {dbgo[0][ddata][6] x0/r_reg[slv][hwdata][6]/Q}, {clk x0/r_reg[slv][hwdata][6]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][6]/CE}, {ahbsi[hwdata][6] x0/r_reg[slv][hwdata][6]/D}, {<const0> x0/r_reg[slv][hwdata][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][7] - 
nets: {dbgo[0][ddata][7] x0/r_reg[slv][hwdata][7]/Q}, {clk x0/r_reg[slv][hwdata][7]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][7]/CE}, {ahbsi[hwdata][7] x0/r_reg[slv][hwdata][7]/D}, {<const0> x0/r_reg[slv][hwdata][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][8] - 
nets: {dbgo[0][ddata][8] x0/r_reg[slv][hwdata][8]/Q}, {clk x0/r_reg[slv][hwdata][8]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][8]/CE}, {ahbsi[hwdata][8] x0/r_reg[slv][hwdata][8]/D}, {<const0> x0/r_reg[slv][hwdata][8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwdata][9] - 
nets: {dbgo[0][ddata][9] x0/r_reg[slv][hwdata][9]/Q}, {clk x0/r_reg[slv][hwdata][9]/C}, {x0/v[slv][hwdata] x0/r_reg[slv][hwdata][9]/CE}, {ahbsi[hwdata][9] x0/r_reg[slv][hwdata][9]/D}, {<const0> x0/r_reg[slv][hwdata][9]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[slv][hwrite] - 
nets: {dbgo[3][dwrite] x0/r_reg[slv][hwrite]/Q}, {clk x0/r_reg[slv][hwrite]/C}, {<const1> x0/r_reg[slv][hwrite]/CE}, {r[slv][hwrite]_i_1_n_0 x0/r_reg[slv][hwrite]/D}, {<const0> x0/r_reg[slv][hwrite]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[ss][0] - 
nets: {dbgo[0][step] x0/r_reg[ss][0]/Q}, {clk x0/r_reg[ss][0]/C}, {x0/v[ss] x0/r_reg[ss][0]/CE}, {ahbsi[hwdata][16] x0/r_reg[ss][0]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[ss][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[ss][1] - 
nets: {dbgo[1][step] x0/r_reg[ss][1]/Q}, {clk x0/r_reg[ss][1]/C}, {x0/v[ss] x0/r_reg[ss][1]/CE}, {ahbsi[hwdata][17] x0/r_reg[ss][1]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[ss][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[ss][2] - 
nets: {dbgo[2][step] x0/r_reg[ss][2]/Q}, {clk x0/r_reg[ss][2]/C}, {x0/v[ss] x0/r_reg[ss][2]/CE}, {ahbsi[hwdata][18] x0/r_reg[ss][2]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[ss][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[ss][3] - 
nets: {dbgo[3][step] x0/r_reg[ss][3]/Q}, {clk x0/r_reg[ss][3]/C}, {x0/v[ss] x0/r_reg[ss][3]/CE}, {ahbsi[hwdata][19] x0/r_reg[ss][3]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[ss][3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[te][0] - 
nets: {dbgo[0][tenable] x0/r_reg[te][0]/Q}, {clk x0/r_reg[te][0]/C}, {<const1> x0/r_reg[te][0]/CE}, {r[te][0]_i_1_n_0 x0/r_reg[te][0]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[te][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[te][1] - 
nets: {dbgo[1][tenable] x0/r_reg[te][1]/Q}, {clk x0/r_reg[te][1]/C}, {<const1> x0/r_reg[te][1]/CE}, {r[te][1]_i_1_n_0 x0/r_reg[te][1]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[te][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[te][2] - 
nets: {dbgo[2][tenable] x0/r_reg[te][2]/Q}, {clk x0/r_reg[te][2]/C}, {<const1> x0/r_reg[te][2]/CE}, {r[te][2]_i_1_n_0 x0/r_reg[te][2]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[te][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/r_reg[te][3] - 
nets: {dbgo[3][tenable] x0/r_reg[te][3]/Q}, {clk x0/r_reg[te][3]/C}, {<const1> x0/r_reg[te][3]/CE}, {r[te][3]_i_1_n_0 x0/r_reg[te][3]/D}, {r[ss][0]_i_1_n_0 x0/r_reg[te][3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0 - 
nets: { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/CASCADEOUTA}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/CASCADEOUTB}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DBITERR}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_0 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[31]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_1 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[30]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[29]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_3 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[28]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_4 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[27]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_5 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[26]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_6 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[25]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_7 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[24]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_8 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[23]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_9 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[22]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_10 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[21]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_11 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[20]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_12 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[19]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_13 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[18]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_14 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[17]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_15 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[16]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_16 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[15]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_17 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[14]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_18 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[13]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_19 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[12]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_20 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[11]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_21 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[10]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_22 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[9]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_23 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[8]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_24 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[7]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_25 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[6]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_26 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[5]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_27 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[4]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_28 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[3]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_29 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[2]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_30 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[1]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_31 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[0]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_32 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[31]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_33 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[30]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_34 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[29]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_35 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[28]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_36 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[27]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_37 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[26]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_38 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[25]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_39 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[24]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_40 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[23]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_41 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[22]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_42 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[21]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_43 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[20]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_44 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[19]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_45 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[18]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_46 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[17]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_47 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[16]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_48 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[15]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_49 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[14]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_50 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[13]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_51 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[12]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_52 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[11]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_53 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[10]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_54 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[9]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_55 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[8]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_56 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[7]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_57 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[6]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_58 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[5]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_59 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[4]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_60 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[3]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_61 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[2]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_62 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[1]}, {x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_63 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[0]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOPADOP[3]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOPADOP[2]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOPADOP[1]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOPADOP[0]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOPBDOP[3]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOPBDOP[2]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOPBDOP[1]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DOPBDOP[0]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[7]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[6]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[5]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[4]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[3]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[2]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[1]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[0]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[8]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[7]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[6]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[5]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[4]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[3]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[2]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[1]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[0]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/SBITERR}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[15]}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[14]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[13]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[12]}, {x0/di[addr][6] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[11]}, {x0/di[addr][5] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[10]}, {x0/di[addr][4] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[9]}, {x0/di[addr][3] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[8]}, {x0/di[addr][2] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[7]}, {x0/di[addr][1] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[6]}, {x0/di[addr][0] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[5]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[4]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[3]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[2]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[1]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[0]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[15]}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[14]}, {<const1> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[13]}, {<const1> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[12]}, {x0/di[addr][6] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[11]}, {x0/di[addr][5] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[10]}, {x0/di[addr][4] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[9]}, {x0/di[addr][3] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[8]}, {x0/di[addr][2] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[7]}, {x0/di[addr][1] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[6]}, {x0/di[addr][0] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[5]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[4]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[3]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[2]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[1]}, {VCC_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[0]}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/CASCADEINA}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/CASCADEINB}, {clk x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/CLKARDCLK}, {clk x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLK}, {x0/di[data][63] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[31]}, {x0/di[data][62] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[30]}, {x0/di[data][61] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[29]}, {x0/di[data][60] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[28]}, {x0/di[data][59] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[27]}, {x0/di[data][58] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[26]}, {x0/di[data][57] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[25]}, {x0/di[data][56] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[24]}, {x0/di[data][55] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[23]}, {x0/di[data][54] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[22]}, {x0/di[data][53] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[21]}, {x0/di[data][52] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[20]}, {x0/di[data][51] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[19]}, {x0/di[data][50] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[18]}, {x0/di[data][49] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[17]}, {x0/di[data][48] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[16]}, {x0/di[data][47] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[15]}, {x0/di[data][46] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[14]}, {x0/di[data][45] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[13]}, {x0/di[data][44] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[12]}, {x0/di[data][43] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[11]}, {x0/di[data][42] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[10]}, {x0/di[data][41] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[9]}, {x0/di[data][40] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[8]}, {x0/di[data][39] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[7]}, {x0/di[data][38] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[6]}, {x0/di[data][37] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[5]}, {x0/di[data][36] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[4]}, {x0/di[data][35] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[3]}, {x0/di[data][34] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[2]}, {x0/di[data][33] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[1]}, {x0/di[data][32] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[0]}, {x0/di[data][31] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[31]}, {x0/di[data][30] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[30]}, {x0/di[data][29] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[29]}, {x0/di[data][28] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[28]}, {x0/di[data][27] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[27]}, {x0/di[data][26] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[26]}, {x0/di[data][25] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[25]}, {x0/di[data][24] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[24]}, {x0/di[data][23] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[23]}, {x0/di[data][22] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[22]}, {x0/di[data][21] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[21]}, {x0/di[data][20] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[20]}, {x0/di[data][19] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[19]}, {x0/di[data][18] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[18]}, {x0/di[data][17] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[17]}, {x0/di[data][16] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[16]}, {x0/di[data][15] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[15]}, {x0/di[data][14] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[14]}, {x0/di[data][13] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[13]}, {x0/di[data][12] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[12]}, {x0/di[data][11] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[11]}, {x0/di[data][10] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[10]}, {x0/di[data][9] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[9]}, {x0/di[data][8] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[8]}, {x0/di[data][7] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[7]}, {x0/di[data][6] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[6]}, {x0/di[data][5] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[5]}, {x0/di[data][4] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[4]}, {x0/di[data][3] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[3]}, {x0/di[data][2] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[2]}, {x0/di[data][1] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[1]}, {x0/di[data][0] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[0]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIPADIP[3]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIPADIP[2]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIPADIP[1]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIPADIP[0]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIPBDIP[3]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIPBDIP[2]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIPBDIP[1]}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/DIPBDIP[0]}, {x0/di[enable] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ENARDEN}, {x0/di[enable] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/ENBWREN}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/INJECTDBITERR}, { x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/INJECTSBITERR}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/REGCEAREGCE}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/REGCEB}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RSTRAMARSTRAM}, {<const0> x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RSTRAMB}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RSTREGARSTREG}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/RSTREGB}, {x0/di[write][1] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEA[3]}, {x0/di[write][1] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEA[2]}, {x0/di[write][1] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEA[1]}, {x0/di[write][1] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEA[0]}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[7]}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[6]}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[5]}, {GND_2 x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[4]}, {x0/di[write][0] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[3]}, {x0/di[write][0] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[2]}, {x0/di[write][0] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[1]}, {x0/di[write][0] x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[0]}, 
BEL: RAMB36E1.RAMB36E1, 
CLASS: cell, 
LOC: RAMB36_X1Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: BMEM, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: bram, 
PRIMITIVE_TYPE: BMEM.bram.RAMB36E1, 
REF_NAME: RAMB36E1, 
SIM_COLLISION_CHECK: GENERATE_X_ONLY, 

x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0 - 
nets: { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CASCADEOUTA}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CASCADEOUTB}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DBITERR}, {x0/p_2_in[31] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[31]}, {x0/p_2_in[30] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[30]}, {x0/p_2_in[29] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[29]}, {x0/p_2_in[28] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[28]}, {x0/p_2_in[27] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[27]}, {x0/p_2_in[26] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[26]}, {x0/p_2_in[25] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[25]}, {x0/p_2_in[24] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[24]}, {x0/p_2_in[23] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[23]}, {x0/p_2_in[22] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[22]}, {x0/p_2_in[21] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[21]}, {x0/p_2_in[20] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[20]}, {x0/p_2_in[19] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[19]}, {x0/p_2_in[18] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[18]}, {x0/p_2_in[17] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[17]}, {x0/p_2_in[16] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[16]}, {x0/p_2_in[15] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[15]}, {x0/p_2_in[14] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[14]}, {x0/p_2_in[13] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[13]}, {x0/p_2_in[12] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[12]}, {x0/p_2_in[11] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[11]}, {x0/p_2_in[10] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[10]}, {x0/p_2_in[9] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[9]}, {x0/p_2_in[8] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[8]}, {x0/p_2_in[7] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[7]}, {x0/p_2_in[6] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[6]}, {x0/p_2_in[5] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[5]}, {x0/p_2_in[4] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[4]}, {x0/p_2_in[3] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[3]}, {x0/p_2_in[2] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[2]}, {x0/p_2_in[1] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[1]}, {x0/p_2_in[0] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOADO[0]}, {x0/p_1_in[31] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[31]}, {x0/p_1_in[30] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[30]}, {x0/p_1_in[29] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[29]}, {x0/p_1_in[28] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[28]}, {x0/p_1_in[27] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[27]}, {x0/p_1_in[26] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[26]}, {x0/p_1_in[25] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[25]}, {x0/p_1_in[24] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[24]}, {x0/p_1_in[23] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[23]}, {x0/p_1_in[22] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[22]}, {x0/p_1_in[21] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[21]}, {x0/p_1_in[20] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[20]}, {x0/p_1_in[19] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[19]}, {x0/p_1_in[18] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[18]}, {x0/p_1_in[17] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[17]}, {x0/p_1_in[16] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[16]}, {x0/p_1_in[15] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[15]}, {x0/p_1_in[14] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[14]}, {x0/p_1_in[13] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[13]}, {x0/p_1_in[12] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[12]}, {x0/p_1_in[11] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[11]}, {x0/p_1_in[10] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[10]}, {x0/p_1_in[9] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[9]}, {x0/p_1_in[8] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[8]}, {x0/p_1_in[7] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[7]}, {x0/p_1_in[6] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[6]}, {x0/p_1_in[5] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[5]}, {x0/p_1_in[4] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[4]}, {x0/p_1_in[3] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[3]}, {x0/p_1_in[2] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[2]}, {x0/p_1_in[1] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[1]}, {x0/p_1_in[0] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOBDO[0]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOPADOP[3]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOPADOP[2]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOPADOP[1]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOPADOP[0]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOPBDOP[3]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOPBDOP[2]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOPBDOP[1]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DOPBDOP[0]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[7]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[6]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[5]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[4]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[3]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[2]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[1]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ECCPARITY[0]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[8]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[7]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[6]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[5]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[4]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[3]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[2]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[1]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RDADDRECC[0]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/SBITERR}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[15]}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[14]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[13]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[12]}, {x0/di[addr][6] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[11]}, {x0/di[addr][5] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[10]}, {x0/di[addr][4] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[9]}, {x0/di[addr][3] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[8]}, {x0/di[addr][2] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[7]}, {x0/di[addr][1] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[6]}, {x0/di[addr][0] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[5]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[4]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[3]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[2]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[1]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRARDADDR[0]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[15]}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[14]}, {<const1> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[13]}, {<const1> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[12]}, {x0/di[addr][6] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[11]}, {x0/di[addr][5] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[10]}, {x0/di[addr][4] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[9]}, {x0/di[addr][3] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[8]}, {x0/di[addr][2] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[7]}, {x0/di[addr][1] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[6]}, {x0/di[addr][0] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[5]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[4]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[3]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[2]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[1]}, {VCC_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ADDRBWRADDR[0]}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CASCADEINA}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CASCADEINB}, {clk x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKARDCLK}, {clk x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLK}, {x0/di[data][127] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[31]}, {x0/di[data][126] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[30]}, {x0/di[data][125] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[29]}, {x0/di[data][124] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[28]}, {x0/di[data][123] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[27]}, {x0/di[data][122] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[26]}, {x0/di[data][121] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[25]}, {x0/di[data][120] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[24]}, {x0/di[data][119] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[23]}, {x0/di[data][118] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[22]}, {x0/di[data][117] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[21]}, {x0/di[data][116] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[20]}, {x0/di[data][115] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[19]}, {x0/di[data][114] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[18]}, {x0/di[data][113] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[17]}, {x0/di[data][112] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[16]}, {x0/di[data][111] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[15]}, {x0/di[data][110] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[14]}, {x0/di[data][109] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[13]}, {x0/di[data][108] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[12]}, {x0/di[data][107] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[11]}, {x0/di[data][106] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[10]}, {x0/di[data][105] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[9]}, {x0/di[data][104] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[8]}, {x0/di[data][103] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[7]}, {x0/di[data][102] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[6]}, {x0/di[data][101] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[5]}, {x0/di[data][100] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[4]}, {x0/di[data][99] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[3]}, {x0/di[data][98] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[2]}, {x0/di[data][97] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[1]}, {x0/di[data][96] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[0]}, {x0/di[data][95] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[31]}, {x0/di[data][126] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[30]}, {x0/di[data][93] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[29]}, {x0/di[data][92] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[28]}, {x0/di[data][91] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[27]}, {x0/di[data][90] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[26]}, {x0/di[data][89] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[25]}, {x0/di[data][88] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[24]}, {x0/di[data][87] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[23]}, {x0/di[data][86] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[22]}, {x0/di[data][85] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[21]}, {x0/di[data][84] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[20]}, {x0/di[data][83] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[19]}, {x0/di[data][82] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[18]}, {x0/di[data][81] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[17]}, {x0/di[data][80] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[16]}, {x0/di[data][79] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[15]}, {x0/di[data][78] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[14]}, {x0/di[data][77] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[13]}, {x0/di[data][76] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[12]}, {x0/di[data][75] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[11]}, {x0/di[data][74] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[10]}, {x0/di[data][73] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[9]}, {x0/di[data][72] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[8]}, {x0/di[data][71] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[7]}, {x0/di[data][70] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[6]}, {x0/di[data][69] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[5]}, {x0/di[data][68] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[4]}, {x0/di[data][67] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[3]}, {x0/di[data][66] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[2]}, {x0/di[data][65] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[1]}, {x0/di[data][64] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[0]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIPADIP[3]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIPADIP[2]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIPADIP[1]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIPADIP[0]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIPBDIP[3]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIPBDIP[2]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIPBDIP[1]}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/DIPBDIP[0]}, {x0/di[enable] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ENARDEN}, {x0/di[enable] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/ENBWREN}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/INJECTDBITERR}, { x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/INJECTSBITERR}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/REGCEAREGCE}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/REGCEB}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RSTRAMARSTRAM}, {<const0> x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RSTRAMB}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RSTREGARSTREG}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/RSTREGB}, {x0/di[write][3] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEA[3]}, {x0/di[write][3] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEA[2]}, {x0/di[write][3] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEA[1]}, {x0/di[write][3] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEA[0]}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[7]}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[6]}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[5]}, {GND_2 x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[4]}, {x0/di[write][2] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[3]}, {x0/di[write][2] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[2]}, {x0/di[write][2] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[1]}, {x0/di[write][2] x0/tb0.mem0/mem32[1].ram0/nopar.s64.xc2v.x0/a8.r0/WEBWE[0]}, 
BEL: RAMB36E1.RAMB36E1, 
CLASS: cell, 
LOC: RAMB36_X1Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: BMEM, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: bram, 
PRIMITIVE_TYPE: BMEM.bram.RAMB36E1, 
REF_NAME: RAMB36E1, 
SIM_COLLISION_CHECK: GENERATE_X_ONLY, 

x0/tb0.perf.pr_reg[hready] - 
nets: {x0/tb0.perf.pr_reg[hready]__0 x0/tb0.perf.pr_reg[hready]/Q}, {clk x0/tb0.perf.pr_reg[hready]/C}, {<const1> x0/tb0.perf.pr_reg[hready]/CE}, {ahbsi[hready] x0/tb0.perf.pr_reg[hready]/D}, {<const0> x0/tb0.perf.pr_reg[hready]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[hresp][0] - 
nets: {x0/tb0.perf.pr_reg[hresp_n_0_][0] x0/tb0.perf.pr_reg[hresp][0]/Q}, {clk x0/tb0.perf.pr_reg[hresp][0]/C}, {<const1> x0/tb0.perf.pr_reg[hresp][0]/CE}, {ahbmi[hresp][0] x0/tb0.perf.pr_reg[hresp][0]/D}, {<const0> x0/tb0.perf.pr_reg[hresp][0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[hresp][1] - 
nets: {x0/tb0.perf.pr_reg[hresp_n_0_][1] x0/tb0.perf.pr_reg[hresp][1]/Q}, {clk x0/tb0.perf.pr_reg[hresp][1]/C}, {<const1> x0/tb0.perf.pr_reg[hresp][1]/CE}, {ahbmi[hresp][1] x0/tb0.perf.pr_reg[hresp][1]/D}, {<const0> x0/tb0.perf.pr_reg[hresp][1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[split] - 
nets: {x0/tb0.perf.pr_reg[split]__0 x0/tb0.perf.pr_reg[split]/Q}, {clk x0/tb0.perf.pr_reg[split]/C}, {<const1> x0/tb0.perf.pr_reg[split]/CE}, {tb0.perf.pr[split]_i_1_n_0 x0/tb0.perf.pr_reg[split]/D}, {r[ss][0]_i_1_n_0 x0/tb0.perf.pr_reg[split]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[splmst][0] - 
nets: {x0/tb0.perf.pr_reg[splmst_n_0_][0] x0/tb0.perf.pr_reg[splmst][0]/Q}, {clk x0/tb0.perf.pr_reg[splmst][0]/C}, {x0/pv[splmst] x0/tb0.perf.pr_reg[splmst][0]/CE}, {x0/tb0.tr_reg[hmaster_n_0_][0] x0/tb0.perf.pr_reg[splmst][0]/D}, {r[ss][0]_i_1_n_0 x0/tb0.perf.pr_reg[splmst][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[splmst][1] - 
nets: {x0/tb0.perf.pr_reg[splmst_n_0_][1] x0/tb0.perf.pr_reg[splmst][1]/Q}, {clk x0/tb0.perf.pr_reg[splmst][1]/C}, {x0/pv[splmst] x0/tb0.perf.pr_reg[splmst][1]/CE}, {x0/tb0.tr_reg[hmaster_n_0_][1] x0/tb0.perf.pr_reg[splmst][1]/D}, {r[ss][0]_i_1_n_0 x0/tb0.perf.pr_reg[splmst][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[splmst][2] - 
nets: {x0/tb0.perf.pr_reg[splmst_n_0_][2] x0/tb0.perf.pr_reg[splmst][2]/Q}, {clk x0/tb0.perf.pr_reg[splmst][2]/C}, {x0/pv[splmst] x0/tb0.perf.pr_reg[splmst][2]/CE}, {x0/tb0.tr_reg[hmaster_n_0_][2] x0/tb0.perf.pr_reg[splmst][2]/D}, {r[ss][0]_i_1_n_0 x0/tb0.perf.pr_reg[splmst][2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[splmst][3] - 
nets: {x0/tb0.perf.pr_reg[splmst_n_0_][3] x0/tb0.perf.pr_reg[splmst][3]/Q}, {clk x0/tb0.perf.pr_reg[splmst][3]/C}, {x0/pv[splmst] x0/tb0.perf.pr_reg[splmst][3]/CE}, {x0/tb0.tr_reg[hmaster_n_0_][3] x0/tb0.perf.pr_reg[splmst][3]/D}, {r[ss][0]_i_1_n_0 x0/tb0.perf.pr_reg[splmst][3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][busy] - 
nets: {dsuo[astat][busy] x0/tb0.perf.pr_reg[stat][busy]/Q}, {clk x0/tb0.perf.pr_reg[stat][busy]/C}, {<const1> x0/tb0.perf.pr_reg[stat][busy]/CE}, {tb0.perf.pr[stat][busy]_i_1_n_0 x0/tb0.perf.pr_reg[stat][busy]/D}, {tb0.perf.pr[stat][idle]_i_1_n_0 x0/tb0.perf.pr_reg[stat][busy]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hmaster][0] - 
nets: {dsuo[astat][hmaster][0] x0/tb0.perf.pr_reg[stat][hmaster][0]/Q}, {clk x0/tb0.perf.pr_reg[stat][hmaster][0]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hmaster][0]/CE}, {x0/tb0.tr_reg[hmaster_n_0_][0] x0/tb0.perf.pr_reg[stat][hmaster][0]/D}, {tb0.perf.pr[stat][idle]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hmaster][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hmaster][1] - 
nets: {dsuo[astat][hmaster][1] x0/tb0.perf.pr_reg[stat][hmaster][1]/Q}, {clk x0/tb0.perf.pr_reg[stat][hmaster][1]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hmaster][1]/CE}, {x0/tb0.tr_reg[hmaster_n_0_][1] x0/tb0.perf.pr_reg[stat][hmaster][1]/D}, {tb0.perf.pr[stat][idle]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hmaster][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hmaster][2] - 
nets: {dsuo[astat][hmaster][2] x0/tb0.perf.pr_reg[stat][hmaster][2]/Q}, {clk x0/tb0.perf.pr_reg[stat][hmaster][2]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hmaster][2]/CE}, {x0/tb0.tr_reg[hmaster_n_0_][2] x0/tb0.perf.pr_reg[stat][hmaster][2]/D}, {tb0.perf.pr[stat][idle]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hmaster][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hmaster][3] - 
nets: {dsuo[astat][hmaster][3] x0/tb0.perf.pr_reg[stat][hmaster][3]/Q}, {clk x0/tb0.perf.pr_reg[stat][hmaster][3]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hmaster][3]/CE}, {x0/tb0.tr_reg[hmaster_n_0_][3] x0/tb0.perf.pr_reg[stat][hmaster][3]/D}, {tb0.perf.pr[stat][idle]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hmaster][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hsize][0] - 
nets: {dsuo[astat][hsize][0] x0/tb0.perf.pr_reg[stat][hsize][0]/Q}, {clk x0/tb0.perf.pr_reg[stat][hsize][0]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hsize][0]/CE}, {tb0.perf.pr[stat][hsize][0]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hsize][0]/D}, {x0/prin[stat][write] x0/tb0.perf.pr_reg[stat][hsize][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hsize][1] - 
nets: {dsuo[astat][hsize][1] x0/tb0.perf.pr_reg[stat][hsize][1]/Q}, {clk x0/tb0.perf.pr_reg[stat][hsize][1]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hsize][1]/CE}, {tb0.perf.pr[stat][hsize][1]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hsize][1]/D}, {x0/prin[stat][write] x0/tb0.perf.pr_reg[stat][hsize][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hsize][2] - 
nets: {dsuo[astat][hsize][2] x0/tb0.perf.pr_reg[stat][hsize][2]/Q}, {clk x0/tb0.perf.pr_reg[stat][hsize][2]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hsize][2]/CE}, {tb0.perf.pr[stat][hsize][2]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hsize][2]/D}, {x0/prin[stat][write] x0/tb0.perf.pr_reg[stat][hsize][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hsize][3] - 
nets: {dsuo[astat][hsize][3] x0/tb0.perf.pr_reg[stat][hsize][3]/Q}, {clk x0/tb0.perf.pr_reg[stat][hsize][3]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hsize][3]/CE}, {tb0.perf.pr[stat][hsize][3]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hsize][3]/D}, {x0/prin[stat][write] x0/tb0.perf.pr_reg[stat][hsize][3]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hsize][4] - 
nets: {dsuo[astat][hsize][4] x0/tb0.perf.pr_reg[stat][hsize][4]/Q}, {clk x0/tb0.perf.pr_reg[stat][hsize][4]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hsize][4]/CE}, {tb0.perf.pr[stat][hsize][4]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hsize][4]/D}, {x0/prin[stat][write] x0/tb0.perf.pr_reg[stat][hsize][4]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][hsize][5] - 
nets: {dsuo[astat][hsize][5] x0/tb0.perf.pr_reg[stat][hsize][5]/Q}, {clk x0/tb0.perf.pr_reg[stat][hsize][5]/C}, {<const1> x0/tb0.perf.pr_reg[stat][hsize][5]/CE}, {tb0.perf.pr[stat][hsize][5]_i_1_n_0 x0/tb0.perf.pr_reg[stat][hsize][5]/D}, {x0/prin[stat][write] x0/tb0.perf.pr_reg[stat][hsize][5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][idle] - 
nets: {dsuo[astat][idle] x0/tb0.perf.pr_reg[stat][idle]/Q}, {clk x0/tb0.perf.pr_reg[stat][idle]/C}, {<const1> x0/tb0.perf.pr_reg[stat][idle]/CE}, {tb0.perf.pr[stat][idle]_i_2_n_0 x0/tb0.perf.pr_reg[stat][idle]/D}, {tb0.perf.pr[stat][idle]_i_1_n_0 x0/tb0.perf.pr_reg[stat][idle]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][locked] - 
nets: {dsuo[astat][locked] x0/tb0.perf.pr_reg[stat][locked]/Q}, {clk x0/tb0.perf.pr_reg[stat][locked]/C}, {<const1> x0/tb0.perf.pr_reg[stat][locked]/CE}, {tb0.perf.pr[stat][locked]_i_1_n_0 x0/tb0.perf.pr_reg[stat][locked]/D}, {<const0> x0/tb0.perf.pr_reg[stat][locked]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][nseq] - 
nets: {dsuo[astat][nseq] x0/tb0.perf.pr_reg[stat][nseq]/Q}, {clk x0/tb0.perf.pr_reg[stat][nseq]/C}, {<const1> x0/tb0.perf.pr_reg[stat][nseq]/CE}, {tb0.perf.pr[stat][nseq]_i_1_n_0 x0/tb0.perf.pr_reg[stat][nseq]/D}, {tb0.perf.pr[stat][idle]_i_1_n_0 x0/tb0.perf.pr_reg[stat][nseq]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][read] - 
nets: {dsuo[astat][read] x0/tb0.perf.pr_reg[stat][read]/Q}, {clk x0/tb0.perf.pr_reg[stat][read]/C}, {<const1> x0/tb0.perf.pr_reg[stat][read]/CE}, {x0/hit2214_in x0/tb0.perf.pr_reg[stat][read]/D}, {x0/prin[stat][write] x0/tb0.perf.pr_reg[stat][read]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][retry] - 
nets: {dsuo[astat][retry] x0/tb0.perf.pr_reg[stat][retry]/Q}, {clk x0/tb0.perf.pr_reg[stat][retry]/C}, {<const1> x0/tb0.perf.pr_reg[stat][retry]/CE}, {tb0.perf.pr[stat][retry]_i_1_n_0 x0/tb0.perf.pr_reg[stat][retry]/D}, {<const0> x0/tb0.perf.pr_reg[stat][retry]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][seq] - 
nets: {dsuo[astat][seq] x0/tb0.perf.pr_reg[stat][seq]/Q}, {clk x0/tb0.perf.pr_reg[stat][seq]/C}, {<const1> x0/tb0.perf.pr_reg[stat][seq]/CE}, {tb0.perf.pr[stat][seq]_i_1_n_0 x0/tb0.perf.pr_reg[stat][seq]/D}, {tb0.perf.pr[stat][idle]_i_1_n_0 x0/tb0.perf.pr_reg[stat][seq]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][spdel] - 
nets: {dsuo[astat][spdel] x0/tb0.perf.pr_reg[stat][spdel]/Q}, {clk x0/tb0.perf.pr_reg[stat][spdel]/C}, {<const1> x0/tb0.perf.pr_reg[stat][spdel]/CE}, {x0/pv[stat][spdel] x0/tb0.perf.pr_reg[stat][spdel]/D}, {<const0> x0/tb0.perf.pr_reg[stat][spdel]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][split] - 
nets: {dsuo[astat][split] x0/tb0.perf.pr_reg[stat][split]/Q}, {clk x0/tb0.perf.pr_reg[stat][split]/C}, {<const1> x0/tb0.perf.pr_reg[stat][split]/CE}, {tb0.perf.pr[stat][split]_i_1_n_0 x0/tb0.perf.pr_reg[stat][split]/D}, {<const0> x0/tb0.perf.pr_reg[stat][split]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][write] - 
nets: {dsuo[astat][write] x0/tb0.perf.pr_reg[stat][write]/Q}, {clk x0/tb0.perf.pr_reg[stat][write]/C}, {<const1> x0/tb0.perf.pr_reg[stat][write]/CE}, {x0/tb0.tr_reg[hwrite]__0 x0/tb0.perf.pr_reg[stat][write]/D}, {x0/prin[stat][write] x0/tb0.perf.pr_reg[stat][write]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.perf.pr_reg[stat][ws] - 
nets: {dsuo[astat][ws] x0/tb0.perf.pr_reg[stat][ws]/Q}, {clk x0/tb0.perf.pr_reg[stat][ws]/C}, {<const1> x0/tb0.perf.pr_reg[stat][ws]/CE}, {tb0.perf.pr[stat][ws]_i_1_n_0 x0/tb0.perf.pr_reg[stat][ws]/D}, {<const0> x0/tb0.perf.pr_reg[stat][ws]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[af] - 
nets: {x0/p_6_in[2] x0/tb0.tpf.tfr_reg[af]/Q}, {clk x0/tb0.tpf.tfr_reg[af]/C}, {x0/tfv[bpfilt] x0/tb0.tpf.tfr_reg[af]/CE}, {ahbsi[hwdata][2] x0/tb0.tpf.tfr_reg[af]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[af]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[bpfilt][0] - 
nets: {x0/p_6_in[8] x0/tb0.tpf.tfr_reg[bpfilt][0]/Q}, {clk x0/tb0.tpf.tfr_reg[bpfilt][0]/C}, {x0/tfv[bpfilt] x0/tb0.tpf.tfr_reg[bpfilt][0]/CE}, {ahbsi[hwdata][8] x0/tb0.tpf.tfr_reg[bpfilt][0]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[bpfilt][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[bpfilt][1] - 
nets: {x0/p_6_in[9] x0/tb0.tpf.tfr_reg[bpfilt][1]/Q}, {clk x0/tb0.tpf.tfr_reg[bpfilt][1]/C}, {x0/tfv[bpfilt] x0/tb0.tpf.tfr_reg[bpfilt][1]/CE}, {ahbsi[hwdata][9] x0/tb0.tpf.tfr_reg[bpfilt][1]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[bpfilt][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[fr] - 
nets: {x0/p_6_in[1] x0/tb0.tpf.tfr_reg[fr]/Q}, {clk x0/tb0.tpf.tfr_reg[fr]/C}, {x0/tfv[bpfilt] x0/tb0.tpf.tfr_reg[fr]/CE}, {ahbsi[hwdata][1] x0/tb0.tpf.tfr_reg[fr]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[fr]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[fw] - 
nets: {x0/p_6_in[0] x0/tb0.tpf.tfr_reg[fw]/Q}, {clk x0/tb0.tpf.tfr_reg[fw]/C}, {x0/tfv[bpfilt] x0/tb0.tpf.tfr_reg[fw]/CE}, {ahbsi[hwdata][0] x0/tb0.tpf.tfr_reg[fw]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[fw]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][0] - 
nets: {x0/p_5_in[0] x0/tb0.tpf.tfr_reg[mmask][0]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][0]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][0]/CE}, {ahbsi[hwdata][0] x0/tb0.tpf.tfr_reg[mmask][0]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][10] - 
nets: {x0/p_5_in[10] x0/tb0.tpf.tfr_reg[mmask][10]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][10]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][10]/CE}, {ahbsi[hwdata][10] x0/tb0.tpf.tfr_reg[mmask][10]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][11] - 
nets: {x0/p_5_in[11] x0/tb0.tpf.tfr_reg[mmask][11]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][11]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][11]/CE}, {ahbsi[hwdata][11] x0/tb0.tpf.tfr_reg[mmask][11]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][12] - 
nets: {x0/p_5_in[12] x0/tb0.tpf.tfr_reg[mmask][12]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][12]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][12]/CE}, {ahbsi[hwdata][12] x0/tb0.tpf.tfr_reg[mmask][12]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][13] - 
nets: {x0/p_5_in[13] x0/tb0.tpf.tfr_reg[mmask][13]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][13]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][13]/CE}, {ahbsi[hwdata][13] x0/tb0.tpf.tfr_reg[mmask][13]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][14] - 
nets: {x0/p_5_in[14] x0/tb0.tpf.tfr_reg[mmask][14]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][14]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][14]/CE}, {ahbsi[hwdata][14] x0/tb0.tpf.tfr_reg[mmask][14]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][15] - 
nets: {x0/p_5_in[15] x0/tb0.tpf.tfr_reg[mmask][15]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][15]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][15]/CE}, {ahbsi[hwdata][15] x0/tb0.tpf.tfr_reg[mmask][15]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][1] - 
nets: {x0/p_5_in[1] x0/tb0.tpf.tfr_reg[mmask][1]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][1]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][1]/CE}, {ahbsi[hwdata][1] x0/tb0.tpf.tfr_reg[mmask][1]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][2] - 
nets: {x0/p_5_in[2] x0/tb0.tpf.tfr_reg[mmask][2]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][2]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][2]/CE}, {ahbsi[hwdata][2] x0/tb0.tpf.tfr_reg[mmask][2]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][3] - 
nets: {x0/p_5_in[3] x0/tb0.tpf.tfr_reg[mmask][3]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][3]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][3]/CE}, {ahbsi[hwdata][3] x0/tb0.tpf.tfr_reg[mmask][3]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][4] - 
nets: {x0/p_5_in[4] x0/tb0.tpf.tfr_reg[mmask][4]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][4]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][4]/CE}, {ahbsi[hwdata][4] x0/tb0.tpf.tfr_reg[mmask][4]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][5] - 
nets: {x0/p_5_in[5] x0/tb0.tpf.tfr_reg[mmask][5]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][5]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][5]/CE}, {ahbsi[hwdata][5] x0/tb0.tpf.tfr_reg[mmask][5]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][6] - 
nets: {x0/p_5_in[6] x0/tb0.tpf.tfr_reg[mmask][6]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][6]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][6]/CE}, {ahbsi[hwdata][6] x0/tb0.tpf.tfr_reg[mmask][6]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][7] - 
nets: {x0/p_5_in[7] x0/tb0.tpf.tfr_reg[mmask][7]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][7]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][7]/CE}, {ahbsi[hwdata][7] x0/tb0.tpf.tfr_reg[mmask][7]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][8] - 
nets: {x0/p_5_in[8] x0/tb0.tpf.tfr_reg[mmask][8]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][8]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][8]/CE}, {ahbsi[hwdata][8] x0/tb0.tpf.tfr_reg[mmask][8]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][8]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[mmask][9] - 
nets: {x0/p_5_in[9] x0/tb0.tpf.tfr_reg[mmask][9]/Q}, {clk x0/tb0.tpf.tfr_reg[mmask][9]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][9]/CE}, {ahbsi[hwdata][9] x0/tb0.tpf.tfr_reg[mmask][9]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[mmask][9]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[pf] - 
nets: {x0/p_6_in[3] x0/tb0.tpf.tfr_reg[pf]/Q}, {clk x0/tb0.tpf.tfr_reg[pf]/C}, {x0/tfv[bpfilt] x0/tb0.tpf.tfr_reg[pf]/CE}, {ahbsi[hwdata][3] x0/tb0.tpf.tfr_reg[pf]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[pf]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][0] - 
nets: {x0/tb0.tpf.tfr_reg[shsel_n_0_][0] x0/tb0.tpf.tfr_reg[shsel][0]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][0]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][0]/CE}, {ahbsi[hsel][0] x0/tb0.tpf.tfr_reg[shsel][0]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][10] - 
nets: {x0/p_1_in67_in x0/tb0.tpf.tfr_reg[shsel][10]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][10]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][10]/CE}, {ahbsi[hsel][10] x0/tb0.tpf.tfr_reg[shsel][10]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][11] - 
nets: {x0/p_1_in64_in x0/tb0.tpf.tfr_reg[shsel][11]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][11]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][11]/CE}, {ahbsi[hsel][11] x0/tb0.tpf.tfr_reg[shsel][11]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][12] - 
nets: {x0/p_1_in61_in x0/tb0.tpf.tfr_reg[shsel][12]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][12]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][12]/CE}, {ahbsi[hsel][12] x0/tb0.tpf.tfr_reg[shsel][12]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][13] - 
nets: {x0/p_1_in58_in x0/tb0.tpf.tfr_reg[shsel][13]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][13]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][13]/CE}, {ahbsi[hsel][13] x0/tb0.tpf.tfr_reg[shsel][13]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][14] - 
nets: {x0/p_1_in55_in x0/tb0.tpf.tfr_reg[shsel][14]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][14]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][14]/CE}, {ahbsi[hsel][14] x0/tb0.tpf.tfr_reg[shsel][14]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][15] - 
nets: {x0/tb0.tpf.tfr_reg[shsel_n_0_][15] x0/tb0.tpf.tfr_reg[shsel][15]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][15]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][15]/CE}, {ahbsi[hsel][15] x0/tb0.tpf.tfr_reg[shsel][15]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y123, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][1] - 
nets: {x0/p_1_in94_in x0/tb0.tpf.tfr_reg[shsel][1]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][1]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][1]/CE}, {ahbsi[hsel][1] x0/tb0.tpf.tfr_reg[shsel][1]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][2] - 
nets: {x0/p_1_in91_in x0/tb0.tpf.tfr_reg[shsel][2]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][2]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][2]/CE}, {ahbsi[hsel][2] x0/tb0.tpf.tfr_reg[shsel][2]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][3] - 
nets: {x0/p_1_in88_in x0/tb0.tpf.tfr_reg[shsel][3]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][3]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][3]/CE}, {ahbsi[hsel][3] x0/tb0.tpf.tfr_reg[shsel][3]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][4] - 
nets: {x0/p_1_in85_in x0/tb0.tpf.tfr_reg[shsel][4]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][4]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][4]/CE}, {ahbsi[hsel][4] x0/tb0.tpf.tfr_reg[shsel][4]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][5] - 
nets: {x0/p_1_in82_in x0/tb0.tpf.tfr_reg[shsel][5]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][5]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][5]/CE}, {ahbsi[hsel][5] x0/tb0.tpf.tfr_reg[shsel][5]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][6] - 
nets: {x0/p_1_in79_in x0/tb0.tpf.tfr_reg[shsel][6]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][6]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][6]/CE}, {ahbsi[hsel][6] x0/tb0.tpf.tfr_reg[shsel][6]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][7] - 
nets: {x0/p_1_in76_in x0/tb0.tpf.tfr_reg[shsel][7]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][7]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][7]/CE}, {ahbsi[hsel][7] x0/tb0.tpf.tfr_reg[shsel][7]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][8] - 
nets: {x0/p_1_in73_in x0/tb0.tpf.tfr_reg[shsel][8]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][8]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][8]/CE}, {ahbsi[hsel][8] x0/tb0.tpf.tfr_reg[shsel][8]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][8]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[shsel][9] - 
nets: {x0/p_1_in70_in x0/tb0.tpf.tfr_reg[shsel][9]/Q}, {clk x0/tb0.tpf.tfr_reg[shsel][9]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tpf.tfr_reg[shsel][9]/CE}, {ahbsi[hsel][9] x0/tb0.tpf.tfr_reg[shsel][9]/D}, {<const0> x0/tb0.tpf.tfr_reg[shsel][9]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][0] - 
nets: {x0/p_5_in[16] x0/tb0.tpf.tfr_reg[smask][0]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][0]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][0]/CE}, {ahbsi[hwdata][16] x0/tb0.tpf.tfr_reg[smask][0]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][0]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][10] - 
nets: {x0/p_5_in[26] x0/tb0.tpf.tfr_reg[smask][10]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][10]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][10]/CE}, {ahbsi[hwdata][26] x0/tb0.tpf.tfr_reg[smask][10]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][11] - 
nets: {x0/p_5_in[27] x0/tb0.tpf.tfr_reg[smask][11]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][11]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][11]/CE}, {ahbsi[hwdata][27] x0/tb0.tpf.tfr_reg[smask][11]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][12] - 
nets: {x0/p_5_in[28] x0/tb0.tpf.tfr_reg[smask][12]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][12]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][12]/CE}, {ahbsi[hwdata][28] x0/tb0.tpf.tfr_reg[smask][12]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][13] - 
nets: {x0/p_5_in[29] x0/tb0.tpf.tfr_reg[smask][13]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][13]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][13]/CE}, {ahbsi[hwdata][29] x0/tb0.tpf.tfr_reg[smask][13]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][14] - 
nets: {x0/p_5_in[30] x0/tb0.tpf.tfr_reg[smask][14]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][14]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][14]/CE}, {ahbsi[hwdata][30] x0/tb0.tpf.tfr_reg[smask][14]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][15] - 
nets: {x0/p_5_in[31] x0/tb0.tpf.tfr_reg[smask][15]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][15]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][15]/CE}, {ahbsi[hwdata][31] x0/tb0.tpf.tfr_reg[smask][15]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][15]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][1] - 
nets: {x0/p_5_in[17] x0/tb0.tpf.tfr_reg[smask][1]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][1]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][1]/CE}, {ahbsi[hwdata][17] x0/tb0.tpf.tfr_reg[smask][1]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][2] - 
nets: {x0/p_5_in[18] x0/tb0.tpf.tfr_reg[smask][2]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][2]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][2]/CE}, {ahbsi[hwdata][18] x0/tb0.tpf.tfr_reg[smask][2]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][3] - 
nets: {x0/p_5_in[19] x0/tb0.tpf.tfr_reg[smask][3]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][3]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][3]/CE}, {ahbsi[hwdata][19] x0/tb0.tpf.tfr_reg[smask][3]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][4] - 
nets: {x0/p_5_in[20] x0/tb0.tpf.tfr_reg[smask][4]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][4]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][4]/CE}, {ahbsi[hwdata][20] x0/tb0.tpf.tfr_reg[smask][4]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][5] - 
nets: {x0/p_5_in[21] x0/tb0.tpf.tfr_reg[smask][5]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][5]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][5]/CE}, {ahbsi[hwdata][21] x0/tb0.tpf.tfr_reg[smask][5]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][6] - 
nets: {x0/p_5_in[22] x0/tb0.tpf.tfr_reg[smask][6]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][6]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][6]/CE}, {ahbsi[hwdata][22] x0/tb0.tpf.tfr_reg[smask][6]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][6]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][7] - 
nets: {x0/p_5_in[23] x0/tb0.tpf.tfr_reg[smask][7]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][7]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][7]/CE}, {ahbsi[hwdata][23] x0/tb0.tpf.tfr_reg[smask][7]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][7]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][8] - 
nets: {x0/p_5_in[24] x0/tb0.tpf.tfr_reg[smask][8]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][8]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][8]/CE}, {ahbsi[hwdata][24] x0/tb0.tpf.tfr_reg[smask][8]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][8]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tpf.tfr_reg[smask][9] - 
nets: {x0/p_5_in[25] x0/tb0.tpf.tfr_reg[smask][9]/Q}, {clk x0/tb0.tpf.tfr_reg[smask][9]/C}, {tb0.tpf.tfr[mmask][15]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][9]/CE}, {ahbsi[hwdata][25] x0/tb0.tpf.tfr_reg[smask][9]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tpf.tfr_reg[smask][9]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[ahbactive] - 
nets: {x0/tb0.tr_reg[ahbactive]__0 x0/tb0.tr_reg[ahbactive]/Q}, {clk x0/tb0.tr_reg[ahbactive]/C}, {<const1> x0/tb0.tr_reg[ahbactive]/CE}, {tb0.tr[ahbactive]_i_1_n_0 x0/tb0.tr_reg[ahbactive]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[ahbactive]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[aindex][0] - 
nets: {x0/data5[4] x0/tb0.tr_reg[aindex][0]/Q}, {clk x0/tb0.tr_reg[aindex][0]/C}, {tb0.tr[aindex][6]_i_1_n_0 x0/tb0.tr_reg[aindex][0]/CE}, {trin[aindex][0] x0/tb0.tr_reg[aindex][0]/D}, {<const0> x0/tb0.tr_reg[aindex][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[aindex][1] - 
nets: {x0/data5[5] x0/tb0.tr_reg[aindex][1]/Q}, {clk x0/tb0.tr_reg[aindex][1]/C}, {tb0.tr[aindex][6]_i_1_n_0 x0/tb0.tr_reg[aindex][1]/CE}, {trin[aindex][1] x0/tb0.tr_reg[aindex][1]/D}, {<const0> x0/tb0.tr_reg[aindex][1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[aindex][2] - 
nets: {x0/data5[6] x0/tb0.tr_reg[aindex][2]/Q}, {clk x0/tb0.tr_reg[aindex][2]/C}, {tb0.tr[aindex][6]_i_1_n_0 x0/tb0.tr_reg[aindex][2]/CE}, {trin[aindex][2] x0/tb0.tr_reg[aindex][2]/D}, {<const0> x0/tb0.tr_reg[aindex][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[aindex][3] - 
nets: {x0/data5[7] x0/tb0.tr_reg[aindex][3]/Q}, {clk x0/tb0.tr_reg[aindex][3]/C}, {tb0.tr[aindex][6]_i_1_n_0 x0/tb0.tr_reg[aindex][3]/CE}, {trin[aindex][3] x0/tb0.tr_reg[aindex][3]/D}, {<const0> x0/tb0.tr_reg[aindex][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[aindex][4] - 
nets: {x0/data5[8] x0/tb0.tr_reg[aindex][4]/Q}, {clk x0/tb0.tr_reg[aindex][4]/C}, {tb0.tr[aindex][6]_i_1_n_0 x0/tb0.tr_reg[aindex][4]/CE}, {trin[aindex][4] x0/tb0.tr_reg[aindex][4]/D}, {<const0> x0/tb0.tr_reg[aindex][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[aindex][5] - 
nets: {x0/data5[9] x0/tb0.tr_reg[aindex][5]/Q}, {clk x0/tb0.tr_reg[aindex][5]/C}, {tb0.tr[aindex][6]_i_1_n_0 x0/tb0.tr_reg[aindex][5]/CE}, {trin[aindex][5] x0/tb0.tr_reg[aindex][5]/D}, {<const0> x0/tb0.tr_reg[aindex][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[aindex][6] - 
nets: {x0/data5[10] x0/tb0.tr_reg[aindex][6]/Q}, {clk x0/tb0.tr_reg[aindex][6]/C}, {tb0.tr[aindex][6]_i_1_n_0 x0/tb0.tr_reg[aindex][6]/CE}, {trin[aindex][6] x0/tb0.tr_reg[aindex][6]/D}, {<const0> x0/tb0.tr_reg[aindex][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[bphit] - 
nets: {ahbso[hirq][0] x0/tb0.tr_reg[bphit]/Q}, {clk x0/tb0.tr_reg[bphit]/C}, {<const1> x0/tb0.tr_reg[bphit]/CE}, {x0/trin[bphit] x0/tb0.tr_reg[bphit]/D}, {<const0> x0/tb0.tr_reg[bphit]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[break] - 
nets: {x0/tb0.tr_reg[break]__0 x0/tb0.tr_reg[break]/Q}, {clk x0/tb0.tr_reg[break]/C}, {<const1> x0/tb0.tr_reg[break]/CE}, {tb0.tr[break]_i_1_n_0 x0/tb0.tr_reg[break]/D}, {<const0> x0/tb0.tr_reg[break]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[dcnten] - 
nets: {x0/tb0.tr_reg[dcnten_n_0_] x0/tb0.tr_reg[dcnten]/Q}, {clk x0/tb0.tr_reg[dcnten]/C}, {<const1> x0/tb0.tr_reg[dcnten]/CE}, {tb0.tr[dcnten]_i_1_n_0 x0/tb0.tr_reg[dcnten]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[dcnten]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[delaycnt][0] - 
nets: {x0/tb0.tr_reg[delaycnt][0] x0/tb0.tr_reg[delaycnt][0]/Q}, {clk x0/tb0.tr_reg[delaycnt][0]/C}, {tb0.tr[delaycnt][6]_i_1_n_0 x0/tb0.tr_reg[delaycnt][0]/CE}, {trin[delaycnt][0] x0/tb0.tr_reg[delaycnt][0]/D}, {<const0> x0/tb0.tr_reg[delaycnt][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[delaycnt][1] - 
nets: {x0/tb0.tr_reg[delaycnt][1] x0/tb0.tr_reg[delaycnt][1]/Q}, {clk x0/tb0.tr_reg[delaycnt][1]/C}, {tb0.tr[delaycnt][6]_i_1_n_0 x0/tb0.tr_reg[delaycnt][1]/CE}, {trin[delaycnt][1] x0/tb0.tr_reg[delaycnt][1]/D}, {<const0> x0/tb0.tr_reg[delaycnt][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[delaycnt][2] - 
nets: {x0/tb0.tr_reg[delaycnt][2] x0/tb0.tr_reg[delaycnt][2]/Q}, {clk x0/tb0.tr_reg[delaycnt][2]/C}, {tb0.tr[delaycnt][6]_i_1_n_0 x0/tb0.tr_reg[delaycnt][2]/CE}, {trin[delaycnt][2] x0/tb0.tr_reg[delaycnt][2]/D}, {<const0> x0/tb0.tr_reg[delaycnt][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[delaycnt][3] - 
nets: {x0/tb0.tr_reg[delaycnt][3] x0/tb0.tr_reg[delaycnt][3]/Q}, {clk x0/tb0.tr_reg[delaycnt][3]/C}, {tb0.tr[delaycnt][6]_i_1_n_0 x0/tb0.tr_reg[delaycnt][3]/CE}, {trin[delaycnt][3] x0/tb0.tr_reg[delaycnt][3]/D}, {<const0> x0/tb0.tr_reg[delaycnt][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[delaycnt][4] - 
nets: {x0/tb0.tr_reg[delaycnt][4] x0/tb0.tr_reg[delaycnt][4]/Q}, {clk x0/tb0.tr_reg[delaycnt][4]/C}, {tb0.tr[delaycnt][6]_i_1_n_0 x0/tb0.tr_reg[delaycnt][4]/CE}, {trin[delaycnt][4] x0/tb0.tr_reg[delaycnt][4]/D}, {<const0> x0/tb0.tr_reg[delaycnt][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[delaycnt][5] - 
nets: {x0/tb0.tr_reg[delaycnt][5] x0/tb0.tr_reg[delaycnt][5]/Q}, {clk x0/tb0.tr_reg[delaycnt][5]/C}, {tb0.tr[delaycnt][6]_i_1_n_0 x0/tb0.tr_reg[delaycnt][5]/CE}, {trin[delaycnt][5] x0/tb0.tr_reg[delaycnt][5]/D}, {<const0> x0/tb0.tr_reg[delaycnt][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[delaycnt][6] - 
nets: {x0/tb0.tr_reg[delaycnt][6] x0/tb0.tr_reg[delaycnt][6]/Q}, {clk x0/tb0.tr_reg[delaycnt][6]/C}, {tb0.tr[delaycnt][6]_i_1_n_0 x0/tb0.tr_reg[delaycnt][6]/CE}, {trin[delaycnt][6] x0/tb0.tr_reg[delaycnt][6]/D}, {<const0> x0/tb0.tr_reg[delaycnt][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[edbgmtf] - 
nets: {x0/tb0.tr_reg[edbgmtf]__0 x0/tb0.tr_reg[edbgmtf]/Q}, {clk x0/tb0.tr_reg[edbgmtf]/C}, {<const1> x0/tb0.tr_reg[edbgmtf]/CE}, {tb0.tr[edbgmtf]_i_1_n_0 x0/tb0.tr_reg[edbgmtf]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[edbgmtf]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[enable] - 
nets: {x0/tb0.tr_reg[enable]__0 x0/tb0.tr_reg[enable]/Q}, {clk x0/tb0.tr_reg[enable]/C}, {<const1> x0/tb0.tr_reg[enable]/CE}, {tb0.tr[enable]_i_1_n_0 x0/tb0.tr_reg[enable]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[enable]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][0] - 
nets: {x0/tb0.tr_reg[haddr_n_0_][0] x0/tb0.tr_reg[haddr][0]/Q}, {clk x0/tb0.tr_reg[haddr][0]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][0]/CE}, {ahbsi[haddr][0] x0/tb0.tr_reg[haddr][0]/D}, {<const0> x0/tb0.tr_reg[haddr][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][10] - 
nets: {x0/p_0_in[8] x0/tb0.tr_reg[haddr][10]/Q}, {clk x0/tb0.tr_reg[haddr][10]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][10]/CE}, {ahbsi[haddr][10] x0/tb0.tr_reg[haddr][10]/D}, {<const0> x0/tb0.tr_reg[haddr][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][11] - 
nets: {x0/p_0_in[9] x0/tb0.tr_reg[haddr][11]/Q}, {clk x0/tb0.tr_reg[haddr][11]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][11]/CE}, {ahbsi[haddr][11] x0/tb0.tr_reg[haddr][11]/D}, {<const0> x0/tb0.tr_reg[haddr][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][12] - 
nets: {x0/p_0_in[10] x0/tb0.tr_reg[haddr][12]/Q}, {clk x0/tb0.tr_reg[haddr][12]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][12]/CE}, {ahbsi[haddr][12] x0/tb0.tr_reg[haddr][12]/D}, {<const0> x0/tb0.tr_reg[haddr][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][13] - 
nets: {x0/p_0_in[11] x0/tb0.tr_reg[haddr][13]/Q}, {clk x0/tb0.tr_reg[haddr][13]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][13]/CE}, {ahbsi[haddr][13] x0/tb0.tr_reg[haddr][13]/D}, {<const0> x0/tb0.tr_reg[haddr][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][14] - 
nets: {x0/p_0_in[12] x0/tb0.tr_reg[haddr][14]/Q}, {clk x0/tb0.tr_reg[haddr][14]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][14]/CE}, {ahbsi[haddr][14] x0/tb0.tr_reg[haddr][14]/D}, {<const0> x0/tb0.tr_reg[haddr][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][15] - 
nets: {x0/p_0_in[13] x0/tb0.tr_reg[haddr][15]/Q}, {clk x0/tb0.tr_reg[haddr][15]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][15]/CE}, {ahbsi[haddr][15] x0/tb0.tr_reg[haddr][15]/D}, {<const0> x0/tb0.tr_reg[haddr][15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][16] - 
nets: {x0/p_0_in[14] x0/tb0.tr_reg[haddr][16]/Q}, {clk x0/tb0.tr_reg[haddr][16]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][16]/CE}, {ahbsi[haddr][16] x0/tb0.tr_reg[haddr][16]/D}, {<const0> x0/tb0.tr_reg[haddr][16]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][17] - 
nets: {x0/p_0_in[15] x0/tb0.tr_reg[haddr][17]/Q}, {clk x0/tb0.tr_reg[haddr][17]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][17]/CE}, {ahbsi[haddr][17] x0/tb0.tr_reg[haddr][17]/D}, {<const0> x0/tb0.tr_reg[haddr][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][18] - 
nets: {x0/p_0_in[16] x0/tb0.tr_reg[haddr][18]/Q}, {clk x0/tb0.tr_reg[haddr][18]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][18]/CE}, {ahbsi[haddr][18] x0/tb0.tr_reg[haddr][18]/D}, {<const0> x0/tb0.tr_reg[haddr][18]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][19] - 
nets: {x0/p_0_in[17] x0/tb0.tr_reg[haddr][19]/Q}, {clk x0/tb0.tr_reg[haddr][19]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][19]/CE}, {ahbsi[haddr][19] x0/tb0.tr_reg[haddr][19]/D}, {<const0> x0/tb0.tr_reg[haddr][19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][1] - 
nets: {x0/tb0.tr_reg[haddr_n_0_][1] x0/tb0.tr_reg[haddr][1]/Q}, {clk x0/tb0.tr_reg[haddr][1]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][1]/CE}, {ahbsi[haddr][1] x0/tb0.tr_reg[haddr][1]/D}, {<const0> x0/tb0.tr_reg[haddr][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][20] - 
nets: {x0/p_0_in[18] x0/tb0.tr_reg[haddr][20]/Q}, {clk x0/tb0.tr_reg[haddr][20]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][20]/CE}, {ahbsi[haddr][20] x0/tb0.tr_reg[haddr][20]/D}, {<const0> x0/tb0.tr_reg[haddr][20]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][21] - 
nets: {x0/p_0_in[19] x0/tb0.tr_reg[haddr][21]/Q}, {clk x0/tb0.tr_reg[haddr][21]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][21]/CE}, {ahbsi[haddr][21] x0/tb0.tr_reg[haddr][21]/D}, {<const0> x0/tb0.tr_reg[haddr][21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][22] - 
nets: {x0/p_0_in[20] x0/tb0.tr_reg[haddr][22]/Q}, {clk x0/tb0.tr_reg[haddr][22]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][22]/CE}, {ahbsi[haddr][22] x0/tb0.tr_reg[haddr][22]/D}, {<const0> x0/tb0.tr_reg[haddr][22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][23] - 
nets: {x0/p_0_in[21] x0/tb0.tr_reg[haddr][23]/Q}, {clk x0/tb0.tr_reg[haddr][23]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][23]/CE}, {ahbsi[haddr][23] x0/tb0.tr_reg[haddr][23]/D}, {<const0> x0/tb0.tr_reg[haddr][23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][24] - 
nets: {x0/p_0_in[22] x0/tb0.tr_reg[haddr][24]/Q}, {clk x0/tb0.tr_reg[haddr][24]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][24]/CE}, {ahbsi[haddr][24] x0/tb0.tr_reg[haddr][24]/D}, {<const0> x0/tb0.tr_reg[haddr][24]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][25] - 
nets: {x0/p_0_in[23] x0/tb0.tr_reg[haddr][25]/Q}, {clk x0/tb0.tr_reg[haddr][25]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][25]/CE}, {ahbsi[haddr][25] x0/tb0.tr_reg[haddr][25]/D}, {<const0> x0/tb0.tr_reg[haddr][25]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y124, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][26] - 
nets: {x0/p_0_in[24] x0/tb0.tr_reg[haddr][26]/Q}, {clk x0/tb0.tr_reg[haddr][26]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][26]/CE}, {ahbsi[haddr][26] x0/tb0.tr_reg[haddr][26]/D}, {<const0> x0/tb0.tr_reg[haddr][26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][27] - 
nets: {x0/p_0_in[25] x0/tb0.tr_reg[haddr][27]/Q}, {clk x0/tb0.tr_reg[haddr][27]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][27]/CE}, {ahbsi[haddr][27] x0/tb0.tr_reg[haddr][27]/D}, {<const0> x0/tb0.tr_reg[haddr][27]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][28] - 
nets: {x0/p_0_in[26] x0/tb0.tr_reg[haddr][28]/Q}, {clk x0/tb0.tr_reg[haddr][28]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][28]/CE}, {ahbsi[haddr][28] x0/tb0.tr_reg[haddr][28]/D}, {<const0> x0/tb0.tr_reg[haddr][28]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][29] - 
nets: {x0/p_0_in[27] x0/tb0.tr_reg[haddr][29]/Q}, {clk x0/tb0.tr_reg[haddr][29]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][29]/CE}, {ahbsi[haddr][29] x0/tb0.tr_reg[haddr][29]/D}, {<const0> x0/tb0.tr_reg[haddr][29]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][2] - 
nets: {x0/p_0_in[0] x0/tb0.tr_reg[haddr][2]/Q}, {clk x0/tb0.tr_reg[haddr][2]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][2]/CE}, {ahbsi[haddr][2] x0/tb0.tr_reg[haddr][2]/D}, {<const0> x0/tb0.tr_reg[haddr][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][30] - 
nets: {x0/p_0_in[28] x0/tb0.tr_reg[haddr][30]/Q}, {clk x0/tb0.tr_reg[haddr][30]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][30]/CE}, {ahbsi[haddr][30] x0/tb0.tr_reg[haddr][30]/D}, {<const0> x0/tb0.tr_reg[haddr][30]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][31] - 
nets: {x0/p_0_in[29] x0/tb0.tr_reg[haddr][31]/Q}, {clk x0/tb0.tr_reg[haddr][31]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][31]/CE}, {ahbsi[haddr][31] x0/tb0.tr_reg[haddr][31]/D}, {<const0> x0/tb0.tr_reg[haddr][31]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][3] - 
nets: {x0/p_0_in[1] x0/tb0.tr_reg[haddr][3]/Q}, {clk x0/tb0.tr_reg[haddr][3]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][3]/CE}, {ahbsi[haddr][3] x0/tb0.tr_reg[haddr][3]/D}, {<const0> x0/tb0.tr_reg[haddr][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][4] - 
nets: {x0/p_0_in[2] x0/tb0.tr_reg[haddr][4]/Q}, {clk x0/tb0.tr_reg[haddr][4]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][4]/CE}, {ahbsi[haddr][4] x0/tb0.tr_reg[haddr][4]/D}, {<const0> x0/tb0.tr_reg[haddr][4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][5] - 
nets: {x0/p_0_in[3] x0/tb0.tr_reg[haddr][5]/Q}, {clk x0/tb0.tr_reg[haddr][5]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][5]/CE}, {ahbsi[haddr][5] x0/tb0.tr_reg[haddr][5]/D}, {<const0> x0/tb0.tr_reg[haddr][5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][6] - 
nets: {x0/p_0_in[4] x0/tb0.tr_reg[haddr][6]/Q}, {clk x0/tb0.tr_reg[haddr][6]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][6]/CE}, {ahbsi[haddr][6] x0/tb0.tr_reg[haddr][6]/D}, {<const0> x0/tb0.tr_reg[haddr][6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][7] - 
nets: {x0/p_0_in[5] x0/tb0.tr_reg[haddr][7]/Q}, {clk x0/tb0.tr_reg[haddr][7]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][7]/CE}, {ahbsi[haddr][7] x0/tb0.tr_reg[haddr][7]/D}, {<const0> x0/tb0.tr_reg[haddr][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][8] - 
nets: {x0/p_0_in[6] x0/tb0.tr_reg[haddr][8]/Q}, {clk x0/tb0.tr_reg[haddr][8]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][8]/CE}, {ahbsi[haddr][8] x0/tb0.tr_reg[haddr][8]/D}, {<const0> x0/tb0.tr_reg[haddr][8]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[haddr][9] - 
nets: {x0/p_0_in[7] x0/tb0.tr_reg[haddr][9]/Q}, {clk x0/tb0.tr_reg[haddr][9]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[haddr][9]/CE}, {ahbsi[haddr][9] x0/tb0.tr_reg[haddr][9]/D}, {<const0> x0/tb0.tr_reg[haddr][9]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hburst][0] - 
nets: {x0/tb0.tr_reg[hburst][0] x0/tb0.tr_reg[hburst][0]/Q}, {clk x0/tb0.tr_reg[hburst][0]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hburst][0]/CE}, {ahbsi[hburst][0] x0/tb0.tr_reg[hburst][0]/D}, {<const0> x0/tb0.tr_reg[hburst][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hburst][1] - 
nets: {x0/tb0.tr_reg[hburst][1] x0/tb0.tr_reg[hburst][1]/Q}, {clk x0/tb0.tr_reg[hburst][1]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hburst][1]/CE}, {ahbsi[hburst][1] x0/tb0.tr_reg[hburst][1]/D}, {<const0> x0/tb0.tr_reg[hburst][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hburst][2] - 
nets: {x0/tb0.tr_reg[hburst][2] x0/tb0.tr_reg[hburst][2]/Q}, {clk x0/tb0.tr_reg[hburst][2]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hburst][2]/CE}, {ahbsi[hburst][2] x0/tb0.tr_reg[hburst][2]/D}, {<const0> x0/tb0.tr_reg[hburst][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hmaster][0] - 
nets: {x0/tb0.tr_reg[hmaster_n_0_][0] x0/tb0.tr_reg[hmaster][0]/Q}, {clk x0/tb0.tr_reg[hmaster][0]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hmaster][0]/CE}, {ahbsi[hmaster][0] x0/tb0.tr_reg[hmaster][0]/D}, {<const0> x0/tb0.tr_reg[hmaster][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hmaster][1] - 
nets: {x0/tb0.tr_reg[hmaster_n_0_][1] x0/tb0.tr_reg[hmaster][1]/Q}, {clk x0/tb0.tr_reg[hmaster][1]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hmaster][1]/CE}, {ahbsi[hmaster][1] x0/tb0.tr_reg[hmaster][1]/D}, {<const0> x0/tb0.tr_reg[hmaster][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hmaster][2] - 
nets: {x0/tb0.tr_reg[hmaster_n_0_][2] x0/tb0.tr_reg[hmaster][2]/Q}, {clk x0/tb0.tr_reg[hmaster][2]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hmaster][2]/CE}, {ahbsi[hmaster][2] x0/tb0.tr_reg[hmaster][2]/D}, {<const0> x0/tb0.tr_reg[hmaster][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hmaster][3] - 
nets: {x0/tb0.tr_reg[hmaster_n_0_][3] x0/tb0.tr_reg[hmaster][3]/Q}, {clk x0/tb0.tr_reg[hmaster][3]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hmaster][3]/CE}, {ahbsi[hmaster][3] x0/tb0.tr_reg[hmaster][3]/D}, {<const0> x0/tb0.tr_reg[hmaster][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hmastlock] - 
nets: {x0/tb0.tr_reg[hmastlock]__0 x0/tb0.tr_reg[hmastlock]/Q}, {clk x0/tb0.tr_reg[hmastlock]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hmastlock]/CE}, {ahbsi[hmastlock] x0/tb0.tr_reg[hmastlock]/D}, {<const0> x0/tb0.tr_reg[hmastlock]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hsize][0] - 
nets: {x0/tb0.tr_reg[hsize_n_0_][0] x0/tb0.tr_reg[hsize][0]/Q}, {clk x0/tb0.tr_reg[hsize][0]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hsize][0]/CE}, {ahbsi[hsize][0] x0/tb0.tr_reg[hsize][0]/D}, {<const0> x0/tb0.tr_reg[hsize][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hsize][1] - 
nets: {x0/tb0.tr_reg[hsize_n_0_][1] x0/tb0.tr_reg[hsize][1]/Q}, {clk x0/tb0.tr_reg[hsize][1]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hsize][1]/CE}, {ahbsi[hsize][1] x0/tb0.tr_reg[hsize][1]/D}, {<const0> x0/tb0.tr_reg[hsize][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hsize][2] - 
nets: {x0/tb0.tr_reg[hsize_n_0_][2] x0/tb0.tr_reg[hsize][2]/Q}, {clk x0/tb0.tr_reg[hsize][2]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hsize][2]/CE}, {ahbsi[hsize][2] x0/tb0.tr_reg[hsize][2]/D}, {<const0> x0/tb0.tr_reg[hsize][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[htrans][0] - 
nets: {x0/tb0.tr_reg[htrans_n_0_][0] x0/tb0.tr_reg[htrans][0]/Q}, {clk x0/tb0.tr_reg[htrans][0]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[htrans][0]/CE}, {ahbsi[htrans][0] x0/tb0.tr_reg[htrans][0]/D}, {<const0> x0/tb0.tr_reg[htrans][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[htrans][1] - 
nets: {x0/tb0.tr_reg[htrans_n_0_][1] x0/tb0.tr_reg[htrans][1]/Q}, {clk x0/tb0.tr_reg[htrans][1]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[htrans][1]/CE}, {ahbsi[htrans][1] x0/tb0.tr_reg[htrans][1]/D}, {<const0> x0/tb0.tr_reg[htrans][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[hwrite] - 
nets: {x0/tb0.tr_reg[hwrite]__0 x0/tb0.tr_reg[hwrite]/Q}, {clk x0/tb0.tr_reg[hwrite]/C}, {tb0.tr[hwrite]_i_1_n_0 x0/tb0.tr_reg[hwrite]/CE}, {ahbsi[hwrite] x0/tb0.tr_reg[hwrite]/D}, {<const0> x0/tb0.tr_reg[hwrite]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[sample] - 
nets: {x0/tb0.tr_reg[sample]__0 x0/tb0.tr_reg[sample]/Q}, {clk x0/tb0.tr_reg[sample]/C}, {<const1> x0/tb0.tr_reg[sample]/CE}, {tb0.tr[sample]_i_1_n_0 x0/tb0.tr_reg[sample]/D}, {r[reset][0]_i_1_n_0 x0/tb0.tr_reg[sample]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][10] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][8] x0/tb0.tr_reg[tbreg1][addr][10]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][10]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][10]/CE}, {ahbsi[hwdata][10] x0/tb0.tr_reg[tbreg1][addr][10]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][11] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][9] x0/tb0.tr_reg[tbreg1][addr][11]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][11]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][11]/CE}, {ahbsi[hwdata][11] x0/tb0.tr_reg[tbreg1][addr][11]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][12] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][10] x0/tb0.tr_reg[tbreg1][addr][12]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][12]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][12]/CE}, {ahbsi[hwdata][12] x0/tb0.tr_reg[tbreg1][addr][12]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][13] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][11] x0/tb0.tr_reg[tbreg1][addr][13]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][13]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][13]/CE}, {ahbsi[hwdata][13] x0/tb0.tr_reg[tbreg1][addr][13]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][14] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][12] x0/tb0.tr_reg[tbreg1][addr][14]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][14]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][14]/CE}, {ahbsi[hwdata][14] x0/tb0.tr_reg[tbreg1][addr][14]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][15] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][13] x0/tb0.tr_reg[tbreg1][addr][15]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][15]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][15]/CE}, {ahbsi[hwdata][15] x0/tb0.tr_reg[tbreg1][addr][15]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][16] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][14] x0/tb0.tr_reg[tbreg1][addr][16]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][16]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][16]/CE}, {ahbsi[hwdata][16] x0/tb0.tr_reg[tbreg1][addr][16]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][16]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][17] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][15] x0/tb0.tr_reg[tbreg1][addr][17]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][17]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][17]/CE}, {ahbsi[hwdata][17] x0/tb0.tr_reg[tbreg1][addr][17]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][18] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][16] x0/tb0.tr_reg[tbreg1][addr][18]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][18]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][18]/CE}, {ahbsi[hwdata][18] x0/tb0.tr_reg[tbreg1][addr][18]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][19] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][17] x0/tb0.tr_reg[tbreg1][addr][19]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][19]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][19]/CE}, {ahbsi[hwdata][19] x0/tb0.tr_reg[tbreg1][addr][19]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][20] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][18] x0/tb0.tr_reg[tbreg1][addr][20]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][20]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][20]/CE}, {ahbsi[hwdata][20] x0/tb0.tr_reg[tbreg1][addr][20]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][21] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][19] x0/tb0.tr_reg[tbreg1][addr][21]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][21]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][21]/CE}, {ahbsi[hwdata][21] x0/tb0.tr_reg[tbreg1][addr][21]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][22] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][20] x0/tb0.tr_reg[tbreg1][addr][22]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][22]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][22]/CE}, {ahbsi[hwdata][22] x0/tb0.tr_reg[tbreg1][addr][22]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][22]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][23] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][21] x0/tb0.tr_reg[tbreg1][addr][23]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][23]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][23]/CE}, {ahbsi[hwdata][23] x0/tb0.tr_reg[tbreg1][addr][23]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][24] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][22] x0/tb0.tr_reg[tbreg1][addr][24]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][24]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][24]/CE}, {ahbsi[hwdata][24] x0/tb0.tr_reg[tbreg1][addr][24]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][25] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][23] x0/tb0.tr_reg[tbreg1][addr][25]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][25]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][25]/CE}, {ahbsi[hwdata][25] x0/tb0.tr_reg[tbreg1][addr][25]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][26] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][24] x0/tb0.tr_reg[tbreg1][addr][26]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][26]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][26]/CE}, {ahbsi[hwdata][26] x0/tb0.tr_reg[tbreg1][addr][26]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][26]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][27] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][25] x0/tb0.tr_reg[tbreg1][addr][27]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][27]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][27]/CE}, {ahbsi[hwdata][27] x0/tb0.tr_reg[tbreg1][addr][27]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][27]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][28] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][26] x0/tb0.tr_reg[tbreg1][addr][28]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][28]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][28]/CE}, {ahbsi[hwdata][28] x0/tb0.tr_reg[tbreg1][addr][28]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][28]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][29] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][27] x0/tb0.tr_reg[tbreg1][addr][29]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][29]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][29]/CE}, {ahbsi[hwdata][29] x0/tb0.tr_reg[tbreg1][addr][29]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][29]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][2] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][0] x0/tb0.tr_reg[tbreg1][addr][2]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][2]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][2]/CE}, {ahbsi[hwdata][2] x0/tb0.tr_reg[tbreg1][addr][2]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][30] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][28] x0/tb0.tr_reg[tbreg1][addr][30]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][30]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][30]/CE}, {ahbsi[hwdata][30] x0/tb0.tr_reg[tbreg1][addr][30]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][30]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][31] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][29] x0/tb0.tr_reg[tbreg1][addr][31]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][31]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][31]/CE}, {ahbsi[hwdata][31] x0/tb0.tr_reg[tbreg1][addr][31]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][31]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][3] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][1] x0/tb0.tr_reg[tbreg1][addr][3]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][3]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][3]/CE}, {ahbsi[hwdata][3] x0/tb0.tr_reg[tbreg1][addr][3]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][4] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][2] x0/tb0.tr_reg[tbreg1][addr][4]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][4]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][4]/CE}, {ahbsi[hwdata][4] x0/tb0.tr_reg[tbreg1][addr][4]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][5] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][3] x0/tb0.tr_reg[tbreg1][addr][5]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][5]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][5]/CE}, {ahbsi[hwdata][5] x0/tb0.tr_reg[tbreg1][addr][5]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][6] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][4] x0/tb0.tr_reg[tbreg1][addr][6]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][6]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][6]/CE}, {ahbsi[hwdata][6] x0/tb0.tr_reg[tbreg1][addr][6]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][6]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][7] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][5] x0/tb0.tr_reg[tbreg1][addr][7]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][7]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][7]/CE}, {ahbsi[hwdata][7] x0/tb0.tr_reg[tbreg1][addr][7]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][8] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][6] x0/tb0.tr_reg[tbreg1][addr][8]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][8]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][8]/CE}, {ahbsi[hwdata][8] x0/tb0.tr_reg[tbreg1][addr][8]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][8]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][addr][9] - 
nets: {x0/tb0.tr_reg[tbreg1][addr][7] x0/tb0.tr_reg[tbreg1][addr][9]/Q}, {clk x0/tb0.tr_reg[tbreg1][addr][9]/C}, {x0/tv[tbreg1][addr] x0/tb0.tr_reg[tbreg1][addr][9]/CE}, {ahbsi[hwdata][9] x0/tb0.tr_reg[tbreg1][addr][9]/D}, {<const0> x0/tb0.tr_reg[tbreg1][addr][9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][10] - 
nets: {x0/p_3_in[10] x0/tb0.tr_reg[tbreg1][mask][10]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][10]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][10]/CE}, {ahbsi[hwdata][10] x0/tb0.tr_reg[tbreg1][mask][10]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][11] - 
nets: {x0/p_3_in[11] x0/tb0.tr_reg[tbreg1][mask][11]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][11]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][11]/CE}, {ahbsi[hwdata][11] x0/tb0.tr_reg[tbreg1][mask][11]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][12] - 
nets: {x0/p_3_in[12] x0/tb0.tr_reg[tbreg1][mask][12]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][12]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][12]/CE}, {ahbsi[hwdata][12] x0/tb0.tr_reg[tbreg1][mask][12]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][13] - 
nets: {x0/p_3_in[13] x0/tb0.tr_reg[tbreg1][mask][13]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][13]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][13]/CE}, {ahbsi[hwdata][13] x0/tb0.tr_reg[tbreg1][mask][13]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][14] - 
nets: {x0/p_3_in[14] x0/tb0.tr_reg[tbreg1][mask][14]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][14]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][14]/CE}, {ahbsi[hwdata][14] x0/tb0.tr_reg[tbreg1][mask][14]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][15] - 
nets: {x0/p_3_in[15] x0/tb0.tr_reg[tbreg1][mask][15]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][15]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][15]/CE}, {ahbsi[hwdata][15] x0/tb0.tr_reg[tbreg1][mask][15]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][16] - 
nets: {x0/p_3_in[16] x0/tb0.tr_reg[tbreg1][mask][16]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][16]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][16]/CE}, {ahbsi[hwdata][16] x0/tb0.tr_reg[tbreg1][mask][16]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][17] - 
nets: {x0/p_3_in[17] x0/tb0.tr_reg[tbreg1][mask][17]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][17]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][17]/CE}, {ahbsi[hwdata][17] x0/tb0.tr_reg[tbreg1][mask][17]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][18] - 
nets: {x0/p_3_in[18] x0/tb0.tr_reg[tbreg1][mask][18]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][18]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][18]/CE}, {ahbsi[hwdata][18] x0/tb0.tr_reg[tbreg1][mask][18]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][19] - 
nets: {x0/p_3_in[19] x0/tb0.tr_reg[tbreg1][mask][19]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][19]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][19]/CE}, {ahbsi[hwdata][19] x0/tb0.tr_reg[tbreg1][mask][19]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][20] - 
nets: {x0/p_3_in[20] x0/tb0.tr_reg[tbreg1][mask][20]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][20]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][20]/CE}, {ahbsi[hwdata][20] x0/tb0.tr_reg[tbreg1][mask][20]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][21] - 
nets: {x0/p_3_in[21] x0/tb0.tr_reg[tbreg1][mask][21]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][21]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][21]/CE}, {ahbsi[hwdata][21] x0/tb0.tr_reg[tbreg1][mask][21]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][22] - 
nets: {x0/p_3_in[22] x0/tb0.tr_reg[tbreg1][mask][22]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][22]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][22]/CE}, {ahbsi[hwdata][22] x0/tb0.tr_reg[tbreg1][mask][22]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][23] - 
nets: {x0/p_3_in[23] x0/tb0.tr_reg[tbreg1][mask][23]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][23]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][23]/CE}, {ahbsi[hwdata][23] x0/tb0.tr_reg[tbreg1][mask][23]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][24] - 
nets: {x0/p_3_in[24] x0/tb0.tr_reg[tbreg1][mask][24]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][24]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][24]/CE}, {ahbsi[hwdata][24] x0/tb0.tr_reg[tbreg1][mask][24]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][24]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][25] - 
nets: {x0/p_3_in[25] x0/tb0.tr_reg[tbreg1][mask][25]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][25]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][25]/CE}, {ahbsi[hwdata][25] x0/tb0.tr_reg[tbreg1][mask][25]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][26] - 
nets: {x0/p_3_in[26] x0/tb0.tr_reg[tbreg1][mask][26]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][26]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][26]/CE}, {ahbsi[hwdata][26] x0/tb0.tr_reg[tbreg1][mask][26]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][26]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][27] - 
nets: {x0/p_3_in[27] x0/tb0.tr_reg[tbreg1][mask][27]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][27]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][27]/CE}, {ahbsi[hwdata][27] x0/tb0.tr_reg[tbreg1][mask][27]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][27]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][28] - 
nets: {x0/p_3_in[28] x0/tb0.tr_reg[tbreg1][mask][28]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][28]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][28]/CE}, {ahbsi[hwdata][28] x0/tb0.tr_reg[tbreg1][mask][28]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][29] - 
nets: {x0/p_3_in[29] x0/tb0.tr_reg[tbreg1][mask][29]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][29]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][29]/CE}, {ahbsi[hwdata][29] x0/tb0.tr_reg[tbreg1][mask][29]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][29]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][2] - 
nets: {x0/p_3_in[2] x0/tb0.tr_reg[tbreg1][mask][2]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][2]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][2]/CE}, {ahbsi[hwdata][2] x0/tb0.tr_reg[tbreg1][mask][2]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][30] - 
nets: {x0/p_3_in[30] x0/tb0.tr_reg[tbreg1][mask][30]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][30]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][30]/CE}, {ahbsi[hwdata][30] x0/tb0.tr_reg[tbreg1][mask][30]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][30]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][31] - 
nets: {x0/p_3_in[31] x0/tb0.tr_reg[tbreg1][mask][31]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][31]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][31]/CE}, {ahbsi[hwdata][31] x0/tb0.tr_reg[tbreg1][mask][31]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][31]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][3] - 
nets: {x0/p_3_in[3] x0/tb0.tr_reg[tbreg1][mask][3]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][3]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][3]/CE}, {ahbsi[hwdata][3] x0/tb0.tr_reg[tbreg1][mask][3]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][4] - 
nets: {x0/p_3_in[4] x0/tb0.tr_reg[tbreg1][mask][4]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][4]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][4]/CE}, {ahbsi[hwdata][4] x0/tb0.tr_reg[tbreg1][mask][4]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][5] - 
nets: {x0/p_3_in[5] x0/tb0.tr_reg[tbreg1][mask][5]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][5]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][5]/CE}, {ahbsi[hwdata][5] x0/tb0.tr_reg[tbreg1][mask][5]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][6] - 
nets: {x0/p_3_in[6] x0/tb0.tr_reg[tbreg1][mask][6]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][6]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][6]/CE}, {ahbsi[hwdata][6] x0/tb0.tr_reg[tbreg1][mask][6]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][6]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][7] - 
nets: {x0/p_3_in[7] x0/tb0.tr_reg[tbreg1][mask][7]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][7]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][7]/CE}, {ahbsi[hwdata][7] x0/tb0.tr_reg[tbreg1][mask][7]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][7]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][8] - 
nets: {x0/p_3_in[8] x0/tb0.tr_reg[tbreg1][mask][8]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][8]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][8]/CE}, {ahbsi[hwdata][8] x0/tb0.tr_reg[tbreg1][mask][8]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][8]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][mask][9] - 
nets: {x0/p_3_in[9] x0/tb0.tr_reg[tbreg1][mask][9]/Q}, {clk x0/tb0.tr_reg[tbreg1][mask][9]/C}, {x0/tv[tbreg1][mask] x0/tb0.tr_reg[tbreg1][mask][9]/CE}, {ahbsi[hwdata][9] x0/tb0.tr_reg[tbreg1][mask][9]/D}, {<const0> x0/tb0.tr_reg[tbreg1][mask][9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][read] - 
nets: {x0/p_3_in[1] x0/tb0.tr_reg[tbreg1][read]/Q}, {clk x0/tb0.tr_reg[tbreg1][read]/C}, {<const1> x0/tb0.tr_reg[tbreg1][read]/CE}, {tb0.tr[tbreg1][read]_i_1_n_0 x0/tb0.tr_reg[tbreg1][read]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[tbreg1][read]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg1][write] - 
nets: {x0/p_3_in[0] x0/tb0.tr_reg[tbreg1][write]/Q}, {clk x0/tb0.tr_reg[tbreg1][write]/C}, {<const1> x0/tb0.tr_reg[tbreg1][write]/CE}, {tb0.tr[tbreg1][write]_i_1_n_0 x0/tb0.tr_reg[tbreg1][write]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[tbreg1][write]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][10] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][8] x0/tb0.tr_reg[tbreg2][addr][10]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][10]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][10]/CE}, {ahbsi[hwdata][10] x0/tb0.tr_reg[tbreg2][addr][10]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][11] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][9] x0/tb0.tr_reg[tbreg2][addr][11]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][11]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][11]/CE}, {ahbsi[hwdata][11] x0/tb0.tr_reg[tbreg2][addr][11]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][12] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][10] x0/tb0.tr_reg[tbreg2][addr][12]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][12]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][12]/CE}, {ahbsi[hwdata][12] x0/tb0.tr_reg[tbreg2][addr][12]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][13] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][11] x0/tb0.tr_reg[tbreg2][addr][13]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][13]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][13]/CE}, {ahbsi[hwdata][13] x0/tb0.tr_reg[tbreg2][addr][13]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][14] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][12] x0/tb0.tr_reg[tbreg2][addr][14]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][14]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][14]/CE}, {ahbsi[hwdata][14] x0/tb0.tr_reg[tbreg2][addr][14]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][15] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][13] x0/tb0.tr_reg[tbreg2][addr][15]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][15]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][15]/CE}, {ahbsi[hwdata][15] x0/tb0.tr_reg[tbreg2][addr][15]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][16] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][14] x0/tb0.tr_reg[tbreg2][addr][16]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][16]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][16]/CE}, {ahbsi[hwdata][16] x0/tb0.tr_reg[tbreg2][addr][16]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][16]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][17] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][15] x0/tb0.tr_reg[tbreg2][addr][17]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][17]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][17]/CE}, {ahbsi[hwdata][17] x0/tb0.tr_reg[tbreg2][addr][17]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][18] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][16] x0/tb0.tr_reg[tbreg2][addr][18]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][18]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][18]/CE}, {ahbsi[hwdata][18] x0/tb0.tr_reg[tbreg2][addr][18]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][18]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][19] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][17] x0/tb0.tr_reg[tbreg2][addr][19]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][19]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][19]/CE}, {ahbsi[hwdata][19] x0/tb0.tr_reg[tbreg2][addr][19]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][20] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][18] x0/tb0.tr_reg[tbreg2][addr][20]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][20]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][20]/CE}, {ahbsi[hwdata][20] x0/tb0.tr_reg[tbreg2][addr][20]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][21] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][19] x0/tb0.tr_reg[tbreg2][addr][21]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][21]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][21]/CE}, {ahbsi[hwdata][21] x0/tb0.tr_reg[tbreg2][addr][21]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][22] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][20] x0/tb0.tr_reg[tbreg2][addr][22]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][22]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][22]/CE}, {ahbsi[hwdata][22] x0/tb0.tr_reg[tbreg2][addr][22]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][23] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][21] x0/tb0.tr_reg[tbreg2][addr][23]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][23]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][23]/CE}, {ahbsi[hwdata][23] x0/tb0.tr_reg[tbreg2][addr][23]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][24] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][22] x0/tb0.tr_reg[tbreg2][addr][24]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][24]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][24]/CE}, {ahbsi[hwdata][24] x0/tb0.tr_reg[tbreg2][addr][24]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][25] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][23] x0/tb0.tr_reg[tbreg2][addr][25]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][25]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][25]/CE}, {ahbsi[hwdata][25] x0/tb0.tr_reg[tbreg2][addr][25]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][26] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][24] x0/tb0.tr_reg[tbreg2][addr][26]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][26]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][26]/CE}, {ahbsi[hwdata][26] x0/tb0.tr_reg[tbreg2][addr][26]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][26]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][27] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][25] x0/tb0.tr_reg[tbreg2][addr][27]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][27]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][27]/CE}, {ahbsi[hwdata][27] x0/tb0.tr_reg[tbreg2][addr][27]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][27]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][28] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][26] x0/tb0.tr_reg[tbreg2][addr][28]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][28]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][28]/CE}, {ahbsi[hwdata][28] x0/tb0.tr_reg[tbreg2][addr][28]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][28]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][29] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][27] x0/tb0.tr_reg[tbreg2][addr][29]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][29]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][29]/CE}, {ahbsi[hwdata][29] x0/tb0.tr_reg[tbreg2][addr][29]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][29]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][2] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][0] x0/tb0.tr_reg[tbreg2][addr][2]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][2]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][2]/CE}, {ahbsi[hwdata][2] x0/tb0.tr_reg[tbreg2][addr][2]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][30] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][28] x0/tb0.tr_reg[tbreg2][addr][30]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][30]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][30]/CE}, {ahbsi[hwdata][30] x0/tb0.tr_reg[tbreg2][addr][30]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][30]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y122, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][31] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][29] x0/tb0.tr_reg[tbreg2][addr][31]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][31]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][31]/CE}, {ahbsi[hwdata][31] x0/tb0.tr_reg[tbreg2][addr][31]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][31]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][3] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][1] x0/tb0.tr_reg[tbreg2][addr][3]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][3]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][3]/CE}, {ahbsi[hwdata][3] x0/tb0.tr_reg[tbreg2][addr][3]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][4] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][2] x0/tb0.tr_reg[tbreg2][addr][4]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][4]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][4]/CE}, {ahbsi[hwdata][4] x0/tb0.tr_reg[tbreg2][addr][4]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][5] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][3] x0/tb0.tr_reg[tbreg2][addr][5]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][5]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][5]/CE}, {ahbsi[hwdata][5] x0/tb0.tr_reg[tbreg2][addr][5]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][6] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][4] x0/tb0.tr_reg[tbreg2][addr][6]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][6]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][6]/CE}, {ahbsi[hwdata][6] x0/tb0.tr_reg[tbreg2][addr][6]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][6]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][7] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][5] x0/tb0.tr_reg[tbreg2][addr][7]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][7]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][7]/CE}, {ahbsi[hwdata][7] x0/tb0.tr_reg[tbreg2][addr][7]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][8] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][6] x0/tb0.tr_reg[tbreg2][addr][8]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][8]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][8]/CE}, {ahbsi[hwdata][8] x0/tb0.tr_reg[tbreg2][addr][8]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][8]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][addr][9] - 
nets: {x0/tb0.tr_reg[tbreg2][addr][7] x0/tb0.tr_reg[tbreg2][addr][9]/Q}, {clk x0/tb0.tr_reg[tbreg2][addr][9]/C}, {x0/tv[tbreg2][addr] x0/tb0.tr_reg[tbreg2][addr][9]/CE}, {ahbsi[hwdata][9] x0/tb0.tr_reg[tbreg2][addr][9]/D}, {<const0> x0/tb0.tr_reg[tbreg2][addr][9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][10] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][8] x0/tb0.tr_reg[tbreg2][mask][10]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][10]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][10]/CE}, {ahbsi[hwdata][10] x0/tb0.tr_reg[tbreg2][mask][10]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][11] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][9] x0/tb0.tr_reg[tbreg2][mask][11]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][11]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][11]/CE}, {ahbsi[hwdata][11] x0/tb0.tr_reg[tbreg2][mask][11]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][12] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][10] x0/tb0.tr_reg[tbreg2][mask][12]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][12]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][12]/CE}, {ahbsi[hwdata][12] x0/tb0.tr_reg[tbreg2][mask][12]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][13] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][11] x0/tb0.tr_reg[tbreg2][mask][13]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][13]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][13]/CE}, {ahbsi[hwdata][13] x0/tb0.tr_reg[tbreg2][mask][13]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][14] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][12] x0/tb0.tr_reg[tbreg2][mask][14]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][14]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][14]/CE}, {ahbsi[hwdata][14] x0/tb0.tr_reg[tbreg2][mask][14]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][15] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][13] x0/tb0.tr_reg[tbreg2][mask][15]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][15]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][15]/CE}, {ahbsi[hwdata][15] x0/tb0.tr_reg[tbreg2][mask][15]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][15]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][16] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][14] x0/tb0.tr_reg[tbreg2][mask][16]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][16]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][16]/CE}, {ahbsi[hwdata][16] x0/tb0.tr_reg[tbreg2][mask][16]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][16]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][17] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][15] x0/tb0.tr_reg[tbreg2][mask][17]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][17]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][17]/CE}, {ahbsi[hwdata][17] x0/tb0.tr_reg[tbreg2][mask][17]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][17]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][18] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][16] x0/tb0.tr_reg[tbreg2][mask][18]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][18]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][18]/CE}, {ahbsi[hwdata][18] x0/tb0.tr_reg[tbreg2][mask][18]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][19] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][17] x0/tb0.tr_reg[tbreg2][mask][19]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][19]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][19]/CE}, {ahbsi[hwdata][19] x0/tb0.tr_reg[tbreg2][mask][19]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][20] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][18] x0/tb0.tr_reg[tbreg2][mask][20]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][20]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][20]/CE}, {ahbsi[hwdata][20] x0/tb0.tr_reg[tbreg2][mask][20]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][20]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][21] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][19] x0/tb0.tr_reg[tbreg2][mask][21]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][21]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][21]/CE}, {ahbsi[hwdata][21] x0/tb0.tr_reg[tbreg2][mask][21]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][21]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][22] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][20] x0/tb0.tr_reg[tbreg2][mask][22]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][22]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][22]/CE}, {ahbsi[hwdata][22] x0/tb0.tr_reg[tbreg2][mask][22]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][22]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][23] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][21] x0/tb0.tr_reg[tbreg2][mask][23]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][23]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][23]/CE}, {ahbsi[hwdata][23] x0/tb0.tr_reg[tbreg2][mask][23]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][23]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y119, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][24] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][22] x0/tb0.tr_reg[tbreg2][mask][24]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][24]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][24]/CE}, {ahbsi[hwdata][24] x0/tb0.tr_reg[tbreg2][mask][24]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][25] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][23] x0/tb0.tr_reg[tbreg2][mask][25]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][25]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][25]/CE}, {ahbsi[hwdata][25] x0/tb0.tr_reg[tbreg2][mask][25]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][25]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][26] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][24] x0/tb0.tr_reg[tbreg2][mask][26]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][26]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][26]/CE}, {ahbsi[hwdata][26] x0/tb0.tr_reg[tbreg2][mask][26]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][26]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][27] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][25] x0/tb0.tr_reg[tbreg2][mask][27]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][27]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][27]/CE}, {ahbsi[hwdata][27] x0/tb0.tr_reg[tbreg2][mask][27]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][27]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][28] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][26] x0/tb0.tr_reg[tbreg2][mask][28]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][28]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][28]/CE}, {ahbsi[hwdata][28] x0/tb0.tr_reg[tbreg2][mask][28]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][28]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][29] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][27] x0/tb0.tr_reg[tbreg2][mask][29]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][29]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][29]/CE}, {ahbsi[hwdata][29] x0/tb0.tr_reg[tbreg2][mask][29]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][29]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y121, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][2] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][0] x0/tb0.tr_reg[tbreg2][mask][2]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][2]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][2]/CE}, {ahbsi[hwdata][2] x0/tb0.tr_reg[tbreg2][mask][2]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][30] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][28] x0/tb0.tr_reg[tbreg2][mask][30]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][30]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][30]/CE}, {ahbsi[hwdata][30] x0/tb0.tr_reg[tbreg2][mask][30]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][30]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X56Y120, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][31] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][29] x0/tb0.tr_reg[tbreg2][mask][31]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][31]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][31]/CE}, {ahbsi[hwdata][31] x0/tb0.tr_reg[tbreg2][mask][31]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][31]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][3] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][1] x0/tb0.tr_reg[tbreg2][mask][3]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][3]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][3]/CE}, {ahbsi[hwdata][3] x0/tb0.tr_reg[tbreg2][mask][3]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][4] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][2] x0/tb0.tr_reg[tbreg2][mask][4]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][4]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][4]/CE}, {ahbsi[hwdata][4] x0/tb0.tr_reg[tbreg2][mask][4]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][5] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][3] x0/tb0.tr_reg[tbreg2][mask][5]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][5]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][5]/CE}, {ahbsi[hwdata][5] x0/tb0.tr_reg[tbreg2][mask][5]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][6] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][4] x0/tb0.tr_reg[tbreg2][mask][6]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][6]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][6]/CE}, {ahbsi[hwdata][6] x0/tb0.tr_reg[tbreg2][mask][6]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][7] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][5] x0/tb0.tr_reg[tbreg2][mask][7]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][7]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][7]/CE}, {ahbsi[hwdata][7] x0/tb0.tr_reg[tbreg2][mask][7]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][8] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][6] x0/tb0.tr_reg[tbreg2][mask][8]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][8]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][8]/CE}, {ahbsi[hwdata][8] x0/tb0.tr_reg[tbreg2][mask][8]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][8]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y118, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][mask][9] - 
nets: {x0/tb0.tr_reg[tbreg2][mask][7] x0/tb0.tr_reg[tbreg2][mask][9]/Q}, {clk x0/tb0.tr_reg[tbreg2][mask][9]/C}, {x0/tv[tbreg2][mask] x0/tb0.tr_reg[tbreg2][mask][9]/CE}, {ahbsi[hwdata][9] x0/tb0.tr_reg[tbreg2][mask][9]/D}, {<const0> x0/tb0.tr_reg[tbreg2][mask][9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][read] - 
nets: {x0/tb0.tr_reg[tbreg2][read]__0 x0/tb0.tr_reg[tbreg2][read]/Q}, {clk x0/tb0.tr_reg[tbreg2][read]/C}, {<const1> x0/tb0.tr_reg[tbreg2][read]/CE}, {tb0.tr[tbreg2][read]_i_1_n_0 x0/tb0.tr_reg[tbreg2][read]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[tbreg2][read]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbreg2][write] - 
nets: {x0/tb0.tr_reg[tbreg2][write]__0 x0/tb0.tr_reg[tbreg2][write]/Q}, {clk x0/tb0.tr_reg[tbreg2][write]/C}, {<const1> x0/tb0.tr_reg[tbreg2][write]/CE}, {tb0.tr[tbreg2][write]_i_1_n_0 x0/tb0.tr_reg[tbreg2][write]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[tbreg2][write]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tbwr] - 
nets: {x0/tb0.tr_reg[tbwr_n_0_] x0/tb0.tr_reg[tbwr]/Q}, {clk x0/tb0.tr_reg[tbwr]/C}, {<const1> x0/tb0.tr_reg[tbwr]/CE}, {x0/vabufi[enable] x0/tb0.tr_reg[tbwr]/D}, {<const0> x0/tb0.tr_reg[tbwr]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[tforce] - 
nets: {x0/tb0.tr_reg[tforce]__0 x0/tb0.tr_reg[tforce]/Q}, {clk x0/tb0.tr_reg[tforce]/C}, {<const1> x0/tb0.tr_reg[tforce]/CE}, {tb0.tr[tforce]_i_1_n_0 x0/tb0.tr_reg[tforce]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[tforce]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

x0/tb0.tr_reg[timeren] - 
nets: {x0/tb0.tr_reg[timeren]__0 x0/tb0.tr_reg[timeren]/Q}, {clk x0/tb0.tr_reg[timeren]/C}, {<const1> x0/tb0.tr_reg[timeren]/CE}, {tb0.tr[timeren]_i_1_n_0 x0/tb0.tr_reg[timeren]/D}, {r[ss][0]_i_1_n_0 x0/tb0.tr_reg[timeren]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
<const1>, 
ahbmi[hgrant][0], 
ahbmi[hgrant][10], 
ahbmi[hgrant][11], 
ahbmi[hgrant][12], 
ahbmi[hgrant][13], 
ahbmi[hgrant][14], 
ahbmi[hgrant][15], 
ahbmi[hgrant][1], 
ahbmi[hgrant][2], 
ahbmi[hgrant][3], 
ahbmi[hgrant][4], 
ahbmi[hgrant][5], 
ahbmi[hgrant][6], 
ahbmi[hgrant][7], 
ahbmi[hgrant][8], 
ahbmi[hgrant][9], 
ahbmi[hrdata][0], 
ahbmi[hrdata][10], 
ahbmi[hrdata][11], 
ahbmi[hrdata][12], 
ahbmi[hrdata][13], 
ahbmi[hrdata][14], 
ahbmi[hrdata][15], 
ahbmi[hrdata][16], 
ahbmi[hrdata][17], 
ahbmi[hrdata][18], 
ahbmi[hrdata][19], 
ahbmi[hrdata][1], 
ahbmi[hrdata][20], 
ahbmi[hrdata][21], 
ahbmi[hrdata][22], 
ahbmi[hrdata][23], 
ahbmi[hrdata][24], 
ahbmi[hrdata][25], 
ahbmi[hrdata][26], 
ahbmi[hrdata][27], 
ahbmi[hrdata][28], 
ahbmi[hrdata][29], 
ahbmi[hrdata][2], 
ahbmi[hrdata][30], 
ahbmi[hrdata][31], 
ahbmi[hrdata][3], 
ahbmi[hrdata][4], 
ahbmi[hrdata][5], 
ahbmi[hrdata][6], 
ahbmi[hrdata][7], 
ahbmi[hrdata][8], 
ahbmi[hrdata][9], 
ahbmi[hresp][0], 
ahbmi[hresp][1], 
ahbsi[haddr][0], 
ahbsi[haddr][10], 
ahbsi[haddr][11], 
ahbsi[haddr][12], 
ahbsi[haddr][13], 
ahbsi[haddr][14], 
ahbsi[haddr][15], 
ahbsi[haddr][16], 
ahbsi[haddr][17], 
ahbsi[haddr][18], 
ahbsi[haddr][19], 
ahbsi[haddr][1], 
ahbsi[haddr][20], 
ahbsi[haddr][21], 
ahbsi[haddr][22], 
ahbsi[haddr][23], 
ahbsi[haddr][24], 
ahbsi[haddr][25], 
ahbsi[haddr][26], 
ahbsi[haddr][27], 
ahbsi[haddr][28], 
ahbsi[haddr][29], 
ahbsi[haddr][2], 
ahbsi[haddr][30], 
ahbsi[haddr][31], 
ahbsi[haddr][3], 
ahbsi[haddr][4], 
ahbsi[haddr][5], 
ahbsi[haddr][6], 
ahbsi[haddr][7], 
ahbsi[haddr][8], 
ahbsi[haddr][9], 
ahbsi[hburst][0], 
ahbsi[hburst][1], 
ahbsi[hburst][2], 
ahbsi[hmaster][0], 
ahbsi[hmaster][1], 
ahbsi[hmaster][2], 
ahbsi[hmaster][3], 
ahbsi[hmastlock], 
ahbsi[hready], 
ahbsi[hsel][0], 
ahbsi[hsel][10], 
ahbsi[hsel][11], 
ahbsi[hsel][12], 
ahbsi[hsel][13], 
ahbsi[hsel][14], 
ahbsi[hsel][15], 
ahbsi[hsel][1], 
ahbsi[hsel][2], 
ahbsi[hsel][3], 
ahbsi[hsel][4], 
ahbsi[hsel][5], 
ahbsi[hsel][6], 
ahbsi[hsel][7], 
ahbsi[hsel][8], 
ahbsi[hsel][9], 
ahbsi[hsize][0], 
ahbsi[hsize][1], 
ahbsi[hsize][2], 
ahbsi[htrans][0], 
ahbsi[htrans][1], 
ahbsi[hwdata][0], 
ahbsi[hwdata][10], 
ahbsi[hwdata][11], 
ahbsi[hwdata][12], 
ahbsi[hwdata][13], 
ahbsi[hwdata][14], 
ahbsi[hwdata][15], 
ahbsi[hwdata][16], 
ahbsi[hwdata][17], 
ahbsi[hwdata][18], 
ahbsi[hwdata][19], 
ahbsi[hwdata][1], 
ahbsi[hwdata][20], 
ahbsi[hwdata][21], 
ahbsi[hwdata][22], 
ahbsi[hwdata][23], 
ahbsi[hwdata][24], 
ahbsi[hwdata][25], 
ahbsi[hwdata][26], 
ahbsi[hwdata][27], 
ahbsi[hwdata][28], 
ahbsi[hwdata][29], 
ahbsi[hwdata][2], 
ahbsi[hwdata][30], 
ahbsi[hwdata][31], 
ahbsi[hwdata][3], 
ahbsi[hwdata][4], 
ahbsi[hwdata][5], 
ahbsi[hwdata][6], 
ahbsi[hwdata][7], 
ahbsi[hwdata][8], 
ahbsi[hwdata][9], 
ahbsi[hwrite], 
ahbso[hirq][0], 
ahbso[hrdata][0], 
ahbso[hrdata][10], 
ahbso[hrdata][11], 
ahbso[hrdata][12], 
ahbso[hrdata][13], 
ahbso[hrdata][14], 
ahbso[hrdata][15], 
ahbso[hrdata][16], 
ahbso[hrdata][17], 
ahbso[hrdata][18], 
ahbso[hrdata][19], 
ahbso[hrdata][1], 
ahbso[hrdata][20], 
ahbso[hrdata][21], 
ahbso[hrdata][22], 
ahbso[hrdata][23], 
ahbso[hrdata][24], 
ahbso[hrdata][25], 
ahbso[hrdata][26], 
ahbso[hrdata][27], 
ahbso[hrdata][28], 
ahbso[hrdata][29], 
ahbso[hrdata][2], 
ahbso[hrdata][30], 
ahbso[hrdata][31], 
ahbso[hrdata][3], 
ahbso[hrdata][4], 
ahbso[hrdata][5], 
ahbso[hrdata][6], 
ahbso[hrdata][7], 
ahbso[hrdata][8], 
ahbso[hrdata][9], 
ahbso[hready], 
clk, 
dbgi[0][crdy], 
dbgi[0][data][0], 
dbgi[0][data][10], 
dbgi[0][data][11], 
dbgi[0][data][12], 
dbgi[0][data][13], 
dbgi[0][data][14], 
dbgi[0][data][15], 
dbgi[0][data][16], 
dbgi[0][data][17], 
dbgi[0][data][18], 
dbgi[0][data][19], 
dbgi[0][data][1], 
dbgi[0][data][20], 
dbgi[0][data][21], 
dbgi[0][data][22], 
dbgi[0][data][23], 
dbgi[0][data][24], 
dbgi[0][data][25], 
dbgi[0][data][26], 
dbgi[0][data][27], 
dbgi[0][data][28], 
dbgi[0][data][29], 
dbgi[0][data][2], 
dbgi[0][data][30], 
dbgi[0][data][31], 
dbgi[0][data][3], 
dbgi[0][data][4], 
dbgi[0][data][5], 
dbgi[0][data][6], 
dbgi[0][data][7], 
dbgi[0][data][8], 
dbgi[0][data][9], 
dbgi[0][dsu], 
dbgi[0][dsumode], 
dbgi[0][ducnt], 
dbgi[0][error], 
dbgi[0][halt], 
dbgi[0][idle], 
dbgi[0][ipend], 
dbgi[0][pwd], 
dbgi[1][crdy], 
dbgi[1][data][0], 
dbgi[1][data][10], 
dbgi[1][data][11], 
dbgi[1][data][12], 
dbgi[1][data][13], 
dbgi[1][data][14], 
dbgi[1][data][15], 
dbgi[1][data][16], 
dbgi[1][data][17], 
dbgi[1][data][18], 
dbgi[1][data][19], 
dbgi[1][data][1], 
dbgi[1][data][20], 
dbgi[1][data][21], 
dbgi[1][data][22], 
dbgi[1][data][23], 
dbgi[1][data][24], 
dbgi[1][data][25], 
dbgi[1][data][26], 
dbgi[1][data][27], 
dbgi[1][data][28], 
dbgi[1][data][29], 
dbgi[1][data][2], 
dbgi[1][data][30], 
dbgi[1][data][31], 
dbgi[1][data][3], 
dbgi[1][data][4], 
dbgi[1][data][5], 
dbgi[1][data][6], 
dbgi[1][data][7], 
dbgi[1][data][8], 
dbgi[1][data][9], 
dbgi[1][dsu], 
dbgi[1][dsumode], 
dbgi[1][ducnt], 
dbgi[1][error], 
dbgi[1][halt], 
dbgi[1][idle], 
dbgi[1][ipend], 
dbgi[1][pwd], 
dbgi[2][crdy], 
dbgi[2][data][0], 
dbgi[2][data][10], 
dbgi[2][data][11], 
dbgi[2][data][12], 
dbgi[2][data][13], 
dbgi[2][data][14], 
dbgi[2][data][15], 
dbgi[2][data][16], 
dbgi[2][data][17], 
dbgi[2][data][18], 
dbgi[2][data][19], 
dbgi[2][data][1], 
dbgi[2][data][20], 
dbgi[2][data][21], 
dbgi[2][data][22], 
dbgi[2][data][23], 
dbgi[2][data][24], 
dbgi[2][data][25], 
dbgi[2][data][26], 
dbgi[2][data][27], 
dbgi[2][data][28], 
dbgi[2][data][29], 
dbgi[2][data][2], 
dbgi[2][data][30], 
dbgi[2][data][31], 
dbgi[2][data][3], 
dbgi[2][data][4], 
dbgi[2][data][5], 
dbgi[2][data][6], 
dbgi[2][data][7], 
dbgi[2][data][8], 
dbgi[2][data][9], 
dbgi[2][dsu], 
dbgi[2][dsumode], 
dbgi[2][ducnt], 
dbgi[2][error], 
dbgi[2][halt], 
dbgi[2][idle], 
dbgi[2][ipend], 
dbgi[2][pwd], 
dbgi[3][crdy], 
dbgi[3][data][0], 
dbgi[3][data][10], 
dbgi[3][data][11], 
dbgi[3][data][12], 
dbgi[3][data][13], 
dbgi[3][data][14], 
dbgi[3][data][15], 
dbgi[3][data][16], 
dbgi[3][data][17], 
dbgi[3][data][18], 
dbgi[3][data][19], 
dbgi[3][data][1], 
dbgi[3][data][20], 
dbgi[3][data][21], 
dbgi[3][data][22], 
dbgi[3][data][23], 
dbgi[3][data][24], 
dbgi[3][data][25], 
dbgi[3][data][26], 
dbgi[3][data][27], 
dbgi[3][data][28], 
dbgi[3][data][29], 
dbgi[3][data][2], 
dbgi[3][data][30], 
dbgi[3][data][31], 
dbgi[3][data][3], 
dbgi[3][data][4], 
dbgi[3][data][5], 
dbgi[3][data][6], 
dbgi[3][data][7], 
dbgi[3][data][8], 
dbgi[3][data][9], 
dbgi[3][dsu], 
dbgi[3][dsumode], 
dbgi[3][ducnt], 
dbgi[3][error], 
dbgi[3][halt], 
dbgi[3][idle], 
dbgi[3][ipend], 
dbgi[3][pwd], 
dbgo[0][berror], 
dbgo[0][bsoft], 
dbgo[0][btrapa], 
dbgo[0][btrape], 
dbgo[0][bwatch], 
dbgo[0][daddr][11], 
dbgo[0][daddr][12], 
dbgo[0][daddr][13], 
dbgo[0][daddr][14], 
dbgo[0][daddr][15], 
dbgo[0][daddr][16], 
dbgo[0][daddr][17], 
dbgo[0][daddr][18], 
dbgo[0][daddr][19], 
dbgo[0][daddr][23], 
dbgo[0][dbreak], 
dbgo[0][ddata][0], 
dbgo[0][ddata][10], 
dbgo[0][ddata][11], 
dbgo[0][ddata][12], 
dbgo[0][ddata][13], 
dbgo[0][ddata][14], 
dbgo[0][ddata][15], 
dbgo[0][ddata][16], 
dbgo[0][ddata][17], 
dbgo[0][ddata][18], 
dbgo[0][ddata][19], 
dbgo[0][ddata][1], 
dbgo[0][ddata][20], 
dbgo[0][ddata][21], 
dbgo[0][ddata][22], 
dbgo[0][ddata][23], 
dbgo[0][ddata][24], 
dbgo[0][ddata][25], 
dbgo[0][ddata][26], 
dbgo[0][ddata][27], 
dbgo[0][ddata][28], 
dbgo[0][ddata][29], 
dbgo[0][ddata][2], 
dbgo[0][ddata][30], 
dbgo[0][ddata][31], 
dbgo[0][ddata][3], 
dbgo[0][ddata][4], 
dbgo[0][ddata][5], 
dbgo[0][ddata][6], 
dbgo[0][ddata][7], 
dbgo[0][ddata][8], 
dbgo[0][ddata][9], 
dbgo[0][denable], 
dbgo[0][dsuen], 
dbgo[0][halt], 
dbgo[0][reset], 
dbgo[0][step], 
dbgo[0][tenable], 
dbgo[0][timer][0], 
dbgo[0][timer][10], 
dbgo[0][timer][11], 
dbgo[0][timer][12], 
dbgo[0][timer][13], 
dbgo[0][timer][14], 
dbgo[0][timer][15], 
dbgo[0][timer][16], 
dbgo[0][timer][17], 
dbgo[0][timer][18], 
dbgo[0][timer][19], 
dbgo[0][timer][1], 
dbgo[0][timer][20], 
dbgo[0][timer][21], 
dbgo[0][timer][22], 
dbgo[0][timer][23], 
dbgo[0][timer][24], 
dbgo[0][timer][25], 
dbgo[0][timer][26], 
dbgo[0][timer][27], 
dbgo[0][timer][28], 
dbgo[0][timer][29], 
dbgo[0][timer][2], 
dbgo[0][timer][3], 
dbgo[0][timer][4], 
dbgo[0][timer][5], 
dbgo[0][timer][6], 
dbgo[0][timer][7], 
dbgo[0][timer][8], 
dbgo[0][timer][9], 
dbgo[1][berror], 
dbgo[1][bsoft], 
dbgo[1][btrapa], 
dbgo[1][btrape], 
dbgo[1][bwatch], 
dbgo[1][dbreak], 
dbgo[1][denable], 
dbgo[1][dsuen], 
dbgo[1][halt], 
dbgo[1][reset], 
dbgo[1][step], 
dbgo[1][tenable], 
dbgo[2][berror], 
dbgo[2][bsoft], 
dbgo[2][btrapa], 
dbgo[2][btrape], 
dbgo[2][bwatch], 
dbgo[2][dbreak], 
dbgo[2][denable], 
dbgo[2][dsuen], 
dbgo[2][halt], 
dbgo[2][reset], 
dbgo[2][step], 
dbgo[2][tenable], 
dbgo[3][berror], 
dbgo[3][bsoft], 
dbgo[3][btrapa], 
dbgo[3][btrape], 
dbgo[3][bwatch], 
dbgo[3][daddr][10], 
dbgo[3][daddr][20], 
dbgo[3][daddr][21], 
dbgo[3][daddr][22], 
dbgo[3][daddr][2], 
dbgo[3][daddr][3], 
dbgo[3][daddr][4], 
dbgo[3][daddr][5], 
dbgo[3][daddr][6], 
dbgo[3][daddr][7], 
dbgo[3][daddr][8], 
dbgo[3][daddr][9], 
dbgo[3][dbreak], 
dbgo[3][denable], 
dbgo[3][dsuen], 
dbgo[3][dwrite], 
dbgo[3][halt], 
dbgo[3][reset], 
dbgo[3][step], 
dbgo[3][tenable], 
dsui[break], 
dsui[enable], 
dsuo[active], 
dsuo[astat][busy], 
dsuo[astat][hmaster][0], 
dsuo[astat][hmaster][1], 
dsuo[astat][hmaster][2], 
dsuo[astat][hmaster][3], 
dsuo[astat][hsize][0], 
dsuo[astat][hsize][1], 
dsuo[astat][hsize][2], 
dsuo[astat][hsize][3], 
dsuo[astat][hsize][4], 
dsuo[astat][hsize][5], 
dsuo[astat][idle], 
dsuo[astat][locked], 
dsuo[astat][nseq], 
dsuo[astat][read], 
dsuo[astat][retry], 
dsuo[astat][seq], 
dsuo[astat][spdel], 
dsuo[astat][split], 
dsuo[astat][write], 
dsuo[astat][ws], 
dsuo[pwd][0], 
dsuo[pwd][1], 
dsuo[pwd][2], 
dsuo[pwd][3], 
dsuo[tstop], 
rst, 

x0/di[write][3] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_EE4C0 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX16 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX17 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX24 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX25 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX32 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX33 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX8 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX9 BRAM_L_X38Y115/BRAM_EE4C0_0 BRAM_L_X38Y115/BRAM_FIFO36_WEAL0 BRAM_L_X38Y115/BRAM_FIFO36_WEAL1 BRAM_L_X38Y115/BRAM_FIFO36_WEAL2 BRAM_L_X38Y115/BRAM_FIFO36_WEAL3 BRAM_L_X38Y115/BRAM_FIFO36_WEAU0 BRAM_L_X38Y115/BRAM_FIFO36_WEAU1 BRAM_L_X38Y115/BRAM_FIFO36_WEAU2 BRAM_L_X38Y115/BRAM_FIFO36_WEAU3 BRAM_L_X38Y115/BRAM_IMUX16_2 BRAM_L_X38Y115/BRAM_IMUX17_2 BRAM_L_X38Y115/BRAM_IMUX24_2 BRAM_L_X38Y115/BRAM_IMUX25_2 BRAM_L_X38Y115/BRAM_IMUX32_2 BRAM_L_X38Y115/BRAM_IMUX33_2 BRAM_L_X38Y115/BRAM_IMUX8_2 BRAM_L_X38Y115/BRAM_IMUX9_2 CLBLM_L_X34Y115/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y115/CLBLM_L_A CLBLM_L_X36Y115/CLBLM_EE4A0 CLBLM_R_X37Y115/CLBLM_EE4C0 DSP_R_X35Y115/DSP_EE4A0_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EE4A0 INT_L_X34Y115/EE4BEG0 INT_L_X34Y115/LOGIC_OUTS_L8 INT_L_X36Y115/EE4B0 INT_L_X38Y115/EE4END0 INT_L_X38Y115/NN2BEG0 INT_L_X38Y115/NR1BEG0 INT_L_X38Y116/NN2A0 INT_L_X38Y116/NN2END_S2_0 INT_L_X38Y116/NR1BEG0 INT_L_X38Y116/NR1END0 INT_L_X38Y117/IMUX_L16 INT_L_X38Y117/IMUX_L17 INT_L_X38Y117/IMUX_L24 INT_L_X38Y117/IMUX_L25 INT_L_X38Y117/IMUX_L32 INT_L_X38Y117/IMUX_L33 INT_L_X38Y117/IMUX_L8 INT_L_X38Y117/IMUX_L9 INT_L_X38Y117/NN2END0 INT_L_X38Y117/NR1END0 INT_R_X35Y115/EE4A0 INT_R_X37Y115/EE4C0 VBRK_X89Y120/VBRK_EE4A0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX16_2->BRAM_FIFO36_WEAL0 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX17_2->BRAM_FIFO36_WEAL2 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX24_2->BRAM_FIFO36_WEAU1 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX25_2->BRAM_FIFO36_WEAU3 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX32_2->BRAM_FIFO36_WEAL1 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX33_2->BRAM_FIFO36_WEAL3 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX8_2->BRAM_FIFO36_WEAU0 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX9_2->BRAM_FIFO36_WEAU2 CLBLM_L_X34Y115/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y115/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X38Y115/INT_L.EE4END0->>NN2BEG0 INT_L_X38Y115/INT_L.EE4END0->>NR1BEG0 INT_L_X38Y116/INT_L.NR1END0->>NR1BEG0 INT_L_X38Y117/INT_L.NN2END0->>IMUX_L16 INT_L_X38Y117/INT_L.NN2END0->>IMUX_L17 INT_L_X38Y117/INT_L.NN2END0->>IMUX_L24 INT_L_X38Y117/INT_L.NN2END0->>IMUX_L32 INT_L_X38Y117/INT_L.NN2END0->>IMUX_L8 INT_L_X38Y117/INT_L.NN2END0->>IMUX_L9 INT_L_X38Y117/INT_L.NR1END0->>IMUX_L25 INT_L_X38Y117/INT_L.NR1END0->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

a8.r0_i_75_n_0 - 
wires: CLBLL_L_X32Y113/CLBLL_EE4A0 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y115/CLBLM_L_A CLBLM_L_X34Y113/CLBLM_EE4C0 CLBLM_L_X34Y115/CLBLM_IMUX0 CLBLM_L_X34Y115/CLBLM_IMUX16 CLBLM_L_X34Y115/CLBLM_IMUX30 CLBLM_L_X34Y115/CLBLM_IMUX46 CLBLM_L_X34Y115/CLBLM_L_A3 CLBLM_L_X34Y115/CLBLM_L_B3 CLBLM_L_X34Y115/CLBLM_L_C5 CLBLM_L_X34Y115/CLBLM_L_D5 CLBLM_R_X33Y113/CLBLM_EE4C0 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_EE4A0_1 INT_INTERFACE_R_X31Y113/INT_INTERFACE_EE4A0 INT_L_X30Y113/EE4BEG0 INT_L_X30Y113/SS2END0 INT_L_X30Y114/SS2A0 INT_L_X30Y115/LOGIC_OUTS_L8 INT_L_X30Y115/SS2BEG0 INT_L_X32Y113/EE4B0 INT_L_X34Y113/EE4END0 INT_L_X34Y113/NN2BEG0 INT_L_X34Y114/NN2A0 INT_L_X34Y114/NN2END_S2_0 INT_L_X34Y115/IMUX_L0 INT_L_X34Y115/IMUX_L16 INT_L_X34Y115/IMUX_L30 INT_L_X34Y115/IMUX_L46 INT_L_X34Y115/NL1BEG_N3 INT_L_X34Y115/NN2END0 INT_R_X31Y113/EE4A0 INT_R_X33Y113/EE4C0 VBRK_X79Y118/VBRK_EE4A0 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X30Y113/INT_L.SS2END0->>EE4BEG0 INT_L_X30Y115/INT_L.LOGIC_OUTS_L8->>SS2BEG0 INT_L_X34Y113/INT_L.EE4END0->>NN2BEG0 INT_L_X34Y115/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X34Y115/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X34Y115/INT_L.NN2END0->>IMUX_L0 INT_L_X34Y115/INT_L.NN2END0->>IMUX_L16 INT_L_X34Y115/INT_L.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/vabufi[enable] - 
wires: CLBLL_L_X32Y115/CLBLL_EE4B2 CLBLL_R_X29Y115/CLBLL_EE4BEG2 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y115/CLBLL_L_C CLBLL_R_X29Y115/CLBLL_L_CMUX CLBLL_R_X29Y116/CLBLL_NE2A2 CLBLL_R_X29Y117/CLBLL_BYP0 CLBLL_R_X29Y117/CLBLL_L_AX CLBLM_L_X30Y115/CLBLM_EE4BEG2 CLBLM_L_X30Y116/CLBLM_IMUX5 CLBLM_L_X30Y116/CLBLM_L_A6 CLBLM_L_X30Y116/CLBLM_NE2A2 CLBLM_L_X34Y115/CLBLM_EL1BEG1 CLBLM_L_X34Y115/CLBLM_IMUX10 CLBLM_L_X34Y115/CLBLM_IMUX26 CLBLM_L_X34Y115/CLBLM_IMUX34 CLBLM_L_X34Y115/CLBLM_IMUX42 CLBLM_L_X34Y115/CLBLM_L_A4 CLBLM_L_X34Y115/CLBLM_L_B4 CLBLM_L_X34Y115/CLBLM_L_C6 CLBLM_L_X34Y115/CLBLM_L_D6 CLBLM_L_X34Y116/CLBLM_IMUX42 CLBLM_L_X34Y116/CLBLM_L_D6 CLBLM_R_X33Y115/CLBLM_EL1BEG1 CLK_FEED_X78Y120/CLK_FEED_EE4B2 INT_INTERFACE_R_X31Y115/INT_INTERFACE_EE4B2 INT_L_X30Y115/EE4A2 INT_L_X30Y116/IMUX_L5 INT_L_X30Y116/NE2END2 INT_L_X32Y115/EE4C2 INT_L_X34Y115/EL1END1 INT_L_X34Y115/IMUX_L10 INT_L_X34Y115/IMUX_L26 INT_L_X34Y115/IMUX_L34 INT_L_X34Y115/IMUX_L42 INT_L_X34Y115/NR1BEG1 INT_L_X34Y116/IMUX_L42 INT_L_X34Y116/NR1END1 INT_R_X29Y115/EE4BEG2 INT_R_X29Y115/LOGIC_OUTS10 INT_R_X29Y115/LOGIC_OUTS18 INT_R_X29Y115/NE2BEG2 INT_R_X29Y115/NN2BEG0 INT_R_X29Y116/NE2A2 INT_R_X29Y116/NN2A0 INT_R_X29Y116/NN2END_S2_0 INT_R_X29Y117/BYP0 INT_R_X29Y117/BYP_ALT0 INT_R_X29Y117/NN2END0 INT_R_X31Y115/EE4B2 INT_R_X33Y115/EE4END2 INT_R_X33Y115/EL1BEG1 VBRK_X73Y120/VBRK_EE4BEG2 VBRK_X73Y121/VBRK_NE2A2 VBRK_X79Y120/VBRK_EE4B2 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y117/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X30Y116/INT_L.NE2END2->>IMUX_L5 INT_L_X34Y115/INT_L.EL1END1->>IMUX_L10 INT_L_X34Y115/INT_L.EL1END1->>IMUX_L26 INT_L_X34Y115/INT_L.EL1END1->>IMUX_L34 INT_L_X34Y115/INT_L.EL1END1->>IMUX_L42 INT_L_X34Y115/INT_L.EL1END1->>NR1BEG1 INT_L_X34Y116/INT_L.NR1END1->>IMUX_L42 INT_R_X29Y115/INT_R.LOGIC_OUTS10->>EE4BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X29Y117/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y117/INT_R.NN2END0->>BYP_ALT0 INT_R_X33Y115/INT_R.EE4END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

a8.r0_i_76_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_EE4B3 CLBLL_R_X27Y115/CLBLL_LL_D CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y115/CLBLL_NE4BEG3 CLBLL_R_X29Y119/CLBLL_EE4BEG3 CLBLM_L_X28Y115/CLBLM_NE4BEG3 CLBLM_L_X30Y119/CLBLM_EE4BEG3 CLBLM_L_X34Y115/CLBLM_IMUX14 CLBLM_L_X34Y115/CLBLM_IMUX21 CLBLM_L_X34Y115/CLBLM_IMUX37 CLBLM_L_X34Y115/CLBLM_IMUX6 CLBLM_L_X34Y115/CLBLM_L_A1 CLBLM_L_X34Y115/CLBLM_L_B1 CLBLM_L_X34Y115/CLBLM_L_C4 CLBLM_L_X34Y115/CLBLM_L_D4 CLBLM_L_X34Y119/CLBLM_SE4BEG3 CLBLM_R_X33Y119/CLBLM_SE4BEG3 CLK_FEED_X78Y124/CLK_FEED_EE4B3 INT_INTERFACE_R_X31Y119/INT_INTERFACE_EE4B3 INT_L_X28Y115/NE6A3 INT_L_X28Y116/NE6B3 INT_L_X28Y117/NE6C3 INT_L_X28Y118/NE6D3 INT_L_X28Y119/NE6E3 INT_L_X30Y119/EE4A3 INT_L_X32Y119/EE4C3 INT_L_X34Y115/IMUX_L14 INT_L_X34Y115/IMUX_L21 INT_L_X34Y115/IMUX_L37 INT_L_X34Y115/IMUX_L6 INT_L_X34Y115/SE6E3 INT_L_X34Y115/WL1END2 INT_L_X34Y116/SE6D3 INT_L_X34Y117/SE6C3 INT_L_X34Y118/SE6B3 INT_L_X34Y119/SE6A3 INT_R_X27Y115/LOGIC_OUTS15 INT_R_X27Y115/NE6BEG3 INT_R_X29Y119/EE4BEG3 INT_R_X29Y119/NE6END3 INT_R_X31Y119/EE4B3 INT_R_X33Y119/EE4END3 INT_R_X33Y119/SE6BEG3 INT_R_X35Y115/SE6END3 INT_R_X35Y115/WL1BEG2 VBRK_X73Y124/VBRK_EE4BEG3 VBRK_X79Y124/VBRK_EE4B3 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X34Y115/INT_L.WL1END2->>IMUX_L14 INT_L_X34Y115/INT_L.WL1END2->>IMUX_L21 INT_L_X34Y115/INT_L.WL1END2->>IMUX_L37 INT_L_X34Y115/INT_L.WL1END2->>IMUX_L6 INT_R_X27Y115/INT_R.LOGIC_OUTS15->>NE6BEG3 INT_R_X29Y119/INT_R.NE6END3->>EE4BEG3 INT_R_X33Y119/INT_R.EE4END3->>SE6BEG3 INT_R_X35Y115/INT_R.SE6END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/di[data][57] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX9 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_EE2A0 BRAM_L_X38Y120/BRAM_EE2A0_4 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU12 BRAM_L_X38Y120/BRAM_IMUX9_4 CLBLM_L_X34Y124/CLBLM_EE2BEG0 CLBLM_L_X36Y123/CLBLM_SE2A0 CLBLM_R_X33Y124/CLBLM_EE2BEG0 CLBLM_R_X33Y124/CLBLM_LOGIC_OUTS12 CLBLM_R_X33Y124/CLBLM_M_A CLBLM_R_X37Y124/CLBLM_EE2A0 DSP_R_X35Y120/DSP_SE2A0_3 INT_INTERFACE_R_X35Y123/INT_INTERFACE_SE2A0 INT_L_X34Y124/EE2A0 INT_L_X36Y123/NR1BEG0 INT_L_X36Y123/SE2END0 INT_L_X36Y124/EE2BEG0 INT_L_X36Y124/NR1END0 INT_L_X38Y124/EE2END0 INT_L_X38Y124/IMUX_L9 INT_R_X33Y124/EE2BEG0 INT_R_X33Y124/LOGIC_OUTS12 INT_R_X35Y123/SE2A0 INT_R_X35Y124/EE2END0 INT_R_X35Y124/SE2BEG0 INT_R_X37Y124/EE2A0 VBRK_X89Y128/VBRK_SE2A0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX9_4->BRAM_FIFO36_DIADIU12 CLBLM_R_X33Y124/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y123/INT_L.SE2END0->>NR1BEG0 INT_L_X36Y124/INT_L.NR1END0->>EE2BEG0 INT_L_X38Y124/INT_L.EE2END0->>IMUX_L9 INT_R_X33Y124/INT_R.LOGIC_OUTS12->>EE2BEG0 INT_R_X35Y124/INT_R.EE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tforce]__0 - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_ER1BEG0 BRAM_L_X38Y115/BRAM_EE2BEG3_4 BRAM_L_X38Y115/BRAM_SE2A3_3 BRAM_L_X38Y115/BRAM_SW2A3_2 BRAM_L_X38Y115/BRAM_WL1END2_3 BRAM_L_X38Y120/BRAM_ER1BEG0_0 CLBLL_L_X32Y113/CLBLL_NW4A2 CLBLL_L_X32Y113/CLBLL_WW2A1 CLBLL_L_X32Y114/CLBLL_EE4B2 CLBLL_L_X32Y115/CLBLL_IMUX12 CLBLL_L_X32Y115/CLBLL_IMUX26 CLBLL_L_X32Y115/CLBLL_IMUX6 CLBLL_L_X32Y115/CLBLL_LL_B6 CLBLL_L_X32Y115/CLBLL_L_A1 CLBLL_L_X32Y115/CLBLL_L_B4 CLBLL_L_X32Y116/CLBLL_IMUX22 CLBLL_L_X32Y116/CLBLL_LL_C3 CLBLL_L_X32Y117/CLBLL_NE4C2 CLBLL_L_X32Y118/CLBLL_IMUX1 CLBLL_L_X32Y118/CLBLL_LL_A3 CLBLL_L_X32Y119/CLBLL_IMUX11 CLBLL_L_X32Y119/CLBLL_IMUX44 CLBLL_L_X32Y119/CLBLL_LL_A4 CLBLL_L_X32Y119/CLBLL_LL_D4 CLBLL_L_X32Y121/CLBLL_IMUX38 CLBLL_L_X32Y121/CLBLL_LL_D3 CLBLL_L_X32Y124/CLBLL_SW4A2 CLBLL_L_X40Y115/CLBLL_SE2A3 CLBLL_L_X40Y115/CLBLL_WL1END2 CLBLL_L_X40Y118/CLBLL_SE2A3 CLBLL_L_X40Y118/CLBLL_WL1END2 CLBLL_L_X40Y121/CLBLL_NE2A1 CLBLL_L_X40Y122/CLBLL_NW2A1 CLBLL_R_X27Y118/CLBLL_NW4END2 CLBLL_R_X27Y119/CLBLL_IMUX2 CLBLL_R_X27Y119/CLBLL_LL_A2 CLBLL_R_X27Y120/CLBLL_IMUX27 CLBLL_R_X27Y120/CLBLL_LL_B4 CLBLL_R_X27Y121/CLBLL_NE2A2 CLBLL_R_X29Y114/CLBLL_EE4BEG2 CLBLL_R_X29Y114/CLBLL_IMUX29 CLBLL_R_X29Y114/CLBLL_LL_C2 CLBLL_R_X29Y114/CLBLL_LL_CQ CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS6 CLBLL_R_X29Y115/CLBLL_EL1BEG0 CLBLL_R_X29Y115/CLBLL_IMUX18 CLBLL_R_X29Y115/CLBLL_IMUX25 CLBLL_R_X29Y115/CLBLL_LL_B2 CLBLL_R_X29Y115/CLBLL_L_B5 CLBLL_R_X29Y117/CLBLL_WW2A1 CLBLL_R_X29Y121/CLBLL_IMUX45 CLBLL_R_X29Y121/CLBLL_LL_D2 CLBLL_R_X29Y121/CLBLL_NW2A3 CLBLL_R_X29Y122/CLBLL_IMUX13 CLBLL_R_X29Y122/CLBLL_IMUX5 CLBLL_R_X29Y122/CLBLL_L_A6 CLBLL_R_X29Y122/CLBLL_L_B6 CLBLL_R_X29Y123/CLBLL_EL1BEG1 CLBLL_R_X29Y123/CLBLL_IMUX10 CLBLL_R_X29Y123/CLBLL_L_A4 CLBLM_L_X28Y117/CLBLM_IMUX36 CLBLM_L_X28Y117/CLBLM_L_D2 CLBLM_L_X28Y118/CLBLM_NW4END2 CLBLM_L_X28Y121/CLBLM_IMUX3 CLBLM_L_X28Y121/CLBLM_L_A2 CLBLM_L_X28Y121/CLBLM_NE2A2 CLBLM_L_X30Y114/CLBLM_EE4BEG2 CLBLM_L_X30Y115/CLBLM_EL1BEG0 CLBLM_L_X30Y115/CLBLM_IMUX16 CLBLM_L_X30Y115/CLBLM_L_B3 CLBLM_L_X30Y116/CLBLM_IMUX14 CLBLM_L_X30Y116/CLBLM_L_B1 CLBLM_L_X30Y117/CLBLM_IMUX42 CLBLM_L_X30Y117/CLBLM_L_D6 CLBLM_L_X30Y117/CLBLM_WW2A1 CLBLM_L_X30Y118/CLBLM_IMUX22 CLBLM_L_X30Y118/CLBLM_IMUX45 CLBLM_L_X30Y118/CLBLM_M_C3 CLBLM_L_X30Y118/CLBLM_M_D2 CLBLM_L_X30Y119/CLBLM_IMUX4 CLBLM_L_X30Y119/CLBLM_M_A6 CLBLM_L_X30Y121/CLBLM_NW2A3 CLBLM_L_X30Y122/CLBLM_IMUX14 CLBLM_L_X30Y122/CLBLM_IMUX6 CLBLM_L_X30Y122/CLBLM_L_A1 CLBLM_L_X30Y122/CLBLM_L_B1 CLBLM_L_X30Y123/CLBLM_EL1BEG1 CLBLM_L_X30Y123/CLBLM_IMUX10 CLBLM_L_X30Y123/CLBLM_L_A4 CLBLM_L_X34Y113/CLBLM_ER1BEG3 CLBLM_L_X34Y113/CLBLM_IMUX7 CLBLM_L_X34Y113/CLBLM_M_A1 CLBLM_L_X34Y114/CLBLM_IMUX29 CLBLM_L_X34Y114/CLBLM_IMUX45 CLBLM_L_X34Y114/CLBLM_M_C2 CLBLM_L_X34Y114/CLBLM_M_D2 CLBLM_L_X34Y114/CLBLM_SE2A2 CLBLM_L_X34Y115/CLBLM_EE2BEG2 CLBLM_L_X34Y115/CLBLM_IMUX15 CLBLM_L_X34Y115/CLBLM_IMUX22 CLBLM_L_X34Y115/CLBLM_M_B1 CLBLM_L_X34Y115/CLBLM_M_C3 CLBLM_L_X34Y116/CLBLM_IMUX15 CLBLM_L_X34Y116/CLBLM_IMUX22 CLBLM_L_X34Y116/CLBLM_IMUX38 CLBLM_L_X34Y116/CLBLM_IMUX7 CLBLM_L_X34Y116/CLBLM_M_A1 CLBLM_L_X34Y116/CLBLM_M_B1 CLBLM_L_X34Y116/CLBLM_M_C3 CLBLM_L_X34Y116/CLBLM_M_D3 CLBLM_L_X34Y116/CLBLM_SW2A1 CLBLM_L_X34Y117/CLBLM_IMUX17 CLBLM_L_X34Y117/CLBLM_IMUX28 CLBLM_L_X34Y117/CLBLM_IMUX43 CLBLM_L_X34Y117/CLBLM_M_B3 CLBLM_L_X34Y117/CLBLM_M_C4 CLBLM_L_X34Y117/CLBLM_M_D6 CLBLM_L_X34Y117/CLBLM_SW4A1 CLBLM_L_X34Y118/CLBLM_IMUX11 CLBLM_L_X34Y118/CLBLM_IMUX14 CLBLM_L_X34Y118/CLBLM_IMUX15 CLBLM_L_X34Y118/CLBLM_IMUX6 CLBLM_L_X34Y118/CLBLM_L_A1 CLBLM_L_X34Y118/CLBLM_L_B1 CLBLM_L_X34Y118/CLBLM_M_A4 CLBLM_L_X34Y118/CLBLM_M_B1 CLBLM_L_X34Y119/CLBLM_IMUX14 CLBLM_L_X34Y119/CLBLM_IMUX28 CLBLM_L_X34Y119/CLBLM_IMUX3 CLBLM_L_X34Y119/CLBLM_IMUX43 CLBLM_L_X34Y119/CLBLM_L_A2 CLBLM_L_X34Y119/CLBLM_L_B1 CLBLM_L_X34Y119/CLBLM_M_C4 CLBLM_L_X34Y119/CLBLM_M_D6 CLBLM_L_X34Y119/CLBLM_WR1END0 CLBLM_L_X34Y120/CLBLM_IMUX12 CLBLM_L_X34Y120/CLBLM_IMUX19 CLBLM_L_X34Y120/CLBLM_IMUX3 CLBLM_L_X34Y120/CLBLM_IMUX34 CLBLM_L_X34Y120/CLBLM_IMUX8 CLBLM_L_X34Y120/CLBLM_L_A2 CLBLM_L_X34Y120/CLBLM_L_B2 CLBLM_L_X34Y120/CLBLM_L_C6 CLBLM_L_X34Y120/CLBLM_M_A5 CLBLM_L_X34Y120/CLBLM_M_B6 CLBLM_L_X34Y120/CLBLM_NW2A3 CLBLM_L_X34Y120/CLBLM_WL1END0 CLBLM_L_X34Y121/CLBLM_IMUX13 CLBLM_L_X34Y121/CLBLM_IMUX23 CLBLM_L_X34Y121/CLBLM_IMUX37 CLBLM_L_X34Y121/CLBLM_IMUX38 CLBLM_L_X34Y121/CLBLM_L_B6 CLBLM_L_X34Y121/CLBLM_L_C3 CLBLM_L_X34Y121/CLBLM_L_D4 CLBLM_L_X34Y121/CLBLM_M_D3 CLBLM_L_X34Y122/CLBLM_IMUX29 CLBLM_L_X34Y122/CLBLM_M_C2 CLBLM_L_X34Y122/CLBLM_SW4A2 CLBLM_L_X34Y122/CLBLM_WW2END0 CLBLM_L_X34Y124/CLBLM_IMUX6 CLBLM_L_X34Y124/CLBLM_L_A1 CLBLM_L_X34Y124/CLBLM_WW2A2 CLBLM_L_X34Y125/CLBLM_WR1END0 CLBLM_L_X36Y113/CLBLM_IMUX8 CLBLM_L_X36Y113/CLBLM_M_A5 CLBLM_L_X36Y113/CLBLM_SE2A0 CLBLM_L_X36Y114/CLBLM_ER1BEG1 CLBLM_L_X36Y114/CLBLM_IMUX26 CLBLM_L_X36Y114/CLBLM_IMUX3 CLBLM_L_X36Y114/CLBLM_L_A2 CLBLM_L_X36Y114/CLBLM_L_B4 CLBLM_L_X36Y115/CLBLM_ER1BEG3 CLBLM_L_X36Y115/CLBLM_IMUX30 CLBLM_L_X36Y115/CLBLM_IMUX39 CLBLM_L_X36Y115/CLBLM_L_C5 CLBLM_L_X36Y115/CLBLM_L_D3 CLBLM_L_X36Y118/CLBLM_IMUX1 CLBLM_L_X36Y118/CLBLM_IMUX3 CLBLM_L_X36Y118/CLBLM_L_A2 CLBLM_L_X36Y118/CLBLM_M_A3 CLBLM_L_X36Y119/CLBLM_IMUX2 CLBLM_L_X36Y119/CLBLM_M_A2 CLBLM_L_X36Y119/CLBLM_WW2A0 CLBLM_L_X36Y120/CLBLM_IMUX1 CLBLM_L_X36Y120/CLBLM_IMUX9 CLBLM_L_X36Y120/CLBLM_L_A5 CLBLM_L_X36Y120/CLBLM_M_A3 CLBLM_L_X36Y121/CLBLM_ER1BEG2 CLBLM_L_X36Y121/CLBLM_IMUX18 CLBLM_L_X36Y121/CLBLM_IMUX2 CLBLM_L_X36Y121/CLBLM_IMUX31 CLBLM_L_X36Y121/CLBLM_IMUX45 CLBLM_L_X36Y121/CLBLM_IMUX9 CLBLM_L_X36Y121/CLBLM_L_A5 CLBLM_L_X36Y121/CLBLM_M_A2 CLBLM_L_X36Y121/CLBLM_M_B2 CLBLM_L_X36Y121/CLBLM_M_C5 CLBLM_L_X36Y121/CLBLM_M_D2 CLBLM_L_X36Y122/CLBLM_WR1END1 CLBLM_L_X36Y123/CLBLM_IMUX11 CLBLM_L_X36Y123/CLBLM_M_A4 CLBLM_L_X36Y123/CLBLM_WR1END3 CLBLM_R_X33Y113/CLBLM_ER1BEG3 CLBLM_R_X33Y113/CLBLM_IMUX12 CLBLM_R_X33Y113/CLBLM_IMUX16 CLBLM_R_X33Y113/CLBLM_IMUX28 CLBLM_R_X33Y113/CLBLM_IMUX5 CLBLM_R_X33Y113/CLBLM_L_A6 CLBLM_R_X33Y113/CLBLM_L_B3 CLBLM_R_X33Y113/CLBLM_M_B6 CLBLM_R_X33Y113/CLBLM_M_C4 CLBLM_R_X33Y114/CLBLM_IMUX39 CLBLM_R_X33Y114/CLBLM_L_D3 CLBLM_R_X33Y114/CLBLM_SE2A2 CLBLM_R_X33Y115/CLBLM_EE2BEG2 CLBLM_R_X33Y115/CLBLM_IMUX36 CLBLM_R_X33Y115/CLBLM_IMUX9 CLBLM_R_X33Y115/CLBLM_L_A5 CLBLM_R_X33Y115/CLBLM_L_D2 CLBLM_R_X33Y116/CLBLM_IMUX19 CLBLM_R_X33Y116/CLBLM_IMUX20 CLBLM_R_X33Y116/CLBLM_IMUX36 CLBLM_R_X33Y116/CLBLM_L_B2 CLBLM_R_X33Y116/CLBLM_L_C2 CLBLM_R_X33Y116/CLBLM_L_D2 CLBLM_R_X33Y116/CLBLM_SW2A1 CLBLM_R_X33Y117/CLBLM_IMUX41 CLBLM_R_X33Y117/CLBLM_L_D1 CLBLM_R_X33Y117/CLBLM_SW4A1 CLBLM_R_X33Y119/CLBLM_IMUX9 CLBLM_R_X33Y119/CLBLM_L_A5 CLBLM_R_X33Y119/CLBLM_WR1END0 CLBLM_R_X33Y120/CLBLM_IMUX25 CLBLM_R_X33Y120/CLBLM_IMUX6 CLBLM_R_X33Y120/CLBLM_L_A1 CLBLM_R_X33Y120/CLBLM_L_B5 CLBLM_R_X33Y120/CLBLM_NW2A3 CLBLM_R_X33Y120/CLBLM_WL1END0 CLBLM_R_X33Y122/CLBLM_IMUX25 CLBLM_R_X33Y122/CLBLM_IMUX9 CLBLM_R_X33Y122/CLBLM_L_A5 CLBLM_R_X33Y122/CLBLM_L_B5 CLBLM_R_X33Y122/CLBLM_SW4A2 CLBLM_R_X33Y122/CLBLM_WW2END0 CLBLM_R_X33Y124/CLBLM_IMUX2 CLBLM_R_X33Y124/CLBLM_IMUX9 CLBLM_R_X33Y124/CLBLM_L_A5 CLBLM_R_X33Y124/CLBLM_M_A2 CLBLM_R_X33Y124/CLBLM_WW2A2 CLBLM_R_X33Y125/CLBLM_WR1END0 CLBLM_R_X37Y117/CLBLM_IMUX23 CLBLM_R_X37Y117/CLBLM_IMUX7 CLBLM_R_X37Y117/CLBLM_L_C3 CLBLM_R_X37Y117/CLBLM_M_A1 CLBLM_R_X37Y117/CLBLM_SW2A3 CLBLM_R_X37Y118/CLBLM_IMUX21 CLBLM_R_X37Y118/CLBLM_L_C4 CLBLM_R_X37Y118/CLBLM_SE2A3 CLBLM_R_X37Y118/CLBLM_WL1END2 CLBLM_R_X37Y119/CLBLM_EE2BEG3 CLBLM_R_X37Y119/CLBLM_IMUX15 CLBLM_R_X37Y119/CLBLM_IMUX6 CLBLM_R_X37Y119/CLBLM_IMUX7 CLBLM_R_X37Y119/CLBLM_L_A1 CLBLM_R_X37Y119/CLBLM_M_A1 CLBLM_R_X37Y119/CLBLM_M_B1 CLBLM_R_X37Y120/CLBLM_ER1BEG0 CLBLM_R_X37Y122/CLBLM_IMUX11 CLBLM_R_X37Y122/CLBLM_IMUX27 CLBLM_R_X37Y122/CLBLM_IMUX3 CLBLM_R_X37Y122/CLBLM_L_A2 CLBLM_R_X37Y122/CLBLM_M_A4 CLBLM_R_X37Y122/CLBLM_M_B4 CLBLM_R_X37Y124/CLBLM_IMUX2 CLBLM_R_X37Y124/CLBLM_IMUX9 CLBLM_R_X37Y124/CLBLM_L_A5 CLBLM_R_X37Y124/CLBLM_M_A2 CLBLM_R_X39Y115/CLBLM_IMUX6 CLBLM_R_X39Y115/CLBLM_L_A1 CLBLM_R_X39Y115/CLBLM_SE2A3 CLBLM_R_X39Y115/CLBLM_WL1END2 CLBLM_R_X39Y116/CLBLM_IMUX7 CLBLM_R_X39Y116/CLBLM_M_A1 CLBLM_R_X39Y117/CLBLM_IMUX10 CLBLM_R_X39Y117/CLBLM_IMUX23 CLBLM_R_X39Y117/CLBLM_IMUX26 CLBLM_R_X39Y117/CLBLM_L_A4 CLBLM_R_X39Y117/CLBLM_L_B4 CLBLM_R_X39Y117/CLBLM_L_C3 CLBLM_R_X39Y118/CLBLM_IMUX16 CLBLM_R_X39Y118/CLBLM_IMUX21 CLBLM_R_X39Y118/CLBLM_IMUX36 CLBLM_R_X39Y118/CLBLM_L_B3 CLBLM_R_X39Y118/CLBLM_L_C4 CLBLM_R_X39Y118/CLBLM_L_D2 CLBLM_R_X39Y118/CLBLM_SE2A3 CLBLM_R_X39Y118/CLBLM_WL1END2 CLBLM_R_X39Y119/CLBLM_IMUX19 CLBLM_R_X39Y119/CLBLM_IMUX6 CLBLM_R_X39Y119/CLBLM_L_A1 CLBLM_R_X39Y119/CLBLM_L_B2 CLBLM_R_X39Y120/CLBLM_IMUX12 CLBLM_R_X39Y120/CLBLM_IMUX19 CLBLM_R_X39Y120/CLBLM_IMUX7 CLBLM_R_X39Y120/CLBLM_L_B2 CLBLM_R_X39Y120/CLBLM_M_A1 CLBLM_R_X39Y120/CLBLM_M_B6 CLBLM_R_X39Y121/CLBLM_IMUX14 CLBLM_R_X39Y121/CLBLM_IMUX23 CLBLM_R_X39Y121/CLBLM_IMUX6 CLBLM_R_X39Y121/CLBLM_L_A1 CLBLM_R_X39Y121/CLBLM_L_B1 CLBLM_R_X39Y121/CLBLM_L_C3 CLBLM_R_X39Y121/CLBLM_NE2A1 CLBLM_R_X39Y122/CLBLM_IMUX2 CLBLM_R_X39Y122/CLBLM_M_A2 CLBLM_R_X39Y122/CLBLM_NW2A1 CLBLM_R_X39Y124/CLBLM_IMUX1 CLBLM_R_X39Y124/CLBLM_M_A3 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_NW4A2_1 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW2A1_1 CLK_FEED_X78Y119/CLK_FEED_EE4B2 CLK_FEED_X78Y122/CLK_FEED_NE4C2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_SW4A2_3 DSP_R_X35Y110/DSP_ER1BEG1_4 DSP_R_X35Y110/DSP_SE2A0_3 DSP_R_X35Y115/DSP_ER1BEG3_0 DSP_R_X35Y115/DSP_WW2A0_4 DSP_R_X35Y120/DSP_ER1BEG2_1 DSP_R_X35Y120/DSP_WR1END1_2 DSP_R_X35Y120/DSP_WR1END3_3 HCLK_L_X85Y130/HCLK_WR1BEG_S0 HCLK_R_X82Y130/HCLK_WR1END_S1_0 INT_INTERFACE_R_X31Y113/INT_INTERFACE_NW4A2 INT_INTERFACE_R_X31Y113/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X31Y114/INT_INTERFACE_EE4B2 INT_INTERFACE_R_X31Y117/INT_INTERFACE_NE4C2 INT_INTERFACE_R_X31Y124/INT_INTERFACE_SW4A2 INT_INTERFACE_R_X35Y113/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X35Y114/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y115/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X35Y121/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_WR1END1 INT_INTERFACE_R_X35Y123/INT_INTERFACE_WR1END3 INT_L_X28Y114/NW6A2 INT_L_X28Y115/NW6B2 INT_L_X28Y116/NW6C2 INT_L_X28Y117/IMUX_L36 INT_L_X28Y117/NW6D2 INT_L_X28Y117/WW2END1 INT_L_X28Y118/NW6E2 INT_L_X28Y121/FAN_ALT5 INT_L_X28Y121/FAN_BOUNCE5 INT_L_X28Y121/IMUX_L3 INT_L_X28Y121/NE2END2 INT_L_X28Y121/NR1BEG2 INT_L_X28Y122/NE2BEG2 INT_L_X28Y122/NR1END2 INT_L_X28Y123/NE2A2 INT_L_X30Y113/NE6BEG2 INT_L_X30Y113/WW2END1 INT_L_X30Y114/EE4A2 INT_L_X30Y114/EL1END_S3_0 INT_L_X30Y115/EL1END0 INT_L_X30Y115/IMUX_L16 INT_L_X30Y116/BYP_ALT6 INT_L_X30Y116/BYP_BOUNCE6 INT_L_X30Y116/IMUX_L14 INT_L_X30Y116/SR1END2 INT_L_X30Y117/BYP_BOUNCE_N3_6 INT_L_X30Y117/IMUX_L42 INT_L_X30Y117/NW6END2 INT_L_X30Y117/SR1BEG2 INT_L_X30Y117/WW2BEG1 INT_L_X30Y118/IMUX_L22 INT_L_X30Y118/IMUX_L45 INT_L_X30Y118/NR1BEG2 INT_L_X30Y118/SS2END2 INT_L_X30Y119/IMUX_L4 INT_L_X30Y119/NR1END2 INT_L_X30Y119/SS2A2 INT_L_X30Y120/NW2BEG3 INT_L_X30Y120/SS2BEG2 INT_L_X30Y120/SW6END2 INT_L_X30Y121/NW2A3 INT_L_X30Y122/FAN_BOUNCE_S3_2 INT_L_X30Y122/IMUX_L14 INT_L_X30Y122/IMUX_L6 INT_L_X30Y123/EL1END1 INT_L_X30Y123/FAN_ALT2 INT_L_X30Y123/FAN_BOUNCE2 INT_L_X30Y123/IMUX_L10 INT_L_X32Y113/NW6BEG2 INT_L_X32Y113/SW6END1 INT_L_X32Y113/WW2BEG1 INT_L_X32Y114/EE4C2 INT_L_X32Y115/BYP_ALT4 INT_L_X32Y115/BYP_BOUNCE4 INT_L_X32Y115/IMUX_L12 INT_L_X32Y115/IMUX_L26 INT_L_X32Y115/IMUX_L6 INT_L_X32Y115/WL1END1 INT_L_X32Y116/IMUX_L22 INT_L_X32Y116/WR1END3 INT_L_X32Y117/NE6END2 INT_L_X32Y117/NL1BEG1 INT_L_X32Y118/IMUX_L1 INT_L_X32Y118/NL1BEG2 INT_L_X32Y118/NL1END1 INT_L_X32Y118/SW6END2 INT_L_X32Y119/IMUX_L11 INT_L_X32Y119/IMUX_L44 INT_L_X32Y119/NL1END2 INT_L_X32Y121/IMUX_L38 INT_L_X32Y121/SS2END3 INT_L_X32Y122/SS2A3 INT_L_X32Y122/SS2END_N0_3 INT_L_X32Y123/SS2BEG3 INT_L_X32Y123/SW2END3 INT_L_X32Y124/SW2END_N0_3 INT_L_X32Y124/SW6BEG2 INT_L_X32Y124/WW2END2 INT_L_X34Y113/ER1BEG_S0 INT_L_X34Y113/ER1END3 INT_L_X34Y113/IMUX_L7 INT_L_X34Y114/ER1BEG0 INT_L_X34Y114/ER1END_N3_3 INT_L_X34Y114/IMUX_L29 INT_L_X34Y114/IMUX_L45 INT_L_X34Y114/SE2END2 INT_L_X34Y115/EE2A2 INT_L_X34Y115/IMUX_L15 INT_L_X34Y115/IMUX_L22 INT_L_X34Y115/WR1END3 INT_L_X34Y116/FAN_BOUNCE_S3_6 INT_L_X34Y116/IMUX_L15 INT_L_X34Y116/IMUX_L22 INT_L_X34Y116/IMUX_L38 INT_L_X34Y116/IMUX_L7 INT_L_X34Y116/NN2BEG3 INT_L_X34Y116/SW2A1 INT_L_X34Y116/WR1END3 INT_L_X34Y117/FAN_ALT6 INT_L_X34Y117/FAN_BOUNCE6 INT_L_X34Y117/IMUX_L17 INT_L_X34Y117/IMUX_L28 INT_L_X34Y117/IMUX_L43 INT_L_X34Y117/NN2A3 INT_L_X34Y117/NW2END2 INT_L_X34Y117/SW2BEG1 INT_L_X34Y117/SW6BEG1 INT_L_X34Y118/FAN_ALT3 INT_L_X34Y118/FAN_BOUNCE3 INT_L_X34Y118/IMUX_L11 INT_L_X34Y118/IMUX_L14 INT_L_X34Y118/IMUX_L15 INT_L_X34Y118/IMUX_L6 INT_L_X34Y118/NL1BEG2 INT_L_X34Y118/NN2END3 INT_L_X34Y118/NR1BEG3 INT_L_X34Y118/WR1BEG_S0 INT_L_X34Y119/IMUX_L14 INT_L_X34Y119/IMUX_L28 INT_L_X34Y119/IMUX_L3 INT_L_X34Y119/IMUX_L43 INT_L_X34Y119/NL1BEG0 INT_L_X34Y119/NL1END2 INT_L_X34Y119/NL1END_S3_0 INT_L_X34Y119/NR1END3 INT_L_X34Y119/NW2BEG3 INT_L_X34Y119/WR1BEG0 INT_L_X34Y119/WW2END0 INT_L_X34Y120/IMUX_L12 INT_L_X34Y120/IMUX_L19 INT_L_X34Y120/IMUX_L3 INT_L_X34Y120/IMUX_L34 INT_L_X34Y120/IMUX_L8 INT_L_X34Y120/NL1END0 INT_L_X34Y120/NW2A3 INT_L_X34Y120/SW2END1 INT_L_X34Y120/WL1BEG0 INT_L_X34Y121/FAN_ALT3 INT_L_X34Y121/FAN_BOUNCE3 INT_L_X34Y121/IMUX_L13 INT_L_X34Y121/IMUX_L23 INT_L_X34Y121/IMUX_L37 INT_L_X34Y121/IMUX_L38 INT_L_X34Y121/WL1END3 INT_L_X34Y122/IMUX_L29 INT_L_X34Y122/SW2END2 INT_L_X34Y122/SW6BEG2 INT_L_X34Y122/WL1END_N1_3 INT_L_X34Y122/WW2A0 INT_L_X34Y124/IMUX_L6 INT_L_X34Y124/NW2END3 INT_L_X34Y124/WR1BEG_S0 INT_L_X34Y124/WW2BEG2 INT_L_X34Y125/WR1BEG0 INT_L_X36Y113/IMUX_L8 INT_L_X36Y113/NN6BEG0 INT_L_X36Y113/SE2END0 INT_L_X36Y114/ER1END1 INT_L_X36Y114/IMUX_L26 INT_L_X36Y114/IMUX_L3 INT_L_X36Y114/NN6A0 INT_L_X36Y115/ER1END3 INT_L_X36Y115/IMUX_L30 INT_L_X36Y115/IMUX_L39 INT_L_X36Y115/NN6B0 INT_L_X36Y116/ER1END_N3_3 INT_L_X36Y116/NN6C0 INT_L_X36Y117/NN6D0 INT_L_X36Y118/IMUX_L1 INT_L_X36Y118/IMUX_L3 INT_L_X36Y118/NN6E0 INT_L_X36Y118/NN6END_S1_0 INT_L_X36Y118/SL1END0 INT_L_X36Y118/SR1END1 INT_L_X36Y119/EL1BEG3 INT_L_X36Y119/IMUX_L2 INT_L_X36Y119/NN6END0 INT_L_X36Y119/NR1BEG0 INT_L_X36Y119/SL1BEG0 INT_L_X36Y119/SR1BEG1 INT_L_X36Y119/SS2END0 INT_L_X36Y119/WW2BEG0 INT_L_X36Y120/EL1BEG_N3 INT_L_X36Y120/IMUX_L1 INT_L_X36Y120/IMUX_L9 INT_L_X36Y120/NN2BEG0 INT_L_X36Y120/NR1END0 INT_L_X36Y120/SS2A0 INT_L_X36Y121/ER1END2 INT_L_X36Y121/IMUX_L18 INT_L_X36Y121/IMUX_L2 INT_L_X36Y121/IMUX_L31 INT_L_X36Y121/IMUX_L45 INT_L_X36Y121/IMUX_L9 INT_L_X36Y121/NN2A0 INT_L_X36Y121/NN2END_S2_0 INT_L_X36Y121/SR1BEG_S0 INT_L_X36Y121/SS2BEG0 INT_L_X36Y122/EL1BEG2 INT_L_X36Y122/NL1BEG2 INT_L_X36Y122/NL1BEG_N3 INT_L_X36Y122/NN2END0 INT_L_X36Y122/WR1BEG1 INT_L_X36Y123/IMUX_L11 INT_L_X36Y123/NL1END2 INT_L_X36Y123/WR1BEG3 INT_L_X38Y117/SW2A3 INT_L_X38Y118/SE2END3 INT_L_X38Y118/SW2BEG3 INT_L_X38Y118/WL1BEG2 INT_L_X38Y119/EE2A3 INT_L_X38Y120/ER1BEG1 INT_L_X38Y120/ER1END0 INT_L_X40Y115/SE2END3 INT_L_X40Y115/WL1BEG2 INT_L_X40Y118/SE2END3 INT_L_X40Y118/WL1BEG2 INT_L_X40Y121/NE2END1 INT_L_X40Y121/NW2BEG1 INT_L_X40Y122/NW2A1 INT_R_X27Y118/NL1BEG1 INT_R_X27Y118/NN2BEG2 INT_R_X27Y118/NW6END2 INT_R_X27Y119/IMUX2 INT_R_X27Y119/NL1END1 INT_R_X27Y119/NN2A2 INT_R_X27Y120/IMUX27 INT_R_X27Y120/NE2BEG2 INT_R_X27Y120/NN2END2 INT_R_X27Y121/NE2A2 INT_R_X29Y114/EE4BEG2 INT_R_X29Y114/IMUX29 INT_R_X29Y114/LOGIC_OUTS6 INT_R_X29Y114/NL1BEG1 INT_R_X29Y114/NW6BEG2 INT_R_X29Y115/EL1BEG0 INT_R_X29Y115/IMUX18 INT_R_X29Y115/IMUX25 INT_R_X29Y115/NL1END1 INT_R_X29Y117/WW2A1 INT_R_X29Y121/IMUX45 INT_R_X29Y121/NW2END3 INT_R_X29Y122/IMUX13 INT_R_X29Y122/IMUX5 INT_R_X29Y122/SL1END2 INT_R_X29Y123/EL1BEG1 INT_R_X29Y123/FAN_ALT7 INT_R_X29Y123/FAN_BOUNCE7 INT_R_X29Y123/IMUX10 INT_R_X29Y123/NE2END2 INT_R_X29Y123/SL1BEG2 INT_R_X31Y113/NE6A2 INT_R_X31Y113/NW6A2 INT_R_X31Y113/WW2A1 INT_R_X31Y114/EE4B2 INT_R_X31Y114/NE6B2 INT_R_X31Y114/NW6B2 INT_R_X31Y115/NE6C2 INT_R_X31Y115/NW6C2 INT_R_X31Y116/NE6D2 INT_R_X31Y116/NW6D2 INT_R_X31Y117/NE6E2 INT_R_X31Y117/NW6E2 INT_R_X31Y120/SW6E2 INT_R_X31Y121/SW6D2 INT_R_X31Y122/SW6C2 INT_R_X31Y123/SW6B2 INT_R_X31Y124/SW6A2 INT_R_X33Y113/ER1BEG3 INT_R_X33Y113/FAN_ALT7 INT_R_X33Y113/FAN_BOUNCE7 INT_R_X33Y113/IMUX12 INT_R_X33Y113/IMUX16 INT_R_X33Y113/IMUX28 INT_R_X33Y113/IMUX5 INT_R_X33Y113/SL1END2 INT_R_X33Y113/SW6E1 INT_R_X33Y114/EE4END2 INT_R_X33Y114/IMUX39 INT_R_X33Y114/NN2BEG2 INT_R_X33Y114/NR1BEG2 INT_R_X33Y114/SE2A2 INT_R_X33Y114/SL1BEG2 INT_R_X33Y114/SR1END3 INT_R_X33Y114/SW6D1 INT_R_X33Y115/EE2BEG2 INT_R_X33Y115/FAN_ALT5 INT_R_X33Y115/FAN_BOUNCE5 INT_R_X33Y115/IMUX36 INT_R_X33Y115/IMUX9 INT_R_X33Y115/NN2A2 INT_R_X33Y115/NR1END2 INT_R_X33Y115/SE2BEG2 INT_R_X33Y115/SR1BEG3 INT_R_X33Y115/SR1END2 INT_R_X33Y115/SR1END_N3_3 INT_R_X33Y115/SW6C1 INT_R_X33Y115/WL1BEG1 INT_R_X33Y116/IMUX19 INT_R_X33Y116/IMUX20 INT_R_X33Y116/IMUX36 INT_R_X33Y116/NL1BEG1 INT_R_X33Y116/NN2END2 INT_R_X33Y116/SR1BEG2 INT_R_X33Y116/SW2END1 INT_R_X33Y116/SW6B1 INT_R_X33Y116/WR1BEG3 INT_R_X33Y117/IMUX41 INT_R_X33Y117/NL1END1 INT_R_X33Y117/SW6A1 INT_R_X33Y118/SW6E2 INT_R_X33Y118/WR1END_S1_0 INT_R_X33Y119/IMUX9 INT_R_X33Y119/SW6D2 INT_R_X33Y119/WR1END0 INT_R_X33Y120/IMUX25 INT_R_X33Y120/IMUX6 INT_R_X33Y120/NW2END3 INT_R_X33Y120/SW6C2 INT_R_X33Y120/WL1END0 INT_R_X33Y121/SW6B2 INT_R_X33Y122/IMUX25 INT_R_X33Y122/IMUX9 INT_R_X33Y122/SW6A2 INT_R_X33Y122/WW2END0 INT_R_X33Y123/SW2A3 INT_R_X33Y124/IMUX2 INT_R_X33Y124/IMUX9 INT_R_X33Y124/SR1BEG_S0 INT_R_X33Y124/SW2BEG3 INT_R_X33Y124/WR1END_S1_0 INT_R_X33Y124/WW2A2 INT_R_X33Y125/WR1END0 INT_R_X35Y113/SE2A0 INT_R_X35Y114/ER1BEG1 INT_R_X35Y114/ER1END0 INT_R_X35Y114/SE2BEG0 INT_R_X35Y115/EE2END2 INT_R_X35Y115/ER1BEG3 INT_R_X35Y115/NR1BEG2 INT_R_X35Y115/WR1BEG3 INT_R_X35Y116/NR1END2 INT_R_X35Y116/NW2BEG2 INT_R_X35Y116/WR1BEG3 INT_R_X35Y117/NW2A2 INT_R_X35Y119/WW2A0 INT_R_X35Y120/SW2A1 INT_R_X35Y121/ER1BEG2 INT_R_X35Y121/SR1END1 INT_R_X35Y121/SW2BEG1 INT_R_X35Y121/WL1BEG3 INT_R_X35Y122/SR1BEG1 INT_R_X35Y122/SW2A2 INT_R_X35Y122/WL1BEG_N3 INT_R_X35Y122/WR1END1 INT_R_X35Y122/WW2BEG0 INT_R_X35Y123/NW2BEG3 INT_R_X35Y123/SW2BEG2 INT_R_X35Y123/WR1END3 INT_R_X35Y124/NW2A3 INT_R_X37Y117/IMUX23 INT_R_X37Y117/IMUX7 INT_R_X37Y117/SW2END3 INT_R_X37Y118/IMUX21 INT_R_X37Y118/SE2A3 INT_R_X37Y118/SW2END_N0_3 INT_R_X37Y118/WL1END2 INT_R_X37Y119/EE2BEG3 INT_R_X37Y119/EL1END3 INT_R_X37Y119/ER1BEG_S0 INT_R_X37Y119/IMUX15 INT_R_X37Y119/IMUX6 INT_R_X37Y119/IMUX7 INT_R_X37Y119/SE2BEG3 INT_R_X37Y120/ER1BEG0 INT_R_X37Y122/EL1END2 INT_R_X37Y122/FAN_ALT5 INT_R_X37Y122/FAN_BOUNCE5 INT_R_X37Y122/IMUX11 INT_R_X37Y122/IMUX27 INT_R_X37Y122/IMUX3 INT_R_X37Y122/NR1BEG2 INT_R_X37Y123/NL1BEG1 INT_R_X37Y123/NR1END2 INT_R_X37Y124/IMUX2 INT_R_X37Y124/IMUX9 INT_R_X37Y124/NL1END1 INT_R_X39Y115/IMUX6 INT_R_X39Y115/SE2A3 INT_R_X39Y115/WL1END2 INT_R_X39Y116/IMUX7 INT_R_X39Y116/SE2BEG3 INT_R_X39Y116/SL1END3 INT_R_X39Y117/IMUX10 INT_R_X39Y117/IMUX23 INT_R_X39Y117/IMUX26 INT_R_X39Y117/SL1BEG3 INT_R_X39Y117/SR1BEG_S0 INT_R_X39Y117/SR1END3 INT_R_X39Y118/IMUX16 INT_R_X39Y118/IMUX21 INT_R_X39Y118/IMUX36 INT_R_X39Y118/NL1BEG2 INT_R_X39Y118/NN2BEG3 INT_R_X39Y118/SE2A3 INT_R_X39Y118/SR1BEG3 INT_R_X39Y118/SR1END_N3_3 INT_R_X39Y118/WL1END2 INT_R_X39Y119/EE2END3 INT_R_X39Y119/IMUX19 INT_R_X39Y119/IMUX6 INT_R_X39Y119/NL1END2 INT_R_X39Y119/NN2A3 INT_R_X39Y119/NN2BEG3 INT_R_X39Y119/SE2BEG3 INT_R_X39Y120/ER1END1 INT_R_X39Y120/IMUX12 INT_R_X39Y120/IMUX19 INT_R_X39Y120/IMUX7 INT_R_X39Y120/NE2BEG1 INT_R_X39Y120/NN2A3 INT_R_X39Y120/NN2END3 INT_R_X39Y121/IMUX14 INT_R_X39Y121/IMUX23 INT_R_X39Y121/IMUX6 INT_R_X39Y121/NE2A1 INT_R_X39Y121/NN2END3 INT_R_X39Y122/IMUX2 INT_R_X39Y122/NL1BEG0 INT_R_X39Y122/NL1END_S3_0 INT_R_X39Y122/NW2END1 INT_R_X39Y123/NL1END0 INT_R_X39Y123/NR1BEG0 INT_R_X39Y124/IMUX1 INT_R_X39Y124/NR1END0 VBRK_X73Y119/VBRK_EE4BEG2 VBRK_X73Y120/VBRK_EL1BEG0 VBRK_X73Y122/VBRK_WW2A1 VBRK_X73Y126/VBRK_NW2A3 VBRK_X73Y128/VBRK_EL1BEG1 VBRK_X79Y118/VBRK_NW4A2 VBRK_X79Y118/VBRK_WW2A1 VBRK_X79Y119/VBRK_EE4B2 VBRK_X79Y122/VBRK_NE4C2 VBRK_X79Y129/VBRK_SW4A2 VBRK_X89Y118/VBRK_SE2A0 VBRK_X89Y119/VBRK_ER1BEG1 VBRK_X89Y120/VBRK_ER1BEG3 VBRK_X89Y124/VBRK_WW2A0 VBRK_X89Y126/VBRK_ER1BEG2 VBRK_X89Y127/VBRK_WR1END1 VBRK_X89Y128/VBRK_WR1END3 VBRK_X99Y120/VBRK_SE2A3 VBRK_X99Y120/VBRK_WL1END2 VBRK_X99Y123/VBRK_SE2A3 VBRK_X99Y123/VBRK_WL1END2 VBRK_X99Y126/VBRK_NE2A1 VBRK_X99Y127/VBRK_NW2A1 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y119/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y120/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y123/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y123/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X34Y113/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X34Y114/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y114/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y124/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X36Y113/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y114/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X36Y114/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y118/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y118/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X36Y119/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X36Y120/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y120/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y123/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X33Y122/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X33Y122/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y124/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X33Y124/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X37Y119/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y119/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X37Y119/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y122/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y122/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X37Y122/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X37Y124/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y124/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y122/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y124/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X28Y117/INT_L.WW2END1->>IMUX_L36 INT_L_X28Y121/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X28Y121/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X28Y121/INT_L.NE2END2->>FAN_ALT5 INT_L_X28Y121/INT_L.NE2END2->>NR1BEG2 INT_L_X28Y122/INT_L.NR1END2->>NE2BEG2 INT_L_X30Y113/INT_L.WW2END1->>NE6BEG2 INT_L_X30Y115/INT_L.EL1END0->>IMUX_L16 INT_L_X30Y116/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X30Y116/INT_L.SR1END2->>BYP_ALT6 INT_L_X30Y116/INT_L.SR1END2->>IMUX_L14 INT_L_X30Y117/INT_L.BYP_BOUNCE_N3_6->>IMUX_L42 INT_L_X30Y117/INT_L.NW6END2->>SR1BEG2 INT_L_X30Y117/INT_L.NW6END2->>WW2BEG1 INT_L_X30Y118/INT_L.SS2END2->>IMUX_L22 INT_L_X30Y118/INT_L.SS2END2->>IMUX_L45 INT_L_X30Y118/INT_L.SS2END2->>NR1BEG2 INT_L_X30Y119/INT_L.NR1END2->>IMUX_L4 INT_L_X30Y120/INT_L.SW6END2->>NW2BEG3 INT_L_X30Y120/INT_L.SW6END2->>SS2BEG2 INT_L_X30Y122/INT_L.FAN_BOUNCE_S3_2->>IMUX_L14 INT_L_X30Y122/INT_L.FAN_BOUNCE_S3_2->>IMUX_L6 INT_L_X30Y123/INT_L.EL1END1->>FAN_ALT2 INT_L_X30Y123/INT_L.EL1END1->>IMUX_L10 INT_L_X30Y123/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X32Y113/INT_L.SW6END1->>NW6BEG2 INT_L_X32Y113/INT_L.SW6END1->>WW2BEG1 INT_L_X32Y115/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y115/INT_L.BYP_BOUNCE4->>IMUX_L6 INT_L_X32Y115/INT_L.WL1END1->>BYP_ALT4 INT_L_X32Y115/INT_L.WL1END1->>IMUX_L12 INT_L_X32Y115/INT_L.WL1END1->>IMUX_L26 INT_L_X32Y116/INT_L.WR1END3->>IMUX_L22 INT_L_X32Y117/INT_L.NE6END2->>NL1BEG1 INT_L_X32Y118/INT_L.NL1END1->>IMUX_L1 INT_L_X32Y118/INT_L.SW6END2->>NL1BEG2 INT_L_X32Y119/INT_L.NL1END2->>IMUX_L11 INT_L_X32Y119/INT_L.NL1END2->>IMUX_L44 INT_L_X32Y121/INT_L.SS2END3->>IMUX_L38 INT_L_X32Y123/INT_L.SW2END3->>SS2BEG3 INT_L_X32Y124/INT_L.WW2END2->>SW6BEG2 INT_L_X34Y113/INT_L.ER1END3->>ER1BEG_S0 INT_L_X34Y113/INT_L.ER1END3->>IMUX_L7 INT_L_X34Y114/INT_L.SE2END2->>IMUX_L29 INT_L_X34Y114/INT_L.SE2END2->>IMUX_L45 INT_L_X34Y115/INT_L.WR1END3->>IMUX_L15 INT_L_X34Y115/INT_L.WR1END3->>IMUX_L22 INT_L_X34Y116/INT_L.FAN_BOUNCE_S3_6->>IMUX_L15 INT_L_X34Y116/INT_L.FAN_BOUNCE_S3_6->>IMUX_L7 INT_L_X34Y116/INT_L.WR1END3->>IMUX_L22 INT_L_X34Y116/INT_L.WR1END3->>IMUX_L38 INT_L_X34Y116/INT_L.WR1END3->>NN2BEG3 INT_L_X34Y117/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X34Y117/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X34Y117/INT_L.NW2END2->>FAN_ALT6 INT_L_X34Y117/INT_L.NW2END2->>IMUX_L28 INT_L_X34Y117/INT_L.NW2END2->>IMUX_L43 INT_L_X34Y117/INT_L.NW2END2->>SW2BEG1 INT_L_X34Y117/INT_L.NW2END2->>SW6BEG1 INT_L_X34Y118/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X34Y118/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X34Y118/INT_L.NN2END3->>FAN_ALT3 INT_L_X34Y118/INT_L.NN2END3->>IMUX_L14 INT_L_X34Y118/INT_L.NN2END3->>IMUX_L15 INT_L_X34Y118/INT_L.NN2END3->>IMUX_L6 INT_L_X34Y118/INT_L.NN2END3->>NL1BEG2 INT_L_X34Y118/INT_L.NN2END3->>NR1BEG3 INT_L_X34Y118/INT_L.NN2END3->>WR1BEG_S0 INT_L_X34Y119/INT_L.NL1END2->>IMUX_L28 INT_L_X34Y119/INT_L.NL1END2->>IMUX_L3 INT_L_X34Y119/INT_L.NL1END2->>IMUX_L43 INT_L_X34Y119/INT_L.NR1END3->>IMUX_L14 INT_L_X34Y119/INT_L.NR1END3->>NW2BEG3 INT_L_X34Y119/INT_L.WW2END0->>NL1BEG0 INT_L_X34Y120/INT_L.NL1END0->>IMUX_L8 INT_L_X34Y120/INT_L.SW2END1->>IMUX_L12 INT_L_X34Y120/INT_L.SW2END1->>IMUX_L19 INT_L_X34Y120/INT_L.SW2END1->>IMUX_L3 INT_L_X34Y120/INT_L.SW2END1->>IMUX_L34 INT_L_X34Y120/INT_L.SW2END1->>WL1BEG0 INT_L_X34Y121/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X34Y121/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X34Y121/INT_L.FAN_BOUNCE3->>IMUX_L37 INT_L_X34Y121/INT_L.WL1END3->>FAN_ALT3 INT_L_X34Y121/INT_L.WL1END3->>IMUX_L23 INT_L_X34Y121/INT_L.WL1END3->>IMUX_L38 INT_L_X34Y122/INT_L.SW2END2->>IMUX_L29 INT_L_X34Y122/INT_L.SW2END2->>SW6BEG2 INT_L_X34Y124/INT_L.NW2END3->>IMUX_L6 INT_L_X34Y124/INT_L.NW2END3->>WR1BEG_S0 INT_L_X34Y124/INT_L.NW2END3->>WW2BEG2 INT_L_X36Y113/INT_L.SE2END0->>IMUX_L8 INT_L_X36Y113/INT_L.SE2END0->>NN6BEG0 INT_L_X36Y114/INT_L.ER1END1->>IMUX_L26 INT_L_X36Y114/INT_L.ER1END1->>IMUX_L3 INT_L_X36Y115/INT_L.ER1END3->>IMUX_L30 INT_L_X36Y115/INT_L.ER1END3->>IMUX_L39 INT_L_X36Y118/INT_L.SL1END0->>IMUX_L1 INT_L_X36Y118/INT_L.SR1END1->>IMUX_L3 INT_L_X36Y119/INT_L.NN6END0->>NR1BEG0 INT_L_X36Y119/INT_L.SS2END0->>IMUX_L2 INT_L_X36Y119/INT_L.SS2END0->>SL1BEG0 INT_L_X36Y119/INT_L.SS2END0->>SR1BEG1 INT_L_X36Y119/INT_L.SS2END0->>WW2BEG0 INT_L_X36Y120/INT_L.NR1END0->>EL1BEG_N3 INT_L_X36Y120/INT_L.NR1END0->>IMUX_L1 INT_L_X36Y120/INT_L.NR1END0->>IMUX_L9 INT_L_X36Y120/INT_L.NR1END0->>NN2BEG0 INT_L_X36Y121/INT_L.ER1END2->>IMUX_L45 INT_L_X36Y121/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X36Y121/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X36Y121/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X36Y121/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X36Y121/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X36Y121/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X36Y122/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X36Y122/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X36Y122/INT_L.NN2END0->>NL1BEG_N3 INT_L_X36Y122/INT_L.NN2END0->>WR1BEG1 INT_L_X36Y123/INT_L.NL1END2->>IMUX_L11 INT_L_X36Y123/INT_L.NL1END2->>WR1BEG3 INT_L_X38Y118/INT_L.SE2END3->>SW2BEG3 INT_L_X38Y118/INT_L.SE2END3->>WL1BEG2 INT_L_X38Y120/INT_L.ER1END0->>ER1BEG1 INT_L_X40Y115/INT_L.SE2END3->>WL1BEG2 INT_L_X40Y118/INT_L.SE2END3->>WL1BEG2 INT_L_X40Y121/INT_L.NE2END1->>NW2BEG1 INT_R_X27Y118/INT_R.NW6END2->>NL1BEG1 INT_R_X27Y118/INT_R.NW6END2->>NN2BEG2 INT_R_X27Y119/INT_R.NL1END1->>IMUX2 INT_R_X27Y120/INT_R.NN2END2->>IMUX27 INT_R_X27Y120/INT_R.NN2END2->>NE2BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS6->>EE4BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X29Y114/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X29Y114/INT_R.LOGIC_OUTS6->>NW6BEG2 INT_R_X29Y115/INT_R.NL1END1->>EL1BEG0 INT_R_X29Y115/INT_R.NL1END1->>IMUX18 INT_R_X29Y115/INT_R.NL1END1->>IMUX25 INT_R_X29Y121/INT_R.NW2END3->>IMUX45 INT_R_X29Y122/INT_R.SL1END2->>IMUX13 INT_R_X29Y122/INT_R.SL1END2->>IMUX5 INT_R_X29Y123/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X29Y123/INT_R.FAN_BOUNCE7->>IMUX10 INT_R_X29Y123/INT_R.NE2END2->>EL1BEG1 INT_R_X29Y123/INT_R.NE2END2->>FAN_ALT7 INT_R_X29Y123/INT_R.NE2END2->>SL1BEG2 INT_R_X33Y113/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X33Y113/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X33Y113/INT_R.SL1END2->>ER1BEG3 INT_R_X33Y113/INT_R.SL1END2->>FAN_ALT7 INT_R_X33Y113/INT_R.SL1END2->>IMUX12 INT_R_X33Y113/INT_R.SL1END2->>IMUX28 INT_R_X33Y113/INT_R.SL1END2->>IMUX5 INT_R_X33Y114/INT_R.EE4END2->>NN2BEG2 INT_R_X33Y114/INT_R.EE4END2->>NR1BEG2 INT_R_X33Y114/INT_R.EE4END2->>SL1BEG2 INT_R_X33Y114/INT_R.SR1END3->>IMUX39 INT_R_X33Y115/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X33Y115/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X33Y115/INT_R.NR1END2->>EE2BEG2 INT_R_X33Y115/INT_R.NR1END2->>IMUX36 INT_R_X33Y115/INT_R.SR1END2->>FAN_ALT5 INT_R_X33Y115/INT_R.SR1END2->>SE2BEG2 INT_R_X33Y115/INT_R.SR1END2->>SR1BEG3 INT_R_X33Y115/INT_R.SR1END2->>WL1BEG1 INT_R_X33Y116/INT_R.NN2END2->>IMUX20 INT_R_X33Y116/INT_R.NN2END2->>IMUX36 INT_R_X33Y116/INT_R.NN2END2->>NL1BEG1 INT_R_X33Y116/INT_R.NN2END2->>SR1BEG2 INT_R_X33Y116/INT_R.NN2END2->>WR1BEG3 INT_R_X33Y116/INT_R.SW2END1->>IMUX19 INT_R_X33Y117/INT_R.NL1END1->>IMUX41 INT_R_X33Y119/INT_R.WR1END0->>IMUX9 INT_R_X33Y120/INT_R.NW2END3->>IMUX6 INT_R_X33Y120/INT_R.WL1END0->>IMUX25 INT_R_X33Y122/INT_R.WW2END0->>IMUX25 INT_R_X33Y122/INT_R.WW2END0->>IMUX9 INT_R_X33Y124/INT_R.SR1BEG_S0->>IMUX2 INT_R_X33Y124/INT_R.SR1BEG_S0->>IMUX9 INT_R_X33Y124/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X33Y124/INT_R.WR1END_S1_0->>SW2BEG3 INT_R_X35Y114/INT_R.ER1END0->>ER1BEG1 INT_R_X35Y114/INT_R.ER1END0->>SE2BEG0 INT_R_X35Y115/INT_R.EE2END2->>ER1BEG3 INT_R_X35Y115/INT_R.EE2END2->>NR1BEG2 INT_R_X35Y115/INT_R.EE2END2->>WR1BEG3 INT_R_X35Y116/INT_R.NR1END2->>NW2BEG2 INT_R_X35Y116/INT_R.NR1END2->>WR1BEG3 INT_R_X35Y121/INT_R.SR1END1->>ER1BEG2 INT_R_X35Y121/INT_R.SR1END1->>SW2BEG1 INT_R_X35Y122/INT_R.WR1END1->>SR1BEG1 INT_R_X35Y122/INT_R.WR1END1->>WL1BEG_N3 INT_R_X35Y122/INT_R.WR1END1->>WW2BEG0 INT_R_X35Y123/INT_R.WR1END3->>NW2BEG3 INT_R_X35Y123/INT_R.WR1END3->>SW2BEG2 INT_R_X37Y117/INT_R.SW2END3->>IMUX23 INT_R_X37Y117/INT_R.SW2END3->>IMUX7 INT_R_X37Y118/INT_R.WL1END2->>IMUX21 INT_R_X37Y119/INT_R.EL1END3->>EE2BEG3 INT_R_X37Y119/INT_R.EL1END3->>ER1BEG_S0 INT_R_X37Y119/INT_R.EL1END3->>IMUX15 INT_R_X37Y119/INT_R.EL1END3->>IMUX6 INT_R_X37Y119/INT_R.EL1END3->>IMUX7 INT_R_X37Y119/INT_R.EL1END3->>SE2BEG3 INT_R_X37Y122/INT_R.EL1END2->>FAN_ALT5 INT_R_X37Y122/INT_R.EL1END2->>IMUX27 INT_R_X37Y122/INT_R.EL1END2->>NR1BEG2 INT_R_X37Y122/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y122/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X37Y122/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X37Y123/INT_R.NR1END2->>NL1BEG1 INT_R_X37Y124/INT_R.NL1END1->>IMUX2 INT_R_X37Y124/INT_R.NL1END1->>IMUX9 INT_R_X39Y115/INT_R.WL1END2->>IMUX6 INT_R_X39Y116/INT_R.SL1END3->>IMUX7 INT_R_X39Y116/INT_R.SL1END3->>SE2BEG3 INT_R_X39Y117/INT_R.SR1BEG_S0->>IMUX10 INT_R_X39Y117/INT_R.SR1BEG_S0->>IMUX26 INT_R_X39Y117/INT_R.SR1END3->>IMUX23 INT_R_X39Y117/INT_R.SR1END3->>SL1BEG3 INT_R_X39Y117/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y118/INT_R.SR1END_N3_3->>IMUX16 INT_R_X39Y118/INT_R.WL1END2->>IMUX21 INT_R_X39Y118/INT_R.WL1END2->>IMUX36 INT_R_X39Y118/INT_R.WL1END2->>NL1BEG2 INT_R_X39Y118/INT_R.WL1END2->>NN2BEG3 INT_R_X39Y118/INT_R.WL1END2->>SR1BEG3 INT_R_X39Y119/INT_R.EE2END3->>IMUX6 INT_R_X39Y119/INT_R.EE2END3->>NN2BEG3 INT_R_X39Y119/INT_R.EE2END3->>SE2BEG3 INT_R_X39Y119/INT_R.NL1END2->>IMUX19 INT_R_X39Y120/INT_R.ER1END1->>IMUX12 INT_R_X39Y120/INT_R.ER1END1->>IMUX19 INT_R_X39Y120/INT_R.ER1END1->>NE2BEG1 INT_R_X39Y120/INT_R.NN2END3->>IMUX7 INT_R_X39Y121/INT_R.NN2END3->>IMUX14 INT_R_X39Y121/INT_R.NN2END3->>IMUX23 INT_R_X39Y121/INT_R.NN2END3->>IMUX6 INT_R_X39Y122/INT_R.NW2END1->>IMUX2 INT_R_X39Y122/INT_R.NW2END1->>NL1BEG0 INT_R_X39Y123/INT_R.NL1END0->>NR1BEG0 INT_R_X39Y124/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 140, 

x0/tb0.tr_reg[enable]__0 - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_NW2A1 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_SE4C1 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_EE2BEG0 BRAM_L_X38Y115/BRAM_EE2BEG0_4 BRAM_L_X38Y115/BRAM_NW2A1_2 BRAM_L_X38Y115/BRAM_SE4C1_2 BRAM_L_X38Y120/BRAM_EE2BEG0_2 BRAM_L_X38Y120/BRAM_EE2BEG0_4 CLBLL_L_X32Y110/CLBLL_NW4A1 CLBLL_L_X32Y114/CLBLL_EE4B1 CLBLL_L_X32Y115/CLBLL_IMUX13 CLBLL_L_X32Y115/CLBLL_IMUX15 CLBLL_L_X32Y115/CLBLL_IMUX5 CLBLL_L_X32Y115/CLBLL_LL_B1 CLBLL_L_X32Y115/CLBLL_L_A6 CLBLL_L_X32Y115/CLBLL_L_B6 CLBLL_L_X32Y116/CLBLL_IMUX29 CLBLL_L_X32Y116/CLBLL_LL_C2 CLBLL_L_X32Y118/CLBLL_IMUX7 CLBLL_L_X32Y118/CLBLL_LL_A1 CLBLL_L_X32Y119/CLBLL_IMUX45 CLBLL_L_X32Y119/CLBLL_IMUX8 CLBLL_L_X32Y119/CLBLL_LL_A5 CLBLL_L_X32Y119/CLBLL_LL_D2 CLBLL_L_X32Y119/CLBLL_WW2A2 CLBLL_L_X32Y121/CLBLL_IMUX44 CLBLL_L_X32Y121/CLBLL_LL_D4 CLBLL_L_X32Y123/CLBLL_WW2A0 CLBLL_R_X27Y116/CLBLL_EL1BEG0 CLBLL_R_X27Y116/CLBLL_IMUX17 CLBLL_R_X27Y116/CLBLL_LL_B3 CLBLL_R_X27Y116/CLBLL_NW2A1 CLBLL_R_X27Y117/CLBLL_NE2A1 CLBLL_R_X27Y118/CLBLL_EL1BEG3 CLBLL_R_X27Y119/CLBLL_IMUX8 CLBLL_R_X27Y119/CLBLL_LL_A5 CLBLL_R_X27Y120/CLBLL_IMUX17 CLBLL_R_X27Y120/CLBLL_LL_B3 CLBLL_R_X29Y114/CLBLL_EE4BEG1 CLBLL_R_X29Y114/CLBLL_IMUX18 CLBLL_R_X29Y114/CLBLL_LL_B2 CLBLL_R_X29Y114/CLBLL_LL_BQ CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y115/CLBLL_ER1BEG1 CLBLL_R_X29Y115/CLBLL_IMUX16 CLBLL_R_X29Y115/CLBLL_IMUX24 CLBLL_R_X29Y115/CLBLL_LL_B5 CLBLL_R_X29Y115/CLBLL_L_B3 CLBLL_R_X29Y118/CLBLL_SE2A3 CLBLL_R_X29Y121/CLBLL_IMUX38 CLBLL_R_X29Y121/CLBLL_LL_D3 CLBLL_R_X29Y122/CLBLL_ER1BEG1 CLBLL_R_X29Y122/CLBLL_IMUX10 CLBLL_R_X29Y122/CLBLL_IMUX25 CLBLL_R_X29Y122/CLBLL_L_A4 CLBLL_R_X29Y122/CLBLL_L_B5 CLBLL_R_X29Y122/CLBLL_SW2A0 CLBLL_R_X29Y123/CLBLL_IMUX5 CLBLL_R_X29Y123/CLBLL_L_A6 CLBLL_R_X29Y123/CLBLL_WR1END2 CLBLL_R_X29Y123/CLBLL_WW2A0 CLBLM_L_X28Y116/CLBLM_EL1BEG0 CLBLM_L_X28Y116/CLBLM_NW2A1 CLBLM_L_X28Y117/CLBLM_IMUX41 CLBLM_L_X28Y117/CLBLM_L_D1 CLBLM_L_X28Y117/CLBLM_NE2A1 CLBLM_L_X28Y118/CLBLM_EL1BEG3 CLBLM_L_X28Y121/CLBLM_IMUX10 CLBLM_L_X28Y121/CLBLM_L_A4 CLBLM_L_X30Y114/CLBLM_EE4BEG1 CLBLM_L_X30Y115/CLBLM_ER1BEG1 CLBLM_L_X30Y115/CLBLM_IMUX26 CLBLM_L_X30Y115/CLBLM_L_B4 CLBLM_L_X30Y116/CLBLM_IMUX26 CLBLM_L_X30Y116/CLBLM_L_B4 CLBLM_L_X30Y117/CLBLM_IMUX39 CLBLM_L_X30Y117/CLBLM_L_D3 CLBLM_L_X30Y118/CLBLM_IMUX31 CLBLM_L_X30Y118/CLBLM_IMUX38 CLBLM_L_X30Y118/CLBLM_M_C5 CLBLM_L_X30Y118/CLBLM_M_D3 CLBLM_L_X30Y118/CLBLM_SE2A3 CLBLM_L_X30Y119/CLBLM_IMUX2 CLBLM_L_X30Y119/CLBLM_M_A2 CLBLM_L_X30Y122/CLBLM_ER1BEG1 CLBLM_L_X30Y122/CLBLM_IMUX26 CLBLM_L_X30Y122/CLBLM_IMUX3 CLBLM_L_X30Y122/CLBLM_L_A2 CLBLM_L_X30Y122/CLBLM_L_B4 CLBLM_L_X30Y122/CLBLM_SW2A0 CLBLM_L_X30Y123/CLBLM_IMUX9 CLBLM_L_X30Y123/CLBLM_L_A5 CLBLM_L_X30Y123/CLBLM_WR1END2 CLBLM_L_X30Y123/CLBLM_WW2A0 CLBLM_L_X34Y113/CLBLM_IMUX11 CLBLM_L_X34Y113/CLBLM_M_A4 CLBLM_L_X34Y113/CLBLM_SE2A1 CLBLM_L_X34Y113/CLBLM_WW2END0 CLBLM_L_X34Y114/CLBLM_IMUX35 CLBLM_L_X34Y114/CLBLM_IMUX43 CLBLM_L_X34Y114/CLBLM_M_C6 CLBLM_L_X34Y114/CLBLM_M_D6 CLBLM_L_X34Y114/CLBLM_WL1END1 CLBLM_L_X34Y114/CLBLM_WW2A2 CLBLM_L_X34Y115/CLBLM_IMUX24 CLBLM_L_X34Y115/CLBLM_IMUX32 CLBLM_L_X34Y115/CLBLM_M_B5 CLBLM_L_X34Y115/CLBLM_M_C1 CLBLM_L_X34Y116/CLBLM_IMUX1 CLBLM_L_X34Y116/CLBLM_IMUX12 CLBLM_L_X34Y116/CLBLM_IMUX29 CLBLM_L_X34Y116/CLBLM_IMUX47 CLBLM_L_X34Y116/CLBLM_M_A3 CLBLM_L_X34Y116/CLBLM_M_B6 CLBLM_L_X34Y116/CLBLM_M_C2 CLBLM_L_X34Y116/CLBLM_M_D5 CLBLM_L_X34Y117/CLBLM_IMUX29 CLBLM_L_X34Y117/CLBLM_IMUX45 CLBLM_L_X34Y117/CLBLM_M_C2 CLBLM_L_X34Y117/CLBLM_M_D2 CLBLM_L_X34Y118/CLBLM_IMUX1 CLBLM_L_X34Y118/CLBLM_IMUX10 CLBLM_L_X34Y118/CLBLM_IMUX25 CLBLM_L_X34Y118/CLBLM_IMUX27 CLBLM_L_X34Y118/CLBLM_L_A4 CLBLM_L_X34Y118/CLBLM_L_B5 CLBLM_L_X34Y118/CLBLM_M_A3 CLBLM_L_X34Y118/CLBLM_M_B4 CLBLM_L_X34Y118/CLBLM_NE2A2 CLBLM_L_X34Y119/CLBLM_IMUX25 CLBLM_L_X34Y119/CLBLM_IMUX29 CLBLM_L_X34Y119/CLBLM_IMUX45 CLBLM_L_X34Y119/CLBLM_IMUX9 CLBLM_L_X34Y119/CLBLM_L_A5 CLBLM_L_X34Y119/CLBLM_L_B5 CLBLM_L_X34Y119/CLBLM_M_C2 CLBLM_L_X34Y119/CLBLM_M_D2 CLBLM_L_X34Y119/CLBLM_NW2A2 CLBLM_L_X34Y120/CLBLM_IMUX1 CLBLM_L_X34Y120/CLBLM_IMUX10 CLBLM_L_X34Y120/CLBLM_IMUX18 CLBLM_L_X34Y120/CLBLM_IMUX26 CLBLM_L_X34Y120/CLBLM_IMUX33 CLBLM_L_X34Y120/CLBLM_L_A4 CLBLM_L_X34Y120/CLBLM_L_B4 CLBLM_L_X34Y120/CLBLM_L_C1 CLBLM_L_X34Y120/CLBLM_M_A3 CLBLM_L_X34Y120/CLBLM_M_B2 CLBLM_L_X34Y121/CLBLM_IMUX25 CLBLM_L_X34Y121/CLBLM_IMUX34 CLBLM_L_X34Y121/CLBLM_IMUX40 CLBLM_L_X34Y121/CLBLM_IMUX42 CLBLM_L_X34Y121/CLBLM_L_B5 CLBLM_L_X34Y121/CLBLM_L_C6 CLBLM_L_X34Y121/CLBLM_L_D6 CLBLM_L_X34Y121/CLBLM_M_D1 CLBLM_L_X34Y121/CLBLM_NE2A1 CLBLM_L_X34Y122/CLBLM_IMUX31 CLBLM_L_X34Y122/CLBLM_M_C5 CLBLM_L_X34Y122/CLBLM_WL1END2 CLBLM_L_X34Y123/CLBLM_WW2A0 CLBLM_L_X34Y124/CLBLM_IMUX10 CLBLM_L_X34Y124/CLBLM_L_A4 CLBLM_L_X34Y124/CLBLM_NW2A1 CLBLM_L_X36Y113/CLBLM_EE2A1 CLBLM_L_X36Y113/CLBLM_IMUX11 CLBLM_L_X36Y113/CLBLM_M_A4 CLBLM_L_X36Y113/CLBLM_SW4END0 CLBLM_L_X36Y114/CLBLM_IMUX10 CLBLM_L_X36Y114/CLBLM_IMUX19 CLBLM_L_X36Y114/CLBLM_L_A4 CLBLM_L_X36Y114/CLBLM_L_B2 CLBLM_L_X36Y115/CLBLM_IMUX34 CLBLM_L_X36Y115/CLBLM_IMUX36 CLBLM_L_X36Y115/CLBLM_L_C6 CLBLM_L_X36Y115/CLBLM_L_D2 CLBLM_L_X36Y118/CLBLM_IMUX2 CLBLM_L_X36Y118/CLBLM_IMUX5 CLBLM_L_X36Y118/CLBLM_L_A6 CLBLM_L_X36Y118/CLBLM_M_A2 CLBLM_L_X36Y118/CLBLM_SE2A1 CLBLM_L_X36Y119/CLBLM_EL1BEG0 CLBLM_L_X36Y119/CLBLM_ER1BEG1 CLBLM_L_X36Y119/CLBLM_IMUX8 CLBLM_L_X36Y119/CLBLM_M_A5 CLBLM_L_X36Y120/CLBLM_IMUX0 CLBLM_L_X36Y120/CLBLM_IMUX8 CLBLM_L_X36Y120/CLBLM_L_A3 CLBLM_L_X36Y120/CLBLM_M_A5 CLBLM_L_X36Y121/CLBLM_IMUX12 CLBLM_L_X36Y121/CLBLM_IMUX3 CLBLM_L_X36Y121/CLBLM_IMUX32 CLBLM_L_X36Y121/CLBLM_IMUX38 CLBLM_L_X36Y121/CLBLM_IMUX4 CLBLM_L_X36Y121/CLBLM_L_A2 CLBLM_L_X36Y121/CLBLM_M_A6 CLBLM_L_X36Y121/CLBLM_M_B6 CLBLM_L_X36Y121/CLBLM_M_C1 CLBLM_L_X36Y121/CLBLM_M_D3 CLBLM_L_X36Y121/CLBLM_WR1END2 CLBLM_L_X36Y122/CLBLM_WW2A3 CLBLM_L_X36Y123/CLBLM_IMUX8 CLBLM_L_X36Y123/CLBLM_M_A5 CLBLM_L_X36Y124/CLBLM_EE2BEG0 CLBLM_R_X33Y113/CLBLM_IMUX14 CLBLM_R_X33Y113/CLBLM_IMUX17 CLBLM_R_X33Y113/CLBLM_IMUX29 CLBLM_R_X33Y113/CLBLM_IMUX6 CLBLM_R_X33Y113/CLBLM_L_A1 CLBLM_R_X33Y113/CLBLM_L_B1 CLBLM_R_X33Y113/CLBLM_M_B3 CLBLM_R_X33Y113/CLBLM_M_C2 CLBLM_R_X33Y113/CLBLM_SE2A1 CLBLM_R_X33Y113/CLBLM_WW2END0 CLBLM_R_X33Y114/CLBLM_IMUX42 CLBLM_R_X33Y114/CLBLM_L_D6 CLBLM_R_X33Y114/CLBLM_WL1END1 CLBLM_R_X33Y114/CLBLM_WW2A2 CLBLM_R_X33Y115/CLBLM_IMUX3 CLBLM_R_X33Y115/CLBLM_IMUX42 CLBLM_R_X33Y115/CLBLM_L_A2 CLBLM_R_X33Y115/CLBLM_L_D6 CLBLM_R_X33Y116/CLBLM_IMUX16 CLBLM_R_X33Y116/CLBLM_IMUX30 CLBLM_R_X33Y116/CLBLM_IMUX37 CLBLM_R_X33Y116/CLBLM_L_B3 CLBLM_R_X33Y116/CLBLM_L_C5 CLBLM_R_X33Y116/CLBLM_L_D4 CLBLM_R_X33Y117/CLBLM_IMUX36 CLBLM_R_X33Y117/CLBLM_L_D2 CLBLM_R_X33Y118/CLBLM_NE2A2 CLBLM_R_X33Y119/CLBLM_IMUX3 CLBLM_R_X33Y119/CLBLM_L_A2 CLBLM_R_X33Y119/CLBLM_NW2A2 CLBLM_R_X33Y120/CLBLM_IMUX26 CLBLM_R_X33Y120/CLBLM_IMUX9 CLBLM_R_X33Y120/CLBLM_L_A5 CLBLM_R_X33Y120/CLBLM_L_B4 CLBLM_R_X33Y121/CLBLM_NE2A1 CLBLM_R_X33Y122/CLBLM_IMUX14 CLBLM_R_X33Y122/CLBLM_IMUX6 CLBLM_R_X33Y122/CLBLM_L_A1 CLBLM_R_X33Y122/CLBLM_L_B1 CLBLM_R_X33Y122/CLBLM_WL1END2 CLBLM_R_X33Y123/CLBLM_WW2A0 CLBLM_R_X33Y124/CLBLM_IMUX1 CLBLM_R_X33Y124/CLBLM_IMUX10 CLBLM_R_X33Y124/CLBLM_L_A4 CLBLM_R_X33Y124/CLBLM_M_A3 CLBLM_R_X33Y124/CLBLM_NW2A1 CLBLM_R_X37Y117/CLBLM_IMUX1 CLBLM_R_X37Y117/CLBLM_IMUX34 CLBLM_R_X37Y117/CLBLM_L_C6 CLBLM_R_X37Y117/CLBLM_M_A3 CLBLM_R_X37Y117/CLBLM_NW2A1 CLBLM_R_X37Y117/CLBLM_SE4C1 CLBLM_R_X37Y118/CLBLM_IMUX30 CLBLM_R_X37Y118/CLBLM_L_C5 CLBLM_R_X37Y119/CLBLM_EE2BEG0 CLBLM_R_X37Y119/CLBLM_IMUX24 CLBLM_R_X37Y119/CLBLM_IMUX3 CLBLM_R_X37Y119/CLBLM_IMUX4 CLBLM_R_X37Y119/CLBLM_L_A2 CLBLM_R_X37Y119/CLBLM_M_A6 CLBLM_R_X37Y119/CLBLM_M_B5 CLBLM_R_X37Y122/CLBLM_EE2BEG0 CLBLM_R_X37Y122/CLBLM_IMUX0 CLBLM_R_X37Y122/CLBLM_IMUX1 CLBLM_R_X37Y122/CLBLM_IMUX17 CLBLM_R_X37Y122/CLBLM_L_A3 CLBLM_R_X37Y122/CLBLM_M_A3 CLBLM_R_X37Y122/CLBLM_M_B3 CLBLM_R_X37Y124/CLBLM_EE2BEG0 CLBLM_R_X37Y124/CLBLM_IMUX0 CLBLM_R_X37Y124/CLBLM_IMUX1 CLBLM_R_X37Y124/CLBLM_L_A3 CLBLM_R_X37Y124/CLBLM_M_A3 CLBLM_R_X39Y115/CLBLM_IMUX3 CLBLM_R_X39Y115/CLBLM_L_A2 CLBLM_R_X39Y116/CLBLM_IMUX2 CLBLM_R_X39Y116/CLBLM_M_A2 CLBLM_R_X39Y117/CLBLM_IMUX13 CLBLM_R_X39Y117/CLBLM_IMUX21 CLBLM_R_X39Y117/CLBLM_IMUX9 CLBLM_R_X39Y117/CLBLM_L_A5 CLBLM_R_X39Y117/CLBLM_L_B6 CLBLM_R_X39Y117/CLBLM_L_C4 CLBLM_R_X39Y118/CLBLM_IMUX25 CLBLM_R_X39Y118/CLBLM_IMUX33 CLBLM_R_X39Y118/CLBLM_IMUX41 CLBLM_R_X39Y118/CLBLM_L_B5 CLBLM_R_X39Y118/CLBLM_L_C1 CLBLM_R_X39Y118/CLBLM_L_D1 CLBLM_R_X39Y119/CLBLM_IMUX0 CLBLM_R_X39Y119/CLBLM_IMUX25 CLBLM_R_X39Y119/CLBLM_L_A3 CLBLM_R_X39Y119/CLBLM_L_B5 CLBLM_R_X39Y120/CLBLM_IMUX14 CLBLM_R_X39Y120/CLBLM_IMUX18 CLBLM_R_X39Y120/CLBLM_IMUX8 CLBLM_R_X39Y120/CLBLM_L_B1 CLBLM_R_X39Y120/CLBLM_M_A5 CLBLM_R_X39Y120/CLBLM_M_B2 CLBLM_R_X39Y121/CLBLM_IMUX25 CLBLM_R_X39Y121/CLBLM_IMUX33 CLBLM_R_X39Y121/CLBLM_IMUX9 CLBLM_R_X39Y121/CLBLM_L_A5 CLBLM_R_X39Y121/CLBLM_L_B5 CLBLM_R_X39Y121/CLBLM_L_C1 CLBLM_R_X39Y122/CLBLM_IMUX8 CLBLM_R_X39Y122/CLBLM_M_A5 CLBLM_R_X39Y124/CLBLM_IMUX8 CLBLM_R_X39Y124/CLBLM_M_A5 CLK_FEED_X78Y115/CLK_FEED_NW4A1 CLK_FEED_X78Y119/CLK_FEED_EE4B1 CLK_FEED_X78Y124/CLK_FEED_WW2A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW2A0_2 DSP_R_X35Y110/DSP_EE2A1_3 DSP_R_X35Y110/DSP_SW4END0_3 DSP_R_X35Y115/DSP_EL1BEG0_4 DSP_R_X35Y115/DSP_ER1BEG1_4 DSP_R_X35Y115/DSP_SE2A1_3 DSP_R_X35Y120/DSP_EE2BEG0_4 DSP_R_X35Y120/DSP_WR1END2_1 DSP_R_X35Y120/DSP_WW2A3_2 INT_INTERFACE_R_X31Y110/INT_INTERFACE_NW4A1 INT_INTERFACE_R_X31Y114/INT_INTERFACE_EE4B1 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X31Y123/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X35Y113/INT_INTERFACE_EE2A1 INT_INTERFACE_R_X35Y113/INT_INTERFACE_SW4END0 INT_INTERFACE_R_X35Y118/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y119/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_WW2A3 INT_INTERFACE_R_X35Y124/INT_INTERFACE_EE2BEG0 INT_L_X28Y115/EL1END_S3_0 INT_L_X28Y115/NW2BEG1 INT_L_X28Y115/NW2END1 INT_L_X28Y115/SE2A0 INT_L_X28Y116/EL1END0 INT_L_X28Y116/NW2A1 INT_L_X28Y116/SE2BEG0 INT_L_X28Y117/IMUX_L41 INT_L_X28Y117/NE2END1 INT_L_X28Y118/EL1END3 INT_L_X28Y118/NE2BEG3 INT_L_X28Y119/NE2A3 INT_L_X28Y121/IMUX_L10 INT_L_X28Y121/SS2END0 INT_L_X28Y122/SS2A0 INT_L_X28Y123/SS2BEG0 INT_L_X28Y123/WW2END0 INT_L_X30Y114/EE4A1 INT_L_X30Y114/NN2BEG1 INT_L_X30Y114/NW6END1 INT_L_X30Y115/ER1END1 INT_L_X30Y115/IMUX_L26 INT_L_X30Y115/NN2A1 INT_L_X30Y116/IMUX_L26 INT_L_X30Y116/NN2END1 INT_L_X30Y117/IMUX_L39 INT_L_X30Y117/SL1END3 INT_L_X30Y118/IMUX_L31 INT_L_X30Y118/IMUX_L38 INT_L_X30Y118/SE2END3 INT_L_X30Y118/SL1BEG3 INT_L_X30Y119/FAN_ALT1 INT_L_X30Y119/FAN_BOUNCE1 INT_L_X30Y119/IMUX_L2 INT_L_X30Y119/WW2END2 INT_L_X30Y122/ER1END1 INT_L_X30Y122/IMUX_L26 INT_L_X30Y122/IMUX_L3 INT_L_X30Y122/SW2A0 INT_L_X30Y123/IMUX_L9 INT_L_X30Y123/SW2BEG0 INT_L_X30Y123/WR1BEG2 INT_L_X30Y123/WW2BEG0 INT_L_X30Y123/WW2END0 INT_L_X32Y110/NW6BEG1 INT_L_X32Y110/SS6END0 INT_L_X32Y111/SS6E0 INT_L_X32Y112/SS6D0 INT_L_X32Y113/SS6C0 INT_L_X32Y114/EE4C1 INT_L_X32Y114/NN6BEG3 INT_L_X32Y114/SS6B0 INT_L_X32Y114/WW2END2 INT_L_X32Y115/BYP_ALT5 INT_L_X32Y115/BYP_BOUNCE5 INT_L_X32Y115/IMUX_L13 INT_L_X32Y115/IMUX_L15 INT_L_X32Y115/IMUX_L5 INT_L_X32Y115/NN6A3 INT_L_X32Y115/SS6A0 INT_L_X32Y115/WR1END2 INT_L_X32Y116/BYP_ALT1 INT_L_X32Y116/BYP_BOUNCE1 INT_L_X32Y116/IMUX_L29 INT_L_X32Y116/NN6B3 INT_L_X32Y116/NW2END1 INT_L_X32Y116/SS6BEG0 INT_L_X32Y117/NN6C3 INT_L_X32Y118/IMUX_L7 INT_L_X32Y118/NN6D3 INT_L_X32Y118/SR1END3 INT_L_X32Y119/IMUX_L45 INT_L_X32Y119/IMUX_L8 INT_L_X32Y119/NN6E3 INT_L_X32Y119/SR1BEG3 INT_L_X32Y119/SR1END_N3_3 INT_L_X32Y119/WR1END3 INT_L_X32Y119/WW2BEG2 INT_L_X32Y120/NL1BEG2 INT_L_X32Y120/NN6END3 INT_L_X32Y121/IMUX_L44 INT_L_X32Y121/NL1END2 INT_L_X32Y123/WW2BEG0 INT_L_X32Y123/WW2END0 INT_L_X34Y113/EE2BEG1 INT_L_X34Y113/IMUX_L11 INT_L_X34Y113/NR1BEG1 INT_L_X34Y113/SE2END1 INT_L_X34Y113/WW2A0 INT_L_X34Y114/IMUX_L35 INT_L_X34Y114/IMUX_L43 INT_L_X34Y114/NL1BEG0 INT_L_X34Y114/NL1END_S3_0 INT_L_X34Y114/NR1END1 INT_L_X34Y114/SS2END2 INT_L_X34Y114/WL1BEG1 INT_L_X34Y114/WW2BEG2 INT_L_X34Y115/IMUX_L24 INT_L_X34Y115/IMUX_L32 INT_L_X34Y115/NL1END0 INT_L_X34Y115/SS2A2 INT_L_X34Y116/FAN_ALT5 INT_L_X34Y116/FAN_BOUNCE5 INT_L_X34Y116/IMUX_L1 INT_L_X34Y116/IMUX_L12 INT_L_X34Y116/IMUX_L29 INT_L_X34Y116/IMUX_L47 INT_L_X34Y116/SL1END2 INT_L_X34Y116/SR1END3 INT_L_X34Y116/SS2BEG2 INT_L_X34Y117/IMUX_L29 INT_L_X34Y117/IMUX_L45 INT_L_X34Y117/SL1BEG2 INT_L_X34Y117/SL1END2 INT_L_X34Y117/SR1BEG3 INT_L_X34Y117/SR1END_N3_3 INT_L_X34Y118/IMUX_L1 INT_L_X34Y118/IMUX_L10 INT_L_X34Y118/IMUX_L25 INT_L_X34Y118/IMUX_L27 INT_L_X34Y118/NE2END2 INT_L_X34Y118/NL1BEG1 INT_L_X34Y118/NR1BEG2 INT_L_X34Y118/NW2BEG2 INT_L_X34Y118/SL1BEG2 INT_L_X34Y118/WL1END0 INT_L_X34Y119/EL1BEG0 INT_L_X34Y119/EL1BEG1 INT_L_X34Y119/IMUX_L25 INT_L_X34Y119/IMUX_L29 INT_L_X34Y119/IMUX_L45 INT_L_X34Y119/IMUX_L9 INT_L_X34Y119/NL1BEG1 INT_L_X34Y119/NL1END1 INT_L_X34Y119/NR1END2 INT_L_X34Y119/NW2A2 INT_L_X34Y120/IMUX_L1 INT_L_X34Y120/IMUX_L10 INT_L_X34Y120/IMUX_L18 INT_L_X34Y120/IMUX_L26 INT_L_X34Y120/IMUX_L33 INT_L_X34Y120/NL1END1 INT_L_X34Y121/IMUX_L25 INT_L_X34Y121/IMUX_L34 INT_L_X34Y121/IMUX_L40 INT_L_X34Y121/IMUX_L42 INT_L_X34Y121/NE2END1 INT_L_X34Y121/NN2BEG1 INT_L_X34Y121/WL1END0 INT_L_X34Y122/IMUX_L31 INT_L_X34Y122/NN2A1 INT_L_X34Y122/WL1BEG2 INT_L_X34Y122/WW2END3 INT_L_X34Y123/NN2END1 INT_L_X34Y123/NR1BEG1 INT_L_X34Y123/NW2BEG1 INT_L_X34Y123/WW2BEG0 INT_L_X34Y123/WW2END_N0_3 INT_L_X34Y124/EL1BEG0 INT_L_X34Y124/IMUX_L10 INT_L_X34Y124/NR1END1 INT_L_X34Y124/NW2A1 INT_L_X36Y113/EE2END1 INT_L_X36Y113/IMUX_L11 INT_L_X36Y113/NR1BEG1 INT_L_X36Y113/SW6E0 INT_L_X36Y114/IMUX_L10 INT_L_X36Y114/IMUX_L19 INT_L_X36Y114/NR1BEG1 INT_L_X36Y114/NR1END1 INT_L_X36Y114/SW6D0 INT_L_X36Y115/GFAN1 INT_L_X36Y115/IMUX_L34 INT_L_X36Y115/IMUX_L36 INT_L_X36Y115/NR1END1 INT_L_X36Y115/SW6C0 INT_L_X36Y116/SW6B0 INT_L_X36Y117/SW6A0 INT_L_X36Y118/EL1BEG3 INT_L_X36Y118/EL1END_S3_0 INT_L_X36Y118/FAN_BOUNCE_S3_4 INT_L_X36Y118/IMUX_L2 INT_L_X36Y118/IMUX_L5 INT_L_X36Y118/NR1BEG1 INT_L_X36Y118/SE2END1 INT_L_X36Y119/EL1BEG0 INT_L_X36Y119/EL1BEG_N3 INT_L_X36Y119/EL1END0 INT_L_X36Y119/ER1BEG1 INT_L_X36Y119/ER1END1 INT_L_X36Y119/FAN_ALT4 INT_L_X36Y119/FAN_BOUNCE4 INT_L_X36Y119/IMUX_L8 INT_L_X36Y119/NL1BEG0 INT_L_X36Y119/NL1END_S3_0 INT_L_X36Y119/NN2BEG1 INT_L_X36Y119/NR1END1 INT_L_X36Y120/IMUX_L0 INT_L_X36Y120/IMUX_L8 INT_L_X36Y120/NL1END0 INT_L_X36Y120/NN2A1 INT_L_X36Y120/NR1BEG0 INT_L_X36Y121/BYP_ALT4 INT_L_X36Y121/BYP_BOUNCE4 INT_L_X36Y121/IMUX_L12 INT_L_X36Y121/IMUX_L3 INT_L_X36Y121/IMUX_L32 INT_L_X36Y121/IMUX_L38 INT_L_X36Y121/IMUX_L4 INT_L_X36Y121/NE2BEG0 INT_L_X36Y121/NN2END1 INT_L_X36Y121/NR1END0 INT_L_X36Y121/SE6BEG1 INT_L_X36Y121/WR1BEG2 INT_L_X36Y122/NE2A0 INT_L_X36Y122/NW2END_S0_0 INT_L_X36Y122/WW2BEG3 INT_L_X36Y123/IMUX_L8 INT_L_X36Y123/NW2END0 INT_L_X36Y124/EE2A0 INT_L_X38Y116/NW2BEG1 INT_L_X38Y116/SE2A1 INT_L_X38Y116/WL1END0 INT_L_X38Y117/ER1BEG2 INT_L_X38Y117/NW2A1 INT_L_X38Y117/SE2BEG1 INT_L_X38Y117/SE6END1 INT_L_X38Y119/EE2A0 INT_L_X38Y122/EE2A0 INT_L_X38Y124/EE2A0 INT_R_X27Y116/EL1BEG0 INT_R_X27Y116/IMUX17 INT_R_X27Y116/NE2BEG1 INT_R_X27Y116/NN2BEG1 INT_R_X27Y116/NW2END1 INT_R_X27Y117/NE2A1 INT_R_X27Y117/NN2A1 INT_R_X27Y118/EL1BEG3 INT_R_X27Y118/NL1BEG0 INT_R_X27Y118/NL1END_S3_0 INT_R_X27Y118/NN2END1 INT_R_X27Y119/EL1BEG_N3 INT_R_X27Y119/IMUX8 INT_R_X27Y119/NL1END0 INT_R_X27Y119/NR1BEG0 INT_R_X27Y120/IMUX17 INT_R_X27Y120/NR1END0 INT_R_X29Y114/EE4BEG1 INT_R_X29Y114/IMUX18 INT_R_X29Y114/LOGIC_OUTS5 INT_R_X29Y114/NW2BEG1 INT_R_X29Y115/ER1BEG1 INT_R_X29Y115/IMUX16 INT_R_X29Y115/IMUX24 INT_R_X29Y115/NW2A1 INT_R_X29Y115/SE2END0 INT_R_X29Y118/SE2A3 INT_R_X29Y119/NE2END3 INT_R_X29Y119/SE2BEG3 INT_R_X29Y121/FAN_BOUNCE_S3_2 INT_R_X29Y121/IMUX38 INT_R_X29Y122/ER1BEG1 INT_R_X29Y122/FAN_ALT2 INT_R_X29Y122/FAN_BOUNCE2 INT_R_X29Y122/IMUX10 INT_R_X29Y122/IMUX25 INT_R_X29Y122/SW2END0 INT_R_X29Y123/IMUX5 INT_R_X29Y123/WR1END2 INT_R_X29Y123/WW2A0 INT_R_X31Y110/NW6A1 INT_R_X31Y111/NW6B1 INT_R_X31Y112/NW6C1 INT_R_X31Y113/NW6D1 INT_R_X31Y114/EE4B1 INT_R_X31Y114/NW6E1 INT_R_X31Y119/WW2A2 INT_R_X31Y123/WW2A0 INT_R_X33Y113/IMUX14 INT_R_X33Y113/IMUX17 INT_R_X33Y113/IMUX29 INT_R_X33Y113/IMUX6 INT_R_X33Y113/SE2A1 INT_R_X33Y113/SR1END2 INT_R_X33Y113/WW2END0 INT_R_X33Y114/EE4END1 INT_R_X33Y114/IMUX42 INT_R_X33Y114/NR1BEG1 INT_R_X33Y114/SE2BEG1 INT_R_X33Y114/SR1BEG2 INT_R_X33Y114/WL1END1 INT_R_X33Y114/WW2A2 INT_R_X33Y115/IMUX3 INT_R_X33Y115/IMUX42 INT_R_X33Y115/NL1BEG0 INT_R_X33Y115/NL1END_S3_0 INT_R_X33Y115/NR1END1 INT_R_X33Y115/NW2BEG1 INT_R_X33Y115/WR1BEG2 INT_R_X33Y116/IMUX16 INT_R_X33Y116/IMUX30 INT_R_X33Y116/IMUX37 INT_R_X33Y116/NL1BEG2 INT_R_X33Y116/NL1BEG_N3 INT_R_X33Y116/NL1END0 INT_R_X33Y116/NW2A1 INT_R_X33Y117/IMUX36 INT_R_X33Y117/NE2BEG2 INT_R_X33Y117/NL1END2 INT_R_X33Y118/NE2A2 INT_R_X33Y119/IMUX3 INT_R_X33Y119/NL1BEG1 INT_R_X33Y119/NW2END2 INT_R_X33Y119/WR1BEG3 INT_R_X33Y120/IMUX26 INT_R_X33Y120/IMUX9 INT_R_X33Y120/NE2BEG1 INT_R_X33Y120/NL1END1 INT_R_X33Y121/NE2A1 INT_R_X33Y122/IMUX14 INT_R_X33Y122/IMUX6 INT_R_X33Y122/WL1END2 INT_R_X33Y123/WW2A0 INT_R_X33Y124/IMUX1 INT_R_X33Y124/IMUX10 INT_R_X33Y124/NW2END1 INT_R_X35Y113/EE2A1 INT_R_X35Y113/SW6END0 INT_R_X35Y113/WW2BEG0 INT_R_X35Y118/EL1END_S3_0 INT_R_X35Y118/SE2A1 INT_R_X35Y118/SL1END1 INT_R_X35Y118/WL1BEG0 INT_R_X35Y119/EL1BEG0 INT_R_X35Y119/EL1END0 INT_R_X35Y119/EL1END1 INT_R_X35Y119/ER1BEG1 INT_R_X35Y119/SE2BEG1 INT_R_X35Y119/SL1BEG1 INT_R_X35Y121/WL1BEG0 INT_R_X35Y121/WR1END2 INT_R_X35Y122/WW2A3 INT_R_X35Y123/EL1END_S3_0 INT_R_X35Y124/EE2BEG0 INT_R_X35Y124/EL1END0 INT_R_X37Y117/IMUX1 INT_R_X37Y117/IMUX34 INT_R_X37Y117/NW2END1 INT_R_X37Y117/SE6E1 INT_R_X37Y117/SW6BEG0 INT_R_X37Y118/EL1END3 INT_R_X37Y118/EL1END_S3_0 INT_R_X37Y118/IMUX30 INT_R_X37Y118/SE6D1 INT_R_X37Y119/EE2BEG0 INT_R_X37Y119/EL1END0 INT_R_X37Y119/ER1END1 INT_R_X37Y119/IMUX24 INT_R_X37Y119/IMUX3 INT_R_X37Y119/IMUX4 INT_R_X37Y119/SE6C1 INT_R_X37Y120/SE6B1 INT_R_X37Y121/NE2END_S3_0 INT_R_X37Y121/SE6A1 INT_R_X37Y122/EE2BEG0 INT_R_X37Y122/IMUX0 INT_R_X37Y122/IMUX1 INT_R_X37Y122/IMUX17 INT_R_X37Y122/NE2END0 INT_R_X37Y122/NW2BEG0 INT_R_X37Y123/NW2A0 INT_R_X37Y124/EE2BEG0 INT_R_X37Y124/EE2END0 INT_R_X37Y124/IMUX0 INT_R_X37Y124/IMUX1 INT_R_X39Y115/IMUX3 INT_R_X39Y115/SR1END1 INT_R_X39Y116/IMUX2 INT_R_X39Y116/NR1BEG0 INT_R_X39Y116/SE2END1 INT_R_X39Y116/SR1BEG1 INT_R_X39Y116/SS6END0 INT_R_X39Y116/WL1BEG0 INT_R_X39Y117/ER1END2 INT_R_X39Y117/IMUX13 INT_R_X39Y117/IMUX21 INT_R_X39Y117/IMUX9 INT_R_X39Y117/NR1END0 INT_R_X39Y117/SS6E0 INT_R_X39Y118/IMUX25 INT_R_X39Y118/IMUX33 INT_R_X39Y118/IMUX41 INT_R_X39Y118/SL1END0 INT_R_X39Y118/SS6D0 INT_R_X39Y119/EE2END0 INT_R_X39Y119/IMUX0 INT_R_X39Y119/IMUX25 INT_R_X39Y119/SL1BEG0 INT_R_X39Y119/SS6C0 INT_R_X39Y120/FAN_ALT3 INT_R_X39Y120/FAN_ALT7 INT_R_X39Y120/FAN_BOUNCE3 INT_R_X39Y120/FAN_BOUNCE7 INT_R_X39Y120/FAN_BOUNCE_S3_0 INT_R_X39Y120/IMUX14 INT_R_X39Y120/IMUX18 INT_R_X39Y120/IMUX8 INT_R_X39Y120/SS6B0 INT_R_X39Y121/FAN_ALT0 INT_R_X39Y121/FAN_BOUNCE0 INT_R_X39Y121/IMUX25 INT_R_X39Y121/IMUX33 INT_R_X39Y121/IMUX9 INT_R_X39Y121/SL1END0 INT_R_X39Y121/SS6A0 INT_R_X39Y122/EE2END0 INT_R_X39Y122/IMUX8 INT_R_X39Y122/SL1BEG0 INT_R_X39Y122/SS6BEG0 INT_R_X39Y124/EE2END0 INT_R_X39Y124/IMUX8 VBRK_X73Y119/VBRK_EE4BEG1 VBRK_X73Y120/VBRK_ER1BEG1 VBRK_X73Y123/VBRK_SE2A3 VBRK_X73Y127/VBRK_ER1BEG1 VBRK_X73Y127/VBRK_SW2A0 VBRK_X73Y128/VBRK_WR1END2 VBRK_X73Y128/VBRK_WW2A0 VBRK_X79Y115/VBRK_NW4A1 VBRK_X79Y119/VBRK_EE4B1 VBRK_X79Y124/VBRK_WW2A2 VBRK_X79Y128/VBRK_WW2A0 VBRK_X89Y118/VBRK_EE2A1 VBRK_X89Y118/VBRK_SW4END0 VBRK_X89Y123/VBRK_SE2A1 VBRK_X89Y124/VBRK_EL1BEG0 VBRK_X89Y124/VBRK_ER1BEG1 VBRK_X89Y126/VBRK_WR1END2 VBRK_X89Y127/VBRK_WW2A3 VBRK_X89Y129/VBRK_EE2BEG0 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y119/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y120/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y123/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y123/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X34Y113/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X34Y114/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X34Y114/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y124/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X36Y113/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X36Y114/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X36Y114/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X36Y118/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X36Y118/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X36Y119/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y120/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y120/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y123/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y122/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X33Y122/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X33Y124/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y124/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y119/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y119/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X37Y119/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y122/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y122/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y122/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y124/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y124/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y122/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y124/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X28Y115/INT_L.NW2END1->>NW2BEG1 INT_L_X28Y116/INT_L.EL1END0->>SE2BEG0 INT_L_X28Y117/INT_L.NE2END1->>IMUX_L41 INT_L_X28Y118/INT_L.EL1END3->>NE2BEG3 INT_L_X28Y121/INT_L.SS2END0->>IMUX_L10 INT_L_X28Y123/INT_L.WW2END0->>SS2BEG0 INT_L_X30Y114/INT_L.NW6END1->>NN2BEG1 INT_L_X30Y115/INT_L.ER1END1->>IMUX_L26 INT_L_X30Y116/INT_L.NN2END1->>IMUX_L26 INT_L_X30Y117/INT_L.SL1END3->>IMUX_L39 INT_L_X30Y118/INT_L.SE2END3->>IMUX_L31 INT_L_X30Y118/INT_L.SE2END3->>IMUX_L38 INT_L_X30Y118/INT_L.SE2END3->>SL1BEG3 INT_L_X30Y119/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y119/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X30Y119/INT_L.WW2END2->>FAN_ALT1 INT_L_X30Y122/INT_L.ER1END1->>IMUX_L26 INT_L_X30Y122/INT_L.ER1END1->>IMUX_L3 INT_L_X30Y123/INT_L.WW2END0->>IMUX_L9 INT_L_X30Y123/INT_L.WW2END0->>SW2BEG0 INT_L_X30Y123/INT_L.WW2END0->>WR1BEG2 INT_L_X30Y123/INT_L.WW2END0->>WW2BEG0 INT_L_X32Y110/INT_L.SS6END0->>NW6BEG1 INT_L_X32Y114/INT_L.WW2END2->>NN6BEG3 INT_L_X32Y115/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X32Y115/INT_L.BYP_BOUNCE5->>IMUX_L15 INT_L_X32Y115/INT_L.WR1END2->>BYP_ALT5 INT_L_X32Y115/INT_L.WR1END2->>IMUX_L13 INT_L_X32Y115/INT_L.WR1END2->>IMUX_L5 INT_L_X32Y116/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X32Y116/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X32Y116/INT_L.NW2END1->>BYP_ALT1 INT_L_X32Y116/INT_L.NW2END1->>SS6BEG0 INT_L_X32Y118/INT_L.SR1END3->>IMUX_L7 INT_L_X32Y119/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X32Y119/INT_L.WR1END3->>IMUX_L45 INT_L_X32Y119/INT_L.WR1END3->>SR1BEG3 INT_L_X32Y119/INT_L.WR1END3->>WW2BEG2 INT_L_X32Y120/INT_L.NN6END3->>NL1BEG2 INT_L_X32Y121/INT_L.NL1END2->>IMUX_L44 INT_L_X32Y123/INT_L.WW2END0->>WW2BEG0 INT_L_X34Y113/INT_L.SE2END1->>EE2BEG1 INT_L_X34Y113/INT_L.SE2END1->>IMUX_L11 INT_L_X34Y113/INT_L.SE2END1->>NR1BEG1 INT_L_X34Y114/INT_L.NR1END1->>IMUX_L35 INT_L_X34Y114/INT_L.NR1END1->>IMUX_L43 INT_L_X34Y114/INT_L.NR1END1->>NL1BEG0 INT_L_X34Y114/INT_L.SS2END2->>WL1BEG1 INT_L_X34Y114/INT_L.SS2END2->>WW2BEG2 INT_L_X34Y115/INT_L.NL1END0->>IMUX_L24 INT_L_X34Y115/INT_L.NL1END0->>IMUX_L32 INT_L_X34Y116/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y116/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X34Y116/INT_L.SL1END2->>FAN_ALT5 INT_L_X34Y116/INT_L.SL1END2->>IMUX_L12 INT_L_X34Y116/INT_L.SL1END2->>IMUX_L29 INT_L_X34Y116/INT_L.SL1END2->>SS2BEG2 INT_L_X34Y116/INT_L.SR1END3->>IMUX_L47 INT_L_X34Y117/INT_L.SL1END2->>IMUX_L29 INT_L_X34Y117/INT_L.SL1END2->>IMUX_L45 INT_L_X34Y117/INT_L.SL1END2->>SL1BEG2 INT_L_X34Y117/INT_L.SL1END2->>SR1BEG3 INT_L_X34Y118/INT_L.NE2END2->>IMUX_L27 INT_L_X34Y118/INT_L.NE2END2->>NL1BEG1 INT_L_X34Y118/INT_L.NE2END2->>NR1BEG2 INT_L_X34Y118/INT_L.NE2END2->>NW2BEG2 INT_L_X34Y118/INT_L.NE2END2->>SL1BEG2 INT_L_X34Y118/INT_L.WL1END0->>IMUX_L1 INT_L_X34Y118/INT_L.WL1END0->>IMUX_L10 INT_L_X34Y118/INT_L.WL1END0->>IMUX_L25 INT_L_X34Y119/INT_L.NL1END1->>EL1BEG0 INT_L_X34Y119/INT_L.NL1END1->>IMUX_L25 INT_L_X34Y119/INT_L.NL1END1->>IMUX_L9 INT_L_X34Y119/INT_L.NR1END2->>EL1BEG1 INT_L_X34Y119/INT_L.NR1END2->>IMUX_L29 INT_L_X34Y119/INT_L.NR1END2->>IMUX_L45 INT_L_X34Y119/INT_L.NR1END2->>NL1BEG1 INT_L_X34Y120/INT_L.NL1END1->>IMUX_L1 INT_L_X34Y120/INT_L.NL1END1->>IMUX_L10 INT_L_X34Y120/INT_L.NL1END1->>IMUX_L18 INT_L_X34Y120/INT_L.NL1END1->>IMUX_L26 INT_L_X34Y120/INT_L.NL1END1->>IMUX_L33 INT_L_X34Y121/INT_L.NE2END1->>IMUX_L34 INT_L_X34Y121/INT_L.NE2END1->>IMUX_L42 INT_L_X34Y121/INT_L.WL1END0->>IMUX_L25 INT_L_X34Y121/INT_L.WL1END0->>IMUX_L40 INT_L_X34Y121/INT_L.WL1END0->>NN2BEG1 INT_L_X34Y122/INT_L.WW2END3->>IMUX_L31 INT_L_X34Y122/INT_L.WW2END3->>WL1BEG2 INT_L_X34Y123/INT_L.NN2END1->>NR1BEG1 INT_L_X34Y123/INT_L.NN2END1->>NW2BEG1 INT_L_X34Y123/INT_L.NN2END1->>WW2BEG0 INT_L_X34Y124/INT_L.NR1END1->>EL1BEG0 INT_L_X34Y124/INT_L.NR1END1->>IMUX_L10 INT_L_X36Y113/INT_L.EE2END1->>IMUX_L11 INT_L_X36Y113/INT_L.EE2END1->>NR1BEG1 INT_L_X36Y114/INT_L.NR1END1->>IMUX_L10 INT_L_X36Y114/INT_L.NR1END1->>IMUX_L19 INT_L_X36Y114/INT_L.NR1END1->>NR1BEG1 INT_L_X36Y115/INT_L.GFAN1->>IMUX_L36 INT_L_X36Y115/INT_L.NR1END1->>GFAN1 INT_L_X36Y115/INT_L.NR1END1->>IMUX_L34 INT_L_X36Y118/INT_L.FAN_BOUNCE_S3_4->>IMUX_L5 INT_L_X36Y118/INT_L.SE2END1->>IMUX_L2 INT_L_X36Y118/INT_L.SE2END1->>NR1BEG1 INT_L_X36Y119/INT_L.EL1END0->>EL1BEG_N3 INT_L_X36Y119/INT_L.EL1END0->>ER1BEG1 INT_L_X36Y119/INT_L.EL1END0->>FAN_ALT4 INT_L_X36Y119/INT_L.EL1END0->>IMUX_L8 INT_L_X36Y119/INT_L.ER1END1->>EL1BEG0 INT_L_X36Y119/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X36Y119/INT_L.NR1END1->>NL1BEG0 INT_L_X36Y119/INT_L.NR1END1->>NN2BEG1 INT_L_X36Y120/INT_L.NL1END0->>IMUX_L0 INT_L_X36Y120/INT_L.NL1END0->>IMUX_L8 INT_L_X36Y120/INT_L.NL1END0->>NR1BEG0 INT_L_X36Y121/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y121/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X36Y121/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X36Y121/INT_L.BYP_BOUNCE4->>IMUX_L4 INT_L_X36Y121/INT_L.NN2END1->>BYP_ALT4 INT_L_X36Y121/INT_L.NN2END1->>IMUX_L3 INT_L_X36Y121/INT_L.NN2END1->>SE6BEG1 INT_L_X36Y121/INT_L.NN2END1->>WR1BEG2 INT_L_X36Y121/INT_L.NR1END0->>IMUX_L32 INT_L_X36Y121/INT_L.NR1END0->>NE2BEG0 INT_L_X36Y122/INT_L.NW2END_S0_0->>WW2BEG3 INT_L_X36Y123/INT_L.NW2END0->>IMUX_L8 INT_L_X38Y116/INT_L.WL1END0->>NW2BEG1 INT_L_X38Y117/INT_L.SE6END1->>ER1BEG2 INT_L_X38Y117/INT_L.SE6END1->>SE2BEG1 INT_R_X27Y116/INT_R.NW2END1->>EL1BEG0 INT_R_X27Y116/INT_R.NW2END1->>IMUX17 INT_R_X27Y116/INT_R.NW2END1->>NE2BEG1 INT_R_X27Y116/INT_R.NW2END1->>NN2BEG1 INT_R_X27Y118/INT_R.NN2END1->>NL1BEG0 INT_R_X27Y119/INT_R.NL1END0->>EL1BEG_N3 INT_R_X27Y119/INT_R.NL1END0->>IMUX8 INT_R_X27Y119/INT_R.NL1END0->>NR1BEG0 INT_R_X27Y120/INT_R.NR1END0->>IMUX17 INT_R_X29Y114/INT_R.LOGIC_OUTS5->>EE4BEG1 INT_R_X29Y114/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X29Y114/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X29Y115/INT_R.SE2END0->>ER1BEG1 INT_R_X29Y115/INT_R.SE2END0->>IMUX16 INT_R_X29Y115/INT_R.SE2END0->>IMUX24 INT_R_X29Y119/INT_R.NE2END3->>SE2BEG3 INT_R_X29Y121/INT_R.FAN_BOUNCE_S3_2->>IMUX38 INT_R_X29Y122/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y122/INT_R.SW2END0->>ER1BEG1 INT_R_X29Y122/INT_R.SW2END0->>FAN_ALT2 INT_R_X29Y122/INT_R.SW2END0->>IMUX10 INT_R_X29Y122/INT_R.SW2END0->>IMUX25 INT_R_X29Y123/INT_R.WR1END2->>IMUX5 INT_R_X33Y113/INT_R.SR1END2->>IMUX14 INT_R_X33Y113/INT_R.SR1END2->>IMUX29 INT_R_X33Y113/INT_R.SR1END2->>IMUX6 INT_R_X33Y113/INT_R.WW2END0->>IMUX17 INT_R_X33Y114/INT_R.EE4END1->>NR1BEG1 INT_R_X33Y114/INT_R.EE4END1->>SE2BEG1 INT_R_X33Y114/INT_R.WL1END1->>IMUX42 INT_R_X33Y114/INT_R.WL1END1->>SR1BEG2 INT_R_X33Y115/INT_R.NR1END1->>IMUX3 INT_R_X33Y115/INT_R.NR1END1->>IMUX42 INT_R_X33Y115/INT_R.NR1END1->>NL1BEG0 INT_R_X33Y115/INT_R.NR1END1->>NW2BEG1 INT_R_X33Y115/INT_R.NR1END1->>WR1BEG2 INT_R_X33Y116/INT_R.NL1BEG_N3->>IMUX30 INT_R_X33Y116/INT_R.NL1BEG_N3->>IMUX37 INT_R_X33Y116/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X33Y116/INT_R.NL1END0->>IMUX16 INT_R_X33Y116/INT_R.NL1END0->>NL1BEG_N3 INT_R_X33Y117/INT_R.NL1END2->>IMUX36 INT_R_X33Y117/INT_R.NL1END2->>NE2BEG2 INT_R_X33Y119/INT_R.NW2END2->>IMUX3 INT_R_X33Y119/INT_R.NW2END2->>NL1BEG1 INT_R_X33Y119/INT_R.NW2END2->>WR1BEG3 INT_R_X33Y120/INT_R.NL1END1->>IMUX26 INT_R_X33Y120/INT_R.NL1END1->>IMUX9 INT_R_X33Y120/INT_R.NL1END1->>NE2BEG1 INT_R_X33Y122/INT_R.WL1END2->>IMUX14 INT_R_X33Y122/INT_R.WL1END2->>IMUX6 INT_R_X33Y124/INT_R.NW2END1->>IMUX1 INT_R_X33Y124/INT_R.NW2END1->>IMUX10 INT_R_X35Y113/INT_R.SW6END0->>WW2BEG0 INT_R_X35Y118/INT_R.SL1END1->>WL1BEG0 INT_R_X35Y119/INT_R.EL1END0->>ER1BEG1 INT_R_X35Y119/INT_R.EL1END1->>EL1BEG0 INT_R_X35Y119/INT_R.EL1END1->>SE2BEG1 INT_R_X35Y119/INT_R.EL1END1->>SL1BEG1 INT_R_X35Y121/INT_R.WR1END2->>WL1BEG0 INT_R_X35Y124/INT_R.EL1END0->>EE2BEG0 INT_R_X37Y117/INT_R.NW2END1->>IMUX1 INT_R_X37Y117/INT_R.NW2END1->>IMUX34 INT_R_X37Y117/INT_R.NW2END1->>SW6BEG0 INT_R_X37Y118/INT_R.EL1END3->>IMUX30 INT_R_X37Y119/INT_R.EL1END0->>EE2BEG0 INT_R_X37Y119/INT_R.EL1END0->>IMUX24 INT_R_X37Y119/INT_R.ER1END1->>IMUX3 INT_R_X37Y119/INT_R.ER1END1->>IMUX4 INT_R_X37Y122/INT_R.NE2END0->>EE2BEG0 INT_R_X37Y122/INT_R.NE2END0->>IMUX0 INT_R_X37Y122/INT_R.NE2END0->>IMUX1 INT_R_X37Y122/INT_R.NE2END0->>IMUX17 INT_R_X37Y122/INT_R.NE2END0->>NW2BEG0 INT_R_X37Y124/INT_R.EE2END0->>EE2BEG0 INT_R_X37Y124/INT_R.EE2END0->>IMUX0 INT_R_X37Y124/INT_R.EE2END0->>IMUX1 INT_R_X39Y115/INT_R.SR1END1->>IMUX3 INT_R_X39Y116/INT_R.SE2END1->>IMUX2 INT_R_X39Y116/INT_R.SE2END1->>WL1BEG0 INT_R_X39Y116/INT_R.SS6END0->>NR1BEG0 INT_R_X39Y116/INT_R.SS6END0->>SR1BEG1 INT_R_X39Y117/INT_R.ER1END2->>IMUX13 INT_R_X39Y117/INT_R.ER1END2->>IMUX21 INT_R_X39Y117/INT_R.NR1END0->>IMUX9 INT_R_X39Y118/INT_R.SL1END0->>IMUX25 INT_R_X39Y118/INT_R.SL1END0->>IMUX33 INT_R_X39Y118/INT_R.SL1END0->>IMUX41 INT_R_X39Y119/INT_R.EE2END0->>IMUX0 INT_R_X39Y119/INT_R.EE2END0->>IMUX25 INT_R_X39Y119/INT_R.EE2END0->>SL1BEG0 INT_R_X39Y120/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y120/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y120/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X39Y120/INT_R.FAN_BOUNCE7->>IMUX18 INT_R_X39Y120/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X39Y120/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT3 INT_R_X39Y120/INT_R.FAN_BOUNCE_S3_0->>IMUX14 INT_R_X39Y121/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X39Y121/INT_R.SL1END0->>FAN_ALT0 INT_R_X39Y121/INT_R.SL1END0->>IMUX25 INT_R_X39Y121/INT_R.SL1END0->>IMUX33 INT_R_X39Y121/INT_R.SL1END0->>IMUX9 INT_R_X39Y122/INT_R.EE2END0->>IMUX8 INT_R_X39Y122/INT_R.EE2END0->>SL1BEG0 INT_R_X39Y122/INT_R.EE2END0->>SS6BEG0 INT_R_X39Y124/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 140, 

x0/tb0.tr_reg[hwrite]__0 - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y115/BRAM_WW2A1_0 BRAM_L_X38Y120/BRAM_EE2BEG1_4 CLBLL_L_X32Y119/CLBLL_IMUX1 CLBLL_L_X32Y119/CLBLL_LL_A3 CLBLL_L_X32Y124/CLBLL_EE4A1 CLBLL_L_X40Y115/CLBLL_SE2A1 CLBLL_L_X40Y115/CLBLL_WL1END0 CLBLL_R_X25Y115/CLBLL_BYP1 CLBLL_R_X25Y115/CLBLL_LL_AX CLBLL_R_X25Y115/CLBLL_WW2END0 CLBLL_R_X25Y116/CLBLL_EE2BEG0 CLBLL_R_X25Y119/CLBLL_EE4BEG2 CLBLL_R_X25Y119/CLBLL_SW2A2 CLBLL_R_X25Y121/CLBLL_EE2BEG1 CLBLL_R_X27Y115/CLBLL_ER1BEG1 CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y115/CLBLL_L_AQ CLBLL_R_X27Y115/CLBLL_NE4BEG0 CLBLL_R_X27Y116/CLBLL_ER1BEG1 CLBLL_R_X27Y119/CLBLL_EE4B2 CLBLL_R_X27Y119/CLBLL_IMUX4 CLBLL_R_X27Y119/CLBLL_LL_A6 CLBLL_R_X27Y120/CLBLL_IMUX18 CLBLL_R_X27Y120/CLBLL_LL_B2 CLBLL_R_X27Y121/CLBLL_ER1BEG2 CLBLL_R_X29Y116/CLBLL_EL1BEG0 CLBLL_R_X29Y118/CLBLL_IMUX42 CLBLL_R_X29Y118/CLBLL_L_D6 CLBLL_R_X29Y119/CLBLL_EL1BEG1 CLBLL_R_X29Y120/CLBLL_IMUX31 CLBLL_R_X29Y120/CLBLL_LL_C5 CLBLL_R_X29Y121/CLBLL_IMUX47 CLBLL_R_X29Y121/CLBLL_LL_D5 CLBLL_R_X29Y122/CLBLL_ER1BEG0 CLBLL_R_X29Y122/CLBLL_IMUX0 CLBLL_R_X29Y122/CLBLL_IMUX16 CLBLL_R_X29Y122/CLBLL_L_A3 CLBLL_R_X29Y122/CLBLL_L_B3 CLBLL_R_X29Y123/CLBLL_EL1BEG0 CLBLL_R_X29Y123/CLBLL_IMUX0 CLBLL_R_X29Y123/CLBLL_L_A3 CLBLL_R_X29Y124/CLBLL_NE2A1 CLBLM_L_X26Y115/CLBLM_WW2END0 CLBLM_L_X26Y116/CLBLM_EE2BEG0 CLBLM_L_X26Y119/CLBLM_EE4BEG2 CLBLM_L_X26Y119/CLBLM_SW2A2 CLBLM_L_X26Y121/CLBLM_EE2BEG1 CLBLM_L_X28Y115/CLBLM_ER1BEG1 CLBLM_L_X28Y115/CLBLM_NE4BEG0 CLBLM_L_X28Y116/CLBLM_ER1BEG1 CLBLM_L_X28Y116/CLBLM_IMUX19 CLBLM_L_X28Y116/CLBLM_IMUX38 CLBLM_L_X28Y116/CLBLM_L_B2 CLBLM_L_X28Y116/CLBLM_M_D3 CLBLM_L_X28Y119/CLBLM_EE4B2 CLBLM_L_X28Y121/CLBLM_ER1BEG2 CLBLM_L_X28Y121/CLBLM_IMUX5 CLBLM_L_X28Y121/CLBLM_L_A6 CLBLM_L_X30Y115/CLBLM_IMUX13 CLBLM_L_X30Y115/CLBLM_L_B6 CLBLM_L_X30Y116/CLBLM_EL1BEG0 CLBLM_L_X30Y116/CLBLM_IMUX16 CLBLM_L_X30Y116/CLBLM_L_B3 CLBLM_L_X30Y119/CLBLM_EL1BEG1 CLBLM_L_X30Y119/CLBLM_IMUX11 CLBLM_L_X30Y119/CLBLM_M_A4 CLBLM_L_X30Y122/CLBLM_ER1BEG0 CLBLM_L_X30Y122/CLBLM_IMUX10 CLBLM_L_X30Y122/CLBLM_IMUX25 CLBLM_L_X30Y122/CLBLM_L_A4 CLBLM_L_X30Y122/CLBLM_L_B5 CLBLM_L_X30Y123/CLBLM_EL1BEG0 CLBLM_L_X30Y123/CLBLM_IMUX0 CLBLM_L_X30Y123/CLBLM_L_A3 CLBLM_L_X30Y124/CLBLM_NE2A1 CLBLM_L_X34Y119/CLBLM_SW4END1 CLBLM_L_X34Y120/CLBLM_IMUX17 CLBLM_L_X34Y120/CLBLM_M_B3 CLBLM_L_X34Y120/CLBLM_NW4A1 CLBLM_L_X34Y124/CLBLM_EE4C1 CLBLM_L_X34Y124/CLBLM_IMUX5 CLBLM_L_X34Y124/CLBLM_L_A6 CLBLM_L_X36Y115/CLBLM_IMUX20 CLBLM_L_X36Y115/CLBLM_L_C2 CLBLM_L_X36Y118/CLBLM_IMUX10 CLBLM_L_X36Y118/CLBLM_L_A4 CLBLM_L_X36Y120/CLBLM_IMUX11 CLBLM_L_X36Y120/CLBLM_M_A4 CLBLM_L_X36Y120/CLBLM_WW2A0 CLBLM_L_X36Y121/CLBLM_IMUX1 CLBLM_L_X36Y121/CLBLM_IMUX24 CLBLM_L_X36Y121/CLBLM_M_A3 CLBLM_L_X36Y121/CLBLM_M_B5 CLBLM_L_X36Y123/CLBLM_EL1BEG0 CLBLM_L_X36Y124/CLBLM_EE2BEG1 CLBLM_R_X33Y119/CLBLM_SW4END1 CLBLM_R_X33Y120/CLBLM_NW4A1 CLBLM_R_X33Y124/CLBLM_EE4C1 CLBLM_R_X33Y124/CLBLM_IMUX8 CLBLM_R_X33Y124/CLBLM_M_A5 CLBLM_R_X37Y115/CLBLM_WW2A1 CLBLM_R_X37Y124/CLBLM_EE2BEG1 CLBLM_R_X37Y124/CLBLM_IMUX10 CLBLM_R_X37Y124/CLBLM_L_A4 CLBLM_R_X39Y115/CLBLM_IMUX10 CLBLM_R_X39Y115/CLBLM_L_A4 CLBLM_R_X39Y115/CLBLM_SE2A1 CLBLM_R_X39Y115/CLBLM_WL1END0 CLBLM_R_X39Y116/CLBLM_IMUX8 CLBLM_R_X39Y116/CLBLM_M_A5 CLBLM_R_X39Y117/CLBLM_IMUX6 CLBLM_R_X39Y117/CLBLM_L_A1 CLBLM_R_X39Y118/CLBLM_IMUX14 CLBLM_R_X39Y118/CLBLM_L_B1 CLBLM_R_X39Y119/CLBLM_IMUX14 CLBLM_R_X39Y119/CLBLM_L_B1 CLBLM_R_X39Y120/CLBLM_IMUX15 CLBLM_R_X39Y120/CLBLM_M_B1 CLBLM_R_X39Y121/CLBLM_IMUX26 CLBLM_R_X39Y121/CLBLM_IMUX3 CLBLM_R_X39Y121/CLBLM_L_A2 CLBLM_R_X39Y121/CLBLM_L_B4 CLBLM_R_X39Y122/CLBLM_IMUX11 CLBLM_R_X39Y122/CLBLM_M_A4 CLBLM_R_X39Y124/CLBLM_IMUX11 CLBLM_R_X39Y124/CLBLM_M_A4 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4A1_3 DSP_R_X35Y120/DSP_EE2BEG1_4 DSP_R_X35Y120/DSP_EL1BEG0_3 DSP_R_X35Y120/DSP_WW2A0_0 INT_INTERFACE_R_X31Y124/INT_INTERFACE_EE4A1 INT_INTERFACE_R_X35Y120/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X35Y123/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y124/INT_INTERFACE_EE2BEG1 INT_L_X26Y115/WW2A0 INT_L_X26Y116/EE2A0 INT_L_X26Y119/EE4A2 INT_L_X26Y119/SW2A2 INT_L_X26Y120/SR1END2 INT_L_X26Y120/SW2BEG2 INT_L_X26Y121/EE2A1 INT_L_X26Y121/SR1BEG2 INT_L_X26Y121/WR1END2 INT_L_X28Y115/ER1END1 INT_L_X28Y115/NE2BEG1 INT_L_X28Y115/NE6A0 INT_L_X28Y116/BYP_ALT2 INT_L_X28Y116/BYP_BOUNCE2 INT_L_X28Y116/ER1END1 INT_L_X28Y116/IMUX_L19 INT_L_X28Y116/IMUX_L38 INT_L_X28Y116/NE2A1 INT_L_X28Y116/NE6B0 INT_L_X28Y116/WR1END2 INT_L_X28Y117/BYP_BOUNCE_N3_2 INT_L_X28Y117/NE6C0 INT_L_X28Y118/NE6D0 INT_L_X28Y119/EE4C2 INT_L_X28Y119/NE6E0 INT_L_X28Y121/ER1BEG3 INT_L_X28Y121/ER1END2 INT_L_X28Y121/IMUX_L5 INT_L_X30Y115/EL1END_S3_0 INT_L_X30Y115/FAN_BOUNCE_S3_4 INT_L_X30Y115/IMUX_L13 INT_L_X30Y116/EL1END0 INT_L_X30Y116/FAN_ALT4 INT_L_X30Y116/FAN_BOUNCE4 INT_L_X30Y116/IMUX_L16 INT_L_X30Y119/EL1END1 INT_L_X30Y119/IMUX_L11 INT_L_X30Y122/EL1END_S3_0 INT_L_X30Y122/ER1END0 INT_L_X30Y122/IMUX_L10 INT_L_X30Y122/IMUX_L25 INT_L_X30Y123/EL1END0 INT_L_X30Y123/IMUX_L0 INT_L_X30Y124/EE4BEG1 INT_L_X30Y124/NE2END1 INT_L_X32Y119/IMUX_L1 INT_L_X32Y119/WL1END0 INT_L_X32Y124/EE4B1 INT_L_X32Y124/EL1BEG0 INT_L_X32Y124/NW6END1 INT_L_X34Y119/SW6E1 INT_L_X34Y120/IMUX_L17 INT_L_X34Y120/NW6BEG1 INT_L_X34Y120/SW6D1 INT_L_X34Y120/WW2END0 INT_L_X34Y121/SW6C1 INT_L_X34Y122/SW6B1 INT_L_X34Y123/SE2A1 INT_L_X34Y123/SW6A1 INT_L_X34Y124/EE4END1 INT_L_X34Y124/IMUX_L5 INT_L_X34Y124/SE2BEG1 INT_L_X34Y124/WR1END2 INT_L_X36Y115/IMUX_L20 INT_L_X36Y115/WW2END1 INT_L_X36Y118/IMUX_L10 INT_L_X36Y118/SS2END0 INT_L_X36Y119/SS2A0 INT_L_X36Y120/IMUX_L11 INT_L_X36Y120/SL1END0 INT_L_X36Y120/SR1END1 INT_L_X36Y120/SS2BEG0 INT_L_X36Y120/WW2BEG0 INT_L_X36Y121/IMUX_L1 INT_L_X36Y121/IMUX_L24 INT_L_X36Y121/SL1BEG0 INT_L_X36Y121/SR1BEG1 INT_L_X36Y121/SS2END0 INT_L_X36Y122/EL1END_S3_0 INT_L_X36Y122/SS2A0 INT_L_X36Y123/EL1END0 INT_L_X36Y123/SS2BEG0 INT_L_X36Y124/EE2A1 INT_L_X38Y115/WR1END2 INT_L_X38Y115/WW2BEG1 INT_L_X38Y124/EE2A1 INT_L_X40Y115/SE2END1 INT_L_X40Y115/WL1BEG0 INT_R_X25Y115/BYP1 INT_R_X25Y115/BYP_ALT1 INT_R_X25Y115/NL1BEG0 INT_R_X25Y115/NL1END_S3_0 INT_R_X25Y115/NN6BEG1 INT_R_X25Y115/WW2END0 INT_R_X25Y116/EE2BEG0 INT_R_X25Y116/NL1END0 INT_R_X25Y116/NN6A1 INT_R_X25Y117/NN6B1 INT_R_X25Y118/NN6C1 INT_R_X25Y119/EE4BEG2 INT_R_X25Y119/NN6D1 INT_R_X25Y119/SW2END2 INT_R_X25Y120/NN6E1 INT_R_X25Y121/EE2BEG1 INT_R_X25Y121/NN6END1 INT_R_X27Y115/ER1BEG1 INT_R_X27Y115/LOGIC_OUTS0 INT_R_X27Y115/NE6BEG0 INT_R_X27Y115/WW2BEG0 INT_R_X27Y116/EE2END0 INT_R_X27Y116/ER1BEG1 INT_R_X27Y119/EE4B2 INT_R_X27Y119/IMUX4 INT_R_X27Y119/SS2END1 INT_R_X27Y120/IMUX18 INT_R_X27Y120/SL1END1 INT_R_X27Y120/SS2A1 INT_R_X27Y121/EE2END1 INT_R_X27Y121/ER1BEG2 INT_R_X27Y121/SL1BEG1 INT_R_X27Y121/SS2BEG1 INT_R_X27Y121/WR1BEG2 INT_R_X29Y116/EL1BEG0 INT_R_X29Y116/NE2END1 INT_R_X29Y116/NN2BEG1 INT_R_X29Y116/NN6BEG1 INT_R_X29Y116/WR1BEG2 INT_R_X29Y117/NN2A1 INT_R_X29Y117/NN6A1 INT_R_X29Y118/IMUX42 INT_R_X29Y118/NN2END1 INT_R_X29Y118/NN6B1 INT_R_X29Y119/EE4END2 INT_R_X29Y119/EL1BEG1 INT_R_X29Y119/NE6END0 INT_R_X29Y119/NN2BEG0 INT_R_X29Y119/NN6C1 INT_R_X29Y120/IMUX31 INT_R_X29Y120/NN2A0 INT_R_X29Y120/NN2END_S2_0 INT_R_X29Y120/NN6D1 INT_R_X29Y121/ER1BEG_S0 INT_R_X29Y121/ER1END3 INT_R_X29Y121/IMUX47 INT_R_X29Y121/NN2END0 INT_R_X29Y121/NN6E1 INT_R_X29Y122/ER1BEG0 INT_R_X29Y122/ER1END_N3_3 INT_R_X29Y122/IMUX0 INT_R_X29Y122/IMUX16 INT_R_X29Y122/NL1BEG0 INT_R_X29Y122/NL1END_S3_0 INT_R_X29Y122/NN6END1 INT_R_X29Y122/NR1BEG1 INT_R_X29Y123/EL1BEG0 INT_R_X29Y123/IMUX0 INT_R_X29Y123/NE2BEG1 INT_R_X29Y123/NL1END0 INT_R_X29Y123/NR1END1 INT_R_X29Y124/NE2A1 INT_R_X31Y124/EE4A1 INT_R_X33Y119/SW6END1 INT_R_X33Y119/WL1BEG0 INT_R_X33Y120/NW6A1 INT_R_X33Y121/NW6B1 INT_R_X33Y122/NW6C1 INT_R_X33Y123/EL1END_S3_0 INT_R_X33Y123/NW6D1 INT_R_X33Y124/EE4C1 INT_R_X33Y124/EL1END0 INT_R_X33Y124/IMUX8 INT_R_X33Y124/NW6E1 INT_R_X35Y120/WW2A0 INT_R_X35Y123/EL1BEG0 INT_R_X35Y123/NR1BEG1 INT_R_X35Y123/SE2END1 INT_R_X35Y123/SW6BEG1 INT_R_X35Y124/EE2BEG1 INT_R_X35Y124/NR1END1 INT_R_X35Y124/WR1BEG2 INT_R_X37Y115/WW2A1 INT_R_X37Y124/EE2BEG1 INT_R_X37Y124/EE2END1 INT_R_X37Y124/IMUX10 INT_R_X39Y115/IMUX10 INT_R_X39Y115/NL1BEG0 INT_R_X39Y115/NL1END_S3_0 INT_R_X39Y115/SE2A1 INT_R_X39Y115/WL1END0 INT_R_X39Y115/WR1BEG2 INT_R_X39Y116/IMUX8 INT_R_X39Y116/NL1END0 INT_R_X39Y116/SE2BEG1 INT_R_X39Y116/SS2END1 INT_R_X39Y117/IMUX6 INT_R_X39Y117/SR1END2 INT_R_X39Y117/SS2A1 INT_R_X39Y118/IMUX14 INT_R_X39Y118/SL1END3 INT_R_X39Y118/SR1BEG2 INT_R_X39Y118/SS2BEG1 INT_R_X39Y118/SS6END1 INT_R_X39Y119/IMUX14 INT_R_X39Y119/SL1BEG3 INT_R_X39Y119/SL1END3 INT_R_X39Y119/SS6E1 INT_R_X39Y120/IMUX15 INT_R_X39Y120/SL1BEG3 INT_R_X39Y120/SR1END3 INT_R_X39Y120/SS6D1 INT_R_X39Y121/IMUX26 INT_R_X39Y121/IMUX3 INT_R_X39Y121/SL1END1 INT_R_X39Y121/SR1BEG3 INT_R_X39Y121/SR1END2 INT_R_X39Y121/SR1END_N3_3 INT_R_X39Y121/SS6C1 INT_R_X39Y122/IMUX11 INT_R_X39Y122/SL1BEG1 INT_R_X39Y122/SR1BEG2 INT_R_X39Y122/SS2END1 INT_R_X39Y122/SS6B1 INT_R_X39Y123/SS2A1 INT_R_X39Y123/SS6A1 INT_R_X39Y124/EE2END1 INT_R_X39Y124/IMUX11 INT_R_X39Y124/SS2BEG1 INT_R_X39Y124/SS6BEG1 VBRK_X73Y121/VBRK_EL1BEG0 VBRK_X73Y124/VBRK_EL1BEG1 VBRK_X73Y127/VBRK_ER1BEG0 VBRK_X73Y128/VBRK_EL1BEG0 VBRK_X73Y129/VBRK_NE2A1 VBRK_X79Y129/VBRK_EE4A1 VBRK_X89Y125/VBRK_WW2A0 VBRK_X89Y128/VBRK_EL1BEG0 VBRK_X89Y129/VBRK_EE2BEG1 VBRK_X99Y120/VBRK_SE2A1 VBRK_X99Y120/VBRK_WL1END0 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y115/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X27Y115/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y119/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y120/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y123/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y123/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y124/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y118/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X36Y120/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y124/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y124/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y122/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y124/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X26Y120/INT_L.SR1END2->>SW2BEG2 INT_L_X26Y121/INT_L.WR1END2->>SR1BEG2 INT_L_X28Y115/INT_L.ER1END1->>NE2BEG1 INT_L_X28Y116/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X28Y116/INT_L.BYP_BOUNCE2->>IMUX_L38 INT_L_X28Y116/INT_L.ER1END1->>IMUX_L19 INT_L_X28Y116/INT_L.WR1END2->>BYP_ALT2 INT_L_X28Y121/INT_L.ER1END2->>ER1BEG3 INT_L_X28Y121/INT_L.ER1END2->>IMUX_L5 INT_L_X30Y115/INT_L.FAN_BOUNCE_S3_4->>IMUX_L13 INT_L_X30Y116/INT_L.EL1END0->>FAN_ALT4 INT_L_X30Y116/INT_L.EL1END0->>IMUX_L16 INT_L_X30Y116/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X30Y119/INT_L.EL1END1->>IMUX_L11 INT_L_X30Y122/INT_L.ER1END0->>IMUX_L10 INT_L_X30Y122/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y123/INT_L.EL1END0->>IMUX_L0 INT_L_X30Y124/INT_L.NE2END1->>EE4BEG1 INT_L_X32Y119/INT_L.WL1END0->>IMUX_L1 INT_L_X32Y124/INT_L.NW6END1->>EL1BEG0 INT_L_X34Y120/INT_L.WW2END0->>IMUX_L17 INT_L_X34Y120/INT_L.WW2END0->>NW6BEG1 INT_L_X34Y124/INT_L.EE4END1->>SE2BEG1 INT_L_X34Y124/INT_L.WR1END2->>IMUX_L5 INT_L_X36Y115/INT_L.WW2END1->>IMUX_L20 INT_L_X36Y118/INT_L.SS2END0->>IMUX_L10 INT_L_X36Y120/INT_L.SL1END0->>SS2BEG0 INT_L_X36Y120/INT_L.SL1END0->>WW2BEG0 INT_L_X36Y120/INT_L.SR1END1->>IMUX_L11 INT_L_X36Y121/INT_L.SS2END0->>IMUX_L1 INT_L_X36Y121/INT_L.SS2END0->>IMUX_L24 INT_L_X36Y121/INT_L.SS2END0->>SL1BEG0 INT_L_X36Y121/INT_L.SS2END0->>SR1BEG1 INT_L_X36Y123/INT_L.EL1END0->>SS2BEG0 INT_L_X38Y115/INT_L.WR1END2->>WW2BEG1 INT_L_X40Y115/INT_L.SE2END1->>WL1BEG0 INT_R_X25Y115/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y115/INT_R.WW2END0->>BYP_ALT1 INT_R_X25Y115/INT_R.WW2END0->>NL1BEG0 INT_R_X25Y115/INT_R.WW2END0->>NN6BEG1 INT_R_X25Y116/INT_R.NL1END0->>EE2BEG0 INT_R_X25Y119/INT_R.SW2END2->>EE4BEG2 INT_R_X25Y121/INT_R.NN6END1->>EE2BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS0->>NE6BEG0 INT_R_X27Y115/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X27Y116/INT_R.EE2END0->>ER1BEG1 INT_R_X27Y119/INT_R.SS2END1->>IMUX4 INT_R_X27Y120/INT_R.SL1END1->>IMUX18 INT_R_X27Y121/INT_R.EE2END1->>ER1BEG2 INT_R_X27Y121/INT_R.EE2END1->>SL1BEG1 INT_R_X27Y121/INT_R.EE2END1->>SS2BEG1 INT_R_X27Y121/INT_R.EE2END1->>WR1BEG2 INT_R_X29Y116/INT_R.NE2END1->>EL1BEG0 INT_R_X29Y116/INT_R.NE2END1->>NN2BEG1 INT_R_X29Y116/INT_R.NE2END1->>NN6BEG1 INT_R_X29Y116/INT_R.NE2END1->>WR1BEG2 INT_R_X29Y118/INT_R.NN2END1->>IMUX42 INT_R_X29Y119/INT_R.EE4END2->>EL1BEG1 INT_R_X29Y119/INT_R.NE6END0->>NN2BEG0 INT_R_X29Y120/INT_R.NN2END_S2_0->>IMUX31 INT_R_X29Y121/INT_R.ER1END3->>ER1BEG_S0 INT_R_X29Y121/INT_R.ER1END3->>IMUX47 INT_R_X29Y122/INT_R.ER1END_N3_3->>IMUX0 INT_R_X29Y122/INT_R.ER1END_N3_3->>IMUX16 INT_R_X29Y122/INT_R.NN6END1->>NL1BEG0 INT_R_X29Y122/INT_R.NN6END1->>NR1BEG1 INT_R_X29Y123/INT_R.NL1END0->>IMUX0 INT_R_X29Y123/INT_R.NR1END1->>EL1BEG0 INT_R_X29Y123/INT_R.NR1END1->>NE2BEG1 INT_R_X33Y119/INT_R.SW6END1->>WL1BEG0 INT_R_X33Y124/INT_R.EL1END0->>IMUX8 INT_R_X35Y123/INT_R.SE2END1->>EL1BEG0 INT_R_X35Y123/INT_R.SE2END1->>NR1BEG1 INT_R_X35Y123/INT_R.SE2END1->>SW6BEG1 INT_R_X35Y124/INT_R.NR1END1->>EE2BEG1 INT_R_X35Y124/INT_R.NR1END1->>WR1BEG2 INT_R_X37Y124/INT_R.EE2END1->>EE2BEG1 INT_R_X37Y124/INT_R.EE2END1->>IMUX10 INT_R_X39Y115/INT_R.WL1END0->>IMUX10 INT_R_X39Y115/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y115/INT_R.WL1END0->>WR1BEG2 INT_R_X39Y116/INT_R.NL1END0->>IMUX8 INT_R_X39Y116/INT_R.SS2END1->>SE2BEG1 INT_R_X39Y117/INT_R.SR1END2->>IMUX6 INT_R_X39Y118/INT_R.SL1END3->>IMUX14 INT_R_X39Y118/INT_R.SS6END1->>SR1BEG2 INT_R_X39Y118/INT_R.SS6END1->>SS2BEG1 INT_R_X39Y119/INT_R.SL1END3->>IMUX14 INT_R_X39Y119/INT_R.SL1END3->>SL1BEG3 INT_R_X39Y120/INT_R.SR1END3->>IMUX15 INT_R_X39Y120/INT_R.SR1END3->>SL1BEG3 INT_R_X39Y121/INT_R.SL1END1->>IMUX26 INT_R_X39Y121/INT_R.SL1END1->>IMUX3 INT_R_X39Y121/INT_R.SR1END2->>SR1BEG3 INT_R_X39Y122/INT_R.SS2END1->>IMUX11 INT_R_X39Y122/INT_R.SS2END1->>SL1BEG1 INT_R_X39Y122/INT_R.SS2END1->>SR1BEG2 INT_R_X39Y124/INT_R.EE2END1->>IMUX11 INT_R_X39Y124/INT_R.EE2END1->>SS2BEG1 INT_R_X39Y124/INT_R.EE2END1->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 40, 

x0/di[data][120] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX42 BRAM_L_X38Y115/BRAM_EL1BEG1_0 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL12 BRAM_L_X38Y115/BRAM_IMUX42_1 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y120/CLBLM_M_AMUX CLBLM_L_X36Y116/CLBLM_SE4C2 CLBLM_R_X37Y115/CLBLM_EL1BEG1 DSP_R_X35Y115/DSP_SE4C2_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_SE4C2 INT_L_X34Y120/LOGIC_OUTS_L20 INT_L_X34Y120/SE6BEG2 INT_L_X36Y115/SE2A2 INT_L_X36Y116/SE2BEG2 INT_L_X36Y116/SE6END2 INT_L_X38Y115/EL1END1 INT_L_X38Y115/NR1BEG1 INT_L_X38Y116/IMUX_L42 INT_L_X38Y116/NR1END1 INT_R_X35Y116/SE6E2 INT_R_X35Y117/SE6D2 INT_R_X35Y118/SE6C2 INT_R_X35Y119/SE6B2 INT_R_X35Y120/SE6A2 INT_R_X37Y115/EL1BEG1 INT_R_X37Y115/SE2END2 VBRK_X89Y121/VBRK_SE4C2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX42_1->BRAM_FIFO36_DIADIL12 CLBLM_L_X34Y120/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X34Y120/INT_L.LOGIC_OUTS_L20->>SE6BEG2 INT_L_X36Y116/INT_L.SE6END2->>SE2BEG2 INT_L_X38Y115/INT_L.EL1END1->>NR1BEG1 INT_L_X38Y116/INT_L.NR1END1->>IMUX_L42 INT_R_X37Y115/INT_R.SE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][56] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX42 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y120/BRAM_EL1BEG1_1 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL12 BRAM_L_X38Y120/BRAM_IMUX42_1 CLBLM_L_X36Y121/CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y121/CLBLM_M_A CLBLM_R_X37Y121/CLBLM_EL1BEG1 INT_L_X36Y121/EL1BEG2 INT_L_X36Y121/LOGIC_OUTS_L12 INT_L_X36Y121/NL1BEG_N3 INT_L_X38Y121/EL1END1 INT_L_X38Y121/IMUX_L42 INT_R_X37Y121/EL1BEG1 INT_R_X37Y121/EL1END2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX42_1->BRAM_FIFO36_DIADIL12 CLBLM_L_X36Y121/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y121/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X36Y121/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X38Y121/INT_L.EL1END1->>IMUX_L42 INT_R_X37Y121/INT_R.EL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][119] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX45 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_SE2A2 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU11 BRAM_L_X38Y115/BRAM_IMUX45_3 BRAM_L_X38Y115/BRAM_SE2A2_3 CLBLM_L_X34Y119/CLBLM_EE4BEG2 CLBLM_L_X36Y119/CLBLM_EE4B2 CLBLM_R_X33Y119/CLBLM_EE4BEG2 CLBLM_R_X33Y119/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y119/CLBLM_L_AMUX CLBLM_R_X37Y118/CLBLM_SE2A2 DSP_R_X35Y115/DSP_EE4B2_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE4B2 INT_L_X34Y119/EE4A2 INT_L_X36Y119/EE4C2 INT_L_X38Y118/IMUX_L45 INT_L_X38Y118/SE2END2 INT_R_X33Y119/EE4BEG2 INT_R_X33Y119/LOGIC_OUTS16 INT_R_X35Y119/EE4B2 INT_R_X37Y118/SE2A2 INT_R_X37Y119/EE4END2 INT_R_X37Y119/SE2BEG2 VBRK_X89Y124/VBRK_EE4B2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX45_3->BRAM_FIFO36_DIADIU11 CLBLM_R_X33Y119/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X38Y118/INT_L.SE2END2->>IMUX_L45 INT_R_X33Y119/INT_R.LOGIC_OUTS16->>EE4BEG2 INT_R_X37Y119/INT_R.EE4END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][55] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX45 BRAM_L_X38Y120/BRAM_ER1BEG2_2 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU11 BRAM_L_X38Y120/BRAM_IMUX45_3 CLBLL_L_X32Y122/CLBLL_EE4A0 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y122/CLBLM_L_A CLBLM_L_X34Y122/CLBLM_EE4C0 CLBLM_L_X36Y122/CLBLM_EE2BEG1 CLBLM_R_X33Y122/CLBLM_EE4C0 CLBLM_R_X37Y122/CLBLM_ER1BEG2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4A0_1 DSP_R_X35Y120/DSP_EE2BEG1_2 INT_INTERFACE_R_X31Y122/INT_INTERFACE_EE4A0 INT_INTERFACE_R_X35Y122/INT_INTERFACE_EE2BEG1 INT_L_X30Y122/EE4BEG0 INT_L_X30Y122/LOGIC_OUTS_L8 INT_L_X32Y122/EE4B0 INT_L_X34Y122/EE4END0 INT_L_X34Y122/ER1BEG1 INT_L_X36Y122/EE2A1 INT_L_X38Y122/ER1END2 INT_L_X38Y122/NR1BEG2 INT_L_X38Y123/IMUX_L45 INT_L_X38Y123/NR1END2 INT_R_X31Y122/EE4A0 INT_R_X33Y122/EE4C0 INT_R_X35Y122/EE2BEG1 INT_R_X35Y122/ER1END1 INT_R_X37Y122/EE2END1 INT_R_X37Y122/ER1BEG2 VBRK_X79Y127/VBRK_EE4A0 VBRK_X89Y127/VBRK_EE2BEG1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX45_3->BRAM_FIFO36_DIADIU11 CLBLM_L_X30Y122/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y122/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X34Y122/INT_L.EE4END0->>ER1BEG1 INT_L_X38Y122/INT_L.ER1END2->>NR1BEG2 INT_L_X38Y123/INT_L.NR1END2->>IMUX_L45 INT_R_X35Y122/INT_R.ER1END1->>EE2BEG1 INT_R_X37Y122/INT_R.EE2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][118] - 
wires: BRAM_INT_INTERFACE_L_X38Y114/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX31 BRAM_L_X38Y110/BRAM_ER1BEG3_4 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL11 BRAM_L_X38Y115/BRAM_IMUX31_0 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y119/CLBLM_L_AMUX CLBLM_L_X36Y115/CLBLM_SE4C2 CLBLM_R_X37Y114/CLBLM_ER1BEG3 DSP_R_X35Y115/DSP_SE4C2_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_SE4C2 INT_L_X34Y119/LOGIC_OUTS_L16 INT_L_X34Y119/SE6BEG2 INT_L_X36Y114/SE2A2 INT_L_X36Y115/SE2BEG2 INT_L_X36Y115/SE6END2 INT_L_X38Y114/ER1END3 INT_L_X38Y114/NR1BEG3 INT_L_X38Y115/ER1END_N3_3 INT_L_X38Y115/IMUX_L31 INT_L_X38Y115/NR1END3 INT_R_X35Y115/SE6E2 INT_R_X35Y116/SE6D2 INT_R_X35Y117/SE6C2 INT_R_X35Y118/SE6B2 INT_R_X35Y119/SE6A2 INT_R_X37Y114/ER1BEG3 INT_R_X37Y114/SE2END2 VBRK_X89Y120/VBRK_SE4C2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX31_0->BRAM_FIFO36_DIADIL11 CLBLM_L_X34Y119/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X34Y119/INT_L.LOGIC_OUTS_L16->>SE6BEG2 INT_L_X36Y115/INT_L.SE6END2->>SE2BEG2 INT_L_X38Y114/INT_L.ER1END3->>NR1BEG3 INT_L_X38Y115/INT_L.NR1END3->>IMUX_L31 INT_R_X37Y114/INT_R.SE2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][54] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX31 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_SE2A3 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL11 BRAM_L_X38Y120/BRAM_IMUX31_0 BRAM_L_X38Y120/BRAM_SE2A3_0 CLBLM_L_X36Y120/CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y120/CLBLM_M_A CLBLM_R_X37Y120/CLBLM_SE2A3 INT_L_X36Y120/LOGIC_OUTS_L12 INT_L_X36Y120/NE2BEG3 INT_L_X36Y120/NL1BEG_N3 INT_L_X36Y121/NE2A3 INT_L_X38Y120/IMUX_L31 INT_L_X38Y120/SE2END3 INT_R_X37Y120/SE2A3 INT_R_X37Y121/NE2END3 INT_R_X37Y121/SE2BEG3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX31_0->BRAM_FIFO36_DIADIL11 CLBLM_L_X36Y120/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y120/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X36Y120/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X38Y120/INT_L.SE2END3->>IMUX_L31 INT_R_X37Y121/INT_R.NE2END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][117] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX43 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EE4C3 BRAM_L_X38Y115/BRAM_EE4C3_4 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU10 BRAM_L_X38Y115/BRAM_IMUX43_3 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y119/CLBLM_L_BMUX CLBLM_L_X36Y119/CLBLM_EE4A3 CLBLM_R_X37Y119/CLBLM_EE4C3 DSP_R_X35Y115/DSP_EE4A3_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE4A3 INT_L_X34Y119/EE4BEG3 INT_L_X34Y119/LOGIC_OUTS_L17 INT_L_X36Y119/EE4B3 INT_L_X38Y118/FAN_ALT3 INT_L_X38Y118/FAN_BOUNCE3 INT_L_X38Y118/IMUX_L43 INT_L_X38Y118/SL1END3 INT_L_X38Y119/EE4END3 INT_L_X38Y119/SL1BEG3 INT_R_X35Y119/EE4A3 INT_R_X37Y119/EE4C3 VBRK_X89Y124/VBRK_EE4A3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX43_3->BRAM_FIFO36_DIADIU10 CLBLM_L_X34Y119/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X34Y119/INT_L.LOGIC_OUTS_L17->>EE4BEG3 INT_L_X38Y118/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X38Y118/INT_L.FAN_BOUNCE3->>IMUX_L43 INT_L_X38Y118/INT_L.SL1END3->>FAN_ALT3 INT_L_X38Y119/INT_L.EE4END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][53] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX43 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_EL1BEG2 BRAM_L_X38Y120/BRAM_EL1BEG2_3 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU10 BRAM_L_X38Y120/BRAM_IMUX43_3 CLBLM_L_X34Y124/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y124/CLBLM_L_A CLBLM_L_X36Y123/CLBLM_EE2BEG3 CLBLM_R_X37Y123/CLBLM_EL1BEG2 DSP_R_X35Y120/DSP_EE2BEG3_3 INT_INTERFACE_R_X35Y123/INT_INTERFACE_EE2BEG3 INT_L_X34Y123/EL1BEG3 INT_L_X34Y124/EL1BEG_N3 INT_L_X34Y124/LOGIC_OUTS_L8 INT_L_X36Y123/EE2A3 INT_L_X38Y123/EL1END2 INT_L_X38Y123/IMUX_L43 INT_R_X35Y123/EE2BEG3 INT_R_X35Y123/EL1END3 INT_R_X37Y123/EE2END3 INT_R_X37Y123/EL1BEG2 VBRK_X89Y128/VBRK_EE2BEG3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX43_3->BRAM_FIFO36_DIADIU10 CLBLM_L_X34Y124/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y124/INT_L.LOGIC_OUTS_L8->>EL1BEG_N3 INT_L_X38Y123/INT_L.EL1END2->>IMUX_L43 INT_R_X35Y123/INT_R.EL1END3->>EE2BEG3 INT_R_X37Y123/INT_R.EE2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][116] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX29 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_SE2A2 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL10 BRAM_L_X38Y115/BRAM_IMUX29_0 BRAM_L_X38Y115/BRAM_SE2A2_2 CLBLM_L_X36Y119/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y119/CLBLM_M_AMUX CLBLM_R_X37Y117/CLBLM_SE2A2 INT_L_X36Y118/SE2A2 INT_L_X36Y119/LOGIC_OUTS_L20 INT_L_X36Y119/SE2BEG2 INT_L_X38Y115/IMUX_L29 INT_L_X38Y115/SS2END2 INT_L_X38Y116/SS2A2 INT_L_X38Y117/SE2END2 INT_L_X38Y117/SS2BEG2 INT_R_X37Y117/SE2A2 INT_R_X37Y118/SE2BEG2 INT_R_X37Y118/SE2END2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX29_0->BRAM_FIFO36_DIADIL10 CLBLM_L_X36Y119/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X36Y119/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_L_X38Y115/INT_L.SS2END2->>IMUX_L29 INT_L_X38Y117/INT_L.SE2END2->>SS2BEG2 INT_R_X37Y118/INT_R.SE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][52] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX29 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL10 BRAM_L_X38Y120/BRAM_IMUX29_0 CLBLM_R_X39Y120/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y120/CLBLM_M_B INT_L_X38Y120/BYP_ALT1 INT_L_X38Y120/BYP_BOUNCE1 INT_L_X38Y120/IMUX_L29 INT_L_X38Y120/WL1END0 INT_R_X39Y120/LOGIC_OUTS13 INT_R_X39Y120/WL1BEG0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX29_0->BRAM_FIFO36_DIADIL10 CLBLM_R_X39Y120/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X38Y120/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X38Y120/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X38Y120/INT_L.WL1END0->>BYP_ALT1 INT_R_X39Y120/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][115] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX41 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_NE2A1 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU9 BRAM_L_X38Y115/BRAM_IMUX41_3 BRAM_L_X38Y115/BRAM_NE2A1_3 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS21 CLBLM_L_X34Y118/CLBLM_M_BMUX CLBLM_L_X36Y117/CLBLM_SE2A2 CLBLM_R_X37Y118/CLBLM_NE2A1 DSP_R_X35Y115/DSP_SE2A2_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_SE2A2 INT_L_X34Y118/EL1BEG2 INT_L_X34Y118/LOGIC_OUTS_L21 INT_L_X36Y117/EL1BEG1 INT_L_X36Y117/SE2END2 INT_L_X38Y118/IMUX_L41 INT_L_X38Y118/NE2END1 INT_R_X35Y117/SE2A2 INT_R_X35Y118/EL1END2 INT_R_X35Y118/SE2BEG2 INT_R_X37Y117/EL1END1 INT_R_X37Y117/NE2BEG1 INT_R_X37Y118/NE2A1 VBRK_X89Y122/VBRK_SE2A2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX41_3->BRAM_FIFO36_DIADIU9 CLBLM_L_X34Y118/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X34Y118/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_L_X36Y117/INT_L.SE2END2->>EL1BEG1 INT_L_X38Y118/INT_L.NE2END1->>IMUX_L41 INT_R_X35Y118/INT_R.EL1END2->>SE2BEG2 INT_R_X37Y117/INT_R.EL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][51] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_EL1BEG2 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX41 BRAM_L_X38Y120/BRAM_EL1BEG2_1 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU9 BRAM_L_X38Y120/BRAM_IMUX41_3 CLBLL_L_X32Y121/CLBLL_EE4B3 CLBLL_R_X29Y121/CLBLL_EE4BEG3 CLBLL_R_X29Y121/CLBLL_LL_D CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS15 CLBLM_L_X30Y121/CLBLM_EE4BEG3 CLBLM_L_X34Y121/CLBLM_EE4BEG3 CLBLM_L_X36Y121/CLBLM_EE4B3 CLBLM_R_X33Y121/CLBLM_EE4BEG3 CLBLM_R_X37Y121/CLBLM_EL1BEG2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B3_0 DSP_R_X35Y120/DSP_EE4B3_1 INT_INTERFACE_R_X31Y121/INT_INTERFACE_EE4B3 INT_INTERFACE_R_X35Y121/INT_INTERFACE_EE4B3 INT_L_X30Y121/EE4A3 INT_L_X32Y121/EE4C3 INT_L_X34Y121/EE4A3 INT_L_X36Y121/EE4C3 INT_L_X38Y121/EL1END2 INT_L_X38Y121/NR1BEG2 INT_L_X38Y122/NL1BEG1 INT_L_X38Y122/NR1END2 INT_L_X38Y123/IMUX_L41 INT_L_X38Y123/NL1END1 INT_R_X29Y121/EE4BEG3 INT_R_X29Y121/LOGIC_OUTS15 INT_R_X31Y121/EE4B3 INT_R_X33Y121/EE4BEG3 INT_R_X33Y121/EE4END3 INT_R_X35Y121/EE4B3 INT_R_X37Y121/EE4END3 INT_R_X37Y121/EL1BEG2 VBRK_X73Y126/VBRK_EE4BEG3 VBRK_X79Y126/VBRK_EE4B3 VBRK_X89Y126/VBRK_EE4B3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX41_3->BRAM_FIFO36_DIADIU9 CLBLL_R_X29Y121/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X38Y121/INT_L.EL1END2->>NR1BEG2 INT_L_X38Y122/INT_L.NR1END2->>NL1BEG1 INT_L_X38Y123/INT_L.NL1END1->>IMUX_L41 INT_R_X29Y121/INT_R.LOGIC_OUTS15->>EE4BEG3 INT_R_X33Y121/INT_R.EE4END3->>EE4BEG3 INT_R_X37Y121/INT_R.EE4END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][114] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX27 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_SE4BEG2 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL9 BRAM_L_X38Y115/BRAM_IMUX27_0 BRAM_L_X38Y115/BRAM_SE4BEG2_4 CLBLM_L_X36Y118/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y118/CLBLM_M_AMUX CLBLM_R_X37Y119/CLBLM_SE4BEG2 INT_L_X36Y118/LOGIC_OUTS_L20 INT_L_X36Y118/NE2BEG2 INT_L_X36Y119/NE2A2 INT_L_X38Y115/IMUX_L27 INT_L_X38Y115/SE6E2 INT_L_X38Y115/WL1END1 INT_L_X38Y116/SE6D2 INT_L_X38Y117/SE6C2 INT_L_X38Y118/SE6B2 INT_L_X38Y119/SE6A2 INT_R_X37Y119/NE2END2 INT_R_X37Y119/SE6BEG2 INT_R_X39Y115/SE6END2 INT_R_X39Y115/WL1BEG1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX27_0->BRAM_FIFO36_DIADIL9 CLBLM_L_X36Y118/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X36Y118/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_L_X38Y115/INT_L.WL1END1->>IMUX_L27 INT_R_X37Y119/INT_R.NE2END2->>SE6BEG2 INT_R_X39Y115/INT_R.SE6END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][50] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX27 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL9 BRAM_L_X38Y120/BRAM_IMUX27_0 CLBLL_L_X40Y118/CLBLL_NE2A0 CLBLL_L_X40Y120/CLBLL_WR1END1 CLBLM_R_X39Y117/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y117/CLBLM_L_A CLBLM_R_X39Y118/CLBLM_NE2A0 CLBLM_R_X39Y120/CLBLM_WR1END1 INT_L_X38Y120/IMUX_L27 INT_L_X38Y120/WR1END2 INT_L_X40Y117/NE2END_S3_0 INT_L_X40Y118/NE2END0 INT_L_X40Y118/NN2BEG0 INT_L_X40Y119/NN2A0 INT_L_X40Y119/NN2END_S2_0 INT_L_X40Y120/NN2END0 INT_L_X40Y120/WR1BEG1 INT_R_X39Y117/LOGIC_OUTS8 INT_R_X39Y117/NE2BEG0 INT_R_X39Y118/NE2A0 INT_R_X39Y120/WR1BEG2 INT_R_X39Y120/WR1END1 VBRK_X99Y123/VBRK_NE2A0 VBRK_X99Y125/VBRK_WR1END1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX27_0->BRAM_FIFO36_DIADIL9 CLBLM_R_X39Y117/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y120/INT_L.WR1END2->>IMUX_L27 INT_L_X40Y118/INT_L.NE2END0->>NN2BEG0 INT_L_X40Y120/INT_L.NN2END0->>WR1BEG1 INT_R_X39Y117/INT_R.LOGIC_OUTS8->>NE2BEG0 INT_R_X39Y120/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][113] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX15 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_SE2A3 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU8 BRAM_L_X38Y115/BRAM_IMUX15_2 BRAM_L_X38Y115/BRAM_SE2A3_2 CLBLL_L_X32Y118/CLBLL_LL_AMUX CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS20 CLBLM_L_X34Y118/CLBLM_EE2BEG3 CLBLM_L_X36Y117/CLBLM_SE2A3 CLBLM_R_X33Y118/CLBLM_EE2BEG3 CLBLM_R_X37Y117/CLBLM_SE2A3 DSP_R_X35Y115/DSP_SE2A3_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_SE2A3 INT_L_X32Y118/ER1BEG3 INT_L_X32Y118/LOGIC_OUTS_L20 INT_L_X34Y118/EE2A3 INT_L_X36Y117/NE2BEG3 INT_L_X36Y117/SE2END3 INT_L_X36Y118/NE2A3 INT_L_X38Y117/IMUX_L15 INT_L_X38Y117/SE2END3 INT_R_X33Y118/EE2BEG3 INT_R_X33Y118/ER1END3 INT_R_X33Y119/ER1END_N3_3 INT_R_X35Y117/SE2A3 INT_R_X35Y118/EE2END3 INT_R_X35Y118/SE2BEG3 INT_R_X37Y117/SE2A3 INT_R_X37Y118/NE2END3 INT_R_X37Y118/SE2BEG3 VBRK_X89Y122/VBRK_SE2A3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX15_2->BRAM_FIFO36_DIADIU8 CLBLL_L_X32Y118/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X32Y118/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X36Y117/INT_L.SE2END3->>NE2BEG3 INT_L_X38Y117/INT_L.SE2END3->>IMUX_L15 INT_R_X33Y118/INT_R.ER1END3->>EE2BEG3 INT_R_X35Y118/INT_R.EE2END3->>SE2BEG3 INT_R_X37Y118/INT_R.NE2END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][49] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX15 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_NE2A3 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU8 BRAM_L_X38Y120/BRAM_IMUX15_2 BRAM_L_X38Y120/BRAM_NE2A3_2 CLBLL_L_X32Y121/CLBLL_EE4C0 CLBLL_R_X29Y121/CLBLL_EE4A0 CLBLM_L_X28Y121/CLBLM_LOGIC_OUTS8 CLBLM_L_X28Y121/CLBLM_L_A CLBLM_L_X30Y121/CLBLM_EE4A0 CLBLM_L_X34Y121/CLBLM_EE4A0 CLBLM_L_X36Y121/CLBLM_EE4C0 CLBLM_R_X33Y121/CLBLM_EE4A0 CLBLM_R_X37Y122/CLBLM_NE2A3 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4C0_0 DSP_R_X35Y120/DSP_EE4C0_1 INT_INTERFACE_R_X31Y121/INT_INTERFACE_EE4C0 INT_INTERFACE_R_X35Y121/INT_INTERFACE_EE4C0 INT_L_X28Y121/EE4BEG0 INT_L_X28Y121/LOGIC_OUTS_L8 INT_L_X30Y121/EE4B0 INT_L_X32Y121/EE4BEG0 INT_L_X32Y121/EE4END0 INT_L_X34Y121/EE4B0 INT_L_X36Y121/EE4END0 INT_L_X36Y121/EL1BEG3 INT_L_X36Y121/NR1BEG0 INT_L_X36Y122/EL1BEG_N3 INT_L_X36Y122/NR1END0 INT_L_X38Y122/IMUX_L15 INT_L_X38Y122/NE2END3 INT_R_X29Y121/EE4A0 INT_R_X31Y121/EE4C0 INT_R_X33Y121/EE4A0 INT_R_X35Y121/EE4C0 INT_R_X37Y121/EL1END3 INT_R_X37Y121/NE2BEG3 INT_R_X37Y122/NE2A3 VBRK_X73Y126/VBRK_EE4A0 VBRK_X79Y126/VBRK_EE4C0 VBRK_X89Y126/VBRK_EE4C0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX15_2->BRAM_FIFO36_DIADIU8 CLBLM_L_X28Y121/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X28Y121/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X32Y121/INT_L.EE4END0->>EE4BEG0 INT_L_X36Y121/INT_L.EE4END0->>NR1BEG0 INT_L_X36Y122/INT_L.NR1END0->>EL1BEG_N3 INT_L_X38Y122/INT_L.NE2END3->>IMUX_L15 INT_R_X37Y121/INT_R.EL1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][112] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX25 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_NE2A1 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL8 BRAM_L_X38Y115/BRAM_IMUX25_0 BRAM_L_X38Y115/BRAM_NE2A1_0 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y118/CLBLM_M_A CLBLM_L_X36Y114/CLBLM_SE4C0 CLBLM_R_X37Y115/CLBLM_NE2A1 DSP_R_X35Y110/DSP_SE4C0_4 INT_INTERFACE_R_X35Y114/INT_INTERFACE_SE4C0 INT_L_X34Y118/LOGIC_OUTS_L12 INT_L_X34Y118/SE6BEG0 INT_L_X36Y114/ER1BEG1 INT_L_X36Y114/SE6END0 INT_L_X38Y115/IMUX_L25 INT_L_X38Y115/NE2END1 INT_R_X35Y114/SE6E0 INT_R_X35Y115/SE6D0 INT_R_X35Y116/SE6C0 INT_R_X35Y117/SE6B0 INT_R_X35Y118/SE6A0 INT_R_X37Y114/ER1END1 INT_R_X37Y114/NE2BEG1 INT_R_X37Y115/NE2A1 VBRK_X89Y119/VBRK_SE4C0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX25_0->BRAM_FIFO36_DIADIL8 CLBLM_L_X34Y118/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y118/INT_L.LOGIC_OUTS_L12->>SE6BEG0 INT_L_X36Y114/INT_L.SE6END0->>ER1BEG1 INT_L_X38Y115/INT_L.NE2END1->>IMUX_L25 INT_R_X37Y114/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][48] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX25 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_NE4C0 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL8 BRAM_L_X38Y120/BRAM_IMUX25_0 BRAM_L_X38Y120/BRAM_NE4C0_2 CLBLM_L_X36Y118/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y118/CLBLM_L_A CLBLM_R_X37Y122/CLBLM_NE4C0 INT_L_X36Y118/LOGIC_OUTS_L8 INT_L_X36Y118/NE6BEG0 INT_L_X38Y120/IMUX_L25 INT_L_X38Y120/SL1END0 INT_L_X38Y121/SL1BEG0 INT_L_X38Y121/SL1END0 INT_L_X38Y122/NE6END0 INT_L_X38Y122/SL1BEG0 INT_R_X37Y118/NE6A0 INT_R_X37Y119/NE6B0 INT_R_X37Y120/NE6C0 INT_R_X37Y121/NE6D0 INT_R_X37Y122/NE6E0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX25_0->BRAM_FIFO36_DIADIL8 CLBLM_L_X36Y118/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y118/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X38Y120/INT_L.SL1END0->>IMUX_L25 INT_L_X38Y121/INT_L.SL1END0->>SL1BEG0 INT_L_X38Y122/INT_L.NE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][111] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX14 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EL1BEG3 BRAM_L_X38Y115/BRAM_EL1BEG3_4 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU7 BRAM_L_X38Y115/BRAM_IMUX14_4 CLBLL_L_X32Y119/CLBLL_LL_D CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS15 CLBLM_L_X34Y119/CLBLM_EE4A3 CLBLM_L_X36Y119/CLBLM_EE4C3 CLBLM_R_X33Y119/CLBLM_EE4A3 CLBLM_R_X37Y119/CLBLM_EL1BEG3 DSP_R_X35Y115/DSP_EE4C3_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE4C3 INT_L_X32Y119/EE4BEG3 INT_L_X32Y119/LOGIC_OUTS_L15 INT_L_X34Y119/EE4B3 INT_L_X36Y119/EE4END3 INT_L_X36Y119/ER1BEG_S0 INT_L_X36Y120/ER1BEG0 INT_L_X38Y119/EL1END3 INT_L_X38Y119/IMUX_L14 INT_R_X33Y119/EE4A3 INT_R_X35Y119/EE4C3 INT_R_X37Y119/EL1BEG3 INT_R_X37Y120/EL1BEG_N3 INT_R_X37Y120/ER1END0 VBRK_X89Y124/VBRK_EE4C3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX14_4->BRAM_FIFO36_DIADIU7 CLBLL_L_X32Y119/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X32Y119/INT_L.LOGIC_OUTS_L15->>EE4BEG3 INT_L_X36Y119/INT_L.EE4END3->>ER1BEG_S0 INT_L_X38Y119/INT_L.EL1END3->>IMUX_L14 INT_R_X37Y120/INT_R.ER1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[enable] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX10 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX18 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX26 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX34 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_EE4B0 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX10 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX18 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX26 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX34 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_EE4C0 BRAM_L_X38Y115/BRAM_EE4B0_2 BRAM_L_X38Y115/BRAM_FIFO36_ENARDENL BRAM_L_X38Y115/BRAM_FIFO36_ENARDENU BRAM_L_X38Y115/BRAM_FIFO36_ENBWRENL BRAM_L_X38Y115/BRAM_FIFO36_ENBWRENU BRAM_L_X38Y115/BRAM_IMUX10_2 BRAM_L_X38Y115/BRAM_IMUX18_2 BRAM_L_X38Y115/BRAM_IMUX26_2 BRAM_L_X38Y115/BRAM_IMUX34_2 BRAM_L_X38Y120/BRAM_EE4C0_4 BRAM_L_X38Y120/BRAM_FIFO36_ENARDENL BRAM_L_X38Y120/BRAM_FIFO36_ENARDENU BRAM_L_X38Y120/BRAM_FIFO36_ENBWRENL BRAM_L_X38Y120/BRAM_FIFO36_ENBWRENU BRAM_L_X38Y120/BRAM_IMUX10_2 BRAM_L_X38Y120/BRAM_IMUX18_2 BRAM_L_X38Y120/BRAM_IMUX26_2 BRAM_L_X38Y120/BRAM_IMUX34_2 CLBLL_L_X32Y116/CLBLL_EE4A0 CLBLL_L_X32Y120/CLBLL_NE4C0 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y116/CLBLM_L_A CLBLM_L_X34Y116/CLBLM_EE4C0 CLBLM_L_X34Y124/CLBLM_NE4C0 CLBLM_L_X36Y117/CLBLM_EE4BEG0 CLBLM_L_X36Y124/CLBLM_EE4A0 CLBLM_R_X33Y116/CLBLM_EE4C0 CLBLM_R_X33Y124/CLBLM_NE4C0 CLBLM_R_X37Y117/CLBLM_EE4B0 CLBLM_R_X37Y124/CLBLM_EE4C0 CLK_FEED_X78Y121/CLK_FEED_EE4A0 CLK_FEED_X78Y125/CLK_FEED_NE4C0 DSP_R_X35Y115/DSP_EE4BEG0_2 DSP_R_X35Y120/DSP_EE4A0_4 INT_INTERFACE_R_X31Y116/INT_INTERFACE_EE4A0 INT_INTERFACE_R_X31Y120/INT_INTERFACE_NE4C0 INT_INTERFACE_R_X35Y117/INT_INTERFACE_EE4BEG0 INT_INTERFACE_R_X35Y124/INT_INTERFACE_EE4A0 INT_L_X30Y116/EE4BEG0 INT_L_X30Y116/LOGIC_OUTS_L8 INT_L_X30Y116/NE6BEG0 INT_L_X32Y116/EE4B0 INT_L_X32Y120/NE6BEG0 INT_L_X32Y120/NE6END0 INT_L_X34Y116/EE4END0 INT_L_X34Y116/NE2BEG0 INT_L_X34Y117/NE2A0 INT_L_X34Y124/EE4BEG0 INT_L_X34Y124/NE6END0 INT_L_X36Y117/EE4A0 INT_L_X36Y124/EE4B0 INT_L_X38Y117/EE4C0 INT_L_X38Y117/IMUX_L10 INT_L_X38Y117/IMUX_L18 INT_L_X38Y117/IMUX_L26 INT_L_X38Y117/IMUX_L34 INT_L_X38Y117/WR1END1 INT_L_X38Y122/BYP_ALT0 INT_L_X38Y122/BYP_BOUNCE0 INT_L_X38Y122/IMUX_L10 INT_L_X38Y122/IMUX_L18 INT_L_X38Y122/IMUX_L26 INT_L_X38Y122/IMUX_L34 INT_L_X38Y122/SS2END0 INT_L_X38Y123/SS2A0 INT_L_X38Y124/EE4END0 INT_L_X38Y124/SS2BEG0 INT_R_X31Y116/EE4A0 INT_R_X31Y116/NE6A0 INT_R_X31Y117/NE6B0 INT_R_X31Y118/NE6C0 INT_R_X31Y119/NE6D0 INT_R_X31Y120/NE6E0 INT_R_X33Y116/EE4C0 INT_R_X33Y120/NE6A0 INT_R_X33Y121/NE6B0 INT_R_X33Y122/NE6C0 INT_R_X33Y123/NE6D0 INT_R_X33Y124/NE6E0 INT_R_X35Y116/NE2END_S3_0 INT_R_X35Y117/EE4BEG0 INT_R_X35Y117/NE2END0 INT_R_X35Y124/EE4A0 INT_R_X37Y117/EE4B0 INT_R_X37Y124/EE4C0 INT_R_X39Y117/EE4END0 INT_R_X39Y117/WR1BEG1 VBRK_X79Y121/VBRK_EE4A0 VBRK_X79Y125/VBRK_NE4C0 VBRK_X89Y122/VBRK_EE4BEG0 VBRK_X89Y129/VBRK_EE4A0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX10_2->BRAM_FIFO36_ENARDENU BRAM_L_X38Y115/BRAM_L.BRAM_IMUX18_2->BRAM_FIFO36_ENARDENL BRAM_L_X38Y115/BRAM_L.BRAM_IMUX26_2->BRAM_FIFO36_ENBWRENU BRAM_L_X38Y115/BRAM_L.BRAM_IMUX34_2->BRAM_FIFO36_ENBWRENL BRAM_L_X38Y120/BRAM_L.BRAM_IMUX10_2->BRAM_FIFO36_ENARDENU BRAM_L_X38Y120/BRAM_L.BRAM_IMUX18_2->BRAM_FIFO36_ENARDENL BRAM_L_X38Y120/BRAM_L.BRAM_IMUX26_2->BRAM_FIFO36_ENBWRENU BRAM_L_X38Y120/BRAM_L.BRAM_IMUX34_2->BRAM_FIFO36_ENBWRENL CLBLM_L_X30Y116/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y116/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X30Y116/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X32Y120/INT_L.NE6END0->>NE6BEG0 INT_L_X34Y116/INT_L.EE4END0->>NE2BEG0 INT_L_X34Y124/INT_L.NE6END0->>EE4BEG0 INT_L_X38Y117/INT_L.WR1END1->>IMUX_L10 INT_L_X38Y117/INT_L.WR1END1->>IMUX_L18 INT_L_X38Y117/INT_L.WR1END1->>IMUX_L26 INT_L_X38Y117/INT_L.WR1END1->>IMUX_L34 INT_L_X38Y122/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X38Y122/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X38Y122/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X38Y122/INT_L.SS2END0->>BYP_ALT0 INT_L_X38Y122/INT_L.SS2END0->>IMUX_L10 INT_L_X38Y122/INT_L.SS2END0->>IMUX_L18 INT_L_X38Y124/INT_L.EE4END0->>SS2BEG0 INT_R_X35Y117/INT_R.NE2END0->>EE4BEG0 INT_R_X39Y117/INT_R.EE4END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/r_reg[slv][hsel]__0 - 
wires: CLBLL_L_X32Y113/CLBLL_EE4C3 CLBLL_R_X25Y115/CLBLL_IMUX1 CLBLL_R_X25Y115/CLBLL_IMUX32 CLBLL_R_X25Y115/CLBLL_IMUX40 CLBLL_R_X25Y115/CLBLL_LL_A3 CLBLL_R_X25Y115/CLBLL_LL_C1 CLBLL_R_X25Y115/CLBLL_LL_D1 CLBLL_R_X25Y115/CLBLL_WR1END0 CLBLL_R_X27Y114/CLBLL_IMUX23 CLBLL_R_X27Y114/CLBLL_IMUX7 CLBLL_R_X27Y114/CLBLL_LL_A1 CLBLL_R_X27Y114/CLBLL_L_C3 CLBLL_R_X27Y115/CLBLL_IMUX17 CLBLL_R_X27Y115/CLBLL_IMUX21 CLBLL_R_X27Y115/CLBLL_IMUX5 CLBLL_R_X27Y115/CLBLL_IMUX8 CLBLL_R_X27Y115/CLBLL_LL_A5 CLBLL_R_X27Y115/CLBLL_LL_B3 CLBLL_R_X27Y115/CLBLL_L_A6 CLBLL_R_X27Y115/CLBLL_L_C4 CLBLL_R_X27Y115/CLBLL_NW2A3 CLBLL_R_X27Y115/CLBLL_WR1END0 CLBLL_R_X27Y116/CLBLL_IMUX0 CLBLL_R_X27Y116/CLBLL_IMUX32 CLBLL_R_X27Y116/CLBLL_LL_C1 CLBLL_R_X27Y116/CLBLL_L_A3 CLBLL_R_X27Y116/CLBLL_WR1END0 CLBLL_R_X29Y113/CLBLL_EE4A3 CLBLL_R_X29Y114/CLBLL_IMUX38 CLBLL_R_X29Y114/CLBLL_IMUX6 CLBLL_R_X29Y114/CLBLL_LL_D3 CLBLL_R_X29Y114/CLBLL_LL_DQ CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y114/CLBLL_L_A1 CLBLL_R_X29Y115/CLBLL_ER1BEG0 CLBLM_L_X26Y114/CLBLM_IMUX1 CLBLM_L_X26Y114/CLBLM_IMUX17 CLBLM_L_X26Y114/CLBLM_IMUX22 CLBLM_L_X26Y114/CLBLM_IMUX45 CLBLM_L_X26Y114/CLBLM_M_A3 CLBLM_L_X26Y114/CLBLM_M_B3 CLBLM_L_X26Y114/CLBLM_M_C3 CLBLM_L_X26Y114/CLBLM_M_D2 CLBLM_L_X26Y115/CLBLM_WR1END0 CLBLM_L_X28Y114/CLBLM_IMUX13 CLBLM_L_X28Y114/CLBLM_IMUX6 CLBLM_L_X28Y114/CLBLM_L_A1 CLBLM_L_X28Y114/CLBLM_L_B6 CLBLM_L_X28Y115/CLBLM_IMUX14 CLBLM_L_X28Y115/CLBLM_IMUX6 CLBLM_L_X28Y115/CLBLM_L_A1 CLBLM_L_X28Y115/CLBLM_L_B1 CLBLM_L_X28Y115/CLBLM_NW2A3 CLBLM_L_X28Y115/CLBLM_WR1END0 CLBLM_L_X28Y116/CLBLM_IMUX23 CLBLM_L_X28Y116/CLBLM_L_C3 CLBLM_L_X28Y116/CLBLM_WR1END0 CLBLM_L_X30Y113/CLBLM_EE4A3 CLBLM_L_X30Y114/CLBLM_IMUX39 CLBLM_L_X30Y114/CLBLM_L_D3 CLBLM_L_X30Y115/CLBLM_ER1BEG0 CLBLM_L_X30Y115/CLBLM_IMUX10 CLBLM_L_X30Y115/CLBLM_L_A4 CLBLM_L_X30Y116/CLBLM_IMUX0 CLBLM_L_X30Y116/CLBLM_L_A3 CLBLM_L_X34Y115/CLBLM_NE2A3 CLBLM_L_X34Y117/CLBLM_IMUX14 CLBLM_L_X34Y117/CLBLM_IMUX23 CLBLM_L_X34Y117/CLBLM_IMUX37 CLBLM_L_X34Y117/CLBLM_IMUX6 CLBLM_L_X34Y117/CLBLM_L_A1 CLBLM_L_X34Y117/CLBLM_L_B1 CLBLM_L_X34Y117/CLBLM_L_C3 CLBLM_L_X34Y117/CLBLM_L_D4 CLBLM_R_X33Y115/CLBLM_NE2A3 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_EE4C3_1 INT_INTERFACE_R_X31Y113/INT_INTERFACE_EE4C3 INT_L_X26Y114/FAN_ALT5 INT_L_X26Y114/FAN_BOUNCE5 INT_L_X26Y114/IMUX_L1 INT_L_X26Y114/IMUX_L17 INT_L_X26Y114/IMUX_L22 INT_L_X26Y114/IMUX_L45 INT_L_X26Y114/WL1END2 INT_L_X26Y114/WR1BEG_S0 INT_L_X26Y115/WR1BEG0 INT_L_X28Y113/EE4BEG3 INT_L_X28Y113/SW2END3 INT_L_X28Y114/IMUX_L13 INT_L_X28Y114/IMUX_L6 INT_L_X28Y114/NL1BEG_N3 INT_L_X28Y114/NR1BEG3 INT_L_X28Y114/NW2BEG3 INT_L_X28Y114/SW2END_N0_3 INT_L_X28Y114/WR1BEG_S0 INT_L_X28Y115/IMUX_L14 INT_L_X28Y115/IMUX_L6 INT_L_X28Y115/NR1BEG3 INT_L_X28Y115/NR1END3 INT_L_X28Y115/NW2A3 INT_L_X28Y115/WR1BEG0 INT_L_X28Y115/WR1BEG_S0 INT_L_X28Y116/IMUX_L23 INT_L_X28Y116/NR1END3 INT_L_X28Y116/WR1BEG0 INT_L_X30Y113/EE4B3 INT_L_X30Y114/FAN_BOUNCE_S3_4 INT_L_X30Y114/IMUX_L39 INT_L_X30Y115/ER1END0 INT_L_X30Y115/FAN_ALT4 INT_L_X30Y115/FAN_BOUNCE4 INT_L_X30Y115/IMUX_L10 INT_L_X30Y115/NR1BEG0 INT_L_X30Y116/IMUX_L0 INT_L_X30Y116/NR1END0 INT_L_X32Y113/EE4END3 INT_L_X32Y113/NE2BEG3 INT_L_X32Y114/NE2A3 INT_L_X34Y115/NE2END3 INT_L_X34Y115/NN2BEG3 INT_L_X34Y116/NN2A3 INT_L_X34Y117/IMUX_L14 INT_L_X34Y117/IMUX_L23 INT_L_X34Y117/IMUX_L37 INT_L_X34Y117/IMUX_L6 INT_L_X34Y117/NN2END3 INT_R_X25Y114/WR1END_S1_0 INT_R_X25Y115/IMUX1 INT_R_X25Y115/IMUX32 INT_R_X25Y115/IMUX40 INT_R_X25Y115/WR1END0 INT_R_X27Y114/IMUX23 INT_R_X27Y114/IMUX7 INT_R_X27Y114/SR1END3 INT_R_X27Y114/WL1BEG2 INT_R_X27Y114/WR1END_S1_0 INT_R_X27Y115/IMUX17 INT_R_X27Y115/IMUX21 INT_R_X27Y115/IMUX5 INT_R_X27Y115/IMUX8 INT_R_X27Y115/NW2END3 INT_R_X27Y115/SR1BEG3 INT_R_X27Y115/SR1END_N3_3 INT_R_X27Y115/WR1END0 INT_R_X27Y115/WR1END_S1_0 INT_R_X27Y116/IMUX0 INT_R_X27Y116/IMUX32 INT_R_X27Y116/WR1END0 INT_R_X29Y113/EE4A3 INT_R_X29Y113/SW2A3 INT_R_X29Y114/ER1BEG_S0 INT_R_X29Y114/IMUX38 INT_R_X29Y114/IMUX6 INT_R_X29Y114/LOGIC_OUTS7 INT_R_X29Y114/SW2BEG3 INT_R_X29Y115/ER1BEG0 INT_R_X31Y113/EE4C3 INT_R_X33Y114/NE2BEG3 INT_R_X33Y114/NE2END3 INT_R_X33Y115/NE2A3 VBRK_X73Y118/VBRK_EE4A3 VBRK_X73Y120/VBRK_ER1BEG0 VBRK_X79Y118/VBRK_EE4C3 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X26Y114/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y114/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X26Y114/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X26Y114/INT_L.WL1END2->>FAN_ALT5 INT_L_X26Y114/INT_L.WL1END2->>IMUX_L22 INT_L_X26Y114/INT_L.WL1END2->>IMUX_L45 INT_L_X26Y114/INT_L.WL1END2->>WR1BEG_S0 INT_L_X28Y113/INT_L.SW2END3->>EE4BEG3 INT_L_X28Y114/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X28Y114/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X28Y114/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X28Y114/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X28Y114/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X28Y114/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X28Y115/INT_L.NR1END3->>IMUX_L14 INT_L_X28Y115/INT_L.NR1END3->>IMUX_L6 INT_L_X28Y115/INT_L.NR1END3->>NR1BEG3 INT_L_X28Y115/INT_L.NR1END3->>WR1BEG_S0 INT_L_X28Y116/INT_L.NR1END3->>IMUX_L23 INT_L_X30Y114/INT_L.FAN_BOUNCE_S3_4->>IMUX_L39 INT_L_X30Y115/INT_L.ER1END0->>FAN_ALT4 INT_L_X30Y115/INT_L.ER1END0->>IMUX_L10 INT_L_X30Y115/INT_L.ER1END0->>NR1BEG0 INT_L_X30Y115/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X30Y116/INT_L.NR1END0->>IMUX_L0 INT_L_X32Y113/INT_L.EE4END3->>NE2BEG3 INT_L_X34Y115/INT_L.NE2END3->>NN2BEG3 INT_L_X34Y117/INT_L.NN2END3->>IMUX_L14 INT_L_X34Y117/INT_L.NN2END3->>IMUX_L23 INT_L_X34Y117/INT_L.NN2END3->>IMUX_L37 INT_L_X34Y117/INT_L.NN2END3->>IMUX_L6 INT_R_X25Y115/INT_R.WR1END0->>IMUX1 INT_R_X25Y115/INT_R.WR1END0->>IMUX32 INT_R_X25Y115/INT_R.WR1END0->>IMUX40 INT_R_X27Y114/INT_R.SR1END3->>IMUX23 INT_R_X27Y114/INT_R.SR1END3->>IMUX7 INT_R_X27Y114/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X27Y115/INT_R.NW2END3->>IMUX21 INT_R_X27Y115/INT_R.NW2END3->>IMUX5 INT_R_X27Y115/INT_R.NW2END3->>SR1BEG3 INT_R_X27Y115/INT_R.WR1END0->>IMUX17 INT_R_X27Y115/INT_R.WR1END0->>IMUX8 INT_R_X27Y116/INT_R.WR1END0->>IMUX0 INT_R_X27Y116/INT_R.WR1END0->>IMUX32 INT_R_X29Y114/INT_R.LOGIC_OUTS7->>ER1BEG_S0 INT_R_X29Y114/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X29Y114/INT_R.LOGIC_OUTS7->>IMUX6 INT_R_X29Y114/INT_R.LOGIC_OUTS7->>SW2BEG3 INT_R_X33Y114/INT_R.NE2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 30, 

tb0.tr[bphit]_i_4_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_WW4B2 CLBLL_R_X27Y115/CLBLL_ER1BEG2 CLBLL_R_X27Y115/CLBLL_IMUX44 CLBLL_R_X27Y115/CLBLL_LL_D4 CLBLL_R_X27Y115/CLBLL_WW2END1 CLBLL_R_X27Y117/CLBLL_IMUX16 CLBLL_R_X27Y117/CLBLL_L_B3 CLBLL_R_X29Y114/CLBLL_IMUX8 CLBLL_R_X29Y114/CLBLL_LL_A5 CLBLL_R_X29Y115/CLBLL_IMUX30 CLBLL_R_X29Y115/CLBLL_L_C5 CLBLL_R_X29Y115/CLBLL_WW4END2 CLBLL_R_X29Y116/CLBLL_NE2A1 CLBLM_L_X28Y115/CLBLM_ER1BEG2 CLBLM_L_X28Y115/CLBLM_WW2END1 CLBLM_L_X30Y115/CLBLM_WW4END2 CLBLM_L_X30Y116/CLBLM_IMUX10 CLBLM_L_X30Y116/CLBLM_L_A4 CLBLM_L_X30Y116/CLBLM_NE2A1 CLBLM_R_X33Y115/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y115/CLBLM_L_AMUX CLK_FEED_X78Y120/CLK_FEED_WW4B2 INT_INTERFACE_R_X31Y115/INT_INTERFACE_WW4B2 INT_L_X28Y113/ER1BEG3 INT_L_X28Y113/SS2END2 INT_L_X28Y114/SS2A2 INT_L_X28Y115/EL1BEG1 INT_L_X28Y115/ER1END2 INT_L_X28Y115/SS2BEG2 INT_L_X28Y115/WW2A1 INT_L_X30Y115/WW4C2 INT_L_X30Y116/IMUX_L10 INT_L_X30Y116/NE2END1 INT_L_X32Y115/WW4A2 INT_R_X27Y115/ER1BEG2 INT_R_X27Y115/IMUX44 INT_R_X27Y115/NN2BEG2 INT_R_X27Y115/WW2END1 INT_R_X27Y116/NN2A2 INT_R_X27Y117/FAN_ALT7 INT_R_X27Y117/FAN_BOUNCE7 INT_R_X27Y117/IMUX16 INT_R_X27Y117/NN2END2 INT_R_X29Y113/ER1END3 INT_R_X29Y114/ER1END_N3_3 INT_R_X29Y114/IMUX8 INT_R_X29Y115/EL1END1 INT_R_X29Y115/FAN_BOUNCE_S3_2 INT_R_X29Y115/IMUX30 INT_R_X29Y115/NE2BEG1 INT_R_X29Y115/NL1BEG1 INT_R_X29Y115/WW2BEG1 INT_R_X29Y115/WW4END2 INT_R_X29Y116/FAN_ALT2 INT_R_X29Y116/FAN_BOUNCE2 INT_R_X29Y116/NE2A1 INT_R_X29Y116/NL1END1 INT_R_X31Y115/WW4B2 INT_R_X33Y115/LOGIC_OUTS16 INT_R_X33Y115/WW4BEG2 VBRK_X73Y120/VBRK_WW4END2 VBRK_X73Y121/VBRK_NE2A1 VBRK_X79Y120/VBRK_WW4B2 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X33Y115/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y113/INT_L.SS2END2->>ER1BEG3 INT_L_X28Y115/INT_L.ER1END2->>EL1BEG1 INT_L_X28Y115/INT_L.ER1END2->>SS2BEG2 INT_L_X30Y116/INT_L.NE2END1->>IMUX_L10 INT_R_X27Y115/INT_R.WW2END1->>ER1BEG2 INT_R_X27Y115/INT_R.WW2END1->>IMUX44 INT_R_X27Y115/INT_R.WW2END1->>NN2BEG2 INT_R_X27Y117/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X27Y117/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X27Y117/INT_R.NN2END2->>FAN_ALT7 INT_R_X29Y114/INT_R.ER1END_N3_3->>IMUX8 INT_R_X29Y115/INT_R.EL1END1->>NE2BEG1 INT_R_X29Y115/INT_R.FAN_BOUNCE_S3_2->>IMUX30 INT_R_X29Y115/INT_R.WW4END2->>NL1BEG1 INT_R_X29Y115/INT_R.WW4END2->>WW2BEG1 INT_R_X29Y116/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y116/INT_R.NL1END1->>FAN_ALT2 INT_R_X33Y115/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

x0/di[write][1] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_EE4C1 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX16 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX17 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX24 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX25 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX32 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX33 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX8 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX9 BRAM_L_X38Y115/BRAM_EE4C1_0 BRAM_L_X38Y120/BRAM_FIFO36_WEAL0 BRAM_L_X38Y120/BRAM_FIFO36_WEAL1 BRAM_L_X38Y120/BRAM_FIFO36_WEAL2 BRAM_L_X38Y120/BRAM_FIFO36_WEAL3 BRAM_L_X38Y120/BRAM_FIFO36_WEAU0 BRAM_L_X38Y120/BRAM_FIFO36_WEAU1 BRAM_L_X38Y120/BRAM_FIFO36_WEAU2 BRAM_L_X38Y120/BRAM_FIFO36_WEAU3 BRAM_L_X38Y120/BRAM_IMUX16_2 BRAM_L_X38Y120/BRAM_IMUX17_2 BRAM_L_X38Y120/BRAM_IMUX24_2 BRAM_L_X38Y120/BRAM_IMUX25_2 BRAM_L_X38Y120/BRAM_IMUX32_2 BRAM_L_X38Y120/BRAM_IMUX33_2 BRAM_L_X38Y120/BRAM_IMUX8_2 BRAM_L_X38Y120/BRAM_IMUX9_2 CLBLM_L_X34Y115/CLBLM_LOGIC_OUTS9 CLBLM_L_X34Y115/CLBLM_L_B CLBLM_L_X36Y115/CLBLM_EE4A1 CLBLM_R_X37Y115/CLBLM_EE4C1 DSP_R_X35Y115/DSP_EE4A1_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EE4A1 INT_L_X34Y115/EE4BEG1 INT_L_X34Y115/LOGIC_OUTS_L9 INT_L_X36Y115/EE4B1 INT_L_X38Y115/EE4END1 INT_L_X38Y115/NN6BEG1 INT_L_X38Y116/NN6A1 INT_L_X38Y117/NN6B1 INT_L_X38Y118/NN6C1 INT_L_X38Y119/NN6D1 INT_L_X38Y120/NN6E1 INT_L_X38Y121/FAN_BOUNCE_S3_6 INT_L_X38Y121/NL1BEG0 INT_L_X38Y121/NL1END_S3_0 INT_L_X38Y121/NN6END1 INT_L_X38Y121/NR1BEG1 INT_L_X38Y122/FAN_ALT6 INT_L_X38Y122/FAN_BOUNCE6 INT_L_X38Y122/IMUX_L16 INT_L_X38Y122/IMUX_L17 INT_L_X38Y122/IMUX_L24 INT_L_X38Y122/IMUX_L25 INT_L_X38Y122/IMUX_L32 INT_L_X38Y122/IMUX_L33 INT_L_X38Y122/IMUX_L8 INT_L_X38Y122/IMUX_L9 INT_L_X38Y122/NL1END0 INT_L_X38Y122/NR1END1 INT_R_X35Y115/EE4A1 INT_R_X37Y115/EE4C1 VBRK_X89Y120/VBRK_EE4A1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX16_2->BRAM_FIFO36_WEAL0 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX17_2->BRAM_FIFO36_WEAL2 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX24_2->BRAM_FIFO36_WEAU1 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX25_2->BRAM_FIFO36_WEAU3 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX32_2->BRAM_FIFO36_WEAL1 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX33_2->BRAM_FIFO36_WEAL3 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX8_2->BRAM_FIFO36_WEAU0 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX9_2->BRAM_FIFO36_WEAU2 CLBLM_L_X34Y115/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y115/INT_L.LOGIC_OUTS_L9->>EE4BEG1 INT_L_X38Y115/INT_L.EE4END1->>NN6BEG1 INT_L_X38Y121/INT_L.NN6END1->>NL1BEG0 INT_L_X38Y121/INT_L.NN6END1->>NR1BEG1 INT_L_X38Y122/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X38Y122/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X38Y122/INT_L.FAN_BOUNCE6->>IMUX_L25 INT_L_X38Y122/INT_L.FAN_BOUNCE6->>IMUX_L33 INT_L_X38Y122/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X38Y122/INT_L.NL1END0->>IMUX_L16 INT_L_X38Y122/INT_L.NL1END0->>IMUX_L24 INT_L_X38Y122/INT_L.NL1END0->>IMUX_L32 INT_L_X38Y122/INT_L.NL1END0->>IMUX_L8 INT_L_X38Y122/INT_L.NR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/di[data][47] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX14 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_EL1BEG3 BRAM_L_X38Y120/BRAM_EL1BEG3_4 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU7 BRAM_L_X38Y120/BRAM_IMUX14_4 CLBLL_L_X32Y123/CLBLL_EE4B0 CLBLL_R_X29Y123/CLBLL_EE4BEG0 CLBLL_R_X29Y123/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y123/CLBLL_L_A CLBLM_L_X30Y123/CLBLM_EE4BEG0 CLBLM_L_X34Y123/CLBLM_EE4BEG0 CLBLM_L_X36Y123/CLBLM_EE4B0 CLBLM_R_X33Y123/CLBLM_EE4BEG0 CLBLM_R_X37Y124/CLBLM_EL1BEG3 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B0_2 DSP_R_X35Y120/DSP_EE4B0_3 HCLK_R_X92Y130/HCLK_EL1BEG3 HCLK_R_X92Y130/HCLK_NN2A0 HCLK_R_X92Y130/HCLK_NN2END_S2_0 INT_INTERFACE_R_X31Y123/INT_INTERFACE_EE4B0 INT_INTERFACE_R_X35Y123/INT_INTERFACE_EE4B0 INT_L_X30Y123/EE4A0 INT_L_X32Y123/EE4C0 INT_L_X34Y123/EE4A0 INT_L_X36Y123/EE4C0 INT_L_X38Y124/EL1END3 INT_L_X38Y124/IMUX_L14 INT_R_X29Y123/EE4BEG0 INT_R_X29Y123/LOGIC_OUTS8 INT_R_X31Y123/EE4B0 INT_R_X33Y123/EE4BEG0 INT_R_X33Y123/EE4END0 INT_R_X35Y123/EE4B0 INT_R_X37Y123/EE4END0 INT_R_X37Y123/NN2BEG0 INT_R_X37Y124/EL1BEG3 INT_R_X37Y124/NN2A0 INT_R_X37Y124/NN2END_S2_0 INT_R_X37Y125/EL1BEG_N3 INT_R_X37Y125/NN2END0 VBRK_X73Y128/VBRK_EE4BEG0 VBRK_X79Y128/VBRK_EE4B0 VBRK_X89Y128/VBRK_EE4B0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX14_4->BRAM_FIFO36_DIADIU7 CLBLL_R_X29Y123/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X38Y124/INT_L.EL1END3->>IMUX_L14 INT_R_X29Y123/INT_R.LOGIC_OUTS8->>EE4BEG0 INT_R_X33Y123/INT_R.EE4END0->>EE4BEG0 INT_R_X37Y123/INT_R.EE4END0->>NN2BEG0 INT_R_X37Y125/INT_R.NN2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][110] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX40 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_ER1BEG0 BRAM_L_X38Y115/BRAM_ER1BEG0_2 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL7 BRAM_L_X38Y115/BRAM_IMUX40_2 CLBLM_L_X34Y117/CLBLM_EE4BEG3 CLBLM_L_X36Y117/CLBLM_EE4B3 CLBLM_R_X33Y117/CLBLM_EE4BEG3 CLBLM_R_X33Y117/CLBLM_LOGIC_OUTS11 CLBLM_R_X33Y117/CLBLM_L_D CLBLM_R_X37Y117/CLBLM_ER1BEG0 DSP_R_X35Y115/DSP_EE4B3_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_EE4B3 INT_L_X34Y117/EE4A3 INT_L_X36Y117/EE4C3 INT_L_X38Y117/ER1END0 INT_L_X38Y117/IMUX_L40 INT_R_X33Y117/EE4BEG3 INT_R_X33Y117/LOGIC_OUTS11 INT_R_X35Y117/EE4B3 INT_R_X37Y116/ER1BEG_S0 INT_R_X37Y116/SL1END3 INT_R_X37Y117/EE4END3 INT_R_X37Y117/ER1BEG0 INT_R_X37Y117/SL1BEG3 VBRK_X89Y122/VBRK_EE4B3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX40_2->BRAM_FIFO36_DIADIL7 CLBLM_R_X33Y117/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X38Y117/INT_L.ER1END0->>IMUX_L40 INT_R_X33Y117/INT_R.LOGIC_OUTS11->>EE4BEG3 INT_R_X37Y116/INT_R.SL1END3->>ER1BEG_S0 INT_R_X37Y117/INT_R.EE4END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][46] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX40 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_SE2A0 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL7 BRAM_L_X38Y120/BRAM_IMUX40_2 BRAM_L_X38Y120/BRAM_SE2A0_2 CLBLM_L_X36Y121/CLBLM_LOGIC_OUTS13 CLBLM_L_X36Y121/CLBLM_M_B CLBLM_R_X37Y122/CLBLM_SE2A0 INT_L_X36Y121/LOGIC_OUTS_L13 INT_L_X36Y121/NL1BEG0 INT_L_X36Y121/NL1END_S3_0 INT_L_X36Y122/NE2BEG0 INT_L_X36Y122/NL1END0 INT_L_X36Y123/NE2A0 INT_L_X38Y122/IMUX_L40 INT_L_X38Y122/SE2END0 INT_R_X37Y122/NE2END_S3_0 INT_R_X37Y122/SE2A0 INT_R_X37Y123/NE2END0 INT_R_X37Y123/SE2BEG0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX40_2->BRAM_FIFO36_DIADIL7 CLBLM_L_X36Y121/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X36Y121/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X36Y122/INT_L.NL1END0->>NE2BEG0 INT_L_X38Y122/INT_L.SE2END0->>IMUX_L40 INT_R_X37Y123/INT_R.NE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][109] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_EE4C2 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX12 BRAM_L_X38Y115/BRAM_EE4C2_2 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU6 BRAM_L_X38Y115/BRAM_IMUX12_4 CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y117/CLBLM_M_C CLBLM_L_X36Y117/CLBLM_EE4A2 CLBLM_R_X37Y117/CLBLM_EE4C2 DSP_R_X35Y115/DSP_EE4A2_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_EE4A2 INT_L_X34Y117/EE4BEG2 INT_L_X34Y117/LOGIC_OUTS_L14 INT_L_X36Y117/EE4B2 INT_L_X38Y117/EE4END2 INT_L_X38Y117/NN2BEG2 INT_L_X38Y118/NN2A2 INT_L_X38Y119/IMUX_L12 INT_L_X38Y119/NN2END2 INT_R_X35Y117/EE4A2 INT_R_X37Y117/EE4C2 VBRK_X89Y122/VBRK_EE4A2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX12_4->BRAM_FIFO36_DIADIU6 CLBLM_L_X34Y117/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X34Y117/INT_L.LOGIC_OUTS_L14->>EE4BEG2 INT_L_X38Y117/INT_L.EE4END2->>NN2BEG2 INT_L_X38Y119/INT_L.NN2END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][45] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX12 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU6 BRAM_L_X38Y120/BRAM_IMUX12_4 CLBLM_R_X39Y121/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y121/CLBLM_L_A INT_L_X38Y121/NN2BEG1 INT_L_X38Y121/WR1END1 INT_L_X38Y122/NN2A1 INT_L_X38Y123/NN2END1 INT_L_X38Y123/NR1BEG1 INT_L_X38Y124/GFAN1 INT_L_X38Y124/IMUX_L12 INT_L_X38Y124/NR1END1 INT_R_X39Y121/LOGIC_OUTS8 INT_R_X39Y121/WR1BEG1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX12_4->BRAM_FIFO36_DIADIU6 CLBLM_R_X39Y121/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y121/INT_L.WR1END1->>NN2BEG1 INT_L_X38Y123/INT_L.NN2END1->>NR1BEG1 INT_L_X38Y124/INT_L.GFAN1->>IMUX_L12 INT_L_X38Y124/INT_L.NR1END1->>GFAN1 INT_R_X39Y121/INT_R.LOGIC_OUTS8->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][108] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX45 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_NE2A3 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL6 BRAM_L_X38Y115/BRAM_IMUX45_1 BRAM_L_X38Y115/BRAM_NE2A3_1 CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS15 CLBLM_L_X34Y117/CLBLM_M_D CLBLM_L_X36Y113/CLBLM_SE4C3 CLBLM_R_X37Y116/CLBLM_NE2A3 DSP_R_X35Y110/DSP_SE4C3_3 INT_INTERFACE_R_X35Y113/INT_INTERFACE_SE4C3 INT_L_X34Y117/LOGIC_OUTS_L15 INT_L_X34Y117/SE6BEG3 INT_L_X36Y113/NR1BEG3 INT_L_X36Y113/SE6END3 INT_L_X36Y114/NE2BEG3 INT_L_X36Y114/NR1END3 INT_L_X36Y115/NE2A3 INT_L_X38Y116/IMUX_L45 INT_L_X38Y116/NE2END3 INT_R_X35Y113/SE6E3 INT_R_X35Y114/SE6D3 INT_R_X35Y115/SE6C3 INT_R_X35Y116/SE6B3 INT_R_X35Y117/SE6A3 INT_R_X37Y115/NE2BEG3 INT_R_X37Y115/NE2END3 INT_R_X37Y116/NE2A3 VBRK_X89Y118/VBRK_SE4C3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX45_1->BRAM_FIFO36_DIADIL6 CLBLM_L_X34Y117/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X34Y117/INT_L.LOGIC_OUTS_L15->>SE6BEG3 INT_L_X36Y113/INT_L.SE6END3->>NR1BEG3 INT_L_X36Y114/INT_L.NR1END3->>NE2BEG3 INT_L_X38Y116/INT_L.NE2END3->>IMUX_L45 INT_R_X37Y115/INT_R.NE2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][44] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_NW4END0 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX45 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_NE2A0 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL6 BRAM_L_X38Y120/BRAM_IMUX45_1 BRAM_L_X38Y120/BRAM_NE2A0_1 BRAM_L_X38Y120/BRAM_NW4END0_0 CLBLM_R_X37Y120/CLBLM_NW4END0 CLBLM_R_X37Y121/CLBLM_NE2A0 CLBLM_R_X39Y116/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y116/CLBLM_M_A INT_L_X38Y116/NW6A0 INT_L_X38Y117/NW6B0 INT_L_X38Y118/NW6C0 INT_L_X38Y119/NW6D0 INT_L_X38Y120/NE2END_S3_0 INT_L_X38Y120/NW6E0 INT_L_X38Y121/IMUX_L45 INT_L_X38Y121/NE2END0 INT_L_X38Y121/NL1BEG_N3 INT_R_X37Y119/NW6END_S0_0 INT_R_X37Y120/NE2BEG0 INT_R_X37Y120/NW6END0 INT_R_X37Y121/NE2A0 INT_R_X39Y116/LOGIC_OUTS12 INT_R_X39Y116/NW6BEG0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX45_1->BRAM_FIFO36_DIADIL6 CLBLM_R_X39Y116/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X38Y121/INT_L.NE2END0->>NL1BEG_N3 INT_L_X38Y121/INT_L.NL1BEG_N3->>IMUX_L45 INT_R_X37Y120/INT_R.NW6END0->>NE2BEG0 INT_R_X39Y116/INT_R.LOGIC_OUTS12->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][107] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX10 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EE4B0 BRAM_L_X38Y115/BRAM_EE4B0_4 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU5 BRAM_L_X38Y115/BRAM_IMUX10_4 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y116/CLBLM_M_A CLBLM_L_X36Y119/CLBLM_EE4BEG0 CLBLM_R_X37Y119/CLBLM_EE4B0 DSP_R_X35Y115/DSP_EE4BEG0_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE4BEG0 INT_L_X34Y116/LOGIC_OUTS_L12 INT_L_X34Y116/NN2BEG0 INT_L_X34Y117/NN2A0 INT_L_X34Y117/NN2END_S2_0 INT_L_X34Y118/NE2BEG0 INT_L_X34Y118/NN2END0 INT_L_X34Y119/NE2A0 INT_L_X36Y119/EE4A0 INT_L_X38Y119/EE4C0 INT_L_X38Y119/IMUX_L10 INT_L_X38Y119/WR1END1 INT_R_X35Y118/NE2END_S3_0 INT_R_X35Y119/EE4BEG0 INT_R_X35Y119/NE2END0 INT_R_X37Y119/EE4B0 INT_R_X39Y119/EE4END0 INT_R_X39Y119/WR1BEG1 VBRK_X89Y124/VBRK_EE4BEG0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX10_4->BRAM_FIFO36_DIADIU5 CLBLM_L_X34Y116/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y116/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X34Y118/INT_L.NN2END0->>NE2BEG0 INT_L_X38Y119/INT_L.WR1END1->>IMUX_L10 INT_R_X35Y119/INT_R.NE2END0->>EE4BEG0 INT_R_X39Y119/INT_R.EE4END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][43] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX10 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU5 BRAM_L_X38Y120/BRAM_IMUX10_4 CLBLM_R_X39Y118/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y118/CLBLM_L_B INT_L_X38Y124/FAN_ALT7 INT_L_X38Y124/FAN_BOUNCE7 INT_L_X38Y124/IMUX_L10 INT_L_X38Y124/WR1END2 INT_R_X39Y118/LOGIC_OUTS9 INT_R_X39Y118/NN6BEG1 INT_R_X39Y119/NN6A1 INT_R_X39Y120/NN6B1 INT_R_X39Y121/NN6C1 INT_R_X39Y122/NN6D1 INT_R_X39Y123/NN6E1 INT_R_X39Y124/NN6END1 INT_R_X39Y124/WR1BEG2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX10_4->BRAM_FIFO36_DIADIU5 CLBLM_R_X39Y118/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X38Y124/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X38Y124/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X38Y124/INT_L.WR1END2->>FAN_ALT7 INT_R_X39Y118/INT_R.LOGIC_OUTS9->>NN6BEG1 INT_R_X39Y124/INT_R.NN6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][106] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX43 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_ER1BEG2 BRAM_L_X38Y115/BRAM_ER1BEG2_1 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL5 BRAM_L_X38Y115/BRAM_IMUX43_1 CLBLM_L_X34Y116/CLBLM_EE4BEG1 CLBLM_L_X36Y116/CLBLM_EE4B1 CLBLM_R_X33Y116/CLBLM_EE4BEG1 CLBLM_R_X33Y116/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y116/CLBLM_L_B CLBLM_R_X37Y116/CLBLM_ER1BEG2 DSP_R_X35Y115/DSP_EE4B1_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE4B1 INT_L_X34Y116/EE4A1 INT_L_X36Y116/EE4C1 INT_L_X38Y116/ER1END2 INT_L_X38Y116/FAN_ALT5 INT_L_X38Y116/FAN_BOUNCE5 INT_L_X38Y116/IMUX_L43 INT_R_X33Y116/EE4BEG1 INT_R_X33Y116/LOGIC_OUTS9 INT_R_X35Y116/EE4B1 INT_R_X37Y116/EE4END1 INT_R_X37Y116/ER1BEG2 VBRK_X89Y121/VBRK_EE4B1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX43_1->BRAM_FIFO36_DIADIL5 CLBLM_R_X33Y116/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X38Y116/INT_L.ER1END2->>FAN_ALT5 INT_L_X38Y116/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X38Y116/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_R_X33Y116/INT_R.LOGIC_OUTS9->>EE4BEG1 INT_R_X37Y116/INT_R.EE4END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][42] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX43 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_EE4C1 BRAM_L_X38Y120/BRAM_EE4C1_3 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL5 BRAM_L_X38Y120/BRAM_IMUX43_1 CLBLL_L_X32Y123/CLBLL_EE4A1 CLBLL_R_X27Y119/CLBLL_SE2A1 CLBLL_R_X27Y120/CLBLL_LL_B CLBLL_R_X27Y120/CLBLL_LOGIC_OUTS13 CLBLL_R_X29Y123/CLBLL_NE4C1 CLBLM_L_X28Y119/CLBLM_SE2A1 CLBLM_L_X30Y123/CLBLM_NE4C1 CLBLM_L_X34Y123/CLBLM_EE4C1 CLBLM_L_X36Y123/CLBLM_EE4A1 CLBLM_R_X33Y123/CLBLM_EE4C1 CLBLM_R_X37Y123/CLBLM_EE4C1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4A1_2 DSP_R_X35Y120/DSP_EE4A1_3 INT_INTERFACE_R_X31Y123/INT_INTERFACE_EE4A1 INT_INTERFACE_R_X35Y123/INT_INTERFACE_EE4A1 INT_L_X28Y119/NE6BEG1 INT_L_X28Y119/SE2END1 INT_L_X30Y123/EE4BEG1 INT_L_X30Y123/NE6END1 INT_L_X32Y123/EE4B1 INT_L_X34Y123/EE4BEG1 INT_L_X34Y123/EE4END1 INT_L_X36Y123/EE4B1 INT_L_X38Y121/IMUX_L43 INT_L_X38Y121/SS2END1 INT_L_X38Y122/SS2A1 INT_L_X38Y123/EE4END1 INT_L_X38Y123/SS2BEG1 INT_R_X27Y119/SE2A1 INT_R_X27Y120/LOGIC_OUTS13 INT_R_X27Y120/SE2BEG1 INT_R_X29Y119/NE6A1 INT_R_X29Y120/NE6B1 INT_R_X29Y121/NE6C1 INT_R_X29Y122/NE6D1 INT_R_X29Y123/NE6E1 INT_R_X31Y123/EE4A1 INT_R_X33Y123/EE4C1 INT_R_X35Y123/EE4A1 INT_R_X37Y123/EE4C1 VBRK_X73Y128/VBRK_NE4C1 VBRK_X79Y128/VBRK_EE4A1 VBRK_X89Y128/VBRK_EE4A1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX43_1->BRAM_FIFO36_DIADIL5 CLBLL_R_X27Y120/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X28Y119/INT_L.SE2END1->>NE6BEG1 INT_L_X30Y123/INT_L.NE6END1->>EE4BEG1 INT_L_X34Y123/INT_L.EE4END1->>EE4BEG1 INT_L_X38Y121/INT_L.SS2END1->>IMUX_L43 INT_L_X38Y123/INT_L.EE4END1->>SS2BEG1 INT_R_X27Y120/INT_R.LOGIC_OUTS13->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][105] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX8 BRAM_L_X38Y115/BRAM_ER1BEG3_3 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU4 BRAM_L_X38Y115/BRAM_IMUX8_4 CLBLM_L_X34Y118/CLBLM_EE4BEG2 CLBLM_L_X36Y118/CLBLM_EE4B2 CLBLM_R_X33Y116/CLBLM_LOGIC_OUTS10 CLBLM_R_X33Y116/CLBLM_L_C CLBLM_R_X33Y118/CLBLM_EE4BEG2 CLBLM_R_X37Y118/CLBLM_ER1BEG3 DSP_R_X35Y115/DSP_EE4B2_3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EE4B2 INT_L_X34Y118/EE4A2 INT_L_X36Y118/EE4C2 INT_L_X38Y118/ER1END3 INT_L_X38Y119/ER1END_N3_3 INT_L_X38Y119/IMUX_L8 INT_R_X33Y116/LOGIC_OUTS10 INT_R_X33Y116/NN2BEG2 INT_R_X33Y117/NN2A2 INT_R_X33Y118/EE4BEG2 INT_R_X33Y118/NN2END2 INT_R_X35Y118/EE4B2 INT_R_X37Y118/EE4END2 INT_R_X37Y118/ER1BEG3 VBRK_X89Y123/VBRK_EE4B2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX8_4->BRAM_FIFO36_DIADIU4 CLBLM_R_X33Y116/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X38Y119/INT_L.ER1END_N3_3->>IMUX_L8 INT_R_X33Y116/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X33Y118/INT_R.NN2END2->>EE4BEG2 INT_R_X37Y118/INT_R.EE4END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][41] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX8 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_SE2A0 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU4 BRAM_L_X38Y120/BRAM_IMUX8_4 BRAM_L_X38Y120/BRAM_SE2A0_4 CLBLL_L_X32Y125/CLBLL_EE4B0 CLBLL_R_X29Y122/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y122/CLBLL_L_A CLBLL_R_X29Y125/CLBLL_EE4BEG0 CLBLM_L_X30Y125/CLBLM_EE4BEG0 CLBLM_L_X34Y125/CLBLM_EE4BEG0 CLBLM_L_X36Y125/CLBLM_EE4B0 CLBLM_R_X33Y125/CLBLM_EE4BEG0 CLBLM_R_X37Y124/CLBLM_SE2A0 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B0_4 DSP_R_X35Y125/DSP_EE4B0_0 HCLK_R_X71Y130/HCLK_NN2A0 HCLK_R_X71Y130/HCLK_NN2END_S2_0 HCLK_R_X92Y130/HCLK_SE2A0 INT_INTERFACE_R_X31Y125/INT_INTERFACE_EE4B0 INT_INTERFACE_R_X35Y125/INT_INTERFACE_EE4B0 INT_L_X30Y125/EE4A0 INT_L_X32Y125/EE4C0 INT_L_X34Y125/EE4A0 INT_L_X36Y125/EE4C0 INT_L_X38Y124/IMUX_L8 INT_L_X38Y124/SE2END0 INT_R_X29Y122/LOGIC_OUTS8 INT_R_X29Y122/NR1BEG0 INT_R_X29Y123/NN2BEG0 INT_R_X29Y123/NR1END0 INT_R_X29Y124/NN2A0 INT_R_X29Y124/NN2END_S2_0 INT_R_X29Y125/EE4BEG0 INT_R_X29Y125/NN2END0 INT_R_X31Y125/EE4B0 INT_R_X33Y125/EE4BEG0 INT_R_X33Y125/EE4END0 INT_R_X35Y125/EE4B0 INT_R_X37Y124/SE2A0 INT_R_X37Y125/EE4END0 INT_R_X37Y125/SE2BEG0 VBRK_X73Y131/VBRK_EE4BEG0 VBRK_X79Y131/VBRK_EE4B0 VBRK_X89Y131/VBRK_EE4B0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX8_4->BRAM_FIFO36_DIADIU4 CLBLL_R_X29Y122/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X38Y124/INT_L.SE2END0->>IMUX_L8 INT_R_X29Y122/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X29Y123/INT_R.NR1END0->>NN2BEG0 INT_R_X29Y125/INT_R.NN2END0->>EE4BEG0 INT_R_X33Y125/INT_R.EE4END0->>EE4BEG0 INT_R_X37Y125/INT_R.EE4END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][104] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX41 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_EE4B3 BRAM_L_X38Y115/BRAM_EE4B3_1 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL4 BRAM_L_X38Y115/BRAM_IMUX41_1 CLBLM_L_X34Y116/CLBLM_EE2BEG3 CLBLM_L_X36Y116/CLBLM_EE4BEG3 CLBLM_R_X33Y116/CLBLM_EE2BEG3 CLBLM_R_X33Y116/CLBLM_LOGIC_OUTS11 CLBLM_R_X33Y116/CLBLM_L_D CLBLM_R_X37Y116/CLBLM_EE4B3 DSP_R_X35Y115/DSP_EE4BEG3_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE4BEG3 INT_L_X34Y116/EE2A3 INT_L_X36Y116/EE4A3 INT_L_X38Y116/EE4C3 INT_L_X38Y116/IMUX_L41 INT_L_X38Y116/SR1BEG_S0 INT_L_X38Y116/WR1END_S1_0 INT_L_X38Y117/WR1END0 INT_R_X33Y116/EE2BEG3 INT_R_X33Y116/LOGIC_OUTS11 INT_R_X35Y116/EE2END3 INT_R_X35Y116/EE4BEG3 INT_R_X37Y116/EE4B3 INT_R_X39Y116/EE4END3 INT_R_X39Y116/WR1BEG_S0 INT_R_X39Y117/WR1BEG0 VBRK_X89Y121/VBRK_EE4BEG3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX41_1->BRAM_FIFO36_DIADIL4 CLBLM_R_X33Y116/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X38Y116/INT_L.SR1BEG_S0->>IMUX_L41 INT_L_X38Y116/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X33Y116/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X35Y116/INT_R.EE2END3->>EE4BEG3 INT_R_X39Y116/INT_R.EE4END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][40] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX41 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_NE2A1 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL4 BRAM_L_X38Y120/BRAM_IMUX41_1 BRAM_L_X38Y120/BRAM_NE2A1_1 CLBLL_L_X32Y115/CLBLL_EE4A1 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y115/CLBLM_L_B CLBLM_L_X34Y115/CLBLM_EE4C1 CLBLM_L_X36Y116/CLBLM_NE4BEG1 CLBLM_R_X33Y115/CLBLM_EE4C1 CLBLM_R_X37Y121/CLBLM_NE2A1 CLK_FEED_X78Y120/CLK_FEED_EE4A1 DSP_R_X35Y115/DSP_NE4BEG1_1 INT_INTERFACE_R_X31Y115/INT_INTERFACE_EE4A1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_NE4BEG1 INT_L_X30Y115/EE4BEG1 INT_L_X30Y115/LOGIC_OUTS_L9 INT_L_X32Y115/EE4B1 INT_L_X34Y115/EE4END1 INT_L_X34Y115/NE2BEG1 INT_L_X34Y116/NE2A1 INT_L_X36Y116/NE6A1 INT_L_X36Y117/NE6B1 INT_L_X36Y118/NE6C1 INT_L_X36Y119/NE6D1 INT_L_X36Y120/NE6E1 INT_L_X38Y121/IMUX_L41 INT_L_X38Y121/NE2END1 INT_R_X31Y115/EE4A1 INT_R_X33Y115/EE4C1 INT_R_X35Y116/NE2END1 INT_R_X35Y116/NE6BEG1 INT_R_X37Y120/NE2BEG1 INT_R_X37Y120/NE6END1 INT_R_X37Y121/NE2A1 VBRK_X79Y120/VBRK_EE4A1 VBRK_X89Y121/VBRK_NE4BEG1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX41_1->BRAM_FIFO36_DIADIL4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y115/INT_L.LOGIC_OUTS_L9->>EE4BEG1 INT_L_X34Y115/INT_L.EE4END1->>NE2BEG1 INT_L_X38Y121/INT_L.NE2END1->>IMUX_L41 INT_R_X35Y116/INT_R.NE2END1->>NE6BEG1 INT_R_X37Y120/INT_R.NE6END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][103] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX44 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EL1BEG2 BRAM_L_X38Y115/BRAM_EL1BEG2_4 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU3 BRAM_L_X38Y115/BRAM_IMUX44_3 CLBLM_L_X34Y115/CLBLM_EE2BEG3 CLBLM_L_X36Y115/CLBLM_NE4BEG3 CLBLM_R_X33Y115/CLBLM_EE2BEG3 CLBLM_R_X33Y115/CLBLM_LOGIC_OUTS11 CLBLM_R_X33Y115/CLBLM_L_D CLBLM_R_X37Y119/CLBLM_EL1BEG2 DSP_R_X35Y115/DSP_NE4BEG3_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_NE4BEG3 INT_L_X34Y115/EE2A3 INT_L_X36Y115/NE6A3 INT_L_X36Y116/NE6B3 INT_L_X36Y117/NE6C3 INT_L_X36Y118/NE6D3 INT_L_X36Y119/NE6E3 INT_L_X38Y118/IMUX_L44 INT_L_X38Y118/SL1END2 INT_L_X38Y119/EL1END2 INT_L_X38Y119/SL1BEG2 INT_R_X33Y115/EE2BEG3 INT_R_X33Y115/LOGIC_OUTS11 INT_R_X35Y115/EE2END3 INT_R_X35Y115/NE6BEG3 INT_R_X37Y119/EL1BEG2 INT_R_X37Y119/NE6END3 VBRK_X89Y120/VBRK_NE4BEG3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX44_3->BRAM_FIFO36_DIADIU3 CLBLM_R_X33Y115/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X38Y118/INT_L.SL1END2->>IMUX_L44 INT_L_X38Y119/INT_L.EL1END2->>SL1BEG2 INT_R_X33Y115/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X35Y115/INT_R.EE2END3->>NE6BEG3 INT_R_X37Y119/INT_R.NE6END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][39] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX44 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU3 BRAM_L_X38Y120/BRAM_IMUX44_3 CLBLL_L_X40Y119/CLBLL_NE4BEG1 CLBLL_L_X40Y123/CLBLL_WW2A1 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y119/CLBLM_L_B CLBLM_R_X39Y119/CLBLM_NE4BEG1 CLBLM_R_X39Y123/CLBLM_WW2A1 INT_L_X38Y123/IMUX_L44 INT_L_X38Y123/WW2END1 INT_L_X40Y119/NE6A1 INT_L_X40Y120/NE6B1 INT_L_X40Y121/NE6C1 INT_L_X40Y122/NE6D1 INT_L_X40Y123/NE6E1 INT_L_X40Y123/WR1END2 INT_L_X40Y123/WW2BEG1 INT_R_X39Y119/LOGIC_OUTS9 INT_R_X39Y119/NE6BEG1 INT_R_X39Y123/WW2A1 INT_R_X41Y123/NE6END1 INT_R_X41Y123/WR1BEG2 VBRK_X99Y124/VBRK_NE4BEG1 VBRK_X99Y128/VBRK_WW2A1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX44_3->BRAM_FIFO36_DIADIU3 CLBLM_R_X39Y119/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X38Y123/INT_L.WW2END1->>IMUX_L44 INT_L_X40Y123/INT_L.WR1END2->>WW2BEG1 INT_R_X39Y119/INT_R.LOGIC_OUTS9->>NE6BEG1 INT_R_X41Y123/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][102] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX30 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_ER1BEG3 BRAM_L_X38Y115/BRAM_ER1BEG3_0 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL3 BRAM_L_X38Y115/BRAM_IMUX30_0 CLBLL_L_X32Y115/CLBLL_LL_B CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS13 CLBLM_L_X34Y115/CLBLM_EE4A1 CLBLM_L_X36Y115/CLBLM_EE4C1 CLBLM_R_X33Y115/CLBLM_EE4A1 CLBLM_R_X37Y115/CLBLM_ER1BEG3 DSP_R_X35Y115/DSP_EE4C1_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EE4C1 INT_L_X32Y115/EE4BEG1 INT_L_X32Y115/LOGIC_OUTS_L13 INT_L_X34Y115/EE4B1 INT_L_X36Y115/EE4END1 INT_L_X36Y115/ER1BEG2 INT_L_X38Y115/ER1END3 INT_L_X38Y115/IMUX_L30 INT_L_X38Y116/ER1END_N3_3 INT_R_X33Y115/EE4A1 INT_R_X35Y115/EE4C1 INT_R_X37Y115/ER1BEG3 INT_R_X37Y115/ER1END2 VBRK_X89Y120/VBRK_EE4C1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX30_0->BRAM_FIFO36_DIADIL3 CLBLL_L_X32Y115/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X32Y115/INT_L.LOGIC_OUTS_L13->>EE4BEG1 INT_L_X36Y115/INT_L.EE4END1->>ER1BEG2 INT_L_X38Y115/INT_L.ER1END3->>IMUX_L30 INT_R_X37Y115/INT_R.ER1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][38] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_NW4END0 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX30 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_NE2A0 BRAM_L_X38Y115/BRAM_NW4END0_4 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL3 BRAM_L_X38Y120/BRAM_IMUX30_0 BRAM_L_X38Y120/BRAM_NE2A0_0 CLBLM_R_X37Y119/CLBLM_NW4END0 CLBLM_R_X37Y120/CLBLM_NE2A0 CLBLM_R_X39Y115/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y115/CLBLM_L_A INT_L_X38Y115/NW6A0 INT_L_X38Y116/NW6B0 INT_L_X38Y117/NW6C0 INT_L_X38Y118/NW6D0 INT_L_X38Y119/NE2END_S3_0 INT_L_X38Y119/NW6E0 INT_L_X38Y120/IMUX_L30 INT_L_X38Y120/NE2END0 INT_L_X38Y120/NL1BEG_N3 INT_R_X37Y118/NW6END_S0_0 INT_R_X37Y119/NE2BEG0 INT_R_X37Y119/NW6END0 INT_R_X37Y120/NE2A0 INT_R_X39Y115/LOGIC_OUTS8 INT_R_X39Y115/NW6BEG0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX30_0->BRAM_FIFO36_DIADIL3 CLBLM_R_X39Y115/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y120/INT_L.NE2END0->>NL1BEG_N3 INT_L_X38Y120/INT_L.NL1BEG_N3->>IMUX_L30 INT_R_X37Y119/INT_R.NW6END0->>NE2BEG0 INT_R_X39Y115/INT_R.LOGIC_OUTS8->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][101] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX42 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_ER1BEG1 BRAM_L_X38Y115/BRAM_ER1BEG1_3 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU2 BRAM_L_X38Y115/BRAM_IMUX42_3 CLBLM_L_X34Y115/CLBLM_EE2BEG0 CLBLM_L_X36Y115/CLBLM_NE4BEG0 CLBLM_R_X33Y115/CLBLM_EE2BEG0 CLBLM_R_X33Y115/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y115/CLBLM_L_A CLBLM_R_X37Y118/CLBLM_ER1BEG1 DSP_R_X35Y115/DSP_NE4BEG0_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_NE4BEG0 INT_L_X34Y115/EE2A0 INT_L_X36Y115/NE6A0 INT_L_X36Y116/NE6B0 INT_L_X36Y117/NE6C0 INT_L_X36Y118/NE6D0 INT_L_X36Y119/NE6E0 INT_L_X38Y118/ER1END1 INT_L_X38Y118/IMUX_L42 INT_R_X33Y115/EE2BEG0 INT_R_X33Y115/LOGIC_OUTS8 INT_R_X35Y115/EE2END0 INT_R_X35Y115/NE6BEG0 INT_R_X37Y118/ER1BEG1 INT_R_X37Y118/SL1END0 INT_R_X37Y119/NE6END0 INT_R_X37Y119/SL1BEG0 VBRK_X89Y120/VBRK_NE4BEG0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX42_3->BRAM_FIFO36_DIADIU2 CLBLM_R_X33Y115/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y118/INT_L.ER1END1->>IMUX_L42 INT_R_X33Y115/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X35Y115/INT_R.EE2END0->>NE6BEG0 INT_R_X37Y118/INT_R.SL1END0->>ER1BEG1 INT_R_X37Y119/INT_R.NE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[write][2] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_EE4C2 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX13 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX21 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX29 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX37 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX45 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX5 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BYP3 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_FAN5 BRAM_L_X38Y115/BRAM_BYP3_2 BRAM_L_X38Y115/BRAM_EE4C2_0 BRAM_L_X38Y115/BRAM_FAN5_2 BRAM_L_X38Y115/BRAM_FIFO36_WEBWEL0 BRAM_L_X38Y115/BRAM_FIFO36_WEBWEL1 BRAM_L_X38Y115/BRAM_FIFO36_WEBWEL2 BRAM_L_X38Y115/BRAM_FIFO36_WEBWEL3 BRAM_L_X38Y115/BRAM_FIFO36_WEBWEU0 BRAM_L_X38Y115/BRAM_FIFO36_WEBWEU1 BRAM_L_X38Y115/BRAM_FIFO36_WEBWEU2 BRAM_L_X38Y115/BRAM_FIFO36_WEBWEU3 BRAM_L_X38Y115/BRAM_IMUX13_2 BRAM_L_X38Y115/BRAM_IMUX21_2 BRAM_L_X38Y115/BRAM_IMUX29_2 BRAM_L_X38Y115/BRAM_IMUX37_2 BRAM_L_X38Y115/BRAM_IMUX45_2 BRAM_L_X38Y115/BRAM_IMUX5_2 CLBLM_L_X34Y115/CLBLM_LOGIC_OUTS10 CLBLM_L_X34Y115/CLBLM_L_C CLBLM_L_X36Y115/CLBLM_EE4A2 CLBLM_R_X37Y115/CLBLM_EE4C2 DSP_R_X35Y115/DSP_EE4A2_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EE4A2 INT_L_X34Y115/EE4BEG2 INT_L_X34Y115/LOGIC_OUTS_L10 INT_L_X36Y115/EE4B2 INT_L_X38Y115/EE4END2 INT_L_X38Y115/NN2BEG2 INT_L_X38Y116/NN2A2 INT_L_X38Y117/BYP_ALT2 INT_L_X38Y117/BYP_ALT3 INT_L_X38Y117/BYP_ALT5 INT_L_X38Y117/BYP_BOUNCE2 INT_L_X38Y117/BYP_BOUNCE5 INT_L_X38Y117/BYP_L3 INT_L_X38Y117/FAN_ALT5 INT_L_X38Y117/FAN_L5 INT_L_X38Y117/IMUX_L13 INT_L_X38Y117/IMUX_L21 INT_L_X38Y117/IMUX_L29 INT_L_X38Y117/IMUX_L37 INT_L_X38Y117/IMUX_L45 INT_L_X38Y117/IMUX_L5 INT_L_X38Y117/NN2END2 INT_L_X38Y118/BYP_BOUNCE_N3_2 INT_R_X35Y115/EE4A2 INT_R_X37Y115/EE4C2 VBRK_X89Y120/VBRK_EE4A2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_BYP3_2->BRAM_FIFO36_WEBWEL3 BRAM_L_X38Y115/BRAM_L.BRAM_FAN5_2->BRAM_FIFO36_WEBWEU0 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX13_2->BRAM_FIFO36_WEBWEU1 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX21_2->BRAM_FIFO36_WEBWEL1 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX29_2->BRAM_FIFO36_WEBWEU2 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX37_2->BRAM_FIFO36_WEBWEL2 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX45_2->BRAM_FIFO36_WEBWEU3 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX5_2->BRAM_FIFO36_WEBWEL0 CLBLM_L_X34Y115/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X34Y115/INT_L.LOGIC_OUTS_L10->>EE4BEG2 INT_L_X38Y115/INT_L.EE4END2->>NN2BEG2 INT_L_X38Y117/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X38Y117/INT_L.BYP_ALT3->>BYP_L3 INT_L_X38Y117/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X38Y117/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X38Y117/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X38Y117/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X38Y117/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X38Y117/INT_L.FAN_ALT5->>FAN_L5 INT_L_X38Y117/INT_L.NN2END2->>BYP_ALT2 INT_L_X38Y117/INT_L.NN2END2->>BYP_ALT5 INT_L_X38Y117/INT_L.NN2END2->>FAN_ALT5 INT_L_X38Y117/INT_L.NN2END2->>IMUX_L13 INT_L_X38Y117/INT_L.NN2END2->>IMUX_L21 INT_L_X38Y117/INT_L.NN2END2->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/di[write][0] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX13 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX21 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX29 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX37 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX45 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX5 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BYP3 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_EE2A2 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_FAN5 BRAM_L_X38Y120/BRAM_BYP3_2 BRAM_L_X38Y120/BRAM_EE2A2_2 BRAM_L_X38Y120/BRAM_FAN5_2 BRAM_L_X38Y120/BRAM_FIFO36_WEBWEL0 BRAM_L_X38Y120/BRAM_FIFO36_WEBWEL1 BRAM_L_X38Y120/BRAM_FIFO36_WEBWEL2 BRAM_L_X38Y120/BRAM_FIFO36_WEBWEL3 BRAM_L_X38Y120/BRAM_FIFO36_WEBWEU0 BRAM_L_X38Y120/BRAM_FIFO36_WEBWEU1 BRAM_L_X38Y120/BRAM_FIFO36_WEBWEU2 BRAM_L_X38Y120/BRAM_FIFO36_WEBWEU3 BRAM_L_X38Y120/BRAM_IMUX13_2 BRAM_L_X38Y120/BRAM_IMUX21_2 BRAM_L_X38Y120/BRAM_IMUX29_2 BRAM_L_X38Y120/BRAM_IMUX37_2 BRAM_L_X38Y120/BRAM_IMUX45_2 BRAM_L_X38Y120/BRAM_IMUX5_2 CLBLM_L_X34Y115/CLBLM_LOGIC_OUTS11 CLBLM_L_X34Y115/CLBLM_L_D CLBLM_L_X36Y122/CLBLM_EL1BEG2 CLBLM_R_X37Y122/CLBLM_EE2A2 DSP_R_X35Y120/DSP_EL1BEG2_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_EL1BEG2 INT_L_X34Y115/LOGIC_OUTS_L11 INT_L_X34Y115/NN6BEG3 INT_L_X34Y116/NN6A3 INT_L_X34Y117/NN6B3 INT_L_X34Y118/NN6C3 INT_L_X34Y119/NN6D3 INT_L_X34Y120/NN6E3 INT_L_X34Y121/NE2BEG3 INT_L_X34Y121/NN6END3 INT_L_X34Y122/NE2A3 INT_L_X36Y122/EE2BEG2 INT_L_X36Y122/EL1END2 INT_L_X38Y122/BYP_ALT3 INT_L_X38Y122/BYP_L3 INT_L_X38Y122/EE2END2 INT_L_X38Y122/FAN_ALT5 INT_L_X38Y122/FAN_L5 INT_L_X38Y122/IMUX_L13 INT_L_X38Y122/IMUX_L21 INT_L_X38Y122/IMUX_L29 INT_L_X38Y122/IMUX_L37 INT_L_X38Y122/IMUX_L45 INT_L_X38Y122/IMUX_L5 INT_R_X35Y122/EL1BEG2 INT_R_X35Y122/NE2END3 INT_R_X37Y122/EE2A2 VBRK_X89Y127/VBRK_EL1BEG2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_BYP3_2->BRAM_FIFO36_WEBWEL3 BRAM_L_X38Y120/BRAM_L.BRAM_FAN5_2->BRAM_FIFO36_WEBWEU0 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX13_2->BRAM_FIFO36_WEBWEU1 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX21_2->BRAM_FIFO36_WEBWEL1 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX29_2->BRAM_FIFO36_WEBWEU2 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX37_2->BRAM_FIFO36_WEBWEL2 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX45_2->BRAM_FIFO36_WEBWEU3 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX5_2->BRAM_FIFO36_WEBWEL0 CLBLM_L_X34Y115/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X34Y115/INT_L.LOGIC_OUTS_L11->>NN6BEG3 INT_L_X34Y121/INT_L.NN6END3->>NE2BEG3 INT_L_X36Y122/INT_L.EL1END2->>EE2BEG2 INT_L_X38Y122/INT_L.BYP_ALT3->>BYP_L3 INT_L_X38Y122/INT_L.EE2END2->>BYP_ALT3 INT_L_X38Y122/INT_L.EE2END2->>FAN_ALT5 INT_L_X38Y122/INT_L.EE2END2->>IMUX_L13 INT_L_X38Y122/INT_L.EE2END2->>IMUX_L21 INT_L_X38Y122/INT_L.EE2END2->>IMUX_L29 INT_L_X38Y122/INT_L.EE2END2->>IMUX_L37 INT_L_X38Y122/INT_L.EE2END2->>IMUX_L45 INT_L_X38Y122/INT_L.EE2END2->>IMUX_L5 INT_L_X38Y122/INT_L.FAN_ALT5->>FAN_L5 INT_R_X35Y122/INT_R.NE2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/di[data][37] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX42 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_ER1BEG1 BRAM_L_X38Y120/BRAM_ER1BEG1_3 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU2 BRAM_L_X38Y120/BRAM_IMUX42_3 CLBLL_L_X32Y119/CLBLL_EE4A0 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y119/CLBLM_M_A CLBLM_L_X34Y119/CLBLM_EE4C0 CLBLM_L_X36Y123/CLBLM_NE4C0 CLBLM_R_X33Y119/CLBLM_EE4C0 CLBLM_R_X37Y123/CLBLM_ER1BEG1 CLK_FEED_X78Y124/CLK_FEED_EE4A0 DSP_R_X35Y120/DSP_NE4C0_3 INT_INTERFACE_R_X31Y119/INT_INTERFACE_EE4A0 INT_INTERFACE_R_X35Y123/INT_INTERFACE_NE4C0 INT_L_X30Y119/EE4BEG0 INT_L_X30Y119/LOGIC_OUTS_L12 INT_L_X32Y119/EE4B0 INT_L_X34Y119/EE4END0 INT_L_X34Y119/NE6BEG0 INT_L_X36Y123/NE2BEG0 INT_L_X36Y123/NE6END0 INT_L_X36Y124/NE2A0 INT_L_X38Y123/ER1END1 INT_L_X38Y123/IMUX_L42 INT_R_X31Y119/EE4A0 INT_R_X33Y119/EE4C0 INT_R_X35Y119/NE6A0 INT_R_X35Y120/NE6B0 INT_R_X35Y121/NE6C0 INT_R_X35Y122/NE6D0 INT_R_X35Y123/NE6E0 INT_R_X37Y123/ER1BEG1 INT_R_X37Y123/NE2END_S3_0 INT_R_X37Y123/SL1END0 INT_R_X37Y124/NE2END0 INT_R_X37Y124/SL1BEG0 VBRK_X79Y124/VBRK_EE4A0 VBRK_X89Y128/VBRK_NE4C0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX42_3->BRAM_FIFO36_DIADIU2 CLBLM_L_X30Y119/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X30Y119/INT_L.LOGIC_OUTS_L12->>EE4BEG0 INT_L_X34Y119/INT_L.EE4END0->>NE6BEG0 INT_L_X36Y123/INT_L.NE6END0->>NE2BEG0 INT_L_X38Y123/INT_L.ER1END1->>IMUX_L42 INT_R_X37Y123/INT_R.SL1END0->>ER1BEG1 INT_R_X37Y124/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][100] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX28 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_ER1BEG2 BRAM_L_X38Y115/BRAM_ER1BEG2_0 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL2 BRAM_L_X38Y115/BRAM_IMUX28_0 CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y115/CLBLL_L_A CLBLM_L_X34Y115/CLBLM_EE4A0 CLBLM_L_X36Y115/CLBLM_EE4C0 CLBLM_R_X33Y115/CLBLM_EE4A0 CLBLM_R_X37Y115/CLBLM_ER1BEG2 DSP_R_X35Y115/DSP_EE4C0_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EE4C0 INT_L_X32Y115/EE4BEG0 INT_L_X32Y115/LOGIC_OUTS_L8 INT_L_X34Y115/EE4B0 INT_L_X36Y115/EE4END0 INT_L_X36Y115/ER1BEG1 INT_L_X38Y115/ER1END2 INT_L_X38Y115/IMUX_L28 INT_R_X33Y115/EE4A0 INT_R_X35Y115/EE4C0 INT_R_X37Y115/ER1BEG2 INT_R_X37Y115/ER1END1 VBRK_X89Y120/VBRK_EE4C0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX28_0->BRAM_FIFO36_DIADIL2 CLBLL_L_X32Y115/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X32Y115/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X36Y115/INT_L.EE4END0->>ER1BEG1 INT_L_X38Y115/INT_L.ER1END2->>IMUX_L28 INT_R_X37Y115/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][36] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_NE4C2 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX28 BRAM_L_X38Y115/BRAM_NE4C2_4 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL2 BRAM_L_X38Y120/BRAM_IMUX28_0 CLBLM_L_X36Y115/CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y115/CLBLM_L_C CLBLM_R_X37Y119/CLBLM_NE4C2 INT_L_X36Y115/LOGIC_OUTS_L10 INT_L_X36Y115/NE6BEG2 INT_L_X38Y119/NE6END2 INT_L_X38Y119/NR1BEG2 INT_L_X38Y120/IMUX_L28 INT_L_X38Y120/NR1END2 INT_R_X37Y115/NE6A2 INT_R_X37Y116/NE6B2 INT_R_X37Y117/NE6C2 INT_R_X37Y118/NE6D2 INT_R_X37Y119/NE6E2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX28_0->BRAM_FIFO36_DIADIL2 CLBLM_L_X36Y115/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X36Y115/INT_L.LOGIC_OUTS_L10->>NE6BEG2 INT_L_X38Y119/INT_L.NE6END2->>NR1BEG2 INT_L_X38Y120/INT_L.NR1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][99] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX40 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_EL1BEG0 BRAM_L_X38Y115/BRAM_EL1BEG0_3 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU1 BRAM_L_X38Y115/BRAM_IMUX40_3 CLBLM_L_X34Y114/CLBLM_EE2BEG1 CLBLM_L_X36Y114/CLBLM_NE4BEG1 CLBLM_R_X33Y114/CLBLM_EE2BEG1 CLBLM_R_X33Y114/CLBLM_LOGIC_OUTS19 CLBLM_R_X33Y114/CLBLM_L_D CLBLM_R_X33Y114/CLBLM_L_DMUX CLBLM_R_X37Y118/CLBLM_EL1BEG0 DSP_R_X35Y110/DSP_NE4BEG1_4 INT_INTERFACE_R_X35Y114/INT_INTERFACE_NE4BEG1 INT_L_X34Y114/EE2A1 INT_L_X36Y114/NE6A1 INT_L_X36Y115/NE6B1 INT_L_X36Y116/NE6C1 INT_L_X36Y117/NE6D1 INT_L_X36Y118/NE6E1 INT_L_X38Y117/EL1END_S3_0 INT_L_X38Y118/EL1END0 INT_L_X38Y118/IMUX_L40 INT_R_X33Y114/EE2BEG1 INT_R_X33Y114/LOGIC_OUTS19 INT_R_X35Y114/EE2END1 INT_R_X35Y114/NE6BEG1 INT_R_X37Y118/EL1BEG0 INT_R_X37Y118/NE6END1 VBRK_X89Y119/VBRK_NE4BEG1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX40_3->BRAM_FIFO36_DIADIU1 CLBLM_R_X33Y114/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X33Y114/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X38Y118/INT_L.EL1END0->>IMUX_L40 INT_R_X33Y114/INT_R.LOGIC_OUTS19->>EE2BEG1 INT_R_X35Y114/INT_R.EE2END1->>NE6BEG1 INT_R_X37Y118/INT_R.NE6END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][35] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX40 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_EL1BEG0 BRAM_L_X38Y120/BRAM_EL1BEG0_3 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU1 BRAM_L_X38Y120/BRAM_IMUX40_3 CLBLL_L_X32Y122/CLBLL_EE4B1 CLBLL_R_X29Y122/CLBLL_EE4BEG1 CLBLL_R_X29Y122/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y122/CLBLL_L_B CLBLM_L_X30Y122/CLBLM_EE4BEG1 CLBLM_L_X34Y122/CLBLM_EE4BEG1 CLBLM_L_X36Y122/CLBLM_EE4B1 CLBLM_R_X33Y122/CLBLM_EE4BEG1 CLBLM_R_X37Y123/CLBLM_EL1BEG0 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B1_1 DSP_R_X35Y120/DSP_EE4B1_2 INT_INTERFACE_R_X31Y122/INT_INTERFACE_EE4B1 INT_INTERFACE_R_X35Y122/INT_INTERFACE_EE4B1 INT_L_X30Y122/EE4A1 INT_L_X32Y122/EE4C1 INT_L_X34Y122/EE4A1 INT_L_X36Y122/EE4C1 INT_L_X38Y122/EL1END_S3_0 INT_L_X38Y123/EL1END0 INT_L_X38Y123/IMUX_L40 INT_R_X29Y122/EE4BEG1 INT_R_X29Y122/LOGIC_OUTS9 INT_R_X31Y122/EE4B1 INT_R_X33Y122/EE4BEG1 INT_R_X33Y122/EE4END1 INT_R_X35Y122/EE4B1 INT_R_X37Y122/EE4END1 INT_R_X37Y122/NR1BEG1 INT_R_X37Y123/EL1BEG0 INT_R_X37Y123/NR1END1 VBRK_X73Y127/VBRK_EE4BEG1 VBRK_X79Y127/VBRK_EE4B1 VBRK_X89Y127/VBRK_EE4B1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX40_3->BRAM_FIFO36_DIADIU1 CLBLL_R_X29Y122/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X38Y123/INT_L.EL1END0->>IMUX_L40 INT_R_X29Y122/INT_R.LOGIC_OUTS9->>EE4BEG1 INT_R_X33Y122/INT_R.EE4END1->>EE4BEG1 INT_R_X37Y122/INT_R.EE4END1->>NR1BEG1 INT_R_X37Y123/INT_R.NR1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][98] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX26 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_ER1BEG1 BRAM_L_X38Y115/BRAM_ER1BEG1_0 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL1 BRAM_L_X38Y115/BRAM_IMUX26_0 CLBLM_L_X34Y115/CLBLM_EE4BEG0 CLBLM_L_X36Y115/CLBLM_EE4B0 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y113/CLBLM_L_A CLBLM_R_X33Y115/CLBLM_EE4BEG0 CLBLM_R_X37Y115/CLBLM_ER1BEG1 DSP_R_X35Y115/DSP_EE4B0_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EE4B0 INT_L_X34Y115/EE4A0 INT_L_X36Y115/EE4C0 INT_L_X38Y115/ER1END1 INT_L_X38Y115/IMUX_L26 INT_R_X33Y113/LOGIC_OUTS8 INT_R_X33Y113/NN2BEG0 INT_R_X33Y114/NN2A0 INT_R_X33Y114/NN2END_S2_0 INT_R_X33Y115/EE4BEG0 INT_R_X33Y115/NN2END0 INT_R_X35Y115/EE4B0 INT_R_X37Y115/EE4END0 INT_R_X37Y115/ER1BEG1 VBRK_X89Y120/VBRK_EE4B0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX26_0->BRAM_FIFO36_DIADIL1 CLBLM_R_X33Y113/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y115/INT_L.ER1END1->>IMUX_L26 INT_R_X33Y113/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X33Y115/INT_R.NN2END0->>EE4BEG0 INT_R_X37Y115/INT_R.EE4END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][34] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX26 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_SE2A1 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL1 BRAM_L_X38Y120/BRAM_IMUX26_0 BRAM_L_X38Y120/BRAM_SE2A1_0 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y120/CLBLM_M_B CLBLM_L_X36Y121/CLBLM_EE2BEG1 CLBLM_R_X37Y120/CLBLM_SE2A1 DSP_R_X35Y120/DSP_EE2BEG1_1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_EE2BEG1 INT_L_X34Y120/LOGIC_OUTS_L13 INT_L_X34Y120/NE2BEG1 INT_L_X34Y121/NE2A1 INT_L_X36Y121/EE2A1 INT_L_X38Y120/IMUX_L26 INT_L_X38Y120/SE2END1 INT_R_X35Y121/EE2BEG1 INT_R_X35Y121/NE2END1 INT_R_X37Y120/SE2A1 INT_R_X37Y121/EE2END1 INT_R_X37Y121/SE2BEG1 VBRK_X89Y126/VBRK_EE2BEG1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX26_0->BRAM_FIFO36_DIADIL1 CLBLM_L_X34Y120/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y120/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_L_X38Y120/INT_L.SE2END1->>IMUX_L26 INT_R_X35Y121/INT_R.NE2END1->>EE2BEG1 INT_R_X37Y121/INT_R.EE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][97] - 
wires: BRAM_INT_INTERFACE_L_X38Y114/INT_INTERFACE_EE4C2 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX8 BRAM_L_X38Y110/BRAM_EE4C2_4 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU0 BRAM_L_X38Y115/BRAM_IMUX8_1 CLBLM_L_X34Y114/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y114/CLBLM_M_C CLBLM_L_X36Y114/CLBLM_EE4A2 CLBLM_R_X37Y114/CLBLM_EE4C2 DSP_R_X35Y110/DSP_EE4A2_4 INT_INTERFACE_R_X35Y114/INT_INTERFACE_EE4A2 INT_L_X34Y114/EE4BEG2 INT_L_X34Y114/LOGIC_OUTS_L14 INT_L_X36Y114/EE4B2 INT_L_X38Y114/EE4END2 INT_L_X38Y114/NN2BEG2 INT_L_X38Y115/NN2A2 INT_L_X38Y116/FAN_ALT7 INT_L_X38Y116/FAN_BOUNCE7 INT_L_X38Y116/IMUX_L8 INT_L_X38Y116/NN2END2 INT_R_X35Y114/EE4A2 INT_R_X37Y114/EE4C2 VBRK_X89Y119/VBRK_EE4A2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX8_1->BRAM_FIFO36_DIADIU0 CLBLM_L_X34Y114/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X34Y114/INT_L.LOGIC_OUTS_L14->>EE4BEG2 INT_L_X38Y114/INT_L.EE4END2->>NN2BEG2 INT_L_X38Y116/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X38Y116/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X38Y116/INT_L.NN2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][33] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_EE4C0 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX8 BRAM_L_X38Y120/BRAM_EE4C0_0 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU0 BRAM_L_X38Y120/BRAM_IMUX8_1 CLBLL_L_X32Y118/CLBLL_EE4C0 CLBLL_R_X27Y118/CLBLL_SE2A0 CLBLL_R_X27Y119/CLBLL_LL_A CLBLL_R_X27Y119/CLBLL_LOGIC_OUTS12 CLBLL_R_X29Y118/CLBLL_EE4A0 CLBLM_L_X28Y118/CLBLM_SE2A0 CLBLM_L_X30Y118/CLBLM_EE4A0 CLBLM_L_X34Y120/CLBLM_NE2A0 CLBLM_L_X36Y120/CLBLM_EE4A0 CLBLM_R_X33Y120/CLBLM_NE2A0 CLBLM_R_X37Y120/CLBLM_EE4C0 CLK_FEED_X78Y123/CLK_FEED_EE4C0 DSP_R_X35Y120/DSP_EE4A0_0 INT_INTERFACE_R_X31Y118/INT_INTERFACE_EE4C0 INT_INTERFACE_R_X35Y120/INT_INTERFACE_EE4A0 INT_L_X28Y118/EE4BEG0 INT_L_X28Y118/SE2END0 INT_L_X30Y118/EE4B0 INT_L_X32Y118/EE4END0 INT_L_X32Y118/NE2BEG0 INT_L_X32Y119/NE2A0 INT_L_X34Y119/NE2END_S3_0 INT_L_X34Y120/EE4BEG0 INT_L_X34Y120/NE2END0 INT_L_X36Y120/EE4B0 INT_L_X38Y120/EE4END0 INT_L_X38Y120/NR1BEG0 INT_L_X38Y121/IMUX_L8 INT_L_X38Y121/NR1END0 INT_R_X27Y118/SE2A0 INT_R_X27Y119/LOGIC_OUTS12 INT_R_X27Y119/SE2BEG0 INT_R_X29Y118/EE4A0 INT_R_X31Y118/EE4C0 INT_R_X33Y118/NE2END_S3_0 INT_R_X33Y119/NE2BEG0 INT_R_X33Y119/NE2END0 INT_R_X33Y120/NE2A0 INT_R_X35Y120/EE4A0 INT_R_X37Y120/EE4C0 VBRK_X73Y123/VBRK_EE4A0 VBRK_X79Y123/VBRK_EE4C0 VBRK_X89Y125/VBRK_EE4A0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX8_1->BRAM_FIFO36_DIADIU0 CLBLL_R_X27Y119/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X28Y118/INT_L.SE2END0->>EE4BEG0 INT_L_X32Y118/INT_L.EE4END0->>NE2BEG0 INT_L_X34Y120/INT_L.NE2END0->>EE4BEG0 INT_L_X38Y120/INT_L.EE4END0->>NR1BEG0 INT_L_X38Y121/INT_L.NR1END0->>IMUX_L8 INT_R_X27Y119/INT_R.LOGIC_OUTS12->>SE2BEG0 INT_R_X33Y119/INT_R.NE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][96] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX16 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_SE2A1 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL0 BRAM_L_X38Y115/BRAM_IMUX16_1 BRAM_L_X38Y115/BRAM_SE2A1_1 CLBLM_L_X34Y113/CLBLM_EE2BEG1 CLBLM_L_X36Y113/CLBLM_NE4BEG1 CLBLM_R_X33Y113/CLBLM_EE2BEG1 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y113/CLBLM_L_B CLBLM_R_X37Y116/CLBLM_SE2A1 DSP_R_X35Y110/DSP_NE4BEG1_3 INT_INTERFACE_R_X35Y113/INT_INTERFACE_NE4BEG1 INT_L_X34Y113/EE2A1 INT_L_X36Y113/NE6A1 INT_L_X36Y114/NE6B1 INT_L_X36Y115/NE6C1 INT_L_X36Y116/NE6D1 INT_L_X36Y117/NE6E1 INT_L_X38Y115/FAN_BOUNCE_S3_2 INT_L_X38Y116/FAN_ALT2 INT_L_X38Y116/FAN_BOUNCE2 INT_L_X38Y116/IMUX_L16 INT_L_X38Y116/SE2END1 INT_R_X33Y113/EE2BEG1 INT_R_X33Y113/LOGIC_OUTS9 INT_R_X35Y113/EE2END1 INT_R_X35Y113/NE6BEG1 INT_R_X37Y116/SE2A1 INT_R_X37Y117/NE6END1 INT_R_X37Y117/SE2BEG1 VBRK_X89Y118/VBRK_NE4BEG1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX16_1->BRAM_FIFO36_DIADIL0 CLBLM_R_X33Y113/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X38Y116/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X38Y116/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X38Y116/INT_L.SE2END1->>FAN_ALT2 INT_R_X33Y113/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X35Y113/INT_R.EE2END1->>NE6BEG1 INT_R_X37Y117/INT_R.NE6END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][32] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX16 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_EE4C1 BRAM_L_X38Y120/BRAM_EE4C1_2 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL0 BRAM_L_X38Y120/BRAM_IMUX16_1 CLBLL_L_X32Y116/CLBLL_EE4A1 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y116/CLBLM_L_B CLBLM_L_X34Y116/CLBLM_EE4C1 CLBLM_L_X36Y122/CLBLM_EE4A1 CLBLM_R_X33Y116/CLBLM_EE4C1 CLBLM_R_X37Y122/CLBLM_EE4C1 CLK_FEED_X78Y121/CLK_FEED_EE4A1 DSP_R_X35Y120/DSP_EE4A1_2 INT_INTERFACE_R_X31Y116/INT_INTERFACE_EE4A1 INT_INTERFACE_R_X35Y122/INT_INTERFACE_EE4A1 INT_L_X30Y116/EE4BEG1 INT_L_X30Y116/LOGIC_OUTS_L9 INT_L_X32Y116/EE4B1 INT_L_X34Y116/EE4END1 INT_L_X34Y116/NN6BEG1 INT_L_X34Y117/NN6A1 INT_L_X34Y118/NN6B1 INT_L_X34Y119/NN6C1 INT_L_X34Y120/NN6D1 INT_L_X34Y121/NN6E1 INT_L_X34Y122/EE4BEG1 INT_L_X34Y122/NN6END1 INT_L_X36Y122/EE4B1 INT_L_X38Y120/FAN_BOUNCE_S3_2 INT_L_X38Y121/FAN_ALT2 INT_L_X38Y121/FAN_BOUNCE2 INT_L_X38Y121/IMUX_L16 INT_L_X38Y121/SL1END1 INT_L_X38Y122/EE4END1 INT_L_X38Y122/SL1BEG1 INT_R_X31Y116/EE4A1 INT_R_X33Y116/EE4C1 INT_R_X35Y122/EE4A1 INT_R_X37Y122/EE4C1 VBRK_X79Y121/VBRK_EE4A1 VBRK_X89Y127/VBRK_EE4A1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX16_1->BRAM_FIFO36_DIADIL0 CLBLM_L_X30Y116/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y116/INT_L.LOGIC_OUTS_L9->>EE4BEG1 INT_L_X34Y116/INT_L.EE4END1->>NN6BEG1 INT_L_X34Y122/INT_L.NN6END1->>EE4BEG1 INT_L_X38Y121/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X38Y121/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X38Y121/INT_L.SL1END1->>FAN_ALT2 INT_L_X38Y122/INT_L.EE4END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][95] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX23 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU15 BRAM_L_X38Y115/BRAM_IMUX23_4 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y119/CLBLM_L_AMUX INT_L_X38Y119/IMUX_L23 INT_L_X38Y119/WR1END3 INT_R_X39Y119/LOGIC_OUTS16 INT_R_X39Y119/WR1BEG3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX23_4->BRAM_FIFO36_DIBDIU15 CLBLM_R_X39Y119/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X38Y119/INT_L.WR1END3->>IMUX_L23 INT_R_X39Y119/INT_R.LOGIC_OUTS16->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][31] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX23 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_NE2A3 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU15 BRAM_L_X38Y120/BRAM_IMUX23_4 BRAM_L_X38Y120/BRAM_NE2A3_4 CLBLM_R_X37Y122/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y122/CLBLM_M_A CLBLM_R_X37Y124/CLBLM_NE2A3 INT_L_X38Y124/IMUX_L23 INT_L_X38Y124/NE2END3 INT_R_X37Y122/LOGIC_OUTS12 INT_R_X37Y122/NR1BEG0 INT_R_X37Y123/NE2BEG3 INT_R_X37Y123/NL1BEG_N3 INT_R_X37Y123/NR1END0 INT_R_X37Y124/NE2A3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX23_4->BRAM_FIFO36_DIBDIU15 CLBLM_R_X37Y122/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X38Y124/INT_L.NE2END3->>IMUX_L23 INT_R_X37Y122/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X37Y123/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X37Y123/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[29] - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX39 CLBLL_L_X32Y119/CLBLL_L_D3 CLBLL_L_X32Y120/CLBLL_IMUX39 CLBLL_L_X32Y120/CLBLL_L_D3 CLBLM_L_X34Y121/CLBLM_WW4END0 CLBLM_L_X36Y120/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y120/CLBLM_L_AQ CLBLM_L_X36Y121/CLBLM_WW4B0 CLBLM_R_X33Y121/CLBLM_WW4END0 CLBLM_R_X37Y122/CLBLM_IMUX8 CLBLM_R_X37Y122/CLBLM_M_A5 DSP_R_X35Y120/DSP_WW4B0_1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WW4B0 INT_L_X32Y119/IMUX_L39 INT_L_X32Y119/SW2END3 INT_L_X32Y120/BYP_ALT3 INT_L_X32Y120/BYP_BOUNCE3 INT_L_X32Y120/IMUX_L39 INT_L_X32Y120/SW2END_N0_3 INT_L_X32Y120/WL1END2 INT_L_X32Y121/BYP_BOUNCE_N3_3 INT_L_X34Y121/WW4C0 INT_L_X36Y120/LOGIC_OUTS_L0 INT_L_X36Y120/NE2BEG0 INT_L_X36Y121/NE2A0 INT_L_X36Y121/WW4A0 INT_R_X33Y119/SW2A3 INT_R_X33Y120/SW2BEG3 INT_R_X33Y120/WL1BEG2 INT_R_X33Y120/WW4END_S0_0 INT_R_X33Y121/WW4END0 INT_R_X35Y121/WW4B0 INT_R_X37Y120/NE2END_S3_0 INT_R_X37Y121/NE2END0 INT_R_X37Y121/NR1BEG0 INT_R_X37Y121/WW4BEG0 INT_R_X37Y122/IMUX8 INT_R_X37Y122/NR1END0 VBRK_X89Y126/VBRK_WW4B0 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X36Y120/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y122/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X32Y119/INT_L.SW2END3->>IMUX_L39 INT_L_X32Y120/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X32Y120/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X32Y120/INT_L.WL1END2->>BYP_ALT3 INT_L_X36Y120/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X33Y120/INT_R.WW4END_S0_0->>SW2BEG3 INT_R_X33Y120/INT_R.WW4END_S0_0->>WL1BEG2 INT_R_X37Y121/INT_R.NE2END0->>NR1BEG0 INT_R_X37Y121/INT_R.NE2END0->>WW4BEG0 INT_R_X37Y122/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][93] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX21 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_NE2A0 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU14 BRAM_L_X38Y115/BRAM_IMUX21_4 BRAM_L_X38Y115/BRAM_NE2A0_4 CLBLM_L_X34Y122/CLBLM_EE2BEG0 CLBLM_L_X36Y122/CLBLM_SE4BEG0 CLBLM_R_X33Y122/CLBLM_EE2BEG0 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y122/CLBLM_L_A CLBLM_R_X37Y119/CLBLM_NE2A0 DSP_R_X35Y120/DSP_SE4BEG0_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_SE4BEG0 INT_L_X34Y122/EE2A0 INT_L_X36Y118/SE6E0 INT_L_X36Y119/SE6D0 INT_L_X36Y120/SE6C0 INT_L_X36Y121/SE6B0 INT_L_X36Y122/SE6A0 INT_L_X38Y118/NE2END_S3_0 INT_L_X38Y119/IMUX_L21 INT_L_X38Y119/NE2END0 INT_L_X38Y119/NL1BEG_N3 INT_R_X33Y122/EE2BEG0 INT_R_X33Y122/LOGIC_OUTS8 INT_R_X35Y122/EE2END0 INT_R_X35Y122/SE6BEG0 INT_R_X37Y118/NE2BEG0 INT_R_X37Y118/SE6END0 INT_R_X37Y119/NE2A0 VBRK_X89Y127/VBRK_SE4BEG0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX21_4->BRAM_FIFO36_DIBDIU14 CLBLM_R_X33Y122/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y119/INT_L.NE2END0->>NL1BEG_N3 INT_L_X38Y119/INT_L.NL1BEG_N3->>IMUX_L21 INT_R_X33Y122/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X35Y122/INT_R.EE2END0->>SE6BEG0 INT_R_X37Y118/INT_R.SE6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][30] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX2 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL15 BRAM_L_X38Y120/BRAM_IMUX2_2 CLBLM_R_X39Y120/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y120/CLBLM_M_A INT_L_X38Y120/NN2BEG1 INT_L_X38Y120/WR1END1 INT_L_X38Y121/NN2A1 INT_L_X38Y122/IMUX_L2 INT_L_X38Y122/NN2END1 INT_R_X39Y120/LOGIC_OUTS12 INT_R_X39Y120/WR1BEG1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX2_2->BRAM_FIFO36_DIBDIL15 CLBLM_R_X39Y120/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X38Y120/INT_L.WR1END1->>NN2BEG1 INT_L_X38Y122/INT_L.NN2END1->>IMUX_L2 INT_R_X39Y120/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[28] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_WR1END2 BRAM_L_X38Y120/BRAM_WR1END2_2 CLBLL_L_X32Y120/CLBLL_IMUX37 CLBLL_L_X32Y120/CLBLL_L_D4 CLBLL_L_X32Y120/CLBLL_WW2A2 CLBLL_L_X40Y120/CLBLL_SE2A1 CLBLL_L_X40Y120/CLBLL_WL1END0 CLBLM_L_X30Y120/CLBLM_IMUX14 CLBLM_L_X30Y120/CLBLM_L_B1 CLBLM_L_X34Y121/CLBLM_WW4C2 CLBLM_L_X36Y121/CLBLM_WW4A2 CLBLM_R_X33Y121/CLBLM_WW4C2 CLBLM_R_X37Y122/CLBLM_WR1END2 CLBLM_R_X39Y120/CLBLM_IMUX1 CLBLM_R_X39Y120/CLBLM_M_A3 CLBLM_R_X39Y120/CLBLM_SE2A1 CLBLM_R_X39Y120/CLBLM_WL1END0 CLBLM_R_X39Y121/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y121/CLBLM_L_BQ CLK_FEED_X78Y125/CLK_FEED_WW2A2 DSP_R_X35Y120/DSP_WW4A2_1 INT_INTERFACE_R_X31Y120/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WW4A2 INT_L_X30Y120/IMUX_L14 INT_L_X30Y120/WW2END2 INT_L_X32Y120/IMUX_L37 INT_L_X32Y120/SR1END2 INT_L_X32Y120/WW2BEG2 INT_L_X32Y121/SR1BEG2 INT_L_X32Y121/WW4END2 INT_L_X34Y121/WW4B2 INT_L_X36Y121/SW2END1 INT_L_X36Y121/WW4BEG2 INT_L_X38Y122/NW2END1 INT_L_X38Y122/WR1BEG2 INT_L_X40Y120/SE2END1 INT_L_X40Y120/WL1BEG0 INT_R_X31Y120/WW2A2 INT_R_X33Y121/WW4C2 INT_R_X35Y121/WW4A2 INT_R_X37Y121/SW2A1 INT_R_X37Y122/SW2BEG1 INT_R_X37Y122/WR1END2 INT_R_X39Y120/IMUX1 INT_R_X39Y120/SE2A1 INT_R_X39Y120/WL1END0 INT_R_X39Y121/LOGIC_OUTS1 INT_R_X39Y121/NW2BEG1 INT_R_X39Y121/SE2BEG1 INT_R_X39Y122/NW2A1 VBRK_X79Y125/VBRK_WW2A2 VBRK_X89Y126/VBRK_WW4A2 VBRK_X99Y125/VBRK_SE2A1 VBRK_X99Y125/VBRK_WL1END0 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y121/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X30Y120/INT_L.WW2END2->>IMUX_L14 INT_L_X32Y120/INT_L.SR1END2->>IMUX_L37 INT_L_X32Y120/INT_L.SR1END2->>WW2BEG2 INT_L_X32Y121/INT_L.WW4END2->>SR1BEG2 INT_L_X36Y121/INT_L.SW2END1->>WW4BEG2 INT_L_X38Y122/INT_L.NW2END1->>WR1BEG2 INT_L_X40Y120/INT_L.SE2END1->>WL1BEG0 INT_R_X37Y122/INT_R.WR1END2->>SW2BEG1 INT_R_X39Y120/INT_R.WL1END0->>IMUX1 INT_R_X39Y121/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X39Y121/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][92] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX7 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_ER1BEG3 BRAM_L_X38Y115/BRAM_ER1BEG3_1 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL14 BRAM_L_X38Y115/BRAM_IMUX7_1 CLBLM_L_X34Y122/CLBLM_ER1BEG2 CLBLM_L_X36Y121/CLBLM_SE4BEG2 CLBLM_R_X33Y122/CLBLM_ER1BEG2 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y122/CLBLM_L_B CLBLM_R_X37Y116/CLBLM_ER1BEG3 DSP_R_X35Y120/DSP_SE4BEG2_1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_SE4BEG2 INT_L_X34Y121/SE2A2 INT_L_X34Y122/ER1END2 INT_L_X34Y122/SE2BEG2 INT_L_X36Y117/SE6E2 INT_L_X36Y118/SE6D2 INT_L_X36Y119/SE6C2 INT_L_X36Y120/SE6B2 INT_L_X36Y121/SE6A2 INT_L_X38Y116/ER1END3 INT_L_X38Y116/IMUX_L7 INT_L_X38Y117/ER1END_N3_3 INT_R_X33Y122/ER1BEG2 INT_R_X33Y122/LOGIC_OUTS9 INT_R_X35Y121/SE2END2 INT_R_X35Y121/SE6BEG2 INT_R_X37Y116/ER1BEG3 INT_R_X37Y116/SL1END2 INT_R_X37Y117/SE6END2 INT_R_X37Y117/SL1BEG2 VBRK_X89Y126/VBRK_SE4BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX7_1->BRAM_FIFO36_DIBDIL14 CLBLM_R_X33Y122/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y122/INT_L.ER1END2->>SE2BEG2 INT_L_X38Y116/INT_L.ER1END3->>IMUX_L7 INT_R_X33Y122/INT_R.LOGIC_OUTS9->>ER1BEG2 INT_R_X35Y121/INT_R.SE2END2->>SE6BEG2 INT_R_X37Y116/INT_R.SL1END2->>ER1BEG3 INT_R_X37Y117/INT_R.SE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][29] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_EE4C2 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX21 BRAM_L_X38Y120/BRAM_EE4C2_2 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU14 BRAM_L_X38Y120/BRAM_IMUX21_4 CLBLM_L_X34Y122/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y122/CLBLM_M_C CLBLM_L_X36Y122/CLBLM_EE4A2 CLBLM_R_X37Y122/CLBLM_EE4C2 DSP_R_X35Y120/DSP_EE4A2_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_EE4A2 INT_L_X34Y122/EE4BEG2 INT_L_X34Y122/LOGIC_OUTS_L14 INT_L_X36Y122/EE4B2 INT_L_X38Y122/EE4END2 INT_L_X38Y122/NN2BEG2 INT_L_X38Y123/NN2A2 INT_L_X38Y124/IMUX_L21 INT_L_X38Y124/NN2END2 INT_R_X35Y122/EE4A2 INT_R_X37Y122/EE4C2 VBRK_X89Y127/VBRK_EE4A2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX21_4->BRAM_FIFO36_DIBDIU14 CLBLM_L_X34Y122/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X34Y122/INT_L.LOGIC_OUTS_L14->>EE4BEG2 INT_L_X38Y122/INT_L.EE4END2->>NN2BEG2 INT_L_X38Y124/INT_L.NN2END2->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[27] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX21 CLBLL_L_X32Y120/CLBLL_L_C4 CLBLL_L_X32Y121/CLBLL_IMUX15 CLBLL_L_X32Y121/CLBLL_LL_B1 CLBLM_L_X34Y120/CLBLM_WW4C0 CLBLM_L_X34Y122/CLBLM_EL1BEG2 CLBLM_L_X34Y122/CLBLM_IMUX28 CLBLM_L_X34Y122/CLBLM_M_C4 CLBLM_L_X36Y120/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y120/CLBLM_M_AQ CLBLM_L_X36Y120/CLBLM_WW4A0 CLBLM_R_X33Y120/CLBLM_WW4C0 CLBLM_R_X33Y122/CLBLM_EL1BEG2 DSP_R_X35Y120/DSP_WW4A0_0 INT_INTERFACE_R_X35Y120/INT_INTERFACE_WW4A0 INT_L_X32Y119/WW4END_S0_0 INT_L_X32Y120/IMUX_L21 INT_L_X32Y120/NE2BEG3 INT_L_X32Y120/NL1BEG_N3 INT_L_X32Y120/NR1BEG3 INT_L_X32Y120/WW4END0 INT_L_X32Y121/IMUX_L15 INT_L_X32Y121/NE2A3 INT_L_X32Y121/NR1END3 INT_L_X34Y120/WW4B0 INT_L_X34Y122/EL1END2 INT_L_X34Y122/IMUX_L28 INT_L_X36Y120/LOGIC_OUTS_L4 INT_L_X36Y120/WW4BEG0 INT_R_X33Y120/WW4C0 INT_R_X33Y121/NE2END3 INT_R_X33Y121/NR1BEG3 INT_R_X33Y122/EL1BEG2 INT_R_X33Y122/NR1END3 INT_R_X35Y120/WW4A0 VBRK_X89Y125/VBRK_WW4A0 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X36Y120/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y120/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X32Y120/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X32Y120/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X32Y120/INT_L.WW4END0->>NL1BEG_N3 INT_L_X32Y121/INT_L.NR1END3->>IMUX_L15 INT_L_X34Y122/INT_L.EL1END2->>IMUX_L28 INT_L_X36Y120/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_R_X33Y121/INT_R.NE2END3->>NR1BEG3 INT_R_X33Y122/INT_R.NR1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][91] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX19 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_ER1BEG1 BRAM_L_X38Y115/BRAM_ER1BEG1_4 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU13 BRAM_L_X38Y115/BRAM_IMUX19_4 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y120/CLBLM_L_A CLBLM_L_X36Y119/CLBLM_EE2BEG0 CLBLM_R_X37Y119/CLBLM_ER1BEG1 DSP_R_X35Y115/DSP_EE2BEG0_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE2BEG0 INT_L_X34Y119/SE2A0 INT_L_X34Y120/LOGIC_OUTS_L8 INT_L_X34Y120/SE2BEG0 INT_L_X36Y119/EE2A0 INT_L_X38Y119/ER1END1 INT_L_X38Y119/IMUX_L19 INT_R_X35Y119/EE2BEG0 INT_R_X35Y119/SE2END0 INT_R_X37Y119/EE2END0 INT_R_X37Y119/ER1BEG1 VBRK_X89Y124/VBRK_EE2BEG0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX19_4->BRAM_FIFO36_DIBDIU13 CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y120/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_L_X38Y119/INT_L.ER1END1->>IMUX_L19 INT_R_X35Y119/INT_R.SE2END0->>EE2BEG0 INT_R_X37Y119/INT_R.EE2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][28] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX7 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_ER1BEG3 BRAM_L_X38Y120/BRAM_ER1BEG3_1 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL14 BRAM_L_X38Y120/BRAM_IMUX7_1 CLBLM_R_X37Y121/CLBLM_ER1BEG3 CLBLM_R_X37Y122/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y122/CLBLM_M_B INT_L_X38Y121/ER1END3 INT_L_X38Y121/IMUX_L7 INT_L_X38Y122/ER1END_N3_3 INT_R_X37Y121/ER1BEG3 INT_R_X37Y121/SR1END2 INT_R_X37Y122/LOGIC_OUTS13 INT_R_X37Y122/SR1BEG2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX7_1->BRAM_FIFO36_DIBDIL14 CLBLM_R_X37Y122/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X38Y121/INT_L.ER1END3->>IMUX_L7 INT_R_X37Y121/INT_R.SR1END2->>ER1BEG3 INT_R_X37Y122/INT_R.LOGIC_OUTS13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[26] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX7 CLBLL_L_X32Y121/CLBLL_LL_A1 CLBLL_L_X32Y123/CLBLL_WW4C1 CLBLM_L_X30Y121/CLBLM_IMUX33 CLBLM_L_X30Y121/CLBLM_L_C1 CLBLM_L_X34Y122/CLBLM_WW4END1 CLBLM_L_X34Y123/CLBLM_WW4A1 CLBLM_L_X36Y122/CLBLM_WW4B1 CLBLM_L_X36Y123/CLBLM_WW2A0 CLBLM_R_X33Y122/CLBLM_WW4END1 CLBLM_R_X33Y123/CLBLM_WW4A1 CLBLM_R_X37Y122/CLBLM_IMUX24 CLBLM_R_X37Y122/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y122/CLBLM_M_B5 CLBLM_R_X37Y122/CLBLM_M_BQ CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C1_2 DSP_R_X35Y120/DSP_WW2A0_3 DSP_R_X35Y120/DSP_WW4B1_2 INT_INTERFACE_R_X31Y123/INT_INTERFACE_WW4C1 INT_INTERFACE_R_X35Y122/INT_INTERFACE_WW4B1 INT_INTERFACE_R_X35Y123/INT_INTERFACE_WW2A0 INT_L_X30Y121/IMUX_L33 INT_L_X30Y121/SS2END0 INT_L_X30Y122/SS2A0 INT_L_X30Y123/SS2BEG0 INT_L_X30Y123/WW4END1 INT_L_X32Y121/IMUX_L7 INT_L_X32Y121/WL1END3 INT_L_X32Y122/WL1END_N1_3 INT_L_X32Y123/WW4B1 INT_L_X34Y122/WW4C1 INT_L_X34Y123/WW2END0 INT_L_X34Y123/WW4BEG1 INT_L_X36Y122/WW4A1 INT_L_X36Y123/NW2END1 INT_L_X36Y123/WW2BEG0 INT_R_X31Y123/WW4C1 INT_R_X33Y121/WL1BEG3 INT_R_X33Y122/WL1BEG_N3 INT_R_X33Y122/WW4END1 INT_R_X33Y123/WW4A1 INT_R_X35Y122/WW4B1 INT_R_X35Y123/WW2A0 INT_R_X37Y121/FAN_BOUNCE_S3_2 INT_R_X37Y122/FAN_ALT2 INT_R_X37Y122/FAN_BOUNCE2 INT_R_X37Y122/IMUX24 INT_R_X37Y122/LOGIC_OUTS5 INT_R_X37Y122/NW2BEG1 INT_R_X37Y122/WW4BEG1 INT_R_X37Y123/NW2A1 VBRK_X79Y128/VBRK_WW4C1 VBRK_X89Y127/VBRK_WW4B1 VBRK_X89Y128/VBRK_WW2A0 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X37Y122/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y122/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X30Y121/INT_L.SS2END0->>IMUX_L33 INT_L_X30Y123/INT_L.WW4END1->>SS2BEG0 INT_L_X32Y121/INT_L.WL1END3->>IMUX_L7 INT_L_X34Y123/INT_L.WW2END0->>WW4BEG1 INT_L_X36Y123/INT_L.NW2END1->>WW2BEG0 INT_R_X33Y122/INT_R.WW4END1->>WL1BEG_N3 INT_R_X37Y122/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y122/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X37Y122/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X37Y122/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X37Y122/INT_R.LOGIC_OUTS5->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][90] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX5 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_EL1BEG2 BRAM_L_X38Y115/BRAM_EL1BEG2_1 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL13 BRAM_L_X38Y115/BRAM_IMUX5_1 CLBLM_L_X34Y120/CLBLM_SE4BEG0 CLBLM_L_X36Y117/CLBLM_NE2A0 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y120/CLBLM_L_A CLBLM_R_X33Y120/CLBLM_SE4BEG0 CLBLM_R_X37Y116/CLBLM_EL1BEG2 DSP_R_X35Y115/DSP_NE2A0_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_NE2A0 INT_L_X34Y116/SE6E0 INT_L_X34Y117/SE6D0 INT_L_X34Y118/SE6C0 INT_L_X34Y119/SE6B0 INT_L_X34Y120/SE6A0 INT_L_X36Y116/EL1BEG3 INT_L_X36Y116/NE2END_S3_0 INT_L_X36Y117/EL1BEG_N3 INT_L_X36Y117/NE2END0 INT_L_X38Y116/EL1END2 INT_L_X38Y116/IMUX_L5 INT_R_X33Y120/LOGIC_OUTS8 INT_R_X33Y120/SE6BEG0 INT_R_X35Y116/NE2BEG0 INT_R_X35Y116/SE6END0 INT_R_X35Y117/NE2A0 INT_R_X37Y116/EL1BEG2 INT_R_X37Y116/EL1END3 VBRK_X89Y122/VBRK_NE2A0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX5_1->BRAM_FIFO36_DIBDIL13 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y117/INT_L.NE2END0->>EL1BEG_N3 INT_L_X38Y116/INT_L.EL1END2->>IMUX_L5 INT_R_X33Y120/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X35Y116/INT_R.SE6END0->>NE2BEG0 INT_R_X37Y116/INT_R.EL1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][127] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX15 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU15 BRAM_L_X38Y115/BRAM_IMUX15_4 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y119/CLBLM_L_A INT_L_X38Y119/IMUX_L15 INT_L_X38Y119/NW2END_S0_0 INT_L_X38Y120/NW2END0 INT_R_X39Y119/LOGIC_OUTS8 INT_R_X39Y119/NW2BEG0 INT_R_X39Y120/NW2A0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX15_4->BRAM_FIFO36_DIADIU15 CLBLM_R_X39Y119/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y119/INT_L.NW2END_S0_0->>IMUX_L15 INT_R_X39Y119/INT_R.LOGIC_OUTS8->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a8.r0_i_66__0_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_EE4C0 BRAM_L_X38Y115/BRAM_EE4C0_1 CLBLL_L_X32Y112/CLBLL_SE4C0 CLBLM_L_X30Y116/CLBLM_IMUX40 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y116/CLBLM_M_A CLBLM_L_X30Y116/CLBLM_M_D1 CLBLM_L_X34Y116/CLBLM_NE4C0 CLBLM_L_X36Y116/CLBLM_EE4A0 CLBLM_R_X33Y116/CLBLM_NE4C0 CLBLM_R_X37Y116/CLBLM_EE4C0 CLBLM_R_X39Y119/CLBLM_IMUX9 CLBLM_R_X39Y119/CLBLM_L_A5 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_SE4C0_0 DSP_R_X35Y115/DSP_EE4A0_1 INT_INTERFACE_R_X31Y112/INT_INTERFACE_SE4C0 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE4A0 INT_L_X30Y116/IMUX_L40 INT_L_X30Y116/LOGIC_OUTS_L12 INT_L_X30Y116/SE6BEG0 INT_L_X32Y112/NE6BEG0 INT_L_X32Y112/SE6END0 INT_L_X34Y116/EE4BEG0 INT_L_X34Y116/NE6END0 INT_L_X36Y116/EE4B0 INT_L_X38Y116/EE4END0 INT_L_X38Y116/NN2BEG0 INT_L_X38Y117/NN2A0 INT_L_X38Y117/NN2END_S2_0 INT_L_X38Y118/NE2BEG0 INT_L_X38Y118/NN2END0 INT_L_X38Y119/NE2A0 INT_R_X31Y112/SE6E0 INT_R_X31Y113/SE6D0 INT_R_X31Y114/SE6C0 INT_R_X31Y115/SE6B0 INT_R_X31Y116/SE6A0 INT_R_X33Y112/NE6A0 INT_R_X33Y113/NE6B0 INT_R_X33Y114/NE6C0 INT_R_X33Y115/NE6D0 INT_R_X33Y116/NE6E0 INT_R_X35Y116/EE4A0 INT_R_X37Y116/EE4C0 INT_R_X39Y118/NE2END_S3_0 INT_R_X39Y119/IMUX9 INT_R_X39Y119/NE2END0 VBRK_X79Y117/VBRK_SE4C0 VBRK_X89Y121/VBRK_EE4A0 
pips: CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X30Y116/INT_L.LOGIC_OUTS_L12->>IMUX_L40 INT_L_X30Y116/INT_L.LOGIC_OUTS_L12->>SE6BEG0 INT_L_X32Y112/INT_L.SE6END0->>NE6BEG0 INT_L_X34Y116/INT_L.NE6END0->>EE4BEG0 INT_L_X38Y116/INT_L.EE4END0->>NN2BEG0 INT_L_X38Y118/INT_L.NN2END0->>NE2BEG0 INT_R_X39Y119/INT_R.NE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/di[data][63] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX15 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU15 BRAM_L_X38Y120/BRAM_IMUX15_4 CLBLM_R_X39Y124/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y124/CLBLM_M_A CLBLM_R_X39Y124/CLBLM_M_AMUX INT_L_X38Y124/IMUX_L15 INT_L_X38Y124/WR1END3 INT_R_X39Y124/LOGIC_OUTS20 INT_R_X39Y124/WR1BEG3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX15_4->BRAM_FIFO36_DIADIU15 CLBLM_R_X39Y124/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X39Y124/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y124/INT_L.WR1END3->>IMUX_L15 INT_R_X39Y124/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][27] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX19 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y120/BRAM_EL1BEG1_4 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU13 BRAM_L_X38Y120/BRAM_IMUX19_4 CLBLM_R_X37Y124/CLBLM_EL1BEG1 CLBLM_R_X37Y124/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y124/CLBLM_M_A CLBLM_R_X37Y124/CLBLM_M_AMUX INT_L_X38Y124/EL1END1 INT_L_X38Y124/IMUX_L19 INT_R_X37Y124/EL1BEG1 INT_R_X37Y124/LOGIC_OUTS20 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX19_4->BRAM_FIFO36_DIBDIU13 CLBLM_R_X37Y124/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X37Y124/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y124/INT_L.EL1END1->>IMUX_L19 INT_R_X37Y124/INT_R.LOGIC_OUTS20->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[25] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_NE2A0 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_NW2A0 BRAM_L_X38Y120/BRAM_NE2A0_3 BRAM_L_X38Y120/BRAM_NW2A0_4 CLBLM_L_X34Y119/CLBLM_IMUX15 CLBLM_L_X34Y119/CLBLM_M_B1 CLBLM_L_X34Y121/CLBLM_IMUX32 CLBLM_L_X34Y121/CLBLM_M_C1 CLBLM_L_X36Y122/CLBLM_WW2END0 CLBLM_R_X37Y122/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y122/CLBLM_M_AQ CLBLM_R_X37Y123/CLBLM_NE2A0 CLBLM_R_X37Y124/CLBLM_IMUX8 CLBLM_R_X37Y124/CLBLM_M_A5 CLBLM_R_X37Y124/CLBLM_NW2A0 DSP_R_X35Y120/DSP_WW2END0_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_WW2END0 INT_L_X34Y119/IMUX_L15 INT_L_X34Y119/WL1END3 INT_L_X34Y120/WL1END_N1_3 INT_L_X34Y121/IMUX_L32 INT_L_X34Y121/SW2END0 INT_L_X36Y122/WW2A0 INT_L_X38Y122/NE2END_S3_0 INT_L_X38Y123/NE2END0 INT_L_X38Y123/NW2BEG0 INT_L_X38Y124/NW2A0 INT_R_X35Y119/WL1BEG3 INT_R_X35Y120/SS2END0 INT_R_X35Y120/WL1BEG_N3 INT_R_X35Y121/SS2A0 INT_R_X35Y121/SW2A0 INT_R_X35Y122/SS2BEG0 INT_R_X35Y122/SW2BEG0 INT_R_X35Y122/WW2END0 INT_R_X37Y122/LOGIC_OUTS4 INT_R_X37Y122/NE2BEG0 INT_R_X37Y122/WW2BEG0 INT_R_X37Y123/NE2A0 INT_R_X37Y123/NW2END_S0_0 INT_R_X37Y124/IMUX8 INT_R_X37Y124/NW2END0 VBRK_X89Y127/VBRK_WW2END0 
pips: CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X37Y122/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y124/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X34Y119/INT_L.WL1END3->>IMUX_L15 INT_L_X34Y121/INT_L.SW2END0->>IMUX_L32 INT_L_X38Y123/INT_L.NE2END0->>NW2BEG0 INT_R_X35Y120/INT_R.SS2END0->>WL1BEG_N3 INT_R_X35Y122/INT_R.WW2END0->>SS2BEG0 INT_R_X35Y122/INT_R.WW2END0->>SW2BEG0 INT_R_X37Y122/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X37Y122/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X37Y124/INT_R.NW2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][89] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX17 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_EL1BEG0 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU12 BRAM_L_X38Y115/BRAM_IMUX17_4 BRAM_L_X38Y120/BRAM_EL1BEG0_0 CLBLM_L_X34Y120/CLBLM_EE4BEG1 CLBLM_L_X36Y120/CLBLM_EE4B1 CLBLM_R_X33Y120/CLBLM_EE4BEG1 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y120/CLBLM_L_B CLBLM_R_X37Y120/CLBLM_EL1BEG0 DSP_R_X35Y120/DSP_EE4B1_0 INT_INTERFACE_R_X35Y120/INT_INTERFACE_EE4B1 INT_L_X34Y120/EE4A1 INT_L_X36Y120/EE4C1 INT_L_X38Y119/EL1END_S3_0 INT_L_X38Y119/IMUX_L17 INT_L_X38Y119/SL1END0 INT_L_X38Y120/EL1END0 INT_L_X38Y120/SL1BEG0 INT_R_X33Y120/EE4BEG1 INT_R_X33Y120/LOGIC_OUTS9 INT_R_X35Y120/EE4B1 INT_R_X37Y120/EE4END1 INT_R_X37Y120/EL1BEG0 VBRK_X89Y125/VBRK_EE4B1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX17_4->BRAM_FIFO36_DIBDIU12 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X38Y119/INT_L.SL1END0->>IMUX_L17 INT_L_X38Y120/INT_L.EL1END0->>SL1BEG0 INT_R_X33Y120/INT_R.LOGIC_OUTS9->>EE4BEG1 INT_R_X37Y120/INT_R.EE4END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][26] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX5 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_EE2A3 BRAM_L_X38Y120/BRAM_EE2A3_1 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL13 BRAM_L_X38Y120/BRAM_IMUX5_1 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS15 CLBLM_L_X34Y121/CLBLM_M_D CLBLM_L_X36Y121/CLBLM_EL1BEG3 CLBLM_R_X37Y121/CLBLM_EE2A3 DSP_R_X35Y120/DSP_EL1BEG3_1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_EL1BEG3 INT_L_X34Y121/ER1BEG_S0 INT_L_X34Y121/LOGIC_OUTS_L15 INT_L_X34Y122/ER1BEG0 INT_L_X36Y121/EE2BEG3 INT_L_X36Y121/EL1END3 INT_L_X38Y121/EE2END3 INT_L_X38Y121/FAN_ALT3 INT_L_X38Y121/FAN_BOUNCE3 INT_L_X38Y121/IMUX_L5 INT_R_X35Y121/EL1BEG3 INT_R_X35Y122/EL1BEG_N3 INT_R_X35Y122/ER1END0 INT_R_X37Y121/EE2A3 VBRK_X89Y126/VBRK_EL1BEG3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX5_1->BRAM_FIFO36_DIBDIL13 CLBLM_L_X34Y121/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X34Y121/INT_L.LOGIC_OUTS_L15->>ER1BEG_S0 INT_L_X36Y121/INT_L.EL1END3->>EE2BEG3 INT_L_X38Y121/INT_L.EE2END3->>FAN_ALT3 INT_L_X38Y121/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X38Y121/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_R_X35Y122/INT_R.ER1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[24] - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX22 CLBLL_L_X32Y119/CLBLL_LL_C3 CLBLM_L_X34Y117/CLBLM_SW4END3 CLBLM_L_X34Y121/CLBLM_IMUX29 CLBLM_L_X34Y121/CLBLM_IMUX45 CLBLM_L_X34Y121/CLBLM_M_C2 CLBLM_L_X34Y121/CLBLM_M_D2 CLBLM_L_X36Y121/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y121/CLBLM_L_AQ CLBLM_L_X36Y122/CLBLM_NW2A0 CLBLM_R_X33Y117/CLBLM_SW4END3 DSP_R_X35Y120/DSP_NW2A0_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_NW2A0 INT_L_X32Y119/IMUX_L22 INT_L_X32Y119/NW2END3 INT_L_X34Y117/SW6E3 INT_L_X34Y118/SW6D3 INT_L_X34Y119/SW6C3 INT_L_X34Y120/SW6B3 INT_L_X34Y121/IMUX_L29 INT_L_X34Y121/IMUX_L45 INT_L_X34Y121/SW6A3 INT_L_X34Y121/WL1END2 INT_L_X36Y121/LOGIC_OUTS_L0 INT_L_X36Y121/NW2BEG0 INT_L_X36Y122/NW2A0 INT_R_X33Y117/SW6END3 INT_R_X33Y118/NL1BEG_N3 INT_R_X33Y118/NW2BEG3 INT_R_X33Y118/SW6END_N0_3 INT_R_X33Y119/NW2A3 INT_R_X35Y121/NW2END_S0_0 INT_R_X35Y121/SW6BEG3 INT_R_X35Y121/WL1BEG2 INT_R_X35Y122/NW2END0 VBRK_X89Y127/VBRK_NW2A0 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X36Y121/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X32Y119/INT_L.NW2END3->>IMUX_L22 INT_L_X34Y121/INT_L.WL1END2->>IMUX_L29 INT_L_X34Y121/INT_L.WL1END2->>IMUX_L45 INT_L_X36Y121/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X33Y118/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X33Y118/INT_R.SW6END_N0_3->>NL1BEG_N3 INT_R_X35Y121/INT_R.NW2END_S0_0->>SW6BEG3 INT_R_X35Y121/INT_R.NW2END_S0_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][88] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX3 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_NE2A1 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL12 BRAM_L_X38Y115/BRAM_IMUX3_1 BRAM_L_X38Y115/BRAM_NE2A1_2 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y120/CLBLM_M_A CLBLM_L_X36Y116/CLBLM_SE4C0 CLBLM_R_X37Y117/CLBLM_NE2A1 DSP_R_X35Y115/DSP_SE4C0_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_SE4C0 INT_L_X34Y120/LOGIC_OUTS_L12 INT_L_X34Y120/SE6BEG0 INT_L_X36Y116/ER1BEG1 INT_L_X36Y116/SE6END0 INT_L_X38Y116/IMUX_L3 INT_L_X38Y116/SL1END1 INT_L_X38Y117/NE2END1 INT_L_X38Y117/SL1BEG1 INT_R_X35Y116/SE6E0 INT_R_X35Y117/SE6D0 INT_R_X35Y118/SE6C0 INT_R_X35Y119/SE6B0 INT_R_X35Y120/SE6A0 INT_R_X37Y116/ER1END1 INT_R_X37Y116/NE2BEG1 INT_R_X37Y117/NE2A1 VBRK_X89Y121/VBRK_SE4C0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX3_1->BRAM_FIFO36_DIBDIL12 CLBLM_L_X34Y120/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y120/INT_L.LOGIC_OUTS_L12->>SE6BEG0 INT_L_X36Y116/INT_L.SE6END0->>ER1BEG1 INT_L_X38Y116/INT_L.SL1END1->>IMUX_L3 INT_L_X38Y117/INT_L.NE2END1->>SL1BEG1 INT_R_X37Y116/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][25] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_EE4C0 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX17 BRAM_L_X38Y120/BRAM_EE4C0_2 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU12 BRAM_L_X38Y120/BRAM_IMUX17_4 CLBLM_L_X34Y122/CLBLM_SE2A0 CLBLM_L_X36Y122/CLBLM_EE4A0 CLBLM_R_X33Y122/CLBLM_SE2A0 CLBLM_R_X33Y124/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y124/CLBLM_L_A CLBLM_R_X37Y122/CLBLM_EE4C0 DSP_R_X35Y120/DSP_EE4A0_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_EE4A0 INT_L_X34Y122/EE4BEG0 INT_L_X34Y122/SE2END0 INT_L_X36Y122/EE4B0 INT_L_X38Y122/EE4END0 INT_L_X38Y122/NN2BEG0 INT_L_X38Y123/NN2A0 INT_L_X38Y123/NN2END_S2_0 INT_L_X38Y124/IMUX_L17 INT_L_X38Y124/NN2END0 INT_R_X33Y122/SE2A0 INT_R_X33Y123/SE2BEG0 INT_R_X33Y123/SL1END0 INT_R_X33Y124/LOGIC_OUTS8 INT_R_X33Y124/SL1BEG0 INT_R_X35Y122/EE4A0 INT_R_X37Y122/EE4C0 VBRK_X89Y127/VBRK_EE4A0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX17_4->BRAM_FIFO36_DIBDIU12 CLBLM_R_X33Y124/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y122/INT_L.SE2END0->>EE4BEG0 INT_L_X38Y122/INT_L.EE4END0->>NN2BEG0 INT_L_X38Y124/INT_L.NN2END0->>IMUX_L17 INT_R_X33Y123/INT_R.SL1END0->>SE2BEG0 INT_R_X33Y124/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[23] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX2 CLBLL_L_X32Y121/CLBLL_LL_A2 CLBLL_L_X32Y125/CLBLL_SW4A1 CLBLM_L_X30Y120/CLBLM_IMUX3 CLBLM_L_X30Y120/CLBLM_L_A2 CLBLM_R_X33Y124/CLBLM_IMUX0 CLBLM_R_X33Y124/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y124/CLBLM_L_A3 CLBLM_R_X33Y124/CLBLM_L_CQ CLK_HROW_TOP_R_X78Y130/CLK_HROW_SW4A1_4 HCLK_L_X81Y130/HCLK_SS6B1 HCLK_R_X76Y130/HCLK_SW6B1 HCLK_R_X82Y130/HCLK_NR1BEG2 HCLK_R_X82Y130/HCLK_NW2A2 INT_INTERFACE_R_X31Y125/INT_INTERFACE_SW4A1 INT_L_X30Y120/IMUX_L3 INT_L_X30Y120/SL1END1 INT_L_X30Y121/SL1BEG1 INT_L_X30Y121/SW6END1 INT_L_X32Y120/NR1BEG1 INT_L_X32Y120/SS6END1 INT_L_X32Y121/IMUX_L2 INT_L_X32Y121/NR1END1 INT_L_X32Y121/SS6E1 INT_L_X32Y122/SS6D1 INT_L_X32Y123/SS6C1 INT_L_X32Y124/SS6B1 INT_L_X32Y125/NW2END2 INT_L_X32Y125/SS6A1 INT_L_X32Y125/SW6BEG1 INT_L_X32Y126/NW2END2 INT_L_X32Y126/SS6BEG1 INT_R_X31Y121/SW6E1 INT_R_X31Y122/SW6D1 INT_R_X31Y123/SW6C1 INT_R_X31Y124/SW6B1 INT_R_X31Y125/SW6A1 INT_R_X33Y123/SR1END3 INT_R_X33Y124/IMUX0 INT_R_X33Y124/LOGIC_OUTS2 INT_R_X33Y124/NR1BEG2 INT_R_X33Y124/NW2BEG2 INT_R_X33Y124/SR1BEG3 INT_R_X33Y124/SR1END_N3_3 INT_R_X33Y125/NR1END2 INT_R_X33Y125/NW2A2 INT_R_X33Y125/NW2BEG2 INT_R_X33Y126/NW2A2 VBRK_X79Y131/VBRK_SW4A1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X33Y124/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X33Y124/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X30Y120/INT_L.SL1END1->>IMUX_L3 INT_L_X30Y121/INT_L.SW6END1->>SL1BEG1 INT_L_X32Y120/INT_L.SS6END1->>NR1BEG1 INT_L_X32Y121/INT_L.NR1END1->>IMUX_L2 INT_L_X32Y125/INT_L.NW2END2->>SW6BEG1 INT_L_X32Y126/INT_L.NW2END2->>SS6BEG1 INT_R_X33Y124/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X33Y124/INT_R.LOGIC_OUTS2->>NW2BEG2 INT_R_X33Y124/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X33Y124/INT_R.SR1END_N3_3->>IMUX0 INT_R_X33Y125/INT_R.NR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][87] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX6 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_EL1BEG3 BRAM_L_X38Y115/BRAM_EL1BEG3_3 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU11 BRAM_L_X38Y115/BRAM_IMUX6_3 CLBLM_L_X34Y119/CLBLM_EE4BEG0 CLBLM_L_X36Y119/CLBLM_EE4B0 CLBLM_R_X33Y119/CLBLM_EE4BEG0 CLBLM_R_X33Y119/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y119/CLBLM_L_A CLBLM_R_X37Y118/CLBLM_EL1BEG3 DSP_R_X35Y115/DSP_EE4B0_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE4B0 INT_L_X34Y119/EE4A0 INT_L_X36Y119/EE4C0 INT_L_X38Y118/EL1END3 INT_L_X38Y118/IMUX_L6 INT_R_X33Y119/EE4BEG0 INT_R_X33Y119/LOGIC_OUTS8 INT_R_X35Y119/EE4B0 INT_R_X37Y118/EL1BEG3 INT_R_X37Y119/EE4END0 INT_R_X37Y119/EL1BEG_N3 VBRK_X89Y124/VBRK_EE4B0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX6_3->BRAM_FIFO36_DIBDIU11 CLBLM_R_X33Y119/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y118/INT_L.EL1END3->>IMUX_L6 INT_R_X33Y119/INT_R.LOGIC_OUTS8->>EE4BEG0 INT_R_X37Y119/INT_R.EE4END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][24] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX3 BRAM_L_X38Y120/BRAM_EL1BEG1_0 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL12 BRAM_L_X38Y120/BRAM_IMUX3_1 CLBLM_L_X36Y121/CLBLM_LOGIC_OUTS14 CLBLM_L_X36Y121/CLBLM_M_C CLBLM_R_X37Y120/CLBLM_EL1BEG1 INT_L_X36Y120/SE2A2 INT_L_X36Y121/LOGIC_OUTS_L14 INT_L_X36Y121/SE2BEG2 INT_L_X38Y120/EL1END1 INT_L_X38Y120/NR1BEG1 INT_L_X38Y121/IMUX_L3 INT_L_X38Y121/NR1END1 INT_R_X37Y120/EL1BEG1 INT_R_X37Y120/SE2END2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX3_1->BRAM_FIFO36_DIBDIL12 CLBLM_L_X36Y121/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y121/INT_L.LOGIC_OUTS_L14->>SE2BEG2 INT_L_X38Y120/INT_L.EL1END1->>NR1BEG1 INT_L_X38Y121/INT_L.NR1END1->>IMUX_L3 INT_R_X37Y120/INT_R.SE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[22] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX18 CLBLL_L_X32Y120/CLBLL_LL_B2 CLBLM_L_X34Y121/CLBLM_IMUX15 CLBLM_L_X34Y121/CLBLM_M_B1 CLBLM_L_X34Y122/CLBLM_WW4C1 CLBLM_L_X36Y121/CLBLM_IMUX29 CLBLM_L_X36Y121/CLBLM_M_C2 CLBLM_L_X36Y121/CLBLM_WL1END1 CLBLM_L_X36Y122/CLBLM_LOGIC_OUTS5 CLBLM_L_X36Y122/CLBLM_M_BQ CLBLM_L_X36Y122/CLBLM_WW4A1 CLBLM_R_X33Y122/CLBLM_WW4C1 DSP_R_X35Y120/DSP_WL1END1_1 DSP_R_X35Y120/DSP_WW4A1_2 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X35Y122/INT_INTERFACE_WW4A1 INT_L_X32Y120/IMUX_L18 INT_L_X32Y120/SS2END0 INT_L_X32Y121/SS2A0 INT_L_X32Y122/SS2BEG0 INT_L_X32Y122/WW4END1 INT_L_X34Y121/IMUX_L15 INT_L_X34Y121/WR1END3 INT_L_X34Y122/WW4B1 INT_L_X36Y121/IMUX_L29 INT_L_X36Y121/SR1END2 INT_L_X36Y121/WL1BEG1 INT_L_X36Y122/LOGIC_OUTS_L5 INT_L_X36Y122/SR1BEG2 INT_L_X36Y122/WW4BEG1 INT_R_X33Y122/WW4C1 INT_R_X35Y121/WL1END1 INT_R_X35Y121/WR1BEG3 INT_R_X35Y122/WW4A1 VBRK_X89Y126/VBRK_WL1END1 VBRK_X89Y127/VBRK_WW4A1 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y122/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X32Y120/INT_L.SS2END0->>IMUX_L18 INT_L_X32Y122/INT_L.WW4END1->>SS2BEG0 INT_L_X34Y121/INT_L.WR1END3->>IMUX_L15 INT_L_X36Y121/INT_L.SR1END2->>IMUX_L29 INT_L_X36Y121/INT_L.SR1END2->>WL1BEG1 INT_L_X36Y122/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_L_X36Y122/INT_L.LOGIC_OUTS_L5->>WW4BEG1 INT_R_X35Y121/INT_R.WL1END1->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][86] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX39 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EE4C0 BRAM_L_X38Y115/BRAM_EE4C0_4 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL11 BRAM_L_X38Y115/BRAM_IMUX39_0 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y119/CLBLM_L_A CLBLM_L_X36Y119/CLBLM_EE4A0 CLBLM_R_X37Y119/CLBLM_EE4C0 DSP_R_X35Y115/DSP_EE4A0_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE4A0 INT_L_X34Y119/EE4BEG0 INT_L_X34Y119/LOGIC_OUTS_L8 INT_L_X36Y119/EE4B0 INT_L_X38Y115/IMUX_L39 INT_L_X38Y115/WL1END3 INT_L_X38Y116/SE2A0 INT_L_X38Y116/WL1END_N1_3 INT_L_X38Y117/SE2BEG0 INT_L_X38Y117/SS2END0 INT_L_X38Y118/SS2A0 INT_L_X38Y119/EE4END0 INT_L_X38Y119/SS2BEG0 INT_R_X35Y119/EE4A0 INT_R_X37Y119/EE4C0 INT_R_X39Y115/WL1BEG3 INT_R_X39Y116/SE2END0 INT_R_X39Y116/WL1BEG_N3 VBRK_X89Y124/VBRK_EE4A0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX39_0->BRAM_FIFO36_DIBDIL11 CLBLM_L_X34Y119/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y119/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X38Y115/INT_L.WL1END3->>IMUX_L39 INT_L_X38Y117/INT_L.SS2END0->>SE2BEG0 INT_L_X38Y119/INT_L.EE4END0->>SS2BEG0 INT_R_X39Y116/INT_R.SE2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][23] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX6 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_EE2A3 BRAM_L_X38Y120/BRAM_EE2A3_3 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU11 BRAM_L_X38Y120/BRAM_IMUX6_3 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y121/CLBLM_L_B CLBLM_L_X34Y121/CLBLM_L_BMUX CLBLM_L_X36Y123/CLBLM_SE4C3 CLBLM_R_X37Y123/CLBLM_EE2A3 DSP_R_X35Y120/DSP_SE4C3_3 HCLK_L_X85Y130/HCLK_NN6C3 HCLK_R_X86Y130/HCLK_SE6D3 INT_INTERFACE_R_X35Y123/INT_INTERFACE_SE4C3 INT_L_X34Y121/LOGIC_OUTS_L17 INT_L_X34Y121/NN6BEG3 INT_L_X34Y122/NN6A3 INT_L_X34Y123/NN6B3 INT_L_X34Y124/NN6C3 INT_L_X34Y125/NN6D3 INT_L_X34Y126/NN6E3 INT_L_X34Y127/NN6END3 INT_L_X34Y127/SE6BEG3 INT_L_X36Y123/EE2BEG3 INT_L_X36Y123/SE6END3 INT_L_X38Y123/EE2END3 INT_L_X38Y123/IMUX_L6 INT_R_X35Y123/SE6E3 INT_R_X35Y124/SE6D3 INT_R_X35Y125/SE6C3 INT_R_X35Y126/SE6B3 INT_R_X35Y127/SE6A3 INT_R_X37Y123/EE2A3 VBRK_X89Y128/VBRK_SE4C3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX6_3->BRAM_FIFO36_DIBDIU11 CLBLM_L_X34Y121/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X34Y121/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X34Y121/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X34Y127/INT_L.NN6END3->>SE6BEG3 INT_L_X36Y123/INT_L.SE6END3->>EE2BEG3 INT_L_X38Y123/INT_L.EE2END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[21] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_WW4B3 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_WW4A3 BRAM_L_X38Y115/BRAM_WW4B3_4 BRAM_L_X38Y120/BRAM_WW4A3_0 CLBLL_L_X32Y112/CLBLL_WW4C3 CLBLL_L_X32Y116/CLBLL_NW4A3 CLBLL_R_X29Y120/CLBLL_SE2A2 CLBLL_R_X29Y127/CLBLL_NW2A3 CLBLM_L_X30Y119/CLBLM_IMUX23 CLBLM_L_X30Y119/CLBLM_L_C3 CLBLM_L_X30Y120/CLBLM_IMUX37 CLBLM_L_X30Y120/CLBLM_L_D4 CLBLM_L_X30Y120/CLBLM_SE2A2 CLBLM_L_X30Y127/CLBLM_NW2A3 CLBLM_L_X34Y112/CLBLM_WW4A3 CLBLM_L_X34Y120/CLBLM_SW4A2 CLBLM_L_X34Y121/CLBLM_IMUX19 CLBLM_L_X34Y121/CLBLM_L_B2 CLBLM_L_X36Y119/CLBLM_WW4END3 CLBLM_L_X36Y120/CLBLM_WW4C3 CLBLM_R_X33Y112/CLBLM_WW4A3 CLBLM_R_X33Y120/CLBLM_SW4A2 CLBLM_R_X37Y119/CLBLM_WW4B3 CLBLM_R_X37Y120/CLBLM_WW4A3 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y119/CLBLM_L_DQ CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW4C3_0 CLK_FEED_X78Y121/CLK_FEED_NW4A3 DSP_R_X35Y115/DSP_WW4END3_4 DSP_R_X35Y120/DSP_WW4C3_0 HCLK_L_X75Y130/HCLK_NN6D3 HCLK_R_X71Y130/HCLK_SS6C2 INT_INTERFACE_R_X31Y112/INT_INTERFACE_WW4C3 INT_INTERFACE_R_X31Y116/INT_INTERFACE_NW4A3 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WW4END3 INT_INTERFACE_R_X35Y120/INT_INTERFACE_WW4C3 INT_L_X30Y112/NN6BEG3 INT_L_X30Y112/WW4END3 INT_L_X30Y113/NN6A3 INT_L_X30Y114/NN6B3 INT_L_X30Y115/NN6C3 INT_L_X30Y116/NN6D3 INT_L_X30Y117/NN6E3 INT_L_X30Y118/NN6END3 INT_L_X30Y118/NR1BEG3 INT_L_X30Y119/IMUX_L23 INT_L_X30Y119/NR1END3 INT_L_X30Y120/IMUX_L37 INT_L_X30Y120/NN6BEG3 INT_L_X30Y120/NW6END3 INT_L_X30Y120/SE2END2 INT_L_X30Y121/NN6A3 INT_L_X30Y122/NN6B3 INT_L_X30Y123/NN6C3 INT_L_X30Y124/NN6D3 INT_L_X30Y125/NN6E3 INT_L_X30Y126/NN6END3 INT_L_X30Y126/NW2BEG3 INT_L_X30Y127/NW2A3 INT_L_X32Y112/WW4B3 INT_L_X32Y116/NW6BEG3 INT_L_X32Y116/SW6END2 INT_L_X34Y112/SW2END2 INT_L_X34Y112/WW4BEG3 INT_L_X34Y120/NL1BEG2 INT_L_X34Y120/SW6BEG2 INT_L_X34Y120/WW4END3 INT_L_X34Y121/IMUX_L19 INT_L_X34Y121/NL1END2 INT_L_X36Y119/WW4C3 INT_L_X36Y120/WW4B3 INT_L_X38Y119/WW4A3 INT_L_X38Y120/NW2END3 INT_L_X38Y120/WW4BEG3 INT_R_X29Y120/SE2A2 INT_R_X29Y121/SE2BEG2 INT_R_X29Y121/SS6END2 INT_R_X29Y122/SS6E2 INT_R_X29Y123/SS6D2 INT_R_X29Y124/SS6C2 INT_R_X29Y125/SS6B2 INT_R_X29Y126/SS6A2 INT_R_X29Y127/NW2END3 INT_R_X29Y127/SS6BEG2 INT_R_X31Y112/WW4C3 INT_R_X31Y116/NW6A3 INT_R_X31Y117/NW6B3 INT_R_X31Y118/NW6C3 INT_R_X31Y119/NW6D3 INT_R_X31Y120/NW6E3 INT_R_X33Y112/WW4A3 INT_R_X33Y116/SW6E2 INT_R_X33Y117/SW6D2 INT_R_X33Y118/SW6C2 INT_R_X33Y119/SW6B2 INT_R_X33Y120/SW6A2 INT_R_X35Y112/SW2A2 INT_R_X35Y113/SS6END2 INT_R_X35Y113/SW2BEG2 INT_R_X35Y114/SS6E2 INT_R_X35Y115/SS6D2 INT_R_X35Y116/SS6C2 INT_R_X35Y117/SS6B2 INT_R_X35Y118/SS6A2 INT_R_X35Y119/SS6BEG2 INT_R_X35Y119/WW4END3 INT_R_X35Y120/WW4C3 INT_R_X37Y119/WW4B3 INT_R_X37Y120/WW4A3 INT_R_X39Y119/LOGIC_OUTS3 INT_R_X39Y119/NW2BEG3 INT_R_X39Y119/WW4BEG3 INT_R_X39Y120/NW2A3 VBRK_X73Y125/VBRK_SE2A2 VBRK_X73Y133/VBRK_NW2A3 VBRK_X79Y117/VBRK_WW4C3 VBRK_X79Y121/VBRK_NW4A3 VBRK_X89Y124/VBRK_WW4END3 VBRK_X89Y125/VBRK_WW4C3 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y119/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X30Y112/INT_L.WW4END3->>NN6BEG3 INT_L_X30Y118/INT_L.NN6END3->>NR1BEG3 INT_L_X30Y119/INT_L.NR1END3->>IMUX_L23 INT_L_X30Y120/INT_L.NW6END3->>NN6BEG3 INT_L_X30Y120/INT_L.SE2END2->>IMUX_L37 INT_L_X30Y126/INT_L.NN6END3->>NW2BEG3 INT_L_X32Y116/INT_L.SW6END2->>NW6BEG3 INT_L_X34Y112/INT_L.SW2END2->>WW4BEG3 INT_L_X34Y120/INT_L.WW4END3->>NL1BEG2 INT_L_X34Y120/INT_L.WW4END3->>SW6BEG2 INT_L_X34Y121/INT_L.NL1END2->>IMUX_L19 INT_L_X38Y120/INT_L.NW2END3->>WW4BEG3 INT_R_X29Y121/INT_R.SS6END2->>SE2BEG2 INT_R_X29Y127/INT_R.NW2END3->>SS6BEG2 INT_R_X35Y113/INT_R.SS6END2->>SW2BEG2 INT_R_X35Y119/INT_R.WW4END3->>SS6BEG2 INT_R_X39Y119/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X39Y119/INT_R.LOGIC_OUTS3->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][85] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX4 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_EE4B1 BRAM_L_X38Y115/BRAM_EE4B1_3 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU10 BRAM_L_X38Y115/BRAM_IMUX4_3 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS9 CLBLM_L_X34Y119/CLBLM_L_B CLBLM_L_X36Y118/CLBLM_EE4BEG1 CLBLM_R_X37Y118/CLBLM_EE4B1 DSP_R_X35Y115/DSP_EE4BEG1_3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EE4BEG1 INT_L_X34Y118/SE2A1 INT_L_X34Y119/LOGIC_OUTS_L9 INT_L_X34Y119/SE2BEG1 INT_L_X36Y118/EE4A1 INT_L_X38Y118/EE4C1 INT_L_X38Y118/IMUX_L4 INT_L_X38Y118/WR1END2 INT_R_X35Y118/EE4BEG1 INT_R_X35Y118/SE2END1 INT_R_X37Y118/EE4B1 INT_R_X39Y118/EE4END1 INT_R_X39Y118/WR1BEG2 VBRK_X89Y123/VBRK_EE4BEG1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX4_3->BRAM_FIFO36_DIBDIU10 CLBLM_L_X34Y119/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y119/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_L_X38Y118/INT_L.WR1END2->>IMUX_L4 INT_R_X35Y118/INT_R.SE2END1->>EE4BEG1 INT_R_X39Y118/INT_R.EE4END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][22] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX39 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_ER1BEG3 BRAM_L_X38Y120/BRAM_ER1BEG3_0 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL11 BRAM_L_X38Y120/BRAM_IMUX39_0 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS9 CLBLM_L_X34Y120/CLBLM_L_B CLBLM_L_X36Y120/CLBLM_EE2BEG2 CLBLM_R_X37Y120/CLBLM_ER1BEG3 DSP_R_X35Y120/DSP_EE2BEG2_0 INT_INTERFACE_R_X35Y120/INT_INTERFACE_EE2BEG2 INT_L_X34Y120/ER1BEG2 INT_L_X34Y120/LOGIC_OUTS_L9 INT_L_X36Y120/EE2A2 INT_L_X38Y120/ER1END3 INT_L_X38Y120/IMUX_L39 INT_L_X38Y121/ER1END_N3_3 INT_R_X35Y120/EE2BEG2 INT_R_X35Y120/ER1END2 INT_R_X37Y120/EE2END2 INT_R_X37Y120/ER1BEG3 VBRK_X89Y125/VBRK_EE2BEG2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX39_0->BRAM_FIFO36_DIBDIL11 CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y120/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_L_X38Y120/INT_L.ER1END3->>IMUX_L39 INT_R_X35Y120/INT_R.ER1END2->>EE2BEG2 INT_R_X37Y120/INT_R.EE2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[20] - 
wires: CLBLL_L_X32Y119/CLBLL_NE4C2 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y115/CLBLM_L_CQ CLBLM_L_X30Y119/CLBLM_IMUX20 CLBLM_L_X30Y119/CLBLM_IMUX9 CLBLM_L_X30Y119/CLBLM_L_A5 CLBLM_L_X30Y119/CLBLM_L_C2 CLBLM_L_X34Y120/CLBLM_EL1BEG1 CLBLM_L_X34Y120/CLBLM_IMUX25 CLBLM_L_X34Y120/CLBLM_L_B5 CLBLM_R_X33Y120/CLBLM_EL1BEG1 CLK_FEED_X78Y124/CLK_FEED_NE4C2 INT_INTERFACE_R_X31Y119/INT_INTERFACE_NE4C2 INT_L_X30Y115/LOGIC_OUTS_L2 INT_L_X30Y115/NE6BEG2 INT_L_X30Y115/NN2BEG2 INT_L_X30Y116/NN2A2 INT_L_X30Y117/NN2BEG2 INT_L_X30Y117/NN2END2 INT_L_X30Y118/NN2A2 INT_L_X30Y119/FAN_ALT5 INT_L_X30Y119/FAN_BOUNCE5 INT_L_X30Y119/IMUX_L20 INT_L_X30Y119/IMUX_L9 INT_L_X30Y119/NN2END2 INT_L_X32Y119/NE2BEG2 INT_L_X32Y119/NE6END2 INT_L_X32Y120/NE2A2 INT_L_X34Y120/EL1END1 INT_L_X34Y120/IMUX_L25 INT_R_X31Y115/NE6A2 INT_R_X31Y116/NE6B2 INT_R_X31Y117/NE6C2 INT_R_X31Y118/NE6D2 INT_R_X31Y119/NE6E2 INT_R_X33Y120/EL1BEG1 INT_R_X33Y120/NE2END2 VBRK_X79Y124/VBRK_NE4C2 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X30Y115/INT_L.LOGIC_OUTS_L2->>NE6BEG2 INT_L_X30Y115/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X30Y117/INT_L.NN2END2->>NN2BEG2 INT_L_X30Y119/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y119/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X30Y119/INT_L.NN2END2->>FAN_ALT5 INT_L_X30Y119/INT_L.NN2END2->>IMUX_L20 INT_L_X32Y119/INT_L.NE6END2->>NE2BEG2 INT_L_X34Y120/INT_L.EL1END1->>IMUX_L25 INT_R_X33Y120/INT_R.NE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][84] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX37 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_EL1BEG3 BRAM_L_X38Y115/BRAM_EL1BEG3_0 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL10 BRAM_L_X38Y115/BRAM_IMUX37_0 CLBLM_L_X36Y119/CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y119/CLBLM_M_A CLBLM_R_X37Y115/CLBLM_EL1BEG3 INT_L_X36Y116/SE2A0 INT_L_X36Y117/SE2BEG0 INT_L_X36Y117/SS2END0 INT_L_X36Y118/SS2A0 INT_L_X36Y119/LOGIC_OUTS_L12 INT_L_X36Y119/SS2BEG0 INT_L_X38Y115/EL1END3 INT_L_X38Y115/IMUX_L37 INT_R_X37Y115/EL1BEG3 INT_R_X37Y116/EL1BEG_N3 INT_R_X37Y116/SE2END0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX37_0->BRAM_FIFO36_DIBDIL10 CLBLM_L_X36Y119/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y117/INT_L.SS2END0->>SE2BEG0 INT_L_X36Y119/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_L_X38Y115/INT_L.EL1END3->>IMUX_L37 INT_R_X37Y116/INT_R.SE2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][21] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX4 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_EE2A2 BRAM_L_X38Y120/BRAM_EE2A2_3 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU10 BRAM_L_X38Y120/BRAM_IMUX4_3 CLBLM_L_X36Y123/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y123/CLBLM_M_A CLBLM_L_X36Y123/CLBLM_M_AMUX CLBLM_R_X37Y123/CLBLM_EE2A2 INT_L_X36Y123/EE2BEG2 INT_L_X36Y123/LOGIC_OUTS_L20 INT_L_X38Y123/EE2END2 INT_L_X38Y123/IMUX_L4 INT_R_X37Y123/EE2A2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX4_3->BRAM_FIFO36_DIBDIU10 CLBLM_L_X36Y123/CLBLM_L.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_L_X36Y123/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X36Y123/INT_L.LOGIC_OUTS_L20->>EE2BEG2 INT_L_X38Y123/INT_L.EE2END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[19] - 
wires: CLBLM_L_X34Y121/CLBLM_IMUX27 CLBLM_L_X34Y121/CLBLM_M_B4 CLBLM_L_X34Y121/CLBLM_WL1END3 CLBLM_L_X36Y121/CLBLM_WW2A1 CLBLM_L_X36Y122/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y122/CLBLM_M_AQ CLBLM_L_X36Y122/CLBLM_WW2A0 CLBLM_L_X36Y123/CLBLM_IMUX1 CLBLM_L_X36Y123/CLBLM_M_A3 CLBLM_R_X33Y121/CLBLM_IMUX46 CLBLM_R_X33Y121/CLBLM_L_D5 CLBLM_R_X33Y121/CLBLM_WL1END3 DSP_R_X35Y120/DSP_WW2A0_2 DSP_R_X35Y120/DSP_WW2A1_1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X35Y122/INT_INTERFACE_WW2A0 INT_L_X34Y121/IMUX_L27 INT_L_X34Y121/WL1BEG3 INT_L_X34Y121/WW2END1 INT_L_X34Y122/WL1BEG_N3 INT_L_X34Y122/WW2END0 INT_L_X36Y121/SR1END1 INT_L_X36Y121/WW2BEG1 INT_L_X36Y122/LOGIC_OUTS_L4 INT_L_X36Y122/NR1BEG0 INT_L_X36Y122/SR1BEG1 INT_L_X36Y122/WW2BEG0 INT_L_X36Y123/IMUX_L1 INT_L_X36Y123/NR1END0 INT_R_X33Y121/IMUX46 INT_R_X33Y121/WL1END3 INT_R_X33Y122/WL1END_N1_3 INT_R_X35Y121/WW2A1 INT_R_X35Y122/WW2A0 VBRK_X89Y126/VBRK_WW2A1 VBRK_X89Y127/VBRK_WW2A0 
pips: CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X36Y122/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y123/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X34Y121/INT_L.WW2END1->>IMUX_L27 INT_L_X34Y122/INT_L.WW2END0->>WL1BEG_N3 INT_L_X36Y121/INT_L.SR1END1->>WW2BEG1 INT_L_X36Y122/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X36Y122/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X36Y122/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X36Y123/INT_L.NR1END0->>IMUX_L1 INT_R_X33Y121/INT_R.WL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][83] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_EE4C1 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX2 BRAM_L_X38Y115/BRAM_EE4C1_1 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU9 BRAM_L_X38Y115/BRAM_IMUX2_3 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y118/CLBLM_M_B CLBLM_L_X36Y116/CLBLM_EE4A1 CLBLM_R_X37Y116/CLBLM_EE4C1 DSP_R_X35Y115/DSP_EE4A1_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE4A1 INT_L_X34Y116/EE4BEG1 INT_L_X34Y116/SS2END1 INT_L_X34Y117/SS2A1 INT_L_X34Y118/LOGIC_OUTS_L13 INT_L_X34Y118/SS2BEG1 INT_L_X36Y116/EE4B1 INT_L_X38Y116/EE4END1 INT_L_X38Y116/NN2BEG1 INT_L_X38Y117/NN2A1 INT_L_X38Y118/IMUX_L2 INT_L_X38Y118/NN2END1 INT_R_X35Y116/EE4A1 INT_R_X37Y116/EE4C1 VBRK_X89Y121/VBRK_EE4A1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX2_3->BRAM_FIFO36_DIBDIU9 CLBLM_L_X34Y118/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y116/INT_L.SS2END1->>EE4BEG1 INT_L_X34Y118/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_L_X38Y116/INT_L.EE4END1->>NN2BEG1 INT_L_X38Y118/INT_L.NN2END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][20] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX37 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_EE4C2 BRAM_L_X38Y120/BRAM_EE4C2_1 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL10 BRAM_L_X38Y120/BRAM_IMUX37_0 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS10 CLBLM_L_X34Y121/CLBLM_L_C CLBLM_L_X36Y121/CLBLM_EE4A2 CLBLM_R_X37Y121/CLBLM_EE4C2 DSP_R_X35Y120/DSP_EE4A2_1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_EE4A2 INT_L_X34Y121/EE4BEG2 INT_L_X34Y121/LOGIC_OUTS_L10 INT_L_X36Y121/EE4B2 INT_L_X38Y120/IMUX_L37 INT_L_X38Y120/SL1END2 INT_L_X38Y121/EE4END2 INT_L_X38Y121/SL1BEG2 INT_R_X35Y121/EE4A2 INT_R_X37Y121/EE4C2 VBRK_X89Y126/VBRK_EE4A2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX37_0->BRAM_FIFO36_DIBDIL10 CLBLM_L_X34Y121/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X34Y121/INT_L.LOGIC_OUTS_L10->>EE4BEG2 INT_L_X38Y120/INT_L.SL1END2->>IMUX_L37 INT_L_X38Y121/INT_L.EE4END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[18] - 
wires: CLBLL_L_X32Y121/CLBLL_EE4C2 CLBLL_R_X29Y115/CLBLL_WW2A1 CLBLL_R_X29Y121/CLBLL_EE4A2 CLBLL_R_X29Y121/CLBLL_IMUX26 CLBLL_R_X29Y121/CLBLL_L_B4 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y115/CLBLM_L_BQ CLBLM_L_X30Y115/CLBLM_WW2A1 CLBLM_L_X30Y121/CLBLM_EE4A2 CLBLM_L_X34Y121/CLBLM_IMUX20 CLBLM_L_X34Y121/CLBLM_L_C2 CLBLM_L_X34Y121/CLBLM_NE2A2 CLBLM_R_X33Y121/CLBLM_IMUX39 CLBLM_R_X33Y121/CLBLM_L_D3 CLBLM_R_X33Y121/CLBLM_NE2A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4C2_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_EE4C2 INT_L_X28Y115/NN6BEG2 INT_L_X28Y115/WW2END1 INT_L_X28Y116/NN6A2 INT_L_X28Y117/NN6B2 INT_L_X28Y118/NN6C2 INT_L_X28Y119/NN6D2 INT_L_X28Y120/NN6E2 INT_L_X28Y121/EE4BEG2 INT_L_X28Y121/EL1BEG1 INT_L_X28Y121/NN6END2 INT_L_X30Y115/LOGIC_OUTS_L1 INT_L_X30Y115/WW2BEG1 INT_L_X30Y121/EE4B2 INT_L_X32Y120/SE2A2 INT_L_X32Y121/EE4END2 INT_L_X32Y121/ER1BEG3 INT_L_X32Y121/SE2BEG2 INT_L_X34Y121/IMUX_L20 INT_L_X34Y121/NE2END2 INT_R_X29Y115/WW2A1 INT_R_X29Y121/EE4A2 INT_R_X29Y121/EL1END1 INT_R_X29Y121/IMUX26 INT_R_X31Y121/EE4C2 INT_R_X33Y120/NE2BEG2 INT_R_X33Y120/SE2END2 INT_R_X33Y121/ER1END3 INT_R_X33Y121/IMUX39 INT_R_X33Y121/NE2A2 INT_R_X33Y122/ER1END_N3_3 VBRK_X73Y120/VBRK_WW2A1 VBRK_X73Y126/VBRK_EE4A2 VBRK_X79Y126/VBRK_EE4C2 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X28Y115/INT_L.WW2END1->>NN6BEG2 INT_L_X28Y121/INT_L.NN6END2->>EE4BEG2 INT_L_X28Y121/INT_L.NN6END2->>EL1BEG1 INT_L_X30Y115/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X32Y121/INT_L.EE4END2->>ER1BEG3 INT_L_X32Y121/INT_L.EE4END2->>SE2BEG2 INT_L_X34Y121/INT_L.NE2END2->>IMUX_L20 INT_R_X29Y121/INT_R.EL1END1->>IMUX26 INT_R_X33Y120/INT_R.SE2END2->>NE2BEG2 INT_R_X33Y121/INT_R.ER1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][82] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX35 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_SE2A1 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL9 BRAM_L_X38Y115/BRAM_IMUX35_0 BRAM_L_X38Y115/BRAM_SE2A1_2 CLBLM_L_X36Y118/CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y118/CLBLM_M_A CLBLM_R_X37Y117/CLBLM_SE2A1 INT_L_X36Y118/ER1BEG1 INT_L_X36Y118/LOGIC_OUTS_L12 INT_L_X38Y115/IMUX_L35 INT_L_X38Y115/SS2END1 INT_L_X38Y116/SS2A1 INT_L_X38Y117/SE2END1 INT_L_X38Y117/SS2BEG1 INT_R_X37Y117/SE2A1 INT_R_X37Y118/ER1END1 INT_R_X37Y118/SE2BEG1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX35_0->BRAM_FIFO36_DIBDIL9 CLBLM_L_X36Y118/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y118/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_L_X38Y115/INT_L.SS2END1->>IMUX_L35 INT_L_X38Y117/INT_L.SE2END1->>SS2BEG1 INT_R_X37Y118/INT_R.ER1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][19] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX2 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_ER1BEG0 BRAM_L_X38Y120/BRAM_ER1BEG0_3 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU9 BRAM_L_X38Y120/BRAM_IMUX2_3 CLBLL_L_X32Y121/CLBLL_LL_D CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS15 CLBLM_L_X34Y122/CLBLM_EE4BEG3 CLBLM_L_X36Y122/CLBLM_EE4B3 CLBLM_R_X33Y122/CLBLM_EE4BEG3 CLBLM_R_X37Y123/CLBLM_ER1BEG0 DSP_R_X35Y120/DSP_EE4B3_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_EE4B3 INT_L_X32Y121/LOGIC_OUTS_L15 INT_L_X32Y121/NE2BEG3 INT_L_X32Y122/NE2A3 INT_L_X34Y122/EE4A3 INT_L_X36Y122/EE4C3 INT_L_X38Y123/ER1END0 INT_L_X38Y123/IMUX_L2 INT_R_X33Y122/EE4BEG3 INT_R_X33Y122/NE2END3 INT_R_X35Y122/EE4B3 INT_R_X37Y122/EE4END3 INT_R_X37Y122/ER1BEG_S0 INT_R_X37Y123/ER1BEG0 VBRK_X89Y127/VBRK_EE4B3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX2_3->BRAM_FIFO36_DIBDIU9 CLBLL_L_X32Y121/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X32Y121/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X38Y123/INT_L.ER1END0->>IMUX_L2 INT_R_X33Y122/INT_R.NE2END3->>EE4BEG3 INT_R_X37Y122/INT_R.EE4END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[17] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX31 CLBLL_L_X32Y121/CLBLL_IMUX47 CLBLL_L_X32Y121/CLBLL_LL_C5 CLBLL_L_X32Y121/CLBLL_LL_D5 CLBLL_L_X32Y121/CLBLL_NE4C1 CLBLL_R_X27Y118/CLBLL_EE2BEG1 CLBLL_R_X27Y118/CLBLL_LL_BQ CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y121/CLBLL_SE2A1 CLBLL_R_X29Y117/CLBLL_SE4C1 CLBLL_R_X29Y118/CLBLL_IMUX19 CLBLL_R_X29Y118/CLBLL_L_B2 CLBLM_L_X28Y118/CLBLM_EE2BEG1 CLBLM_L_X28Y121/CLBLM_SE2A1 CLBLM_L_X30Y117/CLBLM_SE4C1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_NE4C1_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_NE4C1 INT_L_X28Y118/EE2A1 INT_L_X28Y121/SE2END1 INT_L_X28Y121/SE6BEG1 INT_L_X30Y117/NE6BEG1 INT_L_X30Y117/SE6END1 INT_L_X32Y121/IMUX_L31 INT_L_X32Y121/IMUX_L47 INT_L_X32Y121/NE6END1 INT_L_X32Y121/NL1BEG0 INT_L_X32Y121/NL1END_S3_0 INT_L_X32Y122/NL1END0 INT_R_X27Y118/EE2BEG1 INT_R_X27Y118/LOGIC_OUTS5 INT_R_X27Y118/NN6BEG1 INT_R_X27Y119/NN6A1 INT_R_X27Y120/NN6B1 INT_R_X27Y121/NN6C1 INT_R_X27Y121/SE2A1 INT_R_X27Y122/NN6D1 INT_R_X27Y122/SE2BEG1 INT_R_X27Y122/SL1END1 INT_R_X27Y123/NN6E1 INT_R_X27Y123/SL1BEG1 INT_R_X27Y123/SR1END1 INT_R_X27Y124/NN6END1 INT_R_X27Y124/SR1BEG1 INT_R_X29Y117/SE6E1 INT_R_X29Y118/EE2END1 INT_R_X29Y118/IMUX19 INT_R_X29Y118/SE6D1 INT_R_X29Y119/SE6C1 INT_R_X29Y120/SE6B1 INT_R_X29Y121/SE6A1 INT_R_X31Y117/NE6A1 INT_R_X31Y118/NE6B1 INT_R_X31Y119/NE6C1 INT_R_X31Y120/NE6D1 INT_R_X31Y121/NE6E1 VBRK_X73Y122/VBRK_SE4C1 VBRK_X79Y126/VBRK_NE4C1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X27Y118/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X28Y121/INT_L.SE2END1->>SE6BEG1 INT_L_X30Y117/INT_L.SE6END1->>NE6BEG1 INT_L_X32Y121/INT_L.NE6END1->>NL1BEG0 INT_L_X32Y121/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X32Y121/INT_L.NL1END_S3_0->>IMUX_L47 INT_R_X27Y118/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X27Y118/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X27Y122/INT_R.SL1END1->>SE2BEG1 INT_R_X27Y123/INT_R.SR1END1->>SL1BEG1 INT_R_X27Y124/INT_R.NN6END1->>SR1BEG1 INT_R_X29Y118/INT_R.EE2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][81] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX23 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_NE2A3 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU8 BRAM_L_X38Y115/BRAM_IMUX23_2 BRAM_L_X38Y115/BRAM_NE2A3_3 CLBLL_L_X32Y118/CLBLL_LL_A CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS12 CLBLM_L_X34Y118/CLBLM_EE4A0 CLBLM_L_X36Y118/CLBLM_EE4C0 CLBLM_R_X33Y118/CLBLM_EE4A0 CLBLM_R_X37Y118/CLBLM_NE2A3 DSP_R_X35Y115/DSP_EE4C0_3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EE4C0 INT_L_X32Y118/EE4BEG0 INT_L_X32Y118/LOGIC_OUTS_L12 INT_L_X34Y118/EE4B0 INT_L_X36Y117/EL1BEG3 INT_L_X36Y118/EE4END0 INT_L_X36Y118/EL1BEG_N3 INT_L_X38Y117/IMUX_L23 INT_L_X38Y117/SL1END3 INT_L_X38Y118/NE2END3 INT_L_X38Y118/SL1BEG3 INT_R_X33Y118/EE4A0 INT_R_X35Y118/EE4C0 INT_R_X37Y117/EL1END3 INT_R_X37Y117/NE2BEG3 INT_R_X37Y118/NE2A3 VBRK_X89Y123/VBRK_EE4C0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX23_2->BRAM_FIFO36_DIBDIU8 CLBLL_L_X32Y118/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X32Y118/INT_L.LOGIC_OUTS_L12->>EE4BEG0 INT_L_X36Y118/INT_L.EE4END0->>EL1BEG_N3 INT_L_X38Y117/INT_L.SL1END3->>IMUX_L23 INT_L_X38Y118/INT_L.NE2END3->>SL1BEG3 INT_R_X37Y117/INT_R.EL1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][18] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX35 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL9 BRAM_L_X38Y120/BRAM_IMUX35_0 CLBLM_R_X39Y120/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y120/CLBLM_L_B CLBLM_R_X39Y120/CLBLM_L_BMUX INT_L_X38Y120/FAN_ALT5 INT_L_X38Y120/FAN_BOUNCE5 INT_L_X38Y120/IMUX_L35 INT_L_X38Y120/WL1END2 INT_R_X39Y120/LOGIC_OUTS17 INT_R_X39Y120/WL1BEG2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX35_0->BRAM_FIFO36_DIBDIL9 CLBLM_R_X39Y120/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X39Y120/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X38Y120/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X38Y120/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X38Y120/INT_L.WL1END2->>FAN_ALT5 INT_R_X39Y120/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[16] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_WW2A0 BRAM_L_X38Y120/BRAM_WW2A0_1 CLBLL_L_X32Y121/CLBLL_IMUX29 CLBLL_L_X32Y121/CLBLL_LL_C2 CLBLL_L_X32Y121/CLBLL_WW4A1 CLBLL_R_X29Y121/CLBLL_IMUX14 CLBLL_R_X29Y121/CLBLL_L_B1 CLBLL_R_X29Y121/CLBLL_WW4C1 CLBLM_L_X30Y121/CLBLM_WW4C1 CLBLM_L_X34Y121/CLBLM_WW4C1 CLBLM_L_X36Y121/CLBLM_WW4A1 CLBLM_R_X33Y121/CLBLM_WW4C1 CLBLM_R_X37Y121/CLBLM_WW2A0 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y119/CLBLM_L_CQ CLBLM_R_X39Y120/CLBLM_IMUX26 CLBLM_R_X39Y120/CLBLM_L_B4 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4A1_0 DSP_R_X35Y120/DSP_WW4A1_1 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW4A1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WW4A1 INT_L_X28Y121/EL1BEG3 INT_L_X28Y121/NL1BEG0 INT_L_X28Y121/NL1END_S3_0 INT_L_X28Y121/WW4END1 INT_L_X28Y122/EL1BEG_N3 INT_L_X28Y122/NL1END0 INT_L_X30Y121/WW4B1 INT_L_X32Y121/GFAN1 INT_L_X32Y121/IMUX_L29 INT_L_X32Y121/WW4BEG1 INT_L_X32Y121/WW4END1 INT_L_X34Y121/WW4B1 INT_L_X36Y121/WW2END0 INT_L_X36Y121/WW4BEG1 INT_L_X38Y121/NW2END1 INT_L_X38Y121/WW2BEG0 INT_R_X29Y121/EL1END3 INT_R_X29Y121/IMUX14 INT_R_X29Y121/WW4C1 INT_R_X31Y121/WW4A1 INT_R_X33Y121/WW4C1 INT_R_X35Y121/WW4A1 INT_R_X37Y121/WW2A0 INT_R_X39Y119/LOGIC_OUTS2 INT_R_X39Y119/NL1BEG1 INT_R_X39Y120/IMUX26 INT_R_X39Y120/NL1END1 INT_R_X39Y120/NW2BEG1 INT_R_X39Y121/NW2A1 VBRK_X73Y126/VBRK_WW4C1 VBRK_X79Y126/VBRK_WW4A1 VBRK_X89Y126/VBRK_WW4A1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X28Y121/INT_L.WW4END1->>NL1BEG0 INT_L_X28Y122/INT_L.NL1END0->>EL1BEG_N3 INT_L_X32Y121/INT_L.GFAN1->>IMUX_L29 INT_L_X32Y121/INT_L.WW4END1->>GFAN1 INT_L_X32Y121/INT_L.WW4END1->>WW4BEG1 INT_L_X36Y121/INT_L.WW2END0->>WW4BEG1 INT_L_X38Y121/INT_L.NW2END1->>WW2BEG0 INT_R_X29Y121/INT_R.EL1END3->>IMUX14 INT_R_X39Y119/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X39Y120/INT_R.NL1END1->>IMUX26 INT_R_X39Y120/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][80] - 
wires: BRAM_INT_INTERFACE_L_X38Y114/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX33 BRAM_L_X38Y110/BRAM_NE2A2_4 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL8 BRAM_L_X38Y115/BRAM_IMUX33_0 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y118/CLBLM_M_AMUX CLBLM_L_X36Y117/CLBLM_SE4BEG2 CLBLM_R_X37Y114/CLBLM_NE2A2 DSP_R_X35Y115/DSP_SE4BEG2_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_SE4BEG2 INT_L_X34Y117/SE2A2 INT_L_X34Y118/LOGIC_OUTS_L20 INT_L_X34Y118/SE2BEG2 INT_L_X36Y113/SE6E2 INT_L_X36Y114/SE6D2 INT_L_X36Y115/SE6C2 INT_L_X36Y116/SE6B2 INT_L_X36Y117/SE6A2 INT_L_X38Y114/NE2END2 INT_L_X38Y114/NL1BEG1 INT_L_X38Y115/IMUX_L33 INT_L_X38Y115/NL1END1 INT_R_X35Y117/SE2END2 INT_R_X35Y117/SE6BEG2 INT_R_X37Y113/NE2BEG2 INT_R_X37Y113/SE6END2 INT_R_X37Y114/NE2A2 VBRK_X89Y122/VBRK_SE4BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX33_0->BRAM_FIFO36_DIBDIL8 CLBLM_L_X34Y118/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X34Y118/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_L_X38Y114/INT_L.NE2END2->>NL1BEG1 INT_L_X38Y115/INT_L.NL1END1->>IMUX_L33 INT_R_X35Y117/INT_R.SE2END2->>SE6BEG2 INT_R_X37Y113/INT_R.SE6END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][126] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_SW4END2 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX2 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX41 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y115/BRAM_EL1BEG1_2 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL15 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL15 BRAM_L_X38Y115/BRAM_IMUX2_2 BRAM_L_X38Y115/BRAM_IMUX41_2 BRAM_L_X38Y115/BRAM_SW4END2_1 CLBLM_R_X37Y116/CLBLM_SW4END2 CLBLM_R_X37Y117/CLBLM_EL1BEG1 CLBLM_R_X39Y120/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y120/CLBLM_M_AMUX INT_L_X38Y116/SW6E2 INT_L_X38Y117/EL1END1 INT_L_X38Y117/IMUX_L2 INT_L_X38Y117/IMUX_L41 INT_L_X38Y117/SW6D2 INT_L_X38Y118/SW6C2 INT_L_X38Y119/SW6B2 INT_L_X38Y120/SW6A2 INT_R_X37Y116/NL1BEG2 INT_R_X37Y116/SW6END2 INT_R_X37Y117/EL1BEG1 INT_R_X37Y117/NL1END2 INT_R_X39Y120/LOGIC_OUTS20 INT_R_X39Y120/SW6BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX2_2->BRAM_FIFO36_DIBDIL15 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX41_2->BRAM_FIFO36_DIADIL15 CLBLM_R_X39Y120/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y117/INT_L.EL1END1->>IMUX_L2 INT_L_X38Y117/INT_L.EL1END1->>IMUX_L41 INT_R_X37Y116/INT_R.SW6END2->>NL1BEG2 INT_R_X37Y117/INT_R.NL1END2->>EL1BEG1 INT_R_X39Y120/INT_R.LOGIC_OUTS20->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/di[data][62] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX41 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL15 BRAM_L_X38Y120/BRAM_IMUX41_2 CLBLM_R_X39Y122/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y122/CLBLM_M_A INT_L_X38Y122/IMUX_L41 INT_L_X38Y122/WR1END1 INT_R_X39Y122/LOGIC_OUTS12 INT_R_X39Y122/WR1BEG1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX41_2->BRAM_FIFO36_DIADIL15 CLBLM_R_X39Y122/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X38Y122/INT_L.WR1END1->>IMUX_L41 INT_R_X39Y122/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][17] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_EE4C3 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX23 BRAM_L_X38Y120/BRAM_EE4C3_1 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU8 BRAM_L_X38Y120/BRAM_IMUX23_2 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS11 CLBLM_L_X34Y121/CLBLM_L_D CLBLM_L_X36Y121/CLBLM_EE4A3 CLBLM_R_X37Y121/CLBLM_EE4C3 DSP_R_X35Y120/DSP_EE4A3_1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_EE4A3 INT_L_X34Y121/EE4BEG3 INT_L_X34Y121/LOGIC_OUTS_L11 INT_L_X36Y121/EE4B3 INT_L_X38Y121/EE4END3 INT_L_X38Y121/NR1BEG3 INT_L_X38Y122/IMUX_L23 INT_L_X38Y122/NR1END3 INT_R_X35Y121/EE4A3 INT_R_X37Y121/EE4C3 VBRK_X89Y126/VBRK_EE4A3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX23_2->BRAM_FIFO36_DIBDIU8 CLBLM_L_X34Y121/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X34Y121/INT_L.LOGIC_OUTS_L11->>EE4BEG3 INT_L_X38Y121/INT_L.EE4END3->>NR1BEG3 INT_L_X38Y122/INT_L.NR1END3->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[15] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX15 CLBLL_L_X32Y120/CLBLL_LL_B1 CLBLL_L_X32Y122/CLBLL_EE4B0 CLBLL_R_X27Y118/CLBLL_LL_AQ CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y118/CLBLL_NE4BEG0 CLBLL_R_X27Y121/CLBLL_NE2A3 CLBLL_R_X29Y121/CLBLL_EE2A3 CLBLL_R_X29Y122/CLBLL_EE4BEG0 CLBLM_L_X28Y118/CLBLM_NE4BEG0 CLBLM_L_X28Y121/CLBLM_NE2A3 CLBLM_L_X30Y121/CLBLM_EE2A3 CLBLM_L_X30Y121/CLBLM_IMUX14 CLBLM_L_X30Y121/CLBLM_L_B1 CLBLM_L_X30Y122/CLBLM_EE4BEG0 CLBLM_L_X34Y121/CLBLM_IMUX41 CLBLM_L_X34Y121/CLBLM_L_D1 CLBLM_L_X34Y121/CLBLM_SE2A0 CLBLM_R_X33Y121/CLBLM_SE2A0 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B0_1 INT_INTERFACE_R_X31Y122/INT_INTERFACE_EE4B0 INT_L_X28Y118/NE6A0 INT_L_X28Y119/NE6B0 INT_L_X28Y120/NE6C0 INT_L_X28Y121/EE2BEG3 INT_L_X28Y121/NE2END3 INT_L_X28Y121/NE6D0 INT_L_X28Y122/NE6E0 INT_L_X30Y121/EE2END3 INT_L_X30Y121/IMUX_L14 INT_L_X30Y122/EE4A0 INT_L_X32Y120/IMUX_L15 INT_L_X32Y120/WL1END3 INT_L_X32Y121/WL1END_N1_3 INT_L_X32Y122/EE4C0 INT_L_X34Y121/IMUX_L41 INT_L_X34Y121/SE2END0 INT_R_X27Y118/LOGIC_OUTS4 INT_R_X27Y118/NE6BEG0 INT_R_X27Y118/NN2BEG0 INT_R_X27Y119/NN2A0 INT_R_X27Y119/NN2END_S2_0 INT_R_X27Y120/NE2BEG3 INT_R_X27Y120/NL1BEG_N3 INT_R_X27Y120/NN2END0 INT_R_X27Y121/NE2A3 INT_R_X29Y121/EE2A3 INT_R_X29Y122/EE4BEG0 INT_R_X29Y122/NE6END0 INT_R_X31Y122/EE4B0 INT_R_X33Y120/WL1BEG3 INT_R_X33Y121/SE2A0 INT_R_X33Y121/SL1END0 INT_R_X33Y121/WL1BEG_N3 INT_R_X33Y122/EE4END0 INT_R_X33Y122/SE2BEG0 INT_R_X33Y122/SL1BEG0 VBRK_X73Y126/VBRK_EE2A3 VBRK_X73Y127/VBRK_EE4BEG0 VBRK_X79Y127/VBRK_EE4B0 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y118/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X28Y121/INT_L.NE2END3->>EE2BEG3 INT_L_X30Y121/INT_L.EE2END3->>IMUX_L14 INT_L_X32Y120/INT_L.WL1END3->>IMUX_L15 INT_L_X34Y121/INT_L.SE2END0->>IMUX_L41 INT_R_X27Y118/INT_R.LOGIC_OUTS4->>NE6BEG0 INT_R_X27Y118/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X27Y120/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X27Y120/INT_R.NN2END0->>NL1BEG_N3 INT_R_X29Y122/INT_R.NE6END0->>EE4BEG0 INT_R_X33Y121/INT_R.SL1END0->>WL1BEG_N3 INT_R_X33Y122/INT_R.EE4END0->>SE2BEG0 INT_R_X33Y122/INT_R.EE4END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][79] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX22 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_ER1BEG2 BRAM_L_X38Y115/BRAM_ER1BEG2_4 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU7 BRAM_L_X38Y115/BRAM_IMUX22_4 CLBLL_L_X32Y119/CLBLL_LL_AMUX CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS20 CLBLM_L_X34Y119/CLBLM_EE4A2 CLBLM_L_X36Y119/CLBLM_EE4C2 CLBLM_R_X33Y119/CLBLM_EE4A2 CLBLM_R_X37Y119/CLBLM_ER1BEG2 DSP_R_X35Y115/DSP_EE4C2_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE4C2 INT_L_X32Y119/EE4BEG2 INT_L_X32Y119/LOGIC_OUTS_L20 INT_L_X34Y119/EE4B2 INT_L_X36Y119/EE4END2 INT_L_X36Y119/EL1BEG1 INT_L_X38Y119/ER1END2 INT_L_X38Y119/IMUX_L22 INT_R_X33Y119/EE4A2 INT_R_X35Y119/EE4C2 INT_R_X37Y119/EL1END1 INT_R_X37Y119/ER1BEG2 VBRK_X89Y124/VBRK_EE4C2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX22_4->BRAM_FIFO36_DIBDIU7 CLBLL_L_X32Y119/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X32Y119/INT_L.LOGIC_OUTS_L20->>EE4BEG2 INT_L_X36Y119/INT_L.EE4END2->>EL1BEG1 INT_L_X38Y119/INT_L.ER1END2->>IMUX_L22 INT_R_X37Y119/INT_R.EL1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][16] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX33 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL8 BRAM_L_X38Y120/BRAM_IMUX33_0 CLBLM_R_X39Y117/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y117/CLBLM_L_B INT_L_X38Y118/NN2BEG1 INT_L_X38Y118/NW2END1 INT_L_X38Y119/NN2A1 INT_L_X38Y120/IMUX_L33 INT_L_X38Y120/NN2END1 INT_R_X39Y117/LOGIC_OUTS9 INT_R_X39Y117/NW2BEG1 INT_R_X39Y118/NW2A1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX33_0->BRAM_FIFO36_DIBDIL8 CLBLM_R_X39Y117/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X38Y118/INT_L.NW2END1->>NN2BEG1 INT_L_X38Y120/INT_L.NN2END1->>IMUX_L33 INT_R_X39Y117/INT_R.LOGIC_OUTS9->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[14] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_WW2END1 BRAM_L_X38Y115/BRAM_WW2END1_1 CLBLL_L_X32Y117/CLBLL_WW4C2 CLBLL_R_X29Y117/CLBLL_NW4A2 CLBLL_R_X29Y119/CLBLL_SE4C2 CLBLM_L_X30Y117/CLBLM_NW4A2 CLBLM_L_X30Y118/CLBLM_IMUX20 CLBLM_L_X30Y118/CLBLM_IMUX41 CLBLM_L_X30Y118/CLBLM_L_C2 CLBLM_L_X30Y118/CLBLM_L_D1 CLBLM_L_X30Y119/CLBLM_SE4C2 CLBLM_L_X34Y117/CLBLM_WW4A2 CLBLM_L_X36Y117/CLBLM_WW2A1 CLBLM_R_X33Y117/CLBLM_WW4A2 CLBLM_R_X37Y116/CLBLM_WW2END1 CLBLM_R_X39Y116/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y116/CLBLM_L_BQ CLBLM_R_X39Y117/CLBLM_IMUX16 CLBLM_R_X39Y117/CLBLM_L_B3 CLK_FEED_X78Y122/CLK_FEED_WW4C2 DSP_R_X35Y115/DSP_WW2A1_2 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW4C2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_WW2A1 INT_L_X28Y121/NN2BEG2 INT_L_X28Y121/NW6END2 INT_L_X28Y122/NN2A2 INT_L_X28Y123/NN2END2 INT_L_X28Y123/SE6BEG2 INT_L_X30Y117/NL1BEG1 INT_L_X30Y117/NW6BEG2 INT_L_X30Y117/WW4END2 INT_L_X30Y118/IMUX_L20 INT_L_X30Y118/IMUX_L41 INT_L_X30Y118/NL1END1 INT_L_X30Y118/SL1END2 INT_L_X30Y119/SE6END2 INT_L_X30Y119/SL1BEG2 INT_L_X32Y117/WW4B2 INT_L_X34Y117/WW2END1 INT_L_X34Y117/WW4BEG2 INT_L_X36Y117/NW2END2 INT_L_X36Y117/WW2BEG1 INT_L_X38Y116/WW2A1 INT_R_X29Y117/NW6A2 INT_R_X29Y118/NW6B2 INT_R_X29Y119/NW6C2 INT_R_X29Y119/SE6E2 INT_R_X29Y120/NW6D2 INT_R_X29Y120/SE6D2 INT_R_X29Y121/NW6E2 INT_R_X29Y121/SE6C2 INT_R_X29Y122/SE6B2 INT_R_X29Y123/SE6A2 INT_R_X31Y117/WW4C2 INT_R_X33Y117/WW4A2 INT_R_X35Y117/WW2A1 INT_R_X37Y116/NW2BEG2 INT_R_X37Y116/WW2END1 INT_R_X37Y117/NW2A2 INT_R_X39Y116/LOGIC_OUTS1 INT_R_X39Y116/NL1BEG0 INT_R_X39Y116/NL1END_S3_0 INT_R_X39Y116/WW2BEG1 INT_R_X39Y117/IMUX16 INT_R_X39Y117/NL1END0 VBRK_X73Y122/VBRK_NW4A2 VBRK_X73Y124/VBRK_SE4C2 VBRK_X79Y122/VBRK_WW4C2 VBRK_X89Y122/VBRK_WW2A1 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X28Y121/INT_L.NW6END2->>NN2BEG2 INT_L_X28Y123/INT_L.NN2END2->>SE6BEG2 INT_L_X30Y117/INT_L.WW4END2->>NL1BEG1 INT_L_X30Y117/INT_L.WW4END2->>NW6BEG2 INT_L_X30Y118/INT_L.NL1END1->>IMUX_L41 INT_L_X30Y118/INT_L.SL1END2->>IMUX_L20 INT_L_X30Y119/INT_L.SE6END2->>SL1BEG2 INT_L_X34Y117/INT_L.WW2END1->>WW4BEG2 INT_L_X36Y117/INT_L.NW2END2->>WW2BEG1 INT_R_X37Y116/INT_R.WW2END1->>NW2BEG2 INT_R_X39Y116/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X39Y116/INT_R.LOGIC_OUTS1->>WW2BEG1 INT_R_X39Y117/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][78] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX1 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_EL1BEG0 BRAM_L_X38Y115/BRAM_EL1BEG0_2 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL7 BRAM_L_X38Y115/BRAM_IMUX1_2 CLBLL_L_X32Y115/CLBLL_EE4B1 CLBLL_R_X29Y115/CLBLL_EE4BEG1 CLBLL_R_X29Y115/CLBLL_LL_B CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y115/CLBLM_EE4BEG1 CLBLM_L_X34Y115/CLBLM_EE4BEG1 CLBLM_L_X36Y115/CLBLM_EE4B1 CLBLM_R_X33Y115/CLBLM_EE4BEG1 CLBLM_R_X37Y117/CLBLM_EL1BEG0 CLK_FEED_X78Y120/CLK_FEED_EE4B1 DSP_R_X35Y115/DSP_EE4B1_0 INT_INTERFACE_R_X31Y115/INT_INTERFACE_EE4B1 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EE4B1 INT_L_X30Y115/EE4A1 INT_L_X32Y115/EE4C1 INT_L_X34Y115/EE4A1 INT_L_X36Y115/EE4C1 INT_L_X38Y116/EL1END_S3_0 INT_L_X38Y117/EL1END0 INT_L_X38Y117/IMUX_L1 INT_R_X29Y115/EE4BEG1 INT_R_X29Y115/LOGIC_OUTS13 INT_R_X31Y115/EE4B1 INT_R_X33Y115/EE4BEG1 INT_R_X33Y115/EE4END1 INT_R_X35Y115/EE4B1 INT_R_X37Y115/EE4END1 INT_R_X37Y115/NN2BEG1 INT_R_X37Y116/NN2A1 INT_R_X37Y117/EL1BEG0 INT_R_X37Y117/NN2END1 VBRK_X73Y120/VBRK_EE4BEG1 VBRK_X79Y120/VBRK_EE4B1 VBRK_X89Y120/VBRK_EE4B1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX1_2->BRAM_FIFO36_DIBDIL7 CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X38Y117/INT_L.EL1END0->>IMUX_L1 INT_R_X29Y115/INT_R.LOGIC_OUTS13->>EE4BEG1 INT_R_X33Y115/INT_R.EE4END1->>EE4BEG1 INT_R_X37Y115/INT_R.EE4END1->>NN2BEG1 INT_R_X37Y117/INT_R.NN2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[htrans_n_0_][1] - 
wires: CLBLL_R_X27Y112/CLBLL_IMUX1 CLBLL_R_X27Y112/CLBLL_IMUX17 CLBLL_R_X27Y112/CLBLL_LL_A3 CLBLL_R_X27Y112/CLBLL_LL_B3 CLBLL_R_X27Y112/CLBLL_SW2A0 CLBLL_R_X29Y115/CLBLL_IMUX17 CLBLL_R_X29Y115/CLBLL_LL_B3 CLBLM_L_X28Y112/CLBLM_SW2A0 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y114/CLBLM_M_AQ INT_L_X28Y112/SW2A0 INT_L_X28Y113/SL1END0 INT_L_X28Y113/SW2BEG0 INT_L_X28Y114/LOGIC_OUTS_L4 INT_L_X28Y114/NE2BEG0 INT_L_X28Y114/SL1BEG0 INT_L_X28Y115/NE2A0 INT_R_X27Y112/IMUX1 INT_R_X27Y112/IMUX17 INT_R_X27Y112/SW2END0 INT_R_X29Y114/NE2END_S3_0 INT_R_X29Y115/IMUX17 INT_R_X29Y115/NE2END0 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y112/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X28Y114/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y113/INT_L.SL1END0->>SW2BEG0 INT_L_X28Y114/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X28Y114/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_R_X27Y112/INT_R.SW2END0->>IMUX1 INT_R_X27Y112/INT_R.SW2END0->>IMUX17 INT_R_X29Y115/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

x0/di[data][15] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX22 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_ER1BEG2 BRAM_L_X38Y120/BRAM_ER1BEG2_4 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU7 BRAM_L_X38Y120/BRAM_IMUX22_4 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS10 CLBLM_L_X34Y120/CLBLM_L_C CLBLM_L_X36Y124/CLBLM_NE4C2 CLBLM_R_X37Y124/CLBLM_ER1BEG2 DSP_R_X35Y120/DSP_NE4C2_4 INT_INTERFACE_R_X35Y124/INT_INTERFACE_NE4C2 INT_L_X34Y120/LOGIC_OUTS_L10 INT_L_X34Y120/NE6BEG2 INT_L_X36Y124/EL1BEG1 INT_L_X36Y124/NE6END2 INT_L_X38Y124/ER1END2 INT_L_X38Y124/IMUX_L22 INT_R_X35Y120/NE6A2 INT_R_X35Y121/NE6B2 INT_R_X35Y122/NE6C2 INT_R_X35Y123/NE6D2 INT_R_X35Y124/NE6E2 INT_R_X37Y124/EL1END1 INT_R_X37Y124/ER1BEG2 VBRK_X89Y129/VBRK_NE4C2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX22_4->BRAM_FIFO36_DIBDIU7 CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X34Y120/INT_L.LOGIC_OUTS_L10->>NE6BEG2 INT_L_X36Y124/INT_L.NE6END2->>EL1BEG1 INT_L_X38Y124/INT_L.ER1END2->>IMUX_L22 INT_R_X37Y124/INT_R.EL1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[13] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_WW2END1 BRAM_L_X38Y115/BRAM_WW2END1_4 CLBLL_L_X32Y120/CLBLL_WW4C2 CLBLM_L_X30Y118/CLBLM_IMUX39 CLBLM_L_X30Y118/CLBLM_L_D3 CLBLM_L_X30Y119/CLBLM_IMUX16 CLBLM_L_X30Y119/CLBLM_L_B3 CLBLM_L_X34Y120/CLBLM_IMUX20 CLBLM_L_X34Y120/CLBLM_L_C2 CLBLM_L_X34Y120/CLBLM_WW4A2 CLBLM_L_X36Y119/CLBLM_WW2END1 CLBLM_R_X33Y120/CLBLM_WW4A2 CLBLM_R_X37Y119/CLBLM_WW2END1 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y119/CLBLM_L_BQ CLK_FEED_X78Y125/CLK_FEED_WW4C2 DSP_R_X35Y115/DSP_WW2END1_4 INT_INTERFACE_R_X31Y120/INT_INTERFACE_WW4C2 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WW2END1 INT_L_X30Y118/IMUX_L39 INT_L_X30Y118/SR1END3 INT_L_X30Y119/IMUX_L16 INT_L_X30Y119/SR1BEG3 INT_L_X30Y119/SR1END2 INT_L_X30Y119/SR1END_N3_3 INT_L_X30Y120/SR1BEG2 INT_L_X30Y120/WW4END2 INT_L_X32Y120/WW4B2 INT_L_X34Y120/IMUX_L20 INT_L_X34Y120/NW2END2 INT_L_X34Y120/WW4BEG2 INT_L_X36Y119/WW2A1 INT_L_X38Y119/WW2A1 INT_R_X31Y120/WW4C2 INT_R_X33Y120/WW4A2 INT_R_X35Y119/NW2BEG2 INT_R_X35Y119/WW2END1 INT_R_X35Y120/NW2A2 INT_R_X37Y119/WW2BEG1 INT_R_X37Y119/WW2END1 INT_R_X39Y119/LOGIC_OUTS1 INT_R_X39Y119/WW2BEG1 VBRK_X79Y125/VBRK_WW4C2 VBRK_X89Y124/VBRK_WW2END1 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y119/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X30Y118/INT_L.SR1END3->>IMUX_L39 INT_L_X30Y119/INT_L.SR1END2->>SR1BEG3 INT_L_X30Y119/INT_L.SR1END_N3_3->>IMUX_L16 INT_L_X30Y120/INT_L.WW4END2->>SR1BEG2 INT_L_X34Y120/INT_L.NW2END2->>IMUX_L20 INT_L_X34Y120/INT_L.NW2END2->>WW4BEG2 INT_R_X35Y119/INT_R.WW2END1->>NW2BEG2 INT_R_X37Y119/INT_R.WW2END1->>WW2BEG1 INT_R_X39Y119/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][77] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_EL1BEG2 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX20 BRAM_L_X38Y115/BRAM_EL1BEG2_3 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU6 BRAM_L_X38Y115/BRAM_IMUX20_4 CLBLL_L_X32Y117/CLBLL_EE4A3 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y117/CLBLM_L_D CLBLM_L_X34Y117/CLBLM_EE4C3 CLBLM_L_X36Y118/CLBLM_EE2BEG3 CLBLM_R_X33Y117/CLBLM_EE4C3 CLBLM_R_X37Y118/CLBLM_EL1BEG2 CLK_FEED_X78Y122/CLK_FEED_EE4A3 DSP_R_X35Y115/DSP_EE2BEG3_3 INT_INTERFACE_R_X31Y117/INT_INTERFACE_EE4A3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EE2BEG3 INT_L_X30Y117/EE4BEG3 INT_L_X30Y117/LOGIC_OUTS_L11 INT_L_X32Y117/EE4B3 INT_L_X34Y117/EE4END3 INT_L_X34Y117/NE2BEG3 INT_L_X34Y118/NE2A3 INT_L_X36Y118/EE2A3 INT_L_X38Y118/EL1END2 INT_L_X38Y118/NR1BEG2 INT_L_X38Y119/IMUX_L20 INT_L_X38Y119/NR1END2 INT_R_X31Y117/EE4A3 INT_R_X33Y117/EE4C3 INT_R_X35Y118/EE2BEG3 INT_R_X35Y118/NE2END3 INT_R_X37Y118/EE2END3 INT_R_X37Y118/EL1BEG2 VBRK_X79Y122/VBRK_EE4A3 VBRK_X89Y123/VBRK_EE2BEG3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX20_4->BRAM_FIFO36_DIBDIU6 CLBLM_L_X30Y117/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X30Y117/INT_L.LOGIC_OUTS_L11->>EE4BEG3 INT_L_X34Y117/INT_L.EE4END3->>NE2BEG3 INT_L_X38Y118/INT_L.EL1END2->>NR1BEG2 INT_L_X38Y119/INT_L.NR1END2->>IMUX_L20 INT_R_X35Y118/INT_R.NE2END3->>EE2BEG3 INT_R_X37Y118/INT_R.EE2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[htrans_n_0_][0] - 
wires: CLBLL_R_X27Y112/CLBLL_IMUX15 CLBLL_R_X27Y112/CLBLL_IMUX7 CLBLL_R_X27Y112/CLBLL_LL_A1 CLBLL_R_X27Y112/CLBLL_LL_B1 CLBLL_R_X27Y112/CLBLL_WW2END3 CLBLL_R_X29Y111/CLBLL_SE2A0 CLBLL_R_X29Y112/CLBLL_WL1END3 CLBLM_L_X28Y112/CLBLM_WW2END3 CLBLM_L_X30Y111/CLBLM_SE2A0 CLBLM_L_X30Y112/CLBLM_WL1END3 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y113/CLBLM_L_AQ CLBLM_L_X30Y117/CLBLM_IMUX37 CLBLM_L_X30Y117/CLBLM_L_D4 INT_L_X28Y112/WW2A3 INT_L_X30Y111/NN6BEG0 INT_L_X30Y111/SE2END0 INT_L_X30Y112/NN6A0 INT_L_X30Y112/WL1BEG3 INT_L_X30Y113/LOGIC_OUTS_L0 INT_L_X30Y113/NN6B0 INT_L_X30Y113/WL1BEG_N3 INT_L_X30Y114/NN6C0 INT_L_X30Y115/NN6D0 INT_L_X30Y116/NN6E0 INT_L_X30Y116/NN6END_S1_0 INT_L_X30Y117/IMUX_L37 INT_L_X30Y117/NL1BEG_N3 INT_L_X30Y117/NN6END0 INT_R_X27Y112/IMUX15 INT_R_X27Y112/IMUX7 INT_R_X27Y112/WW2END3 INT_R_X27Y113/WW2END_N0_3 INT_R_X29Y111/SE2A0 INT_R_X29Y112/SE2BEG0 INT_R_X29Y112/SR1BEG_S0 INT_R_X29Y112/WL1END3 INT_R_X29Y112/WW2BEG3 INT_R_X29Y113/WL1END_N1_3 VBRK_X73Y116/VBRK_SE2A0 VBRK_X73Y117/VBRK_WL1END3 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y112/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X30Y113/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X30Y111/INT_L.SE2END0->>NN6BEG0 INT_L_X30Y113/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_L_X30Y117/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X30Y117/INT_L.NN6END0->>NL1BEG_N3 INT_R_X27Y112/INT_R.WW2END3->>IMUX15 INT_R_X27Y112/INT_R.WW2END3->>IMUX7 INT_R_X29Y112/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X29Y112/INT_R.WL1END3->>SR1BEG_S0 INT_R_X29Y112/INT_R.WL1END3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

x0/di[data][14] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_SE2A0 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_BRAM_IMUX1 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL7 BRAM_L_X38Y120/BRAM_IMUX1_2 BRAM_L_X38Y120/BRAM_SE2A0_1 CLBLM_L_X36Y121/CLBLM_LOGIC_OUTS15 CLBLM_L_X36Y121/CLBLM_M_D CLBLM_R_X37Y121/CLBLM_SE2A0 INT_L_X36Y121/ER1BEG_S0 INT_L_X36Y121/LOGIC_OUTS_L15 INT_L_X36Y122/ER1BEG0 INT_L_X38Y121/NR1BEG0 INT_L_X38Y121/SE2END0 INT_L_X38Y122/IMUX_L1 INT_L_X38Y122/NR1END0 INT_R_X37Y121/SE2A0 INT_R_X37Y122/ER1END0 INT_R_X37Y122/SE2BEG0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX1_2->BRAM_FIFO36_DIBDIL7 CLBLM_L_X36Y121/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X36Y121/INT_L.LOGIC_OUTS_L15->>ER1BEG_S0 INT_L_X38Y121/INT_L.SE2END0->>NR1BEG0 INT_L_X38Y122/INT_L.NR1END0->>IMUX_L1 INT_R_X37Y122/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[12] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_NW4END0 BRAM_L_X38Y120/BRAM_NW4END0_3 CLBLL_L_X32Y122/CLBLL_WW4C0 CLBLM_L_X30Y119/CLBLM_IMUX25 CLBLM_L_X30Y119/CLBLM_L_B5 CLBLM_L_X30Y121/CLBLM_IMUX25 CLBLM_L_X30Y121/CLBLM_L_B5 CLBLM_L_X34Y122/CLBLM_WW4A0 CLBLM_L_X36Y121/CLBLM_IMUX47 CLBLM_L_X36Y121/CLBLM_M_D5 CLBLM_L_X36Y121/CLBLM_WW2A3 CLBLM_R_X33Y122/CLBLM_WW4A0 CLBLM_R_X37Y123/CLBLM_NW4END0 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y119/CLBLM_L_AQ CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C0_1 DSP_R_X35Y120/DSP_WW2A3_1 INT_INTERFACE_R_X31Y122/INT_INTERFACE_WW4C0 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WW2A3 INT_L_X30Y119/IMUX_L25 INT_L_X30Y119/SS2END0 INT_L_X30Y120/SS2A0 INT_L_X30Y121/IMUX_L25 INT_L_X30Y121/SR1BEG_S0 INT_L_X30Y121/SS2BEG0 INT_L_X30Y121/WW4END_S0_0 INT_L_X30Y122/WW4END0 INT_L_X32Y122/WW4B0 INT_L_X34Y121/WW2END3 INT_L_X34Y122/WW2END_N0_3 INT_L_X34Y122/WW4BEG0 INT_L_X36Y121/IMUX_L47 INT_L_X36Y121/SR1END3 INT_L_X36Y121/WW2BEG3 INT_L_X36Y122/SR1BEG3 INT_L_X36Y122/SR1END_N3_3 INT_L_X36Y122/WL1END2 INT_L_X38Y119/NW6A0 INT_L_X38Y120/NW6B0 INT_L_X38Y121/NW6C0 INT_L_X38Y122/NW6D0 INT_L_X38Y123/NW6E0 INT_R_X31Y122/WW4C0 INT_R_X33Y122/WW4A0 INT_R_X35Y121/WW2A3 INT_R_X37Y122/NW6END_S0_0 INT_R_X37Y122/WL1BEG2 INT_R_X37Y123/NW6END0 INT_R_X39Y119/LOGIC_OUTS0 INT_R_X39Y119/NW6BEG0 VBRK_X79Y127/VBRK_WW4C0 VBRK_X89Y126/VBRK_WW2A3 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y119/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y119/INT_L.SS2END0->>IMUX_L25 INT_L_X30Y121/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X30Y121/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X30Y121/INT_L.WW4END_S0_0->>SR1BEG_S0 INT_L_X34Y122/INT_L.WW2END_N0_3->>WW4BEG0 INT_L_X36Y121/INT_L.SR1END3->>IMUX_L47 INT_L_X36Y121/INT_L.SR1END3->>WW2BEG3 INT_L_X36Y122/INT_L.WL1END2->>SR1BEG3 INT_R_X37Y122/INT_R.NW6END_S0_0->>WL1BEG2 INT_R_X39Y119/INT_R.LOGIC_OUTS0->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][76] - 
wires: BRAM_INT_INTERFACE_L_X38Y113/INT_INTERFACE_EE4C0 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX6 BRAM_L_X38Y110/BRAM_EE4C0_3 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL6 BRAM_L_X38Y115/BRAM_IMUX6_1 CLBLM_L_X34Y113/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y113/CLBLM_M_A CLBLM_L_X36Y113/CLBLM_EE4A0 CLBLM_R_X37Y113/CLBLM_EE4C0 DSP_R_X35Y110/DSP_EE4A0_3 INT_INTERFACE_R_X35Y113/INT_INTERFACE_EE4A0 INT_L_X34Y113/EE4BEG0 INT_L_X34Y113/LOGIC_OUTS_L12 INT_L_X36Y113/EE4B0 INT_L_X38Y113/EE4END0 INT_L_X38Y113/NN2BEG0 INT_L_X38Y114/NN2A0 INT_L_X38Y114/NN2END_S2_0 INT_L_X38Y115/NL1BEG_N3 INT_L_X38Y115/NN2END0 INT_L_X38Y115/NR1BEG3 INT_L_X38Y116/IMUX_L6 INT_L_X38Y116/NR1END3 INT_R_X35Y113/EE4A0 INT_R_X37Y113/EE4C0 VBRK_X89Y118/VBRK_EE4A0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX6_1->BRAM_FIFO36_DIBDIL6 CLBLM_L_X34Y113/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y113/INT_L.LOGIC_OUTS_L12->>EE4BEG0 INT_L_X38Y113/INT_L.EE4END0->>NN2BEG0 INT_L_X38Y115/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X38Y115/INT_L.NN2END0->>NL1BEG_N3 INT_L_X38Y116/INT_L.NR1END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hsize_n_0_][2] - 
wires: CLBLL_L_X32Y110/CLBLL_WW4B0 CLBLL_R_X25Y115/CLBLL_IMUX23 CLBLL_R_X25Y115/CLBLL_IMUX26 CLBLL_R_X25Y115/CLBLL_IMUX9 CLBLL_R_X25Y115/CLBLL_L_A5 CLBLL_R_X25Y115/CLBLL_L_B4 CLBLL_R_X25Y115/CLBLL_L_C3 CLBLL_R_X25Y115/CLBLL_WW2END3 CLBLL_R_X27Y115/CLBLL_WW2END3 CLBLL_R_X29Y110/CLBLL_WW4END0 CLBLM_L_X26Y115/CLBLM_WW2END3 CLBLM_L_X28Y115/CLBLM_WW2END3 CLBLM_L_X30Y110/CLBLM_WW4END0 CLBLM_L_X34Y111/CLBLM_NE2A0 CLBLM_L_X34Y113/CLBLM_IMUX1 CLBLM_L_X34Y113/CLBLM_M_A3 CLBLM_R_X33Y110/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y110/CLBLM_L_AQ CLBLM_R_X33Y111/CLBLM_NE2A0 CLK_FEED_X78Y115/CLK_FEED_WW4B0 INT_INTERFACE_R_X31Y110/INT_INTERFACE_WW4B0 INT_L_X26Y115/WW2A3 INT_L_X28Y115/WW2A3 INT_L_X30Y110/WW4C0 INT_L_X32Y110/WW4A0 INT_L_X34Y110/NE2END_S3_0 INT_L_X34Y111/NE2END0 INT_L_X34Y111/NN2BEG0 INT_L_X34Y112/NN2A0 INT_L_X34Y112/NN2END_S2_0 INT_L_X34Y113/IMUX_L1 INT_L_X34Y113/NN2END0 INT_R_X25Y115/IMUX23 INT_R_X25Y115/IMUX26 INT_R_X25Y115/IMUX9 INT_R_X25Y115/SR1BEG_S0 INT_R_X25Y115/WW2END3 INT_R_X25Y116/WW2END_N0_3 INT_R_X27Y115/WW2BEG3 INT_R_X27Y115/WW2END3 INT_R_X27Y116/WW2END_N0_3 INT_R_X29Y109/WW4END_S0_0 INT_R_X29Y110/NN6BEG0 INT_R_X29Y110/WW4END0 INT_R_X29Y111/NN6A0 INT_R_X29Y112/NN6B0 INT_R_X29Y113/NN6C0 INT_R_X29Y114/NN6D0 INT_R_X29Y115/NN6E0 INT_R_X29Y115/NN6END_S1_0 INT_R_X29Y115/WW2BEG3 INT_R_X29Y116/NN6END0 INT_R_X31Y110/WW4B0 INT_R_X33Y110/LOGIC_OUTS0 INT_R_X33Y110/NE2BEG0 INT_R_X33Y110/WW4BEG0 INT_R_X33Y111/NE2A0 VBRK_X73Y115/VBRK_WW4END0 VBRK_X79Y115/VBRK_WW4B0 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X34Y113/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y110/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X34Y111/INT_L.NE2END0->>NN2BEG0 INT_L_X34Y113/INT_L.NN2END0->>IMUX_L1 INT_R_X25Y115/INT_R.SR1BEG_S0->>IMUX26 INT_R_X25Y115/INT_R.SR1BEG_S0->>IMUX9 INT_R_X25Y115/INT_R.WW2END3->>IMUX23 INT_R_X25Y115/INT_R.WW2END3->>SR1BEG_S0 INT_R_X27Y115/INT_R.WW2END3->>WW2BEG3 INT_R_X29Y110/INT_R.WW4END0->>NN6BEG0 INT_R_X29Y115/INT_R.NN6END_S1_0->>WW2BEG3 INT_R_X33Y110/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X33Y110/INT_R.LOGIC_OUTS0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/di[data][13] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX20 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU6 BRAM_L_X38Y120/BRAM_IMUX20_4 CLBLM_R_X39Y121/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y121/CLBLM_L_C INT_L_X38Y124/IMUX_L20 INT_L_X38Y124/NW2END2 INT_R_X39Y121/LOGIC_OUTS10 INT_R_X39Y121/NN2BEG2 INT_R_X39Y122/NN2A2 INT_R_X39Y123/NN2END2 INT_R_X39Y123/NW2BEG2 INT_R_X39Y124/NW2A2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX20_4->BRAM_FIFO36_DIBDIU6 CLBLM_R_X39Y121/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X38Y124/INT_L.NW2END2->>IMUX_L20 INT_R_X39Y121/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X39Y123/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[11] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_SW4A2 BRAM_L_X38Y120/BRAM_SW4A2_2 CLBLL_L_X32Y118/CLBLL_WW4C3 CLBLM_L_X30Y119/CLBLM_IMUX3 CLBLM_L_X30Y119/CLBLM_L_A2 CLBLM_L_X34Y118/CLBLM_IMUX22 CLBLM_L_X34Y118/CLBLM_M_C3 CLBLM_L_X34Y118/CLBLM_WW4A3 CLBLM_L_X36Y118/CLBLM_WW2A2 CLBLM_R_X33Y118/CLBLM_WW4A3 CLBLM_R_X37Y122/CLBLM_SW4A2 CLBLM_R_X39Y121/CLBLM_IMUX30 CLBLM_R_X39Y121/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y121/CLBLM_L_AQ CLBLM_R_X39Y121/CLBLM_L_C5 CLK_FEED_X78Y123/CLK_FEED_WW4C3 DSP_R_X35Y115/DSP_WW2A2_3 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4C3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW2A2 INT_L_X30Y118/NL1BEG2 INT_L_X30Y118/WW4END3 INT_L_X30Y119/IMUX_L3 INT_L_X30Y119/NL1END2 INT_L_X32Y118/WW4B3 INT_L_X34Y118/IMUX_L22 INT_L_X34Y118/WW2END2 INT_L_X34Y118/WW4BEG3 INT_L_X36Y118/SW6END2 INT_L_X36Y118/WW2BEG2 INT_L_X38Y122/NW2END3 INT_L_X38Y122/SW6BEG2 INT_R_X31Y118/WW4C3 INT_R_X33Y118/WW4A3 INT_R_X35Y118/WW2A2 INT_R_X37Y118/SW6E2 INT_R_X37Y119/SW6D2 INT_R_X37Y120/SW6C2 INT_R_X37Y121/SW6B2 INT_R_X37Y122/SW6A2 INT_R_X39Y121/IMUX30 INT_R_X39Y121/LOGIC_OUTS0 INT_R_X39Y121/NL1BEG_N3 INT_R_X39Y121/NW2BEG3 INT_R_X39Y122/NW2A3 VBRK_X79Y123/VBRK_WW4C3 VBRK_X89Y123/VBRK_WW2A2 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y121/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y118/INT_L.WW4END3->>NL1BEG2 INT_L_X30Y119/INT_L.NL1END2->>IMUX_L3 INT_L_X34Y118/INT_L.WW2END2->>IMUX_L22 INT_L_X34Y118/INT_L.WW2END2->>WW4BEG3 INT_L_X36Y118/INT_L.SW6END2->>WW2BEG2 INT_L_X38Y122/INT_L.NW2END3->>SW6BEG2 INT_R_X39Y121/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X39Y121/INT_R.NL1BEG_N3->>IMUX30 INT_R_X39Y121/INT_R.NL1BEG_N3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][75] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX18 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_SE2A1 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU5 BRAM_L_X38Y115/BRAM_IMUX18_4 BRAM_L_X38Y115/BRAM_SE2A1_4 CLBLL_L_X32Y116/CLBLL_LL_C CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS14 CLBLM_L_X34Y120/CLBLM_NE4C2 CLBLM_L_X36Y120/CLBLM_EE2BEG1 CLBLM_R_X33Y120/CLBLM_NE4C2 CLBLM_R_X37Y119/CLBLM_SE2A1 DSP_R_X35Y120/DSP_EE2BEG1_0 INT_INTERFACE_R_X35Y120/INT_INTERFACE_EE2BEG1 INT_L_X32Y116/LOGIC_OUTS_L14 INT_L_X32Y116/NE6BEG2 INT_L_X34Y120/EL1BEG1 INT_L_X34Y120/NE6END2 INT_L_X36Y120/EE2A1 INT_L_X38Y119/IMUX_L18 INT_L_X38Y119/SE2END1 INT_R_X33Y116/NE6A2 INT_R_X33Y117/NE6B2 INT_R_X33Y118/NE6C2 INT_R_X33Y119/NE6D2 INT_R_X33Y120/NE6E2 INT_R_X35Y120/EE2BEG1 INT_R_X35Y120/EL1END1 INT_R_X37Y119/SE2A1 INT_R_X37Y120/EE2END1 INT_R_X37Y120/SE2BEG1 VBRK_X89Y125/VBRK_EE2BEG1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX18_4->BRAM_FIFO36_DIBDIU5 CLBLL_L_X32Y116/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X32Y116/INT_L.LOGIC_OUTS_L14->>NE6BEG2 INT_L_X34Y120/INT_L.NE6END2->>EL1BEG1 INT_L_X38Y119/INT_L.SE2END1->>IMUX_L18 INT_R_X35Y120/INT_R.EL1END1->>EE2BEG1 INT_R_X37Y120/INT_R.EE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hsize_n_0_][1] - 
wires: CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y114/CLBLL_L_AQ CLBLL_L_X32Y116/CLBLL_IMUX32 CLBLL_L_X32Y116/CLBLL_LL_C1 CLBLL_L_X32Y116/CLBLL_WW4A0 CLBLL_R_X25Y115/CLBLL_IMUX19 CLBLL_R_X25Y115/CLBLL_IMUX20 CLBLL_R_X25Y115/CLBLL_IMUX3 CLBLL_R_X25Y115/CLBLL_L_A2 CLBLL_R_X25Y115/CLBLL_L_B2 CLBLL_R_X25Y115/CLBLL_L_C2 CLBLL_R_X25Y116/CLBLL_WR1END1 CLBLL_R_X27Y115/CLBLL_WW2A3 CLBLL_R_X29Y116/CLBLL_WW4C0 CLBLM_L_X26Y116/CLBLM_WR1END1 CLBLM_L_X28Y115/CLBLM_WW2A3 CLBLM_L_X30Y116/CLBLM_WW4C0 CLK_FEED_X78Y121/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW4A0 INT_L_X26Y115/WW2END3 INT_L_X26Y116/WR1BEG1 INT_L_X26Y116/WW2END_N0_3 INT_L_X28Y115/WW2BEG3 INT_L_X28Y115/WW4END_S0_0 INT_L_X28Y116/WW4END0 INT_L_X30Y116/WW4B0 INT_L_X32Y114/LOGIC_OUTS_L0 INT_L_X32Y114/NN2BEG0 INT_L_X32Y115/NN2A0 INT_L_X32Y115/NN2END_S2_0 INT_L_X32Y116/IMUX_L32 INT_L_X32Y116/NN2END0 INT_L_X32Y116/WW4BEG0 INT_R_X25Y115/IMUX19 INT_R_X25Y115/IMUX20 INT_R_X25Y115/IMUX3 INT_R_X25Y115/SR1END1 INT_R_X25Y116/SR1BEG1 INT_R_X25Y116/WR1END1 INT_R_X27Y115/WW2A3 INT_R_X29Y116/WW4C0 INT_R_X31Y116/WW4A0 VBRK_X73Y121/VBRK_WW4C0 VBRK_X79Y121/VBRK_WW4A0 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X26Y116/INT_L.WW2END_N0_3->>WR1BEG1 INT_L_X28Y115/INT_L.WW4END_S0_0->>WW2BEG3 INT_L_X32Y114/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X32Y116/INT_L.NN2END0->>IMUX_L32 INT_L_X32Y116/INT_L.NN2END0->>WW4BEG0 INT_R_X25Y115/INT_R.SR1END1->>IMUX19 INT_R_X25Y115/INT_R.SR1END1->>IMUX20 INT_R_X25Y115/INT_R.SR1END1->>IMUX3 INT_R_X25Y116/INT_R.WR1END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/di[data][12] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX6 BRAM_L_X38Y120/BRAM_EL1BEG3_0 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL6 BRAM_L_X38Y120/BRAM_IMUX6_1 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y118/CLBLM_L_A CLBLM_L_X36Y122/CLBLM_NE4C0 CLBLM_R_X37Y120/CLBLM_EL1BEG3 DSP_R_X35Y120/DSP_NE4C0_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_NE4C0 INT_L_X34Y118/LOGIC_OUTS_L8 INT_L_X34Y118/NE6BEG0 INT_L_X36Y121/SE2A0 INT_L_X36Y122/NE6END0 INT_L_X36Y122/SE2BEG0 INT_L_X38Y120/EL1END3 INT_L_X38Y120/NR1BEG3 INT_L_X38Y121/IMUX_L6 INT_L_X38Y121/NR1END3 INT_R_X35Y118/NE6A0 INT_R_X35Y119/NE6B0 INT_R_X35Y120/NE6C0 INT_R_X35Y121/NE6D0 INT_R_X35Y122/NE6E0 INT_R_X37Y120/EL1BEG3 INT_R_X37Y121/EL1BEG_N3 INT_R_X37Y121/SE2END0 VBRK_X89Y127/VBRK_NE4C0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX6_1->BRAM_FIFO36_DIBDIL6 CLBLM_L_X34Y118/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y118/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X36Y122/INT_L.NE6END0->>SE2BEG0 INT_L_X38Y120/INT_L.EL1END3->>NR1BEG3 INT_L_X38Y121/INT_L.NR1END3->>IMUX_L6 INT_R_X37Y121/INT_R.SE2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[10] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX41 CLBLL_L_X32Y117/CLBLL_L_D1 CLBLL_L_X32Y118/CLBLL_EE4B1 CLBLL_R_X25Y116/CLBLL_WW2END0 CLBLL_R_X25Y118/CLBLL_EE4BEG1 CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y116/CLBLL_L_AQ CLBLL_R_X27Y118/CLBLL_EE4B1 CLBLL_R_X29Y118/CLBLL_EE4BEG1 CLBLM_L_X26Y116/CLBLM_WW2END0 CLBLM_L_X26Y118/CLBLM_EE4BEG1 CLBLM_L_X28Y118/CLBLM_EE4B1 CLBLM_L_X30Y118/CLBLM_EE4BEG1 CLBLM_L_X34Y117/CLBLM_WW2A0 CLBLM_L_X34Y118/CLBLM_EL1BEG0 CLBLM_L_X34Y118/CLBLM_IMUX32 CLBLM_L_X34Y118/CLBLM_IMUX9 CLBLM_L_X34Y118/CLBLM_L_A5 CLBLM_L_X34Y118/CLBLM_M_C1 CLBLM_R_X33Y117/CLBLM_WW2A0 CLBLM_R_X33Y118/CLBLM_EL1BEG0 CLK_FEED_X78Y123/CLK_FEED_EE4B1 INT_INTERFACE_R_X31Y118/INT_INTERFACE_EE4B1 INT_L_X26Y116/WW2A0 INT_L_X26Y118/EE4A1 INT_L_X28Y118/EE4C1 INT_L_X30Y118/EE4A1 INT_L_X32Y117/IMUX_L41 INT_L_X32Y117/WW2END0 INT_L_X32Y118/EE4C1 INT_L_X34Y117/EL1END_S3_0 INT_L_X34Y117/SL1END0 INT_L_X34Y117/WW2BEG0 INT_L_X34Y118/EL1END0 INT_L_X34Y118/IMUX_L32 INT_L_X34Y118/IMUX_L9 INT_L_X34Y118/SL1BEG0 INT_R_X25Y116/NN2BEG1 INT_R_X25Y116/WW2END0 INT_R_X25Y117/NN2A1 INT_R_X25Y118/EE4BEG1 INT_R_X25Y118/NN2END1 INT_R_X27Y116/LOGIC_OUTS0 INT_R_X27Y116/WW2BEG0 INT_R_X27Y118/EE4B1 INT_R_X29Y118/EE4BEG1 INT_R_X29Y118/EE4END1 INT_R_X31Y118/EE4B1 INT_R_X33Y117/WW2A0 INT_R_X33Y118/EE4END1 INT_R_X33Y118/EL1BEG0 VBRK_X73Y123/VBRK_EE4BEG1 VBRK_X79Y123/VBRK_EE4B1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X32Y117/INT_L.WW2END0->>IMUX_L41 INT_L_X34Y117/INT_L.SL1END0->>WW2BEG0 INT_L_X34Y118/INT_L.EL1END0->>IMUX_L32 INT_L_X34Y118/INT_L.EL1END0->>IMUX_L9 INT_L_X34Y118/INT_L.EL1END0->>SL1BEG0 INT_R_X25Y116/INT_R.WW2END0->>NN2BEG1 INT_R_X25Y118/INT_R.NN2END1->>EE4BEG1 INT_R_X27Y116/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X29Y118/INT_R.EE4END1->>EE4BEG1 INT_R_X33Y118/INT_R.EE4END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][74] - 
wires: BRAM_INT_INTERFACE_L_X38Y111/INT_INTERFACE_EE4C1 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX4 BRAM_L_X38Y110/BRAM_EE4C1_1 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL5 BRAM_L_X38Y115/BRAM_IMUX4_1 CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y115/CLBLL_L_B CLBLM_L_X34Y111/CLBLM_SE4C1 CLBLM_L_X36Y111/CLBLM_EE4A1 CLBLM_R_X33Y111/CLBLM_SE4C1 CLBLM_R_X37Y111/CLBLM_EE4C1 DSP_R_X35Y110/DSP_EE4A1_1 INT_INTERFACE_R_X35Y111/INT_INTERFACE_EE4A1 INT_L_X32Y115/LOGIC_OUTS_L9 INT_L_X32Y115/SE6BEG1 INT_L_X34Y111/EE4BEG1 INT_L_X34Y111/SE6END1 INT_L_X36Y111/EE4B1 INT_L_X38Y111/EE4END1 INT_L_X38Y111/NN6BEG1 INT_L_X38Y112/NN6A1 INT_L_X38Y113/NN6B1 INT_L_X38Y114/NN6C1 INT_L_X38Y115/NN6D1 INT_L_X38Y116/IMUX_L4 INT_L_X38Y116/NN6E1 INT_L_X38Y116/SR1END1 INT_L_X38Y117/NN6END1 INT_L_X38Y117/SR1BEG1 INT_R_X33Y111/SE6E1 INT_R_X33Y112/SE6D1 INT_R_X33Y113/SE6C1 INT_R_X33Y114/SE6B1 INT_R_X33Y115/SE6A1 INT_R_X35Y111/EE4A1 INT_R_X37Y111/EE4C1 VBRK_X89Y116/VBRK_EE4A1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX4_1->BRAM_FIFO36_DIBDIL5 CLBLL_L_X32Y115/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X32Y115/INT_L.LOGIC_OUTS_L9->>SE6BEG1 INT_L_X34Y111/INT_L.SE6END1->>EE4BEG1 INT_L_X38Y111/INT_L.EE4END1->>NN6BEG1 INT_L_X38Y116/INT_L.SR1END1->>IMUX_L4 INT_L_X38Y117/INT_L.NN6END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hsize_n_0_][0] - 
wires: CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y112/CLBLL_L_AQ CLBLL_L_X32Y112/CLBLL_NW4A0 CLBLL_L_X32Y115/CLBLL_IMUX25 CLBLL_L_X32Y115/CLBLL_L_B5 CLBLL_R_X25Y115/CLBLL_IMUX14 CLBLL_R_X25Y115/CLBLL_IMUX21 CLBLL_R_X25Y115/CLBLL_IMUX6 CLBLL_R_X25Y115/CLBLL_L_A1 CLBLL_R_X25Y115/CLBLL_L_B1 CLBLL_R_X25Y115/CLBLL_L_C4 CLBLL_R_X25Y115/CLBLL_WL1END2 CLBLL_R_X27Y116/CLBLL_WW4C0 CLBLL_R_X29Y116/CLBLL_WW4A0 CLBLM_L_X26Y115/CLBLM_WL1END2 CLBLM_L_X28Y116/CLBLM_WW4C0 CLBLM_L_X30Y116/CLBLM_WW4A0 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_NW4A0_0 INT_INTERFACE_R_X31Y112/INT_INTERFACE_NW4A0 INT_L_X26Y115/WL1BEG2 INT_L_X26Y115/WW4END_S0_0 INT_L_X26Y116/WW4END0 INT_L_X28Y116/WW4B0 INT_L_X30Y115/NW6END_S0_0 INT_L_X30Y116/NW6END0 INT_L_X30Y116/WW4BEG0 INT_L_X32Y112/LOGIC_OUTS_L0 INT_L_X32Y112/NN2BEG0 INT_L_X32Y112/NW6BEG0 INT_L_X32Y113/NN2A0 INT_L_X32Y113/NN2END_S2_0 INT_L_X32Y114/NN2END0 INT_L_X32Y114/NR1BEG0 INT_L_X32Y115/IMUX_L25 INT_L_X32Y115/NR1END0 INT_R_X25Y115/IMUX14 INT_R_X25Y115/IMUX21 INT_R_X25Y115/IMUX6 INT_R_X25Y115/WL1END2 INT_R_X27Y116/WW4C0 INT_R_X29Y116/WW4A0 INT_R_X31Y112/NW6A0 INT_R_X31Y113/NW6B0 INT_R_X31Y114/NW6C0 INT_R_X31Y115/NW6D0 INT_R_X31Y116/NW6E0 VBRK_X73Y121/VBRK_WW4A0 VBRK_X79Y117/VBRK_NW4A0 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X26Y115/INT_L.WW4END_S0_0->>WL1BEG2 INT_L_X30Y116/INT_L.NW6END0->>WW4BEG0 INT_L_X32Y112/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X32Y112/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X32Y114/INT_L.NN2END0->>NR1BEG0 INT_L_X32Y115/INT_L.NR1END0->>IMUX_L25 INT_R_X25Y115/INT_R.WL1END2->>IMUX14 INT_R_X25Y115/INT_R.WL1END2->>IMUX21 INT_R_X25Y115/INT_R.WL1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/di[data][11] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_NW4END2 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX18 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_NE2A1 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU5 BRAM_L_X38Y120/BRAM_IMUX18_4 BRAM_L_X38Y120/BRAM_NE2A1_4 BRAM_L_X38Y120/BRAM_NW4END2_2 CLBLM_R_X37Y122/CLBLM_NW4END2 CLBLM_R_X37Y124/CLBLM_NE2A1 CLBLM_R_X39Y118/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y118/CLBLM_L_C INT_L_X38Y118/NW6A2 INT_L_X38Y119/NW6B2 INT_L_X38Y120/NW6C2 INT_L_X38Y121/NW6D2 INT_L_X38Y122/NW6E2 INT_L_X38Y124/IMUX_L18 INT_L_X38Y124/NE2END1 INT_R_X37Y122/NL1BEG1 INT_R_X37Y122/NW6END2 INT_R_X37Y123/NE2BEG1 INT_R_X37Y123/NL1END1 INT_R_X37Y124/NE2A1 INT_R_X39Y118/LOGIC_OUTS10 INT_R_X39Y118/NW6BEG2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX18_4->BRAM_FIFO36_DIBDIU5 CLBLM_R_X39Y118/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X38Y124/INT_L.NE2END1->>IMUX_L18 INT_R_X37Y122/INT_R.NW6END2->>NL1BEG1 INT_R_X37Y123/INT_R.NL1END1->>NE2BEG1 INT_R_X39Y118/INT_R.LOGIC_OUTS10->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[9] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_WW4A3 BRAM_L_X38Y115/BRAM_WW4A3_4 CLBLL_L_X32Y119/CLBLL_WW4C3 CLBLL_R_X29Y118/CLBLL_IMUX14 CLBLL_R_X29Y118/CLBLL_L_B1 CLBLL_R_X29Y118/CLBLL_SW2A2 CLBLM_L_X30Y117/CLBLM_IMUX6 CLBLM_L_X30Y117/CLBLM_L_A1 CLBLM_L_X30Y118/CLBLM_SW2A2 CLBLM_L_X34Y119/CLBLM_WW4A3 CLBLM_L_X36Y119/CLBLM_WW4C3 CLBLM_R_X33Y119/CLBLM_WW4A3 CLBLM_R_X37Y119/CLBLM_WW4A3 CLBLM_R_X39Y116/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y116/CLBLM_L_AQ CLBLM_R_X39Y118/CLBLM_IMUX23 CLBLM_R_X39Y118/CLBLM_L_C3 CLK_FEED_X78Y124/CLK_FEED_WW4C3 DSP_R_X35Y115/DSP_WW4C3_4 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW4C3 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WW4C3 INT_L_X30Y117/IMUX_L6 INT_L_X30Y117/SS2END2 INT_L_X30Y118/SS2A2 INT_L_X30Y118/SW2A2 INT_L_X30Y119/SS2BEG2 INT_L_X30Y119/SW2BEG2 INT_L_X30Y119/WW4END3 INT_L_X32Y119/WW4B3 INT_L_X34Y119/WW4BEG3 INT_L_X34Y119/WW4END3 INT_L_X36Y119/WW4B3 INT_L_X38Y119/NW2END3 INT_L_X38Y119/WW4BEG3 INT_R_X29Y118/IMUX14 INT_R_X29Y118/SW2END2 INT_R_X31Y119/WW4C3 INT_R_X33Y119/WW4A3 INT_R_X35Y119/WW4C3 INT_R_X37Y119/WW4A3 INT_R_X39Y116/LOGIC_OUTS0 INT_R_X39Y116/NL1BEG_N3 INT_R_X39Y116/NN2BEG3 INT_R_X39Y117/NN2A3 INT_R_X39Y118/IMUX23 INT_R_X39Y118/NN2END3 INT_R_X39Y118/NW2BEG3 INT_R_X39Y119/NW2A3 VBRK_X73Y123/VBRK_SW2A2 VBRK_X79Y124/VBRK_WW4C3 VBRK_X89Y124/VBRK_WW4C3 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X30Y117/INT_L.SS2END2->>IMUX_L6 INT_L_X30Y119/INT_L.WW4END3->>SS2BEG2 INT_L_X30Y119/INT_L.WW4END3->>SW2BEG2 INT_L_X34Y119/INT_L.WW4END3->>WW4BEG3 INT_L_X38Y119/INT_L.NW2END3->>WW4BEG3 INT_R_X29Y118/INT_R.SW2END2->>IMUX14 INT_R_X39Y116/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X39Y116/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X39Y118/INT_R.NN2END3->>IMUX23 INT_R_X39Y118/INT_R.NN2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][73] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX16 BRAM_L_X38Y115/BRAM_ER1BEG3_2 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU4 BRAM_L_X38Y115/BRAM_IMUX16_4 CLBLM_R_X37Y117/CLBLM_ER1BEG3 CLBLM_R_X37Y117/CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y117/CLBLM_L_C INT_L_X38Y117/ER1END3 INT_L_X38Y117/NE2BEG3 INT_L_X38Y118/ER1END_N3_3 INT_L_X38Y118/NE2A3 INT_L_X38Y118/WR1END_S1_0 INT_L_X38Y119/IMUX_L16 INT_L_X38Y119/WR1END0 INT_R_X37Y117/ER1BEG3 INT_R_X37Y117/LOGIC_OUTS10 INT_R_X39Y118/NE2END3 INT_R_X39Y118/WR1BEG_S0 INT_R_X39Y119/WR1BEG0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX16_4->BRAM_FIFO36_DIBDIU4 CLBLM_R_X37Y117/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X38Y117/INT_L.ER1END3->>NE2BEG3 INT_L_X38Y119/INT_L.WR1END0->>IMUX_L16 INT_R_X37Y117/INT_R.LOGIC_OUTS10->>ER1BEG3 INT_R_X39Y118/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hburst][2] - 
wires: CLBLM_R_X37Y117/CLBLM_IMUX30 CLBLM_R_X37Y117/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y117/CLBLM_L_BQ CLBLM_R_X37Y117/CLBLM_L_C5 INT_R_X37Y117/FAN_BOUNCE_S3_2 INT_R_X37Y117/IMUX30 INT_R_X37Y117/LOGIC_OUTS1 INT_R_X37Y117/NR1BEG1 INT_R_X37Y118/FAN_ALT2 INT_R_X37Y118/FAN_BOUNCE2 INT_R_X37Y118/NR1END1 
pips: CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y117/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X37Y117/INT_R.FAN_BOUNCE_S3_2->>IMUX30 INT_R_X37Y117/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X37Y118/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y118/INT_R.NR1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][10] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EE4C2 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX4 BRAM_L_X38Y115/BRAM_EE4C2_4 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL5 BRAM_L_X38Y120/BRAM_IMUX4_1 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y119/CLBLM_M_C CLBLM_L_X36Y119/CLBLM_EE4A2 CLBLM_R_X37Y119/CLBLM_EE4C2 DSP_R_X35Y115/DSP_EE4A2_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE4A2 INT_L_X34Y119/EE4BEG2 INT_L_X34Y119/LOGIC_OUTS_L14 INT_L_X36Y119/EE4B2 INT_L_X38Y119/EE4END2 INT_L_X38Y119/NN2BEG2 INT_L_X38Y120/NN2A2 INT_L_X38Y121/IMUX_L4 INT_L_X38Y121/NN2END2 INT_R_X35Y119/EE4A2 INT_R_X37Y119/EE4C2 VBRK_X89Y124/VBRK_EE4A2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX4_1->BRAM_FIFO36_DIBDIL5 CLBLM_L_X34Y119/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X34Y119/INT_L.LOGIC_OUTS_L14->>EE4BEG2 INT_L_X38Y119/INT_L.EE4END2->>NN2BEG2 INT_L_X38Y121/INT_L.NN2END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[8] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_WW4A0 BRAM_L_X38Y115/BRAM_WW4A0_3 CLBLL_L_X32Y118/CLBLL_WW4C0 CLBLL_L_X32Y120/CLBLL_WW4C0 CLBLM_L_X30Y117/CLBLM_IMUX9 CLBLM_L_X30Y117/CLBLM_L_A5 CLBLM_L_X30Y120/CLBLM_IMUX6 CLBLM_L_X30Y120/CLBLM_L_A1 CLBLM_L_X34Y118/CLBLM_WW4A0 CLBLM_L_X34Y119/CLBLM_IMUX31 CLBLM_L_X34Y119/CLBLM_M_C5 CLBLM_L_X34Y120/CLBLM_WW4A0 CLBLM_L_X36Y118/CLBLM_WW4C0 CLBLM_R_X33Y118/CLBLM_WW4A0 CLBLM_R_X33Y120/CLBLM_WW4A0 CLBLM_R_X37Y118/CLBLM_WW4A0 CLBLM_R_X39Y117/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y117/CLBLM_L_AQ CLK_FEED_X78Y123/CLK_FEED_WW4C0 CLK_FEED_X78Y125/CLK_FEED_WW4C0 DSP_R_X35Y115/DSP_WW4C0_3 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4C0 INT_INTERFACE_R_X31Y120/INT_INTERFACE_WW4C0 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW4C0 INT_L_X30Y117/IMUX_L9 INT_L_X30Y117/SR1BEG_S0 INT_L_X30Y117/WW4END_S0_0 INT_L_X30Y118/WW4END0 INT_L_X30Y119/WW4END_S0_0 INT_L_X30Y120/IMUX_L6 INT_L_X30Y120/NL1BEG_N3 INT_L_X30Y120/WW4END0 INT_L_X32Y118/WW4B0 INT_L_X32Y120/WW4B0 INT_L_X34Y117/WW4END_S0_0 INT_L_X34Y118/NN2BEG0 INT_L_X34Y118/WW4BEG0 INT_L_X34Y118/WW4END0 INT_L_X34Y119/IMUX_L31 INT_L_X34Y119/NN2A0 INT_L_X34Y119/NN2END_S2_0 INT_L_X34Y120/NN2END0 INT_L_X34Y120/WW4BEG0 INT_L_X36Y118/WW4B0 INT_L_X38Y117/NW2END_S0_0 INT_L_X38Y118/NW2END0 INT_L_X38Y118/WW4BEG0 INT_R_X31Y118/WW4C0 INT_R_X31Y120/WW4C0 INT_R_X33Y118/WW4A0 INT_R_X33Y120/WW4A0 INT_R_X35Y118/WW4C0 INT_R_X37Y118/WW4A0 INT_R_X39Y117/LOGIC_OUTS0 INT_R_X39Y117/NW2BEG0 INT_R_X39Y118/NW2A0 VBRK_X79Y123/VBRK_WW4C0 VBRK_X79Y125/VBRK_WW4C0 VBRK_X89Y123/VBRK_WW4C0 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y117/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y117/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X30Y117/INT_L.WW4END_S0_0->>SR1BEG_S0 INT_L_X30Y120/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X30Y120/INT_L.WW4END0->>NL1BEG_N3 INT_L_X34Y118/INT_L.WW4END0->>NN2BEG0 INT_L_X34Y118/INT_L.WW4END0->>WW4BEG0 INT_L_X34Y119/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X34Y120/INT_L.NN2END0->>WW4BEG0 INT_L_X38Y118/INT_L.NW2END0->>WW4BEG0 INT_R_X39Y117/INT_R.LOGIC_OUTS0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][72] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX2 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_NE2A0 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL4 BRAM_L_X38Y115/BRAM_IMUX2_1 BRAM_L_X38Y115/BRAM_NE2A0_1 CLBLM_L_X36Y114/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y114/CLBLM_L_A CLBLM_R_X37Y116/CLBLM_NE2A0 INT_L_X36Y114/LOGIC_OUTS_L8 INT_L_X36Y114/NE2BEG0 INT_L_X36Y115/NE2A0 INT_L_X38Y115/NE2END_S3_0 INT_L_X38Y116/BYP_ALT0 INT_L_X38Y116/BYP_BOUNCE0 INT_L_X38Y116/IMUX_L2 INT_L_X38Y116/NE2END0 INT_R_X37Y114/NE2END_S3_0 INT_R_X37Y115/NE2BEG0 INT_R_X37Y115/NE2END0 INT_R_X37Y116/NE2A0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX2_1->BRAM_FIFO36_DIBDIL4 CLBLM_L_X36Y114/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y114/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_L_X38Y116/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X38Y116/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X38Y116/INT_L.NE2END0->>BYP_ALT0 INT_R_X37Y115/INT_R.NE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hburst][1] - 
wires: CLBLM_L_X36Y113/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y113/CLBLM_L_AQ CLBLM_L_X36Y114/CLBLM_IMUX9 CLBLM_L_X36Y114/CLBLM_L_A5 INT_L_X36Y113/LOGIC_OUTS_L0 INT_L_X36Y113/NR1BEG0 INT_L_X36Y114/IMUX_L9 INT_L_X36Y114/NR1END0 
pips: CLBLM_L_X36Y113/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y114/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X36Y113/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X36Y114/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][9] - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX16 BRAM_L_X38Y120/BRAM_ER1BEG1_2 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU4 BRAM_L_X38Y120/BRAM_IMUX16_4 CLBLM_R_X37Y122/CLBLM_ER1BEG1 CLBLM_R_X37Y122/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y122/CLBLM_L_A INT_L_X38Y122/ER1END1 INT_L_X38Y122/NR1BEG1 INT_L_X38Y123/NL1BEG0 INT_L_X38Y123/NL1END_S3_0 INT_L_X38Y123/NR1END1 INT_L_X38Y124/IMUX_L16 INT_L_X38Y124/NL1END0 INT_R_X37Y122/ER1BEG1 INT_R_X37Y122/LOGIC_OUTS8 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX16_4->BRAM_FIFO36_DIBDIU4 CLBLM_R_X37Y122/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y122/INT_L.ER1END1->>NR1BEG1 INT_L_X38Y123/INT_L.NR1END1->>NL1BEG0 INT_L_X38Y124/INT_L.NL1END0->>IMUX_L16 INT_R_X37Y122/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[7] - 
wires: CLBLL_L_X32Y117/CLBLL_WW4C1 CLBLL_L_X32Y118/CLBLL_IMUX33 CLBLL_L_X32Y118/CLBLL_L_C1 CLBLM_L_X30Y117/CLBLM_IMUX26 CLBLM_L_X30Y117/CLBLM_L_B4 CLBLM_L_X34Y117/CLBLM_WW4A1 CLBLM_L_X34Y124/CLBLM_SW4A0 CLBLM_L_X36Y117/CLBLM_WW2A0 CLBLM_L_X36Y117/CLBLM_WW2END0 CLBLM_R_X33Y117/CLBLM_WW4A1 CLBLM_R_X33Y124/CLBLM_SW4A0 CLBLM_R_X37Y117/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y117/CLBLM_L_AQ CLBLM_R_X37Y122/CLBLM_IMUX10 CLBLM_R_X37Y122/CLBLM_L_A4 CLK_FEED_X78Y122/CLK_FEED_WW4C1 DSP_R_X35Y115/DSP_WW2A0_2 DSP_R_X35Y115/DSP_WW2END0_2 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW4C1 INT_INTERFACE_R_X35Y117/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X35Y117/INT_INTERFACE_WW2END0 INT_L_X30Y117/GFAN0 INT_L_X30Y117/IMUX_L26 INT_L_X30Y117/WW4END1 INT_L_X32Y117/WW4B1 INT_L_X32Y118/IMUX_L33 INT_L_X32Y118/SS2END0 INT_L_X32Y119/SS2A0 INT_L_X32Y120/SS2BEG0 INT_L_X32Y120/SW6END0 INT_L_X34Y117/WW2END0 INT_L_X34Y117/WW4BEG1 INT_L_X34Y124/NW2END1 INT_L_X34Y124/SW6BEG0 INT_L_X36Y117/WR1END1 INT_L_X36Y117/WW2A0 INT_L_X36Y117/WW2BEG0 INT_R_X31Y117/WW4C1 INT_R_X33Y117/WW4A1 INT_R_X33Y120/SW6E0 INT_R_X33Y121/SW6D0 INT_R_X33Y122/SW6C0 INT_R_X33Y123/SW6B0 INT_R_X33Y124/SW6A0 INT_R_X35Y117/NN6BEG1 INT_R_X35Y117/WW2A0 INT_R_X35Y117/WW2END0 INT_R_X35Y118/NN6A1 INT_R_X35Y119/NN6B1 INT_R_X35Y120/NN6C1 INT_R_X35Y121/NN6D1 INT_R_X35Y122/NN6E1 INT_R_X35Y123/NN6END1 INT_R_X35Y123/NW2BEG1 INT_R_X35Y124/NW2A1 INT_R_X37Y117/LOGIC_OUTS0 INT_R_X37Y117/NN6BEG0 INT_R_X37Y117/WR1BEG1 INT_R_X37Y117/WW2BEG0 INT_R_X37Y118/NN6A0 INT_R_X37Y119/NN6B0 INT_R_X37Y120/NN6C0 INT_R_X37Y121/NN6D0 INT_R_X37Y122/IMUX10 INT_R_X37Y122/NN6E0 INT_R_X37Y122/NN6END_S1_0 INT_R_X37Y122/SR1BEG_S0 INT_R_X37Y123/NN6END0 VBRK_X79Y122/VBRK_WW4C1 VBRK_X89Y122/VBRK_WW2A0 VBRK_X89Y122/VBRK_WW2END0 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X37Y117/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y122/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y117/INT_L.GFAN0->>IMUX_L26 INT_L_X30Y117/INT_L.WW4END1->>GFAN0 INT_L_X32Y118/INT_L.SS2END0->>IMUX_L33 INT_L_X32Y120/INT_L.SW6END0->>SS2BEG0 INT_L_X34Y117/INT_L.WW2END0->>WW4BEG1 INT_L_X34Y124/INT_L.NW2END1->>SW6BEG0 INT_L_X36Y117/INT_L.WR1END1->>WW2BEG0 INT_R_X35Y117/INT_R.WW2END0->>NN6BEG1 INT_R_X35Y123/INT_R.NN6END1->>NW2BEG1 INT_R_X37Y117/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X37Y117/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X37Y117/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X37Y122/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X37Y122/INT_R.SR1BEG_S0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][71] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX5 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU3 BRAM_L_X38Y115/BRAM_IMUX5_3 CLBLM_R_X39Y118/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y118/CLBLM_L_D INT_L_X38Y118/IMUX_L5 INT_L_X38Y118/WL1END2 INT_R_X39Y118/LOGIC_OUTS11 INT_R_X39Y118/WL1BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX5_3->BRAM_FIFO36_DIBDIU3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X38Y118/INT_L.WL1END2->>IMUX_L5 INT_R_X39Y118/INT_R.LOGIC_OUTS11->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hburst][0] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EE4BEG0 BRAM_L_X38Y115/BRAM_EE4BEG0_4 CLBLL_L_X40Y118/CLBLL_WW2END0 CLBLL_L_X40Y119/CLBLL_EE4B0 CLBLM_R_X37Y119/CLBLM_EE4BEG0 CLBLM_R_X37Y119/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y119/CLBLM_L_AQ CLBLM_R_X39Y118/CLBLM_IMUX42 CLBLM_R_X39Y118/CLBLM_L_D6 CLBLM_R_X39Y118/CLBLM_WW2END0 CLBLM_R_X39Y119/CLBLM_EE4B0 INT_L_X38Y119/EE4A0 INT_L_X40Y118/WW2A0 INT_L_X40Y119/EE4C0 INT_R_X37Y119/EE4BEG0 INT_R_X37Y119/LOGIC_OUTS0 INT_R_X39Y118/IMUX42 INT_R_X39Y118/WW2END0 INT_R_X39Y119/EE4B0 INT_R_X41Y118/SL1END0 INT_R_X41Y118/WW2BEG0 INT_R_X41Y119/EE4END0 INT_R_X41Y119/SL1BEG0 VBRK_X99Y123/VBRK_WW2END0 VBRK_X99Y124/VBRK_EE4B0 
pips: CLBLM_R_X37Y119/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X37Y119/INT_R.LOGIC_OUTS0->>EE4BEG0 INT_R_X39Y118/INT_R.WW2END0->>IMUX42 INT_R_X41Y118/INT_R.SL1END0->>WW2BEG0 INT_R_X41Y119/INT_R.EE4END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][8] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX2 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL4 BRAM_L_X38Y120/BRAM_IMUX2_1 BRAM_L_X38Y120/BRAM_NE2A2_0 CLBLM_R_X37Y119/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y119/CLBLM_M_A CLBLM_R_X37Y119/CLBLM_M_AMUX CLBLM_R_X37Y120/CLBLM_NE2A2 INT_L_X38Y120/NE2END2 INT_L_X38Y120/NL1BEG1 INT_L_X38Y121/IMUX_L2 INT_L_X38Y121/NL1END1 INT_R_X37Y119/LOGIC_OUTS20 INT_R_X37Y119/NE2BEG2 INT_R_X37Y120/NE2A2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX2_1->BRAM_FIFO36_DIBDIL4 CLBLM_R_X37Y119/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X37Y119/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X38Y120/INT_L.NE2END2->>NL1BEG1 INT_L_X38Y121/INT_L.NL1END1->>IMUX_L2 INT_R_X37Y119/INT_R.LOGIC_OUTS20->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[6] - 
wires: CLBLL_L_X32Y117/CLBLL_WW4B2 CLBLL_R_X27Y121/CLBLL_NW4END2 CLBLL_R_X27Y124/CLBLL_SE4BEG1 CLBLL_R_X29Y117/CLBLL_ER1BEG2 CLBLL_R_X29Y117/CLBLL_WW4END2 CLBLL_R_X29Y120/CLBLL_EL1BEG0 CLBLM_L_X28Y121/CLBLM_NW4END2 CLBLM_L_X28Y124/CLBLM_SE4BEG1 CLBLM_L_X30Y117/CLBLM_ER1BEG2 CLBLM_L_X30Y117/CLBLM_IMUX14 CLBLM_L_X30Y117/CLBLM_L_B1 CLBLM_L_X30Y117/CLBLM_WW4END2 CLBLM_L_X30Y120/CLBLM_EL1BEG0 CLBLM_L_X30Y120/CLBLM_IMUX16 CLBLM_L_X30Y120/CLBLM_L_B3 CLBLM_L_X34Y117/CLBLM_WW2END1 CLBLM_L_X36Y118/CLBLM_NW4END1 CLBLM_R_X33Y117/CLBLM_WW2END1 CLBLM_R_X37Y114/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y114/CLBLM_M_BQ CLBLM_R_X37Y119/CLBLM_IMUX11 CLBLM_R_X37Y119/CLBLM_M_A4 CLK_FEED_X78Y122/CLK_FEED_WW4B2 DSP_R_X35Y115/DSP_NW4END1_3 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW4B2 INT_INTERFACE_R_X35Y118/INT_INTERFACE_NW4END1 INT_L_X28Y117/NW6A2 INT_L_X28Y118/NW6B2 INT_L_X28Y119/NW6C2 INT_L_X28Y120/NW6D2 INT_L_X28Y120/SE6E1 INT_L_X28Y121/NW6E2 INT_L_X28Y121/SE6D1 INT_L_X28Y122/SE6C1 INT_L_X28Y123/SE6B1 INT_L_X28Y124/SE6A1 INT_L_X30Y117/ER1END2 INT_L_X30Y117/IMUX_L14 INT_L_X30Y117/WW4C2 INT_L_X30Y119/EL1END_S3_0 INT_L_X30Y120/EL1END0 INT_L_X30Y120/IMUX_L16 INT_L_X32Y117/WW4A2 INT_L_X34Y117/WW2A1 INT_L_X36Y114/NW6A1 INT_L_X36Y115/NW6B1 INT_L_X36Y116/NW6C1 INT_L_X36Y117/NW6D1 INT_L_X36Y118/NW6E1 INT_R_X27Y121/NL1BEG1 INT_R_X27Y121/NW6END2 INT_R_X27Y122/NL1END1 INT_R_X27Y122/NN2BEG1 INT_R_X27Y123/NN2A1 INT_R_X27Y124/NN2END1 INT_R_X27Y124/SE6BEG1 INT_R_X29Y117/ER1BEG2 INT_R_X29Y117/NW6BEG2 INT_R_X29Y117/WW4END2 INT_R_X29Y120/EL1BEG0 INT_R_X29Y120/SE6END1 INT_R_X31Y117/WW4B2 INT_R_X33Y117/WW2END1 INT_R_X33Y117/WW4BEG2 INT_R_X35Y117/SR1END1 INT_R_X35Y117/WW2BEG1 INT_R_X35Y118/NW6END1 INT_R_X35Y118/SR1BEG1 INT_R_X37Y114/LOGIC_OUTS5 INT_R_X37Y114/NN6BEG1 INT_R_X37Y114/NW6BEG1 INT_R_X37Y115/NN6A1 INT_R_X37Y116/NN6B1 INT_R_X37Y117/NN6C1 INT_R_X37Y118/NN6D1 INT_R_X37Y119/IMUX11 INT_R_X37Y119/NN6E1 INT_R_X37Y119/SR1END1 INT_R_X37Y120/NN6END1 INT_R_X37Y120/SR1BEG1 VBRK_X73Y122/VBRK_ER1BEG2 VBRK_X73Y122/VBRK_WW4END2 VBRK_X73Y125/VBRK_EL1BEG0 VBRK_X79Y122/VBRK_WW4B2 VBRK_X89Y123/VBRK_NW4END1 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y114/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y119/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X30Y117/INT_L.ER1END2->>IMUX_L14 INT_L_X30Y120/INT_L.EL1END0->>IMUX_L16 INT_R_X27Y121/INT_R.NW6END2->>NL1BEG1 INT_R_X27Y122/INT_R.NL1END1->>NN2BEG1 INT_R_X27Y124/INT_R.NN2END1->>SE6BEG1 INT_R_X29Y117/INT_R.WW4END2->>ER1BEG2 INT_R_X29Y117/INT_R.WW4END2->>NW6BEG2 INT_R_X29Y120/INT_R.SE6END1->>EL1BEG0 INT_R_X33Y117/INT_R.WW2END1->>WW4BEG2 INT_R_X35Y117/INT_R.SR1END1->>WW2BEG1 INT_R_X35Y118/INT_R.NW6END1->>SR1BEG1 INT_R_X37Y114/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X37Y114/INT_R.LOGIC_OUTS5->>NW6BEG1 INT_R_X37Y119/INT_R.SR1END1->>IMUX11 INT_R_X37Y120/INT_R.NN6END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][70] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX38 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_EE2BEG2 BRAM_L_X38Y115/BRAM_EE2BEG2_0 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL3 BRAM_L_X38Y115/BRAM_IMUX38_0 CLBLM_L_X34Y115/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y115/CLBLM_M_B CLBLM_L_X36Y115/CLBLM_EE2BEG2 CLBLM_R_X37Y115/CLBLM_EE2BEG2 DSP_R_X35Y115/DSP_EE2BEG2_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EE2BEG2 INT_L_X34Y115/ER1BEG2 INT_L_X34Y115/LOGIC_OUTS_L13 INT_L_X36Y115/EE2A2 INT_L_X38Y115/EE2A2 INT_L_X38Y115/IMUX_L38 INT_L_X38Y115/WR1END3 INT_R_X35Y115/EE2BEG2 INT_R_X35Y115/ER1END2 INT_R_X37Y115/EE2BEG2 INT_R_X37Y115/EE2END2 INT_R_X39Y115/EE2END2 INT_R_X39Y115/WR1BEG3 VBRK_X89Y120/VBRK_EE2BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX38_0->BRAM_FIFO36_DIBDIL3 CLBLM_L_X34Y115/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y115/INT_L.LOGIC_OUTS_L13->>ER1BEG2 INT_L_X38Y115/INT_L.WR1END3->>IMUX_L38 INT_R_X35Y115/INT_R.ER1END2->>EE2BEG2 INT_R_X37Y115/INT_R.EE2END2->>EE2BEG2 INT_R_X39Y115/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hmaster_n_0_][3] - 
wires: CLBLL_L_X32Y116/CLBLL_WW4B1 CLBLL_L_X32Y118/CLBLL_WW4B1 CLBLL_L_X32Y123/CLBLL_SW4A0 CLBLL_R_X27Y111/CLBLL_WW2A0 CLBLL_R_X27Y112/CLBLL_BYP2 CLBLL_R_X27Y112/CLBLL_L_CX CLBLL_R_X27Y114/CLBLL_SW4END0 CLBLL_R_X29Y116/CLBLL_WW4END1 CLBLL_R_X29Y118/CLBLL_IMUX23 CLBLL_R_X29Y118/CLBLL_L_C3 CLBLL_R_X29Y118/CLBLL_WW4END1 CLBLM_L_X26Y111/CLBLM_BYP4 CLBLM_L_X26Y111/CLBLM_M_BX CLBLM_L_X28Y111/CLBLM_WW2A0 CLBLM_L_X28Y114/CLBLM_SW4END0 CLBLM_L_X28Y117/CLBLM_IMUX9 CLBLM_L_X28Y117/CLBLM_L_A5 CLBLM_L_X28Y118/CLBLM_IMUX21 CLBLM_L_X28Y118/CLBLM_L_C4 CLBLM_L_X30Y116/CLBLM_WW4END1 CLBLM_L_X30Y118/CLBLM_IMUX17 CLBLM_L_X30Y118/CLBLM_M_B3 CLBLM_L_X30Y118/CLBLM_WW4END1 CLBLM_L_X34Y115/CLBLM_IMUX18 CLBLM_L_X34Y115/CLBLM_M_B2 CLBLM_L_X34Y115/CLBLM_SE2A1 CLBLM_R_X33Y115/CLBLM_SE2A1 CLBLM_R_X33Y116/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y116/CLBLM_L_BQ CLK_FEED_X78Y121/CLK_FEED_WW4B1 CLK_FEED_X78Y123/CLK_FEED_WW4B1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_SW4A0_2 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW4B1 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4B1 INT_INTERFACE_R_X31Y123/INT_INTERFACE_SW4A0 INT_L_X26Y111/BYP_ALT4 INT_L_X26Y111/BYP_L4 INT_L_X26Y111/WW2END0 INT_L_X28Y111/SS6END0 INT_L_X28Y111/WW2BEG0 INT_L_X28Y112/SS6E0 INT_L_X28Y113/SS6D0 INT_L_X28Y114/SS6C0 INT_L_X28Y114/SW6E0 INT_L_X28Y115/SS6B0 INT_L_X28Y115/SW6D0 INT_L_X28Y116/SS6A0 INT_L_X28Y116/SW6C0 INT_L_X28Y117/IMUX_L9 INT_L_X28Y117/NW2END1 INT_L_X28Y117/SS6BEG0 INT_L_X28Y117/SW6B0 INT_L_X28Y118/IMUX_L21 INT_L_X28Y118/SW6A0 INT_L_X28Y118/WR1END2 INT_L_X30Y116/WW4C1 INT_L_X30Y118/IMUX_L17 INT_L_X30Y118/SL1END0 INT_L_X30Y118/WW4C1 INT_L_X30Y119/SL1BEG0 INT_L_X30Y119/SW6END0 INT_L_X32Y116/WW4A1 INT_L_X32Y118/WW4A1 INT_L_X32Y123/NW2END1 INT_L_X32Y123/SW6BEG0 INT_L_X34Y115/IMUX_L18 INT_L_X34Y115/SE2END1 INT_R_X27Y111/WW2A0 INT_R_X27Y112/BYP2 INT_R_X27Y112/BYP_ALT2 INT_R_X27Y112/SR1END1 INT_R_X27Y113/SL1END0 INT_R_X27Y113/SR1BEG1 INT_R_X27Y114/SL1BEG0 INT_R_X27Y114/SW6END0 INT_R_X29Y116/NW2BEG1 INT_R_X29Y116/WW4END1 INT_R_X29Y117/NW2A1 INT_R_X29Y118/GFAN1 INT_R_X29Y118/IMUX23 INT_R_X29Y118/SW6BEG0 INT_R_X29Y118/WR1BEG2 INT_R_X29Y118/WW4END1 INT_R_X31Y116/WW4B1 INT_R_X31Y118/WW4B1 INT_R_X31Y119/SW6E0 INT_R_X31Y120/SW6D0 INT_R_X31Y121/SW6C0 INT_R_X31Y122/SW6B0 INT_R_X31Y123/SW6A0 INT_R_X33Y115/SE2A1 INT_R_X33Y116/LOGIC_OUTS1 INT_R_X33Y116/NN2BEG1 INT_R_X33Y116/NN6BEG1 INT_R_X33Y116/SE2BEG1 INT_R_X33Y116/WW4BEG1 INT_R_X33Y117/NN2A1 INT_R_X33Y117/NN6A1 INT_R_X33Y118/NN2END1 INT_R_X33Y118/NN6B1 INT_R_X33Y118/WW4BEG1 INT_R_X33Y119/NN6C1 INT_R_X33Y120/NN6D1 INT_R_X33Y121/NN6E1 INT_R_X33Y122/NN6END1 INT_R_X33Y122/NW2BEG1 INT_R_X33Y123/NW2A1 VBRK_X73Y121/VBRK_WW4END1 VBRK_X73Y123/VBRK_WW4END1 VBRK_X79Y121/VBRK_WW4B1 VBRK_X79Y123/VBRK_WW4B1 VBRK_X79Y128/VBRK_SW4A0 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X26Y111/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X33Y116/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y111/INT_L.BYP_ALT4->>BYP_L4 INT_L_X26Y111/INT_L.WW2END0->>BYP_ALT4 INT_L_X28Y111/INT_L.SS6END0->>WW2BEG0 INT_L_X28Y117/INT_L.NW2END1->>IMUX_L9 INT_L_X28Y117/INT_L.NW2END1->>SS6BEG0 INT_L_X28Y118/INT_L.WR1END2->>IMUX_L21 INT_L_X30Y118/INT_L.SL1END0->>IMUX_L17 INT_L_X30Y119/INT_L.SW6END0->>SL1BEG0 INT_L_X32Y123/INT_L.NW2END1->>SW6BEG0 INT_L_X34Y115/INT_L.SE2END1->>IMUX_L18 INT_R_X27Y112/INT_R.BYP_ALT2->>BYP2 INT_R_X27Y112/INT_R.SR1END1->>BYP_ALT2 INT_R_X27Y113/INT_R.SL1END0->>SR1BEG1 INT_R_X27Y114/INT_R.SW6END0->>SL1BEG0 INT_R_X29Y116/INT_R.WW4END1->>NW2BEG1 INT_R_X29Y118/INT_R.GFAN1->>IMUX23 INT_R_X29Y118/INT_R.WW4END1->>GFAN1 INT_R_X29Y118/INT_R.WW4END1->>SW6BEG0 INT_R_X29Y118/INT_R.WW4END1->>WR1BEG2 INT_R_X33Y116/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X33Y116/INT_R.LOGIC_OUTS1->>NN6BEG1 INT_R_X33Y116/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X33Y116/INT_R.LOGIC_OUTS1->>WW4BEG1 INT_R_X33Y118/INT_R.NN2END1->>WW4BEG1 INT_R_X33Y122/INT_R.NN6END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

x0/di[data][125] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX13 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_NE2A2 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU14 BRAM_L_X38Y115/BRAM_IMUX13_4 BRAM_L_X38Y115/BRAM_NE2A2_4 CLBLM_L_X34Y122/CLBLM_EE2BEG2 CLBLM_L_X36Y122/CLBLM_SE4BEG2 CLBLM_R_X33Y122/CLBLM_EE2BEG2 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y122/CLBLM_L_AMUX CLBLM_R_X37Y119/CLBLM_NE2A2 DSP_R_X35Y120/DSP_SE4BEG2_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_SE4BEG2 INT_L_X34Y122/EE2A2 INT_L_X36Y118/SE6E2 INT_L_X36Y119/SE6D2 INT_L_X36Y120/SE6C2 INT_L_X36Y121/SE6B2 INT_L_X36Y122/SE6A2 INT_L_X38Y119/IMUX_L13 INT_L_X38Y119/NE2END2 INT_R_X33Y122/EE2BEG2 INT_R_X33Y122/LOGIC_OUTS16 INT_R_X35Y122/EE2END2 INT_R_X35Y122/SE6BEG2 INT_R_X37Y118/NE2BEG2 INT_R_X37Y118/SE6END2 INT_R_X37Y119/NE2A2 VBRK_X89Y127/VBRK_SE4BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX13_4->BRAM_FIFO36_DIADIU14 CLBLM_R_X33Y122/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X38Y119/INT_L.NE2END2->>IMUX_L13 INT_R_X33Y122/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X35Y122/INT_R.EE2END2->>SE6BEG2 INT_R_X37Y118/INT_R.SE6END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][61] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX13 BRAM_L_X38Y120/BRAM_ER1BEG2_3 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU14 BRAM_L_X38Y120/BRAM_IMUX13_4 CLBLL_L_X32Y123/CLBLL_EE4A0 CLBLM_L_X30Y123/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y123/CLBLM_L_A CLBLM_L_X34Y123/CLBLM_EE4C0 CLBLM_L_X36Y123/CLBLM_EE2BEG1 CLBLM_R_X33Y123/CLBLM_EE4C0 CLBLM_R_X37Y123/CLBLM_ER1BEG2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4A0_2 DSP_R_X35Y120/DSP_EE2BEG1_3 INT_INTERFACE_R_X31Y123/INT_INTERFACE_EE4A0 INT_INTERFACE_R_X35Y123/INT_INTERFACE_EE2BEG1 INT_L_X30Y123/EE4BEG0 INT_L_X30Y123/LOGIC_OUTS_L8 INT_L_X32Y123/EE4B0 INT_L_X34Y123/EE4END0 INT_L_X34Y123/ER1BEG1 INT_L_X36Y123/EE2A1 INT_L_X38Y123/ER1END2 INT_L_X38Y123/NR1BEG2 INT_L_X38Y124/IMUX_L13 INT_L_X38Y124/NR1END2 INT_R_X31Y123/EE4A0 INT_R_X33Y123/EE4C0 INT_R_X35Y123/EE2BEG1 INT_R_X35Y123/ER1END1 INT_R_X37Y123/EE2END1 INT_R_X37Y123/ER1BEG2 VBRK_X79Y128/VBRK_EE4A0 VBRK_X89Y128/VBRK_EE2BEG1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX13_4->BRAM_FIFO36_DIADIU14 CLBLM_L_X30Y123/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y123/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X34Y123/INT_L.EE4END0->>ER1BEG1 INT_L_X38Y123/INT_L.ER1END2->>NR1BEG2 INT_L_X38Y124/INT_L.NR1END2->>IMUX_L13 INT_R_X35Y123/INT_R.ER1END1->>EE2BEG1 INT_R_X37Y123/INT_R.EE2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][7] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX5 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU3 BRAM_L_X38Y120/BRAM_IMUX5_3 BRAM_L_X38Y120/BRAM_NE2A2_1 CLBLM_R_X37Y118/CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y118/CLBLM_L_C CLBLM_R_X37Y121/CLBLM_NE2A2 INT_L_X38Y121/NE2END2 INT_L_X38Y121/NN2BEG2 INT_L_X38Y122/NN2A2 INT_L_X38Y123/IMUX_L5 INT_L_X38Y123/NN2END2 INT_R_X37Y118/LOGIC_OUTS10 INT_R_X37Y118/NN2BEG2 INT_R_X37Y119/NN2A2 INT_R_X37Y120/NE2BEG2 INT_R_X37Y120/NN2END2 INT_R_X37Y121/NE2A2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX5_3->BRAM_FIFO36_DIBDIU3 CLBLM_R_X37Y118/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X38Y121/INT_L.NE2END2->>NN2BEG2 INT_L_X38Y123/INT_L.NN2END2->>IMUX_L5 INT_R_X37Y118/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X37Y120/INT_R.NN2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[5] - 
wires: CLBLM_L_X34Y114/CLBLM_WW4END0 CLBLM_L_X34Y119/CLBLM_IMUX24 CLBLM_L_X34Y119/CLBLM_M_B5 CLBLM_L_X36Y114/CLBLM_WW4B0 CLBLM_L_X36Y118/CLBLM_NW4END0 CLBLM_R_X33Y114/CLBLM_WW4END0 CLBLM_R_X33Y117/CLBLM_IMUX20 CLBLM_R_X33Y117/CLBLM_L_C2 CLBLM_R_X37Y114/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y114/CLBLM_M_AQ CLBLM_R_X37Y118/CLBLM_IMUX20 CLBLM_R_X37Y118/CLBLM_L_C2 DSP_R_X35Y110/DSP_WW4B0_4 DSP_R_X35Y115/DSP_NW4END0_3 INT_INTERFACE_R_X35Y114/INT_INTERFACE_WW4B0 INT_INTERFACE_R_X35Y118/INT_INTERFACE_NW4END0 INT_L_X34Y114/WW4C0 INT_L_X34Y118/NW2END_S0_0 INT_L_X34Y119/IMUX_L24 INT_L_X34Y119/NW2END0 INT_L_X36Y114/NW6A0 INT_L_X36Y114/WW4A0 INT_L_X36Y115/NW6B0 INT_L_X36Y116/NW6C0 INT_L_X36Y117/NW6D0 INT_L_X36Y118/NW6E0 INT_R_X33Y113/WW4END_S0_0 INT_R_X33Y114/NL1BEG2 INT_R_X33Y114/NL1BEG_N3 INT_R_X33Y114/WW4END0 INT_R_X33Y115/NL1END2 INT_R_X33Y115/NN2BEG2 INT_R_X33Y116/NN2A2 INT_R_X33Y117/IMUX20 INT_R_X33Y117/NN2END2 INT_R_X35Y114/WW4B0 INT_R_X35Y117/NW6END_S0_0 INT_R_X35Y118/NW2BEG0 INT_R_X35Y118/NW6END0 INT_R_X35Y119/NW2A0 INT_R_X37Y114/LOGIC_OUTS4 INT_R_X37Y114/NN6BEG0 INT_R_X37Y114/NW6BEG0 INT_R_X37Y114/WW4BEG0 INT_R_X37Y115/NN6A0 INT_R_X37Y116/NN6B0 INT_R_X37Y117/NN6C0 INT_R_X37Y118/IMUX20 INT_R_X37Y118/NN6D0 INT_R_X37Y118/SR1END1 INT_R_X37Y119/NN6E0 INT_R_X37Y119/NN6END_S1_0 INT_R_X37Y119/SR1BEG1 INT_R_X37Y119/SR1BEG_S0 INT_R_X37Y120/NN6END0 VBRK_X89Y119/VBRK_WW4B0 VBRK_X89Y123/VBRK_NW4END0 
pips: CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X37Y114/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X34Y119/INT_L.NW2END0->>IMUX_L24 INT_R_X33Y114/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X33Y114/INT_R.WW4END0->>NL1BEG_N3 INT_R_X33Y115/INT_R.NL1END2->>NN2BEG2 INT_R_X33Y117/INT_R.NN2END2->>IMUX20 INT_R_X35Y118/INT_R.NW6END0->>NW2BEG0 INT_R_X37Y114/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X37Y114/INT_R.LOGIC_OUTS4->>NW6BEG0 INT_R_X37Y114/INT_R.LOGIC_OUTS4->>WW4BEG0 INT_R_X37Y118/INT_R.SR1END1->>IMUX20 INT_R_X37Y119/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X37Y119/INT_R.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][69] - 
wires: BRAM_INT_INTERFACE_L_X38Y113/INT_INTERFACE_NE4BEG2 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX3 BRAM_L_X38Y110/BRAM_NE4BEG2_3 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU2 BRAM_L_X38Y115/BRAM_IMUX3_3 CLBLL_L_X32Y114/CLBLL_SE4C2 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y118/CLBLM_M_C CLBLM_L_X34Y114/CLBLM_EE4A2 CLBLM_L_X36Y114/CLBLM_EE4C2 CLBLM_R_X33Y114/CLBLM_EE4A2 CLBLM_R_X37Y113/CLBLM_NE4BEG2 CLK_FEED_X78Y119/CLK_FEED_SE4C2 DSP_R_X35Y110/DSP_EE4C2_4 INT_INTERFACE_R_X31Y114/INT_INTERFACE_SE4C2 INT_INTERFACE_R_X35Y114/INT_INTERFACE_EE4C2 INT_L_X30Y118/LOGIC_OUTS_L14 INT_L_X30Y118/SE6BEG2 INT_L_X32Y114/EE4BEG2 INT_L_X32Y114/SE6END2 INT_L_X34Y114/EE4B2 INT_L_X36Y113/SE2A2 INT_L_X36Y114/EE4END2 INT_L_X36Y114/SE2BEG2 INT_L_X38Y113/NE6A2 INT_L_X38Y114/NE6B2 INT_L_X38Y115/NE6C2 INT_L_X38Y116/NE6D2 INT_L_X38Y117/NE6E2 INT_L_X38Y118/IMUX_L3 INT_L_X38Y118/NW2END2 INT_R_X31Y114/SE6E2 INT_R_X31Y115/SE6D2 INT_R_X31Y116/SE6C2 INT_R_X31Y117/SE6B2 INT_R_X31Y118/SE6A2 INT_R_X33Y114/EE4A2 INT_R_X35Y114/EE4C2 INT_R_X37Y113/NE6BEG2 INT_R_X37Y113/SE2END2 INT_R_X39Y117/NE6END2 INT_R_X39Y117/NW2BEG2 INT_R_X39Y118/NW2A2 VBRK_X79Y119/VBRK_SE4C2 VBRK_X89Y119/VBRK_EE4C2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX3_3->BRAM_FIFO36_DIBDIU2 CLBLM_L_X30Y118/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y118/INT_L.LOGIC_OUTS_L14->>SE6BEG2 INT_L_X32Y114/INT_L.SE6END2->>EE4BEG2 INT_L_X36Y114/INT_L.EE4END2->>SE2BEG2 INT_L_X38Y118/INT_L.NW2END2->>IMUX_L3 INT_R_X37Y113/INT_R.SE2END2->>NE6BEG2 INT_R_X39Y117/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hmaster_n_0_][2] - 
wires: CLBLL_R_X27Y113/CLBLL_BYP0 CLBLL_R_X27Y113/CLBLL_L_AX CLBLL_R_X27Y113/CLBLL_NE4BEG2 CLBLL_R_X27Y113/CLBLL_NW4END2 CLBLL_R_X27Y113/CLBLL_WL1END0 CLBLL_R_X29Y109/CLBLL_SW2A1 CLBLL_R_X29Y110/CLBLL_SE4C1 CLBLL_R_X29Y118/CLBLL_IMUX34 CLBLL_R_X29Y118/CLBLL_L_C6 CLBLL_R_X29Y118/CLBLL_NE2A2 CLBLM_L_X26Y112/CLBLM_BYP4 CLBLM_L_X26Y112/CLBLM_M_BX CLBLM_L_X28Y113/CLBLM_NE4BEG2 CLBLM_L_X28Y113/CLBLM_NW4END2 CLBLM_L_X28Y113/CLBLM_WL1END0 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y116/CLBLM_L_BQ CLBLM_L_X28Y117/CLBLM_IMUX3 CLBLM_L_X28Y117/CLBLM_L_A2 CLBLM_L_X28Y118/CLBLM_IMUX19 CLBLM_L_X28Y118/CLBLM_IMUX34 CLBLM_L_X28Y118/CLBLM_L_B2 CLBLM_L_X28Y118/CLBLM_L_C6 CLBLM_L_X30Y109/CLBLM_SW2A1 CLBLM_L_X30Y110/CLBLM_SE4C1 CLBLM_L_X30Y118/CLBLM_IMUX18 CLBLM_L_X30Y118/CLBLM_IMUX28 CLBLM_L_X30Y118/CLBLM_M_B2 CLBLM_L_X30Y118/CLBLM_M_C4 CLBLM_L_X30Y118/CLBLM_NE2A2 INT_L_X26Y112/BYP_ALT4 INT_L_X26Y112/BYP_L4 INT_L_X26Y112/SR1BEG_S0 INT_L_X26Y112/WL1END3 INT_L_X26Y113/WL1END_N1_3 INT_L_X28Y109/NW6A2 INT_L_X28Y110/NW6B2 INT_L_X28Y111/NW6C2 INT_L_X28Y112/NW6D2 INT_L_X28Y113/NE6A2 INT_L_X28Y113/NW6E2 INT_L_X28Y113/SL1END1 INT_L_X28Y113/WL1BEG0 INT_L_X28Y114/NE6B2 INT_L_X28Y114/SE6BEG1 INT_L_X28Y114/SL1BEG1 INT_L_X28Y114/SS2END1 INT_L_X28Y115/NE6C2 INT_L_X28Y115/SS2A1 INT_L_X28Y116/LOGIC_OUTS_L1 INT_L_X28Y116/NE6D2 INT_L_X28Y116/NN2BEG1 INT_L_X28Y116/NR1BEG1 INT_L_X28Y116/SS2BEG1 INT_L_X28Y117/IMUX_L3 INT_L_X28Y117/NE2BEG1 INT_L_X28Y117/NE6E2 INT_L_X28Y117/NN2A1 INT_L_X28Y117/NR1END1 INT_L_X28Y118/IMUX_L19 INT_L_X28Y118/IMUX_L34 INT_L_X28Y118/NE2A1 INT_L_X28Y118/NN2END1 INT_L_X30Y109/SW2A1 INT_L_X30Y110/NN6BEG1 INT_L_X30Y110/SE6END1 INT_L_X30Y110/SW2BEG1 INT_L_X30Y111/NN6A1 INT_L_X30Y112/NN6B1 INT_L_X30Y113/NN6C1 INT_L_X30Y114/NN6D1 INT_L_X30Y115/NN6E1 INT_L_X30Y116/NN2BEG1 INT_L_X30Y116/NN6END1 INT_L_X30Y117/NN2A1 INT_L_X30Y118/IMUX_L18 INT_L_X30Y118/IMUX_L28 INT_L_X30Y118/NE2END2 INT_L_X30Y118/NN2END1 INT_R_X27Y112/WL1BEG3 INT_R_X27Y113/BYP0 INT_R_X27Y113/BYP_ALT0 INT_R_X27Y113/NE6BEG2 INT_R_X27Y113/NW6END2 INT_R_X27Y113/WL1BEG_N3 INT_R_X27Y113/WL1END0 INT_R_X29Y109/NW6BEG2 INT_R_X29Y109/SW2END1 INT_R_X29Y110/SE6E1 INT_R_X29Y111/SE6D1 INT_R_X29Y112/SE6C1 INT_R_X29Y113/SE6B1 INT_R_X29Y114/SE6A1 INT_R_X29Y117/NE2BEG2 INT_R_X29Y117/NE6END2 INT_R_X29Y118/IMUX34 INT_R_X29Y118/NE2A2 INT_R_X29Y118/NE2END1 VBRK_X73Y114/VBRK_SW2A1 VBRK_X73Y115/VBRK_SE4C1 VBRK_X73Y123/VBRK_NE2A2 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X26Y112/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X26Y112/INT_L.BYP_ALT4->>BYP_L4 INT_L_X26Y112/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X26Y112/INT_L.WL1END3->>SR1BEG_S0 INT_L_X28Y113/INT_L.SL1END1->>WL1BEG0 INT_L_X28Y114/INT_L.SS2END1->>SE6BEG1 INT_L_X28Y114/INT_L.SS2END1->>SL1BEG1 INT_L_X28Y116/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X28Y116/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X28Y116/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_L_X28Y117/INT_L.NR1END1->>IMUX_L3 INT_L_X28Y117/INT_L.NR1END1->>NE2BEG1 INT_L_X28Y118/INT_L.NN2END1->>IMUX_L19 INT_L_X28Y118/INT_L.NN2END1->>IMUX_L34 INT_L_X30Y110/INT_L.SE6END1->>NN6BEG1 INT_L_X30Y110/INT_L.SE6END1->>SW2BEG1 INT_L_X30Y116/INT_L.NN6END1->>NN2BEG1 INT_L_X30Y118/INT_L.NE2END2->>IMUX_L28 INT_L_X30Y118/INT_L.NN2END1->>IMUX_L18 INT_R_X27Y113/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y113/INT_R.NW6END2->>NE6BEG2 INT_R_X27Y113/INT_R.WL1END0->>BYP_ALT0 INT_R_X27Y113/INT_R.WL1END0->>WL1BEG_N3 INT_R_X29Y109/INT_R.SW2END1->>NW6BEG2 INT_R_X29Y117/INT_R.NE6END2->>NE2BEG2 INT_R_X29Y118/INT_R.NE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

x0/di[data][6] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX38 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_NE2A3 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL3 BRAM_L_X38Y120/BRAM_IMUX38_0 BRAM_L_X38Y120/BRAM_NE2A3_0 CLBLM_R_X37Y119/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y119/CLBLM_L_A CLBLM_R_X37Y120/CLBLM_NE2A3 INT_L_X38Y120/IMUX_L38 INT_L_X38Y120/NE2END3 INT_R_X37Y119/LOGIC_OUTS8 INT_R_X37Y119/NE2BEG3 INT_R_X37Y119/NL1BEG_N3 INT_R_X37Y120/NE2A3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX38_0->BRAM_FIFO36_DIBDIL3 CLBLM_R_X37Y119/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y120/INT_L.NE2END3->>IMUX_L38 INT_R_X37Y119/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X37Y119/INT_R.NL1BEG_N3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[4] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX30 CLBLL_L_X32Y120/CLBLL_L_C5 CLBLM_L_X34Y120/CLBLM_EE4A3 CLBLM_L_X36Y120/CLBLM_EE4C3 CLBLM_R_X33Y117/CLBLM_IMUX23 CLBLM_R_X33Y117/CLBLM_L_C3 CLBLM_R_X33Y120/CLBLM_EE4A3 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y122/CLBLM_L_DQ CLBLM_R_X37Y119/CLBLM_IMUX10 CLBLM_R_X37Y119/CLBLM_L_A4 DSP_R_X35Y120/DSP_EE4C3_0 INT_INTERFACE_R_X35Y120/INT_INTERFACE_EE4C3 INT_L_X32Y117/ER1BEG3 INT_L_X32Y117/SS6END2 INT_L_X32Y118/SS6E2 INT_L_X32Y119/SS6D2 INT_L_X32Y120/EE4BEG3 INT_L_X32Y120/IMUX_L30 INT_L_X32Y120/SS2END3 INT_L_X32Y120/SS6C2 INT_L_X32Y121/SS2A3 INT_L_X32Y121/SS2END_N0_3 INT_L_X32Y121/SS6B2 INT_L_X32Y122/SR1END3 INT_L_X32Y122/SS2BEG3 INT_L_X32Y122/SS6A2 INT_L_X32Y123/NW2END3 INT_L_X32Y123/SR1BEG3 INT_L_X32Y123/SR1END_N3_3 INT_L_X32Y123/SS6BEG2 INT_L_X34Y120/EE4B3 INT_L_X36Y120/EE4END3 INT_L_X36Y120/ER1BEG_S0 INT_L_X36Y121/ER1BEG0 INT_R_X33Y117/ER1END3 INT_R_X33Y117/IMUX23 INT_R_X33Y118/ER1END_N3_3 INT_R_X33Y120/EE4A3 INT_R_X33Y122/LOGIC_OUTS3 INT_R_X33Y122/NW2BEG3 INT_R_X33Y123/NW2A3 INT_R_X35Y120/EE4C3 INT_R_X37Y119/IMUX10 INT_R_X37Y119/SS2END0 INT_R_X37Y120/SS2A0 INT_R_X37Y121/ER1END0 INT_R_X37Y121/SS2BEG0 VBRK_X89Y125/VBRK_EE4C3 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X33Y122/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X37Y119/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X32Y117/INT_L.SS6END2->>ER1BEG3 INT_L_X32Y120/INT_L.SS2END3->>EE4BEG3 INT_L_X32Y120/INT_L.SS2END3->>IMUX_L30 INT_L_X32Y122/INT_L.SR1END3->>SS2BEG3 INT_L_X32Y123/INT_L.NW2END3->>SR1BEG3 INT_L_X32Y123/INT_L.NW2END3->>SS6BEG2 INT_L_X36Y120/INT_L.EE4END3->>ER1BEG_S0 INT_R_X33Y117/INT_R.ER1END3->>IMUX23 INT_R_X33Y122/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X37Y119/INT_R.SS2END0->>IMUX10 INT_R_X37Y121/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][68] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX36 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_EL1BEG2 BRAM_L_X38Y115/BRAM_EL1BEG2_0 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL2 BRAM_L_X38Y115/BRAM_IMUX36_0 CLBLM_L_X34Y115/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y115/CLBLM_M_C CLBLM_L_X36Y115/CLBLM_EE2BEG3 CLBLM_R_X37Y115/CLBLM_EL1BEG2 DSP_R_X35Y115/DSP_EE2BEG3_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EE2BEG3 INT_L_X34Y115/ER1BEG3 INT_L_X34Y115/LOGIC_OUTS_L14 INT_L_X36Y115/EE2A3 INT_L_X38Y115/EL1END2 INT_L_X38Y115/IMUX_L36 INT_R_X35Y115/EE2BEG3 INT_R_X35Y115/ER1END3 INT_R_X35Y116/ER1END_N3_3 INT_R_X37Y115/EE2END3 INT_R_X37Y115/EL1BEG2 VBRK_X89Y120/VBRK_EE2BEG3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX36_0->BRAM_FIFO36_DIBDIL2 CLBLM_L_X34Y115/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X34Y115/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X38Y115/INT_L.EL1END2->>IMUX_L36 INT_R_X35Y115/INT_R.ER1END3->>EE2BEG3 INT_R_X37Y115/INT_R.EE2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hmaster_n_0_][1] - 
wires: CLBLL_L_X32Y116/CLBLL_WW4B0 CLBLL_R_X27Y112/CLBLL_BYP5 CLBLL_R_X27Y112/CLBLL_L_BX CLBLL_R_X27Y116/CLBLL_SW4A3 CLBLL_R_X29Y116/CLBLL_WW4END0 CLBLL_R_X29Y118/CLBLL_EL1BEG2 CLBLL_R_X29Y118/CLBLL_IMUX21 CLBLL_R_X29Y118/CLBLL_L_C4 CLBLM_L_X26Y111/CLBLM_BYP1 CLBLM_L_X26Y111/CLBLM_M_AX CLBLM_L_X28Y116/CLBLM_IMUX31 CLBLM_L_X28Y116/CLBLM_M_C5 CLBLM_L_X28Y116/CLBLM_SW4A3 CLBLM_L_X28Y117/CLBLM_IMUX0 CLBLM_L_X28Y117/CLBLM_L_A3 CLBLM_L_X28Y118/CLBLM_IMUX23 CLBLM_L_X28Y118/CLBLM_L_C3 CLBLM_L_X30Y116/CLBLM_WW4END0 CLBLM_L_X30Y117/CLBLM_IMUX20 CLBLM_L_X30Y117/CLBLM_L_C2 CLBLM_L_X30Y118/CLBLM_EL1BEG2 CLBLM_L_X30Y118/CLBLM_IMUX27 CLBLM_L_X30Y118/CLBLM_M_B4 CLBLM_L_X34Y115/CLBLM_EL1BEG3 CLBLM_L_X34Y115/CLBLM_IMUX29 CLBLM_L_X34Y115/CLBLM_M_C2 CLBLM_R_X33Y115/CLBLM_EL1BEG3 CLBLM_R_X33Y116/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y116/CLBLM_L_AQ CLK_FEED_X78Y121/CLK_FEED_WW4B0 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW4B0 INT_L_X26Y111/BYP_ALT1 INT_L_X26Y111/BYP_L1 INT_L_X26Y111/ER1BEG1 INT_L_X26Y111/SL1END3 INT_L_X26Y111/SR1BEG_S0 INT_L_X26Y112/SL1BEG3 INT_L_X26Y112/SW6END3 INT_L_X26Y113/SW6END_N0_3 INT_L_X28Y116/IMUX_L31 INT_L_X28Y116/NW2END_S0_0 INT_L_X28Y116/SW6BEG3 INT_L_X28Y117/IMUX_L0 INT_L_X28Y117/NE2BEG0 INT_L_X28Y117/NW2END0 INT_L_X28Y118/IMUX_L23 INT_L_X28Y118/NE2A0 INT_L_X28Y118/SR1END3 INT_L_X28Y119/NW2END3 INT_L_X28Y119/SR1BEG3 INT_L_X28Y119/SR1END_N3_3 INT_L_X30Y116/WW4C0 INT_L_X30Y117/IMUX_L20 INT_L_X30Y117/SL1END2 INT_L_X30Y118/EL1END2 INT_L_X30Y118/IMUX_L27 INT_L_X30Y118/SL1BEG2 INT_L_X32Y116/WW4A0 INT_L_X34Y115/EL1END3 INT_L_X34Y115/IMUX_L29 INT_R_X27Y111/ER1END1 INT_R_X27Y111/NR1BEG1 INT_R_X27Y112/BYP5 INT_R_X27Y112/BYP_ALT5 INT_R_X27Y112/NR1END1 INT_R_X27Y112/SW6E3 INT_R_X27Y113/SW6D3 INT_R_X27Y114/SW6C3 INT_R_X27Y115/SW6B3 INT_R_X27Y116/SW6A3 INT_R_X29Y115/WW4END_S0_0 INT_R_X29Y116/NW2BEG0 INT_R_X29Y116/WW4END0 INT_R_X29Y117/NE2END_S3_0 INT_R_X29Y117/NW2A0 INT_R_X29Y118/EL1BEG2 INT_R_X29Y118/IMUX21 INT_R_X29Y118/NE2END0 INT_R_X29Y118/NL1BEG_N3 INT_R_X29Y118/NW2BEG3 INT_R_X29Y119/NW2A3 INT_R_X31Y116/WW4B0 INT_R_X33Y115/EL1BEG3 INT_R_X33Y116/EL1BEG_N3 INT_R_X33Y116/LOGIC_OUTS0 INT_R_X33Y116/WW4BEG0 VBRK_X73Y121/VBRK_WW4END0 VBRK_X73Y123/VBRK_EL1BEG2 VBRK_X79Y121/VBRK_WW4B0 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y111/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X33Y116/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y111/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y111/INT_L.SL1END3->>SR1BEG_S0 INT_L_X26Y111/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X26Y111/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X26Y112/INT_L.SW6END3->>SL1BEG3 INT_L_X28Y116/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X28Y116/INT_L.NW2END_S0_0->>SW6BEG3 INT_L_X28Y117/INT_L.NW2END0->>IMUX_L0 INT_L_X28Y117/INT_L.NW2END0->>NE2BEG0 INT_L_X28Y118/INT_L.SR1END3->>IMUX_L23 INT_L_X28Y119/INT_L.NW2END3->>SR1BEG3 INT_L_X30Y117/INT_L.SL1END2->>IMUX_L20 INT_L_X30Y118/INT_L.EL1END2->>IMUX_L27 INT_L_X30Y118/INT_L.EL1END2->>SL1BEG2 INT_L_X34Y115/INT_L.EL1END3->>IMUX_L29 INT_R_X27Y111/INT_R.ER1END1->>NR1BEG1 INT_R_X27Y112/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y112/INT_R.NR1END1->>BYP_ALT5 INT_R_X29Y116/INT_R.WW4END0->>NW2BEG0 INT_R_X29Y118/INT_R.NE2END0->>NL1BEG_N3 INT_R_X29Y118/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X29Y118/INT_R.NL1BEG_N3->>IMUX21 INT_R_X29Y118/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X33Y116/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X33Y116/INT_R.LOGIC_OUTS0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

x0/di[data][5] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX3 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y120/BRAM_EL1BEG1_3 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU2 BRAM_L_X38Y120/BRAM_IMUX3_3 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS15 CLBLM_L_X34Y119/CLBLM_M_D CLBLM_L_X36Y123/CLBLM_NE4C3 CLBLM_R_X37Y123/CLBLM_EL1BEG1 DSP_R_X35Y120/DSP_NE4C3_3 INT_INTERFACE_R_X35Y123/INT_INTERFACE_NE4C3 INT_L_X34Y119/LOGIC_OUTS_L15 INT_L_X34Y119/NE6BEG3 INT_L_X36Y123/EL1BEG2 INT_L_X36Y123/NE6END3 INT_L_X38Y123/EL1END1 INT_L_X38Y123/IMUX_L3 INT_R_X35Y119/NE6A3 INT_R_X35Y120/NE6B3 INT_R_X35Y121/NE6C3 INT_R_X35Y122/NE6D3 INT_R_X35Y123/NE6E3 INT_R_X37Y123/EL1BEG1 INT_R_X37Y123/EL1END2 VBRK_X89Y128/VBRK_NE4C3 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX3_3->BRAM_FIFO36_DIBDIU2 CLBLM_L_X34Y119/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X34Y119/INT_L.LOGIC_OUTS_L15->>NE6BEG3 INT_L_X36Y123/INT_L.NE6END3->>EL1BEG2 INT_L_X38Y123/INT_L.EL1END1->>IMUX_L3 INT_R_X37Y123/INT_R.EL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[3] - 
wires: CLBLL_L_X32Y118/CLBLL_IMUX21 CLBLL_L_X32Y118/CLBLL_IMUX37 CLBLL_L_X32Y118/CLBLL_L_C4 CLBLL_L_X32Y118/CLBLL_L_D4 CLBLM_L_X34Y118/CLBLM_WW2A3 CLBLM_L_X34Y119/CLBLM_IMUX44 CLBLM_L_X34Y119/CLBLM_M_D4 CLBLM_L_X34Y121/CLBLM_SE2A2 CLBLM_R_X33Y118/CLBLM_WW2A3 CLBLM_R_X33Y121/CLBLM_SE2A2 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y122/CLBLM_L_CQ INT_L_X32Y118/FAN_ALT3 INT_L_X32Y118/FAN_BOUNCE3 INT_L_X32Y118/IMUX_L21 INT_L_X32Y118/IMUX_L37 INT_L_X32Y118/WW2END3 INT_L_X32Y119/WW2END_N0_3 INT_L_X34Y118/SR1END3 INT_L_X34Y118/WW2BEG3 INT_L_X34Y119/IMUX_L44 INT_L_X34Y119/SR1BEG3 INT_L_X34Y119/SR1END_N3_3 INT_L_X34Y119/SS2END2 INT_L_X34Y120/SS2A2 INT_L_X34Y121/SE2END2 INT_L_X34Y121/SS2BEG2 INT_R_X33Y118/WW2A3 INT_R_X33Y121/SE2A2 INT_R_X33Y122/LOGIC_OUTS2 INT_R_X33Y122/SE2BEG2 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X33Y122/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X32Y118/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X32Y118/INT_L.FAN_BOUNCE3->>IMUX_L21 INT_L_X32Y118/INT_L.FAN_BOUNCE3->>IMUX_L37 INT_L_X32Y118/INT_L.WW2END3->>FAN_ALT3 INT_L_X34Y118/INT_L.SR1END3->>WW2BEG3 INT_L_X34Y119/INT_L.SS2END2->>IMUX_L44 INT_L_X34Y119/INT_L.SS2END2->>SR1BEG3 INT_L_X34Y121/INT_L.SE2END2->>SS2BEG2 INT_R_X33Y122/INT_R.LOGIC_OUTS2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][67] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX1 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_SE2A0 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU1 BRAM_L_X38Y115/BRAM_IMUX1_3 BRAM_L_X38Y115/BRAM_SE2A0_3 CLBLL_L_X32Y118/CLBLL_EE4A3 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y118/CLBLM_M_D CLBLM_L_X34Y118/CLBLM_EE4C3 CLBLM_L_X36Y120/CLBLM_NE2A0 CLBLM_R_X33Y118/CLBLM_EE4C3 CLBLM_R_X37Y118/CLBLM_SE2A0 CLK_FEED_X78Y123/CLK_FEED_EE4A3 DSP_R_X35Y120/DSP_NE2A0_0 INT_INTERFACE_R_X31Y118/INT_INTERFACE_EE4A3 INT_INTERFACE_R_X35Y120/INT_INTERFACE_NE2A0 INT_L_X30Y118/EE4BEG3 INT_L_X30Y118/LOGIC_OUTS_L15 INT_L_X32Y118/EE4B3 INT_L_X34Y118/EE4END3 INT_L_X34Y118/ER1BEG_S0 INT_L_X34Y119/ER1BEG0 INT_L_X36Y119/NE2END_S3_0 INT_L_X36Y119/SE2A0 INT_L_X36Y120/NE2END0 INT_L_X36Y120/SE2BEG0 INT_L_X38Y118/IMUX_L1 INT_L_X38Y118/SE2END0 INT_R_X31Y118/EE4A3 INT_R_X33Y118/EE4C3 INT_R_X35Y119/ER1END0 INT_R_X35Y119/NE2BEG0 INT_R_X35Y120/NE2A0 INT_R_X37Y118/SE2A0 INT_R_X37Y119/SE2BEG0 INT_R_X37Y119/SE2END0 VBRK_X79Y123/VBRK_EE4A3 VBRK_X89Y125/VBRK_NE2A0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX1_3->BRAM_FIFO36_DIBDIU1 CLBLM_L_X30Y118/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y118/INT_L.LOGIC_OUTS_L15->>EE4BEG3 INT_L_X34Y118/INT_L.EE4END3->>ER1BEG_S0 INT_L_X36Y120/INT_L.NE2END0->>SE2BEG0 INT_L_X38Y118/INT_L.SE2END0->>IMUX_L1 INT_R_X35Y119/INT_R.ER1END0->>NE2BEG0 INT_R_X37Y119/INT_R.SE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hmaster_n_0_][0] - 
wires: CLBLL_R_X27Y112/CLBLL_BYP0 CLBLL_R_X27Y112/CLBLL_L_AX CLBLL_R_X27Y116/CLBLL_SW4A0 CLBLL_R_X29Y118/CLBLL_IMUX33 CLBLL_R_X29Y118/CLBLL_L_C1 CLBLL_R_X29Y118/CLBLL_NE2A0 CLBLM_L_X26Y112/CLBLM_BYP1 CLBLM_L_X26Y112/CLBLM_M_AX CLBLM_L_X28Y116/CLBLM_IMUX32 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y116/CLBLM_L_AQ CLBLM_L_X28Y116/CLBLM_M_C1 CLBLM_L_X28Y116/CLBLM_SW4A0 CLBLM_L_X28Y118/CLBLM_IMUX16 CLBLM_L_X28Y118/CLBLM_IMUX30 CLBLM_L_X28Y118/CLBLM_L_B3 CLBLM_L_X28Y118/CLBLM_L_C5 CLBLM_L_X30Y117/CLBLM_IMUX23 CLBLM_L_X30Y117/CLBLM_L_C3 CLBLM_L_X30Y118/CLBLM_IMUX24 CLBLM_L_X30Y118/CLBLM_IMUX40 CLBLM_L_X30Y118/CLBLM_M_B5 CLBLM_L_X30Y118/CLBLM_M_D1 CLBLM_L_X30Y118/CLBLM_NE2A0 INT_L_X26Y111/SE2A0 INT_L_X26Y112/BYP_ALT1 INT_L_X26Y112/BYP_L1 INT_L_X26Y112/SE2BEG0 INT_L_X26Y112/SW6END0 INT_L_X26Y112/WR1END1 INT_L_X28Y116/IMUX_L32 INT_L_X28Y116/LOGIC_OUTS_L0 INT_L_X28Y116/NE2BEG0 INT_L_X28Y116/NN2BEG0 INT_L_X28Y116/SW6BEG0 INT_L_X28Y117/NE2A0 INT_L_X28Y117/NN2A0 INT_L_X28Y117/NN2END_S2_0 INT_L_X28Y118/IMUX_L16 INT_L_X28Y118/IMUX_L30 INT_L_X28Y118/NL1BEG_N3 INT_L_X28Y118/NN2END0 INT_L_X30Y117/FAN_BOUNCE_S3_4 INT_L_X30Y117/IMUX_L23 INT_L_X30Y117/NE2END_S3_0 INT_L_X30Y118/FAN_ALT4 INT_L_X30Y118/FAN_BOUNCE4 INT_L_X30Y118/IMUX_L24 INT_L_X30Y118/IMUX_L40 INT_L_X30Y118/NE2END0 INT_R_X27Y111/NR1BEG0 INT_R_X27Y111/SE2END0 INT_R_X27Y112/BYP0 INT_R_X27Y112/BYP_ALT0 INT_R_X27Y112/NR1END0 INT_R_X27Y112/SW6E0 INT_R_X27Y112/WR1BEG1 INT_R_X27Y113/SW6D0 INT_R_X27Y114/SW6C0 INT_R_X27Y115/SW6B0 INT_R_X27Y116/SW6A0 INT_R_X29Y116/NE2END_S3_0 INT_R_X29Y117/NE2BEG0 INT_R_X29Y117/NE2END0 INT_R_X29Y117/NR1BEG0 INT_R_X29Y118/IMUX33 INT_R_X29Y118/NE2A0 INT_R_X29Y118/NR1END0 VBRK_X73Y123/VBRK_NE2A0 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X26Y112/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X26Y112/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y112/INT_L.SW6END0->>SE2BEG0 INT_L_X26Y112/INT_L.WR1END1->>BYP_ALT1 INT_L_X28Y116/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X28Y116/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X28Y116/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X28Y116/INT_L.LOGIC_OUTS_L0->>SW6BEG0 INT_L_X28Y118/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X28Y118/INT_L.NN2END0->>IMUX_L16 INT_L_X28Y118/INT_L.NN2END0->>NL1BEG_N3 INT_L_X30Y117/INT_L.FAN_BOUNCE_S3_4->>IMUX_L23 INT_L_X30Y118/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X30Y118/INT_L.NE2END0->>FAN_ALT4 INT_L_X30Y118/INT_L.NE2END0->>IMUX_L24 INT_L_X30Y118/INT_L.NE2END0->>IMUX_L40 INT_R_X27Y111/INT_R.SE2END0->>NR1BEG0 INT_R_X27Y112/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y112/INT_R.NR1END0->>BYP_ALT0 INT_R_X27Y112/INT_R.NR1END0->>WR1BEG1 INT_R_X29Y117/INT_R.NE2END0->>NE2BEG0 INT_R_X29Y117/INT_R.NE2END0->>NR1BEG0 INT_R_X29Y118/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

x0/di[data][4] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX36 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_EL1BEG2 BRAM_L_X38Y120/BRAM_EL1BEG2_0 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL2 BRAM_L_X38Y120/BRAM_IMUX36_0 CLBLM_R_X37Y119/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y119/CLBLM_M_B CLBLM_R_X37Y120/CLBLM_EL1BEG2 INT_L_X38Y120/EL1END2 INT_L_X38Y120/IMUX_L36 INT_R_X37Y119/LOGIC_OUTS13 INT_R_X37Y119/NL1BEG0 INT_R_X37Y119/NL1END_S3_0 INT_R_X37Y120/EL1BEG2 INT_R_X37Y120/NL1BEG_N3 INT_R_X37Y120/NL1END0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX36_0->BRAM_FIFO36_DIBDIL2 CLBLM_R_X37Y119/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X38Y120/INT_L.EL1END2->>IMUX_L36 INT_R_X37Y119/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X37Y120/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X37Y120/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[2] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX42 CLBLL_L_X32Y117/CLBLL_L_D6 CLBLL_L_X32Y118/CLBLL_IMUX42 CLBLL_L_X32Y118/CLBLL_L_D6 CLBLM_L_X34Y117/CLBLM_WW2END0 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y119/CLBLM_M_AQ CLBLM_L_X36Y119/CLBLM_EE2BEG1 CLBLM_R_X33Y117/CLBLM_WW2END0 CLBLM_R_X37Y119/CLBLM_IMUX27 CLBLM_R_X37Y119/CLBLM_M_B4 DSP_R_X35Y115/DSP_EE2BEG1_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE2BEG1 INT_L_X32Y117/FAN_ALT1 INT_L_X32Y117/FAN_BOUNCE1 INT_L_X32Y117/FAN_BOUNCE_S3_4 INT_L_X32Y117/IMUX_L42 INT_L_X32Y118/FAN_ALT4 INT_L_X32Y118/FAN_BOUNCE4 INT_L_X32Y118/IMUX_L42 INT_L_X32Y118/NW2END1 INT_L_X34Y117/WW2A0 INT_L_X34Y118/SE2A0 INT_L_X34Y119/ER1BEG1 INT_L_X34Y119/LOGIC_OUTS_L4 INT_L_X34Y119/SE2BEG0 INT_L_X36Y119/EE2A1 INT_R_X33Y117/NW2BEG1 INT_R_X33Y117/WW2END0 INT_R_X33Y118/NW2A1 INT_R_X35Y117/SL1END0 INT_R_X35Y117/WW2BEG0 INT_R_X35Y118/SE2END0 INT_R_X35Y118/SL1BEG0 INT_R_X35Y119/EE2BEG1 INT_R_X35Y119/ER1END1 INT_R_X37Y119/EE2END1 INT_R_X37Y119/IMUX27 VBRK_X89Y124/VBRK_EE2BEG1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X34Y119/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y119/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X32Y117/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X32Y117/INT_L.FAN_BOUNCE1->>IMUX_L42 INT_L_X32Y117/INT_L.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_L_X32Y118/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X32Y118/INT_L.NW2END1->>FAN_ALT4 INT_L_X32Y118/INT_L.NW2END1->>IMUX_L42 INT_L_X34Y119/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X34Y119/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X33Y117/INT_R.WW2END0->>NW2BEG1 INT_R_X35Y117/INT_R.SL1END0->>WW2BEG0 INT_R_X35Y118/INT_R.SE2END0->>SL1BEG0 INT_R_X35Y119/INT_R.ER1END1->>EE2BEG1 INT_R_X37Y119/INT_R.EE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][66] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_BRAM_IMUX34 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_NE2A0 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL1 BRAM_L_X38Y115/BRAM_IMUX34_0 BRAM_L_X38Y115/BRAM_NE2A0_0 CLBLM_L_X36Y114/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y114/CLBLM_L_B CLBLM_R_X37Y115/CLBLM_NE2A0 INT_L_X36Y114/EL1BEG0 INT_L_X36Y114/LOGIC_OUTS_L9 INT_L_X38Y114/NE2END_S3_0 INT_L_X38Y115/BYP_ALT0 INT_L_X38Y115/BYP_BOUNCE0 INT_L_X38Y115/IMUX_L34 INT_L_X38Y115/NE2END0 INT_R_X37Y113/EL1END_S3_0 INT_R_X37Y114/EL1END0 INT_R_X37Y114/NE2BEG0 INT_R_X37Y115/NE2A0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX34_0->BRAM_FIFO36_DIBDIL1 CLBLM_L_X36Y114/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X36Y114/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_L_X38Y115/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X38Y115/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X38Y115/INT_L.NE2END0->>BYP_ALT0 INT_R_X37Y114/INT_R.EL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[hmastlock]__0 - 
wires: CLBLM_L_X34Y113/CLBLM_WR1END3 CLBLM_L_X36Y113/CLBLM_SW2A2 CLBLM_L_X36Y114/CLBLM_IMUX14 CLBLM_L_X36Y114/CLBLM_L_B1 CLBLM_R_X33Y113/CLBLM_IMUX7 CLBLM_R_X33Y113/CLBLM_M_A1 CLBLM_R_X33Y113/CLBLM_WR1END3 CLBLM_R_X37Y114/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y114/CLBLM_M_CQ DSP_R_X35Y110/DSP_SW2A2_3 INT_INTERFACE_R_X35Y113/INT_INTERFACE_SW2A2 INT_L_X34Y113/WL1END1 INT_L_X34Y113/WR1BEG3 INT_L_X36Y113/SW2A2 INT_L_X36Y114/IMUX_L14 INT_L_X36Y114/SW2BEG2 INT_L_X36Y114/WR1END3 INT_R_X33Y113/IMUX7 INT_R_X33Y113/WR1END3 INT_R_X35Y113/SW2END2 INT_R_X35Y113/WL1BEG1 INT_R_X37Y114/LOGIC_OUTS6 INT_R_X37Y114/WR1BEG3 VBRK_X89Y118/VBRK_SW2A2 
pips: CLBLM_L_X36Y114/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y114/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X34Y113/INT_L.WL1END1->>WR1BEG3 INT_L_X36Y114/INT_L.WR1END3->>IMUX_L14 INT_L_X36Y114/INT_L.WR1END3->>SW2BEG2 INT_R_X33Y113/INT_R.WR1END3->>IMUX7 INT_R_X35Y113/INT_R.SW2END2->>WL1BEG1 INT_R_X37Y114/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/di[data][3] - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX1 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_EE2A0 BRAM_L_X38Y120/BRAM_EE2A0_3 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU1 BRAM_L_X38Y120/BRAM_IMUX1_3 CLBLM_L_X36Y121/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y121/CLBLM_L_A CLBLM_R_X37Y123/CLBLM_EE2A0 INT_L_X36Y121/LOGIC_OUTS_L8 INT_L_X36Y121/NN2BEG0 INT_L_X36Y122/NN2A0 INT_L_X36Y122/NN2END_S2_0 INT_L_X36Y123/EE2BEG0 INT_L_X36Y123/NN2END0 INT_L_X38Y123/EE2END0 INT_L_X38Y123/IMUX_L1 INT_R_X37Y123/EE2A0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX1_3->BRAM_FIFO36_DIBDIU1 CLBLM_L_X36Y121/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y121/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X36Y123/INT_L.NN2END0->>EE2BEG0 INT_L_X38Y123/INT_L.EE2END0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[1] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX45 CLBLL_L_X32Y117/CLBLL_LL_D2 CLBLL_L_X32Y119/CLBLL_IMUX29 CLBLL_L_X32Y119/CLBLL_LL_C2 CLBLM_L_X34Y117/CLBLM_WW2A2 CLBLM_L_X36Y121/CLBLM_IMUX0 CLBLM_L_X36Y121/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y121/CLBLM_L_A3 CLBLM_L_X36Y121/CLBLM_L_CQ CLBLM_L_X36Y121/CLBLM_SW4A2 CLBLM_R_X33Y117/CLBLM_WW2A2 DSP_R_X35Y120/DSP_SW4A2_1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_SW4A2 INT_L_X32Y117/IMUX_L45 INT_L_X32Y117/NN2BEG3 INT_L_X32Y117/WW2END2 INT_L_X32Y118/NN2A3 INT_L_X32Y119/IMUX_L29 INT_L_X32Y119/NN2END3 INT_L_X34Y117/SW6END2 INT_L_X34Y117/WW2BEG2 INT_L_X36Y120/SR1END3 INT_L_X36Y121/IMUX_L0 INT_L_X36Y121/LOGIC_OUTS_L2 INT_L_X36Y121/SR1BEG3 INT_L_X36Y121/SR1END_N3_3 INT_L_X36Y121/SW6BEG2 INT_R_X33Y117/WW2A2 INT_R_X35Y117/SW6E2 INT_R_X35Y118/SW6D2 INT_R_X35Y119/SW6C2 INT_R_X35Y120/SW6B2 INT_R_X35Y121/SW6A2 VBRK_X89Y126/VBRK_SW4A2 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X36Y121/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y121/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X32Y117/INT_L.WW2END2->>IMUX_L45 INT_L_X32Y117/INT_L.WW2END2->>NN2BEG3 INT_L_X32Y119/INT_L.NN2END3->>IMUX_L29 INT_L_X34Y117/INT_L.SW6END2->>WW2BEG2 INT_L_X36Y121/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X36Y121/INT_L.LOGIC_OUTS_L2->>SW6BEG2 INT_L_X36Y121/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][65] - 
wires: BRAM_INT_INTERFACE_L_X38Y113/INT_INTERFACE_EL1BEG0 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX24 BRAM_L_X38Y110/BRAM_EL1BEG0_3 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIU0 BRAM_L_X38Y115/BRAM_IMUX24_1 CLBLM_L_X34Y113/CLBLM_EE4BEG1 CLBLM_L_X36Y113/CLBLM_EE4B1 CLBLM_R_X33Y113/CLBLM_EE4BEG1 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS13 CLBLM_R_X33Y113/CLBLM_M_B CLBLM_R_X37Y113/CLBLM_EL1BEG0 DSP_R_X35Y110/DSP_EE4B1_3 INT_INTERFACE_R_X35Y113/INT_INTERFACE_EE4B1 INT_L_X34Y113/EE4A1 INT_L_X36Y113/EE4C1 INT_L_X38Y112/EL1END_S3_0 INT_L_X38Y113/EL1END0 INT_L_X38Y113/NR1BEG0 INT_L_X38Y114/NN2BEG0 INT_L_X38Y114/NR1END0 INT_L_X38Y115/NN2A0 INT_L_X38Y115/NN2END_S2_0 INT_L_X38Y116/IMUX_L24 INT_L_X38Y116/NN2END0 INT_R_X33Y113/EE4BEG1 INT_R_X33Y113/LOGIC_OUTS13 INT_R_X35Y113/EE4B1 INT_R_X37Y113/EE4END1 INT_R_X37Y113/EL1BEG0 VBRK_X89Y118/VBRK_EE4B1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX24_1->BRAM_FIFO36_DIBDIU0 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X38Y113/INT_L.EL1END0->>NR1BEG0 INT_L_X38Y114/INT_L.NR1END0->>NN2BEG0 INT_L_X38Y116/INT_L.NN2END0->>IMUX_L24 INT_R_X33Y113/INT_R.LOGIC_OUTS13->>EE4BEG1 INT_R_X37Y113/INT_R.EE4END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][2] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_BRAM_IMUX34 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_ER1BEG2 BRAM_L_X38Y120/BRAM_ER1BEG2_0 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL1 BRAM_L_X38Y120/BRAM_IMUX34_0 CLBLM_L_X36Y120/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y120/CLBLM_L_A CLBLM_R_X37Y120/CLBLM_ER1BEG2 INT_L_X36Y120/ER1BEG1 INT_L_X36Y120/LOGIC_OUTS_L8 INT_L_X38Y120/ER1END2 INT_L_X38Y120/FAN_ALT1 INT_L_X38Y120/FAN_BOUNCE1 INT_L_X38Y120/IMUX_L34 INT_R_X37Y120/ER1BEG2 INT_R_X37Y120/ER1END1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX34_0->BRAM_FIFO36_DIBDIL1 CLBLM_L_X36Y120/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y120/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X38Y120/INT_L.ER1END2->>FAN_ALT1 INT_L_X38Y120/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X38Y120/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_R_X37Y120/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_0_in[0] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX47 CLBLL_L_X32Y117/CLBLL_LL_D5 CLBLL_L_X32Y119/CLBLL_IMUX36 CLBLL_L_X32Y119/CLBLL_L_D2 CLBLM_L_X34Y118/CLBLM_SW4END0 CLBLM_L_X34Y120/CLBLM_NW4END2 CLBLM_L_X36Y116/CLBLM_SW4END1 CLBLM_L_X36Y120/CLBLM_IMUX5 CLBLM_L_X36Y120/CLBLM_L_A6 CLBLM_L_X36Y121/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y121/CLBLM_L_BQ CLBLM_L_X36Y122/CLBLM_NW2A1 CLBLM_R_X33Y118/CLBLM_SW4END0 CLBLM_R_X33Y120/CLBLM_NW4END2 DSP_R_X35Y115/DSP_SW4END1_1 DSP_R_X35Y120/DSP_NW2A1_2 INT_INTERFACE_R_X35Y116/INT_INTERFACE_SW4END1 INT_INTERFACE_R_X35Y122/INT_INTERFACE_NW2A1 INT_L_X32Y117/IMUX_L47 INT_L_X32Y117/WL1END3 INT_L_X32Y118/WL1END_N1_3 INT_L_X32Y119/IMUX_L36 INT_L_X32Y119/SR1END1 INT_L_X32Y120/SR1BEG1 INT_L_X32Y120/WL1END0 INT_L_X34Y116/NW6A2 INT_L_X34Y117/NW6B2 INT_L_X34Y118/NW6C2 INT_L_X34Y118/SW6E0 INT_L_X34Y119/NW6D2 INT_L_X34Y119/SW6D0 INT_L_X34Y120/NW6E2 INT_L_X34Y120/SW6C0 INT_L_X34Y121/SW6B0 INT_L_X34Y122/SW6A0 INT_L_X36Y116/SW6E1 INT_L_X36Y117/SW6D1 INT_L_X36Y118/SW6C1 INT_L_X36Y119/SW6B1 INT_L_X36Y120/IMUX_L5 INT_L_X36Y120/SE2A1 INT_L_X36Y120/SR1END2 INT_L_X36Y120/SW6A1 INT_L_X36Y121/LOGIC_OUTS_L1 INT_L_X36Y121/NW2BEG1 INT_L_X36Y121/SE2BEG1 INT_L_X36Y121/SR1BEG2 INT_L_X36Y122/NW2A1 INT_R_X33Y117/WL1BEG3 INT_R_X33Y118/SW6END0 INT_R_X33Y118/WL1BEG_N3 INT_R_X33Y120/NW6END2 INT_R_X33Y120/WL1BEG0 INT_R_X35Y116/NW6BEG2 INT_R_X35Y116/SW6END1 INT_R_X35Y122/NW2END1 INT_R_X35Y122/SW6BEG0 INT_R_X37Y120/SE2END1 INT_R_X37Y120/SW6BEG1 VBRK_X89Y121/VBRK_SW4END1 VBRK_X89Y127/VBRK_NW2A1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X36Y120/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X36Y121/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y117/INT_L.WL1END3->>IMUX_L47 INT_L_X32Y119/INT_L.SR1END1->>IMUX_L36 INT_L_X32Y120/INT_L.WL1END0->>SR1BEG1 INT_L_X36Y120/INT_L.SR1END2->>IMUX_L5 INT_L_X36Y121/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_L_X36Y121/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_L_X36Y121/INT_L.LOGIC_OUTS_L1->>SR1BEG2 INT_R_X33Y118/INT_R.SW6END0->>WL1BEG_N3 INT_R_X33Y120/INT_R.NW6END2->>WL1BEG0 INT_R_X35Y116/INT_R.SW6END1->>NW6BEG2 INT_R_X35Y122/INT_R.NW2END1->>SW6BEG0 INT_R_X37Y120/INT_R.SE2END1->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][64] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX32 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_EL1BEG0 BRAM_L_X38Y115/BRAM_EL1BEG0_1 BRAM_L_X38Y115/BRAM_FIFO36_DIBDIL0 BRAM_L_X38Y115/BRAM_IMUX32_1 CLBLM_L_X34Y113/CLBLM_NE4BEG2 CLBLM_L_X36Y116/CLBLM_SE2A2 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS14 CLBLM_R_X33Y113/CLBLM_M_C CLBLM_R_X33Y113/CLBLM_NE4BEG2 CLBLM_R_X37Y116/CLBLM_EL1BEG0 DSP_R_X35Y115/DSP_SE2A2_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_SE2A2 INT_L_X34Y113/NE6A2 INT_L_X34Y114/NE6B2 INT_L_X34Y115/NE6C2 INT_L_X34Y116/NE6D2 INT_L_X34Y117/NE6E2 INT_L_X36Y116/EL1BEG1 INT_L_X36Y116/SE2END2 INT_L_X38Y115/EL1END_S3_0 INT_L_X38Y116/EL1END0 INT_L_X38Y116/IMUX_L32 INT_R_X33Y113/LOGIC_OUTS14 INT_R_X33Y113/NE6BEG2 INT_R_X35Y116/SE2A2 INT_R_X35Y117/NE6END2 INT_R_X35Y117/SE2BEG2 INT_R_X37Y116/EL1BEG0 INT_R_X37Y116/EL1END1 VBRK_X89Y121/VBRK_SE2A2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX32_1->BRAM_FIFO36_DIBDIL0 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y116/INT_L.SE2END2->>EL1BEG1 INT_L_X38Y116/INT_L.EL1END0->>IMUX_L32 INT_R_X33Y113/INT_R.LOGIC_OUTS14->>NE6BEG2 INT_R_X35Y117/INT_R.NE6END2->>SE2BEG2 INT_R_X37Y116/INT_R.EL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][1] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_NE4C0 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX24 BRAM_L_X38Y115/BRAM_NE4C0_4 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIU0 BRAM_L_X38Y120/BRAM_IMUX24_1 CLBLM_L_X36Y113/CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y113/CLBLM_M_A CLBLM_R_X37Y119/CLBLM_NE4C0 INT_L_X36Y113/LOGIC_OUTS_L12 INT_L_X36Y113/NN2BEG0 INT_L_X36Y114/NN2A0 INT_L_X36Y114/NN2END_S2_0 INT_L_X36Y115/NE6BEG0 INT_L_X36Y115/NN2END0 INT_L_X38Y119/NE6END0 INT_L_X38Y119/NN2BEG0 INT_L_X38Y120/NN2A0 INT_L_X38Y120/NN2END_S2_0 INT_L_X38Y121/IMUX_L24 INT_L_X38Y121/NN2END0 INT_R_X37Y115/NE6A0 INT_R_X37Y116/NE6B0 INT_R_X37Y117/NE6C0 INT_R_X37Y118/NE6D0 INT_R_X37Y119/NE6E0 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX24_1->BRAM_FIFO36_DIBDIU0 CLBLM_L_X36Y113/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y113/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X36Y115/INT_L.NN2END0->>NE6BEG0 INT_L_X38Y119/INT_L.NE6END0->>NN2BEG0 INT_L_X38Y121/INT_L.NN2END0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[haddr_n_0_][1] - 
wires: CLBLM_L_X36Y113/CLBLM_IMUX1 CLBLM_L_X36Y113/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y113/CLBLM_M_A3 CLBLM_L_X36Y113/CLBLM_M_AQ INT_L_X36Y113/IMUX_L1 INT_L_X36Y113/LOGIC_OUTS_L4 
pips: CLBLM_L_X36Y113/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y113/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y113/INT_L.LOGIC_OUTS_L4->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_6_n_0 - 
wires: CLBLM_L_X30Y116/CLBLM_IMUX22 CLBLM_L_X30Y116/CLBLM_IMUX7 CLBLM_L_X30Y116/CLBLM_M_A1 CLBLM_L_X30Y116/CLBLM_M_C3 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y119/CLBLM_L_D INT_L_X30Y116/IMUX_L22 INT_L_X30Y116/IMUX_L7 INT_L_X30Y116/SL1END3 INT_L_X30Y117/SL1BEG3 INT_L_X30Y117/SS2END3 INT_L_X30Y118/SS2A3 INT_L_X30Y118/SS2END_N0_3 INT_L_X30Y119/LOGIC_OUTS_L11 INT_L_X30Y119/SS2BEG3 
pips: CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y119/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X30Y116/INT_L.SL1END3->>IMUX_L22 INT_L_X30Y116/INT_L.SL1END3->>IMUX_L7 INT_L_X30Y117/INT_L.SS2END3->>SL1BEG3 INT_L_X30Y119/INT_L.LOGIC_OUTS_L11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

tb0.tr[bphit]_i_7_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_SE2A1 CLBLL_R_X29Y118/CLBLL_LL_B CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y116/CLBLM_IMUX11 CLBLM_L_X30Y116/CLBLM_IMUX31 CLBLM_L_X30Y116/CLBLM_M_A4 CLBLM_L_X30Y116/CLBLM_M_C5 CLBLM_L_X30Y116/CLBLM_SE2A1 INT_L_X30Y116/BYP_ALT5 INT_L_X30Y116/BYP_BOUNCE5 INT_L_X30Y116/IMUX_L11 INT_L_X30Y116/IMUX_L31 INT_L_X30Y116/SE2END1 INT_R_X29Y116/SE2A1 INT_R_X29Y117/SE2BEG1 INT_R_X29Y117/SL1END1 INT_R_X29Y118/LOGIC_OUTS13 INT_R_X29Y118/SL1BEG1 VBRK_X73Y121/VBRK_SE2A1 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X30Y116/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X30Y116/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X30Y116/INT_L.SE2END1->>BYP_ALT5 INT_L_X30Y116/INT_L.SE2END1->>IMUX_L11 INT_R_X29Y117/INT_R.SL1END1->>SE2BEG1 INT_R_X29Y118/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[data][0] - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_NE4C1 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX32 BRAM_L_X38Y120/BRAM_FIFO36_DIBDIL0 BRAM_L_X38Y120/BRAM_IMUX32_1 BRAM_L_X38Y120/BRAM_NE4C1_0 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y116/CLBLM_M_B CLBLM_L_X36Y116/CLBLM_SE2A1 CLBLM_R_X37Y120/CLBLM_NE4C1 DSP_R_X35Y115/DSP_SE2A1_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_SE2A1 INT_L_X34Y116/LOGIC_OUTS_L13 INT_L_X34Y116/NE2BEG1 INT_L_X34Y117/NE2A1 INT_L_X36Y116/NE6BEG1 INT_L_X36Y116/SE2END1 INT_L_X38Y120/NE6END1 INT_L_X38Y120/NL1BEG0 INT_L_X38Y120/NL1END_S3_0 INT_L_X38Y121/IMUX_L32 INT_L_X38Y121/NL1END0 INT_R_X35Y116/SE2A1 INT_R_X35Y117/NE2END1 INT_R_X35Y117/SE2BEG1 INT_R_X37Y116/NE6A1 INT_R_X37Y117/NE6B1 INT_R_X37Y118/NE6C1 INT_R_X37Y119/NE6D1 INT_R_X37Y120/NE6E1 VBRK_X89Y121/VBRK_SE2A1 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX32_1->BRAM_FIFO36_DIBDIL0 CLBLM_L_X34Y116/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y116/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_L_X36Y116/INT_L.SE2END1->>NE6BEG1 INT_L_X38Y120/INT_L.NE6END1->>NL1BEG0 INT_L_X38Y121/INT_L.NL1END0->>IMUX_L32 INT_R_X35Y117/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[haddr_n_0_][0] - 
wires: CLBLM_L_X34Y110/CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y110/CLBLM_M_AQ CLBLM_L_X34Y116/CLBLM_IMUX24 CLBLM_L_X34Y116/CLBLM_M_B5 INT_L_X34Y110/LOGIC_OUTS_L4 INT_L_X34Y110/NN2BEG0 INT_L_X34Y111/NN2A0 INT_L_X34Y111/NN2END_S2_0 INT_L_X34Y112/NN2BEG0 INT_L_X34Y112/NN2END0 INT_L_X34Y113/NN2A0 INT_L_X34Y113/NN2END_S2_0 INT_L_X34Y114/NN2BEG0 INT_L_X34Y114/NN2END0 INT_L_X34Y115/NN2A0 INT_L_X34Y115/NN2END_S2_0 INT_L_X34Y116/IMUX_L24 INT_L_X34Y116/NN2END0 
pips: CLBLM_L_X34Y110/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X34Y110/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X34Y112/INT_L.NN2END0->>NN2BEG0 INT_L_X34Y114/INT_L.NN2END0->>NN2BEG0 INT_L_X34Y116/INT_L.NN2END0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[addr][6] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX14 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX22 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX30 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX38 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRARDADDRU11 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRBWRADDRU11 BRAM_L_X38Y115/BRAM_ADDRARDADDRL11 BRAM_L_X38Y115/BRAM_ADDRARDADDRU11 BRAM_L_X38Y115/BRAM_ADDRBWRADDRL11 BRAM_L_X38Y115/BRAM_ADDRBWRADDRU11 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRARDADDRU11 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRBWRADDRU11 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRL11 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRU11 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRL11 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRU11 BRAM_L_X38Y115/BRAM_IMUX14_1 BRAM_L_X38Y115/BRAM_IMUX22_1 BRAM_L_X38Y115/BRAM_IMUX30_1 BRAM_L_X38Y115/BRAM_IMUX38_1 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRL11 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRU11 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRL11 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRU11 BRAM_L_X38Y120/BRAM_ADDRARDADDRL11 BRAM_L_X38Y120/BRAM_ADDRARDADDRU11 BRAM_L_X38Y120/BRAM_ADDRBWRADDRL11 BRAM_L_X38Y120/BRAM_ADDRBWRADDRU11 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRARDADDRU11 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRBWRADDRU11 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRL11 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRU11 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRL11 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRU11 CLBLM_R_X39Y117/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y117/CLBLM_L_C INT_L_X38Y116/IMUX_L14 INT_L_X38Y116/IMUX_L22 INT_L_X38Y116/IMUX_L30 INT_L_X38Y116/IMUX_L38 INT_L_X38Y116/SR1END2 INT_L_X38Y117/SR1BEG2 INT_L_X38Y117/WL1END1 INT_R_X39Y117/LOGIC_OUTS10 INT_R_X39Y117/WL1BEG1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRL11->>BRAM_FIFO36_ADDRARDADDRL11 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_CASCOUT_ADDRARDADDRU11 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_FIFO36_ADDRARDADDRU11 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRL11->>BRAM_FIFO36_ADDRBWRADDRL11 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU11->>BRAM_CASCOUT_ADDRBWRADDRU11 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU11->>BRAM_FIFO36_ADDRBWRADDRU11 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX14_1->BRAM_IMUX_ADDRARDADDRU11 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX22_1->BRAM_IMUX_ADDRARDADDRL11 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX30_1->BRAM_IMUX_ADDRBWRADDRU11 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX38_1->BRAM_IMUX_ADDRBWRADDRL11 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRL11->BRAM_ADDRARDADDRL11 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRU11->BRAM_ADDRARDADDRU11 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRL11->BRAM_ADDRBWRADDRL11 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRU11->BRAM_ADDRBWRADDRU11 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRL11->>BRAM_FIFO36_ADDRARDADDRL11 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRU11->>BRAM_FIFO36_ADDRARDADDRU11 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRL11->>BRAM_FIFO36_ADDRBWRADDRL11 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRU11->>BRAM_FIFO36_ADDRBWRADDRU11 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU11->BRAM_ADDRARDADDRL11 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU11->BRAM_ADDRARDADDRU11 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU11->BRAM_ADDRBWRADDRL11 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU11->BRAM_ADDRBWRADDRU11 CLBLM_R_X39Y117/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X38Y116/INT_L.SR1END2->>IMUX_L14 INT_L_X38Y116/INT_L.SR1END2->>IMUX_L22 INT_L_X38Y116/INT_L.SR1END2->>IMUX_L30 INT_L_X38Y116/INT_L.SR1END2->>IMUX_L38 INT_L_X38Y117/INT_L.WL1END1->>SR1BEG2 INT_R_X39Y117/INT_R.LOGIC_OUTS10->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/data5[10] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_EE4A0 BRAM_L_X38Y115/BRAM_EE4A0_2 CLBLL_L_X32Y117/CLBLL_IMUX1 CLBLL_L_X32Y117/CLBLL_LL_A3 CLBLL_L_X32Y117/CLBLL_LL_AQ CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y117/CLBLL_WW4A0 CLBLL_L_X40Y117/CLBLL_EE4C0 CLBLL_L_X40Y117/CLBLL_WR1END1 CLBLL_R_X29Y117/CLBLL_IMUX10 CLBLL_R_X29Y117/CLBLL_L_A4 CLBLL_R_X29Y117/CLBLL_WW4C0 CLBLM_L_X30Y117/CLBLM_WW4C0 CLBLM_L_X34Y117/CLBLM_EE4A0 CLBLM_L_X36Y117/CLBLM_EE4C0 CLBLM_R_X33Y117/CLBLM_EE4A0 CLBLM_R_X37Y117/CLBLM_EE4A0 CLBLM_R_X39Y117/CLBLM_EE4C0 CLBLM_R_X39Y117/CLBLM_IMUX34 CLBLM_R_X39Y117/CLBLM_L_C6 CLBLM_R_X39Y117/CLBLM_WR1END1 CLK_FEED_X78Y122/CLK_FEED_WW4A0 DSP_R_X35Y115/DSP_EE4C0_2 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW4A0 INT_INTERFACE_R_X35Y117/INT_INTERFACE_EE4C0 INT_L_X28Y116/ER1BEG_S0 INT_L_X28Y116/WW4END_S0_0 INT_L_X28Y117/ER1BEG0 INT_L_X28Y117/WW4END0 INT_L_X30Y117/WW4B0 INT_L_X32Y117/EE4BEG0 INT_L_X32Y117/IMUX_L1 INT_L_X32Y117/LOGIC_OUTS_L4 INT_L_X32Y117/WW4BEG0 INT_L_X34Y117/EE4B0 INT_L_X36Y117/EE4BEG0 INT_L_X36Y117/EE4END0 INT_L_X38Y117/EE4B0 INT_L_X40Y117/EE4END0 INT_L_X40Y117/WR1BEG1 INT_R_X29Y117/ER1END0 INT_R_X29Y117/IMUX10 INT_R_X29Y117/WW4C0 INT_R_X31Y117/WW4A0 INT_R_X33Y117/EE4A0 INT_R_X35Y117/EE4C0 INT_R_X37Y117/EE4A0 INT_R_X39Y117/EE4C0 INT_R_X39Y117/IMUX34 INT_R_X39Y117/WR1END1 VBRK_X73Y122/VBRK_WW4C0 VBRK_X79Y122/VBRK_WW4A0 VBRK_X89Y122/VBRK_EE4C0 VBRK_X99Y122/VBRK_EE4C0 VBRK_X99Y122/VBRK_WR1END1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X32Y117/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X28Y116/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X32Y117/INT_L.LOGIC_OUTS_L4->>EE4BEG0 INT_L_X32Y117/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X32Y117/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_L_X36Y117/INT_L.EE4END0->>EE4BEG0 INT_L_X40Y117/INT_L.EE4END0->>WR1BEG1 INT_R_X29Y117/INT_R.ER1END0->>IMUX10 INT_R_X39Y117/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/di[addr][5] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX12 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX20 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX28 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_BRAM_IMUX36 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_ER1BEG1 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRARDADDRU10 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRBWRADDRU10 BRAM_L_X38Y115/BRAM_ADDRARDADDRL10 BRAM_L_X38Y115/BRAM_ADDRARDADDRU10 BRAM_L_X38Y115/BRAM_ADDRBWRADDRL10 BRAM_L_X38Y115/BRAM_ADDRBWRADDRU10 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRARDADDRU10 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRBWRADDRU10 BRAM_L_X38Y115/BRAM_ER1BEG1_2 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRL10 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRU10 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRL10 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRU10 BRAM_L_X38Y115/BRAM_IMUX12_2 BRAM_L_X38Y115/BRAM_IMUX20_2 BRAM_L_X38Y115/BRAM_IMUX28_2 BRAM_L_X38Y115/BRAM_IMUX36_2 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRL10 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRU10 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRU10 BRAM_L_X38Y120/BRAM_ADDRARDADDRL10 BRAM_L_X38Y120/BRAM_ADDRARDADDRU10 BRAM_L_X38Y120/BRAM_ADDRBWRADDRL10 BRAM_L_X38Y120/BRAM_ADDRBWRADDRU10 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRARDADDRU10 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRBWRADDRU10 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRL10 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRU10 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRL10 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRU10 CLBLM_R_X37Y117/CLBLM_ER1BEG1 CLBLM_R_X37Y117/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y117/CLBLM_M_A INT_L_X38Y117/BYP_ALT4 INT_L_X38Y117/BYP_BOUNCE4 INT_L_X38Y117/ER1END1 INT_L_X38Y117/IMUX_L12 INT_L_X38Y117/IMUX_L20 INT_L_X38Y117/IMUX_L28 INT_L_X38Y117/IMUX_L36 INT_R_X37Y117/ER1BEG1 INT_R_X37Y117/LOGIC_OUTS12 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRL10->>BRAM_FIFO36_ADDRARDADDRL10 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_CASCOUT_ADDRARDADDRU10 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_FIFO36_ADDRARDADDRU10 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRL10->>BRAM_FIFO36_ADDRBWRADDRL10 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU10->>BRAM_CASCOUT_ADDRBWRADDRU10 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU10->>BRAM_FIFO36_ADDRBWRADDRU10 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX12_2->BRAM_IMUX_ADDRARDADDRU10 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX20_2->BRAM_IMUX_ADDRARDADDRL10 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX28_2->BRAM_IMUX_ADDRBWRADDRU10 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX36_2->BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRL10->BRAM_ADDRARDADDRL10 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRU10->BRAM_ADDRARDADDRU10 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRL10->BRAM_ADDRBWRADDRL10 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRU10->BRAM_ADDRBWRADDRU10 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRL10->>BRAM_FIFO36_ADDRARDADDRL10 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRU10->>BRAM_FIFO36_ADDRARDADDRU10 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRL10->>BRAM_FIFO36_ADDRBWRADDRL10 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRU10->>BRAM_FIFO36_ADDRBWRADDRU10 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU10->BRAM_ADDRARDADDRL10 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU10->BRAM_ADDRARDADDRU10 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU10->BRAM_ADDRBWRADDRL10 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU10->BRAM_ADDRBWRADDRU10 CLBLM_R_X37Y117/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X38Y117/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X38Y117/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X38Y117/INT_L.BYP_BOUNCE4->>IMUX_L36 INT_L_X38Y117/INT_L.ER1END1->>BYP_ALT4 INT_L_X38Y117/INT_L.ER1END1->>IMUX_L12 INT_L_X38Y117/INT_L.ER1END1->>IMUX_L20 INT_R_X37Y117/INT_R.LOGIC_OUTS12->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/data5[9] - 
wires: CLBLL_L_X32Y110/CLBLL_WW2A2 CLBLL_L_X32Y117/CLBLL_IMUX29 CLBLL_L_X32Y117/CLBLL_LL_C2 CLBLL_R_X29Y111/CLBLL_NW2A3 CLBLL_R_X29Y117/CLBLL_EL1BEG2 CLBLM_L_X30Y111/CLBLM_NW2A3 CLBLM_L_X30Y117/CLBLM_EL1BEG2 CLBLM_L_X30Y117/CLBLM_IMUX35 CLBLM_L_X30Y117/CLBLM_M_C6 CLBLM_L_X34Y116/CLBLM_IMUX0 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y116/CLBLM_L_A3 CLBLM_L_X34Y116/CLBLM_L_AQ CLBLM_L_X34Y116/CLBLM_SW4A0 CLBLM_L_X34Y117/CLBLM_WW4C1 CLBLM_L_X36Y116/CLBLM_EL1BEG0 CLBLM_L_X36Y117/CLBLM_NE2A1 CLBLM_L_X36Y117/CLBLM_WW4A1 CLBLM_R_X33Y116/CLBLM_SW4A0 CLBLM_R_X33Y117/CLBLM_WW4C1 CLBLM_R_X37Y117/CLBLM_IMUX8 CLBLM_R_X37Y117/CLBLM_M_A5 CLK_FEED_X78Y115/CLK_FEED_WW2A2 DSP_R_X35Y115/DSP_EL1BEG0_1 DSP_R_X35Y115/DSP_NE2A1_2 DSP_R_X35Y115/DSP_WW4A1_2 INT_INTERFACE_R_X31Y110/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y117/INT_INTERFACE_NE2A1 INT_INTERFACE_R_X35Y117/INT_INTERFACE_WW4A1 INT_L_X30Y110/NW2BEG3 INT_L_X30Y110/WW2END2 INT_L_X30Y111/NW2A3 INT_L_X30Y117/EL1END2 INT_L_X30Y117/IMUX_L35 INT_L_X32Y110/SR1END2 INT_L_X32Y110/WW2BEG2 INT_L_X32Y111/SR1BEG2 INT_L_X32Y111/SR1END1 INT_L_X32Y112/SR1BEG1 INT_L_X32Y112/SW6END0 INT_L_X32Y117/GFAN1 INT_L_X32Y117/IMUX_L29 INT_L_X32Y117/WW4END1 INT_L_X34Y116/ER1BEG1 INT_L_X34Y116/IMUX_L0 INT_L_X34Y116/LOGIC_OUTS_L0 INT_L_X34Y116/SW6BEG0 INT_L_X34Y117/WW4B1 INT_L_X36Y115/EL1END_S3_0 INT_L_X36Y116/EL1END0 INT_L_X36Y116/NE2BEG0 INT_L_X36Y117/NE2A0 INT_L_X36Y117/NE2END1 INT_L_X36Y117/WW4BEG1 INT_R_X29Y111/NN6BEG3 INT_R_X29Y111/NW2END3 INT_R_X29Y112/NN6A3 INT_R_X29Y113/NN6B3 INT_R_X29Y114/NN6C3 INT_R_X29Y115/NN6D3 INT_R_X29Y116/NN6E3 INT_R_X29Y117/EL1BEG2 INT_R_X29Y117/NN6END3 INT_R_X31Y110/WW2A2 INT_R_X33Y112/SW6E0 INT_R_X33Y113/SW6D0 INT_R_X33Y114/SW6C0 INT_R_X33Y115/SW6B0 INT_R_X33Y116/SW6A0 INT_R_X33Y117/WW4C1 INT_R_X35Y116/EL1BEG0 INT_R_X35Y116/ER1END1 INT_R_X35Y116/NE2BEG1 INT_R_X35Y117/NE2A1 INT_R_X35Y117/WW4A1 INT_R_X37Y116/NE2END_S3_0 INT_R_X37Y117/IMUX8 INT_R_X37Y117/NE2END0 VBRK_X73Y116/VBRK_NW2A3 VBRK_X73Y122/VBRK_EL1BEG2 VBRK_X79Y115/VBRK_WW2A2 VBRK_X89Y121/VBRK_EL1BEG0 VBRK_X89Y122/VBRK_NE2A1 VBRK_X89Y122/VBRK_WW4A1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y116/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X30Y110/INT_L.WW2END2->>NW2BEG3 INT_L_X30Y117/INT_L.EL1END2->>IMUX_L35 INT_L_X32Y110/INT_L.SR1END2->>WW2BEG2 INT_L_X32Y111/INT_L.SR1END1->>SR1BEG2 INT_L_X32Y112/INT_L.SW6END0->>SR1BEG1 INT_L_X32Y117/INT_L.GFAN1->>IMUX_L29 INT_L_X32Y117/INT_L.WW4END1->>GFAN1 INT_L_X34Y116/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X34Y116/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X34Y116/INT_L.LOGIC_OUTS_L0->>SW6BEG0 INT_L_X36Y116/INT_L.EL1END0->>NE2BEG0 INT_L_X36Y117/INT_L.NE2END1->>WW4BEG1 INT_R_X29Y111/INT_R.NW2END3->>NN6BEG3 INT_R_X29Y117/INT_R.NN6END3->>EL1BEG2 INT_R_X35Y116/INT_R.ER1END1->>EL1BEG0 INT_R_X35Y116/INT_R.ER1END1->>NE2BEG1 INT_R_X37Y117/INT_R.NE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/di[data][124] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX46 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_NE2A3 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL14 BRAM_L_X38Y115/BRAM_IMUX46_1 BRAM_L_X38Y115/BRAM_NE2A3_2 CLBLM_L_X34Y116/CLBLM_EE4BEG3 CLBLM_L_X36Y116/CLBLM_EE4B3 CLBLM_R_X33Y116/CLBLM_EE4BEG3 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS17 CLBLM_R_X33Y122/CLBLM_L_BMUX CLBLM_R_X37Y117/CLBLM_NE2A3 DSP_R_X35Y115/DSP_EE4B3_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE4B3 INT_L_X34Y116/EE4A3 INT_L_X36Y116/EE4C3 INT_L_X38Y116/IMUX_L46 INT_L_X38Y116/SL1END3 INT_L_X38Y117/NE2END3 INT_L_X38Y117/SL1BEG3 INT_R_X33Y116/EE4BEG3 INT_R_X33Y116/SS6END3 INT_R_X33Y117/SS6E3 INT_R_X33Y117/SS6END_N0_3 INT_R_X33Y118/SS6D3 INT_R_X33Y119/SS6C3 INT_R_X33Y120/SS6B3 INT_R_X33Y121/SS6A3 INT_R_X33Y122/LOGIC_OUTS17 INT_R_X33Y122/SS6BEG3 INT_R_X35Y116/EE4B3 INT_R_X37Y116/EE4END3 INT_R_X37Y116/NE2BEG3 INT_R_X37Y117/NE2A3 VBRK_X89Y121/VBRK_EE4B3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX46_1->BRAM_FIFO36_DIADIL14 CLBLM_R_X33Y122/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X38Y116/INT_L.SL1END3->>IMUX_L46 INT_L_X38Y117/INT_L.NE2END3->>SL1BEG3 INT_R_X33Y116/INT_R.SS6END3->>EE4BEG3 INT_R_X33Y122/INT_R.LOGIC_OUTS17->>SS6BEG3 INT_R_X37Y116/INT_R.EE4END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][60] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX46 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL14 BRAM_L_X38Y120/BRAM_IMUX46_1 CLBLM_R_X39Y121/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y121/CLBLM_L_B INT_L_X38Y121/BYP_ALT2 INT_L_X38Y121/BYP_BOUNCE2 INT_L_X38Y121/IMUX_L46 INT_L_X38Y121/WR1END2 INT_L_X38Y122/BYP_BOUNCE_N3_2 INT_R_X39Y121/LOGIC_OUTS9 INT_R_X39Y121/WR1BEG2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX46_1->BRAM_FIFO36_DIADIL14 CLBLM_R_X39Y121/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X38Y121/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X38Y121/INT_L.BYP_BOUNCE2->>IMUX_L46 INT_L_X38Y121/INT_L.WR1END2->>BYP_ALT2 INT_R_X39Y121/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[addr][4] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX11 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX19 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_NE4C3 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX27 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX35 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRARDADDRU9 BRAM_L_X38Y115/BRAM_ADDRARDADDRL9 BRAM_L_X38Y115/BRAM_ADDRARDADDRU9 BRAM_L_X38Y115/BRAM_ADDRBWRADDRL9 BRAM_L_X38Y115/BRAM_ADDRBWRADDRU9 BRAM_L_X38Y115/BRAM_CASCINTOP_ADDRBWRADDRU9 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRARDADDRU9 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRL9 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRU9 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRL9 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRU9 BRAM_L_X38Y115/BRAM_IMUX11_3 BRAM_L_X38Y115/BRAM_IMUX19_3 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRU9 BRAM_L_X38Y120/BRAM_ADDRARDADDRL9 BRAM_L_X38Y120/BRAM_ADDRARDADDRU9 BRAM_L_X38Y120/BRAM_ADDRBWRADDRL9 BRAM_L_X38Y120/BRAM_ADDRBWRADDRU9 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRARDADDRU9 BRAM_L_X38Y120/BRAM_CASCOUT_ADDRBWRADDRU9 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRL9 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRU9 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRL9 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRU9 BRAM_L_X38Y120/BRAM_IMUX27_3 BRAM_L_X38Y120/BRAM_IMUX35_3 BRAM_L_X38Y120/BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X38Y120/BRAM_IMUX_ADDRBWRADDRU9 BRAM_L_X38Y120/BRAM_NE4C3_2 BRAM_L_X38Y125/BRAM_CASCINBOT_ADDRBWRADDRU9 CLBLL_L_X40Y118/CLBLL_SW4END2 CLBLL_L_X40Y122/CLBLL_EE2BEG2 CLBLM_L_X34Y114/CLBLM_LOGIC_OUTS15 CLBLM_L_X34Y114/CLBLM_M_D CLBLM_L_X36Y118/CLBLM_NE4C3 CLBLM_R_X37Y122/CLBLM_NE4C3 CLBLM_R_X39Y118/CLBLM_SW4END2 CLBLM_R_X39Y122/CLBLM_EE2BEG2 DSP_R_X35Y115/DSP_NE4C3_3 HCLK_BRAM_X94Y130/HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU9 INT_INTERFACE_R_X35Y118/INT_INTERFACE_NE4C3 INT_L_X34Y114/LOGIC_OUTS_L15 INT_L_X34Y114/NE6BEG3 INT_L_X36Y118/NE6BEG3 INT_L_X36Y118/NE6END3 INT_L_X38Y118/IMUX_L11 INT_L_X38Y118/IMUX_L19 INT_L_X38Y118/WL1END1 INT_L_X38Y122/EL1BEG2 INT_L_X38Y122/NE6END3 INT_L_X38Y122/NL1BEG2 INT_L_X38Y123/IMUX_L27 INT_L_X38Y123/IMUX_L35 INT_L_X38Y123/NL1END2 INT_L_X40Y118/SW6E2 INT_L_X40Y119/SW6D2 INT_L_X40Y120/SW6C2 INT_L_X40Y121/SW6B2 INT_L_X40Y122/EE2A2 INT_L_X40Y122/SW6A2 INT_R_X35Y114/NE6A3 INT_R_X35Y115/NE6B3 INT_R_X35Y116/NE6C3 INT_R_X35Y117/NE6D3 INT_R_X35Y118/NE6E3 INT_R_X37Y118/NE6A3 INT_R_X37Y119/NE6B3 INT_R_X37Y120/NE6C3 INT_R_X37Y121/NE6D3 INT_R_X37Y122/NE6E3 INT_R_X39Y118/SW6END2 INT_R_X39Y118/WL1BEG1 INT_R_X39Y122/EE2BEG2 INT_R_X39Y122/EL1END2 INT_R_X41Y122/EE2END2 INT_R_X41Y122/SW6BEG2 VBRK_X89Y123/VBRK_NE4C3 VBRK_X99Y123/VBRK_SW4END2 VBRK_X99Y127/VBRK_EE2BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRL9->>BRAM_FIFO36_ADDRARDADDRL9 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU9->>BRAM_CASCOUT_ADDRARDADDRU9 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU9->>BRAM_FIFO36_ADDRARDADDRU9 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRL9->>BRAM_FIFO36_ADDRBWRADDRL9 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU9->>BRAM_FIFO36_ADDRBWRADDRU9 BRAM_L_X38Y115/BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU9->BRAM_ADDRBWRADDRL9 BRAM_L_X38Y115/BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU9->BRAM_ADDRBWRADDRU9 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX11_3->BRAM_IMUX_ADDRARDADDRU9 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX19_3->BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRL9->BRAM_ADDRARDADDRL9 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRU9->BRAM_ADDRARDADDRU9 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRL9->>BRAM_FIFO36_ADDRARDADDRL9 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRU9->>BRAM_FIFO36_ADDRARDADDRU9 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRL9->>BRAM_FIFO36_ADDRBWRADDRL9 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRU9->>BRAM_CASCOUT_ADDRBWRADDRU9 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRU9->>BRAM_FIFO36_ADDRBWRADDRU9 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU9->BRAM_ADDRARDADDRL9 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU9->BRAM_ADDRARDADDRU9 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX27_3->BRAM_IMUX_ADDRBWRADDRU9 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX35_3->BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX_ADDRBWRADDRL9->BRAM_ADDRBWRADDRL9 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX_ADDRBWRADDRU9->BRAM_ADDRBWRADDRU9 CLBLM_L_X34Y114/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X34Y114/INT_L.LOGIC_OUTS_L15->>NE6BEG3 INT_L_X36Y118/INT_L.NE6END3->>NE6BEG3 INT_L_X38Y118/INT_L.WL1END1->>IMUX_L11 INT_L_X38Y118/INT_L.WL1END1->>IMUX_L19 INT_L_X38Y122/INT_L.NE6END3->>EL1BEG2 INT_L_X38Y122/INT_L.NE6END3->>NL1BEG2 INT_L_X38Y123/INT_L.NL1END2->>IMUX_L27 INT_L_X38Y123/INT_L.NL1END2->>IMUX_L35 INT_R_X39Y118/INT_R.SW6END2->>WL1BEG1 INT_R_X39Y122/INT_R.EL1END2->>EE2BEG2 INT_R_X41Y122/INT_R.EE2END2->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/data5[8] - 
wires: CLBLL_L_X32Y116/CLBLL_IMUX10 CLBLL_L_X32Y116/CLBLL_IMUX18 CLBLL_L_X32Y116/CLBLL_LL_B2 CLBLL_L_X32Y116/CLBLL_LL_BQ CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y116/CLBLL_L_A4 CLBLL_L_X32Y116/CLBLL_NW4A1 CLBLL_L_X32Y117/CLBLL_IMUX35 CLBLL_L_X32Y117/CLBLL_LL_C6 CLBLL_R_X29Y118/CLBLL_SE2A0 CLBLL_R_X29Y119/CLBLL_SW2A0 CLBLM_L_X30Y118/CLBLM_IMUX16 CLBLM_L_X30Y118/CLBLM_L_B3 CLBLM_L_X30Y118/CLBLM_SE2A0 CLBLM_L_X30Y119/CLBLM_SW2A0 CLBLM_L_X34Y114/CLBLM_IMUX38 CLBLM_L_X34Y114/CLBLM_M_D3 CLBLM_L_X34Y114/CLBLM_SE2A1 CLBLM_R_X33Y114/CLBLM_SE2A1 CLK_FEED_X78Y121/CLK_FEED_NW4A1 INT_INTERFACE_R_X31Y116/INT_INTERFACE_NW4A1 INT_L_X30Y118/IMUX_L16 INT_L_X30Y118/SE2END0 INT_L_X30Y119/SW2A0 INT_L_X30Y120/NW6END1 INT_L_X30Y120/SW2BEG0 INT_L_X32Y115/SE2A1 INT_L_X32Y116/IMUX_L10 INT_L_X32Y116/IMUX_L18 INT_L_X32Y116/LOGIC_OUTS_L5 INT_L_X32Y116/NR1BEG1 INT_L_X32Y116/NW6BEG1 INT_L_X32Y116/SE2BEG1 INT_L_X32Y117/IMUX_L35 INT_L_X32Y117/NR1END1 INT_L_X34Y114/BYP_ALT4 INT_L_X34Y114/BYP_BOUNCE4 INT_L_X34Y114/IMUX_L38 INT_L_X34Y114/SE2END1 INT_R_X29Y118/SE2A0 INT_R_X29Y119/SE2BEG0 INT_R_X29Y119/SW2END0 INT_R_X31Y116/NW6A1 INT_R_X31Y117/NW6B1 INT_R_X31Y118/NW6C1 INT_R_X31Y119/NW6D1 INT_R_X31Y120/NW6E1 INT_R_X33Y114/SE2A1 INT_R_X33Y115/SE2BEG1 INT_R_X33Y115/SE2END1 VBRK_X73Y123/VBRK_SE2A0 VBRK_X73Y124/VBRK_SW2A0 VBRK_X79Y121/VBRK_NW4A1 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X32Y116/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y114/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X30Y118/INT_L.SE2END0->>IMUX_L16 INT_L_X30Y120/INT_L.NW6END1->>SW2BEG0 INT_L_X32Y116/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X32Y116/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X32Y116/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X32Y116/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_L_X32Y116/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_L_X32Y117/INT_L.NR1END1->>IMUX_L35 INT_L_X34Y114/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X34Y114/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X34Y114/INT_L.SE2END1->>BYP_ALT4 INT_R_X29Y119/INT_R.SW2END0->>SE2BEG0 INT_R_X33Y115/INT_R.SE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

x0/di[addr][3] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX12 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX20 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX28 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX36 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_SE2A2 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRARDADDRU8 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRBWRADDRU8 BRAM_L_X38Y115/BRAM_ADDRARDADDRL8 BRAM_L_X38Y115/BRAM_ADDRARDADDRU8 BRAM_L_X38Y115/BRAM_ADDRBWRADDRL8 BRAM_L_X38Y115/BRAM_ADDRBWRADDRU8 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRARDADDRU8 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRBWRADDRU8 BRAM_L_X38Y115/BRAM_ER1BEG1_1 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRL8 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRU8 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRL8 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRU8 BRAM_L_X38Y115/BRAM_IMUX12_1 BRAM_L_X38Y115/BRAM_IMUX20_1 BRAM_L_X38Y115/BRAM_IMUX28_1 BRAM_L_X38Y115/BRAM_IMUX36_1 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRU8 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRU8 BRAM_L_X38Y115/BRAM_SE2A2_1 BRAM_L_X38Y120/BRAM_ADDRARDADDRL8 BRAM_L_X38Y120/BRAM_ADDRARDADDRU8 BRAM_L_X38Y120/BRAM_ADDRBWRADDRL8 BRAM_L_X38Y120/BRAM_ADDRBWRADDRU8 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRARDADDRU8 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRBWRADDRU8 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRL8 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRU8 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRL8 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRU8 CLBLM_L_X36Y115/CLBLM_LOGIC_OUTS11 CLBLM_L_X36Y115/CLBLM_L_D CLBLM_R_X37Y116/CLBLM_ER1BEG1 CLBLM_R_X37Y116/CLBLM_SE2A2 INT_L_X36Y115/ER1BEG_S0 INT_L_X36Y115/LOGIC_OUTS_L11 INT_L_X36Y115/NL1BEG2 INT_L_X36Y116/ER1BEG0 INT_L_X36Y116/NE2BEG2 INT_L_X36Y116/NL1END2 INT_L_X36Y117/NE2A2 INT_L_X38Y116/ER1END1 INT_L_X38Y116/IMUX_L12 INT_L_X38Y116/IMUX_L20 INT_L_X38Y116/IMUX_L28 INT_L_X38Y116/IMUX_L36 INT_L_X38Y116/SE2END2 INT_R_X37Y116/ER1BEG1 INT_R_X37Y116/ER1END0 INT_R_X37Y116/SE2A2 INT_R_X37Y117/NE2END2 INT_R_X37Y117/SE2BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRL8->>BRAM_FIFO36_ADDRARDADDRL8 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU8->>BRAM_CASCOUT_ADDRARDADDRU8 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU8->>BRAM_FIFO36_ADDRARDADDRU8 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRL8->>BRAM_FIFO36_ADDRBWRADDRL8 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU8->>BRAM_CASCOUT_ADDRBWRADDRU8 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU8->>BRAM_FIFO36_ADDRBWRADDRU8 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX12_1->BRAM_IMUX_ADDRARDADDRU8 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX20_1->BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX28_1->BRAM_IMUX_ADDRBWRADDRU8 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX36_1->BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRL8->BRAM_ADDRARDADDRL8 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRU8->BRAM_ADDRARDADDRU8 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRL8->BRAM_ADDRBWRADDRL8 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRU8->BRAM_ADDRBWRADDRU8 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRL8->>BRAM_FIFO36_ADDRARDADDRL8 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRU8->>BRAM_FIFO36_ADDRARDADDRU8 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRL8->>BRAM_FIFO36_ADDRBWRADDRL8 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRU8->>BRAM_FIFO36_ADDRBWRADDRU8 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU8->BRAM_ADDRARDADDRL8 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU8->BRAM_ADDRARDADDRU8 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU8->BRAM_ADDRBWRADDRL8 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU8->BRAM_ADDRBWRADDRU8 CLBLM_L_X36Y115/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X36Y115/INT_L.LOGIC_OUTS_L11->>ER1BEG_S0 INT_L_X36Y115/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X36Y116/INT_L.NL1END2->>NE2BEG2 INT_L_X38Y116/INT_L.ER1END1->>IMUX_L12 INT_L_X38Y116/INT_L.ER1END1->>IMUX_L20 INT_L_X38Y116/INT_L.SE2END2->>IMUX_L28 INT_L_X38Y116/INT_L.SE2END2->>IMUX_L36 INT_R_X37Y116/INT_R.ER1END0->>ER1BEG1 INT_R_X37Y117/INT_R.NE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/data5[7] - 
wires: CLBLL_L_X32Y116/CLBLL_IMUX0 CLBLL_L_X32Y116/CLBLL_L_A3 CLBLL_L_X32Y117/CLBLL_IMUX24 CLBLL_L_X32Y117/CLBLL_IMUX32 CLBLL_L_X32Y117/CLBLL_LL_B5 CLBLL_L_X32Y117/CLBLL_LL_C1 CLBLM_L_X34Y116/CLBLM_IMUX20 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS2 CLBLM_L_X34Y116/CLBLM_L_C2 CLBLM_L_X34Y116/CLBLM_L_CQ CLBLM_L_X34Y116/CLBLM_WW2A2 CLBLM_L_X36Y115/CLBLM_EL1BEG1 CLBLM_L_X36Y115/CLBLM_IMUX42 CLBLM_L_X36Y115/CLBLM_L_D6 CLBLM_R_X33Y116/CLBLM_WW2A2 DSP_R_X35Y115/DSP_EL1BEG1_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EL1BEG1 INT_L_X32Y115/SR1END3 INT_L_X32Y116/BYP_ALT6 INT_L_X32Y116/BYP_BOUNCE6 INT_L_X32Y116/IMUX_L0 INT_L_X32Y116/SR1BEG3 INT_L_X32Y116/SR1END_N3_3 INT_L_X32Y116/WW2END2 INT_L_X32Y117/BYP_BOUNCE_N3_6 INT_L_X32Y117/IMUX_L24 INT_L_X32Y117/IMUX_L32 INT_L_X34Y115/SE2A2 INT_L_X34Y116/IMUX_L20 INT_L_X34Y116/LOGIC_OUTS_L2 INT_L_X34Y116/SE2BEG2 INT_L_X34Y116/WW2BEG2 INT_L_X36Y115/EL1END1 INT_L_X36Y115/IMUX_L42 INT_R_X33Y116/WW2A2 INT_R_X35Y115/EL1BEG1 INT_R_X35Y115/SE2END2 VBRK_X89Y120/VBRK_EL1BEG1 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X34Y116/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X32Y116/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X32Y116/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X32Y116/INT_L.WW2END2->>BYP_ALT6 INT_L_X32Y116/INT_L.WW2END2->>SR1BEG3 INT_L_X32Y117/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_L_X32Y117/INT_L.BYP_BOUNCE_N3_6->>IMUX_L32 INT_L_X34Y116/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X34Y116/INT_L.LOGIC_OUTS_L2->>SE2BEG2 INT_L_X34Y116/INT_L.LOGIC_OUTS_L2->>WW2BEG2 INT_L_X36Y115/INT_L.EL1END1->>IMUX_L42 INT_R_X35Y115/INT_R.SE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

x0/di[addr][2] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_EE4C2 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX17 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX25 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX33 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX9 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRARDADDRU7 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRBWRADDRU7 BRAM_L_X38Y115/BRAM_ADDRARDADDRL7 BRAM_L_X38Y115/BRAM_ADDRARDADDRU7 BRAM_L_X38Y115/BRAM_ADDRBWRADDRL7 BRAM_L_X38Y115/BRAM_ADDRBWRADDRU7 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRARDADDRU7 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRBWRADDRU7 BRAM_L_X38Y115/BRAM_EE4C2_1 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRL7 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRU7 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRL7 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRU7 BRAM_L_X38Y115/BRAM_IMUX17_3 BRAM_L_X38Y115/BRAM_IMUX25_3 BRAM_L_X38Y115/BRAM_IMUX33_3 BRAM_L_X38Y115/BRAM_IMUX9_3 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRU7 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRL7 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRU7 BRAM_L_X38Y120/BRAM_ADDRARDADDRL7 BRAM_L_X38Y120/BRAM_ADDRARDADDRU7 BRAM_L_X38Y120/BRAM_ADDRBWRADDRL7 BRAM_L_X38Y120/BRAM_ADDRBWRADDRU7 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRARDADDRU7 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRBWRADDRU7 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRL7 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRU7 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRL7 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRU7 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y116/CLBLM_M_C CLBLM_L_X36Y116/CLBLM_EE4A2 CLBLM_R_X37Y116/CLBLM_EE4C2 DSP_R_X35Y115/DSP_EE4A2_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE4A2 INT_L_X34Y116/EE4BEG2 INT_L_X34Y116/LOGIC_OUTS_L14 INT_L_X36Y116/EE4B2 INT_L_X38Y116/EE4END2 INT_L_X38Y116/NR1BEG2 INT_L_X38Y117/NL1BEG1 INT_L_X38Y117/NR1END2 INT_L_X38Y118/IMUX_L17 INT_L_X38Y118/IMUX_L25 INT_L_X38Y118/IMUX_L33 INT_L_X38Y118/IMUX_L9 INT_L_X38Y118/NL1END1 INT_R_X35Y116/EE4A2 INT_R_X37Y116/EE4C2 VBRK_X89Y121/VBRK_EE4A2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRL7->>BRAM_FIFO36_ADDRARDADDRL7 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU7->>BRAM_CASCOUT_ADDRARDADDRU7 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU7->>BRAM_FIFO36_ADDRARDADDRU7 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRL7->>BRAM_FIFO36_ADDRBWRADDRL7 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU7->>BRAM_CASCOUT_ADDRBWRADDRU7 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU7->>BRAM_FIFO36_ADDRBWRADDRU7 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX17_3->BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX25_3->BRAM_IMUX_ADDRBWRADDRU7 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX33_3->BRAM_IMUX_ADDRBWRADDRL7 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX9_3->BRAM_IMUX_ADDRARDADDRU7 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRL7->BRAM_ADDRARDADDRL7 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRU7->BRAM_ADDRARDADDRU7 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRL7->BRAM_ADDRBWRADDRL7 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRU7->BRAM_ADDRBWRADDRU7 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRL7->>BRAM_FIFO36_ADDRARDADDRL7 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRU7->>BRAM_FIFO36_ADDRARDADDRU7 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRL7->>BRAM_FIFO36_ADDRBWRADDRL7 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRU7->>BRAM_FIFO36_ADDRBWRADDRU7 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU7->BRAM_ADDRARDADDRL7 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU7->BRAM_ADDRARDADDRU7 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU7->BRAM_ADDRBWRADDRL7 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU7->BRAM_ADDRBWRADDRU7 CLBLM_L_X34Y116/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X34Y116/INT_L.LOGIC_OUTS_L14->>EE4BEG2 INT_L_X38Y116/INT_L.EE4END2->>NR1BEG2 INT_L_X38Y117/INT_L.NR1END2->>NL1BEG1 INT_L_X38Y118/INT_L.NL1END1->>IMUX_L17 INT_L_X38Y118/INT_L.NL1END1->>IMUX_L25 INT_L_X38Y118/INT_L.NL1END1->>IMUX_L33 INT_L_X38Y118/INT_L.NL1END1->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/data5[6] - 
wires: CLBLL_L_X32Y116/CLBLL_IMUX3 CLBLL_L_X32Y116/CLBLL_L_A2 CLBLL_L_X32Y117/CLBLL_IMUX20 CLBLL_L_X32Y117/CLBLL_IMUX31 CLBLL_L_X32Y117/CLBLL_LL_C5 CLBLL_L_X32Y117/CLBLL_L_C2 CLBLM_L_X34Y115/CLBLM_SW2A1 CLBLM_L_X34Y116/CLBLM_IMUX19 CLBLM_L_X34Y116/CLBLM_IMUX23 CLBLM_L_X34Y116/CLBLM_IMUX35 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS1 CLBLM_L_X34Y116/CLBLM_L_B2 CLBLM_L_X34Y116/CLBLM_L_BQ CLBLM_L_X34Y116/CLBLM_L_C3 CLBLM_L_X34Y116/CLBLM_M_C6 CLBLM_R_X33Y115/CLBLM_SW2A1 INT_L_X32Y116/IMUX_L3 INT_L_X32Y116/NW2END2 INT_L_X32Y117/BYP_ALT3 INT_L_X32Y117/BYP_ALT4 INT_L_X32Y117/BYP_BOUNCE3 INT_L_X32Y117/BYP_BOUNCE4 INT_L_X32Y117/IMUX_L20 INT_L_X32Y117/IMUX_L31 INT_L_X32Y117/NW2END1 INT_L_X32Y118/BYP_BOUNCE_N3_3 INT_L_X34Y115/SW2A1 INT_L_X34Y116/BYP_ALT5 INT_L_X34Y116/BYP_BOUNCE5 INT_L_X34Y116/IMUX_L19 INT_L_X34Y116/IMUX_L23 INT_L_X34Y116/IMUX_L35 INT_L_X34Y116/LOGIC_OUTS_L1 INT_L_X34Y116/SW2BEG1 INT_R_X33Y115/NL1BEG1 INT_R_X33Y115/NW2BEG2 INT_R_X33Y115/SW2END1 INT_R_X33Y116/NL1END1 INT_R_X33Y116/NW2A2 INT_R_X33Y116/NW2BEG1 INT_R_X33Y117/NW2A1 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X34Y116/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y116/INT_L.NW2END2->>IMUX_L3 INT_L_X32Y117/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X32Y117/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y117/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X32Y117/INT_L.BYP_BOUNCE4->>BYP_ALT3 INT_L_X32Y117/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X32Y117/INT_L.NW2END1->>BYP_ALT4 INT_L_X34Y116/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X34Y116/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X34Y116/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X34Y116/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X34Y116/INT_L.LOGIC_OUTS_L1->>IMUX_L35 INT_L_X34Y116/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X33Y115/INT_R.SW2END1->>NL1BEG1 INT_R_X33Y115/INT_R.SW2END1->>NW2BEG2 INT_R_X33Y116/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/di[addr][1] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX16 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX24 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX32 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_BRAM_IMUX8 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_NE2A0 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRARDADDRU6 BRAM_L_X38Y110/BRAM_CASCINTOP_ADDRBWRADDRU6 BRAM_L_X38Y115/BRAM_ADDRARDADDRL6 BRAM_L_X38Y115/BRAM_ADDRARDADDRU6 BRAM_L_X38Y115/BRAM_ADDRBWRADDRL6 BRAM_L_X38Y115/BRAM_ADDRBWRADDRU6 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRARDADDRU6 BRAM_L_X38Y115/BRAM_CASCOUT_ADDRBWRADDRU6 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRL6 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRU6 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRL6 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRU6 BRAM_L_X38Y115/BRAM_IMUX16_3 BRAM_L_X38Y115/BRAM_IMUX24_3 BRAM_L_X38Y115/BRAM_IMUX32_3 BRAM_L_X38Y115/BRAM_IMUX8_3 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X38Y115/BRAM_IMUX_ADDRARDADDRU6 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X38Y115/BRAM_IMUX_ADDRBWRADDRU6 BRAM_L_X38Y115/BRAM_NE2A0_3 BRAM_L_X38Y120/BRAM_ADDRARDADDRL6 BRAM_L_X38Y120/BRAM_ADDRARDADDRU6 BRAM_L_X38Y120/BRAM_ADDRBWRADDRL6 BRAM_L_X38Y120/BRAM_ADDRBWRADDRU6 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRARDADDRU6 BRAM_L_X38Y120/BRAM_CASCINBOT_ADDRBWRADDRU6 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRL6 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRU6 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRL6 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRU6 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS15 CLBLM_L_X34Y116/CLBLM_M_D CLBLM_L_X36Y117/CLBLM_EE2BEG0 CLBLM_R_X37Y118/CLBLM_NE2A0 DSP_R_X35Y115/DSP_EE2BEG0_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_EE2BEG0 INT_L_X34Y116/ER1BEG_S0 INT_L_X34Y116/LOGIC_OUTS_L15 INT_L_X34Y117/ER1BEG0 INT_L_X36Y117/EE2A0 INT_L_X38Y117/NE2END_S3_0 INT_L_X38Y118/IMUX_L16 INT_L_X38Y118/IMUX_L24 INT_L_X38Y118/IMUX_L32 INT_L_X38Y118/IMUX_L8 INT_L_X38Y118/NE2END0 INT_R_X35Y117/EE2BEG0 INT_R_X35Y117/ER1END0 INT_R_X37Y117/EE2END0 INT_R_X37Y117/NE2BEG0 INT_R_X37Y118/NE2A0 VBRK_X89Y122/VBRK_EE2BEG0 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRL6->>BRAM_FIFO36_ADDRARDADDRL6 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU6->>BRAM_CASCOUT_ADDRARDADDRU6 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU6->>BRAM_FIFO36_ADDRARDADDRU6 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRL6->>BRAM_FIFO36_ADDRBWRADDRL6 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU6->>BRAM_CASCOUT_ADDRBWRADDRU6 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU6->>BRAM_FIFO36_ADDRBWRADDRU6 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX16_3->BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX24_3->BRAM_IMUX_ADDRBWRADDRU6 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX32_3->BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX8_3->BRAM_IMUX_ADDRARDADDRU6 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRL6->BRAM_ADDRARDADDRL6 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRARDADDRU6->BRAM_ADDRARDADDRU6 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRL6->BRAM_ADDRBWRADDRL6 BRAM_L_X38Y115/BRAM_L.BRAM_IMUX_ADDRBWRADDRU6->BRAM_ADDRBWRADDRU6 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRL6->>BRAM_FIFO36_ADDRARDADDRL6 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRU6->>BRAM_FIFO36_ADDRARDADDRU6 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRL6->>BRAM_FIFO36_ADDRBWRADDRL6 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRU6->>BRAM_FIFO36_ADDRBWRADDRU6 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU6->BRAM_ADDRARDADDRL6 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRARDADDRU6->BRAM_ADDRARDADDRU6 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU6->BRAM_ADDRBWRADDRL6 BRAM_L_X38Y120/BRAM_L.BRAM_CASCINBOT_ADDRBWRADDRU6->BRAM_ADDRBWRADDRU6 CLBLM_L_X34Y116/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X34Y116/INT_L.LOGIC_OUTS_L15->>ER1BEG_S0 INT_L_X38Y118/INT_L.NE2END0->>IMUX_L16 INT_L_X38Y118/INT_L.NE2END0->>IMUX_L24 INT_L_X38Y118/INT_L.NE2END0->>IMUX_L32 INT_L_X38Y118/INT_L.NE2END0->>IMUX_L8 INT_R_X35Y117/INT_R.ER1END0->>EE2BEG0 INT_R_X37Y117/INT_R.EE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/data5[5] - 
wires: CLBLL_L_X32Y116/CLBLL_IMUX6 CLBLL_L_X32Y116/CLBLL_IMUX7 CLBLL_L_X32Y116/CLBLL_LL_A1 CLBLL_L_X32Y116/CLBLL_LL_AMUX CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y116/CLBLL_L_A1 CLBLL_L_X32Y117/CLBLL_IMUX13 CLBLL_L_X32Y117/CLBLL_IMUX28 CLBLL_L_X32Y117/CLBLL_LL_C4 CLBLL_L_X32Y117/CLBLL_L_B6 CLBLM_L_X34Y116/CLBLM_EL1BEG0 CLBLM_L_X34Y116/CLBLM_ER1BEG2 CLBLM_L_X34Y116/CLBLM_IMUX21 CLBLM_L_X34Y116/CLBLM_IMUX26 CLBLM_L_X34Y116/CLBLM_IMUX44 CLBLM_L_X34Y116/CLBLM_L_B4 CLBLM_L_X34Y116/CLBLM_L_C4 CLBLM_L_X34Y116/CLBLM_M_D4 CLBLM_R_X33Y116/CLBLM_EL1BEG0 CLBLM_R_X33Y116/CLBLM_ER1BEG2 INT_L_X32Y116/BYP_ALT3 INT_L_X32Y116/BYP_BOUNCE3 INT_L_X32Y116/EL1BEG1 INT_L_X32Y116/IMUX_L6 INT_L_X32Y116/IMUX_L7 INT_L_X32Y116/LOGIC_OUTS_L20 INT_L_X32Y116/SR1END2 INT_L_X32Y117/BYP_BOUNCE_N3_3 INT_L_X32Y117/IMUX_L13 INT_L_X32Y117/IMUX_L28 INT_L_X32Y117/SR1BEG2 INT_L_X32Y117/WR1END2 INT_L_X34Y115/EL1END_S3_0 INT_L_X34Y116/BYP_ALT0 INT_L_X34Y116/BYP_BOUNCE0 INT_L_X34Y116/EL1END0 INT_L_X34Y116/ER1END2 INT_L_X34Y116/IMUX_L21 INT_L_X34Y116/IMUX_L26 INT_L_X34Y116/IMUX_L44 INT_R_X33Y116/EL1BEG0 INT_R_X33Y116/EL1END1 INT_R_X33Y116/ER1BEG2 INT_R_X33Y116/NR1BEG1 INT_R_X33Y117/NR1END1 INT_R_X33Y117/WR1BEG2 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X32Y116/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X32Y116/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X32Y116/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X32Y116/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X32Y116/INT_L.SR1END2->>BYP_ALT3 INT_L_X32Y116/INT_L.SR1END2->>IMUX_L6 INT_L_X32Y117/INT_L.WR1END2->>IMUX_L13 INT_L_X32Y117/INT_L.WR1END2->>IMUX_L28 INT_L_X32Y117/INT_L.WR1END2->>SR1BEG2 INT_L_X34Y116/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X34Y116/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X34Y116/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X34Y116/INT_L.EL1END0->>BYP_ALT0 INT_L_X34Y116/INT_L.ER1END2->>IMUX_L21 INT_R_X33Y116/INT_R.EL1END1->>EL1BEG0 INT_R_X33Y116/INT_R.EL1END1->>ER1BEG2 INT_R_X33Y116/INT_R.EL1END1->>NR1BEG1 INT_R_X33Y117/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

x0/di[addr][0] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_EE4C1 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX12 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX20 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX28 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_BRAM_IMUX36 BRAM_L_X38Y115/BRAM_ADDRARDADDRL5 BRAM_L_X38Y115/BRAM_ADDRARDADDRU5 BRAM_L_X38Y115/BRAM_ADDRBWRADDRL5 BRAM_L_X38Y115/BRAM_ADDRBWRADDRU5 BRAM_L_X38Y115/BRAM_CASCINTOP_ADDRARDADDRU5 BRAM_L_X38Y115/BRAM_CASCINTOP_ADDRBWRADDRU5 BRAM_L_X38Y115/BRAM_EE4C1_3 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRL5 BRAM_L_X38Y115/BRAM_FIFO36_ADDRARDADDRU5 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRL5 BRAM_L_X38Y115/BRAM_FIFO36_ADDRBWRADDRU5 BRAM_L_X38Y120/BRAM_ADDRARDADDRL5 BRAM_L_X38Y120/BRAM_ADDRARDADDRU5 BRAM_L_X38Y120/BRAM_ADDRBWRADDRL5 BRAM_L_X38Y120/BRAM_ADDRBWRADDRU5 BRAM_L_X38Y120/BRAM_CASCOUT_ADDRARDADDRU5 BRAM_L_X38Y120/BRAM_CASCOUT_ADDRBWRADDRU5 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRL5 BRAM_L_X38Y120/BRAM_FIFO36_ADDRARDADDRU5 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRL5 BRAM_L_X38Y120/BRAM_FIFO36_ADDRBWRADDRU5 BRAM_L_X38Y120/BRAM_IMUX12_3 BRAM_L_X38Y120/BRAM_IMUX20_3 BRAM_L_X38Y120/BRAM_IMUX28_3 BRAM_L_X38Y120/BRAM_IMUX36_3 BRAM_L_X38Y120/BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X38Y120/BRAM_IMUX_ADDRARDADDRU5 BRAM_L_X38Y120/BRAM_IMUX_ADDRBWRADDRL5 BRAM_L_X38Y120/BRAM_IMUX_ADDRBWRADDRU5 BRAM_L_X38Y125/BRAM_CASCINBOT_ADDRARDADDRU5 BRAM_L_X38Y125/BRAM_CASCINBOT_ADDRBWRADDRU5 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS9 CLBLM_L_X34Y118/CLBLM_L_B CLBLM_L_X36Y118/CLBLM_EE4A1 CLBLM_R_X37Y118/CLBLM_EE4C1 DSP_R_X35Y115/DSP_EE4A1_3 HCLK_BRAM_X94Y130/HCLK_BRAM_CASCOUT_L_ADDRARDADDRU5 HCLK_BRAM_X94Y130/HCLK_BRAM_CASCOUT_L_ADDRBWRADDRU5 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EE4A1 INT_L_X34Y118/EE4BEG1 INT_L_X34Y118/LOGIC_OUTS_L9 INT_L_X36Y118/EE4B1 INT_L_X38Y118/EE4END1 INT_L_X38Y118/NN6BEG1 INT_L_X38Y119/NN6A1 INT_L_X38Y120/NN6B1 INT_L_X38Y121/NN6C1 INT_L_X38Y122/NN6D1 INT_L_X38Y123/IMUX_L12 INT_L_X38Y123/IMUX_L20 INT_L_X38Y123/IMUX_L28 INT_L_X38Y123/IMUX_L36 INT_L_X38Y123/NN6E1 INT_L_X38Y123/SR1END1 INT_L_X38Y124/NN6END1 INT_L_X38Y124/SR1BEG1 INT_R_X35Y118/EE4A1 INT_R_X37Y118/EE4C1 VBRK_X89Y123/VBRK_EE4A1 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRL5->>BRAM_FIFO36_ADDRARDADDRL5 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRARDADDRU5->>BRAM_FIFO36_ADDRARDADDRU5 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRL5->>BRAM_FIFO36_ADDRBWRADDRL5 BRAM_L_X38Y115/BRAM_L.BRAM_ADDRBWRADDRU5->>BRAM_FIFO36_ADDRBWRADDRU5 BRAM_L_X38Y115/BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU5->BRAM_ADDRARDADDRL5 BRAM_L_X38Y115/BRAM_L.BRAM_CASCINTOP_ADDRARDADDRU5->BRAM_ADDRARDADDRU5 BRAM_L_X38Y115/BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU5->BRAM_ADDRBWRADDRL5 BRAM_L_X38Y115/BRAM_L.BRAM_CASCINTOP_ADDRBWRADDRU5->BRAM_ADDRBWRADDRU5 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRL5->>BRAM_FIFO36_ADDRARDADDRL5 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRU5->>BRAM_CASCOUT_ADDRARDADDRU5 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRARDADDRU5->>BRAM_FIFO36_ADDRARDADDRU5 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRL5->>BRAM_FIFO36_ADDRBWRADDRL5 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRU5->>BRAM_CASCOUT_ADDRBWRADDRU5 BRAM_L_X38Y120/BRAM_L.BRAM_ADDRBWRADDRU5->>BRAM_FIFO36_ADDRBWRADDRU5 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX12_3->BRAM_IMUX_ADDRARDADDRU5 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX20_3->BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX28_3->BRAM_IMUX_ADDRBWRADDRU5 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX36_3->BRAM_IMUX_ADDRBWRADDRL5 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX_ADDRARDADDRL5->BRAM_ADDRARDADDRL5 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX_ADDRARDADDRU5->BRAM_ADDRARDADDRU5 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX_ADDRBWRADDRL5->BRAM_ADDRBWRADDRL5 BRAM_L_X38Y120/BRAM_L.BRAM_IMUX_ADDRBWRADDRU5->BRAM_ADDRBWRADDRU5 CLBLM_L_X34Y118/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y118/INT_L.LOGIC_OUTS_L9->>EE4BEG1 INT_L_X38Y118/INT_L.EE4END1->>NN6BEG1 INT_L_X38Y123/INT_L.SR1END1->>IMUX_L12 INT_L_X38Y123/INT_L.SR1END1->>IMUX_L20 INT_L_X38Y123/INT_L.SR1END1->>IMUX_L28 INT_L_X38Y123/INT_L.SR1END1->>IMUX_L36 INT_L_X38Y124/INT_L.NN6END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/data5[4] - 
wires: CLBLL_L_X32Y116/CLBLL_IMUX1 CLBLL_L_X32Y116/CLBLL_IMUX9 CLBLL_L_X32Y116/CLBLL_LL_A3 CLBLL_L_X32Y116/CLBLL_LL_AQ CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y116/CLBLL_L_A5 CLBLL_L_X32Y117/CLBLL_IMUX22 CLBLL_L_X32Y117/CLBLL_LL_C3 CLBLL_L_X32Y118/CLBLL_IMUX45 CLBLL_L_X32Y118/CLBLL_LL_D2 CLBLM_L_X34Y116/CLBLM_IMUX16 CLBLM_L_X34Y116/CLBLM_IMUX33 CLBLM_L_X34Y116/CLBLM_L_B3 CLBLM_L_X34Y116/CLBLM_L_C1 CLBLM_L_X34Y116/CLBLM_SE2A0 CLBLM_L_X34Y118/CLBLM_IMUX16 CLBLM_L_X34Y118/CLBLM_L_B3 CLBLM_L_X34Y118/CLBLM_NE2A0 CLBLM_L_X34Y119/CLBLM_NW2A0 CLBLM_R_X33Y116/CLBLM_SE2A0 CLBLM_R_X33Y118/CLBLM_NE2A0 CLBLM_R_X33Y119/CLBLM_NW2A0 INT_L_X32Y116/IMUX_L1 INT_L_X32Y116/IMUX_L9 INT_L_X32Y116/LOGIC_OUTS_L4 INT_L_X32Y116/NE2BEG0 INT_L_X32Y117/FAN_BOUNCE_S3_2 INT_L_X32Y117/IMUX_L22 INT_L_X32Y117/NE2A0 INT_L_X32Y118/FAN_ALT2 INT_L_X32Y118/FAN_ALT5 INT_L_X32Y118/FAN_BOUNCE2 INT_L_X32Y118/FAN_BOUNCE5 INT_L_X32Y118/IMUX_L45 INT_L_X32Y118/WL1END2 INT_L_X34Y116/IMUX_L16 INT_L_X34Y116/IMUX_L33 INT_L_X34Y116/SE2END0 INT_L_X34Y117/NE2END_S3_0 INT_L_X34Y118/IMUX_L16 INT_L_X34Y118/NE2END0 INT_L_X34Y118/NW2BEG0 INT_L_X34Y119/NW2A0 INT_R_X33Y116/NE2END_S3_0 INT_R_X33Y116/SE2A0 INT_R_X33Y117/NE2BEG0 INT_R_X33Y117/NE2END0 INT_R_X33Y117/SE2BEG0 INT_R_X33Y118/NE2A0 INT_R_X33Y118/NW2END_S0_0 INT_R_X33Y118/WL1BEG2 INT_R_X33Y119/NW2END0 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X32Y116/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X32Y116/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X32Y116/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X32Y116/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X32Y117/INT_L.FAN_BOUNCE_S3_2->>IMUX_L22 INT_L_X32Y118/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X32Y118/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X32Y118/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X32Y118/INT_L.WL1END2->>FAN_ALT5 INT_L_X32Y118/INT_L.WL1END2->>IMUX_L45 INT_L_X34Y116/INT_L.SE2END0->>IMUX_L16 INT_L_X34Y116/INT_L.SE2END0->>IMUX_L33 INT_L_X34Y118/INT_L.NE2END0->>IMUX_L16 INT_L_X34Y118/INT_L.NE2END0->>NW2BEG0 INT_R_X33Y117/INT_R.NE2END0->>NE2BEG0 INT_R_X33Y117/INT_R.NE2END0->>SE2BEG0 INT_R_X33Y118/INT_R.NW2END_S0_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

x0/r_reg[cnt_n_0_][2] - 
wires: CLBLL_R_X25Y115/CLBLL_IMUX8 CLBLL_R_X25Y115/CLBLL_LL_A5 CLBLL_R_X25Y115/CLBLL_WR1END2 CLBLL_R_X25Y115/CLBLL_WW2A0 CLBLL_R_X27Y114/CLBLL_IMUX1 CLBLL_R_X27Y114/CLBLL_LL_A3 CLBLL_R_X27Y114/CLBLL_LL_AQ CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y115/CLBLL_IMUX33 CLBLL_R_X27Y115/CLBLL_IMUX40 CLBLL_R_X27Y115/CLBLL_LL_D1 CLBLL_R_X27Y115/CLBLL_L_C1 CLBLM_L_X24Y115/CLBLM_IMUX25 CLBLM_L_X24Y115/CLBLM_L_B5 CLBLM_L_X26Y115/CLBLM_WR1END2 CLBLM_L_X26Y115/CLBLM_WW2A0 INT_L_X24Y115/IMUX_L25 INT_L_X24Y115/WW2END0 INT_L_X26Y115/WR1BEG2 INT_L_X26Y115/WR1END1 INT_L_X26Y115/WW2BEG0 INT_R_X25Y115/FAN_ALT7 INT_R_X25Y115/FAN_BOUNCE7 INT_R_X25Y115/IMUX8 INT_R_X25Y115/WR1END2 INT_R_X25Y115/WW2A0 INT_R_X27Y114/IMUX1 INT_R_X27Y114/LOGIC_OUTS4 INT_R_X27Y114/NR1BEG0 INT_R_X27Y115/IMUX33 INT_R_X27Y115/IMUX40 INT_R_X27Y115/NR1END0 INT_R_X27Y115/WR1BEG1 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y114/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X24Y115/INT_L.WW2END0->>IMUX_L25 INT_L_X26Y115/INT_L.WR1END1->>WR1BEG2 INT_L_X26Y115/INT_L.WR1END1->>WW2BEG0 INT_R_X25Y115/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X25Y115/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X25Y115/INT_R.WR1END2->>FAN_ALT7 INT_R_X27Y114/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X27Y114/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X27Y115/INT_R.NR1END0->>IMUX33 INT_R_X27Y115/INT_R.NR1END0->>IMUX40 INT_R_X27Y115/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

x0/r_reg[cnt_n_0_][1] - 
wires: CLBLL_R_X25Y115/CLBLL_IMUX11 CLBLL_R_X25Y115/CLBLL_IMUX28 CLBLL_R_X25Y115/CLBLL_LL_A4 CLBLL_R_X25Y115/CLBLL_LL_C4 CLBLL_R_X25Y115/CLBLL_WW2A1 CLBLL_R_X25Y115/CLBLL_WW2END1 CLBLL_R_X27Y114/CLBLL_IMUX11 CLBLL_R_X27Y114/CLBLL_LL_A4 CLBLL_R_X27Y114/CLBLL_SW2A1 CLBLL_R_X27Y115/CLBLL_IMUX23 CLBLL_R_X27Y115/CLBLL_IMUX45 CLBLL_R_X27Y115/CLBLL_LL_D2 CLBLL_R_X27Y115/CLBLL_L_C3 CLBLL_R_X27Y115/CLBLL_WR1END2 CLBLM_L_X24Y115/CLBLM_IMUX19 CLBLM_L_X24Y115/CLBLM_L_B2 CLBLM_L_X26Y115/CLBLM_WW2A1 CLBLM_L_X26Y115/CLBLM_WW2END1 CLBLM_L_X28Y114/CLBLM_SW2A1 CLBLM_L_X28Y115/CLBLM_IMUX25 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y115/CLBLM_L_B5 CLBLM_L_X28Y115/CLBLM_L_BQ CLBLM_L_X28Y115/CLBLM_WR1END2 INT_L_X24Y115/IMUX_L19 INT_L_X24Y115/WW2END1 INT_L_X26Y115/NW2END2 INT_L_X26Y115/WW2A1 INT_L_X26Y115/WW2BEG1 INT_L_X28Y114/FAN_BOUNCE_S3_6 INT_L_X28Y114/SW2A1 INT_L_X28Y115/FAN_ALT6 INT_L_X28Y115/FAN_BOUNCE6 INT_L_X28Y115/IMUX_L25 INT_L_X28Y115/LOGIC_OUTS_L1 INT_L_X28Y115/SW2BEG1 INT_L_X28Y115/WR1BEG2 INT_R_X25Y115/IMUX11 INT_R_X25Y115/IMUX28 INT_R_X25Y115/WW2A1 INT_R_X25Y115/WW2END1 INT_R_X27Y114/IMUX11 INT_R_X27Y114/NW2BEG2 INT_R_X27Y114/SW2END1 INT_R_X27Y115/BYP_ALT5 INT_R_X27Y115/BYP_BOUNCE5 INT_R_X27Y115/IMUX23 INT_R_X27Y115/IMUX45 INT_R_X27Y115/NW2A2 INT_R_X27Y115/WR1END2 INT_R_X27Y115/WW2BEG1 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X24Y115/INT_L.WW2END1->>IMUX_L19 INT_L_X26Y115/INT_L.NW2END2->>WW2BEG1 INT_L_X28Y115/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X28Y115/INT_L.FAN_BOUNCE6->>IMUX_L25 INT_L_X28Y115/INT_L.LOGIC_OUTS_L1->>FAN_ALT6 INT_L_X28Y115/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_L_X28Y115/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X25Y115/INT_R.WW2END1->>IMUX11 INT_R_X25Y115/INT_R.WW2END1->>IMUX28 INT_R_X27Y114/INT_R.SW2END1->>IMUX11 INT_R_X27Y114/INT_R.SW2END1->>NW2BEG2 INT_R_X27Y115/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X27Y115/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X27Y115/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X27Y115/INT_R.WR1END2->>BYP_ALT5 INT_R_X27Y115/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/r_reg[cnt_n_0_][0] - 
wires: CLBLL_R_X25Y115/CLBLL_IMUX29 CLBLL_R_X25Y115/CLBLL_LL_C2 CLBLL_R_X25Y115/CLBLL_WR1END3 CLBLL_R_X27Y114/CLBLL_IMUX2 CLBLL_R_X27Y114/CLBLL_LL_A2 CLBLL_R_X27Y114/CLBLL_SW2A0 CLBLL_R_X27Y115/CLBLL_IMUX20 CLBLL_R_X27Y115/CLBLL_IMUX38 CLBLL_R_X27Y115/CLBLL_LL_D3 CLBLL_R_X27Y115/CLBLL_L_C2 CLBLL_R_X27Y115/CLBLL_WR1END1 CLBLM_L_X24Y115/CLBLM_IMUX26 CLBLM_L_X24Y115/CLBLM_L_B4 CLBLM_L_X26Y115/CLBLM_WR1END3 CLBLM_L_X28Y114/CLBLM_SW2A0 CLBLM_L_X28Y115/CLBLM_IMUX0 CLBLM_L_X28Y115/CLBLM_IMUX16 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y115/CLBLM_L_A3 CLBLM_L_X28Y115/CLBLM_L_AQ CLBLM_L_X28Y115/CLBLM_L_B3 CLBLM_L_X28Y115/CLBLM_WR1END1 INT_L_X24Y115/IMUX_L26 INT_L_X24Y115/WL1END1 INT_L_X26Y115/WR1BEG3 INT_L_X26Y115/WR1END2 INT_L_X28Y114/SW2A0 INT_L_X28Y115/IMUX_L0 INT_L_X28Y115/IMUX_L16 INT_L_X28Y115/LOGIC_OUTS_L0 INT_L_X28Y115/SW2BEG0 INT_L_X28Y115/WR1BEG1 INT_R_X25Y115/IMUX29 INT_R_X25Y115/WL1BEG1 INT_R_X25Y115/WR1END3 INT_R_X27Y114/IMUX2 INT_R_X27Y114/SW2END0 INT_R_X27Y115/BYP_ALT4 INT_R_X27Y115/BYP_BOUNCE4 INT_R_X27Y115/IMUX20 INT_R_X27Y115/IMUX38 INT_R_X27Y115/WR1BEG2 INT_R_X27Y115/WR1END1 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X24Y115/INT_L.WL1END1->>IMUX_L26 INT_L_X26Y115/INT_L.WR1END2->>WR1BEG3 INT_L_X28Y115/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X28Y115/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X28Y115/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X28Y115/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X25Y115/INT_R.WR1END3->>IMUX29 INT_R_X25Y115/INT_R.WR1END3->>WL1BEG1 INT_R_X27Y114/INT_R.SW2END0->>IMUX2 INT_R_X27Y115/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y115/INT_R.BYP_BOUNCE4->>IMUX20 INT_R_X27Y115/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X27Y115/INT_R.WR1END1->>BYP_ALT4 INT_R_X27Y115/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/di[data][123] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX11 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y115/BRAM_EL1BEG1_4 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU13 BRAM_L_X38Y115/BRAM_IMUX11_4 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y120/CLBLM_L_AMUX CLBLM_L_X36Y119/CLBLM_EE2BEG2 CLBLM_R_X37Y119/CLBLM_EL1BEG1 DSP_R_X35Y115/DSP_EE2BEG2_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_EE2BEG2 INT_L_X34Y119/SE2A2 INT_L_X34Y120/LOGIC_OUTS_L16 INT_L_X34Y120/SE2BEG2 INT_L_X36Y119/EE2A2 INT_L_X38Y119/EL1END1 INT_L_X38Y119/IMUX_L11 INT_R_X35Y119/EE2BEG2 INT_R_X35Y119/SE2END2 INT_R_X37Y119/EE2END2 INT_R_X37Y119/EL1BEG1 VBRK_X89Y124/VBRK_EE2BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX11_4->BRAM_FIFO36_DIADIU13 CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X34Y120/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X38Y119/INT_L.EL1END1->>IMUX_L11 INT_R_X35Y119/INT_R.SE2END2->>EE2BEG2 INT_R_X37Y119/INT_R.EE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][59] - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_BRAM_IMUX11 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_ER1BEG1 BRAM_L_X38Y120/BRAM_ER1BEG1_4 BRAM_L_X38Y120/BRAM_FIFO36_DIADIU13 BRAM_L_X38Y120/BRAM_IMUX11_4 CLBLM_R_X37Y124/CLBLM_ER1BEG1 CLBLM_R_X37Y124/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y124/CLBLM_L_A INT_L_X38Y124/ER1END1 INT_L_X38Y124/IMUX_L11 INT_R_X37Y124/ER1BEG1 INT_R_X37Y124/LOGIC_OUTS8 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX11_4->BRAM_FIFO36_DIADIU13 CLBLM_R_X37Y124/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X38Y124/INT_L.ER1END1->>IMUX_L11 INT_R_X37Y124/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][122] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_BRAM_IMUX44 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_NE2A2 BRAM_L_X38Y115/BRAM_FIFO36_DIADIL13 BRAM_L_X38Y115/BRAM_IMUX44_1 BRAM_L_X38Y115/BRAM_NE2A2_2 CLBLM_L_X34Y120/CLBLM_SE4BEG2 CLBLM_L_X36Y116/CLBLM_EE2BEG2 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y120/CLBLM_L_AMUX CLBLM_R_X33Y120/CLBLM_SE4BEG2 CLBLM_R_X37Y117/CLBLM_NE2A2 DSP_R_X35Y115/DSP_EE2BEG2_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE2BEG2 INT_L_X34Y116/SE6E2 INT_L_X34Y117/SE6D2 INT_L_X34Y118/SE6C2 INT_L_X34Y119/SE6B2 INT_L_X34Y120/SE6A2 INT_L_X36Y116/EE2A2 INT_L_X38Y116/IMUX_L44 INT_L_X38Y116/SL1END2 INT_L_X38Y117/NE2END2 INT_L_X38Y117/SL1BEG2 INT_R_X33Y120/LOGIC_OUTS16 INT_R_X33Y120/SE6BEG2 INT_R_X35Y116/EE2BEG2 INT_R_X35Y116/SE6END2 INT_R_X37Y116/EE2END2 INT_R_X37Y116/NE2BEG2 INT_R_X37Y117/NE2A2 VBRK_X89Y121/VBRK_EE2BEG2 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX44_1->BRAM_FIFO36_DIADIL13 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X38Y116/INT_L.SL1END2->>IMUX_L44 INT_L_X38Y117/INT_L.NE2END2->>SL1BEG2 INT_R_X33Y120/INT_R.LOGIC_OUTS16->>SE6BEG2 INT_R_X35Y116/INT_R.SE6END2->>EE2BEG2 INT_R_X37Y116/INT_R.EE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][58] - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_BRAM_IMUX44 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_SE2A2 BRAM_L_X38Y120/BRAM_FIFO36_DIADIL13 BRAM_L_X38Y120/BRAM_IMUX44_1 BRAM_L_X38Y120/BRAM_SE2A2_1 CLBLL_L_X32Y122/CLBLL_EE4A1 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y122/CLBLM_L_B CLBLM_L_X34Y122/CLBLM_EE4C1 CLBLM_L_X36Y122/CLBLM_EE2BEG2 CLBLM_R_X33Y122/CLBLM_EE4C1 CLBLM_R_X37Y121/CLBLM_SE2A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4A1_1 DSP_R_X35Y120/DSP_EE2BEG2_2 INT_INTERFACE_R_X31Y122/INT_INTERFACE_EE4A1 INT_INTERFACE_R_X35Y122/INT_INTERFACE_EE2BEG2 INT_L_X30Y122/EE4BEG1 INT_L_X30Y122/LOGIC_OUTS_L9 INT_L_X32Y122/EE4B1 INT_L_X34Y122/EE4END1 INT_L_X34Y122/ER1BEG2 INT_L_X36Y122/EE2A2 INT_L_X38Y121/IMUX_L44 INT_L_X38Y121/SE2END2 INT_R_X31Y122/EE4A1 INT_R_X33Y122/EE4C1 INT_R_X35Y122/EE2BEG2 INT_R_X35Y122/ER1END2 INT_R_X37Y121/SE2A2 INT_R_X37Y122/EE2END2 INT_R_X37Y122/SE2BEG2 VBRK_X79Y127/VBRK_EE4A1 VBRK_X89Y127/VBRK_EE2BEG2 
pips: BRAM_L_X38Y120/BRAM_L.BRAM_IMUX44_1->BRAM_FIFO36_DIADIL13 CLBLM_L_X30Y122/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y122/INT_L.LOGIC_OUTS_L9->>EE4BEG1 INT_L_X34Y122/INT_L.EE4END1->>ER1BEG2 INT_L_X38Y121/INT_L.SE2END2->>IMUX_L44 INT_R_X35Y122/INT_R.ER1END2->>EE2BEG2 INT_R_X37Y122/INT_R.EE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/di[data][121] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_BRAM_IMUX9 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_ER1BEG0 BRAM_L_X38Y115/BRAM_FIFO36_DIADIU12 BRAM_L_X38Y115/BRAM_IMUX9_4 BRAM_L_X38Y120/BRAM_ER1BEG0_1 CLBLM_L_X34Y120/CLBLM_EE4BEG3 CLBLM_L_X36Y120/CLBLM_EE4B3 CLBLM_R_X33Y120/CLBLM_EE4BEG3 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS17 CLBLM_R_X33Y120/CLBLM_L_BMUX CLBLM_R_X37Y121/CLBLM_ER1BEG0 DSP_R_X35Y120/DSP_EE4B3_0 INT_INTERFACE_R_X35Y120/INT_INTERFACE_EE4B3 INT_L_X34Y120/EE4A3 INT_L_X36Y120/EE4C3 INT_L_X38Y119/IMUX_L9 INT_L_X38Y119/SS2END0 INT_L_X38Y120/SS2A0 INT_L_X38Y121/ER1END0 INT_L_X38Y121/SS2BEG0 INT_R_X33Y120/EE4BEG3 INT_R_X33Y120/LOGIC_OUTS17 INT_R_X35Y120/EE4B3 INT_R_X37Y120/EE4END3 INT_R_X37Y120/ER1BEG_S0 INT_R_X37Y121/ER1BEG0 VBRK_X89Y125/VBRK_EE4B3 
pips: BRAM_L_X38Y115/BRAM_L.BRAM_IMUX9_4->BRAM_FIFO36_DIADIU12 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X38Y119/INT_L.SS2END0->>IMUX_L9 INT_L_X38Y121/INT_L.ER1END0->>SS2BEG0 INT_R_X33Y120/INT_R.LOGIC_OUTS17->>EE4BEG3 INT_R_X37Y120/INT_R.EE4END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/conv_integer[1] - 
wires: CLBLL_L_X32Y112/CLBLL_WW4B1 CLBLL_R_X23Y107/CLBLL_IMUX3 CLBLL_R_X23Y107/CLBLL_L_A2 CLBLL_R_X23Y108/CLBLL_IMUX25 CLBLL_R_X23Y108/CLBLL_IMUX9 CLBLL_R_X23Y108/CLBLL_L_A5 CLBLL_R_X23Y108/CLBLL_L_B5 CLBLL_R_X23Y108/CLBLL_WL1END0 CLBLL_R_X23Y109/CLBLL_IMUX0 CLBLL_R_X23Y109/CLBLL_L_A3 CLBLL_R_X23Y111/CLBLL_IMUX0 CLBLL_R_X23Y111/CLBLL_IMUX16 CLBLL_R_X23Y111/CLBLL_IMUX30 CLBLL_R_X23Y111/CLBLL_L_A3 CLBLL_R_X23Y111/CLBLL_L_B3 CLBLL_R_X23Y111/CLBLL_L_C5 CLBLL_R_X23Y113/CLBLL_IMUX14 CLBLL_R_X23Y113/CLBLL_IMUX6 CLBLL_R_X23Y113/CLBLL_L_A1 CLBLL_R_X23Y113/CLBLL_L_B1 CLBLL_R_X23Y114/CLBLL_EE2BEG3 CLBLL_R_X23Y115/CLBLL_NE2A3 CLBLL_R_X23Y116/CLBLL_EL1BEG2 CLBLL_R_X23Y116/CLBLL_NW2A3 CLBLL_R_X23Y124/CLBLL_IMUX14 CLBLL_R_X23Y124/CLBLL_IMUX6 CLBLL_R_X23Y124/CLBLL_L_A1 CLBLL_R_X23Y124/CLBLL_L_B1 CLBLL_R_X23Y126/CLBLL_NE2A3 CLBLL_R_X25Y106/CLBLL_IMUX5 CLBLL_R_X25Y106/CLBLL_L_A6 CLBLL_R_X25Y108/CLBLL_IMUX9 CLBLL_R_X25Y108/CLBLL_L_A5 CLBLL_R_X25Y108/CLBLL_WW2END0 CLBLL_R_X25Y113/CLBLL_SE2A3 CLBLL_R_X25Y114/CLBLL_IMUX22 CLBLL_R_X25Y114/CLBLL_IMUX38 CLBLL_R_X25Y114/CLBLL_LL_C3 CLBLL_R_X25Y114/CLBLL_LL_D3 CLBLL_R_X25Y117/CLBLL_EE4BEG2 CLBLL_R_X25Y117/CLBLL_EL1BEG1 CLBLL_R_X25Y121/CLBLL_EE4BEG1 CLBLL_R_X25Y122/CLBLL_SE4C3 CLBLL_R_X27Y108/CLBLL_SW4END0 CLBLL_R_X27Y113/CLBLL_EE4A3 CLBLL_R_X27Y114/CLBLL_IMUX25 CLBLL_R_X27Y114/CLBLL_L_B5 CLBLL_R_X27Y117/CLBLL_EE4B2 CLBLL_R_X27Y121/CLBLL_EE4B1 CLBLL_R_X27Y122/CLBLL_EE2A3 CLBLL_R_X29Y112/CLBLL_WW4END1 CLBLL_R_X29Y113/CLBLL_EE4C3 CLBLL_R_X29Y116/CLBLL_IMUX17 CLBLL_R_X29Y116/CLBLL_IMUX44 CLBLL_R_X29Y116/CLBLL_LL_B3 CLBLL_R_X29Y116/CLBLL_LL_D4 CLBLL_R_X29Y116/CLBLL_WR1END0 CLBLL_R_X29Y119/CLBLL_IMUX15 CLBLL_R_X29Y119/CLBLL_IMUX26 CLBLL_R_X29Y119/CLBLL_IMUX45 CLBLL_R_X29Y119/CLBLL_LL_B1 CLBLL_R_X29Y119/CLBLL_LL_D2 CLBLL_R_X29Y119/CLBLL_L_B4 CLBLL_R_X29Y120/CLBLL_SE2A1 CLBLM_L_X22Y110/CLBLM_IMUX3 CLBLM_L_X22Y110/CLBLM_L_A2 CLBLM_L_X22Y111/CLBLM_IMUX10 CLBLM_L_X22Y111/CLBLM_L_A4 CLBLM_L_X22Y112/CLBLM_IMUX16 CLBLM_L_X22Y112/CLBLM_IMUX9 CLBLM_L_X22Y112/CLBLM_L_A5 CLBLM_L_X22Y112/CLBLM_L_B3 CLBLM_L_X22Y113/CLBLM_IMUX3 CLBLM_L_X22Y113/CLBLM_L_A2 CLBLM_L_X24Y108/CLBLM_IMUX5 CLBLM_L_X24Y108/CLBLM_L_A6 CLBLM_L_X24Y108/CLBLM_WL1END0 CLBLM_L_X24Y114/CLBLM_EE2BEG3 CLBLM_L_X24Y115/CLBLM_IMUX14 CLBLM_L_X24Y115/CLBLM_IMUX6 CLBLM_L_X24Y115/CLBLM_L_A1 CLBLM_L_X24Y115/CLBLM_L_B1 CLBLM_L_X24Y115/CLBLM_NE2A3 CLBLM_L_X24Y116/CLBLM_EL1BEG2 CLBLM_L_X24Y116/CLBLM_IMUX13 CLBLM_L_X24Y116/CLBLM_IMUX20 CLBLM_L_X24Y116/CLBLM_IMUX3 CLBLM_L_X24Y116/CLBLM_IMUX36 CLBLM_L_X24Y116/CLBLM_L_A2 CLBLM_L_X24Y116/CLBLM_L_B6 CLBLM_L_X24Y116/CLBLM_L_C2 CLBLM_L_X24Y116/CLBLM_L_D2 CLBLM_L_X24Y116/CLBLM_NW2A3 CLBLM_L_X24Y126/CLBLM_IMUX6 CLBLM_L_X24Y126/CLBLM_L_A1 CLBLM_L_X24Y126/CLBLM_NE2A3 CLBLM_L_X26Y108/CLBLM_WW2END0 CLBLM_L_X26Y113/CLBLM_IMUX34 CLBLM_L_X26Y113/CLBLM_L_C6 CLBLM_L_X26Y113/CLBLM_SE2A3 CLBLM_L_X26Y114/CLBLM_IMUX12 CLBLM_L_X26Y114/CLBLM_IMUX2 CLBLM_L_X26Y114/CLBLM_IMUX29 CLBLM_L_X26Y114/CLBLM_IMUX38 CLBLM_L_X26Y114/CLBLM_M_A2 CLBLM_L_X26Y114/CLBLM_M_B6 CLBLM_L_X26Y114/CLBLM_M_C2 CLBLM_L_X26Y114/CLBLM_M_D3 CLBLM_L_X26Y117/CLBLM_EE4BEG2 CLBLM_L_X26Y117/CLBLM_EL1BEG1 CLBLM_L_X26Y117/CLBLM_IMUX26 CLBLM_L_X26Y117/CLBLM_L_B4 CLBLM_L_X26Y121/CLBLM_EE4BEG1 CLBLM_L_X26Y122/CLBLM_SE4C3 CLBLM_L_X28Y108/CLBLM_SW4END0 CLBLM_L_X28Y113/CLBLM_EE4A3 CLBLM_L_X28Y117/CLBLM_EE4B2 CLBLM_L_X28Y117/CLBLM_IMUX15 CLBLM_L_X28Y117/CLBLM_M_B1 CLBLM_L_X28Y119/CLBLM_IMUX18 CLBLM_L_X28Y119/CLBLM_IMUX38 CLBLM_L_X28Y119/CLBLM_M_B2 CLBLM_L_X28Y119/CLBLM_M_D3 CLBLM_L_X28Y121/CLBLM_EE4B1 CLBLM_L_X28Y121/CLBLM_IMUX18 CLBLM_L_X28Y121/CLBLM_M_B2 CLBLM_L_X28Y122/CLBLM_EE2A3 CLBLM_L_X28Y122/CLBLM_IMUX14 CLBLM_L_X28Y122/CLBLM_L_B1 CLBLM_L_X30Y112/CLBLM_WW4END1 CLBLM_L_X30Y113/CLBLM_EE4C3 CLBLM_L_X30Y115/CLBLM_IMUX18 CLBLM_L_X30Y115/CLBLM_IMUX45 CLBLM_L_X30Y115/CLBLM_M_B2 CLBLM_L_X30Y115/CLBLM_M_D2 CLBLM_L_X30Y116/CLBLM_WR1END0 CLBLM_L_X30Y120/CLBLM_IMUX18 CLBLM_L_X30Y120/CLBLM_IMUX43 CLBLM_L_X30Y120/CLBLM_M_B2 CLBLM_L_X30Y120/CLBLM_M_D6 CLBLM_L_X30Y120/CLBLM_SE2A1 CLBLM_L_X34Y117/CLBLM_IMUX25 CLBLM_L_X34Y117/CLBLM_IMUX33 CLBLM_L_X34Y117/CLBLM_IMUX36 CLBLM_L_X34Y117/CLBLM_IMUX9 CLBLM_L_X34Y117/CLBLM_L_A5 CLBLM_L_X34Y117/CLBLM_L_B5 CLBLM_L_X34Y117/CLBLM_L_C1 CLBLM_L_X34Y117/CLBLM_L_D2 CLBLM_L_X34Y117/CLBLM_SE2A0 CLBLM_L_X34Y118/CLBLM_EE2BEG0 CLBLM_L_X36Y115/CLBLM_IMUX15 CLBLM_L_X36Y115/CLBLM_IMUX25 CLBLM_L_X36Y115/CLBLM_IMUX40 CLBLM_L_X36Y115/CLBLM_L_B5 CLBLM_L_X36Y115/CLBLM_M_B1 CLBLM_L_X36Y115/CLBLM_M_D1 CLBLM_L_X36Y118/CLBLM_ER1BEG1 CLBLM_L_X36Y118/CLBLM_IMUX19 CLBLM_L_X36Y118/CLBLM_IMUX20 CLBLM_L_X36Y118/CLBLM_L_B2 CLBLM_L_X36Y118/CLBLM_L_C2 CLBLM_R_X33Y117/CLBLM_SE2A0 CLBLM_R_X33Y118/CLBLM_EE2BEG0 CLBLM_R_X33Y124/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y124/CLBLM_M_AQ CLBLM_R_X37Y116/CLBLM_IMUX24 CLBLM_R_X37Y116/CLBLM_M_B5 CLBLM_R_X37Y118/CLBLM_IMUX1 CLBLM_R_X37Y118/CLBLM_IMUX17 CLBLM_R_X37Y118/CLBLM_M_A3 CLBLM_R_X37Y118/CLBLM_M_B3 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW4B1_0 DSP_R_X35Y115/DSP_ER1BEG1_3 HCLK_R_X58Y130/HCLK_NR1BEG3 HCLK_R_X63Y130/HCLK_SE6C3 INT_INTERFACE_R_X31Y112/INT_INTERFACE_WW4B1 INT_INTERFACE_R_X35Y118/INT_INTERFACE_ER1BEG1 INT_L_X22Y110/IMUX_L3 INT_L_X22Y110/SR1END1 INT_L_X22Y111/IMUX_L10 INT_L_X22Y111/NN2BEG1 INT_L_X22Y111/SR1BEG1 INT_L_X22Y111/WR1END1 INT_L_X22Y111/WR1END_S1_0 INT_L_X22Y112/IMUX_L16 INT_L_X22Y112/IMUX_L9 INT_L_X22Y112/NN2A1 INT_L_X22Y112/WR1END0 INT_L_X22Y113/IMUX_L3 INT_L_X22Y113/NN2END1 INT_L_X24Y108/IMUX_L5 INT_L_X24Y108/WL1BEG0 INT_L_X24Y108/WR1END2 INT_L_X24Y114/EE2A3 INT_L_X24Y115/IMUX_L14 INT_L_X24Y115/IMUX_L6 INT_L_X24Y115/NE2END3 INT_L_X24Y115/NL1BEG2 INT_L_X24Y115/NW2BEG3 INT_L_X24Y116/EL1END2 INT_L_X24Y116/IMUX_L13 INT_L_X24Y116/IMUX_L20 INT_L_X24Y116/IMUX_L3 INT_L_X24Y116/IMUX_L36 INT_L_X24Y116/NE2BEG2 INT_L_X24Y116/NL1END2 INT_L_X24Y116/NW2A3 INT_L_X24Y117/NE2A2 INT_L_X24Y126/IMUX_L6 INT_L_X24Y126/NE2END3 INT_L_X24Y126/SE6BEG3 INT_L_X26Y108/WW2A0 INT_L_X26Y113/EE4BEG3 INT_L_X26Y113/ER1BEG_S0 INT_L_X26Y113/IMUX_L34 INT_L_X26Y113/SE2END3 INT_L_X26Y113/SS2END1 INT_L_X26Y114/ER1BEG0 INT_L_X26Y114/FAN_ALT1 INT_L_X26Y114/FAN_BOUNCE1 INT_L_X26Y114/IMUX_L12 INT_L_X26Y114/IMUX_L2 INT_L_X26Y114/IMUX_L29 INT_L_X26Y114/IMUX_L38 INT_L_X26Y114/SR1END2 INT_L_X26Y114/SS2A1 INT_L_X26Y115/SR1BEG2 INT_L_X26Y115/SS2BEG1 INT_L_X26Y115/SS2END1 INT_L_X26Y116/SS2A1 INT_L_X26Y117/EE4A2 INT_L_X26Y117/EL1END1 INT_L_X26Y117/IMUX_L26 INT_L_X26Y117/SS2BEG1 INT_L_X26Y121/EE4A1 INT_L_X26Y122/EE2BEG3 INT_L_X26Y122/SE6END3 INT_L_X28Y108/SW6E0 INT_L_X28Y109/SW6D0 INT_L_X28Y110/SW6C0 INT_L_X28Y111/SW6B0 INT_L_X28Y112/SW6A0 INT_L_X28Y113/EE4B3 INT_L_X28Y117/EE4C2 INT_L_X28Y117/IMUX_L15 INT_L_X28Y117/WR1END3 INT_L_X28Y119/BYP_ALT4 INT_L_X28Y119/BYP_BOUNCE4 INT_L_X28Y119/IMUX_L18 INT_L_X28Y119/IMUX_L38 INT_L_X28Y119/NN2BEG1 INT_L_X28Y119/NW2END1 INT_L_X28Y120/NN2A1 INT_L_X28Y121/EE4C1 INT_L_X28Y121/IMUX_L18 INT_L_X28Y121/NN2END1 INT_L_X28Y122/EE2END3 INT_L_X28Y122/IMUX_L14 INT_L_X30Y112/WW4C1 INT_L_X30Y113/EE4END3 INT_L_X30Y113/NN2BEG3 INT_L_X30Y114/NN2A3 INT_L_X30Y115/FAN_ALT1 INT_L_X30Y115/FAN_BOUNCE1 INT_L_X30Y115/IMUX_L18 INT_L_X30Y115/IMUX_L45 INT_L_X30Y115/NN2END3 INT_L_X30Y115/WR1BEG_S0 INT_L_X30Y116/WR1BEG0 INT_L_X30Y120/IMUX_L18 INT_L_X30Y120/IMUX_L43 INT_L_X30Y120/SE2END1 INT_L_X32Y112/WW4A1 INT_L_X34Y117/BYP_ALT0 INT_L_X34Y117/BYP_BOUNCE0 INT_L_X34Y117/IMUX_L25 INT_L_X34Y117/IMUX_L33 INT_L_X34Y117/IMUX_L36 INT_L_X34Y117/IMUX_L9 INT_L_X34Y117/SE2END0 INT_L_X34Y118/EE2A0 INT_L_X36Y114/FAN_BOUNCE_S3_2 INT_L_X36Y115/FAN_ALT2 INT_L_X36Y115/FAN_BOUNCE2 INT_L_X36Y115/IMUX_L15 INT_L_X36Y115/IMUX_L25 INT_L_X36Y115/IMUX_L40 INT_L_X36Y115/SR1BEG_S0 INT_L_X36Y115/WL1END3 INT_L_X36Y116/WL1END_N1_3 INT_L_X36Y118/EL1BEG0 INT_L_X36Y118/ER1END1 INT_L_X36Y118/IMUX_L19 INT_L_X36Y118/IMUX_L20 INT_R_X23Y107/IMUX3 INT_R_X23Y107/SR1END1 INT_R_X23Y108/IMUX25 INT_R_X23Y108/IMUX9 INT_R_X23Y108/NL1BEG0 INT_R_X23Y108/NL1END_S3_0 INT_R_X23Y108/SR1BEG1 INT_R_X23Y108/WL1END0 INT_R_X23Y109/IMUX0 INT_R_X23Y109/NL1END0 INT_R_X23Y109/NN2BEG0 INT_R_X23Y110/NN2A0 INT_R_X23Y110/NN2END_S2_0 INT_R_X23Y111/IMUX0 INT_R_X23Y111/IMUX16 INT_R_X23Y111/IMUX30 INT_R_X23Y111/NL1BEG_N3 INT_R_X23Y111/NN2BEG3 INT_R_X23Y111/NN2END0 INT_R_X23Y111/WR1BEG1 INT_R_X23Y111/WR1BEG_S0 INT_R_X23Y112/NN2A3 INT_R_X23Y112/WR1BEG0 INT_R_X23Y113/IMUX14 INT_R_X23Y113/IMUX6 INT_R_X23Y113/NN2END3 INT_R_X23Y113/NR1BEG3 INT_R_X23Y114/EE2BEG3 INT_R_X23Y114/NE2BEG3 INT_R_X23Y114/NR1END3 INT_R_X23Y115/NE2A3 INT_R_X23Y116/EL1BEG2 INT_R_X23Y116/NN6BEG3 INT_R_X23Y116/NW2END3 INT_R_X23Y117/NN6A3 INT_R_X23Y118/NN6B3 INT_R_X23Y119/NN6C3 INT_R_X23Y120/NN6D3 INT_R_X23Y121/NN6E3 INT_R_X23Y122/NN2BEG3 INT_R_X23Y122/NN6END3 INT_R_X23Y123/NN2A3 INT_R_X23Y124/IMUX14 INT_R_X23Y124/IMUX6 INT_R_X23Y124/NN2END3 INT_R_X23Y124/NR1BEG3 INT_R_X23Y125/NE2BEG3 INT_R_X23Y125/NR1END3 INT_R_X23Y126/NE2A3 INT_R_X25Y106/IMUX5 INT_R_X25Y106/SR1END2 INT_R_X25Y107/SR1BEG2 INT_R_X25Y107/SR1END1 INT_R_X25Y108/IMUX9 INT_R_X25Y108/SR1BEG1 INT_R_X25Y108/WR1BEG2 INT_R_X25Y108/WW2END0 INT_R_X25Y113/SE2A3 INT_R_X25Y114/EE2END3 INT_R_X25Y114/IMUX22 INT_R_X25Y114/IMUX38 INT_R_X25Y114/SE2BEG3 INT_R_X25Y117/EE4BEG2 INT_R_X25Y117/EL1BEG1 INT_R_X25Y117/NE2END2 INT_R_X25Y117/NL1BEG1 INT_R_X25Y118/NL1END1 INT_R_X25Y118/NR1BEG1 INT_R_X25Y119/NN2BEG1 INT_R_X25Y119/NR1END1 INT_R_X25Y120/NN2A1 INT_R_X25Y121/EE4BEG1 INT_R_X25Y121/NN2END1 INT_R_X25Y122/SE6E3 INT_R_X25Y123/SE6D3 INT_R_X25Y124/SE6C3 INT_R_X25Y125/SE6B3 INT_R_X25Y126/SE6A3 INT_R_X27Y108/SW6END0 INT_R_X27Y108/WW2BEG0 INT_R_X27Y113/EE4A3 INT_R_X27Y114/ER1END0 INT_R_X27Y114/IMUX25 INT_R_X27Y117/EE4B2 INT_R_X27Y121/EE4B1 INT_R_X27Y122/EE2A3 INT_R_X29Y112/NN6BEG1 INT_R_X29Y112/SW6BEG0 INT_R_X29Y112/WW4END1 INT_R_X29Y113/EE4C3 INT_R_X29Y113/NN6A1 INT_R_X29Y114/NN6B1 INT_R_X29Y115/NN6C1 INT_R_X29Y115/WR1END_S1_0 INT_R_X29Y116/BYP_ALT0 INT_R_X29Y116/BYP_BOUNCE0 INT_R_X29Y116/IMUX17 INT_R_X29Y116/IMUX44 INT_R_X29Y116/NN6D1 INT_R_X29Y116/WR1END0 INT_R_X29Y117/EE4END2 INT_R_X29Y117/NN6E1 INT_R_X29Y117/WR1BEG3 INT_R_X29Y118/NN6END1 INT_R_X29Y118/NR1BEG1 INT_R_X29Y118/NW2BEG1 INT_R_X29Y119/GFAN1 INT_R_X29Y119/IMUX15 INT_R_X29Y119/IMUX26 INT_R_X29Y119/IMUX45 INT_R_X29Y119/NR1END1 INT_R_X29Y119/NW2A1 INT_R_X29Y120/SE2A1 INT_R_X29Y121/EE4END1 INT_R_X29Y121/SE2BEG1 INT_R_X31Y112/WW4B1 INT_R_X33Y112/SS6END0 INT_R_X33Y112/WW4BEG1 INT_R_X33Y113/SS6E0 INT_R_X33Y114/SS6D0 INT_R_X33Y115/SS6C0 INT_R_X33Y116/SS6B0 INT_R_X33Y117/SE2A0 INT_R_X33Y117/SS6A0 INT_R_X33Y118/EE2BEG0 INT_R_X33Y118/SE2BEG0 INT_R_X33Y118/SS6BEG0 INT_R_X33Y118/SS6END0 INT_R_X33Y119/SS6E0 INT_R_X33Y120/SS6D0 INT_R_X33Y121/SS6C0 INT_R_X33Y122/SS6B0 INT_R_X33Y123/SS6A0 INT_R_X33Y124/LOGIC_OUTS4 INT_R_X33Y124/SS6BEG0 INT_R_X35Y118/EE2END0 INT_R_X35Y118/ER1BEG1 INT_R_X37Y115/WL1BEG3 INT_R_X37Y116/IMUX24 INT_R_X37Y116/SS2END0 INT_R_X37Y116/WL1BEG_N3 INT_R_X37Y117/EL1END_S3_0 INT_R_X37Y117/SS2A0 INT_R_X37Y118/EL1END0 INT_R_X37Y118/IMUX1 INT_R_X37Y118/IMUX17 INT_R_X37Y118/SS2BEG0 VBRK_X60Y113/VBRK_WL1END0 VBRK_X60Y119/VBRK_EE2BEG3 VBRK_X60Y120/VBRK_NE2A3 VBRK_X60Y121/VBRK_EL1BEG2 VBRK_X60Y121/VBRK_NW2A3 VBRK_X60Y132/VBRK_NE2A3 VBRK_X73Y117/VBRK_WW4END1 VBRK_X73Y118/VBRK_EE4C3 VBRK_X73Y121/VBRK_WR1END0 VBRK_X73Y125/VBRK_SE2A1 VBRK_X79Y117/VBRK_WW4B1 VBRK_X89Y123/VBRK_ER1BEG1 
pips: CLBLL_R_X23Y107/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y108/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y108/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y124/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y124/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y108/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y108/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y126/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y117/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y122/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X36Y118/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X36Y118/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X33Y124/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y116/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X22Y110/INT_L.SR1END1->>IMUX_L3 INT_L_X22Y111/INT_L.WR1END1->>IMUX_L10 INT_L_X22Y111/INT_L.WR1END1->>NN2BEG1 INT_L_X22Y111/INT_L.WR1END1->>SR1BEG1 INT_L_X22Y112/INT_L.WR1END0->>IMUX_L16 INT_L_X22Y112/INT_L.WR1END0->>IMUX_L9 INT_L_X22Y113/INT_L.NN2END1->>IMUX_L3 INT_L_X24Y108/INT_L.WR1END2->>IMUX_L5 INT_L_X24Y108/INT_L.WR1END2->>WL1BEG0 INT_L_X24Y115/INT_L.NE2END3->>IMUX_L14 INT_L_X24Y115/INT_L.NE2END3->>IMUX_L6 INT_L_X24Y115/INT_L.NE2END3->>NL1BEG2 INT_L_X24Y115/INT_L.NE2END3->>NW2BEG3 INT_L_X24Y116/INT_L.EL1END2->>IMUX_L13 INT_L_X24Y116/INT_L.EL1END2->>IMUX_L20 INT_L_X24Y116/INT_L.EL1END2->>IMUX_L36 INT_L_X24Y116/INT_L.EL1END2->>NE2BEG2 INT_L_X24Y116/INT_L.NL1END2->>IMUX_L3 INT_L_X24Y126/INT_L.NE2END3->>IMUX_L6 INT_L_X24Y126/INT_L.NE2END3->>SE6BEG3 INT_L_X26Y113/INT_L.SE2END3->>EE4BEG3 INT_L_X26Y113/INT_L.SE2END3->>ER1BEG_S0 INT_L_X26Y113/INT_L.SS2END1->>IMUX_L34 INT_L_X26Y114/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y114/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X26Y114/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X26Y114/INT_L.SR1END2->>FAN_ALT1 INT_L_X26Y114/INT_L.SR1END2->>IMUX_L29 INT_L_X26Y114/INT_L.SR1END2->>IMUX_L38 INT_L_X26Y115/INT_L.SS2END1->>SR1BEG2 INT_L_X26Y115/INT_L.SS2END1->>SS2BEG1 INT_L_X26Y117/INT_L.EL1END1->>IMUX_L26 INT_L_X26Y117/INT_L.EL1END1->>SS2BEG1 INT_L_X26Y122/INT_L.SE6END3->>EE2BEG3 INT_L_X28Y117/INT_L.WR1END3->>IMUX_L15 INT_L_X28Y119/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y119/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X28Y119/INT_L.NW2END1->>BYP_ALT4 INT_L_X28Y119/INT_L.NW2END1->>IMUX_L18 INT_L_X28Y119/INT_L.NW2END1->>NN2BEG1 INT_L_X28Y121/INT_L.NN2END1->>IMUX_L18 INT_L_X28Y122/INT_L.EE2END3->>IMUX_L14 INT_L_X30Y113/INT_L.EE4END3->>NN2BEG3 INT_L_X30Y115/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y115/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X30Y115/INT_L.NN2END3->>FAN_ALT1 INT_L_X30Y115/INT_L.NN2END3->>IMUX_L45 INT_L_X30Y115/INT_L.NN2END3->>WR1BEG_S0 INT_L_X30Y120/INT_L.SE2END1->>IMUX_L18 INT_L_X30Y120/INT_L.SE2END1->>IMUX_L43 INT_L_X34Y117/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X34Y117/INT_L.BYP_BOUNCE0->>IMUX_L36 INT_L_X34Y117/INT_L.SE2END0->>BYP_ALT0 INT_L_X34Y117/INT_L.SE2END0->>IMUX_L25 INT_L_X34Y117/INT_L.SE2END0->>IMUX_L33 INT_L_X34Y117/INT_L.SE2END0->>IMUX_L9 INT_L_X36Y115/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X36Y115/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X36Y115/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X36Y115/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X36Y115/INT_L.WL1END3->>IMUX_L15 INT_L_X36Y115/INT_L.WL1END3->>SR1BEG_S0 INT_L_X36Y118/INT_L.ER1END1->>EL1BEG0 INT_L_X36Y118/INT_L.ER1END1->>IMUX_L19 INT_L_X36Y118/INT_L.ER1END1->>IMUX_L20 INT_R_X23Y107/INT_R.SR1END1->>IMUX3 INT_R_X23Y108/INT_R.WL1END0->>IMUX25 INT_R_X23Y108/INT_R.WL1END0->>IMUX9 INT_R_X23Y108/INT_R.WL1END0->>NL1BEG0 INT_R_X23Y108/INT_R.WL1END0->>SR1BEG1 INT_R_X23Y109/INT_R.NL1END0->>IMUX0 INT_R_X23Y109/INT_R.NL1END0->>NN2BEG0 INT_R_X23Y111/INT_R.NL1BEG_N3->>IMUX30 INT_R_X23Y111/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X23Y111/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X23Y111/INT_R.NN2END0->>IMUX0 INT_R_X23Y111/INT_R.NN2END0->>IMUX16 INT_R_X23Y111/INT_R.NN2END0->>NL1BEG_N3 INT_R_X23Y111/INT_R.NN2END0->>WR1BEG1 INT_R_X23Y113/INT_R.NN2END3->>IMUX14 INT_R_X23Y113/INT_R.NN2END3->>IMUX6 INT_R_X23Y113/INT_R.NN2END3->>NR1BEG3 INT_R_X23Y114/INT_R.NR1END3->>EE2BEG3 INT_R_X23Y114/INT_R.NR1END3->>NE2BEG3 INT_R_X23Y116/INT_R.NW2END3->>EL1BEG2 INT_R_X23Y116/INT_R.NW2END3->>NN6BEG3 INT_R_X23Y122/INT_R.NN6END3->>NN2BEG3 INT_R_X23Y124/INT_R.NN2END3->>IMUX14 INT_R_X23Y124/INT_R.NN2END3->>IMUX6 INT_R_X23Y124/INT_R.NN2END3->>NR1BEG3 INT_R_X23Y125/INT_R.NR1END3->>NE2BEG3 INT_R_X25Y106/INT_R.SR1END2->>IMUX5 INT_R_X25Y107/INT_R.SR1END1->>SR1BEG2 INT_R_X25Y108/INT_R.WW2END0->>IMUX9 INT_R_X25Y108/INT_R.WW2END0->>SR1BEG1 INT_R_X25Y108/INT_R.WW2END0->>WR1BEG2 INT_R_X25Y114/INT_R.EE2END3->>IMUX22 INT_R_X25Y114/INT_R.EE2END3->>IMUX38 INT_R_X25Y114/INT_R.EE2END3->>SE2BEG3 INT_R_X25Y117/INT_R.NE2END2->>EE4BEG2 INT_R_X25Y117/INT_R.NE2END2->>EL1BEG1 INT_R_X25Y117/INT_R.NE2END2->>NL1BEG1 INT_R_X25Y118/INT_R.NL1END1->>NR1BEG1 INT_R_X25Y119/INT_R.NR1END1->>NN2BEG1 INT_R_X25Y121/INT_R.NN2END1->>EE4BEG1 INT_R_X27Y108/INT_R.SW6END0->>WW2BEG0 INT_R_X27Y114/INT_R.ER1END0->>IMUX25 INT_R_X29Y112/INT_R.WW4END1->>NN6BEG1 INT_R_X29Y112/INT_R.WW4END1->>SW6BEG0 INT_R_X29Y116/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X29Y116/INT_R.BYP_BOUNCE0->>IMUX44 INT_R_X29Y116/INT_R.WR1END0->>BYP_ALT0 INT_R_X29Y116/INT_R.WR1END0->>IMUX17 INT_R_X29Y117/INT_R.EE4END2->>WR1BEG3 INT_R_X29Y118/INT_R.NN6END1->>NR1BEG1 INT_R_X29Y118/INT_R.NN6END1->>NW2BEG1 INT_R_X29Y119/INT_R.GFAN1->>IMUX15 INT_R_X29Y119/INT_R.GFAN1->>IMUX45 INT_R_X29Y119/INT_R.NR1END1->>GFAN1 INT_R_X29Y119/INT_R.NR1END1->>IMUX26 INT_R_X29Y121/INT_R.EE4END1->>SE2BEG1 INT_R_X33Y112/INT_R.SS6END0->>WW4BEG1 INT_R_X33Y118/INT_R.SS6END0->>EE2BEG0 INT_R_X33Y118/INT_R.SS6END0->>SE2BEG0 INT_R_X33Y118/INT_R.SS6END0->>SS6BEG0 INT_R_X33Y124/INT_R.LOGIC_OUTS4->>SS6BEG0 INT_R_X35Y118/INT_R.EE2END0->>ER1BEG1 INT_R_X37Y116/INT_R.SS2END0->>IMUX24 INT_R_X37Y116/INT_R.SS2END0->>WL1BEG_N3 INT_R_X37Y118/INT_R.EL1END0->>IMUX1 INT_R_X37Y118/INT_R.EL1END0->>IMUX17 INT_R_X37Y118/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 63, 

x0/conv_integer[0] - 
wires: CLBLL_L_X32Y118/CLBLL_WW4C2 CLBLL_R_X23Y107/CLBLL_IMUX6 CLBLL_R_X23Y107/CLBLL_L_A1 CLBLL_R_X23Y108/CLBLL_IMUX10 CLBLL_R_X23Y108/CLBLL_IMUX26 CLBLL_R_X23Y108/CLBLL_L_A4 CLBLL_R_X23Y108/CLBLL_L_B4 CLBLL_R_X23Y108/CLBLL_SE2A1 CLBLL_R_X23Y109/CLBLL_IMUX9 CLBLL_R_X23Y109/CLBLL_L_A5 CLBLL_R_X23Y111/CLBLL_IMUX10 CLBLL_R_X23Y111/CLBLL_IMUX23 CLBLL_R_X23Y111/CLBLL_IMUX26 CLBLL_R_X23Y111/CLBLL_L_A4 CLBLL_R_X23Y111/CLBLL_L_B4 CLBLL_R_X23Y111/CLBLL_L_C3 CLBLL_R_X23Y113/CLBLL_IMUX19 CLBLL_R_X23Y113/CLBLL_IMUX3 CLBLL_R_X23Y113/CLBLL_L_A2 CLBLL_R_X23Y113/CLBLL_L_B2 CLBLL_R_X23Y113/CLBLL_WL1END1 CLBLL_R_X23Y124/CLBLL_IMUX16 CLBLL_R_X23Y124/CLBLL_IMUX9 CLBLL_R_X23Y124/CLBLL_L_A5 CLBLL_R_X23Y124/CLBLL_L_B3 CLBLL_R_X23Y125/CLBLL_SW2A0 CLBLL_R_X25Y106/CLBLL_IMUX3 CLBLL_R_X25Y106/CLBLL_L_A2 CLBLL_R_X25Y108/CLBLL_IMUX0 CLBLL_R_X25Y108/CLBLL_L_A3 CLBLL_R_X25Y113/CLBLL_WL1END3 CLBLL_R_X25Y114/CLBLL_EE2BEG3 CLBLL_R_X25Y114/CLBLL_IMUX29 CLBLL_R_X25Y114/CLBLL_IMUX45 CLBLL_R_X25Y114/CLBLL_LL_C2 CLBLL_R_X25Y114/CLBLL_LL_D2 CLBLL_R_X25Y116/CLBLL_WW2A0 CLBLL_R_X25Y126/CLBLL_WW2A0 CLBLL_R_X27Y114/CLBLL_IMUX14 CLBLL_R_X27Y114/CLBLL_L_B1 CLBLL_R_X27Y116/CLBLL_WW2A0 CLBLL_R_X27Y117/CLBLL_ER1BEG1 CLBLL_R_X27Y120/CLBLL_NE4C1 CLBLL_R_X27Y122/CLBLL_NW4A1 CLBLL_R_X27Y123/CLBLL_NW2A1 CLBLL_R_X29Y115/CLBLL_SE2A1 CLBLL_R_X29Y116/CLBLL_IMUX18 CLBLL_R_X29Y116/CLBLL_IMUX47 CLBLL_R_X29Y116/CLBLL_LL_B2 CLBLL_R_X29Y116/CLBLL_LL_D5 CLBLL_R_X29Y117/CLBLL_SW2A1 CLBLL_R_X29Y119/CLBLL_IMUX12 CLBLL_R_X29Y119/CLBLL_IMUX19 CLBLL_R_X29Y119/CLBLL_IMUX44 CLBLL_R_X29Y119/CLBLL_LL_B6 CLBLL_R_X29Y119/CLBLL_LL_D4 CLBLL_R_X29Y119/CLBLL_L_B2 CLBLL_R_X29Y119/CLBLL_NW2A2 CLBLL_R_X29Y120/CLBLL_WL1END0 CLBLL_R_X29Y122/CLBLL_NW2A1 CLBLM_L_X22Y110/CLBLM_IMUX9 CLBLM_L_X22Y110/CLBLM_L_A5 CLBLM_L_X22Y111/CLBLM_IMUX0 CLBLM_L_X22Y111/CLBLM_L_A3 CLBLM_L_X22Y112/CLBLM_IMUX26 CLBLM_L_X22Y112/CLBLM_IMUX6 CLBLM_L_X22Y112/CLBLM_L_A1 CLBLM_L_X22Y112/CLBLM_L_B4 CLBLM_L_X22Y113/CLBLM_IMUX9 CLBLM_L_X22Y113/CLBLM_L_A5 CLBLM_L_X24Y108/CLBLM_IMUX10 CLBLM_L_X24Y108/CLBLM_L_A4 CLBLM_L_X24Y108/CLBLM_SE2A1 CLBLM_L_X24Y113/CLBLM_WL1END1 CLBLM_L_X24Y115/CLBLM_IMUX13 CLBLM_L_X24Y115/CLBLM_IMUX9 CLBLM_L_X24Y115/CLBLM_L_A5 CLBLM_L_X24Y115/CLBLM_L_B6 CLBLM_L_X24Y116/CLBLM_IMUX21 CLBLM_L_X24Y116/CLBLM_IMUX25 CLBLM_L_X24Y116/CLBLM_IMUX37 CLBLM_L_X24Y116/CLBLM_IMUX9 CLBLM_L_X24Y116/CLBLM_L_A5 CLBLM_L_X24Y116/CLBLM_L_B5 CLBLM_L_X24Y116/CLBLM_L_C4 CLBLM_L_X24Y116/CLBLM_L_D4 CLBLM_L_X24Y125/CLBLM_SW2A0 CLBLM_L_X24Y126/CLBLM_IMUX10 CLBLM_L_X24Y126/CLBLM_L_A4 CLBLM_L_X26Y113/CLBLM_IMUX20 CLBLM_L_X26Y113/CLBLM_L_C2 CLBLM_L_X26Y113/CLBLM_WL1END3 CLBLM_L_X26Y114/CLBLM_EE2BEG3 CLBLM_L_X26Y114/CLBLM_IMUX24 CLBLM_L_X26Y114/CLBLM_IMUX32 CLBLM_L_X26Y114/CLBLM_IMUX40 CLBLM_L_X26Y114/CLBLM_IMUX8 CLBLM_L_X26Y114/CLBLM_M_A5 CLBLM_L_X26Y114/CLBLM_M_B5 CLBLM_L_X26Y114/CLBLM_M_C1 CLBLM_L_X26Y114/CLBLM_M_D1 CLBLM_L_X26Y116/CLBLM_WW2A0 CLBLM_L_X26Y117/CLBLM_IMUX16 CLBLM_L_X26Y117/CLBLM_L_B3 CLBLM_L_X26Y126/CLBLM_WW2A0 CLBLM_L_X28Y116/CLBLM_WW2A0 CLBLM_L_X28Y117/CLBLM_ER1BEG1 CLBLM_L_X28Y117/CLBLM_IMUX27 CLBLM_L_X28Y117/CLBLM_M_B4 CLBLM_L_X28Y119/CLBLM_IMUX24 CLBLM_L_X28Y119/CLBLM_IMUX45 CLBLM_L_X28Y119/CLBLM_M_B5 CLBLM_L_X28Y119/CLBLM_M_D2 CLBLM_L_X28Y120/CLBLM_NE4C1 CLBLM_L_X28Y121/CLBLM_IMUX15 CLBLM_L_X28Y121/CLBLM_M_B1 CLBLM_L_X28Y122/CLBLM_IMUX19 CLBLM_L_X28Y122/CLBLM_L_B2 CLBLM_L_X28Y122/CLBLM_NW4A1 CLBLM_L_X28Y123/CLBLM_NW2A1 CLBLM_L_X30Y115/CLBLM_IMUX27 CLBLM_L_X30Y115/CLBLM_IMUX43 CLBLM_L_X30Y115/CLBLM_M_B4 CLBLM_L_X30Y115/CLBLM_M_D6 CLBLM_L_X30Y115/CLBLM_SE2A1 CLBLM_L_X30Y117/CLBLM_SW2A1 CLBLM_L_X30Y119/CLBLM_NW2A2 CLBLM_L_X30Y120/CLBLM_IMUX12 CLBLM_L_X30Y120/CLBLM_IMUX44 CLBLM_L_X30Y120/CLBLM_M_B6 CLBLM_L_X30Y120/CLBLM_M_D4 CLBLM_L_X30Y120/CLBLM_WL1END0 CLBLM_L_X30Y122/CLBLM_NW2A1 CLBLM_L_X34Y117/CLBLM_IMUX20 CLBLM_L_X34Y117/CLBLM_IMUX26 CLBLM_L_X34Y117/CLBLM_IMUX3 CLBLM_L_X34Y117/CLBLM_IMUX42 CLBLM_L_X34Y117/CLBLM_L_A2 CLBLM_L_X34Y117/CLBLM_L_B4 CLBLM_L_X34Y117/CLBLM_L_C2 CLBLM_L_X34Y117/CLBLM_L_D6 CLBLM_L_X34Y118/CLBLM_WW4A2 CLBLM_L_X36Y115/CLBLM_IMUX13 CLBLM_L_X36Y115/CLBLM_IMUX27 CLBLM_L_X36Y115/CLBLM_IMUX45 CLBLM_L_X36Y115/CLBLM_L_B6 CLBLM_L_X36Y115/CLBLM_M_B4 CLBLM_L_X36Y115/CLBLM_M_D2 CLBLM_L_X36Y118/CLBLM_IMUX25 CLBLM_L_X36Y118/CLBLM_IMUX34 CLBLM_L_X36Y118/CLBLM_L_B5 CLBLM_L_X36Y118/CLBLM_L_C6 CLBLM_L_X36Y118/CLBLM_WW2A1 CLBLM_L_X36Y118/CLBLM_WW2END1 CLBLM_L_X36Y122/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y122/CLBLM_L_BQ CLBLM_R_X33Y118/CLBLM_WW4A2 CLBLM_R_X37Y116/CLBLM_IMUX27 CLBLM_R_X37Y116/CLBLM_M_B4 CLBLM_R_X37Y118/CLBLM_IMUX18 CLBLM_R_X37Y118/CLBLM_IMUX2 CLBLM_R_X37Y118/CLBLM_M_A2 CLBLM_R_X37Y118/CLBLM_M_B2 CLK_FEED_X78Y123/CLK_FEED_WW4C2 DSP_R_X35Y115/DSP_WW2A1_3 DSP_R_X35Y115/DSP_WW2END1_3 HCLK_R_X58Y130/HCLK_SL1END0 HCLK_R_X67Y130/HCLK_NW6C1 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4C2 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW2END1 INT_L_X22Y110/IMUX_L9 INT_L_X22Y110/SR1BEG_S0 INT_L_X22Y110/SR1END3 INT_L_X22Y111/ER1BEG3 INT_L_X22Y111/IMUX_L0 INT_L_X22Y111/SE2A1 INT_L_X22Y111/SR1BEG3 INT_L_X22Y111/SR1END2 INT_L_X22Y111/SR1END_N3_3 INT_L_X22Y112/BYP_ALT2 INT_L_X22Y112/BYP_BOUNCE2 INT_L_X22Y112/FAN_ALT7 INT_L_X22Y112/FAN_BOUNCE7 INT_L_X22Y112/IMUX_L26 INT_L_X22Y112/IMUX_L6 INT_L_X22Y112/SE2BEG1 INT_L_X22Y112/SR1BEG2 INT_L_X22Y112/SR1END1 INT_L_X22Y113/BYP_BOUNCE_N3_2 INT_L_X22Y113/IMUX_L9 INT_L_X22Y113/SR1BEG1 INT_L_X22Y113/WL1END0 INT_L_X24Y108/EL1BEG0 INT_L_X24Y108/IMUX_L10 INT_L_X24Y108/SE2END1 INT_L_X24Y113/WL1BEG1 INT_L_X24Y113/WL1END2 INT_L_X24Y115/FAN_ALT5 INT_L_X24Y115/FAN_BOUNCE5 INT_L_X24Y115/IMUX_L13 INT_L_X24Y115/IMUX_L9 INT_L_X24Y115/NW2END3 INT_L_X24Y116/BYP_ALT1 INT_L_X24Y116/BYP_BOUNCE1 INT_L_X24Y116/IMUX_L21 INT_L_X24Y116/IMUX_L25 INT_L_X24Y116/IMUX_L37 INT_L_X24Y116/IMUX_L9 INT_L_X24Y116/WW2END0 INT_L_X24Y125/SW2A0 INT_L_X24Y126/IMUX_L10 INT_L_X24Y126/SW2BEG0 INT_L_X24Y126/WW2END0 INT_L_X26Y113/FAN_BOUNCE_S3_2 INT_L_X26Y113/IMUX_L20 INT_L_X26Y113/SR1END1 INT_L_X26Y113/WL1BEG3 INT_L_X26Y114/EE2A3 INT_L_X26Y114/FAN_ALT2 INT_L_X26Y114/FAN_BOUNCE2 INT_L_X26Y114/IMUX_L24 INT_L_X26Y114/IMUX_L32 INT_L_X26Y114/IMUX_L40 INT_L_X26Y114/IMUX_L8 INT_L_X26Y114/SR1BEG1 INT_L_X26Y114/SS2END0 INT_L_X26Y114/WL1BEG_N3 INT_L_X26Y115/SS2A0 INT_L_X26Y116/NE6BEG1 INT_L_X26Y116/NL1BEG0 INT_L_X26Y116/NL1END_S3_0 INT_L_X26Y116/SS2BEG0 INT_L_X26Y116/WW2BEG0 INT_L_X26Y116/WW2END0 INT_L_X26Y117/IMUX_L16 INT_L_X26Y117/NL1END0 INT_L_X26Y126/NW6END1 INT_L_X26Y126/WW2BEG0 INT_L_X28Y116/WL1END0 INT_L_X28Y116/WW2BEG0 INT_L_X28Y117/ER1END1 INT_L_X28Y117/IMUX_L27 INT_L_X28Y119/IMUX_L24 INT_L_X28Y119/IMUX_L45 INT_L_X28Y119/SR1END2 INT_L_X28Y119/WL1END0 INT_L_X28Y120/NE6END1 INT_L_X28Y120/NN2BEG1 INT_L_X28Y120/SR1BEG2 INT_L_X28Y120/WR1END2 INT_L_X28Y121/IMUX_L15 INT_L_X28Y121/NN2A1 INT_L_X28Y121/WL1END3 INT_L_X28Y122/IMUX_L19 INT_L_X28Y122/NN2END1 INT_L_X28Y122/NW2BEG1 INT_L_X28Y122/NW6BEG1 INT_L_X28Y122/WL1END_N1_3 INT_L_X28Y123/NW2A1 INT_L_X30Y115/IMUX_L27 INT_L_X30Y115/IMUX_L43 INT_L_X30Y115/NN6BEG1 INT_L_X30Y115/SE2END1 INT_L_X30Y116/NN6A1 INT_L_X30Y117/NN6B1 INT_L_X30Y117/SW2A1 INT_L_X30Y118/NN6C1 INT_L_X30Y118/NW2BEG2 INT_L_X30Y118/SW2BEG1 INT_L_X30Y118/WW4END2 INT_L_X30Y119/NN6D1 INT_L_X30Y119/NW2A2 INT_L_X30Y120/IMUX_L12 INT_L_X30Y120/IMUX_L44 INT_L_X30Y120/NN6E1 INT_L_X30Y120/SR1END1 INT_L_X30Y120/WL1BEG0 INT_L_X30Y121/NN6END1 INT_L_X30Y121/NW2BEG1 INT_L_X30Y121/SR1BEG1 INT_L_X30Y122/NW2A1 INT_L_X32Y118/WW4B2 INT_L_X34Y117/IMUX_L20 INT_L_X34Y117/IMUX_L26 INT_L_X34Y117/IMUX_L3 INT_L_X34Y117/IMUX_L42 INT_L_X34Y117/SW2END1 INT_L_X34Y118/WW2END1 INT_L_X34Y118/WW4BEG2 INT_L_X36Y115/BYP_ALT5 INT_L_X36Y115/BYP_BOUNCE5 INT_L_X36Y115/IMUX_L13 INT_L_X36Y115/IMUX_L27 INT_L_X36Y115/IMUX_L45 INT_L_X36Y115/SR1END1 INT_L_X36Y116/NN2BEG1 INT_L_X36Y116/SR1BEG1 INT_L_X36Y116/WL1END0 INT_L_X36Y117/NN2A1 INT_L_X36Y118/IMUX_L25 INT_L_X36Y118/IMUX_L34 INT_L_X36Y118/NN2END1 INT_L_X36Y118/SS2END1 INT_L_X36Y118/WW2A1 INT_L_X36Y118/WW2BEG1 INT_L_X36Y119/SE2A1 INT_L_X36Y119/SS2A1 INT_L_X36Y120/SE2BEG1 INT_L_X36Y120/SS2BEG1 INT_L_X36Y120/SS2END1 INT_L_X36Y121/SS2A1 INT_L_X36Y122/LOGIC_OUTS_L1 INT_L_X36Y122/SS2BEG1 INT_R_X23Y107/IMUX6 INT_R_X23Y107/SR1END2 INT_R_X23Y108/FAN_BOUNCE_S3_6 INT_R_X23Y108/IMUX10 INT_R_X23Y108/IMUX26 INT_R_X23Y108/SE2A1 INT_R_X23Y108/SL1END1 INT_R_X23Y108/SR1BEG2 INT_R_X23Y109/FAN_ALT6 INT_R_X23Y109/FAN_BOUNCE6 INT_R_X23Y109/IMUX9 INT_R_X23Y109/SE2BEG1 INT_R_X23Y109/SL1BEG1 INT_R_X23Y109/SS2END1 INT_R_X23Y110/SS2A1 INT_R_X23Y111/ER1END3 INT_R_X23Y111/IMUX10 INT_R_X23Y111/IMUX23 INT_R_X23Y111/IMUX26 INT_R_X23Y111/SE2END1 INT_R_X23Y111/SS2BEG1 INT_R_X23Y112/ER1END_N3_3 INT_R_X23Y113/IMUX19 INT_R_X23Y113/IMUX3 INT_R_X23Y113/WL1BEG0 INT_R_X23Y113/WL1END1 INT_R_X23Y124/IMUX16 INT_R_X23Y124/IMUX9 INT_R_X23Y124/SL1END0 INT_R_X23Y125/SL1BEG0 INT_R_X23Y125/SW2END0 INT_R_X25Y106/IMUX3 INT_R_X25Y106/SR1END1 INT_R_X25Y107/EL1END_S3_0 INT_R_X25Y107/SL1END0 INT_R_X25Y107/SR1BEG1 INT_R_X25Y108/EL1END0 INT_R_X25Y108/IMUX0 INT_R_X25Y108/SL1BEG0 INT_R_X25Y113/WL1BEG2 INT_R_X25Y113/WL1END3 INT_R_X25Y114/EE2BEG3 INT_R_X25Y114/IMUX29 INT_R_X25Y114/IMUX45 INT_R_X25Y114/NL1BEG_N3 INT_R_X25Y114/NW2BEG3 INT_R_X25Y114/WL1END_N1_3 INT_R_X25Y115/NW2A3 INT_R_X25Y116/WW2A0 INT_R_X25Y126/WW2A0 INT_R_X27Y114/EE2END3 INT_R_X27Y114/IMUX14 INT_R_X27Y116/NE6A1 INT_R_X27Y116/WW2A0 INT_R_X27Y117/ER1BEG1 INT_R_X27Y117/NE6B1 INT_R_X27Y117/SS6END0 INT_R_X27Y118/NE6C1 INT_R_X27Y118/SS6E0 INT_R_X27Y119/NE6D1 INT_R_X27Y119/SS6D0 INT_R_X27Y120/NE6E1 INT_R_X27Y120/SS6C0 INT_R_X27Y121/SS6B0 INT_R_X27Y122/NW6A1 INT_R_X27Y122/SS6A0 INT_R_X27Y123/NW2END1 INT_R_X27Y123/NW6B1 INT_R_X27Y123/SS6BEG0 INT_R_X27Y124/NW6C1 INT_R_X27Y125/NW6D1 INT_R_X27Y126/NW6E1 INT_R_X29Y115/SE2A1 INT_R_X29Y116/FAN_BOUNCE_S3_6 INT_R_X29Y116/IMUX18 INT_R_X29Y116/IMUX47 INT_R_X29Y116/SE2BEG1 INT_R_X29Y116/SL1END1 INT_R_X29Y116/WL1BEG0 INT_R_X29Y117/FAN_ALT6 INT_R_X29Y117/FAN_BOUNCE6 INT_R_X29Y117/SL1BEG1 INT_R_X29Y117/SW2END1 INT_R_X29Y119/IMUX12 INT_R_X29Y119/IMUX19 INT_R_X29Y119/IMUX44 INT_R_X29Y119/NW2END2 INT_R_X29Y119/WL1BEG0 INT_R_X29Y120/WL1END0 INT_R_X29Y120/WR1BEG2 INT_R_X29Y121/WL1BEG3 INT_R_X29Y122/NW2END1 INT_R_X29Y122/WL1BEG_N3 INT_R_X31Y118/WW4C2 INT_R_X33Y118/WW4A2 INT_R_X35Y117/SW2A1 INT_R_X35Y118/SW2BEG1 INT_R_X35Y118/WW2A1 INT_R_X35Y118/WW2END1 INT_R_X37Y116/IMUX27 INT_R_X37Y116/SL1END1 INT_R_X37Y116/WL1BEG0 INT_R_X37Y117/SL1BEG1 INT_R_X37Y117/SS2END1 INT_R_X37Y118/IMUX18 INT_R_X37Y118/IMUX2 INT_R_X37Y118/SL1END1 INT_R_X37Y118/SS2A1 INT_R_X37Y118/WW2BEG1 INT_R_X37Y119/SE2END1 INT_R_X37Y119/SL1BEG1 INT_R_X37Y119/SS2BEG1 VBRK_X60Y113/VBRK_SE2A1 VBRK_X60Y118/VBRK_WL1END1 VBRK_X60Y131/VBRK_SW2A0 VBRK_X73Y120/VBRK_SE2A1 VBRK_X73Y122/VBRK_SW2A1 VBRK_X73Y124/VBRK_NW2A2 VBRK_X73Y125/VBRK_WL1END0 VBRK_X73Y127/VBRK_NW2A1 VBRK_X79Y123/VBRK_WW4C2 VBRK_X89Y123/VBRK_WW2A1 VBRK_X89Y123/VBRK_WW2END1 
pips: CLBLL_R_X23Y107/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y108/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y108/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y124/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y124/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y108/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y108/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y126/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y117/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y122/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X36Y118/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y118/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X36Y122/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y116/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X22Y110/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X22Y110/INT_L.SR1END3->>SR1BEG_S0 INT_L_X22Y111/INT_L.SR1END2->>ER1BEG3 INT_L_X22Y111/INT_L.SR1END2->>SR1BEG3 INT_L_X22Y111/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X22Y112/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X22Y112/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X22Y112/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y112/INT_L.FAN_BOUNCE7->>IMUX_L26 INT_L_X22Y112/INT_L.SR1END1->>BYP_ALT2 INT_L_X22Y112/INT_L.SR1END1->>FAN_ALT7 INT_L_X22Y112/INT_L.SR1END1->>SE2BEG1 INT_L_X22Y112/INT_L.SR1END1->>SR1BEG2 INT_L_X22Y113/INT_L.WL1END0->>IMUX_L9 INT_L_X22Y113/INT_L.WL1END0->>SR1BEG1 INT_L_X24Y108/INT_L.SE2END1->>EL1BEG0 INT_L_X24Y108/INT_L.SE2END1->>IMUX_L10 INT_L_X24Y113/INT_L.WL1END2->>WL1BEG1 INT_L_X24Y115/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y115/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X24Y115/INT_L.NW2END3->>FAN_ALT5 INT_L_X24Y115/INT_L.NW2END3->>IMUX_L13 INT_L_X24Y116/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y116/INT_L.BYP_BOUNCE1->>IMUX_L21 INT_L_X24Y116/INT_L.BYP_BOUNCE1->>IMUX_L37 INT_L_X24Y116/INT_L.WW2END0->>BYP_ALT1 INT_L_X24Y116/INT_L.WW2END0->>IMUX_L25 INT_L_X24Y116/INT_L.WW2END0->>IMUX_L9 INT_L_X24Y126/INT_L.WW2END0->>IMUX_L10 INT_L_X24Y126/INT_L.WW2END0->>SW2BEG0 INT_L_X26Y113/INT_L.SR1END1->>IMUX_L20 INT_L_X26Y114/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X26Y114/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X26Y114/INT_L.SS2END0->>FAN_ALT2 INT_L_X26Y114/INT_L.SS2END0->>IMUX_L24 INT_L_X26Y114/INT_L.SS2END0->>IMUX_L32 INT_L_X26Y114/INT_L.SS2END0->>IMUX_L40 INT_L_X26Y114/INT_L.SS2END0->>SR1BEG1 INT_L_X26Y114/INT_L.SS2END0->>WL1BEG_N3 INT_L_X26Y116/INT_L.WW2END0->>NE6BEG1 INT_L_X26Y116/INT_L.WW2END0->>NL1BEG0 INT_L_X26Y116/INT_L.WW2END0->>SS2BEG0 INT_L_X26Y116/INT_L.WW2END0->>WW2BEG0 INT_L_X26Y117/INT_L.NL1END0->>IMUX_L16 INT_L_X26Y126/INT_L.NW6END1->>WW2BEG0 INT_L_X28Y116/INT_L.WL1END0->>WW2BEG0 INT_L_X28Y117/INT_L.ER1END1->>IMUX_L27 INT_L_X28Y119/INT_L.SR1END2->>IMUX_L45 INT_L_X28Y119/INT_L.WL1END0->>IMUX_L24 INT_L_X28Y120/INT_L.NE6END1->>NN2BEG1 INT_L_X28Y120/INT_L.WR1END2->>SR1BEG2 INT_L_X28Y121/INT_L.WL1END3->>IMUX_L15 INT_L_X28Y122/INT_L.NN2END1->>IMUX_L19 INT_L_X28Y122/INT_L.NN2END1->>NW2BEG1 INT_L_X28Y122/INT_L.NN2END1->>NW6BEG1 INT_L_X30Y115/INT_L.SE2END1->>IMUX_L27 INT_L_X30Y115/INT_L.SE2END1->>IMUX_L43 INT_L_X30Y115/INT_L.SE2END1->>NN6BEG1 INT_L_X30Y118/INT_L.WW4END2->>NW2BEG2 INT_L_X30Y118/INT_L.WW4END2->>SW2BEG1 INT_L_X30Y120/INT_L.SR1END1->>IMUX_L12 INT_L_X30Y120/INT_L.SR1END1->>IMUX_L44 INT_L_X30Y120/INT_L.SR1END1->>WL1BEG0 INT_L_X30Y121/INT_L.NN6END1->>NW2BEG1 INT_L_X30Y121/INT_L.NN6END1->>SR1BEG1 INT_L_X34Y117/INT_L.SW2END1->>IMUX_L20 INT_L_X34Y117/INT_L.SW2END1->>IMUX_L26 INT_L_X34Y117/INT_L.SW2END1->>IMUX_L3 INT_L_X34Y117/INT_L.SW2END1->>IMUX_L42 INT_L_X34Y118/INT_L.WW2END1->>WW4BEG2 INT_L_X36Y115/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y115/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X36Y115/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X36Y115/INT_L.SR1END1->>BYP_ALT5 INT_L_X36Y115/INT_L.SR1END1->>IMUX_L27 INT_L_X36Y116/INT_L.WL1END0->>NN2BEG1 INT_L_X36Y116/INT_L.WL1END0->>SR1BEG1 INT_L_X36Y118/INT_L.NN2END1->>IMUX_L25 INT_L_X36Y118/INT_L.SS2END1->>IMUX_L34 INT_L_X36Y118/INT_L.SS2END1->>WW2BEG1 INT_L_X36Y120/INT_L.SS2END1->>SE2BEG1 INT_L_X36Y120/INT_L.SS2END1->>SS2BEG1 INT_L_X36Y122/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_R_X23Y107/INT_R.SR1END2->>IMUX6 INT_R_X23Y108/INT_R.SL1END1->>IMUX10 INT_R_X23Y108/INT_R.SL1END1->>IMUX26 INT_R_X23Y108/INT_R.SL1END1->>SR1BEG2 INT_R_X23Y109/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X23Y109/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X23Y109/INT_R.SS2END1->>FAN_ALT6 INT_R_X23Y109/INT_R.SS2END1->>SE2BEG1 INT_R_X23Y109/INT_R.SS2END1->>SL1BEG1 INT_R_X23Y111/INT_R.ER1END3->>IMUX23 INT_R_X23Y111/INT_R.SE2END1->>IMUX10 INT_R_X23Y111/INT_R.SE2END1->>IMUX26 INT_R_X23Y111/INT_R.SE2END1->>SS2BEG1 INT_R_X23Y113/INT_R.WL1END1->>IMUX19 INT_R_X23Y113/INT_R.WL1END1->>IMUX3 INT_R_X23Y113/INT_R.WL1END1->>WL1BEG0 INT_R_X23Y124/INT_R.SL1END0->>IMUX16 INT_R_X23Y124/INT_R.SL1END0->>IMUX9 INT_R_X23Y125/INT_R.SW2END0->>SL1BEG0 INT_R_X25Y106/INT_R.SR1END1->>IMUX3 INT_R_X25Y107/INT_R.SL1END0->>SR1BEG1 INT_R_X25Y108/INT_R.EL1END0->>IMUX0 INT_R_X25Y108/INT_R.EL1END0->>SL1BEG0 INT_R_X25Y113/INT_R.WL1END3->>WL1BEG2 INT_R_X25Y114/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X25Y114/INT_R.NL1BEG_N3->>IMUX29 INT_R_X25Y114/INT_R.NL1BEG_N3->>IMUX45 INT_R_X25Y114/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X25Y114/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X27Y114/INT_R.EE2END3->>IMUX14 INT_R_X27Y117/INT_R.SS6END0->>ER1BEG1 INT_R_X27Y123/INT_R.NW2END1->>SS6BEG0 INT_R_X29Y116/INT_R.FAN_BOUNCE_S3_6->>IMUX47 INT_R_X29Y116/INT_R.SL1END1->>IMUX18 INT_R_X29Y116/INT_R.SL1END1->>SE2BEG1 INT_R_X29Y116/INT_R.SL1END1->>WL1BEG0 INT_R_X29Y117/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X29Y117/INT_R.SW2END1->>FAN_ALT6 INT_R_X29Y117/INT_R.SW2END1->>SL1BEG1 INT_R_X29Y119/INT_R.NW2END2->>IMUX12 INT_R_X29Y119/INT_R.NW2END2->>IMUX19 INT_R_X29Y119/INT_R.NW2END2->>IMUX44 INT_R_X29Y119/INT_R.NW2END2->>WL1BEG0 INT_R_X29Y120/INT_R.WL1END0->>WR1BEG2 INT_R_X29Y122/INT_R.NW2END1->>WL1BEG_N3 INT_R_X35Y118/INT_R.WW2END1->>SW2BEG1 INT_R_X37Y116/INT_R.SL1END1->>IMUX27 INT_R_X37Y116/INT_R.SL1END1->>WL1BEG0 INT_R_X37Y117/INT_R.SS2END1->>SL1BEG1 INT_R_X37Y118/INT_R.SL1END1->>IMUX18 INT_R_X37Y118/INT_R.SL1END1->>IMUX2 INT_R_X37Y118/INT_R.SL1END1->>WW2BEG1 INT_R_X37Y119/INT_R.SE2END1->>SL1BEG1 INT_R_X37Y119/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 63, 

dbgo[0][denable]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX25 CLBLL_R_X23Y111/CLBLL_IMUX33 CLBLL_R_X23Y111/CLBLL_IMUX9 CLBLL_R_X23Y111/CLBLL_L_A5 CLBLL_R_X23Y111/CLBLL_L_B5 CLBLL_R_X23Y111/CLBLL_L_C1 CLBLL_R_X23Y113/CLBLL_IMUX26 CLBLL_R_X23Y113/CLBLL_L_B4 CLBLL_R_X23Y113/CLBLL_WW2END0 CLBLL_R_X25Y115/CLBLL_LL_A CLBLL_R_X25Y115/CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y113/CLBLM_WW2END0 INT_L_X24Y113/WW2A0 INT_R_X23Y111/IMUX25 INT_R_X23Y111/IMUX33 INT_R_X23Y111/IMUX9 INT_R_X23Y111/SS2END0 INT_R_X23Y112/SS2A0 INT_R_X23Y113/IMUX26 INT_R_X23Y113/SS2BEG0 INT_R_X23Y113/WW2END0 INT_R_X25Y113/SS2END0 INT_R_X25Y113/WW2BEG0 INT_R_X25Y114/SS2A0 INT_R_X25Y115/LOGIC_OUTS12 INT_R_X25Y115/SS2BEG0 VBRK_X60Y118/VBRK_WW2END0 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y115/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X23Y111/INT_R.SS2END0->>IMUX25 INT_R_X23Y111/INT_R.SS2END0->>IMUX33 INT_R_X23Y111/INT_R.SS2END0->>IMUX9 INT_R_X23Y113/INT_R.WW2END0->>IMUX26 INT_R_X23Y113/INT_R.WW2END0->>SS2BEG0 INT_R_X25Y113/INT_R.SS2END0->>WW2BEG0 INT_R_X25Y115/INT_R.LOGIC_OUTS12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r2[timer][11]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][29]_i_4_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_SW4A3 CLBLL_R_X29Y115/CLBLL_IMUX29 CLBLL_R_X29Y115/CLBLL_LL_C2 CLBLL_R_X29Y115/CLBLL_NW2A3 CLBLM_L_X30Y115/CLBLM_NW2A3 CLBLM_L_X34Y114/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y114/CLBLM_M_A CLBLM_L_X34Y114/CLBLM_NW4A0 CLBLM_L_X34Y114/CLBLM_WR1END1 CLBLM_R_X33Y114/CLBLM_IMUX11 CLBLM_R_X33Y114/CLBLM_IMUX24 CLBLM_R_X33Y114/CLBLM_IMUX32 CLBLM_R_X33Y114/CLBLM_IMUX40 CLBLM_R_X33Y114/CLBLM_M_A4 CLBLM_R_X33Y114/CLBLM_M_B5 CLBLM_R_X33Y114/CLBLM_M_C1 CLBLM_R_X33Y114/CLBLM_M_D1 CLBLM_R_X33Y114/CLBLM_NW4A0 CLBLM_R_X33Y114/CLBLM_WR1END1 CLBLM_R_X33Y115/CLBLM_IMUX27 CLBLM_R_X33Y115/CLBLM_IMUX32 CLBLM_R_X33Y115/CLBLM_IMUX40 CLBLM_R_X33Y115/CLBLM_IMUX8 CLBLM_R_X33Y115/CLBLM_M_A5 CLBLM_R_X33Y115/CLBLM_M_B4 CLBLM_R_X33Y115/CLBLM_M_C1 CLBLM_R_X33Y115/CLBLM_M_D1 CLBLM_R_X33Y116/CLBLM_IMUX11 CLBLM_R_X33Y116/CLBLM_IMUX18 CLBLM_R_X33Y116/CLBLM_IMUX32 CLBLM_R_X33Y116/CLBLM_IMUX40 CLBLM_R_X33Y116/CLBLM_M_A4 CLBLM_R_X33Y116/CLBLM_M_B2 CLBLM_R_X33Y116/CLBLM_M_C1 CLBLM_R_X33Y116/CLBLM_M_D1 CLBLM_R_X33Y117/CLBLM_IMUX24 CLBLM_R_X33Y117/CLBLM_IMUX32 CLBLM_R_X33Y117/CLBLM_IMUX4 CLBLM_R_X33Y117/CLBLM_IMUX44 CLBLM_R_X33Y117/CLBLM_M_A6 CLBLM_R_X33Y117/CLBLM_M_B5 CLBLM_R_X33Y117/CLBLM_M_C1 CLBLM_R_X33Y117/CLBLM_M_D4 CLBLM_R_X33Y118/CLBLM_IMUX24 CLBLM_R_X33Y118/CLBLM_IMUX32 CLBLM_R_X33Y118/CLBLM_IMUX40 CLBLM_R_X33Y118/CLBLM_IMUX8 CLBLM_R_X33Y118/CLBLM_M_A5 CLBLM_R_X33Y118/CLBLM_M_B5 CLBLM_R_X33Y118/CLBLM_M_C1 CLBLM_R_X33Y118/CLBLM_M_D1 CLBLM_R_X33Y119/CLBLM_IMUX17 CLBLM_R_X33Y119/CLBLM_IMUX32 CLBLM_R_X33Y119/CLBLM_IMUX40 CLBLM_R_X33Y119/CLBLM_IMUX8 CLBLM_R_X33Y119/CLBLM_M_A5 CLBLM_R_X33Y119/CLBLM_M_B3 CLBLM_R_X33Y119/CLBLM_M_C1 CLBLM_R_X33Y119/CLBLM_M_D1 CLBLM_R_X33Y120/CLBLM_IMUX17 CLBLM_R_X33Y120/CLBLM_IMUX32 CLBLM_R_X33Y120/CLBLM_IMUX40 CLBLM_R_X33Y120/CLBLM_IMUX8 CLBLM_R_X33Y120/CLBLM_M_A5 CLBLM_R_X33Y120/CLBLM_M_B3 CLBLM_R_X33Y120/CLBLM_M_C1 CLBLM_R_X33Y120/CLBLM_M_D1 CLBLM_R_X33Y121/CLBLM_IMUX17 CLBLM_R_X33Y121/CLBLM_IMUX8 CLBLM_R_X33Y121/CLBLM_M_A5 CLBLM_R_X33Y121/CLBLM_M_B3 CLK_FEED_X78Y122/CLK_FEED_SW4A3 INT_INTERFACE_R_X31Y117/INT_INTERFACE_SW4A3 INT_L_X30Y113/SW6END3 INT_L_X30Y114/NL1BEG_N3 INT_L_X30Y114/NW2BEG3 INT_L_X30Y114/SW6END_N0_3 INT_L_X30Y115/NW2A3 INT_L_X32Y117/NW6END_S0_0 INT_L_X32Y117/SW6BEG3 INT_L_X32Y118/NW6END0 INT_L_X34Y114/LOGIC_OUTS_L12 INT_L_X34Y114/NW6BEG0 INT_L_X34Y114/WR1BEG1 INT_R_X29Y115/IMUX29 INT_R_X29Y115/NW2END3 INT_R_X31Y113/SW6E3 INT_R_X31Y114/SW6D3 INT_R_X31Y115/SW6C3 INT_R_X31Y116/SW6B3 INT_R_X31Y117/SW6A3 INT_R_X33Y113/FAN_BOUNCE_S3_2 INT_R_X33Y114/FAN_ALT2 INT_R_X33Y114/FAN_BOUNCE2 INT_R_X33Y114/IMUX11 INT_R_X33Y114/IMUX24 INT_R_X33Y114/IMUX32 INT_R_X33Y114/IMUX40 INT_R_X33Y114/NL1BEG0 INT_R_X33Y114/NL1END_S3_0 INT_R_X33Y114/NN2BEG1 INT_R_X33Y114/NW6A0 INT_R_X33Y114/WR1END1 INT_R_X33Y115/FAN_ALT3 INT_R_X33Y115/FAN_BOUNCE3 INT_R_X33Y115/FAN_BOUNCE_S3_2 INT_R_X33Y115/IMUX27 INT_R_X33Y115/IMUX32 INT_R_X33Y115/IMUX40 INT_R_X33Y115/IMUX8 INT_R_X33Y115/NL1END0 INT_R_X33Y115/NN2A1 INT_R_X33Y115/NW6B0 INT_R_X33Y116/FAN_ALT2 INT_R_X33Y116/FAN_BOUNCE2 INT_R_X33Y116/IMUX11 INT_R_X33Y116/IMUX18 INT_R_X33Y116/IMUX32 INT_R_X33Y116/IMUX40 INT_R_X33Y116/NL1BEG0 INT_R_X33Y116/NL1END_S3_0 INT_R_X33Y116/NN2END1 INT_R_X33Y116/NW6C0 INT_R_X33Y117/FAN_BOUNCE_S3_0 INT_R_X33Y117/IMUX24 INT_R_X33Y117/IMUX32 INT_R_X33Y117/IMUX4 INT_R_X33Y117/IMUX44 INT_R_X33Y117/NL1END0 INT_R_X33Y117/NR1BEG0 INT_R_X33Y117/NW6D0 INT_R_X33Y118/FAN_ALT0 INT_R_X33Y118/FAN_BOUNCE0 INT_R_X33Y118/IMUX24 INT_R_X33Y118/IMUX32 INT_R_X33Y118/IMUX40 INT_R_X33Y118/IMUX8 INT_R_X33Y118/NR1BEG0 INT_R_X33Y118/NR1END0 INT_R_X33Y118/NW6E0 INT_R_X33Y119/IMUX17 INT_R_X33Y119/IMUX32 INT_R_X33Y119/IMUX40 INT_R_X33Y119/IMUX8 INT_R_X33Y119/NN2BEG0 INT_R_X33Y119/NR1BEG0 INT_R_X33Y119/NR1END0 INT_R_X33Y120/IMUX17 INT_R_X33Y120/IMUX32 INT_R_X33Y120/IMUX40 INT_R_X33Y120/IMUX8 INT_R_X33Y120/NN2A0 INT_R_X33Y120/NN2END_S2_0 INT_R_X33Y120/NR1END0 INT_R_X33Y121/IMUX17 INT_R_X33Y121/IMUX8 INT_R_X33Y121/NN2END0 VBRK_X73Y120/VBRK_NW2A3 VBRK_X79Y122/VBRK_SW4A3 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X34Y114/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X33Y118/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y118/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y118/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X33Y118/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X30Y114/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X30Y114/INT_L.SW6END_N0_3->>NL1BEG_N3 INT_L_X32Y117/INT_L.NW6END_S0_0->>SW6BEG3 INT_L_X34Y114/INT_L.LOGIC_OUTS_L12->>NW6BEG0 INT_L_X34Y114/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X29Y115/INT_R.NW2END3->>IMUX29 INT_R_X33Y114/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X33Y114/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X33Y114/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X33Y114/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X33Y114/INT_R.WR1END1->>FAN_ALT2 INT_R_X33Y114/INT_R.WR1END1->>IMUX11 INT_R_X33Y114/INT_R.WR1END1->>NL1BEG0 INT_R_X33Y114/INT_R.WR1END1->>NN2BEG1 INT_R_X33Y115/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X33Y115/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X33Y115/INT_R.FAN_BOUNCE_S3_2->>FAN_ALT3 INT_R_X33Y115/INT_R.NL1END0->>IMUX32 INT_R_X33Y115/INT_R.NL1END0->>IMUX40 INT_R_X33Y115/INT_R.NL1END0->>IMUX8 INT_R_X33Y116/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X33Y116/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X33Y116/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X33Y116/INT_R.NN2END1->>FAN_ALT2 INT_R_X33Y116/INT_R.NN2END1->>IMUX11 INT_R_X33Y116/INT_R.NN2END1->>IMUX18 INT_R_X33Y116/INT_R.NN2END1->>NL1BEG0 INT_R_X33Y117/INT_R.FAN_BOUNCE_S3_0->>IMUX4 INT_R_X33Y117/INT_R.FAN_BOUNCE_S3_0->>IMUX44 INT_R_X33Y117/INT_R.NL1END0->>IMUX24 INT_R_X33Y117/INT_R.NL1END0->>IMUX32 INT_R_X33Y117/INT_R.NL1END0->>NR1BEG0 INT_R_X33Y118/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X33Y118/INT_R.NR1END0->>FAN_ALT0 INT_R_X33Y118/INT_R.NR1END0->>IMUX24 INT_R_X33Y118/INT_R.NR1END0->>IMUX32 INT_R_X33Y118/INT_R.NR1END0->>IMUX40 INT_R_X33Y118/INT_R.NR1END0->>IMUX8 INT_R_X33Y118/INT_R.NR1END0->>NR1BEG0 INT_R_X33Y119/INT_R.NR1END0->>IMUX17 INT_R_X33Y119/INT_R.NR1END0->>IMUX32 INT_R_X33Y119/INT_R.NR1END0->>IMUX40 INT_R_X33Y119/INT_R.NR1END0->>IMUX8 INT_R_X33Y119/INT_R.NR1END0->>NN2BEG0 INT_R_X33Y119/INT_R.NR1END0->>NR1BEG0 INT_R_X33Y120/INT_R.NR1END0->>IMUX17 INT_R_X33Y120/INT_R.NR1END0->>IMUX32 INT_R_X33Y120/INT_R.NR1END0->>IMUX40 INT_R_X33Y120/INT_R.NR1END0->>IMUX8 INT_R_X33Y121/INT_R.NN2END0->>IMUX17 INT_R_X33Y121/INT_R.NN2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

r2[timer][11]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][11]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][11]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][15]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][15]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][15]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][19]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][19]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][19]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][19]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][23]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][23]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][23]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][23]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][27]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][27]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][27]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][27]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][29]_i_1_n_0 - 
wires: CLBLL_L_X32Y112/CLBLL_NE4C2 CLBLL_R_X29Y108/CLBLL_SE2A2 CLBLL_R_X29Y115/CLBLL_LL_C CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y108/CLBLM_SE2A2 CLBLM_L_X34Y116/CLBLM_NE4C2 CLBLM_L_X34Y117/CLBLM_NW2A2 CLBLM_R_X33Y114/CLBLM_FAN7 CLBLM_R_X33Y114/CLBLM_M_CE CLBLM_R_X33Y115/CLBLM_FAN7 CLBLM_R_X33Y115/CLBLM_M_CE CLBLM_R_X33Y116/CLBLM_FAN7 CLBLM_R_X33Y116/CLBLM_M_CE CLBLM_R_X33Y116/CLBLM_NE4C2 CLBLM_R_X33Y117/CLBLM_FAN7 CLBLM_R_X33Y117/CLBLM_M_CE CLBLM_R_X33Y117/CLBLM_NW2A2 CLBLM_R_X33Y118/CLBLM_FAN7 CLBLM_R_X33Y118/CLBLM_M_CE CLBLM_R_X33Y119/CLBLM_FAN7 CLBLM_R_X33Y119/CLBLM_M_CE CLBLM_R_X33Y120/CLBLM_FAN7 CLBLM_R_X33Y120/CLBLM_M_CE CLBLM_R_X33Y121/CLBLM_FAN7 CLBLM_R_X33Y121/CLBLM_M_CE CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_NE4C2_0 INT_INTERFACE_R_X31Y112/INT_INTERFACE_NE4C2 INT_L_X30Y108/NE6BEG2 INT_L_X30Y108/SE2END2 INT_L_X32Y111/SE2A2 INT_L_X32Y112/NE2BEG2 INT_L_X32Y112/NE6BEG2 INT_L_X32Y112/NE6END2 INT_L_X32Y112/SE2BEG2 INT_L_X32Y113/NE2A2 INT_L_X34Y116/NE6END2 INT_L_X34Y116/NW2BEG2 INT_L_X34Y117/NW2A2 INT_R_X29Y108/SE2A2 INT_R_X29Y109/SE2BEG2 INT_R_X29Y109/SS6END2 INT_R_X29Y110/SS6E2 INT_R_X29Y111/SS6D2 INT_R_X29Y112/SS6C2 INT_R_X29Y113/SS6B2 INT_R_X29Y114/SS6A2 INT_R_X29Y115/LOGIC_OUTS14 INT_R_X29Y115/SS6BEG2 INT_R_X31Y108/NE6A2 INT_R_X31Y109/NE6B2 INT_R_X31Y110/NE6C2 INT_R_X31Y111/NE6D2 INT_R_X31Y112/NE6E2 INT_R_X33Y111/NN6BEG2 INT_R_X33Y111/SE2END2 INT_R_X33Y112/NE6A2 INT_R_X33Y112/NN6A2 INT_R_X33Y113/NE2END2 INT_R_X33Y113/NE6B2 INT_R_X33Y113/NN2BEG2 INT_R_X33Y113/NN6B2 INT_R_X33Y113/NN6BEG2 INT_R_X33Y113/NR1BEG2 INT_R_X33Y114/FAN7 INT_R_X33Y114/FAN_ALT7 INT_R_X33Y114/NE6C2 INT_R_X33Y114/NN2A2 INT_R_X33Y114/NN6A2 INT_R_X33Y114/NN6C2 INT_R_X33Y114/NR1END2 INT_R_X33Y115/FAN7 INT_R_X33Y115/FAN_ALT7 INT_R_X33Y115/NE6D2 INT_R_X33Y115/NN2END2 INT_R_X33Y115/NN6B2 INT_R_X33Y115/NN6D2 INT_R_X33Y115/NR1BEG2 INT_R_X33Y116/FAN7 INT_R_X33Y116/FAN_ALT7 INT_R_X33Y116/NE6E2 INT_R_X33Y116/NN6C2 INT_R_X33Y116/NN6E2 INT_R_X33Y116/NR1END2 INT_R_X33Y117/FAN7 INT_R_X33Y117/FAN_ALT7 INT_R_X33Y117/NN6D2 INT_R_X33Y117/NN6END2 INT_R_X33Y117/NR1BEG2 INT_R_X33Y117/NW2END2 INT_R_X33Y118/FAN7 INT_R_X33Y118/FAN_ALT7 INT_R_X33Y118/NN6E2 INT_R_X33Y118/NR1BEG2 INT_R_X33Y118/NR1END2 INT_R_X33Y119/FAN7 INT_R_X33Y119/FAN_ALT7 INT_R_X33Y119/NN6END2 INT_R_X33Y119/NR1BEG2 INT_R_X33Y119/NR1END2 INT_R_X33Y120/FAN7 INT_R_X33Y120/FAN_ALT7 INT_R_X33Y120/NR1BEG2 INT_R_X33Y120/NR1END2 INT_R_X33Y121/FAN7 INT_R_X33Y121/FAN_ALT7 INT_R_X33Y121/NR1END2 VBRK_X73Y113/VBRK_SE2A2 VBRK_X79Y117/VBRK_NE4C2 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X33Y114/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X33Y115/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X33Y116/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X33Y117/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X33Y118/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X33Y119/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X33Y120/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X33Y121/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X30Y108/INT_L.SE2END2->>NE6BEG2 INT_L_X32Y112/INT_L.NE6END2->>NE2BEG2 INT_L_X32Y112/INT_L.NE6END2->>NE6BEG2 INT_L_X32Y112/INT_L.NE6END2->>SE2BEG2 INT_L_X34Y116/INT_L.NE6END2->>NW2BEG2 INT_R_X29Y109/INT_R.SS6END2->>SE2BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS14->>SS6BEG2 INT_R_X33Y111/INT_R.SE2END2->>NN6BEG2 INT_R_X33Y113/INT_R.NE2END2->>NN2BEG2 INT_R_X33Y113/INT_R.NE2END2->>NN6BEG2 INT_R_X33Y113/INT_R.NE2END2->>NR1BEG2 INT_R_X33Y114/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y114/INT_R.NR1END2->>FAN_ALT7 INT_R_X33Y115/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y115/INT_R.NN2END2->>FAN_ALT7 INT_R_X33Y115/INT_R.NN2END2->>NR1BEG2 INT_R_X33Y116/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y116/INT_R.NR1END2->>FAN_ALT7 INT_R_X33Y117/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y117/INT_R.NN6END2->>NR1BEG2 INT_R_X33Y117/INT_R.NW2END2->>FAN_ALT7 INT_R_X33Y118/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y118/INT_R.NR1END2->>FAN_ALT7 INT_R_X33Y118/INT_R.NR1END2->>NR1BEG2 INT_R_X33Y119/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y119/INT_R.NN6END2->>NR1BEG2 INT_R_X33Y119/INT_R.NR1END2->>FAN_ALT7 INT_R_X33Y120/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y120/INT_R.NR1END2->>FAN_ALT7 INT_R_X33Y120/INT_R.NR1END2->>NR1BEG2 INT_R_X33Y121/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y121/INT_R.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

x0/tb0.tr_reg[timeren]__0 - 
wires: CLBLL_R_X27Y112/CLBLL_NE4BEG1 CLBLL_R_X27Y112/CLBLL_WW2END0 CLBLL_R_X29Y112/CLBLL_SW2A0 CLBLL_R_X29Y115/CLBLL_IMUX32 CLBLL_R_X29Y115/CLBLL_LL_C1 CLBLL_R_X29Y117/CLBLL_IMUX46 CLBLL_R_X29Y117/CLBLL_L_D5 CLBLM_L_X28Y112/CLBLM_NE4BEG1 CLBLM_L_X28Y112/CLBLM_WW2END0 CLBLM_L_X30Y112/CLBLM_SW2A0 CLBLM_L_X30Y113/CLBLM_IMUX1 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y113/CLBLM_M_A3 CLBLM_L_X30Y113/CLBLM_M_AQ INT_L_X28Y112/NE6A1 INT_L_X28Y112/WW2A0 INT_L_X28Y113/NE6B1 INT_L_X28Y114/NE6C1 INT_L_X28Y115/NE6D1 INT_L_X28Y116/NE6E1 INT_L_X30Y112/SW2A0 INT_L_X30Y113/IMUX_L1 INT_L_X30Y113/LOGIC_OUTS_L4 INT_L_X30Y113/SW2BEG0 INT_R_X27Y112/NE6BEG1 INT_R_X27Y112/WW2END0 INT_R_X29Y112/NL1BEG0 INT_R_X29Y112/NL1END_S3_0 INT_R_X29Y112/SW2END0 INT_R_X29Y112/WW2BEG0 INT_R_X29Y113/NL1END0 INT_R_X29Y113/NN2BEG0 INT_R_X29Y114/NN2A0 INT_R_X29Y114/NN2END_S2_0 INT_R_X29Y115/IMUX32 INT_R_X29Y115/NN2END0 INT_R_X29Y116/NE6END1 INT_R_X29Y116/NR1BEG1 INT_R_X29Y117/GFAN1 INT_R_X29Y117/IMUX46 INT_R_X29Y117/NR1END1 VBRK_X73Y117/VBRK_SW2A0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y113/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X30Y113/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X30Y113/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X27Y112/INT_R.WW2END0->>NE6BEG1 INT_R_X29Y112/INT_R.SW2END0->>NL1BEG0 INT_R_X29Y112/INT_R.SW2END0->>WW2BEG0 INT_R_X29Y113/INT_R.NL1END0->>NN2BEG0 INT_R_X29Y115/INT_R.NN2END0->>IMUX32 INT_R_X29Y116/INT_R.NE6END1->>NR1BEG1 INT_R_X29Y117/INT_R.GFAN1->>IMUX46 INT_R_X29Y117/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/p_0_in144_in - 
wires: CLBLL_L_X32Y114/CLBLL_WW4C0 CLBLL_R_X27Y109/CLBLL_WL1END2 CLBLL_R_X27Y110/CLBLL_IMUX11 CLBLL_R_X27Y110/CLBLL_LL_A4 CLBLL_R_X29Y113/CLBLL_SW4A3 CLBLL_R_X29Y113/CLBLL_WL1END2 CLBLL_R_X29Y115/CLBLL_IMUX22 CLBLL_R_X29Y115/CLBLL_LL_C3 CLBLM_L_X28Y109/CLBLM_IMUX2 CLBLM_L_X28Y109/CLBLM_M_A2 CLBLM_L_X28Y109/CLBLM_WL1END2 CLBLM_L_X30Y113/CLBLM_SW4A3 CLBLM_L_X30Y113/CLBLM_WL1END2 CLBLM_L_X34Y114/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y114/CLBLM_L_AQ CLBLM_L_X34Y114/CLBLM_WW4A0 CLBLM_L_X34Y115/CLBLM_IMUX8 CLBLM_L_X34Y115/CLBLM_M_A5 CLBLM_L_X34Y116/CLBLM_NW2A0 CLBLM_R_X33Y114/CLBLM_WW4A0 CLBLM_R_X33Y115/CLBLM_IMUX23 CLBLM_R_X33Y115/CLBLM_L_C3 CLBLM_R_X33Y116/CLBLM_NW2A0 CLK_FEED_X78Y119/CLK_FEED_WW4C0 INT_INTERFACE_R_X31Y114/INT_INTERFACE_WW4C0 INT_L_X28Y109/IMUX_L2 INT_L_X28Y109/SR1BEG_S0 INT_L_X28Y109/SW6END3 INT_L_X28Y109/WL1BEG2 INT_L_X28Y110/SW6END_N0_3 INT_L_X30Y113/SW6BEG3 INT_L_X30Y113/WL1BEG2 INT_L_X30Y113/WW4END_S0_0 INT_L_X30Y114/WW4END0 INT_L_X32Y114/WW4B0 INT_L_X34Y114/LOGIC_OUTS_L0 INT_L_X34Y114/NR1BEG0 INT_L_X34Y114/WW4BEG0 INT_L_X34Y115/IMUX_L8 INT_L_X34Y115/NR1END0 INT_L_X34Y115/NW2BEG0 INT_L_X34Y116/NW2A0 INT_R_X27Y109/NL1BEG2 INT_R_X27Y109/WL1END2 INT_R_X27Y110/IMUX11 INT_R_X27Y110/NL1END2 INT_R_X29Y109/SW6E3 INT_R_X29Y110/SW6D3 INT_R_X29Y111/SW6C3 INT_R_X29Y112/SW6B3 INT_R_X29Y113/NN2BEG3 INT_R_X29Y113/SW6A3 INT_R_X29Y113/WL1END2 INT_R_X29Y114/NN2A3 INT_R_X29Y115/IMUX22 INT_R_X29Y115/NN2END3 INT_R_X31Y114/WW4C0 INT_R_X33Y114/WW4A0 INT_R_X33Y115/IMUX23 INT_R_X33Y115/NW2END_S0_0 INT_R_X33Y116/NW2END0 VBRK_X73Y118/VBRK_SW4A3 VBRK_X73Y118/VBRK_WL1END2 VBRK_X79Y119/VBRK_WW4C0 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X34Y114/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y115/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X28Y109/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X28Y109/INT_L.SW6END3->>SR1BEG_S0 INT_L_X28Y109/INT_L.SW6END3->>WL1BEG2 INT_L_X30Y113/INT_L.WW4END_S0_0->>SW6BEG3 INT_L_X30Y113/INT_L.WW4END_S0_0->>WL1BEG2 INT_L_X34Y114/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X34Y114/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_L_X34Y115/INT_L.NR1END0->>IMUX_L8 INT_L_X34Y115/INT_L.NR1END0->>NW2BEG0 INT_R_X27Y109/INT_R.WL1END2->>NL1BEG2 INT_R_X27Y110/INT_R.NL1END2->>IMUX11 INT_R_X29Y113/INT_R.WL1END2->>NN2BEG3 INT_R_X29Y115/INT_R.NN2END3->>IMUX22 INT_R_X33Y115/INT_R.NW2END_S0_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r2[timer][29]_i_3_n_0 - 
wires: CLBLL_R_X29Y113/CLBLL_NE4C0 CLBLL_R_X29Y114/CLBLL_NW2A3 CLBLL_R_X29Y115/CLBLL_IMUX28 CLBLL_R_X29Y115/CLBLL_LL_C4 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y109/CLBLM_M_A CLBLM_L_X30Y113/CLBLM_NE4C0 CLBLM_L_X30Y114/CLBLM_NW2A3 INT_L_X28Y109/LOGIC_OUTS_L12 INT_L_X28Y109/NE6BEG0 INT_L_X30Y113/NE6END0 INT_L_X30Y113/NL1BEG_N3 INT_L_X30Y113/NW2BEG3 INT_L_X30Y114/NW2A3 INT_R_X29Y109/NE6A0 INT_R_X29Y110/NE6B0 INT_R_X29Y111/NE6C0 INT_R_X29Y112/NE6D0 INT_R_X29Y113/NE6E0 INT_R_X29Y114/NL1BEG2 INT_R_X29Y114/NW2END3 INT_R_X29Y115/IMUX28 INT_R_X29Y115/NL1END2 VBRK_X73Y118/VBRK_NE4C0 VBRK_X73Y119/VBRK_NW2A3 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X28Y109/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X28Y109/INT_L.LOGIC_OUTS_L12->>NE6BEG0 INT_L_X30Y113/INT_L.NE6END0->>NL1BEG_N3 INT_L_X30Y113/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X29Y114/INT_R.NW2END3->>NL1BEG2 INT_R_X29Y115/INT_R.NL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[edbgmtf]__0 - 
wires: CLBLL_R_X27Y109/CLBLL_NW4A3 CLBLL_R_X27Y117/CLBLL_NE2A3 CLBLM_L_X28Y109/CLBLM_IMUX8 CLBLM_L_X28Y109/CLBLM_M_A5 CLBLM_L_X28Y109/CLBLM_NW4A3 CLBLM_L_X28Y115/CLBLM_IMUX29 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y115/CLBLM_M_C2 CLBLM_L_X28Y115/CLBLM_M_CQ CLBLM_L_X28Y117/CLBLM_IMUX45 CLBLM_L_X28Y117/CLBLM_M_D2 CLBLM_L_X28Y117/CLBLM_NE2A3 INT_L_X26Y113/NE2BEG3 INT_L_X26Y113/NW6END3 INT_L_X26Y114/NE2A3 INT_L_X28Y108/SR1END3 INT_L_X28Y109/IMUX_L8 INT_L_X28Y109/NW6BEG3 INT_L_X28Y109/SR1BEG3 INT_L_X28Y109/SR1END_N3_3 INT_L_X28Y109/SS6END2 INT_L_X28Y110/SS6E2 INT_L_X28Y111/SS6D2 INT_L_X28Y112/SS6C2 INT_L_X28Y113/SS6B2 INT_L_X28Y114/SS6A2 INT_L_X28Y115/IMUX_L29 INT_L_X28Y115/LOGIC_OUTS_L6 INT_L_X28Y115/SS6BEG2 INT_L_X28Y117/IMUX_L45 INT_L_X28Y117/NE2END3 INT_R_X27Y109/NW6A3 INT_R_X27Y110/NW6B3 INT_R_X27Y111/NW6C3 INT_R_X27Y112/NW6D3 INT_R_X27Y113/NW6E3 INT_R_X27Y114/NE2END3 INT_R_X27Y114/NN2BEG3 INT_R_X27Y115/NN2A3 INT_R_X27Y116/NE2BEG3 INT_R_X27Y116/NN2END3 INT_R_X27Y117/NE2A3 
pips: CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y115/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y113/INT_L.NW6END3->>NE2BEG3 INT_L_X28Y109/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X28Y109/INT_L.SS6END2->>NW6BEG3 INT_L_X28Y109/INT_L.SS6END2->>SR1BEG3 INT_L_X28Y115/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X28Y115/INT_L.LOGIC_OUTS_L6->>SS6BEG2 INT_L_X28Y117/INT_L.NE2END3->>IMUX_L45 INT_R_X27Y114/INT_R.NE2END3->>NN2BEG3 INT_R_X27Y116/INT_R.NN2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r2[timer][29]_i_7_n_0 - 
wires: CLBLM_L_X34Y114/CLBLM_IMUX11 CLBLM_L_X34Y114/CLBLM_M_A4 CLBLM_L_X34Y115/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y115/CLBLM_M_A INT_L_X34Y114/IMUX_L11 INT_L_X34Y114/SR1END1 INT_L_X34Y115/LOGIC_OUTS_L12 INT_L_X34Y115/SR1BEG1 
pips: CLBLM_L_X34Y114/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X34Y115/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y114/INT_L.SR1END1->>IMUX_L11 INT_L_X34Y115/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][31]_i_6_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_EE4A0 CLBLL_L_X32Y122/CLBLL_IMUX9 CLBLL_L_X32Y122/CLBLL_L_A5 CLBLL_R_X27Y113/CLBLL_SW2A0 CLBLL_R_X27Y114/CLBLL_BYP0 CLBLL_R_X27Y114/CLBLL_L_AX CLBLL_R_X27Y115/CLBLL_IMUX42 CLBLL_R_X27Y115/CLBLL_L_D6 CLBLL_R_X27Y116/CLBLL_EE2BEG0 CLBLL_R_X27Y120/CLBLL_EE2BEG2 CLBLL_R_X27Y120/CLBLL_WW2A1 CLBLL_R_X27Y123/CLBLL_NE2A0 CLBLL_R_X29Y114/CLBLL_EL1BEG0 CLBLL_R_X29Y114/CLBLL_IMUX20 CLBLL_R_X29Y114/CLBLL_L_C2 CLBLL_R_X29Y115/CLBLL_SE2A0 CLBLL_R_X29Y116/CLBLL_BYP1 CLBLL_R_X29Y116/CLBLL_BYP3 CLBLL_R_X29Y116/CLBLL_IMUX30 CLBLL_R_X29Y116/CLBLL_IMUX41 CLBLL_R_X29Y116/CLBLL_LL_AX CLBLL_R_X29Y116/CLBLL_LL_CX CLBLL_R_X29Y116/CLBLL_L_C5 CLBLL_R_X29Y116/CLBLL_L_D1 CLBLL_R_X29Y119/CLBLL_BYP0 CLBLL_R_X29Y119/CLBLL_BYP1 CLBLL_R_X29Y119/CLBLL_BYP3 CLBLL_R_X29Y119/CLBLL_LL_AX CLBLL_R_X29Y119/CLBLL_LL_CX CLBLL_R_X29Y119/CLBLL_L_AX CLBLL_R_X29Y120/CLBLL_EL1BEG1 CLBLL_R_X29Y121/CLBLL_EL1BEG1 CLBLM_L_X28Y113/CLBLM_SW2A0 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y114/CLBLM_M_A CLBLM_L_X28Y115/CLBLM_IMUX39 CLBLM_L_X28Y115/CLBLM_L_D3 CLBLM_L_X28Y116/CLBLM_EE2BEG0 CLBLM_L_X28Y117/CLBLM_BYP1 CLBLM_L_X28Y117/CLBLM_M_AX CLBLM_L_X28Y119/CLBLM_BYP1 CLBLM_L_X28Y119/CLBLM_BYP3 CLBLM_L_X28Y119/CLBLM_M_AX CLBLM_L_X28Y119/CLBLM_M_CX CLBLM_L_X28Y120/CLBLM_EE2BEG2 CLBLM_L_X28Y120/CLBLM_WW2A1 CLBLM_L_X28Y121/CLBLM_BYP1 CLBLM_L_X28Y121/CLBLM_IMUX28 CLBLM_L_X28Y121/CLBLM_M_AX CLBLM_L_X28Y121/CLBLM_M_C4 CLBLM_L_X28Y122/CLBLM_BYP0 CLBLM_L_X28Y122/CLBLM_L_AX CLBLM_L_X28Y123/CLBLM_NE2A0 CLBLM_L_X30Y114/CLBLM_EL1BEG0 CLBLM_L_X30Y114/CLBLM_IMUX17 CLBLM_L_X30Y114/CLBLM_M_B3 CLBLM_L_X30Y115/CLBLM_BYP1 CLBLM_L_X30Y115/CLBLM_BYP3 CLBLM_L_X30Y115/CLBLM_M_AX CLBLM_L_X30Y115/CLBLM_M_CX CLBLM_L_X30Y115/CLBLM_SE2A0 CLBLM_L_X30Y120/CLBLM_BYP1 CLBLM_L_X30Y120/CLBLM_BYP3 CLBLM_L_X30Y120/CLBLM_EL1BEG1 CLBLM_L_X30Y120/CLBLM_M_AX CLBLM_L_X30Y120/CLBLM_M_CX CLBLM_L_X30Y121/CLBLM_EL1BEG1 CLBLM_L_X30Y121/CLBLM_IMUX11 CLBLM_L_X30Y121/CLBLM_M_A4 CLBLM_L_X34Y114/CLBLM_IMUX8 CLBLM_L_X34Y114/CLBLM_M_A5 CLBLM_L_X34Y115/CLBLM_EE4C0 CLBLM_L_X34Y117/CLBLM_IMUX0 CLBLM_L_X34Y117/CLBLM_IMUX16 CLBLM_L_X34Y117/CLBLM_IMUX21 CLBLM_L_X34Y117/CLBLM_IMUX46 CLBLM_L_X34Y117/CLBLM_L_A3 CLBLM_L_X34Y117/CLBLM_L_B3 CLBLM_L_X34Y117/CLBLM_L_C4 CLBLM_L_X34Y117/CLBLM_L_D5 CLBLM_L_X34Y122/CLBLM_IMUX2 CLBLM_L_X34Y122/CLBLM_M_A2 CLBLM_L_X34Y122/CLBLM_WW2A0 CLBLM_L_X36Y115/CLBLM_BYP0 CLBLM_L_X36Y115/CLBLM_BYP1 CLBLM_L_X36Y115/CLBLM_BYP3 CLBLM_L_X36Y115/CLBLM_ER1BEG0 CLBLM_L_X36Y115/CLBLM_L_AX CLBLM_L_X36Y115/CLBLM_M_AX CLBLM_L_X36Y115/CLBLM_M_CX CLBLM_L_X36Y115/CLBLM_NE2A3 CLBLM_L_X36Y116/CLBLM_EE2BEG0 CLBLM_R_X33Y115/CLBLM_EE4C0 CLBLM_R_X33Y122/CLBLM_WW2A0 CLBLM_R_X37Y115/CLBLM_IMUX5 CLBLM_R_X37Y115/CLBLM_L_A6 CLBLM_R_X37Y116/CLBLM_BYP1 CLBLM_R_X37Y116/CLBLM_M_AX CLBLM_R_X37Y117/CLBLM_IMUX16 CLBLM_R_X37Y117/CLBLM_L_B3 CLBLM_R_X37Y118/CLBLM_IMUX14 CLBLM_R_X37Y118/CLBLM_L_B1 CLK_FEED_X78Y120/CLK_FEED_EE4A0 DSP_R_X35Y115/DSP_EE2BEG0_1 DSP_R_X35Y115/DSP_ER1BEG0_0 DSP_R_X35Y115/DSP_NE2A3_0 INT_INTERFACE_R_X31Y115/INT_INTERFACE_EE4A0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_NE2A3 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE2BEG0 INT_L_X26Y120/ER1BEG2 INT_L_X26Y120/WW2END1 INT_L_X28Y112/SE2A0 INT_L_X28Y113/SE2BEG0 INT_L_X28Y113/SS6END0 INT_L_X28Y113/SW2A0 INT_L_X28Y114/ER1BEG1 INT_L_X28Y114/LOGIC_OUTS_L12 INT_L_X28Y114/NN2BEG0 INT_L_X28Y114/SS6E0 INT_L_X28Y114/SW2BEG0 INT_L_X28Y115/IMUX_L39 INT_L_X28Y115/NN2A0 INT_L_X28Y115/NN2END_S2_0 INT_L_X28Y115/SS6D0 INT_L_X28Y116/EE2A0 INT_L_X28Y116/NN2END0 INT_L_X28Y116/NR1BEG0 INT_L_X28Y116/SS6C0 INT_L_X28Y117/BYP_ALT1 INT_L_X28Y117/BYP_L1 INT_L_X28Y117/NR1END0 INT_L_X28Y117/SS6B0 INT_L_X28Y118/SS6A0 INT_L_X28Y119/BYP_ALT1 INT_L_X28Y119/BYP_ALT3 INT_L_X28Y119/BYP_BOUNCE1 INT_L_X28Y119/BYP_L1 INT_L_X28Y119/BYP_L3 INT_L_X28Y119/GFAN1 INT_L_X28Y119/SS2END0 INT_L_X28Y119/SS6BEG0 INT_L_X28Y120/EE2A2 INT_L_X28Y120/SL1END1 INT_L_X28Y120/SS2A0 INT_L_X28Y120/WW2BEG1 INT_L_X28Y121/BYP_ALT1 INT_L_X28Y121/BYP_L1 INT_L_X28Y121/ER1BEG2 INT_L_X28Y121/IMUX_L28 INT_L_X28Y121/SL1BEG1 INT_L_X28Y121/SL1END0 INT_L_X28Y121/SR1END1 INT_L_X28Y121/SS2BEG0 INT_L_X28Y122/BYP_ALT0 INT_L_X28Y122/BYP_L0 INT_L_X28Y122/NE2END_S3_0 INT_L_X28Y122/SL1BEG0 INT_L_X28Y122/SL1END0 INT_L_X28Y122/SR1BEG1 INT_L_X28Y123/NE2END0 INT_L_X28Y123/SL1BEG0 INT_L_X30Y113/EL1END_S3_0 INT_L_X30Y114/EL1END0 INT_L_X30Y114/IMUX_L17 INT_L_X30Y115/BYP_ALT1 INT_L_X30Y115/BYP_ALT3 INT_L_X30Y115/BYP_ALT4 INT_L_X30Y115/BYP_BOUNCE1 INT_L_X30Y115/BYP_BOUNCE4 INT_L_X30Y115/BYP_L1 INT_L_X30Y115/BYP_L3 INT_L_X30Y115/EE4BEG0 INT_L_X30Y115/SE2END0 INT_L_X30Y120/BYP_ALT1 INT_L_X30Y120/BYP_ALT3 INT_L_X30Y120/BYP_ALT4 INT_L_X30Y120/BYP_BOUNCE4 INT_L_X30Y120/BYP_L1 INT_L_X30Y120/BYP_L3 INT_L_X30Y120/EL1END1 INT_L_X30Y121/EL1END1 INT_L_X30Y121/IMUX_L11 INT_L_X32Y115/EE4B0 INT_L_X32Y122/IMUX_L9 INT_L_X32Y122/WW2END0 INT_L_X34Y114/EL1BEG3 INT_L_X34Y114/IMUX_L8 INT_L_X34Y114/SL1END0 INT_L_X34Y115/EE4END0 INT_L_X34Y115/EL1BEG_N3 INT_L_X34Y115/NE2BEG0 INT_L_X34Y115/SL1BEG0 INT_L_X34Y116/NE2A0 INT_L_X34Y116/NW2END_S0_0 INT_L_X34Y117/IMUX_L0 INT_L_X34Y117/IMUX_L16 INT_L_X34Y117/IMUX_L21 INT_L_X34Y117/IMUX_L46 INT_L_X34Y117/NL1BEG_N3 INT_L_X34Y117/NW2END0 INT_L_X34Y122/IMUX_L2 INT_L_X34Y122/WR1END1 INT_L_X34Y122/WW2BEG0 INT_L_X36Y115/BYP_ALT0 INT_L_X36Y115/BYP_ALT1 INT_L_X36Y115/BYP_ALT3 INT_L_X36Y115/BYP_L0 INT_L_X36Y115/BYP_L1 INT_L_X36Y115/BYP_L3 INT_L_X36Y115/EL1BEG2 INT_L_X36Y115/ER1END0 INT_L_X36Y115/NE2BEG3 INT_L_X36Y115/NE2END3 INT_L_X36Y116/EE2A0 INT_L_X36Y116/NE2A3 INT_R_X27Y113/NL1BEG0 INT_R_X27Y113/NL1END_S3_0 INT_R_X27Y113/SW2END0 INT_R_X27Y114/BYP0 INT_R_X27Y114/BYP_ALT0 INT_R_X27Y114/NL1END0 INT_R_X27Y114/NN2BEG0 INT_R_X27Y115/IMUX42 INT_R_X27Y115/NN2A0 INT_R_X27Y115/NN2END_S2_0 INT_R_X27Y115/SR1BEG_S0 INT_R_X27Y116/EE2BEG0 INT_R_X27Y116/NN2END0 INT_R_X27Y116/NN6BEG0 INT_R_X27Y117/NN6A0 INT_R_X27Y118/NN6B0 INT_R_X27Y119/NN6C0 INT_R_X27Y120/EE2BEG2 INT_R_X27Y120/ER1END2 INT_R_X27Y120/NN6D0 INT_R_X27Y120/WW2A1 INT_R_X27Y121/NN6E0 INT_R_X27Y121/NN6END_S1_0 INT_R_X27Y122/NE2BEG0 INT_R_X27Y122/NN6END0 INT_R_X27Y123/NE2A0 INT_R_X29Y112/NN6BEG0 INT_R_X29Y112/SE2END0 INT_R_X29Y113/NN6A0 INT_R_X29Y114/EL1BEG0 INT_R_X29Y114/ER1END1 INT_R_X29Y114/IMUX20 INT_R_X29Y114/NN6B0 INT_R_X29Y115/NN6C0 INT_R_X29Y115/SE2A0 INT_R_X29Y116/BYP1 INT_R_X29Y116/BYP3 INT_R_X29Y116/BYP_ALT1 INT_R_X29Y116/BYP_ALT3 INT_R_X29Y116/BYP_BOUNCE1 INT_R_X29Y116/EE2END0 INT_R_X29Y116/GFAN1 INT_R_X29Y116/IMUX30 INT_R_X29Y116/IMUX41 INT_R_X29Y116/NN6D0 INT_R_X29Y116/SE2BEG0 INT_R_X29Y117/NN6E0 INT_R_X29Y117/NN6END_S1_0 INT_R_X29Y118/NN6END0 INT_R_X29Y118/NR1BEG0 INT_R_X29Y119/BYP0 INT_R_X29Y119/BYP1 INT_R_X29Y119/BYP3 INT_R_X29Y119/BYP_ALT0 INT_R_X29Y119/BYP_ALT1 INT_R_X29Y119/BYP_ALT2 INT_R_X29Y119/BYP_ALT3 INT_R_X29Y119/BYP_BOUNCE1 INT_R_X29Y119/BYP_BOUNCE2 INT_R_X29Y119/NR1END0 INT_R_X29Y120/BYP_BOUNCE_N3_2 INT_R_X29Y120/EE2END2 INT_R_X29Y120/EL1BEG1 INT_R_X29Y121/EL1BEG1 INT_R_X29Y121/ER1END2 INT_R_X31Y115/EE4A0 INT_R_X33Y115/EE4C0 INT_R_X33Y122/WW2A0 INT_R_X35Y114/EL1END3 INT_R_X35Y114/ER1BEG_S0 INT_R_X35Y114/NE2BEG3 INT_R_X35Y115/ER1BEG0 INT_R_X35Y115/NE2A3 INT_R_X35Y115/NE2END_S3_0 INT_R_X35Y116/EE2BEG0 INT_R_X35Y116/NE2END0 INT_R_X35Y116/NN6BEG0 INT_R_X35Y116/NW2BEG0 INT_R_X35Y117/NN6A0 INT_R_X35Y117/NW2A0 INT_R_X35Y118/NN6B0 INT_R_X35Y119/NN6C0 INT_R_X35Y120/NN6D0 INT_R_X35Y121/NN6E0 INT_R_X35Y121/NN6END_S1_0 INT_R_X35Y122/NN6END0 INT_R_X35Y122/WR1BEG1 INT_R_X37Y115/EL1END2 INT_R_X37Y115/IMUX5 INT_R_X37Y116/BYP1 INT_R_X37Y116/BYP_ALT1 INT_R_X37Y116/EE2END0 INT_R_X37Y116/NE2END3 INT_R_X37Y116/NN2BEG3 INT_R_X37Y116/NR1BEG0 INT_R_X37Y117/IMUX16 INT_R_X37Y117/NN2A3 INT_R_X37Y117/NR1END0 INT_R_X37Y118/IMUX14 INT_R_X37Y118/NN2END3 VBRK_X73Y119/VBRK_EL1BEG0 VBRK_X73Y120/VBRK_SE2A0 VBRK_X73Y125/VBRK_EL1BEG1 VBRK_X73Y126/VBRK_EL1BEG1 VBRK_X79Y120/VBRK_EE4A0 VBRK_X89Y120/VBRK_ER1BEG0 VBRK_X89Y120/VBRK_NE2A3 VBRK_X89Y121/VBRK_EE2BEG0 
pips: CLBLL_L_X32Y122/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y114/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y116/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y116/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y119/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y119/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y119/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLM_L_X28Y114/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y117/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X28Y119/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X28Y119/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X28Y121/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y122/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y115/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X30Y115/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X30Y120/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X30Y120/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X34Y114/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X36Y115/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y115/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y115/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y115/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X37Y116/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X26Y120/INT_L.WW2END1->>ER1BEG2 INT_L_X28Y113/INT_L.SS6END0->>SE2BEG0 INT_L_X28Y114/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_L_X28Y114/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X28Y114/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_L_X28Y115/INT_L.NN2END_S2_0->>IMUX_L39 INT_L_X28Y116/INT_L.NN2END0->>NR1BEG0 INT_L_X28Y117/INT_L.BYP_ALT1->>BYP_L1 INT_L_X28Y117/INT_L.NR1END0->>BYP_ALT1 INT_L_X28Y119/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y119/INT_L.BYP_ALT1->>BYP_L1 INT_L_X28Y119/INT_L.BYP_ALT3->>BYP_L3 INT_L_X28Y119/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X28Y119/INT_L.GFAN1->>BYP_ALT3 INT_L_X28Y119/INT_L.SS2END0->>BYP_ALT1 INT_L_X28Y119/INT_L.SS2END0->>SS6BEG0 INT_L_X28Y120/INT_L.SL1END1->>WW2BEG1 INT_L_X28Y121/INT_L.BYP_ALT1->>BYP_L1 INT_L_X28Y121/INT_L.SL1END0->>BYP_ALT1 INT_L_X28Y121/INT_L.SL1END0->>SS2BEG0 INT_L_X28Y121/INT_L.SR1END1->>ER1BEG2 INT_L_X28Y121/INT_L.SR1END1->>IMUX_L28 INT_L_X28Y121/INT_L.SR1END1->>SL1BEG1 INT_L_X28Y122/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y122/INT_L.SL1END0->>BYP_ALT0 INT_L_X28Y122/INT_L.SL1END0->>SL1BEG0 INT_L_X28Y122/INT_L.SL1END0->>SR1BEG1 INT_L_X28Y123/INT_L.NE2END0->>SL1BEG0 INT_L_X30Y114/INT_L.EL1END0->>IMUX_L17 INT_L_X30Y115/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X30Y115/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y115/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y115/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y115/INT_L.BYP_BOUNCE1->>BYP_ALT4 INT_L_X30Y115/INT_L.BYP_BOUNCE4->>BYP_ALT3 INT_L_X30Y115/INT_L.SE2END0->>BYP_ALT1 INT_L_X30Y115/INT_L.SE2END0->>EE4BEG0 INT_L_X30Y120/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y120/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y120/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y120/INT_L.BYP_BOUNCE4->>BYP_ALT3 INT_L_X30Y120/INT_L.EL1END1->>BYP_ALT1 INT_L_X30Y120/INT_L.EL1END1->>BYP_ALT4 INT_L_X30Y121/INT_L.EL1END1->>IMUX_L11 INT_L_X32Y122/INT_L.WW2END0->>IMUX_L9 INT_L_X34Y114/INT_L.SL1END0->>IMUX_L8 INT_L_X34Y115/INT_L.EE4END0->>EL1BEG_N3 INT_L_X34Y115/INT_L.EE4END0->>NE2BEG0 INT_L_X34Y115/INT_L.EE4END0->>SL1BEG0 INT_L_X34Y117/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X34Y117/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X34Y117/INT_L.NW2END0->>IMUX_L0 INT_L_X34Y117/INT_L.NW2END0->>IMUX_L16 INT_L_X34Y117/INT_L.NW2END0->>NL1BEG_N3 INT_L_X34Y122/INT_L.WR1END1->>IMUX_L2 INT_L_X34Y122/INT_L.WR1END1->>WW2BEG0 INT_L_X36Y115/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y115/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y115/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y115/INT_L.ER1END0->>BYP_ALT0 INT_L_X36Y115/INT_L.ER1END0->>BYP_ALT1 INT_L_X36Y115/INT_L.NE2END3->>BYP_ALT3 INT_L_X36Y115/INT_L.NE2END3->>EL1BEG2 INT_L_X36Y115/INT_L.NE2END3->>NE2BEG3 INT_R_X27Y113/INT_R.SW2END0->>NL1BEG0 INT_R_X27Y114/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y114/INT_R.NL1END0->>BYP_ALT0 INT_R_X27Y114/INT_R.NL1END0->>NN2BEG0 INT_R_X27Y115/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X27Y115/INT_R.SR1BEG_S0->>IMUX42 INT_R_X27Y116/INT_R.NN2END0->>EE2BEG0 INT_R_X27Y116/INT_R.NN2END0->>NN6BEG0 INT_R_X27Y120/INT_R.ER1END2->>EE2BEG2 INT_R_X27Y122/INT_R.NN6END0->>NE2BEG0 INT_R_X29Y112/INT_R.SE2END0->>NN6BEG0 INT_R_X29Y114/INT_R.ER1END1->>EL1BEG0 INT_R_X29Y114/INT_R.ER1END1->>IMUX20 INT_R_X29Y116/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y116/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X29Y116/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y116/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X29Y116/INT_R.EE2END0->>BYP_ALT1 INT_R_X29Y116/INT_R.EE2END0->>IMUX41 INT_R_X29Y116/INT_R.EE2END0->>SE2BEG0 INT_R_X29Y116/INT_R.GFAN1->>BYP_ALT3 INT_R_X29Y116/INT_R.GFAN1->>IMUX30 INT_R_X29Y118/INT_R.NN6END0->>NR1BEG0 INT_R_X29Y119/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y119/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y119/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X29Y119/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X29Y119/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y119/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X29Y119/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X29Y119/INT_R.NR1END0->>BYP_ALT0 INT_R_X29Y119/INT_R.NR1END0->>BYP_ALT1 INT_R_X29Y120/INT_R.EE2END2->>EL1BEG1 INT_R_X29Y121/INT_R.ER1END2->>EL1BEG1 INT_R_X35Y114/INT_R.EL1END3->>ER1BEG_S0 INT_R_X35Y114/INT_R.EL1END3->>NE2BEG3 INT_R_X35Y116/INT_R.NE2END0->>EE2BEG0 INT_R_X35Y116/INT_R.NE2END0->>NN6BEG0 INT_R_X35Y116/INT_R.NE2END0->>NW2BEG0 INT_R_X35Y122/INT_R.NN6END0->>WR1BEG1 INT_R_X37Y115/INT_R.EL1END2->>IMUX5 INT_R_X37Y116/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y116/INT_R.EE2END0->>BYP_ALT1 INT_R_X37Y116/INT_R.EE2END0->>NR1BEG0 INT_R_X37Y116/INT_R.NE2END3->>NN2BEG3 INT_R_X37Y117/INT_R.NR1END0->>IMUX16 INT_R_X37Y118/INT_R.NN2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 38, 

x0/v[slv][hwdata] - 
wires: BRAM_INT_INTERFACE_L_X38Y110/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X38Y114/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_NW2A2 BRAM_L_X38Y110/BRAM_EE2BEG1_0 BRAM_L_X38Y110/BRAM_WW2END1_4 BRAM_L_X38Y120/BRAM_NW2A2_0 CLBLL_L_X32Y109/CLBLL_EE4B2 CLBLL_L_X32Y118/CLBLL_FAN7 CLBLL_L_X32Y118/CLBLL_LL_CE CLBLL_L_X40Y114/CLBLL_NE2A1 CLBLL_L_X40Y114/CLBLL_WR1END2 CLBLL_R_X27Y115/CLBLL_IMUX37 CLBLL_R_X27Y115/CLBLL_L_D4 CLBLL_R_X27Y115/CLBLL_SW2A2 CLBLL_R_X27Y119/CLBLL_FAN6 CLBLL_R_X27Y119/CLBLL_L_CE CLBLL_R_X27Y119/CLBLL_NW2A2 CLBLL_R_X27Y120/CLBLL_FAN6 CLBLL_R_X27Y120/CLBLL_L_CE CLBLL_R_X27Y121/CLBLL_NE2A1 CLBLL_R_X29Y109/CLBLL_EE4BEG2 CLBLL_R_X29Y109/CLBLL_EL1BEG1 CLBLL_R_X29Y110/CLBLL_EL1BEG2 CLBLL_R_X29Y114/CLBLL_IMUX30 CLBLL_R_X29Y114/CLBLL_L_C5 CLBLL_R_X29Y115/CLBLL_FAN7 CLBLL_R_X29Y115/CLBLL_LL_CE CLBLL_R_X29Y116/CLBLL_ER1BEG2 CLBLM_L_X28Y115/CLBLM_IMUX36 CLBLM_L_X28Y115/CLBLM_L_D2 CLBLM_L_X28Y115/CLBLM_SW2A2 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS10 CLBLM_L_X28Y116/CLBLM_L_C CLBLM_L_X28Y119/CLBLM_NW2A2 CLBLM_L_X28Y121/CLBLM_FAN6 CLBLM_L_X28Y121/CLBLM_IMUX29 CLBLM_L_X28Y121/CLBLM_L_CE CLBLM_L_X28Y121/CLBLM_M_C2 CLBLM_L_X28Y121/CLBLM_NE2A1 CLBLM_L_X30Y109/CLBLM_EE4BEG2 CLBLM_L_X30Y109/CLBLM_EL1BEG1 CLBLM_L_X30Y109/CLBLM_FAN6 CLBLM_L_X30Y109/CLBLM_L_CE CLBLM_L_X30Y110/CLBLM_EL1BEG2 CLBLM_L_X30Y110/CLBLM_FAN7 CLBLM_L_X30Y110/CLBLM_M_CE CLBLM_L_X30Y116/CLBLM_ER1BEG2 CLBLM_L_X30Y116/CLBLM_IMUX21 CLBLM_L_X30Y116/CLBLM_L_C4 CLBLM_L_X34Y107/CLBLM_FAN7 CLBLM_L_X34Y107/CLBLM_M_CE CLBLM_L_X34Y109/CLBLM_EE2BEG2 CLBLM_L_X34Y109/CLBLM_FAN7 CLBLM_L_X34Y109/CLBLM_M_CE CLBLM_L_X34Y110/CLBLM_NE2A2 CLBLM_L_X34Y112/CLBLM_NW4A2 CLBLM_L_X34Y114/CLBLM_IMUX4 CLBLM_L_X34Y114/CLBLM_M_A6 CLBLM_L_X34Y115/CLBLM_NW2A2 CLBLM_L_X34Y120/CLBLM_SW4END1 CLBLM_L_X36Y107/CLBLM_EL1BEG2 CLBLM_L_X36Y107/CLBLM_FAN7 CLBLM_L_X36Y107/CLBLM_M_CE CLBLM_L_X36Y109/CLBLM_EL1BEG1 CLBLM_L_X36Y109/CLBLM_FAN6 CLBLM_L_X36Y109/CLBLM_L_CE CLBLM_L_X36Y124/CLBLM_EL1BEG1 CLBLM_L_X36Y124/CLBLM_FAN6 CLBLM_L_X36Y124/CLBLM_L_CE CLBLM_L_X36Y124/CLBLM_NW4END2 CLBLM_R_X33Y109/CLBLM_EE2BEG2 CLBLM_R_X33Y110/CLBLM_NE2A2 CLBLM_R_X33Y112/CLBLM_NW4A2 CLBLM_R_X33Y115/CLBLM_FAN6 CLBLM_R_X33Y115/CLBLM_L_CE CLBLM_R_X33Y115/CLBLM_NW2A2 CLBLM_R_X33Y119/CLBLM_FAN6 CLBLM_R_X33Y119/CLBLM_L_CE CLBLM_R_X33Y120/CLBLM_SW4END1 CLBLM_R_X37Y110/CLBLM_EE2BEG1 CLBLM_R_X37Y110/CLBLM_FAN6 CLBLM_R_X37Y110/CLBLM_L_CE CLBLM_R_X37Y114/CLBLM_FAN6 CLBLM_R_X37Y114/CLBLM_L_CE CLBLM_R_X37Y114/CLBLM_WW2END1 CLBLM_R_X37Y120/CLBLM_FAN7 CLBLM_R_X37Y120/CLBLM_M_CE CLBLM_R_X37Y120/CLBLM_NW2A2 CLBLM_R_X39Y109/CLBLM_FAN6 CLBLM_R_X39Y109/CLBLM_L_CE CLBLM_R_X39Y111/CLBLM_FAN6 CLBLM_R_X39Y111/CLBLM_L_CE CLBLM_R_X39Y112/CLBLM_FAN6 CLBLM_R_X39Y112/CLBLM_FAN7 CLBLM_R_X39Y112/CLBLM_L_CE CLBLM_R_X39Y112/CLBLM_M_CE CLBLM_R_X39Y113/CLBLM_FAN6 CLBLM_R_X39Y113/CLBLM_L_CE CLBLM_R_X39Y114/CLBLM_FAN7 CLBLM_R_X39Y114/CLBLM_M_CE CLBLM_R_X39Y114/CLBLM_NE2A1 CLBLM_R_X39Y114/CLBLM_WR1END2 CLBLM_R_X39Y118/CLBLM_FAN7 CLBLM_R_X39Y118/CLBLM_M_CE CLBLM_R_X39Y119/CLBLM_FAN7 CLBLM_R_X39Y119/CLBLM_M_CE CLBLM_R_X39Y120/CLBLM_FAN6 CLBLM_R_X39Y120/CLBLM_L_CE CLBLM_R_X39Y122/CLBLM_FAN6 CLBLM_R_X39Y122/CLBLM_L_CE CLBLM_R_X39Y123/CLBLM_FAN6 CLBLM_R_X39Y123/CLBLM_L_CE CLK_FEED_X78Y114/CLK_FEED_EE4B2 DSP_R_X35Y105/DSP_EL1BEG1_4 DSP_R_X35Y105/DSP_EL1BEG2_2 DSP_R_X35Y120/DSP_EL1BEG1_4 DSP_R_X35Y120/DSP_NW4END2_4 INT_INTERFACE_R_X31Y109/INT_INTERFACE_EE4B2 INT_INTERFACE_R_X35Y107/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y109/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y124/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y124/INT_INTERFACE_NW4END2 INT_L_X26Y120/EL1BEG1 INT_L_X26Y120/NW2END2 INT_L_X28Y109/SE2A2 INT_L_X28Y110/ER1BEG3 INT_L_X28Y110/SE2BEG2 INT_L_X28Y110/SS6END2 INT_L_X28Y111/SS6E2 INT_L_X28Y112/SS6D2 INT_L_X28Y113/SS6C2 INT_L_X28Y114/ER1BEG3 INT_L_X28Y114/SS2END2 INT_L_X28Y114/SS6B2 INT_L_X28Y115/IMUX_L36 INT_L_X28Y115/SE2A2 INT_L_X28Y115/SL1END2 INT_L_X28Y115/SS2A2 INT_L_X28Y115/SS6A2 INT_L_X28Y115/SW2A2 INT_L_X28Y116/EL1BEG1 INT_L_X28Y116/LOGIC_OUTS_L10 INT_L_X28Y116/NN2BEG2 INT_L_X28Y116/SE2BEG2 INT_L_X28Y116/SL1BEG2 INT_L_X28Y116/SS2BEG2 INT_L_X28Y116/SS6BEG2 INT_L_X28Y116/SW2BEG2 INT_L_X28Y117/NN2A2 INT_L_X28Y118/NN2END2 INT_L_X28Y118/NW2BEG2 INT_L_X28Y119/NW2A2 INT_L_X28Y121/BYP_ALT4 INT_L_X28Y121/BYP_ALT5 INT_L_X28Y121/BYP_BOUNCE4 INT_L_X28Y121/BYP_BOUNCE5 INT_L_X28Y121/FAN_ALT6 INT_L_X28Y121/FAN_L6 INT_L_X28Y121/IMUX_L29 INT_L_X28Y121/NE2END1 INT_L_X30Y109/EE4A2 INT_L_X30Y109/EL1END1 INT_L_X30Y109/FAN_ALT6 INT_L_X30Y109/FAN_L6 INT_L_X30Y110/EL1END2 INT_L_X30Y110/FAN_ALT7 INT_L_X30Y110/FAN_L7 INT_L_X30Y116/ER1END2 INT_L_X30Y116/IMUX_L21 INT_L_X32Y109/EE4C2 INT_L_X32Y116/NN2BEG2 INT_L_X32Y116/NW6END2 INT_L_X32Y117/NN2A2 INT_L_X32Y118/FAN_ALT7 INT_L_X32Y118/FAN_L7 INT_L_X32Y118/NN2END2 INT_L_X34Y107/ER1BEG3 INT_L_X34Y107/FAN_ALT7 INT_L_X34Y107/FAN_L7 INT_L_X34Y107/SL1END2 INT_L_X34Y108/SL1BEG2 INT_L_X34Y108/SL1END2 INT_L_X34Y109/EE2A2 INT_L_X34Y109/FAN_ALT7 INT_L_X34Y109/FAN_L7 INT_L_X34Y109/SL1BEG2 INT_L_X34Y109/SL1END2 INT_L_X34Y110/NE2END2 INT_L_X34Y110/NN2BEG2 INT_L_X34Y110/SL1BEG2 INT_L_X34Y111/NN2A2 INT_L_X34Y112/NN2BEG2 INT_L_X34Y112/NN2END2 INT_L_X34Y112/NW6BEG2 INT_L_X34Y113/NN2A2 INT_L_X34Y114/IMUX_L4 INT_L_X34Y114/NN2END2 INT_L_X34Y114/NW2BEG2 INT_L_X34Y115/NW2A2 INT_L_X34Y120/SW6E1 INT_L_X34Y121/SW6D1 INT_L_X34Y122/SW6C1 INT_L_X34Y123/SW6B1 INT_L_X34Y124/SW6A1 INT_L_X36Y107/EL1END2 INT_L_X36Y107/FAN_ALT7 INT_L_X36Y107/FAN_L7 INT_L_X36Y109/EL1END1 INT_L_X36Y109/FAN_ALT6 INT_L_X36Y109/FAN_L6 INT_L_X36Y109/NE2BEG1 INT_L_X36Y110/NE2A1 INT_L_X36Y120/NW6A2 INT_L_X36Y121/NW6B2 INT_L_X36Y122/NW6C2 INT_L_X36Y123/NW6D2 INT_L_X36Y124/EL1END1 INT_L_X36Y124/FAN_ALT6 INT_L_X36Y124/FAN_L6 INT_L_X36Y124/NW6E2 INT_L_X38Y110/EE2A1 INT_L_X38Y114/WW2A1 INT_L_X38Y119/NW2BEG2 INT_L_X38Y119/NW2END2 INT_L_X38Y120/EL1BEG1 INT_L_X38Y120/NW2A2 INT_L_X38Y120/NW2END2 INT_L_X40Y114/NE2END1 INT_L_X40Y114/WR1BEG2 INT_R_X27Y115/IMUX37 INT_R_X27Y115/SW2END2 INT_R_X27Y119/FAN6 INT_R_X27Y119/FAN_ALT6 INT_R_X27Y119/NW2BEG2 INT_R_X27Y119/NW2END2 INT_R_X27Y120/EL1END1 INT_R_X27Y120/FAN6 INT_R_X27Y120/FAN_ALT6 INT_R_X27Y120/NE2BEG1 INT_R_X27Y120/NW2A2 INT_R_X27Y121/NE2A1 INT_R_X29Y109/EE4BEG2 INT_R_X29Y109/EL1BEG1 INT_R_X29Y109/SE2END2 INT_R_X29Y110/EL1BEG2 INT_R_X29Y110/ER1END3 INT_R_X29Y111/ER1END_N3_3 INT_R_X29Y114/ER1END3 INT_R_X29Y114/IMUX30 INT_R_X29Y115/ER1END_N3_3 INT_R_X29Y115/FAN7 INT_R_X29Y115/FAN_ALT7 INT_R_X29Y115/SE2END2 INT_R_X29Y116/EL1END1 INT_R_X29Y116/ER1BEG2 INT_R_X31Y109/EE4B2 INT_R_X33Y109/EE2BEG2 INT_R_X33Y109/EE4END2 INT_R_X33Y109/NE2BEG2 INT_R_X33Y110/NE2A2 INT_R_X33Y112/NW6A2 INT_R_X33Y113/NW6B2 INT_R_X33Y114/NW6C2 INT_R_X33Y115/FAN6 INT_R_X33Y115/FAN_ALT6 INT_R_X33Y115/NW2END2 INT_R_X33Y115/NW6D2 INT_R_X33Y116/NW6E2 INT_R_X33Y119/FAN6 INT_R_X33Y119/FAN_ALT6 INT_R_X33Y119/SL1END1 INT_R_X33Y120/SL1BEG1 INT_R_X33Y120/SW6END1 INT_R_X35Y107/EL1BEG2 INT_R_X35Y107/ER1END3 INT_R_X35Y108/ER1END_N3_3 INT_R_X35Y109/EE2END2 INT_R_X35Y109/EL1BEG1 INT_R_X35Y124/EL1BEG1 INT_R_X35Y124/NW6END2 INT_R_X35Y124/SW6BEG1 INT_R_X37Y110/EE2BEG1 INT_R_X37Y110/FAN6 INT_R_X37Y110/FAN_ALT6 INT_R_X37Y110/NE2END1 INT_R_X37Y114/FAN6 INT_R_X37Y114/FAN_ALT6 INT_R_X37Y114/WW2END1 INT_R_X37Y120/FAN7 INT_R_X37Y120/FAN_ALT7 INT_R_X37Y120/NW2END2 INT_R_X37Y120/NW6BEG2 INT_R_X39Y109/FAN6 INT_R_X39Y109/FAN_ALT6 INT_R_X39Y109/SL1END1 INT_R_X39Y110/EE2END1 INT_R_X39Y110/NR1BEG1 INT_R_X39Y110/SL1BEG1 INT_R_X39Y111/FAN6 INT_R_X39Y111/FAN_ALT6 INT_R_X39Y111/NR1BEG1 INT_R_X39Y111/NR1END1 INT_R_X39Y112/FAN6 INT_R_X39Y112/FAN7 INT_R_X39Y112/FAN_ALT6 INT_R_X39Y112/FAN_ALT7 INT_R_X39Y112/GFAN1 INT_R_X39Y112/NR1BEG1 INT_R_X39Y112/NR1END1 INT_R_X39Y113/FAN6 INT_R_X39Y113/FAN_ALT6 INT_R_X39Y113/NE2BEG1 INT_R_X39Y113/NR1END1 INT_R_X39Y114/FAN7 INT_R_X39Y114/FAN_ALT7 INT_R_X39Y114/NE2A1 INT_R_X39Y114/NN2BEG2 INT_R_X39Y114/WR1END2 INT_R_X39Y114/WW2BEG1 INT_R_X39Y115/NN2A2 INT_R_X39Y116/NN2BEG2 INT_R_X39Y116/NN2END2 INT_R_X39Y117/NN2A2 INT_R_X39Y118/FAN7 INT_R_X39Y118/FAN_ALT7 INT_R_X39Y118/NN2END2 INT_R_X39Y118/NR1BEG2 INT_R_X39Y118/NW2BEG2 INT_R_X39Y119/FAN7 INT_R_X39Y119/FAN_ALT7 INT_R_X39Y119/NR1END2 INT_R_X39Y119/NW2A2 INT_R_X39Y119/NW2BEG2 INT_R_X39Y120/EL1END1 INT_R_X39Y120/FAN6 INT_R_X39Y120/FAN_ALT6 INT_R_X39Y120/NR1BEG1 INT_R_X39Y120/NW2A2 INT_R_X39Y121/NR1BEG1 INT_R_X39Y121/NR1END1 INT_R_X39Y122/FAN6 INT_R_X39Y122/FAN_ALT6 INT_R_X39Y122/NR1BEG1 INT_R_X39Y122/NR1END1 INT_R_X39Y123/FAN6 INT_R_X39Y123/FAN_ALT6 INT_R_X39Y123/NR1END1 VBRK_X73Y114/VBRK_EE4BEG2 VBRK_X73Y114/VBRK_EL1BEG1 VBRK_X73Y115/VBRK_EL1BEG2 VBRK_X73Y121/VBRK_ER1BEG2 VBRK_X79Y114/VBRK_EE4B2 VBRK_X89Y112/VBRK_EL1BEG2 VBRK_X89Y114/VBRK_EL1BEG1 VBRK_X89Y129/VBRK_EL1BEG1 VBRK_X89Y129/VBRK_NW4END2 VBRK_X99Y119/VBRK_NE2A1 VBRK_X99Y119/VBRK_WR1END2 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X27Y119/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y120/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X29Y115/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X28Y121/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y109/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y110/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X34Y107/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y109/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y114/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y107/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X36Y109/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y124/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y115/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y119/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y110/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y114/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y120/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y109/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y111/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y112/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y112/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y113/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y114/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y118/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y119/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y120/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y122/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y123/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X26Y120/INT_L.NW2END2->>EL1BEG1 INT_L_X28Y110/INT_L.SS6END2->>ER1BEG3 INT_L_X28Y110/INT_L.SS6END2->>SE2BEG2 INT_L_X28Y114/INT_L.SS2END2->>ER1BEG3 INT_L_X28Y115/INT_L.SL1END2->>IMUX_L36 INT_L_X28Y116/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_L_X28Y116/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L10->>SS6BEG2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L10->>SW2BEG2 INT_L_X28Y118/INT_L.NN2END2->>NW2BEG2 INT_L_X28Y121/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y121/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X28Y121/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X28Y121/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X28Y121/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y121/INT_L.NE2END1->>BYP_ALT4 INT_L_X28Y121/INT_L.NE2END1->>FAN_ALT6 INT_L_X30Y109/INT_L.EL1END1->>FAN_ALT6 INT_L_X30Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y110/INT_L.EL1END2->>FAN_ALT7 INT_L_X30Y110/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y116/INT_L.ER1END2->>IMUX_L21 INT_L_X32Y116/INT_L.NW6END2->>NN2BEG2 INT_L_X32Y118/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y118/INT_L.NN2END2->>FAN_ALT7 INT_L_X34Y107/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y107/INT_L.SL1END2->>ER1BEG3 INT_L_X34Y107/INT_L.SL1END2->>FAN_ALT7 INT_L_X34Y108/INT_L.SL1END2->>SL1BEG2 INT_L_X34Y109/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y109/INT_L.SL1END2->>FAN_ALT7 INT_L_X34Y109/INT_L.SL1END2->>SL1BEG2 INT_L_X34Y110/INT_L.NE2END2->>NN2BEG2 INT_L_X34Y110/INT_L.NE2END2->>SL1BEG2 INT_L_X34Y112/INT_L.NN2END2->>NN2BEG2 INT_L_X34Y112/INT_L.NN2END2->>NW6BEG2 INT_L_X34Y114/INT_L.NN2END2->>IMUX_L4 INT_L_X34Y114/INT_L.NN2END2->>NW2BEG2 INT_L_X36Y107/INT_L.EL1END2->>FAN_ALT7 INT_L_X36Y107/INT_L.FAN_ALT7->>FAN_L7 INT_L_X36Y109/INT_L.EL1END1->>FAN_ALT6 INT_L_X36Y109/INT_L.EL1END1->>NE2BEG1 INT_L_X36Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y124/INT_L.EL1END1->>FAN_ALT6 INT_L_X36Y124/INT_L.FAN_ALT6->>FAN_L6 INT_L_X38Y119/INT_L.NW2END2->>NW2BEG2 INT_L_X38Y120/INT_L.NW2END2->>EL1BEG1 INT_L_X40Y114/INT_L.NE2END1->>WR1BEG2 INT_R_X27Y115/INT_R.SW2END2->>IMUX37 INT_R_X27Y119/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y119/INT_R.NW2END2->>FAN_ALT6 INT_R_X27Y119/INT_R.NW2END2->>NW2BEG2 INT_R_X27Y120/INT_R.EL1END1->>FAN_ALT6 INT_R_X27Y120/INT_R.EL1END1->>NE2BEG1 INT_R_X27Y120/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y109/INT_R.SE2END2->>EE4BEG2 INT_R_X29Y109/INT_R.SE2END2->>EL1BEG1 INT_R_X29Y110/INT_R.ER1END3->>EL1BEG2 INT_R_X29Y114/INT_R.ER1END3->>IMUX30 INT_R_X29Y115/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y115/INT_R.SE2END2->>FAN_ALT7 INT_R_X29Y116/INT_R.EL1END1->>ER1BEG2 INT_R_X33Y109/INT_R.EE4END2->>EE2BEG2 INT_R_X33Y109/INT_R.EE4END2->>NE2BEG2 INT_R_X33Y115/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y115/INT_R.NW2END2->>FAN_ALT6 INT_R_X33Y119/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y119/INT_R.SL1END1->>FAN_ALT6 INT_R_X33Y120/INT_R.SW6END1->>SL1BEG1 INT_R_X35Y107/INT_R.ER1END3->>EL1BEG2 INT_R_X35Y109/INT_R.EE2END2->>EL1BEG1 INT_R_X35Y124/INT_R.NW6END2->>EL1BEG1 INT_R_X35Y124/INT_R.NW6END2->>SW6BEG1 INT_R_X37Y110/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y110/INT_R.NE2END1->>EE2BEG1 INT_R_X37Y110/INT_R.NE2END1->>FAN_ALT6 INT_R_X37Y114/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y114/INT_R.WW2END1->>FAN_ALT6 INT_R_X37Y120/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y120/INT_R.NW2END2->>FAN_ALT7 INT_R_X37Y120/INT_R.NW2END2->>NW6BEG2 INT_R_X39Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y109/INT_R.SL1END1->>FAN_ALT6 INT_R_X39Y110/INT_R.EE2END1->>NR1BEG1 INT_R_X39Y110/INT_R.EE2END1->>SL1BEG1 INT_R_X39Y111/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y111/INT_R.NR1END1->>FAN_ALT6 INT_R_X39Y111/INT_R.NR1END1->>NR1BEG1 INT_R_X39Y112/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y112/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y112/INT_R.GFAN1->>FAN_ALT7 INT_R_X39Y112/INT_R.NR1END1->>FAN_ALT6 INT_R_X39Y112/INT_R.NR1END1->>GFAN1 INT_R_X39Y112/INT_R.NR1END1->>NR1BEG1 INT_R_X39Y113/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y113/INT_R.NR1END1->>FAN_ALT6 INT_R_X39Y113/INT_R.NR1END1->>NE2BEG1 INT_R_X39Y114/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y114/INT_R.WR1END2->>FAN_ALT7 INT_R_X39Y114/INT_R.WR1END2->>NN2BEG2 INT_R_X39Y114/INT_R.WR1END2->>WW2BEG1 INT_R_X39Y116/INT_R.NN2END2->>NN2BEG2 INT_R_X39Y118/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y118/INT_R.NN2END2->>FAN_ALT7 INT_R_X39Y118/INT_R.NN2END2->>NR1BEG2 INT_R_X39Y118/INT_R.NN2END2->>NW2BEG2 INT_R_X39Y119/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y119/INT_R.NR1END2->>FAN_ALT7 INT_R_X39Y119/INT_R.NR1END2->>NW2BEG2 INT_R_X39Y120/INT_R.EL1END1->>FAN_ALT6 INT_R_X39Y120/INT_R.EL1END1->>NR1BEG1 INT_R_X39Y120/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y121/INT_R.NR1END1->>NR1BEG1 INT_R_X39Y122/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y122/INT_R.NR1END1->>FAN_ALT6 INT_R_X39Y122/INT_R.NR1END1->>NR1BEG1 INT_R_X39Y123/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y123/INT_R.NR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 39, 

r2[timer][29]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][29]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][3]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][3]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][3]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][3]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][7]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][7]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2[timer][7]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][11]_i_1_n_0 - 
wires: CLBLM_R_X33Y116/CLBLM_M_COUT CLBLM_R_X33Y116/CLBLM_M_COUT_N CLBLM_R_X33Y117/CLBLM_M_CIN 
pips: CLBLM_R_X33Y116/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][11]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][11]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][11]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][11]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][7]_i_1_n_0 - 
wires: CLBLM_R_X33Y115/CLBLM_M_COUT CLBLM_R_X33Y115/CLBLM_M_COUT_N CLBLM_R_X33Y116/CLBLM_M_CIN 
pips: CLBLM_R_X33Y115/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][15]_i_1_n_0 - 
wires: CLBLM_R_X33Y117/CLBLM_M_COUT CLBLM_R_X33Y117/CLBLM_M_COUT_N CLBLM_R_X33Y118/CLBLM_M_CIN 
pips: CLBLM_R_X33Y117/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][15]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][15]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][15]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][15]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][19]_i_1_n_0 - 
wires: CLBLM_R_X33Y118/CLBLM_M_COUT CLBLM_R_X33Y118/CLBLM_M_COUT_N CLBLM_R_X33Y119/CLBLM_M_CIN 
pips: CLBLM_R_X33Y118/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][19]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][19]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][19]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][19]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][23]_i_1_n_0 - 
wires: CLBLM_R_X33Y119/CLBLM_M_COUT CLBLM_R_X33Y119/CLBLM_M_COUT_N CLBLM_R_X33Y120/CLBLM_M_CIN 
pips: CLBLM_R_X33Y119/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][23]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][23]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][23]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][23]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][27]_i_1_n_0 - 
wires: CLBLM_R_X33Y120/CLBLM_M_COUT CLBLM_R_X33Y120/CLBLM_M_COUT_N CLBLM_R_X33Y121/CLBLM_M_CIN 
pips: CLBLM_R_X33Y120/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][27]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][27]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][27]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][27]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][29]_i_2_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][29]_i_2_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][3]_i_1_n_0 - 
wires: CLBLM_R_X33Y114/CLBLM_M_COUT CLBLM_R_X33Y114/CLBLM_M_COUT_N CLBLM_R_X33Y115/CLBLM_M_CIN 
pips: CLBLM_R_X33Y114/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][3]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][3]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][3]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][3]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][7]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][7]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][7]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r2_reg[timer][7]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[act]_i_1_n_0 - 
wires: CLBLL_R_X27Y117/CLBLL_BYP1 CLBLL_R_X27Y117/CLBLL_LL_AX CLBLL_R_X27Y118/CLBLL_IMUX11 CLBLL_R_X27Y118/CLBLL_IMUX12 CLBLL_R_X27Y118/CLBLL_IMUX35 CLBLL_R_X27Y118/CLBLL_IMUX47 CLBLL_R_X27Y118/CLBLL_LL_A4 CLBLL_R_X27Y118/CLBLL_LL_B6 CLBLL_R_X27Y118/CLBLL_LL_C6 CLBLL_R_X27Y118/CLBLL_LL_D5 CLBLM_L_X26Y118/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y118/CLBLM_L_A INT_L_X26Y117/SE2A0 INT_L_X26Y118/ER1BEG1 INT_L_X26Y118/LOGIC_OUTS_L8 INT_L_X26Y118/NE2BEG0 INT_L_X26Y118/SE2BEG0 INT_L_X26Y119/NE2A0 INT_R_X27Y117/BYP1 INT_R_X27Y117/BYP_ALT1 INT_R_X27Y117/SE2END0 INT_R_X27Y118/ER1END1 INT_R_X27Y118/IMUX11 INT_R_X27Y118/IMUX12 INT_R_X27Y118/IMUX35 INT_R_X27Y118/IMUX47 INT_R_X27Y118/NE2END_S3_0 INT_R_X27Y119/NE2END0 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X26Y118/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X26Y118/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X26Y118/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_L_X26Y118/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_R_X27Y117/INT_R.BYP_ALT1->>BYP1 INT_R_X27Y117/INT_R.SE2END0->>BYP_ALT1 INT_R_X27Y118/INT_R.ER1END1->>IMUX11 INT_R_X27Y118/INT_R.ER1END1->>IMUX12 INT_R_X27Y118/INT_R.ER1END1->>IMUX35 INT_R_X27Y118/INT_R.NE2END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

x0/p_9_in[19] - 
wires: CLBLL_R_X25Y117/CLBLL_SW2A3 CLBLL_R_X25Y118/CLBLL_EE2BEG3 CLBLL_R_X27Y118/CLBLL_IMUX6 CLBLL_R_X27Y118/CLBLL_L_A1 CLBLM_L_X26Y117/CLBLM_SW2A3 CLBLM_L_X26Y118/CLBLM_EE2BEG3 CLBLM_L_X26Y118/CLBLM_IMUX10 CLBLM_L_X26Y118/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y118/CLBLM_L_A4 CLBLM_L_X26Y118/CLBLM_M_BMUX INT_L_X26Y117/SW2A3 INT_L_X26Y118/EE2A3 INT_L_X26Y118/IMUX_L10 INT_L_X26Y118/LOGIC_OUTS_L21 INT_L_X26Y118/SR1BEG_S0 INT_L_X26Y118/SW2BEG3 INT_R_X25Y117/SW2END3 INT_R_X25Y118/EE2BEG3 INT_R_X25Y118/NL1BEG_N3 INT_R_X25Y118/SW2END_N0_3 INT_R_X27Y118/EE2END3 INT_R_X27Y118/IMUX6 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X26Y118/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y118/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y118/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X26Y118/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_L_X26Y118/INT_L.SR1BEG_S0->>IMUX_L10 INT_R_X25Y118/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X25Y118/INT_R.SW2END_N0_3->>NL1BEG_N3 INT_R_X27Y118/INT_R.EE2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[act]_i_3_n_0 - 
wires: CLBLM_L_X26Y117/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y117/CLBLM_L_A CLBLM_L_X26Y118/CLBLM_IMUX9 CLBLM_L_X26Y118/CLBLM_L_A5 INT_L_X26Y117/LOGIC_OUTS_L8 INT_L_X26Y117/NR1BEG0 INT_L_X26Y118/IMUX_L9 INT_L_X26Y118/NR1END0 
pips: CLBLM_L_X26Y117/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y118/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X26Y117/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X26Y118/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_9_in[18] - 
wires: CLBLL_R_X27Y118/CLBLL_EE2A2 CLBLL_R_X29Y118/CLBLL_IMUX11 CLBLL_R_X29Y118/CLBLL_LL_A4 CLBLM_L_X26Y117/CLBLM_IMUX3 CLBLM_L_X26Y117/CLBLM_L_A2 CLBLM_L_X26Y118/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y118/CLBLM_M_AMUX CLBLM_L_X28Y118/CLBLM_EE2A2 INT_L_X26Y117/FAN_ALT3 INT_L_X26Y117/FAN_BOUNCE3 INT_L_X26Y117/IMUX_L3 INT_L_X26Y117/SR1END3 INT_L_X26Y118/EE2BEG2 INT_L_X26Y118/LOGIC_OUTS_L20 INT_L_X26Y118/SR1BEG3 INT_L_X26Y118/SR1END_N3_3 INT_L_X28Y118/EE2END2 INT_L_X28Y118/ER1BEG3 INT_R_X27Y118/EE2A2 INT_R_X29Y118/ER1END3 INT_R_X29Y118/FAN_ALT3 INT_R_X29Y118/FAN_BOUNCE3 INT_R_X29Y118/IMUX11 INT_R_X29Y119/ER1END_N3_3 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y117/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y118/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y117/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y117/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X26Y117/INT_L.SR1END3->>FAN_ALT3 INT_L_X26Y118/INT_L.LOGIC_OUTS_L20->>EE2BEG2 INT_L_X26Y118/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X28Y118/INT_L.EE2END2->>ER1BEG3 INT_R_X29Y118/INT_R.ER1END3->>FAN_ALT3 INT_R_X29Y118/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y118/INT_R.FAN_BOUNCE3->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_9_in[17] - 
wires: CLBLL_R_X27Y119/CLBLL_ER1BEG1 CLBLM_L_X26Y117/CLBLM_IMUX0 CLBLM_L_X26Y117/CLBLM_L_A3 CLBLM_L_X26Y118/CLBLM_LOGIC_OUTS7 CLBLM_L_X26Y118/CLBLM_M_DQ CLBLM_L_X28Y119/CLBLM_ER1BEG1 CLBLM_L_X28Y119/CLBLM_IMUX3 CLBLM_L_X28Y119/CLBLM_L_A2 INT_L_X26Y116/SS2END3 INT_L_X26Y117/IMUX_L0 INT_L_X26Y117/SS2A3 INT_L_X26Y117/SS2END_N0_3 INT_L_X26Y118/ER1BEG_S0 INT_L_X26Y118/LOGIC_OUTS_L7 INT_L_X26Y118/SS2BEG3 INT_L_X26Y119/ER1BEG0 INT_L_X28Y119/ER1END1 INT_L_X28Y119/IMUX_L3 INT_R_X27Y119/ER1BEG1 INT_R_X27Y119/ER1END0 
pips: CLBLM_L_X26Y117/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y118/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X26Y117/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X26Y118/INT_L.LOGIC_OUTS_L7->>ER1BEG_S0 INT_L_X26Y118/INT_L.LOGIC_OUTS_L7->>SS2BEG3 INT_L_X28Y119/INT_L.ER1END1->>IMUX_L3 INT_R_X27Y119/INT_R.ER1END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_9_in[16] - 
wires: CLBLL_R_X27Y116/CLBLL_NE2A3 CLBLM_L_X26Y116/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y116/CLBLM_L_AQ CLBLM_L_X26Y117/CLBLM_IMUX9 CLBLM_L_X26Y117/CLBLM_L_A5 CLBLM_L_X28Y116/CLBLM_IMUX6 CLBLM_L_X28Y116/CLBLM_L_A1 CLBLM_L_X28Y116/CLBLM_NE2A3 INT_L_X26Y115/EL1BEG3 INT_L_X26Y116/EL1BEG_N3 INT_L_X26Y116/LOGIC_OUTS_L0 INT_L_X26Y116/NR1BEG0 INT_L_X26Y117/IMUX_L9 INT_L_X26Y117/NR1END0 INT_L_X28Y116/IMUX_L6 INT_L_X28Y116/NE2END3 INT_R_X27Y115/EL1END3 INT_R_X27Y115/NE2BEG3 INT_R_X27Y116/NE2A3 
pips: CLBLM_L_X26Y116/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y117/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X26Y116/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X26Y116/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X26Y117/INT_L.NR1END0->>IMUX_L9 INT_L_X28Y116/INT_L.NE2END3->>IMUX_L6 INT_R_X27Y115/INT_R.EL1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/rin[be][0] - 
wires: CLBLL_L_X32Y118/CLBLL_LL_BMUX CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS21 CLBLM_L_X34Y117/CLBLM_EE2BEG0 CLBLM_L_X36Y118/CLBLM_BYP0 CLBLM_L_X36Y118/CLBLM_BYP1 CLBLM_L_X36Y118/CLBLM_L_AX CLBLM_L_X36Y118/CLBLM_M_AX CLBLM_L_X36Y118/CLBLM_NE2A0 CLBLM_R_X33Y117/CLBLM_EE2BEG0 CLBLM_R_X37Y118/CLBLM_BYP0 CLBLM_R_X37Y118/CLBLM_BYP1 CLBLM_R_X37Y118/CLBLM_L_AX CLBLM_R_X37Y118/CLBLM_M_AX DSP_R_X35Y115/DSP_NE2A0_3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_NE2A0 INT_L_X32Y118/ER1BEG_S0 INT_L_X32Y118/LOGIC_OUTS_L21 INT_L_X32Y119/ER1BEG0 INT_L_X34Y117/EE2A0 INT_L_X36Y117/NE2END_S3_0 INT_L_X36Y117/SE2A0 INT_L_X36Y118/BYP_ALT0 INT_L_X36Y118/BYP_ALT1 INT_L_X36Y118/BYP_BOUNCE0 INT_L_X36Y118/BYP_L0 INT_L_X36Y118/BYP_L1 INT_L_X36Y118/NE2END0 INT_L_X36Y118/SE2BEG0 INT_R_X33Y117/EE2BEG0 INT_R_X33Y117/SS2END0 INT_R_X33Y118/SS2A0 INT_R_X33Y119/ER1END0 INT_R_X33Y119/SS2BEG0 INT_R_X35Y117/EE2END0 INT_R_X35Y117/NE2BEG0 INT_R_X35Y118/NE2A0 INT_R_X37Y117/NR1BEG0 INT_R_X37Y117/SE2END0 INT_R_X37Y118/BYP0 INT_R_X37Y118/BYP1 INT_R_X37Y118/BYP_ALT0 INT_R_X37Y118/BYP_ALT1 INT_R_X37Y118/NR1END0 VBRK_X89Y123/VBRK_NE2A0 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X36Y118/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y118/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y118/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y118/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X32Y118/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_L_X36Y118/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y118/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y118/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y118/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X36Y118/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y118/INT_L.NE2END0->>SE2BEG0 INT_R_X33Y117/INT_R.SS2END0->>EE2BEG0 INT_R_X33Y119/INT_R.ER1END0->>SS2BEG0 INT_R_X35Y117/INT_R.EE2END0->>NE2BEG0 INT_R_X37Y117/INT_R.SE2END0->>NR1BEG0 INT_R_X37Y118/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y118/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y118/INT_R.NR1END0->>BYP_ALT0 INT_R_X37Y118/INT_R.NR1END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/r_reg[dsubre_n_0_][2] - 
wires: CLBLL_L_X32Y116/CLBLL_EE4C0 CLBLL_L_X32Y118/CLBLL_IMUX0 CLBLL_L_X32Y118/CLBLL_IMUX17 CLBLL_L_X32Y118/CLBLL_LL_B3 CLBLL_L_X32Y118/CLBLL_L_A3 CLBLL_R_X27Y116/CLBLL_SE2A0 CLBLL_R_X27Y117/CLBLL_ER1BEG0 CLBLL_R_X27Y117/CLBLL_IMUX18 CLBLL_R_X27Y117/CLBLL_IMUX22 CLBLL_R_X27Y117/CLBLL_IMUX30 CLBLL_R_X27Y117/CLBLL_IMUX38 CLBLL_R_X27Y117/CLBLL_IMUX46 CLBLL_R_X27Y117/CLBLL_IMUX9 CLBLL_R_X27Y117/CLBLL_LL_B2 CLBLL_R_X27Y117/CLBLL_LL_C3 CLBLL_R_X27Y117/CLBLL_LL_D3 CLBLL_R_X27Y117/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y117/CLBLL_L_A5 CLBLL_R_X27Y117/CLBLL_L_BMUX CLBLL_R_X27Y117/CLBLL_L_C5 CLBLL_R_X27Y117/CLBLL_L_D5 CLBLL_R_X27Y118/CLBLL_ER1BEG0 CLBLL_R_X29Y116/CLBLL_EE4A0 CLBLM_L_X26Y117/CLBLM_IMUX36 CLBLM_L_X26Y117/CLBLM_L_D2 CLBLM_L_X28Y116/CLBLM_SE2A0 CLBLM_L_X28Y117/CLBLM_ER1BEG0 CLBLM_L_X28Y117/CLBLM_IMUX32 CLBLM_L_X28Y117/CLBLM_M_C1 CLBLM_L_X28Y118/CLBLM_ER1BEG0 CLBLM_L_X28Y118/CLBLM_IMUX1 CLBLM_L_X28Y118/CLBLM_M_A3 CLBLM_L_X30Y116/CLBLM_EE4A0 CLK_FEED_X78Y121/CLK_FEED_EE4C0 INT_INTERFACE_R_X31Y116/INT_INTERFACE_EE4C0 INT_L_X26Y117/IMUX_L36 INT_L_X26Y117/WL1END2 INT_L_X28Y116/EE4BEG0 INT_L_X28Y116/SE2END0 INT_L_X28Y117/ER1END0 INT_L_X28Y117/IMUX_L32 INT_L_X28Y118/ER1END0 INT_L_X28Y118/IMUX_L1 INT_L_X30Y116/EE4B0 INT_L_X32Y116/EE4END0 INT_L_X32Y116/NN2BEG0 INT_L_X32Y117/NN2A0 INT_L_X32Y117/NN2END_S2_0 INT_L_X32Y118/IMUX_L0 INT_L_X32Y118/IMUX_L17 INT_L_X32Y118/NN2END0 INT_R_X27Y116/ER1BEG_S0 INT_R_X27Y116/SE2A0 INT_R_X27Y116/SL1END3 INT_R_X27Y117/ER1BEG0 INT_R_X27Y117/ER1BEG_S0 INT_R_X27Y117/IMUX18 INT_R_X27Y117/IMUX22 INT_R_X27Y117/IMUX30 INT_R_X27Y117/IMUX38 INT_R_X27Y117/IMUX46 INT_R_X27Y117/IMUX9 INT_R_X27Y117/LOGIC_OUTS17 INT_R_X27Y117/SE2BEG0 INT_R_X27Y117/SL1BEG3 INT_R_X27Y117/SR1BEG_S0 INT_R_X27Y117/WL1BEG2 INT_R_X27Y118/ER1BEG0 INT_R_X29Y116/EE4A0 INT_R_X31Y116/EE4C0 VBRK_X73Y121/VBRK_EE4A0 VBRK_X79Y121/VBRK_EE4C0 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y117/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X26Y117/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X26Y117/INT_L.WL1END2->>IMUX_L36 INT_L_X28Y116/INT_L.SE2END0->>EE4BEG0 INT_L_X28Y117/INT_L.ER1END0->>IMUX_L32 INT_L_X28Y118/INT_L.ER1END0->>IMUX_L1 INT_L_X32Y116/INT_L.EE4END0->>NN2BEG0 INT_L_X32Y118/INT_L.NN2END0->>IMUX_L0 INT_L_X32Y118/INT_L.NN2END0->>IMUX_L17 INT_R_X27Y116/INT_R.SL1END3->>ER1BEG_S0 INT_R_X27Y117/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X27Y117/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X27Y117/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X27Y117/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X27Y117/INT_R.LOGIC_OUTS17->>IMUX46 INT_R_X27Y117/INT_R.LOGIC_OUTS17->>SL1BEG3 INT_R_X27Y117/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X27Y117/INT_R.LOGIC_OUTS17->>WL1BEG2 INT_R_X27Y117/INT_R.SR1BEG_S0->>IMUX18 INT_R_X27Y117/INT_R.SR1BEG_S0->>IMUX9 INT_R_X27Y117/INT_R.SR1BEG_S0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

x0/v[bmsk] - 
wires: CLBLL_R_X27Y115/CLBLL_FAN7 CLBLL_R_X27Y115/CLBLL_LL_B CLBLL_R_X27Y115/CLBLL_LL_BMUX CLBLL_R_X27Y115/CLBLL_LL_CE CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS13 CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y116/CLBLM_FAN6 CLBLM_L_X26Y116/CLBLM_L_CE CLBLM_L_X26Y118/CLBLM_FAN7 CLBLM_L_X26Y118/CLBLM_M_CE INT_L_X26Y116/FAN_ALT6 INT_L_X26Y116/FAN_L6 INT_L_X26Y116/SR1END1 INT_L_X26Y117/NE2BEG1 INT_L_X26Y117/NW2END1 INT_L_X26Y117/SR1BEG1 INT_L_X26Y118/FAN_ALT7 INT_L_X26Y118/FAN_L7 INT_L_X26Y118/NE2A1 INT_L_X26Y118/WR1END2 INT_R_X27Y115/FAN7 INT_R_X27Y115/FAN_ALT3 INT_R_X27Y115/FAN_ALT7 INT_R_X27Y115/FAN_BOUNCE3 INT_R_X27Y115/LOGIC_OUTS13 INT_R_X27Y115/LOGIC_OUTS21 INT_R_X27Y115/NR1BEG1 INT_R_X27Y116/NR1END1 INT_R_X27Y116/NW2BEG1 INT_R_X27Y117/NW2A1 INT_R_X27Y118/NE2END1 INT_R_X27Y118/WR1BEG2 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y116/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y118/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X26Y116/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y116/INT_L.SR1END1->>FAN_ALT6 INT_L_X26Y117/INT_L.NW2END1->>NE2BEG1 INT_L_X26Y117/INT_L.NW2END1->>SR1BEG1 INT_L_X26Y118/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y118/INT_L.WR1END2->>FAN_ALT7 INT_R_X27Y115/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y115/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y115/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X27Y115/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS21->>FAN_ALT3 INT_R_X27Y116/INT_R.NR1END1->>NW2BEG1 INT_R_X27Y118/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r[ss][0]_i_4_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_LL_CMUX CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS22 CLBLL_L_X32Y118/CLBLL_WW4A0 CLBLL_R_X27Y115/CLBLL_IMUX12 CLBLL_R_X27Y115/CLBLL_IMUX3 CLBLL_R_X27Y115/CLBLL_LL_B6 CLBLL_R_X27Y115/CLBLL_L_A2 CLBLL_R_X27Y116/CLBLL_IMUX31 CLBLL_R_X27Y116/CLBLL_IMUX9 CLBLL_R_X27Y116/CLBLL_LL_C5 CLBLL_R_X27Y116/CLBLL_L_A5 CLBLL_R_X27Y116/CLBLL_SW2A3 CLBLL_R_X29Y118/CLBLL_WW4C0 CLBLM_L_X28Y116/CLBLM_SW2A3 CLBLM_L_X30Y118/CLBLM_WW4C0 CLK_FEED_X78Y123/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4A0 INT_L_X28Y116/SW2A3 INT_L_X28Y117/SW2BEG3 INT_L_X28Y117/WW4END_S0_0 INT_L_X28Y118/WW4END0 INT_L_X30Y118/WW4B0 INT_L_X32Y118/LOGIC_OUTS_L22 INT_L_X32Y118/WW4BEG0 INT_R_X27Y115/IMUX12 INT_R_X27Y115/IMUX3 INT_R_X27Y115/SR1END1 INT_R_X27Y116/IMUX31 INT_R_X27Y116/IMUX9 INT_R_X27Y116/SR1BEG1 INT_R_X27Y116/SR1BEG_S0 INT_R_X27Y116/SW2END3 INT_R_X27Y117/SW2END_N0_3 INT_R_X29Y118/WW4C0 INT_R_X31Y118/WW4A0 VBRK_X73Y123/VBRK_WW4C0 VBRK_X79Y123/VBRK_WW4A0 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X28Y117/INT_L.WW4END_S0_0->>SW2BEG3 INT_L_X32Y118/INT_L.LOGIC_OUTS_L22->>WW4BEG0 INT_R_X27Y115/INT_R.SR1END1->>IMUX12 INT_R_X27Y115/INT_R.SR1END1->>IMUX3 INT_R_X27Y116/INT_R.SR1BEG_S0->>IMUX9 INT_R_X27Y116/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X27Y116/INT_R.SW2END3->>IMUX31 INT_R_X27Y116/INT_R.SW2END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[ss][0]_i_3_n_0 - 
wires: CLBLL_R_X27Y115/CLBLL_IMUX27 CLBLL_R_X27Y115/CLBLL_LL_B4 CLBLL_R_X27Y115/CLBLL_SW2A1 CLBLL_R_X27Y116/CLBLL_IMUX22 CLBLL_R_X27Y116/CLBLL_IMUX5 CLBLL_R_X27Y116/CLBLL_LL_C3 CLBLL_R_X27Y116/CLBLL_L_A6 CLBLL_R_X27Y116/CLBLL_WW2END2 CLBLL_R_X29Y116/CLBLL_WR1END3 CLBLM_L_X28Y115/CLBLM_SW2A1 CLBLM_L_X28Y116/CLBLM_IMUX27 CLBLM_L_X28Y116/CLBLM_M_B4 CLBLM_L_X28Y116/CLBLM_WW2END2 CLBLM_L_X28Y117/CLBLM_IMUX21 CLBLM_L_X28Y117/CLBLM_L_C4 CLBLM_L_X28Y119/CLBLM_IMUX30 CLBLM_L_X28Y119/CLBLM_L_C5 CLBLM_L_X30Y114/CLBLM_IMUX13 CLBLM_L_X30Y114/CLBLM_IMUX37 CLBLM_L_X30Y114/CLBLM_L_B6 CLBLM_L_X30Y114/CLBLM_L_D4 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y115/CLBLM_L_AMUX CLBLM_L_X30Y116/CLBLM_IMUX20 CLBLM_L_X30Y116/CLBLM_L_C2 CLBLM_L_X30Y116/CLBLM_WR1END3 CLBLM_L_X30Y117/CLBLM_IMUX45 CLBLM_L_X30Y117/CLBLM_M_D2 INT_L_X28Y115/SW2A1 INT_L_X28Y116/IMUX_L27 INT_L_X28Y116/SW2BEG1 INT_L_X28Y116/WL1END1 INT_L_X28Y116/WW2A2 INT_L_X28Y117/IMUX_L21 INT_L_X28Y117/NN2BEG3 INT_L_X28Y117/NW2END3 INT_L_X28Y118/NN2A3 INT_L_X28Y119/IMUX_L30 INT_L_X28Y119/NN2END3 INT_L_X30Y114/IMUX_L13 INT_L_X30Y114/IMUX_L37 INT_L_X30Y114/SL1END2 INT_L_X30Y115/LOGIC_OUTS_L16 INT_L_X30Y115/NR1BEG2 INT_L_X30Y115/SL1BEG2 INT_L_X30Y116/IMUX_L20 INT_L_X30Y116/NR1BEG2 INT_L_X30Y116/NR1END2 INT_L_X30Y116/WR1BEG3 INT_L_X30Y117/IMUX_L45 INT_L_X30Y117/NR1END2 INT_R_X27Y115/IMUX27 INT_R_X27Y115/SW2END1 INT_R_X27Y116/IMUX22 INT_R_X27Y116/IMUX5 INT_R_X27Y116/WW2END2 INT_R_X29Y116/NW2BEG3 INT_R_X29Y116/WL1BEG1 INT_R_X29Y116/WR1END3 INT_R_X29Y116/WW2BEG2 INT_R_X29Y117/NW2A3 VBRK_X73Y121/VBRK_WR1END3 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X28Y116/INT_L.WL1END1->>IMUX_L27 INT_L_X28Y116/INT_L.WL1END1->>SW2BEG1 INT_L_X28Y117/INT_L.NW2END3->>IMUX_L21 INT_L_X28Y117/INT_L.NW2END3->>NN2BEG3 INT_L_X28Y119/INT_L.NN2END3->>IMUX_L30 INT_L_X30Y114/INT_L.SL1END2->>IMUX_L13 INT_L_X30Y114/INT_L.SL1END2->>IMUX_L37 INT_L_X30Y115/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X30Y115/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_L_X30Y116/INT_L.NR1END2->>IMUX_L20 INT_L_X30Y116/INT_L.NR1END2->>NR1BEG2 INT_L_X30Y116/INT_L.NR1END2->>WR1BEG3 INT_L_X30Y117/INT_L.NR1END2->>IMUX_L45 INT_R_X27Y115/INT_R.SW2END1->>IMUX27 INT_R_X27Y116/INT_R.WW2END2->>IMUX22 INT_R_X27Y116/INT_R.WW2END2->>IMUX5 INT_R_X29Y116/INT_R.WR1END3->>NW2BEG3 INT_R_X29Y116/INT_R.WR1END3->>WL1BEG1 INT_R_X29Y116/INT_R.WR1END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

x0/rin[bn][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bn][0]_i_2_n_0 - 
wires: CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y116/CLBLL_L_A CLBLL_R_X27Y116/CLBLL_L_AMUX CLBLL_R_X27Y117/CLBLL_IMUX10 CLBLL_R_X27Y117/CLBLL_IMUX34 CLBLL_R_X27Y117/CLBLL_L_A4 CLBLL_R_X27Y117/CLBLL_L_C6 CLBLL_R_X27Y117/CLBLL_NE2A2 CLBLM_L_X28Y117/CLBLM_IMUX28 CLBLM_L_X28Y117/CLBLM_M_C4 CLBLM_L_X28Y117/CLBLM_NE2A2 INT_L_X28Y117/IMUX_L28 INT_L_X28Y117/NE2END2 INT_R_X27Y116/LOGIC_OUTS16 INT_R_X27Y116/NE2BEG2 INT_R_X27Y116/NL1BEG1 INT_R_X27Y117/IMUX10 INT_R_X27Y117/IMUX34 INT_R_X27Y117/NE2A2 INT_R_X27Y117/NL1END1 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X28Y117/INT_L.NE2END2->>IMUX_L28 INT_R_X27Y116/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X27Y116/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X27Y117/INT_R.NL1END1->>IMUX10 INT_R_X27Y117/INT_R.NL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[bn][0]_i_3_n_0 - 
wires: CLBLL_R_X27Y114/CLBLL_IMUX32 CLBLL_R_X27Y114/CLBLL_LL_C1 CLBLL_R_X27Y117/CLBLL_IMUX33 CLBLL_R_X27Y117/CLBLL_L_C1 CLBLL_R_X27Y118/CLBLL_LL_A CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS12 INT_R_X27Y112/NR1BEG0 INT_R_X27Y112/SS6END0 INT_R_X27Y113/NR1BEG0 INT_R_X27Y113/NR1END0 INT_R_X27Y113/SS6E0 INT_R_X27Y114/IMUX32 INT_R_X27Y114/NR1END0 INT_R_X27Y114/SS6D0 INT_R_X27Y115/SS6C0 INT_R_X27Y116/SS6B0 INT_R_X27Y117/IMUX33 INT_R_X27Y117/SL1END0 INT_R_X27Y117/SS6A0 INT_R_X27Y118/LOGIC_OUTS12 INT_R_X27Y118/SL1BEG0 INT_R_X27Y118/SS6BEG0 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y118/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X27Y112/INT_R.SS6END0->>NR1BEG0 INT_R_X27Y113/INT_R.NR1END0->>NR1BEG0 INT_R_X27Y114/INT_R.NR1END0->>IMUX32 INT_R_X27Y117/INT_R.SL1END0->>IMUX33 INT_R_X27Y118/INT_R.LOGIC_OUTS12->>SL1BEG0 INT_R_X27Y118/INT_R.LOGIC_OUTS12->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_9_in[0] - 
wires: CLBLL_R_X25Y119/CLBLL_EE2BEG3 CLBLL_R_X25Y119/CLBLL_NW4END0 CLBLL_R_X27Y115/CLBLL_IMUX25 CLBLL_R_X27Y115/CLBLL_LL_AQ CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y115/CLBLL_L_B5 CLBLL_R_X27Y118/CLBLL_IMUX7 CLBLL_R_X27Y118/CLBLL_LL_A1 CLBLM_L_X26Y119/CLBLM_EE2BEG3 CLBLM_L_X26Y119/CLBLM_NW4END0 INT_L_X26Y115/NW6A0 INT_L_X26Y116/NW6B0 INT_L_X26Y117/NW6C0 INT_L_X26Y118/NW6D0 INT_L_X26Y119/EE2A3 INT_L_X26Y119/NW6E0 INT_R_X25Y118/NW6END_S0_0 INT_R_X25Y119/EE2BEG3 INT_R_X25Y119/NL1BEG_N3 INT_R_X25Y119/NW6END0 INT_R_X27Y115/IMUX25 INT_R_X27Y115/LOGIC_OUTS4 INT_R_X27Y115/NW6BEG0 INT_R_X27Y118/IMUX7 INT_R_X27Y118/SL1END3 INT_R_X27Y119/EE2END3 INT_R_X27Y119/SL1BEG3 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X25Y119/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X25Y119/INT_R.NW6END0->>NL1BEG_N3 INT_R_X27Y115/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X27Y115/INT_R.LOGIC_OUTS4->>NW6BEG0 INT_R_X27Y118/INT_R.SL1END3->>IMUX7 INT_R_X27Y119/INT_R.EE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bn][0]_i_4_n_0 - 
wires: CLBLL_R_X27Y117/CLBLL_LL_B CLBLL_R_X27Y117/CLBLL_LOGIC_OUTS13 CLBLL_R_X27Y118/CLBLL_IMUX8 CLBLL_R_X27Y118/CLBLL_LL_A5 INT_R_X27Y117/LOGIC_OUTS13 INT_R_X27Y117/NL1BEG0 INT_R_X27Y117/NL1END_S3_0 INT_R_X27Y118/IMUX8 INT_R_X27Y118/NL1END0 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X27Y117/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X27Y118/INT_R.NL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[dsubre][2] - 
wires: CLBLL_R_X25Y116/CLBLL_SW2A1 CLBLL_R_X25Y117/CLBLL_EE2BEG1 CLBLL_R_X27Y117/CLBLL_BYP5 CLBLL_R_X27Y117/CLBLL_IMUX27 CLBLL_R_X27Y117/CLBLL_IMUX29 CLBLL_R_X27Y117/CLBLL_IMUX43 CLBLL_R_X27Y117/CLBLL_LL_B4 CLBLL_R_X27Y117/CLBLL_LL_C2 CLBLL_R_X27Y117/CLBLL_LL_D6 CLBLL_R_X27Y117/CLBLL_L_BX CLBLL_R_X27Y117/CLBLL_WR1END3 CLBLM_L_X26Y116/CLBLM_SW2A1 CLBLM_L_X26Y117/CLBLM_EE2BEG1 CLBLM_L_X26Y117/CLBLM_IMUX42 CLBLM_L_X26Y117/CLBLM_L_D6 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y115/CLBLM_L_AMUX CLBLM_L_X28Y117/CLBLM_WR1END3 INT_L_X26Y116/SW2A1 INT_L_X26Y117/EE2A1 INT_L_X26Y117/IMUX_L42 INT_L_X26Y117/SW2BEG1 INT_L_X26Y117/WL1END1 INT_L_X28Y115/LOGIC_OUTS_L16 INT_L_X28Y115/NN2BEG2 INT_L_X28Y116/NN2A2 INT_L_X28Y117/NN2END2 INT_L_X28Y117/WR1BEG3 INT_R_X25Y116/NL1BEG1 INT_R_X25Y116/SW2END1 INT_R_X25Y117/EE2BEG1 INT_R_X25Y117/NL1END1 INT_R_X27Y117/BYP5 INT_R_X27Y117/BYP_ALT5 INT_R_X27Y117/EE2END1 INT_R_X27Y117/IMUX27 INT_R_X27Y117/IMUX29 INT_R_X27Y117/IMUX43 INT_R_X27Y117/WL1BEG1 INT_R_X27Y117/WR1END3 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X26Y117/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X26Y117/INT_L.WL1END1->>IMUX_L42 INT_L_X26Y117/INT_L.WL1END1->>SW2BEG1 INT_L_X28Y115/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X28Y117/INT_L.NN2END2->>WR1BEG3 INT_R_X25Y116/INT_R.SW2END1->>NL1BEG1 INT_R_X25Y117/INT_R.NL1END1->>EE2BEG1 INT_R_X27Y117/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y117/INT_R.EE2END1->>BYP_ALT5 INT_R_X27Y117/INT_R.EE2END1->>IMUX27 INT_R_X27Y117/INT_R.EE2END1->>IMUX43 INT_R_X27Y117/INT_R.WR1END3->>IMUX29 INT_R_X27Y117/INT_R.WR1END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

x0/rin[bn][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bn][1]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y115/BRAM_EE2BEG1_0 CLBLL_L_X32Y116/CLBLL_EE4C1 CLBLL_R_X27Y116/CLBLL_SE2A1 CLBLL_R_X27Y117/CLBLL_IMUX42 CLBLL_R_X27Y117/CLBLL_L_D6 CLBLL_R_X27Y118/CLBLL_LL_B CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS13 CLBLL_R_X29Y116/CLBLL_EE4A1 CLBLM_L_X28Y116/CLBLM_SE2A1 CLBLM_L_X30Y116/CLBLM_EE4A1 CLBLM_L_X34Y116/CLBLM_EE4A1 CLBLM_L_X36Y116/CLBLM_EE4C1 CLBLM_R_X33Y116/CLBLM_EE4A1 CLBLM_R_X37Y115/CLBLM_EE2BEG1 CLBLM_R_X39Y115/CLBLM_IMUX2 CLBLM_R_X39Y115/CLBLM_M_A2 CLK_FEED_X78Y121/CLK_FEED_EE4C1 DSP_R_X35Y115/DSP_EE4C1_1 INT_INTERFACE_R_X31Y116/INT_INTERFACE_EE4C1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE4C1 INT_L_X28Y116/EE4BEG1 INT_L_X28Y116/SE2END1 INT_L_X30Y116/EE4B1 INT_L_X32Y116/EE4BEG1 INT_L_X32Y116/EE4END1 INT_L_X34Y116/EE4B1 INT_L_X36Y115/SE2A1 INT_L_X36Y116/EE4END1 INT_L_X36Y116/SE2BEG1 INT_L_X38Y115/EE2A1 INT_R_X27Y116/SE2A1 INT_R_X27Y117/IMUX42 INT_R_X27Y117/SE2BEG1 INT_R_X27Y117/SL1END1 INT_R_X27Y118/LOGIC_OUTS13 INT_R_X27Y118/SL1BEG1 INT_R_X29Y116/EE4A1 INT_R_X31Y116/EE4C1 INT_R_X33Y116/EE4A1 INT_R_X35Y116/EE4C1 INT_R_X37Y115/EE2BEG1 INT_R_X37Y115/SE2END1 INT_R_X39Y115/EE2END1 INT_R_X39Y115/IMUX2 VBRK_X73Y121/VBRK_EE4A1 VBRK_X79Y121/VBRK_EE4C1 VBRK_X89Y121/VBRK_EE4C1 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y118/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X28Y116/INT_L.SE2END1->>EE4BEG1 INT_L_X32Y116/INT_L.EE4END1->>EE4BEG1 INT_L_X36Y116/INT_L.EE4END1->>SE2BEG1 INT_R_X27Y117/INT_R.SL1END1->>IMUX42 INT_R_X27Y117/INT_R.SL1END1->>SE2BEG1 INT_R_X27Y118/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X37Y115/INT_R.SE2END1->>EE2BEG1 INT_R_X39Y115/INT_R.EE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bn][1]_i_3_n_0 - 
wires: CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS8 CLBLL_R_X27Y115/CLBLL_L_A CLBLL_R_X27Y117/CLBLL_IMUX37 CLBLL_R_X27Y117/CLBLL_L_D4 INT_R_X27Y115/LOGIC_OUTS8 INT_R_X27Y115/NL1BEG_N3 INT_R_X27Y115/NN2BEG3 INT_R_X27Y116/NN2A3 INT_R_X27Y117/IMUX37 INT_R_X27Y117/NN2END3 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 INT_R_X27Y115/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X27Y115/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X27Y117/INT_R.NN2END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bn][1]_i_4_n_0 - 
wires: CLBLL_R_X27Y116/CLBLL_LL_A CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS12 CLBLL_R_X27Y117/CLBLL_IMUX39 CLBLL_R_X27Y117/CLBLL_L_D3 CLBLL_R_X27Y119/CLBLL_NE2A0 CLBLM_L_X28Y119/CLBLM_IMUX34 CLBLM_L_X28Y119/CLBLM_L_C6 CLBLM_L_X28Y119/CLBLM_NE2A0 INT_L_X28Y118/NE2END_S3_0 INT_L_X28Y119/BYP_ALT0 INT_L_X28Y119/BYP_BOUNCE0 INT_L_X28Y119/IMUX_L34 INT_L_X28Y119/NE2END0 INT_R_X27Y116/LOGIC_OUTS12 INT_R_X27Y116/NN2BEG0 INT_R_X27Y117/IMUX39 INT_R_X27Y117/NN2A0 INT_R_X27Y117/NN2END_S2_0 INT_R_X27Y118/NE2BEG0 INT_R_X27Y118/NN2END0 INT_R_X27Y119/NE2A0 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X28Y119/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y119/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X28Y119/INT_L.NE2END0->>BYP_ALT0 INT_R_X27Y116/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X27Y117/INT_R.NN2END_S2_0->>IMUX39 INT_R_X27Y118/INT_R.NN2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_9_in[1] - 
wires: CLBLL_R_X25Y117/CLBLL_SW2A0 CLBLL_R_X25Y118/CLBLL_EE2BEG0 CLBLL_R_X27Y116/CLBLL_IMUX33 CLBLL_R_X27Y116/CLBLL_L_C1 CLBLL_R_X27Y118/CLBLL_IMUX24 CLBLL_R_X27Y118/CLBLL_LL_B5 CLBLM_L_X26Y117/CLBLM_SW2A0 CLBLM_L_X26Y118/CLBLM_EE2BEG0 CLBLM_L_X26Y118/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y118/CLBLM_M_AQ INT_L_X26Y117/SW2A0 INT_L_X26Y118/EE2A0 INT_L_X26Y118/LOGIC_OUTS_L4 INT_L_X26Y118/SW2BEG0 INT_R_X25Y117/NL1BEG0 INT_R_X25Y117/NL1END_S3_0 INT_R_X25Y117/SW2END0 INT_R_X25Y118/EE2BEG0 INT_R_X25Y118/NL1END0 INT_R_X27Y116/IMUX33 INT_R_X27Y116/SS2END0 INT_R_X27Y117/SS2A0 INT_R_X27Y118/EE2END0 INT_R_X27Y118/IMUX24 INT_R_X27Y118/SS2BEG0 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X26Y118/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y118/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X25Y117/INT_R.SW2END0->>NL1BEG0 INT_R_X25Y118/INT_R.NL1END0->>EE2BEG0 INT_R_X27Y116/INT_R.SS2END0->>IMUX33 INT_R_X27Y118/INT_R.EE2END0->>IMUX24 INT_R_X27Y118/INT_R.EE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bn][1]_i_5_n_0 - 
wires: CLBLL_R_X27Y117/CLBLL_LL_C CLBLL_R_X27Y117/CLBLL_LOGIC_OUTS14 CLBLL_R_X27Y118/CLBLL_IMUX18 CLBLL_R_X27Y118/CLBLL_LL_B2 INT_R_X27Y117/LOGIC_OUTS14 INT_R_X27Y117/NL1BEG1 INT_R_X27Y118/IMUX18 INT_R_X27Y118/NL1END1 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_R_X27Y117/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X27Y118/INT_R.NL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[bn][2] - 
wires: CLBLL_R_X27Y116/CLBLL_SW2A0 CLBLL_R_X27Y117/CLBLL_BYP0 CLBLL_R_X27Y117/CLBLL_L_AX CLBLM_L_X28Y116/CLBLM_SW2A0 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS22 CLBLM_L_X28Y117/CLBLM_M_CMUX INT_L_X28Y116/SW2A0 INT_L_X28Y117/LOGIC_OUTS_L22 INT_L_X28Y117/SW2BEG0 INT_R_X27Y116/NL1BEG0 INT_R_X27Y116/NL1END_S3_0 INT_R_X27Y116/SW2END0 INT_R_X27Y117/BYP0 INT_R_X27Y117/BYP_ALT0 INT_R_X27Y117/NL1END0 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X28Y117/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X28Y117/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X27Y116/INT_R.SW2END0->>NL1BEG0 INT_R_X27Y117/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y117/INT_R.NL1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bn][2]_i_2_n_0 - 
wires: CLBLL_R_X27Y114/CLBLL_IMUX18 CLBLL_R_X27Y114/CLBLL_LL_B2 CLBLL_R_X27Y117/CLBLL_SE2A2 CLBLL_R_X27Y117/CLBLL_SW4A2 CLBLL_R_X27Y118/CLBLL_LL_C CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS14 CLBLM_L_X28Y117/CLBLM_IMUX29 CLBLM_L_X28Y117/CLBLM_M_C2 CLBLM_L_X28Y117/CLBLM_SE2A2 CLBLM_L_X28Y117/CLBLM_SW4A2 INT_L_X26Y113/NL1BEG2 INT_L_X26Y113/SW6END2 INT_L_X26Y114/EL1BEG1 INT_L_X26Y114/NL1END2 INT_L_X28Y117/IMUX_L29 INT_L_X28Y117/SE2END2 INT_L_X28Y117/SW6BEG2 INT_R_X27Y113/SW6E2 INT_R_X27Y114/EL1END1 INT_R_X27Y114/IMUX18 INT_R_X27Y114/SW6D2 INT_R_X27Y115/SW6C2 INT_R_X27Y116/SW6B2 INT_R_X27Y117/SE2A2 INT_R_X27Y117/SW6A2 INT_R_X27Y118/LOGIC_OUTS14 INT_R_X27Y118/SE2BEG2 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y118/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y113/INT_L.SW6END2->>NL1BEG2 INT_L_X26Y114/INT_L.NL1END2->>EL1BEG1 INT_L_X28Y117/INT_L.SE2END2->>IMUX_L29 INT_L_X28Y117/INT_L.SE2END2->>SW6BEG2 INT_R_X27Y114/INT_R.EL1END1->>IMUX18 INT_R_X27Y118/INT_R.LOGIC_OUTS14->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_9_in[2] - 
wires: CLBLL_R_X27Y118/CLBLL_EE2A1 CLBLL_R_X27Y118/CLBLL_IMUX28 CLBLL_R_X27Y118/CLBLL_LL_C4 CLBLL_R_X27Y118/CLBLL_WR1END2 CLBLM_L_X26Y118/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y118/CLBLM_M_BQ CLBLM_L_X28Y118/CLBLM_EE2A1 CLBLM_L_X28Y118/CLBLM_IMUX18 CLBLM_L_X28Y118/CLBLM_M_B2 CLBLM_L_X28Y118/CLBLM_WR1END2 INT_L_X26Y118/EE2BEG1 INT_L_X26Y118/LOGIC_OUTS_L5 INT_L_X28Y118/EE2END1 INT_L_X28Y118/IMUX_L18 INT_L_X28Y118/WR1BEG2 INT_R_X27Y118/EE2A1 INT_R_X27Y118/IMUX28 INT_R_X27Y118/WR1END2 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X26Y118/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X26Y118/INT_L.LOGIC_OUTS_L5->>EE2BEG1 INT_L_X28Y118/INT_L.EE2END1->>IMUX_L18 INT_L_X28Y118/INT_L.EE2END1->>WR1BEG2 INT_R_X27Y118/INT_R.WR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bn][2]_i_3_n_0 - 
wires: CLBLL_R_X27Y117/CLBLL_EL1BEG2 CLBLL_R_X27Y117/CLBLL_LL_D CLBLL_R_X27Y117/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y118/CLBLL_IMUX22 CLBLL_R_X27Y118/CLBLL_LL_C3 CLBLL_R_X27Y118/CLBLL_WR1END3 CLBLM_L_X28Y117/CLBLM_EL1BEG2 CLBLM_L_X28Y118/CLBLM_WR1END3 INT_L_X28Y117/EL1END2 INT_L_X28Y117/NR1BEG2 INT_L_X28Y118/NR1END2 INT_L_X28Y118/WR1BEG3 INT_R_X27Y117/EL1BEG2 INT_R_X27Y117/LOGIC_OUTS15 INT_R_X27Y118/IMUX22 INT_R_X27Y118/WR1END3 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X28Y117/INT_L.EL1END2->>NR1BEG2 INT_L_X28Y118/INT_L.NR1END2->>WR1BEG3 INT_R_X27Y117/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_R_X27Y118/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[bn][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bn][3]_i_2_n_0 - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX6 CLBLL_R_X27Y111/CLBLL_L_A1 CLBLL_R_X27Y117/CLBLL_IMUX6 CLBLL_R_X27Y117/CLBLL_L_A1 CLBLL_R_X27Y118/CLBLL_LL_D CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS15 INT_R_X27Y111/IMUX6 INT_R_X27Y111/SL1END3 INT_R_X27Y112/SL1BEG3 INT_R_X27Y112/SS6END3 INT_R_X27Y113/SS6E3 INT_R_X27Y113/SS6END_N0_3 INT_R_X27Y114/SS6D3 INT_R_X27Y115/SS6C3 INT_R_X27Y116/SS6B3 INT_R_X27Y117/IMUX6 INT_R_X27Y117/SL1END3 INT_R_X27Y117/SS6A3 INT_R_X27Y118/LOGIC_OUTS15 INT_R_X27Y118/SL1BEG3 INT_R_X27Y118/SS6BEG3 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y118/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X27Y111/INT_R.SL1END3->>IMUX6 INT_R_X27Y112/INT_R.SS6END3->>SL1BEG3 INT_R_X27Y117/INT_R.SL1END3->>IMUX6 INT_R_X27Y118/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X27Y118/INT_R.LOGIC_OUTS15->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_9_in[3] - 
wires: CLBLL_R_X27Y118/CLBLL_IMUX37 CLBLL_R_X27Y118/CLBLL_IMUX45 CLBLL_R_X27Y118/CLBLL_LL_D2 CLBLL_R_X27Y118/CLBLL_L_D4 CLBLM_L_X26Y118/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y118/CLBLM_M_CQ INT_L_X26Y118/LOGIC_OUTS_L6 INT_L_X26Y118/NE2BEG2 INT_L_X26Y119/NE2A2 INT_R_X27Y118/IMUX37 INT_R_X27Y118/IMUX45 INT_R_X27Y118/SL1END2 INT_R_X27Y119/NE2END2 INT_R_X27Y119/SL1BEG2 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X26Y118/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X26Y118/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X27Y118/INT_R.SL1END2->>IMUX37 INT_R_X27Y118/INT_R.SL1END2->>IMUX45 INT_R_X27Y119/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[bn][3]_i_3_n_0 - 
wires: CLBLL_R_X27Y118/CLBLL_IMUX38 CLBLL_R_X27Y118/CLBLL_LL_D3 CLBLM_L_X26Y117/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y117/CLBLM_L_D INT_L_X26Y117/LOGIC_OUTS_L11 INT_L_X26Y117/NE2BEG3 INT_L_X26Y118/NE2A3 INT_R_X27Y118/IMUX38 INT_R_X27Y118/NE2END3 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X26Y117/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y117/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_R_X27Y118/INT_R.NE2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[bs][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/v[te][0] - 
wires: CLBLL_R_X25Y114/CLBLL_IMUX11 CLBLL_R_X25Y114/CLBLL_LL_A4 CLBLL_R_X25Y114/CLBLL_WR1END1 CLBLM_L_X26Y113/CLBLM_IMUX1 CLBLM_L_X26Y113/CLBLM_IMUX9 CLBLM_L_X26Y113/CLBLM_L_A5 CLBLM_L_X26Y113/CLBLM_M_A3 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y114/CLBLM_M_A CLBLM_L_X26Y114/CLBLM_WR1END1 INT_L_X26Y113/IMUX_L1 INT_L_X26Y113/IMUX_L9 INT_L_X26Y113/SL1END0 INT_L_X26Y114/LOGIC_OUTS_L12 INT_L_X26Y114/SL1BEG0 INT_L_X26Y114/WR1BEG1 INT_R_X25Y114/IMUX11 INT_R_X25Y114/WR1END1 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y113/INT_L.SL1END0->>IMUX_L1 INT_L_X26Y113/INT_L.SL1END0->>IMUX_L9 INT_L_X26Y114/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X26Y114/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X25Y114/INT_R.WR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[bs][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/v[te][1] - 
wires: CLBLL_R_X25Y114/CLBLL_IMUX2 CLBLL_R_X25Y114/CLBLL_LL_A2 CLBLL_R_X25Y114/CLBLL_WL1END0 CLBLM_L_X26Y113/CLBLM_IMUX18 CLBLM_L_X26Y113/CLBLM_M_B2 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y114/CLBLM_M_B CLBLM_L_X26Y114/CLBLM_WL1END0 CLBLM_L_X26Y115/CLBLM_IMUX10 CLBLM_L_X26Y115/CLBLM_L_A4 INT_L_X26Y113/IMUX_L18 INT_L_X26Y113/SL1END1 INT_L_X26Y114/LOGIC_OUTS_L13 INT_L_X26Y114/NR1BEG1 INT_L_X26Y114/SL1BEG1 INT_L_X26Y114/WL1BEG0 INT_L_X26Y115/IMUX_L10 INT_L_X26Y115/NR1END1 INT_R_X25Y114/IMUX2 INT_R_X25Y114/WL1END0 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y115/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X26Y113/INT_L.SL1END1->>IMUX_L18 INT_L_X26Y114/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X26Y114/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X26Y114/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_L_X26Y115/INT_L.NR1END1->>IMUX_L10 INT_R_X25Y114/INT_R.WL1END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[bs][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/v[te][2] - 
wires: CLBLL_R_X25Y114/CLBLL_IMUX27 CLBLL_R_X25Y114/CLBLL_LL_B4 CLBLL_R_X25Y114/CLBLL_WL1END1 CLBLM_L_X26Y113/CLBLM_IMUX26 CLBLM_L_X26Y113/CLBLM_IMUX7 CLBLM_L_X26Y113/CLBLM_L_B4 CLBLM_L_X26Y113/CLBLM_M_A1 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y114/CLBLM_M_C CLBLM_L_X26Y114/CLBLM_WL1END1 INT_L_X26Y113/IMUX_L26 INT_L_X26Y113/IMUX_L7 INT_L_X26Y113/SR1BEG_S0 INT_L_X26Y113/SR1END3 INT_L_X26Y114/LOGIC_OUTS_L14 INT_L_X26Y114/SR1BEG3 INT_L_X26Y114/SR1END_N3_3 INT_L_X26Y114/WL1BEG1 INT_R_X25Y114/IMUX27 INT_R_X25Y114/WL1END1 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y113/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X26Y113/INT_L.SR1END3->>IMUX_L7 INT_L_X26Y113/INT_L.SR1END3->>SR1BEG_S0 INT_L_X26Y114/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_L_X26Y114/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X25Y114/INT_R.WL1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[bs][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/v[te][3] - 
wires: CLBLL_R_X25Y114/CLBLL_IMUX17 CLBLL_R_X25Y114/CLBLL_LL_B3 CLBLL_R_X25Y114/CLBLL_WL1END2 CLBLM_L_X26Y113/CLBLM_IMUX14 CLBLM_L_X26Y113/CLBLM_IMUX15 CLBLM_L_X26Y113/CLBLM_L_B1 CLBLM_L_X26Y113/CLBLM_M_B1 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y114/CLBLM_M_D CLBLM_L_X26Y114/CLBLM_WL1END2 INT_L_X26Y113/IMUX_L14 INT_L_X26Y113/IMUX_L15 INT_L_X26Y113/SL1END3 INT_L_X26Y114/LOGIC_OUTS_L15 INT_L_X26Y114/SL1BEG3 INT_L_X26Y114/WL1BEG2 INT_R_X25Y114/FAN_ALT5 INT_R_X25Y114/FAN_BOUNCE5 INT_R_X25Y114/IMUX17 INT_R_X25Y114/WL1END2 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y113/INT_L.SL1END3->>IMUX_L14 INT_L_X26Y113/INT_L.SL1END3->>IMUX_L15 INT_L_X26Y114/INT_L.LOGIC_OUTS_L15->>SL1BEG3 INT_L_X26Y114/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X25Y114/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y114/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X25Y114/INT_R.WL1END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/rin[bw][0] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_EE2BEG2 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_WL1END1 BRAM_L_X38Y115/BRAM_EE2BEG2_3 BRAM_L_X38Y115/BRAM_WL1END1_3 CLBLL_L_X32Y117/CLBLL_EE4C2 CLBLL_R_X29Y117/CLBLL_EE4A2 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y117/CLBLM_M_C CLBLM_L_X30Y117/CLBLM_EE4A2 CLBLM_L_X34Y113/CLBLM_SE4C2 CLBLM_L_X34Y117/CLBLM_EE4A2 CLBLM_L_X36Y117/CLBLM_EE4C2 CLBLM_L_X36Y117/CLBLM_NE4C2 CLBLM_L_X36Y118/CLBLM_BYP4 CLBLM_L_X36Y118/CLBLM_BYP5 CLBLM_L_X36Y118/CLBLM_L_BX CLBLM_L_X36Y118/CLBLM_M_BX CLBLM_R_X33Y113/CLBLM_SE4C2 CLBLM_R_X33Y117/CLBLM_EE4A2 CLBLM_R_X37Y118/CLBLM_BYP4 CLBLM_R_X37Y118/CLBLM_BYP5 CLBLM_R_X37Y118/CLBLM_EE2BEG2 CLBLM_R_X37Y118/CLBLM_L_BX CLBLM_R_X37Y118/CLBLM_M_BX CLBLM_R_X37Y118/CLBLM_WL1END1 CLK_FEED_X78Y122/CLK_FEED_EE4C2 DSP_R_X35Y115/DSP_EE4C2_2 DSP_R_X35Y115/DSP_NE4C2_2 INT_INTERFACE_R_X31Y117/INT_INTERFACE_EE4C2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_EE4C2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_NE4C2 INT_L_X28Y117/EE4BEG2 INT_L_X28Y117/LOGIC_OUTS_L14 INT_L_X30Y117/EE4B2 INT_L_X32Y117/EE4BEG2 INT_L_X32Y117/EE4END2 INT_L_X32Y117/SE6BEG2 INT_L_X34Y113/NE6BEG2 INT_L_X34Y113/SE6END2 INT_L_X34Y117/EE4B2 INT_L_X36Y117/EE4END2 INT_L_X36Y117/NE2BEG2 INT_L_X36Y117/NE6END2 INT_L_X36Y117/NL1BEG1 INT_L_X36Y118/BYP_ALT4 INT_L_X36Y118/BYP_ALT5 INT_L_X36Y118/BYP_L4 INT_L_X36Y118/BYP_L5 INT_L_X36Y118/FAN_ALT3 INT_L_X36Y118/FAN_BOUNCE3 INT_L_X36Y118/NE2A2 INT_L_X36Y118/NL1END1 INT_L_X36Y118/WR1END3 INT_L_X38Y118/EE2A2 INT_L_X38Y118/WL1BEG1 INT_L_X38Y118/WR1END3 INT_R_X29Y117/EE4A2 INT_R_X31Y117/EE4C2 INT_R_X33Y113/SE6E2 INT_R_X33Y114/SE6D2 INT_R_X33Y115/SE6C2 INT_R_X33Y116/SE6B2 INT_R_X33Y117/EE4A2 INT_R_X33Y117/SE6A2 INT_R_X35Y113/NE6A2 INT_R_X35Y114/NE6B2 INT_R_X35Y115/NE6C2 INT_R_X35Y116/NE6D2 INT_R_X35Y117/EE4C2 INT_R_X35Y117/NE6E2 INT_R_X37Y118/BYP4 INT_R_X37Y118/BYP5 INT_R_X37Y118/BYP_ALT4 INT_R_X37Y118/BYP_ALT5 INT_R_X37Y118/EE2BEG2 INT_R_X37Y118/NE2END2 INT_R_X37Y118/WL1END1 INT_R_X37Y118/WR1BEG3 INT_R_X39Y118/EE2END2 INT_R_X39Y118/WR1BEG3 VBRK_X73Y122/VBRK_EE4A2 VBRK_X79Y122/VBRK_EE4C2 VBRK_X89Y122/VBRK_EE4C2 VBRK_X89Y122/VBRK_NE4C2 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X36Y118/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y118/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y118/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y118/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X28Y117/INT_L.LOGIC_OUTS_L14->>EE4BEG2 INT_L_X32Y117/INT_L.EE4END2->>EE4BEG2 INT_L_X32Y117/INT_L.EE4END2->>SE6BEG2 INT_L_X34Y113/INT_L.SE6END2->>NE6BEG2 INT_L_X36Y117/INT_L.EE4END2->>NE2BEG2 INT_L_X36Y117/INT_L.NE6END2->>NL1BEG1 INT_L_X36Y118/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y118/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y118/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X36Y118/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X36Y118/INT_L.NL1END1->>BYP_ALT4 INT_L_X36Y118/INT_L.WR1END3->>FAN_ALT3 INT_L_X38Y118/INT_L.WR1END3->>WL1BEG1 INT_R_X37Y118/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y118/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y118/INT_R.NE2END2->>BYP_ALT5 INT_R_X37Y118/INT_R.NE2END2->>EE2BEG2 INT_R_X37Y118/INT_R.NE2END2->>WR1BEG3 INT_R_X37Y118/INT_R.WL1END1->>BYP_ALT4 INT_R_X39Y118/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[bx][0]_i_1_n_0 - 
wires: CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y117/CLBLM_L_A CLBLM_L_X36Y118/CLBLM_EL1BEG2 CLBLM_L_X36Y118/CLBLM_FAN7 CLBLM_L_X36Y118/CLBLM_M_CE DSP_R_X35Y115/DSP_EL1BEG2_3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EL1BEG2 INT_L_X34Y117/LOGIC_OUTS_L8 INT_L_X34Y117/NE2BEG0 INT_L_X34Y118/NE2A0 INT_L_X36Y118/EL1END2 INT_L_X36Y118/FAN_ALT7 INT_L_X36Y118/FAN_L7 INT_R_X35Y117/NE2END_S3_0 INT_R_X35Y118/EL1BEG2 INT_R_X35Y118/NE2END0 INT_R_X35Y118/NL1BEG_N3 VBRK_X89Y123/VBRK_EL1BEG2 
pips: CLBLM_L_X34Y117/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y118/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X34Y117/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_L_X36Y118/INT_L.EL1END2->>FAN_ALT7 INT_L_X36Y118/INT_L.FAN_ALT7->>FAN_L7 INT_R_X35Y118/INT_R.NE2END0->>NL1BEG_N3 INT_R_X35Y118/INT_R.NL1BEG_N3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[bx][0]_i_3_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_EE4B1 CLBLL_R_X27Y116/CLBLL_EE2BEG1 CLBLL_R_X29Y116/CLBLL_EE4BEG1 CLBLM_L_X26Y114/CLBLM_IMUX11 CLBLM_L_X26Y114/CLBLM_IMUX27 CLBLM_L_X26Y114/CLBLM_IMUX35 CLBLM_L_X26Y114/CLBLM_IMUX43 CLBLM_L_X26Y114/CLBLM_M_A4 CLBLM_L_X26Y114/CLBLM_M_B4 CLBLM_L_X26Y114/CLBLM_M_C6 CLBLM_L_X26Y114/CLBLM_M_D6 CLBLM_L_X26Y116/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y116/CLBLM_L_A CLBLM_L_X28Y116/CLBLM_EE2BEG1 CLBLM_L_X30Y116/CLBLM_EE4BEG1 CLBLM_L_X34Y117/CLBLM_IMUX10 CLBLM_L_X34Y117/CLBLM_IMUX19 CLBLM_L_X34Y117/CLBLM_IMUX34 CLBLM_L_X34Y117/CLBLM_IMUX41 CLBLM_L_X34Y117/CLBLM_L_A4 CLBLM_L_X34Y117/CLBLM_L_B2 CLBLM_L_X34Y117/CLBLM_L_C6 CLBLM_L_X34Y117/CLBLM_L_D1 CLBLM_L_X34Y117/CLBLM_NE2A1 CLBLM_R_X33Y117/CLBLM_NE2A1 CLK_FEED_X78Y121/CLK_FEED_EE4B1 INT_INTERFACE_R_X31Y116/INT_INTERFACE_EE4B1 INT_L_X26Y114/IMUX_L11 INT_L_X26Y114/IMUX_L27 INT_L_X26Y114/IMUX_L35 INT_L_X26Y114/IMUX_L43 INT_L_X26Y114/SL1END1 INT_L_X26Y115/SL1BEG1 INT_L_X26Y115/SR1END1 INT_L_X26Y116/ER1BEG1 INT_L_X26Y116/LOGIC_OUTS_L8 INT_L_X26Y116/SR1BEG1 INT_L_X28Y116/EE2A1 INT_L_X30Y116/EE4A1 INT_L_X32Y116/EE4C1 INT_L_X34Y117/IMUX_L10 INT_L_X34Y117/IMUX_L19 INT_L_X34Y117/IMUX_L34 INT_L_X34Y117/IMUX_L41 INT_L_X34Y117/NE2END1 INT_R_X27Y116/EE2BEG1 INT_R_X27Y116/ER1END1 INT_R_X29Y116/EE2END1 INT_R_X29Y116/EE4BEG1 INT_R_X31Y116/EE4B1 INT_R_X33Y116/EE4END1 INT_R_X33Y116/NE2BEG1 INT_R_X33Y117/NE2A1 VBRK_X73Y121/VBRK_EE4BEG1 VBRK_X79Y121/VBRK_EE4B1 
pips: CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y116/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X26Y114/INT_L.SL1END1->>IMUX_L11 INT_L_X26Y114/INT_L.SL1END1->>IMUX_L27 INT_L_X26Y114/INT_L.SL1END1->>IMUX_L35 INT_L_X26Y114/INT_L.SL1END1->>IMUX_L43 INT_L_X26Y115/INT_L.SR1END1->>SL1BEG1 INT_L_X26Y116/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X26Y116/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_L_X34Y117/INT_L.NE2END1->>IMUX_L10 INT_L_X34Y117/INT_L.NE2END1->>IMUX_L19 INT_L_X34Y117/INT_L.NE2END1->>IMUX_L34 INT_L_X34Y117/INT_L.NE2END1->>IMUX_L41 INT_R_X27Y116/INT_R.ER1END1->>EE2BEG1 INT_R_X29Y116/INT_R.EE2END1->>EE4BEG1 INT_R_X33Y116/INT_R.EE4END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

x0/rin[bx][0] - 
wires: CLBLL_L_X32Y118/CLBLL_LL_B CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS13 CLBLM_L_X34Y118/CLBLM_EE4A1 CLBLM_L_X36Y118/CLBLM_BYP2 CLBLM_L_X36Y118/CLBLM_BYP3 CLBLM_L_X36Y118/CLBLM_EE4C1 CLBLM_L_X36Y118/CLBLM_L_CX CLBLM_L_X36Y118/CLBLM_M_CX CLBLM_R_X33Y118/CLBLM_EE4A1 CLBLM_R_X37Y118/CLBLM_BYP2 CLBLM_R_X37Y118/CLBLM_BYP3 CLBLM_R_X37Y118/CLBLM_L_CX CLBLM_R_X37Y118/CLBLM_M_CX DSP_R_X35Y115/DSP_EE4C1_3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EE4C1 INT_L_X32Y118/EE4BEG1 INT_L_X32Y118/LOGIC_OUTS_L13 INT_L_X34Y118/EE4B1 INT_L_X36Y118/BYP_ALT2 INT_L_X36Y118/BYP_ALT3 INT_L_X36Y118/BYP_L2 INT_L_X36Y118/BYP_L3 INT_L_X36Y118/EE4END1 INT_L_X36Y118/ER1BEG2 INT_L_X36Y118/FAN_ALT1 INT_L_X36Y118/FAN_BOUNCE1 INT_L_X36Y118/NN2BEG1 INT_L_X36Y118/SR1END2 INT_L_X36Y119/NN2A1 INT_L_X36Y119/SR1BEG2 INT_L_X36Y119/SR1END1 INT_L_X36Y120/NN2END1 INT_L_X36Y120/SR1BEG1 INT_R_X33Y118/EE4A1 INT_R_X35Y118/EE4C1 INT_R_X37Y118/BYP2 INT_R_X37Y118/BYP3 INT_R_X37Y118/BYP_ALT2 INT_R_X37Y118/BYP_ALT3 INT_R_X37Y118/ER1END2 VBRK_X89Y123/VBRK_EE4C1 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X36Y118/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y118/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y118/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y118/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X32Y118/INT_L.LOGIC_OUTS_L13->>EE4BEG1 INT_L_X36Y118/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y118/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y118/INT_L.EE4END1->>ER1BEG2 INT_L_X36Y118/INT_L.EE4END1->>NN2BEG1 INT_L_X36Y118/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y118/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X36Y118/INT_L.SR1END2->>BYP_ALT3 INT_L_X36Y118/INT_L.SR1END2->>FAN_ALT1 INT_L_X36Y119/INT_L.SR1END1->>SR1BEG2 INT_L_X36Y120/INT_L.NN2END1->>SR1BEG1 INT_R_X37Y118/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y118/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y118/INT_R.ER1END2->>BYP_ALT2 INT_R_X37Y118/INT_R.ER1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[reset][0]_i_4_n_0 - 
wires: CLBLL_R_X25Y117/CLBLL_NW2A2 CLBLL_R_X27Y115/CLBLL_IMUX28 CLBLL_R_X27Y115/CLBLL_LL_C4 CLBLL_R_X27Y120/CLBLL_LL_AMUX CLBLL_R_X27Y120/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y116/CLBLM_IMUX16 CLBLM_L_X24Y116/CLBLM_IMUX34 CLBLM_L_X24Y116/CLBLM_IMUX42 CLBLM_L_X24Y116/CLBLM_IMUX5 CLBLM_L_X24Y116/CLBLM_L_A6 CLBLM_L_X24Y116/CLBLM_L_B3 CLBLM_L_X24Y116/CLBLM_L_C6 CLBLM_L_X24Y116/CLBLM_L_D6 CLBLM_L_X26Y116/CLBLM_IMUX5 CLBLM_L_X26Y116/CLBLM_L_A6 CLBLM_L_X26Y117/CLBLM_NW2A2 INT_L_X24Y116/BYP_ALT5 INT_L_X24Y116/BYP_BOUNCE5 INT_L_X24Y116/FAN_ALT7 INT_L_X24Y116/FAN_BOUNCE7 INT_L_X24Y116/IMUX_L16 INT_L_X24Y116/IMUX_L34 INT_L_X24Y116/IMUX_L42 INT_L_X24Y116/IMUX_L5 INT_L_X24Y116/SW2END1 INT_L_X26Y114/NN2BEG2 INT_L_X26Y114/WL1END1 INT_L_X26Y115/NN2A2 INT_L_X26Y116/IMUX_L5 INT_L_X26Y116/NN2END2 INT_L_X26Y116/NW2BEG2 INT_L_X26Y117/NW2A2 INT_R_X25Y116/SW2A1 INT_R_X25Y117/NW2END2 INT_R_X25Y117/SW2BEG1 INT_R_X27Y114/NR1BEG2 INT_R_X27Y114/SS6END2 INT_R_X27Y114/WL1BEG1 INT_R_X27Y115/IMUX28 INT_R_X27Y115/NR1END2 INT_R_X27Y115/SS6E2 INT_R_X27Y116/SS6D2 INT_R_X27Y117/SS6C2 INT_R_X27Y118/SS6B2 INT_R_X27Y119/SS6A2 INT_R_X27Y120/LOGIC_OUTS20 INT_R_X27Y120/SS6BEG2 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y120/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X24Y116/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X24Y116/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X24Y116/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X24Y116/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X24Y116/INT_L.SW2END1->>BYP_ALT5 INT_L_X24Y116/INT_L.SW2END1->>FAN_ALT7 INT_L_X24Y116/INT_L.SW2END1->>IMUX_L34 INT_L_X24Y116/INT_L.SW2END1->>IMUX_L42 INT_L_X26Y114/INT_L.WL1END1->>NN2BEG2 INT_L_X26Y116/INT_L.NN2END2->>IMUX_L5 INT_L_X26Y116/INT_L.NN2END2->>NW2BEG2 INT_R_X25Y117/INT_R.NW2END2->>SW2BEG1 INT_R_X27Y114/INT_R.SS6END2->>NR1BEG2 INT_R_X27Y114/INT_R.SS6END2->>WL1BEG1 INT_R_X27Y115/INT_R.NR1END2->>IMUX28 INT_R_X27Y120/INT_R.LOGIC_OUTS20->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[bx][1]_i_1_n_0 - 
wires: CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS9 CLBLM_L_X34Y117/CLBLM_L_B CLBLM_L_X36Y117/CLBLM_SE2A1 CLBLM_L_X36Y118/CLBLM_FAN6 CLBLM_L_X36Y118/CLBLM_L_CE DSP_R_X35Y115/DSP_SE2A1_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_SE2A1 INT_L_X34Y117/LOGIC_OUTS_L9 INT_L_X34Y117/NE2BEG1 INT_L_X34Y118/NE2A1 INT_L_X36Y117/NR1BEG1 INT_L_X36Y117/SE2END1 INT_L_X36Y118/FAN_ALT6 INT_L_X36Y118/FAN_L6 INT_L_X36Y118/NR1END1 INT_R_X35Y117/SE2A1 INT_R_X35Y118/NE2END1 INT_R_X35Y118/SE2BEG1 VBRK_X89Y122/VBRK_SE2A1 
pips: CLBLM_L_X34Y117/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y118/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X34Y117/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_L_X36Y117/INT_L.SE2END1->>NR1BEG1 INT_L_X36Y118/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y118/INT_L.NR1END1->>FAN_ALT6 INT_R_X35Y118/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[bx][2]_i_1_n_0 - 
wires: CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS10 CLBLM_L_X34Y117/CLBLM_L_C CLBLM_L_X36Y118/CLBLM_EE2BEG2 CLBLM_R_X37Y118/CLBLM_FAN7 CLBLM_R_X37Y118/CLBLM_M_CE DSP_R_X35Y115/DSP_EE2BEG2_3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EE2BEG2 INT_L_X34Y117/LOGIC_OUTS_L10 INT_L_X34Y117/NE2BEG2 INT_L_X34Y118/NE2A2 INT_L_X36Y118/EE2A2 INT_R_X35Y118/EE2BEG2 INT_R_X35Y118/NE2END2 INT_R_X37Y118/EE2END2 INT_R_X37Y118/FAN7 INT_R_X37Y118/FAN_ALT7 VBRK_X89Y123/VBRK_EE2BEG2 
pips: CLBLM_L_X34Y117/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y118/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X34Y117/INT_L.LOGIC_OUTS_L10->>NE2BEG2 INT_R_X35Y118/INT_R.NE2END2->>EE2BEG2 INT_R_X37Y118/INT_R.EE2END2->>FAN_ALT7 INT_R_X37Y118/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[bx][3]_i_1_n_0 - 
wires: CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS11 CLBLM_L_X34Y117/CLBLM_L_D CLBLM_L_X36Y118/CLBLM_SE2A2 CLBLM_R_X37Y118/CLBLM_FAN6 CLBLM_R_X37Y118/CLBLM_L_CE DSP_R_X35Y115/DSP_SE2A2_3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_SE2A2 INT_L_X34Y117/LOGIC_OUTS_L11 INT_L_X34Y117/NL1BEG2 INT_L_X34Y118/NE2BEG2 INT_L_X34Y118/NL1END2 INT_L_X34Y119/NE2A2 INT_L_X36Y118/EL1BEG1 INT_L_X36Y118/SE2END2 INT_R_X35Y118/SE2A2 INT_R_X35Y119/NE2END2 INT_R_X35Y119/SE2BEG2 INT_R_X37Y118/EL1END1 INT_R_X37Y118/FAN6 INT_R_X37Y118/FAN_ALT6 VBRK_X89Y123/VBRK_SE2A2 
pips: CLBLM_L_X34Y117/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X37Y118/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X34Y117/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X34Y118/INT_L.NL1END2->>NE2BEG2 INT_L_X36Y118/INT_L.SE2END2->>EL1BEG1 INT_R_X35Y119/INT_R.NE2END2->>SE2BEG2 INT_R_X37Y118/INT_R.EL1END1->>FAN_ALT6 INT_R_X37Y118/INT_R.FAN_ALT6->>FAN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/rin[bz][0] - 
wires: CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y118/CLBLL_L_A CLBLM_L_X34Y114/CLBLM_SE4C0 CLBLM_L_X36Y118/CLBLM_BYP6 CLBLM_L_X36Y118/CLBLM_BYP7 CLBLM_L_X36Y118/CLBLM_L_DX CLBLM_L_X36Y118/CLBLM_M_DX CLBLM_L_X36Y118/CLBLM_NE4C0 CLBLM_R_X33Y114/CLBLM_SE4C0 CLBLM_R_X37Y118/CLBLM_BYP6 CLBLM_R_X37Y118/CLBLM_BYP7 CLBLM_R_X37Y118/CLBLM_L_DX CLBLM_R_X37Y118/CLBLM_M_DX DSP_R_X35Y115/DSP_NE4C0_3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_NE4C0 INT_L_X32Y118/LOGIC_OUTS_L8 INT_L_X32Y118/SE6BEG0 INT_L_X34Y114/NE6BEG0 INT_L_X34Y114/SE6END0 INT_L_X36Y118/BYP_ALT6 INT_L_X36Y118/BYP_ALT7 INT_L_X36Y118/BYP_BOUNCE6 INT_L_X36Y118/BYP_L6 INT_L_X36Y118/BYP_L7 INT_L_X36Y118/NE2BEG0 INT_L_X36Y118/NE6END0 INT_L_X36Y118/NL1BEG_N3 INT_L_X36Y119/BYP_BOUNCE_N3_6 INT_L_X36Y119/NE2A0 INT_R_X33Y114/SE6E0 INT_R_X33Y115/SE6D0 INT_R_X33Y116/SE6C0 INT_R_X33Y117/SE6B0 INT_R_X33Y118/SE6A0 INT_R_X35Y114/NE6A0 INT_R_X35Y115/NE6B0 INT_R_X35Y116/NE6C0 INT_R_X35Y117/NE6D0 INT_R_X35Y118/NE6E0 INT_R_X37Y118/BYP6 INT_R_X37Y118/BYP7 INT_R_X37Y118/BYP_ALT6 INT_R_X37Y118/BYP_ALT7 INT_R_X37Y118/FAN_BOUNCE_S3_0 INT_R_X37Y118/NE2END_S3_0 INT_R_X37Y119/FAN_ALT0 INT_R_X37Y119/FAN_BOUNCE0 INT_R_X37Y119/NE2END0 VBRK_X89Y123/VBRK_NE4C0 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X36Y118/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y118/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X37Y118/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X37Y118/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X32Y118/INT_L.LOGIC_OUTS_L8->>SE6BEG0 INT_L_X34Y114/INT_L.SE6END0->>NE6BEG0 INT_L_X36Y118/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X36Y118/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y118/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y118/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X36Y118/INT_L.NE6END0->>NE2BEG0 INT_L_X36Y118/INT_L.NE6END0->>NL1BEG_N3 INT_L_X36Y118/INT_L.NL1BEG_N3->>BYP_ALT6 INT_R_X37Y118/INT_R.BYP_ALT6->>BYP6 INT_R_X37Y118/INT_R.BYP_ALT7->>BYP7 INT_R_X37Y118/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X37Y118/INT_R.NE2END_S3_0->>BYP_ALT7 INT_R_X37Y119/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X37Y119/INT_R.NE2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[cnt][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[cnt][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[cnt][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/v[slv][haddr] - 
wires: BRAM_INT_INTERFACE_L_X38Y114/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_EE2BEG2 BRAM_L_X38Y110/BRAM_EE2BEG1_4 BRAM_L_X38Y120/BRAM_EE2BEG2_1 CLBLL_L_X32Y119/CLBLL_FAN7 CLBLL_L_X32Y119/CLBLL_LL_CE CLBLL_L_X32Y120/CLBLL_EE4C2 CLBLL_R_X27Y114/CLBLL_IMUX4 CLBLL_R_X27Y114/CLBLL_LL_A6 CLBLL_R_X27Y114/CLBLL_WW2END1 CLBLL_R_X27Y116/CLBLL_FAN7 CLBLL_R_X27Y116/CLBLL_LL_CE CLBLL_R_X27Y119/CLBLL_FAN7 CLBLL_R_X27Y119/CLBLL_LL_CE CLBLL_R_X27Y120/CLBLL_NE2A2 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y114/CLBLL_L_B CLBLL_R_X29Y115/CLBLL_FAN6 CLBLL_R_X29Y115/CLBLL_L_CE CLBLL_R_X29Y120/CLBLL_EE4A2 CLBLM_L_X28Y114/CLBLM_IMUX3 CLBLM_L_X28Y114/CLBLM_L_A2 CLBLM_L_X28Y114/CLBLM_WW2END1 CLBLM_L_X28Y120/CLBLM_NE2A2 CLBLM_L_X30Y120/CLBLM_EE4A2 CLBLM_L_X34Y120/CLBLM_EE4A2 CLBLM_L_X34Y121/CLBLM_SE4BEG2 CLBLM_L_X36Y114/CLBLM_FAN6 CLBLM_L_X36Y114/CLBLM_L_CE CLBLM_L_X36Y117/CLBLM_EE2BEG2 CLBLM_L_X36Y117/CLBLM_EL1BEG1 CLBLM_L_X36Y120/CLBLM_EE4C2 CLBLM_L_X36Y121/CLBLM_FAN7 CLBLM_L_X36Y121/CLBLM_M_CE CLBLM_L_X36Y122/CLBLM_EL1BEG1 CLBLM_L_X36Y122/CLBLM_FAN6 CLBLM_L_X36Y122/CLBLM_L_CE CLBLM_L_X36Y122/CLBLM_NW2A2 CLBLM_R_X33Y120/CLBLM_EE4A2 CLBLM_R_X33Y121/CLBLM_FAN6 CLBLM_R_X33Y121/CLBLM_L_CE CLBLM_R_X33Y121/CLBLM_SE4BEG2 CLBLM_R_X33Y124/CLBLM_FAN7 CLBLM_R_X33Y124/CLBLM_M_CE CLBLM_R_X37Y114/CLBLM_EE2BEG1 CLBLM_R_X37Y117/CLBLM_FAN7 CLBLM_R_X37Y117/CLBLM_M_CE CLBLM_R_X37Y121/CLBLM_EE2BEG2 CLBLM_R_X37Y121/CLBLM_FAN7 CLBLM_R_X37Y121/CLBLM_M_CE CLBLM_R_X39Y114/CLBLM_FAN6 CLBLM_R_X39Y114/CLBLM_L_CE CLBLM_R_X39Y115/CLBLM_FAN6 CLBLM_R_X39Y115/CLBLM_L_CE CLBLM_R_X39Y118/CLBLM_FAN6 CLBLM_R_X39Y118/CLBLM_L_CE CLBLM_R_X39Y121/CLBLM_FAN7 CLBLM_R_X39Y121/CLBLM_M_CE CLK_FEED_X78Y125/CLK_FEED_EE4C2 DSP_R_X35Y115/DSP_EE2BEG2_2 DSP_R_X35Y115/DSP_EL1BEG1_2 DSP_R_X35Y120/DSP_EE4C2_0 DSP_R_X35Y120/DSP_EL1BEG1_2 DSP_R_X35Y120/DSP_NW2A2_2 INT_INTERFACE_R_X31Y120/INT_INTERFACE_EE4C2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y120/INT_INTERFACE_EE4C2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y122/INT_INTERFACE_NW2A2 INT_L_X28Y114/FAN_ALT5 INT_L_X28Y114/FAN_BOUNCE5 INT_L_X28Y114/IMUX_L3 INT_L_X28Y114/WR1END2 INT_L_X28Y114/WW2A1 INT_L_X28Y120/EE4BEG2 INT_L_X28Y120/NE2END2 INT_L_X30Y120/EE4B2 INT_L_X32Y119/FAN_ALT7 INT_L_X32Y119/FAN_L7 INT_L_X32Y119/SL1END2 INT_L_X32Y120/EE4BEG2 INT_L_X32Y120/EE4END2 INT_L_X32Y120/NE2BEG2 INT_L_X32Y120/SL1BEG2 INT_L_X32Y121/NE2A2 INT_L_X34Y117/SE6E2 INT_L_X34Y118/SE6D2 INT_L_X34Y119/SE6C2 INT_L_X34Y120/EE4B2 INT_L_X34Y120/SE6B2 INT_L_X34Y121/SE6A2 INT_L_X36Y113/SE2A1 INT_L_X36Y114/FAN_ALT6 INT_L_X36Y114/FAN_L6 INT_L_X36Y114/SE2BEG1 INT_L_X36Y114/SL1END1 INT_L_X36Y115/SL1BEG1 INT_L_X36Y115/SS2END1 INT_L_X36Y116/SS2A1 INT_L_X36Y117/EE2A2 INT_L_X36Y117/EL1END1 INT_L_X36Y117/SS2BEG1 INT_L_X36Y120/EE4END2 INT_L_X36Y120/NE2BEG2 INT_L_X36Y120/NR1BEG2 INT_L_X36Y121/FAN_ALT7 INT_L_X36Y121/FAN_L7 INT_L_X36Y121/NE2A2 INT_L_X36Y121/NR1END2 INT_L_X36Y121/NW2BEG2 INT_L_X36Y122/EL1END1 INT_L_X36Y122/FAN_ALT6 INT_L_X36Y122/FAN_L6 INT_L_X36Y122/NW2A2 INT_L_X38Y114/EE2A1 INT_L_X38Y121/EE2A2 INT_R_X27Y114/IMUX4 INT_R_X27Y114/NN2BEG2 INT_R_X27Y114/WW2END1 INT_R_X27Y115/NN2A2 INT_R_X27Y116/FAN7 INT_R_X27Y116/FAN_ALT7 INT_R_X27Y116/NN2BEG2 INT_R_X27Y116/NN2END2 INT_R_X27Y117/NN2A2 INT_R_X27Y118/NN2END2 INT_R_X27Y118/NR1BEG2 INT_R_X27Y119/FAN7 INT_R_X27Y119/FAN_ALT7 INT_R_X27Y119/NE2BEG2 INT_R_X27Y119/NR1END2 INT_R_X27Y120/NE2A2 INT_R_X29Y114/LOGIC_OUTS9 INT_R_X29Y114/NR1BEG1 INT_R_X29Y114/WR1BEG2 INT_R_X29Y114/WW2BEG1 INT_R_X29Y115/FAN6 INT_R_X29Y115/FAN_ALT6 INT_R_X29Y115/NR1END1 INT_R_X29Y120/EE4A2 INT_R_X31Y120/EE4C2 INT_R_X33Y120/EE4A2 INT_R_X33Y121/BYP_ALT2 INT_R_X33Y121/BYP_BOUNCE2 INT_R_X33Y121/FAN6 INT_R_X33Y121/FAN_ALT1 INT_R_X33Y121/FAN_ALT6 INT_R_X33Y121/FAN_BOUNCE1 INT_R_X33Y121/NE2END2 INT_R_X33Y121/NN2BEG2 INT_R_X33Y121/SE6BEG2 INT_R_X33Y122/BYP_BOUNCE_N3_2 INT_R_X33Y122/NN2A2 INT_R_X33Y123/NN2END2 INT_R_X33Y123/NR1BEG2 INT_R_X33Y124/FAN7 INT_R_X33Y124/FAN_ALT7 INT_R_X33Y124/NR1END2 INT_R_X35Y117/EE2BEG2 INT_R_X35Y117/EL1BEG1 INT_R_X35Y117/SE6END2 INT_R_X35Y120/EE4C2 INT_R_X35Y122/EL1BEG1 INT_R_X35Y122/NW2END2 INT_R_X37Y113/NR1BEG1 INT_R_X37Y113/SE2END1 INT_R_X37Y114/EE2BEG1 INT_R_X37Y114/NR1END1 INT_R_X37Y117/EE2END2 INT_R_X37Y117/FAN7 INT_R_X37Y117/FAN_ALT7 INT_R_X37Y121/EE2BEG2 INT_R_X37Y121/FAN7 INT_R_X37Y121/FAN_ALT7 INT_R_X37Y121/NE2END2 INT_R_X39Y114/EE2END1 INT_R_X39Y114/FAN6 INT_R_X39Y114/FAN_ALT6 INT_R_X39Y114/NR1BEG1 INT_R_X39Y115/FAN6 INT_R_X39Y115/FAN_ALT6 INT_R_X39Y115/NR1BEG1 INT_R_X39Y115/NR1END1 INT_R_X39Y116/NN2BEG1 INT_R_X39Y116/NR1END1 INT_R_X39Y117/NN2A1 INT_R_X39Y118/FAN6 INT_R_X39Y118/FAN_ALT6 INT_R_X39Y118/NN2END1 INT_R_X39Y121/EE2END2 INT_R_X39Y121/FAN7 INT_R_X39Y121/FAN_ALT7 VBRK_X73Y125/VBRK_EE4A2 VBRK_X79Y125/VBRK_EE4C2 VBRK_X89Y122/VBRK_EE2BEG2 VBRK_X89Y122/VBRK_EL1BEG1 VBRK_X89Y125/VBRK_EE4C2 VBRK_X89Y127/VBRK_EL1BEG1 VBRK_X89Y127/VBRK_NW2A2 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y116/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y119/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y115/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X36Y114/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y121/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X36Y122/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y121/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y124/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X37Y117/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X37Y121/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y114/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y115/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y118/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y121/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X28Y114/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X28Y114/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X28Y114/INT_L.WR1END2->>FAN_ALT5 INT_L_X28Y120/INT_L.NE2END2->>EE4BEG2 INT_L_X32Y119/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y119/INT_L.SL1END2->>FAN_ALT7 INT_L_X32Y120/INT_L.EE4END2->>EE4BEG2 INT_L_X32Y120/INT_L.EE4END2->>NE2BEG2 INT_L_X32Y120/INT_L.EE4END2->>SL1BEG2 INT_L_X36Y114/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y114/INT_L.SL1END1->>FAN_ALT6 INT_L_X36Y114/INT_L.SL1END1->>SE2BEG1 INT_L_X36Y115/INT_L.SS2END1->>SL1BEG1 INT_L_X36Y117/INT_L.EL1END1->>SS2BEG1 INT_L_X36Y120/INT_L.EE4END2->>NE2BEG2 INT_L_X36Y120/INT_L.EE4END2->>NR1BEG2 INT_L_X36Y121/INT_L.FAN_ALT7->>FAN_L7 INT_L_X36Y121/INT_L.NR1END2->>FAN_ALT7 INT_L_X36Y121/INT_L.NR1END2->>NW2BEG2 INT_L_X36Y122/INT_L.EL1END1->>FAN_ALT6 INT_L_X36Y122/INT_L.FAN_ALT6->>FAN_L6 INT_R_X27Y114/INT_R.WW2END1->>IMUX4 INT_R_X27Y114/INT_R.WW2END1->>NN2BEG2 INT_R_X27Y116/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y116/INT_R.NN2END2->>FAN_ALT7 INT_R_X27Y116/INT_R.NN2END2->>NN2BEG2 INT_R_X27Y118/INT_R.NN2END2->>NR1BEG2 INT_R_X27Y119/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y119/INT_R.NR1END2->>FAN_ALT7 INT_R_X27Y119/INT_R.NR1END2->>NE2BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X29Y114/INT_R.LOGIC_OUTS9->>WR1BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS9->>WW2BEG1 INT_R_X29Y115/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y115/INT_R.NR1END1->>FAN_ALT6 INT_R_X33Y121/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X33Y121/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X33Y121/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X33Y121/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y121/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X33Y121/INT_R.NE2END2->>BYP_ALT2 INT_R_X33Y121/INT_R.NE2END2->>NN2BEG2 INT_R_X33Y121/INT_R.NE2END2->>SE6BEG2 INT_R_X33Y123/INT_R.NN2END2->>NR1BEG2 INT_R_X33Y124/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y124/INT_R.NR1END2->>FAN_ALT7 INT_R_X35Y117/INT_R.SE6END2->>EE2BEG2 INT_R_X35Y117/INT_R.SE6END2->>EL1BEG1 INT_R_X35Y122/INT_R.NW2END2->>EL1BEG1 INT_R_X37Y113/INT_R.SE2END1->>NR1BEG1 INT_R_X37Y114/INT_R.NR1END1->>EE2BEG1 INT_R_X37Y117/INT_R.EE2END2->>FAN_ALT7 INT_R_X37Y117/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y121/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y121/INT_R.NE2END2->>EE2BEG2 INT_R_X37Y121/INT_R.NE2END2->>FAN_ALT7 INT_R_X39Y114/INT_R.EE2END1->>FAN_ALT6 INT_R_X39Y114/INT_R.EE2END1->>NR1BEG1 INT_R_X39Y114/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y115/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y115/INT_R.NR1END1->>FAN_ALT6 INT_R_X39Y115/INT_R.NR1END1->>NR1BEG1 INT_R_X39Y116/INT_R.NR1END1->>NN2BEG1 INT_R_X39Y118/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y118/INT_R.NN2END1->>FAN_ALT6 INT_R_X39Y121/INT_R.EE2END2->>FAN_ALT7 INT_R_X39Y121/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

r[en][0]_i_1_n_0 - 
wires: CLBLL_R_X25Y110/CLBLL_WW2END0 CLBLL_R_X27Y110/CLBLL_LL_A CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y110/CLBLM_CTRL0 CLBLM_L_X24Y110/CLBLM_L_SR CLBLM_L_X24Y111/CLBLM_CTRL1 CLBLM_L_X24Y111/CLBLM_M_SR CLBLM_L_X24Y112/CLBLM_CTRL1 CLBLM_L_X24Y112/CLBLM_M_SR CLBLM_L_X26Y110/CLBLM_WW2END0 INT_L_X24Y110/CTRL_L0 INT_L_X24Y110/NN2BEG2 INT_L_X24Y110/WR1END2 INT_L_X24Y111/CTRL_L1 INT_L_X24Y111/NN2A2 INT_L_X24Y111/SR1END2 INT_L_X24Y112/CTRL_L1 INT_L_X24Y112/NN2END2 INT_L_X24Y112/SR1BEG2 INT_L_X24Y112/WR1END2 INT_L_X26Y110/WW2A0 INT_R_X25Y110/NN2BEG1 INT_R_X25Y110/WR1BEG2 INT_R_X25Y110/WW2END0 INT_R_X25Y111/NN2A1 INT_R_X25Y112/NN2END1 INT_R_X25Y112/WR1BEG2 INT_R_X27Y110/LOGIC_OUTS12 INT_R_X27Y110/WW2BEG0 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y110/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X24Y111/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X24Y112/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR INT_L_X24Y110/INT_L.WR1END2->>CTRL_L0 INT_L_X24Y110/INT_L.WR1END2->>NN2BEG2 INT_L_X24Y111/INT_L.SR1END2->>CTRL_L1 INT_L_X24Y112/INT_L.NN2END2->>SR1BEG2 INT_L_X24Y112/INT_L.WR1END2->>CTRL_L1 INT_R_X25Y110/INT_R.WW2END0->>NN2BEG1 INT_R_X25Y110/INT_R.WW2END0->>WR1BEG2 INT_R_X25Y112/INT_R.NN2END1->>WR1BEG2 INT_R_X27Y110/INT_R.LOGIC_OUTS12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[halt][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[halt][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[halt][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[halt][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[pwd][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[pwd][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[pwd][2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[pwd][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[reset][0]_i_1_n_0 - 
wires: CLBLL_R_X25Y110/CLBLL_EE4A2 CLBLL_R_X25Y115/CLBLL_LL_D CLBLL_R_X25Y115/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y110/CLBLL_EE4C2 CLBLL_R_X29Y114/CLBLL_NE4C2 CLBLM_L_X24Y116/CLBLM_CTRL0 CLBLM_L_X24Y116/CLBLM_L_SR CLBLM_L_X26Y110/CLBLM_EE4A2 CLBLM_L_X28Y110/CLBLM_EE4C2 CLBLM_L_X30Y114/CLBLM_CTRL0 CLBLM_L_X30Y114/CLBLM_L_SR CLBLM_L_X30Y114/CLBLM_NE4C2 INT_L_X24Y110/EE4BEG2 INT_L_X24Y110/SS6END2 INT_L_X24Y111/SS6E2 INT_L_X24Y112/SS6D2 INT_L_X24Y113/SS6C2 INT_L_X24Y114/SS6B2 INT_L_X24Y115/SS6A2 INT_L_X24Y116/CTRL_L0 INT_L_X24Y116/FAN_ALT1 INT_L_X24Y116/FAN_BOUNCE1 INT_L_X24Y116/NW2END3 INT_L_X24Y116/SS6BEG2 INT_L_X26Y110/EE4B2 INT_L_X28Y110/EE4END2 INT_L_X28Y110/NE6BEG2 INT_L_X30Y114/CTRL_L0 INT_L_X30Y114/NE6END2 INT_R_X25Y110/EE4A2 INT_R_X25Y115/LOGIC_OUTS15 INT_R_X25Y115/NW2BEG3 INT_R_X25Y116/NW2A3 INT_R_X27Y110/EE4C2 INT_R_X29Y110/NE6A2 INT_R_X29Y111/NE6B2 INT_R_X29Y112/NE6C2 INT_R_X29Y113/NE6D2 INT_R_X29Y114/NE6E2 VBRK_X73Y119/VBRK_NE4C2 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y116/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X30Y114/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR INT_L_X24Y110/INT_L.SS6END2->>EE4BEG2 INT_L_X24Y116/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y116/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X24Y116/INT_L.NW2END3->>FAN_ALT1 INT_L_X24Y116/INT_L.NW2END3->>SS6BEG2 INT_L_X28Y110/INT_L.EE4END2->>NE6BEG2 INT_L_X30Y114/INT_L.NE6END2->>CTRL_L0 INT_R_X25Y115/INT_R.LOGIC_OUTS15->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[reset][0]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[reset][0]_i_3_n_0 - 
wires: CLBLL_R_X25Y116/CLBLL_WW4C0 CLBLL_R_X27Y116/CLBLL_WW4A0 CLBLM_L_X24Y116/CLBLM_IMUX14 CLBLM_L_X24Y116/CLBLM_IMUX30 CLBLM_L_X24Y116/CLBLM_IMUX46 CLBLM_L_X24Y116/CLBLM_IMUX6 CLBLM_L_X24Y116/CLBLM_L_A1 CLBLM_L_X24Y116/CLBLM_L_B1 CLBLM_L_X24Y116/CLBLM_L_C5 CLBLM_L_X24Y116/CLBLM_L_D5 CLBLM_L_X26Y116/CLBLM_WW4C0 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y116/CLBLM_M_A CLBLM_L_X28Y116/CLBLM_WW4A0 INT_L_X24Y115/WW4END_S0_0 INT_L_X24Y116/IMUX_L14 INT_L_X24Y116/IMUX_L30 INT_L_X24Y116/IMUX_L46 INT_L_X24Y116/IMUX_L6 INT_L_X24Y116/NL1BEG_N3 INT_L_X24Y116/WW4END0 INT_L_X26Y116/WW4B0 INT_L_X28Y116/LOGIC_OUTS_L12 INT_L_X28Y116/WW4BEG0 INT_R_X25Y116/WW4C0 INT_R_X27Y116/WW4A0 
pips: CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X24Y116/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X24Y116/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X24Y116/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X24Y116/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X24Y116/INT_L.WW4END0->>NL1BEG_N3 INT_L_X28Y116/INT_L.LOGIC_OUTS_L12->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[reset][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[reset][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[reset][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][0]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][0]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][0]_i_4_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_EE4B3 CLBLL_R_X29Y116/CLBLL_EE4BEG3 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y115/CLBLM_M_D CLBLM_L_X30Y116/CLBLM_EE4BEG3 CLBLM_L_X34Y115/CLBLM_SE2A3 CLBLM_L_X36Y115/CLBLM_IMUX7 CLBLM_L_X36Y115/CLBLM_M_A1 CLBLM_L_X36Y115/CLBLM_SE2A3 CLBLM_R_X33Y115/CLBLM_SE2A3 CLK_FEED_X78Y121/CLK_FEED_EE4B3 DSP_R_X35Y115/DSP_SE2A3_0 INT_INTERFACE_R_X31Y116/INT_INTERFACE_EE4B3 INT_INTERFACE_R_X35Y115/INT_INTERFACE_SE2A3 INT_L_X28Y115/LOGIC_OUTS_L15 INT_L_X28Y115/NE2BEG3 INT_L_X28Y116/NE2A3 INT_L_X30Y116/EE4A3 INT_L_X32Y116/EE4C3 INT_L_X34Y115/NE2BEG3 INT_L_X34Y115/SE2END3 INT_L_X34Y116/NE2A3 INT_L_X36Y115/IMUX_L7 INT_L_X36Y115/SE2END3 INT_R_X29Y116/EE4BEG3 INT_R_X29Y116/NE2END3 INT_R_X31Y116/EE4B3 INT_R_X33Y115/SE2A3 INT_R_X33Y116/EE4END3 INT_R_X33Y116/SE2BEG3 INT_R_X35Y115/SE2A3 INT_R_X35Y116/NE2END3 INT_R_X35Y116/SE2BEG3 VBRK_X73Y121/VBRK_EE4BEG3 VBRK_X79Y121/VBRK_EE4B3 VBRK_X89Y120/VBRK_SE2A3 
pips: CLBLM_L_X28Y115/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X28Y115/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X34Y115/INT_L.SE2END3->>NE2BEG3 INT_L_X36Y115/INT_L.SE2END3->>IMUX_L7 INT_R_X29Y116/INT_R.NE2END3->>EE4BEG3 INT_R_X33Y116/INT_R.EE4END3->>SE2BEG3 INT_R_X35Y116/INT_R.NE2END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][0]_i_5_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_EE4B1 CLBLL_R_X27Y116/CLBLL_LL_B CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS13 CLBLL_R_X27Y116/CLBLL_NE4BEG1 CLBLL_R_X29Y120/CLBLL_EE4BEG1 CLBLM_L_X28Y116/CLBLM_NE4BEG1 CLBLM_L_X30Y120/CLBLM_EE4BEG1 CLBLM_L_X34Y120/CLBLM_SE4BEG1 CLBLM_L_X36Y115/CLBLM_IMUX11 CLBLM_L_X36Y115/CLBLM_M_A4 CLBLM_L_X36Y115/CLBLM_SE2A1 CLBLM_R_X33Y120/CLBLM_SE4BEG1 CLK_FEED_X78Y125/CLK_FEED_EE4B1 DSP_R_X35Y115/DSP_SE2A1_0 INT_INTERFACE_R_X31Y120/INT_INTERFACE_EE4B1 INT_INTERFACE_R_X35Y115/INT_INTERFACE_SE2A1 INT_L_X28Y116/NE6A1 INT_L_X28Y117/NE6B1 INT_L_X28Y118/NE6C1 INT_L_X28Y119/NE6D1 INT_L_X28Y120/NE6E1 INT_L_X30Y120/EE4A1 INT_L_X32Y120/EE4C1 INT_L_X34Y116/SE6E1 INT_L_X34Y117/SE6D1 INT_L_X34Y118/SE6C1 INT_L_X34Y119/SE6B1 INT_L_X34Y120/SE6A1 INT_L_X36Y115/IMUX_L11 INT_L_X36Y115/SE2END1 INT_R_X27Y116/LOGIC_OUTS13 INT_R_X27Y116/NE6BEG1 INT_R_X29Y120/EE4BEG1 INT_R_X29Y120/NE6END1 INT_R_X31Y120/EE4B1 INT_R_X33Y120/EE4END1 INT_R_X33Y120/SE6BEG1 INT_R_X35Y115/SE2A1 INT_R_X35Y116/SE2BEG1 INT_R_X35Y116/SE6END1 VBRK_X73Y125/VBRK_EE4BEG1 VBRK_X79Y125/VBRK_EE4B1 VBRK_X89Y120/VBRK_SE2A1 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X36Y115/INT_L.SE2END1->>IMUX_L11 INT_R_X27Y116/INT_R.LOGIC_OUTS13->>NE6BEG1 INT_R_X29Y120/INT_R.NE6END1->>EE4BEG1 INT_R_X33Y120/INT_R.EE4END1->>SE6BEG1 INT_R_X35Y116/INT_R.SE6END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][0]_i_6_n_0 - 
wires: CLBLM_L_X34Y114/CLBLM_EE2BEG0 CLBLM_L_X36Y115/CLBLM_IMUX8 CLBLM_L_X36Y115/CLBLM_M_A5 CLBLM_L_X36Y115/CLBLM_NE2A0 CLBLM_R_X33Y114/CLBLM_EE2BEG0 CLBLM_R_X33Y114/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y114/CLBLM_L_A DSP_R_X35Y115/DSP_NE2A0_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_NE2A0 INT_L_X34Y114/EE2A0 INT_L_X36Y114/NE2END_S3_0 INT_L_X36Y115/IMUX_L8 INT_L_X36Y115/NE2END0 INT_R_X33Y114/EE2BEG0 INT_R_X33Y114/LOGIC_OUTS8 INT_R_X35Y114/EE2END0 INT_R_X35Y114/NE2BEG0 INT_R_X35Y115/NE2A0 VBRK_X89Y120/VBRK_NE2A0 
pips: CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y114/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y115/INT_L.NE2END0->>IMUX_L8 INT_R_X33Y114/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X35Y114/INT_R.EE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][0]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_WW2A0 BRAM_L_X38Y115/BRAM_WW2A0_0 CLBLM_L_X36Y115/CLBLM_IMUX1 CLBLM_L_X36Y115/CLBLM_M_A3 CLBLM_R_X37Y115/CLBLM_WW2A0 CLBLM_R_X39Y115/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y115/CLBLM_M_B INT_L_X36Y115/IMUX_L1 INT_L_X36Y115/WW2END0 INT_L_X38Y115/WL1END0 INT_L_X38Y115/WW2BEG0 INT_R_X37Y115/WW2A0 INT_R_X39Y115/LOGIC_OUTS13 INT_R_X39Y115/WL1BEG0 
pips: CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y115/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X36Y115/INT_L.WW2END0->>IMUX_L1 INT_L_X38Y115/INT_L.WL1END0->>WW2BEG0 INT_R_X39Y115/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][0]_i_8_n_0 - 
wires: CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y115/CLBLL_L_B CLBLL_R_X27Y116/CLBLL_NE2A1 CLBLM_L_X28Y115/CLBLM_IMUX43 CLBLM_L_X28Y115/CLBLM_M_D6 CLBLM_L_X28Y116/CLBLM_NE2A1 INT_L_X28Y115/IMUX_L43 INT_L_X28Y115/SL1END1 INT_L_X28Y116/NE2END1 INT_L_X28Y116/SL1BEG1 INT_R_X27Y115/LOGIC_OUTS9 INT_R_X27Y115/NE2BEG1 INT_R_X27Y116/NE2A1 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X28Y115/INT_L.SL1END1->>IMUX_L43 INT_L_X28Y116/INT_L.NE2END1->>SL1BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS9->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][3]_i_9_n_0 - 
wires: CLBLL_R_X27Y116/CLBLL_IMUX14 CLBLL_R_X27Y116/CLBLL_L_B1 CLBLL_R_X27Y116/CLBLL_NW2A3 CLBLL_R_X29Y115/CLBLL_LL_AMUX CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y117/CLBLL_IMUX43 CLBLL_R_X29Y117/CLBLL_LL_D6 CLBLM_L_X28Y115/CLBLM_IMUX38 CLBLM_L_X28Y115/CLBLM_M_D3 CLBLM_L_X28Y116/CLBLM_IMUX18 CLBLM_L_X28Y116/CLBLM_M_B2 CLBLM_L_X28Y116/CLBLM_NW2A3 CLBLM_L_X28Y117/CLBLM_IMUX23 CLBLM_L_X28Y117/CLBLM_L_C3 CLBLM_L_X28Y121/CLBLM_IMUX13 CLBLM_L_X28Y121/CLBLM_L_B6 INT_L_X28Y115/BYP_ALT6 INT_L_X28Y115/BYP_BOUNCE6 INT_L_X28Y115/IMUX_L38 INT_L_X28Y115/NN2BEG3 INT_L_X28Y115/NW2BEG3 INT_L_X28Y115/WR1END3 INT_L_X28Y116/BYP_BOUNCE_N3_6 INT_L_X28Y116/IMUX_L18 INT_L_X28Y116/NE2BEG2 INT_L_X28Y116/NN2A3 INT_L_X28Y116/NN6BEG2 INT_L_X28Y116/NW2A3 INT_L_X28Y116/NW2END2 INT_L_X28Y117/IMUX_L23 INT_L_X28Y117/NE2A2 INT_L_X28Y117/NN2END3 INT_L_X28Y117/NN6A2 INT_L_X28Y118/NN6B2 INT_L_X28Y119/NN6C2 INT_L_X28Y120/NN6D2 INT_L_X28Y121/IMUX_L13 INT_L_X28Y121/NN6E2 INT_L_X28Y121/SR1END2 INT_L_X28Y122/NN6END2 INT_L_X28Y122/SR1BEG2 INT_R_X27Y116/IMUX14 INT_R_X27Y116/NW2END3 INT_R_X29Y115/LOGIC_OUTS20 INT_R_X29Y115/NW2BEG2 INT_R_X29Y115/WR1BEG3 INT_R_X29Y116/NW2A2 INT_R_X29Y117/IMUX43 INT_R_X29Y117/NE2END2 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X28Y115/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X28Y115/INT_L.WR1END3->>BYP_ALT6 INT_L_X28Y115/INT_L.WR1END3->>IMUX_L38 INT_L_X28Y115/INT_L.WR1END3->>NN2BEG3 INT_L_X28Y115/INT_L.WR1END3->>NW2BEG3 INT_L_X28Y116/INT_L.BYP_BOUNCE_N3_6->>IMUX_L18 INT_L_X28Y116/INT_L.NW2END2->>NE2BEG2 INT_L_X28Y116/INT_L.NW2END2->>NN6BEG2 INT_L_X28Y117/INT_L.NN2END3->>IMUX_L23 INT_L_X28Y121/INT_L.SR1END2->>IMUX_L13 INT_L_X28Y122/INT_L.NN6END2->>SR1BEG2 INT_R_X27Y116/INT_R.NW2END3->>IMUX14 INT_R_X29Y115/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS20->>WR1BEG3 INT_R_X29Y117/INT_R.NE2END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

x0/p_5_in[0] - 
wires: CLBLM_L_X28Y115/CLBLM_IMUX40 CLBLM_L_X28Y115/CLBLM_M_D1 CLBLM_L_X28Y116/CLBLM_IMUX35 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y116/CLBLM_M_AQ CLBLM_L_X28Y116/CLBLM_M_C6 INT_L_X28Y115/IMUX_L40 INT_L_X28Y115/SL1END0 INT_L_X28Y116/FAN_ALT5 INT_L_X28Y116/FAN_BOUNCE5 INT_L_X28Y116/IMUX_L35 INT_L_X28Y116/LOGIC_OUTS_L4 INT_L_X28Y116/NL1BEG_N3 INT_L_X28Y116/SL1BEG0 
pips: CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y115/INT_L.SL1END0->>IMUX_L40 INT_L_X28Y116/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X28Y116/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X28Y116/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X28Y116/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X28Y116/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][write]__0 - 
wires: CLBLL_R_X27Y114/CLBLL_SE4BEG2 CLBLL_R_X27Y115/CLBLL_NE2A2 CLBLM_L_X26Y113/CLBLM_IMUX3 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y113/CLBLM_L_A2 CLBLM_L_X26Y113/CLBLM_L_AMUX CLBLM_L_X28Y114/CLBLM_SE4BEG2 CLBLM_L_X28Y115/CLBLM_IMUX44 CLBLM_L_X28Y115/CLBLM_M_D4 CLBLM_L_X28Y115/CLBLM_NE2A2 CLBLM_L_X28Y116/CLBLM_IMUX14 CLBLM_L_X28Y116/CLBLM_L_B1 INT_L_X26Y113/FAN_ALT5 INT_L_X26Y113/FAN_BOUNCE5 INT_L_X26Y113/IMUX_L3 INT_L_X26Y113/LOGIC_OUTS_L16 INT_L_X26Y113/NE2BEG2 INT_L_X26Y114/NE2A2 INT_L_X28Y110/SE6E2 INT_L_X28Y111/SE6D2 INT_L_X28Y112/SE6C2 INT_L_X28Y113/SE6B2 INT_L_X28Y114/SE6A2 INT_L_X28Y115/IMUX_L44 INT_L_X28Y115/NE2END2 INT_L_X28Y116/IMUX_L14 INT_L_X28Y116/WR1END3 INT_R_X27Y114/NE2BEG2 INT_R_X27Y114/NE2END2 INT_R_X27Y114/SE6BEG2 INT_R_X27Y115/NE2A2 INT_R_X29Y110/NN6BEG2 INT_R_X29Y110/SE6END2 INT_R_X29Y111/NN6A2 INT_R_X29Y112/NN6B2 INT_R_X29Y113/NN6C2 INT_R_X29Y114/NN6D2 INT_R_X29Y115/NN6E2 INT_R_X29Y116/NN6END2 INT_R_X29Y116/WR1BEG3 
pips: CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X26Y113/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y113/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X26Y113/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X26Y113/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X28Y115/INT_L.NE2END2->>IMUX_L44 INT_L_X28Y116/INT_L.WR1END3->>IMUX_L14 INT_R_X27Y114/INT_R.NE2END2->>NE2BEG2 INT_R_X27Y114/INT_R.NE2END2->>SE6BEG2 INT_R_X29Y110/INT_R.SE6END2->>NN6BEG2 INT_R_X29Y116/INT_R.NN6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[slv][hrdata][18]_i_10_n_0 - 
wires: CLBLL_R_X27Y116/CLBLL_IMUX18 CLBLL_R_X27Y116/CLBLL_LL_B2 CLBLL_R_X27Y117/CLBLL_IMUX11 CLBLL_R_X27Y117/CLBLL_LL_A4 CLBLL_R_X27Y118/CLBLL_IMUX34 CLBLL_R_X27Y118/CLBLL_L_C6 CLBLL_R_X27Y118/CLBLL_SE2A1 CLBLL_R_X27Y118/CLBLL_SW2A3 CLBLL_R_X27Y120/CLBLL_WW2END0 CLBLL_R_X29Y120/CLBLL_LL_A CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS12 CLBLM_L_X28Y118/CLBLM_IMUX3 CLBLM_L_X28Y118/CLBLM_L_A2 CLBLM_L_X28Y118/CLBLM_SE2A1 CLBLM_L_X28Y118/CLBLM_SW2A3 CLBLM_L_X28Y119/CLBLM_IMUX46 CLBLM_L_X28Y119/CLBLM_L_D5 CLBLM_L_X28Y120/CLBLM_WW2END0 INT_L_X28Y118/IMUX_L3 INT_L_X28Y118/SE2END1 INT_L_X28Y118/SW2A3 INT_L_X28Y119/IMUX_L46 INT_L_X28Y119/SW2BEG3 INT_L_X28Y119/WL1END3 INT_L_X28Y120/WL1END_N1_3 INT_L_X28Y120/WW2A0 INT_R_X27Y116/IMUX18 INT_R_X27Y116/SL1END1 INT_R_X27Y117/IMUX11 INT_R_X27Y117/SL1BEG1 INT_R_X27Y117/SR1END1 INT_R_X27Y118/IMUX34 INT_R_X27Y118/SE2A1 INT_R_X27Y118/SR1BEG1 INT_R_X27Y118/SR1BEG_S0 INT_R_X27Y118/SW2END3 INT_R_X27Y119/SE2BEG1 INT_R_X27Y119/SR1END1 INT_R_X27Y119/SW2END_N0_3 INT_R_X27Y120/SR1BEG1 INT_R_X27Y120/WW2END0 INT_R_X29Y119/WL1BEG3 INT_R_X29Y120/LOGIC_OUTS12 INT_R_X29Y120/WL1BEG_N3 INT_R_X29Y120/WW2BEG0 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y120/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X28Y118/INT_L.SE2END1->>IMUX_L3 INT_L_X28Y119/INT_L.WL1END3->>IMUX_L46 INT_L_X28Y119/INT_L.WL1END3->>SW2BEG3 INT_R_X27Y116/INT_R.SL1END1->>IMUX18 INT_R_X27Y117/INT_R.SR1END1->>IMUX11 INT_R_X27Y117/INT_R.SR1END1->>SL1BEG1 INT_R_X27Y118/INT_R.SR1BEG_S0->>IMUX34 INT_R_X27Y118/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X27Y118/INT_R.SW2END3->>SR1BEG_S0 INT_R_X27Y119/INT_R.SR1END1->>SE2BEG1 INT_R_X27Y120/INT_R.WW2END0->>SR1BEG1 INT_R_X29Y120/INT_R.LOGIC_OUTS12->>WL1BEG_N3 INT_R_X29Y120/INT_R.LOGIC_OUTS12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[slv][hrdata][0]_i_9_n_0 - 
wires: CLBLL_R_X27Y116/CLBLL_IMUX27 CLBLL_R_X27Y116/CLBLL_LL_B4 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y113/CLBLM_L_C INT_L_X26Y113/LOGIC_OUTS_L10 INT_L_X26Y113/NN2BEG2 INT_L_X26Y114/NN2A2 INT_L_X26Y115/NE2BEG2 INT_L_X26Y115/NN2END2 INT_L_X26Y116/NE2A2 INT_R_X27Y116/IMUX27 INT_R_X27Y116/NE2END2 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y113/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X26Y115/INT_L.NN2END2->>NE2BEG2 INT_R_X27Y116/INT_R.NE2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_6_in[0] - 
wires: CLBLL_L_X32Y113/CLBLL_EE2A2 CLBLL_R_X29Y113/CLBLL_SE2A2 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y114/CLBLL_L_AMUX CLBLL_R_X29Y120/CLBLL_IMUX35 CLBLL_R_X29Y120/CLBLL_LL_C6 CLBLL_R_X29Y120/CLBLL_NW2A2 CLBLM_L_X30Y113/CLBLM_SE2A2 CLBLM_L_X30Y120/CLBLM_NW2A2 CLBLM_R_X33Y114/CLBLM_IMUX5 CLBLM_R_X33Y114/CLBLM_L_A6 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_EE2A2_1 INT_INTERFACE_R_X31Y113/INT_INTERFACE_EE2A2 INT_L_X30Y113/EE2BEG2 INT_L_X30Y113/NN6BEG2 INT_L_X30Y113/SE2END2 INT_L_X30Y114/NN6A2 INT_L_X30Y115/NN6B2 INT_L_X30Y116/NN6C2 INT_L_X30Y117/NN6D2 INT_L_X30Y118/NN6E2 INT_L_X30Y119/NN6END2 INT_L_X30Y119/NW2BEG2 INT_L_X30Y120/NW2A2 INT_L_X32Y113/EE2END2 INT_L_X32Y113/NE2BEG2 INT_L_X32Y114/NE2A2 INT_R_X29Y113/SE2A2 INT_R_X29Y114/LOGIC_OUTS16 INT_R_X29Y114/SE2BEG2 INT_R_X29Y120/IMUX35 INT_R_X29Y120/NW2END2 INT_R_X31Y113/EE2A2 INT_R_X33Y114/IMUX5 INT_R_X33Y114/NE2END2 VBRK_X73Y118/VBRK_SE2A2 VBRK_X73Y125/VBRK_NW2A2 VBRK_X79Y118/VBRK_EE2A2 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X30Y113/INT_L.SE2END2->>EE2BEG2 INT_L_X30Y113/INT_L.SE2END2->>NN6BEG2 INT_L_X30Y119/INT_L.NN6END2->>NW2BEG2 INT_L_X32Y113/INT_L.EE2END2->>NE2BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X29Y120/INT_R.NW2END2->>IMUX35 INT_R_X33Y114/INT_R.NE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_63 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L4 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B4 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL0 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B4_0 CLBLM_R_X39Y115/CLBLM_IMUX18 CLBLM_R_X39Y115/CLBLM_M_B2 INT_L_X38Y119/SE2A0 INT_L_X38Y120/LOGIC_OUTS_L4 INT_L_X38Y120/SE2BEG0 INT_R_X39Y115/IMUX18 INT_R_X39Y115/SS2END0 INT_R_X39Y116/SS2A0 INT_R_X39Y117/SS2BEG0 INT_R_X39Y117/SS2END0 INT_R_X39Y118/SS2A0 INT_R_X39Y119/SE2END0 INT_R_X39Y119/SS2BEG0 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL0->BRAM_LOGIC_OUTS_B4_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X38Y120/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X39Y115/INT_R.SS2END0->>IMUX18 INT_R_X39Y117/INT_R.SS2END0->>SS2BEG0 INT_R_X39Y119/INT_R.SE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_31 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL0 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B8_0 CLBLM_R_X39Y115/CLBLM_IMUX12 CLBLM_R_X39Y115/CLBLM_M_B6 INT_L_X38Y118/SE2A1 INT_L_X38Y119/SE2BEG1 INT_L_X38Y119/SR1END1 INT_L_X38Y120/LOGIC_OUTS_L8 INT_L_X38Y120/SR1BEG1 INT_R_X39Y115/IMUX12 INT_R_X39Y115/SS2END1 INT_R_X39Y116/SS2A1 INT_R_X39Y117/SL1END1 INT_R_X39Y117/SS2BEG1 INT_R_X39Y118/SE2END1 INT_R_X39Y118/SL1BEG1 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL0->BRAM_LOGIC_OUTS_B8_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X38Y119/INT_L.SR1END1->>SE2BEG1 INT_L_X38Y120/INT_L.LOGIC_OUTS_L8->>SR1BEG1 INT_R_X39Y115/INT_R.SS2END1->>IMUX12 INT_R_X39Y117/INT_R.SL1END1->>SS2BEG1 INT_R_X39Y118/INT_R.SE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L4 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B4 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL0 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B4_0 CLBLM_R_X39Y115/CLBLM_IMUX15 CLBLM_R_X39Y115/CLBLM_M_B1 INT_L_X38Y114/EL1BEG3 INT_L_X38Y115/EL1BEG_N3 INT_L_X38Y115/LOGIC_OUTS_L4 INT_R_X39Y114/EL1END3 INT_R_X39Y114/NR1BEG3 INT_R_X39Y115/IMUX15 INT_R_X39Y115/NR1END3 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL0->BRAM_LOGIC_OUTS_B4_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X38Y115/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_R_X39Y114/INT_R.EL1END3->>NR1BEG3 INT_R_X39Y115/INT_R.NR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL0 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B8_0 CLBLL_L_X40Y115/CLBLL_EE4A0 CLBLL_L_X40Y115/CLBLL_WW2END0 CLBLL_L_X42Y115/CLBLL_EE4C0 CLBLL_L_X42Y115/CLBLL_WR1END1 CLBLM_R_X39Y115/CLBLM_EE4A0 CLBLM_R_X39Y115/CLBLM_IMUX27 CLBLM_R_X39Y115/CLBLM_M_B4 CLBLM_R_X39Y115/CLBLM_WW2END0 CLBLM_R_X41Y115/CLBLM_EE4C0 CLBLM_R_X41Y115/CLBLM_WR1END1 INT_L_X38Y115/EE4BEG0 INT_L_X38Y115/LOGIC_OUTS_L8 INT_L_X40Y115/EE4B0 INT_L_X40Y115/WW2A0 INT_L_X42Y115/EE4END0 INT_L_X42Y115/WR1BEG1 INT_R_X39Y115/BYP_ALT1 INT_R_X39Y115/BYP_BOUNCE1 INT_R_X39Y115/EE4A0 INT_R_X39Y115/IMUX27 INT_R_X39Y115/WW2END0 INT_R_X41Y115/EE4C0 INT_R_X41Y115/WR1END1 INT_R_X41Y115/WW2BEG0 VBRK_X99Y120/VBRK_EE4A0 VBRK_X99Y120/VBRK_WW2END0 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL0->BRAM_LOGIC_OUTS_B8_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X38Y115/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X42Y115/INT_L.EE4END0->>WR1BEG1 INT_R_X39Y115/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y115/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X39Y115/INT_R.WW2END0->>BYP_ALT1 INT_R_X41Y115/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbreg1][mask][31]_i_2_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_WW4A2 CLBLL_R_X27Y115/CLBLL_IMUX19 CLBLL_R_X27Y115/CLBLL_IMUX36 CLBLL_R_X27Y115/CLBLL_L_B2 CLBLL_R_X27Y115/CLBLL_L_D2 CLBLL_R_X27Y116/CLBLL_IMUX20 CLBLL_R_X27Y116/CLBLL_L_C2 CLBLL_R_X27Y116/CLBLL_WL1END1 CLBLL_R_X27Y118/CLBLL_IMUX42 CLBLL_R_X27Y118/CLBLL_L_D6 CLBLL_R_X27Y118/CLBLL_SE2A2 CLBLL_R_X27Y118/CLBLL_SW2A1 CLBLL_R_X27Y120/CLBLL_NW2A2 CLBLL_R_X29Y118/CLBLL_IMUX8 CLBLL_R_X29Y118/CLBLL_LL_A5 CLBLL_R_X29Y119/CLBLL_WW4C2 CLBLM_L_X28Y116/CLBLM_IMUX0 CLBLM_L_X28Y116/CLBLM_L_A3 CLBLM_L_X28Y116/CLBLM_WL1END1 CLBLM_L_X28Y118/CLBLM_IMUX12 CLBLM_L_X28Y118/CLBLM_M_B6 CLBLM_L_X28Y118/CLBLM_SE2A2 CLBLM_L_X28Y118/CLBLM_SW2A1 CLBLM_L_X28Y120/CLBLM_NW2A2 CLBLM_L_X30Y119/CLBLM_WW4C2 CLBLM_L_X34Y119/CLBLM_WW4C2 CLBLM_L_X36Y119/CLBLM_WW4A2 CLBLM_R_X33Y119/CLBLM_WW4C2 CLBLM_R_X37Y118/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y118/CLBLM_L_AMUX CLK_FEED_X78Y124/CLK_FEED_WW4A2 DSP_R_X35Y115/DSP_WW4A2_4 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW4A2 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WW4A2 INT_L_X28Y115/SR1END3 INT_L_X28Y116/IMUX_L0 INT_L_X28Y116/SR1BEG3 INT_L_X28Y116/SR1END_N3_3 INT_L_X28Y116/SS2END2 INT_L_X28Y116/WL1BEG1 INT_L_X28Y117/SS2A2 INT_L_X28Y118/EL1BEG1 INT_L_X28Y118/IMUX_L12 INT_L_X28Y118/SE2END2 INT_L_X28Y118/SS2BEG2 INT_L_X28Y118/SW2A1 INT_L_X28Y119/NW2BEG2 INT_L_X28Y119/SW2BEG1 INT_L_X28Y119/WW4END2 INT_L_X28Y120/NW2A2 INT_L_X30Y119/WW4B2 INT_L_X32Y119/WW4BEG2 INT_L_X32Y119/WW4END2 INT_L_X34Y119/WW4B2 INT_L_X36Y119/NW2END2 INT_L_X36Y119/WW4BEG2 INT_R_X27Y114/NR1BEG1 INT_R_X27Y114/SS6END1 INT_R_X27Y115/GFAN1 INT_R_X27Y115/IMUX19 INT_R_X27Y115/IMUX36 INT_R_X27Y115/NR1END1 INT_R_X27Y115/SS6E1 INT_R_X27Y116/IMUX20 INT_R_X27Y116/SS6D1 INT_R_X27Y116/WL1END1 INT_R_X27Y117/SS6C1 INT_R_X27Y118/IMUX42 INT_R_X27Y118/SE2A2 INT_R_X27Y118/SS6B1 INT_R_X27Y118/SW2END1 INT_R_X27Y119/SE2BEG2 INT_R_X27Y119/SR1END2 INT_R_X27Y119/SS6A1 INT_R_X27Y120/NW2END2 INT_R_X27Y120/SR1BEG2 INT_R_X27Y120/SS6BEG1 INT_R_X29Y117/FAN_BOUNCE_S3_2 INT_R_X29Y118/EL1END1 INT_R_X29Y118/FAN_ALT2 INT_R_X29Y118/FAN_BOUNCE2 INT_R_X29Y118/IMUX8 INT_R_X29Y119/WW4C2 INT_R_X31Y119/WW4A2 INT_R_X33Y119/WW4C2 INT_R_X35Y119/WW4A2 INT_R_X37Y118/LOGIC_OUTS16 INT_R_X37Y118/NW2BEG2 INT_R_X37Y119/NW2A2 VBRK_X73Y124/VBRK_WW4C2 VBRK_X79Y124/VBRK_WW4A2 VBRK_X89Y124/VBRK_WW4A2 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y118/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y116/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X28Y116/INT_L.SS2END2->>SR1BEG3 INT_L_X28Y116/INT_L.SS2END2->>WL1BEG1 INT_L_X28Y118/INT_L.SE2END2->>EL1BEG1 INT_L_X28Y118/INT_L.SE2END2->>IMUX_L12 INT_L_X28Y118/INT_L.SE2END2->>SS2BEG2 INT_L_X28Y119/INT_L.WW4END2->>NW2BEG2 INT_L_X28Y119/INT_L.WW4END2->>SW2BEG1 INT_L_X32Y119/INT_L.WW4END2->>WW4BEG2 INT_L_X36Y119/INT_L.NW2END2->>WW4BEG2 INT_R_X27Y114/INT_R.SS6END1->>NR1BEG1 INT_R_X27Y115/INT_R.GFAN1->>IMUX36 INT_R_X27Y115/INT_R.NR1END1->>GFAN1 INT_R_X27Y115/INT_R.NR1END1->>IMUX19 INT_R_X27Y116/INT_R.WL1END1->>IMUX20 INT_R_X27Y118/INT_R.SW2END1->>IMUX42 INT_R_X27Y119/INT_R.SR1END2->>SE2BEG2 INT_R_X27Y120/INT_R.NW2END2->>SR1BEG2 INT_R_X27Y120/INT_R.NW2END2->>SS6BEG1 INT_R_X29Y118/INT_R.EL1END1->>FAN_ALT2 INT_R_X29Y118/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y118/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X37Y118/INT_R.LOGIC_OUTS16->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/p_3_in[0] - 
wires: CLBLL_R_X27Y115/CLBLL_IMUX14 CLBLL_R_X27Y115/CLBLL_L_B1 CLBLL_R_X27Y116/CLBLL_EE2A2 CLBLM_L_X26Y115/CLBLM_IMUX3 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y115/CLBLM_L_A2 CLBLM_L_X26Y115/CLBLM_L_AMUX CLBLM_L_X28Y116/CLBLM_EE2A2 CLBLM_L_X28Y116/CLBLM_IMUX45 CLBLM_L_X28Y116/CLBLM_M_D2 INT_L_X26Y114/ER1BEG3 INT_L_X26Y114/SL1END2 INT_L_X26Y115/FAN_ALT5 INT_L_X26Y115/FAN_BOUNCE5 INT_L_X26Y115/IMUX_L3 INT_L_X26Y115/LOGIC_OUTS_L16 INT_L_X26Y115/NR1BEG2 INT_L_X26Y115/SL1BEG2 INT_L_X26Y116/EE2BEG2 INT_L_X26Y116/NR1END2 INT_L_X28Y116/EE2END2 INT_L_X28Y116/IMUX_L45 INT_R_X27Y114/ER1END3 INT_R_X27Y114/NR1BEG3 INT_R_X27Y115/ER1END_N3_3 INT_R_X27Y115/IMUX14 INT_R_X27Y115/NR1END3 INT_R_X27Y116/EE2A2 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X26Y115/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y115/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y114/INT_L.SL1END2->>ER1BEG3 INT_L_X26Y115/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y115/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X26Y115/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X26Y115/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X26Y115/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_L_X26Y116/INT_L.NR1END2->>EE2BEG2 INT_L_X28Y116/INT_L.EE2END2->>IMUX_L45 INT_R_X27Y114/INT_R.ER1END3->>NR1BEG3 INT_R_X27Y115/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[slv][hrdata][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][10]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y112/INT_INTERFACE_SW4END1 BRAM_L_X38Y110/BRAM_SW4END1_2 CLBLL_L_X32Y112/CLBLL_WW4B2 CLBLL_R_X29Y112/CLBLL_WW4END2 CLBLM_L_X28Y113/CLBLM_IMUX3 CLBLM_L_X28Y113/CLBLM_L_A2 CLBLM_L_X30Y112/CLBLM_WW4END2 CLBLM_L_X34Y112/CLBLM_WW4END2 CLBLM_L_X36Y112/CLBLM_WW4B2 CLBLM_R_X33Y112/CLBLM_WW4END2 CLBLM_R_X37Y112/CLBLM_SW4END1 CLBLM_R_X39Y116/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y116/CLBLM_M_B CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW4B2_0 DSP_R_X35Y110/DSP_WW4B2_2 INT_INTERFACE_R_X31Y112/INT_INTERFACE_WW4B2 INT_INTERFACE_R_X35Y112/INT_INTERFACE_WW4B2 INT_L_X28Y113/IMUX_L3 INT_L_X28Y113/NW2END2 INT_L_X30Y112/WW4C2 INT_L_X32Y112/WW4A2 INT_L_X34Y112/WW4C2 INT_L_X36Y112/WW4A2 INT_L_X38Y112/SW6E1 INT_L_X38Y113/SW6D1 INT_L_X38Y114/SW6C1 INT_L_X38Y115/SW6B1 INT_L_X38Y116/SW6A1 INT_R_X29Y112/NW2BEG2 INT_R_X29Y112/WW4END2 INT_R_X29Y113/NW2A2 INT_R_X31Y112/WW4B2 INT_R_X33Y112/WW4BEG2 INT_R_X33Y112/WW4END2 INT_R_X35Y112/WW4B2 INT_R_X37Y112/SW6END1 INT_R_X37Y112/WW4BEG2 INT_R_X39Y116/LOGIC_OUTS13 INT_R_X39Y116/SW6BEG1 VBRK_X73Y117/VBRK_WW4END2 VBRK_X79Y117/VBRK_WW4B2 VBRK_X89Y117/VBRK_WW4B2 
pips: CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y116/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y113/INT_L.NW2END2->>IMUX_L3 INT_R_X29Y112/INT_R.WW4END2->>NW2BEG2 INT_R_X33Y112/INT_R.WW4END2->>WW4BEG2 INT_R_X37Y112/INT_R.SW6END1->>WW4BEG2 INT_R_X39Y116/INT_R.LOGIC_OUTS13->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][10]_i_3_n_0 - 
wires: CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y115/CLBLL_L_A CLBLM_L_X28Y113/CLBLM_IMUX0 CLBLM_L_X28Y113/CLBLM_L_A3 INT_L_X28Y112/WL1END3 INT_L_X28Y113/IMUX_L0 INT_L_X28Y113/WL1END_N1_3 INT_R_X29Y112/WL1BEG3 INT_R_X29Y113/SS2END0 INT_R_X29Y113/WL1BEG_N3 INT_R_X29Y114/SS2A0 INT_R_X29Y115/LOGIC_OUTS8 INT_R_X29Y115/SS2BEG0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X28Y113/INT_L.WL1END_N1_3->>IMUX_L0 INT_R_X29Y113/INT_R.SS2END0->>WL1BEG_N3 INT_R_X29Y115/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][10]_i_4_n_0 - 
wires: CLBLL_R_X25Y106/CLBLL_EE2BEG0 CLBLL_R_X25Y106/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y106/CLBLL_L_A CLBLL_R_X27Y113/CLBLL_NE2A0 CLBLM_L_X26Y106/CLBLM_EE2BEG0 CLBLM_L_X28Y113/CLBLM_IMUX6 CLBLM_L_X28Y113/CLBLM_L_A1 CLBLM_L_X28Y113/CLBLM_NE2A0 INT_L_X26Y106/EE2A0 INT_L_X28Y112/NE2END_S3_0 INT_L_X28Y113/IMUX_L6 INT_L_X28Y113/NE2END0 INT_L_X28Y113/NL1BEG_N3 INT_R_X25Y106/EE2BEG0 INT_R_X25Y106/LOGIC_OUTS8 INT_R_X27Y106/EE2END0 INT_R_X27Y106/NN6BEG0 INT_R_X27Y107/NN6A0 INT_R_X27Y108/NN6B0 INT_R_X27Y109/NN6C0 INT_R_X27Y110/NN6D0 INT_R_X27Y111/NN6E0 INT_R_X27Y111/NN6END_S1_0 INT_R_X27Y112/NE2BEG0 INT_R_X27Y112/NN6END0 INT_R_X27Y113/NE2A0 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X28Y113/INT_L.NE2END0->>NL1BEG_N3 INT_L_X28Y113/INT_L.NL1BEG_N3->>IMUX_L6 INT_R_X25Y106/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X27Y106/INT_R.EE2END0->>NN6BEG0 INT_R_X27Y112/INT_R.NN6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_53 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L6 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B6 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL5 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B6_1 CLBLL_L_X40Y116/CLBLL_SW2A2 CLBLL_L_X40Y117/CLBLL_SE4C2 CLBLM_R_X39Y116/CLBLM_IMUX17 CLBLM_R_X39Y116/CLBLM_M_B3 CLBLM_R_X39Y116/CLBLM_SW2A2 CLBLM_R_X39Y117/CLBLM_SE4C2 INT_L_X38Y121/LOGIC_OUTS_L6 INT_L_X38Y121/SE6BEG2 INT_L_X40Y116/SW2A2 INT_L_X40Y117/SE6END2 INT_L_X40Y117/SW2BEG2 INT_R_X39Y116/FAN_ALT5 INT_R_X39Y116/FAN_BOUNCE5 INT_R_X39Y116/IMUX17 INT_R_X39Y116/SW2END2 INT_R_X39Y117/SE6E2 INT_R_X39Y118/SE6D2 INT_R_X39Y119/SE6C2 INT_R_X39Y120/SE6B2 INT_R_X39Y121/SE6A2 VBRK_X99Y121/VBRK_SW2A2 VBRK_X99Y122/VBRK_SE4C2 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL5->BRAM_LOGIC_OUTS_B6_1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X38Y121/INT_L.LOGIC_OUTS_L6->>SE6BEG2 INT_L_X40Y117/INT_L.SE6END2->>SW2BEG2 INT_R_X39Y116/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y116/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y116/INT_R.SW2END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_21 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL5 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B10_1 CLBLM_R_X39Y116/CLBLM_IMUX12 CLBLM_R_X39Y116/CLBLM_M_B6 INT_L_X38Y116/SE2A2 INT_L_X38Y117/SE2BEG2 INT_L_X38Y117/SS2END2 INT_L_X38Y118/SS2A2 INT_L_X38Y119/SS2BEG2 INT_L_X38Y119/SS2END2 INT_L_X38Y120/SS2A2 INT_L_X38Y121/LOGIC_OUTS_L10 INT_L_X38Y121/SS2BEG2 INT_R_X39Y116/IMUX12 INT_R_X39Y116/SE2END2 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL5->BRAM_LOGIC_OUTS_B10_1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X38Y117/INT_L.SS2END2->>SE2BEG2 INT_L_X38Y119/INT_L.SS2END2->>SS2BEG2 INT_L_X38Y121/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_R_X39Y116/INT_R.SE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[10] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L6 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B6 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL5 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B6_1 CLBLM_R_X39Y116/CLBLM_IMUX18 CLBLM_R_X39Y116/CLBLM_M_B2 INT_L_X38Y116/EL1BEG1 INT_L_X38Y116/LOGIC_OUTS_L6 INT_R_X39Y116/EL1END1 INT_R_X39Y116/IMUX18 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL5->BRAM_LOGIC_OUTS_B6_1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X38Y116/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_R_X39Y116/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[10] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL5 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B10_1 CLBLM_R_X39Y116/CLBLM_IMUX15 CLBLM_R_X39Y116/CLBLM_M_B1 INT_L_X38Y116/ER1BEG3 INT_L_X38Y116/LOGIC_OUTS_L10 INT_R_X39Y116/ER1END3 INT_R_X39Y116/IMUX15 INT_R_X39Y117/ER1END_N3_3 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL5->BRAM_LOGIC_OUTS_B10_1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X38Y116/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_R_X39Y116/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][10]_i_5_n_0 - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX9 CLBLL_R_X29Y115/CLBLL_L_A5 CLBLL_R_X29Y115/CLBLL_WL1END0 CLBLM_L_X30Y115/CLBLM_WL1END0 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y116/CLBLM_M_B INT_L_X30Y115/SL1END1 INT_L_X30Y115/WL1BEG0 INT_L_X30Y116/LOGIC_OUTS_L13 INT_L_X30Y116/SL1BEG1 INT_R_X29Y115/IMUX9 INT_R_X29Y115/WL1END0 VBRK_X73Y120/VBRK_WL1END0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y115/INT_L.SL1END1->>WL1BEG0 INT_L_X30Y116/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_R_X29Y115/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][10]_i_6_n_0 - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX10 CLBLL_R_X29Y115/CLBLL_L_A4 CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y117/CLBLL_L_A INT_R_X29Y115/IMUX10 INT_R_X29Y115/SS2END0 INT_R_X29Y116/SS2A0 INT_R_X29Y117/LOGIC_OUTS8 INT_R_X29Y117/SS2BEG0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y117/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X29Y115/INT_R.SS2END0->>IMUX10 INT_R_X29Y117/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][8] - 
wires: CLBLL_R_X29Y116/CLBLL_NW4A0 CLBLL_R_X29Y120/CLBLL_ER1BEG0 CLBLM_L_X30Y116/CLBLM_IMUX17 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y116/CLBLM_M_AQ CLBLM_L_X30Y116/CLBLM_M_B3 CLBLM_L_X30Y116/CLBLM_NW4A0 CLBLM_L_X30Y120/CLBLM_ER1BEG0 CLBLM_L_X30Y120/CLBLM_IMUX9 CLBLM_L_X30Y120/CLBLM_L_A5 INT_L_X28Y119/EL1BEG3 INT_L_X28Y119/NW6END_S0_0 INT_L_X28Y120/EL1BEG_N3 INT_L_X28Y120/NW6END0 INT_L_X30Y116/IMUX_L17 INT_L_X30Y116/LOGIC_OUTS_L4 INT_L_X30Y116/NW6BEG0 INT_L_X30Y120/ER1END0 INT_L_X30Y120/IMUX_L9 INT_R_X29Y116/NW6A0 INT_R_X29Y117/NW6B0 INT_R_X29Y118/NW6C0 INT_R_X29Y119/EL1END3 INT_R_X29Y119/ER1BEG_S0 INT_R_X29Y119/NW6D0 INT_R_X29Y120/ER1BEG0 INT_R_X29Y120/NW6E0 VBRK_X73Y121/VBRK_NW4A0 VBRK_X73Y125/VBRK_ER1BEG0 
pips: CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X28Y120/INT_L.NW6END0->>EL1BEG_N3 INT_L_X30Y116/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X30Y116/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_L_X30Y120/INT_L.ER1END0->>IMUX_L9 INT_R_X29Y119/INT_R.EL1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][10]_i_7_n_0 - 
wires: CLBLL_R_X25Y108/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y108/CLBLL_L_A CLBLL_R_X25Y117/CLBLL_EE4BEG0 CLBLL_R_X27Y117/CLBLL_EE4B0 CLBLL_R_X29Y116/CLBLL_EL1BEG3 CLBLM_L_X26Y117/CLBLM_EE4BEG0 CLBLM_L_X28Y117/CLBLM_EE4B0 CLBLM_L_X30Y116/CLBLM_EL1BEG3 CLBLM_L_X30Y116/CLBLM_IMUX15 CLBLM_L_X30Y116/CLBLM_M_B1 INT_L_X26Y117/EE4A0 INT_L_X28Y117/EE4C0 INT_L_X30Y116/EL1END3 INT_L_X30Y116/IMUX_L15 INT_R_X25Y108/LOGIC_OUTS8 INT_R_X25Y108/NN6BEG0 INT_R_X25Y109/NN6A0 INT_R_X25Y110/NN6B0 INT_R_X25Y111/NN6C0 INT_R_X25Y112/NN6D0 INT_R_X25Y113/NN6E0 INT_R_X25Y113/NN6END_S1_0 INT_R_X25Y114/NN6END0 INT_R_X25Y114/NR1BEG0 INT_R_X25Y115/NN2BEG0 INT_R_X25Y115/NR1END0 INT_R_X25Y116/NN2A0 INT_R_X25Y116/NN2END_S2_0 INT_R_X25Y117/EE4BEG0 INT_R_X25Y117/NN2END0 INT_R_X27Y117/EE4B0 INT_R_X29Y116/EL1BEG3 INT_R_X29Y117/EE4END0 INT_R_X29Y117/EL1BEG_N3 VBRK_X73Y121/VBRK_EL1BEG3 
pips: CLBLL_R_X25Y108/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X30Y116/INT_L.EL1END3->>IMUX_L15 INT_R_X25Y108/INT_R.LOGIC_OUTS8->>NN6BEG0 INT_R_X25Y114/INT_R.NN6END0->>NR1BEG0 INT_R_X25Y115/INT_R.NR1END0->>NN2BEG0 INT_R_X25Y117/INT_R.NN2END0->>EE4BEG0 INT_R_X29Y117/INT_R.EE4END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][29]_i_8_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_EE4B0 CLBLL_L_X32Y116/CLBLL_IMUX19 CLBLL_L_X32Y116/CLBLL_L_B2 CLBLL_L_X32Y117/CLBLL_IMUX0 CLBLL_L_X32Y117/CLBLL_L_A3 CLBLL_R_X29Y115/CLBLL_EE4BEG0 CLBLL_R_X29Y115/CLBLL_EL1BEG2 CLBLL_R_X29Y115/CLBLL_LL_A CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS12 CLBLL_R_X29Y116/CLBLL_EL1BEG2 CLBLL_R_X29Y116/CLBLL_IMUX28 CLBLL_R_X29Y116/CLBLL_LL_C4 CLBLM_L_X30Y115/CLBLM_EE4BEG0 CLBLM_L_X30Y115/CLBLM_EL1BEG2 CLBLM_L_X30Y115/CLBLM_IMUX28 CLBLM_L_X30Y115/CLBLM_M_C4 CLBLM_L_X30Y116/CLBLM_EL1BEG2 CLBLM_L_X30Y116/CLBLM_IMUX12 CLBLM_L_X30Y116/CLBLM_M_B6 CLK_FEED_X78Y120/CLK_FEED_EE4B0 INT_INTERFACE_R_X31Y115/INT_INTERFACE_EE4B0 INT_L_X30Y115/EE4A0 INT_L_X30Y115/EL1END2 INT_L_X30Y115/IMUX_L28 INT_L_X30Y116/EL1END2 INT_L_X30Y116/IMUX_L12 INT_L_X32Y115/EE4C0 INT_L_X32Y116/IMUX_L19 INT_L_X32Y116/NW2END_S0_0 INT_L_X32Y116/WR1END1 INT_L_X32Y117/IMUX_L0 INT_L_X32Y117/NW2END0 INT_R_X29Y115/EE4BEG0 INT_R_X29Y115/EL1BEG2 INT_R_X29Y115/LOGIC_OUTS12 INT_R_X29Y115/NL1BEG2 INT_R_X29Y115/NL1BEG_N3 INT_R_X29Y115/NR1BEG3 INT_R_X29Y116/EL1BEG2 INT_R_X29Y116/IMUX28 INT_R_X29Y116/NL1END2 INT_R_X29Y116/NR1END3 INT_R_X31Y115/EE4B0 INT_R_X33Y115/EE4END0 INT_R_X33Y115/NR1BEG0 INT_R_X33Y116/NR1END0 INT_R_X33Y116/NW2BEG0 INT_R_X33Y116/WR1BEG1 INT_R_X33Y117/NW2A0 VBRK_X73Y120/VBRK_EE4BEG0 VBRK_X73Y120/VBRK_EL1BEG2 VBRK_X73Y121/VBRK_EL1BEG2 VBRK_X79Y120/VBRK_EE4B0 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X30Y115/INT_L.EL1END2->>IMUX_L28 INT_L_X30Y116/INT_L.EL1END2->>IMUX_L12 INT_L_X32Y116/INT_L.WR1END1->>IMUX_L19 INT_L_X32Y117/INT_L.NW2END0->>IMUX_L0 INT_R_X29Y115/INT_R.LOGIC_OUTS12->>EE4BEG0 INT_R_X29Y115/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X29Y115/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X29Y115/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X29Y115/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X29Y116/INT_R.NL1END2->>IMUX28 INT_R_X29Y116/INT_R.NR1END3->>EL1BEG2 INT_R_X33Y115/INT_R.EE4END0->>NR1BEG0 INT_R_X33Y116/INT_R.NR1END0->>NW2BEG0 INT_R_X33Y116/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[slv][hrdata][10]_i_8_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y116/CLBLL_L_C CLBLL_L_X32Y116/CLBLL_WW2A2 CLBLM_L_X30Y116/CLBLM_IMUX18 CLBLM_L_X30Y116/CLBLM_M_B2 CLK_FEED_X78Y121/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW2A2 INT_L_X30Y116/FAN_ALT1 INT_L_X30Y116/FAN_BOUNCE1 INT_L_X30Y116/IMUX_L18 INT_L_X30Y116/WW2END2 INT_L_X32Y116/LOGIC_OUTS_L10 INT_L_X32Y116/WW2BEG2 INT_R_X31Y116/WW2A2 VBRK_X79Y121/VBRK_WW2A2 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X30Y116/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y116/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X30Y116/INT_L.WW2END2->>FAN_ALT1 INT_L_X32Y116/INT_L.LOGIC_OUTS_L10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][8] - 
wires: CLBLL_R_X29Y116/CLBLL_WL1END3 CLBLL_R_X29Y117/CLBLL_IMUX0 CLBLL_R_X29Y117/CLBLL_L_A3 CLBLM_L_X30Y116/CLBLM_WL1END3 CLBLM_L_X30Y117/CLBLM_IMUX0 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y117/CLBLM_L_A3 CLBLM_L_X30Y117/CLBLM_L_AQ INT_L_X30Y116/WL1BEG3 INT_L_X30Y117/IMUX_L0 INT_L_X30Y117/LOGIC_OUTS_L0 INT_L_X30Y117/WL1BEG_N3 INT_R_X29Y116/WL1END3 INT_R_X29Y117/IMUX0 INT_R_X29Y117/WL1END_N1_3 VBRK_X73Y121/VBRK_WL1END3 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X30Y117/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y117/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X30Y117/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X29Y117/INT_R.WL1END_N1_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[10] - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX9 CLBLL_R_X29Y117/CLBLL_L_A5 CLBLM_L_X28Y118/CLBLM_IMUX33 CLBLM_L_X28Y118/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y118/CLBLM_L_C1 CLBLM_L_X28Y118/CLBLM_M_AQ INT_L_X28Y117/SE2A0 INT_L_X28Y118/IMUX_L33 INT_L_X28Y118/LOGIC_OUTS_L4 INT_L_X28Y118/SE2BEG0 INT_R_X29Y117/IMUX9 INT_R_X29Y117/SE2END0 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X28Y118/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y118/INT_L.LOGIC_OUTS_L4->>IMUX_L33 INT_L_X28Y118/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X29Y117/INT_R.SE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[10] - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX5 CLBLL_R_X29Y117/CLBLL_L_A6 CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y118/CLBLL_L_AQ CLBLL_R_X29Y120/CLBLL_EL1BEG2 CLBLM_L_X30Y120/CLBLM_EL1BEG2 CLBLM_L_X30Y120/CLBLM_IMUX5 CLBLM_L_X30Y120/CLBLM_L_A6 INT_L_X30Y120/EL1END2 INT_L_X30Y120/IMUX_L5 INT_R_X29Y117/FAN_ALT3 INT_R_X29Y117/FAN_BOUNCE3 INT_R_X29Y117/FAN_BOUNCE_S3_0 INT_R_X29Y117/IMUX5 INT_R_X29Y118/FAN_ALT0 INT_R_X29Y118/FAN_BOUNCE0 INT_R_X29Y118/LOGIC_OUTS0 INT_R_X29Y118/NN2BEG0 INT_R_X29Y119/NN2A0 INT_R_X29Y119/NN2END_S2_0 INT_R_X29Y120/EL1BEG2 INT_R_X29Y120/NL1BEG_N3 INT_R_X29Y120/NN2END0 VBRK_X73Y125/VBRK_EL1BEG2 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y118/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X30Y120/INT_L.EL1END2->>IMUX_L5 INT_R_X29Y117/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y117/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X29Y117/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT3 INT_R_X29Y118/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y118/INT_R.LOGIC_OUTS0->>FAN_ALT0 INT_R_X29Y118/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X29Y120/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X29Y120/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][8] - 
wires: CLBLL_L_X32Y114/CLBLL_NW4A1 CLBLL_L_X32Y116/CLBLL_IMUX21 CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y116/CLBLL_L_AQ CLBLL_L_X32Y116/CLBLL_L_C4 CLBLM_L_X30Y117/CLBLM_IMUX3 CLBLM_L_X30Y117/CLBLM_L_A2 CLK_FEED_X78Y119/CLK_FEED_NW4A1 INT_INTERFACE_R_X31Y114/INT_INTERFACE_NW4A1 INT_L_X30Y117/IMUX_L3 INT_L_X30Y117/SR1END1 INT_L_X30Y118/NW6END1 INT_L_X30Y118/SR1BEG1 INT_L_X32Y114/NW6BEG1 INT_L_X32Y114/SS2END0 INT_L_X32Y115/SS2A0 INT_L_X32Y116/IMUX_L21 INT_L_X32Y116/LOGIC_OUTS_L0 INT_L_X32Y116/NL1BEG_N3 INT_L_X32Y116/SS2BEG0 INT_R_X31Y114/NW6A1 INT_R_X31Y115/NW6B1 INT_R_X31Y116/NW6C1 INT_R_X31Y117/NW6D1 INT_R_X31Y118/NW6E1 VBRK_X79Y119/VBRK_NW4A1 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X30Y117/INT_L.SR1END1->>IMUX_L3 INT_L_X30Y118/INT_L.NW6END1->>SR1BEG1 INT_L_X32Y114/INT_L.SS2END0->>NW6BEG1 INT_L_X32Y116/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X32Y116/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X32Y116/INT_L.NL1BEG_N3->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][11]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y125/INT_INTERFACE_WW2END1 BRAM_L_X38Y125/BRAM_WW2END1_0 CLBLL_L_X32Y125/CLBLL_WW4C1 CLBLL_R_X29Y116/CLBLL_IMUX10 CLBLL_R_X29Y116/CLBLL_L_A4 CLBLL_R_X29Y116/CLBLL_SW2A0 CLBLM_L_X30Y116/CLBLM_SW2A0 CLBLM_L_X34Y125/CLBLM_WW4A1 CLBLM_L_X36Y125/CLBLM_WW2A0 CLBLM_R_X33Y125/CLBLM_WW4A1 CLBLM_R_X37Y125/CLBLM_WW2END1 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y119/CLBLM_L_C CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C1_4 DSP_R_X35Y125/DSP_WW2A0_0 HCLK_L_X75Y130/HCLK_SS2A0 HCLK_R_X97Y130/HCLK_NN6E2 INT_INTERFACE_R_X31Y125/INT_INTERFACE_WW4C1 INT_INTERFACE_R_X35Y125/INT_INTERFACE_WW2A0 INT_L_X30Y116/SW2A0 INT_L_X30Y117/SS6END0 INT_L_X30Y117/SW2BEG0 INT_L_X30Y118/SS6E0 INT_L_X30Y119/SS6D0 INT_L_X30Y120/SS6C0 INT_L_X30Y121/SS6B0 INT_L_X30Y122/SS6A0 INT_L_X30Y123/SS2END0 INT_L_X30Y123/SS6BEG0 INT_L_X30Y124/SS2A0 INT_L_X30Y125/SS2BEG0 INT_L_X30Y125/WW4END1 INT_L_X32Y125/WW4B1 INT_L_X34Y125/WW2END0 INT_L_X34Y125/WW4BEG1 INT_L_X36Y125/WL1END0 INT_L_X36Y125/WW2BEG0 INT_L_X38Y125/WW2A1 INT_R_X29Y116/IMUX10 INT_R_X29Y116/SW2END0 INT_R_X31Y125/WW4C1 INT_R_X33Y125/WW4A1 INT_R_X35Y125/WW2A0 INT_R_X37Y125/WL1BEG0 INT_R_X37Y125/WW2END1 INT_R_X39Y119/LOGIC_OUTS10 INT_R_X39Y119/NN6BEG2 INT_R_X39Y120/NN6A2 INT_R_X39Y121/NN6B2 INT_R_X39Y122/NN6C2 INT_R_X39Y123/NN6D2 INT_R_X39Y124/NN6E2 INT_R_X39Y125/NN6END2 INT_R_X39Y125/WW2BEG1 VBRK_X73Y121/VBRK_SW2A0 VBRK_X79Y131/VBRK_WW4C1 VBRK_X89Y131/VBRK_WW2A0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y117/INT_L.SS6END0->>SW2BEG0 INT_L_X30Y123/INT_L.SS2END0->>SS6BEG0 INT_L_X30Y125/INT_L.WW4END1->>SS2BEG0 INT_L_X34Y125/INT_L.WW2END0->>WW4BEG1 INT_L_X36Y125/INT_L.WL1END0->>WW2BEG0 INT_R_X29Y116/INT_R.SW2END0->>IMUX10 INT_R_X37Y125/INT_R.WW2END1->>WL1BEG0 INT_R_X39Y119/INT_R.LOGIC_OUTS10->>NN6BEG2 INT_R_X39Y125/INT_R.NN6END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][11]_i_3_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX5 CLBLL_R_X29Y116/CLBLL_L_A6 CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y117/CLBLL_L_B INT_R_X29Y116/IMUX5 INT_R_X29Y116/SR1END2 INT_R_X29Y117/LOGIC_OUTS9 INT_R_X29Y117/SR1BEG2 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y117/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X29Y116/INT_R.SR1END2->>IMUX5 INT_R_X29Y117/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][11]_i_4_n_0 - 
wires: CLBLL_R_X23Y116/CLBLL_NE4C0 CLBLL_R_X25Y116/CLBLL_EE2BEG3 CLBLL_R_X27Y116/CLBLL_EE2BEG3 CLBLL_R_X29Y116/CLBLL_IMUX6 CLBLL_R_X29Y116/CLBLL_L_A1 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y112/CLBLM_L_A CLBLM_L_X24Y116/CLBLM_NE4C0 CLBLM_L_X26Y116/CLBLM_EE2BEG3 CLBLM_L_X28Y116/CLBLM_EE2BEG3 INT_L_X22Y112/LOGIC_OUTS_L8 INT_L_X22Y112/NE6BEG0 INT_L_X24Y115/EL1BEG3 INT_L_X24Y116/EL1BEG_N3 INT_L_X24Y116/NE6END0 INT_L_X26Y116/EE2A3 INT_L_X28Y116/EE2A3 INT_R_X23Y112/NE6A0 INT_R_X23Y113/NE6B0 INT_R_X23Y114/NE6C0 INT_R_X23Y115/NE6D0 INT_R_X23Y116/NE6E0 INT_R_X25Y115/EL1END3 INT_R_X25Y115/NR1BEG3 INT_R_X25Y116/EE2BEG3 INT_R_X25Y116/NR1END3 INT_R_X27Y116/EE2BEG3 INT_R_X27Y116/EE2END3 INT_R_X29Y116/EE2END3 INT_R_X29Y116/IMUX6 VBRK_X60Y121/VBRK_NE4C0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y112/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y112/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X24Y116/INT_L.NE6END0->>EL1BEG_N3 INT_R_X25Y115/INT_R.EL1END3->>NR1BEG3 INT_R_X25Y116/INT_R.NR1END3->>EE2BEG3 INT_R_X27Y116/INT_R.EE2END3->>EE2BEG3 INT_R_X29Y116/INT_R.EE2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_52 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L1 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B1 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU5 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B1_4 CLBLL_L_X40Y119/CLBLL_SW2A1 CLBLL_L_X40Y120/CLBLL_SE4C1 CLBLM_R_X39Y119/CLBLM_IMUX20 CLBLM_R_X39Y119/CLBLM_L_C2 CLBLM_R_X39Y119/CLBLM_SW2A1 CLBLM_R_X39Y120/CLBLM_SE4C1 INT_L_X38Y124/LOGIC_OUTS_L1 INT_L_X38Y124/SE6BEG1 INT_L_X40Y119/SW2A1 INT_L_X40Y120/SE6END1 INT_L_X40Y120/SW2BEG1 INT_R_X39Y119/IMUX20 INT_R_X39Y119/SW2END1 INT_R_X39Y120/SE6E1 INT_R_X39Y121/SE6D1 INT_R_X39Y122/SE6C1 INT_R_X39Y123/SE6B1 INT_R_X39Y124/SE6A1 VBRK_X99Y124/VBRK_SW2A1 VBRK_X99Y125/VBRK_SE4C1 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU5->BRAM_LOGIC_OUTS_B1_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X38Y124/INT_L.LOGIC_OUTS_L1->>SE6BEG1 INT_L_X40Y120/INT_L.SE6END1->>SW2BEG1 INT_R_X39Y119/INT_R.SW2END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_20 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU5 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B13_4 CLBLM_R_X39Y119/CLBLM_IMUX34 CLBLM_R_X39Y119/CLBLM_L_C6 INT_L_X38Y119/SE2A1 INT_L_X38Y120/SE2BEG1 INT_L_X38Y120/SS2END1 INT_L_X38Y121/SS2A1 INT_L_X38Y122/SS2BEG1 INT_L_X38Y122/SS2END1 INT_L_X38Y123/SS2A1 INT_L_X38Y124/LOGIC_OUTS_L13 INT_L_X38Y124/SS2BEG1 INT_R_X39Y119/IMUX34 INT_R_X39Y119/SE2END1 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU5->BRAM_LOGIC_OUTS_B13_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X38Y120/INT_L.SS2END1->>SE2BEG1 INT_L_X38Y122/INT_L.SS2END1->>SS2BEG1 INT_L_X38Y124/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_R_X39Y119/INT_R.SE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[11] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L1 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B1 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU5 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B1_4 CLBLM_R_X39Y119/CLBLM_IMUX21 CLBLM_R_X39Y119/CLBLM_L_C4 INT_L_X38Y119/ER1BEG2 INT_L_X38Y119/LOGIC_OUTS_L1 INT_R_X39Y119/ER1END2 INT_R_X39Y119/IMUX21 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU5->BRAM_LOGIC_OUTS_B1_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X38Y119/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X39Y119/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[11] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU5 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B13_4 CLBLM_R_X39Y119/CLBLM_IMUX30 CLBLM_R_X39Y119/CLBLM_L_C5 INT_L_X38Y119/EL1BEG3 INT_L_X38Y119/LOGIC_OUTS_L13 INT_L_X38Y119/NL1BEG0 INT_L_X38Y119/NL1END_S3_0 INT_L_X38Y120/EL1BEG_N3 INT_L_X38Y120/NL1END0 INT_R_X39Y119/EL1END3 INT_R_X39Y119/IMUX30 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU5->BRAM_LOGIC_OUTS_B13_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X38Y119/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X38Y120/INT_L.NL1END0->>EL1BEG_N3 INT_R_X39Y119/INT_R.EL1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][11]_i_5_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS17 CLBLL_L_X32Y116/CLBLL_L_BMUX CLBLL_L_X32Y116/CLBLL_WW2A3 CLBLL_R_X29Y117/CLBLL_IMUX26 CLBLL_R_X29Y117/CLBLL_L_B4 CLBLL_R_X29Y117/CLBLL_WR1END1 CLBLM_L_X30Y117/CLBLM_WR1END1 CLK_FEED_X78Y121/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW2A3 INT_L_X30Y116/WW2END3 INT_L_X30Y117/WR1BEG1 INT_L_X30Y117/WW2END_N0_3 INT_L_X32Y116/LOGIC_OUTS_L17 INT_L_X32Y116/WW2BEG3 INT_R_X29Y117/IMUX26 INT_R_X29Y117/WR1END1 INT_R_X31Y116/WW2A3 VBRK_X73Y122/VBRK_WR1END1 VBRK_X79Y121/VBRK_WW2A3 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X30Y117/INT_L.WW2END_N0_3->>WR1BEG1 INT_L_X32Y116/INT_L.LOGIC_OUTS_L17->>WW2BEG3 INT_R_X29Y117/INT_R.WR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][11]_i_6_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y109/CLBLL_L_A CLBLL_R_X23Y116/CLBLL_EE2BEG0 CLBLL_R_X25Y116/CLBLL_EE4BEG0 CLBLL_R_X27Y116/CLBLL_EE4B0 CLBLL_R_X29Y117/CLBLL_IMUX16 CLBLL_R_X29Y117/CLBLL_L_B3 CLBLM_L_X24Y116/CLBLM_EE2BEG0 CLBLM_L_X26Y116/CLBLM_EE4BEG0 CLBLM_L_X28Y116/CLBLM_EE4B0 INT_L_X24Y116/EE2A0 INT_L_X26Y116/EE4A0 INT_L_X28Y116/EE4C0 INT_R_X23Y109/LOGIC_OUTS8 INT_R_X23Y109/NN6BEG0 INT_R_X23Y110/NN6A0 INT_R_X23Y111/NN6B0 INT_R_X23Y112/NN6C0 INT_R_X23Y113/NN6D0 INT_R_X23Y114/NN6E0 INT_R_X23Y114/NN6END_S1_0 INT_R_X23Y115/NN6END0 INT_R_X23Y115/NR1BEG0 INT_R_X23Y116/EE2BEG0 INT_R_X23Y116/NR1END0 INT_R_X25Y116/EE2END0 INT_R_X25Y116/EE4BEG0 INT_R_X27Y116/EE4B0 INT_R_X29Y116/EE4END0 INT_R_X29Y116/NR1BEG0 INT_R_X29Y117/IMUX16 INT_R_X29Y117/NR1END0 VBRK_X60Y121/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X23Y109/INT_R.LOGIC_OUTS8->>NN6BEG0 INT_R_X23Y115/INT_R.NN6END0->>NR1BEG0 INT_R_X23Y116/INT_R.NR1END0->>EE2BEG0 INT_R_X25Y116/INT_R.EE2END0->>EE4BEG0 INT_R_X29Y116/INT_R.EE4END0->>NR1BEG0 INT_R_X29Y117/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][9] - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX25 CLBLL_R_X29Y117/CLBLL_L_B5 CLBLL_R_X29Y117/CLBLL_SW2A0 CLBLL_R_X29Y117/CLBLL_WL1END3 CLBLL_R_X29Y118/CLBLL_IMUX16 CLBLL_R_X29Y118/CLBLL_L_B3 CLBLM_L_X30Y117/CLBLM_SW2A0 CLBLM_L_X30Y117/CLBLM_WL1END3 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y118/CLBLM_M_AQ INT_L_X30Y117/SW2A0 INT_L_X30Y117/WL1BEG3 INT_L_X30Y118/LOGIC_OUTS_L4 INT_L_X30Y118/SW2BEG0 INT_L_X30Y118/WL1BEG_N3 INT_R_X29Y117/IMUX25 INT_R_X29Y117/SW2END0 INT_R_X29Y117/WL1END3 INT_R_X29Y118/IMUX16 INT_R_X29Y118/WL1END_N1_3 VBRK_X73Y122/VBRK_SW2A0 VBRK_X73Y122/VBRK_WL1END3 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X30Y118/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X30Y118/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X30Y118/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X29Y117/INT_R.SW2END0->>IMUX25 INT_R_X29Y118/INT_R.WL1END_N1_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][11]_i_7_n_0 - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX13 CLBLL_R_X29Y117/CLBLL_L_B6 CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y118/CLBLL_L_A INT_R_X29Y117/BYP_ALT5 INT_R_X29Y117/BYP_BOUNCE5 INT_R_X29Y117/IMUX13 INT_R_X29Y117/SR1END1 INT_R_X29Y118/LOGIC_OUTS8 INT_R_X29Y118/SR1BEG1 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y118/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X29Y117/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X29Y117/INT_R.BYP_BOUNCE5->>IMUX13 INT_R_X29Y117/INT_R.SR1END1->>BYP_ALT5 INT_R_X29Y118/INT_R.LOGIC_OUTS8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][9] - 
wires: CLBLL_L_X32Y116/CLBLL_IMUX25 CLBLL_L_X32Y116/CLBLL_L_B5 CLBLL_L_X32Y117/CLBLL_WW4B0 CLBLL_R_X29Y117/CLBLL_ER1BEG0 CLBLL_R_X29Y117/CLBLL_WW4END0 CLBLM_L_X30Y117/CLBLM_ER1BEG0 CLBLM_L_X30Y117/CLBLM_IMUX10 CLBLM_L_X30Y117/CLBLM_L_A4 CLBLM_L_X30Y117/CLBLM_WW4END0 CLBLM_R_X33Y117/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y117/CLBLM_L_AQ CLK_FEED_X78Y122/CLK_FEED_WW4B0 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW4B0 INT_L_X30Y117/ER1END0 INT_L_X30Y117/IMUX_L10 INT_L_X30Y117/WW4C0 INT_L_X32Y116/IMUX_L25 INT_L_X32Y116/WL1END0 INT_L_X32Y117/WW4A0 INT_R_X29Y116/ER1BEG_S0 INT_R_X29Y116/WW4END_S0_0 INT_R_X29Y117/ER1BEG0 INT_R_X29Y117/WW4END0 INT_R_X31Y117/WW4B0 INT_R_X33Y116/SR1END1 INT_R_X33Y116/WL1BEG0 INT_R_X33Y117/LOGIC_OUTS0 INT_R_X33Y117/SR1BEG1 INT_R_X33Y117/WW4BEG0 VBRK_X73Y122/VBRK_ER1BEG0 VBRK_X73Y122/VBRK_WW4END0 VBRK_X79Y122/VBRK_WW4B0 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X33Y117/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y117/INT_L.ER1END0->>IMUX_L10 INT_L_X32Y116/INT_L.WL1END0->>IMUX_L25 INT_R_X29Y116/INT_R.WW4END_S0_0->>ER1BEG_S0 INT_R_X33Y116/INT_R.SR1END1->>WL1BEG0 INT_R_X33Y117/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X33Y117/INT_R.LOGIC_OUTS0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[11] - 
wires: CLBLL_R_X27Y112/CLBLL_NE4BEG2 CLBLL_R_X27Y112/CLBLL_WW2END1 CLBLL_R_X29Y118/CLBLL_IMUX13 CLBLL_R_X29Y118/CLBLL_IMUX3 CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y118/CLBLL_L_A2 CLBLL_R_X29Y118/CLBLL_L_B6 CLBLL_R_X29Y118/CLBLL_L_BQ CLBLM_L_X28Y112/CLBLM_NE4BEG2 CLBLM_L_X28Y112/CLBLM_WW2END1 INT_L_X28Y112/NE6A2 INT_L_X28Y112/WW2A1 INT_L_X28Y113/NE6B2 INT_L_X28Y114/NE6C2 INT_L_X28Y115/NE6D2 INT_L_X28Y116/NE6E2 INT_R_X27Y112/NE6BEG2 INT_R_X27Y112/WW2END1 INT_R_X29Y112/SS6END1 INT_R_X29Y112/WW2BEG1 INT_R_X29Y113/SS6E1 INT_R_X29Y114/SS6D1 INT_R_X29Y115/SS6C1 INT_R_X29Y116/NE6END2 INT_R_X29Y116/NN2BEG2 INT_R_X29Y116/SS6B1 INT_R_X29Y117/NN2A2 INT_R_X29Y117/SS6A1 INT_R_X29Y118/IMUX13 INT_R_X29Y118/IMUX3 INT_R_X29Y118/LOGIC_OUTS1 INT_R_X29Y118/NN2END2 INT_R_X29Y118/SS6BEG1 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y118/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X27Y112/INT_R.WW2END1->>NE6BEG2 INT_R_X29Y112/INT_R.SS6END1->>WW2BEG1 INT_R_X29Y116/INT_R.NE6END2->>NN2BEG2 INT_R_X29Y118/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X29Y118/INT_R.LOGIC_OUTS1->>SS6BEG1 INT_R_X29Y118/INT_R.NN2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[11] - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX0 CLBLL_R_X29Y118/CLBLL_L_A3 CLBLL_R_X29Y118/CLBLL_NW2A0 CLBLM_L_X28Y118/CLBLM_IMUX20 CLBLM_L_X28Y118/CLBLM_L_C2 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y117/CLBLM_M_AQ CLBLM_L_X30Y118/CLBLM_NW2A0 INT_L_X28Y117/NL1BEG2 INT_L_X28Y117/WL1END2 INT_L_X28Y118/IMUX_L20 INT_L_X28Y118/NL1END2 INT_L_X30Y117/LOGIC_OUTS_L4 INT_L_X30Y117/NW2BEG0 INT_L_X30Y118/NW2A0 INT_R_X29Y117/NW2END_S0_0 INT_R_X29Y117/WL1BEG2 INT_R_X29Y118/IMUX0 INT_R_X29Y118/NW2END0 VBRK_X73Y123/VBRK_NW2A0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y117/INT_L.WL1END2->>NL1BEG2 INT_L_X28Y118/INT_L.NL1END2->>IMUX_L20 INT_L_X30Y117/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X29Y117/INT_R.NW2END_S0_0->>WL1BEG2 INT_R_X29Y118/INT_R.NW2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][9] - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX10 CLBLL_R_X29Y118/CLBLL_L_A4 CLBLL_R_X29Y118/CLBLL_WR1END1 CLBLM_L_X30Y117/CLBLM_IMUX5 CLBLM_L_X30Y117/CLBLM_L_A6 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y118/CLBLM_L_AQ CLBLM_L_X30Y118/CLBLM_WR1END1 INT_L_X30Y117/FAN_ALT3 INT_L_X30Y117/FAN_BOUNCE3 INT_L_X30Y117/FAN_BOUNCE_S3_0 INT_L_X30Y117/IMUX_L5 INT_L_X30Y118/FAN_ALT0 INT_L_X30Y118/FAN_BOUNCE0 INT_L_X30Y118/LOGIC_OUTS_L0 INT_L_X30Y118/WR1BEG1 INT_R_X29Y118/IMUX10 INT_R_X29Y118/WR1END1 VBRK_X73Y123/VBRK_WR1END1 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y117/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X30Y117/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X30Y117/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT3 INT_L_X30Y118/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X30Y118/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X30Y118/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X29Y118/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][29]_i_5_n_0 - 
wires: CLBLL_L_X32Y123/CLBLL_EE4B2 CLBLL_R_X29Y115/CLBLL_ER1BEG3 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y115/CLBLL_L_AMUX CLBLL_R_X29Y116/CLBLL_IMUX31 CLBLL_R_X29Y116/CLBLL_LL_C5 CLBLL_R_X29Y117/CLBLL_WR1END0 CLBLL_R_X29Y118/CLBLL_IMUX9 CLBLL_R_X29Y118/CLBLL_L_A5 CLBLL_R_X29Y119/CLBLL_IMUX10 CLBLL_R_X29Y119/CLBLL_IMUX11 CLBLL_R_X29Y119/CLBLL_IMUX29 CLBLL_R_X29Y119/CLBLL_LL_A4 CLBLL_R_X29Y119/CLBLL_LL_C2 CLBLL_R_X29Y119/CLBLL_L_A4 CLBLL_R_X29Y120/CLBLL_ER1BEG2 CLBLL_R_X29Y120/CLBLL_IMUX8 CLBLL_R_X29Y120/CLBLL_LL_A5 CLBLL_R_X29Y121/CLBLL_IMUX5 CLBLL_R_X29Y121/CLBLL_L_A6 CLBLL_R_X29Y123/CLBLL_EE4BEG2 CLBLM_L_X28Y119/CLBLM_IMUX32 CLBLM_L_X28Y119/CLBLM_IMUX8 CLBLM_L_X28Y119/CLBLM_M_A5 CLBLM_L_X28Y119/CLBLM_M_C1 CLBLM_L_X28Y121/CLBLM_IMUX4 CLBLM_L_X28Y121/CLBLM_M_A6 CLBLM_L_X28Y122/CLBLM_IMUX3 CLBLM_L_X28Y122/CLBLM_L_A2 CLBLM_L_X30Y115/CLBLM_ER1BEG3 CLBLM_L_X30Y115/CLBLM_IMUX31 CLBLM_L_X30Y115/CLBLM_IMUX7 CLBLM_L_X30Y115/CLBLM_M_A1 CLBLM_L_X30Y115/CLBLM_M_C5 CLBLM_L_X30Y117/CLBLM_IMUX43 CLBLM_L_X30Y117/CLBLM_M_D6 CLBLM_L_X30Y117/CLBLM_WR1END0 CLBLM_L_X30Y120/CLBLM_ER1BEG2 CLBLM_L_X30Y120/CLBLM_IMUX2 CLBLM_L_X30Y120/CLBLM_IMUX22 CLBLM_L_X30Y120/CLBLM_M_A2 CLBLM_L_X30Y120/CLBLM_M_C3 CLBLM_L_X30Y123/CLBLM_EE4BEG2 CLBLM_L_X34Y122/CLBLM_IMUX12 CLBLM_L_X34Y122/CLBLM_M_B6 CLBLM_L_X34Y122/CLBLM_SE2A2 CLBLM_L_X36Y115/CLBLM_IMUX29 CLBLM_L_X36Y115/CLBLM_IMUX6 CLBLM_L_X36Y115/CLBLM_L_A1 CLBLM_L_X36Y115/CLBLM_M_C2 CLBLM_L_X36Y118/CLBLM_SE4C2 CLBLM_R_X33Y122/CLBLM_SE2A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B2_2 DSP_R_X35Y115/DSP_SE4C2_3 INT_INTERFACE_R_X31Y123/INT_INTERFACE_EE4B2 INT_INTERFACE_R_X35Y118/INT_INTERFACE_SE4C2 INT_L_X28Y118/BYP_ALT2 INT_L_X28Y118/BYP_BOUNCE2 INT_L_X28Y118/NN2BEG2 INT_L_X28Y118/NW2END2 INT_L_X28Y119/BYP_BOUNCE_N3_2 INT_L_X28Y119/IMUX_L32 INT_L_X28Y119/IMUX_L8 INT_L_X28Y119/NN2A2 INT_L_X28Y120/EL1BEG1 INT_L_X28Y120/NE2BEG2 INT_L_X28Y120/NN2END2 INT_L_X28Y120/NR1BEG2 INT_L_X28Y121/IMUX_L4 INT_L_X28Y121/NE2A2 INT_L_X28Y121/NR1END2 INT_L_X28Y122/IMUX_L3 INT_L_X28Y122/NW2END2 INT_L_X30Y115/ER1END3 INT_L_X30Y115/IMUX_L31 INT_L_X30Y115/IMUX_L7 INT_L_X30Y115/NR1BEG3 INT_L_X30Y116/ER1END_N3_3 INT_L_X30Y116/NL1BEG2 INT_L_X30Y116/NR1END3 INT_L_X30Y116/WR1BEG_S0 INT_L_X30Y117/IMUX_L43 INT_L_X30Y117/NL1END2 INT_L_X30Y117/WR1BEG0 INT_L_X30Y120/ER1END2 INT_L_X30Y120/FAN_ALT1 INT_L_X30Y120/FAN_BOUNCE1 INT_L_X30Y120/IMUX_L2 INT_L_X30Y120/IMUX_L22 INT_L_X30Y123/EE4A2 INT_L_X32Y123/EE4C2 INT_L_X34Y122/IMUX_L12 INT_L_X34Y122/SE2END2 INT_L_X34Y122/SE6BEG2 INT_L_X36Y115/BYP_ALT2 INT_L_X36Y115/BYP_BOUNCE2 INT_L_X36Y115/IMUX_L29 INT_L_X36Y115/IMUX_L6 INT_L_X36Y115/SL1END2 INT_L_X36Y116/BYP_BOUNCE_N3_2 INT_L_X36Y116/SL1BEG2 INT_L_X36Y116/SS2END2 INT_L_X36Y117/SS2A2 INT_L_X36Y118/SE6END2 INT_L_X36Y118/SS2BEG2 INT_R_X29Y115/ER1BEG3 INT_R_X29Y115/LOGIC_OUTS16 INT_R_X29Y115/NN2BEG2 INT_R_X29Y116/IMUX31 INT_R_X29Y116/NN2A2 INT_R_X29Y116/WR1END_S1_0 INT_R_X29Y117/NL1BEG1 INT_R_X29Y117/NN2END2 INT_R_X29Y117/NW2BEG2 INT_R_X29Y117/WR1END0 INT_R_X29Y118/IMUX9 INT_R_X29Y118/NL1END1 INT_R_X29Y118/NW2A2 INT_R_X29Y119/BYP_ALT5 INT_R_X29Y119/BYP_ALT6 INT_R_X29Y119/BYP_BOUNCE5 INT_R_X29Y119/BYP_BOUNCE6 INT_R_X29Y119/IMUX10 INT_R_X29Y119/IMUX11 INT_R_X29Y119/IMUX29 INT_R_X29Y119/SL1END1 INT_R_X29Y120/BYP_BOUNCE_N3_6 INT_R_X29Y120/EL1END1 INT_R_X29Y120/ER1BEG2 INT_R_X29Y120/IMUX8 INT_R_X29Y120/SL1BEG1 INT_R_X29Y121/IMUX5 INT_R_X29Y121/NE2END2 INT_R_X29Y121/NN2BEG2 INT_R_X29Y121/NW2BEG2 INT_R_X29Y122/NN2A2 INT_R_X29Y122/NW2A2 INT_R_X29Y123/EE4BEG2 INT_R_X29Y123/NN2END2 INT_R_X31Y123/EE4B2 INT_R_X33Y122/SE2A2 INT_R_X33Y123/EE4END2 INT_R_X33Y123/SE2BEG2 INT_R_X35Y118/SE6E2 INT_R_X35Y119/SE6D2 INT_R_X35Y120/SE6C2 INT_R_X35Y121/SE6B2 INT_R_X35Y122/SE6A2 VBRK_X73Y120/VBRK_ER1BEG3 VBRK_X73Y122/VBRK_WR1END0 VBRK_X73Y125/VBRK_ER1BEG2 VBRK_X73Y128/VBRK_EE4BEG2 VBRK_X79Y128/VBRK_EE4B2 VBRK_X89Y123/VBRK_SE4C2 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y122/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X28Y118/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X28Y118/INT_L.NW2END2->>BYP_ALT2 INT_L_X28Y118/INT_L.NW2END2->>NN2BEG2 INT_L_X28Y119/INT_L.BYP_BOUNCE_N3_2->>IMUX_L32 INT_L_X28Y119/INT_L.BYP_BOUNCE_N3_2->>IMUX_L8 INT_L_X28Y120/INT_L.NN2END2->>EL1BEG1 INT_L_X28Y120/INT_L.NN2END2->>NE2BEG2 INT_L_X28Y120/INT_L.NN2END2->>NR1BEG2 INT_L_X28Y121/INT_L.NR1END2->>IMUX_L4 INT_L_X28Y122/INT_L.NW2END2->>IMUX_L3 INT_L_X30Y115/INT_L.ER1END3->>IMUX_L31 INT_L_X30Y115/INT_L.ER1END3->>IMUX_L7 INT_L_X30Y115/INT_L.ER1END3->>NR1BEG3 INT_L_X30Y116/INT_L.NR1END3->>NL1BEG2 INT_L_X30Y116/INT_L.NR1END3->>WR1BEG_S0 INT_L_X30Y117/INT_L.NL1END2->>IMUX_L43 INT_L_X30Y120/INT_L.ER1END2->>FAN_ALT1 INT_L_X30Y120/INT_L.ER1END2->>IMUX_L22 INT_L_X30Y120/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y120/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X34Y122/INT_L.SE2END2->>IMUX_L12 INT_L_X34Y122/INT_L.SE2END2->>SE6BEG2 INT_L_X36Y115/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X36Y115/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X36Y115/INT_L.SL1END2->>BYP_ALT2 INT_L_X36Y115/INT_L.SL1END2->>IMUX_L29 INT_L_X36Y116/INT_L.SS2END2->>SL1BEG2 INT_L_X36Y118/INT_L.SE6END2->>SS2BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X29Y115/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X29Y116/INT_R.WR1END_S1_0->>IMUX31 INT_R_X29Y117/INT_R.NN2END2->>NL1BEG1 INT_R_X29Y117/INT_R.NN2END2->>NW2BEG2 INT_R_X29Y118/INT_R.NL1END1->>IMUX9 INT_R_X29Y119/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X29Y119/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X29Y119/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X29Y119/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X29Y119/INT_R.SL1END1->>BYP_ALT5 INT_R_X29Y119/INT_R.SL1END1->>IMUX10 INT_R_X29Y119/INT_R.SL1END1->>IMUX11 INT_R_X29Y120/INT_R.BYP_BOUNCE_N3_6->>IMUX8 INT_R_X29Y120/INT_R.EL1END1->>ER1BEG2 INT_R_X29Y120/INT_R.EL1END1->>SL1BEG1 INT_R_X29Y121/INT_R.NE2END2->>IMUX5 INT_R_X29Y121/INT_R.NE2END2->>NN2BEG2 INT_R_X29Y121/INT_R.NE2END2->>NW2BEG2 INT_R_X29Y123/INT_R.NN2END2->>EE4BEG2 INT_R_X33Y123/INT_R.EE4END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

r[slv][hrdata][12]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][12]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][12]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_WW2END2 BRAM_L_X38Y115/BRAM_WW2END2_1 CLBLM_L_X36Y115/CLBLM_IMUX22 CLBLM_L_X36Y115/CLBLM_M_C3 CLBLM_R_X37Y116/CLBLM_WW2END2 CLBLM_R_X39Y116/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y116/CLBLM_M_C INT_L_X36Y115/IMUX_L22 INT_L_X36Y115/SW2END2 INT_L_X38Y116/WW2A2 INT_R_X37Y115/SW2A2 INT_R_X37Y116/SW2BEG2 INT_R_X37Y116/WW2END2 INT_R_X39Y116/LOGIC_OUTS14 INT_R_X39Y116/WW2BEG2 
pips: CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y116/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y115/INT_L.SW2END2->>IMUX_L22 INT_R_X37Y116/INT_R.WW2END2->>SW2BEG2 INT_R_X39Y116/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][12]_i_5_n_0 - 
wires: CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y117/CLBLM_M_A CLBLM_L_X36Y115/CLBLM_IMUX32 CLBLM_L_X36Y115/CLBLM_M_C1 CLBLM_L_X36Y115/CLBLM_SE2A0 DSP_R_X35Y115/DSP_SE2A0_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_SE2A0 INT_L_X34Y116/SE2A0 INT_L_X34Y117/LOGIC_OUTS_L12 INT_L_X34Y117/SE2BEG0 INT_L_X36Y115/IMUX_L32 INT_L_X36Y115/SE2END0 INT_R_X35Y115/SE2A0 INT_R_X35Y116/SE2BEG0 INT_R_X35Y116/SE2END0 VBRK_X89Y120/VBRK_SE2A0 
pips: CLBLM_L_X34Y117/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X34Y117/INT_L.LOGIC_OUTS_L12->>SE2BEG0 INT_L_X36Y115/INT_L.SE2END0->>IMUX_L32 INT_R_X35Y116/INT_R.SE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][28]_i_6_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_EE4B0 CLBLL_R_X27Y119/CLBLL_EE4A2 CLBLL_R_X27Y122/CLBLL_WR1END1 CLBLL_R_X29Y117/CLBLL_LL_A CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS12 CLBLL_R_X29Y119/CLBLL_EE4BEG0 CLBLL_R_X29Y119/CLBLL_EE4C2 CLBLL_R_X29Y119/CLBLL_IMUX32 CLBLL_R_X29Y119/CLBLL_IMUX8 CLBLL_R_X29Y119/CLBLL_IMUX9 CLBLL_R_X29Y119/CLBLL_LL_A5 CLBLL_R_X29Y119/CLBLL_LL_C1 CLBLL_R_X29Y119/CLBLL_L_A5 CLBLM_L_X28Y119/CLBLM_EE4A2 CLBLM_L_X28Y119/CLBLM_IMUX31 CLBLM_L_X28Y119/CLBLM_IMUX7 CLBLM_L_X28Y119/CLBLM_M_A1 CLBLM_L_X28Y119/CLBLM_M_C5 CLBLM_L_X28Y121/CLBLM_IMUX1 CLBLM_L_X28Y121/CLBLM_M_A3 CLBLM_L_X28Y122/CLBLM_IMUX9 CLBLM_L_X28Y122/CLBLM_L_A5 CLBLM_L_X28Y122/CLBLM_WR1END1 CLBLM_L_X30Y119/CLBLM_EE4BEG0 CLBLM_L_X30Y119/CLBLM_EE4C2 CLBLM_L_X30Y120/CLBLM_IMUX28 CLBLM_L_X30Y120/CLBLM_IMUX4 CLBLM_L_X30Y120/CLBLM_M_A6 CLBLM_L_X30Y120/CLBLM_M_C4 CLBLM_L_X34Y119/CLBLM_SE4BEG0 CLBLM_L_X36Y115/CLBLM_IMUX31 CLBLM_L_X36Y115/CLBLM_M_C5 CLBLM_L_X36Y116/CLBLM_NE2A0 CLBLM_R_X33Y119/CLBLM_SE4BEG0 CLK_FEED_X78Y124/CLK_FEED_EE4B0 DSP_R_X35Y115/DSP_NE2A0_1 INT_INTERFACE_R_X31Y119/INT_INTERFACE_EE4B0 INT_INTERFACE_R_X35Y116/INT_INTERFACE_NE2A0 INT_L_X26Y119/EE4BEG2 INT_L_X26Y119/SS2END2 INT_L_X26Y120/SS2A2 INT_L_X26Y121/SR1END2 INT_L_X26Y121/SS2BEG2 INT_L_X26Y122/SR1BEG2 INT_L_X26Y122/WR1END2 INT_L_X28Y119/EE4B2 INT_L_X28Y119/IMUX_L31 INT_L_X28Y119/IMUX_L7 INT_L_X28Y119/NW2END_S0_0 INT_L_X28Y120/NN2BEG0 INT_L_X28Y120/NW2END0 INT_L_X28Y121/IMUX_L1 INT_L_X28Y121/NN2A0 INT_L_X28Y121/NN2END_S2_0 INT_L_X28Y121/SR1BEG_S0 INT_L_X28Y122/IMUX_L9 INT_L_X28Y122/NN2END0 INT_L_X28Y122/WR1BEG1 INT_L_X30Y119/EE4A0 INT_L_X30Y119/EE4END2 INT_L_X30Y119/NR1BEG2 INT_L_X30Y120/IMUX_L28 INT_L_X30Y120/IMUX_L4 INT_L_X30Y120/NR1END2 INT_L_X32Y119/EE4C0 INT_L_X34Y115/SE6E0 INT_L_X34Y116/SE6D0 INT_L_X34Y117/SE6C0 INT_L_X34Y118/SE6B0 INT_L_X34Y119/SE6A0 INT_L_X36Y115/IMUX_L31 INT_L_X36Y115/NE2END_S3_0 INT_L_X36Y116/NE2END0 INT_R_X27Y119/EE4A2 INT_R_X27Y122/WR1BEG2 INT_R_X27Y122/WR1END1 INT_R_X29Y117/LOGIC_OUTS12 INT_R_X29Y117/NN2BEG0 INT_R_X29Y118/NN2A0 INT_R_X29Y118/NN2END_S2_0 INT_R_X29Y119/EE4BEG0 INT_R_X29Y119/EE4C2 INT_R_X29Y119/IMUX32 INT_R_X29Y119/IMUX8 INT_R_X29Y119/IMUX9 INT_R_X29Y119/NN2END0 INT_R_X29Y119/NW2BEG0 INT_R_X29Y120/NW2A0 INT_R_X31Y119/EE4B0 INT_R_X33Y119/EE4END0 INT_R_X33Y119/SE6BEG0 INT_R_X35Y115/NE2BEG0 INT_R_X35Y115/SE6END0 INT_R_X35Y116/NE2A0 VBRK_X73Y124/VBRK_EE4BEG0 VBRK_X73Y124/VBRK_EE4C2 VBRK_X79Y124/VBRK_EE4B0 VBRK_X89Y121/VBRK_NE2A0 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y122/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X26Y119/INT_L.SS2END2->>EE4BEG2 INT_L_X26Y121/INT_L.SR1END2->>SS2BEG2 INT_L_X26Y122/INT_L.WR1END2->>SR1BEG2 INT_L_X28Y119/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X28Y119/INT_L.NW2END_S0_0->>IMUX_L7 INT_L_X28Y120/INT_L.NW2END0->>NN2BEG0 INT_L_X28Y121/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X28Y121/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X28Y122/INT_L.NN2END0->>IMUX_L9 INT_L_X28Y122/INT_L.NN2END0->>WR1BEG1 INT_L_X30Y119/INT_L.EE4END2->>NR1BEG2 INT_L_X30Y120/INT_L.NR1END2->>IMUX_L28 INT_L_X30Y120/INT_L.NR1END2->>IMUX_L4 INT_L_X36Y115/INT_L.NE2END_S3_0->>IMUX_L31 INT_R_X27Y122/INT_R.WR1END1->>WR1BEG2 INT_R_X29Y117/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X29Y119/INT_R.NN2END0->>EE4BEG0 INT_R_X29Y119/INT_R.NN2END0->>IMUX32 INT_R_X29Y119/INT_R.NN2END0->>IMUX8 INT_R_X29Y119/INT_R.NN2END0->>IMUX9 INT_R_X29Y119/INT_R.NN2END0->>NW2BEG0 INT_R_X33Y119/INT_R.EE4END0->>SE6BEG0 INT_R_X35Y115/INT_R.SE6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

r[slv][hrdata][12]_i_6_n_0 - 
wires: CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS10 CLBLM_L_X34Y118/CLBLM_L_C CLBLM_L_X36Y114/CLBLM_SE4C2 CLBLM_L_X36Y115/CLBLM_IMUX28 CLBLM_L_X36Y115/CLBLM_M_C4 DSP_R_X35Y110/DSP_SE4C2_4 INT_INTERFACE_R_X35Y114/INT_INTERFACE_SE4C2 INT_L_X34Y118/LOGIC_OUTS_L10 INT_L_X34Y118/SE6BEG2 INT_L_X36Y114/NR1BEG2 INT_L_X36Y114/SE6END2 INT_L_X36Y115/IMUX_L28 INT_L_X36Y115/NR1END2 INT_R_X35Y114/SE6E2 INT_R_X35Y115/SE6D2 INT_R_X35Y116/SE6C2 INT_R_X35Y117/SE6B2 INT_R_X35Y118/SE6A2 VBRK_X89Y119/VBRK_SE4C2 
pips: CLBLM_L_X34Y118/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X34Y118/INT_L.LOGIC_OUTS_L10->>SE6BEG2 INT_L_X36Y114/INT_L.SE6END2->>NR1BEG2 INT_L_X36Y115/INT_L.NR1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_51 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L3 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B3 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL6 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B3_1 CLBLL_L_X40Y116/CLBLL_SW2A3 CLBLL_L_X40Y117/CLBLL_SE4C3 CLBLM_R_X39Y116/CLBLM_IMUX31 CLBLM_R_X39Y116/CLBLM_M_C5 CLBLM_R_X39Y116/CLBLM_SW2A3 CLBLM_R_X39Y117/CLBLM_SE4C3 INT_L_X38Y121/LOGIC_OUTS_L3 INT_L_X38Y121/SE6BEG3 INT_L_X40Y116/SW2A3 INT_L_X40Y117/SE6END3 INT_L_X40Y117/SW2BEG3 INT_R_X39Y116/IMUX31 INT_R_X39Y116/SW2END3 INT_R_X39Y117/SE6E3 INT_R_X39Y117/SW2END_N0_3 INT_R_X39Y118/SE6D3 INT_R_X39Y119/SE6C3 INT_R_X39Y120/SE6B3 INT_R_X39Y121/SE6A3 VBRK_X99Y121/VBRK_SW2A3 VBRK_X99Y122/VBRK_SE4C3 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL6->BRAM_LOGIC_OUTS_B3_1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X38Y121/INT_L.LOGIC_OUTS_L3->>SE6BEG3 INT_L_X40Y117/INT_L.SE6END3->>SW2BEG3 INT_R_X39Y116/INT_R.SW2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_19 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL6 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B15_1 CLBLM_R_X39Y116/CLBLM_IMUX29 CLBLM_R_X39Y116/CLBLM_M_C2 INT_L_X38Y115/ER1BEG_S0 INT_L_X38Y115/SS6END3 INT_L_X38Y116/ER1BEG0 INT_L_X38Y116/SS6E3 INT_L_X38Y116/SS6END_N0_3 INT_L_X38Y117/SS6D3 INT_L_X38Y118/SS6C3 INT_L_X38Y119/SS6B3 INT_L_X38Y120/SS6A3 INT_L_X38Y121/LOGIC_OUTS_L15 INT_L_X38Y121/SS6BEG3 INT_R_X39Y116/BYP_ALT1 INT_R_X39Y116/BYP_BOUNCE1 INT_R_X39Y116/ER1END0 INT_R_X39Y116/IMUX29 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL6->BRAM_LOGIC_OUTS_B15_1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X38Y115/INT_L.SS6END3->>ER1BEG_S0 INT_L_X38Y121/INT_L.LOGIC_OUTS_L15->>SS6BEG3 INT_R_X39Y116/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y116/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X39Y116/INT_R.ER1END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[12] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L3 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B3 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL6 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B3_1 CLBLM_R_X39Y116/CLBLM_IMUX28 CLBLM_R_X39Y116/CLBLM_M_C4 INT_L_X38Y116/EL1BEG2 INT_L_X38Y116/LOGIC_OUTS_L3 INT_R_X39Y116/EL1END2 INT_R_X39Y116/IMUX28 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL6->BRAM_LOGIC_OUTS_B3_1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y116/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X39Y116/INT_R.EL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[12] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL6 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B15_1 CLBLM_R_X39Y116/CLBLM_IMUX22 CLBLM_R_X39Y116/CLBLM_M_C3 INT_L_X38Y115/SE2A3 INT_L_X38Y116/LOGIC_OUTS_L15 INT_L_X38Y116/SE2BEG3 INT_R_X39Y115/NR1BEG3 INT_R_X39Y115/SE2END3 INT_R_X39Y116/IMUX22 INT_R_X39Y116/NR1END3 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL6->BRAM_LOGIC_OUTS_B15_1 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y116/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_R_X39Y115/INT_R.SE2END3->>NR1BEG3 INT_R_X39Y116/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][10] - 
wires: CLBLM_L_X34Y117/CLBLM_IMUX1 CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y117/CLBLM_M_A3 CLBLM_L_X34Y117/CLBLM_M_AQ CLBLM_L_X34Y118/CLBLM_IMUX29 CLBLM_L_X34Y118/CLBLM_M_C2 INT_L_X34Y116/EL1BEG3 INT_L_X34Y117/EL1BEG_N3 INT_L_X34Y117/IMUX_L1 INT_L_X34Y117/LOGIC_OUTS_L4 INT_L_X34Y118/IMUX_L29 INT_L_X34Y118/NW2END3 INT_R_X35Y116/EL1END3 INT_R_X35Y116/NR1BEG3 INT_R_X35Y117/NR1END3 INT_R_X35Y117/NW2BEG3 INT_R_X35Y118/NW2A3 
pips: CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y117/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X34Y117/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X34Y117/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X34Y118/INT_L.NW2END3->>IMUX_L29 INT_R_X35Y116/INT_R.EL1END3->>NR1BEG3 INT_R_X35Y117/INT_R.NR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][10] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX46 CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y117/CLBLL_L_AQ CLBLL_L_X32Y117/CLBLL_L_D5 CLBLM_L_X34Y117/CLBLM_IMUX8 CLBLM_L_X34Y117/CLBLM_M_A5 CLBLM_L_X34Y117/CLBLM_NE2A0 CLBLM_R_X33Y117/CLBLM_NE2A0 INT_L_X32Y116/SE2A0 INT_L_X32Y117/IMUX_L46 INT_L_X32Y117/LOGIC_OUTS_L0 INT_L_X32Y117/NL1BEG_N3 INT_L_X32Y117/SE2BEG0 INT_L_X34Y116/NE2END_S3_0 INT_L_X34Y117/IMUX_L8 INT_L_X34Y117/NE2END0 INT_R_X33Y116/NE2BEG0 INT_R_X33Y116/SE2END0 INT_R_X33Y117/NE2A0 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X32Y117/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X32Y117/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X32Y117/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X32Y117/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X34Y117/INT_L.NE2END0->>IMUX_L8 INT_R_X33Y116/INT_R.SE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][10] - 
wires: CLBLM_L_X34Y118/CLBLM_IMUX28 CLBLM_L_X34Y118/CLBLM_IMUX33 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y118/CLBLM_L_C1 CLBLM_L_X34Y118/CLBLM_M_AQ CLBLM_L_X34Y118/CLBLM_M_C4 INT_L_X34Y118/FAN_ALT1 INT_L_X34Y118/FAN_BOUNCE1 INT_L_X34Y118/IMUX_L28 INT_L_X34Y118/IMUX_L33 INT_L_X34Y118/LOGIC_OUTS_L4 INT_L_X34Y118/NL1BEG_N3 
pips: CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X34Y118/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X34Y118/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X34Y118/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X34Y118/INT_L.LOGIC_OUTS_L4->>IMUX_L33 INT_L_X34Y118/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X34Y118/INT_L.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[12] - 
wires: CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y120/CLBLL_L_AQ CLBLL_L_X32Y120/CLBLL_NW4A0 CLBLM_L_X30Y118/CLBLM_IMUX15 CLBLM_L_X30Y118/CLBLM_M_B1 CLBLM_L_X34Y118/CLBLM_IMUX30 CLBLM_L_X34Y118/CLBLM_L_C5 CLBLM_L_X34Y118/CLBLM_SE2A3 CLBLM_R_X33Y118/CLBLM_SE2A3 CLK_FEED_X78Y125/CLK_FEED_NW4A0 INT_INTERFACE_R_X31Y120/INT_INTERFACE_NW4A0 INT_L_X30Y117/NR1BEG3 INT_L_X30Y117/SS6END3 INT_L_X30Y118/IMUX_L15 INT_L_X30Y118/NR1END3 INT_L_X30Y118/SS6E3 INT_L_X30Y118/SS6END_N0_3 INT_L_X30Y119/SS6D3 INT_L_X30Y120/SS6C3 INT_L_X30Y121/SS6B3 INT_L_X30Y122/SS6A3 INT_L_X30Y123/NW6END_S0_0 INT_L_X30Y123/SS6BEG3 INT_L_X30Y124/NW6END0 INT_L_X32Y119/EL1BEG3 INT_L_X32Y120/EL1BEG_N3 INT_L_X32Y120/LOGIC_OUTS_L0 INT_L_X32Y120/NW6BEG0 INT_L_X34Y118/IMUX_L30 INT_L_X34Y118/SE2END3 INT_R_X31Y120/NW6A0 INT_R_X31Y121/NW6B0 INT_R_X31Y122/NW6C0 INT_R_X31Y123/NW6D0 INT_R_X31Y124/NW6E0 INT_R_X33Y118/SE2A3 INT_R_X33Y119/EL1END3 INT_R_X33Y119/SE2BEG3 VBRK_X79Y125/VBRK_NW4A0 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y117/INT_L.SS6END3->>NR1BEG3 INT_L_X30Y118/INT_L.NR1END3->>IMUX_L15 INT_L_X30Y123/INT_L.NW6END_S0_0->>SS6BEG3 INT_L_X32Y120/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X32Y120/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X34Y118/INT_L.SE2END3->>IMUX_L30 INT_R_X33Y119/INT_R.EL1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[12] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX36 CLBLL_L_X32Y117/CLBLL_L_D2 CLBLM_L_X34Y117/CLBLM_WW2A1 CLBLM_L_X34Y118/CLBLM_IMUX21 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y118/CLBLM_L_AQ CLBLM_L_X34Y118/CLBLM_L_C4 CLBLM_R_X33Y117/CLBLM_WW2A1 INT_L_X32Y117/IMUX_L36 INT_L_X32Y117/WW2END1 INT_L_X34Y117/SR1END1 INT_L_X34Y117/WW2BEG1 INT_L_X34Y118/FAN_BOUNCE_S3_4 INT_L_X34Y118/IMUX_L21 INT_L_X34Y118/LOGIC_OUTS_L0 INT_L_X34Y118/NR1BEG0 INT_L_X34Y118/SR1BEG1 INT_L_X34Y119/FAN_ALT4 INT_L_X34Y119/FAN_BOUNCE4 INT_L_X34Y119/NR1END0 INT_R_X33Y117/WW2A1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X34Y118/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X32Y117/INT_L.WW2END1->>IMUX_L36 INT_L_X34Y117/INT_L.SR1END1->>WW2BEG1 INT_L_X34Y118/INT_L.FAN_BOUNCE_S3_4->>IMUX_L21 INT_L_X34Y118/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X34Y118/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X34Y119/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X34Y119/INT_L.NR1END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][13]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][13]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][13]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_WW4B0 BRAM_L_X38Y115/BRAM_WW4B0_4 CLBLL_L_X32Y119/CLBLL_WW4B0 CLBLL_R_X29Y119/CLBLL_WW4END0 CLBLM_L_X28Y119/CLBLM_IMUX2 CLBLM_L_X28Y119/CLBLM_M_A2 CLBLM_L_X30Y119/CLBLM_WW4END0 CLBLM_L_X34Y118/CLBLM_WW2END3 CLBLM_L_X36Y119/CLBLM_WW4END0 CLBLM_R_X33Y118/CLBLM_WW2END3 CLBLM_R_X37Y119/CLBLM_WW4B0 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y119/CLBLM_M_A CLK_FEED_X78Y124/CLK_FEED_WW4B0 DSP_R_X35Y115/DSP_WW4END0_4 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW4B0 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WW4END0 INT_L_X28Y119/IMUX_L2 INT_L_X28Y119/WR1END1 INT_L_X30Y119/WW4C0 INT_L_X32Y119/WW4A0 INT_L_X34Y118/WW2A3 INT_L_X36Y119/WW4C0 INT_L_X38Y119/WW4A0 INT_R_X29Y118/WW4END_S0_0 INT_R_X29Y119/WR1BEG1 INT_R_X29Y119/WW4END0 INT_R_X31Y119/WW4B0 INT_R_X33Y118/WW2END3 INT_R_X33Y119/WW2END_N0_3 INT_R_X33Y119/WW4BEG0 INT_R_X35Y118/WW2BEG3 INT_R_X35Y118/WW4END_S0_0 INT_R_X35Y119/WW4END0 INT_R_X37Y119/WW4B0 INT_R_X39Y119/LOGIC_OUTS12 INT_R_X39Y119/WW4BEG0 VBRK_X73Y124/VBRK_WW4END0 VBRK_X79Y124/VBRK_WW4B0 VBRK_X89Y124/VBRK_WW4END0 
pips: CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y119/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X28Y119/INT_L.WR1END1->>IMUX_L2 INT_R_X29Y119/INT_R.WW4END0->>WR1BEG1 INT_R_X33Y119/INT_R.WW2END_N0_3->>WW4BEG0 INT_R_X35Y118/INT_R.WW4END_S0_0->>WW2BEG3 INT_R_X39Y119/INT_R.LOGIC_OUTS12->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][13]_i_5_n_0 - 
wires: CLBLL_R_X29Y119/CLBLL_WW2A1 CLBLM_L_X28Y119/CLBLM_IMUX4 CLBLM_L_X28Y119/CLBLM_M_A6 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y119/CLBLM_M_B CLBLM_L_X30Y119/CLBLM_WW2A1 INT_L_X28Y119/IMUX_L4 INT_L_X28Y119/WW2END1 INT_L_X30Y119/LOGIC_OUTS_L13 INT_L_X30Y119/WW2BEG1 INT_R_X29Y119/WW2A1 VBRK_X73Y124/VBRK_WW2A1 
pips: CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y119/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y119/INT_L.WW2END1->>IMUX_L4 INT_L_X30Y119/INT_L.LOGIC_OUTS_L13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][13]_i_6_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_WW4B1 CLBLL_R_X27Y119/CLBLL_EL1BEG0 CLBLL_R_X27Y119/CLBLL_NW4END1 CLBLL_R_X29Y115/CLBLL_WW4END1 CLBLM_L_X28Y119/CLBLM_EL1BEG0 CLBLM_L_X28Y119/CLBLM_IMUX1 CLBLM_L_X28Y119/CLBLM_M_A3 CLBLM_L_X28Y119/CLBLM_NW4END1 CLBLM_L_X30Y115/CLBLM_WW4END1 CLBLM_R_X33Y117/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y117/CLBLM_L_A CLK_FEED_X78Y120/CLK_FEED_WW4B1 INT_INTERFACE_R_X31Y115/INT_INTERFACE_WW4B1 INT_L_X28Y115/NW6A1 INT_L_X28Y116/NW6B1 INT_L_X28Y117/NW6C1 INT_L_X28Y118/EL1END_S3_0 INT_L_X28Y118/NW6D1 INT_L_X28Y119/EL1END0 INT_L_X28Y119/IMUX_L1 INT_L_X28Y119/NW6E1 INT_L_X30Y115/WW4C1 INT_L_X32Y115/WW4A1 INT_R_X27Y119/EL1BEG0 INT_R_X27Y119/NW6END1 INT_R_X29Y115/NW6BEG1 INT_R_X29Y115/WW4END1 INT_R_X31Y115/WW4B1 INT_R_X33Y115/SS2END0 INT_R_X33Y115/WW4BEG1 INT_R_X33Y116/SS2A0 INT_R_X33Y117/LOGIC_OUTS8 INT_R_X33Y117/SS2BEG0 VBRK_X73Y120/VBRK_WW4END1 VBRK_X79Y120/VBRK_WW4B1 
pips: CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y117/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X28Y119/INT_L.EL1END0->>IMUX_L1 INT_R_X27Y119/INT_R.NW6END1->>EL1BEG0 INT_R_X29Y115/INT_R.WW4END1->>NW6BEG1 INT_R_X33Y115/INT_R.SS2END0->>WW4BEG1 INT_R_X33Y117/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_50 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_EE4A2 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L6 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B6 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_SW4A2 BRAM_L_X38Y120/BRAM_EE4A2_0 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU6 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B6_4 BRAM_L_X38Y120/BRAM_SW4A2_4 CLBLL_L_X40Y119/CLBLL_WL1END1 CLBLL_L_X40Y120/CLBLL_EE4C2 CLBLM_R_X37Y120/CLBLM_EE4A2 CLBLM_R_X37Y124/CLBLM_SW4A2 CLBLM_R_X39Y119/CLBLM_IMUX11 CLBLM_R_X39Y119/CLBLM_M_A4 CLBLM_R_X39Y119/CLBLM_WL1END1 CLBLM_R_X39Y120/CLBLM_EE4C2 INT_L_X36Y120/EE4BEG2 INT_L_X36Y120/SW6END2 INT_L_X38Y120/EE4B2 INT_L_X38Y124/LOGIC_OUTS_L6 INT_L_X38Y124/SW6BEG2 INT_L_X40Y119/SL1END2 INT_L_X40Y119/WL1BEG1 INT_L_X40Y120/EE4END2 INT_L_X40Y120/SL1BEG2 INT_R_X37Y120/EE4A2 INT_R_X37Y120/SW6E2 INT_R_X37Y121/SW6D2 INT_R_X37Y122/SW6C2 INT_R_X37Y123/SW6B2 INT_R_X37Y124/SW6A2 INT_R_X39Y119/IMUX11 INT_R_X39Y119/WL1END1 INT_R_X39Y120/EE4C2 VBRK_X99Y124/VBRK_WL1END1 VBRK_X99Y125/VBRK_EE4C2 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU6->BRAM_LOGIC_OUTS_B6_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X36Y120/INT_L.SW6END2->>EE4BEG2 INT_L_X38Y124/INT_L.LOGIC_OUTS_L6->>SW6BEG2 INT_L_X40Y119/INT_L.SL1END2->>WL1BEG1 INT_L_X40Y120/INT_L.EE4END2->>SL1BEG2 INT_R_X39Y119/INT_R.WL1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_18 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU6 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B10_4 CLBLM_R_X39Y119/CLBLM_IMUX4 CLBLM_R_X39Y119/CLBLM_M_A6 INT_L_X38Y119/SE2A2 INT_L_X38Y120/SE2BEG2 INT_L_X38Y120/SS2END2 INT_L_X38Y121/SS2A2 INT_L_X38Y122/SS2BEG2 INT_L_X38Y122/SS2END2 INT_L_X38Y123/SS2A2 INT_L_X38Y124/LOGIC_OUTS_L10 INT_L_X38Y124/SS2BEG2 INT_R_X39Y119/IMUX4 INT_R_X39Y119/SE2END2 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU6->BRAM_LOGIC_OUTS_B10_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X38Y120/INT_L.SS2END2->>SE2BEG2 INT_L_X38Y122/INT_L.SS2END2->>SS2BEG2 INT_L_X38Y124/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_R_X39Y119/INT_R.SE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[13] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L6 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B6 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU6 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B6_4 CLBLM_R_X39Y119/CLBLM_IMUX2 CLBLM_R_X39Y119/CLBLM_M_A2 INT_L_X38Y119/EL1BEG1 INT_L_X38Y119/LOGIC_OUTS_L6 INT_R_X39Y119/EL1END1 INT_R_X39Y119/IMUX2 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU6->BRAM_LOGIC_OUTS_B6_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X38Y119/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_R_X39Y119/INT_R.EL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[13] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU6 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B10_4 CLBLM_R_X39Y119/CLBLM_IMUX7 CLBLM_R_X39Y119/CLBLM_M_A1 INT_L_X38Y119/ER1BEG3 INT_L_X38Y119/LOGIC_OUTS_L10 INT_R_X39Y119/ER1END3 INT_R_X39Y119/IMUX7 INT_R_X39Y120/ER1END_N3_3 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU6->BRAM_LOGIC_OUTS_B10_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y119/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_R_X39Y119/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][11] - 
wires: CLBLL_L_X32Y119/CLBLL_WW4B1 CLBLL_R_X29Y119/CLBLL_ER1BEG1 CLBLL_R_X29Y119/CLBLL_WW4END1 CLBLM_L_X30Y119/CLBLM_ER1BEG1 CLBLM_L_X30Y119/CLBLM_IMUX27 CLBLM_L_X30Y119/CLBLM_M_B4 CLBLM_L_X30Y119/CLBLM_WW4END1 CLBLM_L_X34Y118/CLBLM_IMUX31 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS5 CLBLM_L_X34Y118/CLBLM_M_BQ CLBLM_L_X34Y118/CLBLM_M_C5 CLBLM_L_X34Y119/CLBLM_NW2A1 CLBLM_R_X33Y119/CLBLM_NW2A1 CLK_FEED_X78Y124/CLK_FEED_WW4B1 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW4B1 INT_L_X30Y119/ER1END1 INT_L_X30Y119/IMUX_L27 INT_L_X30Y119/WW4C1 INT_L_X32Y119/WW4A1 INT_L_X34Y118/IMUX_L31 INT_L_X34Y118/LOGIC_OUTS_L5 INT_L_X34Y118/NL1BEG0 INT_L_X34Y118/NL1END_S3_0 INT_L_X34Y118/NW2BEG1 INT_L_X34Y119/NL1END0 INT_L_X34Y119/NW2A1 INT_R_X29Y119/ER1BEG1 INT_R_X29Y119/WW4END1 INT_R_X31Y119/WW4B1 INT_R_X33Y119/NW2END1 INT_R_X33Y119/WW4BEG1 VBRK_X73Y124/VBRK_ER1BEG1 VBRK_X73Y124/VBRK_WW4END1 VBRK_X79Y124/VBRK_WW4B1 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y118/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X30Y119/INT_L.ER1END1->>IMUX_L27 INT_L_X34Y118/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X34Y118/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X34Y118/INT_L.NL1END_S3_0->>IMUX_L31 INT_R_X29Y119/INT_R.WW4END1->>ER1BEG1 INT_R_X33Y119/INT_R.NW2END1->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[13] - 
wires: CLBLM_L_X30Y118/CLBLM_IMUX12 CLBLM_L_X30Y118/CLBLM_M_B6 CLBLM_L_X30Y119/CLBLM_IMUX24 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y119/CLBLM_L_AQ CLBLM_L_X30Y119/CLBLM_M_B5 INT_L_X30Y118/FAN_BOUNCE_S3_0 INT_L_X30Y118/IMUX_L12 INT_L_X30Y119/FAN_ALT0 INT_L_X30Y119/FAN_BOUNCE0 INT_L_X30Y119/IMUX_L24 INT_L_X30Y119/LOGIC_OUTS_L0 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y119/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y118/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 INT_L_X30Y119/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X30Y119/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X30Y119/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[13] - 
wires: CLBLM_L_X30Y119/CLBLM_IMUX12 CLBLM_L_X30Y119/CLBLM_IMUX6 CLBLM_L_X30Y119/CLBLM_L_A1 CLBLM_L_X30Y119/CLBLM_M_B6 CLBLM_L_X30Y120/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y120/CLBLM_L_AQ INT_L_X30Y119/FAN_BOUNCE_S3_0 INT_L_X30Y119/IMUX_L12 INT_L_X30Y119/IMUX_L6 INT_L_X30Y120/FAN_ALT0 INT_L_X30Y120/FAN_BOUNCE0 INT_L_X30Y120/LOGIC_OUTS_L0 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y120/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y119/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 INT_L_X30Y119/INT_L.FAN_BOUNCE_S3_0->>IMUX_L6 INT_L_X30Y120/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X30Y120/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][11] - 
wires: CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS5 CLBLM_L_X34Y117/CLBLM_M_BQ CLBLM_L_X34Y117/CLBLM_WL1END0 CLBLM_L_X34Y118/CLBLM_IMUX35 CLBLM_L_X34Y118/CLBLM_M_C6 CLBLM_R_X33Y117/CLBLM_IMUX9 CLBLM_R_X33Y117/CLBLM_L_A5 CLBLM_R_X33Y117/CLBLM_WL1END0 INT_L_X34Y117/LOGIC_OUTS_L5 INT_L_X34Y117/NR1BEG1 INT_L_X34Y117/WL1BEG0 INT_L_X34Y118/IMUX_L35 INT_L_X34Y118/NR1END1 INT_R_X33Y117/IMUX9 INT_R_X33Y117/WL1END0 
pips: CLBLM_L_X34Y117/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X34Y118/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X34Y117/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X34Y117/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X34Y118/INT_L.NR1END1->>IMUX_L35 INT_R_X33Y117/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][11] - 
wires: CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y119/CLBLL_L_AQ CLBLL_L_X32Y126/CLBLL_WW2A0 CLBLM_L_X30Y119/CLBLM_IMUX0 CLBLM_L_X30Y119/CLBLM_L_A3 CLBLM_R_X33Y117/CLBLM_IMUX5 CLBLM_R_X33Y117/CLBLM_L_A6 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW2A0_5 HCLK_L_X75Y130/HCLK_SS6B0 HCLK_L_X81Y130/HCLK_NN6E0 HCLK_L_X81Y130/HCLK_NN6END_S1_0 INT_INTERFACE_R_X31Y126/INT_INTERFACE_WW2A0 INT_L_X30Y119/IMUX_L0 INT_L_X30Y119/SL1END0 INT_L_X30Y120/SL1BEG0 INT_L_X30Y120/SS6END0 INT_L_X30Y121/SS6E0 INT_L_X30Y122/SS6D0 INT_L_X30Y123/SS6C0 INT_L_X30Y124/SS6B0 INT_L_X30Y125/SS6A0 INT_L_X30Y126/SS6BEG0 INT_L_X30Y126/WW2END0 INT_L_X32Y118/SE2A0 INT_L_X32Y119/LOGIC_OUTS_L0 INT_L_X32Y119/NN6BEG0 INT_L_X32Y119/SE2BEG0 INT_L_X32Y120/NN6A0 INT_L_X32Y121/NN6B0 INT_L_X32Y122/NN6C0 INT_L_X32Y123/NN6D0 INT_L_X32Y124/NN6E0 INT_L_X32Y124/NN6END_S1_0 INT_L_X32Y125/NN2BEG0 INT_L_X32Y125/NN6END0 INT_L_X32Y126/NN2A0 INT_L_X32Y126/NN2END_S2_0 INT_L_X32Y126/SR1BEG_S0 INT_L_X32Y126/WW2BEG0 INT_L_X32Y127/NN2END0 INT_R_X31Y126/WW2A0 INT_R_X33Y117/FAN_BOUNCE_S3_4 INT_R_X33Y117/IMUX5 INT_R_X33Y118/FAN_ALT4 INT_R_X33Y118/FAN_BOUNCE4 INT_R_X33Y118/SE2END0 VBRK_X79Y132/VBRK_WW2A0 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X30Y119/INT_L.SL1END0->>IMUX_L0 INT_L_X30Y120/INT_L.SS6END0->>SL1BEG0 INT_L_X30Y126/INT_L.WW2END0->>SS6BEG0 INT_L_X32Y119/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X32Y119/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X32Y125/INT_L.NN6END0->>NN2BEG0 INT_L_X32Y126/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X32Y126/INT_L.SR1BEG_S0->>WW2BEG0 INT_R_X33Y117/INT_R.FAN_BOUNCE_S3_4->>IMUX5 INT_R_X33Y118/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X33Y118/INT_R.SE2END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][14]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][14]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][14]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_WW4C2 BRAM_L_X38Y115/BRAM_WW4C2_0 CLBLL_L_X32Y119/CLBLL_NW4A2 CLBLL_L_X40Y115/CLBLL_WW4A2 CLBLL_L_X40Y117/CLBLL_ER1BEG1 CLBLL_R_X29Y119/CLBLL_ER1BEG3 CLBLL_R_X29Y123/CLBLL_SW4A1 CLBLM_L_X30Y119/CLBLM_ER1BEG3 CLBLM_L_X30Y120/CLBLM_IMUX8 CLBLM_L_X30Y120/CLBLM_M_A5 CLBLM_L_X30Y123/CLBLM_SW4A1 CLBLM_L_X34Y115/CLBLM_NW4A2 CLBLM_L_X36Y115/CLBLM_WW2A1 CLBLM_R_X33Y115/CLBLM_NW4A2 CLBLM_R_X37Y115/CLBLM_WW4C2 CLBLM_R_X39Y115/CLBLM_WW4A2 CLBLM_R_X39Y117/CLBLM_ER1BEG1 CLBLM_R_X39Y117/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y117/CLBLM_M_A CLK_FEED_X78Y124/CLK_FEED_NW4A2 DSP_R_X35Y115/DSP_WW2A1_0 INT_INTERFACE_R_X31Y119/INT_INTERFACE_NW4A2 INT_INTERFACE_R_X35Y115/INT_INTERFACE_WW2A1 INT_L_X28Y119/ER1BEG2 INT_L_X28Y119/SW6END1 INT_L_X30Y119/ER1END3 INT_L_X30Y120/ER1END_N3_3 INT_L_X30Y120/IMUX_L8 INT_L_X30Y123/NW6END2 INT_L_X30Y123/SW6BEG1 INT_L_X32Y119/NW6BEG2 INT_L_X32Y119/NW6END2 INT_L_X34Y115/NW6BEG2 INT_L_X34Y115/WW2END1 INT_L_X36Y115/WW2BEG1 INT_L_X36Y115/WW4END2 INT_L_X38Y115/WW4B2 INT_L_X40Y115/SS2END1 INT_L_X40Y115/WW4BEG2 INT_L_X40Y116/SS2A1 INT_L_X40Y117/ER1END1 INT_L_X40Y117/SS2BEG1 INT_R_X29Y119/ER1BEG3 INT_R_X29Y119/ER1END2 INT_R_X29Y119/SW6E1 INT_R_X29Y120/SW6D1 INT_R_X29Y121/SW6C1 INT_R_X29Y122/SW6B1 INT_R_X29Y123/SW6A1 INT_R_X31Y119/NW6A2 INT_R_X31Y120/NW6B2 INT_R_X31Y121/NW6C2 INT_R_X31Y122/NW6D2 INT_R_X31Y123/NW6E2 INT_R_X33Y115/NW6A2 INT_R_X33Y116/NW6B2 INT_R_X33Y117/NW6C2 INT_R_X33Y118/NW6D2 INT_R_X33Y119/NW6E2 INT_R_X35Y115/WW2A1 INT_R_X37Y115/WW4C2 INT_R_X39Y115/WW4A2 INT_R_X39Y117/ER1BEG1 INT_R_X39Y117/LOGIC_OUTS12 VBRK_X73Y124/VBRK_ER1BEG3 VBRK_X73Y128/VBRK_SW4A1 VBRK_X79Y124/VBRK_NW4A2 VBRK_X89Y120/VBRK_WW2A1 VBRK_X99Y120/VBRK_WW4A2 VBRK_X99Y122/VBRK_ER1BEG1 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y117/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X28Y119/INT_L.SW6END1->>ER1BEG2 INT_L_X30Y120/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X30Y123/INT_L.NW6END2->>SW6BEG1 INT_L_X32Y119/INT_L.NW6END2->>NW6BEG2 INT_L_X34Y115/INT_L.WW2END1->>NW6BEG2 INT_L_X36Y115/INT_L.WW4END2->>WW2BEG1 INT_L_X40Y115/INT_L.SS2END1->>WW4BEG2 INT_L_X40Y117/INT_L.ER1END1->>SS2BEG1 INT_R_X29Y119/INT_R.ER1END2->>ER1BEG3 INT_R_X39Y117/INT_R.LOGIC_OUTS12->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][14]_i_5_n_0 - 
wires: CLBLM_L_X30Y120/CLBLM_IMUX1 CLBLM_L_X30Y120/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y120/CLBLM_L_C CLBLM_L_X30Y120/CLBLM_L_CMUX CLBLM_L_X30Y120/CLBLM_M_A3 INT_L_X30Y120/IMUX_L1 INT_L_X30Y120/LOGIC_OUTS_L18 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y120/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X30Y120/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y120/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][14]_i_6_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_WW4B1 CLBLL_R_X29Y117/CLBLL_WW4END1 CLBLL_R_X29Y120/CLBLL_NE2A1 CLBLM_L_X30Y117/CLBLM_WW4END1 CLBLM_L_X30Y120/CLBLM_IMUX11 CLBLM_L_X30Y120/CLBLM_M_A4 CLBLM_L_X30Y120/CLBLM_NE2A1 CLBLM_R_X33Y117/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y117/CLBLM_L_B CLK_FEED_X78Y122/CLK_FEED_WW4B1 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW4B1 INT_L_X30Y117/WW4C1 INT_L_X30Y120/IMUX_L11 INT_L_X30Y120/NE2END1 INT_L_X32Y117/WW4A1 INT_R_X29Y117/NN2BEG1 INT_R_X29Y117/WW4END1 INT_R_X29Y118/NN2A1 INT_R_X29Y119/NE2BEG1 INT_R_X29Y119/NN2END1 INT_R_X29Y120/NE2A1 INT_R_X31Y117/WW4B1 INT_R_X33Y117/LOGIC_OUTS9 INT_R_X33Y117/WW4BEG1 VBRK_X73Y122/VBRK_WW4END1 VBRK_X73Y125/VBRK_NE2A1 VBRK_X79Y122/VBRK_WW4B1 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X33Y117/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y120/INT_L.NE2END1->>IMUX_L11 INT_R_X29Y117/INT_R.WW4END1->>NN2BEG1 INT_R_X29Y119/INT_R.NN2END1->>NE2BEG1 INT_R_X33Y117/INT_R.LOGIC_OUTS9->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_49 - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L4 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L_B4 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL7 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B4_2 CLBLM_R_X39Y117/CLBLM_IMUX1 CLBLM_R_X39Y117/CLBLM_M_A3 INT_L_X38Y117/SE2A0 INT_L_X38Y118/SE2BEG0 INT_L_X38Y118/SS2END0 INT_L_X38Y119/SS2A0 INT_L_X38Y120/SS2BEG0 INT_L_X38Y120/SS2END0 INT_L_X38Y121/SS2A0 INT_L_X38Y122/LOGIC_OUTS_L4 INT_L_X38Y122/SS2BEG0 INT_R_X39Y117/IMUX1 INT_R_X39Y117/SE2END0 
pips: BRAM_INT_INTERFACE_L_X38Y122/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL7->BRAM_LOGIC_OUTS_B4_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X38Y118/INT_L.SS2END0->>SE2BEG0 INT_L_X38Y120/INT_L.SS2END0->>SS2BEG0 INT_L_X38Y122/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_R_X39Y117/INT_R.SE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_17 - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL7 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B8_2 CLBLL_L_X40Y117/CLBLL_WL1END3 CLBLL_L_X40Y118/CLBLL_SE4C0 CLBLM_R_X39Y117/CLBLM_IMUX7 CLBLM_R_X39Y117/CLBLM_M_A1 CLBLM_R_X39Y117/CLBLM_WL1END3 CLBLM_R_X39Y118/CLBLM_SE4C0 INT_L_X38Y122/LOGIC_OUTS_L8 INT_L_X38Y122/SE6BEG0 INT_L_X40Y117/WL1BEG3 INT_L_X40Y118/SE6END0 INT_L_X40Y118/WL1BEG_N3 INT_R_X39Y117/IMUX7 INT_R_X39Y117/WL1END3 INT_R_X39Y118/SE6E0 INT_R_X39Y118/WL1END_N1_3 INT_R_X39Y119/SE6D0 INT_R_X39Y120/SE6C0 INT_R_X39Y121/SE6B0 INT_R_X39Y122/SE6A0 VBRK_X99Y122/VBRK_WL1END3 VBRK_X99Y123/VBRK_SE4C0 
pips: BRAM_INT_INTERFACE_L_X38Y122/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL7->BRAM_LOGIC_OUTS_B8_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y122/INT_L.LOGIC_OUTS_L8->>SE6BEG0 INT_L_X40Y118/INT_L.SE6END0->>WL1BEG_N3 INT_R_X39Y117/INT_R.WL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[14] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L4 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L_B4 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL7 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B4_2 CLBLM_R_X39Y117/CLBLM_IMUX11 CLBLM_R_X39Y117/CLBLM_M_A4 INT_L_X38Y117/ER1BEG1 INT_L_X38Y117/LOGIC_OUTS_L4 INT_R_X39Y117/ER1END1 INT_R_X39Y117/IMUX11 
pips: BRAM_INT_INTERFACE_L_X38Y117/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL7->BRAM_LOGIC_OUTS_B4_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X38Y117/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X39Y117/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[14] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL7 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B8_2 CLBLM_R_X39Y117/CLBLM_IMUX2 CLBLM_R_X39Y117/CLBLM_M_A2 INT_L_X38Y116/ER1BEG1 INT_L_X38Y116/SL1END0 INT_L_X38Y117/LOGIC_OUTS_L8 INT_L_X38Y117/SL1BEG0 INT_R_X39Y116/ER1END1 INT_R_X39Y116/NR1BEG1 INT_R_X39Y117/IMUX2 INT_R_X39Y117/NR1END1 
pips: BRAM_INT_INTERFACE_L_X38Y117/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL7->BRAM_LOGIC_OUTS_B8_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X38Y116/INT_L.SL1END0->>ER1BEG1 INT_L_X38Y117/INT_L.LOGIC_OUTS_L8->>SL1BEG0 INT_R_X39Y116/INT_R.ER1END1->>NR1BEG1 INT_R_X39Y117/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][12] - 
wires: CLBLL_R_X29Y120/CLBLL_EL1BEG3 CLBLL_R_X29Y120/CLBLL_NW2A1 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y118/CLBLM_L_BQ CLBLM_L_X30Y119/CLBLM_IMUX26 CLBLM_L_X30Y119/CLBLM_L_B4 CLBLM_L_X30Y120/CLBLM_EL1BEG3 CLBLM_L_X30Y120/CLBLM_IMUX30 CLBLM_L_X30Y120/CLBLM_L_C5 CLBLM_L_X30Y120/CLBLM_NW2A1 INT_L_X28Y121/EL1BEG0 INT_L_X28Y121/NW2END1 INT_L_X30Y118/LOGIC_OUTS_L1 INT_L_X30Y118/NR1BEG1 INT_L_X30Y119/IMUX_L26 INT_L_X30Y119/NR1END1 INT_L_X30Y119/NW2BEG1 INT_L_X30Y120/EL1END3 INT_L_X30Y120/IMUX_L30 INT_L_X30Y120/NW2A1 INT_R_X29Y120/EL1BEG3 INT_R_X29Y120/EL1END_S3_0 INT_R_X29Y120/NW2BEG1 INT_R_X29Y120/NW2END1 INT_R_X29Y121/EL1BEG_N3 INT_R_X29Y121/EL1END0 INT_R_X29Y121/NW2A1 VBRK_X73Y125/VBRK_EL1BEG3 VBRK_X73Y125/VBRK_NW2A1 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X28Y121/INT_L.NW2END1->>EL1BEG0 INT_L_X30Y118/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X30Y119/INT_L.NR1END1->>IMUX_L26 INT_L_X30Y119/INT_L.NR1END1->>NW2BEG1 INT_L_X30Y120/INT_L.EL1END3->>IMUX_L30 INT_R_X29Y120/INT_R.NW2END1->>NW2BEG1 INT_R_X29Y121/INT_R.EL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[14] - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX20 CLBLL_R_X29Y118/CLBLL_L_C2 CLBLL_R_X29Y118/CLBLL_SW2A1 CLBLM_L_X30Y118/CLBLM_SW2A1 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y119/CLBLM_L_BQ CLBLM_L_X30Y120/CLBLM_IMUX20 CLBLM_L_X30Y120/CLBLM_L_C2 INT_L_X30Y118/SW2A1 INT_L_X30Y119/LOGIC_OUTS_L1 INT_L_X30Y119/NR1BEG1 INT_L_X30Y119/SW2BEG1 INT_L_X30Y120/GFAN1 INT_L_X30Y120/IMUX_L20 INT_L_X30Y120/NR1END1 INT_R_X29Y118/IMUX20 INT_R_X29Y118/SW2END1 VBRK_X73Y123/VBRK_SW2A1 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X30Y119/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X30Y119/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X30Y119/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_L_X30Y120/INT_L.GFAN1->>IMUX_L20 INT_L_X30Y120/INT_L.NR1END1->>GFAN1 INT_R_X29Y118/INT_R.SW2END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[14] - 
wires: CLBLM_L_X30Y120/CLBLM_IMUX23 CLBLM_L_X30Y120/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y120/CLBLM_L_BQ CLBLM_L_X30Y120/CLBLM_L_C3 CLBLM_L_X30Y121/CLBLM_IMUX16 CLBLM_L_X30Y121/CLBLM_L_B3 INT_L_X30Y120/IMUX_L23 INT_L_X30Y120/LOGIC_OUTS_L1 INT_L_X30Y120/NL1BEG0 INT_L_X30Y120/NL1END_S3_0 INT_L_X30Y121/IMUX_L16 INT_L_X30Y121/NL1END0 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y120/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X30Y120/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X30Y120/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X30Y121/INT_L.NL1END0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][12] - 
wires: CLBLL_L_X32Y119/CLBLL_WW4C0 CLBLM_L_X30Y119/CLBLM_IMUX13 CLBLM_L_X30Y119/CLBLM_L_B6 CLBLM_L_X34Y118/CLBLM_SW2A0 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y119/CLBLM_L_AQ CLBLM_L_X34Y119/CLBLM_WW4A0 CLBLM_R_X33Y117/CLBLM_IMUX16 CLBLM_R_X33Y117/CLBLM_L_B3 CLBLM_R_X33Y118/CLBLM_SW2A0 CLBLM_R_X33Y119/CLBLM_WW4A0 CLK_FEED_X78Y124/CLK_FEED_WW4C0 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW4C0 INT_L_X30Y118/WW4END_S0_0 INT_L_X30Y119/IMUX_L13 INT_L_X30Y119/NL1BEG_N3 INT_L_X30Y119/WW4END0 INT_L_X32Y119/WW4B0 INT_L_X34Y118/SW2A0 INT_L_X34Y119/LOGIC_OUTS_L0 INT_L_X34Y119/SW2BEG0 INT_L_X34Y119/WW4BEG0 INT_R_X31Y119/WW4C0 INT_R_X33Y117/IMUX16 INT_R_X33Y117/SL1END0 INT_R_X33Y118/SL1BEG0 INT_R_X33Y118/SW2END0 INT_R_X33Y119/WW4A0 VBRK_X79Y124/VBRK_WW4C0 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X34Y119/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X30Y119/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X30Y119/INT_L.WW4END0->>NL1BEG_N3 INT_L_X34Y119/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X34Y119/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_R_X33Y117/INT_R.SL1END0->>IMUX16 INT_R_X33Y118/INT_R.SW2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][12] - 
wires: CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y119/CLBLL_L_BQ CLBLL_L_X32Y119/CLBLL_WW2A1 CLBLM_L_X30Y121/CLBLM_IMUX13 CLBLM_L_X30Y121/CLBLM_L_B6 CLBLM_R_X33Y117/CLBLM_IMUX19 CLBLM_R_X33Y117/CLBLM_L_B2 CLK_FEED_X78Y124/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW2A1 INT_L_X30Y119/NN2BEG2 INT_L_X30Y119/WW2END1 INT_L_X30Y120/NN2A2 INT_L_X30Y121/IMUX_L13 INT_L_X30Y121/NN2END2 INT_L_X32Y117/SE2A1 INT_L_X32Y118/SE2BEG1 INT_L_X32Y118/SL1END1 INT_L_X32Y119/LOGIC_OUTS_L1 INT_L_X32Y119/SL1BEG1 INT_L_X32Y119/WW2BEG1 INT_R_X31Y119/WW2A1 INT_R_X33Y117/IMUX19 INT_R_X33Y117/SE2END1 VBRK_X79Y124/VBRK_WW2A1 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X30Y119/INT_L.WW2END1->>NN2BEG2 INT_L_X30Y121/INT_L.NN2END2->>IMUX_L13 INT_L_X32Y118/INT_L.SL1END1->>SE2BEG1 INT_L_X32Y119/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X32Y119/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_R_X33Y117/INT_R.SE2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][15]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][15]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_WW2END3 BRAM_L_X38Y115/BRAM_WW2END3_4 CLBLL_L_X32Y120/CLBLL_WW4B0 CLBLL_R_X29Y119/CLBLL_IMUX1 CLBLL_R_X29Y119/CLBLL_LL_A3 CLBLL_R_X29Y120/CLBLL_WW4END0 CLBLM_L_X30Y120/CLBLM_WW4END0 CLBLM_L_X34Y120/CLBLM_WW4END0 CLBLM_L_X36Y120/CLBLM_WW4B0 CLBLM_R_X33Y120/CLBLM_WW4END0 CLBLM_R_X37Y119/CLBLM_WW2END3 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y119/CLBLM_L_D CLK_FEED_X78Y125/CLK_FEED_WW4B0 DSP_R_X35Y120/DSP_WW4B0_0 INT_INTERFACE_R_X31Y120/INT_INTERFACE_WW4B0 INT_INTERFACE_R_X35Y120/INT_INTERFACE_WW4B0 INT_L_X30Y120/WW4C0 INT_L_X32Y120/WW4A0 INT_L_X34Y120/WW4C0 INT_L_X36Y120/WW4A0 INT_L_X38Y119/WW2A3 INT_R_X29Y119/IMUX1 INT_R_X29Y119/SR1BEG_S0 INT_R_X29Y119/WW4END_S0_0 INT_R_X29Y120/WW4END0 INT_R_X31Y120/WW4B0 INT_R_X33Y119/WW4END_S0_0 INT_R_X33Y120/WW4BEG0 INT_R_X33Y120/WW4END0 INT_R_X35Y120/WW4B0 INT_R_X37Y119/WW2END3 INT_R_X37Y120/WW2END_N0_3 INT_R_X37Y120/WW4BEG0 INT_R_X39Y119/LOGIC_OUTS11 INT_R_X39Y119/WW2BEG3 VBRK_X73Y125/VBRK_WW4END0 VBRK_X79Y125/VBRK_WW4B0 VBRK_X89Y125/VBRK_WW4B0 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X39Y119/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X29Y119/INT_R.SR1BEG_S0->>IMUX1 INT_R_X29Y119/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X33Y120/INT_R.WW4END0->>WW4BEG0 INT_R_X37Y120/INT_R.WW2END_N0_3->>WW4BEG0 INT_R_X39Y119/INT_R.LOGIC_OUTS11->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][15]_i_5_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_LL_B CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS13 CLBLL_L_X32Y119/CLBLL_WW4A1 CLBLL_R_X29Y119/CLBLL_IMUX4 CLBLL_R_X29Y119/CLBLL_LL_A6 CLBLL_R_X29Y119/CLBLL_WW4C1 CLBLM_L_X30Y119/CLBLM_WW4C1 CLK_FEED_X78Y124/CLK_FEED_WW4A1 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW4A1 INT_L_X28Y119/ER1BEG1 INT_L_X28Y119/WW4END1 INT_L_X30Y119/WW4B1 INT_L_X32Y119/LOGIC_OUTS_L13 INT_L_X32Y119/WW4BEG1 INT_R_X29Y119/ER1END1 INT_R_X29Y119/IMUX4 INT_R_X29Y119/WW4C1 INT_R_X31Y119/WW4A1 VBRK_X73Y124/VBRK_WW4C1 VBRK_X79Y124/VBRK_WW4A1 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X28Y119/INT_L.WW4END1->>ER1BEG1 INT_L_X32Y119/INT_L.LOGIC_OUTS_L13->>WW4BEG1 INT_R_X29Y119/INT_R.ER1END1->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][15]_i_6_n_0 - 
wires: CLBLL_R_X29Y119/CLBLL_IMUX2 CLBLL_R_X29Y119/CLBLL_LL_A2 CLBLL_R_X29Y119/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y119/CLBLL_L_D CLBLL_R_X29Y119/CLBLL_L_DMUX INT_R_X29Y119/IMUX2 INT_R_X29Y119/LOGIC_OUTS19 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y119/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X29Y119/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X29Y119/INT_R.LOGIC_OUTS19->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_48 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L3 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B3 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU7 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B3_4 CLBLL_L_X40Y119/CLBLL_SW2A3 CLBLL_L_X40Y120/CLBLL_SE4C3 CLBLM_R_X39Y119/CLBLM_IMUX46 CLBLM_R_X39Y119/CLBLM_L_D5 CLBLM_R_X39Y119/CLBLM_SW2A3 CLBLM_R_X39Y120/CLBLM_SE4C3 INT_L_X38Y124/LOGIC_OUTS_L3 INT_L_X38Y124/SE6BEG3 INT_L_X40Y119/SW2A3 INT_L_X40Y120/SE6END3 INT_L_X40Y120/SW2BEG3 INT_R_X39Y119/IMUX46 INT_R_X39Y119/SW2END3 INT_R_X39Y120/SE6E3 INT_R_X39Y120/SW2END_N0_3 INT_R_X39Y121/SE6D3 INT_R_X39Y122/SE6C3 INT_R_X39Y123/SE6B3 INT_R_X39Y124/SE6A3 VBRK_X99Y124/VBRK_SW2A3 VBRK_X99Y125/VBRK_SE4C3 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU7->BRAM_LOGIC_OUTS_B3_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X38Y124/INT_L.LOGIC_OUTS_L3->>SE6BEG3 INT_L_X40Y120/INT_L.SE6END3->>SW2BEG3 INT_R_X39Y119/INT_R.SW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_16 - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EE2BEG2 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_INT_INTERFACE_L_X38Y125/INT_INTERFACE_NW2A3 BRAM_L_X38Y115/BRAM_EE2BEG2_4 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU7 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B15_4 BRAM_L_X38Y125/BRAM_NW2A3_0 CLBLM_R_X37Y119/CLBLM_EE2BEG2 CLBLM_R_X37Y125/CLBLM_NW2A3 CLBLM_R_X39Y119/CLBLM_IMUX37 CLBLM_R_X39Y119/CLBLM_L_D4 HCLK_L_X96Y130/HCLK_NW2A3 HCLK_R_X92Y130/HCLK_SS6A2 INT_L_X38Y119/EE2A2 INT_L_X38Y124/LOGIC_OUTS_L15 INT_L_X38Y124/NW2BEG3 INT_L_X38Y125/NW2A3 INT_R_X37Y119/EE2BEG2 INT_R_X37Y119/SS6END2 INT_R_X37Y120/SS6E2 INT_R_X37Y121/SS6D2 INT_R_X37Y122/SS6C2 INT_R_X37Y123/SS6B2 INT_R_X37Y124/SS6A2 INT_R_X37Y125/NW2END3 INT_R_X37Y125/SS6BEG2 INT_R_X39Y119/EE2END2 INT_R_X39Y119/IMUX37 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU7->BRAM_LOGIC_OUTS_B15_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X38Y124/INT_L.LOGIC_OUTS_L15->>NW2BEG3 INT_R_X37Y119/INT_R.SS6END2->>EE2BEG2 INT_R_X37Y125/INT_R.NW2END3->>SS6BEG2 INT_R_X39Y119/INT_R.EE2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[15] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L3 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B3 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU7 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B3_4 CLBLM_R_X39Y119/CLBLM_IMUX36 CLBLM_R_X39Y119/CLBLM_L_D2 INT_L_X38Y119/EL1BEG2 INT_L_X38Y119/LOGIC_OUTS_L3 INT_R_X39Y119/EL1END2 INT_R_X39Y119/IMUX36 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU7->BRAM_LOGIC_OUTS_B3_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X38Y119/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X39Y119/INT_R.EL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[15] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU7 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B15_4 CLBLM_R_X39Y119/CLBLM_IMUX42 CLBLM_R_X39Y119/CLBLM_L_D6 INT_L_X38Y119/ER1BEG1 INT_L_X38Y119/LOGIC_OUTS_L15 INT_L_X38Y119/SR1BEG_S0 INT_R_X39Y119/ER1END1 INT_R_X39Y119/IMUX42 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU7->BRAM_LOGIC_OUTS_B15_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X38Y119/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X38Y119/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X39Y119/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][13] - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX24 CLBLL_L_X32Y119/CLBLL_LL_B5 CLBLL_L_X32Y119/CLBLL_NW4A1 CLBLL_L_X32Y121/CLBLL_LL_AQ CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS4 CLBLM_L_X30Y119/CLBLM_IMUX19 CLBLM_L_X30Y119/CLBLM_L_B2 CLK_FEED_X78Y124/CLK_FEED_NW4A1 INT_INTERFACE_R_X31Y119/INT_INTERFACE_NW4A1 INT_L_X30Y119/IMUX_L19 INT_L_X30Y119/SS2END1 INT_L_X30Y120/SS2A1 INT_L_X30Y121/SL1END1 INT_L_X30Y121/SS2BEG1 INT_L_X30Y122/SL1BEG1 INT_L_X30Y122/SR1END1 INT_L_X30Y123/NW6END1 INT_L_X30Y123/SR1BEG1 INT_L_X32Y119/IMUX_L24 INT_L_X32Y119/NW6BEG1 INT_L_X32Y119/SS2END0 INT_L_X32Y120/SS2A0 INT_L_X32Y121/LOGIC_OUTS_L4 INT_L_X32Y121/SS2BEG0 INT_R_X31Y119/NW6A1 INT_R_X31Y120/NW6B1 INT_R_X31Y121/NW6C1 INT_R_X31Y122/NW6D1 INT_R_X31Y123/NW6E1 VBRK_X79Y124/VBRK_NW4A1 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y121/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X30Y119/INT_L.SS2END1->>IMUX_L19 INT_L_X30Y121/INT_L.SL1END1->>SS2BEG1 INT_L_X30Y122/INT_L.SR1END1->>SL1BEG1 INT_L_X30Y123/INT_L.NW6END1->>SR1BEG1 INT_L_X32Y119/INT_L.SS2END0->>IMUX_L24 INT_L_X32Y119/INT_L.SS2END0->>NW6BEG1 INT_L_X32Y121/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][13] - 
wires: CLBLL_L_X32Y118/CLBLL_WW2A2 CLBLL_L_X32Y119/CLBLL_IMUX12 CLBLL_L_X32Y119/CLBLL_LL_B6 CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y119/CLBLL_L_CQ CLBLM_L_X30Y118/CLBLM_IMUX37 CLBLM_L_X30Y118/CLBLM_L_D4 CLK_FEED_X78Y123/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW2A2 INT_L_X30Y118/IMUX_L37 INT_L_X30Y118/WW2END2 INT_L_X32Y118/SL1END2 INT_L_X32Y118/WW2BEG2 INT_L_X32Y119/IMUX_L12 INT_L_X32Y119/LOGIC_OUTS_L2 INT_L_X32Y119/SL1BEG2 INT_R_X31Y118/WW2A2 VBRK_X79Y123/VBRK_WW2A2 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X32Y119/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X30Y118/INT_L.WW2END2->>IMUX_L37 INT_L_X32Y118/INT_L.SL1END2->>WW2BEG2 INT_L_X32Y119/INT_L.LOGIC_OUTS_L2->>IMUX_L12 INT_L_X32Y119/INT_L.LOGIC_OUTS_L2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][13] - 
wires: CLBLL_R_X29Y119/CLBLL_EL1BEG3 CLBLL_R_X29Y119/CLBLL_IMUX39 CLBLL_R_X29Y119/CLBLL_L_D3 CLBLL_R_X29Y120/CLBLL_NW2A0 CLBLM_L_X30Y119/CLBLM_EL1BEG3 CLBLM_L_X30Y119/CLBLM_IMUX14 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y119/CLBLM_L_B1 CLBLM_L_X30Y119/CLBLM_M_AQ CLBLM_L_X30Y120/CLBLM_NW2A0 INT_L_X30Y119/EL1END3 INT_L_X30Y119/IMUX_L14 INT_L_X30Y119/LOGIC_OUTS_L4 INT_L_X30Y119/NW2BEG0 INT_L_X30Y120/NW2A0 INT_R_X29Y119/EL1BEG3 INT_R_X29Y119/IMUX39 INT_R_X29Y119/NW2END_S0_0 INT_R_X29Y120/EL1BEG_N3 INT_R_X29Y120/NW2END0 VBRK_X73Y124/VBRK_EL1BEG3 VBRK_X73Y125/VBRK_NW2A0 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y119/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X30Y119/INT_L.EL1END3->>IMUX_L14 INT_L_X30Y119/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X29Y119/INT_R.NW2END_S0_0->>IMUX39 INT_R_X29Y120/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[15] - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX30 CLBLL_R_X29Y118/CLBLL_L_C5 CLBLL_R_X29Y119/CLBLL_IMUX42 CLBLL_R_X29Y119/CLBLL_L_D6 CLBLL_R_X29Y119/CLBLL_WL1END1 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y119/CLBLM_L_CQ CLBLM_L_X30Y119/CLBLM_WL1END1 INT_L_X30Y119/LOGIC_OUTS_L2 INT_L_X30Y119/WL1BEG1 INT_R_X29Y118/IMUX30 INT_R_X29Y118/SR1END2 INT_R_X29Y119/IMUX42 INT_R_X29Y119/SR1BEG2 INT_R_X29Y119/WL1END1 VBRK_X73Y124/VBRK_WL1END1 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X30Y119/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X30Y119/INT_L.LOGIC_OUTS_L2->>WL1BEG1 INT_R_X29Y118/INT_R.SR1END2->>IMUX30 INT_R_X29Y119/INT_R.WL1END1->>IMUX42 INT_R_X29Y119/INT_R.WL1END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[15] - 
wires: CLBLL_R_X29Y118/CLBLL_ER1BEG3 CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y118/CLBLL_L_CQ CLBLL_R_X29Y119/CLBLL_IMUX37 CLBLL_R_X29Y119/CLBLL_L_D4 CLBLM_L_X30Y118/CLBLM_ER1BEG3 CLBLM_L_X30Y118/CLBLM_IMUX46 CLBLM_L_X30Y118/CLBLM_L_D5 INT_L_X30Y118/ER1END3 INT_L_X30Y118/IMUX_L46 INT_L_X30Y119/ER1END_N3_3 INT_R_X29Y118/ER1BEG3 INT_R_X29Y118/LOGIC_OUTS2 INT_R_X29Y118/NR1BEG2 INT_R_X29Y119/IMUX37 INT_R_X29Y119/NR1END2 VBRK_X73Y123/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X30Y118/INT_L.ER1END3->>IMUX_L46 INT_R_X29Y118/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X29Y118/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X29Y119/INT_R.NR1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][16]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][16]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][16]_i_4_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX11 CLBLL_R_X29Y116/CLBLL_LL_A4 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y116/CLBLM_L_A CLBLM_L_X28Y116/CLBLM_L_AMUX INT_L_X28Y116/ER1BEG3 INT_L_X28Y116/LOGIC_OUTS_L16 INT_R_X29Y116/ER1END3 INT_R_X29Y116/FAN_ALT3 INT_R_X29Y116/FAN_BOUNCE3 INT_R_X29Y116/IMUX11 INT_R_X29Y117/ER1END_N3_3 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y116/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X29Y116/INT_R.ER1END3->>FAN_ALT3 INT_R_X29Y116/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y116/INT_R.FAN_BOUNCE3->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][16]_i_5_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX7 CLBLL_R_X29Y116/CLBLL_LL_A1 CLBLL_R_X29Y117/CLBLL_LL_D CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS15 INT_R_X29Y116/IMUX7 INT_R_X29Y116/SL1END3 INT_R_X29Y117/LOGIC_OUTS15 INT_R_X29Y117/SL1BEG3 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X29Y116/INT_R.SL1END3->>IMUX7 INT_R_X29Y117/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][16]_i_6_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX1 CLBLL_R_X29Y116/CLBLL_LL_A3 CLBLM_L_X28Y118/CLBLM_LOGIC_OUTS8 CLBLM_L_X28Y118/CLBLM_L_A INT_L_X28Y112/NR1BEG0 INT_L_X28Y112/SS6END0 INT_L_X28Y113/NN2BEG0 INT_L_X28Y113/NR1END0 INT_L_X28Y113/SS6E0 INT_L_X28Y114/NN2A0 INT_L_X28Y114/NN2END_S2_0 INT_L_X28Y114/SS6D0 INT_L_X28Y115/NE2BEG0 INT_L_X28Y115/NN2END0 INT_L_X28Y115/SS6C0 INT_L_X28Y116/NE2A0 INT_L_X28Y116/SS6B0 INT_L_X28Y117/SS6A0 INT_L_X28Y118/LOGIC_OUTS_L8 INT_L_X28Y118/SS6BEG0 INT_R_X29Y115/NE2END_S3_0 INT_R_X29Y116/IMUX1 INT_R_X29Y116/NE2END0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X28Y118/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X28Y112/INT_L.SS6END0->>NR1BEG0 INT_L_X28Y113/INT_L.NR1END0->>NN2BEG0 INT_L_X28Y115/INT_L.NN2END0->>NE2BEG0 INT_L_X28Y118/INT_L.LOGIC_OUTS_L8->>SS6BEG0 INT_R_X29Y116/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][16]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_WW4B2 BRAM_L_X38Y115/BRAM_WW4B2_0 CLBLL_L_X32Y116/CLBLL_WW4C2 CLBLL_R_X29Y116/CLBLL_IMUX2 CLBLL_R_X29Y116/CLBLL_LL_A2 CLBLL_R_X29Y116/CLBLL_WL1END0 CLBLM_L_X30Y116/CLBLM_WL1END0 CLBLM_L_X34Y116/CLBLM_WW4A2 CLBLM_L_X36Y115/CLBLM_WW4END2 CLBLM_R_X33Y116/CLBLM_WW4A2 CLBLM_R_X37Y115/CLBLM_WW4B2 CLBLM_R_X39Y115/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y115/CLBLM_M_C CLK_FEED_X78Y121/CLK_FEED_WW4C2 DSP_R_X35Y115/DSP_WW4END2_0 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW4C2 INT_INTERFACE_R_X35Y115/INT_INTERFACE_WW4END2 INT_L_X30Y116/WL1BEG0 INT_L_X30Y116/WW4END2 INT_L_X32Y116/WW4B2 INT_L_X34Y116/NW2END2 INT_L_X34Y116/WW4BEG2 INT_L_X36Y115/WW4C2 INT_L_X38Y115/WW4A2 INT_R_X29Y116/IMUX2 INT_R_X29Y116/WL1END0 INT_R_X31Y116/WW4C2 INT_R_X33Y116/WW4A2 INT_R_X35Y115/NW2BEG2 INT_R_X35Y115/WW4END2 INT_R_X35Y116/NW2A2 INT_R_X37Y115/WW4B2 INT_R_X39Y115/LOGIC_OUTS14 INT_R_X39Y115/WW4BEG2 VBRK_X73Y121/VBRK_WL1END0 VBRK_X79Y121/VBRK_WW4C2 VBRK_X89Y120/VBRK_WW4END2 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X39Y115/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y116/INT_L.WW4END2->>WL1BEG0 INT_L_X34Y116/INT_L.NW2END2->>WW4BEG2 INT_R_X29Y116/INT_R.WL1END0->>IMUX2 INT_R_X35Y115/INT_R.WW4END2->>NW2BEG2 INT_R_X39Y115/INT_R.LOGIC_OUTS14->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_3_in[16] - 
wires: CLBLL_R_X29Y116/CLBLL_WW2A0 CLBLM_L_X28Y116/CLBLM_IMUX9 CLBLM_L_X28Y116/CLBLM_L_A5 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y116/CLBLM_L_AQ CLBLM_L_X30Y116/CLBLM_WW2A0 CLBLM_L_X30Y118/CLBLM_IMUX36 CLBLM_L_X30Y118/CLBLM_L_D2 INT_L_X28Y116/IMUX_L9 INT_L_X28Y116/WW2END0 INT_L_X30Y116/LOGIC_OUTS_L0 INT_L_X30Y116/NN2BEG0 INT_L_X30Y116/WW2BEG0 INT_L_X30Y117/NN2A0 INT_L_X30Y117/NN2END_S2_0 INT_L_X30Y118/FAN_ALT1 INT_L_X30Y118/FAN_BOUNCE1 INT_L_X30Y118/IMUX_L36 INT_L_X30Y118/NL1BEG_N3 INT_L_X30Y118/NN2END0 INT_R_X29Y116/WW2A0 VBRK_X73Y121/VBRK_WW2A0 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X28Y116/INT_L.WW2END0->>IMUX_L9 INT_L_X30Y116/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X30Y116/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X30Y118/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y118/INT_L.FAN_BOUNCE1->>IMUX_L36 INT_L_X30Y118/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X30Y118/INT_L.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][16]_i_8_n_0 - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX45 CLBLL_R_X29Y117/CLBLL_LL_D2 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS9 CLBLM_L_X28Y117/CLBLM_L_B INT_L_X28Y117/ER1BEG2 INT_L_X28Y117/LOGIC_OUTS_L9 INT_R_X29Y117/ER1END2 INT_R_X29Y117/IMUX45 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X28Y117/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y117/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_R_X29Y117/INT_R.ER1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_5_in[16] - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX47 CLBLL_R_X29Y117/CLBLL_LL_D5 CLBLL_R_X29Y118/CLBLL_IMUX37 CLBLL_R_X29Y118/CLBLL_L_D4 CLBLL_R_X29Y118/CLBLL_NW2A3 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS7 CLBLM_L_X30Y117/CLBLM_M_DQ CLBLM_L_X30Y118/CLBLM_NW2A3 INT_L_X30Y117/LOGIC_OUTS_L7 INT_L_X30Y117/NW2BEG3 INT_L_X30Y118/NW2A3 INT_R_X29Y117/IMUX47 INT_R_X29Y117/SR1END3 INT_R_X29Y118/IMUX37 INT_R_X29Y118/NW2END3 INT_R_X29Y118/SR1BEG3 INT_R_X29Y118/SR1END_N3_3 VBRK_X73Y123/VBRK_NW2A3 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X30Y117/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X29Y117/INT_R.SR1END3->>IMUX47 INT_R_X29Y118/INT_R.NW2END3->>IMUX37 INT_R_X29Y118/INT_R.NW2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][14] - 
wires: CLBLL_R_X27Y122/CLBLL_SE4BEG0 CLBLL_R_X27Y122/CLBLL_SW2A0 CLBLL_R_X29Y117/CLBLL_IMUX40 CLBLL_R_X29Y117/CLBLL_LL_D1 CLBLL_R_X29Y119/CLBLL_NW4A1 CLBLM_L_X28Y122/CLBLM_SE4BEG0 CLBLM_L_X28Y122/CLBLM_SW2A0 CLBLM_L_X30Y118/CLBLM_IMUX30 CLBLM_L_X30Y118/CLBLM_L_C5 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS5 CLBLM_L_X30Y119/CLBLM_M_BQ CLBLM_L_X30Y119/CLBLM_NW4A1 INT_L_X28Y118/SE6E0 INT_L_X28Y119/SE6D0 INT_L_X28Y120/SE6C0 INT_L_X28Y121/SE6B0 INT_L_X28Y122/SE6A0 INT_L_X28Y122/SW2A0 INT_L_X28Y123/NW6END1 INT_L_X28Y123/SW2BEG0 INT_L_X30Y118/IMUX_L30 INT_L_X30Y118/SR1END2 INT_L_X30Y119/LOGIC_OUTS_L5 INT_L_X30Y119/NW6BEG1 INT_L_X30Y119/SR1BEG2 INT_R_X27Y122/SE6BEG0 INT_R_X27Y122/SW2END0 INT_R_X29Y117/IMUX40 INT_R_X29Y117/SL1END0 INT_R_X29Y118/SE6END0 INT_R_X29Y118/SL1BEG0 INT_R_X29Y119/NW6A1 INT_R_X29Y120/NW6B1 INT_R_X29Y121/NW6C1 INT_R_X29Y122/NW6D1 INT_R_X29Y123/NW6E1 VBRK_X73Y124/VBRK_NW4A1 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y119/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y123/INT_L.NW6END1->>SW2BEG0 INT_L_X30Y118/INT_L.SR1END2->>IMUX_L30 INT_L_X30Y119/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_L_X30Y119/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_R_X27Y122/INT_R.SW2END0->>SE6BEG0 INT_R_X29Y117/INT_R.SL1END0->>IMUX40 INT_R_X29Y118/INT_R.SE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][16]_i_9_n_0 - 
wires: CLBLL_L_X32Y113/CLBLL_WW4B0 CLBLL_R_X27Y117/CLBLL_NW4END0 CLBLL_R_X27Y118/CLBLL_NE2A0 CLBLL_R_X29Y113/CLBLL_WW4END0 CLBLM_L_X28Y117/CLBLM_NW4END0 CLBLM_L_X28Y118/CLBLM_IMUX9 CLBLM_L_X28Y118/CLBLM_L_A5 CLBLM_L_X28Y118/CLBLM_NE2A0 CLBLM_L_X30Y113/CLBLM_WW4END0 CLBLM_R_X33Y118/CLBLM_LOGIC_OUTS17 CLBLM_R_X33Y118/CLBLM_L_B CLBLM_R_X33Y118/CLBLM_L_BMUX CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW4B0_1 INT_INTERFACE_R_X31Y113/INT_INTERFACE_WW4B0 INT_L_X28Y113/NW6A0 INT_L_X28Y114/NW6B0 INT_L_X28Y115/NW6C0 INT_L_X28Y116/NW6D0 INT_L_X28Y117/NE2END_S3_0 INT_L_X28Y117/NW6E0 INT_L_X28Y118/IMUX_L9 INT_L_X28Y118/NE2END0 INT_L_X30Y113/WW4C0 INT_L_X32Y113/WW4A0 INT_R_X27Y116/NW6END_S0_0 INT_R_X27Y117/NE2BEG0 INT_R_X27Y117/NW6END0 INT_R_X27Y118/NE2A0 INT_R_X29Y112/WW4END_S0_0 INT_R_X29Y113/NW6BEG0 INT_R_X29Y113/WW4END0 INT_R_X31Y113/WW4B0 INT_R_X33Y112/SS6END3 INT_R_X33Y113/SS6E3 INT_R_X33Y113/SS6END_N0_3 INT_R_X33Y113/WW4BEG0 INT_R_X33Y114/SS6D3 INT_R_X33Y115/SS6C3 INT_R_X33Y116/SS6B3 INT_R_X33Y117/SS6A3 INT_R_X33Y118/LOGIC_OUTS17 INT_R_X33Y118/SS6BEG3 VBRK_X73Y118/VBRK_WW4END0 VBRK_X79Y118/VBRK_WW4B0 
pips: CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y118/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X33Y118/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y118/INT_L.NE2END0->>IMUX_L9 INT_R_X27Y117/INT_R.NW6END0->>NE2BEG0 INT_R_X29Y113/INT_R.WW4END0->>NW6BEG0 INT_R_X33Y113/INT_R.SS6END_N0_3->>WW4BEG0 INT_R_X33Y118/INT_R.LOGIC_OUTS17->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[delaycnt][0] - 
wires: CLBLM_L_X28Y118/CLBLM_IMUX10 CLBLM_L_X28Y118/CLBLM_L_A4 CLBLM_L_X28Y119/CLBLM_IMUX13 CLBLM_L_X28Y119/CLBLM_IMUX23 CLBLM_L_X28Y119/CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y119/CLBLM_L_B6 CLBLM_L_X28Y119/CLBLM_L_BQ CLBLM_L_X28Y119/CLBLM_L_C3 CLBLM_L_X28Y120/CLBLM_IMUX19 CLBLM_L_X28Y120/CLBLM_IMUX21 CLBLM_L_X28Y120/CLBLM_IMUX46 CLBLM_L_X28Y120/CLBLM_IMUX5 CLBLM_L_X28Y120/CLBLM_L_A6 CLBLM_L_X28Y120/CLBLM_L_B2 CLBLM_L_X28Y120/CLBLM_L_C4 CLBLM_L_X28Y120/CLBLM_L_D5 INT_L_X28Y118/IMUX_L10 INT_L_X28Y118/SL1END1 INT_L_X28Y119/BYP_ALT5 INT_L_X28Y119/BYP_BOUNCE5 INT_L_X28Y119/IMUX_L13 INT_L_X28Y119/IMUX_L23 INT_L_X28Y119/LOGIC_OUTS_L1 INT_L_X28Y119/NL1BEG0 INT_L_X28Y119/NL1END_S3_0 INT_L_X28Y119/SL1BEG1 INT_L_X28Y120/FAN_ALT5 INT_L_X28Y120/FAN_BOUNCE5 INT_L_X28Y120/IMUX_L19 INT_L_X28Y120/IMUX_L21 INT_L_X28Y120/IMUX_L46 INT_L_X28Y120/IMUX_L5 INT_L_X28Y120/NL1BEG_N3 INT_L_X28Y120/NL1END0 
pips: CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X28Y119/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X28Y118/INT_L.SL1END1->>IMUX_L10 INT_L_X28Y119/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X28Y119/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X28Y119/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X28Y119/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X28Y119/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X28Y119/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X28Y120/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X28Y120/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X28Y120/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X28Y120/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X28Y120/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X28Y120/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X28Y120/INT_L.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_47 - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_SE2A0 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L22 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B22 BRAM_L_X38Y115/BRAM_SE2A0_1 BRAM_L_X38Y115/BRAM_SW2A0_4 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL8 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B22_0 CLBLM_R_X37Y116/CLBLM_SE2A0 CLBLM_R_X37Y119/CLBLM_SW2A0 CLBLM_R_X39Y115/CLBLM_IMUX29 CLBLM_R_X39Y115/CLBLM_M_C2 INT_L_X38Y115/EL1BEG3 INT_L_X38Y116/EL1BEG_N3 INT_L_X38Y116/SE2END0 INT_L_X38Y119/SW2A0 INT_L_X38Y120/LOGIC_OUTS_L22 INT_L_X38Y120/SW2BEG0 INT_R_X37Y116/SE2A0 INT_R_X37Y117/SE2BEG0 INT_R_X37Y117/SS2END0 INT_R_X37Y118/SS2A0 INT_R_X37Y119/SS2BEG0 INT_R_X37Y119/SW2END0 INT_R_X39Y115/EL1END3 INT_R_X39Y115/IMUX29 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL8->BRAM_LOGIC_OUTS_B22_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X38Y116/INT_L.SE2END0->>EL1BEG_N3 INT_L_X38Y120/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X37Y117/INT_R.SS2END0->>SE2BEG0 INT_R_X37Y119/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y115/INT_R.EL1END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_15 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L0 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B0 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL8 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B0_0 CLBLL_L_X40Y115/CLBLL_WL1END3 CLBLL_L_X40Y116/CLBLL_SE4C0 CLBLM_R_X39Y115/CLBLM_IMUX31 CLBLM_R_X39Y115/CLBLM_M_C5 CLBLM_R_X39Y115/CLBLM_WL1END3 CLBLM_R_X39Y116/CLBLM_SE4C0 INT_L_X38Y120/LOGIC_OUTS_L0 INT_L_X38Y120/SE6BEG0 INT_L_X40Y115/WL1BEG3 INT_L_X40Y116/SE6END0 INT_L_X40Y116/WL1BEG_N3 INT_R_X39Y115/IMUX31 INT_R_X39Y115/WL1END3 INT_R_X39Y116/SE6E0 INT_R_X39Y116/WL1END_N1_3 INT_R_X39Y117/SE6D0 INT_R_X39Y118/SE6C0 INT_R_X39Y119/SE6B0 INT_R_X39Y120/SE6A0 VBRK_X99Y120/VBRK_WL1END3 VBRK_X99Y121/VBRK_SE4C0 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL8->BRAM_LOGIC_OUTS_B0_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X38Y120/INT_L.LOGIC_OUTS_L0->>SE6BEG0 INT_L_X40Y116/INT_L.SE6END0->>WL1BEG_N3 INT_R_X39Y115/INT_R.WL1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[16] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L22 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B22 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL8 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B22_0 CLBLM_R_X39Y115/CLBLM_IMUX35 CLBLM_R_X39Y115/CLBLM_M_C6 INT_L_X38Y115/ER1BEG1 INT_L_X38Y115/LOGIC_OUTS_L22 INT_R_X39Y115/ER1END1 INT_R_X39Y115/IMUX35 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL8->BRAM_LOGIC_OUTS_B22_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X38Y115/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_R_X39Y115/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[16] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L0 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B0 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL8 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B0_0 CLBLM_R_X39Y115/CLBLM_IMUX28 CLBLM_R_X39Y115/CLBLM_M_C4 INT_L_X38Y115/LOGIC_OUTS_L0 INT_L_X38Y115/NE2BEG0 INT_L_X38Y116/NE2A0 INT_R_X39Y115/FAN_BOUNCE_S3_0 INT_R_X39Y115/IMUX28 INT_R_X39Y115/NE2END_S3_0 INT_R_X39Y116/FAN_ALT0 INT_R_X39Y116/FAN_BOUNCE0 INT_R_X39Y116/NE2END0 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL8->BRAM_LOGIC_OUTS_B0_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y115/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X39Y115/INT_R.FAN_BOUNCE_S3_0->>IMUX28 INT_R_X39Y116/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X39Y116/INT_R.NE2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][14] - 
wires: CLBLL_R_X29Y118/CLBLL_WW2A1 CLBLM_L_X28Y117/CLBLM_IMUX13 CLBLM_L_X28Y117/CLBLM_L_B6 CLBLM_L_X30Y118/CLBLM_IMUX42 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS5 CLBLM_L_X30Y118/CLBLM_L_D6 CLBLM_L_X30Y118/CLBLM_M_BQ CLBLM_L_X30Y118/CLBLM_WW2A1 INT_L_X28Y117/IMUX_L13 INT_L_X28Y117/SR1END2 INT_L_X28Y118/SR1BEG2 INT_L_X28Y118/WW2END1 INT_L_X30Y118/IMUX_L42 INT_L_X30Y118/LOGIC_OUTS_L5 INT_L_X30Y118/WW2BEG1 INT_R_X29Y118/WW2A1 VBRK_X73Y123/VBRK_WW2A1 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X30Y118/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y117/INT_L.SR1END2->>IMUX_L13 INT_L_X28Y118/INT_L.WW2END1->>SR1BEG2 INT_L_X30Y118/INT_L.LOGIC_OUTS_L5->>IMUX_L42 INT_L_X30Y118/INT_L.LOGIC_OUTS_L5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][14] - 
wires: CLBLL_L_X32Y118/CLBLL_WW4C1 CLBLM_L_X30Y118/CLBLM_IMUX21 CLBLM_L_X30Y118/CLBLM_L_C4 CLBLM_L_X34Y118/CLBLM_NE2A1 CLBLM_L_X34Y118/CLBLM_WW4A1 CLBLM_R_X33Y117/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y117/CLBLM_L_BQ CLBLM_R_X33Y118/CLBLM_IMUX16 CLBLM_R_X33Y118/CLBLM_L_B3 CLBLM_R_X33Y118/CLBLM_NE2A1 CLBLM_R_X33Y118/CLBLM_WW4A1 CLK_FEED_X78Y123/CLK_FEED_WW4C1 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4C1 INT_L_X30Y118/GFAN1 INT_L_X30Y118/IMUX_L21 INT_L_X30Y118/WW4END1 INT_L_X32Y118/WW4B1 INT_L_X34Y118/NE2END1 INT_L_X34Y118/WW4BEG1 INT_R_X31Y118/WW4C1 INT_R_X33Y117/LOGIC_OUTS1 INT_R_X33Y117/NE2BEG1 INT_R_X33Y117/NL1BEG0 INT_R_X33Y117/NL1END_S3_0 INT_R_X33Y118/IMUX16 INT_R_X33Y118/NE2A1 INT_R_X33Y118/NL1END0 INT_R_X33Y118/WW4A1 VBRK_X79Y123/VBRK_WW4C1 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X33Y117/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y118/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X30Y118/INT_L.GFAN1->>IMUX_L21 INT_L_X30Y118/INT_L.WW4END1->>GFAN1 INT_L_X34Y118/INT_L.NE2END1->>WW4BEG1 INT_R_X33Y117/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X33Y117/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y118/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][17]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_NW4END1 BRAM_L_X38Y120/BRAM_NW4END1_1 CLBLL_L_X32Y120/CLBLL_SW4A0 CLBLL_R_X29Y115/CLBLL_WL1END3 CLBLL_R_X29Y116/CLBLL_IMUX14 CLBLL_R_X29Y116/CLBLL_L_B1 CLBLM_L_X30Y115/CLBLM_WL1END3 CLBLM_L_X34Y120/CLBLM_WW4C1 CLBLM_L_X36Y120/CLBLM_WW4A1 CLBLM_R_X33Y120/CLBLM_WW4C1 CLBLM_R_X37Y121/CLBLM_NW4END1 CLBLM_R_X39Y117/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y117/CLBLM_M_B CLK_FEED_X78Y125/CLK_FEED_SW4A0 DSP_R_X35Y120/DSP_WW4A1_0 INT_INTERFACE_R_X31Y120/INT_INTERFACE_SW4A0 INT_INTERFACE_R_X35Y120/INT_INTERFACE_WW4A1 INT_L_X30Y115/WL1BEG3 INT_L_X30Y116/SW6END0 INT_L_X30Y116/WL1BEG_N3 INT_L_X32Y120/SW6BEG0 INT_L_X32Y120/WW4END1 INT_L_X34Y120/WW4B1 INT_L_X36Y120/SW2END0 INT_L_X36Y120/WW4BEG1 INT_L_X38Y117/NW6A1 INT_L_X38Y118/NW6B1 INT_L_X38Y119/NW6C1 INT_L_X38Y120/NW6D1 INT_L_X38Y121/NW6E1 INT_R_X29Y115/WL1END3 INT_R_X29Y116/IMUX14 INT_R_X29Y116/NL1BEG_N3 INT_R_X29Y116/WL1END_N1_3 INT_R_X31Y116/SW6E0 INT_R_X31Y117/SW6D0 INT_R_X31Y118/SW6C0 INT_R_X31Y119/SW6B0 INT_R_X31Y120/SW6A0 INT_R_X33Y120/WW4C1 INT_R_X35Y120/WW4A1 INT_R_X37Y120/SW2A0 INT_R_X37Y121/NW6END1 INT_R_X37Y121/SW2BEG0 INT_R_X39Y117/LOGIC_OUTS13 INT_R_X39Y117/NW6BEG1 VBRK_X73Y120/VBRK_WL1END3 VBRK_X79Y125/VBRK_SW4A0 VBRK_X89Y125/VBRK_WW4A1 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X39Y117/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y116/INT_L.SW6END0->>WL1BEG_N3 INT_L_X32Y120/INT_L.WW4END1->>SW6BEG0 INT_L_X36Y120/INT_L.SW2END0->>WW4BEG1 INT_R_X29Y116/INT_R.NL1BEG_N3->>IMUX14 INT_R_X29Y116/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X37Y121/INT_R.NW6END1->>SW2BEG0 INT_R_X39Y117/INT_R.LOGIC_OUTS13->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][17]_i_3_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX13 CLBLL_R_X29Y116/CLBLL_L_B6 CLBLL_R_X29Y119/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y119/CLBLL_L_C INT_R_X29Y116/IMUX13 INT_R_X29Y116/SL1END2 INT_R_X29Y117/SL1BEG2 INT_R_X29Y117/SL1END2 INT_R_X29Y118/SL1BEG2 INT_R_X29Y118/SL1END2 INT_R_X29Y119/LOGIC_OUTS10 INT_R_X29Y119/SL1BEG2 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y119/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X29Y116/INT_R.SL1END2->>IMUX13 INT_R_X29Y117/INT_R.SL1END2->>SL1BEG2 INT_R_X29Y118/INT_R.SL1END2->>SL1BEG2 INT_R_X29Y119/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][17]_i_4_n_0 - 
wires: CLBLL_R_X23Y113/CLBLL_EE4A0 CLBLL_R_X25Y113/CLBLL_EE4C0 CLBLL_R_X27Y111/CLBLL_SE2A1 CLBLL_R_X29Y115/CLBLL_NE4C1 CLBLL_R_X29Y116/CLBLL_IMUX26 CLBLL_R_X29Y116/CLBLL_L_B4 CLBLL_R_X29Y116/CLBLL_NW2A1 CLBLM_L_X22Y113/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y113/CLBLM_L_A CLBLM_L_X24Y113/CLBLM_EE4A0 CLBLM_L_X26Y113/CLBLM_EE4C0 CLBLM_L_X28Y111/CLBLM_SE2A1 CLBLM_L_X30Y115/CLBLM_NE4C1 CLBLM_L_X30Y116/CLBLM_NW2A1 INT_L_X22Y113/EE4BEG0 INT_L_X22Y113/LOGIC_OUTS_L8 INT_L_X24Y113/EE4B0 INT_L_X26Y112/ER1BEG1 INT_L_X26Y112/SL1END0 INT_L_X26Y113/EE4END0 INT_L_X26Y113/SL1BEG0 INT_L_X28Y111/NE6BEG1 INT_L_X28Y111/SE2END1 INT_L_X30Y115/NE6END1 INT_L_X30Y115/NW2BEG1 INT_L_X30Y116/NW2A1 INT_R_X23Y113/EE4A0 INT_R_X25Y113/EE4C0 INT_R_X27Y111/SE2A1 INT_R_X27Y112/ER1END1 INT_R_X27Y112/SE2BEG1 INT_R_X29Y111/NE6A1 INT_R_X29Y112/NE6B1 INT_R_X29Y113/NE6C1 INT_R_X29Y114/NE6D1 INT_R_X29Y115/NE6E1 INT_R_X29Y116/IMUX26 INT_R_X29Y116/NW2END1 VBRK_X60Y118/VBRK_EE4A0 VBRK_X73Y120/VBRK_NE4C1 VBRK_X73Y121/VBRK_NW2A1 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X22Y113/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y113/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X26Y112/INT_L.SL1END0->>ER1BEG1 INT_L_X26Y113/INT_L.EE4END0->>SL1BEG0 INT_L_X28Y111/INT_L.SE2END1->>NE6BEG1 INT_L_X30Y115/INT_L.NE6END1->>NW2BEG1 INT_R_X27Y112/INT_R.ER1END1->>SE2BEG1 INT_R_X29Y116/INT_R.NW2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_46 - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L17 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L_B17 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU8 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B17_2 CLBLM_R_X39Y117/CLBLM_IMUX17 CLBLM_R_X39Y117/CLBLM_M_B3 INT_L_X38Y116/ER1BEG_S0 INT_L_X38Y116/SS6END3 INT_L_X38Y117/ER1BEG0 INT_L_X38Y117/SS6E3 INT_L_X38Y117/SS6END_N0_3 INT_L_X38Y118/SS6D3 INT_L_X38Y119/SS6C3 INT_L_X38Y120/SS6B3 INT_L_X38Y121/SS6A3 INT_L_X38Y122/LOGIC_OUTS_L17 INT_L_X38Y122/SS6BEG3 INT_R_X39Y117/ER1END0 INT_R_X39Y117/IMUX17 
pips: BRAM_INT_INTERFACE_L_X38Y122/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU8->BRAM_LOGIC_OUTS_B17_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X38Y116/INT_L.SS6END3->>ER1BEG_S0 INT_L_X38Y122/INT_L.LOGIC_OUTS_L17->>SS6BEG3 INT_R_X39Y117/INT_R.ER1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_14 - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L7 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L_B7 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU8 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B7_2 CLBLL_L_X40Y116/CLBLL_WL1END2 CLBLL_L_X40Y122/CLBLL_EE2A3 CLBLM_R_X39Y116/CLBLM_WL1END2 CLBLM_R_X39Y117/CLBLM_IMUX12 CLBLM_R_X39Y117/CLBLM_M_B6 CLBLM_R_X39Y122/CLBLM_EE2A3 INT_L_X38Y122/EE2BEG3 INT_L_X38Y122/LOGIC_OUTS_L7 INT_L_X40Y116/SS6END3 INT_L_X40Y116/WL1BEG2 INT_L_X40Y117/SS6E3 INT_L_X40Y117/SS6END_N0_3 INT_L_X40Y118/SS6D3 INT_L_X40Y119/SS6C3 INT_L_X40Y120/SS6B3 INT_L_X40Y121/SS6A3 INT_L_X40Y122/EE2END3 INT_L_X40Y122/SS6BEG3 INT_R_X39Y116/NL1BEG2 INT_R_X39Y116/WL1END2 INT_R_X39Y117/IMUX12 INT_R_X39Y117/NL1END2 INT_R_X39Y122/EE2A3 VBRK_X99Y121/VBRK_WL1END2 VBRK_X99Y127/VBRK_EE2A3 
pips: BRAM_INT_INTERFACE_L_X38Y122/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU8->BRAM_LOGIC_OUTS_B7_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X38Y122/INT_L.LOGIC_OUTS_L7->>EE2BEG3 INT_L_X40Y116/INT_L.SS6END3->>WL1BEG2 INT_L_X40Y122/INT_L.EE2END3->>SS6BEG3 INT_R_X39Y116/INT_R.WL1END2->>NL1BEG2 INT_R_X39Y117/INT_R.NL1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[17] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L17 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L_B17 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU8 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B17_2 CLBLM_R_X39Y117/CLBLM_IMUX15 CLBLM_R_X39Y117/CLBLM_M_B1 INT_L_X38Y116/SE2A3 INT_L_X38Y117/LOGIC_OUTS_L17 INT_L_X38Y117/SE2BEG3 INT_R_X39Y116/NR1BEG3 INT_R_X39Y116/SE2END3 INT_R_X39Y117/IMUX15 INT_R_X39Y117/NR1END3 
pips: BRAM_INT_INTERFACE_L_X38Y117/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU8->BRAM_LOGIC_OUTS_B17_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X38Y117/INT_L.LOGIC_OUTS_L17->>SE2BEG3 INT_R_X39Y116/INT_R.SE2END3->>NR1BEG3 INT_R_X39Y117/INT_R.NR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[17] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L7 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L_B7 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU8 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B7_2 CLBLL_L_X40Y117/CLBLL_EE4A3 CLBLL_L_X40Y117/CLBLL_WL1END1 CLBLL_L_X42Y117/CLBLL_EE4C3 CLBLL_L_X42Y118/CLBLL_WR1END0 CLBLM_R_X39Y117/CLBLM_EE4A3 CLBLM_R_X39Y117/CLBLM_IMUX27 CLBLM_R_X39Y117/CLBLM_M_B4 CLBLM_R_X39Y117/CLBLM_WL1END1 CLBLM_R_X41Y117/CLBLM_EE4C3 CLBLM_R_X41Y118/CLBLM_WR1END0 INT_L_X38Y117/EE4BEG3 INT_L_X38Y117/LOGIC_OUTS_L7 INT_L_X40Y117/EE4B3 INT_L_X40Y117/WL1BEG1 INT_L_X40Y117/WL1END2 INT_L_X42Y117/EE4END3 INT_L_X42Y117/WR1BEG_S0 INT_L_X42Y118/WR1BEG0 INT_R_X39Y117/EE4A3 INT_R_X39Y117/IMUX27 INT_R_X39Y117/WL1END1 INT_R_X41Y117/EE4C3 INT_R_X41Y117/WL1BEG2 INT_R_X41Y117/WR1END_S1_0 INT_R_X41Y118/WR1END0 VBRK_X99Y122/VBRK_EE4A3 VBRK_X99Y122/VBRK_WL1END1 
pips: BRAM_INT_INTERFACE_L_X38Y117/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU8->BRAM_LOGIC_OUTS_B7_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X38Y117/INT_L.LOGIC_OUTS_L7->>EE4BEG3 INT_L_X40Y117/INT_L.WL1END2->>WL1BEG1 INT_L_X42Y117/INT_L.EE4END3->>WR1BEG_S0 INT_R_X39Y117/INT_R.WL1END1->>IMUX27 INT_R_X41Y117/INT_R.WR1END_S1_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][17]_i_5_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_LL_C CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS14 CLBLL_L_X32Y118/CLBLL_WW4A2 CLBLL_R_X29Y118/CLBLL_WW4C2 CLBLL_R_X29Y119/CLBLL_IMUX33 CLBLL_R_X29Y119/CLBLL_L_C1 CLBLL_R_X29Y119/CLBLL_SW2A2 CLBLL_R_X29Y120/CLBLL_SE4C2 CLBLM_L_X30Y118/CLBLM_WW4C2 CLBLM_L_X30Y119/CLBLM_SW2A2 CLBLM_L_X30Y120/CLBLM_SE4C2 CLK_FEED_X78Y123/CLK_FEED_WW4A2 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4A2 INT_L_X28Y118/NN6BEG2 INT_L_X28Y118/WW4END2 INT_L_X28Y119/NN6A2 INT_L_X28Y120/NN6B2 INT_L_X28Y121/NN6C2 INT_L_X28Y122/NN6D2 INT_L_X28Y123/NN6E2 INT_L_X28Y124/NN6END2 INT_L_X28Y124/SE6BEG2 INT_L_X30Y118/WW4B2 INT_L_X30Y119/SW2A2 INT_L_X30Y120/SE6END2 INT_L_X30Y120/SW2BEG2 INT_L_X32Y118/LOGIC_OUTS_L14 INT_L_X32Y118/WW4BEG2 INT_R_X29Y118/WW4C2 INT_R_X29Y119/FAN_ALT5 INT_R_X29Y119/FAN_BOUNCE5 INT_R_X29Y119/IMUX33 INT_R_X29Y119/SW2END2 INT_R_X29Y120/SE6E2 INT_R_X29Y121/SE6D2 INT_R_X29Y122/SE6C2 INT_R_X29Y123/SE6B2 INT_R_X29Y124/SE6A2 INT_R_X31Y118/WW4A2 VBRK_X73Y123/VBRK_WW4C2 VBRK_X73Y124/VBRK_SW2A2 VBRK_X73Y125/VBRK_SE4C2 VBRK_X79Y123/VBRK_WW4A2 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X28Y118/INT_L.WW4END2->>NN6BEG2 INT_L_X28Y124/INT_L.NN6END2->>SE6BEG2 INT_L_X30Y120/INT_L.SE6END2->>SW2BEG2 INT_L_X32Y118/INT_L.LOGIC_OUTS_L14->>WW4BEG2 INT_R_X29Y119/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X29Y119/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X29Y119/INT_R.SW2END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][17]_i_6_n_0 - 
wires: CLBLL_R_X29Y119/CLBLL_IMUX21 CLBLL_R_X29Y119/CLBLL_L_C4 CLBLL_R_X29Y120/CLBLL_LL_B CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS13 INT_R_X29Y119/IMUX21 INT_R_X29Y119/SR1END2 INT_R_X29Y120/LOGIC_OUTS13 INT_R_X29Y120/SR1BEG2 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y120/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X29Y119/INT_R.SR1END2->>IMUX21 INT_R_X29Y120/INT_R.LOGIC_OUTS13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][17]_i_7_n_0 - 
wires: CLBLL_R_X29Y119/CLBLL_IMUX20 CLBLL_R_X29Y119/CLBLL_L_C2 CLBLL_R_X29Y120/CLBLL_LL_AMUX CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS20 INT_R_X29Y119/IMUX20 INT_R_X29Y119/SL1END2 INT_R_X29Y120/LOGIC_OUTS20 INT_R_X29Y120/SL1BEG2 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y120/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X29Y119/INT_R.SL1END2->>IMUX20 INT_R_X29Y120/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][17]_i_8_n_0 - 
wires: CLBLL_R_X29Y119/CLBLL_IMUX23 CLBLL_R_X29Y119/CLBLL_L_C3 CLBLM_L_X28Y119/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y119/CLBLM_L_AMUX INT_L_X28Y119/ER1BEG3 INT_L_X28Y119/LOGIC_OUTS_L16 INT_R_X29Y119/ER1END3 INT_R_X29Y119/IMUX23 INT_R_X29Y120/ER1END_N3_3 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X28Y119/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y119/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X29Y119/INT_R.ER1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][15] - 
wires: CLBLL_L_X32Y118/CLBLL_IMUX29 CLBLL_L_X32Y118/CLBLL_LL_C2 CLBLL_L_X32Y120/CLBLL_IMUX12 CLBLL_L_X32Y120/CLBLL_LL_B6 CLBLL_L_X32Y121/CLBLL_LL_BQ CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS5 INT_L_X32Y118/IMUX_L29 INT_L_X32Y118/SR1END2 INT_L_X32Y119/NR1BEG1 INT_L_X32Y119/SR1BEG2 INT_L_X32Y119/SS2END1 INT_L_X32Y120/GFAN1 INT_L_X32Y120/IMUX_L12 INT_L_X32Y120/NR1END1 INT_L_X32Y120/SS2A1 INT_L_X32Y121/LOGIC_OUTS_L5 INT_L_X32Y121/SS2BEG1 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X32Y121/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X32Y118/INT_L.SR1END2->>IMUX_L29 INT_L_X32Y119/INT_L.SS2END1->>NR1BEG1 INT_L_X32Y119/INT_L.SS2END1->>SR1BEG2 INT_L_X32Y120/INT_L.GFAN1->>IMUX_L12 INT_L_X32Y120/INT_L.NR1END1->>GFAN1 INT_L_X32Y121/INT_L.LOGIC_OUTS_L5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][15] - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX12 CLBLL_R_X29Y120/CLBLL_LL_B6 CLBLL_R_X29Y121/CLBLL_ER1BEG1 CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y121/CLBLL_L_AQ CLBLM_L_X30Y121/CLBLM_ER1BEG1 CLBLM_L_X30Y121/CLBLM_IMUX19 CLBLM_L_X30Y121/CLBLM_L_B2 INT_L_X30Y121/ER1END1 INT_L_X30Y121/IMUX_L19 INT_R_X29Y120/IMUX12 INT_R_X29Y120/SR1END1 INT_R_X29Y121/ER1BEG1 INT_R_X29Y121/LOGIC_OUTS0 INT_R_X29Y121/SR1BEG1 VBRK_X73Y126/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y121/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X30Y121/INT_L.ER1END1->>IMUX_L19 INT_R_X29Y120/INT_R.SR1END1->>IMUX12 INT_R_X29Y121/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X29Y121/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[delaycnt][1] - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX24 CLBLL_R_X29Y120/CLBLL_LL_B5 CLBLM_L_X28Y119/CLBLM_IMUX20 CLBLM_L_X28Y119/CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y119/CLBLM_L_C2 CLBLM_L_X28Y119/CLBLM_L_CQ CLBLM_L_X28Y120/CLBLM_IMUX10 CLBLM_L_X28Y120/CLBLM_IMUX26 CLBLM_L_X28Y120/CLBLM_IMUX34 CLBLM_L_X28Y120/CLBLM_IMUX37 CLBLM_L_X28Y120/CLBLM_L_A4 CLBLM_L_X28Y120/CLBLM_L_B4 CLBLM_L_X28Y120/CLBLM_L_C6 CLBLM_L_X28Y120/CLBLM_L_D4 INT_L_X28Y119/IMUX_L20 INT_L_X28Y119/LOGIC_OUTS_L2 INT_L_X28Y119/NL1BEG1 INT_L_X28Y120/BYP_ALT1 INT_L_X28Y120/BYP_BOUNCE1 INT_L_X28Y120/EL1BEG0 INT_L_X28Y120/IMUX_L10 INT_L_X28Y120/IMUX_L26 INT_L_X28Y120/IMUX_L34 INT_L_X28Y120/IMUX_L37 INT_L_X28Y120/NL1END1 INT_R_X29Y119/EL1END_S3_0 INT_R_X29Y120/EL1END0 INT_R_X29Y120/IMUX24 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X28Y119/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X28Y119/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X28Y119/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X28Y120/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y120/INT_L.BYP_BOUNCE1->>IMUX_L37 INT_L_X28Y120/INT_L.NL1END1->>BYP_ALT1 INT_L_X28Y120/INT_L.NL1END1->>EL1BEG0 INT_L_X28Y120/INT_L.NL1END1->>IMUX_L10 INT_L_X28Y120/INT_L.NL1END1->>IMUX_L26 INT_L_X28Y120/INT_L.NL1END1->>IMUX_L34 INT_R_X29Y120/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/p_5_in[17] - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX28 CLBLL_R_X29Y120/CLBLL_IMUX7 CLBLL_R_X29Y120/CLBLL_LL_A1 CLBLL_R_X29Y120/CLBLL_LL_C4 CLBLL_R_X29Y121/CLBLL_LL_CQ CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS6 INT_R_X29Y120/FAN_BOUNCE_S3_0 INT_R_X29Y120/IMUX28 INT_R_X29Y120/IMUX7 INT_R_X29Y120/SR1END3 INT_R_X29Y121/FAN_ALT0 INT_R_X29Y121/FAN_BOUNCE0 INT_R_X29Y121/LOGIC_OUTS6 INT_R_X29Y121/SR1BEG3 INT_R_X29Y121/SR1END_N3_3 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y121/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X29Y120/INT_R.FAN_BOUNCE_S3_0->>IMUX28 INT_R_X29Y120/INT_R.SR1END3->>IMUX7 INT_R_X29Y121/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y121/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X29Y121/INT_R.SR1END_N3_3->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][15] - 
wires: CLBLL_L_X32Y117/CLBLL_NW4A1 CLBLL_L_X32Y120/CLBLL_IMUX17 CLBLL_L_X32Y120/CLBLL_LL_B3 CLBLL_R_X29Y120/CLBLL_IMUX1 CLBLL_R_X29Y120/CLBLL_LL_A3 CLBLL_R_X29Y120/CLBLL_SW2A0 CLBLM_L_X30Y120/CLBLM_SW2A0 CLBLM_L_X34Y120/CLBLM_WW2A0 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y121/CLBLM_M_AQ CLBLM_L_X34Y121/CLBLM_SW4A0 CLBLM_R_X33Y120/CLBLM_WW2A0 CLBLM_R_X33Y121/CLBLM_SW4A0 CLK_FEED_X78Y122/CLK_FEED_NW4A1 INT_INTERFACE_R_X31Y117/INT_INTERFACE_NW4A1 INT_L_X30Y120/SW2A0 INT_L_X30Y121/NW6END1 INT_L_X30Y121/SW2BEG0 INT_L_X32Y117/NW6BEG1 INT_L_X32Y117/SW6END0 INT_L_X32Y120/IMUX_L17 INT_L_X32Y120/WW2END0 INT_L_X34Y120/SL1END0 INT_L_X34Y120/WW2BEG0 INT_L_X34Y121/LOGIC_OUTS_L4 INT_L_X34Y121/SL1BEG0 INT_L_X34Y121/SW6BEG0 INT_R_X29Y120/IMUX1 INT_R_X29Y120/SW2END0 INT_R_X31Y117/NW6A1 INT_R_X31Y118/NW6B1 INT_R_X31Y119/NW6C1 INT_R_X31Y120/NW6D1 INT_R_X31Y121/NW6E1 INT_R_X33Y117/SW6E0 INT_R_X33Y118/SW6D0 INT_R_X33Y119/SW6C0 INT_R_X33Y120/SW6B0 INT_R_X33Y120/WW2A0 INT_R_X33Y121/SW6A0 VBRK_X73Y125/VBRK_SW2A0 VBRK_X79Y122/VBRK_NW4A1 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X34Y121/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X30Y121/INT_L.NW6END1->>SW2BEG0 INT_L_X32Y117/INT_L.SW6END0->>NW6BEG1 INT_L_X32Y120/INT_L.WW2END0->>IMUX_L17 INT_L_X34Y120/INT_L.SL1END0->>WW2BEG0 INT_L_X34Y121/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X34Y121/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_R_X29Y120/INT_R.SW2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[17] - 
wires: CLBLL_R_X27Y118/CLBLL_NE4BEG1 CLBLL_R_X27Y118/CLBLL_WW2END0 CLBLL_R_X29Y118/CLBLL_LL_AQ CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y121/CLBLL_SE2A1 CLBLM_L_X28Y118/CLBLM_NE4BEG1 CLBLM_L_X28Y118/CLBLM_WW2END0 CLBLM_L_X28Y119/CLBLM_IMUX0 CLBLM_L_X28Y119/CLBLM_L_A3 CLBLM_L_X30Y121/CLBLM_IMUX26 CLBLM_L_X30Y121/CLBLM_L_B4 CLBLM_L_X30Y121/CLBLM_SE2A1 INT_L_X28Y118/NE6A1 INT_L_X28Y118/NW2END_S0_0 INT_L_X28Y118/WW2A0 INT_L_X28Y119/IMUX_L0 INT_L_X28Y119/NE6B1 INT_L_X28Y119/NW2END0 INT_L_X28Y120/NE6C1 INT_L_X28Y121/NE6D1 INT_L_X28Y122/NE6E1 INT_L_X30Y121/IMUX_L26 INT_L_X30Y121/SE2END1 INT_R_X27Y118/NE6BEG1 INT_R_X27Y118/WW2END0 INT_R_X29Y118/LOGIC_OUTS4 INT_R_X29Y118/NW2BEG0 INT_R_X29Y118/WW2BEG0 INT_R_X29Y119/NW2A0 INT_R_X29Y121/SE2A1 INT_R_X29Y122/NE6END1 INT_R_X29Y122/SE2BEG1 VBRK_X73Y126/VBRK_SE2A1 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X28Y119/INT_L.NW2END0->>IMUX_L0 INT_L_X30Y121/INT_L.SE2END1->>IMUX_L26 INT_R_X27Y118/INT_R.WW2END0->>NE6BEG1 INT_R_X29Y118/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X29Y118/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X29Y122/INT_R.NE6END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][18]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][18]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][18]_i_4_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_EE4B0 CLBLL_R_X29Y118/CLBLL_EE4BEG0 CLBLL_R_X29Y118/CLBLL_LL_A CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS12 CLBLM_L_X30Y118/CLBLM_EE4BEG0 CLBLM_L_X34Y118/CLBLM_EE4BEG0 CLBLM_L_X36Y118/CLBLM_EE4B0 CLBLM_R_X33Y118/CLBLM_EE4BEG0 CLBLM_R_X37Y116/CLBLM_IMUX11 CLBLM_R_X37Y116/CLBLM_M_A4 CLK_FEED_X78Y123/CLK_FEED_EE4B0 DSP_R_X35Y115/DSP_EE4B0_3 INT_INTERFACE_R_X31Y118/INT_INTERFACE_EE4B0 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EE4B0 INT_L_X30Y118/EE4A0 INT_L_X32Y118/EE4C0 INT_L_X34Y118/EE4A0 INT_L_X36Y118/EE4C0 INT_R_X29Y118/EE4BEG0 INT_R_X29Y118/LOGIC_OUTS12 INT_R_X31Y118/EE4B0 INT_R_X33Y118/EE4BEG0 INT_R_X33Y118/EE4END0 INT_R_X35Y118/EE4B0 INT_R_X37Y116/IMUX11 INT_R_X37Y116/SR1END1 INT_R_X37Y117/SL1END0 INT_R_X37Y117/SR1BEG1 INT_R_X37Y118/EE4END0 INT_R_X37Y118/SL1BEG0 VBRK_X73Y123/VBRK_EE4BEG0 VBRK_X79Y123/VBRK_EE4B0 VBRK_X89Y123/VBRK_EE4B0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X37Y116/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X29Y118/INT_R.LOGIC_OUTS12->>EE4BEG0 INT_R_X33Y118/INT_R.EE4END0->>EE4BEG0 INT_R_X37Y116/INT_R.SR1END1->>IMUX11 INT_R_X37Y117/INT_R.SL1END0->>SR1BEG1 INT_R_X37Y118/INT_R.EE4END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][18]_i_5_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_EE4C1 CLBLL_R_X29Y115/CLBLL_EE4A1 CLBLM_L_X28Y121/CLBLM_LOGIC_OUTS9 CLBLM_L_X28Y121/CLBLM_L_B CLBLM_L_X30Y115/CLBLM_EE4A1 CLBLM_L_X34Y116/CLBLM_EE2BEG1 CLBLM_L_X36Y116/CLBLM_EE2BEG1 CLBLM_R_X33Y116/CLBLM_EE2BEG1 CLBLM_R_X37Y116/CLBLM_IMUX2 CLBLM_R_X37Y116/CLBLM_M_A2 CLK_FEED_X78Y120/CLK_FEED_EE4C1 DSP_R_X35Y115/DSP_EE2BEG1_1 INT_INTERFACE_R_X31Y115/INT_INTERFACE_EE4C1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE2BEG1 INT_L_X28Y115/EE4BEG1 INT_L_X28Y115/SS6END1 INT_L_X28Y116/SS6E1 INT_L_X28Y117/SS6D1 INT_L_X28Y118/SS6C1 INT_L_X28Y119/SS6B1 INT_L_X28Y120/SS6A1 INT_L_X28Y121/LOGIC_OUTS_L9 INT_L_X28Y121/SS6BEG1 INT_L_X30Y115/EE4B1 INT_L_X32Y115/EE4END1 INT_L_X32Y115/NE2BEG1 INT_L_X32Y116/NE2A1 INT_L_X34Y116/EE2A1 INT_L_X36Y116/EE2A1 INT_R_X29Y115/EE4A1 INT_R_X31Y115/EE4C1 INT_R_X33Y116/EE2BEG1 INT_R_X33Y116/NE2END1 INT_R_X35Y116/EE2BEG1 INT_R_X35Y116/EE2END1 INT_R_X37Y116/EE2END1 INT_R_X37Y116/IMUX2 VBRK_X73Y120/VBRK_EE4A1 VBRK_X79Y120/VBRK_EE4C1 VBRK_X89Y121/VBRK_EE2BEG1 
pips: CLBLM_L_X28Y121/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y116/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X28Y115/INT_L.SS6END1->>EE4BEG1 INT_L_X28Y121/INT_L.LOGIC_OUTS_L9->>SS6BEG1 INT_L_X32Y115/INT_L.EE4END1->>NE2BEG1 INT_R_X33Y116/INT_R.NE2END1->>EE2BEG1 INT_R_X35Y116/INT_R.EE2END1->>EE2BEG1 INT_R_X37Y116/INT_R.EE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][18]_i_6_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_EE4C3 CLBLL_R_X29Y119/CLBLL_EE4A3 CLBLM_L_X28Y119/CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y119/CLBLM_L_D CLBLM_L_X30Y119/CLBLM_EE4A3 CLBLM_L_X34Y120/CLBLM_SE4BEG3 CLBLM_L_X36Y116/CLBLM_EE2BEG3 CLBLM_R_X33Y120/CLBLM_SE4BEG3 CLBLM_R_X37Y116/CLBLM_IMUX7 CLBLM_R_X37Y116/CLBLM_M_A1 CLK_FEED_X78Y124/CLK_FEED_EE4C3 DSP_R_X35Y115/DSP_EE2BEG3_1 INT_INTERFACE_R_X31Y119/INT_INTERFACE_EE4C3 INT_INTERFACE_R_X35Y116/INT_INTERFACE_EE2BEG3 INT_L_X28Y119/EE4BEG3 INT_L_X28Y119/LOGIC_OUTS_L11 INT_L_X30Y119/EE4B3 INT_L_X32Y119/EE4END3 INT_L_X32Y119/NE2BEG3 INT_L_X32Y120/NE2A3 INT_L_X34Y116/SE6E3 INT_L_X34Y117/SE6D3 INT_L_X34Y118/SE6C3 INT_L_X34Y119/SE6B3 INT_L_X34Y120/SE6A3 INT_L_X36Y116/EE2A3 INT_R_X29Y119/EE4A3 INT_R_X31Y119/EE4C3 INT_R_X33Y120/NE2END3 INT_R_X33Y120/SE6BEG3 INT_R_X35Y116/EE2BEG3 INT_R_X35Y116/SE6END3 INT_R_X37Y116/EE2END3 INT_R_X37Y116/IMUX7 VBRK_X73Y124/VBRK_EE4A3 VBRK_X79Y124/VBRK_EE4C3 VBRK_X89Y121/VBRK_EE2BEG3 
pips: CLBLM_L_X28Y119/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X37Y116/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X28Y119/INT_L.LOGIC_OUTS_L11->>EE4BEG3 INT_L_X32Y119/INT_L.EE4END3->>NE2BEG3 INT_R_X33Y120/INT_R.NE2END3->>SE6BEG3 INT_R_X35Y116/INT_R.SE6END3->>EE2BEG3 INT_R_X37Y116/INT_R.EE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][18]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_WL1END1 BRAM_L_X38Y115/BRAM_WL1END1_1 CLBLM_R_X37Y116/CLBLM_IMUX4 CLBLM_R_X37Y116/CLBLM_M_A6 CLBLM_R_X37Y116/CLBLM_WL1END1 CLBLM_R_X39Y115/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y115/CLBLM_M_D INT_L_X38Y116/NW2END3 INT_L_X38Y116/WL1BEG1 INT_R_X37Y116/IMUX4 INT_R_X37Y116/WL1END1 INT_R_X39Y115/LOGIC_OUTS15 INT_R_X39Y115/NW2BEG3 INT_R_X39Y116/NW2A3 
pips: CLBLM_R_X37Y116/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y115/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X38Y116/INT_L.NW2END3->>WL1BEG1 INT_R_X37Y116/INT_R.WL1END1->>IMUX4 INT_R_X39Y115/INT_R.LOGIC_OUTS15->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_3_in[18] - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX2 CLBLL_R_X29Y118/CLBLL_LL_A2 CLBLL_R_X29Y118/CLBLL_LL_BQ CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y121/CLBLL_IMUX16 CLBLL_R_X29Y121/CLBLL_L_B3 INT_R_X29Y118/IMUX2 INT_R_X29Y118/LOGIC_OUTS5 INT_R_X29Y118/NN2BEG1 INT_R_X29Y119/NN2A1 INT_R_X29Y120/NL1BEG0 INT_R_X29Y120/NL1END_S3_0 INT_R_X29Y120/NN2END1 INT_R_X29Y121/IMUX16 INT_R_X29Y121/NL1END0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y118/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X29Y118/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X29Y118/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X29Y120/INT_R.NN2END1->>NL1BEG0 INT_R_X29Y121/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][18]_i_8_n_0 - 
wires: CLBLM_L_X28Y121/CLBLM_IMUX25 CLBLM_L_X28Y121/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y121/CLBLM_L_B5 CLBLM_L_X28Y121/CLBLM_L_C CLBLM_L_X28Y121/CLBLM_L_CMUX INT_L_X28Y121/IMUX_L25 INT_L_X28Y121/LOGIC_OUTS_L18 
pips: CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y121/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X28Y121/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y121/INT_L.LOGIC_OUTS_L18->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_5_in[18] - 
wires: CLBLL_R_X27Y120/CLBLL_EE2BEG0 CLBLL_R_X27Y120/CLBLL_LL_AQ CLBLL_R_X27Y120/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y121/CLBLL_EL1BEG3 CLBLL_R_X29Y118/CLBLL_IMUX39 CLBLL_R_X29Y118/CLBLL_L_D3 CLBLL_R_X29Y118/CLBLL_WL1END3 CLBLL_R_X29Y119/CLBLL_SE2A0 CLBLM_L_X28Y120/CLBLM_EE2BEG0 CLBLM_L_X28Y121/CLBLM_EL1BEG3 CLBLM_L_X28Y121/CLBLM_IMUX14 CLBLM_L_X28Y121/CLBLM_L_B1 CLBLM_L_X30Y118/CLBLM_WL1END3 CLBLM_L_X30Y119/CLBLM_SE2A0 INT_L_X28Y120/EE2A0 INT_L_X28Y121/EL1END3 INT_L_X28Y121/IMUX_L14 INT_L_X30Y118/WL1BEG3 INT_L_X30Y119/SE2END0 INT_L_X30Y119/WL1BEG_N3 INT_R_X27Y120/EE2BEG0 INT_R_X27Y120/LOGIC_OUTS4 INT_R_X27Y120/NN2BEG0 INT_R_X27Y121/EL1BEG3 INT_R_X27Y121/NN2A0 INT_R_X27Y121/NN2END_S2_0 INT_R_X27Y122/EL1BEG_N3 INT_R_X27Y122/NN2END0 INT_R_X29Y118/IMUX39 INT_R_X29Y118/WL1END3 INT_R_X29Y119/SE2A0 INT_R_X29Y119/WL1END_N1_3 INT_R_X29Y120/EE2END0 INT_R_X29Y120/SE2BEG0 VBRK_X73Y123/VBRK_WL1END3 VBRK_X73Y124/VBRK_SE2A0 
pips: CLBLL_R_X27Y120/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X28Y121/INT_L.EL1END3->>IMUX_L14 INT_L_X30Y119/INT_L.SE2END0->>WL1BEG_N3 INT_R_X27Y120/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X27Y120/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X27Y122/INT_R.NN2END0->>EL1BEG_N3 INT_R_X29Y118/INT_R.WL1END3->>IMUX39 INT_R_X29Y120/INT_R.EE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][16] - 
wires: CLBLL_L_X32Y121/CLBLL_EE2A3 CLBLL_L_X32Y121/CLBLL_IMUX22 CLBLL_L_X32Y121/CLBLL_LL_C3 CLBLL_R_X29Y121/CLBLL_WW2A0 CLBLM_L_X28Y121/CLBLM_IMUX26 CLBLM_L_X28Y121/CLBLM_L_B4 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y121/CLBLM_L_AQ CLBLM_L_X30Y121/CLBLM_WW2A0 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE2A3_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_EE2A3 INT_L_X28Y121/IMUX_L26 INT_L_X28Y121/WW2END0 INT_L_X30Y121/EE2BEG3 INT_L_X30Y121/LOGIC_OUTS_L0 INT_L_X30Y121/NL1BEG_N3 INT_L_X30Y121/WW2BEG0 INT_L_X32Y121/EE2END3 INT_L_X32Y121/IMUX_L22 INT_R_X29Y121/WW2A0 INT_R_X31Y121/EE2A3 VBRK_X73Y126/VBRK_WW2A0 VBRK_X79Y126/VBRK_EE2A3 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y121/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y121/INT_L.WW2END0->>IMUX_L26 INT_L_X30Y121/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X30Y121/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X30Y121/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X32Y121/INT_L.EE2END3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][18]_i_9_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_WW4B2 CLBLL_R_X29Y118/CLBLL_WW4END2 CLBLM_L_X28Y119/CLBLM_IMUX36 CLBLM_L_X28Y119/CLBLM_L_D2 CLBLM_L_X30Y118/CLBLM_WW4END2 CLBLM_R_X33Y118/CLBLM_LOGIC_OUTS10 CLBLM_R_X33Y118/CLBLM_L_C CLK_FEED_X78Y123/CLK_FEED_WW4B2 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4B2 INT_L_X28Y119/IMUX_L36 INT_L_X28Y119/NW2END2 INT_L_X30Y118/WW4C2 INT_L_X32Y118/WW4A2 INT_R_X29Y118/NW2BEG2 INT_R_X29Y118/WW4END2 INT_R_X29Y119/NW2A2 INT_R_X31Y118/WW4B2 INT_R_X33Y118/LOGIC_OUTS10 INT_R_X33Y118/WW4BEG2 VBRK_X73Y123/VBRK_WW4END2 VBRK_X79Y123/VBRK_WW4B2 
pips: CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X33Y118/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X28Y119/INT_L.NW2END2->>IMUX_L36 INT_R_X29Y118/INT_R.WW4END2->>NW2BEG2 INT_R_X33Y118/INT_R.LOGIC_OUTS10->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[delaycnt][2] - 
wires: CLBLM_L_X28Y119/CLBLM_IMUX39 CLBLM_L_X28Y119/CLBLM_L_D3 CLBLM_L_X28Y120/CLBLM_IMUX14 CLBLM_L_X28Y120/CLBLM_IMUX20 CLBLM_L_X28Y120/CLBLM_IMUX36 CLBLM_L_X28Y120/CLBLM_IMUX6 CLBLM_L_X28Y120/CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y120/CLBLM_L_A1 CLBLM_L_X28Y120/CLBLM_L_B1 CLBLM_L_X28Y120/CLBLM_L_C2 CLBLM_L_X28Y120/CLBLM_L_CQ CLBLM_L_X28Y120/CLBLM_L_D2 INT_L_X28Y119/IMUX_L39 INT_L_X28Y119/SR1END3 INT_L_X28Y120/BYP_ALT2 INT_L_X28Y120/BYP_BOUNCE2 INT_L_X28Y120/IMUX_L14 INT_L_X28Y120/IMUX_L20 INT_L_X28Y120/IMUX_L36 INT_L_X28Y120/IMUX_L6 INT_L_X28Y120/LOGIC_OUTS_L2 INT_L_X28Y120/SR1BEG3 INT_L_X28Y120/SR1END_N3_3 INT_L_X28Y121/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X28Y120/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X28Y119/INT_L.SR1END3->>IMUX_L39 INT_L_X28Y120/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X28Y120/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X28Y120/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X28Y120/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 INT_L_X28Y120/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X28Y120/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_L_X28Y120/INT_L.LOGIC_OUTS_L2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_45 - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L19 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B19 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_SW4A1 BRAM_L_X38Y115/BRAM_EE2BEG3_0 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL9 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B19_0 BRAM_L_X38Y120/BRAM_SW4A1_0 CLBLM_R_X37Y115/CLBLM_EE2BEG3 CLBLM_R_X37Y120/CLBLM_SW4A1 CLBLM_R_X39Y115/CLBLM_IMUX38 CLBLM_R_X39Y115/CLBLM_M_D3 INT_L_X36Y115/ER1BEG3 INT_L_X36Y115/SR1END2 INT_L_X36Y116/SR1BEG2 INT_L_X36Y116/SW6END1 INT_L_X38Y115/EE2A3 INT_L_X38Y120/LOGIC_OUTS_L19 INT_L_X38Y120/SW6BEG1 INT_R_X37Y115/EE2BEG3 INT_R_X37Y115/ER1END3 INT_R_X37Y116/ER1END_N3_3 INT_R_X37Y116/SW6E1 INT_R_X37Y117/SW6D1 INT_R_X37Y118/SW6C1 INT_R_X37Y119/SW6B1 INT_R_X37Y120/SW6A1 INT_R_X39Y115/EE2END3 INT_R_X39Y115/IMUX38 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL9->BRAM_LOGIC_OUTS_B19_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X36Y115/INT_L.SR1END2->>ER1BEG3 INT_L_X36Y116/INT_L.SW6END1->>SR1BEG2 INT_L_X38Y120/INT_L.LOGIC_OUTS_L19->>SW6BEG1 INT_R_X37Y115/INT_R.ER1END3->>EE2BEG3 INT_R_X39Y115/INT_R.EE2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_13 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L5 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B5 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL9 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B5_0 CLBLL_L_X40Y115/CLBLL_SW2A1 CLBLL_L_X40Y116/CLBLL_SE4C1 CLBLM_R_X39Y115/CLBLM_IMUX47 CLBLM_R_X39Y115/CLBLM_M_D5 CLBLM_R_X39Y115/CLBLM_SW2A1 CLBLM_R_X39Y116/CLBLM_SE4C1 INT_L_X38Y120/LOGIC_OUTS_L5 INT_L_X38Y120/SE6BEG1 INT_L_X40Y115/SW2A1 INT_L_X40Y116/SE6END1 INT_L_X40Y116/SW2BEG1 INT_R_X39Y115/BYP_ALT5 INT_R_X39Y115/BYP_BOUNCE5 INT_R_X39Y115/IMUX47 INT_R_X39Y115/SW2END1 INT_R_X39Y116/SE6E1 INT_R_X39Y117/SE6D1 INT_R_X39Y118/SE6C1 INT_R_X39Y119/SE6B1 INT_R_X39Y120/SE6A1 VBRK_X99Y120/VBRK_SW2A1 VBRK_X99Y121/VBRK_SE4C1 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL9->BRAM_LOGIC_OUTS_B5_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X38Y120/INT_L.LOGIC_OUTS_L5->>SE6BEG1 INT_L_X40Y116/INT_L.SE6END1->>SW2BEG1 INT_R_X39Y115/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y115/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X39Y115/INT_R.SW2END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[18] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L19 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B19 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL9 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B19_0 CLBLM_R_X39Y115/CLBLM_IMUX44 CLBLM_R_X39Y115/CLBLM_M_D4 INT_L_X38Y115/ER1BEG2 INT_L_X38Y115/LOGIC_OUTS_L19 INT_R_X39Y115/ER1END2 INT_R_X39Y115/IMUX44 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL9->BRAM_LOGIC_OUTS_B19_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X38Y115/INT_L.LOGIC_OUTS_L19->>ER1BEG2 INT_R_X39Y115/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[18] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L5 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B5 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL9 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B5_0 CLBLM_R_X39Y115/CLBLM_IMUX43 CLBLM_R_X39Y115/CLBLM_M_D6 INT_L_X38Y115/LOGIC_OUTS_L5 INT_L_X38Y115/NE2BEG1 INT_L_X38Y116/NE2A1 INT_R_X39Y115/IMUX43 INT_R_X39Y115/SL1END1 INT_R_X39Y116/NE2END1 INT_R_X39Y116/SL1BEG1 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL9->BRAM_LOGIC_OUTS_B5_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X38Y115/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_R_X39Y115/INT_R.SL1END1->>IMUX43 INT_R_X39Y116/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][16] - 
wires: CLBLL_R_X29Y121/CLBLL_IMUX19 CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y121/CLBLL_L_B2 CLBLL_R_X29Y121/CLBLL_L_BQ CLBLM_L_X28Y121/CLBLM_IMUX20 CLBLM_L_X28Y121/CLBLM_L_C2 INT_L_X28Y121/IMUX_L20 INT_L_X28Y121/WR1END2 INT_R_X29Y121/IMUX19 INT_R_X29Y121/LOGIC_OUTS1 INT_R_X29Y121/WR1BEG2 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y121/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X28Y121/INT_L.WR1END2->>IMUX_L20 INT_R_X29Y121/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X29Y121/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][16] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX28 CLBLL_L_X32Y121/CLBLL_LL_C4 CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS6 CLBLM_L_X34Y117/CLBLM_M_CQ CLBLM_L_X34Y118/CLBLM_NW2A2 CLBLM_L_X34Y121/CLBLM_WW2A1 CLBLM_L_X36Y117/CLBLM_NE2A2 CLBLM_L_X36Y117/CLBLM_NW4A2 CLBLM_R_X33Y118/CLBLM_IMUX20 CLBLM_R_X33Y118/CLBLM_L_C2 CLBLM_R_X33Y118/CLBLM_NW2A2 CLBLM_R_X33Y121/CLBLM_WW2A1 DSP_R_X35Y115/DSP_NE2A2_2 DSP_R_X35Y115/DSP_NW4A2_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_NE2A2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_NW4A2 INT_L_X32Y121/IMUX_L28 INT_L_X32Y121/WW2END1 INT_L_X34Y116/SE2A2 INT_L_X34Y117/LOGIC_OUTS_L6 INT_L_X34Y117/NW2BEG2 INT_L_X34Y117/SE2BEG2 INT_L_X34Y118/NW2A2 INT_L_X34Y121/NW6END2 INT_L_X34Y121/WW2BEG1 INT_L_X36Y117/NE2END2 INT_L_X36Y117/NW6BEG2 INT_R_X33Y118/IMUX20 INT_R_X33Y118/NW2END2 INT_R_X33Y121/WW2A1 INT_R_X35Y116/NE2BEG2 INT_R_X35Y116/SE2END2 INT_R_X35Y117/NE2A2 INT_R_X35Y117/NW6A2 INT_R_X35Y118/NW6B2 INT_R_X35Y119/NW6C2 INT_R_X35Y120/NW6D2 INT_R_X35Y121/NW6E2 VBRK_X89Y122/VBRK_NE2A2 VBRK_X89Y122/VBRK_NW4A2 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X34Y117/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y118/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X32Y121/INT_L.WW2END1->>IMUX_L28 INT_L_X34Y117/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_L_X34Y117/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_L_X34Y121/INT_L.NW6END2->>WW2BEG1 INT_L_X36Y117/INT_L.NE2END2->>NW6BEG2 INT_R_X33Y118/INT_R.NW2END2->>IMUX20 INT_R_X35Y116/INT_R.SE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][19]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_WW4B0 BRAM_L_X38Y115/BRAM_WW4B0_3 CLBLL_L_X32Y114/CLBLL_WW4B0 CLBLL_R_X29Y113/CLBLL_IMUX2 CLBLL_R_X29Y113/CLBLL_LL_A2 CLBLL_R_X29Y114/CLBLL_WW4END0 CLBLM_L_X30Y114/CLBLM_WW4END0 CLBLM_L_X34Y113/CLBLM_SW4END3 CLBLM_L_X36Y118/CLBLM_WW4END0 CLBLM_R_X33Y113/CLBLM_SW4END3 CLBLM_R_X37Y118/CLBLM_WW4B0 CLBLM_R_X39Y118/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y118/CLBLM_M_A CLK_FEED_X78Y119/CLK_FEED_WW4B0 DSP_R_X35Y115/DSP_WW4END0_3 INT_INTERFACE_R_X31Y114/INT_INTERFACE_WW4B0 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW4END0 INT_L_X30Y114/WW4C0 INT_L_X32Y114/WW4A0 INT_L_X34Y113/SW6E3 INT_L_X34Y114/SW6D3 INT_L_X34Y115/SW6C3 INT_L_X34Y116/SW6B3 INT_L_X34Y117/SW6A3 INT_L_X36Y118/WW4C0 INT_L_X38Y118/WW4A0 INT_R_X29Y113/IMUX2 INT_R_X29Y113/SR1BEG_S0 INT_R_X29Y113/WW4END_S0_0 INT_R_X29Y114/WW4END0 INT_R_X31Y114/WW4B0 INT_R_X33Y113/SW6END3 INT_R_X33Y114/SW6END_N0_3 INT_R_X33Y114/WW4BEG0 INT_R_X35Y117/SW6BEG3 INT_R_X35Y117/WW4END_S0_0 INT_R_X35Y118/WW4END0 INT_R_X37Y118/WW4B0 INT_R_X39Y118/LOGIC_OUTS12 INT_R_X39Y118/WW4BEG0 VBRK_X73Y119/VBRK_WW4END0 VBRK_X79Y119/VBRK_WW4B0 VBRK_X89Y123/VBRK_WW4END0 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X39Y118/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X29Y113/INT_R.SR1BEG_S0->>IMUX2 INT_R_X29Y113/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X33Y114/INT_R.SW6END_N0_3->>WW4BEG0 INT_R_X35Y117/INT_R.WW4END_S0_0->>SW6BEG3 INT_R_X39Y118/INT_R.LOGIC_OUTS12->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][19]_i_3_n_0 - 
wires: CLBLL_R_X27Y113/CLBLL_EE2BEG0 CLBLL_R_X27Y119/CLBLL_LOGIC_OUTS8 CLBLL_R_X27Y119/CLBLL_L_A CLBLL_R_X29Y113/CLBLL_IMUX1 CLBLL_R_X29Y113/CLBLL_LL_A3 CLBLM_L_X28Y113/CLBLM_EE2BEG0 INT_L_X28Y113/EE2A0 INT_R_X27Y113/EE2BEG0 INT_R_X27Y113/SS6END0 INT_R_X27Y114/SS6E0 INT_R_X27Y115/SS6D0 INT_R_X27Y116/SS6C0 INT_R_X27Y117/SS6B0 INT_R_X27Y118/SS6A0 INT_R_X27Y119/LOGIC_OUTS8 INT_R_X27Y119/SS6BEG0 INT_R_X29Y113/EE2END0 INT_R_X29Y113/IMUX1 
pips: CLBLL_R_X27Y119/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_R_X27Y113/INT_R.SS6END0->>EE2BEG0 INT_R_X27Y119/INT_R.LOGIC_OUTS8->>SS6BEG0 INT_R_X29Y113/INT_R.EE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][19]_i_4_n_0 - 
wires: CLBLL_R_X23Y111/CLBLL_EE4A0 CLBLL_R_X25Y111/CLBLL_EE4C0 CLBLL_R_X27Y112/CLBLL_EE2BEG0 CLBLL_R_X29Y113/CLBLL_IMUX8 CLBLL_R_X29Y113/CLBLL_LL_A5 CLBLM_L_X22Y111/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y111/CLBLM_L_A CLBLM_L_X24Y111/CLBLM_EE4A0 CLBLM_L_X26Y111/CLBLM_EE4C0 CLBLM_L_X28Y112/CLBLM_EE2BEG0 INT_L_X22Y111/EE4BEG0 INT_L_X22Y111/LOGIC_OUTS_L8 INT_L_X24Y111/EE4B0 INT_L_X26Y111/EE4END0 INT_L_X26Y111/NE2BEG0 INT_L_X26Y112/NE2A0 INT_L_X28Y112/EE2A0 INT_R_X23Y111/EE4A0 INT_R_X25Y111/EE4C0 INT_R_X27Y111/NE2END_S3_0 INT_R_X27Y112/EE2BEG0 INT_R_X27Y112/NE2END0 INT_R_X29Y112/EE2END0 INT_R_X29Y112/NR1BEG0 INT_R_X29Y113/IMUX8 INT_R_X29Y113/NR1END0 VBRK_X60Y116/VBRK_EE4A0 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X22Y111/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y111/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X26Y111/INT_L.EE4END0->>NE2BEG0 INT_R_X27Y112/INT_R.NE2END0->>EE2BEG0 INT_R_X29Y112/INT_R.EE2END0->>NR1BEG0 INT_R_X29Y113/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_44 - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L22 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B22 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU9 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B22_3 CLBLL_L_X40Y118/CLBLL_SW2A0 CLBLL_L_X40Y119/CLBLL_SE4C0 CLBLM_R_X39Y118/CLBLM_IMUX2 CLBLM_R_X39Y118/CLBLM_M_A2 CLBLM_R_X39Y118/CLBLM_SW2A0 CLBLM_R_X39Y119/CLBLM_SE4C0 INT_L_X38Y123/LOGIC_OUTS_L22 INT_L_X38Y123/SE6BEG0 INT_L_X40Y118/SW2A0 INT_L_X40Y119/SE6END0 INT_L_X40Y119/SW2BEG0 INT_R_X39Y118/IMUX2 INT_R_X39Y118/SW2END0 INT_R_X39Y119/SE6E0 INT_R_X39Y120/SE6D0 INT_R_X39Y121/SE6C0 INT_R_X39Y122/SE6B0 INT_R_X39Y123/SE6A0 VBRK_X99Y123/VBRK_SW2A0 VBRK_X99Y124/VBRK_SE4C0 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU9->BRAM_LOGIC_OUTS_B22_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X38Y123/INT_L.LOGIC_OUTS_L22->>SE6BEG0 INT_L_X40Y119/INT_L.SE6END0->>SW2BEG0 INT_R_X39Y118/INT_R.SW2END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_12 - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L0 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B0 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU9 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B0_3 CLBLL_L_X40Y120/CLBLL_SW2A1 CLBLL_L_X40Y122/CLBLL_SE2A1 CLBLM_R_X39Y118/CLBLM_IMUX4 CLBLM_R_X39Y118/CLBLM_M_A6 CLBLM_R_X39Y120/CLBLM_SW2A1 CLBLM_R_X39Y122/CLBLM_SE2A1 INT_L_X38Y123/ER1BEG1 INT_L_X38Y123/LOGIC_OUTS_L0 INT_L_X40Y120/SW2A1 INT_L_X40Y121/SL1END1 INT_L_X40Y121/SW2BEG1 INT_L_X40Y122/SE2END1 INT_L_X40Y122/SL1BEG1 INT_R_X39Y118/IMUX4 INT_R_X39Y118/SS2END1 INT_R_X39Y119/SS2A1 INT_R_X39Y120/SS2BEG1 INT_R_X39Y120/SW2END1 INT_R_X39Y122/SE2A1 INT_R_X39Y123/ER1END1 INT_R_X39Y123/SE2BEG1 VBRK_X99Y125/VBRK_SW2A1 VBRK_X99Y127/VBRK_SE2A1 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU9->BRAM_LOGIC_OUTS_B0_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X38Y123/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X40Y121/INT_L.SL1END1->>SW2BEG1 INT_L_X40Y122/INT_L.SE2END1->>SL1BEG1 INT_R_X39Y118/INT_R.SS2END1->>IMUX4 INT_R_X39Y120/INT_R.SW2END1->>SS2BEG1 INT_R_X39Y123/INT_R.ER1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[19] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L22 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B22 BRAM_L_X38Y115/BRAM_EE2BEG0_3 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU9 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B22_3 BRAM_L_X38Y115/BRAM_WL1END0_2 CLBLM_R_X37Y117/CLBLM_WL1END0 CLBLM_R_X37Y118/CLBLM_EE2BEG0 CLBLM_R_X39Y118/CLBLM_IMUX8 CLBLM_R_X39Y118/CLBLM_M_A5 INT_L_X38Y117/SR1END1 INT_L_X38Y117/WL1BEG0 INT_L_X38Y118/EE2A0 INT_L_X38Y118/LOGIC_OUTS_L22 INT_L_X38Y118/SR1BEG1 INT_R_X37Y117/NL1BEG0 INT_R_X37Y117/NL1END_S3_0 INT_R_X37Y117/WL1END0 INT_R_X37Y118/EE2BEG0 INT_R_X37Y118/NL1END0 INT_R_X39Y118/EE2END0 INT_R_X39Y118/IMUX8 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU9->BRAM_LOGIC_OUTS_B22_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X38Y117/INT_L.SR1END1->>WL1BEG0 INT_L_X38Y118/INT_L.LOGIC_OUTS_L22->>SR1BEG1 INT_R_X37Y117/INT_R.WL1END0->>NL1BEG0 INT_R_X37Y118/INT_R.NL1END0->>EE2BEG0 INT_R_X39Y118/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[19] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L0 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B0 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU9 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B0_3 CLBLM_R_X39Y118/CLBLM_IMUX11 CLBLM_R_X39Y118/CLBLM_M_A4 INT_L_X38Y118/ER1BEG1 INT_L_X38Y118/LOGIC_OUTS_L0 INT_R_X39Y118/ER1END1 INT_R_X39Y118/IMUX11 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU9->BRAM_LOGIC_OUTS_B0_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X38Y118/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X39Y118/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][19]_i_5_n_0 - 
wires: CLBLL_R_X27Y119/CLBLL_IMUX0 CLBLL_R_X27Y119/CLBLL_L_A3 CLBLL_R_X27Y120/CLBLL_LL_A CLBLL_R_X27Y120/CLBLL_LOGIC_OUTS12 INT_R_X27Y119/IMUX0 INT_R_X27Y119/SL1END0 INT_R_X27Y120/LOGIC_OUTS12 INT_R_X27Y120/SL1BEG0 
pips: CLBLL_R_X27Y119/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y120/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X27Y119/INT_R.SL1END0->>IMUX0 INT_R_X27Y120/INT_R.LOGIC_OUTS12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][19]_i_6_n_0 - 
wires: CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS8 CLBLL_R_X27Y118/CLBLL_L_A CLBLL_R_X27Y119/CLBLL_IMUX9 CLBLL_R_X27Y119/CLBLL_L_A5 INT_R_X27Y118/LOGIC_OUTS8 INT_R_X27Y118/NR1BEG0 INT_R_X27Y119/IMUX9 INT_R_X27Y119/NR1END0 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X27Y119/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_R_X27Y118/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X27Y119/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][19]_i_7_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_WW4B3 CLBLL_R_X27Y118/CLBLL_WW2END2 CLBLL_R_X27Y119/CLBLL_IMUX5 CLBLL_R_X27Y119/CLBLL_L_A6 CLBLL_R_X29Y118/CLBLL_WW4END3 CLBLM_L_X28Y118/CLBLM_WW2END2 CLBLM_L_X30Y118/CLBLM_WW4END3 CLBLM_R_X33Y118/CLBLM_LOGIC_OUTS11 CLBLM_R_X33Y118/CLBLM_L_D CLK_FEED_X78Y123/CLK_FEED_WW4B3 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4B3 INT_L_X26Y119/EL1BEG2 INT_L_X26Y119/NW2END3 INT_L_X28Y118/WW2A2 INT_L_X30Y118/WW4C3 INT_L_X32Y118/WW4A3 INT_R_X27Y118/NW2BEG3 INT_R_X27Y118/WW2END2 INT_R_X27Y119/EL1END2 INT_R_X27Y119/IMUX5 INT_R_X27Y119/NW2A3 INT_R_X29Y118/WW2BEG2 INT_R_X29Y118/WW4END3 INT_R_X31Y118/WW4B3 INT_R_X33Y118/LOGIC_OUTS11 INT_R_X33Y118/WW4BEG3 VBRK_X73Y123/VBRK_WW4END3 VBRK_X79Y123/VBRK_WW4B3 
pips: CLBLL_R_X27Y119/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X33Y118/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y119/INT_L.NW2END3->>EL1BEG2 INT_R_X27Y118/INT_R.WW2END2->>NW2BEG3 INT_R_X27Y119/INT_R.EL1END2->>IMUX5 INT_R_X29Y118/INT_R.WW4END3->>WW2BEG2 INT_R_X33Y118/INT_R.LOGIC_OUTS11->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][19]_i_8_n_0 - 
wires: CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y118/CLBLL_L_B CLBLL_R_X27Y119/CLBLL_IMUX10 CLBLL_R_X27Y119/CLBLL_L_A4 INT_R_X27Y118/LOGIC_OUTS9 INT_R_X27Y118/NR1BEG1 INT_R_X27Y119/IMUX10 INT_R_X27Y119/NR1END1 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y119/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X27Y118/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X27Y119/INT_R.NR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_5_in[19] - 
wires: CLBLL_R_X27Y120/CLBLL_IMUX2 CLBLL_R_X27Y120/CLBLL_LL_A2 CLBLL_R_X27Y120/CLBLL_LL_BQ CLBLL_R_X27Y120/CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y122/CLBLL_EE2BEG1 CLBLL_R_X29Y122/CLBLL_IMUX20 CLBLL_R_X29Y122/CLBLL_L_C2 CLBLM_L_X28Y122/CLBLM_EE2BEG1 INT_L_X28Y122/EE2A1 INT_R_X27Y120/IMUX2 INT_R_X27Y120/LOGIC_OUTS5 INT_R_X27Y120/NN2BEG1 INT_R_X27Y121/NN2A1 INT_R_X27Y122/EE2BEG1 INT_R_X27Y122/NN2END1 INT_R_X29Y122/BYP_ALT4 INT_R_X29Y122/BYP_BOUNCE4 INT_R_X29Y122/EE2END1 INT_R_X29Y122/IMUX20 
pips: CLBLL_R_X27Y120/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y120/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_R_X27Y120/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X27Y120/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X27Y122/INT_R.NN2END1->>EE2BEG1 INT_R_X29Y122/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y122/INT_R.BYP_BOUNCE4->>IMUX20 INT_R_X29Y122/INT_R.EE2END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][17] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX35 CLBLL_L_X32Y121/CLBLL_LL_C6 CLBLL_L_X32Y123/CLBLL_SE4C1 CLBLL_R_X27Y120/CLBLL_IMUX7 CLBLL_R_X27Y120/CLBLL_LL_A1 CLBLL_R_X27Y121/CLBLL_WR1END3 CLBLL_R_X29Y121/CLBLL_WW2A1 CLBLM_L_X28Y121/CLBLM_WR1END3 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y121/CLBLM_L_BQ CLBLM_L_X30Y121/CLBLM_WW2A1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_SE4C1_2 HCLK_L_X75Y130/HCLK_NN6C1 HCLK_R_X76Y130/HCLK_SE6D1 INT_INTERFACE_R_X31Y123/INT_INTERFACE_SE4C1 INT_L_X28Y121/WR1BEG3 INT_L_X28Y121/WW2END1 INT_L_X30Y121/LOGIC_OUTS_L1 INT_L_X30Y121/NN6BEG1 INT_L_X30Y121/WW2BEG1 INT_L_X30Y122/NN6A1 INT_L_X30Y123/NN6B1 INT_L_X30Y124/NN6C1 INT_L_X30Y125/NN6D1 INT_L_X30Y126/NN6E1 INT_L_X30Y127/NN6END1 INT_L_X30Y127/SE6BEG1 INT_L_X32Y121/IMUX_L35 INT_L_X32Y121/SS2END1 INT_L_X32Y122/SS2A1 INT_L_X32Y123/SE6END1 INT_L_X32Y123/SS2BEG1 INT_R_X27Y120/IMUX7 INT_R_X27Y120/SR1END3 INT_R_X27Y121/SR1BEG3 INT_R_X27Y121/SR1END_N3_3 INT_R_X27Y121/WR1END3 INT_R_X29Y121/WW2A1 INT_R_X31Y123/SE6E1 INT_R_X31Y124/SE6D1 INT_R_X31Y125/SE6C1 INT_R_X31Y126/SE6B1 INT_R_X31Y127/SE6A1 VBRK_X73Y126/VBRK_WW2A1 VBRK_X79Y128/VBRK_SE4C1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y120/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X30Y121/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X28Y121/INT_L.WW2END1->>WR1BEG3 INT_L_X30Y121/INT_L.LOGIC_OUTS_L1->>NN6BEG1 INT_L_X30Y121/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X30Y127/INT_L.NN6END1->>SE6BEG1 INT_L_X32Y121/INT_L.SS2END1->>IMUX_L35 INT_L_X32Y123/INT_L.SE6END1->>SS2BEG1 INT_R_X27Y120/INT_R.SR1END3->>IMUX7 INT_R_X27Y121/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[19] - 
wires: CLBLL_R_X27Y118/CLBLL_EE2BEG0 CLBLL_R_X27Y118/CLBLL_IMUX0 CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y118/CLBLL_L_A3 CLBLL_R_X27Y118/CLBLL_L_AQ CLBLL_R_X29Y118/CLBLL_IMUX25 CLBLL_R_X29Y118/CLBLL_L_B5 CLBLM_L_X28Y118/CLBLM_EE2BEG0 INT_L_X28Y118/EE2A0 INT_R_X27Y118/EE2BEG0 INT_R_X27Y118/IMUX0 INT_R_X27Y118/LOGIC_OUTS0 INT_R_X29Y118/EE2END0 INT_R_X29Y118/IMUX25 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y118/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_R_X27Y118/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X27Y118/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X29Y118/INT_R.EE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][17] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX32 CLBLL_L_X32Y121/CLBLL_LL_C1 CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y121/CLBLL_L_AQ CLBLM_R_X33Y118/CLBLM_IMUX41 CLBLM_R_X33Y118/CLBLM_L_D1 INT_L_X32Y120/SE2A0 INT_L_X32Y121/IMUX_L32 INT_L_X32Y121/LOGIC_OUTS_L0 INT_L_X32Y121/SE2BEG0 INT_R_X33Y118/IMUX41 INT_R_X33Y118/SS2END0 INT_R_X33Y119/SS2A0 INT_R_X33Y120/SE2END0 INT_R_X33Y120/SS2BEG0 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y121/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X33Y118/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X32Y121/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X32Y121/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_R_X33Y118/INT_R.SS2END0->>IMUX41 INT_R_X33Y120/INT_R.SE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][17] - 
wires: CLBLL_R_X27Y118/CLBLL_IMUX26 CLBLL_R_X27Y118/CLBLL_L_B4 CLBLL_R_X27Y118/CLBLL_WR1END1 CLBLL_R_X29Y118/CLBLL_IMUX26 CLBLL_R_X29Y118/CLBLL_L_B4 CLBLM_L_X28Y118/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y118/CLBLM_L_AQ CLBLM_L_X28Y118/CLBLM_WR1END1 INT_L_X28Y118/ER1BEG1 INT_L_X28Y118/LOGIC_OUTS_L0 INT_L_X28Y118/WR1BEG1 INT_R_X27Y118/IMUX26 INT_R_X27Y118/WR1END1 INT_R_X29Y118/ER1END1 INT_R_X29Y118/IMUX26 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X28Y118/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y118/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X28Y118/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X27Y118/INT_R.WR1END1->>IMUX26 INT_R_X29Y118/INT_R.ER1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[delaycnt][3] - 
wires: CLBLL_R_X27Y118/CLBLL_IMUX14 CLBLL_R_X27Y118/CLBLL_L_B1 CLBLL_R_X27Y119/CLBLL_SW2A0 CLBLM_L_X28Y119/CLBLM_SW2A0 CLBLM_L_X28Y120/CLBLM_IMUX0 CLBLM_L_X28Y120/CLBLM_IMUX16 CLBLM_L_X28Y120/CLBLM_IMUX39 CLBLM_L_X28Y120/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y120/CLBLM_L_A3 CLBLM_L_X28Y120/CLBLM_L_AQ CLBLM_L_X28Y120/CLBLM_L_B3 CLBLM_L_X28Y120/CLBLM_L_D3 INT_L_X28Y119/SW2A0 INT_L_X28Y120/BYP_ALT0 INT_L_X28Y120/BYP_ALT5 INT_L_X28Y120/BYP_BOUNCE0 INT_L_X28Y120/BYP_BOUNCE5 INT_L_X28Y120/IMUX_L0 INT_L_X28Y120/IMUX_L16 INT_L_X28Y120/IMUX_L39 INT_L_X28Y120/LOGIC_OUTS_L0 INT_L_X28Y120/SW2BEG0 INT_R_X27Y118/FAN_BOUNCE_S3_2 INT_R_X27Y118/IMUX14 INT_R_X27Y119/FAN_ALT2 INT_R_X27Y119/FAN_BOUNCE2 INT_R_X27Y119/SW2END0 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y120/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y120/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y120/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X28Y120/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X28Y120/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X28Y120/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X28Y120/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X28Y120/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X28Y120/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_R_X27Y118/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X27Y119/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X27Y119/INT_R.SW2END0->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r[slv][hrdata][1]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][1]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][1]_i_4_n_0 - 
wires: CLBLL_R_X27Y114/CLBLL_IMUX3 CLBLL_R_X27Y114/CLBLL_L_A2 CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y116/CLBLL_L_B INT_R_X27Y114/IMUX3 INT_R_X27Y114/SS2END1 INT_R_X27Y115/SS2A1 INT_R_X27Y116/LOGIC_OUTS9 INT_R_X27Y116/SS2BEG1 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X27Y114/INT_R.SS2END1->>IMUX3 INT_R_X27Y116/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][1]_i_5_n_0 - 
wires: CLBLL_R_X27Y114/CLBLL_IMUX9 CLBLL_R_X27Y114/CLBLL_L_A5 CLBLL_R_X27Y117/CLBLL_LL_A CLBLL_R_X27Y117/CLBLL_LOGIC_OUTS12 INT_R_X27Y114/IMUX9 INT_R_X27Y114/SS2END0 INT_R_X27Y115/SS2A0 INT_R_X27Y116/SL1END0 INT_R_X27Y116/SS2BEG0 INT_R_X27Y117/LOGIC_OUTS12 INT_R_X27Y117/SL1BEG0 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y117/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X27Y114/INT_R.SS2END0->>IMUX9 INT_R_X27Y116/INT_R.SL1END0->>SS2BEG0 INT_R_X27Y117/INT_R.LOGIC_OUTS12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][1]_i_6_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_WW4C1 CLBLL_R_X27Y113/CLBLL_WW2END3 CLBLL_R_X27Y114/CLBLL_IMUX0 CLBLL_R_X27Y114/CLBLL_L_A3 CLBLL_R_X29Y113/CLBLL_WL1END3 CLBLM_L_X28Y113/CLBLM_WW2END3 CLBLM_L_X30Y113/CLBLM_WL1END3 CLBLM_L_X34Y114/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y114/CLBLM_M_B CLBLM_L_X34Y114/CLBLM_WW4A1 CLBLM_R_X33Y114/CLBLM_WW4A1 CLK_FEED_X78Y119/CLK_FEED_WW4C1 INT_INTERFACE_R_X31Y114/INT_INTERFACE_WW4C1 INT_L_X28Y113/WW2A3 INT_L_X30Y113/WL1BEG3 INT_L_X30Y114/WL1BEG_N3 INT_L_X30Y114/WW4END1 INT_L_X32Y114/WW4B1 INT_L_X34Y114/LOGIC_OUTS_L13 INT_L_X34Y114/WW4BEG1 INT_R_X27Y113/WW2END3 INT_R_X27Y114/IMUX0 INT_R_X27Y114/WW2END_N0_3 INT_R_X29Y113/WL1END3 INT_R_X29Y113/WW2BEG3 INT_R_X29Y114/WL1END_N1_3 INT_R_X31Y114/WW4C1 INT_R_X33Y114/WW4A1 VBRK_X73Y118/VBRK_WL1END3 VBRK_X79Y119/VBRK_WW4C1 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X34Y114/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y114/INT_L.WW4END1->>WL1BEG_N3 INT_L_X34Y114/INT_L.LOGIC_OUTS_L13->>WW4BEG1 INT_R_X27Y114/INT_R.WW2END_N0_3->>IMUX0 INT_R_X29Y113/INT_R.WL1END3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][1]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_WW4B2 BRAM_L_X38Y115/BRAM_WW4B2_2 CLBLL_L_X32Y114/CLBLL_WW4A2 CLBLL_R_X27Y114/CLBLL_IMUX6 CLBLL_R_X27Y114/CLBLL_L_A1 CLBLL_R_X27Y114/CLBLL_WR1END3 CLBLL_R_X29Y114/CLBLL_WW4C2 CLBLM_L_X28Y114/CLBLM_WR1END3 CLBLM_L_X30Y114/CLBLM_WW4C2 CLBLM_L_X34Y113/CLBLM_SW4END1 CLBLM_L_X36Y117/CLBLM_WW4END2 CLBLM_R_X33Y113/CLBLM_SW4END1 CLBLM_R_X37Y117/CLBLM_WW4B2 CLBLM_R_X39Y117/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y117/CLBLM_M_C CLK_FEED_X78Y119/CLK_FEED_WW4A2 DSP_R_X35Y115/DSP_WW4END2_2 INT_INTERFACE_R_X31Y114/INT_INTERFACE_WW4A2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_WW4END2 INT_L_X28Y114/WR1BEG3 INT_L_X28Y114/WW4END2 INT_L_X30Y114/WW4B2 INT_L_X32Y114/NW2END2 INT_L_X32Y114/WW4BEG2 INT_L_X34Y113/SW6E1 INT_L_X34Y114/SW6D1 INT_L_X34Y115/SW6C1 INT_L_X34Y116/SW6B1 INT_L_X34Y117/SW6A1 INT_L_X36Y117/WW4C2 INT_L_X38Y117/WW4A2 INT_R_X27Y114/IMUX6 INT_R_X27Y114/WR1END3 INT_R_X29Y114/WW4C2 INT_R_X31Y114/WW4A2 INT_R_X33Y113/NW2BEG2 INT_R_X33Y113/SW6END1 INT_R_X33Y114/NW2A2 INT_R_X35Y117/SW6BEG1 INT_R_X35Y117/WW4END2 INT_R_X37Y117/WW4B2 INT_R_X39Y117/LOGIC_OUTS14 INT_R_X39Y117/WW4BEG2 VBRK_X73Y119/VBRK_WW4C2 VBRK_X79Y119/VBRK_WW4A2 VBRK_X89Y122/VBRK_WW4END2 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X39Y117/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y114/INT_L.WW4END2->>WR1BEG3 INT_L_X32Y114/INT_L.NW2END2->>WW4BEG2 INT_R_X27Y114/INT_R.WR1END3->>IMUX6 INT_R_X33Y113/INT_R.SW6END1->>NW2BEG2 INT_R_X35Y117/INT_R.WW4END2->>SW6BEG1 INT_R_X39Y117/INT_R.LOGIC_OUTS14->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][1]_i_8_n_0 - 
wires: CLBLL_R_X27Y116/CLBLL_IMUX13 CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y116/CLBLL_L_B6 CLBLL_R_X27Y116/CLBLL_L_C INT_R_X27Y116/IMUX13 INT_R_X27Y116/LOGIC_OUTS10 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X27Y116/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_5_in[1] - 
wires: CLBLL_R_X25Y116/CLBLL_EE2BEG1 CLBLL_R_X25Y116/CLBLL_WW4C1 CLBLL_R_X27Y116/CLBLL_ER1BEG2 CLBLL_R_X27Y116/CLBLL_IMUX25 CLBLL_R_X27Y116/CLBLL_L_B5 CLBLL_R_X27Y116/CLBLL_WL1END0 CLBLL_R_X27Y116/CLBLL_WW4A1 CLBLM_L_X26Y116/CLBLM_EE2BEG1 CLBLM_L_X26Y116/CLBLM_WW4C1 CLBLM_L_X28Y116/CLBLM_ER1BEG2 CLBLM_L_X28Y116/CLBLM_IMUX28 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y116/CLBLM_M_BQ CLBLM_L_X28Y116/CLBLM_M_C4 CLBLM_L_X28Y116/CLBLM_WL1END0 CLBLM_L_X28Y116/CLBLM_WW4A1 INT_L_X24Y116/ER1BEG1 INT_L_X24Y116/WW4END1 INT_L_X26Y116/EE2A1 INT_L_X26Y116/WW4B1 INT_L_X28Y116/ER1END2 INT_L_X28Y116/IMUX_L28 INT_L_X28Y116/LOGIC_OUTS_L5 INT_L_X28Y116/WL1BEG0 INT_L_X28Y116/WW4BEG1 INT_R_X25Y116/EE2BEG1 INT_R_X25Y116/ER1END1 INT_R_X25Y116/WW4C1 INT_R_X27Y116/EE2END1 INT_R_X27Y116/ER1BEG2 INT_R_X27Y116/IMUX25 INT_R_X27Y116/WL1END0 INT_R_X27Y116/WW4A1 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y116/INT_L.WW4END1->>ER1BEG1 INT_L_X28Y116/INT_L.ER1END2->>IMUX_L28 INT_L_X28Y116/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X28Y116/INT_L.LOGIC_OUTS_L5->>WW4BEG1 INT_R_X25Y116/INT_R.ER1END1->>EE2BEG1 INT_R_X27Y116/INT_R.EE2END1->>ER1BEG2 INT_R_X27Y116/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][read]__0 - 
wires: CLBLL_R_X27Y116/CLBLL_IMUX19 CLBLL_R_X27Y116/CLBLL_L_B2 CLBLL_R_X27Y116/CLBLL_NW2A2 CLBLM_L_X28Y115/CLBLM_IMUX2 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y115/CLBLM_M_A2 CLBLM_L_X28Y115/CLBLM_M_AMUX CLBLM_L_X28Y116/CLBLM_IMUX25 CLBLM_L_X28Y116/CLBLM_L_B5 CLBLM_L_X28Y116/CLBLM_NW2A2 INT_L_X28Y115/FAN_ALT7 INT_L_X28Y115/FAN_BOUNCE7 INT_L_X28Y115/IMUX_L2 INT_L_X28Y115/LOGIC_OUTS_L20 INT_L_X28Y115/NL1BEG1 INT_L_X28Y115/NW2BEG2 INT_L_X28Y116/IMUX_L25 INT_L_X28Y116/NL1END1 INT_L_X28Y116/NW2A2 INT_R_X27Y116/IMUX19 INT_R_X27Y116/NW2END2 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y115/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X28Y115/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X28Y115/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X28Y115/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 INT_L_X28Y115/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X28Y115/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X28Y116/INT_L.NL1END1->>IMUX_L25 INT_R_X27Y116/INT_R.NW2END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/tb0.tr_reg[dcnten_n_0_] - 
wires: CLBLL_R_X27Y116/CLBLL_EL1BEG3 CLBLL_R_X27Y117/CLBLL_IMUX2 CLBLL_R_X27Y117/CLBLL_IMUX25 CLBLL_R_X27Y117/CLBLL_LL_A2 CLBLL_R_X27Y117/CLBLL_L_B5 CLBLL_R_X27Y118/CLBLL_NW4END0 CLBLL_R_X29Y114/CLBLL_IMUX1 CLBLL_R_X29Y114/CLBLL_LL_A3 CLBLL_R_X29Y114/CLBLL_LL_AQ CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y115/CLBLL_NE2A0 CLBLL_R_X29Y117/CLBLL_IMUX28 CLBLL_R_X29Y117/CLBLL_LL_C4 CLBLM_L_X28Y116/CLBLM_EL1BEG3 CLBLM_L_X28Y117/CLBLM_IMUX46 CLBLM_L_X28Y117/CLBLM_L_D5 CLBLM_L_X28Y118/CLBLM_NW4END0 CLBLM_L_X30Y115/CLBLM_NE2A0 CLBLM_L_X30Y117/CLBLM_IMUX24 CLBLM_L_X30Y117/CLBLM_M_B5 INT_L_X26Y116/ER1BEG_S0 INT_L_X26Y116/SW2END3 INT_L_X26Y117/ER1BEG0 INT_L_X26Y117/SW2END_N0_3 INT_L_X28Y114/NW6A0 INT_L_X28Y115/NW6B0 INT_L_X28Y116/EL1END3 INT_L_X28Y116/NR1BEG3 INT_L_X28Y116/NW6C0 INT_L_X28Y117/EL1BEG2 INT_L_X28Y117/IMUX_L46 INT_L_X28Y117/NR1END3 INT_L_X28Y117/NW6D0 INT_L_X28Y118/NW6E0 INT_L_X30Y114/NE2END_S3_0 INT_L_X30Y115/NE2END0 INT_L_X30Y115/NN2BEG0 INT_L_X30Y116/NN2A0 INT_L_X30Y116/NN2END_S2_0 INT_L_X30Y117/IMUX_L24 INT_L_X30Y117/NN2END0 INT_R_X27Y116/EL1BEG3 INT_R_X27Y116/SW2A3 INT_R_X27Y117/EL1BEG_N3 INT_R_X27Y117/ER1END0 INT_R_X27Y117/IMUX2 INT_R_X27Y117/IMUX25 INT_R_X27Y117/NW6END_S0_0 INT_R_X27Y117/SW2BEG3 INT_R_X27Y118/NW6END0 INT_R_X29Y114/IMUX1 INT_R_X29Y114/LOGIC_OUTS4 INT_R_X29Y114/NE2BEG0 INT_R_X29Y114/NW6BEG0 INT_R_X29Y115/NE2A0 INT_R_X29Y117/EL1END2 INT_R_X29Y117/IMUX28 VBRK_X73Y120/VBRK_NE2A0 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X26Y116/INT_L.SW2END3->>ER1BEG_S0 INT_L_X28Y116/INT_L.EL1END3->>NR1BEG3 INT_L_X28Y117/INT_L.NR1END3->>EL1BEG2 INT_L_X28Y117/INT_L.NR1END3->>IMUX_L46 INT_L_X30Y115/INT_L.NE2END0->>NN2BEG0 INT_L_X30Y117/INT_L.NN2END0->>IMUX_L24 INT_R_X27Y117/INT_R.ER1END0->>EL1BEG_N3 INT_R_X27Y117/INT_R.ER1END0->>IMUX2 INT_R_X27Y117/INT_R.ER1END0->>IMUX25 INT_R_X27Y117/INT_R.NW6END_S0_0->>SW2BEG3 INT_R_X29Y114/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X29Y114/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X29Y114/INT_R.LOGIC_OUTS4->>NW6BEG0 INT_R_X29Y117/INT_R.EL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r[slv][hrdata][1]_i_9_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_WW4A1 CLBLL_R_X27Y117/CLBLL_IMUX4 CLBLL_R_X27Y117/CLBLL_LL_A6 CLBLL_R_X27Y117/CLBLL_WL1END3 CLBLL_R_X29Y118/CLBLL_WW4C1 CLBLM_L_X28Y117/CLBLM_WL1END3 CLBLM_L_X30Y118/CLBLM_WW4C1 CLBLM_L_X34Y118/CLBLM_WW4C1 CLBLM_L_X36Y118/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y118/CLBLM_L_B CLBLM_L_X36Y118/CLBLM_WW4A1 CLBLM_R_X33Y118/CLBLM_WW4C1 CLK_FEED_X78Y123/CLK_FEED_WW4A1 DSP_R_X35Y115/DSP_WW4A1_3 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4A1 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW4A1 INT_L_X28Y117/WL1BEG3 INT_L_X28Y118/WL1BEG_N3 INT_L_X28Y118/WW4END1 INT_L_X30Y118/WW4B1 INT_L_X32Y118/WW4BEG1 INT_L_X32Y118/WW4END1 INT_L_X34Y118/WW4B1 INT_L_X36Y118/LOGIC_OUTS_L9 INT_L_X36Y118/WW4BEG1 INT_R_X27Y117/FAN_BOUNCE_S3_0 INT_R_X27Y117/IMUX4 INT_R_X27Y117/WL1END3 INT_R_X27Y118/FAN_ALT0 INT_R_X27Y118/FAN_BOUNCE0 INT_R_X27Y118/WL1END_N1_3 INT_R_X29Y118/WW4C1 INT_R_X31Y118/WW4A1 INT_R_X33Y118/WW4C1 INT_R_X35Y118/WW4A1 VBRK_X73Y123/VBRK_WW4C1 VBRK_X79Y123/VBRK_WW4A1 VBRK_X89Y123/VBRK_WW4A1 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X36Y118/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y118/INT_L.WW4END1->>WL1BEG_N3 INT_L_X32Y118/INT_L.WW4END1->>WW4BEG1 INT_L_X36Y118/INT_L.LOGIC_OUTS_L9->>WW4BEG1 INT_R_X27Y117/INT_R.FAN_BOUNCE_S3_0->>IMUX4 INT_R_X27Y118/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X27Y118/INT_R.WL1END_N1_3->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_6_in[1] - 
wires: CLBLL_L_X32Y114/CLBLL_EE4B3 CLBLL_R_X29Y114/CLBLL_EE4BEG3 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y114/CLBLL_L_DQ CLBLL_R_X29Y118/CLBLL_IMUX46 CLBLL_R_X29Y118/CLBLL_L_D5 CLBLM_L_X30Y114/CLBLM_EE4BEG3 CLBLM_L_X34Y114/CLBLM_EL1BEG2 CLBLM_L_X34Y114/CLBLM_IMUX12 CLBLM_L_X34Y114/CLBLM_M_B6 CLBLM_R_X33Y114/CLBLM_EL1BEG2 CLK_FEED_X78Y119/CLK_FEED_EE4B3 INT_INTERFACE_R_X31Y114/INT_INTERFACE_EE4B3 INT_L_X30Y114/EE4A3 INT_L_X32Y114/EE4C3 INT_L_X34Y114/EL1END2 INT_L_X34Y114/IMUX_L12 INT_R_X29Y114/EE4BEG3 INT_R_X29Y114/LOGIC_OUTS3 INT_R_X29Y114/NN2BEG3 INT_R_X29Y115/NN2A3 INT_R_X29Y116/NN2BEG3 INT_R_X29Y116/NN2END3 INT_R_X29Y117/NN2A3 INT_R_X29Y118/IMUX46 INT_R_X29Y118/NN2END3 INT_R_X31Y114/EE4B3 INT_R_X33Y114/EE4END3 INT_R_X33Y114/EL1BEG2 VBRK_X73Y119/VBRK_EE4BEG3 VBRK_X79Y119/VBRK_EE4B3 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X34Y114/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X34Y114/INT_L.EL1END2->>IMUX_L12 INT_R_X29Y114/INT_R.LOGIC_OUTS3->>EE4BEG3 INT_R_X29Y114/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X29Y116/INT_R.NN2END3->>NN2BEG3 INT_R_X29Y118/INT_R.NN2END3->>IMUX46 INT_R_X33Y114/INT_R.EE4END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_62 - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_ER1BEG0 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L3 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L_B3 BRAM_L_X38Y115/BRAM_ER1BEG0_1 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU0 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B3_2 BRAM_L_X38Y120/BRAM_SW2A3_1 CLBLM_R_X37Y116/CLBLM_ER1BEG0 CLBLM_R_X37Y121/CLBLM_SW2A3 CLBLM_R_X39Y117/CLBLM_IMUX29 CLBLM_R_X39Y117/CLBLM_M_C2 INT_L_X38Y116/ER1END0 INT_L_X38Y116/NE2BEG0 INT_L_X38Y117/NE2A0 INT_L_X38Y121/SW2A3 INT_L_X38Y122/LOGIC_OUTS_L3 INT_L_X38Y122/SW2BEG3 INT_R_X37Y115/ER1BEG_S0 INT_R_X37Y115/SS6END3 INT_R_X37Y116/ER1BEG0 INT_R_X37Y116/SS6E3 INT_R_X37Y116/SS6END_N0_3 INT_R_X37Y117/SS6D3 INT_R_X37Y118/SS6C3 INT_R_X37Y119/SS6B3 INT_R_X37Y120/SS6A3 INT_R_X37Y121/SS6BEG3 INT_R_X37Y121/SW2END3 INT_R_X37Y122/SW2END_N0_3 INT_R_X39Y116/NE2END_S3_0 INT_R_X39Y117/IMUX29 INT_R_X39Y117/NE2END0 INT_R_X39Y117/NL1BEG_N3 
pips: BRAM_INT_INTERFACE_L_X38Y122/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU0->BRAM_LOGIC_OUTS_B3_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X38Y116/INT_L.ER1END0->>NE2BEG0 INT_L_X38Y122/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_R_X37Y115/INT_R.SS6END3->>ER1BEG_S0 INT_R_X37Y121/INT_R.SW2END3->>SS6BEG3 INT_R_X39Y117/INT_R.NE2END0->>NL1BEG_N3 INT_R_X39Y117/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_30 - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU0 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B15_2 CLBLL_L_X40Y117/CLBLL_WL1END2 CLBLL_L_X40Y118/CLBLL_SE4C3 CLBLM_R_X39Y117/CLBLM_IMUX22 CLBLM_R_X39Y117/CLBLM_M_C3 CLBLM_R_X39Y117/CLBLM_WL1END2 CLBLM_R_X39Y118/CLBLM_SE4C3 INT_L_X38Y122/LOGIC_OUTS_L15 INT_L_X38Y122/SE6BEG3 INT_L_X40Y117/SL1END3 INT_L_X40Y117/WL1BEG2 INT_L_X40Y118/SE6END3 INT_L_X40Y118/SL1BEG3 INT_R_X39Y117/IMUX22 INT_R_X39Y117/WL1END2 INT_R_X39Y118/SE6E3 INT_R_X39Y119/SE6D3 INT_R_X39Y120/SE6C3 INT_R_X39Y121/SE6B3 INT_R_X39Y122/SE6A3 VBRK_X99Y122/VBRK_WL1END2 VBRK_X99Y123/VBRK_SE4C3 
pips: BRAM_INT_INTERFACE_L_X38Y122/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU0->BRAM_LOGIC_OUTS_B15_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y122/INT_L.LOGIC_OUTS_L15->>SE6BEG3 INT_L_X40Y117/INT_L.SL1END3->>WL1BEG2 INT_L_X40Y118/INT_L.SE6END3->>SL1BEG3 INT_R_X39Y117/INT_R.WL1END2->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L3 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L_B3 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU0 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B3_2 CLBLM_R_X39Y117/CLBLM_IMUX28 CLBLM_R_X39Y117/CLBLM_M_C4 INT_L_X38Y117/EL1BEG2 INT_L_X38Y117/LOGIC_OUTS_L3 INT_R_X39Y117/EL1END2 INT_R_X39Y117/IMUX28 
pips: BRAM_INT_INTERFACE_L_X38Y117/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU0->BRAM_LOGIC_OUTS_B3_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y117/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X39Y117/INT_R.EL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU0 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B15_2 CLBLL_L_X40Y117/CLBLL_EE2A3 CLBLL_L_X40Y118/CLBLL_WR1END0 CLBLM_R_X39Y117/CLBLM_EE2A3 CLBLM_R_X39Y117/CLBLM_IMUX31 CLBLM_R_X39Y117/CLBLM_M_C5 CLBLM_R_X39Y118/CLBLM_WR1END0 INT_L_X38Y117/EE2BEG3 INT_L_X38Y117/LOGIC_OUTS_L15 INT_L_X40Y117/EE2END3 INT_L_X40Y117/WR1BEG_S0 INT_L_X40Y118/WR1BEG0 INT_R_X39Y117/EE2A3 INT_R_X39Y117/IMUX31 INT_R_X39Y117/WR1END_S1_0 INT_R_X39Y118/WR1END0 VBRK_X99Y122/VBRK_EE2A3 VBRK_X99Y123/VBRK_WR1END0 
pips: BRAM_INT_INTERFACE_L_X38Y117/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU0->BRAM_LOGIC_OUTS_B15_2 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X38Y117/INT_L.LOGIC_OUTS_L15->>EE2BEG3 INT_L_X40Y117/INT_L.EE2END3->>WR1BEG_S0 INT_R_X39Y117/INT_R.WR1END_S1_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_3_in[1] - 
wires: CLBLL_R_X27Y116/CLBLL_EL1BEG2 CLBLL_R_X27Y116/CLBLL_IMUX30 CLBLL_R_X27Y116/CLBLL_L_C5 CLBLL_R_X27Y116/CLBLL_NW2A0 CLBLM_L_X28Y115/CLBLM_IMUX1 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y115/CLBLM_M_A3 CLBLM_L_X28Y115/CLBLM_M_AQ CLBLM_L_X28Y116/CLBLM_EL1BEG2 CLBLM_L_X28Y116/CLBLM_IMUX44 CLBLM_L_X28Y116/CLBLM_M_D4 CLBLM_L_X28Y116/CLBLM_NW2A0 INT_L_X28Y115/IMUX_L1 INT_L_X28Y115/LOGIC_OUTS_L4 INT_L_X28Y115/NW2BEG0 INT_L_X28Y116/EL1END2 INT_L_X28Y116/IMUX_L44 INT_L_X28Y116/NW2A0 INT_R_X27Y115/NW2END_S0_0 INT_R_X27Y116/EL1BEG2 INT_R_X27Y116/IMUX30 INT_R_X27Y116/NL1BEG_N3 INT_R_X27Y116/NW2END0 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X28Y115/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X28Y115/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X28Y116/INT_L.EL1END2->>IMUX_L44 INT_R_X27Y116/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X27Y116/INT_R.NL1BEG_N3->>IMUX30 INT_R_X27Y116/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r[slv][hrdata][20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][20]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_WW4B3 BRAM_L_X38Y115/BRAM_WW4B3_1 CLBLL_L_X32Y117/CLBLL_WW4C3 CLBLL_R_X29Y116/CLBLL_IMUX21 CLBLL_R_X29Y116/CLBLL_L_C4 CLBLL_R_X29Y116/CLBLL_SW2A2 CLBLM_L_X30Y116/CLBLM_SW2A2 CLBLM_L_X34Y117/CLBLM_WW4A3 CLBLM_L_X36Y116/CLBLM_WW4END3 CLBLM_R_X33Y117/CLBLM_WW4A3 CLBLM_R_X37Y116/CLBLM_WW4B3 CLBLM_R_X39Y116/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y116/CLBLM_M_D CLK_FEED_X78Y122/CLK_FEED_WW4C3 DSP_R_X35Y115/DSP_WW4END3_1 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW4C3 INT_INTERFACE_R_X35Y116/INT_INTERFACE_WW4END3 INT_L_X30Y116/SW2A2 INT_L_X30Y117/SW2BEG2 INT_L_X30Y117/WW4END3 INT_L_X32Y117/WW4B3 INT_L_X34Y117/NW2END3 INT_L_X34Y117/WW4BEG3 INT_L_X36Y116/WW4C3 INT_L_X38Y116/WW4A3 INT_R_X29Y116/IMUX21 INT_R_X29Y116/SW2END2 INT_R_X31Y117/WW4C3 INT_R_X33Y117/WW4A3 INT_R_X35Y116/NW2BEG3 INT_R_X35Y116/WW4END3 INT_R_X35Y117/NW2A3 INT_R_X37Y116/WW4B3 INT_R_X39Y116/LOGIC_OUTS15 INT_R_X39Y116/WW4BEG3 VBRK_X73Y121/VBRK_SW2A2 VBRK_X79Y122/VBRK_WW4C3 VBRK_X89Y121/VBRK_WW4END3 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X39Y116/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y117/INT_L.WW4END3->>SW2BEG2 INT_L_X34Y117/INT_L.NW2END3->>WW4BEG3 INT_R_X29Y116/INT_R.SW2END2->>IMUX21 INT_R_X35Y116/INT_R.WW4END3->>NW2BEG3 INT_R_X39Y116/INT_R.LOGIC_OUTS15->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][20]_i_3_n_0 - 
wires: CLBLL_R_X27Y111/CLBLL_EE2BEG0 CLBLL_R_X27Y117/CLBLL_SW4END0 CLBLL_R_X29Y116/CLBLL_IMUX34 CLBLL_R_X29Y116/CLBLL_L_C6 CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y121/CLBLL_L_A CLBLM_L_X28Y111/CLBLM_EE2BEG0 CLBLM_L_X28Y117/CLBLM_SW4END0 INT_L_X28Y111/EE2A0 INT_L_X28Y117/SW6E0 INT_L_X28Y118/SW6D0 INT_L_X28Y119/SW6C0 INT_L_X28Y120/SW6B0 INT_L_X28Y121/SW6A0 INT_R_X27Y111/EE2BEG0 INT_R_X27Y111/SS6END0 INT_R_X27Y112/SS6E0 INT_R_X27Y113/SS6D0 INT_R_X27Y114/SS6C0 INT_R_X27Y115/SS6B0 INT_R_X27Y116/SS6A0 INT_R_X27Y117/SS6BEG0 INT_R_X27Y117/SW6END0 INT_R_X29Y111/EE2END0 INT_R_X29Y111/NN6BEG0 INT_R_X29Y112/NN6A0 INT_R_X29Y113/NN6B0 INT_R_X29Y114/NN6C0 INT_R_X29Y115/NN6D0 INT_R_X29Y116/IMUX34 INT_R_X29Y116/NN6E0 INT_R_X29Y116/NN6END_S1_0 INT_R_X29Y116/SR1BEG_S0 INT_R_X29Y117/NN6END0 INT_R_X29Y121/LOGIC_OUTS8 INT_R_X29Y121/SW6BEG0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y121/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X27Y111/INT_R.SS6END0->>EE2BEG0 INT_R_X27Y117/INT_R.SW6END0->>SS6BEG0 INT_R_X29Y111/INT_R.EE2END0->>NN6BEG0 INT_R_X29Y116/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X29Y116/INT_R.SR1BEG_S0->>IMUX34 INT_R_X29Y121/INT_R.LOGIC_OUTS8->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][20]_i_4_n_0 - 
wires: CLBLL_R_X27Y116/CLBLL_ER1BEG3 CLBLL_R_X27Y116/CLBLL_SW4END2 CLBLL_R_X29Y116/CLBLL_IMUX20 CLBLL_R_X29Y116/CLBLL_L_C2 CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y120/CLBLL_L_C CLBLM_L_X28Y116/CLBLM_ER1BEG3 CLBLM_L_X28Y116/CLBLM_SW4END2 INT_L_X28Y116/EL1BEG2 INT_L_X28Y116/ER1END3 INT_L_X28Y116/SW6E2 INT_L_X28Y117/ER1END_N3_3 INT_L_X28Y117/SW6D2 INT_L_X28Y118/SW6C2 INT_L_X28Y119/SW6B2 INT_L_X28Y120/SW6A2 INT_R_X27Y116/ER1BEG3 INT_R_X27Y116/SW6END2 INT_R_X29Y116/EL1END2 INT_R_X29Y116/IMUX20 INT_R_X29Y120/LOGIC_OUTS10 INT_R_X29Y120/SW6BEG2 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y120/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X28Y116/INT_L.ER1END3->>EL1BEG2 INT_R_X27Y116/INT_R.SW6END2->>ER1BEG3 INT_R_X29Y116/INT_R.EL1END2->>IMUX20 INT_R_X29Y120/INT_R.LOGIC_OUTS10->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][20]_i_5_n_0 - 
wires: CLBLL_R_X25Y112/CLBLL_NE4C0 CLBLL_R_X27Y112/CLBLL_EE2A0 CLBLL_R_X29Y116/CLBLL_IMUX23 CLBLL_R_X29Y116/CLBLL_L_C3 CLBLL_R_X29Y116/CLBLL_NE4C0 CLBLL_R_X29Y117/CLBLL_NW2A0 CLBLM_L_X24Y108/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y108/CLBLM_L_A CLBLM_L_X26Y112/CLBLM_NE4C0 CLBLM_L_X28Y112/CLBLM_EE2A0 CLBLM_L_X30Y116/CLBLM_NE4C0 CLBLM_L_X30Y117/CLBLM_NW2A0 INT_L_X24Y108/LOGIC_OUTS_L8 INT_L_X24Y108/NE6BEG0 INT_L_X26Y112/EE2BEG0 INT_L_X26Y112/NE6END0 INT_L_X28Y112/EE2END0 INT_L_X28Y112/NE6BEG0 INT_L_X30Y116/NE6END0 INT_L_X30Y116/NW2BEG0 INT_L_X30Y117/NW2A0 INT_R_X25Y108/NE6A0 INT_R_X25Y109/NE6B0 INT_R_X25Y110/NE6C0 INT_R_X25Y111/NE6D0 INT_R_X25Y112/NE6E0 INT_R_X27Y112/EE2A0 INT_R_X29Y112/NE6A0 INT_R_X29Y113/NE6B0 INT_R_X29Y114/NE6C0 INT_R_X29Y115/NE6D0 INT_R_X29Y116/IMUX23 INT_R_X29Y116/NE6E0 INT_R_X29Y116/NW2END_S0_0 INT_R_X29Y117/NW2END0 VBRK_X73Y121/VBRK_NE4C0 VBRK_X73Y122/VBRK_NW2A0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X24Y108/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X24Y108/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X26Y112/INT_L.NE6END0->>EE2BEG0 INT_L_X28Y112/INT_L.EE2END0->>NE6BEG0 INT_L_X30Y116/INT_L.NE6END0->>NW2BEG0 INT_R_X29Y116/INT_R.NW2END_S0_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_43 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L20 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B20 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL10 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B20_0 CLBLM_R_X39Y116/CLBLM_IMUX45 CLBLM_R_X39Y116/CLBLM_M_D2 INT_L_X38Y117/SE2A2 INT_L_X38Y118/SE2BEG2 INT_L_X38Y118/SS2END2 INT_L_X38Y119/SS2A2 INT_L_X38Y120/LOGIC_OUTS_L20 INT_L_X38Y120/SS2BEG2 INT_R_X39Y116/IMUX45 INT_R_X39Y116/SL1END2 INT_R_X39Y117/SE2END2 INT_R_X39Y117/SL1BEG2 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B20->>INT_INTERFACE_LOGIC_OUTS_L20 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL10->BRAM_LOGIC_OUTS_B20_0 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y118/INT_L.SS2END2->>SE2BEG2 INT_L_X38Y120/INT_L.LOGIC_OUTS_L20->>SS2BEG2 INT_R_X39Y116/INT_R.SL1END2->>IMUX45 INT_R_X39Y117/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_11 - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L2 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B2 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_SW4A2 BRAM_L_X38Y115/BRAM_EE2BEG3_1 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL10 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B2_0 BRAM_L_X38Y120/BRAM_SW4A2_0 CLBLM_R_X37Y116/CLBLM_EE2BEG3 CLBLM_R_X37Y120/CLBLM_SW4A2 CLBLM_R_X39Y116/CLBLM_IMUX47 CLBLM_R_X39Y116/CLBLM_M_D5 INT_L_X36Y116/ER1BEG3 INT_L_X36Y116/SW6END2 INT_L_X38Y116/EE2A3 INT_L_X38Y120/LOGIC_OUTS_L2 INT_L_X38Y120/SW6BEG2 INT_R_X37Y116/EE2BEG3 INT_R_X37Y116/ER1END3 INT_R_X37Y116/SW6E2 INT_R_X37Y117/ER1END_N3_3 INT_R_X37Y117/SW6D2 INT_R_X37Y118/SW6C2 INT_R_X37Y119/SW6B2 INT_R_X37Y120/SW6A2 INT_R_X39Y116/EE2END3 INT_R_X39Y116/IMUX47 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL10->BRAM_LOGIC_OUTS_B2_0 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X36Y116/INT_L.SW6END2->>ER1BEG3 INT_L_X38Y120/INT_L.LOGIC_OUTS_L2->>SW6BEG2 INT_R_X37Y116/INT_R.ER1END3->>EE2BEG3 INT_R_X39Y116/INT_R.EE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[20] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L20 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B20 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL10 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B20_0 CLBLM_R_X39Y116/CLBLM_IMUX44 CLBLM_R_X39Y116/CLBLM_M_D4 INT_L_X38Y115/LOGIC_OUTS_L20 INT_L_X38Y115/NE2BEG2 INT_L_X38Y116/NE2A2 INT_R_X39Y116/IMUX44 INT_R_X39Y116/NE2END2 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B20->>INT_INTERFACE_LOGIC_OUTS_L20 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL10->BRAM_LOGIC_OUTS_B20_0 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X38Y115/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_R_X39Y116/INT_R.NE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[20] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L2 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B2 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL10 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B2_0 CLBLL_L_X40Y115/CLBLL_EE2A2 CLBLL_L_X40Y115/CLBLL_WR1END3 CLBLM_R_X39Y115/CLBLM_EE2A2 CLBLM_R_X39Y115/CLBLM_WR1END3 CLBLM_R_X39Y116/CLBLM_IMUX43 CLBLM_R_X39Y116/CLBLM_M_D6 INT_L_X38Y115/EE2BEG2 INT_L_X38Y115/LOGIC_OUTS_L2 INT_L_X40Y115/EE2END2 INT_L_X40Y115/WR1BEG3 INT_R_X39Y115/EE2A2 INT_R_X39Y115/NL1BEG2 INT_R_X39Y115/WR1END3 INT_R_X39Y116/IMUX43 INT_R_X39Y116/NL1END2 VBRK_X99Y120/VBRK_EE2A2 VBRK_X99Y120/VBRK_WR1END3 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL10->BRAM_LOGIC_OUTS_B2_0 CLBLM_R_X39Y116/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X38Y115/INT_L.LOGIC_OUTS_L2->>EE2BEG2 INT_L_X40Y115/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y115/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y116/INT_R.NL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][18] - 
wires: CLBLL_L_X32Y125/CLBLL_SW4A0 CLBLL_R_X29Y120/CLBLL_WL1END3 CLBLL_R_X29Y121/CLBLL_IMUX0 CLBLL_R_X29Y121/CLBLL_L_A3 CLBLM_L_X30Y120/CLBLM_WL1END3 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS5 CLBLM_L_X34Y121/CLBLM_M_BQ CLBLM_L_X34Y121/CLBLM_NW4A1 CLBLM_L_X34Y121/CLBLM_WL1END0 CLBLM_R_X33Y121/CLBLM_IMUX41 CLBLM_R_X33Y121/CLBLM_L_D1 CLBLM_R_X33Y121/CLBLM_NW4A1 CLBLM_R_X33Y121/CLBLM_WL1END0 CLK_HROW_TOP_R_X78Y130/CLK_HROW_SW4A0_4 HCLK_R_X76Y130/HCLK_SW6B0 HCLK_R_X82Y130/HCLK_NW6D1 INT_INTERFACE_R_X31Y125/INT_INTERFACE_SW4A0 INT_L_X30Y120/WL1BEG3 INT_L_X30Y121/SW6END0 INT_L_X30Y121/WL1BEG_N3 INT_L_X32Y125/NW6END1 INT_L_X32Y125/SW6BEG0 INT_L_X34Y121/LOGIC_OUTS_L5 INT_L_X34Y121/NW6BEG1 INT_L_X34Y121/WL1BEG0 INT_R_X29Y120/WL1END3 INT_R_X29Y121/IMUX0 INT_R_X29Y121/WL1END_N1_3 INT_R_X31Y121/SW6E0 INT_R_X31Y122/SW6D0 INT_R_X31Y123/SW6C0 INT_R_X31Y124/SW6B0 INT_R_X31Y125/SW6A0 INT_R_X33Y121/IMUX41 INT_R_X33Y121/NW6A1 INT_R_X33Y121/WL1END0 INT_R_X33Y122/NW6B1 INT_R_X33Y123/NW6C1 INT_R_X33Y124/NW6D1 INT_R_X33Y125/NW6E1 VBRK_X73Y125/VBRK_WL1END3 VBRK_X79Y131/VBRK_SW4A0 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X34Y121/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X30Y121/INT_L.SW6END0->>WL1BEG_N3 INT_L_X32Y125/INT_L.NW6END1->>SW6BEG0 INT_L_X34Y121/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_L_X34Y121/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X29Y121/INT_R.WL1END_N1_3->>IMUX0 INT_R_X33Y121/INT_R.WL1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[20] - 
wires: CLBLL_R_X29Y121/CLBLL_IMUX6 CLBLL_R_X29Y121/CLBLL_LL_DQ CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y121/CLBLL_L_A1 CLBLL_R_X29Y122/CLBLL_IMUX30 CLBLL_R_X29Y122/CLBLL_L_C5 INT_R_X29Y121/IMUX6 INT_R_X29Y121/LOGIC_OUTS7 INT_R_X29Y121/NR1BEG3 INT_R_X29Y122/IMUX30 INT_R_X29Y122/NR1END3 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y121/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_R_X29Y121/INT_R.LOGIC_OUTS7->>IMUX6 INT_R_X29Y121/INT_R.LOGIC_OUTS7->>NR1BEG3 INT_R_X29Y122/INT_R.NR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[20] - 
wires: CLBLL_R_X29Y121/CLBLL_IMUX25 CLBLL_R_X29Y121/CLBLL_IMUX9 CLBLL_R_X29Y121/CLBLL_L_A5 CLBLL_R_X29Y121/CLBLL_L_B5 CLBLL_R_X29Y122/CLBLL_LL_AQ CLBLL_R_X29Y122/CLBLL_LOGIC_OUTS4 INT_R_X29Y121/IMUX25 INT_R_X29Y121/IMUX9 INT_R_X29Y121/SL1END0 INT_R_X29Y122/LOGIC_OUTS4 INT_R_X29Y122/SL1BEG0 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y122/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X29Y121/INT_R.SL1END0->>IMUX25 INT_R_X29Y121/INT_R.SL1END0->>IMUX9 INT_R_X29Y122/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[delaycnt][4] - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX19 CLBLL_R_X29Y120/CLBLL_IMUX23 CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y120/CLBLL_L_B2 CLBLL_R_X29Y120/CLBLL_L_BQ CLBLL_R_X29Y120/CLBLL_L_C3 CLBLM_L_X28Y120/CLBLM_IMUX25 CLBLM_L_X28Y120/CLBLM_IMUX41 CLBLM_L_X28Y120/CLBLM_L_B5 CLBLM_L_X28Y120/CLBLM_L_D1 INT_L_X28Y120/IMUX_L25 INT_L_X28Y120/IMUX_L41 INT_L_X28Y120/WL1END0 INT_R_X29Y120/BYP_ALT5 INT_R_X29Y120/BYP_BOUNCE5 INT_R_X29Y120/IMUX19 INT_R_X29Y120/IMUX23 INT_R_X29Y120/LOGIC_OUTS1 INT_R_X29Y120/WL1BEG0 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y120/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X28Y120/INT_L.WL1END0->>IMUX_L25 INT_L_X28Y120/INT_L.WL1END0->>IMUX_L41 INT_R_X29Y120/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X29Y120/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X29Y120/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X29Y120/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X29Y120/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/tb0.tr_reg[tbreg1][addr][18] - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX20 CLBLL_R_X29Y120/CLBLL_L_C2 CLBLL_R_X29Y121/CLBLL_IMUX13 CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y121/CLBLL_L_B6 CLBLL_R_X29Y121/CLBLL_L_CQ INT_R_X29Y120/IMUX20 INT_R_X29Y120/SL1END2 INT_R_X29Y121/FAN_BOUNCE_S3_4 INT_R_X29Y121/IMUX13 INT_R_X29Y121/LOGIC_OUTS2 INT_R_X29Y121/NL1BEG1 INT_R_X29Y121/SL1BEG2 INT_R_X29Y122/FAN_ALT4 INT_R_X29Y122/FAN_BOUNCE4 INT_R_X29Y122/NL1END1 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y121/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X29Y120/INT_R.SL1END2->>IMUX20 INT_R_X29Y121/INT_R.FAN_BOUNCE_S3_4->>IMUX13 INT_R_X29Y121/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X29Y121/INT_R.LOGIC_OUTS2->>SL1BEG2 INT_R_X29Y122/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X29Y122/INT_R.NL1END1->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][20]_i_6_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_WW4A3 CLBLL_R_X29Y120/CLBLL_IMUX30 CLBLL_R_X29Y120/CLBLL_L_C5 CLBLL_R_X29Y120/CLBLL_WW4C3 CLBLM_L_X30Y120/CLBLM_WW4C3 CLBLM_R_X33Y119/CLBLM_LOGIC_OUTS17 CLBLM_R_X33Y119/CLBLM_L_B CLBLM_R_X33Y119/CLBLM_L_BMUX CLK_FEED_X78Y125/CLK_FEED_WW4A3 INT_INTERFACE_R_X31Y120/INT_INTERFACE_WW4A3 INT_L_X28Y120/ER1BEG3 INT_L_X28Y120/WW4END3 INT_L_X30Y120/WW4B3 INT_L_X32Y120/NW2END3 INT_L_X32Y120/WW4BEG3 INT_R_X29Y120/ER1END3 INT_R_X29Y120/IMUX30 INT_R_X29Y120/WW4C3 INT_R_X29Y121/ER1END_N3_3 INT_R_X31Y120/WW4A3 INT_R_X33Y119/LOGIC_OUTS17 INT_R_X33Y119/NW2BEG3 INT_R_X33Y120/NW2A3 VBRK_X73Y125/VBRK_WW4C3 VBRK_X79Y125/VBRK_WW4A3 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X33Y119/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X33Y119/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y120/INT_L.WW4END3->>ER1BEG3 INT_L_X32Y120/INT_L.NW2END3->>WW4BEG3 INT_R_X29Y120/INT_R.ER1END3->>IMUX30 INT_R_X33Y119/INT_R.LOGIC_OUTS17->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][18] - 
wires: CLBLM_R_X33Y117/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y117/CLBLM_L_CQ CLBLM_R_X33Y119/CLBLM_IMUX14 CLBLM_R_X33Y119/CLBLM_L_B1 CLBLM_R_X33Y121/CLBLM_IMUX36 CLBLM_R_X33Y121/CLBLM_L_D2 INT_R_X33Y117/LOGIC_OUTS2 INT_R_X33Y117/NN2BEG2 INT_R_X33Y118/NN2A2 INT_R_X33Y119/BYP_ALT2 INT_R_X33Y119/BYP_BOUNCE2 INT_R_X33Y119/IMUX14 INT_R_X33Y119/NN2BEG2 INT_R_X33Y119/NN2END2 INT_R_X33Y120/BYP_BOUNCE_N3_2 INT_R_X33Y120/NN2A2 INT_R_X33Y121/IMUX36 INT_R_X33Y121/NN2END2 
pips: CLBLM_R_X33Y117/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X33Y117/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X33Y119/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X33Y119/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X33Y119/INT_R.NN2END2->>BYP_ALT2 INT_R_X33Y119/INT_R.NN2END2->>NN2BEG2 INT_R_X33Y121/INT_R.NN2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][21]_i_7_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_SE4C2 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS20 CLBLM_L_X30Y117/CLBLM_M_AMUX CLBLM_L_X34Y119/CLBLM_EL1BEG0 CLBLM_L_X34Y119/CLBLM_IMUX8 CLBLM_L_X34Y119/CLBLM_M_A5 CLBLM_R_X33Y119/CLBLM_EL1BEG0 CLBLM_R_X33Y119/CLBLM_IMUX26 CLBLM_R_X33Y119/CLBLM_L_B4 CLK_FEED_X78Y124/CLK_FEED_SE4C2 INT_INTERFACE_R_X31Y119/INT_INTERFACE_SE4C2 INT_L_X30Y117/LOGIC_OUTS_L20 INT_L_X30Y117/NN6BEG2 INT_L_X30Y118/NN6A2 INT_L_X30Y119/NN6B2 INT_L_X30Y120/NN6C2 INT_L_X30Y121/NN6D2 INT_L_X30Y122/NN6E2 INT_L_X30Y123/NN6END2 INT_L_X30Y123/SE6BEG2 INT_L_X32Y119/EL1BEG1 INT_L_X32Y119/SE6END2 INT_L_X34Y118/EL1END_S3_0 INT_L_X34Y119/EL1END0 INT_L_X34Y119/IMUX_L8 INT_R_X31Y119/SE6E2 INT_R_X31Y120/SE6D2 INT_R_X31Y121/SE6C2 INT_R_X31Y122/SE6B2 INT_R_X31Y123/SE6A2 INT_R_X33Y119/EL1BEG0 INT_R_X33Y119/EL1END1 INT_R_X33Y119/IMUX26 VBRK_X79Y124/VBRK_SE4C2 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X30Y117/INT_L.LOGIC_OUTS_L20->>NN6BEG2 INT_L_X30Y123/INT_L.NN6END2->>SE6BEG2 INT_L_X32Y119/INT_L.SE6END2->>EL1BEG1 INT_L_X34Y119/INT_L.EL1END0->>IMUX_L8 INT_R_X33Y119/INT_R.EL1END1->>EL1BEG0 INT_R_X33Y119/INT_R.EL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][21]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_WW2END0 BRAM_L_X38Y120/BRAM_WW2END0_1 CLBLM_L_X34Y122/CLBLM_IMUX1 CLBLM_L_X34Y122/CLBLM_M_A3 CLBLM_L_X36Y121/CLBLM_WW2END0 CLBLM_R_X37Y121/CLBLM_WW2END0 CLBLM_R_X39Y121/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y121/CLBLM_M_A DSP_R_X35Y120/DSP_WW2END0_1 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WW2END0 INT_L_X34Y122/IMUX_L1 INT_L_X34Y122/NW2END1 INT_L_X36Y121/WW2A0 INT_L_X38Y121/WW2A0 INT_R_X35Y121/NW2BEG1 INT_R_X35Y121/WW2END0 INT_R_X35Y122/NW2A1 INT_R_X37Y121/WW2BEG0 INT_R_X37Y121/WW2END0 INT_R_X39Y121/LOGIC_OUTS12 INT_R_X39Y121/WW2BEG0 VBRK_X89Y126/VBRK_WW2END0 
pips: CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y121/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y122/INT_L.NW2END1->>IMUX_L1 INT_R_X35Y121/INT_R.WW2END0->>NW2BEG1 INT_R_X37Y121/INT_R.WW2END0->>WW2BEG0 INT_R_X39Y121/INT_R.LOGIC_OUTS12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][21]_i_3_n_0 - 
wires: CLBLM_L_X34Y122/CLBLM_IMUX11 CLBLM_L_X34Y122/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y122/CLBLM_M_A4 CLBLM_L_X34Y122/CLBLM_M_B INT_L_X34Y122/IMUX_L11 INT_L_X34Y122/LOGIC_OUTS_L13 
pips: CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X34Y122/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y122/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][21]_i_4_n_0 - 
wires: CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y121/CLBLM_M_A CLBLM_L_X34Y122/CLBLM_IMUX8 CLBLM_L_X34Y122/CLBLM_M_A5 INT_L_X34Y121/LOGIC_OUTS_L12 INT_L_X34Y121/NR1BEG0 INT_L_X34Y122/IMUX_L8 INT_L_X34Y122/NR1END0 
pips: CLBLM_L_X34Y121/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X34Y121/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X34Y122/INT_L.NR1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][21]_i_5_n_0 - 
wires: CLBLL_L_X32Y123/CLBLL_EE4B1 CLBLL_R_X23Y124/CLBLL_EE4BEG0 CLBLL_R_X23Y124/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y124/CLBLL_L_A CLBLL_R_X25Y124/CLBLL_EE4B0 CLBLL_R_X27Y124/CLBLL_ER1BEG1 CLBLL_R_X29Y123/CLBLL_EE4BEG1 CLBLM_L_X24Y124/CLBLM_EE4BEG0 CLBLM_L_X26Y124/CLBLM_EE4B0 CLBLM_L_X28Y124/CLBLM_ER1BEG1 CLBLM_L_X30Y123/CLBLM_EE4BEG1 CLBLM_L_X34Y122/CLBLM_IMUX4 CLBLM_L_X34Y122/CLBLM_M_A6 CLBLM_L_X34Y123/CLBLM_ER1BEG2 CLBLM_R_X33Y123/CLBLM_ER1BEG2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B1_2 INT_INTERFACE_R_X31Y123/INT_INTERFACE_EE4B1 INT_L_X24Y124/EE4A0 INT_L_X26Y124/EE4C0 INT_L_X28Y123/SE2A1 INT_L_X28Y124/ER1END1 INT_L_X28Y124/SE2BEG1 INT_L_X30Y123/EE4A1 INT_L_X32Y123/EE4C1 INT_L_X34Y122/IMUX_L4 INT_L_X34Y122/SL1END2 INT_L_X34Y123/ER1END2 INT_L_X34Y123/SL1BEG2 INT_R_X23Y124/EE4BEG0 INT_R_X23Y124/LOGIC_OUTS8 INT_R_X25Y124/EE4B0 INT_R_X27Y124/EE4END0 INT_R_X27Y124/ER1BEG1 INT_R_X29Y123/EE4BEG1 INT_R_X29Y123/SE2END1 INT_R_X31Y123/EE4B1 INT_R_X33Y123/EE4END1 INT_R_X33Y123/ER1BEG2 VBRK_X60Y129/VBRK_EE4BEG0 VBRK_X73Y128/VBRK_EE4BEG1 VBRK_X79Y128/VBRK_EE4B1 
pips: CLBLL_R_X23Y124/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X28Y124/INT_L.ER1END1->>SE2BEG1 INT_L_X34Y122/INT_L.SL1END2->>IMUX_L4 INT_L_X34Y123/INT_L.ER1END2->>SL1BEG2 INT_R_X23Y124/INT_R.LOGIC_OUTS8->>EE4BEG0 INT_R_X27Y124/INT_R.EE4END0->>ER1BEG1 INT_R_X29Y123/INT_R.SE2END1->>EE4BEG1 INT_R_X33Y123/INT_R.EE4END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_42 - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L19 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B19 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU10 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B19_3 CLBLM_R_X39Y121/CLBLM_IMUX7 CLBLM_R_X39Y121/CLBLM_M_A1 INT_L_X38Y121/ER1BEG3 INT_L_X38Y121/SR1END2 INT_L_X38Y122/SL1END1 INT_L_X38Y122/SR1BEG2 INT_L_X38Y123/LOGIC_OUTS_L19 INT_L_X38Y123/SL1BEG1 INT_R_X39Y121/ER1END3 INT_R_X39Y121/IMUX7 INT_R_X39Y122/ER1END_N3_3 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU10->BRAM_LOGIC_OUTS_B19_3 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X38Y121/INT_L.SR1END2->>ER1BEG3 INT_L_X38Y122/INT_L.SL1END1->>SR1BEG2 INT_L_X38Y123/INT_L.LOGIC_OUTS_L19->>SL1BEG1 INT_R_X39Y121/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_10 - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L5 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B5 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU10 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B5_3 CLBLM_R_X39Y121/CLBLM_IMUX4 CLBLM_R_X39Y121/CLBLM_M_A6 INT_L_X38Y121/SE2A2 INT_L_X38Y122/SE2BEG2 INT_L_X38Y122/SR1END2 INT_L_X38Y123/LOGIC_OUTS_L5 INT_L_X38Y123/SR1BEG2 INT_R_X39Y121/IMUX4 INT_R_X39Y121/SE2END2 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU10->BRAM_LOGIC_OUTS_B5_3 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X38Y122/INT_L.SR1END2->>SE2BEG2 INT_L_X38Y123/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_R_X39Y121/INT_R.SE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[21] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L19 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B19 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU10 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B19_3 CLBLM_R_X39Y121/CLBLM_IMUX2 CLBLM_R_X39Y121/CLBLM_M_A2 INT_L_X38Y118/LOGIC_OUTS_L19 INT_L_X38Y118/NR1BEG1 INT_L_X38Y119/NR1BEG1 INT_L_X38Y119/NR1END1 INT_L_X38Y120/NE2BEG1 INT_L_X38Y120/NR1END1 INT_L_X38Y121/NE2A1 INT_R_X39Y121/IMUX2 INT_R_X39Y121/NE2END1 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU10->BRAM_LOGIC_OUTS_B19_3 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X38Y118/INT_L.LOGIC_OUTS_L19->>NR1BEG1 INT_L_X38Y119/INT_L.NR1END1->>NR1BEG1 INT_L_X38Y120/INT_L.NR1END1->>NE2BEG1 INT_R_X39Y121/INT_R.NE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[21] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L5 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B5 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU10 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B5_3 CLBLM_R_X39Y121/CLBLM_IMUX8 CLBLM_R_X39Y121/CLBLM_M_A5 INT_L_X38Y118/LOGIC_OUTS_L5 INT_L_X38Y118/NE2BEG1 INT_L_X38Y119/NE2A1 INT_R_X39Y119/NE2END1 INT_R_X39Y119/NR1BEG1 INT_R_X39Y120/NL1BEG0 INT_R_X39Y120/NL1END_S3_0 INT_R_X39Y120/NR1END1 INT_R_X39Y121/IMUX8 INT_R_X39Y121/NL1END0 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU10->BRAM_LOGIC_OUTS_B5_3 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X38Y118/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_R_X39Y119/INT_R.NE2END1->>NR1BEG1 INT_R_X39Y120/INT_R.NR1END1->>NL1BEG0 INT_R_X39Y121/INT_R.NL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][19] - 
wires: CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS6 CLBLM_L_X34Y121/CLBLM_M_CQ CLBLM_L_X34Y121/CLBLM_WR1END3 CLBLM_L_X34Y122/CLBLM_IMUX18 CLBLM_L_X34Y122/CLBLM_M_B2 CLBLM_R_X33Y121/CLBLM_IMUX37 CLBLM_R_X33Y121/CLBLM_L_D4 CLBLM_R_X33Y121/CLBLM_WR1END3 INT_L_X34Y121/LOGIC_OUTS_L6 INT_L_X34Y121/NL1BEG1 INT_L_X34Y121/WR1BEG3 INT_L_X34Y122/IMUX_L18 INT_L_X34Y122/NL1END1 INT_R_X33Y121/IMUX37 INT_R_X33Y121/WR1END3 
pips: CLBLM_L_X34Y121/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X34Y121/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X34Y121/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_L_X34Y122/INT_L.NL1END1->>IMUX_L18 INT_R_X33Y121/INT_R.WR1END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[21] - 
wires: CLBLL_L_X32Y121/CLBLL_EE4B2 CLBLL_R_X29Y121/CLBLL_EE4BEG2 CLBLL_R_X29Y121/CLBLL_LL_AMUX CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y122/CLBLL_IMUX21 CLBLL_R_X29Y122/CLBLL_L_C4 CLBLM_L_X30Y121/CLBLM_EE4BEG2 CLBLM_L_X34Y122/CLBLM_IMUX27 CLBLM_L_X34Y122/CLBLM_M_B4 CLBLM_L_X34Y122/CLBLM_NE2A2 CLBLM_R_X33Y122/CLBLM_NE2A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B2_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_EE4B2 INT_L_X30Y121/EE4A2 INT_L_X32Y121/EE4C2 INT_L_X34Y122/IMUX_L27 INT_L_X34Y122/NE2END2 INT_R_X29Y121/EE4BEG2 INT_R_X29Y121/LOGIC_OUTS20 INT_R_X29Y121/NR1BEG2 INT_R_X29Y122/IMUX21 INT_R_X29Y122/NR1END2 INT_R_X31Y121/EE4B2 INT_R_X33Y121/EE4END2 INT_R_X33Y121/NE2BEG2 INT_R_X33Y122/NE2A2 VBRK_X73Y126/VBRK_EE4BEG2 VBRK_X79Y126/VBRK_EE4B2 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X34Y122/INT_L.NE2END2->>IMUX_L27 INT_R_X29Y121/INT_R.LOGIC_OUTS20->>EE4BEG2 INT_R_X29Y121/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X29Y122/INT_R.NR1END2->>IMUX21 INT_R_X33Y121/INT_R.EE4END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[21] - 
wires: CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y120/CLBLM_L_AQ CLBLM_L_X34Y121/CLBLM_IMUX24 CLBLM_L_X34Y121/CLBLM_M_B5 CLBLM_L_X34Y122/CLBLM_IMUX17 CLBLM_L_X34Y122/CLBLM_M_B3 INT_L_X34Y120/LOGIC_OUTS_L0 INT_L_X34Y120/NN2BEG0 INT_L_X34Y120/NR1BEG0 INT_L_X34Y121/IMUX_L24 INT_L_X34Y121/NN2A0 INT_L_X34Y121/NN2END_S2_0 INT_L_X34Y121/NR1END0 INT_L_X34Y122/IMUX_L17 INT_L_X34Y122/NN2END0 
pips: CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y122/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X34Y120/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X34Y120/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X34Y121/INT_L.NR1END0->>IMUX_L24 INT_L_X34Y122/INT_L.NN2END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[delaycnt][5] - 
wires: CLBLL_L_X32Y120/CLBLL_EE4B0 CLBLL_R_X29Y120/CLBLL_EE4BEG0 CLBLL_R_X29Y120/CLBLL_IMUX0 CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y120/CLBLL_L_A3 CLBLL_R_X29Y120/CLBLL_L_AQ CLBLM_L_X28Y120/CLBLM_IMUX42 CLBLM_L_X28Y120/CLBLM_L_D6 CLBLM_L_X30Y120/CLBLM_EE4BEG0 CLBLM_L_X34Y120/CLBLM_EE2BEG0 CLBLM_L_X34Y121/CLBLM_IMUX11 CLBLM_L_X34Y121/CLBLM_M_A4 CLBLM_R_X33Y120/CLBLM_EE2BEG0 CLK_FEED_X78Y125/CLK_FEED_EE4B0 INT_INTERFACE_R_X31Y120/INT_INTERFACE_EE4B0 INT_L_X28Y120/IMUX_L42 INT_L_X28Y120/WR1END1 INT_L_X30Y120/EE4A0 INT_L_X32Y120/EE4C0 INT_L_X34Y120/EE2A0 INT_L_X34Y121/IMUX_L11 INT_L_X34Y121/WR1END1 INT_R_X29Y120/EE4BEG0 INT_R_X29Y120/IMUX0 INT_R_X29Y120/LOGIC_OUTS0 INT_R_X29Y120/WR1BEG1 INT_R_X31Y120/EE4B0 INT_R_X33Y120/EE2BEG0 INT_R_X33Y120/EE4END0 INT_R_X35Y120/EE2END0 INT_R_X35Y120/NR1BEG0 INT_R_X35Y121/NR1END0 INT_R_X35Y121/WR1BEG1 VBRK_X73Y125/VBRK_EE4BEG0 VBRK_X79Y125/VBRK_EE4B0 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y120/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y120/INT_L.WR1END1->>IMUX_L42 INT_L_X34Y121/INT_L.WR1END1->>IMUX_L11 INT_R_X29Y120/INT_R.LOGIC_OUTS0->>EE4BEG0 INT_R_X29Y120/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X29Y120/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X33Y120/INT_R.EE4END0->>EE2BEG0 INT_R_X35Y120/INT_R.EE2END0->>NR1BEG0 INT_R_X35Y121/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/tb0.tr_reg[tbreg1][addr][19] - 
wires: CLBLM_L_X34Y121/CLBLM_IMUX12 CLBLM_L_X34Y121/CLBLM_IMUX4 CLBLM_L_X34Y121/CLBLM_M_A6 CLBLM_L_X34Y121/CLBLM_M_B6 CLBLM_L_X34Y122/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y122/CLBLM_L_AQ INT_L_X34Y121/FAN_BOUNCE_S3_0 INT_L_X34Y121/IMUX_L12 INT_L_X34Y121/IMUX_L4 INT_L_X34Y122/FAN_ALT0 INT_L_X34Y122/FAN_BOUNCE0 INT_L_X34Y122/LOGIC_OUTS_L0 
pips: CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X34Y122/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X34Y121/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 INT_L_X34Y121/INT_L.FAN_BOUNCE_S3_0->>IMUX_L4 INT_L_X34Y122/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X34Y122/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][21]_i_6_n_0 - 
wires: CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y119/CLBLM_M_A CLBLM_L_X34Y121/CLBLM_IMUX1 CLBLM_L_X34Y121/CLBLM_M_A3 INT_L_X34Y119/LOGIC_OUTS_L12 INT_L_X34Y119/NN2BEG0 INT_L_X34Y120/NN2A0 INT_L_X34Y120/NN2END_S2_0 INT_L_X34Y121/IMUX_L1 INT_L_X34Y121/NN2END0 
pips: CLBLM_L_X34Y119/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X34Y119/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X34Y121/INT_L.NN2END0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][19] - 
wires: CLBLM_L_X34Y119/CLBLM_IMUX11 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS1 CLBLM_L_X34Y119/CLBLM_L_BQ CLBLM_L_X34Y119/CLBLM_M_A4 CLBLM_L_X34Y119/CLBLM_WL1END0 CLBLM_R_X33Y119/CLBLM_WL1END0 CLBLM_R_X33Y121/CLBLM_IMUX42 CLBLM_R_X33Y121/CLBLM_L_D6 INT_L_X34Y119/IMUX_L11 INT_L_X34Y119/LOGIC_OUTS_L1 INT_L_X34Y119/WL1BEG0 INT_R_X33Y119/NN2BEG1 INT_R_X33Y119/WL1END0 INT_R_X33Y120/NN2A1 INT_R_X33Y121/IMUX42 INT_R_X33Y121/NN2END1 
pips: CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X34Y119/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X34Y119/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X34Y119/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_R_X33Y119/INT_R.WL1END0->>NN2BEG1 INT_R_X33Y121/INT_R.NN2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][22]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_WW4B1 BRAM_L_X38Y115/BRAM_WW4B1_0 CLBLL_L_X32Y112/CLBLL_WW2A0 CLBLM_L_X30Y114/CLBLM_IMUX2 CLBLM_L_X30Y114/CLBLM_M_A2 CLBLM_L_X34Y111/CLBLM_SW4END0 CLBLM_L_X36Y115/CLBLM_WW4END1 CLBLM_R_X33Y111/CLBLM_SW4END0 CLBLM_R_X37Y115/CLBLM_WW4B1 CLBLM_R_X39Y115/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y115/CLBLM_L_B CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW2A0_0 DSP_R_X35Y115/DSP_WW4END1_0 INT_INTERFACE_R_X31Y112/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_WW4END1 INT_L_X30Y112/NN2BEG1 INT_L_X30Y112/WW2END0 INT_L_X30Y113/NN2A1 INT_L_X30Y114/IMUX_L2 INT_L_X30Y114/NN2END1 INT_L_X32Y112/NW2END1 INT_L_X32Y112/WW2BEG0 INT_L_X34Y111/SW6E0 INT_L_X34Y112/SW6D0 INT_L_X34Y113/SW6C0 INT_L_X34Y114/SW6B0 INT_L_X34Y115/SW6A0 INT_L_X36Y115/WW4C1 INT_L_X38Y115/WW4A1 INT_R_X31Y112/WW2A0 INT_R_X33Y111/NW2BEG1 INT_R_X33Y111/SW6END0 INT_R_X33Y112/NW2A1 INT_R_X35Y115/SW6BEG0 INT_R_X35Y115/WW4END1 INT_R_X37Y115/WW4B1 INT_R_X39Y115/LOGIC_OUTS9 INT_R_X39Y115/WW4BEG1 VBRK_X79Y117/VBRK_WW2A0 VBRK_X89Y120/VBRK_WW4END1 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y115/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y112/INT_L.WW2END0->>NN2BEG1 INT_L_X30Y114/INT_L.NN2END1->>IMUX_L2 INT_L_X32Y112/INT_L.NW2END1->>WW2BEG0 INT_R_X33Y111/INT_R.SW6END0->>NW2BEG1 INT_R_X35Y115/INT_R.WW4END1->>SW6BEG0 INT_R_X39Y115/INT_R.LOGIC_OUTS9->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][22]_i_3_n_0 - 
wires: CLBLM_L_X30Y114/CLBLM_IMUX4 CLBLM_L_X30Y114/CLBLM_M_A6 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y119/CLBLM_M_C INT_L_X30Y113/NR1BEG2 INT_L_X30Y113/SS6END2 INT_L_X30Y114/IMUX_L4 INT_L_X30Y114/NR1END2 INT_L_X30Y114/SS6E2 INT_L_X30Y115/SS6D2 INT_L_X30Y116/SS6C2 INT_L_X30Y117/SS6B2 INT_L_X30Y118/SS6A2 INT_L_X30Y119/LOGIC_OUTS_L14 INT_L_X30Y119/SS6BEG2 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y119/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y113/INT_L.SS6END2->>NR1BEG2 INT_L_X30Y114/INT_L.NR1END2->>IMUX_L4 INT_L_X30Y119/INT_L.LOGIC_OUTS_L14->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][22]_i_4_n_0 - 
wires: CLBLL_R_X23Y108/CLBLL_EE4BEG0 CLBLL_R_X23Y108/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y108/CLBLL_L_A CLBLL_R_X25Y108/CLBLL_EE4B0 CLBLL_R_X27Y108/CLBLL_NE4BEG0 CLBLL_R_X29Y113/CLBLL_NE2A0 CLBLM_L_X24Y108/CLBLM_EE4BEG0 CLBLM_L_X26Y108/CLBLM_EE4B0 CLBLM_L_X28Y108/CLBLM_NE4BEG0 CLBLM_L_X30Y113/CLBLM_NE2A0 CLBLM_L_X30Y114/CLBLM_IMUX1 CLBLM_L_X30Y114/CLBLM_M_A3 INT_L_X24Y108/EE4A0 INT_L_X26Y108/EE4C0 INT_L_X28Y108/NE6A0 INT_L_X28Y109/NE6B0 INT_L_X28Y110/NE6C0 INT_L_X28Y111/NE6D0 INT_L_X28Y112/NE6E0 INT_L_X30Y112/NE2END_S3_0 INT_L_X30Y113/NE2END0 INT_L_X30Y113/NR1BEG0 INT_L_X30Y114/IMUX_L1 INT_L_X30Y114/NR1END0 INT_R_X23Y108/EE4BEG0 INT_R_X23Y108/LOGIC_OUTS8 INT_R_X25Y108/EE4B0 INT_R_X27Y108/EE4END0 INT_R_X27Y108/NE6BEG0 INT_R_X29Y112/NE2BEG0 INT_R_X29Y112/NE6END0 INT_R_X29Y113/NE2A0 VBRK_X60Y113/VBRK_EE4BEG0 VBRK_X73Y118/VBRK_NE2A0 
pips: CLBLL_R_X23Y108/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X30Y113/INT_L.NE2END0->>NR1BEG0 INT_L_X30Y114/INT_L.NR1END0->>IMUX_L1 INT_R_X23Y108/INT_R.LOGIC_OUTS8->>EE4BEG0 INT_R_X27Y108/INT_R.EE4END0->>NE6BEG0 INT_R_X29Y112/INT_R.NE6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_41 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L17 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B17 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL11 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B17_0 CLBLL_L_X40Y115/CLBLL_WL1END1 CLBLL_L_X40Y121/CLBLL_EE2A2 CLBLM_R_X39Y115/CLBLM_IMUX26 CLBLM_R_X39Y115/CLBLM_L_B4 CLBLM_R_X39Y115/CLBLM_WL1END1 CLBLM_R_X39Y121/CLBLM_EE2A2 INT_L_X38Y120/LOGIC_OUTS_L17 INT_L_X38Y120/NL1BEG2 INT_L_X38Y121/EE2BEG2 INT_L_X38Y121/NL1END2 INT_L_X40Y115/SS6END2 INT_L_X40Y115/WL1BEG1 INT_L_X40Y116/SS6E2 INT_L_X40Y117/SS6D2 INT_L_X40Y118/SS6C2 INT_L_X40Y119/SS6B2 INT_L_X40Y120/SS6A2 INT_L_X40Y121/EE2END2 INT_L_X40Y121/SS6BEG2 INT_R_X39Y115/IMUX26 INT_R_X39Y115/WL1END1 INT_R_X39Y121/EE2A2 VBRK_X99Y120/VBRK_WL1END1 VBRK_X99Y126/VBRK_EE2A2 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL11->BRAM_LOGIC_OUTS_B17_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X38Y120/INT_L.LOGIC_OUTS_L17->>NL1BEG2 INT_L_X38Y121/INT_L.NL1END2->>EE2BEG2 INT_L_X40Y115/INT_L.SS6END2->>WL1BEG1 INT_L_X40Y121/INT_L.EE2END2->>SS6BEG2 INT_R_X39Y115/INT_R.WL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_9 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L7 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B7 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL11 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B7_0 CLBLM_R_X39Y115/CLBLM_IMUX25 CLBLM_R_X39Y115/CLBLM_L_B5 INT_L_X38Y114/ER1BEG_S0 INT_L_X38Y114/SS6END3 INT_L_X38Y115/ER1BEG0 INT_L_X38Y115/SS6E3 INT_L_X38Y115/SS6END_N0_3 INT_L_X38Y116/SS6D3 INT_L_X38Y117/SS6C3 INT_L_X38Y118/SS6B3 INT_L_X38Y119/SS6A3 INT_L_X38Y120/LOGIC_OUTS_L7 INT_L_X38Y120/SS6BEG3 INT_R_X39Y115/ER1END0 INT_R_X39Y115/IMUX25 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL11->BRAM_LOGIC_OUTS_B7_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X38Y114/INT_L.SS6END3->>ER1BEG_S0 INT_L_X38Y120/INT_L.LOGIC_OUTS_L7->>SS6BEG3 INT_R_X39Y115/INT_R.ER1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[22] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L17 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B17 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL11 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B17_0 CLBLM_R_X39Y115/CLBLM_IMUX13 CLBLM_R_X39Y115/CLBLM_L_B6 INT_L_X38Y115/EL1BEG2 INT_L_X38Y115/LOGIC_OUTS_L17 INT_R_X39Y115/EL1END2 INT_R_X39Y115/IMUX13 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL11->BRAM_LOGIC_OUTS_B17_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X38Y115/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X39Y115/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[22] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L7 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B7 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL11 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B7_0 CLBLM_R_X39Y115/CLBLM_IMUX19 CLBLM_R_X39Y115/CLBLM_L_B2 INT_L_X38Y114/SE2A3 INT_L_X38Y115/LOGIC_OUTS_L7 INT_L_X38Y115/SE2BEG3 INT_R_X39Y114/BYP_ALT7 INT_R_X39Y114/BYP_BOUNCE7 INT_R_X39Y114/SE2END3 INT_R_X39Y115/BYP_BOUNCE_N3_7 INT_R_X39Y115/IMUX19 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL11->BRAM_LOGIC_OUTS_B7_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X38Y115/INT_L.LOGIC_OUTS_L7->>SE2BEG3 INT_R_X39Y114/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X39Y114/INT_R.SE2END3->>BYP_ALT7 INT_R_X39Y115/INT_R.BYP_BOUNCE_N3_7->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][22]_i_5_n_0 - 
wires: CLBLM_L_X30Y119/CLBLM_IMUX31 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y119/CLBLM_M_C5 CLBLM_L_X30Y119/CLBLM_M_D INT_L_X30Y119/IMUX_L31 INT_L_X30Y119/LOGIC_OUTS_L15 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y119/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y119/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][22]_i_6_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_WW4B2 CLBLL_R_X29Y119/CLBLL_ER1BEG2 CLBLL_R_X29Y119/CLBLL_WW4END2 CLBLM_L_X30Y119/CLBLM_ER1BEG2 CLBLM_L_X30Y119/CLBLM_IMUX28 CLBLM_L_X30Y119/CLBLM_M_C4 CLBLM_L_X30Y119/CLBLM_WW4END2 CLBLM_R_X33Y119/CLBLM_LOGIC_OUTS10 CLBLM_R_X33Y119/CLBLM_L_C CLK_FEED_X78Y124/CLK_FEED_WW4B2 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW4B2 INT_L_X30Y119/ER1END2 INT_L_X30Y119/IMUX_L28 INT_L_X30Y119/WW4C2 INT_L_X32Y119/WW4A2 INT_R_X29Y119/ER1BEG2 INT_R_X29Y119/WW4END2 INT_R_X31Y119/WW4B2 INT_R_X33Y119/LOGIC_OUTS10 INT_R_X33Y119/WW4BEG2 VBRK_X73Y124/VBRK_ER1BEG2 VBRK_X73Y124/VBRK_WW4END2 VBRK_X79Y124/VBRK_WW4B2 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X33Y119/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y119/INT_L.ER1END2->>IMUX_L28 INT_R_X29Y119/INT_R.WW4END2->>ER1BEG2 INT_R_X33Y119/INT_R.LOGIC_OUTS10->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][20] - 
wires: CLBLM_L_X30Y119/CLBLM_IMUX21 CLBLM_L_X30Y119/CLBLM_IMUX45 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS6 CLBLM_L_X30Y119/CLBLM_L_C4 CLBLM_L_X30Y119/CLBLM_M_CQ CLBLM_L_X30Y119/CLBLM_M_D2 INT_L_X30Y119/IMUX_L21 INT_L_X30Y119/IMUX_L45 INT_L_X30Y119/LOGIC_OUTS_L6 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X30Y119/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X30Y119/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X30Y119/INT_L.LOGIC_OUTS_L6->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[22] - 
wires: CLBLL_R_X29Y120/CLBLL_WR1END0 CLBLL_R_X29Y121/CLBLL_IMUX39 CLBLL_R_X29Y121/CLBLL_L_D3 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS21 CLBLM_L_X30Y117/CLBLM_M_BMUX CLBLM_L_X30Y119/CLBLM_IMUX38 CLBLM_L_X30Y119/CLBLM_M_D3 CLBLM_L_X30Y120/CLBLM_WR1END0 INT_L_X30Y117/LOGIC_OUTS_L21 INT_L_X30Y117/NN2BEG3 INT_L_X30Y118/NN2A3 INT_L_X30Y119/IMUX_L38 INT_L_X30Y119/NN2END3 INT_L_X30Y119/WR1BEG_S0 INT_L_X30Y120/WR1BEG0 INT_R_X29Y119/WR1END_S1_0 INT_R_X29Y120/NN2BEG0 INT_R_X29Y120/WR1END0 INT_R_X29Y121/IMUX39 INT_R_X29Y121/NN2A0 INT_R_X29Y121/NN2END_S2_0 INT_R_X29Y122/NN2END0 VBRK_X73Y125/VBRK_WR1END0 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X30Y117/INT_L.LOGIC_OUTS_L21->>NN2BEG3 INT_L_X30Y119/INT_L.NN2END3->>IMUX_L38 INT_L_X30Y119/INT_L.NN2END3->>WR1BEG_S0 INT_R_X29Y120/INT_R.WR1END0->>NN2BEG0 INT_R_X29Y121/INT_R.NN2END_S2_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[22] - 
wires: CLBLM_L_X30Y119/CLBLM_IMUX44 CLBLM_L_X30Y119/CLBLM_IMUX5 CLBLM_L_X30Y119/CLBLM_L_A6 CLBLM_L_X30Y119/CLBLM_M_D4 CLBLM_L_X30Y120/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y120/CLBLM_L_CQ INT_L_X30Y119/IMUX_L44 INT_L_X30Y119/IMUX_L5 INT_L_X30Y119/SL1END2 INT_L_X30Y120/LOGIC_OUTS_L2 INT_L_X30Y120/SL1BEG2 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X30Y120/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X30Y119/INT_L.SL1END2->>IMUX_L44 INT_L_X30Y119/INT_L.SL1END2->>IMUX_L5 INT_L_X30Y120/INT_L.LOGIC_OUTS_L2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][20] - 
wires: CLBLL_L_X32Y125/CLBLL_WW4C2 CLBLL_R_X29Y119/CLBLL_SE2A1 CLBLL_R_X29Y126/CLBLL_NW2A2 CLBLM_L_X30Y119/CLBLM_IMUX34 CLBLM_L_X30Y119/CLBLM_L_C6 CLBLM_L_X30Y119/CLBLM_SE2A1 CLBLM_L_X30Y126/CLBLM_NW2A2 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS2 CLBLM_L_X34Y119/CLBLM_L_CQ CLBLM_L_X34Y119/CLBLM_WR1END3 CLBLM_L_X34Y125/CLBLM_WW4A2 CLBLM_R_X33Y119/CLBLM_IMUX30 CLBLM_R_X33Y119/CLBLM_L_C5 CLBLM_R_X33Y119/CLBLM_WR1END3 CLBLM_R_X33Y125/CLBLM_WW4A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C2_4 HCLK_L_X85Y130/HCLK_NN6E2 HCLK_R_X71Y130/HCLK_SS6B1 INT_INTERFACE_R_X31Y125/INT_INTERFACE_WW4C2 INT_L_X30Y119/IMUX_L34 INT_L_X30Y119/SE2END1 INT_L_X30Y125/NW2BEG2 INT_L_X30Y125/WW4END2 INT_L_X30Y126/NW2A2 INT_L_X32Y125/WW4B2 INT_L_X34Y119/LOGIC_OUTS_L2 INT_L_X34Y119/NN6BEG2 INT_L_X34Y119/WR1BEG3 INT_L_X34Y120/NN6A2 INT_L_X34Y121/NN6B2 INT_L_X34Y122/NN6C2 INT_L_X34Y123/NN6D2 INT_L_X34Y124/NN6E2 INT_L_X34Y125/NN6END2 INT_L_X34Y125/WW4BEG2 INT_R_X29Y119/SE2A1 INT_R_X29Y120/SE2BEG1 INT_R_X29Y120/SS6END1 INT_R_X29Y121/SS6E1 INT_R_X29Y122/SS6D1 INT_R_X29Y123/SS6C1 INT_R_X29Y124/SS6B1 INT_R_X29Y125/SS6A1 INT_R_X29Y126/NW2END2 INT_R_X29Y126/SS6BEG1 INT_R_X31Y125/WW4C2 INT_R_X33Y119/IMUX30 INT_R_X33Y119/WR1END3 INT_R_X33Y125/WW4A2 VBRK_X73Y124/VBRK_SE2A1 VBRK_X73Y132/VBRK_NW2A2 VBRK_X79Y131/VBRK_WW4C2 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X34Y119/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y119/INT_L.SE2END1->>IMUX_L34 INT_L_X30Y125/INT_L.WW4END2->>NW2BEG2 INT_L_X34Y119/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X34Y119/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_L_X34Y125/INT_L.NN6END2->>WW4BEG2 INT_R_X29Y120/INT_R.SS6END1->>SE2BEG1 INT_R_X29Y126/INT_R.NW2END2->>SS6BEG1 INT_R_X33Y119/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][22]_i_7_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_EE4B3 CLBLL_R_X29Y117/CLBLL_EE4BEG3 CLBLL_R_X29Y117/CLBLL_LL_BMUX CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS21 CLBLM_L_X30Y117/CLBLM_EE4BEG3 CLBLM_R_X33Y119/CLBLM_IMUX23 CLBLM_R_X33Y119/CLBLM_L_C3 CLK_FEED_X78Y122/CLK_FEED_EE4B3 INT_INTERFACE_R_X31Y117/INT_INTERFACE_EE4B3 INT_L_X30Y117/EE4A3 INT_L_X32Y117/EE4C3 INT_R_X29Y117/EE4BEG3 INT_R_X29Y117/LOGIC_OUTS21 INT_R_X31Y117/EE4B3 INT_R_X33Y117/EE4END3 INT_R_X33Y117/NN2BEG3 INT_R_X33Y118/NN2A3 INT_R_X33Y119/IMUX23 INT_R_X33Y119/NN2END3 VBRK_X73Y122/VBRK_EE4BEG3 VBRK_X79Y122/VBRK_EE4B3 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X29Y117/INT_R.LOGIC_OUTS21->>EE4BEG3 INT_R_X33Y117/INT_R.EE4END3->>NN2BEG3 INT_R_X33Y119/INT_R.NN2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[delaycnt][6] - 
wires: CLBLL_R_X27Y117/CLBLL_IMUX26 CLBLL_R_X27Y117/CLBLL_L_B4 CLBLL_R_X27Y117/CLBLL_WW2END0 CLBLL_R_X29Y117/CLBLL_IMUX17 CLBLL_R_X29Y117/CLBLL_IMUX29 CLBLL_R_X29Y117/CLBLL_LL_AQ CLBLL_R_X29Y117/CLBLL_LL_B3 CLBLL_R_X29Y117/CLBLL_LL_C2 CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y117/CLBLM_IMUX42 CLBLM_L_X28Y117/CLBLM_L_D6 CLBLM_L_X28Y117/CLBLM_WW2END0 INT_L_X28Y117/IMUX_L42 INT_L_X28Y117/WR1END1 INT_L_X28Y117/WW2A0 INT_R_X27Y117/IMUX26 INT_R_X27Y117/WW2END0 INT_R_X29Y117/IMUX17 INT_R_X29Y117/IMUX29 INT_R_X29Y117/LOGIC_OUTS4 INT_R_X29Y117/NL1BEG_N3 INT_R_X29Y117/WR1BEG1 INT_R_X29Y117/WW2BEG0 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X28Y117/INT_L.WR1END1->>IMUX_L42 INT_R_X27Y117/INT_R.WW2END0->>IMUX26 INT_R_X29Y117/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X29Y117/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X29Y117/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X29Y117/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X29Y117/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

x0/tb0.tr_reg[tbreg1][addr][20] - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX18 CLBLL_R_X29Y117/CLBLL_LL_B2 CLBLL_R_X29Y117/CLBLL_SW2A2 CLBLM_L_X30Y117/CLBLM_SW2A2 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS6 CLBLM_L_X30Y118/CLBLM_M_CQ CLBLM_L_X30Y119/CLBLM_IMUX10 CLBLM_L_X30Y119/CLBLM_L_A4 INT_L_X30Y117/SW2A2 INT_L_X30Y118/LOGIC_OUTS_L6 INT_L_X30Y118/NL1BEG1 INT_L_X30Y118/SW2BEG2 INT_L_X30Y119/IMUX_L10 INT_L_X30Y119/NL1END1 INT_R_X29Y117/FAN_ALT1 INT_R_X29Y117/FAN_BOUNCE1 INT_R_X29Y117/IMUX18 INT_R_X29Y117/SW2END2 VBRK_X73Y122/VBRK_SW2A2 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X30Y118/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y118/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X30Y118/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X30Y119/INT_L.NL1END1->>IMUX_L10 INT_R_X29Y117/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y117/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X29Y117/INT_R.SW2END2->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][23]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][23]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][23]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_WW4B1 BRAM_L_X38Y115/BRAM_WW4B1_3 CLBLL_L_X32Y122/CLBLL_WW4B1 CLBLL_R_X29Y119/CLBLL_IMUX3 CLBLL_R_X29Y119/CLBLL_L_A2 CLBLL_R_X29Y122/CLBLL_WW4END1 CLBLM_L_X30Y122/CLBLM_WW4END1 CLBLM_L_X34Y122/CLBLM_NW4END1 CLBLM_L_X36Y118/CLBLM_WW4END1 CLBLM_R_X33Y122/CLBLM_NW4END1 CLBLM_R_X37Y118/CLBLM_WW4B1 CLBLM_R_X39Y118/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y118/CLBLM_M_B CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4B1_1 DSP_R_X35Y115/DSP_WW4END1_3 INT_INTERFACE_R_X31Y122/INT_INTERFACE_WW4B1 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW4END1 INT_L_X30Y122/WW4C1 INT_L_X32Y122/WW4A1 INT_L_X34Y118/NW6A1 INT_L_X34Y119/NW6B1 INT_L_X34Y120/NW6C1 INT_L_X34Y121/NW6D1 INT_L_X34Y122/NW6E1 INT_L_X36Y118/WW4C1 INT_L_X38Y118/WW4A1 INT_R_X29Y119/IMUX3 INT_R_X29Y119/SR1END1 INT_R_X29Y120/SR1BEG1 INT_R_X29Y120/SS2END0 INT_R_X29Y121/SS2A0 INT_R_X29Y122/SS2BEG0 INT_R_X29Y122/WW4END1 INT_R_X31Y122/WW4B1 INT_R_X33Y122/NW6END1 INT_R_X33Y122/WW4BEG1 INT_R_X35Y118/NW6BEG1 INT_R_X35Y118/WW4END1 INT_R_X37Y118/WW4B1 INT_R_X39Y118/LOGIC_OUTS13 INT_R_X39Y118/WW4BEG1 VBRK_X73Y127/VBRK_WW4END1 VBRK_X79Y127/VBRK_WW4B1 VBRK_X89Y123/VBRK_WW4END1 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X39Y118/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X29Y119/INT_R.SR1END1->>IMUX3 INT_R_X29Y120/INT_R.SS2END0->>SR1BEG1 INT_R_X29Y122/INT_R.WW4END1->>SS2BEG0 INT_R_X33Y122/INT_R.NW6END1->>WW4BEG1 INT_R_X35Y118/INT_R.WW4END1->>NW6BEG1 INT_R_X39Y118/INT_R.LOGIC_OUTS13->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][23]_i_5_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_WW4B3 CLBLL_R_X29Y119/CLBLL_IMUX0 CLBLL_R_X29Y119/CLBLL_L_A3 CLBLL_R_X29Y119/CLBLL_WW4END3 CLBLM_L_X30Y119/CLBLM_WW4END3 CLBLM_R_X33Y119/CLBLM_LOGIC_OUTS11 CLBLM_R_X33Y119/CLBLM_L_D CLK_FEED_X78Y124/CLK_FEED_WW4B3 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW4B3 INT_L_X30Y119/WW4C3 INT_L_X32Y119/WW4A3 INT_R_X29Y118/SR1END3 INT_R_X29Y119/IMUX0 INT_R_X29Y119/SR1BEG3 INT_R_X29Y119/SR1END_N3_3 INT_R_X29Y119/WW4END3 INT_R_X31Y119/WW4B3 INT_R_X33Y119/LOGIC_OUTS11 INT_R_X33Y119/WW4BEG3 VBRK_X73Y124/VBRK_WW4END3 VBRK_X79Y124/VBRK_WW4B3 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X33Y119/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X29Y119/INT_R.SR1END_N3_3->>IMUX0 INT_R_X29Y119/INT_R.WW4END3->>SR1BEG3 INT_R_X33Y119/INT_R.LOGIC_OUTS11->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][23]_i_6_n_0 - 
wires: CLBLL_R_X29Y119/CLBLL_IMUX5 CLBLL_R_X29Y119/CLBLL_L_A6 CLBLL_R_X29Y119/CLBLL_SE4C3 CLBLL_R_X29Y119/CLBLL_WL1END2 CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y120/CLBLL_L_D CLBLM_L_X30Y119/CLBLM_SE4C3 CLBLM_L_X30Y119/CLBLM_WL1END2 INT_L_X28Y121/NN2BEG3 INT_L_X28Y121/NW2END3 INT_L_X28Y122/NN2A3 INT_L_X28Y123/NN2END3 INT_L_X28Y123/SE6BEG3 INT_L_X30Y119/SE6END3 INT_L_X30Y119/WL1BEG2 INT_R_X29Y119/IMUX5 INT_R_X29Y119/SE6E3 INT_R_X29Y119/WL1END2 INT_R_X29Y120/LOGIC_OUTS11 INT_R_X29Y120/NW2BEG3 INT_R_X29Y120/SE6D3 INT_R_X29Y121/NW2A3 INT_R_X29Y121/SE6C3 INT_R_X29Y122/SE6B3 INT_R_X29Y123/SE6A3 VBRK_X73Y124/VBRK_SE4C3 VBRK_X73Y124/VBRK_WL1END2 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y120/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X28Y121/INT_L.NW2END3->>NN2BEG3 INT_L_X28Y123/INT_L.NN2END3->>SE6BEG3 INT_L_X30Y119/INT_L.SE6END3->>WL1BEG2 INT_R_X29Y119/INT_R.WL1END2->>IMUX5 INT_R_X29Y120/INT_R.LOGIC_OUTS11->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_40 - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L20 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B20 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU11 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B20_3 CLBLM_R_X39Y118/CLBLM_IMUX27 CLBLM_R_X39Y118/CLBLM_M_B4 INT_L_X38Y117/ER1BEG3 INT_L_X38Y117/SS6END2 INT_L_X38Y118/SS6E2 INT_L_X38Y119/SS6D2 INT_L_X38Y120/SS6C2 INT_L_X38Y121/SS6B2 INT_L_X38Y122/SS6A2 INT_L_X38Y123/LOGIC_OUTS_L20 INT_L_X38Y123/SS6BEG2 INT_R_X39Y117/ER1END3 INT_R_X39Y117/NR1BEG3 INT_R_X39Y118/ER1END_N3_3 INT_R_X39Y118/FAN_ALT3 INT_R_X39Y118/FAN_BOUNCE3 INT_R_X39Y118/IMUX27 INT_R_X39Y118/NR1END3 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B20->>INT_INTERFACE_LOGIC_OUTS_L20 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU11->BRAM_LOGIC_OUTS_B20_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X38Y117/INT_L.SS6END2->>ER1BEG3 INT_L_X38Y123/INT_L.LOGIC_OUTS_L20->>SS6BEG2 INT_R_X39Y117/INT_R.ER1END3->>NR1BEG3 INT_R_X39Y118/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y118/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X39Y118/INT_R.NR1END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_8 - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L2 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B2 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU11 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B2_3 CLBLL_L_X40Y123/CLBLL_EE2A2 CLBLL_L_X40Y123/CLBLL_SW4A2 CLBLM_R_X39Y118/CLBLM_IMUX12 CLBLM_R_X39Y118/CLBLM_M_B6 CLBLM_R_X39Y123/CLBLM_EE2A2 CLBLM_R_X39Y123/CLBLM_SW4A2 INT_L_X38Y118/SE2A2 INT_L_X38Y119/SE2BEG2 INT_L_X38Y119/SW6END2 INT_L_X38Y123/EE2BEG2 INT_L_X38Y123/LOGIC_OUTS_L2 INT_L_X40Y123/EE2END2 INT_L_X40Y123/SW6BEG2 INT_R_X39Y118/IMUX12 INT_R_X39Y118/SE2END2 INT_R_X39Y119/SW6E2 INT_R_X39Y120/SW6D2 INT_R_X39Y121/SW6C2 INT_R_X39Y122/SW6B2 INT_R_X39Y123/EE2A2 INT_R_X39Y123/SW6A2 VBRK_X99Y128/VBRK_EE2A2 VBRK_X99Y128/VBRK_SW4A2 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU11->BRAM_LOGIC_OUTS_B2_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X38Y119/INT_L.SW6END2->>SE2BEG2 INT_L_X38Y123/INT_L.LOGIC_OUTS_L2->>EE2BEG2 INT_L_X40Y123/INT_L.EE2END2->>SW6BEG2 INT_R_X39Y118/INT_R.SE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[23] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L20 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B20 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU11 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B20_3 CLBLM_R_X39Y118/CLBLM_IMUX18 CLBLM_R_X39Y118/CLBLM_M_B2 INT_L_X38Y118/EL1BEG1 INT_L_X38Y118/LOGIC_OUTS_L20 INT_R_X39Y118/EL1END1 INT_R_X39Y118/IMUX18 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B20->>INT_INTERFACE_LOGIC_OUTS_L20 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU11->BRAM_LOGIC_OUTS_B20_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X38Y118/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_R_X39Y118/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[23] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L2 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B2 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU11 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B2_3 CLBLM_R_X39Y118/CLBLM_IMUX24 CLBLM_R_X39Y118/CLBLM_M_B5 INT_L_X38Y117/ER1BEG_S0 INT_L_X38Y117/SR1END3 INT_L_X38Y118/ER1BEG0 INT_L_X38Y118/LOGIC_OUTS_L2 INT_L_X38Y118/SR1BEG3 INT_L_X38Y118/SR1END_N3_3 INT_R_X39Y118/ER1END0 INT_R_X39Y118/IMUX24 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU11->BRAM_LOGIC_OUTS_B2_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X38Y117/INT_L.SR1END3->>ER1BEG_S0 INT_L_X38Y118/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_R_X39Y118/INT_R.ER1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][21] - 
wires: CLBLL_L_X32Y116/CLBLL_NW4A0 CLBLM_L_X30Y119/CLBLM_IMUX33 CLBLM_L_X30Y119/CLBLM_L_C1 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS3 CLBLM_L_X34Y119/CLBLM_L_DQ CLBLM_L_X34Y119/CLBLM_SW4A3 CLBLM_L_X34Y119/CLBLM_WL1END2 CLBLM_R_X33Y119/CLBLM_IMUX37 CLBLM_R_X33Y119/CLBLM_L_D4 CLBLM_R_X33Y119/CLBLM_SW4A3 CLBLM_R_X33Y119/CLBLM_WL1END2 CLK_FEED_X78Y121/CLK_FEED_NW4A0 INT_INTERFACE_R_X31Y116/INT_INTERFACE_NW4A0 INT_L_X30Y119/IMUX_L33 INT_L_X30Y119/NW6END_S0_0 INT_L_X30Y119/SR1BEG_S0 INT_L_X30Y120/NW6END0 INT_L_X32Y115/SW6END3 INT_L_X32Y116/NW6BEG0 INT_L_X32Y116/SW6END_N0_3 INT_L_X34Y119/LOGIC_OUTS_L3 INT_L_X34Y119/SW6BEG3 INT_L_X34Y119/WL1BEG2 INT_R_X31Y116/NW6A0 INT_R_X31Y117/NW6B0 INT_R_X31Y118/NW6C0 INT_R_X31Y119/NW6D0 INT_R_X31Y120/NW6E0 INT_R_X33Y115/SW6E3 INT_R_X33Y116/SW6D3 INT_R_X33Y117/SW6C3 INT_R_X33Y118/SW6B3 INT_R_X33Y119/IMUX37 INT_R_X33Y119/SW6A3 INT_R_X33Y119/WL1END2 VBRK_X79Y121/VBRK_NW4A0 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X34Y119/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X30Y119/INT_L.NW6END_S0_0->>SR1BEG_S0 INT_L_X30Y119/INT_L.SR1BEG_S0->>IMUX_L33 INT_L_X32Y116/INT_L.SW6END_N0_3->>NW6BEG0 INT_L_X34Y119/INT_L.LOGIC_OUTS_L3->>SW6BEG3 INT_L_X34Y119/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X33Y119/INT_R.WL1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][21] - 
wires: CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y119/CLBLL_L_DQ CLBLL_L_X32Y119/CLBLL_NW4A3 CLBLM_L_X30Y120/CLBLM_IMUX36 CLBLM_L_X30Y120/CLBLM_L_D2 CLBLM_R_X33Y119/CLBLM_IMUX41 CLBLM_R_X33Y119/CLBLM_L_D1 CLK_FEED_X78Y124/CLK_FEED_NW4A3 INT_INTERFACE_R_X31Y119/INT_INTERFACE_NW4A3 INT_L_X30Y120/FAN_BOUNCE_S3_0 INT_L_X30Y120/IMUX_L36 INT_L_X30Y120/SS2END3 INT_L_X30Y121/FAN_ALT0 INT_L_X30Y121/FAN_BOUNCE0 INT_L_X30Y121/SS2A3 INT_L_X30Y121/SS2END_N0_3 INT_L_X30Y122/SR1END3 INT_L_X30Y122/SS2BEG3 INT_L_X30Y123/NW6END3 INT_L_X30Y123/SR1BEG3 INT_L_X30Y123/SR1END_N3_3 INT_L_X32Y119/ER1BEG_S0 INT_L_X32Y119/LOGIC_OUTS_L3 INT_L_X32Y119/NW6BEG3 INT_L_X32Y120/ER1BEG0 INT_R_X31Y119/NW6A3 INT_R_X31Y120/NW6B3 INT_R_X31Y121/NW6C3 INT_R_X31Y122/NW6D3 INT_R_X31Y123/NW6E3 INT_R_X33Y119/IMUX41 INT_R_X33Y119/SL1END0 INT_R_X33Y120/ER1END0 INT_R_X33Y120/SL1BEG0 VBRK_X79Y124/VBRK_NW4A3 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X33Y119/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X30Y120/INT_L.FAN_BOUNCE_S3_0->>IMUX_L36 INT_L_X30Y121/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X30Y121/INT_L.SS2END_N0_3->>FAN_ALT0 INT_L_X30Y122/INT_L.SR1END3->>SS2BEG3 INT_L_X30Y123/INT_L.NW6END3->>SR1BEG3 INT_L_X32Y119/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_L_X32Y119/INT_L.LOGIC_OUTS_L3->>NW6BEG3 INT_R_X33Y119/INT_R.SL1END0->>IMUX41 INT_R_X33Y120/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][21] - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX37 CLBLL_R_X29Y120/CLBLL_L_D4 CLBLL_R_X29Y120/CLBLL_NW2A3 CLBLM_L_X30Y119/CLBLM_IMUX30 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS7 CLBLM_L_X30Y119/CLBLM_L_C5 CLBLM_L_X30Y119/CLBLM_M_DQ CLBLM_L_X30Y120/CLBLM_NW2A3 INT_L_X30Y119/IMUX_L30 INT_L_X30Y119/LOGIC_OUTS_L7 INT_L_X30Y119/NW2BEG3 INT_L_X30Y120/NW2A3 INT_R_X29Y120/IMUX37 INT_R_X29Y120/NW2END3 VBRK_X73Y125/VBRK_NW2A3 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y119/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X30Y119/INT_L.LOGIC_OUTS_L7->>IMUX_L30 INT_L_X30Y119/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X29Y120/INT_R.NW2END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[23] - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX22 CLBLL_R_X29Y120/CLBLL_IMUX39 CLBLL_R_X29Y120/CLBLL_LL_C3 CLBLL_R_X29Y120/CLBLL_L_D3 CLBLL_R_X29Y121/CLBLL_LL_BMUX CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS21 INT_R_X29Y120/IMUX22 INT_R_X29Y120/IMUX39 INT_R_X29Y120/SL1END3 INT_R_X29Y121/LOGIC_OUTS21 INT_R_X29Y121/SL1BEG3 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X29Y121/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X29Y120/INT_R.SL1END3->>IMUX22 INT_R_X29Y120/INT_R.SL1END3->>IMUX39 INT_R_X29Y121/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[23] - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX36 CLBLL_R_X29Y120/CLBLL_L_D2 CLBLL_R_X29Y120/CLBLL_WL1END2 CLBLM_L_X30Y120/CLBLM_IMUX39 CLBLM_L_X30Y120/CLBLM_LOGIC_OUTS3 CLBLM_L_X30Y120/CLBLM_L_D3 CLBLM_L_X30Y120/CLBLM_L_DQ CLBLM_L_X30Y120/CLBLM_WL1END2 INT_L_X30Y120/IMUX_L39 INT_L_X30Y120/LOGIC_OUTS_L3 INT_L_X30Y120/WL1BEG2 INT_R_X29Y120/IMUX36 INT_R_X29Y120/WL1END2 VBRK_X73Y125/VBRK_WL1END2 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X30Y120/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X30Y120/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X30Y120/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X29Y120/INT_R.WL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][24]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][24]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][24]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_WW2END1 BRAM_L_X38Y120/BRAM_WW2END1_1 CLBLL_L_X32Y121/CLBLL_WW4B2 CLBLL_R_X29Y121/CLBLL_WW4END2 CLBLM_L_X28Y121/CLBLM_IMUX8 CLBLM_L_X28Y121/CLBLM_M_A5 CLBLM_L_X30Y121/CLBLM_WW4END2 CLBLM_L_X34Y121/CLBLM_WW4END2 CLBLM_L_X36Y121/CLBLM_WW4B2 CLBLM_R_X33Y121/CLBLM_WW4END2 CLBLM_R_X37Y121/CLBLM_WW2END1 CLBLM_R_X39Y121/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y121/CLBLM_M_B CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4B2_0 DSP_R_X35Y120/DSP_WW4B2_1 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW4B2 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WW4B2 INT_L_X28Y120/SR1END3 INT_L_X28Y121/IMUX_L8 INT_L_X28Y121/SR1BEG3 INT_L_X28Y121/SR1END_N3_3 INT_L_X28Y121/WR1END3 INT_L_X30Y121/WW4C2 INT_L_X32Y121/WW4A2 INT_L_X34Y121/WW4C2 INT_L_X36Y121/WW4A2 INT_L_X38Y121/WW2A1 INT_R_X29Y121/WR1BEG3 INT_R_X29Y121/WW4END2 INT_R_X31Y121/WW4B2 INT_R_X33Y121/WW4BEG2 INT_R_X33Y121/WW4END2 INT_R_X35Y121/WW4B2 INT_R_X37Y121/WW2END1 INT_R_X37Y121/WW4BEG2 INT_R_X39Y121/LOGIC_OUTS13 INT_R_X39Y121/WW2BEG1 VBRK_X73Y126/VBRK_WW4END2 VBRK_X79Y126/VBRK_WW4B2 VBRK_X89Y126/VBRK_WW4B2 
pips: CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y121/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y121/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X28Y121/INT_L.WR1END3->>SR1BEG3 INT_R_X29Y121/INT_R.WW4END2->>WR1BEG3 INT_R_X33Y121/INT_R.WW4END2->>WW4BEG2 INT_R_X37Y121/INT_R.WW2END1->>WW4BEG2 INT_R_X39Y121/INT_R.LOGIC_OUTS13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][24]_i_5_n_0 - 
wires: CLBLL_L_X32Y124/CLBLL_WW4A2 CLBLL_R_X29Y124/CLBLL_WW4C2 CLBLM_L_X28Y121/CLBLM_IMUX2 CLBLM_L_X28Y121/CLBLM_M_A2 CLBLM_L_X30Y124/CLBLM_WW4C2 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y120/CLBLM_M_C CLBLM_L_X34Y120/CLBLM_NW4A2 CLBLM_R_X33Y120/CLBLM_NW4A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4A2_3 INT_INTERFACE_R_X31Y124/INT_INTERFACE_WW4A2 INT_L_X28Y121/IMUX_L2 INT_L_X28Y121/SL1END1 INT_L_X28Y122/SL1BEG1 INT_L_X28Y122/SS2END1 INT_L_X28Y123/SS2A1 INT_L_X28Y124/SS2BEG1 INT_L_X28Y124/WW4END2 INT_L_X30Y124/WW4B2 INT_L_X32Y124/NW6END2 INT_L_X32Y124/WW4BEG2 INT_L_X34Y120/LOGIC_OUTS_L14 INT_L_X34Y120/NW6BEG2 INT_R_X29Y124/WW4C2 INT_R_X31Y124/WW4A2 INT_R_X33Y120/NW6A2 INT_R_X33Y121/NW6B2 INT_R_X33Y122/NW6C2 INT_R_X33Y123/NW6D2 INT_R_X33Y124/NW6E2 VBRK_X73Y129/VBRK_WW4C2 VBRK_X79Y129/VBRK_WW4A2 
pips: CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X34Y120/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y121/INT_L.SL1END1->>IMUX_L2 INT_L_X28Y122/INT_L.SS2END1->>SL1BEG1 INT_L_X28Y124/INT_L.WW4END2->>SS2BEG1 INT_L_X32Y124/INT_L.NW6END2->>WW4BEG2 INT_L_X34Y120/INT_L.LOGIC_OUTS_L14->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][24]_i_6_n_0 - 
wires: CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y121/CLBLL_L_C CLBLL_L_X32Y123/CLBLL_WW4A2 CLBLL_R_X29Y123/CLBLL_WW4C2 CLBLM_L_X28Y121/CLBLM_IMUX11 CLBLM_L_X28Y121/CLBLM_M_A4 CLBLM_L_X30Y123/CLBLM_WW4C2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4A2_2 INT_INTERFACE_R_X31Y123/INT_INTERFACE_WW4A2 INT_L_X28Y121/IMUX_L11 INT_L_X28Y121/SS2END1 INT_L_X28Y122/SS2A1 INT_L_X28Y123/SS2BEG1 INT_L_X28Y123/WW4END2 INT_L_X30Y123/WW4B2 INT_L_X32Y121/LOGIC_OUTS_L10 INT_L_X32Y121/NN2BEG2 INT_L_X32Y122/NN2A2 INT_L_X32Y123/NN2END2 INT_L_X32Y123/WW4BEG2 INT_R_X29Y123/WW4C2 INT_R_X31Y123/WW4A2 VBRK_X73Y128/VBRK_WW4C2 VBRK_X79Y128/VBRK_WW4A2 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y121/INT_L.SS2END1->>IMUX_L11 INT_L_X28Y123/INT_L.WW4END2->>SS2BEG1 INT_L_X32Y121/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X32Y123/INT_L.NN2END2->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_39 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L19 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B19 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL12 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B19_1 CLBLM_R_X39Y121/CLBLM_IMUX17 CLBLM_R_X39Y121/CLBLM_M_B3 INT_L_X38Y121/EL1BEG0 INT_L_X38Y121/LOGIC_OUTS_L19 INT_R_X39Y120/EL1END_S3_0 INT_R_X39Y121/EL1END0 INT_R_X39Y121/IMUX17 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL12->BRAM_LOGIC_OUTS_B19_1 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X38Y121/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_R_X39Y121/INT_R.EL1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_7 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L5 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B5 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL12 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B5_1 CLBLL_L_X40Y121/CLBLL_EE4A1 CLBLL_L_X40Y121/CLBLL_WW2END1 CLBLL_L_X42Y121/CLBLL_EE4C1 CLBLL_L_X42Y121/CLBLL_WR1END2 CLBLM_R_X39Y121/CLBLM_EE4A1 CLBLM_R_X39Y121/CLBLM_IMUX12 CLBLM_R_X39Y121/CLBLM_M_B6 CLBLM_R_X39Y121/CLBLM_WW2END1 CLBLM_R_X41Y121/CLBLM_EE4C1 CLBLM_R_X41Y121/CLBLM_WR1END2 INT_L_X38Y121/EE4BEG1 INT_L_X38Y121/LOGIC_OUTS_L5 INT_L_X40Y121/EE4B1 INT_L_X40Y121/WW2A1 INT_L_X42Y121/EE4END1 INT_L_X42Y121/WR1BEG2 INT_R_X39Y121/EE4A1 INT_R_X39Y121/IMUX12 INT_R_X39Y121/WW2END1 INT_R_X41Y121/EE4C1 INT_R_X41Y121/WR1END2 INT_R_X41Y121/WW2BEG1 VBRK_X99Y126/VBRK_EE4A1 VBRK_X99Y126/VBRK_WW2END1 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL12->BRAM_LOGIC_OUTS_B5_1 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X38Y121/INT_L.LOGIC_OUTS_L5->>EE4BEG1 INT_L_X42Y121/INT_L.EE4END1->>WR1BEG2 INT_R_X39Y121/INT_R.WW2END1->>IMUX12 INT_R_X41Y121/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[24] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L19 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B19 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL12 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B19_1 CLBLM_R_X39Y121/CLBLM_IMUX15 CLBLM_R_X39Y121/CLBLM_M_B1 INT_L_X38Y115/SE2A1 INT_L_X38Y116/LOGIC_OUTS_L19 INT_L_X38Y116/SE2BEG1 INT_R_X39Y115/NN6BEG1 INT_R_X39Y115/SE2END1 INT_R_X39Y116/NN6A1 INT_R_X39Y117/NN6B1 INT_R_X39Y118/NN6C1 INT_R_X39Y119/NN6D1 INT_R_X39Y120/NN6E1 INT_R_X39Y121/IMUX15 INT_R_X39Y121/NL1BEG0 INT_R_X39Y121/NL1END_S3_0 INT_R_X39Y121/NN6END1 INT_R_X39Y122/NL1END0 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL12->BRAM_LOGIC_OUTS_B19_1 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X38Y116/INT_L.LOGIC_OUTS_L19->>SE2BEG1 INT_R_X39Y115/INT_R.SE2END1->>NN6BEG1 INT_R_X39Y121/INT_R.NL1END_S3_0->>IMUX15 INT_R_X39Y121/INT_R.NN6END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[24] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L5 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B5 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL12 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B5_1 CLBLL_L_X40Y120/CLBLL_NE4C1 CLBLL_L_X40Y121/CLBLL_WR1END1 CLBLM_R_X39Y120/CLBLM_NE4C1 CLBLM_R_X39Y121/CLBLM_IMUX18 CLBLM_R_X39Y121/CLBLM_M_B2 CLBLM_R_X39Y121/CLBLM_WR1END1 INT_L_X38Y116/LOGIC_OUTS_L5 INT_L_X38Y116/NE6BEG1 INT_L_X40Y120/NE6END1 INT_L_X40Y120/NL1BEG0 INT_L_X40Y120/NL1END_S3_0 INT_L_X40Y121/NL1END0 INT_L_X40Y121/WR1BEG1 INT_R_X39Y116/NE6A1 INT_R_X39Y117/NE6B1 INT_R_X39Y118/NE6C1 INT_R_X39Y119/NE6D1 INT_R_X39Y120/NE6E1 INT_R_X39Y121/IMUX18 INT_R_X39Y121/WR1END1 VBRK_X99Y125/VBRK_NE4C1 VBRK_X99Y126/VBRK_WR1END1 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL12->BRAM_LOGIC_OUTS_B5_1 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X38Y116/INT_L.LOGIC_OUTS_L5->>NE6BEG1 INT_L_X40Y120/INT_L.NE6END1->>NL1BEG0 INT_L_X40Y121/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y121/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][22] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX24 CLBLL_L_X32Y120/CLBLL_LL_B5 CLBLM_L_X34Y119/CLBLM_WW2A3 CLBLM_L_X34Y120/CLBLM_IMUX22 CLBLM_L_X34Y120/CLBLM_M_C3 CLBLM_L_X34Y121/CLBLM_EL1BEG3 CLBLM_R_X33Y119/CLBLM_WW2A3 CLBLM_R_X33Y121/CLBLM_EL1BEG3 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y122/CLBLM_M_AQ INT_L_X32Y119/WW2END3 INT_L_X32Y120/IMUX_L24 INT_L_X32Y120/WW2END_N0_3 INT_L_X34Y119/SS2END3 INT_L_X34Y119/WW2BEG3 INT_L_X34Y120/IMUX_L22 INT_L_X34Y120/SL1END3 INT_L_X34Y120/SS2A3 INT_L_X34Y120/SS2END_N0_3 INT_L_X34Y121/EL1END3 INT_L_X34Y121/SL1BEG3 INT_L_X34Y121/SS2BEG3 INT_R_X33Y119/WW2A3 INT_R_X33Y121/EL1BEG3 INT_R_X33Y122/EL1BEG_N3 INT_R_X33Y122/LOGIC_OUTS4 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X33Y122/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y120/INT_L.WW2END_N0_3->>IMUX_L24 INT_L_X34Y119/INT_L.SS2END3->>WW2BEG3 INT_L_X34Y120/INT_L.SL1END3->>IMUX_L22 INT_L_X34Y121/INT_L.EL1END3->>SL1BEG3 INT_L_X34Y121/INT_L.EL1END3->>SS2BEG3 INT_R_X33Y122/INT_R.LOGIC_OUTS4->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][22] - 
wires: CLBLM_L_X34Y120/CLBLM_IMUX29 CLBLM_L_X34Y120/CLBLM_M_C2 CLBLM_L_X34Y121/CLBLM_IMUX17 CLBLM_L_X34Y121/CLBLM_M_B3 CLBLM_L_X34Y121/CLBLM_NE2A0 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y120/CLBLM_L_AQ CLBLM_R_X33Y121/CLBLM_NE2A0 INT_L_X34Y120/FAN_BOUNCE_S3_4 INT_L_X34Y120/IMUX_L29 INT_L_X34Y120/NE2END_S3_0 INT_L_X34Y121/FAN_ALT4 INT_L_X34Y121/FAN_BOUNCE4 INT_L_X34Y121/IMUX_L17 INT_L_X34Y121/NE2END0 INT_R_X33Y120/LOGIC_OUTS0 INT_R_X33Y120/NE2BEG0 INT_R_X33Y121/NE2A0 
pips: CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X34Y120/INT_L.FAN_BOUNCE_S3_4->>IMUX_L29 INT_L_X34Y121/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X34Y121/INT_L.NE2END0->>FAN_ALT4 INT_L_X34Y121/INT_L.NE2END0->>IMUX_L17 INT_R_X33Y120/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][22] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX27 CLBLL_L_X32Y120/CLBLL_LL_B4 CLBLL_L_X32Y121/CLBLL_IMUX34 CLBLL_L_X32Y121/CLBLL_L_C6 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y120/CLBLM_M_AQ CLBLM_L_X34Y120/CLBLM_WR1END1 CLBLM_R_X33Y120/CLBLM_WR1END1 INT_L_X32Y120/IMUX_L27 INT_L_X32Y120/NL1BEG1 INT_L_X32Y120/WR1END2 INT_L_X32Y121/IMUX_L34 INT_L_X32Y121/NL1END1 INT_L_X34Y120/LOGIC_OUTS_L4 INT_L_X34Y120/WR1BEG1 INT_R_X33Y120/WR1BEG2 INT_R_X33Y120/WR1END1 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X34Y120/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y120/INT_L.WR1END2->>IMUX_L27 INT_L_X32Y120/INT_L.WR1END2->>NL1BEG1 INT_L_X32Y121/INT_L.NL1END1->>IMUX_L34 INT_L_X34Y120/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X33Y120/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[24] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX20 CLBLL_L_X32Y121/CLBLL_L_C2 CLBLL_L_X32Y121/CLBLL_WW4C2 CLBLL_R_X29Y115/CLBLL_NW4A2 CLBLL_R_X29Y121/CLBLL_NE2A2 CLBLM_L_X30Y115/CLBLM_NW4A2 CLBLM_L_X30Y121/CLBLM_IMUX44 CLBLM_L_X30Y121/CLBLM_M_D4 CLBLM_L_X30Y121/CLBLM_NE2A2 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y121/CLBLM_L_AMUX CLBLM_L_X34Y121/CLBLM_WW4A2 CLBLM_L_X34Y126/CLBLM_SW4A2 CLBLM_L_X36Y122/CLBLM_NE2A3 CLBLM_L_X36Y122/CLBLM_NW4A3 CLBLM_R_X33Y121/CLBLM_WW4A2 CLBLM_R_X33Y126/CLBLM_SW4A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C2_0 DSP_R_X35Y120/DSP_NE2A3_2 DSP_R_X35Y120/DSP_NW4A3_2 HCLK_R_X82Y130/HCLK_SW6C2 HCLK_R_X86Y130/HCLK_NW6C3 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW4C2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_NE2A3 INT_INTERFACE_R_X35Y122/INT_INTERFACE_NW4A3 INT_L_X28Y119/NE2BEG2 INT_L_X28Y119/NW6END2 INT_L_X28Y120/NE2A2 INT_L_X30Y115/NW6BEG2 INT_L_X30Y115/SS6END1 INT_L_X30Y116/SS6E1 INT_L_X30Y117/SS6D1 INT_L_X30Y118/SS6C1 INT_L_X30Y119/SS6B1 INT_L_X30Y120/SS6A1 INT_L_X30Y121/IMUX_L44 INT_L_X30Y121/NE2END2 INT_L_X30Y121/SS6BEG1 INT_L_X30Y121/WW4END2 INT_L_X32Y121/IMUX_L20 INT_L_X32Y121/SL1END2 INT_L_X32Y121/WW4B2 INT_L_X32Y122/SL1BEG2 INT_L_X32Y122/SW6END2 INT_L_X34Y121/ER1BEG3 INT_L_X34Y121/LOGIC_OUTS_L16 INT_L_X34Y121/WW4BEG2 INT_L_X34Y126/NW6END3 INT_L_X34Y126/SW6BEG2 INT_L_X36Y122/NE2END3 INT_L_X36Y122/NW6BEG3 INT_R_X29Y115/NW6A2 INT_R_X29Y116/NW6B2 INT_R_X29Y117/NW6C2 INT_R_X29Y118/NW6D2 INT_R_X29Y119/NW6E2 INT_R_X29Y120/NE2BEG2 INT_R_X29Y120/NE2END2 INT_R_X29Y121/NE2A2 INT_R_X31Y121/WW4C2 INT_R_X33Y121/WW4A2 INT_R_X33Y122/SW6E2 INT_R_X33Y123/SW6D2 INT_R_X33Y124/SW6C2 INT_R_X33Y125/SW6B2 INT_R_X33Y126/SW6A2 INT_R_X35Y121/ER1END3 INT_R_X35Y121/NE2BEG3 INT_R_X35Y122/ER1END_N3_3 INT_R_X35Y122/NE2A3 INT_R_X35Y122/NW6A3 INT_R_X35Y123/NW6B3 INT_R_X35Y124/NW6C3 INT_R_X35Y125/NW6D3 INT_R_X35Y126/NW6E3 VBRK_X73Y120/VBRK_NW4A2 VBRK_X73Y126/VBRK_NE2A2 VBRK_X79Y126/VBRK_WW4C2 VBRK_X89Y127/VBRK_NE2A3 VBRK_X89Y127/VBRK_NW4A3 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X34Y121/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y119/INT_L.NW6END2->>NE2BEG2 INT_L_X30Y115/INT_L.SS6END1->>NW6BEG2 INT_L_X30Y121/INT_L.NE2END2->>IMUX_L44 INT_L_X30Y121/INT_L.WW4END2->>SS6BEG1 INT_L_X32Y121/INT_L.SL1END2->>IMUX_L20 INT_L_X32Y122/INT_L.SW6END2->>SL1BEG2 INT_L_X34Y121/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_L_X34Y121/INT_L.LOGIC_OUTS_L16->>WW4BEG2 INT_L_X34Y126/INT_L.NW6END3->>SW6BEG2 INT_L_X36Y122/INT_L.NE2END3->>NW6BEG3 INT_R_X29Y120/INT_R.NE2END2->>NE2BEG2 INT_R_X35Y121/INT_R.ER1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[24] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX21 CLBLL_L_X32Y121/CLBLL_L_C4 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS1 CLBLM_L_X34Y120/CLBLM_L_BQ CLBLM_L_X34Y121/CLBLM_IMUX18 CLBLM_L_X34Y121/CLBLM_M_B2 CLBLM_L_X34Y122/CLBLM_NW2A0 CLBLM_R_X33Y122/CLBLM_NW2A0 INT_L_X32Y121/IMUX_L21 INT_L_X32Y121/WL1END2 INT_L_X34Y120/LOGIC_OUTS_L1 INT_L_X34Y120/NL1BEG0 INT_L_X34Y120/NL1END_S3_0 INT_L_X34Y120/NR1BEG1 INT_L_X34Y121/IMUX_L18 INT_L_X34Y121/NL1END0 INT_L_X34Y121/NR1END1 INT_L_X34Y121/NW2BEG0 INT_L_X34Y122/NW2A0 INT_R_X33Y121/NW2END_S0_0 INT_R_X33Y121/WL1BEG2 INT_R_X33Y122/NW2END0 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X32Y121/INT_L.WL1END2->>IMUX_L21 INT_L_X34Y120/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X34Y120/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X34Y121/INT_L.NL1END0->>NW2BEG0 INT_L_X34Y121/INT_L.NR1END1->>IMUX_L18 INT_R_X33Y121/INT_R.NW2END_S0_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][25]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][25]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][25]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_WW4B2 BRAM_L_X38Y120/BRAM_WW4B2_1 CLBLL_L_X32Y122/CLBLL_WW4C2 CLBLL_R_X29Y122/CLBLL_WW2A1 CLBLM_L_X28Y122/CLBLM_IMUX0 CLBLM_L_X28Y122/CLBLM_L_A3 CLBLM_L_X30Y122/CLBLM_WW2A1 CLBLM_L_X34Y122/CLBLM_WW4A2 CLBLM_L_X36Y121/CLBLM_WW4END2 CLBLM_R_X33Y122/CLBLM_WW4A2 CLBLM_R_X37Y121/CLBLM_WW4B2 CLBLM_R_X39Y121/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y121/CLBLM_M_C CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C2_1 DSP_R_X35Y120/DSP_WW4END2_1 INT_INTERFACE_R_X31Y122/INT_INTERFACE_WW4C2 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WW4END2 INT_L_X28Y122/FAN_ALT7 INT_L_X28Y122/FAN_BOUNCE7 INT_L_X28Y122/IMUX_L0 INT_L_X28Y122/WW2END1 INT_L_X30Y122/WW2BEG1 INT_L_X30Y122/WW4END2 INT_L_X32Y122/WW4B2 INT_L_X34Y122/NW2END2 INT_L_X34Y122/WW4BEG2 INT_L_X36Y121/WW4C2 INT_L_X38Y121/WW4A2 INT_R_X29Y122/WW2A1 INT_R_X31Y122/WW4C2 INT_R_X33Y122/WW4A2 INT_R_X35Y121/NW2BEG2 INT_R_X35Y121/WW4END2 INT_R_X35Y122/NW2A2 INT_R_X37Y121/WW4B2 INT_R_X39Y121/LOGIC_OUTS14 INT_R_X39Y121/WW4BEG2 VBRK_X73Y127/VBRK_WW2A1 VBRK_X79Y127/VBRK_WW4C2 VBRK_X89Y126/VBRK_WW4END2 
pips: CLBLM_L_X28Y122/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y121/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y122/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X28Y122/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X28Y122/INT_L.WW2END1->>FAN_ALT7 INT_L_X30Y122/INT_L.WW4END2->>WW2BEG1 INT_L_X34Y122/INT_L.NW2END2->>WW4BEG2 INT_R_X35Y121/INT_R.WW4END2->>NW2BEG2 INT_R_X39Y121/INT_R.LOGIC_OUTS14->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][25]_i_5_n_0 - 
wires: CLBLL_R_X29Y122/CLBLL_WW2A2 CLBLM_L_X28Y122/CLBLM_IMUX6 CLBLM_L_X28Y122/CLBLM_L_A1 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y122/CLBLM_L_C CLBLM_L_X30Y122/CLBLM_WW2A2 INT_L_X28Y122/IMUX_L6 INT_L_X28Y122/WW2END2 INT_L_X30Y122/LOGIC_OUTS_L10 INT_L_X30Y122/WW2BEG2 INT_R_X29Y122/WW2A2 VBRK_X73Y127/VBRK_WW2A2 
pips: CLBLM_L_X28Y122/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y122/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X28Y122/INT_L.WW2END2->>IMUX_L6 INT_L_X30Y122/INT_L.LOGIC_OUTS_L10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][25]_i_6_n_0 - 
wires: CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y121/CLBLL_L_A CLBLL_L_X32Y121/CLBLL_WW4A0 CLBLL_R_X29Y121/CLBLL_WW4C0 CLBLM_L_X28Y122/CLBLM_IMUX10 CLBLM_L_X28Y122/CLBLM_L_A4 CLBLM_L_X30Y121/CLBLM_WW4C0 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4A0_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW4A0 INT_L_X28Y120/WW4END_S0_0 INT_L_X28Y121/NN2BEG0 INT_L_X28Y121/WW4END0 INT_L_X28Y122/IMUX_L10 INT_L_X28Y122/NN2A0 INT_L_X28Y122/NN2END_S2_0 INT_L_X28Y122/SR1BEG_S0 INT_L_X28Y123/NN2END0 INT_L_X30Y121/WW4B0 INT_L_X32Y121/LOGIC_OUTS_L8 INT_L_X32Y121/WW4BEG0 INT_R_X29Y121/WW4C0 INT_R_X31Y121/WW4A0 VBRK_X73Y126/VBRK_WW4C0 VBRK_X79Y126/VBRK_WW4A0 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X28Y122/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X28Y121/INT_L.WW4END0->>NN2BEG0 INT_L_X28Y122/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X28Y122/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X32Y121/INT_L.LOGIC_OUTS_L8->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_38 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L22 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B22 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU12 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B22_4 CLBLM_R_X39Y121/CLBLM_IMUX28 CLBLM_R_X39Y121/CLBLM_M_C4 INT_L_X38Y123/SE2A0 INT_L_X38Y124/LOGIC_OUTS_L22 INT_L_X38Y124/SE2BEG0 INT_R_X39Y121/IMUX28 INT_R_X39Y121/SR1END1 INT_R_X39Y122/SL1END0 INT_R_X39Y122/SR1BEG1 INT_R_X39Y123/SE2END0 INT_R_X39Y123/SL1BEG0 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU12->BRAM_LOGIC_OUTS_B22_4 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y124/INT_L.LOGIC_OUTS_L22->>SE2BEG0 INT_R_X39Y121/INT_R.SR1END1->>IMUX28 INT_R_X39Y122/INT_R.SL1END0->>SR1BEG1 INT_R_X39Y123/INT_R.SE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_6 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L0 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B0 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU12 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B0_4 CLBLL_L_X40Y121/CLBLL_SW2A2 CLBLL_L_X40Y124/CLBLL_ER1BEG2 CLBLM_R_X39Y121/CLBLM_IMUX29 CLBLM_R_X39Y121/CLBLM_M_C2 CLBLM_R_X39Y121/CLBLM_SW2A2 CLBLM_R_X39Y124/CLBLM_ER1BEG2 INT_L_X38Y124/ER1BEG1 INT_L_X38Y124/LOGIC_OUTS_L0 INT_L_X40Y121/SW2A2 INT_L_X40Y122/SS2END2 INT_L_X40Y122/SW2BEG2 INT_L_X40Y123/SS2A2 INT_L_X40Y124/ER1END2 INT_L_X40Y124/SS2BEG2 INT_R_X39Y121/IMUX29 INT_R_X39Y121/SW2END2 INT_R_X39Y124/ER1BEG2 INT_R_X39Y124/ER1END1 VBRK_X99Y126/VBRK_SW2A2 VBRK_X99Y129/VBRK_ER1BEG2 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU12->BRAM_LOGIC_OUTS_B0_4 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X38Y124/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X40Y122/INT_L.SS2END2->>SW2BEG2 INT_L_X40Y124/INT_L.ER1END2->>SS2BEG2 INT_R_X39Y121/INT_R.SW2END2->>IMUX29 INT_R_X39Y124/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[25] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L22 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B22 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU12 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B22_4 CLBLL_L_X40Y121/CLBLL_WL1END3 CLBLL_L_X40Y123/CLBLL_NE4C0 CLBLM_R_X39Y121/CLBLM_IMUX31 CLBLM_R_X39Y121/CLBLM_M_C5 CLBLM_R_X39Y121/CLBLM_WL1END3 CLBLM_R_X39Y123/CLBLM_NE4C0 INT_L_X38Y119/LOGIC_OUTS_L22 INT_L_X38Y119/NE6BEG0 INT_L_X40Y121/WL1BEG3 INT_L_X40Y122/SL1END0 INT_L_X40Y122/WL1BEG_N3 INT_L_X40Y123/NE6END0 INT_L_X40Y123/SL1BEG0 INT_R_X39Y119/NE6A0 INT_R_X39Y120/NE6B0 INT_R_X39Y121/IMUX31 INT_R_X39Y121/NE6C0 INT_R_X39Y121/WL1END3 INT_R_X39Y122/NE6D0 INT_R_X39Y122/WL1END_N1_3 INT_R_X39Y123/NE6E0 VBRK_X99Y126/VBRK_WL1END3 VBRK_X99Y128/VBRK_NE4C0 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU12->BRAM_LOGIC_OUTS_B22_4 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X38Y119/INT_L.LOGIC_OUTS_L22->>NE6BEG0 INT_L_X40Y122/INT_L.SL1END0->>WL1BEG_N3 INT_L_X40Y123/INT_L.NE6END0->>SL1BEG0 INT_R_X39Y121/INT_R.WL1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[25] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L0 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B0 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_NW4A0 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_EE2BEG3 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU12 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B0_4 BRAM_L_X38Y115/BRAM_NW4A0_4 BRAM_L_X38Y120/BRAM_EE2BEG3_2 CLBLM_R_X37Y119/CLBLM_NW4A0 CLBLM_R_X37Y122/CLBLM_EE2BEG3 CLBLM_R_X39Y121/CLBLM_IMUX22 CLBLM_R_X39Y121/CLBLM_M_C3 INT_L_X36Y122/EL1BEG3 INT_L_X36Y122/NW6END_S0_0 INT_L_X36Y123/EL1BEG_N3 INT_L_X36Y123/NW6END0 INT_L_X38Y119/LOGIC_OUTS_L0 INT_L_X38Y119/NW6BEG0 INT_L_X38Y122/EE2A3 INT_R_X37Y119/NW6A0 INT_R_X37Y120/NW6B0 INT_R_X37Y121/NW6C0 INT_R_X37Y122/EE2BEG3 INT_R_X37Y122/EL1END3 INT_R_X37Y122/NW6D0 INT_R_X37Y123/NW6E0 INT_R_X39Y121/IMUX22 INT_R_X39Y121/SL1END3 INT_R_X39Y122/EE2END3 INT_R_X39Y122/SL1BEG3 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU12->BRAM_LOGIC_OUTS_B0_4 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X36Y123/INT_L.NW6END0->>EL1BEG_N3 INT_L_X38Y119/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_R_X37Y122/INT_R.EL1END3->>EE2BEG3 INT_R_X39Y121/INT_R.SL1END3->>IMUX22 INT_R_X39Y122/INT_R.EE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][23] - 
wires: CLBLL_L_X32Y120/CLBLL_SE4C2 CLBLL_L_X32Y121/CLBLL_IMUX4 CLBLL_L_X32Y121/CLBLL_LL_A6 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y121/CLBLM_L_CQ CLBLM_L_X30Y122/CLBLM_IMUX20 CLBLM_L_X30Y122/CLBLM_L_C2 CLK_FEED_X78Y125/CLK_FEED_SE4C2 INT_INTERFACE_R_X31Y120/INT_INTERFACE_SE4C2 INT_L_X30Y121/LOGIC_OUTS_L2 INT_L_X30Y121/NR1BEG2 INT_L_X30Y122/IMUX_L20 INT_L_X30Y122/NN2BEG2 INT_L_X30Y122/NR1END2 INT_L_X30Y123/NN2A2 INT_L_X30Y124/NN2END2 INT_L_X30Y124/SE6BEG2 INT_L_X32Y120/NR1BEG2 INT_L_X32Y120/SE6END2 INT_L_X32Y121/IMUX_L4 INT_L_X32Y121/NR1END2 INT_R_X31Y120/SE6E2 INT_R_X31Y121/SE6D2 INT_R_X31Y122/SE6C2 INT_R_X31Y123/SE6B2 INT_R_X31Y124/SE6A2 VBRK_X79Y125/VBRK_SE4C2 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X30Y121/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X30Y121/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X30Y122/INT_L.NR1END2->>IMUX_L20 INT_L_X30Y122/INT_L.NR1END2->>NN2BEG2 INT_L_X30Y124/INT_L.NN2END2->>SE6BEG2 INT_L_X32Y120/INT_L.SE6END2->>NR1BEG2 INT_L_X32Y121/INT_L.NR1END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[25] - 
wires: CLBLL_R_X29Y121/CLBLL_LL_CMUX CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y122/CLBLL_EL1BEG3 CLBLL_R_X29Y122/CLBLL_NE2A0 CLBLM_L_X30Y121/CLBLM_IMUX47 CLBLM_L_X30Y121/CLBLM_M_D5 CLBLM_L_X30Y122/CLBLM_EL1BEG3 CLBLM_L_X30Y122/CLBLM_IMUX30 CLBLM_L_X30Y122/CLBLM_L_C5 CLBLM_L_X30Y122/CLBLM_NE2A0 INT_L_X30Y121/IMUX_L47 INT_L_X30Y121/NE2END_S3_0 INT_L_X30Y122/EL1END3 INT_L_X30Y122/IMUX_L30 INT_L_X30Y122/NE2END0 INT_R_X29Y121/LOGIC_OUTS22 INT_R_X29Y121/NE2BEG0 INT_R_X29Y121/NN2BEG0 INT_R_X29Y122/EL1BEG3 INT_R_X29Y122/NE2A0 INT_R_X29Y122/NN2A0 INT_R_X29Y122/NN2END_S2_0 INT_R_X29Y123/EL1BEG_N3 INT_R_X29Y123/NN2END0 VBRK_X73Y127/VBRK_EL1BEG3 VBRK_X73Y127/VBRK_NE2A0 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y121/INT_L.NE2END_S3_0->>IMUX_L47 INT_L_X30Y122/INT_L.EL1END3->>IMUX_L30 INT_R_X29Y121/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X29Y121/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X29Y123/INT_R.NN2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[25] - 
wires: CLBLM_L_X30Y120/CLBLM_IMUX10 CLBLM_L_X30Y120/CLBLM_L_A4 CLBLM_L_X30Y122/CLBLM_IMUX21 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y122/CLBLM_L_AQ CLBLM_L_X30Y122/CLBLM_L_C4 INT_L_X30Y120/IMUX_L10 INT_L_X30Y120/SS2END0 INT_L_X30Y121/SS2A0 INT_L_X30Y122/IMUX_L21 INT_L_X30Y122/LOGIC_OUTS_L0 INT_L_X30Y122/NL1BEG_N3 INT_L_X30Y122/SS2BEG0 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y122/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X30Y120/INT_L.SS2END0->>IMUX_L10 INT_L_X30Y122/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X30Y122/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X30Y122/INT_L.NL1BEG_N3->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][23] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX11 CLBLL_L_X32Y121/CLBLL_IMUX3 CLBLL_L_X32Y121/CLBLL_LL_A4 CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y121/CLBLL_L_A2 CLBLL_L_X32Y121/CLBLL_L_BQ INT_L_X32Y121/IMUX_L11 INT_L_X32Y121/IMUX_L3 INT_L_X32Y121/LOGIC_OUTS_L1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X32Y121/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X32Y121/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X32Y121/INT_L.LOGIC_OUTS_L1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][23] - 
wires: CLBLL_L_X32Y120/CLBLL_LL_AQ CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y120/CLBLL_WW2A0 CLBLL_L_X32Y121/CLBLL_IMUX9 CLBLL_L_X32Y121/CLBLL_L_A5 CLBLM_L_X30Y120/CLBLM_IMUX0 CLBLM_L_X30Y120/CLBLM_L_A3 CLK_FEED_X78Y125/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y120/INT_INTERFACE_WW2A0 INT_L_X30Y119/FAN_BOUNCE_S3_2 INT_L_X30Y120/FAN_ALT2 INT_L_X30Y120/FAN_BOUNCE2 INT_L_X30Y120/IMUX_L0 INT_L_X30Y120/WW2END0 INT_L_X32Y120/LOGIC_OUTS_L4 INT_L_X32Y120/NR1BEG0 INT_L_X32Y120/WW2BEG0 INT_L_X32Y121/IMUX_L9 INT_L_X32Y121/NR1END0 INT_R_X31Y120/WW2A0 VBRK_X79Y125/VBRK_WW2A0 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X30Y120/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y120/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X30Y120/INT_L.WW2END0->>FAN_ALT2 INT_L_X32Y120/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X32Y120/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X32Y121/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][26]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][26]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][26]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_SW4END1 BRAM_L_X38Y115/BRAM_SW4END1_0 CLBLL_L_X32Y114/CLBLL_WW4C2 CLBLL_R_X29Y114/CLBLL_NW4A2 CLBLL_R_X29Y119/CLBLL_IMUX28 CLBLL_R_X29Y119/CLBLL_LL_C4 CLBLM_L_X30Y114/CLBLM_NW4A2 CLBLM_L_X34Y114/CLBLM_WW4A2 CLBLM_L_X36Y115/CLBLM_WW2END1 CLBLM_R_X33Y114/CLBLM_WW4A2 CLBLM_R_X37Y115/CLBLM_SW4END1 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y119/CLBLM_M_B CLK_FEED_X78Y119/CLK_FEED_WW4C2 DSP_R_X35Y115/DSP_WW2END1_0 INT_INTERFACE_R_X31Y114/INT_INTERFACE_WW4C2 INT_INTERFACE_R_X35Y115/INT_INTERFACE_WW2END1 INT_L_X28Y118/NE2BEG2 INT_L_X28Y118/NW6END2 INT_L_X28Y119/NE2A2 INT_L_X30Y114/NW6BEG2 INT_L_X30Y114/WW4END2 INT_L_X32Y114/WW4B2 INT_L_X34Y114/SW2END1 INT_L_X34Y114/WW4BEG2 INT_L_X36Y115/WW2A1 INT_L_X38Y115/SW6E1 INT_L_X38Y116/SW6D1 INT_L_X38Y117/SW6C1 INT_L_X38Y118/SW6B1 INT_L_X38Y119/SW6A1 INT_R_X29Y114/NW6A2 INT_R_X29Y115/NW6B2 INT_R_X29Y116/NW6C2 INT_R_X29Y117/NW6D2 INT_R_X29Y118/NW6E2 INT_R_X29Y119/IMUX28 INT_R_X29Y119/NE2END2 INT_R_X31Y114/WW4C2 INT_R_X33Y114/WW4A2 INT_R_X35Y114/SW2A1 INT_R_X35Y115/SW2BEG1 INT_R_X35Y115/WW2END1 INT_R_X37Y115/SW6END1 INT_R_X37Y115/WW2BEG1 INT_R_X39Y119/LOGIC_OUTS13 INT_R_X39Y119/SW6BEG1 VBRK_X73Y119/VBRK_NW4A2 VBRK_X79Y119/VBRK_WW4C2 VBRK_X89Y120/VBRK_WW2END1 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y118/INT_L.NW6END2->>NE2BEG2 INT_L_X30Y114/INT_L.WW4END2->>NW6BEG2 INT_L_X34Y114/INT_L.SW2END1->>WW4BEG2 INT_R_X29Y119/INT_R.NE2END2->>IMUX28 INT_R_X35Y115/INT_R.WW2END1->>SW2BEG1 INT_R_X37Y115/INT_R.SW6END1->>WW2BEG1 INT_R_X39Y119/INT_R.LOGIC_OUTS13->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][26]_i_5_n_0 - 
wires: CLBLL_R_X29Y119/CLBLL_IMUX35 CLBLL_R_X29Y119/CLBLL_LL_C6 CLBLL_R_X29Y121/CLBLL_SW2A1 CLBLM_L_X30Y121/CLBLM_SW2A1 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y122/CLBLM_L_D CLBLM_L_X30Y122/CLBLM_L_DMUX INT_L_X30Y121/SW2A1 INT_L_X30Y122/LOGIC_OUTS_L19 INT_L_X30Y122/SW2BEG1 INT_R_X29Y119/IMUX35 INT_R_X29Y119/SS2END1 INT_R_X29Y120/SS2A1 INT_R_X29Y121/SS2BEG1 INT_R_X29Y121/SW2END1 VBRK_X73Y126/VBRK_SW2A1 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X30Y122/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X30Y122/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y122/INT_L.LOGIC_OUTS_L19->>SW2BEG1 INT_R_X29Y119/INT_R.SS2END1->>IMUX35 INT_R_X29Y121/INT_R.SW2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][26]_i_6_n_0 - 
wires: CLBLL_L_X32Y127/CLBLL_WW4B0 CLBLL_R_X29Y119/CLBLL_IMUX22 CLBLL_R_X29Y119/CLBLL_LL_C3 CLBLL_R_X29Y127/CLBLL_WW4END0 CLBLM_L_X30Y127/CLBLM_WW4END0 CLBLM_R_X33Y121/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y121/CLBLM_L_A CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4B0_6 HCLK_R_X71Y130/HCLK_SS6B3 HCLK_R_X82Y130/HCLK_NN6C0 INT_INTERFACE_R_X31Y127/INT_INTERFACE_WW4B0 INT_L_X30Y127/WW4C0 INT_L_X32Y127/WW4A0 INT_R_X29Y119/IMUX22 INT_R_X29Y119/SL1END3 INT_R_X29Y120/SL1BEG3 INT_R_X29Y120/SS6END3 INT_R_X29Y121/SS6E3 INT_R_X29Y121/SS6END_N0_3 INT_R_X29Y122/SS6D3 INT_R_X29Y123/SS6C3 INT_R_X29Y124/SS6B3 INT_R_X29Y125/SS6A3 INT_R_X29Y126/SS6BEG3 INT_R_X29Y126/WW4END_S0_0 INT_R_X29Y127/WW4END0 INT_R_X31Y127/WW4B0 INT_R_X33Y121/LOGIC_OUTS8 INT_R_X33Y121/NN6BEG0 INT_R_X33Y122/NN6A0 INT_R_X33Y123/NN6B0 INT_R_X33Y124/NN6C0 INT_R_X33Y125/NN6D0 INT_R_X33Y126/NN6E0 INT_R_X33Y126/NN6END_S1_0 INT_R_X33Y127/NN6END0 INT_R_X33Y127/WW4BEG0 VBRK_X73Y133/VBRK_WW4END0 VBRK_X79Y133/VBRK_WW4B0 
pips: CLBLL_R_X29Y119/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X33Y121/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X29Y119/INT_R.SL1END3->>IMUX22 INT_R_X29Y120/INT_R.SS6END3->>SL1BEG3 INT_R_X29Y126/INT_R.WW4END_S0_0->>SS6BEG3 INT_R_X33Y121/INT_R.LOGIC_OUTS8->>NN6BEG0 INT_R_X33Y127/INT_R.NN6END0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_37 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L20 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B20 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL13 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B20_1 CLBLM_R_X39Y119/CLBLM_IMUX24 CLBLM_R_X39Y119/CLBLM_M_B5 INT_L_X38Y120/ER1BEG_S0 INT_L_X38Y120/SR1END3 INT_L_X38Y121/ER1BEG0 INT_L_X38Y121/LOGIC_OUTS_L20 INT_L_X38Y121/SR1BEG3 INT_L_X38Y121/SR1END_N3_3 INT_R_X39Y119/IMUX24 INT_R_X39Y119/SS2END0 INT_R_X39Y120/SS2A0 INT_R_X39Y121/ER1END0 INT_R_X39Y121/SS2BEG0 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B20->>INT_INTERFACE_LOGIC_OUTS_L20 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL13->BRAM_LOGIC_OUTS_B20_1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X38Y120/INT_L.SR1END3->>ER1BEG_S0 INT_L_X38Y121/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_R_X39Y119/INT_R.SS2END0->>IMUX24 INT_R_X39Y121/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_5 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L2 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B2 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL13 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B2_1 CLBLM_R_X39Y119/CLBLM_IMUX12 CLBLM_R_X39Y119/CLBLM_M_B6 INT_L_X38Y121/EL1BEG1 INT_L_X38Y121/LOGIC_OUTS_L2 INT_R_X39Y119/IMUX12 INT_R_X39Y119/SS2END1 INT_R_X39Y120/SS2A1 INT_R_X39Y121/EL1END1 INT_R_X39Y121/SS2BEG1 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL13->BRAM_LOGIC_OUTS_B2_1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X38Y121/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_R_X39Y119/INT_R.SS2END1->>IMUX12 INT_R_X39Y121/INT_R.EL1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[26] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L20 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B20 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL13 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B20_1 CLBLM_R_X39Y119/CLBLM_IMUX27 CLBLM_R_X39Y119/CLBLM_M_B4 INT_L_X38Y116/LOGIC_OUTS_L20 INT_L_X38Y116/NN2BEG2 INT_L_X38Y117/NN2A2 INT_L_X38Y118/NE2BEG2 INT_L_X38Y118/NN2END2 INT_L_X38Y119/NE2A2 INT_R_X39Y119/IMUX27 INT_R_X39Y119/NE2END2 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B20->>INT_INTERFACE_LOGIC_OUTS_L20 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL13->BRAM_LOGIC_OUTS_B20_1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X38Y116/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X38Y118/INT_L.NN2END2->>NE2BEG2 INT_R_X39Y119/INT_R.NE2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[26] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L2 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B2 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL13 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B2_1 CLBLM_R_X39Y119/CLBLM_IMUX18 CLBLM_R_X39Y119/CLBLM_M_B2 INT_L_X38Y116/LOGIC_OUTS_L2 INT_L_X38Y116/NE2BEG2 INT_L_X38Y117/NE2A2 INT_R_X39Y117/NE2END2 INT_R_X39Y117/NL1BEG1 INT_R_X39Y118/NL1END1 INT_R_X39Y118/NR1BEG1 INT_R_X39Y119/IMUX18 INT_R_X39Y119/NR1END1 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL13->BRAM_LOGIC_OUTS_B2_1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X38Y116/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X39Y117/INT_R.NE2END2->>NL1BEG1 INT_R_X39Y118/INT_R.NL1END1->>NR1BEG1 INT_R_X39Y119/INT_R.NR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][24] - 
wires: CLBLL_L_X32Y122/CLBLL_WW4C1 CLBLM_L_X30Y122/CLBLM_IMUX36 CLBLM_L_X30Y122/CLBLM_L_D2 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS5 CLBLM_L_X34Y120/CLBLM_M_BQ CLBLM_L_X34Y121/CLBLM_IMUX22 CLBLM_L_X34Y121/CLBLM_M_C3 CLBLM_L_X34Y122/CLBLM_WW4A1 CLBLM_R_X33Y122/CLBLM_WW4A1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C1_1 INT_INTERFACE_R_X31Y122/INT_INTERFACE_WW4C1 INT_L_X30Y122/GFAN1 INT_L_X30Y122/IMUX_L36 INT_L_X30Y122/WW4END1 INT_L_X32Y122/WW4B1 INT_L_X34Y120/LOGIC_OUTS_L5 INT_L_X34Y120/NN2BEG1 INT_L_X34Y121/FAN_BOUNCE_S3_2 INT_L_X34Y121/IMUX_L22 INT_L_X34Y121/NN2A1 INT_L_X34Y122/FAN_ALT2 INT_L_X34Y122/FAN_BOUNCE2 INT_L_X34Y122/NN2END1 INT_L_X34Y122/WW4BEG1 INT_R_X31Y122/WW4C1 INT_R_X33Y122/WW4A1 VBRK_X79Y127/VBRK_WW4C1 
pips: CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X34Y120/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X30Y122/INT_L.GFAN1->>IMUX_L36 INT_L_X30Y122/INT_L.WW4END1->>GFAN1 INT_L_X34Y120/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X34Y121/INT_L.FAN_BOUNCE_S3_2->>IMUX_L22 INT_L_X34Y122/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X34Y122/INT_L.NN2END1->>FAN_ALT2 INT_L_X34Y122/INT_L.NN2END1->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[26] - 
wires: CLBLL_L_X32Y121/CLBLL_EE4B0 CLBLL_R_X29Y121/CLBLL_EE4BEG0 CLBLL_R_X29Y121/CLBLL_LL_AQ CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y122/CLBLL_NE2A3 CLBLM_L_X30Y121/CLBLM_EE4BEG0 CLBLM_L_X30Y122/CLBLM_IMUX46 CLBLM_L_X30Y122/CLBLM_L_D5 CLBLM_L_X30Y122/CLBLM_NE2A3 CLBLM_R_X33Y122/CLBLM_IMUX34 CLBLM_R_X33Y122/CLBLM_L_C6 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B0_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_EE4B0 INT_L_X30Y121/EE4A0 INT_L_X30Y122/IMUX_L46 INT_L_X30Y122/NE2END3 INT_L_X32Y121/EE4C0 INT_R_X29Y121/EE4BEG0 INT_R_X29Y121/LOGIC_OUTS4 INT_R_X29Y121/NE2BEG3 INT_R_X29Y121/NL1BEG_N3 INT_R_X29Y122/NE2A3 INT_R_X31Y121/EE4B0 INT_R_X33Y121/EE4END0 INT_R_X33Y121/NN2BEG0 INT_R_X33Y122/IMUX34 INT_R_X33Y122/NN2A0 INT_R_X33Y122/NN2END_S2_0 INT_R_X33Y122/SR1BEG_S0 INT_R_X33Y123/NN2END0 VBRK_X73Y126/VBRK_EE4BEG0 VBRK_X73Y127/VBRK_NE2A3 VBRK_X79Y126/VBRK_EE4B0 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X33Y122/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X30Y122/INT_L.NE2END3->>IMUX_L46 INT_R_X29Y121/INT_R.LOGIC_OUTS4->>EE4BEG0 INT_R_X29Y121/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X29Y121/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X33Y121/INT_R.EE4END0->>NN2BEG0 INT_R_X33Y122/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X33Y122/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[26] - 
wires: CLBLL_L_X32Y118/CLBLL_SE4C1 CLBLL_L_X32Y119/CLBLL_IMUX35 CLBLL_L_X32Y119/CLBLL_LL_C6 CLBLM_L_X30Y122/CLBLM_IMUX39 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y122/CLBLM_L_BQ CLBLM_L_X30Y122/CLBLM_L_D3 CLK_FEED_X78Y123/CLK_FEED_SE4C1 INT_INTERFACE_R_X31Y118/INT_INTERFACE_SE4C1 INT_L_X30Y122/IMUX_L39 INT_L_X30Y122/LOGIC_OUTS_L1 INT_L_X30Y122/NL1BEG0 INT_L_X30Y122/NL1END_S3_0 INT_L_X30Y122/SE6BEG1 INT_L_X30Y123/NL1END0 INT_L_X32Y118/NE2BEG1 INT_L_X32Y118/SE6END1 INT_L_X32Y119/IMUX_L35 INT_L_X32Y119/NE2A1 INT_L_X32Y119/WR1END2 INT_R_X31Y118/SE6E1 INT_R_X31Y119/SE6D1 INT_R_X31Y120/SE6C1 INT_R_X31Y121/SE6B1 INT_R_X31Y122/SE6A1 INT_R_X33Y119/NE2END1 INT_R_X33Y119/WR1BEG2 VBRK_X79Y123/VBRK_SE4C1 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X30Y122/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X30Y122/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X30Y122/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X30Y122/INT_L.LOGIC_OUTS_L1->>SE6BEG1 INT_L_X30Y122/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X32Y118/INT_L.SE6END1->>NE2BEG1 INT_L_X32Y119/INT_L.WR1END2->>IMUX_L35 INT_R_X33Y119/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][24] - 
wires: CLBLM_L_X34Y121/CLBLM_ER1BEG3 CLBLM_L_X34Y121/CLBLM_IMUX31 CLBLM_L_X34Y121/CLBLM_M_C5 CLBLM_R_X33Y121/CLBLM_ER1BEG3 CLBLM_R_X33Y121/CLBLM_IMUX6 CLBLM_R_X33Y121/CLBLM_L_A1 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y122/CLBLM_M_BQ INT_L_X34Y121/ER1END3 INT_L_X34Y121/IMUX_L31 INT_L_X34Y122/ER1END_N3_3 INT_R_X33Y121/ER1BEG3 INT_R_X33Y121/IMUX6 INT_R_X33Y121/SR1END2 INT_R_X33Y122/LOGIC_OUTS5 INT_R_X33Y122/SR1BEG2 
pips: CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X33Y122/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X34Y121/INT_L.ER1END3->>IMUX_L31 INT_R_X33Y121/INT_R.SR1END2->>ER1BEG3 INT_R_X33Y121/INT_R.SR1END2->>IMUX6 INT_R_X33Y122/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][24] - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX28 CLBLL_L_X32Y119/CLBLL_LL_C4 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y120/CLBLM_L_BQ CLBLM_R_X33Y121/CLBLM_IMUX0 CLBLM_R_X33Y121/CLBLM_L_A3 INT_L_X32Y119/BYP_ALT4 INT_L_X32Y119/BYP_BOUNCE4 INT_L_X32Y119/IMUX_L28 INT_L_X32Y119/WL1END1 INT_R_X33Y119/SR1END2 INT_R_X33Y119/WL1BEG1 INT_R_X33Y120/FAN_BOUNCE_S3_2 INT_R_X33Y120/LOGIC_OUTS1 INT_R_X33Y120/NR1BEG1 INT_R_X33Y120/SR1BEG2 INT_R_X33Y121/FAN_ALT2 INT_R_X33Y121/FAN_BOUNCE2 INT_R_X33Y121/IMUX0 INT_R_X33Y121/NR1END1 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X32Y119/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y119/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X32Y119/INT_L.WL1END1->>BYP_ALT4 INT_R_X33Y119/INT_R.SR1END2->>WL1BEG1 INT_R_X33Y120/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X33Y120/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X33Y121/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X33Y121/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X33Y121/INT_R.NR1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][27]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][27]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][27]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_WW4B2 BRAM_L_X38Y120/BRAM_WW4B2_0 CLBLL_L_X32Y117/CLBLL_NW4A2 CLBLM_L_X30Y120/CLBLM_IMUX32 CLBLM_L_X30Y120/CLBLM_M_C1 CLBLM_L_X34Y121/CLBLM_SW4A1 CLBLM_L_X36Y120/CLBLM_WW4END2 CLBLM_R_X33Y121/CLBLM_SW4A1 CLBLM_R_X37Y120/CLBLM_WW4B2 CLBLM_R_X39Y120/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y120/CLBLM_M_C CLK_FEED_X78Y122/CLK_FEED_NW4A2 DSP_R_X35Y120/DSP_WW4END2_0 INT_INTERFACE_R_X31Y117/INT_INTERFACE_NW4A2 INT_INTERFACE_R_X35Y120/INT_INTERFACE_WW4END2 INT_L_X30Y119/SR1END3 INT_L_X30Y120/IMUX_L32 INT_L_X30Y120/SR1BEG3 INT_L_X30Y120/SR1END2 INT_L_X30Y120/SR1END_N3_3 INT_L_X30Y121/NW6END2 INT_L_X30Y121/SR1BEG2 INT_L_X32Y117/NW6BEG2 INT_L_X32Y117/SW6END1 INT_L_X34Y121/NW2END2 INT_L_X34Y121/SW6BEG1 INT_L_X36Y120/WW4C2 INT_L_X38Y120/WW4A2 INT_R_X31Y117/NW6A2 INT_R_X31Y118/NW6B2 INT_R_X31Y119/NW6C2 INT_R_X31Y120/NW6D2 INT_R_X31Y121/NW6E2 INT_R_X33Y117/SW6E1 INT_R_X33Y118/SW6D1 INT_R_X33Y119/SW6C1 INT_R_X33Y120/SW6B1 INT_R_X33Y121/SW6A1 INT_R_X35Y120/NW2BEG2 INT_R_X35Y120/WW4END2 INT_R_X35Y121/NW2A2 INT_R_X37Y120/WW4B2 INT_R_X39Y120/LOGIC_OUTS14 INT_R_X39Y120/WW4BEG2 VBRK_X79Y122/VBRK_NW4A2 VBRK_X89Y125/VBRK_WW4END2 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y120/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y120/INT_L.SR1END2->>SR1BEG3 INT_L_X30Y120/INT_L.SR1END_N3_3->>IMUX_L32 INT_L_X30Y121/INT_L.NW6END2->>SR1BEG2 INT_L_X32Y117/INT_L.SW6END1->>NW6BEG2 INT_L_X34Y121/INT_L.NW2END2->>SW6BEG1 INT_R_X35Y120/INT_R.WW4END2->>NW2BEG2 INT_R_X39Y120/INT_R.LOGIC_OUTS14->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][27]_i_5_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_WW4C1 CLBLM_L_X30Y120/CLBLM_IMUX35 CLBLM_L_X30Y120/CLBLM_M_C6 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS19 CLBLM_L_X34Y120/CLBLM_L_D CLBLM_L_X34Y120/CLBLM_L_DMUX CLBLM_L_X34Y120/CLBLM_WW4A1 CLBLM_R_X33Y120/CLBLM_WW4A1 CLK_FEED_X78Y125/CLK_FEED_WW4C1 INT_INTERFACE_R_X31Y120/INT_INTERFACE_WW4C1 INT_L_X30Y120/GFAN0 INT_L_X30Y120/IMUX_L35 INT_L_X30Y120/WW4END1 INT_L_X32Y120/WW4B1 INT_L_X34Y120/LOGIC_OUTS_L19 INT_L_X34Y120/WW4BEG1 INT_R_X31Y120/WW4C1 INT_R_X33Y120/WW4A1 VBRK_X79Y125/VBRK_WW4C1 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y120/INT_L.GFAN0->>IMUX_L35 INT_L_X30Y120/INT_L.WW4END1->>GFAN0 INT_L_X34Y120/INT_L.LOGIC_OUTS_L19->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][27]_i_6_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_NW4A0 CLBLM_L_X30Y120/CLBLM_IMUX31 CLBLM_L_X30Y120/CLBLM_M_C5 CLBLM_L_X34Y113/CLBLM_SW2A3 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS15 CLBLM_L_X34Y120/CLBLM_M_D CLBLM_R_X33Y113/CLBLM_SW2A3 CLK_FEED_X78Y120/CLK_FEED_NW4A0 INT_INTERFACE_R_X31Y115/INT_INTERFACE_NW4A0 INT_L_X30Y118/NW6END_S0_0 INT_L_X30Y119/NN2BEG0 INT_L_X30Y119/NW6END0 INT_L_X30Y120/IMUX_L31 INT_L_X30Y120/NN2A0 INT_L_X30Y120/NN2END_S2_0 INT_L_X30Y121/NN2END0 INT_L_X32Y114/NW2END_S0_0 INT_L_X32Y115/NW2END0 INT_L_X32Y115/NW6BEG0 INT_L_X34Y113/SW2A3 INT_L_X34Y114/SS6END3 INT_L_X34Y114/SW2BEG3 INT_L_X34Y115/SS6E3 INT_L_X34Y115/SS6END_N0_3 INT_L_X34Y116/SS6D3 INT_L_X34Y117/SS6C3 INT_L_X34Y118/SS6B3 INT_L_X34Y119/SS6A3 INT_L_X34Y120/LOGIC_OUTS_L15 INT_L_X34Y120/SS6BEG3 INT_R_X31Y115/NW6A0 INT_R_X31Y116/NW6B0 INT_R_X31Y117/NW6C0 INT_R_X31Y118/NW6D0 INT_R_X31Y119/NW6E0 INT_R_X33Y113/SW2END3 INT_R_X33Y114/NW2BEG0 INT_R_X33Y114/SW2END_N0_3 INT_R_X33Y115/NW2A0 VBRK_X79Y120/VBRK_NW4A0 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y120/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y119/INT_L.NW6END0->>NN2BEG0 INT_L_X30Y120/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X32Y115/INT_L.NW2END0->>NW6BEG0 INT_L_X34Y114/INT_L.SS6END3->>SW2BEG3 INT_L_X34Y120/INT_L.LOGIC_OUTS_L15->>SS6BEG3 INT_R_X33Y114/INT_R.SW2END_N0_3->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_36 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L19 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B19 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU13 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B19_4 CLBLL_L_X40Y120/CLBLL_WL1END3 CLBLL_L_X40Y123/CLBLL_SE2A0 CLBLM_R_X39Y120/CLBLM_IMUX31 CLBLM_R_X39Y120/CLBLM_M_C5 CLBLM_R_X39Y120/CLBLM_WL1END3 CLBLM_R_X39Y123/CLBLM_SE2A0 INT_L_X38Y124/EL1BEG0 INT_L_X38Y124/LOGIC_OUTS_L19 INT_L_X40Y120/WL1BEG3 INT_L_X40Y121/SS2END0 INT_L_X40Y121/WL1BEG_N3 INT_L_X40Y122/SS2A0 INT_L_X40Y123/SE2END0 INT_L_X40Y123/SS2BEG0 INT_R_X39Y120/IMUX31 INT_R_X39Y120/WL1END3 INT_R_X39Y121/WL1END_N1_3 INT_R_X39Y123/EL1END_S3_0 INT_R_X39Y123/SE2A0 INT_R_X39Y124/EL1END0 INT_R_X39Y124/SE2BEG0 VBRK_X99Y125/VBRK_WL1END3 VBRK_X99Y128/VBRK_SE2A0 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU13->BRAM_LOGIC_OUTS_B19_4 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X38Y124/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_L_X40Y121/INT_L.SS2END0->>WL1BEG_N3 INT_L_X40Y123/INT_L.SE2END0->>SS2BEG0 INT_R_X39Y120/INT_R.WL1END3->>IMUX31 INT_R_X39Y124/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_4 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L5 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B5 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU13 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B5_4 CLBLM_R_X39Y120/CLBLM_IMUX28 CLBLM_R_X39Y120/CLBLM_M_C4 INT_L_X38Y120/SE2A2 INT_L_X38Y121/SE2BEG2 INT_L_X38Y121/SS2END2 INT_L_X38Y122/SS2A2 INT_L_X38Y123/SR1END2 INT_L_X38Y123/SS2BEG2 INT_L_X38Y124/LOGIC_OUTS_L5 INT_L_X38Y124/SR1BEG2 INT_R_X39Y120/IMUX28 INT_R_X39Y120/SE2END2 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU13->BRAM_LOGIC_OUTS_B5_4 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y121/INT_L.SS2END2->>SE2BEG2 INT_L_X38Y123/INT_L.SR1END2->>SS2BEG2 INT_L_X38Y124/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_R_X39Y120/INT_R.SE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[27] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L19 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B19 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU13 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B19_4 CLBLM_R_X39Y120/CLBLM_IMUX22 CLBLM_R_X39Y120/CLBLM_M_C3 INT_L_X38Y119/LOGIC_OUTS_L19 INT_L_X38Y119/NE2BEG1 INT_L_X38Y120/NE2A1 INT_R_X39Y120/BYP_ALT4 INT_R_X39Y120/BYP_BOUNCE4 INT_R_X39Y120/IMUX22 INT_R_X39Y120/NE2END1 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B19->>INT_INTERFACE_LOGIC_OUTS_L19 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU13->BRAM_LOGIC_OUTS_B19_4 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y119/INT_L.LOGIC_OUTS_L19->>NE2BEG1 INT_R_X39Y120/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y120/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X39Y120/INT_R.NE2END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[27] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L5 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B5 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU13 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B5_4 CLBLM_R_X39Y120/CLBLM_IMUX29 CLBLM_R_X39Y120/CLBLM_M_C2 INT_L_X38Y119/LOGIC_OUTS_L5 INT_L_X38Y119/NN2BEG1 INT_L_X38Y120/ER1BEG2 INT_L_X38Y120/NN2A1 INT_L_X38Y120/SR1END1 INT_L_X38Y121/NN2END1 INT_L_X38Y121/SR1BEG1 INT_R_X39Y120/ER1END2 INT_R_X39Y120/IMUX29 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU13->BRAM_LOGIC_OUTS_B5_4 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X38Y119/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X38Y120/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y121/INT_L.NN2END1->>SR1BEG1 INT_R_X39Y120/INT_R.ER1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][25] - 
wires: CLBLM_L_X34Y120/CLBLM_IMUX37 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS6 CLBLM_L_X34Y120/CLBLM_L_D4 CLBLM_L_X34Y120/CLBLM_M_CQ CLBLM_L_X34Y121/CLBLM_IMUX28 CLBLM_L_X34Y121/CLBLM_M_C4 INT_L_X34Y120/IMUX_L37 INT_L_X34Y120/LOGIC_OUTS_L6 INT_L_X34Y120/NR1BEG2 INT_L_X34Y121/IMUX_L28 INT_L_X34Y121/NR1END2 
pips: CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X34Y120/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X34Y120/INT_L.LOGIC_OUTS_L6->>IMUX_L37 INT_L_X34Y120/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X34Y121/INT_L.NR1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[27] - 
wires: CLBLM_L_X34Y120/CLBLM_IMUX46 CLBLM_L_X34Y120/CLBLM_L_D5 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y121/CLBLM_L_AQ CLBLM_L_X34Y122/CLBLM_NW2A3 CLBLM_R_X33Y122/CLBLM_IMUX21 CLBLM_R_X33Y122/CLBLM_L_C4 CLBLM_R_X33Y122/CLBLM_NW2A3 INT_L_X34Y120/FAN_BOUNCE_S3_0 INT_L_X34Y120/IMUX_L46 INT_L_X34Y121/FAN_ALT0 INT_L_X34Y121/FAN_BOUNCE0 INT_L_X34Y121/LOGIC_OUTS_L0 INT_L_X34Y121/NL1BEG_N3 INT_L_X34Y121/NW2BEG3 INT_L_X34Y122/NW2A3 INT_R_X33Y122/IMUX21 INT_R_X33Y122/NW2END3 
pips: CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X34Y121/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y122/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X34Y120/INT_L.FAN_BOUNCE_S3_0->>IMUX_L46 INT_L_X34Y121/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X34Y121/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X34Y121/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X34Y121/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X33Y122/INT_R.NW2END3->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[27] - 
wires: CLBLM_L_X34Y119/CLBLM_IMUX12 CLBLM_L_X34Y119/CLBLM_M_B6 CLBLM_L_X34Y120/CLBLM_IMUX36 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS2 CLBLM_L_X34Y120/CLBLM_L_CQ CLBLM_L_X34Y120/CLBLM_L_D2 INT_L_X34Y119/IMUX_L12 INT_L_X34Y119/SL1END2 INT_L_X34Y120/IMUX_L36 INT_L_X34Y120/LOGIC_OUTS_L2 INT_L_X34Y120/SL1BEG2 
pips: CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X34Y119/INT_L.SL1END2->>IMUX_L12 INT_L_X34Y120/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_L_X34Y120/INT_L.LOGIC_OUTS_L2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][25] - 
wires: CLBLM_L_X34Y120/CLBLM_IMUX45 CLBLM_L_X34Y120/CLBLM_M_D2 CLBLM_L_X34Y121/CLBLM_IMUX35 CLBLM_L_X34Y121/CLBLM_M_C6 CLBLM_L_X34Y122/CLBLM_EL1BEG1 CLBLM_R_X33Y122/CLBLM_EL1BEG1 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y122/CLBLM_M_CQ INT_L_X34Y120/IMUX_L45 INT_L_X34Y120/SR1END2 INT_L_X34Y121/IMUX_L35 INT_L_X34Y121/SL1END1 INT_L_X34Y121/SR1BEG2 INT_L_X34Y122/EL1END1 INT_L_X34Y122/SL1BEG1 INT_R_X33Y122/EL1BEG1 INT_R_X33Y122/LOGIC_OUTS6 
pips: CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X34Y121/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X33Y122/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X34Y120/INT_L.SR1END2->>IMUX_L45 INT_L_X34Y121/INT_L.SL1END1->>IMUX_L35 INT_L_X34Y121/INT_L.SL1END1->>SR1BEG2 INT_L_X34Y122/INT_L.EL1END1->>SL1BEG1 INT_R_X33Y122/INT_R.LOGIC_OUTS6->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][25] - 
wires: CLBLM_L_X34Y119/CLBLM_IMUX27 CLBLM_L_X34Y119/CLBLM_M_B4 CLBLM_L_X34Y119/CLBLM_SE2A2 CLBLM_L_X34Y120/CLBLM_ER1BEG3 CLBLM_L_X34Y120/CLBLM_IMUX38 CLBLM_L_X34Y120/CLBLM_M_D3 CLBLM_R_X33Y119/CLBLM_SE2A2 CLBLM_R_X33Y120/CLBLM_ER1BEG3 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y120/CLBLM_L_CQ INT_L_X34Y119/FAN_ALT5 INT_L_X34Y119/FAN_BOUNCE5 INT_L_X34Y119/IMUX_L27 INT_L_X34Y119/SE2END2 INT_L_X34Y120/ER1END3 INT_L_X34Y120/IMUX_L38 INT_L_X34Y121/ER1END_N3_3 INT_R_X33Y119/SE2A2 INT_R_X33Y120/ER1BEG3 INT_R_X33Y120/LOGIC_OUTS2 INT_R_X33Y120/SE2BEG2 
pips: CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X34Y120/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X34Y119/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y119/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X34Y119/INT_L.SE2END2->>FAN_ALT5 INT_L_X34Y120/INT_L.ER1END3->>IMUX_L38 INT_R_X33Y120/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X33Y120/INT_R.LOGIC_OUTS2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][28]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][28]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][28]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_WW4B2 BRAM_L_X38Y115/BRAM_WW4B2_4 CLBLL_L_X32Y123/CLBLL_WW4B2 CLBLL_R_X27Y119/CLBLL_ER1BEG2 CLBLL_R_X27Y119/CLBLL_SW4END1 CLBLL_R_X29Y123/CLBLL_WW4END2 CLBLM_L_X28Y119/CLBLM_ER1BEG2 CLBLM_L_X28Y119/CLBLM_IMUX22 CLBLM_L_X28Y119/CLBLM_M_C3 CLBLM_L_X28Y119/CLBLM_SW4END1 CLBLM_L_X30Y123/CLBLM_WW4END2 CLBLM_L_X34Y123/CLBLM_NW4END2 CLBLM_L_X36Y119/CLBLM_WW4END2 CLBLM_R_X33Y123/CLBLM_NW4END2 CLBLM_R_X37Y119/CLBLM_WW4B2 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y119/CLBLM_M_C CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4B2_2 DSP_R_X35Y115/DSP_WW4END2_4 INT_INTERFACE_R_X31Y123/INT_INTERFACE_WW4B2 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WW4END2 INT_L_X28Y119/ER1END2 INT_L_X28Y119/IMUX_L22 INT_L_X28Y119/SW6E1 INT_L_X28Y120/SW6D1 INT_L_X28Y121/SW6C1 INT_L_X28Y122/SW6B1 INT_L_X28Y123/SW6A1 INT_L_X30Y123/WW4C2 INT_L_X32Y123/WW4A2 INT_L_X34Y119/NW6A2 INT_L_X34Y120/NW6B2 INT_L_X34Y121/NW6C2 INT_L_X34Y122/NW6D2 INT_L_X34Y123/NW6E2 INT_L_X36Y119/WW4C2 INT_L_X38Y119/WW4A2 INT_R_X27Y119/ER1BEG2 INT_R_X27Y119/SW6END1 INT_R_X29Y123/SW6BEG1 INT_R_X29Y123/WW4END2 INT_R_X31Y123/WW4B2 INT_R_X33Y123/NW6END2 INT_R_X33Y123/WW4BEG2 INT_R_X35Y119/NW6BEG2 INT_R_X35Y119/WW4END2 INT_R_X37Y119/WW4B2 INT_R_X39Y119/LOGIC_OUTS14 INT_R_X39Y119/WW4BEG2 VBRK_X73Y128/VBRK_WW4END2 VBRK_X79Y128/VBRK_WW4B2 VBRK_X89Y124/VBRK_WW4END2 
pips: CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y119/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y119/INT_L.ER1END2->>IMUX_L22 INT_R_X27Y119/INT_R.SW6END1->>ER1BEG2 INT_R_X29Y123/INT_R.WW4END2->>SW6BEG1 INT_R_X33Y123/INT_R.NW6END2->>WW4BEG2 INT_R_X35Y119/INT_R.WW4END2->>NW6BEG2 INT_R_X39Y119/INT_R.LOGIC_OUTS14->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][28]_i_5_n_0 - 
wires: CLBLL_L_X32Y124/CLBLL_SW4A0 CLBLL_R_X29Y120/CLBLL_WW2A0 CLBLM_L_X28Y119/CLBLM_IMUX28 CLBLM_L_X28Y119/CLBLM_M_C4 CLBLM_L_X30Y120/CLBLM_WW2A0 CLBLM_R_X33Y121/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y121/CLBLM_L_B CLK_HROW_TOP_R_X78Y130/CLK_HROW_SW4A0_3 INT_INTERFACE_R_X31Y124/INT_INTERFACE_SW4A0 INT_L_X28Y119/IMUX_L28 INT_L_X28Y119/SR1END1 INT_L_X28Y120/SR1BEG1 INT_L_X28Y120/WW2END0 INT_L_X30Y120/SW6END0 INT_L_X30Y120/WW2BEG0 INT_L_X32Y124/NW2END1 INT_L_X32Y124/SW6BEG0 INT_R_X29Y120/WW2A0 INT_R_X31Y120/SW6E0 INT_R_X31Y121/SW6D0 INT_R_X31Y122/SW6C0 INT_R_X31Y123/SW6B0 INT_R_X31Y124/SW6A0 INT_R_X33Y121/LOGIC_OUTS9 INT_R_X33Y121/NN2BEG1 INT_R_X33Y122/NN2A1 INT_R_X33Y123/NN2END1 INT_R_X33Y123/NW2BEG1 INT_R_X33Y124/NW2A1 VBRK_X73Y125/VBRK_WW2A0 VBRK_X79Y129/VBRK_SW4A0 
pips: CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X33Y121/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y119/INT_L.SR1END1->>IMUX_L28 INT_L_X28Y120/INT_L.WW2END0->>SR1BEG1 INT_L_X30Y120/INT_L.SW6END0->>WW2BEG0 INT_L_X32Y124/INT_L.NW2END1->>SW6BEG0 INT_R_X33Y121/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X33Y123/INT_R.NN2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][28]_i_7_n_0 - 
wires: CLBLL_R_X27Y121/CLBLL_WW2END1 CLBLL_R_X27Y123/CLBLL_SE4BEG2 CLBLL_R_X29Y121/CLBLL_WR1END2 CLBLM_L_X28Y119/CLBLM_IMUX35 CLBLM_L_X28Y119/CLBLM_M_C6 CLBLM_L_X28Y121/CLBLM_WW2END1 CLBLM_L_X28Y123/CLBLM_SE4BEG2 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y121/CLBLM_M_B CLBLM_L_X30Y121/CLBLM_WR1END2 INT_L_X28Y119/IMUX_L35 INT_L_X28Y119/SE6E2 INT_L_X28Y119/WL1END1 INT_L_X28Y120/SE6D2 INT_L_X28Y121/SE6C2 INT_L_X28Y121/WW2A1 INT_L_X28Y122/SE6B2 INT_L_X28Y123/SE6A2 INT_L_X30Y121/LOGIC_OUTS_L13 INT_L_X30Y121/WR1BEG2 INT_R_X27Y121/NN2BEG2 INT_R_X27Y121/WW2END1 INT_R_X27Y122/NN2A2 INT_R_X27Y123/NN2END2 INT_R_X27Y123/SE6BEG2 INT_R_X29Y119/SE6END2 INT_R_X29Y119/WL1BEG1 INT_R_X29Y121/WR1END2 INT_R_X29Y121/WW2BEG1 VBRK_X73Y126/VBRK_WR1END2 
pips: CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y121/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y119/INT_L.WL1END1->>IMUX_L35 INT_L_X30Y121/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X27Y121/INT_R.WW2END1->>NN2BEG2 INT_R_X27Y123/INT_R.NN2END2->>SE6BEG2 INT_R_X29Y119/INT_R.SE6END2->>WL1BEG1 INT_R_X29Y121/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_35 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L17 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B17 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL14 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B17_1 CLBLM_R_X39Y119/CLBLM_IMUX35 CLBLM_R_X39Y119/CLBLM_M_C6 INT_L_X38Y121/LOGIC_OUTS_L17 INT_L_X38Y121/NL1BEG2 INT_L_X38Y122/EL1BEG1 INT_L_X38Y122/NL1END2 INT_R_X39Y119/IMUX35 INT_R_X39Y119/SL1END1 INT_R_X39Y120/SL1BEG1 INT_R_X39Y120/SS2END1 INT_R_X39Y121/SS2A1 INT_R_X39Y122/EL1END1 INT_R_X39Y122/SS2BEG1 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL14->BRAM_LOGIC_OUTS_B17_1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X38Y121/INT_L.LOGIC_OUTS_L17->>NL1BEG2 INT_L_X38Y122/INT_L.NL1END2->>EL1BEG1 INT_R_X39Y119/INT_R.SL1END1->>IMUX35 INT_R_X39Y120/INT_R.SS2END1->>SL1BEG1 INT_R_X39Y122/INT_R.EL1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_3 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L7 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B7 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL14 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B7_1 CLBLM_R_X39Y119/CLBLM_IMUX31 CLBLM_R_X39Y119/CLBLM_M_C5 INT_L_X38Y119/SE2A3 INT_L_X38Y120/SE2BEG3 INT_L_X38Y120/SL1END3 INT_L_X38Y121/LOGIC_OUTS_L7 INT_L_X38Y121/SL1BEG3 INT_R_X39Y119/IMUX31 INT_R_X39Y119/SE2END3 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL14->BRAM_LOGIC_OUTS_B7_1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X38Y120/INT_L.SL1END3->>SE2BEG3 INT_L_X38Y121/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_R_X39Y119/INT_R.SE2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[28] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L17 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B17 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL14 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B17_1 CLBLM_R_X39Y119/CLBLM_IMUX29 CLBLM_R_X39Y119/CLBLM_M_C2 INT_L_X38Y116/LOGIC_OUTS_L17 INT_L_X38Y116/NN2BEG3 INT_L_X38Y117/NN2A3 INT_L_X38Y118/NE2BEG3 INT_L_X38Y118/NN2END3 INT_L_X38Y119/NE2A3 INT_R_X39Y119/IMUX29 INT_R_X39Y119/NE2END3 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL14->BRAM_LOGIC_OUTS_B17_1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X38Y116/INT_L.LOGIC_OUTS_L17->>NN2BEG3 INT_L_X38Y118/INT_L.NN2END3->>NE2BEG3 INT_R_X39Y119/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[28] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L7 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B7 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL14 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B7_1 CLBLM_R_X39Y119/CLBLM_IMUX22 CLBLM_R_X39Y119/CLBLM_M_C3 INT_L_X38Y116/LOGIC_OUTS_L7 INT_L_X38Y116/NE2BEG3 INT_L_X38Y117/NE2A3 INT_R_X39Y117/NE2END3 INT_R_X39Y117/NN2BEG3 INT_R_X39Y118/NN2A3 INT_R_X39Y119/IMUX22 INT_R_X39Y119/NN2END3 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL14->BRAM_LOGIC_OUTS_B7_1 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X38Y116/INT_L.LOGIC_OUTS_L7->>NE2BEG3 INT_R_X39Y117/INT_R.NE2END3->>NN2BEG3 INT_R_X39Y119/INT_R.NN2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][26] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX8 CLBLL_L_X32Y121/CLBLL_LL_A5 CLBLM_R_X33Y121/CLBLM_IMUX14 CLBLM_R_X33Y121/CLBLM_L_B1 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS7 CLBLM_R_X33Y122/CLBLM_M_DQ INT_L_X32Y120/SW2END3 INT_L_X32Y121/IMUX_L8 INT_L_X32Y121/SW2END_N0_3 INT_R_X33Y120/SW2A3 INT_R_X33Y121/IMUX14 INT_R_X33Y121/SL1END3 INT_R_X33Y121/SW2BEG3 INT_R_X33Y122/LOGIC_OUTS7 INT_R_X33Y122/SL1BEG3 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X33Y122/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y121/INT_L.SW2END_N0_3->>IMUX_L8 INT_R_X33Y121/INT_R.SL1END3->>IMUX14 INT_R_X33Y121/INT_R.SL1END3->>SW2BEG3 INT_R_X33Y122/INT_R.LOGIC_OUTS7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][26] - 
wires: CLBLL_L_X32Y123/CLBLL_WW2A2 CLBLM_L_X30Y121/CLBLM_IMUX21 CLBLM_L_X30Y121/CLBLM_L_C4 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y120/CLBLM_L_DQ CLBLM_R_X33Y121/CLBLM_IMUX13 CLBLM_R_X33Y121/CLBLM_L_B6 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW2A2_2 INT_INTERFACE_R_X31Y123/INT_INTERFACE_WW2A2 INT_L_X30Y121/IMUX_L21 INT_L_X30Y121/SS2END2 INT_L_X30Y122/SS2A2 INT_L_X30Y123/SS2BEG2 INT_L_X30Y123/WW2END2 INT_L_X32Y121/EL1BEG2 INT_L_X32Y121/NN2BEG3 INT_L_X32Y121/NW2END3 INT_L_X32Y122/NN2A3 INT_L_X32Y123/NN2END3 INT_L_X32Y123/WW2BEG2 INT_R_X31Y123/WW2A2 INT_R_X33Y120/LOGIC_OUTS3 INT_R_X33Y120/NW2BEG3 INT_R_X33Y121/EL1END2 INT_R_X33Y121/IMUX13 INT_R_X33Y121/NW2A3 VBRK_X79Y128/VBRK_WW2A2 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X30Y121/INT_L.SS2END2->>IMUX_L21 INT_L_X30Y123/INT_L.WW2END2->>SS2BEG2 INT_L_X32Y121/INT_L.NW2END3->>EL1BEG2 INT_L_X32Y121/INT_L.NW2END3->>NN2BEG3 INT_L_X32Y123/INT_L.NN2END3->>WW2BEG2 INT_R_X33Y120/INT_R.LOGIC_OUTS3->>NW2BEG3 INT_R_X33Y121/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][26] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX1 CLBLL_L_X32Y121/CLBLL_LL_A3 CLBLL_L_X32Y127/CLBLL_WW4A1 CLBLL_R_X29Y120/CLBLL_SE4C1 CLBLL_R_X29Y127/CLBLL_WW4C1 CLBLM_L_X30Y120/CLBLM_SE4C1 CLBLM_L_X30Y121/CLBLM_IMUX12 CLBLM_L_X30Y121/CLBLM_M_B6 CLBLM_L_X30Y127/CLBLM_WW4C1 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS7 CLBLM_L_X34Y121/CLBLM_M_DQ CLBLM_L_X34Y121/CLBLM_WW2A0 CLBLM_R_X33Y121/CLBLM_WW2A0 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4A1_6 HCLK_L_X70Y130/HCLK_SS2END1 HCLK_L_X81Y130/HCLK_NN6C1 INT_INTERFACE_R_X31Y127/INT_INTERFACE_WW4A1 INT_L_X28Y124/SE6BEG1 INT_L_X28Y124/SS2END1 INT_L_X28Y125/SS2A1 INT_L_X28Y126/SR1END1 INT_L_X28Y126/SS2BEG1 INT_L_X28Y127/SR1BEG1 INT_L_X28Y127/WW4END1 INT_L_X30Y120/NR1BEG1 INT_L_X30Y120/SE6END1 INT_L_X30Y121/GFAN1 INT_L_X30Y121/IMUX_L12 INT_L_X30Y121/NR1END1 INT_L_X30Y127/WW4B1 INT_L_X32Y121/IMUX_L1 INT_L_X32Y121/NN6BEG1 INT_L_X32Y121/WW2END0 INT_L_X32Y122/NN6A1 INT_L_X32Y123/NN6B1 INT_L_X32Y124/NN6C1 INT_L_X32Y125/NN6D1 INT_L_X32Y126/NN6E1 INT_L_X32Y127/NN6END1 INT_L_X32Y127/WW4BEG1 INT_L_X34Y121/LOGIC_OUTS_L7 INT_L_X34Y121/SR1BEG_S0 INT_L_X34Y121/WW2BEG0 INT_R_X29Y120/SE6E1 INT_R_X29Y121/SE6D1 INT_R_X29Y122/SE6C1 INT_R_X29Y123/SE6B1 INT_R_X29Y124/SE6A1 INT_R_X29Y127/WW4C1 INT_R_X31Y127/WW4A1 INT_R_X33Y121/WW2A0 VBRK_X73Y125/VBRK_SE4C1 VBRK_X73Y133/VBRK_WW4C1 VBRK_X79Y133/VBRK_WW4A1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X34Y121/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X28Y124/INT_L.SS2END1->>SE6BEG1 INT_L_X28Y126/INT_L.SR1END1->>SS2BEG1 INT_L_X28Y127/INT_L.WW4END1->>SR1BEG1 INT_L_X30Y120/INT_L.SE6END1->>NR1BEG1 INT_L_X30Y121/INT_L.GFAN1->>IMUX_L12 INT_L_X30Y121/INT_L.NR1END1->>GFAN1 INT_L_X32Y121/INT_L.WW2END0->>IMUX_L1 INT_L_X32Y121/INT_L.WW2END0->>NN6BEG1 INT_L_X32Y127/INT_L.NN6END1->>WW4BEG1 INT_L_X34Y121/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X34Y121/INT_L.SR1BEG_S0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[28] - 
wires: CLBLL_L_X32Y121/CLBLL_WW4C1 CLBLM_L_X30Y121/CLBLM_IMUX27 CLBLM_L_X30Y121/CLBLM_IMUX35 CLBLM_L_X30Y121/CLBLM_M_B4 CLBLM_L_X30Y121/CLBLM_M_C6 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS1 CLBLM_L_X34Y121/CLBLM_L_BQ CLBLM_L_X34Y121/CLBLM_WW4A1 CLBLM_R_X33Y121/CLBLM_WW4A1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C1_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW4C1 INT_L_X30Y121/GFAN0 INT_L_X30Y121/IMUX_L27 INT_L_X30Y121/IMUX_L35 INT_L_X30Y121/WW4END1 INT_L_X32Y121/WW4B1 INT_L_X34Y121/LOGIC_OUTS_L1 INT_L_X34Y121/WW4BEG1 INT_R_X31Y121/WW4C1 INT_R_X33Y121/WW4A1 VBRK_X79Y126/VBRK_WW4C1 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X34Y121/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X30Y121/INT_L.GFAN0->>IMUX_L27 INT_L_X30Y121/INT_L.GFAN0->>IMUX_L35 INT_L_X30Y121/INT_L.WW4END1->>GFAN0 INT_L_X34Y121/INT_L.LOGIC_OUTS_L1->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[28] - 
wires: CLBLL_L_X32Y121/CLBLL_WW2A0 CLBLL_L_X32Y122/CLBLL_LL_AQ CLBLL_L_X32Y122/CLBLL_LOGIC_OUTS4 CLBLM_L_X30Y121/CLBLM_IMUX18 CLBLM_L_X30Y121/CLBLM_IMUX20 CLBLM_L_X30Y121/CLBLM_L_C2 CLBLM_L_X30Y121/CLBLM_M_B2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW2A0_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW2A0 INT_L_X30Y121/BYP_ALT4 INT_L_X30Y121/BYP_BOUNCE4 INT_L_X30Y121/IMUX_L18 INT_L_X30Y121/IMUX_L20 INT_L_X30Y121/WW2END0 INT_L_X32Y121/SL1END0 INT_L_X32Y121/WW2BEG0 INT_L_X32Y122/LOGIC_OUTS_L4 INT_L_X32Y122/SL1BEG0 INT_R_X31Y121/WW2A0 VBRK_X79Y126/VBRK_WW2A0 
pips: CLBLL_L_X32Y122/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X30Y121/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y121/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X30Y121/INT_L.WW2END0->>BYP_ALT4 INT_L_X30Y121/INT_L.WW2END0->>IMUX_L18 INT_L_X32Y121/INT_L.SL1END0->>WW2BEG0 INT_L_X32Y122/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][29]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][29]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][29]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_WW2A2 BRAM_L_X38Y115/BRAM_WW2A2_4 CLBLL_L_X32Y119/CLBLL_SW4A2 CLBLL_R_X29Y116/CLBLL_IMUX22 CLBLL_R_X29Y116/CLBLL_LL_C3 CLBLL_R_X29Y116/CLBLL_NW2A3 CLBLM_L_X30Y116/CLBLM_NW2A3 CLBLM_L_X34Y115/CLBLM_NW4A3 CLBLM_L_X36Y119/CLBLM_SW4A2 CLBLM_R_X33Y115/CLBLM_NW4A3 CLBLM_R_X37Y119/CLBLM_WW2A2 CLBLM_R_X39Y119/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y119/CLBLM_M_D CLK_FEED_X78Y124/CLK_FEED_SW4A2 DSP_R_X35Y115/DSP_SW4A2_4 INT_INTERFACE_R_X31Y119/INT_INTERFACE_SW4A2 INT_INTERFACE_R_X35Y119/INT_INTERFACE_SW4A2 INT_L_X30Y115/NW2BEG3 INT_L_X30Y115/SW6END2 INT_L_X30Y116/NW2A3 INT_L_X32Y119/NW6END3 INT_L_X32Y119/SW6BEG2 INT_L_X34Y115/NW6BEG3 INT_L_X34Y115/SW6END2 INT_L_X36Y119/SW6BEG2 INT_L_X36Y119/WW2END2 INT_L_X38Y119/WL1END2 INT_L_X38Y119/WW2BEG2 INT_R_X29Y116/IMUX22 INT_R_X29Y116/NW2END3 INT_R_X31Y115/SW6E2 INT_R_X31Y116/SW6D2 INT_R_X31Y117/SW6C2 INT_R_X31Y118/SW6B2 INT_R_X31Y119/SW6A2 INT_R_X33Y115/NW6A3 INT_R_X33Y116/NW6B3 INT_R_X33Y117/NW6C3 INT_R_X33Y118/NW6D3 INT_R_X33Y119/NW6E3 INT_R_X35Y115/SW6E2 INT_R_X35Y116/SW6D2 INT_R_X35Y117/SW6C2 INT_R_X35Y118/SW6B2 INT_R_X35Y119/SW6A2 INT_R_X37Y119/WW2A2 INT_R_X39Y119/LOGIC_OUTS15 INT_R_X39Y119/WL1BEG2 VBRK_X73Y121/VBRK_NW2A3 VBRK_X79Y124/VBRK_SW4A2 VBRK_X89Y124/VBRK_SW4A2 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X39Y119/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y115/INT_L.SW6END2->>NW2BEG3 INT_L_X32Y119/INT_L.NW6END3->>SW6BEG2 INT_L_X34Y115/INT_L.SW6END2->>NW6BEG3 INT_L_X36Y119/INT_L.WW2END2->>SW6BEG2 INT_L_X38Y119/INT_L.WL1END2->>WW2BEG2 INT_R_X29Y116/INT_R.NW2END3->>IMUX22 INT_R_X39Y119/INT_R.LOGIC_OUTS15->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][29]_i_6_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX32 CLBLL_R_X29Y116/CLBLL_LL_C1 CLBLL_R_X29Y121/CLBLL_SW4A3 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y121/CLBLM_L_D CLBLM_L_X30Y121/CLBLM_SW4A3 INT_L_X28Y117/ER1BEG_S0 INT_L_X28Y117/SW6END3 INT_L_X28Y118/ER1BEG0 INT_L_X28Y118/SW6END_N0_3 INT_L_X30Y121/LOGIC_OUTS_L11 INT_L_X30Y121/SW6BEG3 INT_R_X29Y116/IMUX32 INT_R_X29Y116/SS2END0 INT_R_X29Y117/SS2A0 INT_R_X29Y117/SW6E3 INT_R_X29Y118/ER1END0 INT_R_X29Y118/SS2BEG0 INT_R_X29Y118/SW6D3 INT_R_X29Y119/SW6C3 INT_R_X29Y120/SW6B3 INT_R_X29Y121/SW6A3 VBRK_X73Y126/VBRK_SW4A3 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X30Y121/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X28Y117/INT_L.SW6END3->>ER1BEG_S0 INT_L_X30Y121/INT_L.LOGIC_OUTS_L11->>SW6BEG3 INT_R_X29Y116/INT_R.SS2END0->>IMUX32 INT_R_X29Y118/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][29]_i_7_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_WW4B3 CLBLL_R_X27Y115/CLBLL_WW2END2 CLBLL_R_X27Y116/CLBLL_EE2BEG2 CLBLL_R_X29Y115/CLBLL_WW4END3 CLBLL_R_X29Y116/CLBLL_IMUX29 CLBLL_R_X29Y116/CLBLL_LL_C2 CLBLM_L_X28Y115/CLBLM_WW2END2 CLBLM_L_X28Y116/CLBLM_EE2BEG2 CLBLM_L_X30Y115/CLBLM_WW4END3 CLBLM_R_X33Y121/CLBLM_LOGIC_OUTS10 CLBLM_R_X33Y121/CLBLM_L_C CLK_FEED_X78Y120/CLK_FEED_WW4B3 INT_INTERFACE_R_X31Y115/INT_INTERFACE_WW4B3 INT_L_X28Y115/WW2A2 INT_L_X28Y116/EE2A2 INT_L_X30Y115/WW4C3 INT_L_X32Y115/WW4A3 INT_R_X27Y115/NL1BEG2 INT_R_X27Y115/WW2END2 INT_R_X27Y116/EE2BEG2 INT_R_X27Y116/NL1END2 INT_R_X29Y115/WW2BEG2 INT_R_X29Y115/WW4END3 INT_R_X29Y116/EE2END2 INT_R_X29Y116/IMUX29 INT_R_X31Y115/WW4B3 INT_R_X33Y115/SS6END2 INT_R_X33Y115/WW4BEG3 INT_R_X33Y116/SS6E2 INT_R_X33Y117/SS6D2 INT_R_X33Y118/SS6C2 INT_R_X33Y119/SS6B2 INT_R_X33Y120/SS6A2 INT_R_X33Y121/LOGIC_OUTS10 INT_R_X33Y121/SS6BEG2 VBRK_X73Y120/VBRK_WW4END3 VBRK_X79Y120/VBRK_WW4B3 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X33Y121/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X27Y115/INT_R.WW2END2->>NL1BEG2 INT_R_X27Y116/INT_R.NL1END2->>EE2BEG2 INT_R_X29Y115/INT_R.WW4END3->>WW2BEG2 INT_R_X29Y116/INT_R.EE2END2->>IMUX29 INT_R_X33Y115/INT_R.SS6END2->>WW4BEG3 INT_R_X33Y121/INT_R.LOGIC_OUTS10->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_34 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L20 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B20 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU14 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B20_4 CLBLL_L_X40Y119/CLBLL_NW2A3 CLBLL_L_X40Y123/CLBLL_SE4BEG2 CLBLM_R_X39Y119/CLBLM_IMUX38 CLBLM_R_X39Y119/CLBLM_M_D3 CLBLM_R_X39Y119/CLBLM_NW2A3 CLBLM_R_X39Y123/CLBLM_SE4BEG2 INT_L_X38Y123/SE2A2 INT_L_X38Y124/LOGIC_OUTS_L20 INT_L_X38Y124/SE2BEG2 INT_L_X40Y118/NW2BEG3 INT_L_X40Y118/SW2END2 INT_L_X40Y119/NW2A3 INT_L_X40Y119/SE6E2 INT_L_X40Y120/SE6D2 INT_L_X40Y121/SE6C2 INT_L_X40Y122/SE6B2 INT_L_X40Y123/SE6A2 INT_R_X39Y119/IMUX38 INT_R_X39Y119/NW2END3 INT_R_X39Y123/SE2END2 INT_R_X39Y123/SE6BEG2 INT_R_X41Y118/SW2A2 INT_R_X41Y119/SE6END2 INT_R_X41Y119/SW2BEG2 VBRK_X99Y124/VBRK_NW2A3 VBRK_X99Y128/VBRK_SE4BEG2 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B20->>INT_INTERFACE_LOGIC_OUTS_L20 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU14->BRAM_LOGIC_OUTS_B20_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y124/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_L_X40Y118/INT_L.SW2END2->>NW2BEG3 INT_R_X39Y119/INT_R.NW2END3->>IMUX38 INT_R_X39Y123/INT_R.SE2END2->>SE6BEG2 INT_R_X41Y119/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_2 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L2 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B2 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU14 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B2_4 CLBLL_L_X40Y119/CLBLL_SW2A2 CLBLL_L_X40Y120/CLBLL_SE4C2 CLBLM_R_X39Y119/CLBLM_IMUX44 CLBLM_R_X39Y119/CLBLM_M_D4 CLBLM_R_X39Y119/CLBLM_SW2A2 CLBLM_R_X39Y120/CLBLM_SE4C2 INT_L_X38Y124/LOGIC_OUTS_L2 INT_L_X38Y124/SE6BEG2 INT_L_X40Y119/SW2A2 INT_L_X40Y120/SE6END2 INT_L_X40Y120/SW2BEG2 INT_R_X39Y119/IMUX44 INT_R_X39Y119/SW2END2 INT_R_X39Y120/SE6E2 INT_R_X39Y121/SE6D2 INT_R_X39Y122/SE6C2 INT_R_X39Y123/SE6B2 INT_R_X39Y124/SE6A2 VBRK_X99Y124/VBRK_SW2A2 VBRK_X99Y125/VBRK_SE4C2 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU14->BRAM_LOGIC_OUTS_B2_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X38Y124/INT_L.LOGIC_OUTS_L2->>SE6BEG2 INT_L_X40Y120/INT_L.SE6END2->>SW2BEG2 INT_R_X39Y119/INT_R.SW2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[29] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L20 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B20 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU14 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B20_4 CLBLL_L_X40Y119/CLBLL_EE2A2 CLBLL_L_X40Y119/CLBLL_WR1END3 CLBLM_R_X39Y119/CLBLM_EE2A2 CLBLM_R_X39Y119/CLBLM_IMUX45 CLBLM_R_X39Y119/CLBLM_M_D2 CLBLM_R_X39Y119/CLBLM_WR1END3 INT_L_X38Y119/EE2BEG2 INT_L_X38Y119/LOGIC_OUTS_L20 INT_L_X40Y119/EE2END2 INT_L_X40Y119/WR1BEG3 INT_R_X39Y119/EE2A2 INT_R_X39Y119/IMUX45 INT_R_X39Y119/WR1END3 VBRK_X99Y124/VBRK_EE2A2 VBRK_X99Y124/VBRK_WR1END3 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B20->>INT_INTERFACE_LOGIC_OUTS_L20 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU14->BRAM_LOGIC_OUTS_B20_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y119/INT_L.LOGIC_OUTS_L20->>EE2BEG2 INT_L_X40Y119/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y119/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[29] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L2 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B2 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU14 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B2_4 CLBLM_R_X39Y119/CLBLM_IMUX47 CLBLM_R_X39Y119/CLBLM_M_D5 INT_L_X38Y119/LOGIC_OUTS_L2 INT_L_X38Y119/NL1BEG1 INT_L_X38Y120/EL1BEG0 INT_L_X38Y120/NL1END1 INT_R_X39Y119/EL1END_S3_0 INT_R_X39Y119/IMUX47 INT_R_X39Y120/EL1END0 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU14->BRAM_LOGIC_OUTS_B2_4 CLBLM_R_X39Y119/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X38Y119/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X38Y120/INT_L.NL1END1->>EL1BEG0 INT_R_X39Y119/INT_R.EL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][27] - 
wires: CLBLL_L_X32Y120/CLBLL_EE4B3 CLBLL_L_X32Y121/CLBLL_IMUX17 CLBLL_L_X32Y121/CLBLL_LL_B3 CLBLL_R_X29Y120/CLBLL_EE4BEG3 CLBLL_R_X29Y120/CLBLL_SW2A3 CLBLM_L_X30Y120/CLBLM_EE4BEG3 CLBLM_L_X30Y120/CLBLM_SW2A3 CLBLM_L_X30Y121/CLBLM_IMUX39 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS3 CLBLM_L_X30Y121/CLBLM_L_D3 CLBLM_L_X30Y121/CLBLM_L_DQ CLK_FEED_X78Y125/CLK_FEED_EE4B3 INT_INTERFACE_R_X31Y120/INT_INTERFACE_EE4B3 INT_L_X30Y120/EE4A3 INT_L_X30Y120/SW2A3 INT_L_X30Y121/IMUX_L39 INT_L_X30Y121/LOGIC_OUTS_L3 INT_L_X30Y121/SW2BEG3 INT_L_X32Y120/EE4C3 INT_L_X32Y120/WR1END_S1_0 INT_L_X32Y121/IMUX_L17 INT_L_X32Y121/WR1END0 INT_R_X29Y120/EE4BEG3 INT_R_X29Y120/SW2END3 INT_R_X29Y121/SW2END_N0_3 INT_R_X31Y120/EE4B3 INT_R_X33Y120/EE4END3 INT_R_X33Y120/WR1BEG_S0 INT_R_X33Y121/WR1BEG0 VBRK_X73Y125/VBRK_EE4BEG3 VBRK_X73Y125/VBRK_SW2A3 VBRK_X79Y125/VBRK_EE4B3 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X30Y121/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X30Y121/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X30Y121/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_L_X32Y121/INT_L.WR1END0->>IMUX_L17 INT_R_X29Y120/INT_R.SW2END3->>EE4BEG3 INT_R_X33Y120/INT_R.EE4END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[29] - 
wires: CLBLL_R_X29Y121/CLBLL_EL1BEG0 CLBLL_R_X29Y121/CLBLL_ER1BEG2 CLBLL_R_X29Y121/CLBLL_LL_BQ CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS5 CLBLM_L_X30Y121/CLBLM_EL1BEG0 CLBLM_L_X30Y121/CLBLM_ER1BEG2 CLBLM_L_X30Y121/CLBLM_IMUX32 CLBLM_L_X30Y121/CLBLM_IMUX36 CLBLM_L_X30Y121/CLBLM_L_D2 CLBLM_L_X30Y121/CLBLM_M_C1 INT_L_X30Y120/EL1END_S3_0 INT_L_X30Y121/EL1END0 INT_L_X30Y121/ER1END2 INT_L_X30Y121/IMUX_L32 INT_L_X30Y121/IMUX_L36 INT_R_X29Y121/EL1BEG0 INT_R_X29Y121/ER1BEG2 INT_R_X29Y121/LOGIC_OUTS5 VBRK_X73Y126/VBRK_EL1BEG0 VBRK_X73Y126/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X30Y121/INT_L.EL1END0->>IMUX_L32 INT_L_X30Y121/INT_L.ER1END2->>IMUX_L36 INT_R_X29Y121/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X29Y121/INT_R.LOGIC_OUTS5->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[29] - 
wires: CLBLL_L_X32Y118/CLBLL_SE4C2 CLBLL_L_X32Y120/CLBLL_IMUX34 CLBLL_L_X32Y120/CLBLL_L_C6 CLBLM_L_X30Y121/CLBLM_IMUX46 CLBLM_L_X30Y121/CLBLM_L_D5 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y122/CLBLM_L_CQ CLK_FEED_X78Y123/CLK_FEED_SE4C2 INT_INTERFACE_R_X31Y118/INT_INTERFACE_SE4C2 INT_L_X30Y121/FAN_BOUNCE_S3_0 INT_L_X30Y121/IMUX_L46 INT_L_X30Y121/SR1END3 INT_L_X30Y122/FAN_ALT0 INT_L_X30Y122/FAN_BOUNCE0 INT_L_X30Y122/LOGIC_OUTS_L2 INT_L_X30Y122/SE6BEG2 INT_L_X30Y122/SR1BEG3 INT_L_X30Y122/SR1END_N3_3 INT_L_X32Y118/NR1BEG2 INT_L_X32Y118/SE6END2 INT_L_X32Y119/NL1BEG1 INT_L_X32Y119/NR1END2 INT_L_X32Y120/IMUX_L34 INT_L_X32Y120/NL1END1 INT_R_X31Y118/SE6E2 INT_R_X31Y119/SE6D2 INT_R_X31Y120/SE6C2 INT_R_X31Y121/SE6B2 INT_R_X31Y122/SE6A2 VBRK_X79Y123/VBRK_SE4C2 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X30Y122/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X30Y121/INT_L.FAN_BOUNCE_S3_0->>IMUX_L46 INT_L_X30Y122/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X30Y122/INT_L.LOGIC_OUTS_L2->>SE6BEG2 INT_L_X30Y122/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X30Y122/INT_L.SR1END_N3_3->>FAN_ALT0 INT_L_X32Y118/INT_L.SE6END2->>NR1BEG2 INT_L_X32Y119/INT_L.NR1END2->>NL1BEG1 INT_L_X32Y120/INT_L.NL1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][27] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX27 CLBLL_L_X32Y121/CLBLL_LL_B4 CLBLM_R_X33Y121/CLBLM_IMUX21 CLBLM_R_X33Y121/CLBLM_L_C4 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS20 CLBLM_R_X33Y122/CLBLM_M_AMUX INT_L_X32Y121/IMUX_L27 INT_L_X32Y121/WL1END1 INT_R_X33Y121/IMUX21 INT_R_X33Y121/SL1END2 INT_R_X33Y121/WL1BEG1 INT_R_X33Y122/LOGIC_OUTS20 INT_R_X33Y122/SL1BEG2 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X33Y122/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X32Y121/INT_L.WL1END1->>IMUX_L27 INT_R_X33Y121/INT_R.SL1END2->>IMUX21 INT_R_X33Y121/INT_R.SL1END2->>WL1BEG1 INT_R_X33Y122/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][27] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX23 CLBLL_L_X32Y120/CLBLL_L_C3 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS18 CLBLM_R_X33Y120/CLBLM_L_CMUX CLBLM_R_X33Y121/CLBLM_IMUX33 CLBLM_R_X33Y121/CLBLM_L_C1 INT_L_X32Y120/IMUX_L23 INT_L_X32Y120/NW2END_S0_0 INT_L_X32Y121/NW2END0 INT_R_X33Y120/LOGIC_OUTS18 INT_R_X33Y120/NR1BEG0 INT_R_X33Y120/NW2BEG0 INT_R_X33Y121/IMUX33 INT_R_X33Y121/NR1END0 INT_R_X33Y121/NW2A0 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X33Y121/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X32Y120/INT_L.NW2END_S0_0->>IMUX_L23 INT_R_X33Y120/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X33Y120/INT_R.LOGIC_OUTS18->>NW2BEG0 INT_R_X33Y121/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][2]_i_2_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX37 CLBLL_R_X29Y116/CLBLL_L_D4 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS10 CLBLM_L_X28Y117/CLBLM_L_C INT_L_X28Y116/SE2A2 INT_L_X28Y117/LOGIC_OUTS_L10 INT_L_X28Y117/SE2BEG2 INT_R_X29Y116/IMUX37 INT_R_X29Y116/SE2END2 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X28Y117/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_R_X29Y116/INT_R.SE2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][2]_i_3_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX39 CLBLL_R_X29Y116/CLBLL_L_D3 CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y117/CLBLL_L_C INT_R_X29Y116/IMUX39 INT_R_X29Y116/SR1END3 INT_R_X29Y117/LOGIC_OUTS10 INT_R_X29Y117/SR1BEG3 INT_R_X29Y117/SR1END_N3_3 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X29Y117/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X29Y116/INT_R.SR1END3->>IMUX39 INT_R_X29Y117/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][2]_i_4_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_WW4B1 CLBLL_R_X29Y114/CLBLL_WW4END1 CLBLL_R_X29Y116/CLBLL_IMUX42 CLBLL_R_X29Y116/CLBLL_L_D6 CLBLM_L_X30Y114/CLBLM_WW4END1 CLBLM_L_X34Y114/CLBLM_SW4END0 CLBLM_L_X36Y118/CLBLM_WW2END0 CLBLM_R_X33Y114/CLBLM_SW4END0 CLBLM_R_X37Y118/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y118/CLBLM_L_A CLK_FEED_X78Y119/CLK_FEED_WW4B1 DSP_R_X35Y115/DSP_WW2END0_3 INT_INTERFACE_R_X31Y114/INT_INTERFACE_WW4B1 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW2END0 INT_L_X30Y114/WW4C1 INT_L_X32Y114/WW4A1 INT_L_X34Y114/SW6E0 INT_L_X34Y115/SW6D0 INT_L_X34Y116/SW6C0 INT_L_X34Y117/SW6B0 INT_L_X34Y118/SW6A0 INT_L_X36Y118/WW2A0 INT_R_X29Y114/NN2BEG1 INT_R_X29Y114/WW4END1 INT_R_X29Y115/NN2A1 INT_R_X29Y116/IMUX42 INT_R_X29Y116/NN2END1 INT_R_X31Y114/WW4B1 INT_R_X33Y114/SW6END0 INT_R_X33Y114/WW4BEG1 INT_R_X35Y118/SW6BEG0 INT_R_X35Y118/WW2END0 INT_R_X37Y118/LOGIC_OUTS8 INT_R_X37Y118/WW2BEG0 VBRK_X73Y119/VBRK_WW4END1 VBRK_X79Y119/VBRK_WW4B1 VBRK_X89Y123/VBRK_WW2END0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X37Y118/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X29Y114/INT_R.WW4END1->>NN2BEG1 INT_R_X29Y116/INT_R.NN2END1->>IMUX42 INT_R_X33Y114/INT_R.SW6END0->>WW4BEG1 INT_R_X35Y118/INT_R.WW2END0->>SW6BEG0 INT_R_X37Y118/INT_R.LOGIC_OUTS8->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][2]_i_5_n_0 - 
wires: CLBLL_R_X23Y110/CLBLL_EE4A0 CLBLL_R_X25Y110/CLBLL_EE4C0 CLBLL_R_X27Y116/CLBLL_EE4A0 CLBLL_R_X29Y116/CLBLL_EE4C0 CLBLL_R_X29Y116/CLBLL_IMUX46 CLBLL_R_X29Y116/CLBLL_L_D5 CLBLL_R_X29Y116/CLBLL_WR1END1 CLBLM_L_X22Y110/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y110/CLBLM_L_A CLBLM_L_X24Y110/CLBLM_EE4A0 CLBLM_L_X26Y110/CLBLM_EE4C0 CLBLM_L_X28Y116/CLBLM_EE4A0 CLBLM_L_X30Y116/CLBLM_EE4C0 CLBLM_L_X30Y116/CLBLM_WR1END1 INT_L_X22Y110/EE4BEG0 INT_L_X22Y110/LOGIC_OUTS_L8 INT_L_X24Y110/EE4B0 INT_L_X26Y110/EE4END0 INT_L_X26Y110/NN6BEG0 INT_L_X26Y111/NN6A0 INT_L_X26Y112/NN6B0 INT_L_X26Y113/NN6C0 INT_L_X26Y114/NN6D0 INT_L_X26Y115/NN6E0 INT_L_X26Y115/NN6END_S1_0 INT_L_X26Y116/EE4BEG0 INT_L_X26Y116/NN6END0 INT_L_X28Y116/EE4B0 INT_L_X30Y116/EE4END0 INT_L_X30Y116/WR1BEG1 INT_R_X23Y110/EE4A0 INT_R_X25Y110/EE4C0 INT_R_X27Y116/EE4A0 INT_R_X29Y116/BYP_ALT4 INT_R_X29Y116/BYP_BOUNCE4 INT_R_X29Y116/EE4C0 INT_R_X29Y116/IMUX46 INT_R_X29Y116/WR1END1 VBRK_X60Y115/VBRK_EE4A0 VBRK_X73Y121/VBRK_EE4C0 VBRK_X73Y121/VBRK_WR1END1 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X22Y110/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y110/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X26Y110/INT_L.EE4END0->>NN6BEG0 INT_L_X26Y116/INT_L.NN6END0->>EE4BEG0 INT_L_X30Y116/INT_L.EE4END0->>WR1BEG1 INT_R_X29Y116/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y116/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X29Y116/INT_R.WR1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][2]_i_10_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_WW4B0 CLBLL_R_X27Y117/CLBLL_WW2END3 CLBLL_R_X27Y118/CLBLL_IMUX21 CLBLL_R_X27Y118/CLBLL_L_C4 CLBLL_R_X29Y118/CLBLL_WW4END0 CLBLM_L_X28Y117/CLBLM_WW2END3 CLBLM_L_X30Y118/CLBLM_WW4END0 CLBLM_L_X34Y118/CLBLM_WW4END0 CLBLM_L_X36Y118/CLBLM_WW4B0 CLBLM_R_X33Y118/CLBLM_WW4END0 CLBLM_R_X37Y118/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y118/CLBLM_M_A CLK_FEED_X78Y123/CLK_FEED_WW4B0 DSP_R_X35Y115/DSP_WW4B0_3 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW4B0 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW4B0 INT_L_X28Y117/WW2A3 INT_L_X30Y118/WW4C0 INT_L_X32Y118/WW4A0 INT_L_X34Y118/WW4C0 INT_L_X36Y118/WW4A0 INT_R_X27Y117/WW2END3 INT_R_X27Y118/IMUX21 INT_R_X27Y118/NL1BEG_N3 INT_R_X27Y118/WW2END_N0_3 INT_R_X29Y117/WW2BEG3 INT_R_X29Y117/WW4END_S0_0 INT_R_X29Y118/WW4END0 INT_R_X31Y118/WW4B0 INT_R_X33Y117/WW4END_S0_0 INT_R_X33Y118/WW4BEG0 INT_R_X33Y118/WW4END0 INT_R_X35Y118/WW4B0 INT_R_X37Y118/LOGIC_OUTS12 INT_R_X37Y118/WW4BEG0 VBRK_X73Y123/VBRK_WW4END0 VBRK_X79Y123/VBRK_WW4B0 VBRK_X89Y123/VBRK_WW4B0 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X37Y118/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X27Y118/INT_R.NL1BEG_N3->>IMUX21 INT_R_X27Y118/INT_R.WW2END_N0_3->>NL1BEG_N3 INT_R_X29Y117/INT_R.WW4END_S0_0->>WW2BEG3 INT_R_X33Y118/INT_R.WW4END0->>WW4BEG0 INT_R_X37Y118/INT_R.LOGIC_OUTS12->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][2]_i_6_n_0 - 
wires: CLBLM_L_X28Y117/CLBLM_IMUX34 CLBLM_L_X28Y117/CLBLM_L_C6 CLBLM_L_X28Y118/CLBLM_LOGIC_OUTS13 CLBLM_L_X28Y118/CLBLM_M_B INT_L_X28Y117/IMUX_L34 INT_L_X28Y117/SL1END1 INT_L_X28Y118/LOGIC_OUTS_L13 INT_L_X28Y118/SL1BEG1 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y118/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y117/INT_L.SL1END1->>IMUX_L34 INT_L_X28Y118/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_5_in[2] - 
wires: CLBLM_L_X28Y116/CLBLM_IMUX29 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y116/CLBLM_M_C2 CLBLM_L_X28Y116/CLBLM_M_CQ CLBLM_L_X28Y117/CLBLM_IMUX20 CLBLM_L_X28Y117/CLBLM_L_C2 INT_L_X28Y116/IMUX_L29 INT_L_X28Y116/LOGIC_OUTS_L6 INT_L_X28Y116/NR1BEG2 INT_L_X28Y117/IMUX_L20 INT_L_X28Y117/NR1END2 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X28Y116/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X28Y117/INT_L.NR1END2->>IMUX_L20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][0] - 
wires: CLBLL_L_X32Y116/CLBLL_NE4C3 CLBLL_L_X32Y117/CLBLL_IMUX44 CLBLL_L_X32Y117/CLBLL_LL_D4 CLBLL_R_X27Y111/CLBLL_EE2BEG3 CLBLL_R_X27Y117/CLBLL_EL1BEG3 CLBLL_R_X27Y118/CLBLL_NW2A0 CLBLL_R_X29Y112/CLBLL_NE2A3 CLBLM_L_X28Y111/CLBLM_EE2BEG3 CLBLM_L_X28Y117/CLBLM_EL1BEG3 CLBLM_L_X28Y117/CLBLM_IMUX30 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y117/CLBLM_L_AQ CLBLM_L_X28Y117/CLBLM_L_C5 CLBLM_L_X28Y118/CLBLM_NW2A0 CLBLM_L_X30Y112/CLBLM_NE2A3 CLK_FEED_X78Y121/CLK_FEED_NE4C3 INT_INTERFACE_R_X31Y116/INT_INTERFACE_NE4C3 INT_L_X28Y111/EE2A3 INT_L_X28Y117/EL1END3 INT_L_X28Y117/IMUX_L30 INT_L_X28Y117/LOGIC_OUTS_L0 INT_L_X28Y117/NW2BEG0 INT_L_X28Y118/NW2A0 INT_L_X30Y112/NE2END3 INT_L_X30Y112/NE6BEG3 INT_L_X32Y116/NE6END3 INT_L_X32Y116/NL1BEG2 INT_L_X32Y117/IMUX_L44 INT_L_X32Y117/NL1END2 INT_R_X27Y111/EE2BEG3 INT_R_X27Y111/SS6END3 INT_R_X27Y112/SS6E3 INT_R_X27Y112/SS6END_N0_3 INT_R_X27Y113/SS6D3 INT_R_X27Y114/SS6C3 INT_R_X27Y115/SS6B3 INT_R_X27Y116/SS6A3 INT_R_X27Y117/EL1BEG3 INT_R_X27Y117/NW2END_S0_0 INT_R_X27Y117/SS6BEG3 INT_R_X27Y118/EL1BEG_N3 INT_R_X27Y118/NW2END0 INT_R_X29Y111/EE2END3 INT_R_X29Y111/NE2BEG3 INT_R_X29Y112/NE2A3 INT_R_X31Y112/NE6A3 INT_R_X31Y113/NE6B3 INT_R_X31Y114/NE6C3 INT_R_X31Y115/NE6D3 INT_R_X31Y116/NE6E3 VBRK_X73Y117/VBRK_NE2A3 VBRK_X79Y121/VBRK_NE4C3 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X28Y117/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y117/INT_L.EL1END3->>IMUX_L30 INT_L_X28Y117/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X30Y112/INT_L.NE2END3->>NE6BEG3 INT_L_X32Y116/INT_L.NE6END3->>NL1BEG2 INT_L_X32Y117/INT_L.NL1END2->>IMUX_L44 INT_R_X27Y111/INT_R.SS6END3->>EE2BEG3 INT_R_X27Y117/INT_R.NW2END_S0_0->>SS6BEG3 INT_R_X27Y118/INT_R.NW2END0->>EL1BEG_N3 INT_R_X29Y111/INT_R.EE2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][2]_i_7_n_0 - 
wires: CLBLL_R_X27Y112/CLBLL_EE2BEG2 CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y118/CLBLL_L_C CLBLL_R_X29Y117/CLBLL_IMUX21 CLBLL_R_X29Y117/CLBLL_L_C4 CLBLM_L_X28Y112/CLBLM_EE2BEG2 INT_L_X28Y112/EE2A2 INT_R_X27Y112/EE2BEG2 INT_R_X27Y112/SS6END2 INT_R_X27Y113/SS6E2 INT_R_X27Y114/SS6D2 INT_R_X27Y115/SS6C2 INT_R_X27Y116/SS6B2 INT_R_X27Y117/SS6A2 INT_R_X27Y118/LOGIC_OUTS10 INT_R_X27Y118/SS6BEG2 INT_R_X29Y112/EE2END2 INT_R_X29Y112/NN6BEG2 INT_R_X29Y113/NN6A2 INT_R_X29Y114/NN6B2 INT_R_X29Y115/NN6C2 INT_R_X29Y116/NN6D2 INT_R_X29Y117/IMUX21 INT_R_X29Y117/NN6E2 INT_R_X29Y117/SR1END2 INT_R_X29Y118/NN6END2 INT_R_X29Y118/SR1BEG2 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 INT_R_X27Y112/INT_R.SS6END2->>EE2BEG2 INT_R_X27Y118/INT_R.LOGIC_OUTS10->>SS6BEG2 INT_R_X29Y112/INT_R.EE2END2->>NN6BEG2 INT_R_X29Y117/INT_R.SR1END2->>IMUX21 INT_R_X29Y118/INT_R.NN6END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][0] - 
wires: CLBLL_L_X32Y113/CLBLL_NW4A3 CLBLL_L_X32Y119/CLBLL_IMUX37 CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS16 CLBLL_L_X32Y119/CLBLL_L_AMUX CLBLL_L_X32Y119/CLBLL_L_D4 CLBLL_R_X29Y117/CLBLL_IMUX20 CLBLL_R_X29Y117/CLBLL_L_C2 CLBLL_R_X29Y117/CLBLL_WL1END1 CLBLM_L_X30Y117/CLBLM_WL1END1 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_NW4A3_1 INT_INTERFACE_R_X31Y113/INT_INTERFACE_NW4A3 INT_L_X30Y117/NW6END3 INT_L_X30Y117/WL1BEG1 INT_L_X32Y113/NW6BEG3 INT_L_X32Y113/SS6END2 INT_L_X32Y114/SS6E2 INT_L_X32Y115/SS6D2 INT_L_X32Y116/SS6C2 INT_L_X32Y117/SS6B2 INT_L_X32Y118/SS6A2 INT_L_X32Y119/IMUX_L37 INT_L_X32Y119/LOGIC_OUTS_L16 INT_L_X32Y119/SS6BEG2 INT_R_X29Y117/IMUX20 INT_R_X29Y117/WL1END1 INT_R_X31Y113/NW6A3 INT_R_X31Y114/NW6B3 INT_R_X31Y115/NW6C3 INT_R_X31Y116/NW6D3 INT_R_X31Y117/NW6E3 VBRK_X73Y122/VBRK_WL1END1 VBRK_X79Y118/VBRK_NW4A3 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X32Y119/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X30Y117/INT_L.NW6END3->>WL1BEG1 INT_L_X32Y113/INT_L.SS6END2->>NW6BEG3 INT_L_X32Y119/INT_L.LOGIC_OUTS_L16->>IMUX_L37 INT_L_X32Y119/INT_L.LOGIC_OUTS_L16->>SS6BEG2 INT_R_X29Y117/INT_R.WL1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[tbreg1][addr][31]_i_2_n_0 - 
wires: CLBLL_R_X27Y115/CLBLL_IMUX39 CLBLL_R_X27Y115/CLBLL_L_D3 CLBLL_R_X27Y115/CLBLL_WW2A2 CLBLL_R_X27Y118/CLBLL_EL1BEG1 CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y118/CLBLL_L_AMUX CLBLL_R_X29Y114/CLBLL_EL1BEG3 CLBLL_R_X29Y117/CLBLL_IMUX34 CLBLL_R_X29Y117/CLBLL_L_C6 CLBLM_L_X28Y115/CLBLM_IMUX37 CLBLM_L_X28Y115/CLBLM_L_D4 CLBLM_L_X28Y115/CLBLM_WW2A2 CLBLM_L_X28Y118/CLBLM_EL1BEG1 CLBLM_L_X30Y114/CLBLM_EL1BEG3 CLBLM_L_X30Y114/CLBLM_IMUX23 CLBLM_L_X30Y114/CLBLM_L_C3 INT_L_X26Y115/ER1BEG3 INT_L_X26Y115/WW2END2 INT_L_X28Y114/ER1BEG_S0 INT_L_X28Y114/SR1END3 INT_L_X28Y115/ER1BEG0 INT_L_X28Y115/IMUX_L37 INT_L_X28Y115/SR1BEG3 INT_L_X28Y115/SR1END2 INT_L_X28Y115/SR1END_N3_3 INT_L_X28Y115/WW2BEG2 INT_L_X28Y116/SR1BEG2 INT_L_X28Y116/SS2END1 INT_L_X28Y117/SE2A1 INT_L_X28Y117/SS2A1 INT_L_X28Y118/EL1END1 INT_L_X28Y118/SE2BEG1 INT_L_X28Y118/SS2BEG1 INT_L_X30Y114/EL1END3 INT_L_X30Y114/IMUX_L23 INT_R_X27Y115/ER1END3 INT_R_X27Y115/IMUX39 INT_R_X27Y115/WW2A2 INT_R_X27Y116/ER1END_N3_3 INT_R_X27Y118/EL1BEG1 INT_R_X27Y118/LOGIC_OUTS16 INT_R_X29Y114/EL1BEG3 INT_R_X29Y115/EL1BEG_N3 INT_R_X29Y115/ER1END0 INT_R_X29Y117/IMUX34 INT_R_X29Y117/SE2END1 VBRK_X73Y119/VBRK_EL1BEG3 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X27Y118/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X26Y115/INT_L.WW2END2->>ER1BEG3 INT_L_X28Y114/INT_L.SR1END3->>ER1BEG_S0 INT_L_X28Y115/INT_L.SR1END2->>IMUX_L37 INT_L_X28Y115/INT_L.SR1END2->>SR1BEG3 INT_L_X28Y115/INT_L.SR1END2->>WW2BEG2 INT_L_X28Y116/INT_L.SS2END1->>SR1BEG2 INT_L_X28Y118/INT_L.EL1END1->>SE2BEG1 INT_L_X28Y118/INT_L.EL1END1->>SS2BEG1 INT_L_X30Y114/INT_L.EL1END3->>IMUX_L23 INT_R_X27Y115/INT_R.ER1END3->>IMUX39 INT_R_X27Y118/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X29Y115/INT_R.ER1END0->>EL1BEG_N3 INT_R_X29Y117/INT_R.SE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[slv][hrdata][2]_i_8_n_0 - 
wires: CLBLL_L_X32Y111/CLBLL_NW4A2 CLBLL_R_X29Y115/CLBLL_WR1END3 CLBLL_R_X29Y117/CLBLL_IMUX23 CLBLL_R_X29Y117/CLBLL_L_C3 CLBLM_L_X30Y115/CLBLM_WR1END3 CLBLM_R_X33Y114/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y114/CLBLM_L_B CLK_FEED_X78Y116/CLK_FEED_NW4A2 INT_INTERFACE_R_X31Y111/INT_INTERFACE_NW4A2 INT_L_X30Y115/NW6END2 INT_L_X30Y115/WR1BEG3 INT_L_X32Y111/NW6BEG2 INT_L_X32Y111/SW2END1 INT_R_X29Y115/NN2BEG3 INT_R_X29Y115/WR1END3 INT_R_X29Y116/NN2A3 INT_R_X29Y117/IMUX23 INT_R_X29Y117/NN2END3 INT_R_X31Y111/NW6A2 INT_R_X31Y112/NW6B2 INT_R_X31Y113/NW6C2 INT_R_X31Y114/NW6D2 INT_R_X31Y115/NW6E2 INT_R_X33Y111/SW2A1 INT_R_X33Y112/SS2END1 INT_R_X33Y112/SW2BEG1 INT_R_X33Y113/SS2A1 INT_R_X33Y114/LOGIC_OUTS9 INT_R_X33Y114/SS2BEG1 VBRK_X73Y120/VBRK_WR1END3 VBRK_X79Y116/VBRK_NW4A2 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X33Y114/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y115/INT_L.NW6END2->>WR1BEG3 INT_L_X32Y111/INT_L.SW2END1->>NW6BEG2 INT_R_X29Y115/INT_R.WR1END3->>NN2BEG3 INT_R_X29Y117/INT_R.NN2END3->>IMUX23 INT_R_X33Y112/INT_R.SS2END1->>SW2BEG1 INT_R_X33Y114/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_61 - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L1 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B1 BRAM_L_X38Y115/BRAM_WL1END0_3 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL1 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B1_0 CLBLM_R_X37Y118/CLBLM_IMUX9 CLBLM_R_X37Y118/CLBLM_L_A5 CLBLM_R_X37Y118/CLBLM_WL1END0 INT_L_X38Y118/SS2END1 INT_L_X38Y118/WL1BEG0 INT_L_X38Y119/SS2A1 INT_L_X38Y120/LOGIC_OUTS_L1 INT_L_X38Y120/SS2BEG1 INT_R_X37Y118/IMUX9 INT_R_X37Y118/WL1END0 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL1->BRAM_LOGIC_OUTS_B1_0 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X38Y118/INT_L.SS2END1->>WL1BEG0 INT_L_X38Y120/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_R_X37Y118/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_29 - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_L_X38Y115/BRAM_SW2A1_4 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL1 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B13_0 CLBLM_R_X37Y118/CLBLM_IMUX6 CLBLM_R_X37Y118/CLBLM_L_A1 CLBLM_R_X37Y119/CLBLM_SW2A1 INT_L_X38Y119/SW2A1 INT_L_X38Y120/LOGIC_OUTS_L13 INT_L_X38Y120/SW2BEG1 INT_R_X37Y118/IMUX6 INT_R_X37Y118/SR1END2 INT_R_X37Y119/SR1BEG2 INT_R_X37Y119/SW2END1 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL1->BRAM_LOGIC_OUTS_B13_0 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X38Y120/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X37Y118/INT_R.SR1END2->>IMUX6 INT_R_X37Y119/INT_R.SW2END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][2]_i_9_n_0 - 
wires: CLBLM_R_X37Y115/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y115/CLBLM_L_A CLBLM_R_X37Y118/CLBLM_IMUX0 CLBLM_R_X37Y118/CLBLM_L_A3 INT_R_X37Y115/LOGIC_OUTS8 INT_R_X37Y115/NR1BEG0 INT_R_X37Y116/NN2BEG0 INT_R_X37Y116/NR1END0 INT_R_X37Y117/NN2A0 INT_R_X37Y117/NN2END_S2_0 INT_R_X37Y118/IMUX0 INT_R_X37Y118/NN2END0 
pips: CLBLM_R_X37Y115/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X37Y115/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X37Y116/INT_R.NR1END0->>NN2BEG0 INT_R_X37Y118/INT_R.NN2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_3_in[2] - 
wires: CLBLL_L_X32Y112/CLBLL_WW4A1 CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y118/CLBLL_L_AQ CLBLL_L_X32Y119/CLBLL_IMUX41 CLBLL_L_X32Y119/CLBLL_L_D1 CLBLL_R_X29Y112/CLBLL_WW4C1 CLBLL_R_X29Y116/CLBLL_NE4C1 CLBLL_R_X29Y117/CLBLL_NW2A1 CLBLM_L_X28Y118/CLBLM_IMUX17 CLBLM_L_X28Y118/CLBLM_M_B3 CLBLM_L_X30Y112/CLBLM_WW4C1 CLBLM_L_X30Y116/CLBLM_NE4C1 CLBLM_L_X30Y117/CLBLM_NW2A1 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW4A1_0 INT_INTERFACE_R_X31Y112/INT_INTERFACE_WW4A1 INT_L_X28Y112/NE6BEG1 INT_L_X28Y112/WW4END1 INT_L_X28Y118/IMUX_L17 INT_L_X28Y118/NW2END1 INT_L_X30Y112/WW4B1 INT_L_X30Y116/NE6END1 INT_L_X30Y116/NW2BEG1 INT_L_X30Y117/NW2A1 INT_L_X32Y112/SS6END0 INT_L_X32Y112/WW4BEG1 INT_L_X32Y113/SS6E0 INT_L_X32Y114/SS6D0 INT_L_X32Y115/SS6C0 INT_L_X32Y116/SS6B0 INT_L_X32Y117/SS6A0 INT_L_X32Y118/LOGIC_OUTS_L0 INT_L_X32Y118/NR1BEG0 INT_L_X32Y118/SS6BEG0 INT_L_X32Y119/IMUX_L41 INT_L_X32Y119/NR1END0 INT_R_X29Y112/NE6A1 INT_R_X29Y112/WW4C1 INT_R_X29Y113/NE6B1 INT_R_X29Y114/NE6C1 INT_R_X29Y115/NE6D1 INT_R_X29Y116/NE6E1 INT_R_X29Y117/NW2BEG1 INT_R_X29Y117/NW2END1 INT_R_X29Y118/NW2A1 INT_R_X31Y112/WW4A1 VBRK_X73Y117/VBRK_WW4C1 VBRK_X73Y121/VBRK_NE4C1 VBRK_X73Y122/VBRK_NW2A1 VBRK_X79Y117/VBRK_WW4A1 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X28Y112/INT_L.WW4END1->>NE6BEG1 INT_L_X28Y118/INT_L.NW2END1->>IMUX_L17 INT_L_X30Y116/INT_L.NE6END1->>NW2BEG1 INT_L_X32Y112/INT_L.SS6END0->>WW4BEG1 INT_L_X32Y118/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X32Y118/INT_L.LOGIC_OUTS_L0->>SS6BEG0 INT_L_X32Y119/INT_L.NR1END0->>IMUX_L41 INT_R_X29Y117/INT_R.NW2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[break]__0 - 
wires: CLBLL_R_X27Y117/CLBLL_IMUX19 CLBLL_R_X27Y117/CLBLL_L_B2 CLBLL_R_X27Y117/CLBLL_SW2A1 CLBLL_R_X27Y118/CLBLL_IMUX30 CLBLL_R_X27Y118/CLBLL_L_C5 CLBLL_R_X27Y118/CLBLL_WL1END3 CLBLM_L_X28Y117/CLBLM_SW2A1 CLBLM_L_X28Y118/CLBLM_WL1END3 CLBLM_L_X28Y120/CLBLM_IMUX1 CLBLM_L_X28Y120/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y120/CLBLM_M_A3 CLBLM_L_X28Y120/CLBLM_M_AQ INT_L_X28Y117/SW2A1 INT_L_X28Y118/SR1END1 INT_L_X28Y118/SW2BEG1 INT_L_X28Y118/WL1BEG3 INT_L_X28Y119/SL1END0 INT_L_X28Y119/SR1BEG1 INT_L_X28Y119/WL1BEG_N3 INT_L_X28Y120/IMUX_L1 INT_L_X28Y120/LOGIC_OUTS_L4 INT_L_X28Y120/SL1BEG0 INT_R_X27Y117/IMUX19 INT_R_X27Y117/SW2END1 INT_R_X27Y118/IMUX30 INT_R_X27Y118/WL1END3 INT_R_X27Y119/WL1END_N1_3 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y120/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y118/INT_L.SR1END1->>SW2BEG1 INT_L_X28Y119/INT_L.SL1END0->>SR1BEG1 INT_L_X28Y119/INT_L.SL1END0->>WL1BEG_N3 INT_L_X28Y120/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X28Y120/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_R_X27Y117/INT_R.SW2END1->>IMUX19 INT_R_X27Y118/INT_R.WL1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/p_6_in[2] - 
wires: CLBLL_L_X32Y109/CLBLL_SE4C0 CLBLL_R_X29Y113/CLBLL_SE2A0 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y114/CLBLL_L_AQ CLBLL_R_X29Y118/CLBLL_IMUX32 CLBLL_R_X29Y118/CLBLL_LL_C1 CLBLM_L_X30Y113/CLBLM_SE2A0 CLBLM_L_X34Y113/CLBLM_NE4C0 CLBLM_L_X34Y114/CLBLM_NW2A0 CLBLM_R_X33Y113/CLBLM_NE4C0 CLBLM_R_X33Y114/CLBLM_IMUX16 CLBLM_R_X33Y114/CLBLM_L_B3 CLBLM_R_X33Y114/CLBLM_NW2A0 CLK_FEED_X78Y114/CLK_FEED_SE4C0 INT_INTERFACE_R_X31Y109/INT_INTERFACE_SE4C0 INT_L_X30Y113/SE2END0 INT_L_X30Y113/SE6BEG0 INT_L_X32Y109/NE6BEG0 INT_L_X32Y109/SE6END0 INT_L_X34Y113/NE6END0 INT_L_X34Y113/NW2BEG0 INT_L_X34Y114/NW2A0 INT_R_X29Y113/SE2A0 INT_R_X29Y114/LOGIC_OUTS0 INT_R_X29Y114/NN2BEG0 INT_R_X29Y114/SE2BEG0 INT_R_X29Y115/NN2A0 INT_R_X29Y115/NN2END_S2_0 INT_R_X29Y116/NN2BEG0 INT_R_X29Y116/NN2END0 INT_R_X29Y117/NN2A0 INT_R_X29Y117/NN2END_S2_0 INT_R_X29Y118/IMUX32 INT_R_X29Y118/NN2END0 INT_R_X31Y109/SE6E0 INT_R_X31Y110/SE6D0 INT_R_X31Y111/SE6C0 INT_R_X31Y112/SE6B0 INT_R_X31Y113/SE6A0 INT_R_X33Y109/NE6A0 INT_R_X33Y110/NE6B0 INT_R_X33Y111/NE6C0 INT_R_X33Y112/NE6D0 INT_R_X33Y113/NE6E0 INT_R_X33Y113/NW2END_S0_0 INT_R_X33Y114/IMUX16 INT_R_X33Y114/NW2END0 VBRK_X73Y118/VBRK_SE2A0 VBRK_X79Y114/VBRK_SE4C0 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X30Y113/INT_L.SE2END0->>SE6BEG0 INT_L_X32Y109/INT_L.SE6END0->>NE6BEG0 INT_L_X34Y113/INT_L.NE6END0->>NW2BEG0 INT_R_X29Y114/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X29Y114/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X29Y116/INT_R.NN2END0->>NN2BEG0 INT_R_X29Y118/INT_R.NN2END0->>IMUX32 INT_R_X33Y114/INT_R.NW2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][0] - 
wires: CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y116/CLBLL_L_BQ CLBLL_L_X32Y117/CLBLL_IMUX40 CLBLL_L_X32Y117/CLBLL_LL_D1 CLBLM_R_X33Y114/CLBLM_IMUX25 CLBLM_R_X33Y114/CLBLM_L_B5 INT_L_X32Y116/EL1BEG0 INT_L_X32Y116/LOGIC_OUTS_L1 INT_L_X32Y116/NL1BEG0 INT_L_X32Y116/NL1END_S3_0 INT_L_X32Y117/IMUX_L40 INT_L_X32Y117/NL1END0 INT_R_X33Y114/IMUX25 INT_R_X33Y114/SS2END0 INT_R_X33Y115/EL1END_S3_0 INT_R_X33Y115/SS2A0 INT_R_X33Y116/EL1END0 INT_R_X33Y116/SS2BEG0 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X32Y116/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X32Y116/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X32Y117/INT_L.NL1END0->>IMUX_L40 INT_R_X33Y114/INT_R.SS2END0->>IMUX25 INT_R_X33Y116/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][9]_i_12_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX9 CLBLL_L_X32Y114/CLBLL_L_A5 CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y120/CLBLL_L_A CLBLM_L_X34Y115/CLBLM_WL1END3 CLBLM_L_X34Y116/CLBLM_SE4C0 CLBLM_R_X33Y114/CLBLM_IMUX19 CLBLM_R_X33Y114/CLBLM_IMUX34 CLBLM_R_X33Y114/CLBLM_L_B2 CLBLM_R_X33Y114/CLBLM_L_C6 CLBLM_R_X33Y115/CLBLM_WL1END3 CLBLM_R_X33Y116/CLBLM_IMUX0 CLBLM_R_X33Y116/CLBLM_L_A3 CLBLM_R_X33Y116/CLBLM_SE4C0 INT_L_X32Y114/ER1BEG1 INT_L_X32Y114/IMUX_L9 INT_L_X32Y114/SR1BEG_S0 INT_L_X32Y114/SS6END0 INT_L_X32Y114/SW2END3 INT_L_X32Y115/SS6E0 INT_L_X32Y115/SW2END_N0_3 INT_L_X32Y116/SS6D0 INT_L_X32Y117/SS6C0 INT_L_X32Y118/SS6B0 INT_L_X32Y119/SS6A0 INT_L_X32Y120/LOGIC_OUTS_L8 INT_L_X32Y120/SE6BEG0 INT_L_X32Y120/SS6BEG0 INT_L_X34Y115/WL1BEG3 INT_L_X34Y116/SE6END0 INT_L_X34Y116/WL1BEG_N3 INT_R_X33Y114/ER1END1 INT_R_X33Y114/IMUX19 INT_R_X33Y114/IMUX34 INT_R_X33Y114/SW2A3 INT_R_X33Y115/SW2BEG3 INT_R_X33Y115/WL1END3 INT_R_X33Y116/IMUX0 INT_R_X33Y116/SE6E0 INT_R_X33Y116/WL1END_N1_3 INT_R_X33Y117/SE6D0 INT_R_X33Y118/SE6C0 INT_R_X33Y119/SE6B0 INT_R_X33Y120/SE6A0 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X32Y120/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X32Y114/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X32Y114/INT_L.SS6END0->>ER1BEG1 INT_L_X32Y114/INT_L.SW2END3->>SR1BEG_S0 INT_L_X32Y120/INT_L.LOGIC_OUTS_L8->>SE6BEG0 INT_L_X32Y120/INT_L.LOGIC_OUTS_L8->>SS6BEG0 INT_L_X34Y116/INT_L.SE6END0->>WL1BEG_N3 INT_R_X33Y114/INT_R.ER1END1->>IMUX19 INT_R_X33Y114/INT_R.ER1END1->>IMUX34 INT_R_X33Y115/INT_R.WL1END3->>SW2BEG3 INT_R_X33Y116/INT_R.WL1END_N1_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/p_1_in[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y114/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L1 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B1 BRAM_L_X38Y110/BRAM_SW2A1_4 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL1 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B1_0 CLBLM_R_X37Y114/CLBLM_SW2A1 CLBLM_R_X37Y115/CLBLM_IMUX10 CLBLM_R_X37Y115/CLBLM_L_A4 INT_L_X38Y114/SW2A1 INT_L_X38Y115/LOGIC_OUTS_L1 INT_L_X38Y115/SW2BEG1 INT_R_X37Y114/NL1BEG1 INT_R_X37Y114/SW2END1 INT_R_X37Y115/IMUX10 INT_R_X37Y115/NL1END1 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL1->BRAM_LOGIC_OUTS_B1_0 CLBLM_R_X37Y115/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X38Y115/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X37Y114/INT_R.SW2END1->>NL1BEG1 INT_R_X37Y115/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_WL1END0 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL1 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B13_0 BRAM_L_X38Y115/BRAM_WL1END0_0 CLBLM_R_X37Y115/CLBLM_IMUX9 CLBLM_R_X37Y115/CLBLM_L_A5 CLBLM_R_X37Y115/CLBLM_WL1END0 INT_L_X38Y115/LOGIC_OUTS_L13 INT_L_X38Y115/WL1BEG0 INT_R_X37Y115/IMUX9 INT_R_X37Y115/WL1END0 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL1->BRAM_LOGIC_OUTS_B13_0 CLBLM_R_X37Y115/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X38Y115/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X37Y115/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][30]_i_2_n_0 - 
wires: CLBLM_L_X30Y121/CLBLM_IMUX1 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y121/CLBLM_L_A CLBLM_L_X30Y121/CLBLM_M_A3 INT_L_X30Y121/IMUX_L1 INT_L_X30Y121/LOGIC_OUTS_L8 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y121/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y121/INT_L.LOGIC_OUTS_L8->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][30]_i_3_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_LL_A CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS12 CLBLL_L_X32Y121/CLBLL_WW4B0 CLBLL_R_X29Y121/CLBLL_ER1BEG0 CLBLL_R_X29Y121/CLBLL_WW4END0 CLBLM_L_X30Y121/CLBLM_ER1BEG0 CLBLM_L_X30Y121/CLBLM_IMUX2 CLBLM_L_X30Y121/CLBLM_M_A2 CLBLM_L_X30Y121/CLBLM_WW4END0 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4B0_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW4B0 INT_L_X30Y121/ER1END0 INT_L_X30Y121/IMUX_L2 INT_L_X30Y121/WW4C0 INT_L_X32Y120/LOGIC_OUTS_L12 INT_L_X32Y120/NE2BEG0 INT_L_X32Y121/NE2A0 INT_L_X32Y121/WW4A0 INT_R_X29Y120/ER1BEG_S0 INT_R_X29Y120/WW4END_S0_0 INT_R_X29Y121/ER1BEG0 INT_R_X29Y121/WW4END0 INT_R_X31Y121/WW4B0 INT_R_X33Y120/NE2END_S3_0 INT_R_X33Y121/NE2END0 INT_R_X33Y121/WW4BEG0 VBRK_X73Y126/VBRK_ER1BEG0 VBRK_X73Y126/VBRK_WW4END0 VBRK_X79Y126/VBRK_WW4B0 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y121/INT_L.ER1END0->>IMUX_L2 INT_L_X32Y120/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_R_X29Y120/INT_R.WW4END_S0_0->>ER1BEG_S0 INT_R_X33Y121/INT_R.NE2END0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][30]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_WW4B3 BRAM_L_X38Y120/BRAM_WW4B3_1 CLBLL_L_X32Y120/CLBLL_WW4C3 CLBLM_L_X30Y121/CLBLM_IMUX4 CLBLM_L_X30Y121/CLBLM_M_A6 CLBLM_L_X34Y120/CLBLM_WW4A3 CLBLM_L_X36Y121/CLBLM_WW4END3 CLBLM_R_X33Y120/CLBLM_WW4A3 CLBLM_R_X37Y121/CLBLM_WW4B3 CLBLM_R_X39Y121/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y121/CLBLM_M_D CLK_FEED_X78Y125/CLK_FEED_WW4C3 DSP_R_X35Y120/DSP_WW4END3_1 INT_INTERFACE_R_X31Y120/INT_INTERFACE_WW4C3 INT_INTERFACE_R_X35Y121/INT_INTERFACE_WW4END3 INT_L_X30Y120/NL1BEG2 INT_L_X30Y120/WW4END3 INT_L_X30Y121/IMUX_L4 INT_L_X30Y121/NL1END2 INT_L_X32Y120/WW4B3 INT_L_X34Y120/SW2END2 INT_L_X34Y120/WW4BEG3 INT_L_X36Y121/WW4C3 INT_L_X38Y121/WW4A3 INT_R_X31Y120/WW4C3 INT_R_X33Y120/WW4A3 INT_R_X35Y120/SW2A2 INT_R_X35Y121/SW2BEG2 INT_R_X35Y121/WW4END3 INT_R_X37Y121/WW4B3 INT_R_X39Y121/LOGIC_OUTS15 INT_R_X39Y121/WW4BEG3 VBRK_X79Y125/VBRK_WW4C3 VBRK_X89Y126/VBRK_WW4END3 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y121/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y120/INT_L.WW4END3->>NL1BEG2 INT_L_X30Y121/INT_L.NL1END2->>IMUX_L4 INT_L_X34Y120/INT_L.SW2END2->>WW4BEG3 INT_R_X35Y121/INT_R.WW4END3->>SW2BEG2 INT_R_X39Y121/INT_R.LOGIC_OUTS15->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][30]_i_5_n_0 - 
wires: CLBLL_R_X25Y126/CLBLL_EE4A0 CLBLL_R_X27Y126/CLBLL_EE4C0 CLBLL_R_X29Y122/CLBLL_SE4C0 CLBLM_L_X24Y126/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y126/CLBLM_L_A CLBLM_L_X26Y126/CLBLM_EE4A0 CLBLM_L_X28Y126/CLBLM_EE4C0 CLBLM_L_X30Y121/CLBLM_IMUX8 CLBLM_L_X30Y121/CLBLM_M_A5 CLBLM_L_X30Y122/CLBLM_SE4C0 HCLK_R_X71Y130/HCLK_SE6C0 INT_L_X24Y126/EE4BEG0 INT_L_X24Y126/LOGIC_OUTS_L8 INT_L_X26Y126/EE4B0 INT_L_X28Y126/EE4END0 INT_L_X28Y126/SE6BEG0 INT_L_X30Y121/IMUX_L8 INT_L_X30Y121/SL1END0 INT_L_X30Y122/SE6END0 INT_L_X30Y122/SL1BEG0 INT_R_X25Y126/EE4A0 INT_R_X27Y126/EE4C0 INT_R_X29Y122/SE6E0 INT_R_X29Y123/SE6D0 INT_R_X29Y124/SE6C0 INT_R_X29Y125/SE6B0 INT_R_X29Y126/SE6A0 VBRK_X73Y127/VBRK_SE4C0 
pips: CLBLM_L_X24Y126/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X24Y126/INT_L.LOGIC_OUTS_L8->>EE4BEG0 INT_L_X28Y126/INT_L.EE4END0->>SE6BEG0 INT_L_X30Y121/INT_L.SL1END0->>IMUX_L8 INT_L_X30Y122/INT_L.SE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_5_in[30] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX37 CLBLL_L_X32Y121/CLBLL_L_D4 CLBLL_L_X32Y121/CLBLL_WW2A2 CLBLM_L_X30Y121/CLBLM_IMUX5 CLBLM_L_X30Y121/CLBLM_L_A6 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS2 CLBLM_L_X34Y121/CLBLM_L_CQ CLBLM_L_X34Y121/CLBLM_WW2A2 CLBLM_R_X33Y121/CLBLM_WW2A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW2A2_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW2A2 INT_L_X30Y121/IMUX_L5 INT_L_X30Y121/WW2END2 INT_L_X32Y121/IMUX_L37 INT_L_X32Y121/WW2BEG2 INT_L_X32Y121/WW2END2 INT_L_X34Y121/LOGIC_OUTS_L2 INT_L_X34Y121/WW2BEG2 INT_R_X31Y121/WW2A2 INT_R_X33Y121/WW2A2 VBRK_X79Y126/VBRK_WW2A2 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X34Y121/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X30Y121/INT_L.WW2END2->>IMUX_L5 INT_L_X32Y121/INT_L.WW2END2->>IMUX_L37 INT_L_X32Y121/INT_L.WW2END2->>WW2BEG2 INT_L_X34Y121/INT_L.LOGIC_OUTS_L2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[30] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX7 CLBLL_L_X32Y120/CLBLL_LL_A1 CLBLL_L_X32Y122/CLBLL_WW4C3 CLBLM_L_X30Y120/CLBLM_IMUX13 CLBLM_L_X30Y120/CLBLM_L_B6 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS3 CLBLM_L_X34Y120/CLBLM_L_DQ CLBLM_L_X34Y120/CLBLM_WW2A3 CLBLM_L_X34Y122/CLBLM_WW4A3 CLBLM_R_X33Y120/CLBLM_WW2A3 CLBLM_R_X33Y122/CLBLM_WW4A3 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C3_1 INT_INTERFACE_R_X31Y122/INT_INTERFACE_WW4C3 INT_L_X30Y120/IMUX_L13 INT_L_X30Y120/SS2END2 INT_L_X30Y121/SS2A2 INT_L_X30Y122/SS2BEG2 INT_L_X30Y122/WW4END3 INT_L_X32Y120/IMUX_L7 INT_L_X32Y120/WW2END3 INT_L_X32Y121/WW2END_N0_3 INT_L_X32Y122/WW4B3 INT_L_X34Y120/LOGIC_OUTS_L3 INT_L_X34Y120/NN2BEG3 INT_L_X34Y120/WW2BEG3 INT_L_X34Y121/NN2A3 INT_L_X34Y122/NN2END3 INT_L_X34Y122/WW4BEG3 INT_R_X31Y122/WW4C3 INT_R_X33Y120/WW2A3 INT_R_X33Y122/WW4A3 VBRK_X79Y127/VBRK_WW4C3 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X34Y120/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X30Y120/INT_L.SS2END2->>IMUX_L13 INT_L_X30Y122/INT_L.WW4END3->>SS2BEG2 INT_L_X32Y120/INT_L.WW2END3->>IMUX_L7 INT_L_X34Y120/INT_L.LOGIC_OUTS_L3->>NN2BEG3 INT_L_X34Y120/INT_L.LOGIC_OUTS_L3->>WW2BEG3 INT_L_X34Y122/INT_L.NN2END3->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][28] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX11 CLBLL_L_X32Y120/CLBLL_IMUX42 CLBLL_L_X32Y120/CLBLL_LL_A4 CLBLL_L_X32Y120/CLBLL_L_D6 CLBLM_L_X34Y120/CLBLM_LOGIC_OUTS7 CLBLM_L_X34Y120/CLBLM_M_DQ CLBLM_L_X34Y120/CLBLM_WL1END2 CLBLM_R_X33Y120/CLBLM_WL1END2 INT_L_X32Y120/IMUX_L11 INT_L_X32Y120/IMUX_L42 INT_L_X32Y120/WL1END1 INT_L_X34Y120/LOGIC_OUTS_L7 INT_L_X34Y120/WL1BEG2 INT_R_X33Y120/WL1BEG1 INT_R_X33Y120/WL1END2 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X34Y120/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X32Y120/INT_L.WL1END1->>IMUX_L11 INT_L_X32Y120/INT_L.WL1END1->>IMUX_L42 INT_L_X34Y120/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_R_X33Y120/INT_R.WL1END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][30]_i_6_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX2 CLBLL_L_X32Y120/CLBLL_LL_A2 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS10 CLBLM_R_X33Y120/CLBLM_L_C INT_L_X32Y120/FAN_ALT1 INT_L_X32Y120/FAN_BOUNCE1 INT_L_X32Y120/IMUX_L2 INT_L_X32Y120/WR1END3 INT_R_X33Y120/LOGIC_OUTS10 INT_R_X33Y120/WR1BEG3 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X32Y120/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X32Y120/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X32Y120/INT_L.WR1END3->>FAN_ALT1 INT_R_X33Y120/INT_R.LOGIC_OUTS10->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_33 - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L22 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L_B22 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL15 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B22_2 CLBLM_R_X39Y121/CLBLM_IMUX38 CLBLM_R_X39Y121/CLBLM_M_D3 INT_L_X38Y121/EL1BEG3 INT_L_X38Y122/EL1BEG_N3 INT_L_X38Y122/LOGIC_OUTS_L22 INT_R_X39Y121/EL1END3 INT_R_X39Y121/IMUX38 
pips: BRAM_INT_INTERFACE_L_X38Y122/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL15->BRAM_LOGIC_OUTS_B22_2 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y122/INT_L.LOGIC_OUTS_L22->>EL1BEG_N3 INT_R_X39Y121/INT_R.EL1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_1 - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L0 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_LOGIC_OUTS_L_B0 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL15 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B0_2 CLBLM_R_X39Y121/CLBLM_IMUX44 CLBLM_R_X39Y121/CLBLM_M_D4 INT_L_X38Y121/ER1BEG2 INT_L_X38Y121/SR1END1 INT_L_X38Y122/LOGIC_OUTS_L0 INT_L_X38Y122/SR1BEG1 INT_R_X39Y121/ER1END2 INT_R_X39Y121/IMUX44 
pips: BRAM_INT_INTERFACE_L_X38Y122/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL15->BRAM_LOGIC_OUTS_B0_2 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X38Y121/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y122/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_R_X39Y121/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[30] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L22 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L_B22 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL15 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B22_2 CLBLL_L_X40Y121/CLBLL_SE2A3 CLBLL_L_X40Y121/CLBLL_WL1END2 CLBLM_R_X39Y121/CLBLM_IMUX45 CLBLM_R_X39Y121/CLBLM_M_D2 CLBLM_R_X39Y121/CLBLM_SE2A3 CLBLM_R_X39Y121/CLBLM_WL1END2 INT_L_X38Y117/LOGIC_OUTS_L22 INT_L_X38Y117/NN6BEG0 INT_L_X38Y118/NN6A0 INT_L_X38Y119/NN6B0 INT_L_X38Y120/NN6C0 INT_L_X38Y121/NN6D0 INT_L_X38Y122/EL1BEG3 INT_L_X38Y122/NN6E0 INT_L_X38Y122/NN6END_S1_0 INT_L_X38Y123/EL1BEG_N3 INT_L_X38Y123/NN6END0 INT_L_X40Y121/SE2END3 INT_L_X40Y121/WL1BEG2 INT_R_X39Y121/IMUX45 INT_R_X39Y121/SE2A3 INT_R_X39Y121/WL1END2 INT_R_X39Y122/EL1END3 INT_R_X39Y122/SE2BEG3 VBRK_X99Y126/VBRK_SE2A3 VBRK_X99Y126/VBRK_WL1END2 
pips: BRAM_INT_INTERFACE_L_X38Y117/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B22->>INT_INTERFACE_LOGIC_OUTS_L22 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL15->BRAM_LOGIC_OUTS_B22_2 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y117/INT_L.LOGIC_OUTS_L22->>NN6BEG0 INT_L_X38Y123/INT_L.NN6END0->>EL1BEG_N3 INT_L_X40Y121/INT_L.SE2END3->>WL1BEG2 INT_R_X39Y121/INT_R.WL1END2->>IMUX45 INT_R_X39Y122/INT_R.EL1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[30] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L0 BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_LOGIC_OUTS_L_B0 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL15 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B0_2 CLBLL_L_X40Y121/CLBLL_NE4C0 CLBLL_L_X40Y122/CLBLL_NW2A0 CLBLM_R_X39Y121/CLBLM_IMUX47 CLBLM_R_X39Y121/CLBLM_M_D5 CLBLM_R_X39Y121/CLBLM_NE4C0 CLBLM_R_X39Y122/CLBLM_NW2A0 INT_L_X38Y117/LOGIC_OUTS_L0 INT_L_X38Y117/NE6BEG0 INT_L_X40Y121/NE6END0 INT_L_X40Y121/NW2BEG0 INT_L_X40Y122/NW2A0 INT_R_X39Y117/NE6A0 INT_R_X39Y118/NE6B0 INT_R_X39Y119/NE6C0 INT_R_X39Y120/NE6D0 INT_R_X39Y121/IMUX47 INT_R_X39Y121/NE6E0 INT_R_X39Y121/NW2END_S0_0 INT_R_X39Y122/NW2END0 VBRK_X99Y126/VBRK_NE4C0 VBRK_X99Y127/VBRK_NW2A0 
pips: BRAM_INT_INTERFACE_L_X38Y117/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL15->BRAM_LOGIC_OUTS_B0_2 CLBLM_R_X39Y121/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X38Y117/INT_L.LOGIC_OUTS_L0->>NE6BEG0 INT_L_X40Y121/INT_L.NE6END0->>NW2BEG0 INT_R_X39Y121/INT_R.NW2END_S0_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][28] - 
wires: CLBLL_L_X32Y120/CLBLL_WW4B1 CLBLL_R_X29Y120/CLBLL_ER1BEG1 CLBLL_R_X29Y120/CLBLL_WW4END1 CLBLM_L_X30Y120/CLBLM_ER1BEG1 CLBLM_L_X30Y120/CLBLM_IMUX26 CLBLM_L_X30Y120/CLBLM_L_B4 CLBLM_L_X30Y120/CLBLM_WW4END1 CLBLM_R_X33Y120/CLBLM_IMUX23 CLBLM_R_X33Y120/CLBLM_LOGIC_OUTS19 CLBLM_R_X33Y120/CLBLM_L_C3 CLBLM_R_X33Y120/CLBLM_L_DMUX CLK_FEED_X78Y125/CLK_FEED_WW4B1 INT_INTERFACE_R_X31Y120/INT_INTERFACE_WW4B1 INT_L_X30Y120/ER1END1 INT_L_X30Y120/IMUX_L26 INT_L_X30Y120/WW4C1 INT_L_X32Y120/WW4A1 INT_R_X29Y120/ER1BEG1 INT_R_X29Y120/WW4END1 INT_R_X31Y120/WW4B1 INT_R_X33Y120/IMUX23 INT_R_X33Y120/LOGIC_OUTS19 INT_R_X33Y120/NL1BEG0 INT_R_X33Y120/NL1END_S3_0 INT_R_X33Y120/WW4BEG1 INT_R_X33Y121/NL1END0 VBRK_X73Y125/VBRK_ER1BEG1 VBRK_X73Y125/VBRK_WW4END1 VBRK_X79Y125/VBRK_WW4B1 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X33Y120/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y120/INT_L.ER1END1->>IMUX_L26 INT_R_X29Y120/INT_R.WW4END1->>ER1BEG1 INT_R_X33Y120/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X33Y120/INT_R.LOGIC_OUTS19->>WW4BEG1 INT_R_X33Y120/INT_R.NL1END_S3_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][28] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX46 CLBLL_L_X32Y120/CLBLL_L_D5 CLBLM_R_X33Y120/CLBLM_IMUX33 CLBLM_R_X33Y120/CLBLM_L_C1 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS21 CLBLM_R_X33Y122/CLBLM_M_BMUX INT_L_X32Y120/ER1BEG_S0 INT_L_X32Y120/IMUX_L46 INT_L_X32Y120/SL1END3 INT_L_X32Y121/ER1BEG0 INT_L_X32Y121/SL1BEG3 INT_L_X32Y121/SW2END3 INT_L_X32Y122/SW2END_N0_3 INT_R_X33Y120/IMUX33 INT_R_X33Y120/SL1END0 INT_R_X33Y121/ER1END0 INT_R_X33Y121/SL1BEG0 INT_R_X33Y121/SW2A3 INT_R_X33Y122/LOGIC_OUTS21 INT_R_X33Y122/SW2BEG3 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X33Y120/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X33Y122/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X32Y120/INT_L.SL1END3->>ER1BEG_S0 INT_L_X32Y120/INT_L.SL1END3->>IMUX_L46 INT_L_X32Y121/INT_L.SW2END3->>SL1BEG3 INT_R_X33Y120/INT_R.SL1END0->>IMUX33 INT_R_X33Y121/INT_R.ER1END0->>SL1BEG0 INT_R_X33Y122/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/v[slv][hrdata] - 
wires: CLBLL_L_X32Y122/CLBLL_EE4B2 CLBLL_L_X32Y122/CLBLL_FAN6 CLBLL_L_X32Y122/CLBLL_L_CE CLBLL_R_X27Y112/CLBLL_NW2A1 CLBLL_R_X27Y114/CLBLL_FAN6 CLBLL_R_X27Y114/CLBLL_L_CE CLBLL_R_X27Y115/CLBLL_NE4BEG2 CLBLL_R_X27Y115/CLBLL_NW4END2 CLBLL_R_X27Y122/CLBLL_EL1BEG1 CLBLL_R_X27Y122/CLBLL_NW2A2 CLBLL_R_X29Y111/CLBLL_ER1BEG2 CLBLL_R_X29Y113/CLBLL_FAN7 CLBLL_R_X29Y113/CLBLL_LL_CE CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y114/CLBLL_L_A CLBLL_R_X29Y116/CLBLL_FAN6 CLBLL_R_X29Y116/CLBLL_FAN7 CLBLL_R_X29Y116/CLBLL_LL_CE CLBLL_R_X29Y116/CLBLL_L_CE CLBLL_R_X29Y116/CLBLL_NW2A2 CLBLL_R_X29Y119/CLBLL_FAN6 CLBLL_R_X29Y119/CLBLL_FAN7 CLBLL_R_X29Y119/CLBLL_LL_CE CLBLL_R_X29Y119/CLBLL_L_CE CLBLL_R_X29Y120/CLBLL_NE2A2 CLBLL_R_X29Y122/CLBLL_EE4BEG2 CLBLM_L_X28Y112/CLBLM_NW2A1 CLBLM_L_X28Y113/CLBLM_FAN6 CLBLM_L_X28Y113/CLBLM_L_CE CLBLM_L_X28Y115/CLBLM_NE4BEG2 CLBLM_L_X28Y115/CLBLM_NW4END2 CLBLM_L_X28Y117/CLBLM_FAN7 CLBLM_L_X28Y117/CLBLM_M_CE CLBLM_L_X28Y119/CLBLM_FAN7 CLBLM_L_X28Y119/CLBLM_M_CE CLBLM_L_X28Y121/CLBLM_FAN7 CLBLM_L_X28Y121/CLBLM_M_CE CLBLM_L_X28Y122/CLBLM_EL1BEG1 CLBLM_L_X28Y122/CLBLM_FAN6 CLBLM_L_X28Y122/CLBLM_L_CE CLBLM_L_X28Y122/CLBLM_NW2A2 CLBLM_L_X30Y111/CLBLM_ER1BEG2 CLBLM_L_X30Y114/CLBLM_FAN7 CLBLM_L_X30Y114/CLBLM_M_CE CLBLM_L_X30Y115/CLBLM_FAN7 CLBLM_L_X30Y115/CLBLM_M_CE CLBLM_L_X30Y116/CLBLM_NW2A2 CLBLM_L_X30Y120/CLBLM_FAN7 CLBLM_L_X30Y120/CLBLM_M_CE CLBLM_L_X30Y120/CLBLM_NE2A2 CLBLM_L_X30Y121/CLBLM_FAN7 CLBLM_L_X30Y121/CLBLM_M_CE CLBLM_L_X30Y122/CLBLM_EE4BEG2 CLBLM_L_X34Y116/CLBLM_EE2BEG2 CLBLM_L_X34Y122/CLBLM_ER1BEG3 CLBLM_L_X34Y122/CLBLM_FAN7 CLBLM_L_X34Y122/CLBLM_M_CE CLBLM_L_X36Y115/CLBLM_FAN6 CLBLM_L_X36Y115/CLBLM_FAN7 CLBLM_L_X36Y115/CLBLM_L_CE CLBLM_L_X36Y115/CLBLM_M_CE CLBLM_L_X36Y115/CLBLM_SE2A2 CLBLM_R_X33Y116/CLBLM_EE2BEG2 CLBLM_R_X33Y122/CLBLM_ER1BEG3 CLBLM_R_X37Y116/CLBLM_FAN7 CLBLM_R_X37Y116/CLBLM_M_CE CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4B2_1 DSP_R_X35Y115/DSP_SE2A2_0 INT_INTERFACE_R_X31Y122/INT_INTERFACE_EE4B2 INT_INTERFACE_R_X35Y115/INT_INTERFACE_SE2A2 INT_L_X28Y111/NN2BEG1 INT_L_X28Y111/NW2BEG1 INT_L_X28Y111/NW6A2 INT_L_X28Y111/WL1END0 INT_L_X28Y112/NN2A1 INT_L_X28Y112/NW2A1 INT_L_X28Y112/NW6B2 INT_L_X28Y113/FAN_ALT6 INT_L_X28Y113/FAN_L6 INT_L_X28Y113/NN2END1 INT_L_X28Y113/NW6C2 INT_L_X28Y114/NW6D2 INT_L_X28Y115/NE6A2 INT_L_X28Y115/NW6E2 INT_L_X28Y116/NE6B2 INT_L_X28Y117/FAN_ALT7 INT_L_X28Y117/FAN_L7 INT_L_X28Y117/NE6C2 INT_L_X28Y117/NN2BEG2 INT_L_X28Y117/WR1END2 INT_L_X28Y118/NE6D2 INT_L_X28Y118/NN2A2 INT_L_X28Y119/EL1BEG1 INT_L_X28Y119/FAN_ALT7 INT_L_X28Y119/FAN_L7 INT_L_X28Y119/NE6E2 INT_L_X28Y119/NN2BEG2 INT_L_X28Y119/NN2END2 INT_L_X28Y120/NN2A2 INT_L_X28Y121/FAN_ALT7 INT_L_X28Y121/FAN_L7 INT_L_X28Y121/NE2BEG2 INT_L_X28Y121/NN2END2 INT_L_X28Y121/NW2BEG2 INT_L_X28Y122/EL1END1 INT_L_X28Y122/FAN_ALT6 INT_L_X28Y122/FAN_L6 INT_L_X28Y122/NE2A2 INT_L_X28Y122/NW2A2 INT_L_X30Y111/ER1END2 INT_L_X30Y111/NR1BEG2 INT_L_X30Y112/NN2BEG2 INT_L_X30Y112/NR1END2 INT_L_X30Y113/NN2A2 INT_L_X30Y114/FAN_ALT7 INT_L_X30Y114/FAN_L7 INT_L_X30Y114/NN2END2 INT_L_X30Y114/NN6BEG2 INT_L_X30Y114/NR1BEG2 INT_L_X30Y115/FAN_ALT7 INT_L_X30Y115/FAN_L7 INT_L_X30Y115/NN6A2 INT_L_X30Y115/NR1END2 INT_L_X30Y115/NW2BEG2 INT_L_X30Y116/NN6B2 INT_L_X30Y116/NW2A2 INT_L_X30Y117/NN6C2 INT_L_X30Y118/NN6D2 INT_L_X30Y119/NN6E2 INT_L_X30Y120/FAN_ALT7 INT_L_X30Y120/FAN_L7 INT_L_X30Y120/NE2END2 INT_L_X30Y120/NN6END2 INT_L_X30Y120/NR1BEG2 INT_L_X30Y121/FAN_ALT7 INT_L_X30Y121/FAN_L7 INT_L_X30Y121/NR1END2 INT_L_X30Y122/EE4A2 INT_L_X32Y122/EE4C2 INT_L_X32Y122/FAN_ALT1 INT_L_X32Y122/FAN_ALT6 INT_L_X32Y122/FAN_BOUNCE1 INT_L_X32Y122/FAN_L6 INT_L_X32Y122/WR1END3 INT_L_X34Y116/EE2A2 INT_L_X34Y122/ER1END3 INT_L_X34Y122/FAN_ALT3 INT_L_X34Y122/FAN_ALT7 INT_L_X34Y122/FAN_BOUNCE3 INT_L_X34Y122/FAN_L7 INT_L_X34Y123/ER1END_N3_3 INT_L_X36Y115/FAN_ALT6 INT_L_X36Y115/FAN_ALT7 INT_L_X36Y115/FAN_BOUNCE7 INT_L_X36Y115/FAN_L6 INT_L_X36Y115/FAN_L7 INT_L_X36Y115/NE2BEG2 INT_L_X36Y115/SE2END2 INT_L_X36Y116/NE2A2 INT_R_X27Y112/NN2BEG1 INT_R_X27Y112/NW2END1 INT_R_X27Y113/NN2A1 INT_R_X27Y114/FAN6 INT_R_X27Y114/FAN_ALT6 INT_R_X27Y114/NN2END1 INT_R_X27Y115/NE6BEG2 INT_R_X27Y115/NW6END2 INT_R_X27Y122/EL1BEG1 INT_R_X27Y122/NW2END2 INT_R_X29Y111/ER1BEG2 INT_R_X29Y111/NW6BEG2 INT_R_X29Y111/SS2END1 INT_R_X29Y111/WL1BEG0 INT_R_X29Y112/SS2A1 INT_R_X29Y113/FAN7 INT_R_X29Y113/FAN_ALT7 INT_R_X29Y113/SR1END1 INT_R_X29Y113/SS2BEG1 INT_R_X29Y114/LOGIC_OUTS8 INT_R_X29Y114/SR1BEG1 INT_R_X29Y116/FAN6 INT_R_X29Y116/FAN7 INT_R_X29Y116/FAN_ALT6 INT_R_X29Y116/FAN_ALT7 INT_R_X29Y116/NL1BEG1 INT_R_X29Y116/NW2END2 INT_R_X29Y117/NL1END1 INT_R_X29Y117/WR1BEG2 INT_R_X29Y119/BYP_ALT4 INT_R_X29Y119/BYP_BOUNCE4 INT_R_X29Y119/EL1END1 INT_R_X29Y119/FAN6 INT_R_X29Y119/FAN7 INT_R_X29Y119/FAN_ALT6 INT_R_X29Y119/FAN_ALT7 INT_R_X29Y119/NE2BEG2 INT_R_X29Y119/NE6END2 INT_R_X29Y120/NE2A2 INT_R_X29Y122/EE4BEG2 INT_R_X29Y122/NE2END2 INT_R_X31Y122/EE4B2 INT_R_X33Y116/EE2BEG2 INT_R_X33Y116/SS6END2 INT_R_X33Y117/SS6E2 INT_R_X33Y118/SS6D2 INT_R_X33Y119/SS6C2 INT_R_X33Y120/SS6B2 INT_R_X33Y121/SS6A2 INT_R_X33Y122/EE4END2 INT_R_X33Y122/ER1BEG3 INT_R_X33Y122/SS6BEG2 INT_R_X33Y122/WR1BEG3 INT_R_X35Y115/SE2A2 INT_R_X35Y116/EE2END2 INT_R_X35Y116/SE2BEG2 INT_R_X37Y116/FAN7 INT_R_X37Y116/FAN_ALT7 INT_R_X37Y116/NE2END2 VBRK_X73Y116/VBRK_ER1BEG2 VBRK_X73Y121/VBRK_NW2A2 VBRK_X73Y125/VBRK_NE2A2 VBRK_X73Y127/VBRK_EE4BEG2 VBRK_X79Y127/VBRK_EE4B2 VBRK_X89Y120/VBRK_SE2A2 
pips: CLBLL_L_X32Y122/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y114/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y113/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y116/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y116/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y119/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y119/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X28Y113/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y117/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y119/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y121/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y122/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y114/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y115/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y120/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y121/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y122/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X36Y115/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y115/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X37Y116/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X28Y111/INT_L.WL1END0->>NN2BEG1 INT_L_X28Y111/INT_L.WL1END0->>NW2BEG1 INT_L_X28Y113/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y113/INT_L.NN2END1->>FAN_ALT6 INT_L_X28Y117/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y117/INT_L.WR1END2->>FAN_ALT7 INT_L_X28Y117/INT_L.WR1END2->>NN2BEG2 INT_L_X28Y119/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y119/INT_L.NN2END2->>EL1BEG1 INT_L_X28Y119/INT_L.NN2END2->>FAN_ALT7 INT_L_X28Y119/INT_L.NN2END2->>NN2BEG2 INT_L_X28Y121/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y121/INT_L.NN2END2->>FAN_ALT7 INT_L_X28Y121/INT_L.NN2END2->>NE2BEG2 INT_L_X28Y121/INT_L.NN2END2->>NW2BEG2 INT_L_X28Y122/INT_L.EL1END1->>FAN_ALT6 INT_L_X28Y122/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y111/INT_L.ER1END2->>NR1BEG2 INT_L_X30Y112/INT_L.NR1END2->>NN2BEG2 INT_L_X30Y114/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y114/INT_L.NN2END2->>FAN_ALT7 INT_L_X30Y114/INT_L.NN2END2->>NN6BEG2 INT_L_X30Y114/INT_L.NN2END2->>NR1BEG2 INT_L_X30Y115/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y115/INT_L.NR1END2->>FAN_ALT7 INT_L_X30Y115/INT_L.NR1END2->>NW2BEG2 INT_L_X30Y120/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y120/INT_L.NE2END2->>FAN_ALT7 INT_L_X30Y120/INT_L.NN6END2->>NR1BEG2 INT_L_X30Y121/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y121/INT_L.NR1END2->>FAN_ALT7 INT_L_X32Y122/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X32Y122/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y122/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X32Y122/INT_L.WR1END3->>FAN_ALT1 INT_L_X34Y122/INT_L.ER1END3->>FAN_ALT3 INT_L_X34Y122/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X34Y122/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y122/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X36Y115/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y115/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y115/INT_L.FAN_ALT7->>FAN_L7 INT_L_X36Y115/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X36Y115/INT_L.SE2END2->>FAN_ALT7 INT_L_X36Y115/INT_L.SE2END2->>NE2BEG2 INT_R_X27Y112/INT_R.NW2END1->>NN2BEG1 INT_R_X27Y114/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y114/INT_R.NN2END1->>FAN_ALT6 INT_R_X27Y115/INT_R.NW6END2->>NE6BEG2 INT_R_X27Y122/INT_R.NW2END2->>EL1BEG1 INT_R_X29Y111/INT_R.SS2END1->>ER1BEG2 INT_R_X29Y111/INT_R.SS2END1->>NW6BEG2 INT_R_X29Y111/INT_R.SS2END1->>WL1BEG0 INT_R_X29Y113/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y113/INT_R.SR1END1->>FAN_ALT7 INT_R_X29Y113/INT_R.SR1END1->>SS2BEG1 INT_R_X29Y114/INT_R.LOGIC_OUTS8->>SR1BEG1 INT_R_X29Y116/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y116/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y116/INT_R.NW2END2->>FAN_ALT6 INT_R_X29Y116/INT_R.NW2END2->>FAN_ALT7 INT_R_X29Y116/INT_R.NW2END2->>NL1BEG1 INT_R_X29Y117/INT_R.NL1END1->>WR1BEG2 INT_R_X29Y119/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y119/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X29Y119/INT_R.EL1END1->>BYP_ALT4 INT_R_X29Y119/INT_R.EL1END1->>FAN_ALT6 INT_R_X29Y119/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y119/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y119/INT_R.NE6END2->>NE2BEG2 INT_R_X29Y122/INT_R.NE2END2->>EE4BEG2 INT_R_X33Y116/INT_R.SS6END2->>EE2BEG2 INT_R_X33Y122/INT_R.EE4END2->>ER1BEG3 INT_R_X33Y122/INT_R.EE4END2->>SS6BEG2 INT_R_X33Y122/INT_R.EE4END2->>WR1BEG3 INT_R_X35Y116/INT_R.EE2END2->>SE2BEG2 INT_R_X37Y116/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y116/INT_R.NE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

r[slv][hrdata][31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][31]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_WW4A0 BRAM_L_X38Y120/BRAM_WW4A0_2 CLBLL_L_X32Y122/CLBLL_IMUX0 CLBLL_L_X32Y122/CLBLL_L_A3 CLBLM_L_X34Y121/CLBLM_WL1END2 CLBLM_L_X36Y122/CLBLM_WW4C0 CLBLM_R_X33Y121/CLBLM_WL1END2 CLBLM_R_X37Y122/CLBLM_WW4A0 CLBLM_R_X39Y120/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y120/CLBLM_L_A DSP_R_X35Y120/DSP_WW4C0_2 INT_INTERFACE_R_X35Y122/INT_INTERFACE_WW4C0 INT_L_X32Y121/WR1END_S1_0 INT_L_X32Y122/IMUX_L0 INT_L_X32Y122/WR1END0 INT_L_X34Y121/WL1BEG2 INT_L_X34Y121/WW4END_S0_0 INT_L_X34Y122/WW4END0 INT_L_X36Y122/WW4B0 INT_L_X38Y121/NW2END_S0_0 INT_L_X38Y122/NW2END0 INT_L_X38Y122/WW4BEG0 INT_R_X33Y121/WL1END2 INT_R_X33Y121/WR1BEG_S0 INT_R_X33Y122/WR1BEG0 INT_R_X35Y122/WW4C0 INT_R_X37Y122/WW4A0 INT_R_X39Y120/LOGIC_OUTS8 INT_R_X39Y120/NR1BEG0 INT_R_X39Y121/NR1END0 INT_R_X39Y121/NW2BEG0 INT_R_X39Y122/NW2A0 VBRK_X89Y127/VBRK_WW4C0 
pips: CLBLL_L_X32Y122/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X39Y120/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X32Y122/INT_L.WR1END0->>IMUX_L0 INT_L_X34Y121/INT_L.WW4END_S0_0->>WL1BEG2 INT_L_X38Y122/INT_L.NW2END0->>WW4BEG0 INT_R_X33Y121/INT_R.WL1END2->>WR1BEG_S0 INT_R_X39Y120/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X39Y121/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][31]_i_4_n_0 - 
wires: CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y121/CLBLL_L_B CLBLL_L_X32Y122/CLBLL_IMUX10 CLBLL_L_X32Y122/CLBLL_L_A4 INT_L_X32Y121/LOGIC_OUTS_L9 INT_L_X32Y121/NR1BEG1 INT_L_X32Y122/IMUX_L10 INT_L_X32Y122/NR1END1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y122/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X32Y121/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X32Y122/INT_L.NR1END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][31]_i_5_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y120/CLBLL_L_B CLBLL_L_X32Y122/CLBLL_IMUX3 CLBLL_L_X32Y122/CLBLL_L_A2 INT_L_X32Y120/LOGIC_OUTS_L9 INT_L_X32Y120/NN2BEG1 INT_L_X32Y121/NN2A1 INT_L_X32Y122/IMUX_L3 INT_L_X32Y122/NN2END1 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y122/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X32Y120/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X32Y122/INT_L.NN2END1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][31]_i_7_n_0 - 
wires: CLBLL_L_X32Y122/CLBLL_IMUX6 CLBLL_L_X32Y122/CLBLL_L_A1 CLBLL_L_X32Y124/CLBLL_EE2A2 CLBLL_R_X23Y124/CLBLL_EE4BEG1 CLBLL_R_X23Y124/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y124/CLBLL_L_B CLBLL_R_X25Y124/CLBLL_EE4B1 CLBLL_R_X27Y124/CLBLL_EE2BEG1 CLBLL_R_X29Y124/CLBLL_ER1BEG2 CLBLM_L_X24Y124/CLBLM_EE4BEG1 CLBLM_L_X26Y124/CLBLM_EE4B1 CLBLM_L_X28Y124/CLBLM_EE2BEG1 CLBLM_L_X30Y124/CLBLM_ER1BEG2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE2A2_3 INT_INTERFACE_R_X31Y124/INT_INTERFACE_EE2A2 INT_L_X24Y124/EE4A1 INT_L_X26Y124/EE4C1 INT_L_X28Y124/EE2A1 INT_L_X30Y124/EE2BEG2 INT_L_X30Y124/ER1END2 INT_L_X32Y122/IMUX_L6 INT_L_X32Y122/SS2END2 INT_L_X32Y123/SS2A2 INT_L_X32Y124/EE2END2 INT_L_X32Y124/SS2BEG2 INT_R_X23Y124/EE4BEG1 INT_R_X23Y124/LOGIC_OUTS9 INT_R_X25Y124/EE4B1 INT_R_X27Y124/EE2BEG1 INT_R_X27Y124/EE4END1 INT_R_X29Y124/EE2END1 INT_R_X29Y124/ER1BEG2 INT_R_X31Y124/EE2A2 VBRK_X60Y129/VBRK_EE4BEG1 VBRK_X73Y129/VBRK_ER1BEG2 VBRK_X79Y129/VBRK_EE2A2 
pips: CLBLL_L_X32Y122/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y124/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X30Y124/INT_L.ER1END2->>EE2BEG2 INT_L_X32Y122/INT_L.SS2END2->>IMUX_L6 INT_L_X32Y124/INT_L.EE2END2->>SS2BEG2 INT_R_X23Y124/INT_R.LOGIC_OUTS9->>EE4BEG1 INT_R_X27Y124/INT_R.EE4END1->>EE2BEG1 INT_R_X29Y124/INT_R.EE2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_32 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L17 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B17 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU15 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B17_4 CLBLM_R_X39Y120/CLBLM_IMUX9 CLBLM_R_X39Y120/CLBLM_L_A5 INT_L_X38Y123/SE2A3 INT_L_X38Y124/LOGIC_OUTS_L17 INT_L_X38Y124/SE2BEG3 INT_R_X39Y120/IMUX9 INT_R_X39Y120/SS2END0 INT_R_X39Y121/SS2A0 INT_R_X39Y122/SL1END3 INT_R_X39Y122/SR1BEG_S0 INT_R_X39Y122/SS2BEG0 INT_R_X39Y123/SE2END3 INT_R_X39Y123/SL1BEG3 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU15->BRAM_LOGIC_OUTS_B17_4 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X38Y124/INT_L.LOGIC_OUTS_L17->>SE2BEG3 INT_R_X39Y120/INT_R.SS2END0->>IMUX9 INT_R_X39Y122/INT_R.SL1END3->>SR1BEG_S0 INT_R_X39Y122/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X39Y123/INT_R.SE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L7 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B7 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU15 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B7_4 CLBLL_L_X40Y120/CLBLL_WL1END2 CLBLL_L_X40Y124/CLBLL_EE4A3 CLBLL_L_X42Y124/CLBLL_EE4C3 CLBLL_L_X42Y124/CLBLL_SW4A3 CLBLM_R_X39Y120/CLBLM_IMUX5 CLBLM_R_X39Y120/CLBLM_L_A6 CLBLM_R_X39Y120/CLBLM_WL1END2 CLBLM_R_X39Y124/CLBLM_EE4A3 CLBLM_R_X41Y124/CLBLM_EE4C3 CLBLM_R_X41Y124/CLBLM_SW4A3 INT_L_X38Y124/EE4BEG3 INT_L_X38Y124/LOGIC_OUTS_L7 INT_L_X40Y120/SW6END3 INT_L_X40Y120/WL1BEG2 INT_L_X40Y121/SW6END_N0_3 INT_L_X40Y124/EE4B3 INT_L_X42Y124/EE4END3 INT_L_X42Y124/SW6BEG3 INT_R_X39Y120/IMUX5 INT_R_X39Y120/WL1END2 INT_R_X39Y124/EE4A3 INT_R_X41Y120/SW6E3 INT_R_X41Y121/SW6D3 INT_R_X41Y122/SW6C3 INT_R_X41Y123/SW6B3 INT_R_X41Y124/EE4C3 INT_R_X41Y124/SW6A3 VBRK_X99Y125/VBRK_WL1END2 VBRK_X99Y129/VBRK_EE4A3 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU15->BRAM_LOGIC_OUTS_B7_4 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X38Y124/INT_L.LOGIC_OUTS_L7->>EE4BEG3 INT_L_X40Y120/INT_L.SW6END3->>WL1BEG2 INT_L_X42Y124/INT_L.EE4END3->>SW6BEG3 INT_R_X39Y120/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[31] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L17 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B17 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU15 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B17_4 CLBLM_R_X39Y120/CLBLM_IMUX6 CLBLM_R_X39Y120/CLBLM_L_A1 INT_L_X38Y119/LOGIC_OUTS_L17 INT_L_X38Y119/NE2BEG3 INT_L_X38Y120/NE2A3 INT_R_X39Y120/IMUX6 INT_R_X39Y120/NE2END3 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B17->>INT_INTERFACE_LOGIC_OUTS_L17 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU15->BRAM_LOGIC_OUTS_B17_4 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X38Y119/INT_L.LOGIC_OUTS_L17->>NE2BEG3 INT_R_X39Y120/INT_R.NE2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[31] - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L7 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B7 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU15 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B7_4 CLBLM_R_X39Y120/CLBLM_IMUX10 CLBLM_R_X39Y120/CLBLM_L_A4 INT_L_X38Y119/ER1BEG_S0 INT_L_X38Y119/LOGIC_OUTS_L7 INT_L_X38Y120/ER1BEG0 INT_R_X39Y120/ER1END0 INT_R_X39Y120/IMUX10 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU15->BRAM_LOGIC_OUTS_B7_4 CLBLM_R_X39Y120/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X38Y119/INT_L.LOGIC_OUTS_L7->>ER1BEG_S0 INT_R_X39Y120/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_5_in[31] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX19 CLBLL_L_X32Y121/CLBLL_IMUX39 CLBLL_L_X32Y121/CLBLL_L_B2 CLBLL_L_X32Y121/CLBLL_L_D3 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS3 CLBLM_L_X34Y121/CLBLM_L_DQ CLBLM_L_X34Y121/CLBLM_WW2A3 CLBLM_R_X33Y121/CLBLM_WW2A3 INT_L_X32Y121/FAN_ALT3 INT_L_X32Y121/FAN_BOUNCE3 INT_L_X32Y121/IMUX_L19 INT_L_X32Y121/IMUX_L39 INT_L_X32Y121/WW2END3 INT_L_X32Y122/WW2END_N0_3 INT_L_X34Y121/LOGIC_OUTS_L3 INT_L_X34Y121/WW2BEG3 INT_R_X33Y121/WW2A3 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X34Y121/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X32Y121/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X32Y121/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X32Y121/INT_L.WW2END3->>FAN_ALT3 INT_L_X32Y121/INT_L.WW2END3->>IMUX_L39 INT_L_X34Y121/INT_L.LOGIC_OUTS_L3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[31] - 
wires: CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y118/CLBLL_L_BQ CLBLL_L_X32Y119/CLBLL_IMUX42 CLBLL_L_X32Y119/CLBLL_L_D6 CLBLL_L_X32Y120/CLBLL_IMUX19 CLBLL_L_X32Y120/CLBLL_L_B2 INT_L_X32Y118/LOGIC_OUTS_L1 INT_L_X32Y118/NN2BEG1 INT_L_X32Y118/NR1BEG1 INT_L_X32Y119/IMUX_L42 INT_L_X32Y119/NN2A1 INT_L_X32Y119/NR1END1 INT_L_X32Y120/IMUX_L19 INT_L_X32Y120/NN2END1 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X32Y118/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X32Y118/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X32Y119/INT_L.NR1END1->>IMUX_L42 INT_L_X32Y120/INT_L.NN2END1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][29] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX26 CLBLL_L_X32Y120/CLBLL_IMUX41 CLBLL_L_X32Y120/CLBLL_L_B4 CLBLL_L_X32Y120/CLBLL_L_D1 CLBLM_R_X33Y118/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y118/CLBLM_L_AQ INT_L_X32Y120/IMUX_L26 INT_L_X32Y120/IMUX_L41 INT_L_X32Y120/WR1END1 INT_R_X33Y118/LOGIC_OUTS0 INT_R_X33Y118/NN2BEG0 INT_R_X33Y119/NN2A0 INT_R_X33Y119/NN2END_S2_0 INT_R_X33Y120/NN2END0 INT_R_X33Y120/WR1BEG1 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X33Y118/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X32Y120/INT_L.WR1END1->>IMUX_L26 INT_L_X32Y120/INT_L.WR1END1->>IMUX_L41 INT_R_X33Y118/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X33Y120/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][31]_i_8_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX13 CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS16 CLBLL_L_X32Y120/CLBLL_L_AMUX CLBLL_L_X32Y120/CLBLL_L_B6 INT_L_X32Y120/IMUX_L13 INT_L_X32Y120/LOGIC_OUTS_L16 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X32Y120/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X32Y120/INT_L.LOGIC_OUTS_L16->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][29] - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX46 CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS17 CLBLL_L_X32Y119/CLBLL_L_BMUX CLBLL_L_X32Y119/CLBLL_L_D5 CLBLL_L_X32Y120/CLBLL_IMUX10 CLBLL_L_X32Y120/CLBLL_L_A4 INT_L_X32Y119/BYP_ALT6 INT_L_X32Y119/BYP_BOUNCE6 INT_L_X32Y119/IMUX_L46 INT_L_X32Y119/LOGIC_OUTS_L17 INT_L_X32Y120/BYP_BOUNCE_N3_6 INT_L_X32Y120/IMUX_L10 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X32Y119/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X32Y119/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X32Y119/INT_L.LOGIC_OUTS_L17->>BYP_ALT6 INT_L_X32Y119/INT_L.LOGIC_OUTS_L17->>IMUX_L46 INT_L_X32Y120/INT_L.BYP_BOUNCE_N3_6->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][29] - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX0 CLBLL_L_X32Y120/CLBLL_IMUX36 CLBLL_L_X32Y120/CLBLL_L_A3 CLBLL_L_X32Y120/CLBLL_L_D2 CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y121/CLBLL_L_CQ INT_L_X32Y119/SR1END3 INT_L_X32Y120/IMUX_L0 INT_L_X32Y120/IMUX_L36 INT_L_X32Y120/SL1END2 INT_L_X32Y120/SR1BEG3 INT_L_X32Y120/SR1END_N3_3 INT_L_X32Y121/LOGIC_OUTS_L2 INT_L_X32Y121/SL1BEG2 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X32Y121/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X32Y120/INT_L.SL1END2->>IMUX_L36 INT_L_X32Y120/INT_L.SL1END2->>SR1BEG3 INT_L_X32Y120/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X32Y121/INT_L.LOGIC_OUTS_L2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][3]_i_2_n_0 - 
wires: CLBLM_L_X30Y114/CLBLM_IMUX15 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y114/CLBLM_L_C CLBLM_L_X30Y114/CLBLM_M_B1 INT_L_X30Y114/BYP_ALT3 INT_L_X30Y114/BYP_BOUNCE3 INT_L_X30Y114/IMUX_L15 INT_L_X30Y114/LOGIC_OUTS_L10 INT_L_X30Y115/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y114/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X30Y114/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X30Y114/INT_L.LOGIC_OUTS_L10->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][3]_i_3_n_0 - 
wires: CLBLL_R_X29Y114/CLBLL_SE2A1 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS13 CLBLM_L_X28Y116/CLBLM_M_B CLBLM_L_X30Y114/CLBLM_IMUX18 CLBLM_L_X30Y114/CLBLM_M_B2 CLBLM_L_X30Y114/CLBLM_SE2A1 INT_L_X28Y115/SE2A1 INT_L_X28Y116/LOGIC_OUTS_L13 INT_L_X28Y116/SE2BEG1 INT_L_X30Y114/IMUX_L18 INT_L_X30Y114/SE2END1 INT_R_X29Y114/SE2A1 INT_R_X29Y115/SE2BEG1 INT_R_X29Y115/SE2END1 VBRK_X73Y119/VBRK_SE2A1 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_L_X30Y114/INT_L.SE2END1->>IMUX_L18 INT_R_X29Y115/INT_R.SE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][3]_i_4_n_0 - 
wires: CLBLL_R_X27Y115/CLBLL_EE2BEG2 CLBLL_R_X27Y115/CLBLL_LL_C CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS14 CLBLL_R_X29Y114/CLBLL_SE2A2 CLBLM_L_X28Y115/CLBLM_EE2BEG2 CLBLM_L_X30Y114/CLBLM_IMUX12 CLBLM_L_X30Y114/CLBLM_M_B6 CLBLM_L_X30Y114/CLBLM_SE2A2 INT_L_X28Y115/EE2A2 INT_L_X30Y114/IMUX_L12 INT_L_X30Y114/SE2END2 INT_R_X27Y115/EE2BEG2 INT_R_X27Y115/LOGIC_OUTS14 INT_R_X29Y114/SE2A2 INT_R_X29Y115/EE2END2 INT_R_X29Y115/SE2BEG2 VBRK_X73Y119/VBRK_SE2A2 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X30Y114/INT_L.SE2END2->>IMUX_L12 INT_R_X27Y115/INT_R.LOGIC_OUTS14->>EE2BEG2 INT_R_X29Y115/INT_R.EE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][3]_i_5_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_WW4C0 CLBLM_L_X30Y114/CLBLM_IMUX24 CLBLM_L_X30Y114/CLBLM_M_B5 CLBLM_L_X34Y116/CLBLM_WW4A0 CLBLM_L_X36Y114/CLBLM_SW4END3 CLBLM_R_X33Y116/CLBLM_WW4A0 CLBLM_R_X37Y118/CLBLM_LOGIC_OUTS11 CLBLM_R_X37Y118/CLBLM_L_D CLK_FEED_X78Y121/CLK_FEED_WW4C0 DSP_R_X35Y110/DSP_SW4END3_4 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW4C0 INT_INTERFACE_R_X35Y114/INT_INTERFACE_SW4END3 INT_L_X30Y114/IMUX_L24 INT_L_X30Y114/SL1END0 INT_L_X30Y115/SL1BEG0 INT_L_X30Y115/SR1BEG_S0 INT_L_X30Y115/WW4END_S0_0 INT_L_X30Y116/WW4END0 INT_L_X32Y116/WW4B0 INT_L_X34Y115/NW2END_S0_0 INT_L_X34Y116/NW2END0 INT_L_X34Y116/WW4BEG0 INT_L_X36Y114/SW6E3 INT_L_X36Y115/SW6D3 INT_L_X36Y116/SW6C3 INT_L_X36Y117/SW6B3 INT_L_X36Y118/SW6A3 INT_R_X31Y116/WW4C0 INT_R_X33Y116/WW4A0 INT_R_X35Y114/SW6END3 INT_R_X35Y115/NW2BEG0 INT_R_X35Y115/SW6END_N0_3 INT_R_X35Y116/NW2A0 INT_R_X37Y118/LOGIC_OUTS11 INT_R_X37Y118/SW6BEG3 VBRK_X79Y121/VBRK_WW4C0 VBRK_X89Y119/VBRK_SW4END3 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y118/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X30Y114/INT_L.SL1END0->>IMUX_L24 INT_L_X30Y115/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X30Y115/INT_L.WW4END_S0_0->>SR1BEG_S0 INT_L_X34Y116/INT_L.NW2END0->>WW4BEG0 INT_R_X35Y115/INT_R.SW6END_N0_3->>NW2BEG0 INT_R_X37Y118/INT_R.LOGIC_OUTS11->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][3]_i_6_n_0 - 
wires: CLBLL_R_X23Y108/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y108/CLBLL_L_B CLBLL_R_X23Y114/CLBLL_EE2BEG1 CLBLL_R_X25Y114/CLBLL_EE4BEG1 CLBLL_R_X27Y114/CLBLL_EE4B1 CLBLL_R_X29Y114/CLBLL_ER1BEG2 CLBLM_L_X24Y114/CLBLM_EE2BEG1 CLBLM_L_X26Y114/CLBLM_EE4BEG1 CLBLM_L_X28Y114/CLBLM_EE4B1 CLBLM_L_X30Y114/CLBLM_ER1BEG2 CLBLM_L_X30Y114/CLBLM_IMUX27 CLBLM_L_X30Y114/CLBLM_M_B4 INT_L_X24Y114/EE2A1 INT_L_X26Y114/EE4A1 INT_L_X28Y114/EE4C1 INT_L_X30Y114/ER1END2 INT_L_X30Y114/FAN_ALT5 INT_L_X30Y114/FAN_BOUNCE5 INT_L_X30Y114/IMUX_L27 INT_R_X23Y108/LOGIC_OUTS9 INT_R_X23Y108/NN6BEG1 INT_R_X23Y109/NN6A1 INT_R_X23Y110/NN6B1 INT_R_X23Y111/NN6C1 INT_R_X23Y112/NN6D1 INT_R_X23Y113/NN6E1 INT_R_X23Y114/EE2BEG1 INT_R_X23Y114/NN6END1 INT_R_X25Y114/EE2END1 INT_R_X25Y114/EE4BEG1 INT_R_X27Y114/EE4B1 INT_R_X29Y114/EE4END1 INT_R_X29Y114/ER1BEG2 VBRK_X60Y119/VBRK_EE2BEG1 VBRK_X73Y119/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y108/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X30Y114/INT_L.ER1END2->>FAN_ALT5 INT_L_X30Y114/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y114/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_R_X23Y108/INT_R.LOGIC_OUTS9->>NN6BEG1 INT_R_X23Y114/INT_R.NN6END1->>EE2BEG1 INT_R_X25Y114/INT_R.EE2END1->>EE4BEG1 INT_R_X29Y114/INT_R.EE4END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][3]_i_10_n_0 - 
wires: CLBLL_R_X25Y114/CLBLL_ER1BEG3 CLBLL_R_X25Y114/CLBLL_LL_C CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS14 CLBLL_R_X27Y115/CLBLL_IMUX22 CLBLL_R_X27Y115/CLBLL_LL_C3 CLBLM_L_X26Y114/CLBLM_ER1BEG3 INT_L_X26Y114/ER1END3 INT_L_X26Y114/NE2BEG3 INT_L_X26Y115/ER1END_N3_3 INT_L_X26Y115/NE2A3 INT_R_X25Y114/ER1BEG3 INT_R_X25Y114/LOGIC_OUTS14 INT_R_X27Y115/IMUX22 INT_R_X27Y115/NE2END3 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X26Y114/INT_L.ER1END3->>NE2BEG3 INT_R_X25Y114/INT_R.LOGIC_OUTS14->>ER1BEG3 INT_R_X27Y115/INT_R.NE2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][3]_i_11_n_0 - 
wires: CLBLM_R_X37Y118/CLBLM_IMUX42 CLBLM_R_X37Y118/CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y118/CLBLM_L_B CLBLM_R_X37Y118/CLBLM_L_D6 INT_R_X37Y118/IMUX42 INT_R_X37Y118/LOGIC_OUTS9 
pips: CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X37Y118/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X37Y118/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_28 - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_SW4A0 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU1 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B8_3 BRAM_L_X38Y120/BRAM_SW4A0_3 CLBLM_R_X37Y118/CLBLM_IMUX16 CLBLM_R_X37Y118/CLBLM_L_B3 CLBLM_R_X37Y123/CLBLM_SW4A0 INT_L_X36Y118/SE2A0 INT_L_X36Y119/SE2BEG0 INT_L_X36Y119/SW6END0 INT_L_X38Y123/LOGIC_OUTS_L8 INT_L_X38Y123/SW6BEG0 INT_R_X37Y118/IMUX16 INT_R_X37Y118/SE2END0 INT_R_X37Y119/SW6E0 INT_R_X37Y120/SW6D0 INT_R_X37Y121/SW6C0 INT_R_X37Y122/SW6B0 INT_R_X37Y123/SW6A0 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU1->BRAM_LOGIC_OUTS_B8_3 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X36Y119/INT_L.SW6END0->>SE2BEG0 INT_L_X38Y123/INT_L.LOGIC_OUTS_L8->>SW6BEG0 INT_R_X37Y118/INT_R.SE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L4 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B4 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_WR1END1 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU1 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B4_3 BRAM_L_X38Y115/BRAM_WR1END1_3 CLBLM_R_X37Y118/CLBLM_IMUX26 CLBLM_R_X37Y118/CLBLM_L_B4 CLBLM_R_X37Y118/CLBLM_WR1END1 INT_L_X38Y118/LOGIC_OUTS_L4 INT_L_X38Y118/WR1BEG1 INT_R_X37Y118/IMUX26 INT_R_X37Y118/WR1END1 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU1->BRAM_LOGIC_OUTS_B4_3 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X38Y118/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X37Y118/INT_R.WR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][1] - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX31 CLBLL_L_X32Y119/CLBLL_LL_C5 CLBLL_L_X32Y119/CLBLL_SW4A3 CLBLL_L_X32Y122/CLBLL_NE4C3 CLBLM_L_X30Y114/CLBLM_IMUX30 CLBLM_L_X30Y114/CLBLM_L_C5 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS7 CLBLM_L_X30Y118/CLBLM_M_DQ CLK_FEED_X78Y124/CLK_FEED_SW4A3 CLK_HROW_TOP_R_X78Y130/CLK_HROW_NE4C3_1 INT_INTERFACE_R_X31Y119/INT_INTERFACE_SW4A3 INT_INTERFACE_R_X31Y122/INT_INTERFACE_NE4C3 INT_L_X30Y114/IMUX_L30 INT_L_X30Y114/SL1END3 INT_L_X30Y115/SL1BEG3 INT_L_X30Y115/SW6END3 INT_L_X30Y116/SW6END_N0_3 INT_L_X30Y118/LOGIC_OUTS_L7 INT_L_X30Y118/NE6BEG3 INT_L_X32Y119/IMUX_L31 INT_L_X32Y119/SS2END3 INT_L_X32Y119/SW6BEG3 INT_L_X32Y120/SS2A3 INT_L_X32Y120/SS2END_N0_3 INT_L_X32Y121/SL1END3 INT_L_X32Y121/SS2BEG3 INT_L_X32Y122/NE6END3 INT_L_X32Y122/SL1BEG3 INT_R_X31Y115/SW6E3 INT_R_X31Y116/SW6D3 INT_R_X31Y117/SW6C3 INT_R_X31Y118/NE6A3 INT_R_X31Y118/SW6B3 INT_R_X31Y119/NE6B3 INT_R_X31Y119/SW6A3 INT_R_X31Y120/NE6C3 INT_R_X31Y121/NE6D3 INT_R_X31Y122/NE6E3 VBRK_X79Y124/VBRK_SW4A3 VBRK_X79Y127/VBRK_NE4C3 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y118/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X30Y114/INT_L.SL1END3->>IMUX_L30 INT_L_X30Y115/INT_L.SW6END3->>SL1BEG3 INT_L_X30Y118/INT_L.LOGIC_OUTS_L7->>NE6BEG3 INT_L_X32Y119/INT_L.SS2END3->>IMUX_L31 INT_L_X32Y119/INT_L.SS2END3->>SW6BEG3 INT_L_X32Y121/INT_L.SL1END3->>SS2BEG3 INT_L_X32Y122/INT_L.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][3]_i_7_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y114/CLBLL_L_A CLBLL_L_X32Y114/CLBLL_WW2A0 CLBLM_L_X30Y114/CLBLM_IMUX34 CLBLM_L_X30Y114/CLBLM_L_C6 CLK_FEED_X78Y119/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y114/INT_INTERFACE_WW2A0 INT_L_X30Y114/IMUX_L34 INT_L_X30Y114/WW2END0 INT_L_X32Y114/LOGIC_OUTS_L8 INT_L_X32Y114/WW2BEG0 INT_R_X31Y114/WW2A0 VBRK_X79Y119/VBRK_WW2A0 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X30Y114/INT_L.WW2END0->>IMUX_L34 INT_L_X32Y114/INT_L.LOGIC_OUTS_L8->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][3]_i_8_n_0 - 
wires: CLBLL_R_X27Y116/CLBLL_ER1BEG0 CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y118/CLBLL_L_D CLBLL_R_X27Y118/CLBLL_L_DMUX CLBLM_L_X28Y116/CLBLM_ER1BEG0 CLBLM_L_X28Y116/CLBLM_IMUX24 CLBLM_L_X28Y116/CLBLM_M_B5 INT_L_X28Y116/ER1END0 INT_L_X28Y116/IMUX_L24 INT_R_X27Y115/ER1BEG_S0 INT_R_X27Y115/SL1END3 INT_R_X27Y116/ER1BEG0 INT_R_X27Y116/SL1BEG3 INT_R_X27Y116/SR1END3 INT_R_X27Y117/SR1BEG3 INT_R_X27Y117/SR1END2 INT_R_X27Y117/SR1END_N3_3 INT_R_X27Y118/LOGIC_OUTS19 INT_R_X27Y118/SR1BEG2 
pips: CLBLL_R_X27Y118/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X27Y118/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X28Y116/INT_L.ER1END0->>IMUX_L24 INT_R_X27Y115/INT_R.SL1END3->>ER1BEG_S0 INT_R_X27Y116/INT_R.SR1END3->>SL1BEG3 INT_R_X27Y117/INT_R.SR1END2->>SR1BEG3 INT_R_X27Y118/INT_R.LOGIC_OUTS19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_5_in[3] - 
wires: CLBLM_L_X28Y116/CLBLM_IMUX17 CLBLM_L_X28Y116/CLBLM_IMUX22 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y116/CLBLM_M_B3 CLBLM_L_X28Y116/CLBLM_M_C3 CLBLM_L_X28Y116/CLBLM_M_DQ INT_L_X28Y116/IMUX_L17 INT_L_X28Y116/IMUX_L22 INT_L_X28Y116/LOGIC_OUTS_L7 INT_L_X28Y116/SR1BEG_S0 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X28Y116/INT_L.LOGIC_OUTS_L7->>IMUX_L22 INT_L_X28Y116/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X28Y116/INT_L.SR1BEG_S0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][1] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX43 CLBLL_L_X32Y117/CLBLL_LL_D6 CLBLL_L_X32Y119/CLBLL_SE4C1 CLBLL_R_X29Y117/CLBLL_WL1END0 CLBLM_L_X28Y116/CLBLM_IMUX15 CLBLM_L_X28Y116/CLBLM_M_B1 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y117/CLBLM_L_BQ CLBLM_L_X30Y117/CLBLM_WL1END0 CLK_FEED_X78Y124/CLK_FEED_SE4C1 INT_INTERFACE_R_X31Y119/INT_INTERFACE_SE4C1 INT_L_X28Y116/IMUX_L15 INT_L_X28Y116/WL1END3 INT_L_X28Y117/WL1END_N1_3 INT_L_X30Y117/LOGIC_OUTS_L1 INT_L_X30Y117/NN6BEG1 INT_L_X30Y117/WL1BEG0 INT_L_X30Y118/NN6A1 INT_L_X30Y119/NN6B1 INT_L_X30Y120/NN6C1 INT_L_X30Y121/NN6D1 INT_L_X30Y122/NN6E1 INT_L_X30Y123/NN6END1 INT_L_X30Y123/SE6BEG1 INT_L_X32Y117/IMUX_L43 INT_L_X32Y117/SS2END1 INT_L_X32Y118/SS2A1 INT_L_X32Y119/SE6END1 INT_L_X32Y119/SS2BEG1 INT_R_X29Y116/WL1BEG3 INT_R_X29Y117/WL1BEG_N3 INT_R_X29Y117/WL1END0 INT_R_X31Y119/SE6E1 INT_R_X31Y120/SE6D1 INT_R_X31Y121/SE6C1 INT_R_X31Y122/SE6B1 INT_R_X31Y123/SE6A1 VBRK_X73Y122/VBRK_WL1END0 VBRK_X79Y124/VBRK_SE4C1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y117/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X28Y116/INT_L.WL1END3->>IMUX_L15 INT_L_X30Y117/INT_L.LOGIC_OUTS_L1->>NN6BEG1 INT_L_X30Y117/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X30Y123/INT_L.NN6END1->>SE6BEG1 INT_L_X32Y117/INT_L.SS2END1->>IMUX_L43 INT_L_X32Y119/INT_L.SE6END1->>SS2BEG1 INT_R_X29Y117/INT_R.WL1END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_60 - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L4 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B4 BRAM_L_X38Y115/BRAM_WL1END3_3 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU1 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B4_3 CLBLL_L_X40Y123/CLBLL_EE2A0 CLBLL_L_X40Y123/CLBLL_SW4A0 CLBLM_R_X37Y118/CLBLM_IMUX46 CLBLM_R_X37Y118/CLBLM_L_D5 CLBLM_R_X37Y118/CLBLM_WL1END3 CLBLM_R_X39Y123/CLBLM_EE2A0 CLBLM_R_X39Y123/CLBLM_SW4A0 INT_L_X38Y118/WL1BEG3 INT_L_X38Y119/SW6END0 INT_L_X38Y119/WL1BEG_N3 INT_L_X38Y123/EE2BEG0 INT_L_X38Y123/LOGIC_OUTS_L4 INT_L_X40Y123/EE2END0 INT_L_X40Y123/SW6BEG0 INT_R_X37Y118/IMUX46 INT_R_X37Y118/WL1END3 INT_R_X37Y119/WL1END_N1_3 INT_R_X39Y119/SW6E0 INT_R_X39Y120/SW6D0 INT_R_X39Y121/SW6C0 INT_R_X39Y122/SW6B0 INT_R_X39Y123/EE2A0 INT_R_X39Y123/SW6A0 VBRK_X99Y128/VBRK_EE2A0 VBRK_X99Y128/VBRK_SW4A0 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU1->BRAM_LOGIC_OUTS_B4_3 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X38Y119/INT_L.SW6END0->>WL1BEG_N3 INT_L_X38Y123/INT_L.LOGIC_OUTS_L4->>EE2BEG0 INT_L_X40Y123/INT_L.EE2END0->>SW6BEG0 INT_R_X37Y118/INT_R.WL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_NW2A0 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU1 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B8_3 BRAM_L_X38Y115/BRAM_NW2A0_4 CLBLM_R_X37Y118/CLBLM_IMUX39 CLBLM_R_X37Y118/CLBLM_L_D3 CLBLM_R_X37Y119/CLBLM_NW2A0 INT_L_X38Y118/LOGIC_OUTS_L8 INT_L_X38Y118/NW2BEG0 INT_L_X38Y119/NW2A0 INT_R_X37Y118/IMUX39 INT_R_X37Y118/NW2END_S0_0 INT_R_X37Y119/NW2END0 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU1->BRAM_LOGIC_OUTS_B8_3 CLBLM_R_X37Y118/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X38Y118/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_R_X37Y118/INT_R.NW2END_S0_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_6_in[3] - 
wires: CLBLL_L_X32Y113/CLBLL_EE4A3 CLBLL_L_X32Y114/CLBLL_IMUX10 CLBLL_L_X32Y114/CLBLL_L_A4 CLBLL_R_X29Y113/CLBLL_SE2A3 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y114/CLBLL_L_BMUX CLBLL_R_X29Y115/CLBLL_IMUX39 CLBLL_R_X29Y115/CLBLL_L_D3 CLBLM_L_X30Y113/CLBLM_SE2A3 CLBLM_L_X34Y113/CLBLM_EE4C3 CLBLM_L_X34Y114/CLBLM_WR1END0 CLBLM_R_X33Y113/CLBLM_EE4C3 CLBLM_R_X33Y114/CLBLM_WR1END0 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_EE4A3_1 INT_INTERFACE_R_X31Y113/INT_INTERFACE_EE4A3 INT_L_X30Y113/EE4BEG3 INT_L_X30Y113/SE2END3 INT_L_X32Y113/EE4B3 INT_L_X32Y114/IMUX_L10 INT_L_X32Y114/WR1END1 INT_L_X34Y113/EE4END3 INT_L_X34Y113/WR1BEG_S0 INT_L_X34Y114/WR1BEG0 INT_R_X29Y113/SE2A3 INT_R_X29Y114/LOGIC_OUTS17 INT_R_X29Y114/NR1BEG3 INT_R_X29Y114/SE2BEG3 INT_R_X29Y115/IMUX39 INT_R_X29Y115/NR1END3 INT_R_X31Y113/EE4A3 INT_R_X33Y113/EE4C3 INT_R_X33Y113/WR1END_S1_0 INT_R_X33Y114/WR1BEG1 INT_R_X33Y114/WR1END0 VBRK_X73Y118/VBRK_SE2A3 VBRK_X79Y118/VBRK_EE4A3 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X30Y113/INT_L.SE2END3->>EE4BEG3 INT_L_X32Y114/INT_L.WR1END1->>IMUX_L10 INT_L_X34Y113/INT_L.EE4END3->>WR1BEG_S0 INT_R_X29Y114/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X29Y114/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X29Y115/INT_R.NR1END3->>IMUX39 INT_R_X33Y114/INT_R.WR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][1] - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX5 CLBLL_L_X32Y114/CLBLL_L_A6 CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y116/CLBLL_L_CQ CLBLL_L_X32Y117/CLBLL_IMUX38 CLBLL_L_X32Y117/CLBLL_LL_D3 INT_L_X32Y114/IMUX_L5 INT_L_X32Y114/SS2END2 INT_L_X32Y115/SS2A2 INT_L_X32Y116/LOGIC_OUTS_L2 INT_L_X32Y116/NE2BEG2 INT_L_X32Y116/SS2BEG2 INT_L_X32Y117/IMUX_L38 INT_L_X32Y117/NE2A2 INT_L_X32Y117/WR1END3 INT_R_X33Y117/NE2END2 INT_R_X33Y117/WR1BEG3 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X32Y114/INT_L.SS2END2->>IMUX_L5 INT_L_X32Y116/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X32Y116/INT_L.LOGIC_OUTS_L2->>SS2BEG2 INT_L_X32Y117/INT_L.WR1END3->>IMUX_L38 INT_R_X33Y117/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[3] - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX32 CLBLL_L_X32Y119/CLBLL_LL_C1 CLBLL_L_X32Y120/CLBLL_EE4C0 CLBLL_R_X27Y118/CLBLL_IMUX36 CLBLL_R_X27Y118/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y118/CLBLL_L_BQ CLBLL_R_X27Y118/CLBLL_L_D2 CLBLL_R_X27Y120/CLBLL_NE2A0 CLBLL_R_X29Y120/CLBLL_EE4A0 CLBLM_L_X28Y120/CLBLM_NE2A0 CLBLM_L_X30Y120/CLBLM_EE4A0 CLK_FEED_X78Y125/CLK_FEED_EE4C0 INT_INTERFACE_R_X31Y120/INT_INTERFACE_EE4C0 INT_L_X26Y119/EL1BEG0 INT_L_X26Y119/NW2END1 INT_L_X28Y119/NE2END_S3_0 INT_L_X28Y120/EE4BEG0 INT_L_X28Y120/NE2END0 INT_L_X30Y120/EE4B0 INT_L_X32Y119/IMUX_L32 INT_L_X32Y119/SL1END0 INT_L_X32Y120/EE4END0 INT_L_X32Y120/SL1BEG0 INT_R_X27Y118/EL1END_S3_0 INT_R_X27Y118/FAN_BOUNCE_S3_0 INT_R_X27Y118/IMUX36 INT_R_X27Y118/LOGIC_OUTS1 INT_R_X27Y118/NW2BEG1 INT_R_X27Y119/EL1END0 INT_R_X27Y119/FAN_ALT0 INT_R_X27Y119/FAN_BOUNCE0 INT_R_X27Y119/NE2BEG0 INT_R_X27Y119/NW2A1 INT_R_X27Y120/NE2A0 INT_R_X29Y120/EE4A0 INT_R_X31Y120/EE4C0 VBRK_X73Y125/VBRK_EE4A0 VBRK_X79Y125/VBRK_EE4C0 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y118/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y118/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X26Y119/INT_L.NW2END1->>EL1BEG0 INT_L_X28Y120/INT_L.NE2END0->>EE4BEG0 INT_L_X32Y119/INT_L.SL1END0->>IMUX_L32 INT_L_X32Y120/INT_L.EE4END0->>SL1BEG0 INT_R_X27Y118/INT_R.FAN_BOUNCE_S3_0->>IMUX36 INT_R_X27Y118/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X27Y119/INT_R.EL1END0->>FAN_ALT0 INT_R_X27Y119/INT_R.EL1END0->>NE2BEG0 INT_R_X27Y119/INT_R.FAN_ALT0->>FAN_BOUNCE0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][4]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y111/INT_INTERFACE_SW4END2 BRAM_L_X38Y110/BRAM_SW4END2_1 CLBLL_L_X32Y111/CLBLL_WW2A3 CLBLM_L_X30Y114/CLBLM_IMUX32 CLBLM_L_X30Y114/CLBLM_M_C1 CLBLM_L_X34Y111/CLBLM_WW4END3 CLBLM_L_X36Y111/CLBLM_WW4B3 CLBLM_R_X33Y111/CLBLM_WW4END3 CLBLM_R_X37Y111/CLBLM_SW4END2 CLBLM_R_X39Y115/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y115/CLBLM_L_C CLK_FEED_X78Y116/CLK_FEED_WW2A3 DSP_R_X35Y110/DSP_WW4B3_1 INT_INTERFACE_R_X31Y111/INT_INTERFACE_WW2A3 INT_INTERFACE_R_X35Y111/INT_INTERFACE_WW4B3 INT_L_X30Y111/WW2END3 INT_L_X30Y112/NN2BEG0 INT_L_X30Y112/WW2END_N0_3 INT_L_X30Y113/NN2A0 INT_L_X30Y113/NN2END_S2_0 INT_L_X30Y114/IMUX_L32 INT_L_X30Y114/NN2END0 INT_L_X32Y111/WR1END_S1_0 INT_L_X32Y111/WW2BEG3 INT_L_X32Y112/WR1END0 INT_L_X34Y111/WW4C3 INT_L_X36Y111/WW4A3 INT_L_X38Y111/SW6E2 INT_L_X38Y112/SW6D2 INT_L_X38Y113/SW6C2 INT_L_X38Y114/SW6B2 INT_L_X38Y115/SW6A2 INT_R_X31Y111/WW2A3 INT_R_X33Y111/WR1BEG_S0 INT_R_X33Y111/WW4END3 INT_R_X33Y112/WR1BEG0 INT_R_X35Y111/WW4B3 INT_R_X37Y111/SW6END2 INT_R_X37Y111/WW4BEG3 INT_R_X39Y115/LOGIC_OUTS10 INT_R_X39Y115/SW6BEG2 VBRK_X79Y116/VBRK_WW2A3 VBRK_X89Y116/VBRK_WW4B3 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y115/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y112/INT_L.WW2END_N0_3->>NN2BEG0 INT_L_X30Y114/INT_L.NN2END0->>IMUX_L32 INT_L_X32Y111/INT_L.WR1END_S1_0->>WW2BEG3 INT_R_X33Y111/INT_R.WW4END3->>WR1BEG_S0 INT_R_X37Y111/INT_R.SW6END2->>WW4BEG3 INT_R_X39Y115/INT_R.LOGIC_OUTS10->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][4]_i_3_n_0 - 
wires: CLBLM_L_X30Y114/CLBLM_IMUX35 CLBLM_L_X30Y114/CLBLM_M_C6 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y117/CLBLM_M_A INT_L_X30Y114/IMUX_L35 INT_L_X30Y114/SR1END1 INT_L_X30Y115/SR1BEG1 INT_L_X30Y115/SS2END0 INT_L_X30Y116/SS2A0 INT_L_X30Y117/LOGIC_OUTS_L12 INT_L_X30Y117/SS2BEG0 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X30Y114/INT_L.SR1END1->>IMUX_L35 INT_L_X30Y115/INT_L.SS2END0->>SR1BEG1 INT_L_X30Y117/INT_L.LOGIC_OUTS_L12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][4]_i_4_n_0 - 
wires: CLBLL_R_X23Y107/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y107/CLBLL_L_A CLBLL_R_X23Y114/CLBLL_EE2BEG0 CLBLL_R_X25Y114/CLBLL_EE4BEG0 CLBLL_R_X27Y114/CLBLL_EE4B0 CLBLL_R_X29Y113/CLBLL_EL1BEG3 CLBLM_L_X24Y114/CLBLM_EE2BEG0 CLBLM_L_X26Y114/CLBLM_EE4BEG0 CLBLM_L_X28Y114/CLBLM_EE4B0 CLBLM_L_X30Y113/CLBLM_EL1BEG3 CLBLM_L_X30Y114/CLBLM_IMUX31 CLBLM_L_X30Y114/CLBLM_M_C5 INT_L_X24Y114/EE2A0 INT_L_X26Y114/EE4A0 INT_L_X28Y114/EE4C0 INT_L_X30Y113/EL1END3 INT_L_X30Y113/NR1BEG3 INT_L_X30Y114/IMUX_L31 INT_L_X30Y114/NR1END3 INT_R_X23Y107/LOGIC_OUTS8 INT_R_X23Y107/NN6BEG0 INT_R_X23Y108/NN6A0 INT_R_X23Y109/NN6B0 INT_R_X23Y110/NN6C0 INT_R_X23Y111/NN6D0 INT_R_X23Y112/NN6E0 INT_R_X23Y112/NN6END_S1_0 INT_R_X23Y113/NN6END0 INT_R_X23Y113/NR1BEG0 INT_R_X23Y114/EE2BEG0 INT_R_X23Y114/NR1END0 INT_R_X25Y114/EE2END0 INT_R_X25Y114/EE4BEG0 INT_R_X27Y114/EE4B0 INT_R_X29Y113/EL1BEG3 INT_R_X29Y114/EE4END0 INT_R_X29Y114/EL1BEG_N3 VBRK_X60Y119/VBRK_EE2BEG0 VBRK_X73Y118/VBRK_EL1BEG3 
pips: CLBLL_R_X23Y107/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X30Y113/INT_L.EL1END3->>NR1BEG3 INT_L_X30Y114/INT_L.NR1END3->>IMUX_L31 INT_R_X23Y107/INT_R.LOGIC_OUTS8->>NN6BEG0 INT_R_X23Y113/INT_R.NN6END0->>NR1BEG0 INT_R_X23Y114/INT_R.NR1END0->>EE2BEG0 INT_R_X25Y114/INT_R.EE2END0->>EE4BEG0 INT_R_X29Y114/INT_R.EE4END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_59 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L6 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B6 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL2 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B6_0 CLBLL_L_X40Y115/CLBLL_SW2A2 CLBLL_L_X40Y116/CLBLL_SE4C2 CLBLM_R_X39Y115/CLBLM_IMUX23 CLBLM_R_X39Y115/CLBLM_L_C3 CLBLM_R_X39Y115/CLBLM_SW2A2 CLBLM_R_X39Y116/CLBLM_SE4C2 INT_L_X38Y120/LOGIC_OUTS_L6 INT_L_X38Y120/SE6BEG2 INT_L_X40Y115/SW2A2 INT_L_X40Y116/SE6END2 INT_L_X40Y116/SW2BEG2 INT_R_X39Y115/BYP_ALT3 INT_R_X39Y115/BYP_BOUNCE3 INT_R_X39Y115/IMUX23 INT_R_X39Y115/SW2END2 INT_R_X39Y116/BYP_BOUNCE_N3_3 INT_R_X39Y116/SE6E2 INT_R_X39Y117/SE6D2 INT_R_X39Y118/SE6C2 INT_R_X39Y119/SE6B2 INT_R_X39Y120/SE6A2 VBRK_X99Y120/VBRK_SW2A2 VBRK_X99Y121/VBRK_SE4C2 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL2->BRAM_LOGIC_OUTS_B6_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X38Y120/INT_L.LOGIC_OUTS_L6->>SE6BEG2 INT_L_X40Y116/INT_L.SE6END2->>SW2BEG2 INT_R_X39Y115/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X39Y115/INT_R.BYP_BOUNCE3->>IMUX23 INT_R_X39Y115/INT_R.SW2END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_27 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL2 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B10_0 CLBLL_L_X40Y120/CLBLL_EE2A2 CLBLL_L_X40Y120/CLBLL_SW4A2 CLBLM_R_X39Y115/CLBLM_IMUX20 CLBLM_R_X39Y115/CLBLM_L_C2 CLBLM_R_X39Y120/CLBLM_EE2A2 CLBLM_R_X39Y120/CLBLM_SW4A2 INT_L_X38Y115/SE2A2 INT_L_X38Y116/SE2BEG2 INT_L_X38Y116/SW6END2 INT_L_X38Y120/EE2BEG2 INT_L_X38Y120/LOGIC_OUTS_L10 INT_L_X40Y120/EE2END2 INT_L_X40Y120/SW6BEG2 INT_R_X39Y115/IMUX20 INT_R_X39Y115/SE2END2 INT_R_X39Y116/SW6E2 INT_R_X39Y117/SW6D2 INT_R_X39Y118/SW6C2 INT_R_X39Y119/SW6B2 INT_R_X39Y120/EE2A2 INT_R_X39Y120/SW6A2 VBRK_X99Y125/VBRK_EE2A2 VBRK_X99Y125/VBRK_SW4A2 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL2->BRAM_LOGIC_OUTS_B10_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X38Y116/INT_L.SW6END2->>SE2BEG2 INT_L_X38Y120/INT_L.LOGIC_OUTS_L10->>EE2BEG2 INT_L_X40Y120/INT_L.EE2END2->>SW6BEG2 INT_R_X39Y115/INT_R.SE2END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L6 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B6 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL2 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B6_0 CLBLM_R_X39Y115/CLBLM_IMUX30 CLBLM_R_X39Y115/CLBLM_L_C5 INT_L_X38Y115/ER1BEG3 INT_L_X38Y115/LOGIC_OUTS_L6 INT_R_X39Y115/ER1END3 INT_R_X39Y115/IMUX30 INT_R_X39Y116/ER1END_N3_3 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL2->BRAM_LOGIC_OUTS_B6_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X38Y115/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_R_X39Y115/INT_R.ER1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL2 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B10_0 CLBLM_R_X39Y115/CLBLM_IMUX34 CLBLM_R_X39Y115/CLBLM_L_C6 INT_L_X38Y115/EL1BEG1 INT_L_X38Y115/LOGIC_OUTS_L10 INT_R_X39Y115/EL1END1 INT_R_X39Y115/IMUX34 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL2->BRAM_LOGIC_OUTS_B10_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X38Y115/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_R_X39Y115/INT_R.EL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][4]_i_5_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y117/CLBLL_L_A CLBLL_L_X32Y117/CLBLL_WW2A0 CLBLM_L_X30Y117/CLBLM_IMUX2 CLBLM_L_X30Y117/CLBLM_M_A2 CLK_FEED_X78Y122/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW2A0 INT_L_X30Y117/IMUX_L2 INT_L_X30Y117/WW2END0 INT_L_X32Y117/LOGIC_OUTS_L8 INT_L_X32Y117/WW2BEG0 INT_R_X31Y117/WW2A0 VBRK_X79Y122/VBRK_WW2A0 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y117/INT_L.WW2END0->>IMUX_L2 INT_L_X32Y117/INT_L.LOGIC_OUTS_L8->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][4]_i_6_n_0 - 
wires: CLBLL_L_X32Y112/CLBLL_WW2A3 CLBLL_L_X32Y118/CLBLL_LL_D CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y112/CLBLL_NE4BEG3 CLBLL_R_X27Y112/CLBLL_WW2END2 CLBLL_R_X29Y112/CLBLL_WL1END2 CLBLL_R_X29Y117/CLBLL_NE2A3 CLBLM_L_X28Y112/CLBLM_NE4BEG3 CLBLM_L_X28Y112/CLBLM_WW2END2 CLBLM_L_X30Y112/CLBLM_WL1END2 CLBLM_L_X30Y117/CLBLM_IMUX7 CLBLM_L_X30Y117/CLBLM_M_A1 CLBLM_L_X30Y117/CLBLM_NE2A3 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW2A3_0 INT_INTERFACE_R_X31Y112/INT_INTERFACE_WW2A3 INT_L_X28Y112/NE6A3 INT_L_X28Y112/WW2A2 INT_L_X28Y113/NE6B3 INT_L_X28Y114/NE6C3 INT_L_X28Y115/NE6D3 INT_L_X28Y116/NE6E3 INT_L_X30Y112/WL1BEG2 INT_L_X30Y112/WW2END3 INT_L_X30Y113/WW2END_N0_3 INT_L_X30Y117/IMUX_L7 INT_L_X30Y117/NE2END3 INT_L_X32Y112/SS6END3 INT_L_X32Y112/WW2BEG3 INT_L_X32Y113/SS6E3 INT_L_X32Y113/SS6END_N0_3 INT_L_X32Y114/SS6D3 INT_L_X32Y115/SS6C3 INT_L_X32Y116/SS6B3 INT_L_X32Y117/SS6A3 INT_L_X32Y118/LOGIC_OUTS_L15 INT_L_X32Y118/SS6BEG3 INT_R_X27Y112/NE6BEG3 INT_R_X27Y112/WW2END2 INT_R_X29Y112/WL1END2 INT_R_X29Y112/WW2BEG2 INT_R_X29Y116/NE2BEG3 INT_R_X29Y116/NE6END3 INT_R_X29Y117/NE2A3 INT_R_X31Y112/WW2A3 VBRK_X73Y117/VBRK_WL1END2 VBRK_X73Y122/VBRK_NE2A3 VBRK_X79Y117/VBRK_WW2A3 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X30Y112/INT_L.WW2END3->>WL1BEG2 INT_L_X30Y117/INT_L.NE2END3->>IMUX_L7 INT_L_X32Y112/INT_L.SS6END3->>WW2BEG3 INT_L_X32Y118/INT_L.LOGIC_OUTS_L15->>SS6BEG3 INT_R_X27Y112/INT_R.WW2END2->>NE6BEG3 INT_R_X29Y112/INT_R.WL1END2->>WW2BEG2 INT_R_X29Y116/INT_R.NE6END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][2] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX3 CLBLL_L_X32Y117/CLBLL_IMUX39 CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y117/CLBLL_L_A2 CLBLL_L_X32Y117/CLBLL_L_BQ CLBLL_L_X32Y117/CLBLL_L_D3 INT_L_X32Y117/IMUX_L3 INT_L_X32Y117/IMUX_L39 INT_L_X32Y117/LOGIC_OUTS_L1 INT_L_X32Y117/NL1BEG0 INT_L_X32Y117/NL1END_S3_0 INT_L_X32Y118/NL1END0 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X32Y117/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X32Y117/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X32Y117/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X32Y117/INT_L.NL1END_S3_0->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][4]_i_7_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX9 CLBLL_L_X32Y117/CLBLL_L_A5 CLBLM_L_X34Y119/CLBLM_WW4C1 CLBLM_L_X36Y119/CLBLM_WW4A1 CLBLM_R_X33Y119/CLBLM_WW4C1 CLBLM_R_X37Y118/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y118/CLBLM_M_B DSP_R_X35Y115/DSP_WW4A1_4 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WW4A1 INT_L_X32Y117/IMUX_L9 INT_L_X32Y117/SS2END0 INT_L_X32Y118/SS2A0 INT_L_X32Y119/SS2BEG0 INT_L_X32Y119/WW4END1 INT_L_X34Y119/WW4B1 INT_L_X36Y119/NW2END1 INT_L_X36Y119/WW4BEG1 INT_R_X33Y119/WW4C1 INT_R_X35Y119/WW4A1 INT_R_X37Y118/LOGIC_OUTS13 INT_R_X37Y118/NW2BEG1 INT_R_X37Y119/NW2A1 VBRK_X89Y124/VBRK_WW4A1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X37Y118/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X32Y117/INT_L.SS2END0->>IMUX_L9 INT_L_X32Y119/INT_L.WW4END1->>SS2BEG0 INT_L_X36Y119/INT_L.NW2END1->>WW4BEG1 INT_R_X37Y118/INT_R.LOGIC_OUTS13->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][4]_i_8_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y115/CLBLL_L_C CLBLL_L_X32Y117/CLBLL_IMUX5 CLBLL_L_X32Y117/CLBLL_L_A6 INT_L_X32Y115/LOGIC_OUTS_L10 INT_L_X32Y115/NN2BEG2 INT_L_X32Y116/NN2A2 INT_L_X32Y117/IMUX_L5 INT_L_X32Y117/NN2END2 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X32Y115/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X32Y117/INT_L.NN2END2->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][2] - 
wires: CLBLL_L_X32Y118/CLBLL_IMUX40 CLBLL_L_X32Y118/CLBLL_IMUX41 CLBLL_L_X32Y118/CLBLL_LL_D1 CLBLL_L_X32Y118/CLBLL_L_D1 CLBLM_R_X33Y118/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y118/CLBLM_L_BQ INT_L_X32Y118/IMUX_L40 INT_L_X32Y118/IMUX_L41 INT_L_X32Y118/WL1END0 INT_R_X33Y118/LOGIC_OUTS1 INT_R_X33Y118/WL1BEG0 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X33Y118/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y118/INT_L.WL1END0->>IMUX_L40 INT_L_X32Y118/INT_L.WL1END0->>IMUX_L41 INT_R_X33Y118/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[4] - 
wires: CLBLL_L_X32Y114/CLBLL_NW4A2 CLBLL_L_X32Y118/CLBLL_IMUX43 CLBLL_L_X32Y118/CLBLL_LL_D6 CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y120/CLBLL_L_BQ CLBLM_L_X30Y117/CLBLM_IMUX30 CLBLM_L_X30Y117/CLBLM_L_C5 CLK_FEED_X78Y119/CLK_FEED_NW4A2 INT_INTERFACE_R_X31Y114/INT_INTERFACE_NW4A2 INT_L_X30Y117/IMUX_L30 INT_L_X30Y117/SR1END2 INT_L_X30Y118/NW6END2 INT_L_X30Y118/SR1BEG2 INT_L_X32Y114/NW6BEG2 INT_L_X32Y114/SS6END1 INT_L_X32Y115/SS6E1 INT_L_X32Y116/SS6D1 INT_L_X32Y117/SS6C1 INT_L_X32Y118/IMUX_L43 INT_L_X32Y118/SS2END1 INT_L_X32Y118/SS6B1 INT_L_X32Y119/SS2A1 INT_L_X32Y119/SS6A1 INT_L_X32Y120/LOGIC_OUTS_L1 INT_L_X32Y120/SS2BEG1 INT_L_X32Y120/SS6BEG1 INT_R_X31Y114/NW6A2 INT_R_X31Y115/NW6B2 INT_R_X31Y116/NW6C2 INT_R_X31Y117/NW6D2 INT_R_X31Y118/NW6E2 VBRK_X79Y119/VBRK_NW4A2 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X32Y120/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y117/INT_L.SR1END2->>IMUX_L30 INT_L_X30Y118/INT_L.NW6END2->>SR1BEG2 INT_L_X32Y114/INT_L.SS6END1->>NW6BEG2 INT_L_X32Y118/INT_L.SS2END1->>IMUX_L43 INT_L_X32Y120/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_L_X32Y120/INT_L.LOGIC_OUTS_L1->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[4] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX37 CLBLL_L_X32Y117/CLBLL_L_D4 CLBLL_L_X32Y118/CLBLL_IMUX44 CLBLL_L_X32Y118/CLBLL_LL_D4 CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y118/CLBLL_L_CQ INT_L_X32Y116/NR1BEG2 INT_L_X32Y116/SS2END2 INT_L_X32Y117/IMUX_L37 INT_L_X32Y117/NR1END2 INT_L_X32Y117/SS2A2 INT_L_X32Y118/IMUX_L44 INT_L_X32Y118/LOGIC_OUTS_L2 INT_L_X32Y118/SS2BEG2 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X32Y116/INT_L.SS2END2->>NR1BEG2 INT_L_X32Y117/INT_L.NR1END2->>IMUX_L37 INT_L_X32Y118/INT_L.LOGIC_OUTS_L2->>IMUX_L44 INT_L_X32Y118/INT_L.LOGIC_OUTS_L2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][addr][2] - 
wires: CLBLL_L_X32Y115/CLBLL_IMUX30 CLBLL_L_X32Y115/CLBLL_L_C5 CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y116/CLBLL_L_DQ CLBLL_L_X32Y118/CLBLL_IMUX46 CLBLL_L_X32Y118/CLBLL_L_D5 INT_L_X32Y115/IMUX_L30 INT_L_X32Y115/SL1END3 INT_L_X32Y116/LOGIC_OUTS_L3 INT_L_X32Y116/NN2BEG3 INT_L_X32Y116/SL1BEG3 INT_L_X32Y117/NN2A3 INT_L_X32Y118/IMUX_L46 INT_L_X32Y118/NN2END3 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X32Y115/INT_L.SL1END3->>IMUX_L30 INT_L_X32Y116/INT_L.LOGIC_OUTS_L3->>NN2BEG3 INT_L_X32Y116/INT_L.LOGIC_OUTS_L3->>SL1BEG3 INT_L_X32Y118/INT_L.NN2END3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][5]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][5]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][5]_i_4_n_0 - 
wires: CLBLM_L_X34Y115/CLBLM_EE2BEG1 CLBLM_L_X36Y115/CLBLM_EL1BEG0 CLBLM_L_X36Y115/CLBLM_IMUX9 CLBLM_L_X36Y115/CLBLM_L_A5 CLBLM_R_X33Y115/CLBLM_EE2BEG1 CLBLM_R_X33Y115/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y115/CLBLM_L_B DSP_R_X35Y115/DSP_EL1BEG0_0 INT_INTERFACE_R_X35Y115/INT_INTERFACE_EL1BEG0 INT_L_X34Y115/EE2A1 INT_L_X36Y114/EL1END_S3_0 INT_L_X36Y115/EL1END0 INT_L_X36Y115/IMUX_L9 INT_R_X33Y115/EE2BEG1 INT_R_X33Y115/LOGIC_OUTS9 INT_R_X35Y115/EE2END1 INT_R_X35Y115/EL1BEG0 VBRK_X89Y120/VBRK_EL1BEG0 
pips: CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y115/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X36Y115/INT_L.EL1END0->>IMUX_L9 INT_R_X33Y115/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X35Y115/INT_R.EE2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][5]_i_5_n_0 - 
wires: CLBLM_L_X34Y117/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y117/CLBLM_M_B CLBLM_L_X36Y115/CLBLM_IMUX0 CLBLM_L_X36Y115/CLBLM_L_A3 CLBLM_L_X36Y116/CLBLM_SE2A0 DSP_R_X35Y115/DSP_SE2A0_1 INT_INTERFACE_R_X35Y116/INT_INTERFACE_SE2A0 INT_L_X34Y117/EL1BEG0 INT_L_X34Y117/LOGIC_OUTS_L13 INT_L_X36Y115/IMUX_L0 INT_L_X36Y115/SL1END0 INT_L_X36Y116/SE2END0 INT_L_X36Y116/SL1BEG0 INT_R_X35Y116/EL1END_S3_0 INT_R_X35Y116/SE2A0 INT_R_X35Y117/EL1END0 INT_R_X35Y117/SE2BEG0 VBRK_X89Y121/VBRK_SE2A0 
pips: CLBLM_L_X34Y117/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X34Y117/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_L_X36Y115/INT_L.SL1END0->>IMUX_L0 INT_L_X36Y116/INT_L.SE2END0->>SL1BEG0 INT_R_X35Y117/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][5]_i_6_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y117/CLBLL_L_B CLBLM_L_X34Y117/CLBLM_EE4A1 CLBLM_L_X36Y115/CLBLM_IMUX10 CLBLM_L_X36Y115/CLBLM_L_A4 CLBLM_L_X36Y117/CLBLM_EE4C1 CLBLM_R_X33Y117/CLBLM_EE4A1 DSP_R_X35Y115/DSP_EE4C1_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_EE4C1 INT_L_X32Y117/EE4BEG1 INT_L_X32Y117/LOGIC_OUTS_L9 INT_L_X34Y117/EE4B1 INT_L_X36Y115/IMUX_L10 INT_L_X36Y115/SL1END1 INT_L_X36Y116/SL1BEG1 INT_L_X36Y116/SL1END1 INT_L_X36Y117/EE4END1 INT_L_X36Y117/SL1BEG1 INT_R_X33Y117/EE4A1 INT_R_X35Y117/EE4C1 VBRK_X89Y122/VBRK_EE4C1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X32Y117/INT_L.LOGIC_OUTS_L9->>EE4BEG1 INT_L_X36Y115/INT_L.SL1END1->>IMUX_L10 INT_L_X36Y116/INT_L.SL1END1->>SL1BEG1 INT_L_X36Y117/INT_L.EE4END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][5]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y114/INT_INTERFACE_SW4END2 BRAM_L_X38Y110/BRAM_SW4END2_4 CLBLM_L_X36Y115/CLBLM_IMUX5 CLBLM_L_X36Y115/CLBLM_L_A6 CLBLM_R_X37Y114/CLBLM_SW4END2 CLBLM_R_X39Y118/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y118/CLBLM_M_C INT_L_X36Y115/IMUX_L5 INT_L_X36Y115/NW2END3 INT_L_X38Y114/SW6E2 INT_L_X38Y115/SW6D2 INT_L_X38Y116/SW6C2 INT_L_X38Y117/SW6B2 INT_L_X38Y118/SW6A2 INT_R_X37Y114/NW2BEG3 INT_R_X37Y114/SW6END2 INT_R_X37Y115/NW2A3 INT_R_X39Y118/LOGIC_OUTS14 INT_R_X39Y118/SW6BEG2 
pips: CLBLM_L_X36Y115/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y118/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y115/INT_L.NW2END3->>IMUX_L5 INT_R_X37Y114/INT_R.SW6END2->>NW2BEG3 INT_R_X39Y118/INT_R.LOGIC_OUTS14->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tpf.tfr[fw]_i_3_n_0 - 
wires: CLBLL_L_X32Y111/CLBLL_WW4B2 CLBLL_L_X32Y115/CLBLL_IMUX1 CLBLL_L_X32Y115/CLBLL_LL_A3 CLBLL_R_X29Y111/CLBLL_WW4END2 CLBLL_R_X29Y114/CLBLL_IMUX33 CLBLL_R_X29Y114/CLBLL_L_C1 CLBLM_L_X30Y111/CLBLM_WW4END2 CLBLM_L_X34Y117/CLBLM_WW4END2 CLBLM_L_X36Y117/CLBLM_WW4B2 CLBLM_R_X33Y115/CLBLM_IMUX19 CLBLM_R_X33Y115/CLBLM_L_B2 CLBLM_R_X33Y117/CLBLM_WW4END2 CLBLM_R_X37Y117/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y117/CLBLM_L_AMUX CLK_FEED_X78Y116/CLK_FEED_WW4B2 DSP_R_X35Y115/DSP_WW4B2_2 INT_INTERFACE_R_X31Y111/INT_INTERFACE_WW4B2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_WW4B2 INT_L_X28Y113/NE2BEG1 INT_L_X28Y113/NW2END1 INT_L_X28Y114/NE2A1 INT_L_X30Y111/WW4C2 INT_L_X32Y111/WW4A2 INT_L_X32Y115/IMUX_L1 INT_L_X32Y115/WL1END0 INT_L_X34Y117/WW4C2 INT_L_X36Y117/WW4A2 INT_R_X29Y111/NL1BEG1 INT_R_X29Y111/WW4END2 INT_R_X29Y112/NL1END1 INT_R_X29Y112/NW2BEG1 INT_R_X29Y113/NW2A1 INT_R_X29Y114/IMUX33 INT_R_X29Y114/NE2END1 INT_R_X31Y111/WW4B2 INT_R_X33Y111/SS6END1 INT_R_X33Y111/WW4BEG2 INT_R_X33Y112/SS6E1 INT_R_X33Y113/SS6D1 INT_R_X33Y114/SS6C1 INT_R_X33Y115/IMUX19 INT_R_X33Y115/SS2END1 INT_R_X33Y115/SS6B1 INT_R_X33Y115/WL1BEG0 INT_R_X33Y116/SS2A1 INT_R_X33Y116/SS6A1 INT_R_X33Y117/SS2BEG1 INT_R_X33Y117/SS6BEG1 INT_R_X33Y117/WW4END2 INT_R_X35Y117/WW4B2 INT_R_X37Y117/LOGIC_OUTS16 INT_R_X37Y117/WW4BEG2 VBRK_X73Y116/VBRK_WW4END2 VBRK_X79Y116/VBRK_WW4B2 VBRK_X89Y122/VBRK_WW4B2 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X37Y117/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y113/INT_L.NW2END1->>NE2BEG1 INT_L_X32Y115/INT_L.WL1END0->>IMUX_L1 INT_R_X29Y111/INT_R.WW4END2->>NL1BEG1 INT_R_X29Y112/INT_R.NL1END1->>NW2BEG1 INT_R_X29Y114/INT_R.NE2END1->>IMUX33 INT_R_X33Y111/INT_R.SS6END1->>WW4BEG2 INT_R_X33Y115/INT_R.SS2END1->>IMUX19 INT_R_X33Y115/INT_R.SS2END1->>WL1BEG0 INT_R_X33Y117/INT_R.WW4END2->>SS2BEG1 INT_R_X33Y117/INT_R.WW4END2->>SS6BEG1 INT_R_X37Y117/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/tb0.tr_reg[tbreg2][addr][3] - 
wires: CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS18 CLBLL_L_X32Y116/CLBLL_L_CMUX CLBLL_L_X32Y118/CLBLL_IMUX39 CLBLL_L_X32Y118/CLBLL_L_D3 CLBLM_R_X33Y115/CLBLM_IMUX14 CLBLM_R_X33Y115/CLBLM_L_B1 INT_L_X32Y115/EL1BEG3 INT_L_X32Y116/EL1BEG_N3 INT_L_X32Y116/LOGIC_OUTS_L18 INT_L_X32Y116/NR1BEG0 INT_L_X32Y117/NN2BEG0 INT_L_X32Y117/NR1END0 INT_L_X32Y118/IMUX_L39 INT_L_X32Y118/NN2A0 INT_L_X32Y118/NN2END_S2_0 INT_L_X32Y119/NN2END0 INT_R_X33Y115/EL1END3 INT_R_X33Y115/IMUX14 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X32Y116/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_L_X32Y116/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X32Y117/INT_L.NR1END0->>NN2BEG0 INT_L_X32Y118/INT_L.NN2END_S2_0->>IMUX_L39 INT_R_X33Y115/INT_R.EL1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][5]_i_8_n_0 - 
wires: CLBLM_L_X34Y117/CLBLM_IMUX24 CLBLM_L_X34Y117/CLBLM_M_B5 CLBLM_L_X36Y117/CLBLM_WL1END1 CLBLM_L_X36Y118/CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y118/CLBLM_L_C DSP_R_X35Y115/DSP_WL1END1_2 INT_INTERFACE_R_X35Y117/INT_INTERFACE_WL1END1 INT_L_X34Y117/IMUX_L24 INT_L_X34Y117/WL1END0 INT_L_X36Y117/SL1END2 INT_L_X36Y117/WL1BEG1 INT_L_X36Y118/LOGIC_OUTS_L10 INT_L_X36Y118/SL1BEG2 INT_R_X35Y117/WL1BEG0 INT_R_X35Y117/WL1END1 VBRK_X89Y122/VBRK_WL1END1 
pips: CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y118/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X34Y117/INT_L.WL1END0->>IMUX_L24 INT_L_X36Y117/INT_L.SL1END2->>WL1BEG1 INT_L_X36Y118/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_R_X35Y117/INT_R.WL1END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[sample]_i_2_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_EE4B2 CLBLL_R_X29Y116/CLBLL_SE2A2 CLBLL_R_X29Y117/CLBLL_EE4BEG2 CLBLL_R_X29Y117/CLBLL_IMUX39 CLBLL_R_X29Y117/CLBLL_L_D3 CLBLM_L_X28Y118/CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y118/CLBLM_M_AMUX CLBLM_L_X30Y114/CLBLM_IMUX26 CLBLM_L_X30Y114/CLBLM_L_B4 CLBLM_L_X30Y116/CLBLM_SE2A2 CLBLM_L_X30Y117/CLBLM_EE4BEG2 CLBLM_L_X34Y117/CLBLM_EL1BEG1 CLBLM_L_X34Y117/CLBLM_IMUX18 CLBLM_L_X34Y117/CLBLM_M_B2 CLBLM_R_X33Y117/CLBLM_EL1BEG1 CLK_FEED_X78Y122/CLK_FEED_EE4B2 INT_INTERFACE_R_X31Y117/INT_INTERFACE_EE4B2 INT_L_X28Y117/SE2A2 INT_L_X28Y118/LOGIC_OUTS_L20 INT_L_X28Y118/SE2BEG2 INT_L_X30Y114/FAN_ALT1 INT_L_X30Y114/FAN_BOUNCE1 INT_L_X30Y114/IMUX_L26 INT_L_X30Y114/SS2END2 INT_L_X30Y115/SS2A2 INT_L_X30Y116/SE2END2 INT_L_X30Y116/SS2BEG2 INT_L_X30Y117/EE4A2 INT_L_X32Y117/EE4C2 INT_L_X34Y117/EL1END1 INT_L_X34Y117/IMUX_L18 INT_R_X29Y116/SE2A2 INT_R_X29Y117/BYP_ALT3 INT_R_X29Y117/BYP_BOUNCE3 INT_R_X29Y117/EE4BEG2 INT_R_X29Y117/IMUX39 INT_R_X29Y117/SE2BEG2 INT_R_X29Y117/SE2END2 INT_R_X29Y118/BYP_BOUNCE_N3_3 INT_R_X31Y117/EE4B2 INT_R_X33Y117/EE4END2 INT_R_X33Y117/EL1BEG1 VBRK_X73Y121/VBRK_SE2A2 VBRK_X73Y122/VBRK_EE4BEG2 VBRK_X79Y122/VBRK_EE4B2 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X28Y118/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X28Y118/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_L_X30Y114/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y114/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X30Y114/INT_L.SS2END2->>FAN_ALT1 INT_L_X30Y116/INT_L.SE2END2->>SS2BEG2 INT_L_X34Y117/INT_L.EL1END1->>IMUX_L18 INT_R_X29Y117/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X29Y117/INT_R.BYP_BOUNCE3->>IMUX39 INT_R_X29Y117/INT_R.SE2END2->>BYP_ALT3 INT_R_X29Y117/INT_R.SE2END2->>EE4BEG2 INT_R_X29Y117/INT_R.SE2END2->>SE2BEG2 INT_R_X33Y117/INT_R.EE4END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/tb0.tr_reg[tbreg1][addr][3] - 
wires: CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y117/CLBLL_L_CQ CLBLL_L_X32Y118/CLBLL_IMUX20 CLBLL_L_X32Y118/CLBLL_L_C2 CLBLM_L_X34Y117/CLBLM_EE2BEG1 CLBLM_L_X34Y117/CLBLM_IMUX12 CLBLM_L_X34Y117/CLBLM_M_B6 CLBLM_R_X33Y117/CLBLM_EE2BEG1 INT_L_X32Y117/EL1BEG1 INT_L_X32Y117/LOGIC_OUTS_L2 INT_L_X32Y117/NR1BEG2 INT_L_X32Y118/IMUX_L20 INT_L_X32Y118/NR1END2 INT_L_X34Y117/EE2A1 INT_L_X34Y117/IMUX_L12 INT_L_X34Y117/WR1END2 INT_R_X33Y117/EE2BEG1 INT_R_X33Y117/EL1END1 INT_R_X35Y117/EE2END1 INT_R_X35Y117/WR1BEG2 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X34Y117/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X32Y117/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X32Y117/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X32Y118/INT_L.NR1END2->>IMUX_L20 INT_L_X34Y117/INT_L.WR1END2->>IMUX_L12 INT_R_X33Y117/INT_R.EL1END1->>EE2BEG1 INT_R_X35Y117/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][3] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX14 CLBLL_L_X32Y117/CLBLL_L_B1 CLBLL_L_X32Y118/CLBLL_IMUX36 CLBLL_L_X32Y118/CLBLL_L_D2 CLBLM_R_X33Y118/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y118/CLBLM_L_CQ INT_L_X32Y117/IMUX_L14 INT_L_X32Y117/SR1END2 INT_L_X32Y118/BYP_ALT4 INT_L_X32Y118/BYP_BOUNCE4 INT_L_X32Y118/IMUX_L36 INT_L_X32Y118/SR1BEG2 INT_L_X32Y118/WL1END1 INT_R_X33Y118/LOGIC_OUTS2 INT_R_X33Y118/WL1BEG1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X33Y118/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X32Y117/INT_L.SR1END2->>IMUX_L14 INT_L_X32Y118/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y118/INT_L.BYP_BOUNCE4->>IMUX_L36 INT_L_X32Y118/INT_L.WL1END1->>BYP_ALT4 INT_L_X32Y118/INT_L.WL1END1->>SR1BEG2 INT_R_X33Y118/INT_R.LOGIC_OUTS2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[5] - 
wires: CLBLL_L_X32Y117/CLBLL_EE4A1 CLBLL_L_X32Y117/CLBLL_IMUX25 CLBLL_L_X32Y117/CLBLL_L_B5 CLBLM_L_X30Y117/CLBLM_IMUX34 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS5 CLBLM_L_X30Y117/CLBLM_L_C6 CLBLM_L_X30Y117/CLBLM_M_BQ CLBLM_L_X34Y117/CLBLM_EE4C1 CLBLM_L_X34Y117/CLBLM_WR1END2 CLBLM_R_X33Y117/CLBLM_EE4C1 CLBLM_R_X33Y117/CLBLM_WR1END2 CLK_FEED_X78Y122/CLK_FEED_EE4A1 INT_INTERFACE_R_X31Y117/INT_INTERFACE_EE4A1 INT_L_X30Y117/EE4BEG1 INT_L_X30Y117/IMUX_L34 INT_L_X30Y117/LOGIC_OUTS_L5 INT_L_X32Y117/EE4B1 INT_L_X32Y117/IMUX_L25 INT_L_X32Y117/WL1END0 INT_L_X34Y117/EE4END1 INT_L_X34Y117/WR1BEG2 INT_R_X31Y117/EE4A1 INT_R_X33Y117/EE4C1 INT_R_X33Y117/WL1BEG0 INT_R_X33Y117/WR1END2 VBRK_X79Y122/VBRK_EE4A1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X30Y117/INT_L.LOGIC_OUTS_L5->>EE4BEG1 INT_L_X30Y117/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X32Y117/INT_L.WL1END0->>IMUX_L25 INT_L_X34Y117/INT_L.EE4END1->>WR1BEG2 INT_R_X33Y117/INT_R.WR1END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[5] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX16 CLBLL_L_X32Y117/CLBLL_L_B3 CLBLL_L_X32Y118/CLBLL_IMUX23 CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y118/CLBLL_L_C3 CLBLL_L_X32Y118/CLBLL_L_DQ INT_L_X32Y116/SS2END3 INT_L_X32Y117/IMUX_L16 INT_L_X32Y117/SS2A3 INT_L_X32Y117/SS2END_N0_3 INT_L_X32Y118/IMUX_L23 INT_L_X32Y118/LOGIC_OUTS_L3 INT_L_X32Y118/SS2BEG3 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X32Y117/INT_L.SS2END_N0_3->>IMUX_L16 INT_L_X32Y118/INT_L.LOGIC_OUTS_L3->>IMUX_L23 INT_L_X32Y118/INT_L.LOGIC_OUTS_L3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_58 - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L1 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B1 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU2 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B1_3 CLBLL_L_X40Y118/CLBLL_NW2A2 CLBLL_L_X40Y122/CLBLL_SE4BEG1 CLBLM_R_X39Y118/CLBLM_IMUX28 CLBLM_R_X39Y118/CLBLM_M_C4 CLBLM_R_X39Y118/CLBLM_NW2A2 CLBLM_R_X39Y122/CLBLM_SE4BEG1 INT_L_X38Y122/SE2A1 INT_L_X38Y123/LOGIC_OUTS_L1 INT_L_X38Y123/SE2BEG1 INT_L_X40Y117/NW2BEG2 INT_L_X40Y117/SW2END1 INT_L_X40Y118/NW2A2 INT_L_X40Y118/SE6E1 INT_L_X40Y119/SE6D1 INT_L_X40Y120/SE6C1 INT_L_X40Y121/SE6B1 INT_L_X40Y122/SE6A1 INT_R_X39Y118/IMUX28 INT_R_X39Y118/NW2END2 INT_R_X39Y122/SE2END1 INT_R_X39Y122/SE6BEG1 INT_R_X41Y117/SW2A1 INT_R_X41Y118/SE6END1 INT_R_X41Y118/SW2BEG1 VBRK_X99Y123/VBRK_NW2A2 VBRK_X99Y127/VBRK_SE4BEG1 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU2->BRAM_LOGIC_OUTS_B1_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y123/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_L_X40Y117/INT_L.SW2END1->>NW2BEG2 INT_R_X39Y118/INT_R.NW2END2->>IMUX28 INT_R_X39Y122/INT_R.SE2END1->>SE6BEG1 INT_R_X41Y118/INT_R.SE6END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_26 - 
wires: BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_SW4A1 BRAM_L_X38Y115/BRAM_ER1BEG3_4 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU2 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B13_3 BRAM_L_X38Y120/BRAM_SW4A1_3 CLBLM_R_X37Y119/CLBLM_ER1BEG3 CLBLM_R_X37Y123/CLBLM_SW4A1 CLBLM_R_X39Y118/CLBLM_IMUX22 CLBLM_R_X39Y118/CLBLM_M_C3 INT_L_X36Y119/ER1BEG2 INT_L_X36Y119/SW6END1 INT_L_X38Y118/SE2A3 INT_L_X38Y119/ER1END3 INT_L_X38Y119/SE2BEG3 INT_L_X38Y120/ER1END_N3_3 INT_L_X38Y123/LOGIC_OUTS_L13 INT_L_X38Y123/SW6BEG1 INT_R_X37Y119/ER1BEG3 INT_R_X37Y119/ER1END2 INT_R_X37Y119/SW6E1 INT_R_X37Y120/SW6D1 INT_R_X37Y121/SW6C1 INT_R_X37Y122/SW6B1 INT_R_X37Y123/SW6A1 INT_R_X39Y118/IMUX22 INT_R_X39Y118/SE2END3 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU2->BRAM_LOGIC_OUTS_B13_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X36Y119/INT_L.SW6END1->>ER1BEG2 INT_L_X38Y119/INT_L.ER1END3->>SE2BEG3 INT_L_X38Y123/INT_L.LOGIC_OUTS_L13->>SW6BEG1 INT_R_X37Y119/INT_R.ER1END2->>ER1BEG3 INT_R_X39Y118/INT_R.SE2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[5] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L1 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B1 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU2 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B1_3 CLBLL_L_X40Y118/CLBLL_EE2A1 CLBLL_L_X40Y118/CLBLL_WR1END2 CLBLM_R_X39Y118/CLBLM_EE2A1 CLBLM_R_X39Y118/CLBLM_IMUX35 CLBLM_R_X39Y118/CLBLM_M_C6 CLBLM_R_X39Y118/CLBLM_WR1END2 INT_L_X38Y118/EE2BEG1 INT_L_X38Y118/LOGIC_OUTS_L1 INT_L_X40Y118/EE2END1 INT_L_X40Y118/WR1BEG2 INT_R_X39Y118/EE2A1 INT_R_X39Y118/IMUX35 INT_R_X39Y118/WR1END2 VBRK_X99Y123/VBRK_EE2A1 VBRK_X99Y123/VBRK_WR1END2 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU2->BRAM_LOGIC_OUTS_B1_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X38Y118/INT_L.LOGIC_OUTS_L1->>EE2BEG1 INT_L_X40Y118/INT_L.EE2END1->>WR1BEG2 INT_R_X39Y118/INT_R.WR1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[5] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU2 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B13_3 CLBLM_R_X39Y118/CLBLM_IMUX29 CLBLM_R_X39Y118/CLBLM_M_C2 INT_L_X38Y118/ER1BEG2 INT_L_X38Y118/LOGIC_OUTS_L13 INT_R_X39Y118/ER1END2 INT_R_X39Y118/IMUX29 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU2->BRAM_LOGIC_OUTS_B13_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X38Y118/INT_L.LOGIC_OUTS_L13->>ER1BEG2 INT_R_X39Y118/INT_R.ER1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][6]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][6]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][6]_i_4_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_LL_A CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS12 CLBLL_L_X32Y115/CLBLL_WW2A0 CLBLM_L_X30Y115/CLBLM_IMUX1 CLBLM_L_X30Y115/CLBLM_M_A3 CLK_FEED_X78Y120/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y115/INT_INTERFACE_WW2A0 INT_L_X30Y115/IMUX_L1 INT_L_X30Y115/WW2END0 INT_L_X32Y115/LOGIC_OUTS_L12 INT_L_X32Y115/WW2BEG0 INT_R_X31Y115/WW2A0 VBRK_X79Y120/VBRK_WW2A0 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X30Y115/INT_L.WW2END0->>IMUX_L1 INT_L_X32Y115/INT_L.LOGIC_OUTS_L12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][6]_i_5_n_0 - 
wires: CLBLL_R_X29Y112/CLBLL_ER1BEG0 CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y117/CLBLL_L_D CLBLM_L_X30Y112/CLBLM_ER1BEG0 CLBLM_L_X30Y115/CLBLM_IMUX8 CLBLM_L_X30Y115/CLBLM_M_A5 INT_L_X30Y112/ER1END0 INT_L_X30Y112/NR1BEG0 INT_L_X30Y113/NN2BEG0 INT_L_X30Y113/NR1END0 INT_L_X30Y114/NN2A0 INT_L_X30Y114/NN2END_S2_0 INT_L_X30Y115/IMUX_L8 INT_L_X30Y115/NN2END0 INT_R_X29Y111/ER1BEG_S0 INT_R_X29Y111/SS6END3 INT_R_X29Y112/ER1BEG0 INT_R_X29Y112/SS6E3 INT_R_X29Y112/SS6END_N0_3 INT_R_X29Y113/SS6D3 INT_R_X29Y114/SS6C3 INT_R_X29Y115/SS6B3 INT_R_X29Y116/SS6A3 INT_R_X29Y117/LOGIC_OUTS11 INT_R_X29Y117/SS6BEG3 VBRK_X73Y117/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X30Y112/INT_L.ER1END0->>NR1BEG0 INT_L_X30Y113/INT_L.NR1END0->>NN2BEG0 INT_L_X30Y115/INT_L.NN2END0->>IMUX_L8 INT_R_X29Y111/INT_R.SS6END3->>ER1BEG_S0 INT_R_X29Y117/INT_R.LOGIC_OUTS11->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][6]_i_6_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y117/CLBLL_L_C CLBLL_L_X32Y117/CLBLL_SW4A2 CLBLL_R_X29Y115/CLBLL_EL1BEG1 CLBLL_R_X29Y115/CLBLL_NW2A2 CLBLM_L_X30Y115/CLBLM_EL1BEG1 CLBLM_L_X30Y115/CLBLM_IMUX2 CLBLM_L_X30Y115/CLBLM_M_A2 CLBLM_L_X30Y115/CLBLM_NW2A2 CLK_FEED_X78Y122/CLK_FEED_SW4A2 INT_INTERFACE_R_X31Y117/INT_INTERFACE_SW4A2 INT_L_X30Y113/NL1BEG2 INT_L_X30Y113/SW6END2 INT_L_X30Y114/NL1END2 INT_L_X30Y114/NW2BEG2 INT_L_X30Y115/EL1END1 INT_L_X30Y115/IMUX_L2 INT_L_X30Y115/NW2A2 INT_L_X32Y117/LOGIC_OUTS_L10 INT_L_X32Y117/SW6BEG2 INT_R_X29Y115/EL1BEG1 INT_R_X29Y115/NW2END2 INT_R_X31Y113/SW6E2 INT_R_X31Y114/SW6D2 INT_R_X31Y115/SW6C2 INT_R_X31Y116/SW6B2 INT_R_X31Y117/SW6A2 VBRK_X73Y120/VBRK_EL1BEG1 VBRK_X73Y120/VBRK_NW2A2 VBRK_X79Y122/VBRK_SW4A2 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y113/INT_L.SW6END2->>NL1BEG2 INT_L_X30Y114/INT_L.NL1END2->>NW2BEG2 INT_L_X30Y115/INT_L.EL1END1->>IMUX_L2 INT_L_X32Y117/INT_L.LOGIC_OUTS_L10->>SW6BEG2 INT_R_X29Y115/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][6]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_WW4B3 BRAM_L_X38Y115/BRAM_WW4B3_0 CLBLL_L_X32Y112/CLBLL_WW2A2 CLBLM_L_X30Y115/CLBLM_IMUX4 CLBLM_L_X30Y115/CLBLM_M_A6 CLBLM_L_X34Y111/CLBLM_SW4END2 CLBLM_L_X36Y115/CLBLM_WW4END3 CLBLM_R_X33Y111/CLBLM_SW4END2 CLBLM_R_X37Y115/CLBLM_WW4B3 CLBLM_R_X39Y115/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y115/CLBLM_L_D CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW2A2_0 DSP_R_X35Y115/DSP_WW4END3_0 INT_INTERFACE_R_X31Y112/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X35Y115/INT_INTERFACE_WW4END3 INT_L_X30Y112/NL1BEG2 INT_L_X30Y112/WW2END2 INT_L_X30Y113/NL1END2 INT_L_X30Y113/NN2BEG2 INT_L_X30Y114/NN2A2 INT_L_X30Y115/IMUX_L4 INT_L_X30Y115/NN2END2 INT_L_X32Y112/NW2END3 INT_L_X32Y112/WW2BEG2 INT_L_X34Y111/SW6E2 INT_L_X34Y112/SW6D2 INT_L_X34Y113/SW6C2 INT_L_X34Y114/SW6B2 INT_L_X34Y115/SW6A2 INT_L_X36Y115/WW4C3 INT_L_X38Y115/WW4A3 INT_R_X31Y112/WW2A2 INT_R_X33Y111/NW2BEG3 INT_R_X33Y111/SW6END2 INT_R_X33Y112/NW2A3 INT_R_X35Y115/SW6BEG2 INT_R_X35Y115/WW4END3 INT_R_X37Y115/WW4B3 INT_R_X39Y115/LOGIC_OUTS11 INT_R_X39Y115/WW4BEG3 VBRK_X79Y117/VBRK_WW2A2 VBRK_X89Y120/VBRK_WW4END3 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y115/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X30Y112/INT_L.WW2END2->>NL1BEG2 INT_L_X30Y113/INT_L.NL1END2->>NN2BEG2 INT_L_X30Y115/INT_L.NN2END2->>IMUX_L4 INT_L_X32Y112/INT_L.NW2END3->>WW2BEG2 INT_R_X33Y111/INT_R.SW6END2->>NW2BEG3 INT_R_X35Y115/INT_R.WW4END3->>SW6BEG2 INT_R_X39Y115/INT_R.LOGIC_OUTS11->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][4] - 
wires: CLBLL_L_X32Y115/CLBLL_IMUX2 CLBLL_L_X32Y115/CLBLL_LL_A2 CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS19 CLBLL_L_X32Y116/CLBLL_L_DMUX CLBLM_R_X33Y117/CLBLM_IMUX34 CLBLM_R_X33Y117/CLBLM_L_C6 INT_L_X32Y115/IMUX_L2 INT_L_X32Y115/SL1END1 INT_L_X32Y116/LOGIC_OUTS_L19 INT_L_X32Y116/NE2BEG1 INT_L_X32Y116/SL1BEG1 INT_L_X32Y117/NE2A1 INT_R_X33Y117/IMUX34 INT_R_X33Y117/NE2END1 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X32Y115/INT_L.SL1END1->>IMUX_L2 INT_L_X32Y116/INT_L.LOGIC_OUTS_L19->>NE2BEG1 INT_L_X32Y116/INT_L.LOGIC_OUTS_L19->>SL1BEG1 INT_R_X33Y117/INT_R.NE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][6]_i_8_n_0 - 
wires: CLBLL_R_X27Y117/CLBLL_EE2BEG0 CLBLL_R_X29Y117/CLBLL_IMUX41 CLBLL_R_X29Y117/CLBLL_L_D1 CLBLM_L_X26Y117/CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y117/CLBLM_L_B CLBLM_L_X28Y117/CLBLM_EE2BEG0 INT_L_X26Y117/EL1BEG0 INT_L_X26Y117/LOGIC_OUTS_L9 INT_L_X28Y117/EE2A0 INT_R_X27Y116/EL1END_S3_0 INT_R_X27Y117/EE2BEG0 INT_R_X27Y117/EL1END0 INT_R_X29Y117/EE2END0 INT_R_X29Y117/IMUX41 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X26Y117/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X26Y117/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X27Y117/INT_R.EL1END0->>EE2BEG0 INT_R_X29Y117/INT_R.EE2END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][4] - 
wires: CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS18 CLBLL_L_X32Y119/CLBLL_L_CMUX CLBLL_L_X32Y119/CLBLL_NW4A0 CLBLL_L_X32Y120/CLBLL_IMUX33 CLBLL_L_X32Y120/CLBLL_L_C1 CLBLL_R_X29Y117/CLBLL_IMUX42 CLBLL_R_X29Y117/CLBLL_L_D6 CLBLL_R_X29Y124/CLBLL_NW2A0 CLBLM_L_X30Y124/CLBLM_NW2A0 CLK_FEED_X78Y124/CLK_FEED_NW4A0 INT_INTERFACE_R_X31Y119/INT_INTERFACE_NW4A0 INT_L_X30Y122/NW6END_S0_0 INT_L_X30Y123/NW2BEG0 INT_L_X30Y123/NW6END0 INT_L_X30Y124/NW2A0 INT_L_X32Y119/LOGIC_OUTS_L18 INT_L_X32Y119/NR1BEG0 INT_L_X32Y119/NW6BEG0 INT_L_X32Y120/IMUX_L33 INT_L_X32Y120/NR1END0 INT_R_X29Y117/IMUX42 INT_R_X29Y117/SR1BEG_S0 INT_R_X29Y117/SS6END3 INT_R_X29Y118/SS6E3 INT_R_X29Y118/SS6END_N0_3 INT_R_X29Y119/SS6D3 INT_R_X29Y120/SS6C3 INT_R_X29Y121/SS6B3 INT_R_X29Y122/SS6A3 INT_R_X29Y123/NW2END_S0_0 INT_R_X29Y123/SS6BEG3 INT_R_X29Y124/NW2END0 INT_R_X31Y119/NW6A0 INT_R_X31Y120/NW6B0 INT_R_X31Y121/NW6C0 INT_R_X31Y122/NW6D0 INT_R_X31Y123/NW6E0 VBRK_X73Y129/VBRK_NW2A0 VBRK_X79Y124/VBRK_NW4A0 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X30Y123/INT_L.NW6END0->>NW2BEG0 INT_L_X32Y119/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X32Y119/INT_L.LOGIC_OUTS_L18->>NW6BEG0 INT_L_X32Y120/INT_L.NR1END0->>IMUX_L33 INT_R_X29Y117/INT_R.SR1BEG_S0->>IMUX42 INT_R_X29Y117/INT_R.SS6END3->>SR1BEG_S0 INT_R_X29Y123/INT_R.NW2END_S0_0->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][4] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX30 CLBLL_L_X32Y117/CLBLL_L_C5 CLBLM_R_X33Y117/CLBLM_IMUX30 CLBLM_R_X33Y117/CLBLM_L_C5 CLBLM_R_X33Y118/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y118/CLBLM_L_DQ INT_L_X32Y117/IMUX_L30 INT_L_X32Y117/SW2END3 INT_L_X32Y118/SW2END_N0_3 INT_R_X33Y117/IMUX30 INT_R_X33Y117/SL1END3 INT_R_X33Y117/SW2A3 INT_R_X33Y118/LOGIC_OUTS3 INT_R_X33Y118/SL1BEG3 INT_R_X33Y118/SW2BEG3 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X33Y118/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X32Y117/INT_L.SW2END3->>IMUX_L30 INT_R_X33Y117/INT_R.SL1END3->>IMUX30 INT_R_X33Y118/INT_R.LOGIC_OUTS3->>SL1BEG3 INT_R_X33Y118/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[6] - 
wires: CLBLL_L_X32Y109/CLBLL_WW2A0 CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y115/CLBLL_L_AQ CLBLL_L_X32Y117/CLBLL_IMUX33 CLBLL_L_X32Y117/CLBLL_L_C1 CLBLL_R_X29Y109/CLBLL_WR1END2 CLBLL_R_X29Y117/CLBLL_EL1BEG1 CLBLM_L_X30Y109/CLBLM_WR1END2 CLBLM_L_X30Y117/CLBLM_EL1BEG1 CLBLM_L_X30Y117/CLBLM_IMUX33 CLBLM_L_X30Y117/CLBLM_L_C1 CLK_FEED_X78Y114/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y109/INT_INTERFACE_WW2A0 INT_L_X30Y109/WR1BEG2 INT_L_X30Y109/WW2END0 INT_L_X30Y117/EL1END1 INT_L_X30Y117/IMUX_L33 INT_L_X32Y109/SS6END0 INT_L_X32Y109/WW2BEG0 INT_L_X32Y110/SS6E0 INT_L_X32Y111/SS6D0 INT_L_X32Y112/SS6C0 INT_L_X32Y113/SS6B0 INT_L_X32Y114/SS6A0 INT_L_X32Y115/LOGIC_OUTS_L0 INT_L_X32Y115/NL1BEG2 INT_L_X32Y115/NL1BEG_N3 INT_L_X32Y115/SS6BEG0 INT_L_X32Y116/NL1BEG1 INT_L_X32Y116/NL1END2 INT_L_X32Y117/IMUX_L33 INT_L_X32Y117/NL1END1 INT_R_X29Y109/NN2BEG2 INT_R_X29Y109/WR1END2 INT_R_X29Y110/NN2A2 INT_R_X29Y111/NN2END2 INT_R_X29Y111/NN6BEG2 INT_R_X29Y112/NN6A2 INT_R_X29Y113/NN6B2 INT_R_X29Y114/NN6C2 INT_R_X29Y115/NN6D2 INT_R_X29Y116/NN6E2 INT_R_X29Y117/EL1BEG1 INT_R_X29Y117/NN6END2 INT_R_X31Y109/WW2A0 VBRK_X73Y114/VBRK_WR1END2 VBRK_X73Y122/VBRK_EL1BEG1 VBRK_X79Y114/VBRK_WW2A0 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X30Y109/INT_L.WW2END0->>WR1BEG2 INT_L_X30Y117/INT_L.EL1END1->>IMUX_L33 INT_L_X32Y109/INT_L.SS6END0->>WW2BEG0 INT_L_X32Y115/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X32Y115/INT_L.LOGIC_OUTS_L0->>SS6BEG0 INT_L_X32Y115/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X32Y116/INT_L.NL1END2->>NL1BEG1 INT_L_X32Y117/INT_L.NL1END1->>IMUX_L33 INT_R_X29Y109/INT_R.WR1END2->>NN2BEG2 INT_R_X29Y111/INT_R.NN2END2->>NN6BEG2 INT_R_X29Y117/INT_R.NN6END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[6] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX21 CLBLL_L_X32Y117/CLBLL_L_C4 CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS16 CLBLL_L_X32Y118/CLBLL_L_AMUX CLBLL_L_X32Y120/CLBLL_IMUX20 CLBLL_L_X32Y120/CLBLL_L_C2 INT_L_X32Y117/IMUX_L21 INT_L_X32Y117/SS2END2 INT_L_X32Y118/LOGIC_OUTS_L16 INT_L_X32Y118/NN2BEG2 INT_L_X32Y118/SS2A2 INT_L_X32Y119/NN2A2 INT_L_X32Y119/SR1END2 INT_L_X32Y119/SS2BEG2 INT_L_X32Y120/IMUX_L20 INT_L_X32Y120/NN2END2 INT_L_X32Y120/SR1BEG2 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X32Y117/INT_L.SS2END2->>IMUX_L21 INT_L_X32Y118/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X32Y119/INT_L.SR1END2->>SS2BEG2 INT_L_X32Y120/INT_L.NN2END2->>IMUX_L20 INT_L_X32Y120/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_57 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L3 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B3 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL3 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B3_0 CLBLL_L_X40Y115/CLBLL_SW2A3 CLBLL_L_X40Y116/CLBLL_SE4C3 CLBLM_R_X39Y115/CLBLM_IMUX46 CLBLM_R_X39Y115/CLBLM_L_D5 CLBLM_R_X39Y115/CLBLM_SW2A3 CLBLM_R_X39Y116/CLBLM_SE4C3 INT_L_X38Y120/LOGIC_OUTS_L3 INT_L_X38Y120/SE6BEG3 INT_L_X40Y115/SW2A3 INT_L_X40Y116/SE6END3 INT_L_X40Y116/SW2BEG3 INT_R_X39Y115/IMUX46 INT_R_X39Y115/SW2END3 INT_R_X39Y116/SE6E3 INT_R_X39Y116/SW2END_N0_3 INT_R_X39Y117/SE6D3 INT_R_X39Y118/SE6C3 INT_R_X39Y119/SE6B3 INT_R_X39Y120/SE6A3 VBRK_X99Y120/VBRK_SW2A3 VBRK_X99Y121/VBRK_SE4C3 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL3->BRAM_LOGIC_OUTS_B3_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X38Y120/INT_L.LOGIC_OUTS_L3->>SE6BEG3 INT_L_X40Y116/INT_L.SE6END3->>SW2BEG3 INT_R_X39Y115/INT_R.SW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_25 - 
wires: BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X38Y120/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL3 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B15_0 CLBLL_L_X40Y114/CLBLL_WL1END2 CLBLL_L_X40Y120/CLBLL_EE2A3 CLBLM_R_X39Y114/CLBLM_WL1END2 CLBLM_R_X39Y115/CLBLM_IMUX36 CLBLM_R_X39Y115/CLBLM_L_D2 CLBLM_R_X39Y120/CLBLM_EE2A3 INT_L_X38Y120/EE2BEG3 INT_L_X38Y120/LOGIC_OUTS_L15 INT_L_X40Y114/SS6END3 INT_L_X40Y114/WL1BEG2 INT_L_X40Y115/SS6E3 INT_L_X40Y115/SS6END_N0_3 INT_L_X40Y116/SS6D3 INT_L_X40Y117/SS6C3 INT_L_X40Y118/SS6B3 INT_L_X40Y119/SS6A3 INT_L_X40Y120/EE2END3 INT_L_X40Y120/SS6BEG3 INT_R_X39Y114/NL1BEG2 INT_R_X39Y114/WL1END2 INT_R_X39Y115/IMUX36 INT_R_X39Y115/NL1END2 INT_R_X39Y120/EE2A3 VBRK_X99Y119/VBRK_WL1END2 VBRK_X99Y125/VBRK_EE2A3 
pips: BRAM_INT_INTERFACE_L_X38Y120/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL3->BRAM_LOGIC_OUTS_B15_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X38Y120/INT_L.LOGIC_OUTS_L15->>EE2BEG3 INT_L_X40Y114/INT_L.SS6END3->>WL1BEG2 INT_L_X40Y120/INT_L.EE2END3->>SS6BEG3 INT_R_X39Y114/INT_R.WL1END2->>NL1BEG2 INT_R_X39Y115/INT_R.NL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L3 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B3 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL3 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B3_0 CLBLM_R_X39Y115/CLBLM_IMUX42 CLBLM_R_X39Y115/CLBLM_L_D6 INT_L_X38Y115/LOGIC_OUTS_L3 INT_L_X38Y115/NE2BEG3 INT_L_X38Y116/NE2A3 INT_R_X39Y115/FAN_ALT1 INT_R_X39Y115/FAN_BOUNCE1 INT_R_X39Y115/IMUX42 INT_R_X39Y115/SL1END3 INT_R_X39Y116/NE2END3 INT_R_X39Y116/SL1BEG3 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL3->BRAM_LOGIC_OUTS_B3_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X38Y115/INT_L.LOGIC_OUTS_L3->>NE2BEG3 INT_R_X39Y115/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y115/INT_R.FAN_BOUNCE1->>IMUX42 INT_R_X39Y115/INT_R.SL1END3->>FAN_ALT1 INT_R_X39Y116/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L15 BRAM_INT_INTERFACE_L_X38Y115/INT_INTERFACE_LOGIC_OUTS_L_B15 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL3 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B15_0 CLBLL_L_X40Y115/CLBLL_EE2A3 CLBLL_L_X40Y116/CLBLL_WR1END0 CLBLM_R_X39Y115/CLBLM_EE2A3 CLBLM_R_X39Y115/CLBLM_IMUX39 CLBLM_R_X39Y115/CLBLM_L_D3 CLBLM_R_X39Y116/CLBLM_WR1END0 INT_L_X38Y115/EE2BEG3 INT_L_X38Y115/LOGIC_OUTS_L15 INT_L_X40Y115/EE2END3 INT_L_X40Y115/WR1BEG_S0 INT_L_X40Y116/WR1BEG0 INT_R_X39Y115/EE2A3 INT_R_X39Y115/IMUX39 INT_R_X39Y115/WR1END_S1_0 INT_R_X39Y116/WR1END0 VBRK_X99Y120/VBRK_EE2A3 VBRK_X99Y121/VBRK_WR1END0 
pips: BRAM_INT_INTERFACE_L_X38Y115/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL3->BRAM_LOGIC_OUTS_B15_0 CLBLM_R_X39Y115/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X38Y115/INT_L.LOGIC_OUTS_L15->>EE2BEG3 INT_L_X40Y115/INT_L.EE2END3->>WR1BEG_S0 INT_R_X39Y115/INT_R.WR1END_S1_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][7]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][7]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_WW4B3 BRAM_L_X38Y115/BRAM_WW4B3_3 CLBLL_L_X32Y122/CLBLL_WW4B3 CLBLL_R_X29Y115/CLBLL_SE2A2 CLBLL_R_X29Y122/CLBLL_WW4END3 CLBLM_L_X30Y115/CLBLM_IMUX29 CLBLM_L_X30Y115/CLBLM_M_C2 CLBLM_L_X30Y115/CLBLM_SE2A2 CLBLM_L_X30Y122/CLBLM_WW4END3 CLBLM_L_X34Y122/CLBLM_NW4END3 CLBLM_L_X36Y118/CLBLM_WW4END3 CLBLM_R_X33Y122/CLBLM_NW4END3 CLBLM_R_X37Y118/CLBLM_WW4B3 CLBLM_R_X39Y118/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y118/CLBLM_M_D CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4B3_1 DSP_R_X35Y115/DSP_WW4END3_3 INT_INTERFACE_R_X31Y122/INT_INTERFACE_WW4B3 INT_INTERFACE_R_X35Y118/INT_INTERFACE_WW4END3 INT_L_X30Y115/IMUX_L29 INT_L_X30Y115/SE2END2 INT_L_X30Y122/WW4C3 INT_L_X32Y122/WW4A3 INT_L_X34Y118/NW6A3 INT_L_X34Y119/NW6B3 INT_L_X34Y120/NW6C3 INT_L_X34Y121/NW6D3 INT_L_X34Y122/NW6E3 INT_L_X36Y118/WW4C3 INT_L_X38Y118/WW4A3 INT_R_X29Y115/SE2A2 INT_R_X29Y116/SE2BEG2 INT_R_X29Y116/SS6END2 INT_R_X29Y117/SS6E2 INT_R_X29Y118/SS6D2 INT_R_X29Y119/SS6C2 INT_R_X29Y120/SS6B2 INT_R_X29Y121/SS6A2 INT_R_X29Y122/SS6BEG2 INT_R_X29Y122/WW4END3 INT_R_X31Y122/WW4B3 INT_R_X33Y122/NW6END3 INT_R_X33Y122/WW4BEG3 INT_R_X35Y118/NW6BEG3 INT_R_X35Y118/WW4END3 INT_R_X37Y118/WW4B3 INT_R_X39Y118/LOGIC_OUTS15 INT_R_X39Y118/WW4BEG3 VBRK_X73Y120/VBRK_SE2A2 VBRK_X73Y127/VBRK_WW4END3 VBRK_X79Y127/VBRK_WW4B3 VBRK_X89Y123/VBRK_WW4END3 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y118/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y115/INT_L.SE2END2->>IMUX_L29 INT_R_X29Y116/INT_R.SS6END2->>SE2BEG2 INT_R_X29Y122/INT_R.WW4END3->>SS6BEG2 INT_R_X33Y122/INT_R.NW6END3->>WW4BEG3 INT_R_X35Y118/INT_R.WW4END3->>NW6BEG3 INT_R_X39Y118/INT_R.LOGIC_OUTS15->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][7]_i_5_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_WW2A2 CLBLM_L_X30Y115/CLBLM_IMUX32 CLBLM_L_X30Y115/CLBLM_M_C1 CLBLM_R_X33Y115/CLBLM_LOGIC_OUTS10 CLBLM_R_X33Y115/CLBLM_L_C CLK_FEED_X78Y120/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y115/INT_INTERFACE_WW2A2 INT_L_X30Y114/SR1END3 INT_L_X30Y115/IMUX_L32 INT_L_X30Y115/SR1BEG3 INT_L_X30Y115/SR1END_N3_3 INT_L_X30Y115/WW2END2 INT_L_X32Y115/WR1END3 INT_L_X32Y115/WW2BEG2 INT_R_X31Y115/WW2A2 INT_R_X33Y115/LOGIC_OUTS10 INT_R_X33Y115/WR1BEG3 VBRK_X79Y120/VBRK_WW2A2 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y115/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y115/INT_L.SR1END_N3_3->>IMUX_L32 INT_L_X30Y115/INT_L.WW2END2->>SR1BEG3 INT_L_X32Y115/INT_L.WR1END3->>WW2BEG2 INT_R_X33Y115/INT_R.LOGIC_OUTS10->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][7]_i_6_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_LL_B CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS13 CLBLL_L_X32Y117/CLBLL_WW2A1 CLBLM_L_X30Y115/CLBLM_IMUX35 CLBLM_L_X30Y115/CLBLM_M_C6 CLK_FEED_X78Y122/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW2A1 INT_L_X30Y115/IMUX_L35 INT_L_X30Y115/SS2END1 INT_L_X30Y116/SS2A1 INT_L_X30Y117/SS2BEG1 INT_L_X30Y117/WW2END1 INT_L_X32Y117/LOGIC_OUTS_L13 INT_L_X32Y117/WW2BEG1 INT_R_X31Y117/WW2A1 VBRK_X79Y122/VBRK_WW2A1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X30Y115/INT_L.SS2END1->>IMUX_L35 INT_L_X30Y117/INT_L.WW2END1->>SS2BEG1 INT_L_X32Y117/INT_L.LOGIC_OUTS_L13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_56 - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L6 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B6 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_NW2A2 BRAM_L_X38Y115/BRAM_EE2BEG1_3 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU3 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B6_3 BRAM_L_X38Y120/BRAM_NW2A2_4 CLBLM_R_X37Y118/CLBLM_EE2BEG1 CLBLM_R_X37Y124/CLBLM_NW2A2 CLBLM_R_X39Y118/CLBLM_IMUX43 CLBLM_R_X39Y118/CLBLM_M_D6 INT_L_X38Y118/EE2A1 INT_L_X38Y123/LOGIC_OUTS_L6 INT_L_X38Y123/NW2BEG2 INT_L_X38Y124/NW2A2 INT_R_X37Y118/EE2BEG1 INT_R_X37Y118/SS6END1 INT_R_X37Y119/SS6E1 INT_R_X37Y120/SS6D1 INT_R_X37Y121/SS6C1 INT_R_X37Y122/SS6B1 INT_R_X37Y123/SS6A1 INT_R_X37Y124/NW2END2 INT_R_X37Y124/SS6BEG1 INT_R_X39Y118/EE2END1 INT_R_X39Y118/IMUX43 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU3->BRAM_LOGIC_OUTS_B6_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X38Y123/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X37Y118/INT_R.SS6END1->>EE2BEG1 INT_R_X37Y124/INT_R.NW2END2->>SS6BEG1 INT_R_X39Y118/INT_R.EE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_24 - 
wires: BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X38Y123/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU3 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B10_3 CLBLL_L_X40Y118/CLBLL_SW2A2 CLBLL_L_X40Y119/CLBLL_SE4C2 CLBLM_R_X39Y118/CLBLM_IMUX44 CLBLM_R_X39Y118/CLBLM_M_D4 CLBLM_R_X39Y118/CLBLM_SW2A2 CLBLM_R_X39Y119/CLBLM_SE4C2 INT_L_X38Y123/LOGIC_OUTS_L10 INT_L_X38Y123/SE6BEG2 INT_L_X40Y118/SW2A2 INT_L_X40Y119/SE6END2 INT_L_X40Y119/SW2BEG2 INT_R_X39Y118/IMUX44 INT_R_X39Y118/SW2END2 INT_R_X39Y119/SE6E2 INT_R_X39Y120/SE6D2 INT_R_X39Y121/SE6C2 INT_R_X39Y122/SE6B2 INT_R_X39Y123/SE6A2 VBRK_X99Y123/VBRK_SW2A2 VBRK_X99Y124/VBRK_SE4C2 
pips: BRAM_INT_INTERFACE_L_X38Y123/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU3->BRAM_LOGIC_OUTS_B10_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X38Y123/INT_L.LOGIC_OUTS_L10->>SE6BEG2 INT_L_X40Y119/INT_L.SE6END2->>SW2BEG2 INT_R_X39Y118/INT_R.SW2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L6 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B6 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU3 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B6_3 CLBLM_R_X39Y118/CLBLM_IMUX47 CLBLM_R_X39Y118/CLBLM_M_D5 INT_L_X38Y118/ER1BEG3 INT_L_X38Y118/LOGIC_OUTS_L6 INT_R_X39Y118/ER1END3 INT_R_X39Y118/IMUX47 INT_R_X39Y119/ER1END_N3_3 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU3->BRAM_LOGIC_OUTS_B6_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X38Y118/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_R_X39Y118/INT_R.ER1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L10 BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_LOGIC_OUTS_L_B10 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU3 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B10_3 CLBLL_L_X40Y118/CLBLL_EE2A2 CLBLL_L_X40Y118/CLBLL_WR1END3 CLBLM_R_X39Y118/CLBLM_EE2A2 CLBLM_R_X39Y118/CLBLM_IMUX38 CLBLM_R_X39Y118/CLBLM_M_D3 CLBLM_R_X39Y118/CLBLM_WR1END3 INT_L_X38Y118/EE2BEG2 INT_L_X38Y118/LOGIC_OUTS_L10 INT_L_X40Y118/EE2END2 INT_L_X40Y118/WR1BEG3 INT_R_X39Y118/EE2A2 INT_R_X39Y118/IMUX38 INT_R_X39Y118/WR1END3 VBRK_X99Y123/VBRK_EE2A2 VBRK_X99Y123/VBRK_WR1END3 
pips: BRAM_INT_INTERFACE_L_X38Y118/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU3->BRAM_LOGIC_OUTS_B10_3 CLBLM_R_X39Y118/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y118/INT_L.LOGIC_OUTS_L10->>EE2BEG2 INT_L_X40Y118/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y118/INT_R.WR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][addr][5] - 
wires: CLBLM_L_X34Y115/CLBLM_SW2A0 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y116/CLBLM_M_AQ CLBLM_L_X34Y117/CLBLM_WR1END1 CLBLM_R_X33Y115/CLBLM_IMUX33 CLBLM_R_X33Y115/CLBLM_L_C1 CLBLM_R_X33Y115/CLBLM_SW2A0 CLBLM_R_X33Y117/CLBLM_IMUX33 CLBLM_R_X33Y117/CLBLM_L_C1 CLBLM_R_X33Y117/CLBLM_WR1END1 INT_L_X34Y115/SW2A0 INT_L_X34Y116/LOGIC_OUTS_L4 INT_L_X34Y116/NR1BEG0 INT_L_X34Y116/SW2BEG0 INT_L_X34Y117/NR1END0 INT_L_X34Y117/WR1BEG1 INT_R_X33Y115/IMUX33 INT_R_X33Y115/SW2END0 INT_R_X33Y117/IMUX33 INT_R_X33Y117/WR1END1 
pips: CLBLM_L_X34Y116/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X34Y116/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X34Y116/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X34Y117/INT_L.NR1END0->>WR1BEG1 INT_R_X33Y115/INT_R.SW2END0->>IMUX33 INT_R_X33Y117/INT_R.WR1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg1][addr][5] - 
wires: CLBLM_L_X34Y115/CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y115/CLBLM_M_AQ CLBLM_L_X34Y115/CLBLM_WR1END1 CLBLM_L_X34Y119/CLBLM_IMUX17 CLBLM_L_X34Y119/CLBLM_M_B3 CLBLM_R_X33Y115/CLBLM_IMUX34 CLBLM_R_X33Y115/CLBLM_L_C6 CLBLM_R_X33Y115/CLBLM_WR1END1 INT_L_X34Y115/LOGIC_OUTS_L4 INT_L_X34Y115/NN2BEG0 INT_L_X34Y115/WR1BEG1 INT_L_X34Y116/NN2A0 INT_L_X34Y116/NN2END_S2_0 INT_L_X34Y117/NN2BEG0 INT_L_X34Y117/NN2END0 INT_L_X34Y118/NN2A0 INT_L_X34Y118/NN2END_S2_0 INT_L_X34Y119/IMUX_L17 INT_L_X34Y119/NN2END0 INT_R_X33Y115/IMUX34 INT_R_X33Y115/WR1END1 
pips: CLBLM_L_X34Y115/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y115/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X34Y115/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X34Y115/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X34Y117/INT_L.NN2END0->>NN2BEG0 INT_L_X34Y119/INT_L.NN2END0->>IMUX_L17 INT_R_X33Y115/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tb0.tr_reg[tbreg2][mask][5] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX17 CLBLL_L_X32Y117/CLBLL_LL_B3 CLBLM_L_X34Y118/CLBLM_NE4BEG2 CLBLM_L_X34Y124/CLBLM_WW4C1 CLBLM_L_X36Y124/CLBLM_NE2A1 CLBLM_L_X36Y124/CLBLM_WW4A1 CLBLM_R_X33Y117/CLBLM_IMUX21 CLBLM_R_X33Y117/CLBLM_L_C4 CLBLM_R_X33Y118/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y118/CLBLM_L_AMUX CLBLM_R_X33Y118/CLBLM_NE4BEG2 CLBLM_R_X33Y124/CLBLM_WW4C1 DSP_R_X35Y120/DSP_NE2A1_4 DSP_R_X35Y120/DSP_WW4A1_4 INT_INTERFACE_R_X35Y124/INT_INTERFACE_NE2A1 INT_INTERFACE_R_X35Y124/INT_INTERFACE_WW4A1 INT_L_X32Y117/IMUX_L17 INT_L_X32Y117/SL1END0 INT_L_X32Y118/SL1BEG0 INT_L_X32Y118/SS6END0 INT_L_X32Y119/SS6E0 INT_L_X32Y120/SS6D0 INT_L_X32Y121/SS6C0 INT_L_X32Y122/SS6B0 INT_L_X32Y123/SS6A0 INT_L_X32Y124/SS6BEG0 INT_L_X32Y124/WW4END1 INT_L_X34Y118/NE6A2 INT_L_X34Y119/NE6B2 INT_L_X34Y120/NE6C2 INT_L_X34Y121/NE6D2 INT_L_X34Y122/NE6E2 INT_L_X34Y124/WW4B1 INT_L_X36Y124/NE2END1 INT_L_X36Y124/WW4BEG1 INT_R_X33Y117/IMUX21 INT_R_X33Y117/SL1END2 INT_R_X33Y118/LOGIC_OUTS16 INT_R_X33Y118/NE6BEG2 INT_R_X33Y118/SL1BEG2 INT_R_X33Y124/WW4C1 INT_R_X35Y122/NE6END2 INT_R_X35Y122/NL1BEG1 INT_R_X35Y123/NE2BEG1 INT_R_X35Y123/NL1END1 INT_R_X35Y124/NE2A1 INT_R_X35Y124/WW4A1 VBRK_X89Y129/VBRK_NE2A1 VBRK_X89Y129/VBRK_WW4A1 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X33Y117/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X33Y118/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X32Y117/INT_L.SL1END0->>IMUX_L17 INT_L_X32Y118/INT_L.SS6END0->>SL1BEG0 INT_L_X32Y124/INT_L.WW4END1->>SS6BEG0 INT_L_X36Y124/INT_L.NE2END1->>WW4BEG1 INT_R_X33Y117/INT_R.SL1END2->>IMUX21 INT_R_X33Y118/INT_R.LOGIC_OUTS16->>NE6BEG2 INT_R_X33Y118/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X35Y122/INT_R.NE6END2->>NL1BEG1 INT_R_X35Y123/INT_R.NL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[7] - 
wires: CLBLL_L_X32Y117/CLBLL_EE4A2 CLBLL_L_X32Y117/CLBLL_IMUX18 CLBLL_L_X32Y117/CLBLL_LL_B2 CLBLM_L_X30Y117/CLBLM_IMUX21 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS6 CLBLM_L_X30Y117/CLBLM_L_C4 CLBLM_L_X30Y117/CLBLM_M_CQ CLBLM_L_X34Y117/CLBLM_EE4C2 CLBLM_L_X34Y117/CLBLM_WR1END3 CLBLM_R_X33Y117/CLBLM_EE4C2 CLBLM_R_X33Y117/CLBLM_WR1END3 CLK_FEED_X78Y122/CLK_FEED_EE4A2 INT_INTERFACE_R_X31Y117/INT_INTERFACE_EE4A2 INT_L_X30Y117/EE4BEG2 INT_L_X30Y117/IMUX_L21 INT_L_X30Y117/LOGIC_OUTS_L6 INT_L_X32Y117/EE4B2 INT_L_X32Y117/IMUX_L18 INT_L_X32Y117/SR1BEG_S0 INT_L_X32Y117/WR1END_S1_0 INT_L_X32Y118/WR1END0 INT_L_X34Y117/EE4END2 INT_L_X34Y117/WR1BEG3 INT_R_X31Y117/EE4A2 INT_R_X33Y117/EE4C2 INT_R_X33Y117/WR1BEG_S0 INT_R_X33Y117/WR1END3 INT_R_X33Y118/WR1BEG0 VBRK_X79Y122/VBRK_EE4A2 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X30Y117/INT_L.LOGIC_OUTS_L6->>EE4BEG2 INT_L_X30Y117/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X32Y117/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X32Y117/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X34Y117/INT_L.EE4END2->>WR1BEG3 INT_R_X33Y117/INT_R.WR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[7] - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX15 CLBLL_L_X32Y117/CLBLL_LL_B1 CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS17 CLBLL_L_X32Y118/CLBLL_L_BMUX CLBLM_L_X34Y118/CLBLM_EE4A3 CLBLM_L_X34Y119/CLBLM_IMUX18 CLBLM_L_X34Y119/CLBLM_M_B2 CLBLM_L_X36Y118/CLBLM_EE4C3 CLBLM_L_X36Y119/CLBLM_WR1END0 CLBLM_R_X33Y118/CLBLM_EE4A3 DSP_R_X35Y115/DSP_EE4C3_3 DSP_R_X35Y115/DSP_WR1END0_4 INT_INTERFACE_R_X35Y118/INT_INTERFACE_EE4C3 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WR1END0 INT_L_X32Y117/IMUX_L15 INT_L_X32Y117/SL1END3 INT_L_X32Y118/EE4BEG3 INT_L_X32Y118/LOGIC_OUTS_L17 INT_L_X32Y118/SL1BEG3 INT_L_X34Y118/EE4B3 INT_L_X34Y119/IMUX_L18 INT_L_X34Y119/WR1END1 INT_L_X36Y118/EE4END3 INT_L_X36Y118/WR1BEG_S0 INT_L_X36Y119/WR1BEG0 INT_R_X33Y118/EE4A3 INT_R_X35Y118/EE4C3 INT_R_X35Y118/WR1END_S1_0 INT_R_X35Y119/WR1BEG1 INT_R_X35Y119/WR1END0 VBRK_X89Y123/VBRK_EE4C3 VBRK_X89Y124/VBRK_WR1END0 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X34Y119/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X32Y117/INT_L.SL1END3->>IMUX_L15 INT_L_X32Y118/INT_L.LOGIC_OUTS_L17->>EE4BEG3 INT_L_X32Y118/INT_L.LOGIC_OUTS_L17->>SL1BEG3 INT_L_X34Y119/INT_L.WR1END1->>IMUX_L18 INT_L_X36Y118/INT_L.EE4END3->>WR1BEG_S0 INT_R_X35Y119/INT_R.WR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][8]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][8]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][8]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_SW2A2 BRAM_L_X38Y115/BRAM_SW2A2_1 CLBLL_L_X32Y116/CLBLL_WW4B3 CLBLL_R_X29Y116/CLBLL_WW4END3 CLBLM_L_X28Y117/CLBLM_IMUX8 CLBLM_L_X28Y117/CLBLM_M_A5 CLBLM_L_X30Y116/CLBLM_WW4END3 CLBLM_L_X34Y116/CLBLM_WW4END3 CLBLM_L_X36Y116/CLBLM_WW4B3 CLBLM_R_X33Y116/CLBLM_WW4END3 CLBLM_R_X37Y116/CLBLM_SW2A2 CLBLM_R_X39Y117/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y117/CLBLM_M_D CLK_FEED_X78Y121/CLK_FEED_WW4B3 DSP_R_X35Y115/DSP_WW4B3_1 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW4B3 INT_INTERFACE_R_X35Y116/INT_INTERFACE_WW4B3 INT_L_X28Y116/WR1END_S1_0 INT_L_X28Y117/IMUX_L8 INT_L_X28Y117/WR1END0 INT_L_X30Y116/WW4C3 INT_L_X32Y116/WW4A3 INT_L_X34Y116/WW4C3 INT_L_X36Y116/WW4A3 INT_L_X38Y116/SW2A2 INT_L_X38Y117/SW2BEG2 INT_L_X38Y117/WL1END2 INT_R_X29Y116/WR1BEG_S0 INT_R_X29Y116/WW4END3 INT_R_X29Y117/WR1BEG0 INT_R_X31Y116/WW4B3 INT_R_X33Y116/WW4BEG3 INT_R_X33Y116/WW4END3 INT_R_X35Y116/WW4B3 INT_R_X37Y116/SW2END2 INT_R_X37Y116/WW4BEG3 INT_R_X39Y117/LOGIC_OUTS15 INT_R_X39Y117/WL1BEG2 VBRK_X73Y121/VBRK_WW4END3 VBRK_X79Y121/VBRK_WW4B3 VBRK_X89Y121/VBRK_WW4B3 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y117/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X28Y117/INT_L.WR1END0->>IMUX_L8 INT_L_X38Y117/INT_L.WL1END2->>SW2BEG2 INT_R_X29Y116/INT_R.WW4END3->>WR1BEG_S0 INT_R_X33Y116/INT_R.WW4END3->>WW4BEG3 INT_R_X37Y116/INT_R.SW2END2->>WW4BEG3 INT_R_X39Y117/INT_R.LOGIC_OUTS15->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][8]_i_5_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_WL1END0 CLBLM_L_X28Y117/CLBLM_IMUX7 CLBLM_L_X28Y117/CLBLM_M_A1 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y118/CLBLM_L_B CLBLM_L_X30Y118/CLBLM_WL1END0 INT_L_X28Y117/IMUX_L7 INT_L_X28Y117/WL1END3 INT_L_X28Y118/WL1END_N1_3 INT_L_X30Y118/LOGIC_OUTS_L9 INT_L_X30Y118/WL1BEG0 INT_R_X29Y117/WL1BEG3 INT_R_X29Y118/WL1BEG_N3 INT_R_X29Y118/WL1END0 VBRK_X73Y123/VBRK_WL1END0 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y117/INT_L.WL1END3->>IMUX_L7 INT_L_X30Y118/INT_L.LOGIC_OUTS_L9->>WL1BEG0 INT_R_X29Y118/INT_R.WL1END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][8]_i_6_n_0 - 
wires: CLBLM_L_X28Y117/CLBLM_IMUX1 CLBLM_L_X28Y117/CLBLM_M_A3 CLBLM_L_X28Y119/CLBLM_LOGIC_OUTS8 CLBLM_L_X28Y119/CLBLM_L_A INT_L_X28Y117/IMUX_L1 INT_L_X28Y117/SS2END0 INT_L_X28Y118/SS2A0 INT_L_X28Y119/LOGIC_OUTS_L8 INT_L_X28Y119/SS2BEG0 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y119/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X28Y117/INT_L.SS2END0->>IMUX_L1 INT_L_X28Y119/INT_L.LOGIC_OUTS_L8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][8]_i_7_n_0 - 
wires: CLBLM_L_X28Y117/CLBLM_IMUX11 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS23 CLBLM_L_X28Y117/CLBLM_M_A4 CLBLM_L_X28Y117/CLBLM_M_D CLBLM_L_X28Y117/CLBLM_M_DMUX INT_L_X28Y117/IMUX_L11 INT_L_X28Y117/LOGIC_OUTS_L23 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X28Y117/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X28Y117/INT_L.LOGIC_OUTS_L23->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_55 - 
wires: BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L1 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B1 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOL4 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B1_1 CLBLM_R_X39Y117/CLBLM_IMUX47 CLBLM_R_X39Y117/CLBLM_M_D5 INT_L_X38Y117/SE2A3 INT_L_X38Y118/SE2BEG3 INT_L_X38Y118/SR1END3 INT_L_X38Y119/SL1END2 INT_L_X38Y119/SR1BEG3 INT_L_X38Y119/SR1END_N3_3 INT_L_X38Y120/SL1BEG2 INT_L_X38Y120/SR1END2 INT_L_X38Y121/LOGIC_OUTS_L1 INT_L_X38Y121/SR1BEG2 INT_R_X39Y117/IMUX47 INT_R_X39Y117/SE2END3 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOL4->BRAM_LOGIC_OUTS_B1_1 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X38Y118/INT_L.SR1END3->>SE2BEG3 INT_L_X38Y119/INT_L.SL1END2->>SR1BEG3 INT_L_X38Y120/INT_L.SR1END2->>SL1BEG2 INT_L_X38Y121/INT_L.LOGIC_OUTS_L1->>SR1BEG2 INT_R_X39Y117/INT_R.SE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_23 - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_EE4A1 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_INT_INTERFACE_L_X38Y121/INT_INTERFACE_SW4A1 BRAM_L_X38Y115/BRAM_EE4A1_2 BRAM_L_X38Y120/BRAM_FIFO36_DOADOL4 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B13_1 BRAM_L_X38Y120/BRAM_SW4A1_1 CLBLL_L_X40Y117/CLBLL_EE4C1 CLBLL_L_X40Y117/CLBLL_WR1END2 CLBLM_R_X37Y117/CLBLM_EE4A1 CLBLM_R_X37Y121/CLBLM_SW4A1 CLBLM_R_X39Y117/CLBLM_EE4C1 CLBLM_R_X39Y117/CLBLM_IMUX44 CLBLM_R_X39Y117/CLBLM_M_D4 CLBLM_R_X39Y117/CLBLM_WR1END2 INT_L_X36Y117/EE4BEG1 INT_L_X36Y117/SW6END1 INT_L_X38Y117/EE4B1 INT_L_X38Y121/LOGIC_OUTS_L13 INT_L_X38Y121/SW6BEG1 INT_L_X40Y117/EE4END1 INT_L_X40Y117/WR1BEG2 INT_R_X37Y117/EE4A1 INT_R_X37Y117/SW6E1 INT_R_X37Y118/SW6D1 INT_R_X37Y119/SW6C1 INT_R_X37Y120/SW6B1 INT_R_X37Y121/SW6A1 INT_R_X39Y117/EE4C1 INT_R_X39Y117/IMUX44 INT_R_X39Y117/WR1END2 VBRK_X99Y122/VBRK_EE4C1 VBRK_X99Y122/VBRK_WR1END2 
pips: BRAM_INT_INTERFACE_L_X38Y121/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOL4->BRAM_LOGIC_OUTS_B13_1 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X36Y117/INT_L.SW6END1->>EE4BEG1 INT_L_X38Y121/INT_L.LOGIC_OUTS_L13->>SW6BEG1 INT_L_X40Y117/INT_L.EE4END1->>WR1BEG2 INT_R_X39Y117/INT_R.WR1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[8] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L1 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B1 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOL4 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B1_1 CLBLM_R_X39Y117/CLBLM_IMUX45 CLBLM_R_X39Y117/CLBLM_M_D2 INT_L_X38Y116/ER1BEG2 INT_L_X38Y116/LOGIC_OUTS_L1 INT_R_X39Y116/ER1END2 INT_R_X39Y116/NR1BEG2 INT_R_X39Y117/IMUX45 INT_R_X39Y117/NR1END2 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOL4->BRAM_LOGIC_OUTS_B1_1 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X38Y116/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X39Y116/INT_R.ER1END2->>NR1BEG2 INT_R_X39Y117/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[8] - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L13 BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_LOGIC_OUTS_L_B13 BRAM_L_X38Y115/BRAM_FIFO36_DOADOL4 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B13_1 CLBLM_R_X39Y117/CLBLM_IMUX38 CLBLM_R_X39Y117/CLBLM_M_D3 INT_L_X38Y116/LOGIC_OUTS_L13 INT_L_X38Y116/NE2BEG1 INT_L_X38Y117/NE2A1 INT_R_X39Y117/BYP_ALT4 INT_R_X39Y117/BYP_BOUNCE4 INT_R_X39Y117/IMUX38 INT_R_X39Y117/NE2END1 
pips: BRAM_INT_INTERFACE_L_X38Y116/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B13->>INT_INTERFACE_LOGIC_OUTS_L13 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOL4->BRAM_LOGIC_OUTS_B13_1 CLBLM_R_X39Y117/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y116/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_R_X39Y117/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y117/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X39Y117/INT_R.NE2END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][6] - 
wires: CLBLL_L_X32Y122/CLBLL_NE4C2 CLBLL_L_X32Y122/CLBLL_NW4A2 CLBLM_L_X30Y117/CLBLM_IMUX25 CLBLM_L_X30Y117/CLBLM_L_B5 CLBLM_L_X30Y118/CLBLM_IMUX26 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y118/CLBLM_L_B4 CLBLM_L_X30Y118/CLBLM_L_CQ CLK_HROW_TOP_R_X78Y130/CLK_HROW_NE4C2_1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_NW4A2_1 HCLK_L_X75Y130/HCLK_SS6B1 HCLK_R_X76Y130/HCLK_NW6C2 INT_INTERFACE_R_X31Y122/INT_INTERFACE_NE4C2 INT_INTERFACE_R_X31Y122/INT_INTERFACE_NW4A2 INT_L_X30Y116/BYP_ALT3 INT_L_X30Y116/BYP_BOUNCE3 INT_L_X30Y116/SS2END2 INT_L_X30Y117/BYP_BOUNCE_N3_3 INT_L_X30Y117/IMUX_L25 INT_L_X30Y117/SS2A2 INT_L_X30Y118/IMUX_L26 INT_L_X30Y118/LOGIC_OUTS_L2 INT_L_X30Y118/NE6BEG2 INT_L_X30Y118/SS2BEG2 INT_L_X30Y118/SS2END1 INT_L_X30Y119/SS2A1 INT_L_X30Y120/SS2BEG1 INT_L_X30Y120/SS6END1 INT_L_X30Y121/SS6E1 INT_L_X30Y122/SS6D1 INT_L_X30Y123/SS6C1 INT_L_X30Y124/SS6B1 INT_L_X30Y125/SS6A1 INT_L_X30Y126/NW6END2 INT_L_X30Y126/SS6BEG1 INT_L_X32Y122/NE6END2 INT_L_X32Y122/NW6BEG2 INT_R_X31Y118/NE6A2 INT_R_X31Y119/NE6B2 INT_R_X31Y120/NE6C2 INT_R_X31Y121/NE6D2 INT_R_X31Y122/NE6E2 INT_R_X31Y122/NW6A2 INT_R_X31Y123/NW6B2 INT_R_X31Y124/NW6C2 INT_R_X31Y125/NW6D2 INT_R_X31Y126/NW6E2 VBRK_X79Y127/VBRK_NE4C2 VBRK_X79Y127/VBRK_NW4A2 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X30Y116/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X30Y116/INT_L.SS2END2->>BYP_ALT3 INT_L_X30Y117/INT_L.BYP_BOUNCE_N3_3->>IMUX_L25 INT_L_X30Y118/INT_L.LOGIC_OUTS_L2->>NE6BEG2 INT_L_X30Y118/INT_L.LOGIC_OUTS_L2->>SS2BEG2 INT_L_X30Y118/INT_L.SS2END1->>IMUX_L26 INT_L_X30Y120/INT_L.SS6END1->>SS2BEG1 INT_L_X30Y126/INT_L.NW6END2->>SS6BEG1 INT_L_X32Y122/INT_L.NE6END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[8] - 
wires: CLBLL_R_X25Y118/CLBLL_EE4BEG2 CLBLL_R_X25Y118/CLBLL_SW2A2 CLBLL_R_X27Y118/CLBLL_EE4B2 CLBLL_R_X27Y119/CLBLL_WW4C3 CLBLL_R_X29Y119/CLBLL_WW4A3 CLBLM_L_X26Y118/CLBLM_EE4BEG2 CLBLM_L_X26Y118/CLBLM_SW2A2 CLBLM_L_X28Y118/CLBLM_EE4B2 CLBLM_L_X28Y118/CLBLM_IMUX14 CLBLM_L_X28Y118/CLBLM_L_B1 CLBLM_L_X28Y119/CLBLM_WW4C3 CLBLM_L_X30Y118/CLBLM_IMUX25 CLBLM_L_X30Y118/CLBLM_L_B5 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS3 CLBLM_L_X30Y119/CLBLM_L_DQ CLBLM_L_X30Y119/CLBLM_WW4A3 INT_L_X26Y118/EE4A2 INT_L_X26Y118/SW2A2 INT_L_X26Y119/SW2BEG2 INT_L_X26Y119/WW4END3 INT_L_X28Y118/EE4C2 INT_L_X28Y118/IMUX_L14 INT_L_X28Y118/WR1END3 INT_L_X28Y119/WW4B3 INT_L_X30Y118/IMUX_L25 INT_L_X30Y118/SL1END3 INT_L_X30Y118/SR1BEG_S0 INT_L_X30Y119/LOGIC_OUTS_L3 INT_L_X30Y119/SL1BEG3 INT_L_X30Y119/WW4BEG3 INT_R_X25Y118/EE4BEG2 INT_R_X25Y118/SW2END2 INT_R_X27Y118/EE4B2 INT_R_X27Y119/WW4C3 INT_R_X29Y118/EE4END2 INT_R_X29Y118/WR1BEG3 INT_R_X29Y119/WW4A3 VBRK_X73Y124/VBRK_WW4A3 
pips: CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y119/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X26Y119/INT_L.WW4END3->>SW2BEG2 INT_L_X28Y118/INT_L.WR1END3->>IMUX_L14 INT_L_X30Y118/INT_L.SL1END3->>SR1BEG_S0 INT_L_X30Y118/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X30Y119/INT_L.LOGIC_OUTS_L3->>SL1BEG3 INT_L_X30Y119/INT_L.LOGIC_OUTS_L3->>WW4BEG3 INT_R_X25Y118/INT_R.SW2END2->>EE4BEG2 INT_R_X29Y118/INT_R.EE4END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[8] - 
wires: CLBLL_R_X27Y118/CLBLL_WW2END3 CLBLL_R_X27Y125/CLBLL_EE2BEG0 CLBLL_R_X27Y126/CLBLL_EE2BEG0 CLBLL_R_X29Y118/CLBLL_ER1BEG2 CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y118/CLBLL_L_DQ CLBLL_R_X29Y125/CLBLL_SE2A0 CLBLM_L_X28Y118/CLBLM_WW2END3 CLBLM_L_X28Y125/CLBLM_EE2BEG0 CLBLM_L_X28Y126/CLBLM_EE2BEG0 CLBLM_L_X30Y118/CLBLM_ER1BEG2 CLBLM_L_X30Y118/CLBLM_IMUX14 CLBLM_L_X30Y118/CLBLM_L_B1 CLBLM_L_X30Y120/CLBLM_IMUX25 CLBLM_L_X30Y120/CLBLM_L_B5 CLBLM_L_X30Y125/CLBLM_SE2A0 HCLK_L_X75Y130/HCLK_SS6A0 HCLK_R_X67Y130/HCLK_NN6E0 HCLK_R_X67Y130/HCLK_NN6END_S1_0 HCLK_R_X71Y130/HCLK_SS6A0 INT_L_X28Y118/WW2A3 INT_L_X28Y125/EE2A0 INT_L_X28Y126/EE2A0 INT_L_X30Y118/ER1END2 INT_L_X30Y118/IMUX_L14 INT_L_X30Y119/NR1BEG0 INT_L_X30Y119/SS6END0 INT_L_X30Y120/IMUX_L25 INT_L_X30Y120/NR1END0 INT_L_X30Y120/SS6E0 INT_L_X30Y121/SS6D0 INT_L_X30Y122/SS6C0 INT_L_X30Y123/SS6B0 INT_L_X30Y124/SS6A0 INT_L_X30Y125/SE2END0 INT_L_X30Y125/SS6BEG0 INT_R_X27Y118/WW2END3 INT_R_X27Y119/NN6BEG0 INT_R_X27Y119/WW2END_N0_3 INT_R_X27Y120/NN6A0 INT_R_X27Y121/NN6B0 INT_R_X27Y122/NN6C0 INT_R_X27Y123/NN6D0 INT_R_X27Y124/NN6E0 INT_R_X27Y124/NN6END_S1_0 INT_R_X27Y125/EE2BEG0 INT_R_X27Y125/NN6END0 INT_R_X27Y125/NR1BEG0 INT_R_X27Y126/EE2BEG0 INT_R_X27Y126/NR1END0 INT_R_X29Y118/ER1BEG2 INT_R_X29Y118/LOGIC_OUTS3 INT_R_X29Y118/SR1END1 INT_R_X29Y118/WW2BEG3 INT_R_X29Y119/SR1BEG1 INT_R_X29Y119/SS6END0 INT_R_X29Y120/SS6E0 INT_R_X29Y121/SS6D0 INT_R_X29Y122/SS6C0 INT_R_X29Y123/SS6B0 INT_R_X29Y124/SS6A0 INT_R_X29Y125/EE2END0 INT_R_X29Y125/SE2A0 INT_R_X29Y125/SS6BEG0 INT_R_X29Y126/EE2END0 INT_R_X29Y126/SE2BEG0 VBRK_X73Y123/VBRK_ER1BEG2 VBRK_X73Y131/VBRK_SE2A0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X30Y118/INT_L.ER1END2->>IMUX_L14 INT_L_X30Y119/INT_L.SS6END0->>NR1BEG0 INT_L_X30Y120/INT_L.NR1END0->>IMUX_L25 INT_L_X30Y125/INT_L.SE2END0->>SS6BEG0 INT_R_X27Y119/INT_R.WW2END_N0_3->>NN6BEG0 INT_R_X27Y125/INT_R.NN6END0->>EE2BEG0 INT_R_X27Y125/INT_R.NN6END0->>NR1BEG0 INT_R_X27Y126/INT_R.NR1END0->>EE2BEG0 INT_R_X29Y118/INT_R.LOGIC_OUTS3->>WW2BEG3 INT_R_X29Y118/INT_R.SR1END1->>ER1BEG2 INT_R_X29Y119/INT_R.SS6END0->>SR1BEG1 INT_R_X29Y125/INT_R.EE2END0->>SS6BEG0 INT_R_X29Y126/INT_R.EE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][8]_i_8_n_0 - 
wires: CLBLM_L_X28Y117/CLBLM_IMUX44 CLBLM_L_X28Y117/CLBLM_M_D4 CLBLM_L_X28Y118/CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y118/CLBLM_M_A INT_L_X28Y117/IMUX_L44 INT_L_X28Y117/SR1END1 INT_L_X28Y118/LOGIC_OUTS_L12 INT_L_X28Y118/SR1BEG1 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y118/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X28Y117/INT_L.SR1END1->>IMUX_L44 INT_L_X28Y118/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][6] - 
wires: CLBLL_R_X29Y118/CLBLL_WW2A2 CLBLM_L_X28Y117/CLBLM_IMUX47 CLBLM_L_X28Y117/CLBLM_M_D5 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS20 CLBLM_L_X30Y118/CLBLM_M_AMUX CLBLM_L_X30Y118/CLBLM_WW2A2 CLBLM_L_X30Y120/CLBLM_IMUX19 CLBLM_L_X30Y120/CLBLM_L_B2 INT_L_X28Y117/IMUX_L47 INT_L_X28Y117/SR1END3 INT_L_X28Y118/SR1BEG3 INT_L_X28Y118/SR1END_N3_3 INT_L_X28Y118/WW2END2 INT_L_X30Y118/LOGIC_OUTS_L20 INT_L_X30Y118/NN2BEG2 INT_L_X30Y118/WW2BEG2 INT_L_X30Y119/NN2A2 INT_L_X30Y120/FAN_ALT5 INT_L_X30Y120/FAN_BOUNCE5 INT_L_X30Y120/IMUX_L19 INT_L_X30Y120/NN2END2 INT_R_X29Y118/WW2A2 VBRK_X73Y123/VBRK_WW2A2 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X30Y118/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X28Y117/INT_L.SR1END3->>IMUX_L47 INT_L_X28Y118/INT_L.WW2END2->>SR1BEG3 INT_L_X30Y118/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X30Y118/INT_L.LOGIC_OUTS_L20->>WW2BEG2 INT_L_X30Y120/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y120/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X30Y120/INT_L.NN2END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][8]_i_9_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_WW4B2 CLBLL_R_X29Y116/CLBLL_WW4END2 CLBLM_L_X28Y117/CLBLM_IMUX43 CLBLM_L_X28Y117/CLBLM_M_D6 CLBLM_L_X30Y116/CLBLM_WW4END2 CLBLM_R_X33Y116/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y116/CLBLM_L_A CLBLM_R_X33Y116/CLBLM_L_AMUX CLK_FEED_X78Y121/CLK_FEED_WW4B2 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW4B2 INT_L_X28Y117/IMUX_L43 INT_L_X28Y117/NW2END2 INT_L_X30Y116/WW4C2 INT_L_X32Y116/WW4A2 INT_R_X29Y116/NW2BEG2 INT_R_X29Y116/WW4END2 INT_R_X29Y117/NW2A2 INT_R_X31Y116/WW4B2 INT_R_X33Y116/LOGIC_OUTS16 INT_R_X33Y116/WW4BEG2 VBRK_X73Y121/VBRK_WW4END2 VBRK_X79Y121/VBRK_WW4B2 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X33Y116/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X33Y116/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y117/INT_L.NW2END2->>IMUX_L43 INT_R_X29Y116/INT_R.WW4END2->>NW2BEG2 INT_R_X33Y116/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_6_in[8] - 
wires: CLBLL_L_X32Y115/CLBLL_EE4B3 CLBLL_R_X27Y113/CLBLL_WW2END2 CLBLL_R_X27Y115/CLBLL_EE2BEG3 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y114/CLBLL_L_BQ CLBLL_R_X29Y115/CLBLL_EE4BEG3 CLBLL_R_X29Y116/CLBLL_ER1BEG0 CLBLM_L_X28Y113/CLBLM_WW2END2 CLBLM_L_X28Y115/CLBLM_EE2BEG3 CLBLM_L_X30Y115/CLBLM_EE4BEG3 CLBLM_L_X30Y116/CLBLM_ER1BEG0 CLBLM_L_X30Y116/CLBLM_IMUX1 CLBLM_L_X30Y116/CLBLM_IMUX32 CLBLM_L_X30Y116/CLBLM_M_A3 CLBLM_L_X30Y116/CLBLM_M_C1 CLBLM_R_X33Y116/CLBLM_IMUX6 CLBLM_R_X33Y116/CLBLM_L_A1 CLK_FEED_X78Y120/CLK_FEED_EE4B3 INT_INTERFACE_R_X31Y115/INT_INTERFACE_EE4B3 INT_L_X28Y113/WW2A2 INT_L_X28Y115/EE2A3 INT_L_X30Y115/EE4A3 INT_L_X30Y116/ER1END0 INT_L_X30Y116/IMUX_L1 INT_L_X30Y116/IMUX_L32 INT_L_X32Y115/EE4C3 INT_R_X27Y113/NN2BEG3 INT_R_X27Y113/WW2END2 INT_R_X27Y114/NN2A3 INT_R_X27Y115/EE2BEG3 INT_R_X27Y115/NN2END3 INT_R_X29Y113/SR1END2 INT_R_X29Y113/WW2BEG2 INT_R_X29Y114/LOGIC_OUTS1 INT_R_X29Y114/SR1BEG2 INT_R_X29Y115/EE2END3 INT_R_X29Y115/EE4BEG3 INT_R_X29Y115/ER1BEG_S0 INT_R_X29Y116/ER1BEG0 INT_R_X31Y115/EE4B3 INT_R_X33Y115/EE4END3 INT_R_X33Y115/NR1BEG3 INT_R_X33Y116/IMUX6 INT_R_X33Y116/NR1END3 VBRK_X73Y120/VBRK_EE4BEG3 VBRK_X73Y121/VBRK_ER1BEG0 VBRK_X79Y120/VBRK_EE4B3 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X30Y116/INT_L.ER1END0->>IMUX_L1 INT_L_X30Y116/INT_L.ER1END0->>IMUX_L32 INT_R_X27Y113/INT_R.WW2END2->>NN2BEG3 INT_R_X27Y115/INT_R.NN2END3->>EE2BEG3 INT_R_X29Y113/INT_R.SR1END2->>WW2BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X29Y115/INT_R.EE2END3->>EE4BEG3 INT_R_X29Y115/INT_R.EE2END3->>ER1BEG_S0 INT_R_X33Y115/INT_R.EE4END3->>NR1BEG3 INT_R_X33Y116/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/tb0.tr_reg[tbreg2][addr][6] - 
wires: CLBLL_L_X32Y116/CLBLL_WW4C1 CLBLM_L_X30Y117/CLBLM_IMUX19 CLBLM_L_X30Y117/CLBLM_L_B2 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS5 CLBLM_L_X34Y116/CLBLM_M_BQ CLBLM_L_X34Y116/CLBLM_WL1END0 CLBLM_L_X34Y116/CLBLM_WW4A1 CLBLM_R_X33Y116/CLBLM_IMUX10 CLBLM_R_X33Y116/CLBLM_L_A4 CLBLM_R_X33Y116/CLBLM_WL1END0 CLBLM_R_X33Y116/CLBLM_WW4A1 CLK_FEED_X78Y121/CLK_FEED_WW4C1 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW4C1 INT_L_X30Y116/BYP_ALT7 INT_L_X30Y116/BYP_BOUNCE7 INT_L_X30Y116/GFAN1 INT_L_X30Y116/WW4END1 INT_L_X30Y117/BYP_BOUNCE_N3_7 INT_L_X30Y117/IMUX_L19 INT_L_X32Y116/WW4B1 INT_L_X34Y116/LOGIC_OUTS_L5 INT_L_X34Y116/WL1BEG0 INT_L_X34Y116/WW4BEG1 INT_R_X31Y116/WW4C1 INT_R_X33Y116/IMUX10 INT_R_X33Y116/WL1END0 INT_R_X33Y116/WW4A1 VBRK_X79Y121/VBRK_WW4C1 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X34Y116/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y116/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y116/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X30Y116/INT_L.GFAN1->>BYP_ALT7 INT_L_X30Y116/INT_L.WW4END1->>GFAN1 INT_L_X30Y117/INT_L.BYP_BOUNCE_N3_7->>IMUX_L19 INT_L_X34Y116/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X34Y116/INT_L.LOGIC_OUTS_L5->>WW4BEG1 INT_R_X33Y116/INT_R.WL1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][9]_i_2_n_0 - 
wires: CLBLM_L_X30Y114/CLBLM_IMUX45 CLBLM_L_X30Y114/CLBLM_M_D2 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y117/CLBLM_M_D INT_L_X30Y111/NR1BEG3 INT_L_X30Y111/SS6END3 INT_L_X30Y112/NN2BEG3 INT_L_X30Y112/NR1END3 INT_L_X30Y112/SS6E3 INT_L_X30Y112/SS6END_N0_3 INT_L_X30Y113/NN2A3 INT_L_X30Y113/SS6D3 INT_L_X30Y114/IMUX_L45 INT_L_X30Y114/NN2END3 INT_L_X30Y114/SS6C3 INT_L_X30Y115/SS6B3 INT_L_X30Y116/SS6A3 INT_L_X30Y117/LOGIC_OUTS_L15 INT_L_X30Y117/SS6BEG3 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y111/INT_L.SS6END3->>NR1BEG3 INT_L_X30Y112/INT_L.NR1END3->>NN2BEG3 INT_L_X30Y114/INT_L.NN2END3->>IMUX_L45 INT_L_X30Y117/INT_L.LOGIC_OUTS_L15->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][9]_i_3_n_0 - 
wires: CLBLL_R_X25Y114/CLBLL_EE4BEG3 CLBLL_R_X25Y114/CLBLL_LL_D CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y114/CLBLL_EE4B3 CLBLL_R_X29Y114/CLBLL_EL1BEG2 CLBLM_L_X26Y114/CLBLM_EE4BEG3 CLBLM_L_X28Y114/CLBLM_EE4B3 CLBLM_L_X30Y114/CLBLM_EL1BEG2 CLBLM_L_X30Y114/CLBLM_IMUX44 CLBLM_L_X30Y114/CLBLM_M_D4 INT_L_X26Y114/EE4A3 INT_L_X28Y114/EE4C3 INT_L_X30Y114/EL1END2 INT_L_X30Y114/IMUX_L44 INT_R_X25Y114/EE4BEG3 INT_R_X25Y114/LOGIC_OUTS15 INT_R_X27Y114/EE4B3 INT_R_X29Y114/EE4END3 INT_R_X29Y114/EL1BEG2 VBRK_X73Y119/VBRK_EL1BEG2 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X30Y114/INT_L.EL1END2->>IMUX_L44 INT_R_X25Y114/INT_R.LOGIC_OUTS15->>EE4BEG3 INT_R_X29Y114/INT_R.EE4END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][9]_i_4_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_WW4C0 CLBLM_L_X30Y114/CLBLM_IMUX38 CLBLM_L_X30Y114/CLBLM_M_D3 CLBLM_L_X34Y117/CLBLM_WW4A0 CLBLM_L_X36Y116/CLBLM_WW2A3 CLBLM_R_X33Y117/CLBLM_WW4A0 CLBLM_R_X37Y117/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y117/CLBLM_L_A CLK_FEED_X78Y122/CLK_FEED_WW4C0 DSP_R_X35Y115/DSP_WW2A3_1 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW4C0 INT_INTERFACE_R_X35Y116/INT_INTERFACE_WW2A3 INT_L_X30Y114/IMUX_L38 INT_L_X30Y114/SS2END3 INT_L_X30Y115/SS2A3 INT_L_X30Y115/SS2END_N0_3 INT_L_X30Y116/SS2BEG3 INT_L_X30Y116/WW4END_S0_0 INT_L_X30Y117/WW4END0 INT_L_X32Y117/WW4B0 INT_L_X34Y116/WW2END3 INT_L_X34Y117/WW2END_N0_3 INT_L_X34Y117/WW4BEG0 INT_L_X36Y116/WL1END3 INT_L_X36Y116/WW2BEG3 INT_L_X36Y117/WL1END_N1_3 INT_R_X31Y117/WW4C0 INT_R_X33Y117/WW4A0 INT_R_X35Y116/WW2A3 INT_R_X37Y116/WL1BEG3 INT_R_X37Y117/LOGIC_OUTS8 INT_R_X37Y117/WL1BEG_N3 VBRK_X79Y122/VBRK_WW4C0 VBRK_X89Y121/VBRK_WW2A3 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y117/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y114/INT_L.SS2END3->>IMUX_L38 INT_L_X30Y116/INT_L.WW4END_S0_0->>SS2BEG3 INT_L_X34Y117/INT_L.WW2END_N0_3->>WW4BEG0 INT_L_X36Y116/INT_L.WL1END3->>WW2BEG3 INT_R_X37Y117/INT_R.LOGIC_OUTS8->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][9]_i_5_n_0 - 
wires: CLBLL_R_X23Y112/CLBLL_EE4A1 CLBLL_R_X25Y112/CLBLL_EE4C1 CLBLL_R_X27Y112/CLBLL_EE4A1 CLBLL_R_X29Y112/CLBLL_EE4C1 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y112/CLBLM_L_B CLBLM_L_X24Y112/CLBLM_EE4A1 CLBLM_L_X26Y112/CLBLM_EE4C1 CLBLM_L_X28Y112/CLBLM_EE4A1 CLBLM_L_X30Y112/CLBLM_EE4C1 CLBLM_L_X30Y114/CLBLM_IMUX47 CLBLM_L_X30Y114/CLBLM_M_D5 INT_L_X22Y112/EE4BEG1 INT_L_X22Y112/LOGIC_OUTS_L9 INT_L_X24Y112/EE4B1 INT_L_X26Y112/EE4BEG1 INT_L_X26Y112/EE4END1 INT_L_X28Y112/EE4B1 INT_L_X30Y112/EE4END1 INT_L_X30Y112/NR1BEG1 INT_L_X30Y113/NR1BEG1 INT_L_X30Y113/NR1END1 INT_L_X30Y114/GFAN1 INT_L_X30Y114/IMUX_L47 INT_L_X30Y114/NR1END1 INT_R_X23Y112/EE4A1 INT_R_X25Y112/EE4C1 INT_R_X27Y112/EE4A1 INT_R_X29Y112/EE4C1 VBRK_X60Y117/VBRK_EE4A1 VBRK_X73Y117/VBRK_EE4C1 
pips: CLBLM_L_X22Y112/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y112/INT_L.LOGIC_OUTS_L9->>EE4BEG1 INT_L_X26Y112/INT_L.EE4END1->>EE4BEG1 INT_L_X30Y112/INT_L.EE4END1->>NR1BEG1 INT_L_X30Y113/INT_L.NR1END1->>NR1BEG1 INT_L_X30Y114/INT_L.GFAN1->>IMUX_L47 INT_L_X30Y114/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][9]_i_10_n_0 - 
wires: CLBLM_R_X37Y117/CLBLM_IMUX10 CLBLM_R_X37Y117/CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y117/CLBLM_L_A4 CLBLM_R_X37Y117/CLBLM_L_B INT_R_X37Y117/IMUX10 INT_R_X37Y117/LOGIC_OUTS9 
pips: CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X37Y117/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X37Y117/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in[9] - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L4 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B4 BRAM_L_X38Y115/BRAM_FIFO36_DOBDOU4 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B4_4 BRAM_L_X38Y115/BRAM_SW2A1_2 CLBLM_R_X37Y117/CLBLM_IMUX19 CLBLM_R_X37Y117/CLBLM_L_B2 CLBLM_R_X37Y117/CLBLM_SW2A1 INT_L_X38Y117/SW2A1 INT_L_X38Y118/SR1END1 INT_L_X38Y118/SW2BEG1 INT_L_X38Y119/LOGIC_OUTS_L4 INT_L_X38Y119/SR1BEG1 INT_R_X37Y117/IMUX19 INT_R_X37Y117/SW2END1 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOBDOU4->BRAM_LOGIC_OUTS_B4_4 CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X38Y118/INT_L.SR1END1->>SW2BEG1 INT_L_X38Y119/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_R_X37Y117/INT_R.SW2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_2_in[9] - 
wires: BRAM_INT_INTERFACE_L_X38Y118/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_L_X38Y115/BRAM_FIFO36_DOADOU4 BRAM_L_X38Y115/BRAM_LOGIC_OUTS_B8_4 BRAM_L_X38Y115/BRAM_SW2A0_3 CLBLM_R_X37Y117/CLBLM_IMUX13 CLBLM_R_X37Y117/CLBLM_L_B6 CLBLM_R_X37Y118/CLBLM_SW2A0 INT_L_X38Y118/SW2A0 INT_L_X38Y119/LOGIC_OUTS_L8 INT_L_X38Y119/SW2BEG0 INT_R_X37Y117/FAN_BOUNCE_S3_4 INT_R_X37Y117/IMUX13 INT_R_X37Y118/FAN_ALT4 INT_R_X37Y118/FAN_BOUNCE4 INT_R_X37Y118/SW2END0 
pips: BRAM_INT_INTERFACE_L_X38Y119/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X38Y115/BRAM_L.BRAM_FIFO36_DOADOU4->BRAM_LOGIC_OUTS_B8_4 CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X38Y119/INT_L.LOGIC_OUTS_L8->>SW2BEG0 INT_R_X37Y117/INT_R.FAN_BOUNCE_S3_4->>IMUX13 INT_R_X37Y118/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X37Y118/INT_R.SW2END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][9]_i_11_n_0 - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX5 CLBLL_R_X23Y113/CLBLL_L_A6 CLBLL_R_X23Y114/CLBLL_WW4END2 CLBLL_R_X25Y114/CLBLL_WW4B2 CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y114/CLBLL_L_C CLBLM_L_X24Y114/CLBLM_WW4END2 CLBLM_L_X26Y114/CLBLM_WW4B2 INT_L_X24Y114/WW4C2 INT_L_X26Y114/WW4A2 INT_R_X23Y113/IMUX5 INT_R_X23Y113/SR1END2 INT_R_X23Y114/SR1BEG2 INT_R_X23Y114/WW4END2 INT_R_X25Y114/WW4B2 INT_R_X27Y114/LOGIC_OUTS10 INT_R_X27Y114/WW4BEG2 VBRK_X60Y119/VBRK_WW4END2 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y114/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X23Y113/INT_R.SR1END2->>IMUX5 INT_R_X23Y114/INT_R.WW4END2->>SR1BEG2 INT_R_X27Y114/INT_R.LOGIC_OUTS10->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][9]_i_6_n_0 - 
wires: CLBLM_L_X30Y117/CLBLM_IMUX44 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y117/CLBLM_M_C CLBLM_L_X30Y117/CLBLM_M_D4 INT_L_X30Y117/IMUX_L44 INT_L_X30Y117/LOGIC_OUTS_L14 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y117/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg1][addr][7] - 
wires: CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y117/CLBLL_L_DQ CLBLL_L_X32Y117/CLBLL_WW2A3 CLBLL_L_X32Y118/CLBLL_IMUX30 CLBLL_L_X32Y118/CLBLL_L_C5 CLBLM_L_X30Y117/CLBLM_IMUX47 CLBLM_L_X30Y117/CLBLM_M_D5 CLK_FEED_X78Y122/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW2A3 INT_L_X30Y117/IMUX_L47 INT_L_X30Y117/WW2END3 INT_L_X30Y118/WW2END_N0_3 INT_L_X32Y117/LOGIC_OUTS_L3 INT_L_X32Y117/NR1BEG3 INT_L_X32Y117/WW2BEG3 INT_L_X32Y118/IMUX_L30 INT_L_X32Y118/NR1END3 INT_R_X31Y117/WW2A3 VBRK_X79Y122/VBRK_WW2A3 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X30Y117/INT_L.WW2END3->>IMUX_L47 INT_L_X32Y117/INT_L.LOGIC_OUTS_L3->>NR1BEG3 INT_L_X32Y117/INT_L.LOGIC_OUTS_L3->>WW2BEG3 INT_L_X32Y118/INT_L.NR1END3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hrdata][9]_i_7_n_0 - 
wires: CLBLL_R_X29Y117/CLBLL_ER1BEG3 CLBLL_R_X29Y117/CLBLL_LL_AMUX CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y117/CLBLM_ER1BEG3 CLBLM_L_X30Y117/CLBLM_IMUX38 CLBLM_L_X30Y117/CLBLM_M_D3 INT_L_X30Y117/ER1END3 INT_L_X30Y117/IMUX_L38 INT_L_X30Y118/ER1END_N3_3 INT_R_X29Y117/ER1BEG3 INT_R_X29Y117/LOGIC_OUTS20 VBRK_X73Y122/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X30Y117/INT_L.ER1END3->>IMUX_L38 INT_R_X29Y117/INT_R.LOGIC_OUTS20->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][9]_i_8_n_0 - 
wires: CLBLL_R_X23Y113/CLBLL_EE2BEG0 CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y113/CLBLL_L_A CLBLL_R_X25Y114/CLBLL_IMUX40 CLBLL_R_X25Y114/CLBLL_LL_D1 CLBLM_L_X24Y113/CLBLM_EE2BEG0 INT_L_X24Y113/EE2A0 INT_R_X23Y113/EE2BEG0 INT_R_X23Y113/LOGIC_OUTS8 INT_R_X25Y113/EE2END0 INT_R_X25Y113/NR1BEG0 INT_R_X25Y114/IMUX40 INT_R_X25Y114/NR1END0 VBRK_X60Y118/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 INT_R_X23Y113/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X25Y113/INT_R.EE2END0->>NR1BEG0 INT_R_X25Y114/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hrdata][9]_i_9_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_WW4B2 CLBLL_R_X25Y112/CLBLL_WW4END2 CLBLL_R_X25Y114/CLBLL_IMUX44 CLBLL_R_X25Y114/CLBLL_LL_D4 CLBLL_R_X27Y112/CLBLL_WW4B2 CLBLL_R_X29Y114/CLBLL_WW4END2 CLBLM_L_X26Y112/CLBLM_WW4END2 CLBLM_L_X28Y112/CLBLM_WW4B2 CLBLM_L_X30Y114/CLBLM_WW4END2 CLBLM_R_X33Y114/CLBLM_LOGIC_OUTS10 CLBLM_R_X33Y114/CLBLM_L_C CLK_FEED_X78Y119/CLK_FEED_WW4B2 INT_INTERFACE_R_X31Y114/INT_INTERFACE_WW4B2 INT_L_X26Y112/WW4C2 INT_L_X28Y112/WW4A2 INT_L_X30Y114/WW4C2 INT_L_X32Y114/WW4A2 INT_R_X25Y112/NN2BEG2 INT_R_X25Y112/WW4END2 INT_R_X25Y113/NN2A2 INT_R_X25Y114/IMUX44 INT_R_X25Y114/NN2END2 INT_R_X27Y112/WW4B2 INT_R_X29Y112/SS2END1 INT_R_X29Y112/WW4BEG2 INT_R_X29Y113/SS2A1 INT_R_X29Y114/SS2BEG1 INT_R_X29Y114/WW4END2 INT_R_X31Y114/WW4B2 INT_R_X33Y114/LOGIC_OUTS10 INT_R_X33Y114/WW4BEG2 VBRK_X73Y119/VBRK_WW4END2 VBRK_X79Y119/VBRK_WW4B2 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X33Y114/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X25Y112/INT_R.WW4END2->>NN2BEG2 INT_R_X25Y114/INT_R.NN2END2->>IMUX44 INT_R_X29Y112/INT_R.SS2END1->>WW4BEG2 INT_R_X29Y114/INT_R.WW4END2->>SS2BEG1 INT_R_X33Y114/INT_R.LOGIC_OUTS10->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_54 - 
wires: BRAM_INT_INTERFACE_L_X38Y117/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L4 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B4 BRAM_L_X38Y115/BRAM_SW2A0_2 BRAM_L_X38Y120/BRAM_FIFO36_DOBDOU4 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B4_4 CLBLM_R_X37Y117/CLBLM_IMUX0 CLBLM_R_X37Y117/CLBLM_L_A3 CLBLM_R_X37Y117/CLBLM_SW2A0 INT_L_X38Y117/SW2A0 INT_L_X38Y118/SS6END0 INT_L_X38Y118/SW2BEG0 INT_L_X38Y119/SS6E0 INT_L_X38Y120/SS6D0 INT_L_X38Y121/SS6C0 INT_L_X38Y122/SS6B0 INT_L_X38Y123/SS6A0 INT_L_X38Y124/LOGIC_OUTS_L4 INT_L_X38Y124/SS6BEG0 INT_R_X37Y116/FAN_BOUNCE_S3_2 INT_R_X37Y117/FAN_ALT2 INT_R_X37Y117/FAN_BOUNCE2 INT_R_X37Y117/IMUX0 INT_R_X37Y117/SW2END0 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOBDOU4->BRAM_LOGIC_OUTS_B4_4 CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X38Y118/INT_L.SS6END0->>SW2BEG0 INT_L_X38Y124/INT_L.LOGIC_OUTS_L4->>SS6BEG0 INT_R_X37Y117/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y117/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X37Y117/INT_R.SW2END0->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.mem0/mem32[0].ram0/nopar.s64.xc2v.x0/a8.r0_n_22 - 
wires: BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L8 BRAM_INT_INTERFACE_L_X38Y124/INT_INTERFACE_LOGIC_OUTS_L_B8 BRAM_INT_INTERFACE_L_X38Y125/INT_INTERFACE_NW2A0 BRAM_L_X38Y120/BRAM_FIFO36_DOADOU4 BRAM_L_X38Y120/BRAM_LOGIC_OUTS_B8_4 BRAM_L_X38Y125/BRAM_NW2A0_0 CLBLM_R_X37Y117/CLBLM_IMUX3 CLBLM_R_X37Y117/CLBLM_L_A2 CLBLM_R_X37Y125/CLBLM_NW2A0 HCLK_L_X96Y130/HCLK_NW2A0 HCLK_R_X92Y130/HCLK_NW2END_S0_0 INT_L_X38Y124/LOGIC_OUTS_L8 INT_L_X38Y124/NW2BEG0 INT_L_X38Y125/NW2A0 INT_R_X37Y117/FAN_ALT3 INT_R_X37Y117/FAN_BOUNCE3 INT_R_X37Y117/IMUX3 INT_R_X37Y117/SL1END3 INT_R_X37Y118/SL1BEG3 INT_R_X37Y118/SS6END3 INT_R_X37Y119/SS6E3 INT_R_X37Y119/SS6END_N0_3 INT_R_X37Y120/SS6D3 INT_R_X37Y121/SS6C3 INT_R_X37Y122/SS6B3 INT_R_X37Y123/SS6A3 INT_R_X37Y124/NW2END_S0_0 INT_R_X37Y124/SS6BEG3 INT_R_X37Y125/NW2END0 
pips: BRAM_INT_INTERFACE_L_X38Y124/BRAM_INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B8->>INT_INTERFACE_LOGIC_OUTS_L8 BRAM_L_X38Y120/BRAM_L.BRAM_FIFO36_DOADOU4->BRAM_LOGIC_OUTS_B8_4 CLBLM_R_X37Y117/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X38Y124/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_R_X37Y117/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X37Y117/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X37Y117/INT_R.SL1END3->>FAN_ALT3 INT_R_X37Y118/INT_R.SS6END3->>SL1BEG3 INT_R_X37Y124/INT_R.NW2END_S0_0->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[tbreg2][mask][7] - 
wires: CLBLM_L_X30Y117/CLBLM_IMUX16 CLBLM_L_X30Y117/CLBLM_IMUX28 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y117/CLBLM_L_B3 CLBLM_L_X30Y117/CLBLM_L_CQ CLBLM_L_X30Y117/CLBLM_M_C4 INT_L_X30Y116/SR1END3 INT_L_X30Y117/IMUX_L16 INT_L_X30Y117/IMUX_L28 INT_L_X30Y117/LOGIC_OUTS_L2 INT_L_X30Y117/SR1BEG3 INT_L_X30Y117/SR1END_N3_3 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y117/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X30Y117/INT_L.LOGIC_OUTS_L2->>IMUX_L28 INT_L_X30Y117/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X30Y117/INT_L.SR1END_N3_3->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_5_in[9] - 
wires: CLBLL_R_X27Y116/CLBLL_EE4A1 CLBLL_R_X27Y118/CLBLL_WW2A1 CLBLL_R_X29Y116/CLBLL_EE4C1 CLBLM_L_X28Y116/CLBLM_EE4A1 CLBLM_L_X28Y118/CLBLM_IMUX26 CLBLM_L_X28Y118/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y118/CLBLM_L_B4 CLBLM_L_X28Y118/CLBLM_M_BQ CLBLM_L_X28Y118/CLBLM_WW2A1 CLBLM_L_X30Y116/CLBLM_EE4C1 CLBLM_L_X30Y117/CLBLM_IMUX22 CLBLM_L_X30Y117/CLBLM_M_C3 INT_L_X26Y116/EE4BEG1 INT_L_X26Y116/SS2END1 INT_L_X26Y117/SS2A1 INT_L_X26Y118/SS2BEG1 INT_L_X26Y118/WW2END1 INT_L_X28Y116/EE4B1 INT_L_X28Y118/IMUX_L26 INT_L_X28Y118/LOGIC_OUTS_L5 INT_L_X28Y118/WW2BEG1 INT_L_X30Y116/EE4END1 INT_L_X30Y116/NR1BEG1 INT_L_X30Y117/GFAN1 INT_L_X30Y117/IMUX_L22 INT_L_X30Y117/NR1END1 INT_R_X27Y116/EE4A1 INT_R_X27Y118/WW2A1 INT_R_X29Y116/EE4C1 VBRK_X73Y121/VBRK_EE4C1 
pips: CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y118/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X26Y116/INT_L.SS2END1->>EE4BEG1 INT_L_X26Y118/INT_L.WW2END1->>SS2BEG1 INT_L_X28Y118/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X28Y118/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X30Y116/INT_L.EE4END1->>NR1BEG1 INT_L_X30Y117/INT_L.GFAN1->>IMUX_L22 INT_L_X30Y117/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_3_in[9] - 
wires: CLBLL_L_X32Y118/CLBLL_EE4B2 CLBLL_L_X32Y118/CLBLL_IMUX34 CLBLL_L_X32Y118/CLBLL_L_C6 CLBLL_R_X29Y117/CLBLL_SE2A2 CLBLL_R_X29Y118/CLBLL_EE4BEG2 CLBLL_R_X29Y118/CLBLL_LL_CQ CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS6 CLBLM_L_X30Y117/CLBLM_IMUX29 CLBLM_L_X30Y117/CLBLM_M_C2 CLBLM_L_X30Y117/CLBLM_SE2A2 CLBLM_L_X30Y118/CLBLM_EE4BEG2 CLK_FEED_X78Y123/CLK_FEED_EE4B2 INT_INTERFACE_R_X31Y118/INT_INTERFACE_EE4B2 INT_L_X30Y117/IMUX_L29 INT_L_X30Y117/SE2END2 INT_L_X30Y118/EE4A2 INT_L_X32Y118/EE4C2 INT_L_X32Y118/FAN_ALT1 INT_L_X32Y118/FAN_BOUNCE1 INT_L_X32Y118/IMUX_L34 INT_L_X32Y118/WR1END3 INT_R_X29Y117/SE2A2 INT_R_X29Y118/EE4BEG2 INT_R_X29Y118/LOGIC_OUTS6 INT_R_X29Y118/SE2BEG2 INT_R_X31Y118/EE4B2 INT_R_X33Y118/EE4END2 INT_R_X33Y118/WR1BEG3 VBRK_X73Y122/VBRK_SE2A2 VBRK_X73Y123/VBRK_EE4BEG2 VBRK_X79Y123/VBRK_EE4B2 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y118/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X30Y117/INT_L.SE2END2->>IMUX_L29 INT_L_X32Y118/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X32Y118/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X32Y118/INT_L.WR1END3->>FAN_ALT1 INT_R_X29Y118/INT_R.LOGIC_OUTS6->>EE4BEG2 INT_R_X29Y118/INT_R.LOGIC_OUTS6->>SE2BEG2 INT_R_X33Y118/INT_R.EE4END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_6_in[9] - 
wires: CLBLL_L_X32Y114/CLBLL_EE4A1 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y114/CLBLL_L_CQ CLBLL_R_X29Y116/CLBLL_EL1BEG1 CLBLM_L_X30Y116/CLBLM_EL1BEG1 CLBLM_L_X30Y116/CLBLM_IMUX2 CLBLM_L_X30Y116/CLBLM_IMUX28 CLBLM_L_X30Y116/CLBLM_M_A2 CLBLM_L_X30Y116/CLBLM_M_C4 CLBLM_L_X34Y114/CLBLM_EE4C1 CLBLM_L_X34Y114/CLBLM_WR1END2 CLBLM_R_X33Y114/CLBLM_EE4C1 CLBLM_R_X33Y114/CLBLM_IMUX21 CLBLM_R_X33Y114/CLBLM_L_C4 CLBLM_R_X33Y114/CLBLM_WR1END2 CLK_FEED_X78Y119/CLK_FEED_EE4A1 INT_INTERFACE_R_X31Y114/INT_INTERFACE_EE4A1 INT_L_X30Y114/EE4BEG1 INT_L_X30Y114/SS2END1 INT_L_X30Y115/SS2A1 INT_L_X30Y116/BYP_ALT4 INT_L_X30Y116/BYP_BOUNCE4 INT_L_X30Y116/EL1END1 INT_L_X30Y116/IMUX_L2 INT_L_X30Y116/IMUX_L28 INT_L_X30Y116/SS2BEG1 INT_L_X32Y114/EE4B1 INT_L_X34Y114/EE4END1 INT_L_X34Y114/WR1BEG2 INT_R_X29Y114/LOGIC_OUTS2 INT_R_X29Y114/NN2BEG2 INT_R_X29Y115/NN2A2 INT_R_X29Y116/EL1BEG1 INT_R_X29Y116/NN2END2 INT_R_X31Y114/EE4A1 INT_R_X33Y114/EE4C1 INT_R_X33Y114/IMUX21 INT_R_X33Y114/WR1END2 VBRK_X73Y121/VBRK_EL1BEG1 VBRK_X79Y119/VBRK_EE4A1 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X30Y114/INT_L.SS2END1->>EE4BEG1 INT_L_X30Y116/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y116/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X30Y116/INT_L.EL1END1->>BYP_ALT4 INT_L_X30Y116/INT_L.EL1END1->>IMUX_L2 INT_L_X30Y116/INT_L.EL1END1->>SS2BEG1 INT_L_X34Y114/INT_L.EE4END1->>WR1BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X29Y116/INT_R.NN2END2->>EL1BEG1 INT_R_X33Y114/INT_R.WR1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/tb0.tr_reg[tbreg2][addr][7] - 
wires: CLBLL_L_X32Y117/CLBLL_WW2A2 CLBLM_L_X30Y117/CLBLM_IMUX13 CLBLM_L_X30Y117/CLBLM_L_B6 CLBLM_L_X34Y115/CLBLM_SW2A3 CLBLM_L_X34Y116/CLBLM_SE2A3 CLBLM_R_X33Y114/CLBLM_IMUX23 CLBLM_R_X33Y114/CLBLM_L_C3 CLBLM_R_X33Y115/CLBLM_SW2A3 CLBLM_R_X33Y116/CLBLM_SE2A3 CLBLM_R_X33Y117/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y117/CLBLM_L_DQ CLK_FEED_X78Y122/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW2A2 INT_L_X30Y117/IMUX_L13 INT_L_X30Y117/WW2END2 INT_L_X32Y117/WL1END2 INT_L_X32Y117/WW2BEG2 INT_L_X34Y115/SW2A3 INT_L_X34Y116/SE2END3 INT_L_X34Y116/SW2BEG3 INT_R_X31Y117/WW2A2 INT_R_X33Y114/IMUX23 INT_R_X33Y114/SL1END3 INT_R_X33Y115/SL1BEG3 INT_R_X33Y115/SW2END3 INT_R_X33Y116/SE2A3 INT_R_X33Y116/SW2END_N0_3 INT_R_X33Y117/LOGIC_OUTS3 INT_R_X33Y117/SE2BEG3 INT_R_X33Y117/WL1BEG2 VBRK_X79Y122/VBRK_WW2A2 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y114/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X33Y117/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X30Y117/INT_L.WW2END2->>IMUX_L13 INT_L_X32Y117/INT_L.WL1END2->>WW2BEG2 INT_L_X34Y116/INT_L.SE2END3->>SW2BEG3 INT_R_X33Y114/INT_R.SL1END3->>IMUX23 INT_R_X33Y115/INT_R.SW2END3->>SL1BEG3 INT_R_X33Y117/INT_R.LOGIC_OUTS3->>SE2BEG3 INT_R_X33Y117/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r[slv][hready]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hready]_i_2_n_0 - 
wires: CLBLL_R_X25Y114/CLBLL_ER1BEG2 CLBLL_R_X25Y115/CLBLL_LL_B CLBLL_R_X25Y115/CLBLL_LOGIC_OUTS13 CLBLL_R_X27Y114/CLBLL_EE2A2 CLBLM_L_X26Y114/CLBLM_ER1BEG2 CLBLM_L_X28Y114/CLBLM_EE2A2 CLBLM_L_X28Y114/CLBLM_IMUX5 CLBLM_L_X28Y114/CLBLM_L_A6 INT_L_X26Y114/EE2BEG2 INT_L_X26Y114/ER1END2 INT_L_X28Y114/EE2END2 INT_L_X28Y114/IMUX_L5 INT_R_X25Y114/ER1BEG2 INT_R_X25Y114/SL1END1 INT_R_X25Y115/LOGIC_OUTS13 INT_R_X25Y115/SL1BEG1 INT_R_X27Y114/EE2A2 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X26Y114/INT_L.ER1END2->>EE2BEG2 INT_L_X28Y114/INT_L.EE2END2->>IMUX_L5 INT_R_X25Y114/INT_R.SL1END1->>ER1BEG2 INT_R_X25Y115/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hready]_i_3_n_0 - 
wires: CLBLL_R_X27Y114/CLBLL_SE2A0 CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y115/CLBLL_L_C CLBLL_R_X27Y115/CLBLL_L_CMUX CLBLM_L_X28Y114/CLBLM_IMUX9 CLBLM_L_X28Y114/CLBLM_L_A5 CLBLM_L_X28Y114/CLBLM_SE2A0 INT_L_X28Y114/IMUX_L9 INT_L_X28Y114/SE2END0 INT_R_X27Y114/SE2A0 INT_R_X27Y115/LOGIC_OUTS18 INT_R_X27Y115/SE2BEG0 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X27Y115/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X28Y114/INT_L.SE2END0->>IMUX_L9 INT_R_X27Y115/INT_R.LOGIC_OUTS18->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[slv][hready] - 
wires: CLBLM_L_X28Y114/CLBLM_IMUX10 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS9 CLBLM_L_X28Y114/CLBLM_L_A4 CLBLM_L_X28Y114/CLBLM_L_B INT_L_X28Y114/IMUX_L10 INT_L_X28Y114/LOGIC_OUTS_L9 
pips: CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y114/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y114/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hready]_i_5_n_0 - 
wires: CLBLL_R_X25Y115/CLBLL_IMUX12 CLBLL_R_X25Y115/CLBLL_LL_B6 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y115/CLBLM_L_AMUX INT_L_X24Y115/LOGIC_OUTS_L16 INT_L_X24Y115/NE2BEG2 INT_L_X24Y116/NE2A2 INT_R_X25Y115/IMUX12 INT_R_X25Y115/SL1END2 INT_R_X25Y116/NE2END2 INT_R_X25Y116/SL1BEG2 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y115/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X25Y115/INT_R.SL1END2->>IMUX12 INT_R_X25Y116/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hready]_i_6_n_0 - 
wires: CLBLL_R_X25Y115/CLBLL_IMUX27 CLBLL_R_X25Y115/CLBLL_LL_B4 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y115/CLBLM_L_A INT_L_X24Y115/ER1BEG1 INT_L_X24Y115/LOGIC_OUTS_L8 INT_R_X25Y115/ER1END1 INT_R_X25Y115/IMUX27 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X24Y115/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X24Y115/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X25Y115/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hready]_i_7_n_0 - 
wires: CLBLL_R_X25Y115/CLBLL_IMUX24 CLBLL_R_X25Y115/CLBLL_LL_B5 CLBLL_R_X25Y115/CLBLL_LL_C CLBLL_R_X25Y115/CLBLL_LL_CMUX CLBLL_R_X25Y115/CLBLL_LOGIC_OUTS22 INT_R_X25Y115/IMUX24 INT_R_X25Y115/LOGIC_OUTS22 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y115/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X25Y115/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X25Y115/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hready]_i_8_n_0 - 
wires: CLBLL_R_X27Y115/CLBLL_IMUX30 CLBLL_R_X27Y115/CLBLL_LL_AMUX CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y115/CLBLL_L_C5 INT_R_X27Y115/BYP_ALT2 INT_R_X27Y115/BYP_BOUNCE2 INT_R_X27Y115/IMUX30 INT_R_X27Y115/LOGIC_OUTS20 INT_R_X27Y116/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X27Y115/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X27Y115/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X27Y115/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hready]_i_9_n_0 - 
wires: CLBLM_L_X24Y115/CLBLM_IMUX10 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y115/CLBLM_L_A4 CLBLM_L_X24Y115/CLBLM_L_B INT_L_X24Y115/IMUX_L10 INT_L_X24Y115/LOGIC_OUTS_L9 
pips: CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y115/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X24Y115/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/v[slv][hsel] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[slv][hwrite]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[ss][0]_i_1_n_0 - 
wires: CLBLL_L_X32Y112/CLBLL_SE4C2 CLBLL_L_X32Y115/CLBLL_CTRL0 CLBLL_L_X32Y115/CLBLL_L_SR CLBLL_L_X32Y120/CLBLL_CTRL0 CLBLL_L_X32Y120/CLBLL_L_SR CLBLL_L_X32Y120/CLBLL_NE4C2 CLBLL_L_X32Y121/CLBLL_NE4C2 CLBLL_R_X25Y113/CLBLL_EE4BEG2 CLBLL_R_X25Y114/CLBLL_CTRL1 CLBLL_R_X25Y114/CLBLL_LL_SR CLBLL_R_X25Y114/CLBLL_SE2A2 CLBLL_R_X25Y115/CLBLL_EE4BEG2 CLBLL_R_X25Y115/CLBLL_SW2A2 CLBLL_R_X27Y112/CLBLL_EE2A2 CLBLL_R_X27Y113/CLBLL_CTRL1 CLBLL_R_X27Y113/CLBLL_EE4B2 CLBLL_R_X27Y113/CLBLL_LL_SR CLBLL_R_X27Y113/CLBLL_WL1END1 CLBLL_R_X27Y115/CLBLL_CTRL1 CLBLL_R_X27Y115/CLBLL_EE2A2 CLBLL_R_X27Y115/CLBLL_EE4B2 CLBLL_R_X27Y115/CLBLL_LL_SR CLBLL_R_X27Y115/CLBLL_WR1END3 CLBLL_R_X27Y117/CLBLL_CTRL1 CLBLL_R_X27Y117/CLBLL_EE4A2 CLBLL_R_X27Y117/CLBLL_LL_SR CLBLL_R_X27Y117/CLBLL_WR1END0 CLBLL_R_X27Y118/CLBLL_NE2A3 CLBLL_R_X27Y120/CLBLL_CTRL1 CLBLL_R_X27Y120/CLBLL_LL_SR CLBLL_R_X29Y113/CLBLL_EL1BEG1 CLBLL_R_X29Y114/CLBLL_CTRL0 CLBLL_R_X29Y114/CLBLL_CTRL1 CLBLL_R_X29Y114/CLBLL_LL_SR CLBLL_R_X29Y114/CLBLL_L_SR CLBLL_R_X29Y116/CLBLL_NE4C2 CLBLL_R_X29Y117/CLBLL_EE4C2 CLBLL_R_X29Y119/CLBLL_NE4C2 CLBLL_R_X29Y121/CLBLL_CTRL1 CLBLL_R_X29Y121/CLBLL_LL_SR CLBLM_L_X26Y111/CLBLM_CTRL1 CLBLM_L_X26Y111/CLBLM_M_SR CLBLM_L_X26Y112/CLBLM_CTRL1 CLBLM_L_X26Y112/CLBLM_M_SR CLBLM_L_X26Y113/CLBLM_CTRL0 CLBLM_L_X26Y113/CLBLM_CTRL1 CLBLM_L_X26Y113/CLBLM_EE4BEG2 CLBLM_L_X26Y113/CLBLM_L_SR CLBLM_L_X26Y113/CLBLM_M_SR CLBLM_L_X26Y114/CLBLM_SE2A2 CLBLM_L_X26Y115/CLBLM_CTRL0 CLBLM_L_X26Y115/CLBLM_EE4BEG2 CLBLM_L_X26Y115/CLBLM_L_SR CLBLM_L_X26Y115/CLBLM_SW2A2 CLBLM_L_X26Y116/CLBLM_CTRL0 CLBLM_L_X26Y116/CLBLM_L_SR CLBLM_L_X26Y118/CLBLM_CTRL0 CLBLM_L_X26Y118/CLBLM_CTRL1 CLBLM_L_X26Y118/CLBLM_L_SR CLBLM_L_X26Y118/CLBLM_M_SR CLBLM_L_X28Y112/CLBLM_EE2A2 CLBLM_L_X28Y113/CLBLM_EE4B2 CLBLM_L_X28Y113/CLBLM_WL1END1 CLBLM_L_X28Y115/CLBLM_CTRL1 CLBLM_L_X28Y115/CLBLM_EE2A2 CLBLM_L_X28Y115/CLBLM_EE4B2 CLBLM_L_X28Y115/CLBLM_M_SR CLBLM_L_X28Y115/CLBLM_WR1END3 CLBLM_L_X28Y116/CLBLM_CTRL1 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y116/CLBLM_L_D CLBLM_L_X28Y116/CLBLM_M_SR CLBLM_L_X28Y117/CLBLM_EE4A2 CLBLM_L_X28Y117/CLBLM_WR1END0 CLBLM_L_X28Y118/CLBLM_CTRL1 CLBLM_L_X28Y118/CLBLM_M_SR CLBLM_L_X28Y118/CLBLM_NE2A3 CLBLM_L_X30Y113/CLBLM_CTRL1 CLBLM_L_X30Y113/CLBLM_EL1BEG1 CLBLM_L_X30Y113/CLBLM_M_SR CLBLM_L_X30Y116/CLBLM_NE4C2 CLBLM_L_X30Y117/CLBLM_CTRL1 CLBLM_L_X30Y117/CLBLM_EE4C2 CLBLM_L_X30Y117/CLBLM_M_SR CLBLM_L_X30Y119/CLBLM_CTRL0 CLBLM_L_X30Y119/CLBLM_L_SR CLBLM_L_X30Y119/CLBLM_NE4C2 CLBLM_L_X34Y121/CLBLM_CTRL0 CLBLM_L_X34Y121/CLBLM_ER1BEG2 CLBLM_L_X34Y121/CLBLM_L_SR CLBLM_R_X33Y121/CLBLM_ER1BEG2 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_SE4C2_0 CLK_FEED_X78Y125/CLK_FEED_NE4C2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_NE4C2_0 INT_INTERFACE_R_X31Y112/INT_INTERFACE_SE4C2 INT_INTERFACE_R_X31Y120/INT_INTERFACE_NE4C2 INT_INTERFACE_R_X31Y121/INT_INTERFACE_NE4C2 INT_L_X26Y110/NR1BEG2 INT_L_X26Y110/SS2END2 INT_L_X26Y111/CTRL_L1 INT_L_X26Y111/NR1END2 INT_L_X26Y111/SS2A2 INT_L_X26Y112/CTRL_L1 INT_L_X26Y112/EE2BEG2 INT_L_X26Y112/FAN_ALT1 INT_L_X26Y112/FAN_BOUNCE1 INT_L_X26Y112/NR1BEG2 INT_L_X26Y112/SS2BEG2 INT_L_X26Y112/SS2END2 INT_L_X26Y113/CTRL_L0 INT_L_X26Y113/CTRL_L1 INT_L_X26Y113/EE4A2 INT_L_X26Y113/NR1END2 INT_L_X26Y113/SS2A2 INT_L_X26Y114/NR1BEG2 INT_L_X26Y114/SE2END2 INT_L_X26Y114/SS2BEG2 INT_L_X26Y115/CTRL_L0 INT_L_X26Y115/EE2BEG2 INT_L_X26Y115/EE4A2 INT_L_X26Y115/NN2BEG2 INT_L_X26Y115/NR1END2 INT_L_X26Y115/SW2A2 INT_L_X26Y116/CTRL_L0 INT_L_X26Y116/FAN_ALT1 INT_L_X26Y116/FAN_BOUNCE1 INT_L_X26Y116/NN2A2 INT_L_X26Y116/SW2BEG2 INT_L_X26Y116/WL1END2 INT_L_X26Y117/EE4BEG2 INT_L_X26Y117/NN2END2 INT_L_X26Y118/CTRL_L0 INT_L_X26Y118/CTRL_L1 INT_L_X26Y118/FAN_ALT1 INT_L_X26Y118/FAN_BOUNCE1 INT_L_X26Y118/NW2END3 INT_L_X28Y112/EE2END2 INT_L_X28Y112/NE6BEG2 INT_L_X28Y113/EE4C2 INT_L_X28Y113/NN2BEG3 INT_L_X28Y113/WL1BEG1 INT_L_X28Y113/WR1END3 INT_L_X28Y114/NN2A3 INT_L_X28Y115/CTRL_L1 INT_L_X28Y115/EE2END2 INT_L_X28Y115/EE4C2 INT_L_X28Y115/FAN_ALT1 INT_L_X28Y115/FAN_BOUNCE1 INT_L_X28Y115/NE6BEG2 INT_L_X28Y115/NN2END3 INT_L_X28Y115/WR1BEG3 INT_L_X28Y116/CTRL_L1 INT_L_X28Y116/FAN_ALT1 INT_L_X28Y116/FAN_BOUNCE1 INT_L_X28Y116/LOGIC_OUTS_L11 INT_L_X28Y116/WR1BEG_S0 INT_L_X28Y117/EE4B2 INT_L_X28Y117/WR1BEG0 INT_L_X28Y118/CTRL_L1 INT_L_X28Y118/FAN_ALT1 INT_L_X28Y118/FAN_BOUNCE1 INT_L_X28Y118/NE2END3 INT_L_X30Y113/BYP_ALT4 INT_L_X30Y113/BYP_BOUNCE4 INT_L_X30Y113/CTRL_L1 INT_L_X30Y113/EL1END1 INT_L_X30Y116/NE6BEG2 INT_L_X30Y116/NE6END2 INT_L_X30Y116/SE6BEG2 INT_L_X30Y117/CTRL_L1 INT_L_X30Y117/EE4END2 INT_L_X30Y117/NE6BEG2 INT_L_X30Y119/CTRL_L0 INT_L_X30Y119/NE6END2 INT_L_X32Y112/NR1BEG2 INT_L_X32Y112/SE6END2 INT_L_X32Y113/NR1BEG2 INT_L_X32Y113/NR1END2 INT_L_X32Y114/NR1BEG2 INT_L_X32Y114/NR1END2 INT_L_X32Y115/CTRL_L0 INT_L_X32Y115/NR1END2 INT_L_X32Y120/CTRL_L0 INT_L_X32Y120/NE6END2 INT_L_X32Y121/EL1BEG1 INT_L_X32Y121/NE6END2 INT_L_X34Y121/CTRL_L0 INT_L_X34Y121/ER1END2 INT_R_X25Y113/EE4BEG2 INT_R_X25Y113/NR1BEG2 INT_R_X25Y113/SS2END2 INT_R_X25Y114/CTRL1 INT_R_X25Y114/NR1END2 INT_R_X25Y114/SE2A2 INT_R_X25Y114/SS2A2 INT_R_X25Y115/EE4BEG2 INT_R_X25Y115/SE2BEG2 INT_R_X25Y115/SS2BEG2 INT_R_X25Y115/SW2END2 INT_R_X27Y112/EE2A2 INT_R_X27Y113/BYP_ALT4 INT_R_X27Y113/BYP_BOUNCE4 INT_R_X27Y113/CTRL1 INT_R_X27Y113/EE4B2 INT_R_X27Y113/WL1END1 INT_R_X27Y115/CTRL1 INT_R_X27Y115/EE2A2 INT_R_X27Y115/EE4B2 INT_R_X27Y115/FAN_ALT1 INT_R_X27Y115/FAN_BOUNCE1 INT_R_X27Y115/WR1END3 INT_R_X27Y116/WL1BEG2 INT_R_X27Y116/WR1END_S1_0 INT_R_X27Y117/CTRL1 INT_R_X27Y117/EE4A2 INT_R_X27Y117/FAN_ALT1 INT_R_X27Y117/FAN_BOUNCE1 INT_R_X27Y117/NE2BEG3 INT_R_X27Y117/NL1BEG_N3 INT_R_X27Y117/NN2BEG3 INT_R_X27Y117/NW2BEG3 INT_R_X27Y117/WR1END0 INT_R_X27Y118/NE2A3 INT_R_X27Y118/NN2A3 INT_R_X27Y118/NW2A3 INT_R_X27Y119/NN2END3 INT_R_X27Y119/NR1BEG3 INT_R_X27Y120/CTRL1 INT_R_X27Y120/FAN_ALT1 INT_R_X27Y120/FAN_BOUNCE1 INT_R_X27Y120/NR1END3 INT_R_X29Y112/NE6A2 INT_R_X29Y113/EE4END2 INT_R_X29Y113/EL1BEG1 INT_R_X29Y113/NE6B2 INT_R_X29Y113/NR1BEG2 INT_R_X29Y113/WR1BEG3 INT_R_X29Y114/CTRL0 INT_R_X29Y114/CTRL1 INT_R_X29Y114/NE6C2 INT_R_X29Y114/NR1END2 INT_R_X29Y115/EE4END2 INT_R_X29Y115/NE6A2 INT_R_X29Y115/NE6D2 INT_R_X29Y115/NN6BEG2 INT_R_X29Y116/NE6B2 INT_R_X29Y116/NE6E2 INT_R_X29Y116/NN6A2 INT_R_X29Y117/EE4C2 INT_R_X29Y117/NE6C2 INT_R_X29Y117/NN6B2 INT_R_X29Y118/NE6D2 INT_R_X29Y118/NN6C2 INT_R_X29Y119/NE6E2 INT_R_X29Y119/NN6D2 INT_R_X29Y120/NN6E2 INT_R_X29Y121/CTRL1 INT_R_X29Y121/NN6END2 INT_R_X31Y112/SE6E2 INT_R_X31Y113/SE6D2 INT_R_X31Y114/SE6C2 INT_R_X31Y115/SE6B2 INT_R_X31Y116/NE6A2 INT_R_X31Y116/SE6A2 INT_R_X31Y117/NE6A2 INT_R_X31Y117/NE6B2 INT_R_X31Y118/NE6B2 INT_R_X31Y118/NE6C2 INT_R_X31Y119/NE6C2 INT_R_X31Y119/NE6D2 INT_R_X31Y120/NE6D2 INT_R_X31Y120/NE6E2 INT_R_X31Y121/NE6E2 INT_R_X33Y121/EL1END1 INT_R_X33Y121/ER1BEG2 VBRK_X73Y118/VBRK_EL1BEG1 VBRK_X73Y121/VBRK_NE4C2 VBRK_X73Y122/VBRK_EE4C2 VBRK_X73Y124/VBRK_NE4C2 VBRK_X79Y117/VBRK_SE4C2 VBRK_X79Y125/VBRK_NE4C2 VBRK_X79Y126/VBRK_NE4C2 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X32Y120/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y114/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y113/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y115/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y117/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y120/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X29Y114/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X29Y114/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X29Y121/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X26Y111/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y112/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y113/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y113/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X26Y115/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y116/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y118/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X26Y118/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y115/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y116/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y118/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X30Y113/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X30Y117/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X30Y119/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X34Y121/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR INT_L_X26Y110/INT_L.SS2END2->>NR1BEG2 INT_L_X26Y111/INT_L.NR1END2->>CTRL_L1 INT_L_X26Y112/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y112/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X26Y112/INT_L.SS2END2->>EE2BEG2 INT_L_X26Y112/INT_L.SS2END2->>FAN_ALT1 INT_L_X26Y112/INT_L.SS2END2->>NR1BEG2 INT_L_X26Y112/INT_L.SS2END2->>SS2BEG2 INT_L_X26Y113/INT_L.NR1END2->>CTRL_L0 INT_L_X26Y113/INT_L.NR1END2->>CTRL_L1 INT_L_X26Y114/INT_L.SE2END2->>NR1BEG2 INT_L_X26Y114/INT_L.SE2END2->>SS2BEG2 INT_L_X26Y115/INT_L.NR1END2->>CTRL_L0 INT_L_X26Y115/INT_L.NR1END2->>EE2BEG2 INT_L_X26Y115/INT_L.NR1END2->>NN2BEG2 INT_L_X26Y116/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y116/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X26Y116/INT_L.WL1END2->>FAN_ALT1 INT_L_X26Y116/INT_L.WL1END2->>SW2BEG2 INT_L_X26Y117/INT_L.NN2END2->>EE4BEG2 INT_L_X26Y118/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y118/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X26Y118/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X26Y118/INT_L.NW2END3->>FAN_ALT1 INT_L_X28Y112/INT_L.EE2END2->>NE6BEG2 INT_L_X28Y113/INT_L.WR1END3->>NN2BEG3 INT_L_X28Y113/INT_L.WR1END3->>WL1BEG1 INT_L_X28Y115/INT_L.EE2END2->>NE6BEG2 INT_L_X28Y115/INT_L.EE2END2->>WR1BEG3 INT_L_X28Y115/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y115/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X28Y115/INT_L.NN2END3->>FAN_ALT1 INT_L_X28Y116/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y116/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X28Y116/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 INT_L_X28Y116/INT_L.LOGIC_OUTS_L11->>WR1BEG_S0 INT_L_X28Y118/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y118/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X28Y118/INT_L.NE2END3->>FAN_ALT1 INT_L_X30Y113/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y113/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X30Y113/INT_L.EL1END1->>BYP_ALT4 INT_L_X30Y116/INT_L.NE6END2->>NE6BEG2 INT_L_X30Y116/INT_L.NE6END2->>SE6BEG2 INT_L_X30Y117/INT_L.EE4END2->>CTRL_L1 INT_L_X30Y117/INT_L.EE4END2->>NE6BEG2 INT_L_X30Y119/INT_L.NE6END2->>CTRL_L0 INT_L_X32Y112/INT_L.SE6END2->>NR1BEG2 INT_L_X32Y113/INT_L.NR1END2->>NR1BEG2 INT_L_X32Y114/INT_L.NR1END2->>NR1BEG2 INT_L_X32Y115/INT_L.NR1END2->>CTRL_L0 INT_L_X32Y120/INT_L.NE6END2->>CTRL_L0 INT_L_X32Y121/INT_L.NE6END2->>EL1BEG1 INT_L_X34Y121/INT_L.ER1END2->>CTRL_L0 INT_R_X25Y113/INT_R.SS2END2->>EE4BEG2 INT_R_X25Y113/INT_R.SS2END2->>NR1BEG2 INT_R_X25Y114/INT_R.NR1END2->>CTRL1 INT_R_X25Y115/INT_R.SW2END2->>EE4BEG2 INT_R_X25Y115/INT_R.SW2END2->>SE2BEG2 INT_R_X25Y115/INT_R.SW2END2->>SS2BEG2 INT_R_X27Y113/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y113/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X27Y113/INT_R.WL1END1->>BYP_ALT4 INT_R_X27Y115/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y115/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X27Y115/INT_R.WR1END3->>FAN_ALT1 INT_R_X27Y116/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X27Y117/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y117/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X27Y117/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X27Y117/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X27Y117/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X27Y117/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X27Y117/INT_R.WR1END0->>NL1BEG_N3 INT_R_X27Y119/INT_R.NN2END3->>NR1BEG3 INT_R_X27Y120/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y120/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X27Y120/INT_R.NR1END3->>FAN_ALT1 INT_R_X29Y113/INT_R.EE4END2->>EL1BEG1 INT_R_X29Y113/INT_R.EE4END2->>NR1BEG2 INT_R_X29Y113/INT_R.EE4END2->>WR1BEG3 INT_R_X29Y114/INT_R.NR1END2->>CTRL0 INT_R_X29Y114/INT_R.NR1END2->>CTRL1 INT_R_X29Y115/INT_R.EE4END2->>NN6BEG2 INT_R_X29Y121/INT_R.NN6END2->>CTRL1 INT_R_X33Y121/INT_R.EL1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 80, 

x0/v[ss] - 
wires: CLBLL_R_X27Y116/CLBLL_LL_C CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y118/CLBLM_FAN6 CLBLM_L_X26Y118/CLBLM_L_CE INT_L_X26Y118/FAN_ALT6 INT_L_X26Y118/FAN_L6 INT_L_X26Y118/NW2END2 INT_R_X27Y116/LOGIC_OUTS14 INT_R_X27Y116/NR1BEG2 INT_R_X27Y117/NR1END2 INT_R_X27Y117/NW2BEG2 INT_R_X27Y118/NW2A2 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y118/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X26Y118/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y118/INT_L.NW2END2->>FAN_ALT6 INT_R_X27Y116/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X27Y117/INT_R.NR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r[te][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[te][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[te][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r[te][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[slv][hrdata][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[split]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/pv[stat][spdel] - 
wires: CLBLL_R_X27Y113/CLBLL_IMUX2 CLBLL_R_X27Y113/CLBLL_LL_A2 CLBLL_R_X27Y113/CLBLL_NE4C0 CLBLL_R_X27Y113/CLBLL_WR1END1 CLBLL_R_X29Y113/CLBLL_ER1BEG0 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y109/CLBLM_M_A CLBLM_L_X28Y113/CLBLM_NE4C0 CLBLM_L_X28Y113/CLBLM_WR1END1 CLBLM_L_X30Y112/CLBLM_BYP1 CLBLM_L_X30Y112/CLBLM_M_AX CLBLM_L_X30Y113/CLBLM_ER1BEG0 INT_L_X26Y109/LOGIC_OUTS_L12 INT_L_X26Y109/NE6BEG0 INT_L_X28Y112/EL1BEG3 INT_L_X28Y113/EL1BEG_N3 INT_L_X28Y113/NE6END0 INT_L_X28Y113/WR1BEG1 INT_L_X30Y112/BYP_ALT1 INT_L_X30Y112/BYP_L1 INT_L_X30Y112/SL1END0 INT_L_X30Y113/ER1END0 INT_L_X30Y113/SL1BEG0 INT_R_X27Y109/NE6A0 INT_R_X27Y110/NE6B0 INT_R_X27Y111/NE6C0 INT_R_X27Y112/NE6D0 INT_R_X27Y113/IMUX2 INT_R_X27Y113/NE6E0 INT_R_X27Y113/WR1END1 INT_R_X29Y112/EL1END3 INT_R_X29Y112/ER1BEG_S0 INT_R_X29Y113/ER1BEG0 VBRK_X73Y118/VBRK_ER1BEG0 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X26Y109/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y112/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X26Y109/INT_L.LOGIC_OUTS_L12->>NE6BEG0 INT_L_X28Y113/INT_L.NE6END0->>EL1BEG_N3 INT_L_X28Y113/INT_L.NE6END0->>WR1BEG1 INT_L_X30Y112/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y112/INT_L.SL1END0->>BYP_ALT1 INT_L_X30Y113/INT_L.ER1END0->>SL1BEG0 INT_R_X27Y113/INT_R.WR1END1->>IMUX2 INT_R_X29Y112/INT_R.EL1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/p_236_out - 
wires: CLBLL_L_X32Y111/CLBLL_EE4B0 CLBLL_L_X32Y112/CLBLL_EE4B3 CLBLL_L_X32Y113/CLBLL_IMUX9 CLBLL_L_X32Y113/CLBLL_L_A5 CLBLL_R_X27Y111/CLBLL_SW4END3 CLBLL_R_X27Y112/CLBLL_EE2BEG3 CLBLL_R_X27Y112/CLBLL_ER1BEG0 CLBLL_R_X27Y113/CLBLL_IMUX12 CLBLL_R_X27Y113/CLBLL_IMUX35 CLBLL_R_X27Y113/CLBLL_IMUX4 CLBLL_R_X27Y113/CLBLL_LL_A6 CLBLL_R_X27Y113/CLBLL_LL_B6 CLBLL_R_X27Y113/CLBLL_LL_C6 CLBLL_R_X27Y116/CLBLL_WW2A2 CLBLL_R_X29Y111/CLBLL_EE4BEG0 CLBLL_R_X29Y112/CLBLL_EE4BEG3 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y115/CLBLL_L_D CLBLM_L_X26Y116/CLBLM_IMUX13 CLBLM_L_X26Y116/CLBLM_L_B6 CLBLM_L_X28Y111/CLBLM_SW4END3 CLBLM_L_X28Y112/CLBLM_EE2BEG3 CLBLM_L_X28Y112/CLBLM_ER1BEG0 CLBLM_L_X28Y116/CLBLM_WW2A2 CLBLM_L_X30Y111/CLBLM_EE4BEG0 CLBLM_L_X30Y112/CLBLM_EE4BEG3 CLBLM_R_X33Y113/CLBLM_IMUX8 CLBLM_R_X33Y113/CLBLM_M_A5 CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_EE4B3_0 CLK_FEED_X78Y116/CLK_FEED_EE4B0 INT_INTERFACE_R_X31Y111/INT_INTERFACE_EE4B0 INT_INTERFACE_R_X31Y112/INT_INTERFACE_EE4B3 INT_L_X26Y116/IMUX_L13 INT_L_X26Y116/WW2END2 INT_L_X28Y111/SE2A0 INT_L_X28Y111/SW6E3 INT_L_X28Y112/EE2A3 INT_L_X28Y112/ER1END0 INT_L_X28Y112/SE2BEG0 INT_L_X28Y112/SW6D3 INT_L_X28Y113/SW6C3 INT_L_X28Y114/SW6B3 INT_L_X28Y115/SW6A3 INT_L_X28Y116/NW2END3 INT_L_X28Y116/WW2BEG2 INT_L_X30Y111/EE4A0 INT_L_X30Y112/EE4A3 INT_L_X32Y111/EE4C0 INT_L_X32Y112/EE4C3 INT_L_X32Y112/WR1END_S1_0 INT_L_X32Y113/IMUX_L9 INT_L_X32Y113/WR1END0 INT_R_X27Y111/ER1BEG_S0 INT_R_X27Y111/SW6END3 INT_R_X27Y112/EE2BEG3 INT_R_X27Y112/ER1BEG0 INT_R_X27Y112/NL1BEG2 INT_R_X27Y112/NL1BEG_N3 INT_R_X27Y112/SW6END_N0_3 INT_R_X27Y113/IMUX12 INT_R_X27Y113/IMUX35 INT_R_X27Y113/IMUX4 INT_R_X27Y113/NL1END2 INT_R_X27Y116/WW2A2 INT_R_X29Y111/EE4BEG0 INT_R_X29Y111/SE2END0 INT_R_X29Y112/EE2END3 INT_R_X29Y112/EE4BEG3 INT_R_X29Y115/LOGIC_OUTS11 INT_R_X29Y115/NW2BEG3 INT_R_X29Y115/SW6BEG3 INT_R_X29Y116/NW2A3 INT_R_X31Y111/EE4B0 INT_R_X31Y112/EE4B3 INT_R_X33Y111/EE4END0 INT_R_X33Y111/NN2BEG0 INT_R_X33Y112/EE4END3 INT_R_X33Y112/NN2A0 INT_R_X33Y112/NN2END_S2_0 INT_R_X33Y112/WR1BEG_S0 INT_R_X33Y113/IMUX8 INT_R_X33Y113/NN2END0 INT_R_X33Y113/WR1BEG0 VBRK_X73Y116/VBRK_EE4BEG0 VBRK_X73Y117/VBRK_EE4BEG3 VBRK_X79Y116/VBRK_EE4B0 VBRK_X79Y117/VBRK_EE4B3 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X26Y116/INT_L.WW2END2->>IMUX_L13 INT_L_X28Y112/INT_L.ER1END0->>SE2BEG0 INT_L_X28Y116/INT_L.NW2END3->>WW2BEG2 INT_L_X32Y113/INT_L.WR1END0->>IMUX_L9 INT_R_X27Y111/INT_R.SW6END3->>ER1BEG_S0 INT_R_X27Y112/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X27Y112/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X27Y112/INT_R.SW6END_N0_3->>NL1BEG_N3 INT_R_X27Y113/INT_R.NL1END2->>IMUX12 INT_R_X27Y113/INT_R.NL1END2->>IMUX35 INT_R_X27Y113/INT_R.NL1END2->>IMUX4 INT_R_X29Y111/INT_R.SE2END0->>EE4BEG0 INT_R_X29Y112/INT_R.EE2END3->>EE4BEG3 INT_R_X29Y115/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X29Y115/INT_R.LOGIC_OUTS11->>SW6BEG3 INT_R_X33Y111/INT_R.EE4END0->>NN2BEG0 INT_R_X33Y112/INT_R.EE4END3->>WR1BEG_S0 INT_R_X33Y113/INT_R.NN2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

x0/tb0.perf.pr_reg[hready]__0 - 
wires: CLBLL_L_X32Y111/CLBLL_EE4C3 CLBLL_L_X32Y113/CLBLL_IMUX6 CLBLL_L_X32Y113/CLBLL_L_A1 CLBLL_R_X27Y113/CLBLL_IMUX22 CLBLL_R_X27Y113/CLBLL_IMUX24 CLBLL_R_X27Y113/CLBLL_IMUX8 CLBLL_R_X27Y113/CLBLL_LL_A5 CLBLL_R_X27Y113/CLBLL_LL_B5 CLBLL_R_X27Y113/CLBLL_LL_C3 CLBLL_R_X27Y113/CLBLL_WL1END2 CLBLL_R_X27Y113/CLBLL_WR1END0 CLBLL_R_X29Y111/CLBLL_EE4A3 CLBLM_L_X26Y116/CLBLM_IMUX16 CLBLM_L_X26Y116/CLBLM_L_B3 CLBLM_L_X28Y113/CLBLM_WL1END2 CLBLM_L_X28Y113/CLBLM_WR1END0 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y115/CLBLM_L_BMUX CLBLM_L_X30Y111/CLBLM_EE4A3 CLBLM_R_X33Y113/CLBLM_IMUX1 CLBLM_R_X33Y113/CLBLM_M_A3 CLK_FEED_X78Y116/CLK_FEED_EE4C3 INT_INTERFACE_R_X31Y111/INT_INTERFACE_EE4C3 INT_L_X26Y113/WR1END_S1_0 INT_L_X26Y114/NN2BEG0 INT_L_X26Y114/WR1END0 INT_L_X26Y115/NN2A0 INT_L_X26Y115/NN2END_S2_0 INT_L_X26Y116/IMUX_L16 INT_L_X26Y116/NN2END0 INT_L_X28Y111/EE4BEG3 INT_L_X28Y111/NR1BEG3 INT_L_X28Y111/SS2END3 INT_L_X28Y112/NR1END3 INT_L_X28Y112/SS2A3 INT_L_X28Y112/SS2END_N0_3 INT_L_X28Y112/WR1BEG_S0 INT_L_X28Y113/SS2BEG3 INT_L_X28Y113/SS2END3 INT_L_X28Y113/WL1BEG2 INT_L_X28Y113/WR1BEG0 INT_L_X28Y114/SS2A3 INT_L_X28Y114/SS2END_N0_3 INT_L_X28Y115/LOGIC_OUTS_L17 INT_L_X28Y115/SS2BEG3 INT_L_X30Y111/EE4B3 INT_L_X32Y111/EE4END3 INT_L_X32Y111/NN2BEG3 INT_L_X32Y112/ER1BEG_S0 INT_L_X32Y112/NN2A3 INT_L_X32Y112/SR1END3 INT_L_X32Y113/ER1BEG0 INT_L_X32Y113/IMUX_L6 INT_L_X32Y113/NN2END3 INT_L_X32Y113/SR1BEG3 INT_L_X32Y113/SR1END_N3_3 INT_R_X27Y112/WR1END_S1_0 INT_R_X27Y113/IMUX22 INT_R_X27Y113/IMUX24 INT_R_X27Y113/IMUX8 INT_R_X27Y113/WL1END2 INT_R_X27Y113/WR1BEG_S0 INT_R_X27Y113/WR1END0 INT_R_X27Y114/WR1BEG0 INT_R_X29Y111/EE4A3 INT_R_X31Y111/EE4C3 INT_R_X33Y113/ER1END0 INT_R_X33Y113/IMUX1 VBRK_X73Y116/VBRK_EE4A3 VBRK_X79Y116/VBRK_EE4C3 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X26Y114/INT_L.WR1END0->>NN2BEG0 INT_L_X26Y116/INT_L.NN2END0->>IMUX_L16 INT_L_X28Y111/INT_L.SS2END3->>EE4BEG3 INT_L_X28Y111/INT_L.SS2END3->>NR1BEG3 INT_L_X28Y112/INT_L.NR1END3->>WR1BEG_S0 INT_L_X28Y113/INT_L.SS2END3->>SS2BEG3 INT_L_X28Y113/INT_L.SS2END3->>WL1BEG2 INT_L_X28Y115/INT_L.LOGIC_OUTS_L17->>SS2BEG3 INT_L_X32Y111/INT_L.EE4END3->>NN2BEG3 INT_L_X32Y112/INT_L.SR1END3->>ER1BEG_S0 INT_L_X32Y113/INT_L.NN2END3->>IMUX_L6 INT_L_X32Y113/INT_L.NN2END3->>SR1BEG3 INT_R_X27Y113/INT_R.WL1END2->>IMUX22 INT_R_X27Y113/INT_R.WL1END2->>WR1BEG_S0 INT_R_X27Y113/INT_R.WR1END0->>IMUX24 INT_R_X27Y113/INT_R.WR1END0->>IMUX8 INT_R_X33Y113/INT_R.ER1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/tb0.perf.pr_reg[hresp_n_0_][1] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX3 CLBLL_L_X32Y113/CLBLL_L_A2 CLBLL_L_X32Y113/CLBLL_WW4B2 CLBLL_R_X27Y113/CLBLL_IMUX11 CLBLL_R_X27Y113/CLBLL_IMUX27 CLBLL_R_X27Y113/CLBLL_LL_A4 CLBLL_R_X27Y113/CLBLL_LL_B4 CLBLL_R_X27Y113/CLBLL_WW2END1 CLBLL_R_X29Y113/CLBLL_WW4END2 CLBLM_L_X28Y113/CLBLM_WW2END1 CLBLM_L_X30Y113/CLBLM_WW4END2 CLBLM_R_X33Y113/CLBLM_IMUX11 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y113/CLBLM_M_A4 CLBLM_R_X33Y113/CLBLM_M_CQ CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW4B2_1 INT_INTERFACE_R_X31Y113/INT_INTERFACE_WW4B2 INT_L_X28Y113/WW2A1 INT_L_X30Y113/WW4C2 INT_L_X32Y113/IMUX_L3 INT_L_X32Y113/WL1END1 INT_L_X32Y113/WW4A2 INT_R_X27Y113/IMUX11 INT_R_X27Y113/IMUX27 INT_R_X27Y113/WW2END1 INT_R_X29Y113/WW2BEG1 INT_R_X29Y113/WW4END2 INT_R_X31Y113/WW4B2 INT_R_X33Y113/FAN_ALT5 INT_R_X33Y113/FAN_BOUNCE5 INT_R_X33Y113/IMUX11 INT_R_X33Y113/LOGIC_OUTS6 INT_R_X33Y113/WL1BEG1 INT_R_X33Y113/WW4BEG2 VBRK_X73Y118/VBRK_WW4END2 VBRK_X79Y118/VBRK_WW4B2 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X32Y113/INT_L.WL1END1->>IMUX_L3 INT_R_X27Y113/INT_R.WW2END1->>IMUX11 INT_R_X27Y113/INT_R.WW2END1->>IMUX27 INT_R_X29Y113/INT_R.WW4END2->>WW2BEG1 INT_R_X33Y113/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X33Y113/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X33Y113/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X33Y113/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X33Y113/INT_R.LOGIC_OUTS6->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

x0/tb0.perf.pr_reg[hresp_n_0_][0] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX10 CLBLL_L_X32Y113/CLBLL_L_A4 CLBLL_L_X32Y113/CLBLL_WW4B1 CLBLL_R_X27Y113/CLBLL_IMUX15 CLBLL_R_X27Y113/CLBLL_IMUX7 CLBLL_R_X27Y113/CLBLL_LL_A1 CLBLL_R_X27Y113/CLBLL_LL_B1 CLBLL_R_X27Y113/CLBLL_WR1END3 CLBLL_R_X29Y113/CLBLL_WW4END1 CLBLM_L_X28Y113/CLBLM_WR1END3 CLBLM_L_X30Y113/CLBLM_WW4END1 CLBLM_R_X33Y113/CLBLM_IMUX2 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y113/CLBLM_M_A2 CLBLM_R_X33Y113/CLBLM_M_BQ CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_WW4B1_1 INT_INTERFACE_R_X31Y113/INT_INTERFACE_WW4B1 INT_L_X28Y113/WR1BEG3 INT_L_X28Y113/WR1END2 INT_L_X30Y113/WW4C1 INT_L_X32Y113/IMUX_L10 INT_L_X32Y113/WL1END0 INT_L_X32Y113/WW4A1 INT_R_X27Y113/IMUX15 INT_R_X27Y113/IMUX7 INT_R_X27Y113/WR1END3 INT_R_X29Y113/WR1BEG2 INT_R_X29Y113/WW4END1 INT_R_X31Y113/WW4B1 INT_R_X33Y113/IMUX2 INT_R_X33Y113/LOGIC_OUTS5 INT_R_X33Y113/WL1BEG0 INT_R_X33Y113/WW4BEG1 VBRK_X73Y118/VBRK_WW4END1 VBRK_X79Y118/VBRK_WW4B1 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y113/INT_L.WR1END2->>WR1BEG3 INT_L_X32Y113/INT_L.WL1END0->>IMUX_L10 INT_R_X27Y113/INT_R.WR1END3->>IMUX15 INT_R_X27Y113/INT_R.WR1END3->>IMUX7 INT_R_X29Y113/INT_R.WW4END1->>WR1BEG2 INT_R_X33Y113/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X33Y113/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X33Y113/INT_R.LOGIC_OUTS5->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

x0/tb0.perf.pr_reg[split]__0 - 
wires: CLBLL_R_X25Y109/CLBLL_EL1BEG3 CLBLL_R_X25Y109/CLBLL_SW4END0 CLBLL_R_X27Y113/CLBLL_IMUX1 CLBLL_R_X27Y113/CLBLL_IMUX17 CLBLL_R_X27Y113/CLBLL_LL_A3 CLBLL_R_X27Y113/CLBLL_LL_AQ CLBLL_R_X27Y113/CLBLL_LL_B3 CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y109/CLBLM_EL1BEG3 CLBLM_L_X26Y109/CLBLM_IMUX7 CLBLM_L_X26Y109/CLBLM_M_A1 CLBLM_L_X26Y109/CLBLM_SW4END0 INT_L_X26Y109/EL1END3 INT_L_X26Y109/IMUX_L7 INT_L_X26Y109/SW6E0 INT_L_X26Y110/SW6D0 INT_L_X26Y111/SW6C0 INT_L_X26Y112/SW6B0 INT_L_X26Y113/SW6A0 INT_R_X25Y109/EL1BEG3 INT_R_X25Y109/NL1BEG0 INT_R_X25Y109/NL1END_S3_0 INT_R_X25Y109/SW6END0 INT_R_X25Y110/EL1BEG_N3 INT_R_X25Y110/NL1END0 INT_R_X27Y113/IMUX1 INT_R_X27Y113/IMUX17 INT_R_X27Y113/LOGIC_OUTS4 INT_R_X27Y113/SW6BEG0 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X26Y109/INT_L.EL1END3->>IMUX_L7 INT_R_X25Y109/INT_R.SW6END0->>NL1BEG0 INT_R_X25Y110/INT_R.NL1END0->>EL1BEG_N3 INT_R_X27Y113/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X27Y113/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X27Y113/INT_R.LOGIC_OUTS4->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/pv[splmst] - 
wires: CLBLL_R_X27Y113/CLBLL_LL_B CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y111/CLBLM_FAN7 CLBLM_L_X26Y111/CLBLM_M_CE CLBLM_L_X26Y112/CLBLM_FAN7 CLBLM_L_X26Y112/CLBLM_M_CE INT_L_X26Y111/FAN_ALT7 INT_L_X26Y111/FAN_L7 INT_L_X26Y111/SW2END1 INT_L_X26Y112/FAN_ALT7 INT_L_X26Y112/FAN_L7 INT_L_X26Y112/SR1END1 INT_L_X26Y113/SR1BEG1 INT_L_X26Y113/WL1END0 INT_R_X27Y111/SW2A1 INT_R_X27Y112/SL1END1 INT_R_X27Y112/SW2BEG1 INT_R_X27Y113/LOGIC_OUTS13 INT_R_X27Y113/SL1BEG1 INT_R_X27Y113/WL1BEG0 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y111/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y112/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X26Y111/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y111/INT_L.SW2END1->>FAN_ALT7 INT_L_X26Y112/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y112/INT_L.SR1END1->>FAN_ALT7 INT_L_X26Y113/INT_L.WL1END0->>SR1BEG1 INT_R_X27Y112/INT_R.SL1END1->>SW2BEG1 INT_R_X27Y113/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X27Y113/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

tb0.perf.pr[stat][busy]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][hsize][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][hsize][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][hsize][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][hsize][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][hsize][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][hsize][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][idle]_i_1_n_0 - 
wires: CLBLL_R_X27Y112/CLBLL_CTRL0 CLBLL_R_X27Y112/CLBLL_CTRL1 CLBLL_R_X27Y112/CLBLL_LL_SR CLBLL_R_X27Y112/CLBLL_L_SR CLBLL_R_X27Y113/CLBLL_CTRL0 CLBLL_R_X27Y113/CLBLL_LL_C CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS14 CLBLL_R_X27Y113/CLBLL_L_SR INT_R_X27Y112/BYP_ALT4 INT_R_X27Y112/BYP_BOUNCE4 INT_R_X27Y112/CTRL0 INT_R_X27Y112/CTRL1 INT_R_X27Y112/SR1BEG_S0 INT_R_X27Y112/SR1END3 INT_R_X27Y113/BYP_ALT2 INT_R_X27Y113/BYP_BOUNCE2 INT_R_X27Y113/CTRL0 INT_R_X27Y113/FAN_ALT1 INT_R_X27Y113/FAN_BOUNCE1 INT_R_X27Y113/LOGIC_OUTS14 INT_R_X27Y113/SR1BEG3 INT_R_X27Y113/SR1END_N3_3 INT_R_X27Y114/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X27Y112/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X27Y113/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X27Y112/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y112/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X27Y112/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X27Y112/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X27Y112/INT_R.SR1END3->>SR1BEG_S0 INT_R_X27Y113/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X27Y113/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X27Y113/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y113/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X27Y113/INT_R.LOGIC_OUTS14->>BYP_ALT2 INT_R_X27Y113/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

tb0.perf.pr[stat][idle]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_2_n_0 - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX34 CLBLL_R_X29Y115/CLBLL_IMUX42 CLBLL_R_X29Y115/CLBLL_L_C6 CLBLL_R_X29Y115/CLBLL_L_D6 CLBLL_R_X29Y115/CLBLL_SW2A1 CLBLL_R_X29Y118/CLBLL_EL1BEG1 CLBLL_R_X29Y118/CLBLL_LL_C CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y115/CLBLM_SW2A1 CLBLM_L_X30Y116/CLBLM_IMUX35 CLBLM_L_X30Y116/CLBLM_IMUX43 CLBLM_L_X30Y116/CLBLM_M_C6 CLBLM_L_X30Y116/CLBLM_M_D6 CLBLM_L_X30Y118/CLBLM_EL1BEG1 INT_L_X30Y115/SW2A1 INT_L_X30Y116/IMUX_L35 INT_L_X30Y116/IMUX_L43 INT_L_X30Y116/SS2END1 INT_L_X30Y116/SW2BEG1 INT_L_X30Y117/SS2A1 INT_L_X30Y118/EL1END1 INT_L_X30Y118/SS2BEG1 INT_R_X29Y115/IMUX34 INT_R_X29Y115/IMUX42 INT_R_X29Y115/SW2END1 INT_R_X29Y118/EL1BEG1 INT_R_X29Y118/LOGIC_OUTS14 VBRK_X73Y120/VBRK_SW2A1 VBRK_X73Y123/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y118/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X30Y116/INT_L.SS2END1->>IMUX_L35 INT_L_X30Y116/INT_L.SS2END1->>IMUX_L43 INT_L_X30Y116/INT_L.SS2END1->>SW2BEG1 INT_L_X30Y118/INT_L.EL1END1->>SS2BEG1 INT_R_X29Y115/INT_R.SW2END1->>IMUX34 INT_R_X29Y115/INT_R.SW2END1->>IMUX42 INT_R_X29Y118/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

tb0.perf.pr[stat][locked]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][nseq]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/prin[stat][write] - 
wires: CLBLL_R_X25Y115/CLBLL_CTRL0 CLBLL_R_X25Y115/CLBLL_CTRL1 CLBLL_R_X25Y115/CLBLL_LL_SR CLBLL_R_X25Y115/CLBLL_L_SR CLBLL_R_X25Y116/CLBLL_WR1END2 CLBLL_R_X25Y119/CLBLL_CTRL1 CLBLL_R_X25Y119/CLBLL_LL_SR CLBLM_L_X26Y116/CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y116/CLBLM_L_B CLBLM_L_X26Y116/CLBLM_WR1END2 INT_L_X26Y116/LOGIC_OUTS_L9 INT_L_X26Y116/WR1BEG2 INT_R_X25Y115/CTRL0 INT_R_X25Y115/CTRL1 INT_R_X25Y115/SR1END2 INT_R_X25Y116/NN2BEG2 INT_R_X25Y116/SR1BEG2 INT_R_X25Y116/WR1END2 INT_R_X25Y117/NN2A2 INT_R_X25Y118/NN2END2 INT_R_X25Y118/NR1BEG2 INT_R_X25Y119/CTRL1 INT_R_X25Y119/NR1END2 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y115/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X25Y119/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X26Y116/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X26Y116/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_R_X25Y115/INT_R.SR1END2->>CTRL0 INT_R_X25Y115/INT_R.SR1END2->>CTRL1 INT_R_X25Y116/INT_R.WR1END2->>NN2BEG2 INT_R_X25Y116/INT_R.WR1END2->>SR1BEG2 INT_R_X25Y118/INT_R.NN2END2->>NR1BEG2 INT_R_X25Y119/INT_R.NR1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

x0/tb0.tr_reg[ahbactive]__0 - 
wires: CLBLL_R_X27Y115/CLBLL_WW2A1 CLBLL_R_X29Y115/CLBLL_IMUX13 CLBLL_R_X29Y115/CLBLL_IMUX21 CLBLL_R_X29Y115/CLBLL_L_B6 CLBLL_R_X29Y115/CLBLL_L_C4 CLBLM_L_X26Y116/CLBLM_IMUX25 CLBLM_L_X26Y116/CLBLM_L_B5 CLBLM_L_X28Y115/CLBLM_IMUX18 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y115/CLBLM_M_B2 CLBLM_L_X28Y115/CLBLM_M_BQ CLBLM_L_X28Y115/CLBLM_WW2A1 CLBLM_L_X28Y116/CLBLM_IMUX26 CLBLM_L_X28Y116/CLBLM_IMUX43 CLBLM_L_X28Y116/CLBLM_L_B4 CLBLM_L_X28Y116/CLBLM_M_D6 INT_L_X26Y115/NL1BEG1 INT_L_X26Y115/WW2END1 INT_L_X26Y116/IMUX_L25 INT_L_X26Y116/NL1END1 INT_L_X28Y115/ER1BEG2 INT_L_X28Y115/IMUX_L18 INT_L_X28Y115/LOGIC_OUTS_L5 INT_L_X28Y115/NR1BEG1 INT_L_X28Y115/WW2BEG1 INT_L_X28Y116/IMUX_L26 INT_L_X28Y116/IMUX_L43 INT_L_X28Y116/NR1END1 INT_R_X27Y115/WW2A1 INT_R_X29Y115/ER1END2 INT_R_X29Y115/IMUX13 INT_R_X29Y115/IMUX21 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y115/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X26Y115/INT_L.WW2END1->>NL1BEG1 INT_L_X26Y116/INT_L.NL1END1->>IMUX_L25 INT_L_X28Y115/INT_L.LOGIC_OUTS_L5->>ER1BEG2 INT_L_X28Y115/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X28Y115/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X28Y115/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X28Y116/INT_L.NR1END1->>IMUX_L26 INT_L_X28Y116/INT_L.NR1END1->>IMUX_L43 INT_R_X29Y115/INT_R.ER1END2->>IMUX13 INT_R_X29Y115/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

x0/hit2214_in - 
wires: CLBLL_L_X32Y119/CLBLL_LL_A CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS12 CLBLL_L_X32Y119/CLBLL_WW4A0 CLBLL_R_X25Y119/CLBLL_BYP1 CLBLL_R_X25Y119/CLBLL_LL_AX CLBLL_R_X25Y119/CLBLL_WR1END1 CLBLL_R_X27Y118/CLBLL_WW2A3 CLBLL_R_X29Y119/CLBLL_WW4C0 CLBLM_L_X26Y119/CLBLM_WR1END1 CLBLM_L_X28Y118/CLBLM_WW2A3 CLBLM_L_X30Y119/CLBLM_WW4C0 CLK_FEED_X78Y124/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW4A0 INT_L_X26Y118/WW2END3 INT_L_X26Y119/WR1BEG1 INT_L_X26Y119/WW2END_N0_3 INT_L_X28Y118/WW2BEG3 INT_L_X28Y118/WW4END_S0_0 INT_L_X28Y119/WW4END0 INT_L_X30Y119/WW4B0 INT_L_X32Y119/LOGIC_OUTS_L12 INT_L_X32Y119/WW4BEG0 INT_R_X25Y119/BYP1 INT_R_X25Y119/BYP_ALT1 INT_R_X25Y119/WR1END1 INT_R_X27Y118/WW2A3 INT_R_X29Y119/WW4C0 INT_R_X31Y119/WW4A0 VBRK_X73Y124/VBRK_WW4C0 VBRK_X79Y124/VBRK_WW4A0 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y119/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX INT_L_X26Y119/INT_L.WW2END_N0_3->>WR1BEG1 INT_L_X28Y118/INT_L.WW4END_S0_0->>WW2BEG3 INT_L_X32Y119/INT_L.LOGIC_OUTS_L12->>WW4BEG0 INT_R_X25Y119/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y119/INT_R.WR1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][retry]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][seq]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][spdel]_i_2_n_0 - 
wires: CLBLL_R_X25Y109/CLBLL_EL1BEG1 CLBLL_R_X25Y109/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y109/CLBLL_L_A CLBLL_R_X25Y109/CLBLL_L_AMUX CLBLM_L_X26Y109/CLBLM_EL1BEG1 CLBLM_L_X26Y109/CLBLM_IMUX2 CLBLM_L_X26Y109/CLBLM_M_A2 INT_L_X26Y109/EL1END1 INT_L_X26Y109/IMUX_L2 INT_R_X25Y109/EL1BEG1 INT_R_X25Y109/LOGIC_OUTS16 
pips: CLBLL_R_X25Y109/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X25Y109/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X26Y109/INT_L.EL1END1->>IMUX_L2 INT_R_X25Y109/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.perf.pr_reg[splmst_n_0_][1] - 
wires: CLBLM_L_X26Y107/CLBLM_BYP1 CLBLM_L_X26Y107/CLBLM_M_AX CLBLM_L_X26Y109/CLBLM_IMUX1 CLBLM_L_X26Y109/CLBLM_M_A3 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y111/CLBLM_M_AQ INT_L_X26Y107/BYP_ALT1 INT_L_X26Y107/BYP_L1 INT_L_X26Y107/SS2END0 INT_L_X26Y108/SS2A0 INT_L_X26Y109/IMUX_L1 INT_L_X26Y109/SS2BEG0 INT_L_X26Y109/SS2END0 INT_L_X26Y110/SS2A0 INT_L_X26Y111/LOGIC_OUTS_L4 INT_L_X26Y111/SS2BEG0 
pips: CLBLM_L_X26Y107/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y111/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y107/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y107/INT_L.SS2END0->>BYP_ALT1 INT_L_X26Y109/INT_L.SS2END0->>IMUX_L1 INT_L_X26Y109/INT_L.SS2END0->>SS2BEG0 INT_L_X26Y111/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.perf.pr[stat][spdel]_i_3_n_0 - 
wires: CLBLM_L_X26Y109/CLBLM_IMUX11 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y109/CLBLM_M_A4 CLBLM_L_X26Y109/CLBLM_M_B INT_L_X26Y109/IMUX_L11 INT_L_X26Y109/LOGIC_OUTS_L13 
pips: CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y109/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y109/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.perf.pr_reg[splmst_n_0_][0] - 
wires: CLBLM_L_X26Y109/CLBLM_IMUX8 CLBLM_L_X26Y109/CLBLM_M_A5 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y112/CLBLM_M_AQ INT_L_X26Y109/IMUX_L8 INT_L_X26Y109/SL1END0 INT_L_X26Y110/SL1BEG0 INT_L_X26Y110/SS2END0 INT_L_X26Y111/SS2A0 INT_L_X26Y112/LOGIC_OUTS_L4 INT_L_X26Y112/SS2BEG0 
pips: CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y112/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y109/INT_L.SL1END0->>IMUX_L8 INT_L_X26Y110/INT_L.SS2END0->>SL1BEG0 INT_L_X26Y112/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr_reg[stat][spdel]_i_4_n_0 - 
wires: CLBLM_L_X26Y107/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y107/CLBLM_M_AMUX CLBLM_L_X26Y109/CLBLM_IMUX4 CLBLM_L_X26Y109/CLBLM_M_A6 INT_L_X26Y107/LOGIC_OUTS_L20 INT_L_X26Y107/NN2BEG2 INT_L_X26Y108/NN2A2 INT_L_X26Y109/IMUX_L4 INT_L_X26Y109/NN2END2 
pips: CLBLM_L_X26Y107/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X26Y107/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X26Y109/INT_L.NN2END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.perf.pr_reg[splmst_n_0_][2] - 
wires: CLBLL_R_X25Y109/CLBLL_IMUX9 CLBLL_R_X25Y109/CLBLL_L_A5 CLBLL_R_X25Y109/CLBLL_WL1END0 CLBLM_L_X26Y107/CLBLM_IMUX27 CLBLM_L_X26Y107/CLBLM_IMUX4 CLBLM_L_X26Y107/CLBLM_M_A6 CLBLM_L_X26Y107/CLBLM_M_B4 CLBLM_L_X26Y109/CLBLM_IMUX27 CLBLM_L_X26Y109/CLBLM_M_B4 CLBLM_L_X26Y109/CLBLM_WL1END0 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y112/CLBLM_M_BQ INT_L_X26Y107/IMUX_L27 INT_L_X26Y107/IMUX_L4 INT_L_X26Y107/SS2END1 INT_L_X26Y108/SS2A1 INT_L_X26Y109/IMUX_L27 INT_L_X26Y109/SS2BEG1 INT_L_X26Y109/SS2END1 INT_L_X26Y109/WL1BEG0 INT_L_X26Y110/SS2A1 INT_L_X26Y111/SL1END1 INT_L_X26Y111/SS2BEG1 INT_L_X26Y112/LOGIC_OUTS_L5 INT_L_X26Y112/SL1BEG1 INT_R_X25Y109/IMUX9 INT_R_X25Y109/WL1END0 
pips: CLBLL_R_X25Y109/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X26Y107/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y107/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y112/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y107/INT_L.SS2END1->>IMUX_L27 INT_L_X26Y107/INT_L.SS2END1->>IMUX_L4 INT_L_X26Y109/INT_L.SS2END1->>IMUX_L27 INT_L_X26Y109/INT_L.SS2END1->>SS2BEG1 INT_L_X26Y109/INT_L.SS2END1->>WL1BEG0 INT_L_X26Y111/INT_L.SL1END1->>SS2BEG1 INT_L_X26Y112/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_R_X25Y109/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

x0/tb0.perf.pr_reg[splmst_n_0_][3] - 
wires: CLBLL_R_X25Y109/CLBLL_IMUX3 CLBLL_R_X25Y109/CLBLL_L_A2 CLBLL_R_X25Y109/CLBLL_SW2A1 CLBLM_L_X26Y107/CLBLM_IMUX18 CLBLM_L_X26Y107/CLBLM_IMUX2 CLBLM_L_X26Y107/CLBLM_M_A2 CLBLM_L_X26Y107/CLBLM_M_B2 CLBLM_L_X26Y109/CLBLM_IMUX18 CLBLM_L_X26Y109/CLBLM_M_B2 CLBLM_L_X26Y109/CLBLM_SW2A1 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y111/CLBLM_M_BQ INT_L_X26Y107/IMUX_L18 INT_L_X26Y107/IMUX_L2 INT_L_X26Y107/SL1END1 INT_L_X26Y108/SL1BEG1 INT_L_X26Y108/SL1END1 INT_L_X26Y109/IMUX_L18 INT_L_X26Y109/SL1BEG1 INT_L_X26Y109/SL1END1 INT_L_X26Y109/SW2A1 INT_L_X26Y110/SL1BEG1 INT_L_X26Y110/SL1END1 INT_L_X26Y110/SW2BEG1 INT_L_X26Y111/LOGIC_OUTS_L5 INT_L_X26Y111/SL1BEG1 INT_R_X25Y109/IMUX3 INT_R_X25Y109/SW2END1 
pips: CLBLL_R_X25Y109/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X26Y107/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y107/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y111/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y107/INT_L.SL1END1->>IMUX_L18 INT_L_X26Y107/INT_L.SL1END1->>IMUX_L2 INT_L_X26Y108/INT_L.SL1END1->>SL1BEG1 INT_L_X26Y109/INT_L.SL1END1->>IMUX_L18 INT_L_X26Y109/INT_L.SL1END1->>SL1BEG1 INT_L_X26Y110/INT_L.SL1END1->>SL1BEG1 INT_L_X26Y110/INT_L.SL1END1->>SW2BEG1 INT_L_X26Y111/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_R_X25Y109/INT_R.SW2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

tb0.perf.pr[stat][spdel]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][spdel]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][split]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.perf.pr[stat][ws]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tfv[bpfilt] - 
wires: CLBLL_R_X29Y112/CLBLL_SE2A2 CLBLL_R_X29Y114/CLBLL_FAN6 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y114/CLBLL_L_C CLBLL_R_X29Y114/CLBLL_L_CE CLBLL_R_X29Y114/CLBLL_NW2A2 CLBLM_L_X30Y112/CLBLM_SE2A2 CLBLM_L_X30Y114/CLBLM_NW2A2 INT_L_X30Y112/NR1BEG2 INT_L_X30Y112/SE2END2 INT_L_X30Y113/NR1END2 INT_L_X30Y113/NW2BEG2 INT_L_X30Y114/NW2A2 INT_R_X29Y112/SE2A2 INT_R_X29Y113/SE2BEG2 INT_R_X29Y113/SL1END2 INT_R_X29Y114/FAN6 INT_R_X29Y114/FAN_ALT6 INT_R_X29Y114/LOGIC_OUTS10 INT_R_X29Y114/NW2END2 INT_R_X29Y114/SL1BEG2 VBRK_X73Y117/VBRK_SE2A2 VBRK_X73Y119/VBRK_NW2A2 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X30Y112/INT_L.SE2END2->>NR1BEG2 INT_L_X30Y113/INT_L.NR1END2->>NW2BEG2 INT_R_X29Y113/INT_R.SL1END2->>SE2BEG2 INT_R_X29Y114/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y114/INT_R.LOGIC_OUTS10->>SL1BEG2 INT_R_X29Y114/INT_R.NW2END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

tb0.tpf.tfr[fw]_i_2_n_0 - 
wires: CLBLL_R_X29Y114/CLBLL_IMUX21 CLBLL_R_X29Y114/CLBLL_L_C4 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS13 CLBLM_L_X28Y114/CLBLM_M_B CLBLM_L_X28Y115/CLBLM_IMUX42 CLBLM_L_X28Y115/CLBLM_L_D6 INT_L_X28Y114/ER1BEG2 INT_L_X28Y114/LOGIC_OUTS_L13 INT_L_X28Y114/NR1BEG1 INT_L_X28Y115/IMUX_L42 INT_L_X28Y115/NR1END1 INT_R_X29Y114/ER1END2 INT_R_X29Y114/IMUX21 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X28Y114/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X28Y114/INT_L.LOGIC_OUTS_L13->>ER1BEG2 INT_L_X28Y114/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X28Y115/INT_L.NR1END1->>IMUX_L42 INT_R_X29Y114/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tpf.tfr[mmask][15]_i_1_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_FAN6 CLBLL_L_X32Y115/CLBLL_L_CE CLBLL_L_X32Y120/CLBLL_FAN6 CLBLL_L_X32Y120/CLBLL_L_CE CLBLL_L_X32Y121/CLBLL_EE4C1 CLBLL_R_X27Y119/CLBLL_SE2A3 CLBLL_R_X27Y120/CLBLL_FAN7 CLBLL_R_X27Y120/CLBLL_LL_CE CLBLL_R_X27Y120/CLBLL_SW2A3 CLBLL_R_X29Y119/CLBLL_NE2A1 CLBLL_R_X29Y119/CLBLL_SE4C1 CLBLL_R_X29Y121/CLBLL_EE4A1 CLBLL_R_X29Y121/CLBLL_FAN7 CLBLL_R_X29Y121/CLBLL_LL_CE CLBLM_L_X28Y116/CLBLM_FAN7 CLBLM_L_X28Y116/CLBLM_M_CE CLBLM_L_X28Y118/CLBLM_FAN7 CLBLM_L_X28Y118/CLBLM_M_CE CLBLM_L_X28Y119/CLBLM_SE2A3 CLBLM_L_X28Y120/CLBLM_SW2A3 CLBLM_L_X28Y121/CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y121/CLBLM_LOGIC_OUTS23 CLBLM_L_X28Y121/CLBLM_M_D CLBLM_L_X28Y121/CLBLM_M_DMUX CLBLM_L_X30Y117/CLBLM_FAN7 CLBLM_L_X30Y117/CLBLM_M_CE CLBLM_L_X30Y119/CLBLM_FAN6 CLBLM_L_X30Y119/CLBLM_L_CE CLBLM_L_X30Y119/CLBLM_NE2A1 CLBLM_L_X30Y119/CLBLM_SE4C1 CLBLM_L_X30Y121/CLBLM_EE4A1 CLBLM_L_X34Y114/CLBLM_WW2END1 CLBLM_L_X34Y121/CLBLM_ER1BEG1 CLBLM_L_X34Y121/CLBLM_FAN6 CLBLM_L_X34Y121/CLBLM_L_CE CLBLM_R_X33Y114/CLBLM_WW2END1 CLBLM_R_X33Y121/CLBLM_ER1BEG1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_EE4C1_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_EE4C1 INT_L_X28Y116/FAN_ALT3 INT_L_X28Y116/FAN_ALT7 INT_L_X28Y116/FAN_BOUNCE3 INT_L_X28Y116/FAN_L7 INT_L_X28Y116/SS2END3 INT_L_X28Y117/SS2A3 INT_L_X28Y117/SS2END_N0_3 INT_L_X28Y118/FAN_ALT3 INT_L_X28Y118/FAN_ALT7 INT_L_X28Y118/FAN_BOUNCE3 INT_L_X28Y118/FAN_L7 INT_L_X28Y118/SE2A1 INT_L_X28Y118/SL1END3 INT_L_X28Y118/SS2BEG3 INT_L_X28Y119/SE2BEG1 INT_L_X28Y119/SE2END3 INT_L_X28Y119/SL1BEG3 INT_L_X28Y119/SS2END1 INT_L_X28Y120/SS2A1 INT_L_X28Y120/SW2A3 INT_L_X28Y121/EE4BEG1 INT_L_X28Y121/EL1BEG2 INT_L_X28Y121/LOGIC_OUTS_L15 INT_L_X28Y121/LOGIC_OUTS_L23 INT_L_X28Y121/NN2BEG1 INT_L_X28Y121/SS2BEG1 INT_L_X28Y121/SW2BEG3 INT_L_X28Y122/NN2A1 INT_L_X28Y123/NN2END1 INT_L_X28Y123/SE6BEG1 INT_L_X30Y117/FAN_ALT7 INT_L_X30Y117/FAN_L7 INT_L_X30Y117/SS2END1 INT_L_X30Y118/SS2A1 INT_L_X30Y119/FAN_ALT6 INT_L_X30Y119/FAN_L6 INT_L_X30Y119/NE2END1 INT_L_X30Y119/SE6END1 INT_L_X30Y119/SS2BEG1 INT_L_X30Y121/EE4B1 INT_L_X32Y115/FAN_ALT6 INT_L_X32Y115/FAN_L6 INT_L_X32Y115/NW2END2 INT_L_X32Y120/FAN_ALT6 INT_L_X32Y120/FAN_L6 INT_L_X32Y120/SL1END1 INT_L_X32Y121/EE4END1 INT_L_X32Y121/EL1BEG0 INT_L_X32Y121/SL1BEG1 INT_L_X34Y114/WW2A1 INT_L_X34Y120/SE2A1 INT_L_X34Y121/ER1END1 INT_L_X34Y121/FAN_ALT6 INT_L_X34Y121/FAN_L6 INT_L_X34Y121/SE2BEG1 INT_R_X27Y119/SE2A3 INT_R_X27Y120/FAN7 INT_R_X27Y120/FAN_ALT3 INT_R_X27Y120/FAN_ALT7 INT_R_X27Y120/FAN_BOUNCE3 INT_R_X27Y120/SE2BEG3 INT_R_X27Y120/SW2END3 INT_R_X27Y121/SW2END_N0_3 INT_R_X29Y118/NE2BEG1 INT_R_X29Y118/SE2END1 INT_R_X29Y119/NE2A1 INT_R_X29Y119/SE6E1 INT_R_X29Y120/SE6D1 INT_R_X29Y121/EE4A1 INT_R_X29Y121/EL1END2 INT_R_X29Y121/FAN7 INT_R_X29Y121/FAN_ALT7 INT_R_X29Y121/SE6C1 INT_R_X29Y122/SE6B1 INT_R_X29Y123/SE6A1 INT_R_X31Y121/EE4C1 INT_R_X33Y114/NW2BEG2 INT_R_X33Y114/WW2END1 INT_R_X33Y115/NW2A2 INT_R_X33Y120/EL1END_S3_0 INT_R_X33Y121/EL1END0 INT_R_X33Y121/ER1BEG1 INT_R_X35Y114/SS6END1 INT_R_X35Y114/WW2BEG1 INT_R_X35Y115/SS6E1 INT_R_X35Y116/SS6D1 INT_R_X35Y117/SS6C1 INT_R_X35Y118/SS6B1 INT_R_X35Y119/SS6A1 INT_R_X35Y120/SE2END1 INT_R_X35Y120/SS6BEG1 VBRK_X73Y124/VBRK_NE2A1 VBRK_X73Y124/VBRK_SE4C1 VBRK_X73Y126/VBRK_EE4A1 VBRK_X79Y126/VBRK_EE4C1 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y120/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y120/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y121/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X28Y116/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y118/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y121/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X28Y121/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y121/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X30Y117/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y119/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X34Y121/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X28Y116/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X28Y116/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y116/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X28Y116/INT_L.SS2END3->>FAN_ALT3 INT_L_X28Y118/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X28Y118/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y118/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X28Y118/INT_L.SL1END3->>FAN_ALT3 INT_L_X28Y118/INT_L.SL1END3->>SS2BEG3 INT_L_X28Y119/INT_L.SE2END3->>SL1BEG3 INT_L_X28Y119/INT_L.SS2END1->>SE2BEG1 INT_L_X28Y121/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_L_X28Y121/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_L_X28Y121/INT_L.LOGIC_OUTS_L23->>EE4BEG1 INT_L_X28Y121/INT_L.LOGIC_OUTS_L23->>NN2BEG1 INT_L_X28Y121/INT_L.LOGIC_OUTS_L23->>SS2BEG1 INT_L_X28Y123/INT_L.NN2END1->>SE6BEG1 INT_L_X30Y117/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y117/INT_L.SS2END1->>FAN_ALT7 INT_L_X30Y119/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y119/INT_L.NE2END1->>FAN_ALT6 INT_L_X30Y119/INT_L.SE6END1->>SS2BEG1 INT_L_X32Y115/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y115/INT_L.NW2END2->>FAN_ALT6 INT_L_X32Y120/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y120/INT_L.SL1END1->>FAN_ALT6 INT_L_X32Y121/INT_L.EE4END1->>EL1BEG0 INT_L_X32Y121/INT_L.EE4END1->>SL1BEG1 INT_L_X34Y121/INT_L.ER1END1->>FAN_ALT6 INT_L_X34Y121/INT_L.ER1END1->>SE2BEG1 INT_L_X34Y121/INT_L.FAN_ALT6->>FAN_L6 INT_R_X27Y120/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y120/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y120/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X27Y120/INT_R.SW2END3->>FAN_ALT3 INT_R_X27Y120/INT_R.SW2END3->>SE2BEG3 INT_R_X29Y118/INT_R.SE2END1->>NE2BEG1 INT_R_X29Y121/INT_R.EL1END2->>FAN_ALT7 INT_R_X29Y121/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y114/INT_R.WW2END1->>NW2BEG2 INT_R_X33Y121/INT_R.EL1END0->>ER1BEG1 INT_R_X35Y114/INT_R.SS6END1->>WW2BEG1 INT_R_X35Y120/INT_R.SE2END1->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

tb0.tpf.tfr[mmask][15]_i_2_n_0 - 
wires: CLBLM_L_X28Y121/CLBLM_IMUX44 CLBLM_L_X28Y121/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y121/CLBLM_M_C CLBLM_L_X28Y121/CLBLM_M_D4 INT_L_X28Y121/IMUX_L44 INT_L_X28Y121/LOGIC_OUTS_L14 
pips: CLBLM_L_X28Y121/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y121/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y121/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[ahbactive]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tr_reg[sample]__0 - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX26 CLBLL_R_X29Y115/CLBLL_IMUX33 CLBLL_R_X29Y115/CLBLL_L_B4 CLBLL_R_X29Y115/CLBLL_L_C1 CLBLL_R_X29Y115/CLBLL_NW2A1 CLBLM_L_X28Y114/CLBLM_IMUX22 CLBLM_L_X28Y114/CLBLM_M_C3 CLBLM_L_X28Y115/CLBLM_IMUX12 CLBLM_L_X28Y115/CLBLM_M_B6 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y114/CLBLM_L_BQ CLBLM_L_X30Y115/CLBLM_NW2A1 INT_L_X28Y114/IMUX_L22 INT_L_X28Y114/SR1END2 INT_L_X28Y115/IMUX_L12 INT_L_X28Y115/SR1BEG2 INT_L_X28Y115/WR1END2 INT_L_X30Y114/LOGIC_OUTS_L1 INT_L_X30Y114/NW2BEG1 INT_L_X30Y115/NW2A1 INT_R_X29Y115/IMUX26 INT_R_X29Y115/IMUX33 INT_R_X29Y115/NW2END1 INT_R_X29Y115/WR1BEG2 VBRK_X73Y120/VBRK_NW2A1 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X28Y114/INT_L.SR1END2->>IMUX_L22 INT_L_X28Y115/INT_L.WR1END2->>IMUX_L12 INT_L_X28Y115/INT_L.WR1END2->>SR1BEG2 INT_L_X30Y114/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X29Y115/INT_R.NW2END1->>IMUX26 INT_R_X29Y115/INT_R.NW2END1->>IMUX33 INT_R_X29Y115/INT_R.NW2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

trin[aindex][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[aindex][6]_i_3_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_EE4A2 CLBLL_L_X32Y116/CLBLL_IMUX11 CLBLL_L_X32Y116/CLBLL_IMUX12 CLBLL_L_X32Y116/CLBLL_LL_A4 CLBLL_L_X32Y116/CLBLL_LL_B6 CLBLL_L_X32Y117/CLBLL_IMUX8 CLBLL_L_X32Y117/CLBLL_LL_A5 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y114/CLBLM_L_AMUX CLBLM_L_X34Y114/CLBLM_EE4C2 CLBLM_L_X34Y114/CLBLM_WR1END3 CLBLM_L_X34Y116/CLBLM_IMUX10 CLBLM_L_X34Y116/CLBLM_IMUX25 CLBLM_L_X34Y116/CLBLM_IMUX34 CLBLM_L_X34Y116/CLBLM_IMUX41 CLBLM_L_X34Y116/CLBLM_L_A4 CLBLM_L_X34Y116/CLBLM_L_B5 CLBLM_L_X34Y116/CLBLM_L_C6 CLBLM_L_X34Y116/CLBLM_L_D1 CLBLM_R_X33Y114/CLBLM_EE4C2 CLBLM_R_X33Y114/CLBLM_WR1END3 CLK_FEED_X78Y119/CLK_FEED_EE4A2 INT_INTERFACE_R_X31Y114/INT_INTERFACE_EE4A2 INT_L_X30Y114/EE4BEG2 INT_L_X30Y114/LOGIC_OUTS_L16 INT_L_X32Y114/EE4B2 INT_L_X32Y114/NN2BEG2 INT_L_X32Y114/WL1END1 INT_L_X32Y114/WR1END_S1_0 INT_L_X32Y115/NN2A2 INT_L_X32Y115/NN2BEG0 INT_L_X32Y115/WR1END0 INT_L_X32Y116/FAN_ALT5 INT_L_X32Y116/FAN_BOUNCE5 INT_L_X32Y116/IMUX_L11 INT_L_X32Y116/IMUX_L12 INT_L_X32Y116/NN2A0 INT_L_X32Y116/NN2END2 INT_L_X32Y116/NN2END_S2_0 INT_L_X32Y117/IMUX_L8 INT_L_X32Y117/NN2END0 INT_L_X34Y114/EE4END2 INT_L_X34Y114/NR1BEG2 INT_L_X34Y114/WR1BEG3 INT_L_X34Y115/NL1BEG1 INT_L_X34Y115/NR1END2 INT_L_X34Y116/IMUX_L10 INT_L_X34Y116/IMUX_L25 INT_L_X34Y116/IMUX_L34 INT_L_X34Y116/IMUX_L41 INT_L_X34Y116/NL1END1 INT_R_X31Y114/EE4A2 INT_R_X33Y114/EE4C2 INT_R_X33Y114/WL1BEG1 INT_R_X33Y114/WR1BEG_S0 INT_R_X33Y114/WR1END3 INT_R_X33Y115/WR1BEG0 VBRK_X79Y119/VBRK_EE4A2 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X30Y114/INT_L.LOGIC_OUTS_L16->>EE4BEG2 INT_L_X32Y114/INT_L.WL1END1->>NN2BEG2 INT_L_X32Y115/INT_L.WR1END0->>NN2BEG0 INT_L_X32Y116/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X32Y116/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X32Y116/INT_L.NN2END2->>FAN_ALT5 INT_L_X32Y116/INT_L.NN2END2->>IMUX_L12 INT_L_X32Y117/INT_L.NN2END0->>IMUX_L8 INT_L_X34Y114/INT_L.EE4END2->>NR1BEG2 INT_L_X34Y114/INT_L.EE4END2->>WR1BEG3 INT_L_X34Y115/INT_L.NR1END2->>NL1BEG1 INT_L_X34Y116/INT_L.NL1END1->>IMUX_L10 INT_L_X34Y116/INT_L.NL1END1->>IMUX_L25 INT_L_X34Y116/INT_L.NL1END1->>IMUX_L34 INT_L_X34Y116/INT_L.NL1END1->>IMUX_L41 INT_R_X33Y114/INT_R.WR1END3->>WL1BEG1 INT_R_X33Y114/INT_R.WR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

trin[aindex][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[aindex][2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[aindex][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[aindex][4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[aindex][4]_i_2_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_IMUX24 CLBLL_L_X32Y116/CLBLL_LL_B5 CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS16 CLBLL_L_X32Y116/CLBLL_L_AMUX INT_L_X32Y115/BYP_ALT2 INT_L_X32Y115/BYP_BOUNCE2 INT_L_X32Y115/SL1END2 INT_L_X32Y116/BYP_BOUNCE_N3_2 INT_L_X32Y116/IMUX_L24 INT_L_X32Y116/LOGIC_OUTS_L16 INT_L_X32Y116/SL1BEG2 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X32Y115/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X32Y115/INT_L.SL1END2->>BYP_ALT2 INT_L_X32Y116/INT_L.BYP_BOUNCE_N3_2->>IMUX_L24 INT_L_X32Y116/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[aindex][5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[aindex][5]_i_2_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y116/CLBLL_L_A CLBLM_L_X34Y116/CLBLM_IMUX9 CLBLM_L_X34Y116/CLBLM_L_A5 CLBLM_L_X34Y116/CLBLM_NE2A0 CLBLM_R_X33Y116/CLBLM_NE2A0 INT_L_X32Y115/SE2A0 INT_L_X32Y116/LOGIC_OUTS_L8 INT_L_X32Y116/SE2BEG0 INT_L_X34Y115/NE2END_S3_0 INT_L_X34Y116/IMUX_L9 INT_L_X34Y116/NE2END0 INT_R_X33Y115/NE2BEG0 INT_R_X33Y115/SE2END0 INT_R_X33Y116/NE2A0 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X34Y116/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X32Y116/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_L_X34Y116/INT_L.NE2END0->>IMUX_L9 INT_R_X33Y115/INT_R.SE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[aindex][6]_i_1_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_FAN7 CLBLL_L_X32Y116/CLBLL_LL_CE CLBLL_L_X32Y117/CLBLL_FAN7 CLBLL_L_X32Y117/CLBLL_LL_CE CLBLM_L_X34Y116/CLBLM_FAN6 CLBLM_L_X34Y116/CLBLM_LOGIC_OUTS11 CLBLM_L_X34Y116/CLBLM_L_CE CLBLM_L_X34Y116/CLBLM_L_D CLBLM_L_X34Y116/CLBLM_WW2A3 CLBLM_L_X34Y117/CLBLM_NW2A3 CLBLM_R_X33Y116/CLBLM_WW2A3 CLBLM_R_X33Y117/CLBLM_NW2A3 INT_L_X32Y116/FAN_ALT3 INT_L_X32Y116/FAN_ALT7 INT_L_X32Y116/FAN_BOUNCE3 INT_L_X32Y116/FAN_L7 INT_L_X32Y116/WW2END3 INT_L_X32Y117/FAN_ALT7 INT_L_X32Y117/FAN_L7 INT_L_X32Y117/WL1END1 INT_L_X32Y117/WW2END_N0_3 INT_L_X34Y116/FAN_ALT1 INT_L_X34Y116/FAN_ALT6 INT_L_X34Y116/FAN_BOUNCE1 INT_L_X34Y116/FAN_L6 INT_L_X34Y116/LOGIC_OUTS_L11 INT_L_X34Y116/NW2BEG3 INT_L_X34Y116/WW2BEG3 INT_L_X34Y117/NW2A3 INT_R_X33Y116/WW2A3 INT_R_X33Y117/NW2END3 INT_R_X33Y117/WL1BEG1 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X32Y117/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X34Y116/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X34Y116/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X32Y116/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X32Y116/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y116/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X32Y116/INT_L.WW2END3->>FAN_ALT3 INT_L_X32Y117/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y117/INT_L.WL1END1->>FAN_ALT7 INT_L_X34Y116/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X34Y116/INT_L.FAN_ALT6->>FAN_L6 INT_L_X34Y116/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X34Y116/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 INT_L_X34Y116/INT_L.LOGIC_OUTS_L11->>NW2BEG3 INT_L_X34Y116/INT_L.LOGIC_OUTS_L11->>WW2BEG3 INT_R_X33Y117/INT_R.NW2END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

trin[aindex][6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[aindex][6]_i_4_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_IMUX4 CLBLL_L_X32Y117/CLBLL_LL_A6 CLBLL_L_X32Y117/CLBLL_LL_C CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS14 INT_L_X32Y117/IMUX_L4 INT_L_X32Y117/LOGIC_OUTS_L14 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X32Y117/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X32Y117/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[delaycnt][6]_i_4_n_0 - 
wires: CLBLL_R_X29Y114/CLBLL_IMUX37 CLBLL_R_X29Y114/CLBLL_L_D4 CLBLL_R_X29Y114/CLBLL_WL1END2 CLBLM_L_X30Y114/CLBLM_IMUX9 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y114/CLBLM_L_A5 CLBLM_L_X30Y114/CLBLM_L_D CLBLM_L_X30Y114/CLBLM_WL1END2 INT_L_X30Y114/IMUX_L9 INT_L_X30Y114/LOGIC_OUTS_L11 INT_L_X30Y114/SR1BEG_S0 INT_L_X30Y114/WL1BEG2 INT_R_X29Y114/IMUX37 INT_R_X29Y114/WL1END2 VBRK_X73Y119/VBRK_WL1END2 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X30Y114/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X30Y114/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_L_X30Y114/INT_L.SR1BEG_S0->>IMUX_L9 INT_R_X29Y114/INT_R.WL1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

x0/trin[bphit] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_2_n_0 - 
wires: CLBLL_R_X27Y117/CLBLL_IMUX14 CLBLL_R_X27Y117/CLBLL_L_B1 CLBLL_R_X27Y117/CLBLL_WL1END2 CLBLL_R_X29Y117/CLBLL_IMUX15 CLBLL_R_X29Y117/CLBLL_IMUX31 CLBLL_R_X29Y117/CLBLL_LL_B1 CLBLL_R_X29Y117/CLBLL_LL_C5 CLBLL_R_X29Y117/CLBLL_SW2A3 CLBLL_R_X29Y118/CLBLL_SE4C3 CLBLM_L_X28Y117/CLBLM_IMUX39 CLBLM_L_X28Y117/CLBLM_L_D3 CLBLM_L_X28Y117/CLBLM_WL1END2 CLBLM_L_X28Y120/CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y120/CLBLM_L_D CLBLM_L_X30Y117/CLBLM_SW2A3 CLBLM_L_X30Y118/CLBLM_SE4C3 INT_L_X28Y117/IMUX_L39 INT_L_X28Y117/SS2END3 INT_L_X28Y117/WL1BEG2 INT_L_X28Y118/SS2A3 INT_L_X28Y118/SS2END_N0_3 INT_L_X28Y119/SL1END3 INT_L_X28Y119/SS2BEG3 INT_L_X28Y120/LOGIC_OUTS_L11 INT_L_X28Y120/NN2BEG3 INT_L_X28Y120/SL1BEG3 INT_L_X28Y121/NN2A3 INT_L_X28Y122/NN2END3 INT_L_X28Y122/SE6BEG3 INT_L_X30Y117/SW2A3 INT_L_X30Y118/SE6END3 INT_L_X30Y118/SW2BEG3 INT_R_X27Y117/IMUX14 INT_R_X27Y117/WL1END2 INT_R_X29Y117/IMUX15 INT_R_X29Y117/IMUX31 INT_R_X29Y117/SW2END3 INT_R_X29Y118/SE6E3 INT_R_X29Y118/SW2END_N0_3 INT_R_X29Y119/SE6D3 INT_R_X29Y120/SE6C3 INT_R_X29Y121/SE6B3 INT_R_X29Y122/SE6A3 VBRK_X73Y122/VBRK_SW2A3 VBRK_X73Y123/VBRK_SE4C3 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y120/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X28Y117/INT_L.SS2END3->>IMUX_L39 INT_L_X28Y117/INT_L.SS2END3->>WL1BEG2 INT_L_X28Y119/INT_L.SL1END3->>SS2BEG3 INT_L_X28Y120/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X28Y120/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_L_X28Y122/INT_L.NN2END3->>SE6BEG3 INT_L_X30Y118/INT_L.SE6END3->>SW2BEG3 INT_R_X27Y117/INT_R.WL1END2->>IMUX14 INT_R_X29Y117/INT_R.SW2END3->>IMUX15 INT_R_X29Y117/INT_R.SW2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

tb0.tr[bphit]_i_3_n_0 - 
wires: CLBLL_R_X27Y117/CLBLL_IMUX13 CLBLL_R_X27Y117/CLBLL_L_B6 CLBLL_R_X27Y117/CLBLL_NW2A3 CLBLL_R_X29Y114/CLBLL_IMUX4 CLBLL_R_X29Y114/CLBLL_LL_A6 CLBLL_R_X29Y115/CLBLL_SW2A2 CLBLL_R_X29Y116/CLBLL_WW2A2 CLBLM_L_X28Y117/CLBLM_NW2A3 CLBLM_L_X30Y115/CLBLM_SW2A2 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y116/CLBLM_M_C CLBLM_L_X30Y116/CLBLM_WW2A2 INT_L_X28Y116/NW2BEG3 INT_L_X28Y116/WW2END2 INT_L_X28Y117/NW2A3 INT_L_X30Y115/SW2A2 INT_L_X30Y116/LOGIC_OUTS_L14 INT_L_X30Y116/SW2BEG2 INT_L_X30Y116/WW2BEG2 INT_R_X27Y117/IMUX13 INT_R_X27Y117/NW2END3 INT_R_X29Y114/IMUX4 INT_R_X29Y114/SL1END2 INT_R_X29Y115/SL1BEG2 INT_R_X29Y115/SW2END2 INT_R_X29Y116/WW2A2 VBRK_X73Y120/VBRK_SW2A2 VBRK_X73Y121/VBRK_WW2A2 
pips: CLBLL_R_X27Y117/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y116/INT_L.WW2END2->>NW2BEG3 INT_L_X30Y116/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_L_X30Y116/INT_L.LOGIC_OUTS_L14->>WW2BEG2 INT_R_X27Y117/INT_R.NW2END3->>IMUX13 INT_R_X29Y114/INT_R.SL1END2->>IMUX4 INT_R_X29Y115/INT_R.SW2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[bphit]_i_10_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y119/CLBLL_L_A CLBLL_L_X32Y119/CLBLL_WW2A0 CLBLM_L_X30Y119/CLBLM_IMUX42 CLBLM_L_X30Y119/CLBLM_L_D6 CLK_FEED_X78Y124/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y119/INT_INTERFACE_WW2A0 INT_L_X30Y119/IMUX_L42 INT_L_X30Y119/WW2END0 INT_L_X32Y119/LOGIC_OUTS_L8 INT_L_X32Y119/WW2BEG0 INT_R_X31Y119/WW2A0 VBRK_X79Y124/VBRK_WW2A0 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X30Y119/INT_L.WW2END0->>IMUX_L42 INT_L_X32Y119/INT_L.LOGIC_OUTS_L8->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_27_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y118/CLBLL_L_C CLBLL_L_X32Y119/CLBLL_IMUX10 CLBLL_L_X32Y119/CLBLL_L_A4 INT_L_X32Y118/LOGIC_OUTS_L10 INT_L_X32Y118/NL1BEG1 INT_L_X32Y119/IMUX_L10 INT_L_X32Y119/NL1END1 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X32Y118/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X32Y119/INT_L.NL1END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_28_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX0 CLBLL_L_X32Y119/CLBLL_LL_C CLBLL_L_X32Y119/CLBLL_LL_CMUX CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS22 CLBLL_L_X32Y119/CLBLL_L_A3 INT_L_X32Y119/IMUX_L0 INT_L_X32Y119/LOGIC_OUTS_L22 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y119/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X32Y119/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X32Y119/INT_L.LOGIC_OUTS_L22->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_29_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX3 CLBLL_L_X32Y119/CLBLL_L_A2 CLBLM_L_X34Y119/CLBLM_WW2A1 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y121/CLBLM_M_B CLBLM_R_X33Y119/CLBLM_WW2A1 INT_L_X32Y119/IMUX_L3 INT_L_X32Y119/WW2END1 INT_L_X34Y119/SS2END1 INT_L_X34Y119/WW2BEG1 INT_L_X34Y120/SS2A1 INT_L_X34Y121/LOGIC_OUTS_L13 INT_L_X34Y121/SS2BEG1 INT_R_X33Y119/WW2A1 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X34Y121/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X32Y119/INT_L.WW2END1->>IMUX_L3 INT_L_X34Y119/INT_L.SS2END1->>WW2BEG1 INT_L_X34Y121/INT_L.LOGIC_OUTS_L13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_30_n_0 - 
wires: CLBLL_L_X32Y119/CLBLL_IMUX9 CLBLL_L_X32Y119/CLBLL_L_A5 CLBLM_L_X34Y118/CLBLM_WL1END0 CLBLM_L_X34Y119/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y119/CLBLM_M_B CLBLM_R_X33Y118/CLBLM_WL1END0 INT_L_X32Y119/IMUX_L9 INT_L_X32Y119/NW2END1 INT_L_X34Y118/SL1END1 INT_L_X34Y118/WL1BEG0 INT_L_X34Y119/LOGIC_OUTS_L13 INT_L_X34Y119/SL1BEG1 INT_R_X33Y118/NW2BEG1 INT_R_X33Y118/WL1END0 INT_R_X33Y119/NW2A1 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X34Y119/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X32Y119/INT_L.NW2END1->>IMUX_L9 INT_L_X34Y118/INT_L.SL1END1->>WL1BEG0 INT_L_X34Y119/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_R_X33Y118/INT_R.WL1END0->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_11_n_0 - 
wires: CLBLM_L_X30Y119/CLBLM_IMUX41 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y119/CLBLM_L_A CLBLM_L_X30Y119/CLBLM_L_D1 INT_L_X30Y119/IMUX_L41 INT_L_X30Y119/LOGIC_OUTS_L8 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X30Y119/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y119/INT_L.LOGIC_OUTS_L8->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_12_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y117/CLBLL_L_D CLBLL_L_X32Y123/CLBLL_WW4A3 CLBLL_R_X27Y122/CLBLL_SE4BEG2 CLBLL_R_X27Y122/CLBLL_SW2A2 CLBLL_R_X29Y119/CLBLL_NE2A2 CLBLL_R_X29Y123/CLBLL_WW4C3 CLBLM_L_X28Y122/CLBLM_SE4BEG2 CLBLM_L_X28Y122/CLBLM_SW2A2 CLBLM_L_X30Y119/CLBLM_IMUX36 CLBLM_L_X30Y119/CLBLM_L_D2 CLBLM_L_X30Y119/CLBLM_NE2A2 CLBLM_L_X30Y123/CLBLM_WW4C3 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4A3_2 INT_INTERFACE_R_X31Y123/INT_INTERFACE_WW4A3 INT_L_X28Y118/SE6E2 INT_L_X28Y119/SE6D2 INT_L_X28Y120/SE6C2 INT_L_X28Y121/SE6B2 INT_L_X28Y122/SE6A2 INT_L_X28Y122/SW2A2 INT_L_X28Y123/SW2BEG2 INT_L_X28Y123/WW4END3 INT_L_X30Y119/IMUX_L36 INT_L_X30Y119/NE2END2 INT_L_X30Y123/WW4B3 INT_L_X32Y117/LOGIC_OUTS_L11 INT_L_X32Y117/NN6BEG3 INT_L_X32Y118/NN6A3 INT_L_X32Y119/NN6B3 INT_L_X32Y120/NN6C3 INT_L_X32Y121/NN6D3 INT_L_X32Y122/NN6E3 INT_L_X32Y123/NN6END3 INT_L_X32Y123/WW4BEG3 INT_R_X27Y122/SE6BEG2 INT_R_X27Y122/SW2END2 INT_R_X29Y118/NE2BEG2 INT_R_X29Y118/SE6END2 INT_R_X29Y119/NE2A2 INT_R_X29Y123/WW4C3 INT_R_X31Y123/WW4A3 VBRK_X73Y124/VBRK_NE2A2 VBRK_X73Y128/VBRK_WW4C3 VBRK_X79Y128/VBRK_WW4A3 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X28Y123/INT_L.WW4END3->>SW2BEG2 INT_L_X30Y119/INT_L.NE2END2->>IMUX_L36 INT_L_X32Y117/INT_L.LOGIC_OUTS_L11->>NN6BEG3 INT_L_X32Y123/INT_L.NN6END3->>WW4BEG3 INT_R_X27Y122/INT_R.SW2END2->>SE6BEG2 INT_R_X29Y118/INT_R.SE6END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_13_n_0 - 
wires: CLBLM_L_X30Y119/CLBLM_IMUX46 CLBLM_L_X30Y119/CLBLM_L_D5 CLBLM_L_X30Y120/CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y120/CLBLM_L_D INT_L_X30Y119/IMUX_L46 INT_L_X30Y119/SL1END3 INT_L_X30Y120/LOGIC_OUTS_L11 INT_L_X30Y120/SL1BEG3 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X30Y120/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X30Y119/INT_L.SL1END3->>IMUX_L46 INT_L_X30Y120/INT_L.LOGIC_OUTS_L11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_31_n_0 - 
wires: CLBLL_R_X29Y120/CLBLL_NE2A3 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y116/CLBLM_M_D CLBLM_L_X30Y120/CLBLM_IMUX46 CLBLM_L_X30Y120/CLBLM_L_D5 CLBLM_L_X30Y120/CLBLM_NE2A3 INT_L_X28Y116/LOGIC_OUTS_L15 INT_L_X28Y116/NE2BEG3 INT_L_X28Y117/NE2A3 INT_L_X30Y120/IMUX_L46 INT_L_X30Y120/NE2END3 INT_R_X29Y117/NE2END3 INT_R_X29Y117/NN2BEG3 INT_R_X29Y118/NN2A3 INT_R_X29Y119/NE2BEG3 INT_R_X29Y119/NN2END3 INT_R_X29Y120/NE2A3 VBRK_X73Y125/VBRK_NE2A3 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X28Y116/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_L_X30Y120/INT_L.NE2END3->>IMUX_L46 INT_R_X29Y117/INT_R.NE2END3->>NN2BEG3 INT_R_X29Y119/INT_R.NN2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_32_n_0 - 
wires: CLBLM_L_X30Y120/CLBLM_IMUX42 CLBLM_L_X30Y120/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y120/CLBLM_L_B CLBLM_L_X30Y120/CLBLM_L_D6 INT_L_X30Y120/IMUX_L42 INT_L_X30Y120/LOGIC_OUTS_L9 
pips: CLBLM_L_X30Y120/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X30Y120/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y120/INT_L.LOGIC_OUTS_L9->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_14_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX15 CLBLL_R_X29Y118/CLBLL_LL_B1 CLBLL_R_X29Y118/CLBLL_WR1END3 CLBLM_L_X30Y118/CLBLM_IMUX9 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y118/CLBLM_L_A5 CLBLM_L_X30Y118/CLBLM_L_C CLBLM_L_X30Y118/CLBLM_L_CMUX CLBLM_L_X30Y118/CLBLM_WR1END3 INT_L_X30Y118/IMUX_L9 INT_L_X30Y118/LOGIC_OUTS_L10 INT_L_X30Y118/LOGIC_OUTS_L18 INT_L_X30Y118/WR1BEG3 INT_R_X29Y118/IMUX15 INT_R_X29Y118/WR1END3 VBRK_X73Y123/VBRK_WR1END3 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y118/INT_L.LOGIC_OUTS_L10->>WR1BEG3 INT_L_X30Y118/INT_L.LOGIC_OUTS_L18->>IMUX_L9 INT_R_X29Y118/INT_R.WR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[bphit]_i_33_n_0 - 
wires: CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y117/CLBLM_L_A CLBLM_L_X30Y118/CLBLM_IMUX33 CLBLM_L_X30Y118/CLBLM_L_C1 INT_L_X30Y117/LOGIC_OUTS_L8 INT_L_X30Y117/NR1BEG0 INT_L_X30Y118/IMUX_L33 INT_L_X30Y118/NR1END0 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X30Y117/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X30Y118/INT_L.NR1END0->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_34_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_WW4C3 CLBLM_L_X30Y118/CLBLM_IMUX23 CLBLM_L_X30Y118/CLBLM_L_C3 CLBLM_L_X34Y116/CLBLM_WW4A3 CLBLM_L_X34Y118/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y118/CLBLM_M_C CLBLM_R_X33Y116/CLBLM_WW4A3 CLK_FEED_X78Y121/CLK_FEED_WW4C3 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW4C3 INT_L_X30Y116/NN2BEG3 INT_L_X30Y116/WW4END3 INT_L_X30Y117/NN2A3 INT_L_X30Y118/IMUX_L23 INT_L_X30Y118/NN2END3 INT_L_X32Y116/WW4B3 INT_L_X34Y116/SS2END2 INT_L_X34Y116/WW4BEG3 INT_L_X34Y117/SS2A2 INT_L_X34Y118/LOGIC_OUTS_L14 INT_L_X34Y118/SS2BEG2 INT_R_X31Y116/WW4C3 INT_R_X33Y116/WW4A3 VBRK_X79Y121/VBRK_WW4C3 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y118/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y116/INT_L.WW4END3->>NN2BEG3 INT_L_X30Y118/INT_L.NN2END3->>IMUX_L23 INT_L_X34Y116/INT_L.SS2END2->>WW4BEG3 INT_L_X34Y118/INT_L.LOGIC_OUTS_L14->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_35_n_0 - 
wires: CLBLM_L_X30Y118/CLBLM_IMUX34 CLBLM_L_X30Y118/CLBLM_L_C6 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y119/CLBLM_L_B INT_L_X30Y118/IMUX_L34 INT_L_X30Y118/SL1END1 INT_L_X30Y119/LOGIC_OUTS_L9 INT_L_X30Y119/SL1BEG1 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X30Y119/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y118/INT_L.SL1END1->>IMUX_L34 INT_L_X30Y119/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_15_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX27 CLBLL_R_X29Y118/CLBLL_LL_B4 CLBLL_R_X29Y118/CLBLL_WL1END1 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y118/CLBLM_L_AMUX CLBLM_L_X30Y118/CLBLM_WL1END1 INT_L_X30Y118/LOGIC_OUTS_L16 INT_L_X30Y118/WL1BEG1 INT_R_X29Y118/IMUX27 INT_R_X29Y118/WL1END1 VBRK_X73Y123/VBRK_WL1END1 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y118/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X29Y118/INT_R.WL1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_11_n_0 - 
wires: CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y117/CLBLM_L_B CLBLM_L_X30Y118/CLBLM_IMUX0 CLBLM_L_X30Y118/CLBLM_L_A3 INT_L_X30Y117/LOGIC_OUTS_L9 INT_L_X30Y117/NL1BEG0 INT_L_X30Y117/NL1END_S3_0 INT_L_X30Y118/IMUX_L0 INT_L_X30Y118/NL1END0 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X30Y117/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X30Y118/INT_L.NL1END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[tbwr]_i_10_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_NW4A2 CLBLL_R_X29Y118/CLBLL_EL1BEG3 CLBLL_R_X29Y122/CLBLL_SW4A1 CLBLM_L_X30Y118/CLBLM_EL1BEG3 CLBLM_L_X30Y118/CLBLM_IMUX6 CLBLM_L_X30Y118/CLBLM_L_A1 CLBLM_L_X30Y122/CLBLM_SW4A1 CLBLM_R_X33Y117/CLBLM_LOGIC_OUTS10 CLBLM_R_X33Y117/CLBLM_L_C CLK_FEED_X78Y123/CLK_FEED_NW4A2 INT_INTERFACE_R_X31Y118/INT_INTERFACE_NW4A2 INT_L_X28Y118/NL1BEG1 INT_L_X28Y118/SW6END1 INT_L_X28Y119/EL1BEG0 INT_L_X28Y119/NL1END1 INT_L_X30Y118/EL1END3 INT_L_X30Y118/IMUX_L6 INT_L_X30Y122/NW6END2 INT_L_X30Y122/SW6BEG1 INT_L_X32Y118/NW2END2 INT_L_X32Y118/NW6BEG2 INT_R_X29Y118/EL1BEG3 INT_R_X29Y118/EL1END_S3_0 INT_R_X29Y118/SW6E1 INT_R_X29Y119/EL1BEG_N3 INT_R_X29Y119/EL1END0 INT_R_X29Y119/SW6D1 INT_R_X29Y120/SW6C1 INT_R_X29Y121/SW6B1 INT_R_X29Y122/SW6A1 INT_R_X31Y118/NW6A2 INT_R_X31Y119/NW6B2 INT_R_X31Y120/NW6C2 INT_R_X31Y121/NW6D2 INT_R_X31Y122/NW6E2 INT_R_X33Y117/LOGIC_OUTS10 INT_R_X33Y117/NW2BEG2 INT_R_X33Y118/NW2A2 VBRK_X73Y123/VBRK_EL1BEG3 VBRK_X73Y127/VBRK_SW4A1 VBRK_X79Y123/VBRK_NW4A2 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X33Y117/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X28Y118/INT_L.SW6END1->>NL1BEG1 INT_L_X28Y119/INT_L.NL1END1->>EL1BEG0 INT_L_X30Y118/INT_L.EL1END3->>IMUX_L6 INT_L_X30Y122/INT_L.NW6END2->>SW6BEG1 INT_L_X32Y118/INT_L.NW2END2->>NW6BEG2 INT_R_X29Y119/INT_R.EL1END0->>EL1BEG_N3 INT_R_X33Y117/INT_R.LOGIC_OUTS10->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[tbwr]_i_9_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_LOGIC_OUTS19 CLBLL_L_X32Y118/CLBLL_L_D CLBLL_L_X32Y118/CLBLL_L_DMUX CLBLL_L_X32Y118/CLBLL_WW2A1 CLBLM_L_X30Y118/CLBLM_IMUX3 CLBLM_L_X30Y118/CLBLM_L_A2 CLK_FEED_X78Y123/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW2A1 INT_L_X30Y118/IMUX_L3 INT_L_X30Y118/WW2END1 INT_L_X32Y118/LOGIC_OUTS_L19 INT_L_X32Y118/WW2BEG1 INT_R_X31Y118/WW2A1 VBRK_X79Y123/VBRK_WW2A1 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X32Y118/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X30Y118/INT_L.WW2END1->>IMUX_L3 INT_L_X32Y118/INT_L.LOGIC_OUTS_L19->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[tbwr]_i_8_n_0 - 
wires: CLBLL_L_X32Y117/CLBLL_LL_D CLBLL_L_X32Y117/CLBLL_LOGIC_OUTS15 CLBLL_L_X32Y117/CLBLL_WW4A3 CLBLL_R_X29Y117/CLBLL_WW4C3 CLBLL_R_X29Y118/CLBLL_ER1BEG0 CLBLM_L_X30Y117/CLBLM_WW4C3 CLBLM_L_X30Y118/CLBLM_ER1BEG0 CLBLM_L_X30Y118/CLBLM_IMUX10 CLBLM_L_X30Y118/CLBLM_L_A4 CLK_FEED_X78Y122/CLK_FEED_WW4A3 INT_INTERFACE_R_X31Y117/INT_INTERFACE_WW4A3 INT_L_X28Y117/ER1BEG3 INT_L_X28Y117/WW4END3 INT_L_X30Y117/WW4B3 INT_L_X30Y118/ER1END0 INT_L_X30Y118/IMUX_L10 INT_L_X32Y117/LOGIC_OUTS_L15 INT_L_X32Y117/WW4BEG3 INT_R_X29Y117/ER1BEG_S0 INT_R_X29Y117/ER1END3 INT_R_X29Y117/WW4C3 INT_R_X29Y118/ER1BEG0 INT_R_X29Y118/ER1END_N3_3 INT_R_X31Y117/WW4A3 VBRK_X73Y122/VBRK_WW4C3 VBRK_X73Y123/VBRK_ER1BEG0 VBRK_X79Y122/VBRK_WW4A3 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X28Y117/INT_L.WW4END3->>ER1BEG3 INT_L_X30Y118/INT_L.ER1END0->>IMUX_L10 INT_L_X32Y117/INT_L.LOGIC_OUTS_L15->>WW4BEG3 INT_R_X29Y117/INT_R.ER1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[bphit]_i_16_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_LL_C CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS14 CLBLL_L_X32Y120/CLBLL_SW4A2 CLBLL_R_X29Y117/CLBLL_NW2A3 CLBLL_R_X29Y118/CLBLL_IMUX18 CLBLL_R_X29Y118/CLBLL_IMUX44 CLBLL_R_X29Y118/CLBLL_LL_B2 CLBLL_R_X29Y118/CLBLL_LL_D4 CLBLM_L_X30Y117/CLBLM_NW2A3 CLK_FEED_X78Y125/CLK_FEED_SW4A2 INT_INTERFACE_R_X31Y120/INT_INTERFACE_SW4A2 INT_L_X30Y116/NW2BEG3 INT_L_X30Y116/SW6END2 INT_L_X30Y117/NW2A3 INT_L_X32Y120/LOGIC_OUTS_L14 INT_L_X32Y120/SW6BEG2 INT_R_X29Y117/BYP_ALT6 INT_R_X29Y117/BYP_BOUNCE6 INT_R_X29Y117/NL1BEG2 INT_R_X29Y117/NW2END3 INT_R_X29Y118/BYP_BOUNCE_N3_6 INT_R_X29Y118/IMUX18 INT_R_X29Y118/IMUX44 INT_R_X29Y118/NL1END2 INT_R_X31Y116/SW6E2 INT_R_X31Y117/SW6D2 INT_R_X31Y118/SW6C2 INT_R_X31Y119/SW6B2 INT_R_X31Y120/SW6A2 VBRK_X73Y122/VBRK_NW2A3 VBRK_X79Y125/VBRK_SW4A2 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X30Y116/INT_L.SW6END2->>NW2BEG3 INT_L_X32Y120/INT_L.LOGIC_OUTS_L14->>SW6BEG2 INT_R_X29Y117/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X29Y117/INT_R.NW2END3->>BYP_ALT6 INT_R_X29Y117/INT_R.NW2END3->>NL1BEG2 INT_R_X29Y118/INT_R.BYP_BOUNCE_N3_6->>IMUX18 INT_R_X29Y118/INT_R.NL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[bphit]_i_36_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX28 CLBLL_L_X32Y120/CLBLL_LL_C4 CLBLL_L_X32Y123/CLBLL_NE4C2 CLBLM_L_X30Y119/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y119/CLBLM_L_C CLK_HROW_TOP_R_X78Y130/CLK_HROW_NE4C2_2 INT_INTERFACE_R_X31Y123/INT_INTERFACE_NE4C2 INT_L_X30Y119/LOGIC_OUTS_L10 INT_L_X30Y119/NE6BEG2 INT_L_X32Y120/IMUX_L28 INT_L_X32Y120/SS2END2 INT_L_X32Y121/SS2A2 INT_L_X32Y122/SL1END2 INT_L_X32Y122/SS2BEG2 INT_L_X32Y123/NE6END2 INT_L_X32Y123/SL1BEG2 INT_R_X31Y119/NE6A2 INT_R_X31Y120/NE6B2 INT_R_X31Y121/NE6C2 INT_R_X31Y122/NE6D2 INT_R_X31Y123/NE6E2 VBRK_X79Y128/VBRK_NE4C2 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X30Y119/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y119/INT_L.LOGIC_OUTS_L10->>NE6BEG2 INT_L_X32Y120/INT_L.SS2END2->>IMUX_L28 INT_L_X32Y122/INT_L.SL1END2->>SS2BEG2 INT_L_X32Y123/INT_L.NE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_37_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_IMUX35 CLBLL_L_X32Y120/CLBLL_LL_B CLBLL_L_X32Y120/CLBLL_LL_C6 CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS13 INT_L_X32Y120/IMUX_L35 INT_L_X32Y120/LOGIC_OUTS_L13 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X32Y120/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X32Y120/INT_L.LOGIC_OUTS_L13->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_17_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX24 CLBLL_R_X29Y118/CLBLL_LL_B5 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS9 CLBLM_L_X28Y116/CLBLM_L_B INT_L_X28Y116/LOGIC_OUTS_L9 INT_L_X28Y116/NE2BEG1 INT_L_X28Y117/NE2A1 INT_R_X29Y117/NE2END1 INT_R_X29Y117/NL1BEG0 INT_R_X29Y117/NL1END_S3_0 INT_R_X29Y118/IMUX24 INT_R_X29Y118/NL1END0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y116/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_R_X29Y117/INT_R.NE2END1->>NL1BEG0 INT_R_X29Y118/INT_R.NL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_7_n_0 - 
wires: CLBLL_L_X32Y121/CLBLL_WW4B3 CLBLL_R_X27Y116/CLBLL_SE2A2 CLBLL_R_X27Y117/CLBLL_SW4END2 CLBLL_R_X27Y118/CLBLL_EE2BEG2 CLBLL_R_X29Y118/CLBLL_IMUX45 CLBLL_R_X29Y118/CLBLL_LL_D2 CLBLL_R_X29Y121/CLBLL_WW4END3 CLBLM_L_X28Y116/CLBLM_IMUX13 CLBLM_L_X28Y116/CLBLM_L_B6 CLBLM_L_X28Y116/CLBLM_SE2A2 CLBLM_L_X28Y117/CLBLM_SW4END2 CLBLM_L_X28Y118/CLBLM_EE2BEG2 CLBLM_L_X30Y121/CLBLM_WW4END3 CLBLM_R_X33Y121/CLBLM_LOGIC_OUTS11 CLBLM_R_X33Y121/CLBLM_L_D CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4B3_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW4B3 INT_L_X28Y116/IMUX_L13 INT_L_X28Y116/SE2END2 INT_L_X28Y117/SW6E2 INT_L_X28Y118/EE2A2 INT_L_X28Y118/SW6D2 INT_L_X28Y119/SW6C2 INT_L_X28Y120/SW6B2 INT_L_X28Y121/SW6A2 INT_L_X30Y121/WW4C3 INT_L_X32Y121/WW4A3 INT_R_X27Y116/SE2A2 INT_R_X27Y117/NL1BEG2 INT_R_X27Y117/SE2BEG2 INT_R_X27Y117/SW6END2 INT_R_X27Y118/EE2BEG2 INT_R_X27Y118/NL1END2 INT_R_X29Y118/EE2END2 INT_R_X29Y118/IMUX45 INT_R_X29Y121/SW6BEG2 INT_R_X29Y121/WW4END3 INT_R_X31Y121/WW4B3 INT_R_X33Y121/LOGIC_OUTS11 INT_R_X33Y121/WW4BEG3 VBRK_X73Y126/VBRK_WW4END3 VBRK_X79Y126/VBRK_WW4B3 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y121/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X28Y116/INT_L.SE2END2->>IMUX_L13 INT_R_X27Y117/INT_R.SW6END2->>NL1BEG2 INT_R_X27Y117/INT_R.SW6END2->>SE2BEG2 INT_R_X27Y118/INT_R.NL1END2->>EE2BEG2 INT_R_X29Y118/INT_R.EE2END2->>IMUX45 INT_R_X29Y121/INT_R.WW4END3->>SW6BEG2 INT_R_X33Y121/INT_R.LOGIC_OUTS11->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[bphit]_i_18_n_0 - 
wires: CLBLL_L_X32Y121/CLBLL_LL_A CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS12 CLBLL_L_X32Y121/CLBLL_SW4A0 CLBLL_R_X29Y118/CLBLL_IMUX17 CLBLL_R_X29Y118/CLBLL_IMUX47 CLBLL_R_X29Y118/CLBLL_LL_B3 CLBLL_R_X29Y118/CLBLL_LL_D5 CLBLL_R_X29Y118/CLBLL_NW2A1 CLBLM_L_X30Y118/CLBLM_NW2A1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_SW4A0_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_SW4A0 INT_L_X30Y117/NW2BEG1 INT_L_X30Y117/SW6END0 INT_L_X30Y118/NW2A1 INT_L_X32Y121/LOGIC_OUTS_L12 INT_L_X32Y121/SW6BEG0 INT_R_X29Y118/IMUX17 INT_R_X29Y118/IMUX47 INT_R_X29Y118/NL1BEG0 INT_R_X29Y118/NL1END_S3_0 INT_R_X29Y118/NW2END1 INT_R_X29Y119/NL1END0 INT_R_X31Y117/SW6E0 INT_R_X31Y118/SW6D0 INT_R_X31Y119/SW6C0 INT_R_X31Y120/SW6B0 INT_R_X31Y121/SW6A0 VBRK_X73Y123/VBRK_NW2A1 VBRK_X79Y126/VBRK_SW4A0 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X30Y117/INT_L.SW6END0->>NW2BEG1 INT_L_X32Y121/INT_L.LOGIC_OUTS_L12->>SW6BEG0 INT_R_X29Y118/INT_R.NL1END_S3_0->>IMUX47 INT_R_X29Y118/INT_R.NW2END1->>IMUX17 INT_R_X29Y118/INT_R.NW2END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[bphit]_i_19_n_0 - 
wires: CLBLL_L_X32Y121/CLBLL_LL_B CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS13 CLBLL_L_X32Y121/CLBLL_SW4A1 CLBLL_R_X29Y118/CLBLL_IMUX12 CLBLL_R_X29Y118/CLBLL_IMUX43 CLBLL_R_X29Y118/CLBLL_LL_B6 CLBLL_R_X29Y118/CLBLL_LL_D6 CLBLL_R_X29Y118/CLBLL_NW2A2 CLBLM_L_X30Y118/CLBLM_NW2A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_SW4A1_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_SW4A1 INT_L_X30Y117/NW2BEG2 INT_L_X30Y117/SW6END1 INT_L_X30Y118/NW2A2 INT_L_X32Y121/LOGIC_OUTS_L13 INT_L_X32Y121/SW6BEG1 INT_R_X29Y118/IMUX12 INT_R_X29Y118/IMUX43 INT_R_X29Y118/NW2END2 INT_R_X31Y117/SW6E1 INT_R_X31Y118/SW6D1 INT_R_X31Y119/SW6C1 INT_R_X31Y120/SW6B1 INT_R_X31Y121/SW6A1 VBRK_X73Y123/VBRK_NW2A2 VBRK_X79Y126/VBRK_SW4A1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X30Y117/INT_L.SW6END1->>NW2BEG2 INT_L_X32Y121/INT_L.LOGIC_OUTS_L13->>SW6BEG1 INT_R_X29Y118/INT_R.NW2END2->>IMUX12 INT_R_X29Y118/INT_R.NW2END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[bphit]_i_38_n_0 - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX18 CLBLL_L_X32Y121/CLBLL_LL_B2 CLBLM_L_X34Y121/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y121/CLBLM_M_C CLBLM_L_X34Y121/CLBLM_WL1END1 CLBLM_R_X33Y121/CLBLM_WL1END1 INT_L_X32Y121/IMUX_L18 INT_L_X32Y121/WL1END0 INT_L_X34Y121/LOGIC_OUTS_L14 INT_L_X34Y121/WL1BEG1 INT_R_X33Y121/WL1BEG0 INT_R_X33Y121/WL1END1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X34Y121/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X32Y121/INT_L.WL1END0->>IMUX_L18 INT_L_X34Y121/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X33Y121/INT_R.WL1END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_39_n_0 - 
wires: CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y120/CLBLL_L_D CLBLL_L_X32Y121/CLBLL_IMUX24 CLBLL_L_X32Y121/CLBLL_LL_B5 INT_L_X32Y120/BYP_ALT6 INT_L_X32Y120/BYP_BOUNCE6 INT_L_X32Y120/LOGIC_OUTS_L11 INT_L_X32Y121/BYP_BOUNCE_N3_6 INT_L_X32Y121/IMUX_L24 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X32Y120/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X32Y120/INT_L.LOGIC_OUTS_L11->>BYP_ALT6 INT_L_X32Y121/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_40_n_0 - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX12 CLBLL_L_X32Y121/CLBLL_LL_B6 CLBLL_L_X32Y121/CLBLL_LL_C CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS14 INT_L_X32Y121/IMUX_L12 INT_L_X32Y121/LOGIC_OUTS_L14 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X32Y121/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X32Y121/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_20_n_0 - 
wires: CLBLM_L_X30Y121/CLBLM_IMUX34 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y121/CLBLM_L_B CLBLM_L_X30Y121/CLBLM_L_C6 INT_L_X30Y121/IMUX_L34 INT_L_X30Y121/LOGIC_OUTS_L9 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X30Y121/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y121/INT_L.LOGIC_OUTS_L9->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_21_n_0 - 
wires: CLBLL_R_X29Y121/CLBLL_EL1BEG3 CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y121/CLBLL_L_B CLBLM_L_X30Y121/CLBLM_EL1BEG3 CLBLM_L_X30Y121/CLBLM_IMUX23 CLBLM_L_X30Y121/CLBLM_L_C3 INT_L_X30Y121/EL1END3 INT_L_X30Y121/IMUX_L23 INT_R_X29Y121/EL1BEG3 INT_R_X29Y121/LOGIC_OUTS9 INT_R_X29Y121/NL1BEG0 INT_R_X29Y121/NL1END_S3_0 INT_R_X29Y122/EL1BEG_N3 INT_R_X29Y122/NL1END0 VBRK_X73Y126/VBRK_EL1BEG3 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X30Y121/INT_L.EL1END3->>IMUX_L23 INT_R_X29Y121/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X29Y122/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_22_n_0 - 
wires: CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y118/CLBLM_L_D CLBLM_L_X30Y121/CLBLM_IMUX30 CLBLM_L_X30Y121/CLBLM_L_C5 INT_L_X30Y118/LOGIC_OUTS_L11 INT_L_X30Y118/NN2BEG3 INT_L_X30Y119/NN2A3 INT_L_X30Y120/NN2END3 INT_L_X30Y120/NR1BEG3 INT_L_X30Y121/IMUX_L30 INT_L_X30Y121/NR1END3 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y118/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X30Y120/INT_L.NN2END3->>NR1BEG3 INT_L_X30Y121/INT_L.NR1END3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_23_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_EL1BEG0 CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y118/CLBLL_L_B CLBLM_L_X30Y118/CLBLM_EL1BEG0 CLBLM_L_X30Y118/CLBLM_IMUX11 CLBLM_L_X30Y118/CLBLM_M_A4 INT_L_X30Y117/BYP_ALT7 INT_L_X30Y117/BYP_BOUNCE7 INT_L_X30Y117/EL1END_S3_0 INT_L_X30Y118/BYP_BOUNCE_N3_7 INT_L_X30Y118/EL1END0 INT_L_X30Y118/IMUX_L11 INT_R_X29Y118/EL1BEG0 INT_R_X29Y118/LOGIC_OUTS9 VBRK_X73Y123/VBRK_EL1BEG0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X30Y117/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X30Y117/INT_L.EL1END_S3_0->>BYP_ALT7 INT_L_X30Y118/INT_L.BYP_BOUNCE_N3_7->>IMUX_L11 INT_R_X29Y118/INT_R.LOGIC_OUTS9->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_24_n_0 - 
wires: CLBLM_L_X30Y118/CLBLM_IMUX2 CLBLM_L_X30Y118/CLBLM_M_A2 CLBLM_L_X30Y120/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y120/CLBLM_L_A INT_L_X30Y118/IMUX_L2 INT_L_X30Y118/SS2END0 INT_L_X30Y119/SS2A0 INT_L_X30Y120/LOGIC_OUTS_L8 INT_L_X30Y120/SS2BEG0 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y120/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y118/INT_L.SS2END0->>IMUX_L2 INT_L_X30Y120/INT_L.LOGIC_OUTS_L8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_25_n_0 - 
wires: CLBLL_L_X32Y118/CLBLL_WW2A3 CLBLL_L_X32Y119/CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y119/CLBLL_L_D CLBLM_L_X30Y118/CLBLM_IMUX7 CLBLM_L_X30Y118/CLBLM_M_A1 CLK_FEED_X78Y123/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y118/INT_INTERFACE_WW2A3 INT_L_X30Y118/IMUX_L7 INT_L_X30Y118/WW2END3 INT_L_X30Y119/WW2END_N0_3 INT_L_X32Y118/SL1END3 INT_L_X32Y118/WW2BEG3 INT_L_X32Y119/LOGIC_OUTS_L11 INT_L_X32Y119/SL1BEG3 INT_R_X31Y118/WW2A3 VBRK_X79Y123/VBRK_WW2A3 
pips: CLBLL_L_X32Y119/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X30Y118/INT_L.WW2END3->>IMUX_L7 INT_L_X32Y118/INT_L.SL1END3->>WW2BEG3 INT_L_X32Y119/INT_L.LOGIC_OUTS_L11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_26_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_NW4A3 CLBLL_L_X32Y120/CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y120/CLBLL_L_C CLBLM_L_X30Y118/CLBLM_IMUX8 CLBLM_L_X30Y118/CLBLM_M_A5 CLK_FEED_X78Y119/CLK_FEED_NW4A3 INT_INTERFACE_R_X31Y114/INT_INTERFACE_NW4A3 INT_L_X30Y117/SR1END3 INT_L_X30Y118/IMUX_L8 INT_L_X30Y118/NW6END3 INT_L_X30Y118/SR1BEG3 INT_L_X30Y118/SR1END_N3_3 INT_L_X32Y114/NW6BEG3 INT_L_X32Y114/SS6END2 INT_L_X32Y115/SS6E2 INT_L_X32Y116/SS6D2 INT_L_X32Y117/SS6C2 INT_L_X32Y118/SS6B2 INT_L_X32Y119/SS6A2 INT_L_X32Y120/LOGIC_OUTS_L10 INT_L_X32Y120/SS6BEG2 INT_R_X31Y114/NW6A3 INT_R_X31Y115/NW6B3 INT_R_X31Y116/NW6C3 INT_R_X31Y117/NW6D3 INT_R_X31Y118/NW6E3 VBRK_X79Y119/VBRK_NW4A3 
pips: CLBLL_L_X32Y120/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X30Y118/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X30Y118/INT_L.NW6END3->>SR1BEG3 INT_L_X30Y118/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X32Y114/INT_L.SS6END2->>NW6BEG3 INT_L_X32Y120/INT_L.LOGIC_OUTS_L10->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_5_n_0 - 
wires: CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y115/CLBLL_L_B CLBLL_R_X29Y115/CLBLL_L_BMUX CLBLL_R_X29Y116/CLBLL_NE2A3 CLBLM_L_X30Y116/CLBLM_IMUX29 CLBLM_L_X30Y116/CLBLM_IMUX45 CLBLM_L_X30Y116/CLBLM_M_C2 CLBLM_L_X30Y116/CLBLM_M_D2 CLBLM_L_X30Y116/CLBLM_NE2A3 INT_L_X30Y116/IMUX_L29 INT_L_X30Y116/IMUX_L45 INT_L_X30Y116/NE2END3 INT_R_X29Y115/LOGIC_OUTS17 INT_R_X29Y115/NE2BEG3 INT_R_X29Y116/NE2A3 VBRK_X73Y121/VBRK_NE2A3 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X30Y116/INT_L.NE2END3->>IMUX_L29 INT_L_X30Y116/INT_L.NE2END3->>IMUX_L45 INT_R_X29Y115/INT_R.LOGIC_OUTS17->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

tb0.tr[bphit]_i_8_n_0 - 
wires: CLBLM_L_X30Y119/CLBLM_IMUX37 CLBLM_L_X30Y119/CLBLM_L_D4 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y121/CLBLM_L_C INT_L_X30Y119/IMUX_L37 INT_L_X30Y119/SS2END2 INT_L_X30Y120/SS2A2 INT_L_X30Y121/LOGIC_OUTS_L10 INT_L_X30Y121/SS2BEG2 
pips: CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X30Y121/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y119/INT_L.SS2END2->>IMUX_L37 INT_L_X30Y121/INT_L.LOGIC_OUTS_L10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[bphit]_i_9_n_0 - 
wires: CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y118/CLBLM_M_A CLBLM_L_X30Y119/CLBLM_IMUX39 CLBLM_L_X30Y119/CLBLM_L_D3 INT_L_X30Y118/LOGIC_OUTS_L12 INT_L_X30Y118/NN2BEG0 INT_L_X30Y119/IMUX_L39 INT_L_X30Y119/NN2A0 INT_L_X30Y119/NN2END_S2_0 INT_L_X30Y120/NN2END0 
pips: CLBLM_L_X30Y118/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y119/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X30Y118/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X30Y119/INT_L.NN2END_S2_0->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[break]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[delaycnt][6]_i_3_n_0 - 
wires: CLBLL_R_X27Y120/CLBLL_EL1BEG3 CLBLL_R_X27Y121/CLBLL_NW2A0 CLBLL_R_X27Y123/CLBLL_SE4BEG0 CLBLL_R_X29Y114/CLBLL_IMUX15 CLBLL_R_X29Y114/CLBLL_IMUX31 CLBLL_R_X29Y114/CLBLL_IMUX7 CLBLL_R_X29Y114/CLBLL_LL_A1 CLBLL_R_X29Y114/CLBLL_LL_B1 CLBLL_R_X29Y114/CLBLL_LL_C5 CLBLL_R_X29Y114/CLBLL_NW4A0 CLBLL_R_X29Y115/CLBLL_NW2A0 CLBLL_R_X29Y115/CLBLL_WW2A3 CLBLL_R_X29Y117/CLBLL_IMUX32 CLBLL_R_X29Y117/CLBLL_LL_C1 CLBLL_R_X29Y120/CLBLL_IMUX10 CLBLL_R_X29Y120/CLBLL_IMUX26 CLBLL_R_X29Y120/CLBLL_L_A4 CLBLL_R_X29Y120/CLBLL_L_B4 CLBLM_L_X28Y115/CLBLM_IMUX31 CLBLM_L_X28Y115/CLBLM_M_C5 CLBLM_L_X28Y119/CLBLM_IMUX26 CLBLM_L_X28Y119/CLBLM_L_B4 CLBLM_L_X28Y120/CLBLM_EL1BEG3 CLBLM_L_X28Y120/CLBLM_IMUX23 CLBLM_L_X28Y120/CLBLM_IMUX3 CLBLM_L_X28Y120/CLBLM_IMUX8 CLBLM_L_X28Y120/CLBLM_L_A2 CLBLM_L_X28Y120/CLBLM_L_C3 CLBLM_L_X28Y120/CLBLM_M_A5 CLBLM_L_X28Y121/CLBLM_NW2A0 CLBLM_L_X28Y123/CLBLM_SE4BEG0 CLBLM_L_X30Y113/CLBLM_IMUX8 CLBLM_L_X30Y113/CLBLM_M_A5 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y114/CLBLM_L_A CLBLM_L_X30Y114/CLBLM_NW4A0 CLBLM_L_X30Y115/CLBLM_NW2A0 CLBLM_L_X30Y115/CLBLM_WW2A3 CLBLM_L_X30Y116/CLBLM_IMUX38 CLBLM_L_X30Y116/CLBLM_M_D3 CLBLM_L_X30Y117/CLBLM_IMUX17 CLBLM_L_X30Y117/CLBLM_M_B3 INT_L_X28Y115/IMUX_L31 INT_L_X28Y115/WW2END3 INT_L_X28Y116/WW2END_N0_3 INT_L_X28Y117/NW6END_S0_0 INT_L_X28Y118/NN2BEG0 INT_L_X28Y118/NW6END0 INT_L_X28Y119/IMUX_L26 INT_L_X28Y119/NN2A0 INT_L_X28Y119/NN2END_S2_0 INT_L_X28Y119/SE6E0 INT_L_X28Y119/SR1BEG_S0 INT_L_X28Y120/EL1END3 INT_L_X28Y120/FAN_ALT3 INT_L_X28Y120/FAN_BOUNCE3 INT_L_X28Y120/IMUX_L23 INT_L_X28Y120/IMUX_L3 INT_L_X28Y120/IMUX_L8 INT_L_X28Y120/NN2END0 INT_L_X28Y120/NW2BEG0 INT_L_X28Y120/SE6D0 INT_L_X28Y121/NW2A0 INT_L_X28Y121/SE6C0 INT_L_X28Y122/SE6B0 INT_L_X28Y123/SE6A0 INT_L_X30Y113/IMUX_L8 INT_L_X30Y113/SL1END0 INT_L_X30Y114/LOGIC_OUTS_L8 INT_L_X30Y114/NN2BEG0 INT_L_X30Y114/NW2BEG0 INT_L_X30Y114/NW6BEG0 INT_L_X30Y114/SL1BEG0 INT_L_X30Y115/NN2A0 INT_L_X30Y115/NN2END_S2_0 INT_L_X30Y115/NW2A0 INT_L_X30Y115/WW2BEG3 INT_L_X30Y116/IMUX_L38 INT_L_X30Y116/NL1BEG_N3 INT_L_X30Y116/NN2END0 INT_L_X30Y116/NR1BEG0 INT_L_X30Y117/IMUX_L17 INT_L_X30Y117/NR1END0 INT_R_X27Y120/EL1BEG3 INT_R_X27Y120/NW2END_S0_0 INT_R_X27Y121/EL1BEG_N3 INT_R_X27Y121/NN2BEG0 INT_R_X27Y121/NW2END0 INT_R_X27Y122/NN2A0 INT_R_X27Y122/NN2END_S2_0 INT_R_X27Y123/NN2END0 INT_R_X27Y123/SE6BEG0 INT_R_X29Y114/IMUX15 INT_R_X29Y114/IMUX31 INT_R_X29Y114/IMUX7 INT_R_X29Y114/NW2END_S0_0 INT_R_X29Y114/NW6A0 INT_R_X29Y115/NN6BEG0 INT_R_X29Y115/NW2END0 INT_R_X29Y115/NW6B0 INT_R_X29Y115/WW2A3 INT_R_X29Y116/NN6A0 INT_R_X29Y116/NW6C0 INT_R_X29Y117/IMUX32 INT_R_X29Y117/NN6B0 INT_R_X29Y117/NW6D0 INT_R_X29Y117/SS2END0 INT_R_X29Y118/NN6C0 INT_R_X29Y118/NW6E0 INT_R_X29Y118/SS2A0 INT_R_X29Y119/NN6D0 INT_R_X29Y119/SE6END0 INT_R_X29Y119/SS2BEG0 INT_R_X29Y120/IMUX10 INT_R_X29Y120/IMUX26 INT_R_X29Y120/NN6E0 INT_R_X29Y120/NN6END_S1_0 INT_R_X29Y120/SR1BEG_S0 INT_R_X29Y121/NN6END0 VBRK_X73Y119/VBRK_NW4A0 VBRK_X73Y120/VBRK_NW2A0 VBRK_X73Y120/VBRK_WW2A3 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y120/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X28Y115/INT_L.WW2END3->>IMUX_L31 INT_L_X28Y118/INT_L.NW6END0->>NN2BEG0 INT_L_X28Y119/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X28Y119/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X28Y120/INT_L.EL1END3->>FAN_ALT3 INT_L_X28Y120/INT_L.EL1END3->>IMUX_L23 INT_L_X28Y120/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X28Y120/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X28Y120/INT_L.NN2END0->>IMUX_L8 INT_L_X28Y120/INT_L.NN2END0->>NW2BEG0 INT_L_X30Y113/INT_L.SL1END0->>IMUX_L8 INT_L_X30Y114/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X30Y114/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_L_X30Y114/INT_L.LOGIC_OUTS_L8->>NW6BEG0 INT_L_X30Y114/INT_L.LOGIC_OUTS_L8->>SL1BEG0 INT_L_X30Y115/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X30Y116/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X30Y116/INT_L.NN2END0->>NL1BEG_N3 INT_L_X30Y116/INT_L.NN2END0->>NR1BEG0 INT_L_X30Y117/INT_L.NR1END0->>IMUX_L17 INT_R_X27Y121/INT_R.NW2END0->>EL1BEG_N3 INT_R_X27Y121/INT_R.NW2END0->>NN2BEG0 INT_R_X27Y123/INT_R.NN2END0->>SE6BEG0 INT_R_X29Y114/INT_R.NW2END_S0_0->>IMUX15 INT_R_X29Y114/INT_R.NW2END_S0_0->>IMUX31 INT_R_X29Y114/INT_R.NW2END_S0_0->>IMUX7 INT_R_X29Y115/INT_R.NW2END0->>NN6BEG0 INT_R_X29Y117/INT_R.SS2END0->>IMUX32 INT_R_X29Y119/INT_R.SE6END0->>SS2BEG0 INT_R_X29Y120/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X29Y120/INT_R.SR1BEG_S0->>IMUX10 INT_R_X29Y120/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

tb0.tr[dcnten]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[dcnten]_i_2_n_0 - 
wires: CLBLL_R_X29Y114/CLBLL_IMUX2 CLBLL_R_X29Y114/CLBLL_LL_A2 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y114/CLBLL_L_D INT_R_X29Y114/IMUX2 INT_R_X29Y114/LOGIC_OUTS11 INT_R_X29Y114/SR1BEG_S0 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X29Y114/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X29Y114/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[dcnten]_i_3_n_0 - 
wires: CLBLL_R_X29Y114/CLBLL_IMUX11 CLBLL_R_X29Y114/CLBLL_LL_A4 CLBLL_R_X29Y117/CLBLL_LL_B CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS13 INT_R_X29Y111/NR1BEG1 INT_R_X29Y111/SS6END1 INT_R_X29Y112/NN2BEG1 INT_R_X29Y112/NR1END1 INT_R_X29Y112/SS6E1 INT_R_X29Y113/NN2A1 INT_R_X29Y113/SS6D1 INT_R_X29Y114/IMUX11 INT_R_X29Y114/NN2END1 INT_R_X29Y114/SS6C1 INT_R_X29Y115/SS6B1 INT_R_X29Y116/SS6A1 INT_R_X29Y117/LOGIC_OUTS13 INT_R_X29Y117/SS6BEG1 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X29Y111/INT_R.SS6END1->>NR1BEG1 INT_R_X29Y112/INT_R.NR1END1->>NN2BEG1 INT_R_X29Y114/INT_R.NN2END1->>IMUX11 INT_R_X29Y117/INT_R.LOGIC_OUTS13->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[delaycnt][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[delaycnt][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[delaycnt][1]_i_2_n_0 - 
wires: CLBLL_R_X25Y114/CLBLL_NE4BEG1 CLBLL_R_X25Y114/CLBLL_WW2END0 CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y114/CLBLL_L_CMUX CLBLL_R_X27Y119/CLBLL_NE2A1 CLBLM_L_X26Y114/CLBLM_NE4BEG1 CLBLM_L_X26Y114/CLBLM_WW2END0 CLBLM_L_X28Y119/CLBLM_IMUX33 CLBLM_L_X28Y119/CLBLM_L_C1 CLBLM_L_X28Y119/CLBLM_NE2A1 INT_L_X26Y114/NE6A1 INT_L_X26Y114/WW2A0 INT_L_X26Y115/NE6B1 INT_L_X26Y116/NE6C1 INT_L_X26Y117/NE6D1 INT_L_X26Y118/NE6E1 INT_L_X28Y119/IMUX_L33 INT_L_X28Y119/NE2END1 INT_R_X25Y114/NE6BEG1 INT_R_X25Y114/WW2END0 INT_R_X27Y114/LOGIC_OUTS18 INT_R_X27Y114/WW2BEG0 INT_R_X27Y118/NE2BEG1 INT_R_X27Y118/NE6END1 INT_R_X27Y119/NE2A1 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X28Y119/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X28Y119/INT_L.NE2END1->>IMUX_L33 INT_R_X25Y114/INT_R.WW2END0->>NE6BEG1 INT_R_X27Y114/INT_R.LOGIC_OUTS18->>WW2BEG0 INT_R_X27Y118/INT_R.NE6END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[delaycnt][2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[delaycnt][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[delaycnt][4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[delaycnt][4]_i_2_n_0 - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX14 CLBLL_R_X29Y120/CLBLL_L_B1 CLBLM_L_X28Y120/CLBLM_LOGIC_OUTS9 CLBLM_L_X28Y120/CLBLM_L_B INT_L_X28Y120/ER1BEG2 INT_L_X28Y120/LOGIC_OUTS_L9 INT_R_X29Y120/ER1END2 INT_R_X29Y120/IMUX14 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X28Y120/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y120/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_R_X29Y120/INT_R.ER1END2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[delaycnt][5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[delaycnt][5]_i_2_n_0 - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX3 CLBLL_R_X29Y120/CLBLL_L_A2 CLBLM_L_X28Y120/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y120/CLBLM_L_BMUX INT_L_X28Y120/ER1BEG1 INT_L_X28Y120/LOGIC_OUTS_L17 INT_L_X28Y120/SR1BEG_S0 INT_R_X29Y120/ER1END1 INT_R_X29Y120/IMUX3 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X28Y120/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y120/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X28Y120/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X29Y120/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[delaycnt][6]_i_1_n_0 - 
wires: CLBLL_R_X27Y117/CLBLL_WW4C1 CLBLL_R_X27Y121/CLBLL_NE4C1 CLBLL_R_X29Y117/CLBLL_FAN7 CLBLL_R_X29Y117/CLBLL_LL_CE CLBLL_R_X29Y117/CLBLL_NW4A1 CLBLL_R_X29Y117/CLBLL_WR1END2 CLBLL_R_X29Y117/CLBLL_WW4A1 CLBLL_R_X29Y120/CLBLL_FAN6 CLBLL_R_X29Y120/CLBLL_L_CE CLBLM_L_X28Y117/CLBLM_WW4C1 CLBLM_L_X28Y119/CLBLM_FAN6 CLBLM_L_X28Y119/CLBLM_L_CE CLBLM_L_X28Y120/CLBLM_FAN6 CLBLM_L_X28Y120/CLBLM_L_CE CLBLM_L_X28Y121/CLBLM_NE4C1 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y117/CLBLM_M_B CLBLM_L_X30Y117/CLBLM_NW4A1 CLBLM_L_X30Y117/CLBLM_WR1END2 CLBLM_L_X30Y117/CLBLM_WW4A1 INT_L_X26Y117/NE6BEG1 INT_L_X26Y117/WW4END1 INT_L_X28Y117/WW4B1 INT_L_X28Y119/FAN_ALT6 INT_L_X28Y119/FAN_L6 INT_L_X28Y119/SL1END1 INT_L_X28Y120/FAN_ALT6 INT_L_X28Y120/FAN_L6 INT_L_X28Y120/SE2A1 INT_L_X28Y120/SL1BEG1 INT_L_X28Y120/SR1END1 INT_L_X28Y121/NE6END1 INT_L_X28Y121/NW6END1 INT_L_X28Y121/SE2BEG1 INT_L_X28Y121/SR1BEG1 INT_L_X30Y117/LOGIC_OUTS_L13 INT_L_X30Y117/NW6BEG1 INT_L_X30Y117/WR1BEG2 INT_L_X30Y117/WW4BEG1 INT_R_X27Y117/NE6A1 INT_R_X27Y117/WW4C1 INT_R_X27Y118/NE6B1 INT_R_X27Y119/NE6C1 INT_R_X27Y120/NE6D1 INT_R_X27Y121/NE6E1 INT_R_X29Y117/FAN7 INT_R_X29Y117/FAN_ALT7 INT_R_X29Y117/NW6A1 INT_R_X29Y117/WR1END2 INT_R_X29Y117/WW4A1 INT_R_X29Y118/NW6B1 INT_R_X29Y119/NW6C1 INT_R_X29Y120/FAN6 INT_R_X29Y120/FAN_ALT6 INT_R_X29Y120/NW6D1 INT_R_X29Y120/SE2END1 INT_R_X29Y121/NW6E1 VBRK_X73Y122/VBRK_NW4A1 VBRK_X73Y122/VBRK_WR1END2 VBRK_X73Y122/VBRK_WW4A1 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y120/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X28Y119/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y120/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y117/INT_L.WW4END1->>NE6BEG1 INT_L_X28Y119/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y119/INT_L.SL1END1->>FAN_ALT6 INT_L_X28Y120/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y120/INT_L.SR1END1->>FAN_ALT6 INT_L_X28Y120/INT_L.SR1END1->>SL1BEG1 INT_L_X28Y121/INT_L.NE6END1->>SE2BEG1 INT_L_X28Y121/INT_L.NW6END1->>SR1BEG1 INT_L_X30Y117/INT_L.LOGIC_OUTS_L13->>NW6BEG1 INT_L_X30Y117/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_L_X30Y117/INT_L.LOGIC_OUTS_L13->>WW4BEG1 INT_R_X29Y117/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y117/INT_R.WR1END2->>FAN_ALT7 INT_R_X29Y120/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y120/INT_R.SE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

x0/tb0.tr_reg[tbwr_n_0_] - 
wires: CLBLL_R_X29Y117/CLBLL_ER1BEG1 CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y117/CLBLL_L_AQ CLBLM_L_X30Y117/CLBLM_ER1BEG1 CLBLM_L_X30Y117/CLBLM_IMUX27 CLBLM_L_X30Y117/CLBLM_M_B4 INT_L_X30Y117/ER1END1 INT_L_X30Y117/IMUX_L27 INT_R_X29Y117/ER1BEG1 INT_R_X29Y117/LOGIC_OUTS0 VBRK_X73Y122/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X30Y117/INT_L.ER1END1->>IMUX_L27 INT_R_X29Y117/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trin[delaycnt][6] - 
wires: CLBLL_R_X29Y117/CLBLL_BYP1 CLBLL_R_X29Y117/CLBLL_LL_AX CLBLL_R_X29Y117/CLBLL_LL_CMUX CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS22 INT_R_X29Y116/BYP_ALT6 INT_R_X29Y116/BYP_BOUNCE6 INT_R_X29Y116/FAN_BOUNCE_S3_0 INT_R_X29Y117/BYP1 INT_R_X29Y117/BYP_ALT1 INT_R_X29Y117/BYP_BOUNCE_N3_6 INT_R_X29Y117/FAN_ALT0 INT_R_X29Y117/FAN_BOUNCE0 INT_R_X29Y117/LOGIC_OUTS22 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X29Y116/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X29Y116/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X29Y117/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y117/INT_R.BYP_BOUNCE_N3_6->>BYP_ALT1 INT_R_X29Y117/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y117/INT_R.LOGIC_OUTS22->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[edbgmtf]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[enable]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[enable]_i_2_n_0 - 
wires: CLBLL_R_X29Y114/CLBLL_IMUX27 CLBLL_R_X29Y114/CLBLL_LL_B4 CLBLL_R_X29Y117/CLBLL_LL_C CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS14 INT_R_X29Y111/NR1BEG2 INT_R_X29Y111/SS6END2 INT_R_X29Y112/NN2BEG2 INT_R_X29Y112/NR1END2 INT_R_X29Y112/SS6E2 INT_R_X29Y113/NN2A2 INT_R_X29Y113/SS6D2 INT_R_X29Y114/IMUX27 INT_R_X29Y114/NN2END2 INT_R_X29Y114/SS6C2 INT_R_X29Y115/SS6B2 INT_R_X29Y116/SS6A2 INT_R_X29Y117/LOGIC_OUTS14 INT_R_X29Y117/SS6BEG2 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X29Y111/INT_R.SS6END2->>NR1BEG2 INT_R_X29Y112/INT_R.NR1END2->>NN2BEG2 INT_R_X29Y114/INT_R.NN2END2->>IMUX27 INT_R_X29Y117/INT_R.LOGIC_OUTS14->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tv[timeren] - 
wires: CLBLL_R_X29Y114/CLBLL_IMUX12 CLBLL_R_X29Y114/CLBLL_IMUX35 CLBLL_R_X29Y114/CLBLL_LL_B6 CLBLL_R_X29Y114/CLBLL_LL_C6 CLBLL_R_X29Y115/CLBLL_SW2A0 CLBLM_L_X30Y113/CLBLM_IMUX4 CLBLM_L_X30Y113/CLBLM_M_A6 CLBLM_L_X30Y115/CLBLM_SW2A0 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y116/CLBLM_M_D INT_L_X30Y113/IMUX_L4 INT_L_X30Y113/SR1END1 INT_L_X30Y114/SR1BEG1 INT_L_X30Y114/SS2END0 INT_L_X30Y115/SS2A0 INT_L_X30Y115/SW2A0 INT_L_X30Y116/LOGIC_OUTS_L15 INT_L_X30Y116/SR1BEG_S0 INT_L_X30Y116/SS2BEG0 INT_L_X30Y116/SW2BEG0 INT_R_X29Y114/IMUX12 INT_R_X29Y114/IMUX35 INT_R_X29Y114/SR1END1 INT_R_X29Y115/SR1BEG1 INT_R_X29Y115/SW2END0 VBRK_X73Y120/VBRK_SW2A0 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y113/INT_L.SR1END1->>IMUX_L4 INT_L_X30Y114/INT_L.SS2END0->>SR1BEG1 INT_L_X30Y116/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X30Y116/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X30Y116/INT_L.SR1BEG_S0->>SW2BEG0 INT_R_X29Y114/INT_R.SR1END1->>IMUX12 INT_R_X29Y114/INT_R.SR1END1->>IMUX35 INT_R_X29Y115/INT_R.SW2END0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

tb0.tr[enable]_i_4_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_SE2A3 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y117/CLBLM_L_D CLBLM_L_X30Y116/CLBLM_IMUX47 CLBLM_L_X30Y116/CLBLM_M_D5 CLBLM_L_X30Y116/CLBLM_SE2A3 INT_L_X28Y117/LOGIC_OUTS_L11 INT_L_X28Y117/NE2BEG3 INT_L_X28Y118/NE2A3 INT_L_X30Y116/IMUX_L47 INT_L_X30Y116/SE2END3 INT_R_X29Y116/SE2A3 INT_R_X29Y117/SE2BEG3 INT_R_X29Y117/SL1END3 INT_R_X29Y118/NE2END3 INT_R_X29Y118/SL1BEG3 VBRK_X73Y121/VBRK_SE2A3 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X28Y117/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_L_X30Y116/INT_L.SE2END3->>IMUX_L47 INT_R_X29Y117/INT_R.SL1END3->>SE2BEG3 INT_R_X29Y118/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[enable]_i_5_n_0 - 
wires: CLBLM_L_X30Y116/CLBLM_IMUX44 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS20 CLBLM_L_X30Y116/CLBLM_M_AMUX CLBLM_L_X30Y116/CLBLM_M_D4 INT_L_X30Y116/IMUX_L44 INT_L_X30Y116/LOGIC_OUTS_L20 
pips: CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X30Y116/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[hwrite]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y116/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X38Y119/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X38Y122/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y115/BRAM_EE2BEG1_1 BRAM_L_X38Y115/BRAM_EE2BEG1_4 BRAM_L_X38Y120/BRAM_EL1BEG1_2 CLBLL_L_X32Y112/CLBLL_FAN6 CLBLL_L_X32Y112/CLBLL_L_CE CLBLL_L_X32Y113/CLBLL_EE2A1 CLBLL_L_X32Y114/CLBLL_FAN6 CLBLL_L_X32Y114/CLBLL_L_CE CLBLL_L_X32Y123/CLBLL_FAN6 CLBLL_L_X32Y123/CLBLL_L_CE CLBLL_L_X32Y125/CLBLL_WW4A1 CLBLL_L_X40Y117/CLBLL_SW2A1 CLBLL_L_X40Y118/CLBLL_SE2A1 CLBLL_R_X27Y115/CLBLL_FAN6 CLBLL_R_X27Y115/CLBLL_L_CE CLBLL_R_X27Y115/CLBLL_NW2A2 CLBLL_R_X27Y116/CLBLL_FAN6 CLBLL_R_X27Y116/CLBLL_L_CE CLBLL_R_X27Y117/CLBLL_SE2A1 CLBLL_R_X27Y118/CLBLL_FAN7 CLBLL_R_X27Y118/CLBLL_LL_CE CLBLL_R_X27Y120/CLBLL_WW2END1 CLBLL_R_X29Y113/CLBLL_SE2A1 CLBLL_R_X29Y115/CLBLL_NE2A1 CLBLL_R_X29Y120/CLBLL_FAN7 CLBLL_R_X29Y120/CLBLL_LL_CE CLBLL_R_X29Y122/CLBLL_SE2A2 CLBLL_R_X29Y124/CLBLL_FAN6 CLBLL_R_X29Y124/CLBLL_FAN7 CLBLL_R_X29Y124/CLBLL_LL_CE CLBLL_R_X29Y124/CLBLL_L_CE CLBLL_R_X29Y125/CLBLL_WW4C1 CLBLM_L_X28Y114/CLBLM_FAN7 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y114/CLBLM_M_C CLBLM_L_X28Y114/CLBLM_M_CE CLBLM_L_X28Y115/CLBLM_NW2A2 CLBLM_L_X28Y116/CLBLM_FAN6 CLBLM_L_X28Y116/CLBLM_L_CE CLBLM_L_X28Y117/CLBLM_SE2A1 CLBLM_L_X28Y120/CLBLM_WW2END1 CLBLM_L_X30Y113/CLBLM_FAN6 CLBLM_L_X30Y113/CLBLM_L_CE CLBLM_L_X30Y113/CLBLM_SE2A1 CLBLM_L_X30Y115/CLBLM_FAN6 CLBLM_L_X30Y115/CLBLM_L_CE CLBLM_L_X30Y115/CLBLM_NE2A1 CLBLM_L_X30Y122/CLBLM_FAN7 CLBLM_L_X30Y122/CLBLM_M_CE CLBLM_L_X30Y122/CLBLM_SE2A2 CLBLM_L_X30Y125/CLBLM_WW4C1 CLBLM_L_X34Y110/CLBLM_FAN7 CLBLM_L_X34Y110/CLBLM_M_CE CLBLM_L_X34Y111/CLBLM_ER1BEG2 CLBLM_L_X34Y119/CLBLM_FAN7 CLBLM_L_X34Y119/CLBLM_M_CE CLBLM_L_X34Y119/CLBLM_NW4A2 CLBLM_L_X36Y111/CLBLM_EE2A2 CLBLM_L_X36Y113/CLBLM_FAN6 CLBLM_L_X36Y113/CLBLM_FAN7 CLBLM_L_X36Y113/CLBLM_L_CE CLBLM_L_X36Y113/CLBLM_M_CE CLBLM_L_X36Y119/CLBLM_WW2A1 CLBLM_L_X36Y120/CLBLM_FAN6 CLBLM_L_X36Y120/CLBLM_FAN7 CLBLM_L_X36Y120/CLBLM_L_CE CLBLM_L_X36Y120/CLBLM_M_CE CLBLM_L_X36Y121/CLBLM_FAN6 CLBLM_L_X36Y121/CLBLM_L_CE CLBLM_L_X36Y122/CLBLM_FAN7 CLBLM_L_X36Y122/CLBLM_M_CE CLBLM_R_X33Y110/CLBLM_FAN6 CLBLM_R_X33Y110/CLBLM_L_CE CLBLM_R_X33Y111/CLBLM_ER1BEG2 CLBLM_R_X33Y116/CLBLM_FAN6 CLBLM_R_X33Y116/CLBLM_L_CE CLBLM_R_X33Y119/CLBLM_NW4A2 CLBLM_R_X33Y122/CLBLM_FAN6 CLBLM_R_X33Y122/CLBLM_L_CE CLBLM_R_X33Y124/CLBLM_FAN6 CLBLM_R_X33Y124/CLBLM_L_CE CLBLM_R_X37Y114/CLBLM_FAN7 CLBLM_R_X37Y114/CLBLM_M_CE CLBLM_R_X37Y116/CLBLM_EE2BEG1 CLBLM_R_X37Y117/CLBLM_FAN6 CLBLM_R_X37Y117/CLBLM_L_CE CLBLM_R_X37Y119/CLBLM_EE2BEG1 CLBLM_R_X37Y119/CLBLM_FAN6 CLBLM_R_X37Y119/CLBLM_L_CE CLBLM_R_X37Y122/CLBLM_EL1BEG1 CLBLM_R_X37Y122/CLBLM_FAN7 CLBLM_R_X37Y122/CLBLM_M_CE CLBLM_R_X39Y116/CLBLM_FAN6 CLBLM_R_X39Y116/CLBLM_L_CE CLBLM_R_X39Y117/CLBLM_FAN6 CLBLM_R_X39Y117/CLBLM_L_CE CLBLM_R_X39Y117/CLBLM_SW2A1 CLBLM_R_X39Y118/CLBLM_SE2A1 CLBLM_R_X39Y119/CLBLM_FAN6 CLBLM_R_X39Y119/CLBLM_L_CE CLBLM_R_X39Y121/CLBLM_FAN6 CLBLM_R_X39Y121/CLBLM_L_CE CLK_BUFG_REBUF_X78Y117/CLK_BUFG_REBUF_EE2A1_1 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4A1_4 DSP_R_X35Y110/DSP_EE2A2_1 DSP_R_X35Y115/DSP_WW2A1_4 HCLK_L_X81Y130/HCLK_SR1END1 HCLK_R_X71Y130/HCLK_SL1END1 HCLK_R_X82Y130/HCLK_NW2A1 INT_INTERFACE_R_X31Y113/INT_INTERFACE_EE2A1 INT_INTERFACE_R_X31Y125/INT_INTERFACE_WW4A1 INT_INTERFACE_R_X35Y111/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X35Y119/INT_INTERFACE_WW2A1 INT_L_X28Y114/EL1BEG1 INT_L_X28Y114/FAN_ALT7 INT_L_X28Y114/FAN_L7 INT_L_X28Y114/LOGIC_OUTS_L14 INT_L_X28Y114/NW2BEG2 INT_L_X28Y115/NW2A2 INT_L_X28Y116/FAN_ALT6 INT_L_X28Y116/FAN_L6 INT_L_X28Y116/SL1END1 INT_L_X28Y117/SE2END1 INT_L_X28Y117/SL1BEG1 INT_L_X28Y120/WW2A1 INT_L_X28Y125/ER1BEG1 INT_L_X28Y125/WW4END1 INT_L_X30Y113/EE2BEG1 INT_L_X30Y113/FAN_ALT6 INT_L_X30Y113/FAN_L6 INT_L_X30Y113/SE2END1 INT_L_X30Y115/FAN_ALT6 INT_L_X30Y115/FAN_L6 INT_L_X30Y115/NE2END1 INT_L_X30Y122/FAN_ALT7 INT_L_X30Y122/FAN_L7 INT_L_X30Y122/SE2END2 INT_L_X30Y125/WW4B1 INT_L_X32Y111/SE2A1 INT_L_X32Y112/FAN_ALT6 INT_L_X32Y112/FAN_L6 INT_L_X32Y112/SE2BEG1 INT_L_X32Y112/SL1END1 INT_L_X32Y113/EE2END1 INT_L_X32Y113/NR1BEG1 INT_L_X32Y113/SL1BEG1 INT_L_X32Y114/FAN_ALT6 INT_L_X32Y114/FAN_L6 INT_L_X32Y114/NE2BEG1 INT_L_X32Y114/NR1END1 INT_L_X32Y115/NE2A1 INT_L_X32Y123/EL1BEG1 INT_L_X32Y123/FAN_ALT6 INT_L_X32Y123/FAN_L6 INT_L_X32Y123/NW6END2 INT_L_X32Y123/SL1END1 INT_L_X32Y124/SL1BEG1 INT_L_X32Y124/SR1END1 INT_L_X32Y125/NW2END1 INT_L_X32Y125/SR1BEG1 INT_L_X32Y125/WW4BEG1 INT_L_X34Y110/FAN_ALT7 INT_L_X34Y110/FAN_L7 INT_L_X34Y110/SL1END2 INT_L_X34Y111/EE2BEG2 INT_L_X34Y111/ER1END2 INT_L_X34Y111/SL1BEG2 INT_L_X34Y119/FAN_ALT7 INT_L_X34Y119/FAN_L7 INT_L_X34Y119/NW6BEG2 INT_L_X34Y119/WW2END1 INT_L_X36Y111/EE2END2 INT_L_X36Y111/NN2BEG2 INT_L_X36Y112/NN2A2 INT_L_X36Y113/FAN_ALT6 INT_L_X36Y113/FAN_ALT7 INT_L_X36Y113/FAN_BOUNCE7 INT_L_X36Y113/FAN_L6 INT_L_X36Y113/FAN_L7 INT_L_X36Y113/NE2BEG2 INT_L_X36Y113/NN2END2 INT_L_X36Y114/NE2A2 INT_L_X36Y119/WR1END2 INT_L_X36Y119/WW2BEG1 INT_L_X36Y120/FAN_ALT6 INT_L_X36Y120/FAN_ALT7 INT_L_X36Y120/FAN_BOUNCE7 INT_L_X36Y120/FAN_L6 INT_L_X36Y120/FAN_L7 INT_L_X36Y120/NN2BEG2 INT_L_X36Y120/WR1END2 INT_L_X36Y121/FAN_ALT6 INT_L_X36Y121/FAN_L6 INT_L_X36Y121/NN2A2 INT_L_X36Y121/WR1END1 INT_L_X36Y122/FAN_ALT7 INT_L_X36Y122/FAN_L7 INT_L_X36Y122/NN2END2 INT_L_X38Y116/EE2A1 INT_L_X38Y119/EE2A1 INT_L_X38Y121/SE2A1 INT_L_X38Y122/EL1END1 INT_L_X38Y122/SE2BEG1 INT_L_X40Y117/SW2A1 INT_L_X40Y118/SE2END1 INT_L_X40Y118/SW2BEG1 INT_R_X27Y115/FAN6 INT_R_X27Y115/FAN_ALT6 INT_R_X27Y115/NW2END2 INT_R_X27Y116/FAN6 INT_R_X27Y116/FAN_ALT6 INT_R_X27Y116/SS2END1 INT_R_X27Y117/SE2A1 INT_R_X27Y117/SS2A1 INT_R_X27Y118/FAN7 INT_R_X27Y118/FAN_ALT7 INT_R_X27Y118/SE2BEG1 INT_R_X27Y118/SS2BEG1 INT_R_X27Y118/SS2END1 INT_R_X27Y119/SS2A1 INT_R_X27Y120/SS2BEG1 INT_R_X27Y120/WW2END1 INT_R_X29Y113/SE2A1 INT_R_X29Y114/EL1END1 INT_R_X29Y114/NE2BEG1 INT_R_X29Y114/SE2BEG1 INT_R_X29Y115/NE2A1 INT_R_X29Y120/FAN7 INT_R_X29Y120/FAN_ALT7 INT_R_X29Y120/SS2END1 INT_R_X29Y120/WW2BEG1 INT_R_X29Y121/SS2A1 INT_R_X29Y122/SE2A2 INT_R_X29Y122/SS2BEG1 INT_R_X29Y122/SS2END1 INT_R_X29Y123/SE2BEG2 INT_R_X29Y123/SR1END2 INT_R_X29Y123/SS2A1 INT_R_X29Y124/BYP_ALT4 INT_R_X29Y124/BYP_BOUNCE4 INT_R_X29Y124/FAN6 INT_R_X29Y124/FAN7 INT_R_X29Y124/FAN_ALT6 INT_R_X29Y124/FAN_ALT7 INT_R_X29Y124/SL1END1 INT_R_X29Y124/SR1BEG2 INT_R_X29Y124/SS2BEG1 INT_R_X29Y125/ER1END1 INT_R_X29Y125/SL1BEG1 INT_R_X29Y125/WW4C1 INT_R_X31Y113/EE2A1 INT_R_X31Y125/WW4A1 INT_R_X33Y110/FAN6 INT_R_X33Y110/FAN_ALT6 INT_R_X33Y110/SL1END1 INT_R_X33Y111/ER1BEG2 INT_R_X33Y111/SE2END1 INT_R_X33Y111/SL1BEG1 INT_R_X33Y115/NE2END1 INT_R_X33Y115/NR1BEG1 INT_R_X33Y116/FAN6 INT_R_X33Y116/FAN_ALT6 INT_R_X33Y116/NR1END1 INT_R_X33Y119/NW6A2 INT_R_X33Y120/NW6B2 INT_R_X33Y121/NW6C2 INT_R_X33Y122/FAN6 INT_R_X33Y122/FAN_ALT6 INT_R_X33Y122/NW6D2 INT_R_X33Y122/SL1END1 INT_R_X33Y123/EL1END1 INT_R_X33Y123/NR1BEG1 INT_R_X33Y123/NW6E2 INT_R_X33Y123/SL1BEG1 INT_R_X33Y124/FAN6 INT_R_X33Y124/FAN_ALT6 INT_R_X33Y124/NR1END1 INT_R_X33Y124/NW2BEG1 INT_R_X33Y125/NW2A1 INT_R_X35Y111/EE2A2 INT_R_X35Y119/WW2A1 INT_R_X37Y114/FAN7 INT_R_X37Y114/FAN_ALT7 INT_R_X37Y114/NE2END2 INT_R_X37Y114/NR1BEG2 INT_R_X37Y115/NL1BEG1 INT_R_X37Y115/NR1END2 INT_R_X37Y116/EE2BEG1 INT_R_X37Y116/NL1END1 INT_R_X37Y116/NR1BEG1 INT_R_X37Y117/FAN6 INT_R_X37Y117/FAN_ALT6 INT_R_X37Y117/NN2BEG1 INT_R_X37Y117/NR1END1 INT_R_X37Y118/NN2A1 INT_R_X37Y119/EE2BEG1 INT_R_X37Y119/FAN6 INT_R_X37Y119/FAN_ALT6 INT_R_X37Y119/NN2END1 INT_R_X37Y119/NR1BEG1 INT_R_X37Y119/WR1BEG2 INT_R_X37Y120/NL1BEG0 INT_R_X37Y120/NL1END_S3_0 INT_R_X37Y120/NR1END1 INT_R_X37Y120/WR1BEG2 INT_R_X37Y121/NL1BEG2 INT_R_X37Y121/NL1BEG_N3 INT_R_X37Y121/NL1END0 INT_R_X37Y121/WR1BEG1 INT_R_X37Y122/EL1BEG1 INT_R_X37Y122/FAN7 INT_R_X37Y122/FAN_ALT7 INT_R_X37Y122/NL1END2 INT_R_X39Y116/EE2END1 INT_R_X39Y116/FAN6 INT_R_X39Y116/FAN_ALT6 INT_R_X39Y117/FAN6 INT_R_X39Y117/FAN_ALT6 INT_R_X39Y117/SW2END1 INT_R_X39Y118/SE2A1 INT_R_X39Y119/EE2END1 INT_R_X39Y119/FAN6 INT_R_X39Y119/FAN_ALT6 INT_R_X39Y119/SE2BEG1 INT_R_X39Y121/FAN6 INT_R_X39Y121/FAN_ALT6 INT_R_X39Y121/SE2END1 VBRK_X73Y118/VBRK_SE2A1 VBRK_X73Y120/VBRK_NE2A1 VBRK_X73Y127/VBRK_SE2A2 VBRK_X73Y131/VBRK_WW4C1 VBRK_X79Y118/VBRK_EE2A1 VBRK_X79Y131/VBRK_WW4A1 VBRK_X89Y116/VBRK_EE2A2 VBRK_X89Y124/VBRK_WW2A1 VBRK_X99Y122/VBRK_SW2A1 VBRK_X99Y123/VBRK_SE2A1 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y114/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y123/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y115/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y116/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y118/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y120/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y124/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y124/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X28Y114/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y114/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y116/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y113/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y115/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y122/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y110/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y119/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X36Y113/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y113/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X36Y120/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y120/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X36Y121/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y122/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X33Y110/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y116/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y122/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y124/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y114/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X37Y117/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y119/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y122/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y116/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y117/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y119/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y121/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X28Y114/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y114/INT_L.LOGIC_OUTS_L14->>EL1BEG1 INT_L_X28Y114/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X28Y114/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_L_X28Y116/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y116/INT_L.SL1END1->>FAN_ALT6 INT_L_X28Y117/INT_L.SE2END1->>SL1BEG1 INT_L_X28Y125/INT_L.WW4END1->>ER1BEG1 INT_L_X30Y113/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y113/INT_L.SE2END1->>EE2BEG1 INT_L_X30Y113/INT_L.SE2END1->>FAN_ALT6 INT_L_X30Y115/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y115/INT_L.NE2END1->>FAN_ALT6 INT_L_X30Y122/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y122/INT_L.SE2END2->>FAN_ALT7 INT_L_X32Y112/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y112/INT_L.SL1END1->>FAN_ALT6 INT_L_X32Y112/INT_L.SL1END1->>SE2BEG1 INT_L_X32Y113/INT_L.EE2END1->>NR1BEG1 INT_L_X32Y113/INT_L.EE2END1->>SL1BEG1 INT_L_X32Y114/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y114/INT_L.NR1END1->>FAN_ALT6 INT_L_X32Y114/INT_L.NR1END1->>NE2BEG1 INT_L_X32Y123/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y123/INT_L.NW6END2->>EL1BEG1 INT_L_X32Y123/INT_L.SL1END1->>FAN_ALT6 INT_L_X32Y124/INT_L.SR1END1->>SL1BEG1 INT_L_X32Y125/INT_L.NW2END1->>SR1BEG1 INT_L_X32Y125/INT_L.NW2END1->>WW4BEG1 INT_L_X34Y110/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y110/INT_L.SL1END2->>FAN_ALT7 INT_L_X34Y111/INT_L.ER1END2->>EE2BEG2 INT_L_X34Y111/INT_L.ER1END2->>SL1BEG2 INT_L_X34Y119/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y119/INT_L.WW2END1->>FAN_ALT7 INT_L_X34Y119/INT_L.WW2END1->>NW6BEG2 INT_L_X36Y111/INT_L.EE2END2->>NN2BEG2 INT_L_X36Y113/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y113/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y113/INT_L.FAN_ALT7->>FAN_L7 INT_L_X36Y113/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X36Y113/INT_L.NN2END2->>FAN_ALT7 INT_L_X36Y113/INT_L.NN2END2->>NE2BEG2 INT_L_X36Y119/INT_L.WR1END2->>WW2BEG1 INT_L_X36Y120/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y120/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y120/INT_L.FAN_ALT7->>FAN_L7 INT_L_X36Y120/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X36Y120/INT_L.WR1END2->>FAN_ALT7 INT_L_X36Y120/INT_L.WR1END2->>NN2BEG2 INT_L_X36Y121/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y121/INT_L.WR1END1->>FAN_ALT6 INT_L_X36Y122/INT_L.FAN_ALT7->>FAN_L7 INT_L_X36Y122/INT_L.NN2END2->>FAN_ALT7 INT_L_X38Y122/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y118/INT_L.SE2END1->>SW2BEG1 INT_R_X27Y115/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y115/INT_R.NW2END2->>FAN_ALT6 INT_R_X27Y116/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y116/INT_R.SS2END1->>FAN_ALT6 INT_R_X27Y118/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y118/INT_R.SS2END1->>FAN_ALT7 INT_R_X27Y118/INT_R.SS2END1->>SE2BEG1 INT_R_X27Y118/INT_R.SS2END1->>SS2BEG1 INT_R_X27Y120/INT_R.WW2END1->>SS2BEG1 INT_R_X29Y114/INT_R.EL1END1->>NE2BEG1 INT_R_X29Y114/INT_R.EL1END1->>SE2BEG1 INT_R_X29Y120/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y120/INT_R.SS2END1->>FAN_ALT7 INT_R_X29Y120/INT_R.SS2END1->>WW2BEG1 INT_R_X29Y122/INT_R.SS2END1->>SS2BEG1 INT_R_X29Y123/INT_R.SR1END2->>SE2BEG2 INT_R_X29Y124/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y124/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X29Y124/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y124/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y124/INT_R.SL1END1->>BYP_ALT4 INT_R_X29Y124/INT_R.SL1END1->>FAN_ALT6 INT_R_X29Y124/INT_R.SL1END1->>SR1BEG2 INT_R_X29Y124/INT_R.SL1END1->>SS2BEG1 INT_R_X29Y125/INT_R.ER1END1->>SL1BEG1 INT_R_X33Y110/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y110/INT_R.SL1END1->>FAN_ALT6 INT_R_X33Y111/INT_R.SE2END1->>ER1BEG2 INT_R_X33Y111/INT_R.SE2END1->>SL1BEG1 INT_R_X33Y115/INT_R.NE2END1->>NR1BEG1 INT_R_X33Y116/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y116/INT_R.NR1END1->>FAN_ALT6 INT_R_X33Y122/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y122/INT_R.SL1END1->>FAN_ALT6 INT_R_X33Y123/INT_R.EL1END1->>NR1BEG1 INT_R_X33Y123/INT_R.EL1END1->>SL1BEG1 INT_R_X33Y124/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y124/INT_R.NR1END1->>FAN_ALT6 INT_R_X33Y124/INT_R.NR1END1->>NW2BEG1 INT_R_X37Y114/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y114/INT_R.NE2END2->>FAN_ALT7 INT_R_X37Y114/INT_R.NE2END2->>NR1BEG2 INT_R_X37Y115/INT_R.NR1END2->>NL1BEG1 INT_R_X37Y116/INT_R.NL1END1->>EE2BEG1 INT_R_X37Y116/INT_R.NL1END1->>NR1BEG1 INT_R_X37Y117/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y117/INT_R.NR1END1->>FAN_ALT6 INT_R_X37Y117/INT_R.NR1END1->>NN2BEG1 INT_R_X37Y119/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y119/INT_R.NN2END1->>EE2BEG1 INT_R_X37Y119/INT_R.NN2END1->>FAN_ALT6 INT_R_X37Y119/INT_R.NN2END1->>NR1BEG1 INT_R_X37Y119/INT_R.NN2END1->>WR1BEG2 INT_R_X37Y120/INT_R.NR1END1->>NL1BEG0 INT_R_X37Y120/INT_R.NR1END1->>WR1BEG2 INT_R_X37Y121/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X37Y121/INT_R.NL1END0->>NL1BEG_N3 INT_R_X37Y121/INT_R.NL1END0->>WR1BEG1 INT_R_X37Y122/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y122/INT_R.NL1END2->>EL1BEG1 INT_R_X37Y122/INT_R.NL1END2->>FAN_ALT7 INT_R_X39Y116/INT_R.EE2END1->>FAN_ALT6 INT_R_X39Y116/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y117/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y117/INT_R.SW2END1->>FAN_ALT6 INT_R_X39Y119/INT_R.EE2END1->>FAN_ALT6 INT_R_X39Y119/INT_R.EE2END1->>SE2BEG1 INT_R_X39Y119/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y121/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y121/INT_R.SE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 63, 

tb0.tr[sample]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tv[tbreg1][addr] - 
wires: CLBLL_L_X32Y114/CLBLL_EE4B0 CLBLL_L_X32Y117/CLBLL_FAN6 CLBLL_L_X32Y117/CLBLL_L_CE CLBLL_L_X32Y119/CLBLL_FAN6 CLBLL_L_X32Y119/CLBLL_L_CE CLBLL_L_X32Y119/CLBLL_SE4C3 CLBLL_L_X32Y120/CLBLL_FAN7 CLBLL_L_X32Y120/CLBLL_LL_CE CLBLL_R_X29Y111/CLBLL_SE4C3 CLBLL_R_X29Y114/CLBLL_EE4BEG0 CLBLL_R_X29Y116/CLBLL_ER1BEG1 CLBLL_R_X29Y118/CLBLL_WR1END0 CLBLL_R_X29Y121/CLBLL_FAN6 CLBLL_R_X29Y121/CLBLL_L_CE CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y115/CLBLM_L_D CLBLM_L_X28Y118/CLBLM_FAN6 CLBLM_L_X28Y118/CLBLM_L_CE CLBLM_L_X30Y111/CLBLM_SE4C3 CLBLM_L_X30Y114/CLBLM_EE4BEG0 CLBLM_L_X30Y116/CLBLM_ER1BEG1 CLBLM_L_X30Y116/CLBLM_FAN7 CLBLM_L_X30Y116/CLBLM_M_CE CLBLM_L_X30Y118/CLBLM_FAN7 CLBLM_L_X30Y118/CLBLM_M_CE CLBLM_L_X30Y118/CLBLM_WR1END0 CLBLM_L_X34Y114/CLBLM_ER1BEG1 CLBLM_L_X34Y115/CLBLM_FAN7 CLBLM_L_X34Y115/CLBLM_M_CE CLBLM_L_X34Y122/CLBLM_FAN6 CLBLM_L_X34Y122/CLBLM_L_CE CLBLM_R_X33Y114/CLBLM_ER1BEG1 CLBLM_R_X33Y120/CLBLM_FAN6 CLBLM_R_X33Y120/CLBLM_L_CE CLK_FEED_X78Y119/CLK_FEED_EE4B0 CLK_FEED_X78Y124/CLK_FEED_SE4C3 INT_INTERFACE_R_X31Y114/INT_INTERFACE_EE4B0 INT_INTERFACE_R_X31Y119/INT_INTERFACE_SE4C3 INT_L_X28Y115/ER1BEG_S0 INT_L_X28Y115/LOGIC_OUTS_L11 INT_L_X28Y115/NN6BEG3 INT_L_X28Y115/SE6BEG3 INT_L_X28Y116/ER1BEG0 INT_L_X28Y116/NN6A3 INT_L_X28Y117/NN6B3 INT_L_X28Y118/FAN_ALT6 INT_L_X28Y118/FAN_L6 INT_L_X28Y118/NN6C3 INT_L_X28Y118/WR1END1 INT_L_X28Y119/NN6D3 INT_L_X28Y120/NN6E3 INT_L_X28Y121/NN6END3 INT_L_X28Y121/NR1BEG3 INT_L_X28Y122/NL1BEG2 INT_L_X28Y122/NR1END3 INT_L_X28Y123/EL1BEG1 INT_L_X28Y123/NL1END2 INT_L_X30Y111/NN6BEG3 INT_L_X30Y111/SE6END3 INT_L_X30Y112/NN6A3 INT_L_X30Y113/NN6B3 INT_L_X30Y114/EE4A0 INT_L_X30Y114/NN6C3 INT_L_X30Y115/NN6D3 INT_L_X30Y116/ER1END1 INT_L_X30Y116/FAN_ALT7 INT_L_X30Y116/FAN_L7 INT_L_X30Y116/NN6E3 INT_L_X30Y117/NL1BEG2 INT_L_X30Y117/NN6BEG3 INT_L_X30Y117/NN6END3 INT_L_X30Y117/WR1BEG_S0 INT_L_X30Y118/FAN_ALT7 INT_L_X30Y118/FAN_L7 INT_L_X30Y118/NL1END2 INT_L_X30Y118/NN6A3 INT_L_X30Y118/WR1BEG0 INT_L_X30Y119/NN6B3 INT_L_X30Y120/NN6C3 INT_L_X30Y121/NN6D3 INT_L_X30Y122/NN6E3 INT_L_X30Y123/NN6END3 INT_L_X30Y123/SE6BEG3 INT_L_X32Y114/EE4C0 INT_L_X32Y117/FAN_ALT6 INT_L_X32Y117/FAN_L6 INT_L_X32Y117/NN2BEG1 INT_L_X32Y117/WR1END1 INT_L_X32Y118/NN2A1 INT_L_X32Y119/FAN_ALT6 INT_L_X32Y119/FAN_L6 INT_L_X32Y119/NE2BEG1 INT_L_X32Y119/NN2END1 INT_L_X32Y119/NR1BEG3 INT_L_X32Y119/SE6END3 INT_L_X32Y120/FAN_ALT3 INT_L_X32Y120/FAN_ALT7 INT_L_X32Y120/FAN_BOUNCE3 INT_L_X32Y120/FAN_L7 INT_L_X32Y120/NE2A1 INT_L_X32Y120/NR1END3 INT_L_X34Y114/ER1END1 INT_L_X34Y114/NR1BEG1 INT_L_X34Y115/FAN_ALT7 INT_L_X34Y115/FAN_L7 INT_L_X34Y115/GFAN1 INT_L_X34Y115/NN2BEG1 INT_L_X34Y115/NR1END1 INT_L_X34Y116/NN2A1 INT_L_X34Y117/NN2END1 INT_L_X34Y117/NN6BEG1 INT_L_X34Y118/NN6A1 INT_L_X34Y119/NN6B1 INT_L_X34Y120/NN6C1 INT_L_X34Y121/NN6D1 INT_L_X34Y122/FAN_ALT6 INT_L_X34Y122/FAN_L6 INT_L_X34Y122/NN6E1 INT_L_X34Y122/SR1END1 INT_L_X34Y123/NN6END1 INT_L_X34Y123/SR1BEG1 INT_R_X29Y111/SE6E3 INT_R_X29Y112/SE6D3 INT_R_X29Y113/SE6C3 INT_R_X29Y114/EE4BEG0 INT_R_X29Y114/SE6B3 INT_R_X29Y114/SS2END0 INT_R_X29Y115/SE6A3 INT_R_X29Y115/SS2A0 INT_R_X29Y116/ER1BEG1 INT_R_X29Y116/ER1END0 INT_R_X29Y116/SS2BEG0 INT_R_X29Y117/WR1END_S1_0 INT_R_X29Y118/WR1BEG1 INT_R_X29Y118/WR1END0 INT_R_X29Y121/FAN6 INT_R_X29Y121/FAN_ALT6 INT_R_X29Y121/SS2END1 INT_R_X29Y122/SS2A1 INT_R_X29Y123/EL1END1 INT_R_X29Y123/SS2BEG1 INT_R_X31Y114/EE4B0 INT_R_X31Y119/SE6E3 INT_R_X31Y120/SE6D3 INT_R_X31Y121/SE6C3 INT_R_X31Y122/SE6B3 INT_R_X31Y123/SE6A3 INT_R_X33Y114/EE4END0 INT_R_X33Y114/ER1BEG1 INT_R_X33Y114/NN2BEG0 INT_R_X33Y115/NN2A0 INT_R_X33Y115/NN2END_S2_0 INT_R_X33Y116/NN2END0 INT_R_X33Y116/NR1BEG0 INT_R_X33Y117/NR1END0 INT_R_X33Y117/WR1BEG1 INT_R_X33Y120/FAN6 INT_R_X33Y120/FAN_ALT6 INT_R_X33Y120/NE2END1 VBRK_X73Y116/VBRK_SE4C3 VBRK_X73Y119/VBRK_EE4BEG0 VBRK_X73Y121/VBRK_ER1BEG1 VBRK_X73Y123/VBRK_WR1END0 VBRK_X79Y119/VBRK_EE4B0 VBRK_X79Y124/VBRK_SE4C3 
pips: CLBLL_L_X32Y117/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y119/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y120/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y121/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y118/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y116/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y118/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y115/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y122/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y120/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X28Y115/INT_L.LOGIC_OUTS_L11->>ER1BEG_S0 INT_L_X28Y115/INT_L.LOGIC_OUTS_L11->>NN6BEG3 INT_L_X28Y115/INT_L.LOGIC_OUTS_L11->>SE6BEG3 INT_L_X28Y118/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y118/INT_L.WR1END1->>FAN_ALT6 INT_L_X28Y121/INT_L.NN6END3->>NR1BEG3 INT_L_X28Y122/INT_L.NR1END3->>NL1BEG2 INT_L_X28Y123/INT_L.NL1END2->>EL1BEG1 INT_L_X30Y111/INT_L.SE6END3->>NN6BEG3 INT_L_X30Y116/INT_L.ER1END1->>FAN_ALT7 INT_L_X30Y116/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y117/INT_L.NN6END3->>NL1BEG2 INT_L_X30Y117/INT_L.NN6END3->>NN6BEG3 INT_L_X30Y117/INT_L.NN6END3->>WR1BEG_S0 INT_L_X30Y118/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y118/INT_L.NL1END2->>FAN_ALT7 INT_L_X30Y123/INT_L.NN6END3->>SE6BEG3 INT_L_X32Y117/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y117/INT_L.WR1END1->>FAN_ALT6 INT_L_X32Y117/INT_L.WR1END1->>NN2BEG1 INT_L_X32Y119/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y119/INT_L.NN2END1->>FAN_ALT6 INT_L_X32Y119/INT_L.NN2END1->>NE2BEG1 INT_L_X32Y119/INT_L.SE6END3->>NR1BEG3 INT_L_X32Y120/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X32Y120/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y120/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X32Y120/INT_L.NR1END3->>FAN_ALT3 INT_L_X34Y114/INT_L.ER1END1->>NR1BEG1 INT_L_X34Y115/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y115/INT_L.GFAN1->>FAN_ALT7 INT_L_X34Y115/INT_L.NR1END1->>GFAN1 INT_L_X34Y115/INT_L.NR1END1->>NN2BEG1 INT_L_X34Y117/INT_L.NN2END1->>NN6BEG1 INT_L_X34Y122/INT_L.FAN_ALT6->>FAN_L6 INT_L_X34Y122/INT_L.SR1END1->>FAN_ALT6 INT_L_X34Y123/INT_L.NN6END1->>SR1BEG1 INT_R_X29Y114/INT_R.SS2END0->>EE4BEG0 INT_R_X29Y116/INT_R.ER1END0->>ER1BEG1 INT_R_X29Y116/INT_R.ER1END0->>SS2BEG0 INT_R_X29Y118/INT_R.WR1END0->>WR1BEG1 INT_R_X29Y121/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y121/INT_R.SS2END1->>FAN_ALT6 INT_R_X29Y123/INT_R.EL1END1->>SS2BEG1 INT_R_X33Y114/INT_R.EE4END0->>ER1BEG1 INT_R_X33Y114/INT_R.EE4END0->>NN2BEG0 INT_R_X33Y116/INT_R.NN2END0->>NR1BEG0 INT_R_X33Y117/INT_R.NR1END0->>WR1BEG1 INT_R_X33Y120/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y120/INT_R.NE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

x0/tv[tbreg1][mask] - 
wires: CLBLL_L_X32Y114/CLBLL_SE4C1 CLBLL_L_X32Y118/CLBLL_EE4A1 CLBLL_L_X32Y118/CLBLL_FAN6 CLBLL_L_X32Y118/CLBLL_L_CE CLBLL_L_X32Y122/CLBLL_FAN7 CLBLL_L_X32Y122/CLBLL_LL_CE CLBLL_R_X27Y113/CLBLL_SE2A1 CLBLL_R_X27Y114/CLBLL_SE2A1 CLBLL_R_X27Y115/CLBLL_EL1BEG0 CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y115/CLBLL_L_D CLBLL_R_X27Y115/CLBLL_L_DMUX CLBLL_R_X27Y117/CLBLL_NE4BEG1 CLBLL_R_X27Y118/CLBLL_FAN6 CLBLL_R_X27Y118/CLBLL_L_CE CLBLL_R_X29Y117/CLBLL_NE4C1 CLBLL_R_X29Y118/CLBLL_FAN6 CLBLL_R_X29Y118/CLBLL_FAN7 CLBLL_R_X29Y118/CLBLL_LL_CE CLBLL_R_X29Y118/CLBLL_L_CE CLBLL_R_X29Y118/CLBLL_NE4C1 CLBLL_R_X29Y118/CLBLL_WR1END2 CLBLL_R_X29Y122/CLBLL_ER1BEG2 CLBLL_R_X29Y122/CLBLL_FAN7 CLBLL_R_X29Y122/CLBLL_LL_CE CLBLM_L_X26Y115/CLBLM_IMUX9 CLBLM_L_X26Y115/CLBLM_L_A5 CLBLM_L_X28Y113/CLBLM_SE2A1 CLBLM_L_X28Y114/CLBLM_SE2A1 CLBLM_L_X28Y115/CLBLM_EL1BEG0 CLBLM_L_X28Y115/CLBLM_IMUX8 CLBLM_L_X28Y115/CLBLM_M_A5 CLBLM_L_X28Y117/CLBLM_NE4BEG1 CLBLM_L_X30Y116/CLBLM_FAN6 CLBLM_L_X30Y116/CLBLM_L_CE CLBLM_L_X30Y117/CLBLM_NE4C1 CLBLM_L_X30Y118/CLBLM_NE4C1 CLBLM_L_X30Y118/CLBLM_WR1END2 CLBLM_L_X30Y120/CLBLM_FAN6 CLBLM_L_X30Y120/CLBLM_L_CE CLBLM_L_X30Y122/CLBLM_ER1BEG2 CLBLM_L_X30Y122/CLBLM_FAN6 CLBLM_L_X30Y122/CLBLM_L_CE CLBLM_L_X34Y113/CLBLM_NE4BEG1 CLBLM_L_X34Y118/CLBLM_EE4C1 CLBLM_L_X34Y118/CLBLM_FAN6 CLBLM_L_X34Y118/CLBLM_L_CE CLBLM_L_X34Y118/CLBLM_WW2A1 CLBLM_L_X34Y120/CLBLM_FAN6 CLBLM_L_X34Y120/CLBLM_L_CE CLBLM_L_X34Y123/CLBLM_NW4END1 CLBLM_R_X33Y113/CLBLM_NE4BEG1 CLBLM_R_X33Y118/CLBLM_EE4C1 CLBLM_R_X33Y118/CLBLM_WW2A1 CLBLM_R_X33Y123/CLBLM_NW4END1 CLK_FEED_X78Y119/CLK_FEED_SE4C1 CLK_FEED_X78Y123/CLK_FEED_EE4A1 INT_INTERFACE_R_X31Y114/INT_INTERFACE_SE4C1 INT_INTERFACE_R_X31Y118/INT_INTERFACE_EE4A1 INT_L_X26Y115/IMUX_L9 INT_L_X26Y115/WL1END0 INT_L_X28Y113/NE6BEG1 INT_L_X28Y113/SE2END1 INT_L_X28Y114/EL1END_S3_0 INT_L_X28Y114/NE6BEG1 INT_L_X28Y114/SE2END1 INT_L_X28Y115/EL1END0 INT_L_X28Y115/IMUX_L8 INT_L_X28Y117/NE6A1 INT_L_X28Y118/NE6B1 INT_L_X28Y119/NE6C1 INT_L_X28Y120/NE6D1 INT_L_X28Y121/NE6E1 INT_L_X30Y116/FAN_ALT6 INT_L_X30Y116/FAN_L6 INT_L_X30Y116/SL1END1 INT_L_X30Y117/NE6END1 INT_L_X30Y117/SL1BEG1 INT_L_X30Y118/EE4BEG1 INT_L_X30Y118/NE6END1 INT_L_X30Y118/NN2BEG1 INT_L_X30Y118/SE6BEG1 INT_L_X30Y118/WR1BEG2 INT_L_X30Y119/NN2A1 INT_L_X30Y120/FAN_ALT6 INT_L_X30Y120/FAN_L6 INT_L_X30Y120/NN2END1 INT_L_X30Y122/ER1END2 INT_L_X30Y122/FAN_ALT1 INT_L_X30Y122/FAN_ALT6 INT_L_X30Y122/FAN_BOUNCE1 INT_L_X30Y122/FAN_L6 INT_L_X32Y113/SE2A1 INT_L_X32Y114/SE2BEG1 INT_L_X32Y114/SE6END1 INT_L_X32Y118/EE4B1 INT_L_X32Y118/FAN_ALT6 INT_L_X32Y118/FAN_L6 INT_L_X32Y118/WW2END1 INT_L_X32Y122/FAN_ALT3 INT_L_X32Y122/FAN_ALT7 INT_L_X32Y122/FAN_BOUNCE3 INT_L_X32Y122/FAN_L7 INT_L_X32Y122/WL1END3 INT_L_X32Y123/WL1END_N1_3 INT_L_X34Y113/NE6A1 INT_L_X34Y114/NE6B1 INT_L_X34Y115/NE6C1 INT_L_X34Y116/NE6D1 INT_L_X34Y117/NE6E1 INT_L_X34Y118/EE4END1 INT_L_X34Y118/FAN_ALT6 INT_L_X34Y118/FAN_L6 INT_L_X34Y118/NN2BEG1 INT_L_X34Y118/SR1END1 INT_L_X34Y118/WR1END1 INT_L_X34Y118/WW2BEG1 INT_L_X34Y119/NN2A1 INT_L_X34Y119/NW2END1 INT_L_X34Y119/NW6A1 INT_L_X34Y119/SR1BEG1 INT_L_X34Y120/FAN_ALT6 INT_L_X34Y120/FAN_L6 INT_L_X34Y120/NN2END1 INT_L_X34Y120/NW6B1 INT_L_X34Y121/NW6C1 INT_L_X34Y122/NW6D1 INT_L_X34Y123/NW6E1 INT_R_X27Y113/SE2A1 INT_R_X27Y114/SE2A1 INT_R_X27Y114/SE2BEG1 INT_R_X27Y114/SL1END1 INT_R_X27Y115/EL1BEG0 INT_R_X27Y115/LOGIC_OUTS19 INT_R_X27Y115/NN2BEG1 INT_R_X27Y115/SE2BEG1 INT_R_X27Y115/SL1BEG1 INT_R_X27Y115/WL1BEG0 INT_R_X27Y116/NN2A1 INT_R_X27Y117/NE6BEG1 INT_R_X27Y117/NN2END1 INT_R_X27Y117/NR1BEG1 INT_R_X27Y118/FAN6 INT_R_X27Y118/FAN_ALT6 INT_R_X27Y118/NR1END1 INT_R_X29Y113/NE6A1 INT_R_X29Y114/NE6A1 INT_R_X29Y114/NE6B1 INT_R_X29Y115/NE6B1 INT_R_X29Y115/NE6C1 INT_R_X29Y116/NE6C1 INT_R_X29Y116/NE6D1 INT_R_X29Y117/NE6D1 INT_R_X29Y117/NE6E1 INT_R_X29Y118/FAN6 INT_R_X29Y118/FAN7 INT_R_X29Y118/FAN_ALT6 INT_R_X29Y118/FAN_ALT7 INT_R_X29Y118/FAN_BOUNCE7 INT_R_X29Y118/NE6E1 INT_R_X29Y118/WR1END2 INT_R_X29Y121/NE6END1 INT_R_X29Y121/NN2BEG1 INT_R_X29Y122/ER1BEG2 INT_R_X29Y122/FAN7 INT_R_X29Y122/FAN_ALT7 INT_R_X29Y122/NN2A1 INT_R_X29Y122/SR1END1 INT_R_X29Y123/NN2END1 INT_R_X29Y123/SR1BEG1 INT_R_X31Y114/SE6E1 INT_R_X31Y115/SE6D1 INT_R_X31Y116/SE6C1 INT_R_X31Y117/SE6B1 INT_R_X31Y118/EE4A1 INT_R_X31Y118/SE6A1 INT_R_X33Y113/NE6BEG1 INT_R_X33Y113/SE2END1 INT_R_X33Y118/EE4C1 INT_R_X33Y118/WW2A1 INT_R_X33Y122/WL1BEG3 INT_R_X33Y123/NW6END1 INT_R_X33Y123/WL1BEG_N3 INT_R_X35Y117/NE6END1 INT_R_X35Y117/NL1BEG0 INT_R_X35Y117/NL1END_S3_0 INT_R_X35Y117/NN2BEG1 INT_R_X35Y117/NR1BEG1 INT_R_X35Y118/NL1END0 INT_R_X35Y118/NN2A1 INT_R_X35Y118/NR1END1 INT_R_X35Y118/NW2BEG1 INT_R_X35Y118/WR1BEG1 INT_R_X35Y119/NN2END1 INT_R_X35Y119/NW2A1 INT_R_X35Y119/NW6BEG1 VBRK_X73Y122/VBRK_NE4C1 VBRK_X73Y123/VBRK_NE4C1 VBRK_X73Y123/VBRK_WR1END2 VBRK_X73Y127/VBRK_ER1BEG2 VBRK_X79Y119/VBRK_SE4C1 VBRK_X79Y123/VBRK_EE4A1 
pips: CLBLL_L_X32Y118/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y122/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y115/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X27Y115/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y118/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y118/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y118/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y122/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X26Y115/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y120/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y122/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X34Y118/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X34Y120/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X26Y115/INT_L.WL1END0->>IMUX_L9 INT_L_X28Y113/INT_L.SE2END1->>NE6BEG1 INT_L_X28Y114/INT_L.SE2END1->>NE6BEG1 INT_L_X28Y115/INT_L.EL1END0->>IMUX_L8 INT_L_X30Y116/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y116/INT_L.SL1END1->>FAN_ALT6 INT_L_X30Y117/INT_L.NE6END1->>SL1BEG1 INT_L_X30Y118/INT_L.NE6END1->>EE4BEG1 INT_L_X30Y118/INT_L.NE6END1->>NN2BEG1 INT_L_X30Y118/INT_L.NE6END1->>SE6BEG1 INT_L_X30Y118/INT_L.NE6END1->>WR1BEG2 INT_L_X30Y120/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y120/INT_L.NN2END1->>FAN_ALT6 INT_L_X30Y122/INT_L.ER1END2->>FAN_ALT1 INT_L_X30Y122/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y122/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y122/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X32Y114/INT_L.SE6END1->>SE2BEG1 INT_L_X32Y118/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y118/INT_L.WW2END1->>FAN_ALT6 INT_L_X32Y122/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X32Y122/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y122/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X32Y122/INT_L.WL1END3->>FAN_ALT3 INT_L_X34Y118/INT_L.EE4END1->>NN2BEG1 INT_L_X34Y118/INT_L.FAN_ALT6->>FAN_L6 INT_L_X34Y118/INT_L.SR1END1->>WW2BEG1 INT_L_X34Y118/INT_L.WR1END1->>FAN_ALT6 INT_L_X34Y119/INT_L.NW2END1->>SR1BEG1 INT_L_X34Y120/INT_L.FAN_ALT6->>FAN_L6 INT_L_X34Y120/INT_L.NN2END1->>FAN_ALT6 INT_R_X27Y114/INT_R.SL1END1->>SE2BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS19->>EL1BEG0 INT_R_X27Y115/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS19->>SE2BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS19->>SL1BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS19->>WL1BEG0 INT_R_X27Y117/INT_R.NN2END1->>NE6BEG1 INT_R_X27Y117/INT_R.NN2END1->>NR1BEG1 INT_R_X27Y118/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y118/INT_R.NR1END1->>FAN_ALT6 INT_R_X29Y118/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y118/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y118/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X29Y118/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X29Y118/INT_R.WR1END2->>FAN_ALT7 INT_R_X29Y121/INT_R.NE6END1->>NN2BEG1 INT_R_X29Y122/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y122/INT_R.SR1END1->>ER1BEG2 INT_R_X29Y122/INT_R.SR1END1->>FAN_ALT7 INT_R_X29Y123/INT_R.NN2END1->>SR1BEG1 INT_R_X33Y113/INT_R.SE2END1->>NE6BEG1 INT_R_X33Y123/INT_R.NW6END1->>WL1BEG_N3 INT_R_X35Y117/INT_R.NE6END1->>NL1BEG0 INT_R_X35Y117/INT_R.NE6END1->>NN2BEG1 INT_R_X35Y117/INT_R.NE6END1->>NR1BEG1 INT_R_X35Y118/INT_R.NL1END0->>WR1BEG1 INT_R_X35Y118/INT_R.NR1END1->>NW2BEG1 INT_R_X35Y119/INT_R.NN2END1->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

tb0.tr[tbreg1][read]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbreg1][write]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tv[tbreg2][addr] - 
wires: CLBLL_L_X32Y116/CLBLL_EE4A2 CLBLL_L_X32Y116/CLBLL_FAN6 CLBLL_L_X32Y116/CLBLL_L_CE CLBLL_L_X32Y121/CLBLL_FAN6 CLBLL_L_X32Y121/CLBLL_FAN7 CLBLL_L_X32Y121/CLBLL_LL_CE CLBLL_L_X32Y121/CLBLL_L_CE CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y116/CLBLM_L_C CLBLM_L_X34Y116/CLBLM_EE4C2 CLBLM_L_X34Y116/CLBLM_FAN7 CLBLM_L_X34Y116/CLBLM_M_CE CLBLM_L_X34Y116/CLBLM_WW2A1 CLBLM_L_X34Y117/CLBLM_FAN7 CLBLM_L_X34Y117/CLBLM_M_CE CLBLM_L_X34Y117/CLBLM_SW2A1 CLBLM_L_X34Y119/CLBLM_FAN6 CLBLM_L_X34Y119/CLBLM_L_CE CLBLM_L_X34Y120/CLBLM_NW2A2 CLBLM_R_X33Y116/CLBLM_EE4C2 CLBLM_R_X33Y116/CLBLM_WW2A1 CLBLM_R_X33Y117/CLBLM_FAN6 CLBLM_R_X33Y117/CLBLM_L_CE CLBLM_R_X33Y117/CLBLM_SW2A1 CLBLM_R_X33Y120/CLBLM_NW2A2 CLBLM_R_X33Y122/CLBLM_FAN7 CLBLM_R_X33Y122/CLBLM_M_CE CLK_FEED_X78Y121/CLK_FEED_EE4A2 INT_INTERFACE_R_X31Y116/INT_INTERFACE_EE4A2 INT_L_X30Y116/EE4BEG2 INT_L_X30Y116/LOGIC_OUTS_L10 INT_L_X32Y116/EE4B2 INT_L_X32Y116/FAN_ALT6 INT_L_X32Y116/FAN_L6 INT_L_X32Y116/WW2END1 INT_L_X32Y121/FAN_ALT6 INT_L_X32Y121/FAN_ALT7 INT_L_X32Y121/FAN_BOUNCE7 INT_L_X32Y121/FAN_L6 INT_L_X32Y121/FAN_L7 INT_L_X32Y121/NW2END2 INT_L_X34Y116/EE4END2 INT_L_X34Y116/FAN_ALT7 INT_L_X34Y116/FAN_L7 INT_L_X34Y116/NE2BEG2 INT_L_X34Y116/NR1BEG2 INT_L_X34Y116/WL1END1 INT_L_X34Y116/WW2BEG1 INT_L_X34Y117/FAN_ALT7 INT_L_X34Y117/FAN_L7 INT_L_X34Y117/NE2A2 INT_L_X34Y117/NR1END2 INT_L_X34Y117/SW2A1 INT_L_X34Y118/NW2END2 INT_L_X34Y118/SW2BEG1 INT_L_X34Y119/FAN_ALT6 INT_L_X34Y119/FAN_L6 INT_L_X34Y119/NW2BEG2 INT_L_X34Y119/NW2END2 INT_L_X34Y120/NW2A2 INT_R_X31Y116/EE4A2 INT_R_X33Y116/EE4C2 INT_R_X33Y116/WW2A1 INT_R_X33Y117/FAN6 INT_R_X33Y117/FAN_ALT6 INT_R_X33Y117/SW2END1 INT_R_X33Y120/NN2BEG2 INT_R_X33Y120/NW2BEG2 INT_R_X33Y120/NW2END2 INT_R_X33Y121/NN2A2 INT_R_X33Y121/NW2A2 INT_R_X33Y122/FAN7 INT_R_X33Y122/FAN_ALT7 INT_R_X33Y122/NN2END2 INT_R_X35Y116/SL1END2 INT_R_X35Y116/WL1BEG1 INT_R_X35Y117/NE2END2 INT_R_X35Y117/NR1BEG2 INT_R_X35Y117/NW2BEG2 INT_R_X35Y117/SL1BEG2 INT_R_X35Y118/NR1END2 INT_R_X35Y118/NW2A2 INT_R_X35Y118/NW2BEG2 INT_R_X35Y119/NW2A2 VBRK_X79Y121/VBRK_EE4A2 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y121/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y121/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X30Y116/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X34Y116/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y117/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y119/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y117/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X33Y122/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X30Y116/INT_L.LOGIC_OUTS_L10->>EE4BEG2 INT_L_X32Y116/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y116/INT_L.WW2END1->>FAN_ALT6 INT_L_X32Y121/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y121/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X32Y121/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y121/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X32Y121/INT_L.NW2END2->>FAN_ALT7 INT_L_X34Y116/INT_L.EE4END2->>NE2BEG2 INT_L_X34Y116/INT_L.EE4END2->>NR1BEG2 INT_L_X34Y116/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y116/INT_L.WL1END1->>FAN_ALT7 INT_L_X34Y116/INT_L.WL1END1->>WW2BEG1 INT_L_X34Y117/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y117/INT_L.NR1END2->>FAN_ALT7 INT_L_X34Y118/INT_L.NW2END2->>SW2BEG1 INT_L_X34Y119/INT_L.FAN_ALT6->>FAN_L6 INT_L_X34Y119/INT_L.NW2END2->>FAN_ALT6 INT_L_X34Y119/INT_L.NW2END2->>NW2BEG2 INT_R_X33Y117/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y117/INT_R.SW2END1->>FAN_ALT6 INT_R_X33Y120/INT_R.NW2END2->>NN2BEG2 INT_R_X33Y120/INT_R.NW2END2->>NW2BEG2 INT_R_X33Y122/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y122/INT_R.NN2END2->>FAN_ALT7 INT_R_X35Y116/INT_R.SL1END2->>WL1BEG1 INT_R_X35Y117/INT_R.NE2END2->>NR1BEG2 INT_R_X35Y117/INT_R.NE2END2->>NW2BEG2 INT_R_X35Y117/INT_R.NE2END2->>SL1BEG2 INT_R_X35Y118/INT_R.NR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

tb0.tr[tbreg2][addr][31]_i_2_n_0 - 
wires: CLBLL_L_X32Y116/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y116/CLBLL_L_B CLBLL_L_X32Y116/CLBLL_SW4A1 CLBLL_R_X27Y116/CLBLL_IMUX38 CLBLL_R_X27Y116/CLBLL_LL_D3 CLBLL_R_X27Y116/CLBLL_WR1END3 CLBLL_R_X29Y112/CLBLL_NW4A2 CLBLM_L_X28Y116/CLBLM_WR1END3 CLBLM_L_X30Y112/CLBLM_NW4A2 CLBLM_L_X30Y116/CLBLM_IMUX33 CLBLM_L_X30Y116/CLBLM_L_C1 CLK_FEED_X78Y121/CLK_FEED_SW4A1 INT_INTERFACE_R_X31Y116/INT_INTERFACE_SW4A1 INT_L_X28Y116/NW6END2 INT_L_X28Y116/WR1BEG3 INT_L_X30Y112/NL1BEG1 INT_L_X30Y112/NW6BEG2 INT_L_X30Y112/SW6END1 INT_L_X30Y113/NL1END1 INT_L_X30Y113/NN2BEG1 INT_L_X30Y114/NN2A1 INT_L_X30Y115/NN2END1 INT_L_X30Y115/NR1BEG1 INT_L_X30Y116/GFAN0 INT_L_X30Y116/IMUX_L33 INT_L_X30Y116/NR1END1 INT_L_X32Y116/LOGIC_OUTS_L9 INT_L_X32Y116/SW6BEG1 INT_R_X27Y116/IMUX38 INT_R_X27Y116/WR1END3 INT_R_X29Y112/NW6A2 INT_R_X29Y113/NW6B2 INT_R_X29Y114/NW6C2 INT_R_X29Y115/NW6D2 INT_R_X29Y116/NW6E2 INT_R_X31Y112/SW6E1 INT_R_X31Y113/SW6D1 INT_R_X31Y114/SW6C1 INT_R_X31Y115/SW6B1 INT_R_X31Y116/SW6A1 VBRK_X73Y117/VBRK_NW4A2 VBRK_X79Y121/VBRK_SW4A1 
pips: CLBLL_L_X32Y116/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X28Y116/INT_L.NW6END2->>WR1BEG3 INT_L_X30Y112/INT_L.SW6END1->>NL1BEG1 INT_L_X30Y112/INT_L.SW6END1->>NW6BEG2 INT_L_X30Y113/INT_L.NL1END1->>NN2BEG1 INT_L_X30Y115/INT_L.NN2END1->>NR1BEG1 INT_L_X30Y116/INT_L.GFAN0->>IMUX_L33 INT_L_X30Y116/INT_L.NR1END1->>GFAN0 INT_L_X32Y116/INT_L.LOGIC_OUTS_L9->>SW6BEG1 INT_R_X27Y116/INT_R.WR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

x0/tv[tbreg2][mask] - 
wires: CLBLL_L_X32Y115/CLBLL_NE4C1 CLBLL_L_X32Y115/CLBLL_NW4A1 CLBLL_L_X32Y117/CLBLL_SE4C1 CLBLL_R_X27Y114/CLBLL_SW2A3 CLBLL_R_X27Y115/CLBLL_SE2A1 CLBLL_R_X27Y115/CLBLL_SE2A3 CLBLL_R_X27Y116/CLBLL_LL_D CLBLL_R_X27Y116/CLBLL_LL_DMUX CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS23 CLBLL_R_X27Y116/CLBLL_NE4BEG3 CLBLL_R_X27Y117/CLBLL_EL1BEG1 CLBLL_R_X29Y111/CLBLL_SE4C1 CLBLL_R_X29Y119/CLBLL_NE4C1 CLBLL_R_X29Y119/CLBLL_SE2A3 CLBLM_L_X26Y113/CLBLM_IMUX6 CLBLM_L_X26Y113/CLBLM_L_A1 CLBLM_L_X28Y114/CLBLM_SW2A3 CLBLM_L_X28Y115/CLBLM_IMUX7 CLBLM_L_X28Y115/CLBLM_M_A1 CLBLM_L_X28Y115/CLBLM_SE2A1 CLBLM_L_X28Y115/CLBLM_SE2A3 CLBLM_L_X28Y116/CLBLM_NE4BEG3 CLBLM_L_X28Y117/CLBLM_EL1BEG1 CLBLM_L_X28Y117/CLBLM_FAN6 CLBLM_L_X28Y117/CLBLM_L_CE CLBLM_L_X30Y111/CLBLM_SE4C1 CLBLM_L_X30Y117/CLBLM_FAN6 CLBLM_L_X30Y117/CLBLM_L_CE CLBLM_L_X30Y118/CLBLM_FAN6 CLBLM_L_X30Y118/CLBLM_L_CE CLBLM_L_X30Y119/CLBLM_FAN7 CLBLM_L_X30Y119/CLBLM_M_CE CLBLM_L_X30Y119/CLBLM_NE4C1 CLBLM_L_X30Y119/CLBLM_SE2A3 CLBLM_L_X30Y121/CLBLM_FAN6 CLBLM_L_X30Y121/CLBLM_L_CE CLBLM_L_X34Y118/CLBLM_EE2BEG1 CLBLM_L_X34Y118/CLBLM_FAN7 CLBLM_L_X34Y118/CLBLM_M_CE CLBLM_L_X34Y120/CLBLM_FAN7 CLBLM_L_X34Y120/CLBLM_M_CE CLBLM_L_X34Y121/CLBLM_FAN7 CLBLM_L_X34Y121/CLBLM_M_CE CLBLM_R_X33Y118/CLBLM_EE2BEG1 CLBLM_R_X33Y118/CLBLM_FAN6 CLBLM_R_X33Y118/CLBLM_L_CE CLK_FEED_X78Y120/CLK_FEED_NE4C1 CLK_FEED_X78Y120/CLK_FEED_NW4A1 CLK_FEED_X78Y122/CLK_FEED_SE4C1 INT_INTERFACE_R_X31Y115/INT_INTERFACE_NE4C1 INT_INTERFACE_R_X31Y115/INT_INTERFACE_NW4A1 INT_INTERFACE_R_X31Y117/INT_INTERFACE_SE4C1 INT_L_X26Y113/IMUX_L6 INT_L_X26Y113/WL1END2 INT_L_X28Y114/SW2A3 INT_L_X28Y115/IMUX_L7 INT_L_X28Y115/NE6BEG1 INT_L_X28Y115/SE2END1 INT_L_X28Y115/SE2END3 INT_L_X28Y115/SE6BEG1 INT_L_X28Y115/SW2BEG3 INT_L_X28Y116/NE6A3 INT_L_X28Y117/EL1END1 INT_L_X28Y117/FAN_ALT6 INT_L_X28Y117/FAN_L6 INT_L_X28Y117/NE6B3 INT_L_X28Y118/NE6C3 INT_L_X28Y119/NE6D3 INT_L_X28Y120/NE6E3 INT_L_X30Y111/NE6BEG1 INT_L_X30Y111/SE6END1 INT_L_X30Y117/FAN_ALT6 INT_L_X30Y117/FAN_L6 INT_L_X30Y117/SL1END1 INT_L_X30Y118/FAN_ALT6 INT_L_X30Y118/FAN_L6 INT_L_X30Y118/SL1BEG1 INT_L_X30Y118/SR1END1 INT_L_X30Y119/FAN_ALT3 INT_L_X30Y119/FAN_ALT7 INT_L_X30Y119/FAN_BOUNCE3 INT_L_X30Y119/FAN_L7 INT_L_X30Y119/NE6END1 INT_L_X30Y119/NN2BEG1 INT_L_X30Y119/NW6END1 INT_L_X30Y119/SE2END3 INT_L_X30Y119/SR1BEG1 INT_L_X30Y120/NN2A1 INT_L_X30Y121/FAN_ALT6 INT_L_X30Y121/FAN_L6 INT_L_X30Y121/NN2END1 INT_L_X30Y121/SE6BEG1 INT_L_X32Y115/NE6END1 INT_L_X32Y115/NW6BEG1 INT_L_X32Y117/NE2BEG1 INT_L_X32Y117/SE6END1 INT_L_X32Y118/NE2A1 INT_L_X34Y118/EE2A1 INT_L_X34Y118/FAN_ALT7 INT_L_X34Y118/FAN_L7 INT_L_X34Y118/NN2BEG2 INT_L_X34Y118/WR1END2 INT_L_X34Y119/NN2A2 INT_L_X34Y119/NN2BEG2 INT_L_X34Y119/WR1END2 INT_L_X34Y120/FAN_ALT7 INT_L_X34Y120/FAN_L7 INT_L_X34Y120/NN2A2 INT_L_X34Y120/NN2END2 INT_L_X34Y121/FAN_ALT7 INT_L_X34Y121/FAN_L7 INT_L_X34Y121/NN2END2 INT_R_X27Y113/SL1END3 INT_R_X27Y113/WL1BEG2 INT_R_X27Y114/SL1BEG3 INT_R_X27Y114/SW2END3 INT_R_X27Y115/SE2A1 INT_R_X27Y115/SE2A3 INT_R_X27Y115/SW2END_N0_3 INT_R_X27Y116/LOGIC_OUTS15 INT_R_X27Y116/LOGIC_OUTS23 INT_R_X27Y116/NE6BEG3 INT_R_X27Y116/NL1BEG2 INT_R_X27Y116/SE2BEG1 INT_R_X27Y116/SE2BEG3 INT_R_X27Y117/EL1BEG1 INT_R_X27Y117/NL1END2 INT_R_X29Y111/SE6E1 INT_R_X29Y112/SE6D1 INT_R_X29Y113/SE6C1 INT_R_X29Y114/SE6B1 INT_R_X29Y115/NE6A1 INT_R_X29Y115/SE6A1 INT_R_X29Y116/NE6B1 INT_R_X29Y117/NE6C1 INT_R_X29Y118/NE6D1 INT_R_X29Y119/NE6E1 INT_R_X29Y119/SE2A3 INT_R_X29Y120/NE6END3 INT_R_X29Y120/SE2BEG3 INT_R_X31Y111/NE6A1 INT_R_X31Y112/NE6B1 INT_R_X31Y113/NE6C1 INT_R_X31Y114/NE6D1 INT_R_X31Y115/NE6E1 INT_R_X31Y115/NW6A1 INT_R_X31Y116/NW6B1 INT_R_X31Y117/NW6C1 INT_R_X31Y117/SE6E1 INT_R_X31Y118/NW6D1 INT_R_X31Y118/SE6D1 INT_R_X31Y119/NW6E1 INT_R_X31Y119/SE6C1 INT_R_X31Y120/SE6B1 INT_R_X31Y121/SE6A1 INT_R_X33Y118/EE2BEG1 INT_R_X33Y118/FAN6 INT_R_X33Y118/FAN_ALT6 INT_R_X33Y118/NE2END1 INT_R_X35Y118/EE2END1 INT_R_X35Y118/NR1BEG1 INT_R_X35Y118/WR1BEG2 INT_R_X35Y119/NR1END1 INT_R_X35Y119/WR1BEG2 VBRK_X73Y116/VBRK_SE4C1 VBRK_X73Y124/VBRK_NE4C1 VBRK_X73Y124/VBRK_SE2A3 VBRK_X79Y120/VBRK_NE4C1 VBRK_X79Y120/VBRK_NW4A1 VBRK_X79Y122/VBRK_SE4C1 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y117/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y117/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y118/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y119/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y121/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X34Y118/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y120/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X34Y121/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X33Y118/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X26Y113/INT_L.WL1END2->>IMUX_L6 INT_L_X28Y115/INT_L.SE2END1->>NE6BEG1 INT_L_X28Y115/INT_L.SE2END1->>SE6BEG1 INT_L_X28Y115/INT_L.SE2END3->>IMUX_L7 INT_L_X28Y115/INT_L.SE2END3->>SW2BEG3 INT_L_X28Y117/INT_L.EL1END1->>FAN_ALT6 INT_L_X28Y117/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y111/INT_L.SE6END1->>NE6BEG1 INT_L_X30Y117/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y117/INT_L.SL1END1->>FAN_ALT6 INT_L_X30Y118/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y118/INT_L.SR1END1->>FAN_ALT6 INT_L_X30Y118/INT_L.SR1END1->>SL1BEG1 INT_L_X30Y119/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X30Y119/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y119/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X30Y119/INT_L.NE6END1->>NN2BEG1 INT_L_X30Y119/INT_L.NW6END1->>SR1BEG1 INT_L_X30Y119/INT_L.SE2END3->>FAN_ALT3 INT_L_X30Y121/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y121/INT_L.NN2END1->>FAN_ALT6 INT_L_X30Y121/INT_L.NN2END1->>SE6BEG1 INT_L_X32Y115/INT_L.NE6END1->>NW6BEG1 INT_L_X32Y117/INT_L.SE6END1->>NE2BEG1 INT_L_X34Y118/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y118/INT_L.WR1END2->>FAN_ALT7 INT_L_X34Y118/INT_L.WR1END2->>NN2BEG2 INT_L_X34Y119/INT_L.WR1END2->>NN2BEG2 INT_L_X34Y120/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y120/INT_L.NN2END2->>FAN_ALT7 INT_L_X34Y121/INT_L.FAN_ALT7->>FAN_L7 INT_L_X34Y121/INT_L.NN2END2->>FAN_ALT7 INT_R_X27Y113/INT_R.SL1END3->>WL1BEG2 INT_R_X27Y114/INT_R.SW2END3->>SL1BEG3 INT_R_X27Y116/INT_R.LOGIC_OUTS15->>NE6BEG3 INT_R_X27Y116/INT_R.LOGIC_OUTS15->>NL1BEG2 INT_R_X27Y116/INT_R.LOGIC_OUTS15->>SE2BEG3 INT_R_X27Y116/INT_R.LOGIC_OUTS23->>SE2BEG1 INT_R_X27Y117/INT_R.NL1END2->>EL1BEG1 INT_R_X29Y120/INT_R.NE6END3->>SE2BEG3 INT_R_X33Y118/INT_R.FAN_ALT6->>FAN6 INT_R_X33Y118/INT_R.NE2END1->>EE2BEG1 INT_R_X33Y118/INT_R.NE2END1->>FAN_ALT6 INT_R_X35Y118/INT_R.EE2END1->>NR1BEG1 INT_R_X35Y118/INT_R.EE2END1->>WR1BEG2 INT_R_X35Y119/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

tb0.tr[tbreg2][mask][31]_i_2_n_0 - 
wires: CLBLL_R_X27Y115/CLBLL_LL_A CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS12 CLBLL_R_X27Y116/CLBLL_IMUX40 CLBLL_R_X27Y116/CLBLL_LL_D1 INT_R_X27Y115/LOGIC_OUTS12 INT_R_X27Y115/NR1BEG0 INT_R_X27Y116/IMUX40 INT_R_X27Y116/NR1END0 
pips: CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 INT_R_X27Y115/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X27Y116/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbreg2][mask][31]_i_3_n_0 - 
wires: CLBLL_R_X27Y116/CLBLL_IMUX44 CLBLL_R_X27Y116/CLBLL_LL_AMUX CLBLL_R_X27Y116/CLBLL_LL_D4 CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS20 INT_R_X27Y116/IMUX44 INT_R_X27Y116/LOGIC_OUTS20 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X27Y116/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbreg2][read]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbreg2][write]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_12_n_0 - 
wires: CLBLL_R_X29Y121/CLBLL_IMUX23 CLBLL_R_X29Y121/CLBLL_L_C3 CLBLM_L_X28Y118/CLBLM_LOGIC_OUTS9 CLBLM_L_X28Y118/CLBLM_L_B INT_L_X28Y118/LOGIC_OUTS_L9 INT_L_X28Y118/NN2BEG1 INT_L_X28Y119/NN2A1 INT_L_X28Y120/NE2BEG1 INT_L_X28Y120/NN2END1 INT_L_X28Y121/NE2A1 INT_R_X29Y121/FAN_BOUNCE_S3_6 INT_R_X29Y121/IMUX23 INT_R_X29Y121/NE2END1 INT_R_X29Y121/NR1BEG1 INT_R_X29Y122/FAN_ALT6 INT_R_X29Y122/FAN_BOUNCE6 INT_R_X29Y122/NR1END1 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X28Y118/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y118/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X28Y120/INT_L.NN2END1->>NE2BEG1 INT_R_X29Y121/INT_R.FAN_BOUNCE_S3_6->>IMUX23 INT_R_X29Y121/INT_R.NE2END1->>NR1BEG1 INT_R_X29Y122/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X29Y122/INT_R.NR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_20_n_0 - 
wires: CLBLM_L_X28Y118/CLBLM_IMUX13 CLBLM_L_X28Y118/CLBLM_LOGIC_OUTS10 CLBLM_L_X28Y118/CLBLM_L_B6 CLBLM_L_X28Y118/CLBLM_L_C INT_L_X28Y118/IMUX_L13 INT_L_X28Y118/LOGIC_OUTS_L10 
pips: CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X28Y118/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X28Y118/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_21_n_0 - 
wires: CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS8 CLBLM_L_X28Y117/CLBLM_L_A CLBLM_L_X28Y118/CLBLM_IMUX25 CLBLM_L_X28Y118/CLBLM_L_B5 INT_L_X28Y117/LOGIC_OUTS_L8 INT_L_X28Y117/NR1BEG0 INT_L_X28Y118/IMUX_L25 INT_L_X28Y118/NR1END0 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X28Y118/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X28Y117/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X28Y118/INT_L.NR1END0->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_13_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y118/CLBLL_L_C CLBLL_R_X29Y121/CLBLL_IMUX20 CLBLL_R_X29Y121/CLBLL_L_C2 INT_R_X29Y118/LOGIC_OUTS10 INT_R_X29Y118/NN2BEG2 INT_R_X29Y119/NN2A2 INT_R_X29Y120/NN2END2 INT_R_X29Y120/NR1BEG2 INT_R_X29Y121/IMUX20 INT_R_X29Y121/NR1END2 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_R_X29Y118/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X29Y120/INT_R.NN2END2->>NR1BEG2 INT_R_X29Y121/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_14_n_0 - 
wires: CLBLL_R_X29Y119/CLBLL_NW2A1 CLBLL_R_X29Y121/CLBLL_IMUX33 CLBLL_R_X29Y121/CLBLL_L_C1 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y118/CLBLM_M_B CLBLM_L_X30Y119/CLBLM_NW2A1 INT_L_X30Y118/LOGIC_OUTS_L13 INT_L_X30Y118/NW2BEG1 INT_L_X30Y119/NW2A1 INT_R_X29Y119/NN2BEG1 INT_R_X29Y119/NW2END1 INT_R_X29Y120/NN2A1 INT_R_X29Y121/IMUX33 INT_R_X29Y121/NN2END1 VBRK_X73Y124/VBRK_NW2A1 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X30Y118/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y118/INT_L.LOGIC_OUTS_L13->>NW2BEG1 INT_R_X29Y119/INT_R.NW2END1->>NN2BEG1 INT_R_X29Y121/INT_R.NN2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_15_n_0 - 
wires: CLBLL_R_X29Y121/CLBLL_IMUX30 CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y121/CLBLL_L_C5 CLBLL_R_X29Y121/CLBLL_L_D INT_R_X29Y121/IMUX30 INT_R_X29Y121/LOGIC_OUTS11 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X29Y121/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X29Y121/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_22_n_0 - 
wires: CLBLL_R_X29Y121/CLBLL_IMUX37 CLBLL_R_X29Y121/CLBLL_L_D4 CLBLL_R_X29Y122/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y122/CLBLL_L_C INT_R_X29Y121/IMUX37 INT_R_X29Y121/SL1END2 INT_R_X29Y122/LOGIC_OUTS10 INT_R_X29Y122/SL1BEG2 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X29Y122/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X29Y121/INT_R.SL1END2->>IMUX37 INT_R_X29Y122/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in79_in - 
wires: CLBLL_R_X29Y121/CLBLL_IMUX41 CLBLL_R_X29Y121/CLBLL_L_D1 CLBLL_R_X29Y124/CLBLL_LL_AQ CLBLL_R_X29Y124/CLBLL_LOGIC_OUTS4 INT_R_X29Y121/IMUX41 INT_R_X29Y121/SS2END0 INT_R_X29Y122/SS2A0 INT_R_X29Y123/SL1END0 INT_R_X29Y123/SS2BEG0 INT_R_X29Y124/LOGIC_OUTS4 INT_R_X29Y124/SL1BEG0 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y124/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X29Y121/INT_R.SS2END0->>IMUX41 INT_R_X29Y123/INT_R.SL1END0->>SS2BEG0 INT_R_X29Y124/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_23_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y118/CLBLL_L_D CLBLL_R_X29Y121/CLBLL_IMUX46 CLBLL_R_X29Y121/CLBLL_L_D5 INT_R_X29Y118/LOGIC_OUTS11 INT_R_X29Y118/NR1BEG3 INT_R_X29Y119/NN2BEG3 INT_R_X29Y119/NR1END3 INT_R_X29Y120/NN2A3 INT_R_X29Y121/IMUX46 INT_R_X29Y121/NN2END3 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_R_X29Y118/INT_R.LOGIC_OUTS11->>NR1BEG3 INT_R_X29Y119/INT_R.NR1END3->>NN2BEG3 INT_R_X29Y121/INT_R.NN2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_24_n_0 - 
wires: CLBLL_R_X29Y120/CLBLL_LL_C CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS14 CLBLL_R_X29Y121/CLBLL_IMUX42 CLBLL_R_X29Y121/CLBLL_L_D6 INT_R_X29Y120/LOGIC_OUTS14 INT_R_X29Y120/NL1BEG1 INT_R_X29Y121/IMUX42 INT_R_X29Y121/NL1END1 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_R_X29Y120/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X29Y121/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_16_n_0 - 
wires: CLBLL_R_X29Y121/CLBLL_IMUX34 CLBLL_R_X29Y121/CLBLL_L_C6 CLBLL_R_X29Y121/CLBLL_WL1END1 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y121/CLBLM_M_C CLBLM_L_X30Y121/CLBLM_WL1END1 INT_L_X30Y121/LOGIC_OUTS_L14 INT_L_X30Y121/WL1BEG1 INT_R_X29Y121/IMUX34 INT_R_X29Y121/WL1END1 VBRK_X73Y126/VBRK_WL1END1 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X30Y121/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y121/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X29Y121/INT_R.WL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in58_in - 
wires: CLBLM_L_X30Y121/CLBLM_IMUX29 CLBLM_L_X30Y121/CLBLM_M_C2 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS5 CLBLM_L_X30Y122/CLBLM_M_BQ INT_L_X30Y121/IMUX_L29 INT_L_X30Y121/SR1END2 INT_L_X30Y122/LOGIC_OUTS_L5 INT_L_X30Y122/SR1BEG2 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y122/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X30Y121/INT_L.SR1END2->>IMUX_L29 INT_L_X30Y122/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in61_in - 
wires: CLBLM_L_X30Y121/CLBLM_IMUX28 CLBLM_L_X30Y121/CLBLM_M_C4 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y122/CLBLM_M_AQ INT_L_X30Y121/IMUX_L28 INT_L_X30Y121/SR1END1 INT_L_X30Y122/LOGIC_OUTS_L4 INT_L_X30Y122/SR1BEG1 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y122/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X30Y121/INT_L.SR1END1->>IMUX_L28 INT_L_X30Y122/INT_L.LOGIC_OUTS_L4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_25_n_0 - 
wires: CLBLL_L_X32Y121/CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y121/CLBLL_L_D CLBLL_L_X32Y121/CLBLL_WW2A3 CLBLM_L_X30Y121/CLBLM_IMUX31 CLBLM_L_X30Y121/CLBLM_M_C5 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW2A3_0 INT_INTERFACE_R_X31Y121/INT_INTERFACE_WW2A3 INT_L_X30Y121/IMUX_L31 INT_L_X30Y121/WW2END3 INT_L_X30Y122/WW2END_N0_3 INT_L_X32Y121/LOGIC_OUTS_L11 INT_L_X32Y121/WW2BEG3 INT_R_X31Y121/WW2A3 VBRK_X79Y126/VBRK_WW2A3 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X30Y121/INT_L.WW2END3->>IMUX_L31 INT_L_X32Y121/INT_L.LOGIC_OUTS_L11->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_17_n_0 - 
wires: CLBLL_R_X29Y121/CLBLL_IMUX21 CLBLL_R_X29Y121/CLBLL_L_C4 CLBLL_R_X29Y121/CLBLL_WL1END2 CLBLM_L_X30Y121/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y121/CLBLM_M_D CLBLM_L_X30Y121/CLBLM_WL1END2 INT_L_X30Y121/LOGIC_OUTS_L15 INT_L_X30Y121/WL1BEG2 INT_R_X29Y121/IMUX21 INT_R_X29Y121/WL1END2 VBRK_X73Y126/VBRK_WL1END2 
pips: CLBLL_R_X29Y121/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X30Y121/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y121/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X29Y121/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in73_in - 
wires: CLBLM_L_X30Y121/CLBLM_IMUX38 CLBLM_L_X30Y121/CLBLM_M_D3 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS7 CLBLM_L_X30Y122/CLBLM_M_DQ INT_L_X30Y121/IMUX_L38 INT_L_X30Y121/SL1END3 INT_L_X30Y122/LOGIC_OUTS_L7 INT_L_X30Y122/SL1BEG3 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y122/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X30Y121/INT_L.SL1END3->>IMUX_L38 INT_L_X30Y122/INT_L.LOGIC_OUTS_L7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in70_in - 
wires: CLBLM_L_X30Y121/CLBLM_IMUX45 CLBLM_L_X30Y121/CLBLM_M_D2 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS20 CLBLM_L_X30Y122/CLBLM_M_AMUX INT_L_X30Y121/IMUX_L45 INT_L_X30Y121/SL1END2 INT_L_X30Y122/LOGIC_OUTS_L20 INT_L_X30Y122/SL1BEG2 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X30Y122/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X30Y121/INT_L.SL1END2->>IMUX_L45 INT_L_X30Y122/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_26_n_0 - 
wires: CLBLL_L_X32Y123/CLBLL_WW4C2 CLBLM_L_X30Y121/CLBLM_IMUX43 CLBLM_L_X30Y121/CLBLM_M_D6 CLBLM_L_X34Y123/CLBLM_NE2A2 CLBLM_L_X34Y123/CLBLM_WW4A2 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS10 CLBLM_R_X33Y122/CLBLM_L_C CLBLM_R_X33Y123/CLBLM_NE2A2 CLBLM_R_X33Y123/CLBLM_WW4A2 CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4C2_2 INT_INTERFACE_R_X31Y123/INT_INTERFACE_WW4C2 INT_L_X30Y121/IMUX_L43 INT_L_X30Y121/SS2END1 INT_L_X30Y122/SS2A1 INT_L_X30Y123/SS2BEG1 INT_L_X30Y123/WW4END2 INT_L_X32Y123/WW4B2 INT_L_X34Y123/NE2END2 INT_L_X34Y123/WW4BEG2 INT_R_X31Y123/WW4C2 INT_R_X33Y122/LOGIC_OUTS10 INT_R_X33Y122/NE2BEG2 INT_R_X33Y123/NE2A2 INT_R_X33Y123/WW4A2 VBRK_X79Y128/VBRK_WW4C2 
pips: CLBLM_L_X30Y121/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X33Y122/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y121/INT_L.SS2END1->>IMUX_L43 INT_L_X30Y123/INT_L.WW4END2->>SS2BEG1 INT_L_X34Y123/INT_L.NE2END2->>WW4BEG2 INT_R_X33Y122/INT_R.LOGIC_OUTS10->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_18_n_0 - 
wires: CLBLL_R_X29Y117/CLBLL_WW2A2 CLBLM_L_X28Y117/CLBLM_IMUX6 CLBLM_L_X28Y117/CLBLM_L_A1 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y117/CLBLM_L_C CLBLM_L_X30Y117/CLBLM_WW2A2 INT_L_X28Y117/IMUX_L6 INT_L_X28Y117/WW2END2 INT_L_X30Y117/LOGIC_OUTS_L10 INT_L_X30Y117/WW2BEG2 INT_R_X29Y117/WW2A2 VBRK_X73Y122/VBRK_WW2A2 
pips: CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y117/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X28Y117/INT_L.WW2END2->>IMUX_L6 INT_L_X30Y117/INT_L.LOGIC_OUTS_L10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_19_n_0 - 
wires: CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y116/CLBLM_M_C CLBLM_L_X28Y117/CLBLM_IMUX10 CLBLM_L_X28Y117/CLBLM_L_A4 INT_L_X28Y116/LOGIC_OUTS_L14 INT_L_X28Y116/NL1BEG1 INT_L_X28Y117/IMUX_L10 INT_L_X28Y117/NL1END1 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X28Y116/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X28Y117/INT_L.NL1END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_3_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX35 CLBLL_R_X29Y118/CLBLL_LL_C6 CLBLL_R_X29Y118/CLBLL_LL_D CLBLL_R_X29Y118/CLBLL_LL_DMUX CLBLL_R_X29Y118/CLBLL_LOGIC_OUTS23 INT_R_X29Y118/IMUX35 INT_R_X29Y118/LOGIC_OUTS23 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y118/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X29Y118/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X29Y118/INT_R.LOGIC_OUTS23->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_4_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX31 CLBLL_R_X29Y118/CLBLL_LL_C5 CLBLL_R_X29Y119/CLBLL_NW2A0 CLBLM_L_X30Y118/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y118/CLBLM_L_A CLBLM_L_X30Y119/CLBLM_NW2A0 INT_L_X30Y118/LOGIC_OUTS_L8 INT_L_X30Y118/NW2BEG0 INT_L_X30Y119/NW2A0 INT_R_X29Y118/IMUX31 INT_R_X29Y118/NW2END_S0_0 INT_R_X29Y119/NW2END0 VBRK_X73Y124/VBRK_NW2A0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X30Y118/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y118/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_R_X29Y118/INT_R.NW2END_S0_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_5_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX22 CLBLL_R_X29Y118/CLBLL_LL_C3 CLBLL_R_X29Y121/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y121/CLBLL_L_C CLBLL_R_X29Y121/CLBLL_L_CMUX INT_R_X29Y118/FAN_BOUNCE_S3_2 INT_R_X29Y118/IMUX22 INT_R_X29Y119/FAN_ALT2 INT_R_X29Y119/FAN_BOUNCE2 INT_R_X29Y119/SS2END0 INT_R_X29Y120/SS2A0 INT_R_X29Y121/LOGIC_OUTS18 INT_R_X29Y121/SS2BEG0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y121/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X29Y121/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X29Y118/INT_R.FAN_BOUNCE_S3_2->>IMUX22 INT_R_X29Y119/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y119/INT_R.SS2END0->>FAN_ALT2 INT_R_X29Y121/INT_R.LOGIC_OUTS18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tbwr]_i_6_n_0 - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX28 CLBLL_R_X29Y118/CLBLL_LL_C4 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y117/CLBLM_L_AMUX INT_L_X28Y117/LOGIC_OUTS_L16 INT_L_X28Y117/NE2BEG2 INT_L_X28Y118/NE2A2 INT_R_X29Y118/IMUX28 INT_R_X29Y118/NE2END2 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y117/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X29Y118/INT_R.NE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in82_in - 
wires: CLBLL_L_X32Y124/CLBLL_WW4B1 CLBLL_R_X29Y122/CLBLL_IMUX33 CLBLL_R_X29Y122/CLBLL_L_C1 CLBLL_R_X29Y124/CLBLL_WW4END1 CLBLM_L_X30Y124/CLBLM_WW4END1 CLBLM_R_X33Y124/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y124/CLBLM_L_BQ CLK_HROW_TOP_R_X78Y130/CLK_HROW_WW4B1_3 INT_INTERFACE_R_X31Y124/INT_INTERFACE_WW4B1 INT_L_X30Y124/WW4C1 INT_L_X32Y124/WW4A1 INT_R_X29Y122/IMUX33 INT_R_X29Y122/SS2END0 INT_R_X29Y123/SS2A0 INT_R_X29Y124/SS2BEG0 INT_R_X29Y124/WW4END1 INT_R_X31Y124/WW4B1 INT_R_X33Y124/LOGIC_OUTS1 INT_R_X33Y124/WW4BEG1 VBRK_X73Y129/VBRK_WW4END1 VBRK_X79Y129/VBRK_WW4B1 
pips: CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X33Y124/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X29Y122/INT_R.SS2END0->>IMUX33 INT_R_X29Y124/INT_R.WW4END1->>SS2BEG0 INT_R_X33Y124/INT_R.LOGIC_OUTS1->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in88_in - 
wires: CLBLL_R_X29Y122/CLBLL_IMUX23 CLBLL_R_X29Y122/CLBLL_L_C3 CLBLL_R_X29Y122/CLBLL_WR1END3 CLBLM_L_X30Y122/CLBLM_LOGIC_OUTS6 CLBLM_L_X30Y122/CLBLM_M_CQ CLBLM_L_X30Y122/CLBLM_WR1END3 INT_L_X30Y122/LOGIC_OUTS_L6 INT_L_X30Y122/WR1BEG3 INT_R_X29Y122/IMUX23 INT_R_X29Y122/WR1END3 VBRK_X73Y127/VBRK_WR1END3 
pips: CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X30Y122/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X30Y122/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X29Y122/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in85_in - 
wires: CLBLL_R_X29Y122/CLBLL_IMUX34 CLBLL_R_X29Y122/CLBLL_L_C6 CLBLL_R_X29Y124/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y124/CLBLL_L_AQ INT_R_X29Y122/IMUX34 INT_R_X29Y122/SL1END1 INT_R_X29Y123/SL1BEG1 INT_R_X29Y123/SR1END1 INT_R_X29Y124/LOGIC_OUTS0 INT_R_X29Y124/SR1BEG1 
pips: CLBLL_R_X29Y122/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y124/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X29Y122/INT_R.SL1END1->>IMUX34 INT_R_X29Y123/INT_R.SR1END1->>SL1BEG1 INT_R_X29Y124/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in91_in - 
wires: CLBLL_R_X29Y115/CLBLL_NW4A0 CLBLL_R_X29Y118/CLBLL_IMUX36 CLBLL_R_X29Y118/CLBLL_L_D2 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y115/CLBLM_L_AQ CLBLM_L_X30Y115/CLBLM_NW4A0 INT_L_X28Y118/EL1BEG3 INT_L_X28Y118/NW6END_S0_0 INT_L_X28Y119/EL1BEG_N3 INT_L_X28Y119/NW6END0 INT_L_X30Y115/LOGIC_OUTS_L0 INT_L_X30Y115/NW6BEG0 INT_R_X29Y115/NW6A0 INT_R_X29Y116/NW6B0 INT_R_X29Y117/NW6C0 INT_R_X29Y118/EL1END3 INT_R_X29Y118/FAN_ALT1 INT_R_X29Y118/FAN_BOUNCE1 INT_R_X29Y118/IMUX36 INT_R_X29Y118/NW6D0 INT_R_X29Y119/NW6E0 VBRK_X73Y120/VBRK_NW4A0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y119/INT_L.NW6END0->>EL1BEG_N3 INT_L_X30Y115/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_R_X29Y118/INT_R.EL1END3->>FAN_ALT1 INT_R_X29Y118/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y118/INT_R.FAN_BOUNCE1->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tpf.tfr_reg[shsel_n_0_][0] - 
wires: CLBLL_R_X29Y118/CLBLL_IMUX41 CLBLL_R_X29Y118/CLBLL_L_D1 CLBLL_R_X29Y120/CLBLL_LL_AQ CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS4 INT_R_X29Y118/IMUX41 INT_R_X29Y118/SS2END0 INT_R_X29Y119/SS2A0 INT_R_X29Y120/LOGIC_OUTS4 INT_R_X29Y120/SS2BEG0 
pips: CLBLL_R_X29Y118/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y120/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X29Y118/INT_R.SS2END0->>IMUX41 INT_R_X29Y120/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in94_in - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX32 CLBLL_R_X29Y120/CLBLL_LL_BQ CLBLL_R_X29Y120/CLBLL_LL_C1 CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS5 INT_R_X29Y119/FAN_BOUNCE_S3_2 INT_R_X29Y120/FAN_ALT2 INT_R_X29Y120/FAN_BOUNCE2 INT_R_X29Y120/IMUX32 INT_R_X29Y120/LOGIC_OUTS5 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y120/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X29Y120/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y120/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X29Y120/INT_R.LOGIC_OUTS5->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in76_in - 
wires: CLBLL_R_X29Y120/CLBLL_IMUX29 CLBLL_R_X29Y120/CLBLL_LL_C2 CLBLL_R_X29Y120/CLBLL_LL_CQ CLBLL_R_X29Y120/CLBLL_LOGIC_OUTS6 INT_R_X29Y120/IMUX29 INT_R_X29Y120/LOGIC_OUTS6 
pips: CLBLL_R_X29Y120/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y120/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X29Y120/INT_R.LOGIC_OUTS6->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/tb0.tpf.tfr_reg[shsel_n_0_][15] - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX42 CLBLL_L_X32Y121/CLBLL_L_D6 CLBLL_L_X32Y123/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y123/CLBLL_L_AQ INT_L_X32Y121/IMUX_L42 INT_L_X32Y121/SL1END1 INT_L_X32Y122/SL1BEG1 INT_L_X32Y122/SR1END1 INT_L_X32Y123/LOGIC_OUTS_L0 INT_L_X32Y123/SR1BEG1 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X32Y123/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X32Y121/INT_L.SL1END1->>IMUX_L42 INT_L_X32Y122/INT_L.SR1END1->>SL1BEG1 INT_L_X32Y123/INT_L.LOGIC_OUTS_L0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in55_in - 
wires: CLBLL_L_X32Y121/CLBLL_IMUX46 CLBLL_L_X32Y121/CLBLL_L_D5 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y122/CLBLM_L_BQ INT_L_X32Y121/IMUX_L46 INT_L_X32Y121/SR1END2 INT_L_X32Y122/SR1BEG2 INT_L_X32Y122/WR1END2 INT_R_X33Y122/LOGIC_OUTS1 INT_R_X33Y122/WR1BEG2 
pips: CLBLL_L_X32Y121/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X33Y122/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X32Y121/INT_L.SR1END2->>IMUX_L46 INT_L_X32Y122/INT_L.WR1END2->>SR1BEG2 INT_R_X33Y122/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in64_in - 
wires: CLBLM_R_X33Y122/CLBLM_IMUX33 CLBLM_R_X33Y122/CLBLM_L_C1 CLBLM_R_X33Y124/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y124/CLBLM_L_AQ INT_R_X33Y122/IMUX33 INT_R_X33Y122/SS2END0 INT_R_X33Y123/SS2A0 INT_R_X33Y124/LOGIC_OUTS0 INT_R_X33Y124/SS2BEG0 
pips: CLBLM_R_X33Y122/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X33Y124/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y122/INT_R.SS2END0->>IMUX33 INT_R_X33Y124/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/p_1_in67_in - 
wires: CLBLM_R_X33Y122/CLBLM_IMUX30 CLBLM_R_X33Y122/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y122/CLBLM_L_AQ CLBLM_R_X33Y122/CLBLM_L_C5 INT_R_X33Y122/IMUX30 INT_R_X33Y122/LOGIC_OUTS0 INT_R_X33Y122/NL1BEG_N3 
pips: CLBLM_R_X33Y122/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X33Y122/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y122/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X33Y122/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[tforce]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tb0.tr[timeren]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[dsubre]__0[1] - 
wires: CLBLL_L_X32Y115/CLBLL_LL_AQ CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y115/CLBLL_WW4A0 CLBLL_R_X29Y115/CLBLL_WW4C0 CLBLM_L_X28Y115/CLBLM_BYP0 CLBLM_L_X28Y115/CLBLM_L_AX CLBLM_L_X30Y115/CLBLM_WW4C0 CLK_FEED_X78Y120/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y115/INT_INTERFACE_WW4A0 INT_L_X28Y112/NR1BEG3 INT_L_X28Y112/SS2END3 INT_L_X28Y113/NE2BEG3 INT_L_X28Y113/NR1END3 INT_L_X28Y113/SS2A3 INT_L_X28Y113/SS2END_N0_3 INT_L_X28Y114/NE2A3 INT_L_X28Y114/SS2BEG3 INT_L_X28Y114/WR1END_S1_0 INT_L_X28Y114/WW4END_S0_0 INT_L_X28Y115/BYP_ALT0 INT_L_X28Y115/BYP_L0 INT_L_X28Y115/WR1END0 INT_L_X28Y115/WW4END0 INT_L_X30Y115/WW4B0 INT_L_X32Y115/LOGIC_OUTS_L4 INT_L_X32Y115/WW4BEG0 INT_R_X29Y114/NE2END3 INT_R_X29Y114/WR1BEG_S0 INT_R_X29Y115/WR1BEG0 INT_R_X29Y115/WW4C0 INT_R_X31Y115/WW4A0 VBRK_X73Y120/VBRK_WW4C0 VBRK_X79Y120/VBRK_WW4A0 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y115/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX INT_L_X28Y112/INT_L.SS2END3->>NR1BEG3 INT_L_X28Y113/INT_L.NR1END3->>NE2BEG3 INT_L_X28Y114/INT_L.WW4END_S0_0->>SS2BEG3 INT_L_X28Y115/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y115/INT_L.WR1END0->>BYP_ALT0 INT_L_X32Y115/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_R_X29Y114/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[dsuen][1] - 
wires: CLBLM_L_X36Y114/CLBLM_BYP4 CLBLM_L_X36Y114/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y114/CLBLM_M_AQ CLBLM_L_X36Y114/CLBLM_M_BX INT_L_X36Y114/BYP_ALT4 INT_L_X36Y114/BYP_L4 INT_L_X36Y114/FAN_ALT1 INT_L_X36Y114/FAN_BOUNCE1 INT_L_X36Y114/LOGIC_OUTS_L4 INT_L_X36Y114/NL1BEG_N3 
pips: CLBLM_L_X36Y114/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y114/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y114/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y114/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y114/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X36Y114/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X36Y114/INT_L.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

x0/rin[dsuen][2] - 
wires: CLBLM_L_X34Y114/CLBLM_BYP0 CLBLM_L_X34Y114/CLBLM_L_AX CLBLM_L_X36Y114/CLBLM_LOGIC_OUTS5 CLBLM_L_X36Y114/CLBLM_M_BQ CLBLM_L_X36Y114/CLBLM_WR1END2 DSP_R_X35Y110/DSP_WR1END2_4 INT_INTERFACE_R_X35Y114/INT_INTERFACE_WR1END2 INT_L_X34Y114/BYP_ALT0 INT_L_X34Y114/BYP_L0 INT_L_X34Y114/WL1END0 INT_L_X36Y114/LOGIC_OUTS_L5 INT_L_X36Y114/WR1BEG2 INT_R_X35Y114/WL1BEG0 INT_R_X35Y114/WR1END2 VBRK_X89Y119/VBRK_WR1END2 
pips: CLBLM_L_X34Y114/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y114/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X34Y114/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y114/INT_L.WL1END0->>BYP_ALT0 INT_L_X36Y114/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X35Y114/INT_R.WR1END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

VCC_2 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

GND_2 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 


####################################################
# Bels
SLICE_X57Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*A3*A4)+((~A2)*(~A3)*A6*A4*A1*A5)+((~A2)*(~A3)*A6*A4*(~A1))+((~A2)*(~A3)*A6*(~A4)*(~A1)*(~A5))+((~A2)*(~A3)*(~A6)*A4)+((~A2)*(~A3)*(~A6)*(~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X57Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y124/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A3*A5*A6)+(A1*A4*A2*A3*(~A5))+(A1*A4*A2*(~A3)*A6)+(A1*A4*(~A2)*A6)+(A1*(~A4)*A3*A5*A6)+(A1*(~A4)*A3*(~A5))+(A1*(~A4)*(~A3)*A6)+((~A1)*A4*A2*A3*A5*A6)+((~A1)*A4*A2*(~A3)*A6)+((~A1)*A4*(~A2)*A6)+((~A1)*(~A4)*A3*A5*A6)+((~A1)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y124/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y120/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A5)+(A1*A3*(~A5)*A4*A2)+(A1*A3*(~A5)*(~A4))+(A1*(~A3)*A2)+((~A1)*A3*(~A5)*A4*A2)+((~A1)*(~A3)*A2) , 
NAME: SLICE_X56Y120/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X58Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*A6*A3*A4)+(A5*A1*A2*A6*(~A3))+(A5*A1*A2*(~A6)*A4)+(A5*A1*(~A2)*A4)+(A5*(~A1)*A6*A3*A4)+(A5*(~A1)*A6*(~A3))+(A5*(~A1)*(~A6)*A4)+((~A5)*A1*A2*A6*A3*A4)+((~A5)*A1*A2*(~A6)*A4)+((~A5)*A1*(~A2)*A4)+((~A5)*(~A1)*A6*A3*A4)+((~A5)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X58Y121/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y119/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*(~A4))+(A1*(~A2)*A3)+((~A1)*A2*(~A5)*A4*A3)+((~A1)*(~A2)*A3) , 
NAME: SLICE_X55Y119/A5LUT, 
TYPE: LUT5, 

SLICE_X51Y122/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*A2*A4*A3)+(A5*A6*A1*A2*(~A4))+(A5*A6*A1*(~A2)*A3)+(A5*A6*(~A1)*A3)+(A5*(~A6)*A2*A4*A3)+(A5*(~A6)*A2*(~A4))+(A5*(~A6)*(~A2)*A3)+((~A5)*A6*A1*A2*A4*A3)+((~A5)*A6*A1*(~A2)*A3)+((~A5)*A6*(~A1)*A3)+((~A5)*(~A6)*A2*A4*A3)+((~A5)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X51Y122/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y119/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A2)+(A4*A5*(~A2)*A3*A1)+(A4*A5*(~A2)*(~A3))+(A4*(~A5)*A1)+((~A4)*A5*(~A2)*A3*A1)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X57Y119/A5LUT, 
TYPE: LUT5, 

SLICE_X58Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A5*A4*A2)+(A1*A6*A3*A5*(~A4))+(A1*A6*A3*(~A5)*A2)+(A1*A6*(~A3)*A2)+(A1*(~A6)*A5*A4*A2)+(A1*(~A6)*A5*(~A4))+(A1*(~A6)*(~A5)*A2)+((~A1)*A6*A3*A5*A4*A2)+((~A1)*A6*A3*(~A5)*A2)+((~A1)*A6*(~A3)*A2)+((~A1)*(~A6)*A5*A4*A2)+((~A1)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X58Y120/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y119/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A1)+(A4*A5*(~A1)*A3*A2)+(A4*A5*(~A1)*(~A3))+(A4*(~A5)*A2)+((~A4)*A5*(~A1)*A3*A2)+((~A4)*(~A5)*A2) , 
NAME: SLICE_X57Y119/B5LUT, 
TYPE: LUT5, 

SLICE_X57Y124/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*A4*A6*A3)+(A5*A2*A1*A4*(~A6))+(A5*A2*A1*(~A4)*A3)+(A5*A2*(~A1)*A3)+(A5*(~A2)*A4*A6*A3)+(A5*(~A2)*A4*(~A6))+(A5*(~A2)*(~A4)*A3)+((~A5)*A2*A1*A4*A6*A3)+((~A5)*A2*A1*(~A4)*A3)+((~A5)*A2*(~A1)*A3)+((~A5)*(~A2)*A4*A6*A3)+((~A5)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X57Y124/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y119/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A2)+(A4*A5*(~A2)*A1*A3)+(A4*A5*(~A2)*(~A1))+(A4*(~A5)*A3)+((~A4)*A5*(~A2)*A1*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X58Y119/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A2*A1*A5)+(A3*A4*A6*A2*(~A1))+(A3*A4*A6*(~A2)*A5)+(A3*A4*(~A6)*A5)+(A3*(~A4)*A2*A1*A5)+(A3*(~A4)*A2*(~A1))+(A3*(~A4)*(~A2)*A5)+((~A3)*A4*A6*A2*A1*A5)+((~A3)*A4*A6*(~A2)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A2*A1*A5)+((~A3)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X62Y120/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y118/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A1)+(A3*A4*(~A1)*A5*A2)+(A3*A4*(~A1)*(~A5))+(A3*(~A4)*A2)+((~A3)*A4*(~A1)*A5*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X56Y118/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X48Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A3*A5*A1)+(A4*A6*A2*A3*(~A5))+(A4*A6*A2*(~A3)*A1)+(A4*A6*(~A2)*A1)+(A4*(~A6)*A3*A5*A1)+(A4*(~A6)*A3*(~A5))+(A4*(~A6)*(~A3)*A1)+((~A4)*A6*A2*A3*A5*A1)+((~A4)*A6*A2*(~A3)*A1)+((~A4)*A6*(~A2)*A1)+((~A4)*(~A6)*A3*A5*A1)+((~A4)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X48Y121/D6LUT, 
TYPE: LUT6, 

SLICE_X58Y118/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A3)+(A5*A2*(~A3)*A1*A4)+(A5*A2*(~A3)*(~A1))+(A5*(~A2)*A4)+((~A5)*A2*(~A3)*A1*A4)+((~A5)*(~A2)*A4) , 
NAME: SLICE_X58Y118/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A5*A1*A2)+(A3*A6*A4*A5*(~A1))+(A3*A6*A4*(~A5)*A2)+(A3*A6*(~A4)*A2)+(A3*(~A6)*A5*A1*A2)+(A3*(~A6)*A5*(~A1))+(A3*(~A6)*(~A5)*A2)+((~A3)*A6*A4*A5*A1*A2)+((~A3)*A6*A4*(~A5)*A2)+((~A3)*A6*(~A4)*A2)+((~A3)*(~A6)*A5*A1*A2)+((~A3)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X63Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y118/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A3)+(A2*A1*(~A3)*A5*A4)+(A2*A1*(~A3)*(~A5))+(A2*(~A1)*A4)+((~A2)*A1*(~A3)*A5*A4)+((~A2)*(~A1)*A4) , 
NAME: SLICE_X52Y118/A5LUT, 
TYPE: LUT5, 

SLICE_X47Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4*A6*A5)+(A3*A1*A2*A4*(~A6))+(A3*A1*A2*(~A4)*A5)+(A3*A1*(~A2)*A5)+(A3*(~A1)*A4*A6*A5)+(A3*(~A1)*A4*(~A6))+(A3*(~A1)*(~A4)*A5)+((~A3)*A1*A2*A4*A6*A5)+((~A3)*A1*A2*(~A4)*A5)+((~A3)*A1*(~A2)*A5)+((~A3)*(~A1)*A4*A6*A5)+((~A3)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X47Y121/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4)+(A2*A3*(~A4)*A1*A5)+(A2*A3*(~A4)*(~A1))+(A2*(~A3)*A5)+((~A2)*A3*(~A4)*A1*A5)+((~A2)*(~A3)*A5)) , 
NAME: SLICE_X56Y118/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*A6*A4*A3)+(A5*A1*A2*A6*(~A4))+(A5*A1*A2*(~A6)*A3)+(A5*A1*(~A2)*A3)+(A5*(~A1)*A6*A4*A3)+(A5*(~A1)*A6*(~A4))+(A5*(~A1)*(~A6)*A3)+((~A5)*A1*A2*A6*A4*A3)+((~A5)*A1*A2*(~A6)*A3)+((~A5)*A1*(~A2)*A3)+((~A5)*(~A1)*A6*A4*A3)+((~A5)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X59Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A3*A5)+(A6*A2*(~A4)*(~A3))+(A6*(~A2)*A5)+((~A6)*A2*(~A4)*A3*A5)+((~A6)*(~A2)*A5) , 
NAME: SLICE_X52Y119/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A1)+(A6*(~A5)*(~A1)*A2*A3*(~A4))+(A6*(~A5)*(~A1)*A2*(~A3))+(A6*(~A5)*(~A1)*(~A2))+((~A6)*(~A5)*(~A1)*A2*A3*(~A4)) , 
NAME: SLICE_X51Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+((~A3)*A2*A6*A4*A1*A5)+((~A3)*A2*A6*A4*(~A1))+((~A3)*A2*A6*(~A4)*(~A1)*(~A5))+((~A3)*A2*(~A6)*A4)+((~A3)*A2*(~A6)*(~A4)*(~A1)*(~A5))+((~A3)*(~A2)*A4) , 
NAME: SLICE_X57Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y123/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*A6*A3*A2)+(A5*A1*A4*A6*(~A3))+(A5*A1*A4*(~A6)*A2)+(A5*A1*(~A4)*A2)+(A5*(~A1)*A6*A3*A2)+(A5*(~A1)*A6*(~A3))+(A5*(~A1)*(~A6)*A2)+((~A5)*A1*A4*A6*A3*A2)+((~A5)*A1*A4*(~A6)*A2)+((~A5)*A1*(~A4)*A2)+((~A5)*(~A1)*A6*A3*A2)+((~A5)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X49Y123/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1)+(A4*A2*(~A1)*A6*A3)+(A4*A2*(~A1)*(~A6))+(A4*(~A2)*A3)+((~A4)*A2*(~A1)*A6*A3)+((~A4)*(~A2)*A3) , 
NAME: SLICE_X55Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X58Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A6*A5*A3)+(A4*A1*A2*A6*(~A5))+(A4*A1*A2*(~A6)*A3)+(A4*A1*(~A2)*A3)+(A4*(~A1)*A6*A5*A3)+(A4*(~A1)*A6*(~A5))+(A4*(~A1)*(~A6)*A3)+((~A4)*A1*A2*A6*A5*A3)+((~A4)*A1*A2*(~A6)*A3)+((~A4)*A1*(~A2)*A3)+((~A4)*(~A1)*A6*A5*A3)+((~A4)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X58Y121/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A5*A3)+(A6*A2*(~A4)*(~A5))+(A6*(~A2)*A3)+((~A6)*A2*(~A4)*A5*A3)+((~A6)*(~A2)*A3) , 
NAME: SLICE_X56Y117/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A5*A2*A4)+(A3*A6*A1*A5*(~A2))+(A3*A6*A1*(~A5)*A4)+(A3*A6*(~A1)*A4)+(A3*(~A6)*A5*A2*A4)+(A3*(~A6)*A5*(~A2))+(A3*(~A6)*(~A5)*A4)+((~A3)*A6*A1*A5*A2*A4)+((~A3)*A6*A1*(~A5)*A4)+((~A3)*A6*(~A1)*A4)+((~A3)*(~A6)*A5*A2*A4)+((~A3)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X63Y121/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A1*A5)+(A3*A2*(~A6)*(~A1))+(A3*(~A2)*A5)+((~A3)*A2*(~A6)*A1*A5)+((~A3)*(~A2)*A5) , 
NAME: SLICE_X56Y117/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A2*A5*A4)+(A6*A3*A1*A2*(~A5))+(A6*A3*A1*(~A2)*A4)+(A6*A3*(~A1)*A4)+(A6*(~A3)*A2*A5*A4)+(A6*(~A3)*A2*(~A5))+(A6*(~A3)*(~A2)*A4)+((~A6)*A3*A1*A2*A5*A4)+((~A6)*A3*A1*(~A2)*A4)+((~A6)*A3*(~A1)*A4)+((~A6)*(~A3)*A2*A5*A4)+((~A6)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X62Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A4*A2)+(A6*A3*(~A1)*(~A4))+(A6*(~A3)*A2)+((~A6)*A3*(~A1)*A4*A2)+((~A6)*(~A3)*A2) , 
NAME: SLICE_X56Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*A5*A1*A6)+(A2*A4*A3*A5*(~A1))+(A2*A4*A3*(~A5)*A6)+(A2*A4*(~A3)*A6)+(A2*(~A4)*A5*A1*A6)+(A2*(~A4)*A5*(~A1))+(A2*(~A4)*(~A5)*A6)+((~A2)*A4*A3*A5*A1*A6)+((~A2)*A4*A3*(~A5)*A6)+((~A2)*A4*(~A3)*A6)+((~A2)*(~A4)*A5*A1*A6)+((~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+(A5*A3*(~A2)*A6*A1)+(A5*A3*(~A2)*(~A6))+(A5*(~A3)*A1)+((~A5)*A3*(~A2)*A6*A1)+((~A5)*(~A3)*A1) , 
NAME: SLICE_X55Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A3*A2*A5)+(A1*A6*A4*A3*(~A2))+(A1*A6*A4*(~A3)*A5)+(A1*A6*(~A4)*A5)+(A1*(~A6)*A3*A2*A5)+(A1*(~A6)*A3*(~A2))+(A1*(~A6)*(~A3)*A5)+((~A1)*A6*A4*A3*A2*A5)+((~A1)*A6*A4*(~A3)*A5)+((~A1)*A6*(~A4)*A5)+((~A1)*(~A6)*A3*A2*A5)+((~A1)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X44Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2)+(A6*A5*(~A2)*A3*A4)+(A6*A5*(~A2)*(~A3))+(A6*(~A5)*A4)+((~A6)*A5*(~A2)*A3*A4)+((~A6)*(~A5)*A4) , 
NAME: SLICE_X55Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y122/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6*A4*A3*A2)+(A5*A1*A6*A4*(~A3))+(A5*A1*A6*(~A4)*A2)+(A5*A1*(~A6)*A2)+(A5*(~A1)*A4*A3*A2)+(A5*(~A1)*A4*(~A3))+(A5*(~A1)*(~A4)*A2)+((~A5)*A1*A6*A4*A3*A2)+((~A5)*A1*A6*(~A4)*A2)+((~A5)*A1*(~A6)*A2)+((~A5)*(~A1)*A4*A3*A2)+((~A5)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X49Y122/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*A4*(~A2)*A3*A6)+(A1*A4*(~A2)*(~A3))+(A1*(~A4)*A6)+((~A1)*A4*(~A2)*A3*A6)+((~A1)*(~A4)*A6) , 
NAME: SLICE_X55Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A4*A6*A2)+(A5*A1*A3*A4*(~A6))+(A5*A1*A3*(~A4)*A2)+(A5*A1*(~A3)*A2)+(A5*(~A1)*A4*A6*A2)+(A5*(~A1)*A4*(~A6))+(A5*(~A1)*(~A4)*A2)+((~A5)*A1*A3*A4*A6*A2)+((~A5)*A1*A3*(~A4)*A2)+((~A5)*A1*(~A3)*A2)+((~A5)*(~A1)*A4*A6*A2)+((~A5)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X51Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A4*A3)+(A5*A6*(~A2)*(~A4))+(A5*(~A6)*A3)+((~A5)*A6*(~A2)*A4*A3)+((~A5)*(~A6)*A3) , 
NAME: SLICE_X55Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A5*A1*A3)+(A4*A6*A2*A5*(~A1))+(A4*A6*A2*(~A5)*A3)+(A4*A6*(~A2)*A3)+(A4*(~A6)*A5*A1*A3)+(A4*(~A6)*A5*(~A1))+(A4*(~A6)*(~A5)*A3)+((~A4)*A6*A2*A5*A1*A3)+((~A4)*A6*A2*(~A5)*A3)+((~A4)*A6*(~A2)*A3)+((~A4)*(~A6)*A5*A1*A3)+((~A4)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X63Y119/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A4*A5)+(A2*A1*(~A6)*(~A4))+(A2*(~A1)*A5)+((~A2)*A1*(~A6)*A4*A5)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X52Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A2*A4*A6)+(A5*A3*A1*A2*(~A4))+(A5*A3*A1*(~A2)*A6)+(A5*A3*(~A1)*A6)+(A5*(~A3)*A2*A4*A6)+(A5*(~A3)*A2*(~A4))+(A5*(~A3)*(~A2)*A6)+((~A5)*A3*A1*A2*A4*A6)+((~A5)*A3*A1*(~A2)*A6)+((~A5)*A3*(~A1)*A6)+((~A5)*(~A3)*A2*A4*A6)+((~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X63Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A5)+(A4*A2*(~A5)*A1*A3)+(A4*A2*(~A5)*(~A1))+(A4*(~A2)*A3)+((~A4)*A2*(~A5)*A1*A3)+((~A4)*(~A2)*A3)) , 
NAME: SLICE_X55Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+((~A3)*A5*A6)+((~A3)*(~A5)*A6*A2*A4*(~A1))+((~A3)*(~A5)*A6*A2*(~A4))+((~A3)*(~A5)*A6*(~A2))+((~A3)*(~A5)*(~A6)*(~A4)*A1) , 
NAME: SLICE_X57Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*A3*A6*A2*A4*(~A1))+((~A5)*A3*A6*A2*(~A4))+((~A5)*A3*A6*(~A2))+((~A5)*A3*(~A6)*(~A4)*A1)+((~A5)*(~A3)*A6) , 
NAME: SLICE_X57Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*A2*A4*A5)+(A3*A1*A6*A2*(~A4))+(A3*A1*A6*(~A2)*A5)+(A3*A1*(~A6)*A5)+(A3*(~A1)*A2*A4*A5)+(A3*(~A1)*A2*(~A4))+(A3*(~A1)*(~A2)*A5)+((~A3)*A1*A6*A2*A4*A5)+((~A3)*A1*A6*(~A2)*A5)+((~A3)*A1*(~A6)*A5)+((~A3)*(~A1)*A2*A4*A5)+((~A3)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X50Y119/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*A6*(~A1)*A2*A5)+(A4*A6*(~A1)*(~A2))+(A4*(~A6)*A5)+((~A4)*A6*(~A1)*A2*A5)+((~A4)*(~A6)*A5) , 
NAME: SLICE_X53Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A6*A2*A1)+(A4*A3*A5*A6*(~A2))+(A4*A3*A5*(~A6)*A1)+(A4*A3*(~A5)*A1)+(A4*(~A3)*A6*A2*A1)+(A4*(~A3)*A6*(~A2))+(A4*(~A3)*(~A6)*A1)+((~A4)*A3*A5*A6*A2*A1)+((~A4)*A3*A5*(~A6)*A1)+((~A4)*A3*(~A5)*A1)+((~A4)*(~A3)*A6*A2*A1)+((~A4)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X59Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X55Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3)+(A5*A6*(~A3)*A2*A1)+(A5*A6*(~A3)*(~A2))+(A5*(~A6)*A1)+((~A5)*A6*(~A3)*A2*A1)+((~A5)*(~A6)*A1) , 
NAME: SLICE_X55Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y122/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A5*A3*A4)+(A2*A1*A6*A5*(~A3))+(A2*A1*A6*(~A5)*A4)+(A2*A1*(~A6)*A4)+(A2*(~A1)*A5*A3*A4)+(A2*(~A1)*A5*(~A3))+(A2*(~A1)*(~A5)*A4)+((~A2)*A1*A6*A5*A3*A4)+((~A2)*A1*A6*(~A5)*A4)+((~A2)*A1*(~A6)*A4)+((~A2)*(~A1)*A5*A3*A4)+((~A2)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X49Y122/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A4*A5)+(A2*A1*(~A6)*(~A4))+(A2*(~A1)*A5)+((~A2)*A1*(~A6)*A4*A5)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X55Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A2*A3*A1)+(A5*A4*A6*A2*(~A3))+(A5*A4*A6*(~A2)*A1)+(A5*A4*(~A6)*A1)+(A5*(~A4)*A2*A3*A1)+(A5*(~A4)*A2*(~A3))+(A5*(~A4)*(~A2)*A1)+((~A5)*A4*A6*A2*A3*A1)+((~A5)*A4*A6*(~A2)*A1)+((~A5)*A4*(~A6)*A1)+((~A5)*(~A4)*A2*A3*A1)+((~A5)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X56Y120/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2)+(A4*A6*(~A2)*A5*A3)+(A4*A6*(~A2)*(~A5))+(A4*(~A6)*A3)+((~A4)*A6*(~A2)*A5*A3)+((~A4)*(~A6)*A3) , 
NAME: SLICE_X56Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A5*A6*A4)+(A1*A3*A2*A5*(~A6))+(A1*A3*A2*(~A5)*A4)+(A1*A3*(~A2)*A4)+(A1*(~A3)*A5*A6*A4)+(A1*(~A3)*A5*(~A6))+(A1*(~A3)*(~A5)*A4)+((~A1)*A3*A2*A5*A6*A4)+((~A1)*A3*A2*(~A5)*A4)+((~A1)*A3*(~A2)*A4)+((~A1)*(~A3)*A5*A6*A4)+((~A1)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X44Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*A1*(~A3)*A6*A4)+(A2*A1*(~A3)*(~A6))+(A2*(~A1)*A4)+((~A2)*A1*(~A3)*A6*A4)+((~A2)*(~A1)*A4) , 
NAME: SLICE_X55Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A4*A3*A5)+(A2*A6*A1*A4*(~A3))+(A2*A6*A1*(~A4)*A5)+(A2*A6*(~A1)*A5)+(A2*(~A6)*A4*A3*A5)+(A2*(~A6)*A4*(~A3))+(A2*(~A6)*(~A4)*A5)+((~A2)*A6*A1*A4*A3*A5)+((~A2)*A6*A1*(~A4)*A5)+((~A2)*A6*(~A1)*A5)+((~A2)*(~A6)*A4*A3*A5)+((~A2)*(~A6)*(~A4)*A5) , 
NAME: SLICE_X51Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y119/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A1*(~A3))+(A4*A2*(~A1))+(A4*(~A2)*(~A3)) , 
NAME: SLICE_X63Y119/A5LUT, 
TYPE: LUT5, 

SLICE_X60Y122/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4)+(A5*A3*(~A4)*A6*A1)+(A5*A3*(~A4)*(~A6))+(A5*(~A3)*A1)+((~A5)*A3*(~A4)*A6*A1)+((~A5)*(~A3)*A1) , 
NAME: SLICE_X60Y122/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y122/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A5*(~A1))+(A4*A2*(~A5))+(A4*(~A2)*(~A1))) , 
NAME: SLICE_X55Y122/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A1)+(A3*A5*(~A1)*A4*A2)+(A3*A5*(~A1)*(~A4))+(A3*(~A5)*A2)+((~A3)*A5*(~A1)*A4*A2)+((~A3)*(~A5)*A2)) , 
NAME: SLICE_X62Y120/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y122/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5*(~A1))+(A2*A4*(~A5))+(A2*(~A4)*(~A1))) , 
NAME: SLICE_X55Y122/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y122/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2)+(A4*A5*(~A2)*A1*A6)+(A4*A5*(~A2)*(~A1))+(A4*(~A5)*A6)+((~A4)*A5*(~A2)*A1*A6)+((~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y122/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A2*(~A4))+(A1*A5*(~A2))+(A1*(~A5)*(~A4))) , 
NAME: SLICE_X57Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y122/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4)+(A5*A3*(~A4)*A6*A1)+(A5*A3*(~A4)*(~A6))+(A5*(~A3)*A1)+((~A5)*A3*(~A4)*A6*A1)+((~A5)*(~A3)*A1) , 
NAME: SLICE_X60Y122/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A1*(~A5))+(A2*A3*(~A1))+(A2*(~A3)*(~A5))) , 
NAME: SLICE_X55Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*(~A1)*A2)+(A4*A5*(~A3))+(A4*(~A5))+((~A4)*(~A5)*A3*A1)+((~A4)*(~A5)*A3*(~A1)*(~A2))) , 
NAME: SLICE_X63Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y124/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A5*A4*A1)+(A6*A2*A3*A5*(~A4))+(A6*A2*A3*(~A5)*A1)+(A6*A2*(~A3)*A1)+(A6*(~A2)*A5*A4*A1)+(A6*(~A2)*A5*(~A4))+(A6*(~A2)*(~A5)*A1)+((~A6)*A2*A3*A5*A4*A1)+((~A6)*A2*A3*(~A5)*A1)+((~A6)*A2*(~A3)*A1)+((~A6)*(~A2)*A5*A4*A1)+((~A6)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X62Y124/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y124/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+(A5*A3*(~A2)*A6*A1)+(A5*A3*(~A2)*(~A6))+(A5*(~A3)*A1)+((~A5)*A3*(~A2)*A6*A1)+((~A5)*(~A3)*A1) , 
NAME: SLICE_X60Y124/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5*(~A4))+(A2*A3*(~A5))+(A2*(~A3)*(~A4))) , 
NAME: SLICE_X55Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*A1*(~A3)*A5*A6)+(A2*A1*(~A3)*(~A5))+(A2*(~A1)*A6)+((~A2)*A1*(~A3)*A5*A6)+((~A2)*(~A1)*A6) , 
NAME: SLICE_X56Y121/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5*(~A3))+(A2*A4*(~A5))+(A2*(~A4)*(~A3))) , 
NAME: SLICE_X56Y120/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y124/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A2*A6)+(A3*A4*(~A5)*(~A2))+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A2*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X55Y124/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A5*(~A2))+(A3*A4*(~A5))+(A3*(~A4)*(~A2))) , 
NAME: SLICE_X55Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*A4*A3)+(A2*A1*(~A5)*(~A4))+(A2*(~A1)*A3)+((~A2)*A1*(~A5)*A4*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X58Y121/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A2*(~A5))+(A1*A3*(~A2))+(A1*(~A3)*(~A5))) , 
NAME: SLICE_X57Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6)+(A2*A5*(~A6)*A3*A1)+(A2*A5*(~A6)*(~A3))+(A2*(~A5)*A1)+((~A2)*A5*(~A6)*A3*A1)+((~A2)*(~A5)*A1) , 
NAME: SLICE_X57Y121/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A1*(~A5))+(A2*A3*(~A1))+(A2*(~A3)*(~A5))) , 
NAME: SLICE_X57Y119/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A6*A1)+(A5*A4*(~A2)*(~A6))+(A5*(~A4)*A1)+((~A5)*A4*(~A2)*A6*A1)+((~A5)*(~A4)*A1) , 
NAME: SLICE_X57Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A2*(~A5))+(A3*A1*(~A2))+(A3*(~A1)*(~A5))) , 
NAME: SLICE_X58Y119/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y123/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4)+(A3*A5*(~A4)*A6*A1)+(A3*A5*(~A4)*(~A6))+(A3*(~A5)*A1)+((~A3)*A5*(~A4)*A6*A1)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X58Y123/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A1*(~A4))+(A2*A5*(~A1))+(A2*(~A5)*(~A4))) , 
NAME: SLICE_X56Y118/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A1*A5)+(A2*A6*(~A3)*(~A1))+(A2*(~A6)*A5)+((~A2)*A6*(~A3)*A1*A5)+((~A2)*(~A6)*A5) , 
NAME: SLICE_X57Y121/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A3*(~A2))+(A4*A1*(~A3))+(A4*(~A1)*(~A2))) , 
NAME: SLICE_X58Y118/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A6*A2)+(A5*A4*(~A3)*(~A6))+(A5*(~A4)*A2)+((~A5)*A4*(~A3)*A6*A2)+((~A5)*(~A4)*A2) , 
NAME: SLICE_X52Y121/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*(~A1))+(A4*A5*(~A3))+(A4*(~A5)*(~A1))) , 
NAME: SLICE_X52Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*A1*(~A2)*A6*A5)+(A4*A1*(~A2)*(~A6))+(A4*(~A1)*A5)+((~A4)*A1*(~A2)*A6*A5)+((~A4)*(~A1)*A5) , 
NAME: SLICE_X63Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y118/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A4*(~A3))+(A5*A1*(~A4))+(A5*(~A1)*(~A3)) , 
NAME: SLICE_X56Y118/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y120/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A1*(~A5))+(A2*A4*(~A1))+(A2*(~A4)*(~A5)) , 
NAME: SLICE_X62Y120/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y122/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A5*A4*A1)+(A3*A6*A2*A5*(~A4))+(A3*A6*A2*(~A5)*A1)+(A3*A6*(~A2)*A1)+(A3*(~A6)*A5*A4*A1)+(A3*(~A6)*A5*(~A4))+(A3*(~A6)*(~A5)*A1)+((~A3)*A6*A2*A5*A4*A1)+((~A3)*A6*A2*(~A5)*A1)+((~A3)*A6*(~A2)*A1)+((~A3)*(~A6)*A5*A4*A1)+((~A3)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X62Y122/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4)+(A1*A6*(~A4)*A3*A5)+(A1*A6*(~A4)*(~A3))+(A1*(~A6)*A5)+((~A1)*A6*(~A4)*A3*A5)+((~A1)*(~A6)*A5) , 
NAME: SLICE_X57Y121/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y119/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4)+(A3*A5*(~A4)*A1*A2)+(A3*A5*(~A4)*(~A1))+(A3*(~A5)*A2)+((~A3)*A5*(~A4)*A1*A2)+((~A3)*(~A5)*A2) , 
NAME: SLICE_X52Y119/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A2*A5)+(A3*A6*(~A4)*(~A2))+(A3*(~A6)*A5)+((~A3)*A6*(~A4)*A2*A5)+((~A3)*(~A6)*A5) , 
NAME: SLICE_X63Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A1*A4)+(A3*A5*(~A2)*(~A1))+(A3*(~A5)*A4)+((~A3)*A5*(~A2)*A1*A4)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X48Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A5*A4)+(A2*A1*(~A6)*(~A5))+(A2*(~A1)*A4)+((~A2)*A1*(~A6)*A5*A4)+((~A2)*(~A1)*A4) , 
NAME: SLICE_X57Y120/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A5*A1)+(A4*A3*(~A6)*(~A5))+(A4*(~A3)*A1)+((~A4)*A3*(~A6)*A5*A1)+((~A4)*(~A3)*A1) , 
NAME: SLICE_X51Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X58Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+(A5*A3*(~A2)*A4*A1)+(A5*A3*(~A2)*(~A4))+(A5*(~A3)*A1)+((~A5)*A3*(~A2)*A4*A1)+((~A5)*(~A3)*A1) , 
NAME: SLICE_X58Y121/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*A4*(~A1)*A6*A5)+(A3*A4*(~A1)*(~A6))+(A3*(~A4)*A5)+((~A3)*A4*(~A1)*A6*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X56Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A2*A6)+(A5*A1*(~A3)*(~A2))+(A5*(~A1)*A6)+((~A5)*A1*(~A3)*A2*A6)+((~A5)*(~A1)*A6) , 
NAME: SLICE_X63Y121/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*(~A4))+(A1*(~A2)*A5)+((~A1)*A2*(~A3)*A4*A5)+((~A1)*(~A2)*A5) , 
NAME: SLICE_X52Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1)+(A5*A4*(~A1)*A3*A2)+(A5*A4*(~A1)*(~A3))+(A5*(~A4)*A2)+((~A5)*A4*(~A1)*A3*A2)+((~A5)*(~A4)*A2) , 
NAME: SLICE_X57Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4)+(A5*A6*(~A4)*A2*A1)+(A5*A6*(~A4)*(~A2))+(A5*(~A6)*A1)+((~A5)*A6*(~A4)*A2*A1)+((~A5)*(~A6)*A1) , 
NAME: SLICE_X53Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A6*A5)+(A3*A1*(~A4)*(~A6))+(A3*(~A1)*A5)+((~A3)*A1*(~A4)*A6*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X63Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3)+(A5*A6*(~A3)*A2*A1)+(A5*A6*(~A3)*(~A2))+(A5*(~A6)*A1)+((~A5)*A6*(~A3)*A2*A1)+((~A5)*(~A6)*A1) , 
NAME: SLICE_X61Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X56Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A1*A3)+(A5*A2*(~A4)*(~A1))+(A5*(~A2)*A3)+((~A5)*A2*(~A4)*A1*A3)+((~A5)*(~A2)*A3) , 
NAME: SLICE_X56Y119/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A1*A3)+(A5*A4*(~A2)*(~A1))+(A5*(~A4)*A3)+((~A5)*A4*(~A2)*A1*A3)+((~A5)*(~A4)*A3) , 
NAME: SLICE_X59Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y122/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A6*A1)+(A4*A3*(~A2)*(~A6))+(A4*(~A3)*A1)+((~A4)*A3*(~A2)*A6*A1)+((~A4)*(~A3)*A1) , 
NAME: SLICE_X61Y122/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2)+(A6*A1*(~A2)*A4*A3)+(A6*A1*(~A2)*(~A4))+(A6*(~A1)*A3)+((~A6)*A1*(~A2)*A4*A3)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X63Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X60Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*A6*(~A1)*A5*A2)+(A4*A6*(~A1)*(~A5))+(A4*(~A6)*A2)+((~A4)*A6*(~A1)*A5*A2)+((~A4)*(~A6)*A2) , 
NAME: SLICE_X60Y119/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1)+(A2*A5*(~A1)*A4*A3)+(A2*A5*(~A1)*(~A4))+(A2*(~A5)*A3)+((~A2)*A5*(~A1)*A4*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X56Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y122/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A5)+(A3*A1*(~A5)*A2*A4)+(A3*A1*(~A5)*(~A2))+(A3*(~A1)*A4)+((~A3)*A1*(~A5)*A2*A4)+((~A3)*(~A1)*A4) , 
NAME: SLICE_X55Y122/A5LUT, 
TYPE: LUT5, 

SLICE_X51Y123/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A5*A3*A2)+(A1*A6*A4*A5*(~A3))+(A1*A6*A4*(~A5)*A2)+(A1*A6*(~A4)*A2)+(A1*(~A6)*A5*A3*A2)+(A1*(~A6)*A5*(~A3))+(A1*(~A6)*(~A5)*A2)+((~A1)*A6*A4*A5*A3*A2)+((~A1)*A6*A4*(~A5)*A2)+((~A1)*A6*(~A4)*A2)+((~A1)*(~A6)*A5*A3*A2)+((~A1)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X51Y123/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A3*A6)+(A2*A5*(~A4)*(~A3))+(A2*(~A5)*A6)+((~A2)*A5*(~A4)*A3*A6)+((~A2)*(~A5)*A6) , 
NAME: SLICE_X61Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3)+(A4*A5*(~A3)*A2*A6)+(A4*A5*(~A3)*(~A2))+(A4*(~A5)*A6)+((~A4)*A5*(~A3)*A2*A6)+((~A4)*(~A5)*A6) , 
NAME: SLICE_X50Y118/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1)+(A4*A2*(~A1)*A3*A6)+(A4*A2*(~A1)*(~A3))+(A4*(~A2)*A6)+((~A4)*A2*(~A1)*A3*A6)+((~A4)*(~A2)*A6) , 
NAME: SLICE_X61Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*A1*(~A3)*A5*A6)+(A2*A1*(~A3)*(~A5))+(A2*(~A1)*A6)+((~A2)*A1*(~A3)*A5*A6)+((~A2)*(~A1)*A6) , 
NAME: SLICE_X56Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A1*A3)+(A4*A2*(~A6)*(~A1))+(A4*(~A2)*A3)+((~A4)*A2*(~A6)*A1*A3)+((~A4)*(~A2)*A3) , 
NAME: SLICE_X56Y119/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2)+(A1*A3*(~A2)*A4*A5)+(A1*A3*(~A2)*(~A4))+(A1*(~A3)*A5)+((~A1)*A3*(~A2)*A4*A5)+((~A1)*(~A3)*A5) , 
NAME: SLICE_X50Y118/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A6*A3)+(A4*A5*(~A1)*(~A6))+(A4*(~A5)*A3)+((~A4)*A5*(~A1)*A6*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X60Y119/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A3*A6)+(A1*A2*(~A4)*(~A3))+(A1*(~A2)*A6)+((~A1)*A2*(~A4)*A3*A6)+((~A1)*(~A2)*A6) , 
NAME: SLICE_X59Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A6*A1)+(A3*A2*(~A5)*(~A6))+(A3*(~A2)*A1)+((~A3)*A2*(~A5)*A6*A1)+((~A3)*(~A2)*A1) , 
NAME: SLICE_X59Y121/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A2*A5)+(A4*A3*(~A6)*(~A2))+(A4*(~A3)*A5)+((~A4)*A3*(~A6)*A2*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X54Y113/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5)+(A6*A3*(~A5)*A2*A4)+(A6*A3*(~A5)*(~A2))+(A6*(~A3)*A4)+((~A6)*A3*(~A5)*A2*A4)+((~A6)*(~A3)*A4) , 
NAME: SLICE_X59Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A3*A5)+(A6*A2*(~A4)*(~A3))+(A6*(~A2)*A5)+((~A6)*A2*(~A4)*A3*A5)+((~A6)*(~A2)*A5) , 
NAME: SLICE_X54Y113/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A2*A1)+(A3*A4*(~A5)*(~A2))+(A3*(~A4)*A1)+((~A3)*A4*(~A5)*A2*A1)+((~A3)*(~A4)*A1) , 
NAME: SLICE_X58Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))) , 
NAME: SLICE_X50Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1)+(A5*A6*(~A1)*A4*A3)+(A5*A6*(~A1)*(~A4))+(A5*(~A6)*A3)+((~A5)*A6*(~A1)*A4*A3)+((~A5)*(~A6)*A3) , 
NAME: SLICE_X56Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*A4*(~A3)*A2*A5)+(A6*A4*(~A3)*(~A2))+(A6*(~A4)*A5)+((~A6)*A4*(~A3)*A2*A5)+((~A6)*(~A4)*A5) , 
NAME: SLICE_X63Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X60Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A4*A6)+(A5*A3*(~A1)*(~A4))+(A5*(~A3)*A6)+((~A5)*A3*(~A1)*A4*A6)+((~A5)*(~A3)*A6) , 
NAME: SLICE_X60Y117/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y122/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A5)+(A3*A1*(~A5)*A4*A2)+(A3*A1*(~A5)*(~A4))+(A3*(~A1)*A2)+((~A3)*A1*(~A5)*A4*A2)+((~A3)*(~A1)*A2) , 
NAME: SLICE_X55Y122/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A5*A4*A3)+(A2*A6*A1*A5*(~A4))+(A2*A6*A1*(~A5)*A3)+(A2*A6*(~A1)*A3)+(A2*(~A6)*A5*A4*A3)+(A2*(~A6)*A5*(~A4))+(A2*(~A6)*(~A5)*A3)+((~A2)*A6*A1*A5*A4*A3)+((~A2)*A6*A1*(~A5)*A3)+((~A2)*A6*(~A1)*A3)+((~A2)*(~A6)*A5*A4*A3)+((~A2)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X63Y121/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*A6*(~A2)*A5*A4)+(A3*A6*(~A2)*(~A5))+(A3*(~A6)*A4)+((~A3)*A6*(~A2)*A5*A4)+((~A3)*(~A6)*A4) , 
NAME: SLICE_X56Y114/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A5*A4)+(A6*A2*(~A3)*(~A5))+(A6*(~A2)*A4)+((~A6)*A2*(~A3)*A5*A4)+((~A6)*(~A2)*A4) , 
NAME: SLICE_X59Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X56Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A4*A5)+(A6*A2*(~A3)*(~A4))+(A6*(~A2)*A5)+((~A6)*A2*(~A3)*A4*A5)+((~A6)*(~A2)*A5) , 
NAME: SLICE_X56Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3)+(A4*A5*(~A3)*A6*A1)+(A4*A5*(~A3)*(~A6))+(A4*(~A5)*A1)+((~A4)*A5*(~A3)*A6*A1)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X56Y116/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*A5*(~A1)*A4*A6)+(A3*A5*(~A1)*(~A4))+(A3*(~A5)*A6)+((~A3)*A5*(~A1)*A4*A6)+((~A3)*(~A5)*A6) , 
NAME: SLICE_X57Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A3)+((~A1)*(~A3)*A5*(~A4))+((~A1)*(~A3)*(~A5))) , 
NAME: SLICE_X51Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6*A1*A2)+((~A4)*A6*A1*(~A2)*(~A3))+((~A4)*A6*(~A1))+((~A4)*(~A6)) , 
NAME: SLICE_X44Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y120/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A2)+(A3*A4*(~A2)*A5*A1)+(A3*A4*(~A2)*(~A5))+(A3*(~A4)*A1)+((~A3)*A4*(~A2)*A5*A1)+((~A3)*(~A4)*A1) , 
NAME: SLICE_X57Y120/A5LUT, 
TYPE: LUT5, 

SLICE_X61Y124/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A3*A4*A2)+(A1*A6*A5*A3*(~A4))+(A1*A6*A5*(~A3)*A2)+(A1*A6*(~A5)*A2)+(A1*(~A6)*A3*A4*A2)+(A1*(~A6)*A3*(~A4))+(A1*(~A6)*(~A3)*A2)+((~A1)*A6*A5*A3*A4*A2)+((~A1)*A6*A5*(~A3)*A2)+((~A1)*A6*(~A5)*A2)+((~A1)*(~A6)*A3*A4*A2)+((~A1)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X61Y124/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y120/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A1)+(A4*A5*(~A1)*A3*A2)+(A4*A5*(~A1)*(~A3))+(A4*(~A5)*A2)+((~A4)*A5*(~A1)*A3*A2)+((~A4)*(~A5)*A2) , 
NAME: SLICE_X55Y120/A5LUT, 
TYPE: LUT5, 

SLICE_X51Y122/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A4*A5*A2)+(A3*A6*A1*A4*(~A5))+(A3*A6*A1*(~A4)*A2)+(A3*A6*(~A1)*A2)+(A3*(~A6)*A4*A5*A2)+(A3*(~A6)*A4*(~A5))+(A3*(~A6)*(~A4)*A2)+((~A3)*A6*A1*A4*A5*A2)+((~A3)*A6*A1*(~A4)*A2)+((~A3)*A6*(~A1)*A2)+((~A3)*(~A6)*A4*A5*A2)+((~A3)*(~A6)*(~A4)*A2) , 
NAME: SLICE_X51Y122/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y120/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A5)+(A1*A4*(~A5)*A3*A2)+(A1*A4*(~A5)*(~A3))+(A1*(~A4)*A2)+((~A1)*A4*(~A5)*A3*A2)+((~A1)*(~A4)*A2) , 
NAME: SLICE_X55Y120/B5LUT, 
TYPE: LUT5, 

SLICE_X37Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X37Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A4*A5*(~A3))+(A6*A1*A2*A4*(~A5))+(A6*A1*A2*(~A4))+(A6*A1*(~A2))+(A6*(~A1)*A2)+(A6*(~A1)*(~A2)*(~A3))+((~A6)*A2*(~A3))+((~A6)*(~A2)) , 
NAME: SLICE_X40Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A2*(~A4)) , 
NAME: SLICE_X37Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A3*(~A5)) , 
NAME: SLICE_X37Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A1)) , 
NAME: SLICE_X37Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A6) , 
NAME: SLICE_X43Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X54Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X54Y116/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2) , 
NAME: SLICE_X54Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A3)+((~A6)*(~A2)*A3) , 
NAME: SLICE_X54Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3)+((~A2)*(~A4)*A3) , 
NAME: SLICE_X54Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A3)+((~A1)*(~A4)*A3) , 
NAME: SLICE_X54Y117/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2) , 
NAME: SLICE_X54Y117/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A2)+((~A1)*(~A5)*A2) , 
NAME: SLICE_X54Y117/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A3)+((~A5)*(~A6)*A3) , 
NAME: SLICE_X54Y117/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3) , 
NAME: SLICE_X54Y118/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A2)+((~A6)*(~A1)*A2) , 
NAME: SLICE_X54Y118/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A2)+((~A6)*(~A5)*A2) , 
NAME: SLICE_X54Y118/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X54Y118/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X54Y119/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2) , 
NAME: SLICE_X54Y119/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A2)+((~A1)*(~A3)*A2) , 
NAME: SLICE_X54Y119/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X54Y119/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y120/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X54Y120/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A2)+((~A6)*(~A1)*A2) , 
NAME: SLICE_X54Y120/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A1)+((~A2)*(~A3)*A1) , 
NAME: SLICE_X54Y120/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A3)+((~A6)*(~A5)*A3) , 
NAME: SLICE_X54Y120/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6*A4)+((~A1)*A6*(~A4)*A2)+((~A1)*(~A6)*A3)+((~A1)*(~A6)*(~A3)*A4)+((~A1)*(~A6)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X48Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2)*A6*A3*A4*(~A1))+(A5*(~A2)*A6*A3*(~A4))+(A5*(~A2)*A6*(~A3))+(A5*(~A2)*(~A6))+((~A5)*A6*A3*A4*(~A1))+((~A5)*A6*A3*(~A4))+((~A5)*A6*(~A3))+((~A5)*(~A6)) , 
NAME: SLICE_X46Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2)*(~A3)*(~A1)*A5*A6) , 
NAME: SLICE_X56Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2) , 
NAME: SLICE_X54Y121/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X54Y121/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*(~A6)*(~A1)*A3*(~A2)) , 
NAME: SLICE_X56Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y114/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A3)+((~A1)*(~A4)*A3) , 
NAME: SLICE_X54Y114/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X54Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X54Y114/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A2)+((~A6)*(~A1)*A2) , 
NAME: SLICE_X54Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2) , 
NAME: SLICE_X54Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A4)+((~A3)*A1)+((~A3)*(~A1)*(~A4))) , 
NAME: SLICE_X54Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X54Y115/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X54Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2) , 
NAME: SLICE_X54Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A3)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X54Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y116/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X54Y116/CARRY4, 
TYPE: CARRY4, 

SLICE_X54Y117/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X54Y117/CARRY4, 
TYPE: CARRY4, 

SLICE_X54Y118/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X54Y118/CARRY4, 
TYPE: CARRY4, 

SLICE_X54Y119/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X54Y119/CARRY4, 
TYPE: CARRY4, 

SLICE_X54Y120/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X54Y120/CARRY4, 
TYPE: CARRY4, 

SLICE_X54Y121/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X54Y121/CARRY4, 
TYPE: CARRY4, 

SLICE_X54Y114/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X54Y114/CARRY4, 
TYPE: CARRY4, 

SLICE_X54Y115/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X54Y115/CARRY4, 
TYPE: CARRY4, 

SLICE_X43Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+((~A4)*A3)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X43Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A6*(~A5))+(A2*A1*(~A3))+(A2*(~A1)*A6*(~A5))+((~A2)*A4)+((~A2)*(~A4)*A1*A3*A6*(~A5))+((~A2)*(~A4)*A1*(~A3))+((~A2)*(~A4)*(~A1)*A6*(~A5)) , 
NAME: SLICE_X43Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y118/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A3)+((~A5)*(~A4)*A3) , 
NAME: SLICE_X52Y118/B5LUT, 
TYPE: LUT5, 

SLICE_X44Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*(~A1)*A5*A4) , 
NAME: SLICE_X44Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A4*(~A1))+(A5*A3*(~A6)*(~A4))+(A5*(~A3)*A6*(~A4))+(A5*(~A3)*(~A6)*A4*(~A1))+(A5*(~A3)*(~A6)*(~A4))+((~A5)*A3*A6*A4)+((~A5)*A3*(~A6)*A4*(~A1))+((~A5)*(~A3)*(~A6)*A4*(~A1)) , 
NAME: SLICE_X45Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*A5*(~A1)*A6*A3) , 
NAME: SLICE_X45Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*A2*(~A5))+(A4*(~A1)*(~A2)*A6*A3*(~A5))+(A4*(~A1)*(~A2)*(~A6)*(~A5))+((~A4)*A2*(~A5))+((~A4)*(~A2)*A6*A3*(~A5))+((~A4)*(~A2)*(~A6)*(~A5)) , 
NAME: SLICE_X44Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A6)+((~A2)*A4)+((~A2)*(~A4)*A1)+((~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X44Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A2)*A5)+(A6*(~A4)*A1*A3*A2)+(A6*(~A4)*A1*A3*(~A2)*A5)+(A6*(~A4)*A1*(~A3)*(~A2)*A5)+(A6*(~A4)*(~A1)*(~A2)*A5)+((~A6)*A4*A2)+((~A6)*A4*(~A2)*A5)+((~A6)*(~A4)*A1*A2)+((~A6)*(~A4)*A1*(~A2)*A5)+((~A6)*(~A4)*(~A1)*A3*(~A2)*A5)+((~A6)*(~A4)*(~A1)*(~A3)*A2)+((~A6)*(~A4)*(~A1)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X45Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*A1*(~A2))+(A6*(~A5)*(~A1)*A4*A3*(~A2))+(A6*(~A5)*(~A1)*(~A4)*(~A2))+((~A6)*A1*(~A2))+((~A6)*(~A1)*A4*A3*(~A2))+((~A6)*(~A1)*(~A4)*(~A2)) , 
NAME: SLICE_X44Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A3)+(A6*(~A5)*(~A3)*A4)+(A6*(~A5)*(~A3)*(~A4)*A1)+(A6*(~A5)*(~A3)*(~A4)*(~A1)*(~A2))+((~A6)) , 
NAME: SLICE_X45Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*(~A2)*A4)+((~A1)*(~A2)*A4)) , 
NAME: SLICE_X44Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A5)+((~A3)*A2)+((~A3)*(~A2)*A4)+((~A3)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X44Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y117/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A4)+(A1*A3*(~A4)*A5*(~A2))+(A1*A3*(~A4)*(~A5))+(A1*(~A3)*A4*(~A5))+(A1*(~A3)*(~A4)*A5*(~A2))+(A1*(~A3)*(~A4)*(~A5))+((~A1)*A3*A4*A5)+((~A1)*A3*(~A4)*A5*(~A2))+((~A1)*(~A3)*(~A4)*A5*(~A2)) , 
NAME: SLICE_X46Y117/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X44Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4)*A5*(~A3))+(A6*(~A4)*(~A5)*A2*A1*(~A3))+(A6*(~A4)*(~A5)*(~A2)*(~A3))+((~A6)*A5*(~A3))+((~A6)*(~A5)*A2*A1*(~A3))+((~A6)*(~A5)*(~A2)*(~A3)) , 
NAME: SLICE_X44Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A2)+((~A3)*A6)+((~A3)*(~A6)*A1)+((~A3)*(~A6)*(~A1)*A2) , 
NAME: SLICE_X44Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X45Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A6*(~A1))+(A5*A2*(~A4)*(~A6))+(A5*(~A2)*A4*(~A6))+(A5*(~A2)*(~A4)*A6*(~A1))+(A5*(~A2)*(~A4)*(~A6))+((~A5)*A2*A4*A6)+((~A5)*A2*(~A4)*A6*(~A1))+((~A5)*(~A2)*(~A4)*A6*(~A1)) , 
NAME: SLICE_X45Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2)*(~A3)*A4)+(A5*(~A2)*(~A3)*(~A4)*A6*A1)+(A5*(~A2)*(~A3)*(~A4)*(~A6))+((~A5)*(~A3)*A4)+((~A5)*(~A3)*(~A4)*A6*A1)+((~A5)*(~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X44Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3)+((~A2)*A6)+((~A2)*(~A6)*A1)+((~A2)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X43Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A3)+((~A1)*(~A4)*A3)) , 
NAME: SLICE_X40Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y114/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A5)+((~A1)*(~A2)*A5) , 
NAME: SLICE_X40Y114/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2)) , 
NAME: SLICE_X40Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y114/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A1)+((~A5)*(~A3)*A1) , 
NAME: SLICE_X40Y114/B5LUT, 
TYPE: LUT5, 

SLICE_X46Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*(~A5)*A1)) , 
NAME: SLICE_X46Y117/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*(~A6))+(A3*A1*(~A5)*A2*(~A6))+(A3*A1*(~A5)*(~A2)*A4)+(A3*A1*(~A5)*(~A2)*(~A4)*(~A6))+(A3*(~A1)*(~A6))+((~A3)*(~A6)) , 
NAME: SLICE_X57Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A3)+((~A1)*(~A4)*A3)) , 
NAME: SLICE_X52Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)*(~A1)*(~A6)*(~A3)*(~A5)) , 
NAME: SLICE_X43Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*(~A6))+(A3*A1*(~A5)*A4*A2)+(A3*A1*(~A5)*A4*(~A2)*(~A6))+(A3*A1*(~A5)*(~A4)*(~A6))+(A3*(~A1)*(~A6))+((~A3)*(~A6)) , 
NAME: SLICE_X57Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*(~A5))+(A4*A3*(~A2)*A1*A6)+(A4*A3*(~A2)*A1*(~A6)*(~A5))+(A4*A3*(~A2)*(~A1)*(~A5))+(A4*(~A3)*(~A5))+((~A4)*(~A5)) , 
NAME: SLICE_X57Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*A6*A1)+(A5*A4*A2*A6*(~A1)*(~A3))+(A5*A4*A2*(~A6)*(~A3))+(A5*A4*(~A2)*(~A3))+(A5*(~A4)*(~A3))+((~A5)*(~A3)) , 
NAME: SLICE_X57Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A3)+((~A4)*(~A2)*A3)) , 
NAME: SLICE_X53Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A6*A2)+(A3*(~A1))+((~A3)*A1)+((~A3)*(~A1)*A5*A6*A2) , 
NAME: SLICE_X47Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A4*A6*A2)+(A5*(~A1))+((~A5)*A1*A3*A4*A6*A2)+((~A5)*A1*(~A3))+((~A5)*(~A1)*A4*A6*A2) , 
NAME: SLICE_X47Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A2)+(A3*A1*(~A4)*(~A2)*A6)+(A3*(~A1))+((~A3)*A1*A4*A6)+((~A3)*A1*(~A4)*A2*A6)+((~A3)*A1*(~A4)*(~A2))+((~A3)*(~A1)*A6) , 
NAME: SLICE_X44Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X44Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X42Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5)*(~A2)*A3*(~A1)*(~A6)) , 
NAME: SLICE_X42Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A3)+((~A5)*(~A2)*A3)) , 
NAME: SLICE_X42Y113/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A6)*A3*(~A1)*(~A2)) , 
NAME: SLICE_X42Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2) , 
NAME: SLICE_X42Y113/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A1)*A3*(~A5)*(~A4)) , 
NAME: SLICE_X42Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y113/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A4)+((~A5)*(~A1)*A4) , 
NAME: SLICE_X42Y113/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A2*(~A5)*(~A4)) , 
NAME: SLICE_X42Y114/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*(~A3)) , 
NAME: SLICE_X44Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A3)) , 
NAME: SLICE_X62Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A6)) , 
NAME: SLICE_X44Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A2)) , 
NAME: SLICE_X45Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X40Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)*(~A2)*(~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X39Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X46Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A1)*(~A4)*A6*(~A2)*A5) , 
NAME: SLICE_X46Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y120/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A5) , 
NAME: SLICE_X44Y120/A5LUT, 
TYPE: LUT5, 

SLICE_X39Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A2)*(~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X39Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A5)*(~A4)*(~A2)*(~A3)) , 
NAME: SLICE_X39Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*(~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X39Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A5)) , 
NAME: SLICE_X49Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*A6*(~A4)*A3*A1)+(A2*A6*(~A4)*A3*(~A1)*A5)+(A2*A6*(~A4)*(~A3)*(~A1)*A5)+(A2*(~A6)*A4*A1)+(A2*(~A6)*(~A4)*A3*A1)+(A2*(~A6)*(~A4)*A3*(~A1)*A5)+(A2*(~A6)*(~A4)*(~A3)*(~A1)*A5)+((~A2)*A6*A4*(~A1))+((~A2)*A6*(~A4)*A3*A1)+((~A2)*A6*(~A4)*A3*(~A1)*A5)+((~A2)*A6*(~A4)*(~A3)*(~A1)*A5)+((~A2)*(~A6)*(~A4)*A3*A1)+((~A2)*(~A6)*(~A4)*A3*(~A1)*A5)+((~A2)*(~A6)*(~A4)*(~A3)*(~A1)*A5) , 
NAME: SLICE_X58Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*(~A6))+((~A1)*(~A2)*A4*A3)+((~A1)*(~A2)*A4*(~A3)*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)*A3)+((~A1)*(~A2)*(~A4)*(~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X58Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3*A1*A5*A4)+((~A6)*A3*A1*A5*(~A4)*A2)+((~A6)*A3*A1*(~A5))+((~A6)*A3*(~A1)*A5*A4)+((~A6)*A3*(~A1)*A5*(~A4)*A2)+((~A6)*A3*(~A1)*(~A5)*A2)+((~A6)*(~A3)*A2) , 
NAME: SLICE_X46Y115/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*(~A5)*A3)+(A2*A6*(~A1)*A5)+(A2*A6*(~A1)*(~A5)*A4)+(A2*(~A6)*A1*(~A5)*A3)+(A2*(~A6)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X44Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2*A1)+((~A3)*A2*(~A1)*A5*A4*(~A6))+((~A3)*A2*(~A1)*(~A5)*A4*(~A6))+((~A3)*A2*(~A1)*(~A5)*(~A4))+((~A3)*(~A2)) , 
NAME: SLICE_X55Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A1*A3)+(A2*A6*(~A5)*A1*(~A3)*A4)+(A2*A6*(~A5)*(~A1)*(~A3)*A4)+(A2*(~A6)*A5*A3)+(A2*(~A6)*(~A5)*A1*A3)+(A2*(~A6)*(~A5)*A1*(~A3)*A4)+(A2*(~A6)*(~A5)*(~A1)*(~A3)*A4)+((~A2)*A6*A5*(~A3))+((~A2)*A6*(~A5)*A1*A3)+((~A2)*A6*(~A5)*A1*(~A3)*A4)+((~A2)*A6*(~A5)*(~A1)*(~A3)*A4)+((~A2)*(~A6)*(~A5)*A1*A3)+((~A2)*(~A6)*(~A5)*A1*(~A3)*A4)+((~A2)*(~A6)*(~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X62Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*(~A4)*A3*A1)+(A2*A5*(~A6)*A4*(~A3))+(A2*(~A5)*A6*(~A4)*A3*A1) , 
NAME: SLICE_X45Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*A1*(~A6)*A3*A2)+(A5*A1*(~A6)*A3*(~A2)*A4)+(A5*A1*(~A6)*(~A3)*(~A2)*A4)+(A5*(~A1)*A6*A2)+(A5*(~A1)*(~A6)*A3*A2)+(A5*(~A1)*(~A6)*A3*(~A2)*A4)+(A5*(~A1)*(~A6)*(~A3)*(~A2)*A4)+((~A5)*A1*A6*(~A2))+((~A5)*A1*(~A6)*A3*A2)+((~A5)*A1*(~A6)*A3*(~A2)*A4)+((~A5)*A1*(~A6)*(~A3)*(~A2)*A4)+((~A5)*(~A1)*(~A6)*A3*A2)+((~A5)*(~A1)*(~A6)*A3*(~A2)*A4)+((~A5)*(~A1)*(~A6)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X43Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A1)+(A2*A6*(~A4)*A5*A1)+(A2*A6*(~A4)*(~A5))+(A2*(~A6)*A3*A4*A1)+(A2*(~A6)*A3*(~A4)*A5*A1)+(A2*(~A6)*A3*(~A4)*(~A5))+(A2*(~A6)*(~A3)*A4*A1)+(A2*(~A6)*(~A3)*(~A4)*A5*A1)+((~A2)*A6*A4*A1)+((~A2)*A6*(~A4)*A5*A1)+((~A2)*(~A6)*A3*A4*A1)+((~A2)*(~A6)*A3*(~A4)*A5*A1)+((~A2)*(~A6)*A3*(~A4)*(~A5))+((~A2)*(~A6)*(~A3)*A4*A1)+((~A2)*(~A6)*(~A3)*(~A4)*A5*A1) , 
NAME: SLICE_X47Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A2*A5)+(A3*A6*(~A4)*A2*(~A5)*A1)+(A3*A6*(~A4)*(~A2)*(~A5)*A1)+(A3*(~A6)*A4*A5)+(A3*(~A6)*(~A4)*A2*A5)+(A3*(~A6)*(~A4)*A2*(~A5)*A1)+(A3*(~A6)*(~A4)*(~A2)*(~A5)*A1)+((~A3)*A6*A4*(~A5))+((~A3)*A6*(~A4)*A2*A5)+((~A3)*A6*(~A4)*A2*(~A5)*A1)+((~A3)*A6*(~A4)*(~A2)*(~A5)*A1)+((~A3)*(~A6)*(~A4)*A2*A5)+((~A3)*(~A6)*(~A4)*A2*(~A5)*A1)+((~A3)*(~A6)*(~A4)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X62Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*(~A2)*A1*A4*A3)) , 
NAME: SLICE_X49Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A4*A6)+(A5*A1*(~A2)*A4*(~A6)*A3)+(A5*A1*(~A2)*(~A4)*(~A6)*A3)+(A5*(~A1)*A2*A6)+(A5*(~A1)*(~A2)*A4*A6)+(A5*(~A1)*(~A2)*A4*(~A6)*A3)+(A5*(~A1)*(~A2)*(~A4)*(~A6)*A3)+((~A5)*A1*A2*(~A6))+((~A5)*A1*(~A2)*A4*A6)+((~A5)*A1*(~A2)*A4*(~A6)*A3)+((~A5)*A1*(~A2)*(~A4)*(~A6)*A3)+((~A5)*(~A1)*(~A2)*A4*A6)+((~A5)*(~A1)*(~A2)*A4*(~A6)*A3)+((~A5)*(~A1)*(~A2)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X41Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A2))+((~A5)*A3*A4*A6*(~A2))+((~A5)*A3*(~A4)*A1*A6*(~A2))+((~A5)*(~A3)*(~A4)*A1*A6*(~A2)) , 
NAME: SLICE_X50Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*A5*(~A1)*A6*A2)+(A3*A5*(~A1)*A6*(~A2)*A4)+(A3*A5*(~A1)*(~A6)*(~A2)*A4)+(A3*(~A5)*A1*A2)+(A3*(~A5)*(~A1)*A6*A2)+(A3*(~A5)*(~A1)*A6*(~A2)*A4)+(A3*(~A5)*(~A1)*(~A6)*(~A2)*A4)+((~A3)*A5*A1*(~A2))+((~A3)*A5*(~A1)*A6*A2)+((~A3)*A5*(~A1)*A6*(~A2)*A4)+((~A3)*A5*(~A1)*(~A6)*(~A2)*A4)+((~A3)*(~A5)*(~A1)*A6*A2)+((~A3)*(~A5)*(~A1)*A6*(~A2)*A4)+((~A3)*(~A5)*(~A1)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X49Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A4*A5)+(A6*A2*(~A3)*A4*(~A5)*A1)+(A6*A2*(~A3)*(~A4)*(~A5)*A1)+(A6*(~A2)*A3*A5)+(A6*(~A2)*(~A3)*A4*A5)+(A6*(~A2)*(~A3)*A4*(~A5)*A1)+(A6*(~A2)*(~A3)*(~A4)*(~A5)*A1)+((~A6)*A2*A3*(~A5))+((~A6)*A2*(~A3)*A4*A5)+((~A6)*A2*(~A3)*A4*(~A5)*A1)+((~A6)*A2*(~A3)*(~A4)*(~A5)*A1)+((~A6)*(~A2)*(~A3)*A4*A5)+((~A6)*(~A2)*(~A3)*A4*(~A5)*A1)+((~A6)*(~A2)*(~A3)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X41Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A2*(~A4))+((~A1)*A3*A2*(~A4))+((~A1)*A3*(~A2))) , 
NAME: SLICE_X53Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1)+(A4*A2*(~A3)*A5*A1)+(A4*A2*(~A3)*(~A5))+(A4*(~A2)*A6*A3*A1)+(A4*(~A2)*A6*(~A3)*A5*A1)+(A4*(~A2)*A6*(~A3)*(~A5))+(A4*(~A2)*(~A6)*A3*A1)+(A4*(~A2)*(~A6)*(~A3)*A5*A1)+((~A4)*A2*A3*A1)+((~A4)*A2*(~A3)*A5*A1)+((~A4)*(~A2)*A6*A3*A1)+((~A4)*(~A2)*A6*(~A3)*A5*A1)+((~A4)*(~A2)*A6*(~A3)*(~A5))+((~A4)*(~A2)*(~A6)*A3*A1)+((~A4)*(~A2)*(~A6)*(~A3)*A5*A1) , 
NAME: SLICE_X49Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A4*A1)+(A2*A6*(~A3)*A4*(~A1)*A5)+(A2*A6*(~A3)*(~A4)*(~A1)*A5)+(A2*(~A6)*A3*A1)+(A2*(~A6)*(~A3)*A4*A1)+(A2*(~A6)*(~A3)*A4*(~A1)*A5)+(A2*(~A6)*(~A3)*(~A4)*(~A1)*A5)+((~A2)*A6*A3*(~A1))+((~A2)*A6*(~A3)*A4*A1)+((~A2)*A6*(~A3)*A4*(~A1)*A5)+((~A2)*A6*(~A3)*(~A4)*(~A1)*A5)+((~A2)*(~A6)*(~A3)*A4*A1)+((~A2)*(~A6)*(~A3)*A4*(~A1)*A5)+((~A2)*(~A6)*(~A3)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X63Y119/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*A3*A2*A5)+((~A4)*A3*A2*(~A5)*A1)+((~A4)*A3*A2*(~A5)*(~A1)*A6)+((~A4)*A3*(~A2))+((~A4)*(~A3)*A2*A5)+((~A4)*(~A3)*A2*(~A5)*A1)+((~A4)*(~A3)*A2*(~A5)*(~A1)*A6)+((~A4)*(~A3)*(~A2)*A1)+((~A4)*(~A3)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X49Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*A6*(~A1)*A3*A5)+(A2*A6*(~A1)*A3*(~A5)*A4)+(A2*A6*(~A1)*(~A3)*(~A5)*A4)+(A2*(~A6)*A1*A5)+(A2*(~A6)*(~A1)*A3*A5)+(A2*(~A6)*(~A1)*A3*(~A5)*A4)+(A2*(~A6)*(~A1)*(~A3)*(~A5)*A4)+((~A2)*A6*A1*(~A5))+((~A2)*A6*(~A1)*A3*A5)+((~A2)*A6*(~A1)*A3*(~A5)*A4)+((~A2)*A6*(~A1)*(~A3)*(~A5)*A4)+((~A2)*(~A6)*(~A1)*A3*A5)+((~A2)*(~A6)*(~A1)*A3*(~A5)*A4)+((~A2)*(~A6)*(~A1)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X35Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y116/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*(~A2))+(A5*(~A4)*A3*A1*(~A2))+(A5*(~A4)*A3*(~A1))+(A5*(~A4)*(~A3)*(~A2))+((~A5)*A4*A3)+((~A5)*A4*(~A3)*(~A2))+((~A5)*(~A4)*A3*A1*(~A2))+((~A5)*(~A4)*A3*(~A1))+((~A5)*(~A4)*(~A3)*(~A2)) , 
NAME: SLICE_X53Y116/B5LUT, 
TYPE: LUT5, 

SLICE_X37Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A6*A3)+(A2*A4*(~A5)*A6*(~A3)*A1)+(A2*A4*(~A5)*(~A6)*(~A3)*A1)+(A2*(~A4)*A5*A3)+(A2*(~A4)*(~A5)*A6*A3)+(A2*(~A4)*(~A5)*A6*(~A3)*A1)+(A2*(~A4)*(~A5)*(~A6)*(~A3)*A1)+((~A2)*A4*A5*(~A3))+((~A2)*A4*(~A5)*A6*A3)+((~A2)*A4*(~A5)*A6*(~A3)*A1)+((~A2)*A4*(~A5)*(~A6)*(~A3)*A1)+((~A2)*(~A4)*(~A5)*A6*A3)+((~A2)*(~A4)*(~A5)*A6*(~A3)*A1)+((~A2)*(~A4)*(~A5)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X37Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A1*(~A5))+(A2*A3*A4*(~A1)*A6*(~A5))+(A2*A3*(~A4)*A1*(~A6)*(~A5))+(A2*A3*(~A4)*(~A1)*A6*(~A5))+(A2*(~A3)*A4*A6*(~A5))+(A2*(~A3)*(~A4)*(~A1)*A6*(~A5))+((~A2)*A3*A4*A1*(~A5))+((~A2)*A3*(~A4)*A1*(~A6)*(~A5))+((~A2)*(~A3)*A4*A1*A6*(~A5)) , 
NAME: SLICE_X49Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A3*A1)+(A5*A4*(~A2)*A3*(~A1)*A6)+(A5*A4*(~A2)*(~A3)*(~A1)*A6)+(A5*(~A4)*A2*A1)+(A5*(~A4)*(~A2)*A3*A1)+(A5*(~A4)*(~A2)*A3*(~A1)*A6)+(A5*(~A4)*(~A2)*(~A3)*(~A1)*A6)+((~A5)*A4*A2*(~A1))+((~A5)*A4*(~A2)*A3*A1)+((~A5)*A4*(~A2)*A3*(~A1)*A6)+((~A5)*A4*(~A2)*(~A3)*(~A1)*A6)+((~A5)*(~A4)*(~A2)*A3*A1)+((~A5)*(~A4)*(~A2)*A3*(~A1)*A6)+((~A5)*(~A4)*(~A2)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X58Y115/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A1*(~A2)*A4)+(A3*(~A6)*(~A1)*A5)+(A3*(~A6)*(~A1)*(~A5)*(~A2)*A4)+((~A3)*(~A6)*A1*(~A2)*A4)+((~A3)*(~A6)*(~A1)*A5)+((~A3)*(~A6)*(~A1)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X58Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6)+(A5*A2*(~A6)*A4*A1)+(A5*A2*(~A6)*A4*(~A1)*A3)+(A5*A2*(~A6)*(~A4)*(~A1)*A3)+(A5*(~A2)*A6*A1)+(A5*(~A2)*(~A6)*A4*A1)+(A5*(~A2)*(~A6)*A4*(~A1)*A3)+(A5*(~A2)*(~A6)*(~A4)*(~A1)*A3)+((~A5)*A2*A6*(~A1))+((~A5)*A2*(~A6)*A4*A1)+((~A5)*A2*(~A6)*A4*(~A1)*A3)+((~A5)*A2*(~A6)*(~A4)*(~A1)*A3)+((~A5)*(~A2)*(~A6)*A4*A1)+((~A5)*(~A2)*(~A6)*A4*(~A1)*A3)+((~A5)*(~A2)*(~A6)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X62Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A4)*(~A2))+(A6*A3*(~A1)*A5*(~A4)*(~A2))+(A6*A3*(~A1)*(~A5))+(A6*(~A3)*A1)+(A6*(~A3)*(~A1)*A5*(~A4)*(~A2))+(A6*(~A3)*(~A1)*(~A5))+((~A6)*A1*(~A4)*(~A2))+((~A6)*(~A1)*A5*(~A4)*(~A2))+((~A6)*(~A1)*(~A5)) , 
NAME: SLICE_X56Y117/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3)+(A1*A5*(~A3)*A2*A4)+(A1*(~A5)*A3*A2)+(A1*(~A5)*(~A3)*A2*A4)+((~A1)*A5*A3*(~A2))+((~A1)*A5*(~A3)*A2*A4)+((~A1)*(~A5)*(~A3)*A2*A4) , 
NAME: SLICE_X57Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+(A1*A6*(~A5)*A3*A2)+(A1*A6*(~A5)*A3*(~A2)*A4)+(A1*A6*(~A5)*(~A3)*(~A2)*A4)+(A1*(~A6)*A5*A2)+(A1*(~A6)*(~A5)*A3*A2)+(A1*(~A6)*(~A5)*A3*(~A2)*A4)+(A1*(~A6)*(~A5)*(~A3)*(~A2)*A4)+((~A1)*A6*A5*(~A2))+((~A1)*A6*(~A5)*A3*A2)+((~A1)*A6*(~A5)*A3*(~A2)*A4)+((~A1)*A6*(~A5)*(~A3)*(~A2)*A4)+((~A1)*(~A6)*(~A5)*A3*A2)+((~A1)*(~A6)*(~A5)*A3*(~A2)*A4)+((~A1)*(~A6)*(~A5)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X46Y119/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A5*(~A3)*A1)+(A2*(~A4)*(~A5)*A6)+(A2*(~A4)*(~A5)*(~A6)*(~A3)*A1)+((~A2)*(~A4)*A5*(~A3)*A1)+((~A2)*(~A4)*(~A5)*A6)+((~A2)*(~A4)*(~A5)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X46Y119/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A2*A5)+(A4*A6*(~A3)*A2*(~A5)*A1)+(A4*A6*(~A3)*(~A2)*(~A5)*A1)+(A4*(~A6)*A3*A5)+(A4*(~A6)*(~A3)*A2*A5)+(A4*(~A6)*(~A3)*A2*(~A5)*A1)+(A4*(~A6)*(~A3)*(~A2)*(~A5)*A1)+((~A4)*A6*A3*(~A5))+((~A4)*A6*(~A3)*A2*A5)+((~A4)*A6*(~A3)*A2*(~A5)*A1)+((~A4)*A6*(~A3)*(~A2)*(~A5)*A1)+((~A4)*(~A6)*(~A3)*A2*A5)+((~A4)*(~A6)*(~A3)*A2*(~A5)*A1)+((~A4)*(~A6)*(~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X62Y119/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2)+(A4*A5*(~A2)*A3*A6)+(A4*(~A5)*A2*A3)+(A4*(~A5)*(~A2)*A3*A6)+((~A4)*A5*A2*(~A3))+((~A4)*A5*(~A2)*A3*A6)+((~A4)*(~A5)*(~A2)*A3*A6) , 
NAME: SLICE_X50Y119/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*(~A4)*(~A3))+(A2*A5*(~A1)*A6*(~A4)*(~A3))+(A2*A5*(~A1)*(~A6))+(A2*(~A5)*A1)+(A2*(~A5)*(~A1)*A6*(~A4)*(~A3))+(A2*(~A5)*(~A1)*(~A6))+((~A2)*A1*(~A4)*(~A3))+((~A2)*(~A1)*A6*(~A4)*(~A3))+((~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X55Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6)+(A5*A4*(~A6)*A1*A2)+(A5*A4*(~A6)*A1*(~A2)*A3)+(A5*A4*(~A6)*(~A1)*(~A2)*A3)+(A5*(~A4)*A6*A2)+(A5*(~A4)*(~A6)*A1*A2)+(A5*(~A4)*(~A6)*A1*(~A2)*A3)+(A5*(~A4)*(~A6)*(~A1)*(~A2)*A3)+((~A5)*A4*A6*(~A2))+((~A5)*A4*(~A6)*A1*A2)+((~A5)*A4*(~A6)*A1*(~A2)*A3)+((~A5)*A4*(~A6)*(~A1)*(~A2)*A3)+((~A5)*(~A4)*(~A6)*A1*A2)+((~A5)*(~A4)*(~A6)*A1*(~A2)*A3)+((~A5)*(~A4)*(~A6)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X50Y120/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2*(~A4)*A6)+(A5*(~A1)*(~A2)*A3)+(A5*(~A1)*(~A2)*(~A3)*(~A4)*A6)+((~A5)*(~A1)*A2*(~A4)*A6)+((~A5)*(~A1)*(~A2)*A3)+((~A5)*(~A1)*(~A2)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X50Y120/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6)+(A3*A1*(~A6)*A4*A5)+(A3*A1*(~A6)*A4*(~A5)*A2)+(A3*A1*(~A6)*(~A4)*(~A5)*A2)+(A3*(~A1)*A6*A5)+(A3*(~A1)*(~A6)*A4*A5)+(A3*(~A1)*(~A6)*A4*(~A5)*A2)+(A3*(~A1)*(~A6)*(~A4)*(~A5)*A2)+((~A3)*A1*A6*(~A5))+((~A3)*A1*(~A6)*A4*A5)+((~A3)*A1*(~A6)*A4*(~A5)*A2)+((~A3)*A1*(~A6)*(~A4)*(~A5)*A2)+((~A3)*(~A1)*(~A6)*A4*A5)+((~A3)*(~A1)*(~A6)*A4*(~A5)*A2)+((~A3)*(~A1)*(~A6)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X62Y117/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A1*A3)+(A5*(~A2)*A4*A1)+(A5*(~A2)*(~A4)*A1*A3)+((~A5)*A2*A4*(~A1))+((~A5)*A2*(~A4)*A1*A3)+((~A5)*(~A2)*(~A4)*A1*A3) , 
NAME: SLICE_X51Y120/C6LUT, 
TYPE: LUT6, 

SLICE_X55Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*(~A5)*(~A1))+(A4*A3*(~A6)*A2*(~A5)*(~A1))+(A4*A3*(~A6)*(~A2))+(A4*(~A3)*A6)+(A4*(~A3)*(~A6)*A2*(~A5)*(~A1))+(A4*(~A3)*(~A6)*(~A2))+((~A4)*A6*(~A5)*(~A1))+((~A4)*(~A6)*A2*(~A5)*(~A1))+((~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X55Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A4*A1)+(A3*A2*(~A6)*A4*(~A1)*A5)+(A3*A2*(~A6)*(~A4)*(~A1)*A5)+(A3*(~A2)*A6*A1)+(A3*(~A2)*(~A6)*A4*A1)+(A3*(~A2)*(~A6)*A4*(~A1)*A5)+(A3*(~A2)*(~A6)*(~A4)*(~A1)*A5)+((~A3)*A2*A6*(~A1))+((~A3)*A2*(~A6)*A4*A1)+((~A3)*A2*(~A6)*A4*(~A1)*A5)+((~A3)*A2*(~A6)*(~A4)*(~A1)*A5)+((~A3)*(~A2)*(~A6)*A4*A1)+((~A3)*(~A2)*(~A6)*A4*(~A1)*A5)+((~A3)*(~A2)*(~A6)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X48Y119/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A6*(~A4)*A2)+(A3*(~A1)*(~A6)*A5)+(A3*(~A1)*(~A6)*(~A5)*(~A4)*A2)+((~A3)*(~A1)*A6*(~A4)*A2)+((~A3)*(~A1)*(~A6)*A5)+((~A3)*(~A1)*(~A6)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X48Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A2*A1)+(A5*A4*(~A3)*A2*(~A1)*A6)+(A5*A4*(~A3)*(~A2)*(~A1)*A6)+(A5*(~A4)*A3*A1)+(A5*(~A4)*(~A3)*A2*A1)+(A5*(~A4)*(~A3)*A2*(~A1)*A6)+(A5*(~A4)*(~A3)*(~A2)*(~A1)*A6)+((~A5)*A4*A3*(~A1))+((~A5)*A4*(~A3)*A2*A1)+((~A5)*A4*(~A3)*A2*(~A1)*A6)+((~A5)*A4*(~A3)*(~A2)*(~A1)*A6)+((~A5)*(~A4)*(~A3)*A2*A1)+((~A5)*(~A4)*(~A3)*A2*(~A1)*A6)+((~A5)*(~A4)*(~A3)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X63Y119/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*(~A4)*(~A2))+(A3*A5*(~A1)*A6*(~A4)*(~A2))+(A3*A5*(~A1)*(~A6))+(A3*(~A5)*A1)+(A3*(~A5)*(~A1)*A6*(~A4)*(~A2))+(A3*(~A5)*(~A1)*(~A6))+((~A3)*A1*(~A4)*(~A2))+((~A3)*(~A1)*A6*(~A4)*(~A2))+((~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X52Y119/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*A6*(~A2)*A5*A4)+(A3*(~A6)*A2*A5)+(A3*(~A6)*(~A2)*A5*A4)+((~A3)*A6*A2*(~A5))+((~A3)*A6*(~A2)*A5*A4)+((~A3)*(~A6)*(~A2)*A5*A4) , 
NAME: SLICE_X49Y119/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*A5*(~A2)*A6*A3)+(A1*A5*(~A2)*A6*(~A3)*A4)+(A1*A5*(~A2)*(~A6)*(~A3)*A4)+(A1*(~A5)*A2*A3)+(A1*(~A5)*(~A2)*A6*A3)+(A1*(~A5)*(~A2)*A6*(~A3)*A4)+(A1*(~A5)*(~A2)*(~A6)*(~A3)*A4)+((~A1)*A5*A2*(~A3))+((~A1)*A5*(~A2)*A6*A3)+((~A1)*A5*(~A2)*A6*(~A3)*A4)+((~A1)*A5*(~A2)*(~A6)*(~A3)*A4)+((~A1)*(~A5)*(~A2)*A6*A3)+((~A1)*(~A5)*(~A2)*A6*(~A3)*A4)+((~A1)*(~A5)*(~A2)*(~A6)*(~A3)*A4) , 
NAME: SLICE_X48Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*(~A5))+((~A4)*A1*A2)+((~A4)*A1*(~A2)*(~A5))+((~A4)*(~A1)*(~A6)*(~A3)*A2)+((~A4)*(~A1)*(~A6)*(~A3)*(~A2)*(~A5)) , 
NAME: SLICE_X48Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A4)*A2*A5*A3)+(A1*(~A6)*A4*(~A2)*A3)+((~A1)*A6*(~A4)*A2*A5*A3) , 
NAME: SLICE_X47Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A6*A5*A4*A1)+((~A2)*A6*A5*A4*(~A1)*A3)+((~A2)*A6*A5*(~A4))+((~A2)*A6*(~A5)*A4*A1)+((~A2)*A6*(~A5)*A4*(~A1)*A3)+((~A2)*A6*(~A5)*(~A4)*A3)+((~A2)*(~A6)*A3) , 
NAME: SLICE_X48Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*A3)+(A5*A6*A1*(~A3)*A4*(~A2))+(A5*A6*A1*(~A3)*(~A4))+(A5*A6*(~A1)*A3*(~A2))+(A5*A6*(~A1)*(~A3))+(A5*(~A6)*A1*A3)+(A5*(~A6)*A1*(~A3)*A4*(~A2))+(A5*(~A6)*A1*(~A3)*(~A4))+(A5*(~A6)*(~A1)) , 
NAME: SLICE_X47Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A6*A1)+(A2*A5*(~A3)*A6*(~A1)*A4)+(A2*A5*(~A3)*(~A6)*(~A1)*A4)+(A2*(~A5)*A3*A1)+(A2*(~A5)*(~A3)*A6*A1)+(A2*(~A5)*(~A3)*A6*(~A1)*A4)+(A2*(~A5)*(~A3)*(~A6)*(~A1)*A4)+((~A2)*A5*A3*(~A1))+((~A2)*A5*(~A3)*A6*A1)+((~A2)*A5*(~A3)*A6*(~A1)*A4)+((~A2)*A5*(~A3)*(~A6)*(~A1)*A4)+((~A2)*(~A5)*(~A3)*A6*A1)+((~A2)*(~A5)*(~A3)*A6*(~A1)*A4)+((~A2)*(~A5)*(~A3)*(~A6)*(~A1)*A4) , 
NAME: SLICE_X62Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4)*(~A1)*(~A3)*A5*A2) , 
NAME: SLICE_X47Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A4*A3*(~A2))+(A1*(~A6)*A4*(~A3))+(A1*(~A6)*(~A4))+((~A1)*A6)+((~A1)*(~A6)*A4)+((~A1)*(~A6)*(~A4)*A5*(~A2))+((~A1)*(~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X55Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4)+(A1*A2*(~A3)*A5*A4)+(A1*A2*(~A3)*(~A5))+(A1*(~A2)*A6*A3*A4)+(A1*(~A2)*A6*(~A3)*A5*A4)+(A1*(~A2)*A6*(~A3)*(~A5))+(A1*(~A2)*(~A6)*A3*A4)+(A1*(~A2)*(~A6)*(~A3)*A5*A4)+((~A1)*A2*A3*A4)+((~A1)*A2*(~A3)*A5*A4)+((~A1)*(~A2)*A6*A3*A4)+((~A1)*(~A2)*A6*(~A3)*A5*A4)+((~A1)*(~A2)*A6*(~A3)*(~A5))+((~A1)*(~A2)*(~A6)*A3*A4)+((~A1)*(~A2)*(~A6)*(~A3)*A5*A4) , 
NAME: SLICE_X49Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*A6*(~A2)*A1*A5)+(A3*A6*(~A2)*A1*(~A5)*A4)+(A3*A6*(~A2)*(~A1)*(~A5)*A4)+(A3*(~A6)*A2*A5)+(A3*(~A6)*(~A2)*A1*A5)+(A3*(~A6)*(~A2)*A1*(~A5)*A4)+(A3*(~A6)*(~A2)*(~A1)*(~A5)*A4)+((~A3)*A6*A2*(~A5))+((~A3)*A6*(~A2)*A1*A5)+((~A3)*A6*(~A2)*A1*(~A5)*A4)+((~A3)*A6*(~A2)*(~A1)*(~A5)*A4)+((~A3)*(~A6)*(~A2)*A1*A5)+((~A3)*(~A6)*(~A2)*A1*(~A5)*A4)+((~A3)*(~A6)*(~A2)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X62Y117/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*A4*(~A2)*(~A5)*A6*(~A3))+(A1*(~A4)*A2)+(A1*(~A4)*(~A2)*(~A5)*A6*(~A3))+(A1*(~A4)*(~A2)*(~A5)*(~A6))+((~A1)*A4*A2)+((~A1)*A4*(~A2)*A5*(~A6))+((~A1)*A4*(~A2)*(~A5)*A6*(~A3))+((~A1)*(~A4)*A2)+((~A1)*(~A4)*(~A2)*A5*(~A6))+((~A1)*(~A4)*(~A2)*(~A5)*A6*(~A3))+((~A1)*(~A4)*(~A2)*(~A5)*(~A6)) , 
NAME: SLICE_X49Y119/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A4*A2)+(A3*A6*(~A5)*A4*(~A2)*A1)+(A3*A6*(~A5)*(~A4)*(~A2)*A1)+(A3*(~A6)*A5*A2)+(A3*(~A6)*(~A5)*A4*A2)+(A3*(~A6)*(~A5)*A4*(~A2)*A1)+(A3*(~A6)*(~A5)*(~A4)*(~A2)*A1)+((~A3)*A6*A5*(~A2))+((~A3)*A6*(~A5)*A4*A2)+((~A3)*A6*(~A5)*A4*(~A2)*A1)+((~A3)*A6*(~A5)*(~A4)*(~A2)*A1)+((~A3)*(~A6)*(~A5)*A4*A2)+((~A3)*(~A6)*(~A5)*A4*(~A2)*A1)+((~A3)*(~A6)*(~A5)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X35Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A1)+(A2*A4*(~A1)*(~A3))+(A2*(~A4)*A5*A1)+(A2*(~A4)*A5*(~A1)*A3)+(A2*(~A4)*(~A5))+((~A2)*A4)+((~A2)*(~A4)*A5*A1)+((~A2)*(~A4)*A5*(~A1)*A3)+((~A2)*(~A4)*(~A5))) , 
NAME: SLICE_X52Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*A1)+(A6*A4*(~A2))+(A6*(~A4)*A3*A2*A1)+(A6*(~A4)*A3*A2*(~A1)*(~A5))+(A6*(~A4)*A3*(~A2)*(~A1))+(A6*(~A4)*(~A3)*A2*A1)+(A6*(~A4)*(~A3)*A2*(~A1)*(~A5))+(A6*(~A4)*(~A3)*(~A2))+((~A6)*A4)+((~A6)*(~A4)*A3*A2*A1)+((~A6)*(~A4)*A3*A2*(~A1)*(~A5))+((~A6)*(~A4)*A3*(~A2)*(~A1))+((~A6)*(~A4)*(~A3)*A2*A1)+((~A6)*(~A4)*(~A3)*A2*(~A1)*(~A5))+((~A6)*(~A4)*(~A3)*(~A2)) , 
NAME: SLICE_X48Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y120/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A4*A1*A2*A3)+((~A5)*A4*A1*(~A2))+((~A5)*A4*(~A1)*A2*A3) , 
NAME: SLICE_X48Y120/A5LUT, 
TYPE: LUT5, 

SLICE_X47Y119/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A5)+(A3*A1*(~A5)*(~A4))+(A3*(~A1)*A5*A4)+(A3*(~A1)*A5*(~A4)*(~A2))+(A3*(~A1)*(~A5))+((~A3)*A1)+((~A3)*(~A1)*A5*A4)+((~A3)*(~A1)*A5*(~A4)*(~A2))+((~A3)*(~A1)*(~A5)) , 
NAME: SLICE_X47Y119/A5LUT, 
TYPE: LUT5, 

SLICE_X48Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A4))) , 
NAME: SLICE_X48Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A6*A5)+(A3*A1*(~A4)*A6*(~A5)*A2)+(A3*A1*(~A4)*(~A6)*(~A5)*A2)+(A3*(~A1)*A4*A5)+(A3*(~A1)*(~A4)*A6*A5)+(A3*(~A1)*(~A4)*A6*(~A5)*A2)+(A3*(~A1)*(~A4)*(~A6)*(~A5)*A2)+((~A3)*A1*A4*(~A5))+((~A3)*A1*(~A4)*A6*A5)+((~A3)*A1*(~A4)*A6*(~A5)*A2)+((~A3)*A1*(~A4)*(~A6)*(~A5)*A2)+((~A3)*(~A1)*(~A4)*A6*A5)+((~A3)*(~A1)*(~A4)*A6*(~A5)*A2)+((~A3)*(~A1)*(~A4)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X60Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*(~A5))+((~A4)*A2*A6)+((~A4)*A2*(~A6)*(~A5))+((~A4)*(~A2)*(~A3)*(~A1)*A6)+((~A4)*(~A2)*(~A3)*(~A1)*(~A6)*(~A5)) , 
NAME: SLICE_X60Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A1)*A3*A2*A5)+(A4*(~A6)*A1*(~A3)*A5)+((~A4)*A6*(~A1)*A3*A2*A5) , 
NAME: SLICE_X48Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A6*A1*A3*A4)+((~A5)*A6*A1*A3*(~A4)*A2)+((~A5)*A6*A1*(~A3))+((~A5)*A6*(~A1)*A3*A4)+((~A5)*A6*(~A1)*A3*(~A4)*A2)+((~A5)*A6*(~A1)*(~A3)*A2)+((~A5)*(~A6)*A2) , 
NAME: SLICE_X47Y121/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A1)+(A2*A4*A6*(~A1)*A3*(~A5))+(A2*A4*A6*(~A1)*(~A3))+(A2*A4*(~A6)*A1*(~A5))+(A2*A4*(~A6)*(~A1))+(A2*(~A4)*A6*A1)+(A2*(~A4)*A6*(~A1)*A3*(~A5))+(A2*(~A4)*A6*(~A1)*(~A3))+(A2*(~A4)*(~A6)) , 
NAME: SLICE_X47Y119/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A4*A1)+(A3*A5*(~A2)*A4*(~A1)*A6)+(A3*A5*(~A2)*(~A4)*(~A1)*A6)+(A3*(~A5)*A2*A1)+(A3*(~A5)*(~A2)*A4*A1)+(A3*(~A5)*(~A2)*A4*(~A1)*A6)+(A3*(~A5)*(~A2)*(~A4)*(~A1)*A6)+((~A3)*A5*A2*(~A1))+((~A3)*A5*(~A2)*A4*A1)+((~A3)*A5*(~A2)*A4*(~A1)*A6)+((~A3)*A5*(~A2)*(~A4)*(~A1)*A6)+((~A3)*(~A5)*(~A2)*A4*A1)+((~A3)*(~A5)*(~A2)*A4*(~A1)*A6)+((~A3)*(~A5)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X62Y115/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)*(~A5)*(~A4)*A1*A3) , 
NAME: SLICE_X47Y121/C6LUT, 
TYPE: LUT6, 

SLICE_X55Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A6*A2*(~A4))+(A5*(~A3)*A6*(~A2))+(A5*(~A3)*(~A6))+((~A5)*A3)+((~A5)*(~A3)*A6)+((~A5)*(~A3)*(~A6)*A1*(~A4))+((~A5)*(~A3)*(~A6)*(~A1)) , 
NAME: SLICE_X55Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A5)+(A2*A6*(~A4)*A1*A5)+(A2*A6*(~A4)*(~A1))+(A2*(~A6)*A3*A4*A5)+(A2*(~A6)*A3*(~A4)*A1*A5)+(A2*(~A6)*A3*(~A4)*(~A1))+(A2*(~A6)*(~A3)*A4*A5)+(A2*(~A6)*(~A3)*(~A4)*A1*A5)+((~A2)*A6*A4*A5)+((~A2)*A6*(~A4)*A1*A5)+((~A2)*(~A6)*A3*A4*A5)+((~A2)*(~A6)*A3*(~A4)*A1*A5)+((~A2)*(~A6)*A3*(~A4)*(~A1))+((~A2)*(~A6)*(~A3)*A4*A5)+((~A2)*(~A6)*(~A3)*(~A4)*A1*A5) , 
NAME: SLICE_X48Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*A6*(~A1)*A5*A3)+(A2*A6*(~A1)*A5*(~A3)*A4)+(A2*A6*(~A1)*(~A5)*(~A3)*A4)+(A2*(~A6)*A1*A3)+(A2*(~A6)*(~A1)*A5*A3)+(A2*(~A6)*(~A1)*A5*(~A3)*A4)+(A2*(~A6)*(~A1)*(~A5)*(~A3)*A4)+((~A2)*A6*A1*(~A3))+((~A2)*A6*(~A1)*A5*A3)+((~A2)*A6*(~A1)*A5*(~A3)*A4)+((~A2)*A6*(~A1)*(~A5)*(~A3)*A4)+((~A2)*(~A6)*(~A1)*A5*A3)+((~A2)*(~A6)*(~A1)*A5*(~A3)*A4)+((~A2)*(~A6)*(~A1)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X62Y118/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A6*(~A4)*(~A1))+(A3*A5*(~A2)*(~A6))+(A3*(~A5)*A2*A1)+(A3*(~A5)*(~A2)*A6*(~A4)*(~A1))+(A3*(~A5)*(~A2)*(~A6))+((~A3)*A5*A2*(~A1))+((~A3)*A5*(~A2)*A6*(~A4)*(~A1))+((~A3)*A5*(~A2)*(~A6))+((~A3)*(~A5)*(~A2)*A6*(~A4)*(~A1))+((~A3)*(~A5)*(~A2)*(~A6)) , 
NAME: SLICE_X45Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A5*A4)+(A1*A6*(~A3)*A5*(~A4)*A2)+(A1*A6*(~A3)*(~A5)*(~A4)*A2)+(A1*(~A6)*A3*A4)+(A1*(~A6)*(~A3)*A5*A4)+(A1*(~A6)*(~A3)*A5*(~A4)*A2)+(A1*(~A6)*(~A3)*(~A5)*(~A4)*A2)+((~A1)*A6*A3*(~A4))+((~A1)*A6*(~A3)*A5*A4)+((~A1)*A6*(~A3)*A5*(~A4)*A2)+((~A1)*A6*(~A3)*(~A5)*(~A4)*A2)+((~A1)*(~A6)*(~A3)*A5*A4)+((~A1)*(~A6)*(~A3)*A5*(~A4)*A2)+((~A1)*(~A6)*(~A3)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X35Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*A5*A2*A4*A1)+((~A3)*A5*A2*(~A4))+((~A3)*A5*(~A2)*A4*A1)) , 
NAME: SLICE_X44Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A5*(~A2)*(~A4))+(A1*A3*(~A5)*A2*A4)+(A1*(~A3)*A5*(~A2)*(~A4))+((~A1)*A3*(~A5)*A2*A4)) , 
NAME: SLICE_X45Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A5*A1*(~A2))+(A6*(~A4)*A5*(~A1))+(A6*(~A4)*(~A5))+((~A6)*A4)+((~A6)*(~A4)*A3*A5)+((~A6)*(~A4)*A3*(~A5)*(~A2))+((~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X55Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X45Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A3)+(A4*A6*A2*(~A3)*(~A1)*(~A5))+(A4*A6*(~A2)*A3*A5)+(A4*A6*(~A2)*(~A3))+(A4*(~A6)*A2*A3)+(A4*(~A6)*A2*(~A3)*(~A1)*(~A5))+(A4*(~A6)*(~A2))+((~A4)*A6*A2*A3)+((~A4)*A6*A2*(~A3)*A1*A5)+((~A4)*A6*A2*(~A3)*(~A1))+((~A4)*A6*(~A2)*A3*A5)+((~A4)*A6*(~A2)*(~A3))+((~A4)*(~A6)*A2*A3)+((~A4)*(~A6)*A2*(~A3)*A1*A5)+((~A4)*(~A6)*A2*(~A3)*(~A1))+((~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X45Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*A6*(~A1)*A4*A5)+(A3*A6*(~A1)*A4*(~A5)*A2)+(A3*A6*(~A1)*(~A4)*(~A5)*A2)+(A3*(~A6)*A1*A5)+(A3*(~A6)*(~A1)*A4*A5)+(A3*(~A6)*(~A1)*A4*(~A5)*A2)+(A3*(~A6)*(~A1)*(~A4)*(~A5)*A2)+((~A3)*A6*A1*(~A5))+((~A3)*A6*(~A1)*A4*A5)+((~A3)*A6*(~A1)*A4*(~A5)*A2)+((~A3)*A6*(~A1)*(~A4)*(~A5)*A2)+((~A3)*(~A6)*(~A1)*A4*A5)+((~A3)*(~A6)*(~A1)*A4*(~A5)*A2)+((~A3)*(~A6)*(~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X45Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*(~A6))+((~A2)*(~A4)*A5*A1)+((~A2)*(~A4)*A5*(~A1)*(~A6))+((~A2)*(~A4)*(~A5)*(~A3)*A1)+((~A2)*(~A4)*(~A5)*(~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X45Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A5*A4*A2)+((~A6)*A1*A5*A4*(~A2)*A3)+((~A6)*A1*A5*(~A4))+((~A6)*A1*(~A5)*A4*A2)+((~A6)*A1*(~A5)*A4*(~A2)*A3)+((~A6)*A1*(~A5)*(~A4)*A3)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X45Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*(~A3)*A2)+(A4*A1*(~A5)*A3)+(A4*A1*(~A5)*(~A3)*A6)+(A4*(~A1)*A5*(~A3)*A2)+(A4*(~A1)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X44Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6*A2)+(A5*A1*A6*(~A2)*A3*A4)+(A5*A1*A6*(~A2)*(~A3))+(A5*A1*(~A6))+(A5*(~A1)*A2)+(A5*(~A1)*(~A2)*A3*A4)+(A5*(~A1)*(~A2)*(~A3))+((~A5)*A1*A6*A2)+((~A5)*A1*A6*(~A2)*A3*A4)+((~A5)*A1*A6*(~A2)*(~A3))+((~A5)*A1*(~A6))+((~A5)*(~A1)) , 
NAME: SLICE_X56Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A4*A1)+(A2*A3*(~A6)*A4*(~A1)*A5)+(A2*A3*(~A6)*(~A4)*(~A1)*A5)+(A2*(~A3)*A6*A1)+(A2*(~A3)*(~A6)*A4*A1)+(A2*(~A3)*(~A6)*A4*(~A1)*A5)+(A2*(~A3)*(~A6)*(~A4)*(~A1)*A5)+((~A2)*A3*A6*(~A1))+((~A2)*A3*(~A6)*A4*A1)+((~A2)*A3*(~A6)*A4*(~A1)*A5)+((~A2)*A3*(~A6)*(~A4)*(~A1)*A5)+((~A2)*(~A3)*(~A6)*A4*A1)+((~A2)*(~A3)*(~A6)*A4*(~A1)*A5)+((~A2)*(~A3)*(~A6)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X62Y117/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*(~A4)*A6*A5)+(A2*A1*(~A3)*A4*(~A6))+(A2*(~A1)*A3*(~A4)*A6*A5) , 
NAME: SLICE_X45Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A3*A5)+(A6*A4*(~A2)*A3*(~A5)*A1)+(A6*A4*(~A2)*(~A3)*(~A5)*A1)+(A6*(~A4)*A2*A5)+(A6*(~A4)*(~A2)*A3*A5)+(A6*(~A4)*(~A2)*A3*(~A5)*A1)+(A6*(~A4)*(~A2)*(~A3)*(~A5)*A1)+((~A6)*A4*A2*(~A5))+((~A6)*A4*(~A2)*A3*A5)+((~A6)*A4*(~A2)*A3*(~A5)*A1)+((~A6)*A4*(~A2)*(~A3)*(~A5)*A1)+((~A6)*(~A4)*(~A2)*A3*A5)+((~A6)*(~A4)*(~A2)*A3*(~A5)*A1)+((~A6)*(~A4)*(~A2)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X59Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5)+(A4*A1*(~A5)*A3)+(A4*(~A1)*A6*A5)+(A4*(~A1)*A6*(~A5)*A3)+(A4*(~A1)*(~A6)*A2*A5)+(A4*(~A1)*(~A6)*A2*(~A5)*A3)+(A4*(~A1)*(~A6)*(~A2)*(~A5)*A3)+((~A4)*A1*(~A5)*A3)+((~A4)*(~A1)*A6*A5)+((~A4)*(~A1)*A6*(~A5)*A3)+((~A4)*(~A1)*(~A6)*A2*A5)+((~A4)*(~A1)*(~A6)*A2*(~A5)*A3)+((~A4)*(~A1)*(~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X49Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A4*A1)+(A2*A5*(~A3)*A4*(~A1)*A6)+(A2*A5*(~A3)*(~A4)*(~A1)*A6)+(A2*(~A5)*A3*A1)+(A2*(~A5)*(~A3)*A4*A1)+(A2*(~A5)*(~A3)*A4*(~A1)*A6)+(A2*(~A5)*(~A3)*(~A4)*(~A1)*A6)+((~A2)*A5*A3*(~A1))+((~A2)*A5*(~A3)*A4*A1)+((~A2)*A5*(~A3)*A4*(~A1)*A6)+((~A2)*A5*(~A3)*(~A4)*(~A1)*A6)+((~A2)*(~A5)*(~A3)*A4*A1)+((~A2)*(~A5)*(~A3)*A4*(~A1)*A6)+((~A2)*(~A5)*(~A3)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X62Y116/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*(~A6))+(A3*A1*(~A2)*A5*A4*(~A6))+(A3*(~A1)*A2*A4*(~A6))+(A3*(~A1)*(~A2)*A5*A4*(~A6))+((~A3)*A1*A2*(~A4)*(~A6))+((~A3)*A1*(~A2)*A5*A4*(~A6))+((~A3)*(~A1)*(~A2)*A5*A4*(~A6)) , 
NAME: SLICE_X49Y121/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A1*(~A5))+(A3*A6*A2*(~A1)*A4*(~A5))+(A3*A6*(~A2)*A4*(~A5))+(A3*(~A6)*A1*(~A5))+(A3*(~A6)*(~A1)*A4*(~A5))+((~A3)*A6*A2*A1*(~A5))+((~A3)*A6*A2*(~A1)*A4*(~A5))+((~A3)*A6*(~A2)*A4*(~A5))+((~A3)*(~A6)*A4*(~A5)) , 
NAME: SLICE_X49Y120/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4)+(A3*A5*(~A4)*A2*A6)+(A3*A5*(~A4)*A2*(~A6)*A1)+(A3*A5*(~A4)*(~A2)*(~A6)*A1)+(A3*(~A5)*A4*A6)+(A3*(~A5)*(~A4)*A2*A6)+(A3*(~A5)*(~A4)*A2*(~A6)*A1)+(A3*(~A5)*(~A4)*(~A2)*(~A6)*A1)+((~A3)*A5*A4*(~A6))+((~A3)*A5*(~A4)*A2*A6)+((~A3)*A5*(~A4)*A2*(~A6)*A1)+((~A3)*A5*(~A4)*(~A2)*(~A6)*A1)+((~A3)*(~A5)*(~A4)*A2*A6)+((~A3)*(~A5)*(~A4)*A2*(~A6)*A1)+((~A3)*(~A5)*(~A4)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X39Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A3*A1*(~A4))+(A6*A5*A2*A3*(~A1))+(A6*A5*A2*(~A3))+(A6*A5*(~A2)*A3)+(A6*A5*(~A2)*(~A3)*(~A4))+(A6*(~A5)*A2*A3*A1*(~A4))+(A6*(~A5)*A2*A3*(~A1))+(A6*(~A5)*A2*(~A3))+(A6*(~A5)*(~A2))+((~A6)*(~A4)) , 
NAME: SLICE_X55Y119/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y122/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*A6)+(A3*(~A1)*A4*A2)+(A3*(~A1)*A4*(~A2)*A6)+(A3*(~A1)*(~A4)*A5*A2)+(A3*(~A1)*(~A4)*A5*(~A2)*A6)+(A3*(~A1)*(~A4)*(~A5)*(~A2)*A6)+((~A3)*A1*(~A2)*A6)+((~A3)*(~A1)*A4*A2)+((~A3)*(~A1)*A4*(~A2)*A6)+((~A3)*(~A1)*(~A4)*A5*A2)+((~A3)*(~A1)*(~A4)*A5*(~A2)*A6)+((~A3)*(~A1)*(~A4)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X56Y122/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4)+(A1*A6*(~A4)*A2*A3)+(A1*A6*(~A4)*A2*(~A3)*A5)+(A1*A6*(~A4)*(~A2)*(~A3)*A5)+(A1*(~A6)*A4*A3)+(A1*(~A6)*(~A4)*A2*A3)+(A1*(~A6)*(~A4)*A2*(~A3)*A5)+(A1*(~A6)*(~A4)*(~A2)*(~A3)*A5)+((~A1)*A6*A4*(~A3))+((~A1)*A6*(~A4)*A2*A3)+((~A1)*A6*(~A4)*A2*(~A3)*A5)+((~A1)*A6*(~A4)*(~A2)*(~A3)*A5)+((~A1)*(~A6)*(~A4)*A2*A3)+((~A1)*(~A6)*(~A4)*A2*(~A3)*A5)+((~A1)*(~A6)*(~A4)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X62Y121/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y122/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*(~A6))+(A2*A4*(~A5)*A3*A1*(~A6))+(A2*(~A4)*A5*A1*(~A6))+(A2*(~A4)*(~A5)*A3*A1*(~A6))+((~A2)*A4*A5*(~A1)*(~A6))+((~A2)*A4*(~A5)*A3*A1*(~A6))+((~A2)*(~A4)*(~A5)*A3*A1*(~A6)) , 
NAME: SLICE_X56Y122/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*A5*(~A3))+(A4*A2*A6*(~A5)*A1*(~A3))+(A4*A2*(~A6)*A1*(~A3))+(A4*(~A2)*A5*(~A3))+(A4*(~A2)*(~A5)*A1*(~A3))+((~A4)*A2*A6*A5*(~A3))+((~A4)*A2*A6*(~A5)*A1*(~A3))+((~A4)*A2*(~A6)*A1*(~A3))+((~A4)*(~A2)*A1*(~A3)) , 
NAME: SLICE_X56Y121/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y124/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5)+(A6*A4*(~A5)*A3*A1)+(A6*A4*(~A5)*A3*(~A1)*A2)+(A6*A4*(~A5)*(~A3)*(~A1)*A2)+(A6*(~A4)*A5*A1)+(A6*(~A4)*(~A5)*A3*A1)+(A6*(~A4)*(~A5)*A3*(~A1)*A2)+(A6*(~A4)*(~A5)*(~A3)*(~A1)*A2)+((~A6)*A4*A5*(~A1))+((~A6)*A4*(~A5)*A3*A1)+((~A6)*A4*(~A5)*A3*(~A1)*A2)+((~A6)*A4*(~A5)*(~A3)*(~A1)*A2)+((~A6)*(~A4)*(~A5)*A3*A1)+((~A6)*(~A4)*(~A5)*A3*(~A1)*A2)+((~A6)*(~A4)*(~A5)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X37Y124/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A3*A4*(~A5))+(A1*A2*A6*A3*(~A4))+(A1*A2*A6*(~A3))+(A1*A2*(~A6)*A3)+(A1*A2*(~A6)*(~A3)*(~A5))+(A1*(~A2)*A6*A3*A4*(~A5))+(A1*(~A2)*A6*A3*(~A4))+(A1*(~A2)*A6*(~A3))+(A1*(~A2)*(~A6))+((~A1)*(~A5)) , 
NAME: SLICE_X56Y119/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y117/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A4)) , 
NAME: SLICE_X50Y117/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X50Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*A3)+(A2*A1*(~A5)*A4*A3)+(A2*A1*(~A5)*(~A4))+(A2*(~A1)*A6*A5*A3)+(A2*(~A1)*A6*(~A5)*A4*A3)+(A2*(~A1)*A6*(~A5)*(~A4))+(A2*(~A1)*(~A6)*A5*A3)+(A2*(~A1)*(~A6)*(~A5)*A4*A3)+((~A2)*A1*A5*A3)+((~A2)*A1*(~A5)*A4*A3)+((~A2)*(~A1)*A6*A5*A3)+((~A2)*(~A1)*A6*(~A5)*A4*A3)+((~A2)*(~A1)*A6*(~A5)*(~A4))+((~A2)*(~A1)*(~A6)*A5*A3)+((~A2)*(~A1)*(~A6)*(~A5)*A4*A3) , 
NAME: SLICE_X50Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A6*A3)+(A4*A5*(~A1)*A6*(~A3)*A2)+(A4*A5*(~A1)*(~A6)*(~A3)*A2)+(A4*(~A5)*A1*A3)+(A4*(~A5)*(~A1)*A6*A3)+(A4*(~A5)*(~A1)*A6*(~A3)*A2)+(A4*(~A5)*(~A1)*(~A6)*(~A3)*A2)+((~A4)*A5*A1*(~A3))+((~A4)*A5*(~A1)*A6*A3)+((~A4)*A5*(~A1)*A6*(~A3)*A2)+((~A4)*A5*(~A1)*(~A6)*(~A3)*A2)+((~A4)*(~A5)*(~A1)*A6*A3)+((~A4)*(~A5)*(~A1)*A6*(~A3)*A2)+((~A4)*(~A5)*(~A1)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X63Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*(~A6))+(A5*A2*(~A1)*A4*(~A6))+(A5*(~A2)*(~A1)*A4*(~A6))+((~A5)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X50Y119/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A1*A5)+(A3*A6*(~A4)*A1*(~A5)*A2)+(A3*A6*(~A4)*(~A1)*(~A5)*A2)+(A3*(~A6)*A4*A5)+(A3*(~A6)*(~A4)*A1*A5)+(A3*(~A6)*(~A4)*A1*(~A5)*A2)+(A3*(~A6)*(~A4)*(~A1)*(~A5)*A2)+((~A3)*A6*A4*(~A5))+((~A3)*A6*(~A4)*A1*A5)+((~A3)*A6*(~A4)*A1*(~A5)*A2)+((~A3)*A6*(~A4)*(~A1)*(~A5)*A2)+((~A3)*(~A6)*(~A4)*A1*A5)+((~A3)*(~A6)*(~A4)*A1*(~A5)*A2)+((~A3)*(~A6)*(~A4)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X37Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A1*A4)+(A2*(~A3)*A6*A1)+(A2*(~A3)*(~A6)*A1*A4)+((~A2)*A3*A6*(~A1))+((~A2)*A3*(~A6)*A1*A4)+((~A2)*(~A3)*(~A6)*A1*A4) , 
NAME: SLICE_X50Y119/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A1)+(A5*A2*A6*(~A1)*A3)+(A5*A2*(~A6)*(~A1)*A3)+(A5*(~A2)*A6*(~A1)*A3)+(A5*(~A2)*(~A6)*A4*A1)+(A5*(~A2)*(~A6)*A4*(~A1)*A3)+(A5*(~A2)*(~A6)*(~A4)*(~A1)*A3)+((~A5)*A2*(~A1)*A3)+((~A5)*(~A2)*A6*(~A1)*A3)+((~A5)*(~A2)*(~A6)*A4*A1)+((~A5)*(~A2)*(~A6)*A4*(~A1)*A3)+((~A5)*(~A2)*(~A6)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X55Y119/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y117/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A2*A5)+(A3*(~A4)*A5)+((~A3)*A4*A2*A5) , 
NAME: SLICE_X48Y117/B5LUT, 
TYPE: LUT5, 

SLICE_X49Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A1*A4)+(A3*A5*(~A2)*A1*(~A4)*A6)+(A3*A5*(~A2)*(~A1)*(~A4)*A6)+(A3*(~A5)*A2*A4)+(A3*(~A5)*(~A2)*A1*A4)+(A3*(~A5)*(~A2)*A1*(~A4)*A6)+(A3*(~A5)*(~A2)*(~A1)*(~A4)*A6)+((~A3)*A5*A2*(~A4))+((~A3)*A5*(~A2)*A1*A4)+((~A3)*A5*(~A2)*A1*(~A4)*A6)+((~A3)*A5*(~A2)*(~A1)*(~A4)*A6)+((~A3)*(~A5)*(~A2)*A1*A4)+((~A3)*(~A5)*(~A2)*A1*(~A4)*A6)+((~A3)*(~A5)*(~A2)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X49Y119/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*(~A4)*A6)+(A2*(~A1)*(~A3)*A5)+(A2*(~A1)*(~A3)*(~A5)*(~A4)*A6)+((~A2)*(~A1)*A3*(~A4)*A6)+((~A2)*(~A1)*(~A3)*A5)+((~A2)*(~A1)*(~A3)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X49Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*A6*(~A1)*A2*A3)+(A4*A6*(~A1)*A2*(~A3)*A5)+(A4*A6*(~A1)*(~A2)*(~A3)*A5)+(A4*(~A6)*A1*A3)+(A4*(~A6)*(~A1)*A2*A3)+(A4*(~A6)*(~A1)*A2*(~A3)*A5)+(A4*(~A6)*(~A1)*(~A2)*(~A3)*A5)+((~A4)*A6*A1*(~A3))+((~A4)*A6*(~A1)*A2*A3)+((~A4)*A6*(~A1)*A2*(~A3)*A5)+((~A4)*A6*(~A1)*(~A2)*(~A3)*A5)+((~A4)*(~A6)*(~A1)*A2*A3)+((~A4)*(~A6)*(~A1)*A2*(~A3)*A5)+((~A4)*(~A6)*(~A1)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X62Y118/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*(~A5)*(~A6))+(A3*A4*(~A2)*A1*(~A5)*(~A6))+(A3*A4*(~A2)*(~A1))+(A3*(~A4)*A2)+(A3*(~A4)*(~A2)*A1*(~A5)*(~A6))+(A3*(~A4)*(~A2)*(~A1))+((~A3)*A2*(~A5)*(~A6))+((~A3)*(~A2)*A1*(~A5)*(~A6))+((~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X55Y119/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y120/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5)+(A4*A3*(~A5)*A6*A2)+(A4*(~A3)*A5*A6)+(A4*(~A3)*(~A5)*A6*A2)+((~A4)*A3*A5*(~A6))+((~A4)*A3*(~A5)*A6*A2)+((~A4)*(~A3)*(~A5)*A6*A2) , 
NAME: SLICE_X49Y120/D6LUT, 
TYPE: LUT6, 

SLICE_X46Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+(A4*A3*(~A1)*A6*A2)+(A4*A3*(~A1)*A6*(~A2)*A5)+(A4*A3*(~A1)*(~A6)*(~A2)*A5)+(A4*(~A3)*A1*A2)+(A4*(~A3)*(~A1)*A6*A2)+(A4*(~A3)*(~A1)*A6*(~A2)*A5)+(A4*(~A3)*(~A1)*(~A6)*(~A2)*A5)+((~A4)*A3*A1*(~A2))+((~A4)*A3*(~A1)*A6*A2)+((~A4)*A3*(~A1)*A6*(~A2)*A5)+((~A4)*A3*(~A1)*(~A6)*(~A2)*A5)+((~A4)*(~A3)*(~A1)*A6*A2)+((~A4)*(~A3)*(~A1)*A6*(~A2)*A5)+((~A4)*(~A3)*(~A1)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X46Y121/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2*(~A6)*A4)+(A5*(~A1)*(~A2)*A3)+(A5*(~A1)*(~A2)*(~A3)*(~A6)*A4)+((~A5)*(~A1)*A2*(~A6)*A4)+((~A5)*(~A1)*(~A2)*A3)+((~A5)*(~A1)*(~A2)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X46Y121/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A1*A5)+(A3*A6*(~A4)*A1*(~A5)*A2)+(A3*A6*(~A4)*(~A1)*(~A5)*A2)+(A3*(~A6)*A4*A5)+(A3*(~A6)*(~A4)*A1*A5)+(A3*(~A6)*(~A4)*A1*(~A5)*A2)+(A3*(~A6)*(~A4)*(~A1)*(~A5)*A2)+((~A3)*A6*A4*(~A5))+((~A3)*A6*(~A4)*A1*A5)+((~A3)*A6*(~A4)*A1*(~A5)*A2)+((~A3)*A6*(~A4)*(~A1)*(~A5)*A2)+((~A3)*(~A6)*(~A4)*A1*A5)+((~A3)*(~A6)*(~A4)*A1*(~A5)*A2)+((~A3)*(~A6)*(~A4)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X62Y121/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*(~A6)*(~A5))+(A1*A3*(~A4)*A2*(~A6)*(~A5))+(A1*A3*(~A4)*(~A2))+(A1*(~A3)*A4)+(A1*(~A3)*(~A4)*A2*(~A6)*(~A5))+(A1*(~A3)*(~A4)*(~A2))+((~A1)*A4*(~A6)*(~A5))+((~A1)*(~A4)*A2*(~A6)*(~A5))+((~A1)*(~A4)*(~A2)) , 
NAME: SLICE_X56Y120/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A1*A4)+(A6*(~A2)*A3*A1)+(A6*(~A2)*(~A3)*A1*A4)+((~A6)*A2*A3*(~A1))+((~A6)*A2*(~A3)*A1*A4)+((~A6)*(~A2)*(~A3)*A1*A4) , 
NAME: SLICE_X53Y121/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y122/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*A5*A1)+(A6*A3*(~A2)*A5*(~A1)*A4)+(A6*A3*(~A2)*(~A5)*(~A1)*A4)+(A6*(~A3)*A2*A1)+(A6*(~A3)*(~A2)*A5*A1)+(A6*(~A3)*(~A2)*A5*(~A1)*A4)+(A6*(~A3)*(~A2)*(~A5)*(~A1)*A4)+((~A6)*A3*A2*(~A1))+((~A6)*A3*(~A2)*A5*A1)+((~A6)*A3*(~A2)*A5*(~A1)*A4)+((~A6)*A3*(~A2)*(~A5)*(~A1)*A4)+((~A6)*(~A3)*(~A2)*A5*A1)+((~A6)*(~A3)*(~A2)*A5*(~A1)*A4)+((~A6)*(~A3)*(~A2)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X47Y122/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y122/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A2*(~A4)*A5)+(A3*(~A6)*(~A2)*A1)+(A3*(~A6)*(~A2)*(~A1)*(~A4)*A5)+((~A3)*(~A6)*A2*(~A4)*A5)+((~A3)*(~A6)*(~A2)*A1)+((~A3)*(~A6)*(~A2)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X47Y122/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A5*A1)+(A4*A2*(~A6)*A5*(~A1)*A3)+(A4*A2*(~A6)*(~A5)*(~A1)*A3)+(A4*(~A2)*A6*A1)+(A4*(~A2)*(~A6)*A5*A1)+(A4*(~A2)*(~A6)*A5*(~A1)*A3)+(A4*(~A2)*(~A6)*(~A5)*(~A1)*A3)+((~A4)*A2*A6*(~A1))+((~A4)*A2*(~A6)*A5*A1)+((~A4)*A2*(~A6)*A5*(~A1)*A3)+((~A4)*A2*(~A6)*(~A5)*(~A1)*A3)+((~A4)*(~A2)*(~A6)*A5*A1)+((~A4)*(~A2)*(~A6)*A5*(~A1)*A3)+((~A4)*(~A2)*(~A6)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X62Y121/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y122/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6)+(A2*A5*(~A6)*A1*A4)+(A2*(~A5)*A6*A1)+(A2*(~A5)*(~A6)*A1*A4)+((~A2)*A5*A6*(~A1))+((~A2)*A5*(~A6)*A1*A4)+((~A2)*(~A5)*(~A6)*A1*A4) , 
NAME: SLICE_X51Y122/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*(~A4)*(~A6))+(A3*A2*(~A1)*A5*(~A4)*(~A6))+(A3*A2*(~A1)*(~A5))+(A3*(~A2)*A1)+(A3*(~A2)*(~A1)*A5*(~A4)*(~A6))+(A3*(~A2)*(~A1)*(~A5))+((~A3)*A1*(~A4)*(~A6))+((~A3)*(~A1)*A5*(~A4)*(~A6))+((~A3)*(~A1)*(~A5)) , 
NAME: SLICE_X53Y121/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*A3*A2)+(A6*A1*(~A4)*A3*(~A2)*A5)+(A6*A1*(~A4)*(~A3)*(~A2)*A5)+(A6*(~A1)*A4*A2)+(A6*(~A1)*(~A4)*A3*A2)+(A6*(~A1)*(~A4)*A3*(~A2)*A5)+(A6*(~A1)*(~A4)*(~A3)*(~A2)*A5)+((~A6)*A1*A4*(~A2))+((~A6)*A1*(~A4)*A3*A2)+((~A6)*A1*(~A4)*A3*(~A2)*A5)+((~A6)*A1*(~A4)*(~A3)*(~A2)*A5)+((~A6)*(~A1)*(~A4)*A3*A2)+((~A6)*(~A1)*(~A4)*A3*(~A2)*A5)+((~A6)*(~A1)*(~A4)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X48Y119/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A2*(~A3)*A1)+(A4*(~A5)*(~A2)*A6)+(A4*(~A5)*(~A2)*(~A6)*(~A3)*A1)+((~A4)*(~A5)*A2*(~A3)*A1)+((~A4)*(~A5)*(~A2)*A6)+((~A4)*(~A5)*(~A2)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X48Y119/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1)+(A5*A6*(~A1)*A4*A3)+(A5*A6*(~A1)*A4*(~A3)*A2)+(A5*A6*(~A1)*(~A4)*(~A3)*A2)+(A5*(~A6)*A1*A3)+(A5*(~A6)*(~A1)*A4*A3)+(A5*(~A6)*(~A1)*A4*(~A3)*A2)+(A5*(~A6)*(~A1)*(~A4)*(~A3)*A2)+((~A5)*A6*A1*(~A3))+((~A5)*A6*(~A1)*A4*A3)+((~A5)*A6*(~A1)*A4*(~A3)*A2)+((~A5)*A6*(~A1)*(~A4)*(~A3)*A2)+((~A5)*(~A6)*(~A1)*A4*A3)+((~A5)*(~A6)*(~A1)*A4*(~A3)*A2)+((~A5)*(~A6)*(~A1)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X62Y119/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y122/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6)+(A2*A5*(~A6)*A1*A3)+(A2*(~A5)*A6*A1)+(A2*(~A5)*(~A6)*A1*A3)+((~A2)*A5*A6*(~A1))+((~A2)*A5*(~A6)*A1*A3)+((~A2)*(~A5)*(~A6)*A1*A3) , 
NAME: SLICE_X51Y122/D6LUT, 
TYPE: LUT6, 

SLICE_X55Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*(~A5)*(~A2))+(A4*A1*(~A6)*A3*(~A5)*(~A2))+(A4*A1*(~A6)*(~A3))+(A4*(~A1)*A6)+(A4*(~A1)*(~A6)*A3*(~A5)*(~A2))+(A4*(~A1)*(~A6)*(~A3))+((~A4)*A6*(~A5)*(~A2))+((~A4)*(~A6)*A3*(~A5)*(~A2))+((~A4)*(~A6)*(~A3)) , 
NAME: SLICE_X55Y121/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y120/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A3*A6)+(A1*A5*(~A4)*A3*(~A6)*A2)+(A1*A5*(~A4)*(~A3)*(~A6)*A2)+(A1*(~A5)*A4*A6)+(A1*(~A5)*(~A4)*A3*A6)+(A1*(~A5)*(~A4)*A3*(~A6)*A2)+(A1*(~A5)*(~A4)*(~A3)*(~A6)*A2)+((~A1)*A5*A4*(~A6))+((~A1)*A5*(~A4)*A3*A6)+((~A1)*A5*(~A4)*A3*(~A6)*A2)+((~A1)*A5*(~A4)*(~A3)*(~A6)*A2)+((~A1)*(~A5)*(~A4)*A3*A6)+((~A1)*(~A5)*(~A4)*A3*(~A6)*A2)+((~A1)*(~A5)*(~A4)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X50Y120/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A3*(~A5)*A4)+(A1*(~A2)*(~A3)*A6)+(A1*(~A2)*(~A3)*(~A6)*(~A5)*A4)+((~A1)*(~A2)*A3*(~A5)*A4)+((~A1)*(~A2)*(~A3)*A6)+((~A1)*(~A2)*(~A3)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X50Y120/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6)+(A5*A4*(~A6)*A3*A1)+(A5*A4*(~A6)*A3*(~A1)*A2)+(A5*A4*(~A6)*(~A3)*(~A1)*A2)+(A5*(~A4)*A6*A1)+(A5*(~A4)*(~A6)*A3*A1)+(A5*(~A4)*(~A6)*A3*(~A1)*A2)+(A5*(~A4)*(~A6)*(~A3)*(~A1)*A2)+((~A5)*A4*A6*(~A1))+((~A5)*A4*(~A6)*A3*A1)+((~A5)*A4*(~A6)*A3*(~A1)*A2)+((~A5)*A4*(~A6)*(~A3)*(~A1)*A2)+((~A5)*(~A4)*(~A6)*A3*A1)+((~A5)*(~A4)*(~A6)*A3*(~A1)*A2)+((~A5)*(~A4)*(~A6)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X62Y120/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y120/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6)+(A4*A5*(~A6)*A1*A2)+(A4*(~A5)*A6*A1)+(A4*(~A5)*(~A6)*A1*A2)+((~A4)*A5*A6*(~A1))+((~A4)*A5*(~A6)*A1*A2)+((~A4)*(~A5)*(~A6)*A1*A2) , 
NAME: SLICE_X57Y120/D6LUT, 
TYPE: LUT6, 

SLICE_X56Y120/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*(~A4)*(~A5))+(A1*A2*(~A6)*A3*(~A4)*(~A5))+(A1*A2*(~A6)*(~A3))+(A1*(~A2)*A6)+(A1*(~A2)*(~A6)*A3*(~A4)*(~A5))+(A1*(~A2)*(~A6)*(~A3))+((~A1)*A6*(~A4)*(~A5))+((~A1)*(~A6)*A3*(~A4)*(~A5))+((~A1)*(~A6)*(~A3)) , 
NAME: SLICE_X56Y120/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2)+(A6*A1*(~A2)*A4*A3)+(A6*A1*(~A2)*A4*(~A3)*A5)+(A6*A1*(~A2)*(~A4)*(~A3)*A5)+(A6*(~A1)*A2*A3)+(A6*(~A1)*(~A2)*A4*A3)+(A6*(~A1)*(~A2)*A4*(~A3)*A5)+(A6*(~A1)*(~A2)*(~A4)*(~A3)*A5)+((~A6)*A1*A2*(~A3))+((~A6)*A1*(~A2)*A4*A3)+((~A6)*A1*(~A2)*A4*(~A3)*A5)+((~A6)*A1*(~A2)*(~A4)*(~A3)*A5)+((~A6)*(~A1)*(~A2)*A4*A3)+((~A6)*(~A1)*(~A2)*A4*(~A3)*A5)+((~A6)*(~A1)*(~A2)*(~A4)*(~A3)*A5) , 
NAME: SLICE_X46Y119/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A4*(~A1)*A6)+(A3*(~A2)*(~A4)*A5)+(A3*(~A2)*(~A4)*(~A5)*(~A1)*A6)+((~A3)*(~A2)*A4*(~A1)*A6)+((~A3)*(~A2)*(~A4)*A5)+((~A3)*(~A2)*(~A4)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X46Y119/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4)+(A6*A5*(~A4)*A2*A1)+(A6*A5*(~A4)*A2*(~A1)*A3)+(A6*A5*(~A4)*(~A2)*(~A1)*A3)+(A6*(~A5)*A4*A1)+(A6*(~A5)*(~A4)*A2*A1)+(A6*(~A5)*(~A4)*A2*(~A1)*A3)+(A6*(~A5)*(~A4)*(~A2)*(~A1)*A3)+((~A6)*A5*A4*(~A1))+((~A6)*A5*(~A4)*A2*A1)+((~A6)*A5*(~A4)*A2*(~A1)*A3)+((~A6)*A5*(~A4)*(~A2)*(~A1)*A3)+((~A6)*(~A5)*(~A4)*A2*A1)+((~A6)*(~A5)*(~A4)*A2*(~A1)*A3)+((~A6)*(~A5)*(~A4)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X62Y119/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*(~A5)*(~A2))+(A4*A1*(~A3)*A6*(~A5)*(~A2))+(A4*A1*(~A3)*(~A6))+(A4*(~A1)*A3)+(A4*(~A1)*(~A3)*A6*(~A5)*(~A2))+(A4*(~A1)*(~A3)*(~A6))+((~A4)*A3*(~A5)*(~A2))+((~A4)*(~A3)*A6*(~A5)*(~A2))+((~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X55Y121/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A2)*(~A3)*A1)+((~A5)*(~A2)*(~A3)*A4*(~A1))) , 
NAME: SLICE_X48Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*A3*A2)+(A6*(~A4)*A1*A3)+(A6*(~A4)*(~A1)*A3*A2)+((~A6)*A4*A1*(~A3))+((~A6)*A4*(~A1)*A3*A2)+((~A6)*(~A4)*(~A1)*A3*A2) , 
NAME: SLICE_X50Y121/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A1*A4)+(A3*A2*(~A5)*A1*(~A4)*A6)+(A3*A2*(~A5)*(~A1)*(~A4)*A6)+(A3*(~A2)*A5*A4)+(A3*(~A2)*(~A5)*A1*A4)+(A3*(~A2)*(~A5)*A1*(~A4)*A6)+(A3*(~A2)*(~A5)*(~A1)*(~A4)*A6)+((~A3)*A2*A5*(~A4))+((~A3)*A2*(~A5)*A1*A4)+((~A3)*A2*(~A5)*A1*(~A4)*A6)+((~A3)*A2*(~A5)*(~A1)*(~A4)*A6)+((~A3)*(~A2)*(~A5)*A1*A4)+((~A3)*(~A2)*(~A5)*A1*(~A4)*A6)+((~A3)*(~A2)*(~A5)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X48Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A5*(~A2)*A4)+(A3*(~A6)*(~A5)*A1)+(A3*(~A6)*(~A5)*(~A1)*(~A2)*A4)+((~A3)*(~A6)*A5*(~A2)*A4)+((~A3)*(~A6)*(~A5)*A1)+((~A3)*(~A6)*(~A5)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X48Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A2*A1)+(A3*A4*(~A6)*A2*(~A1)*A5)+(A3*A4*(~A6)*(~A2)*(~A1)*A5)+(A3*(~A4)*A6*A1)+(A3*(~A4)*(~A6)*A2*A1)+(A3*(~A4)*(~A6)*A2*(~A1)*A5)+(A3*(~A4)*(~A6)*(~A2)*(~A1)*A5)+((~A3)*A4*A6*(~A1))+((~A3)*A4*(~A6)*A2*A1)+((~A3)*A4*(~A6)*A2*(~A1)*A5)+((~A3)*A4*(~A6)*(~A2)*(~A1)*A5)+((~A3)*(~A4)*(~A6)*A2*A1)+((~A3)*(~A4)*(~A6)*A2*(~A1)*A5)+((~A3)*(~A4)*(~A6)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X62Y119/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*(~A1))+((~A3)) , 
NAME: SLICE_X49Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X51Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A1*A5)+(A3*(~A2)*A4*A1)+(A3*(~A2)*(~A4)*A1*A5)+((~A3)*A2*A4*(~A1))+((~A3)*A2*(~A4)*A1*A5)+((~A3)*(~A2)*(~A4)*A1*A5) , 
NAME: SLICE_X51Y121/D6LUT, 
TYPE: LUT6, 

SLICE_X55Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*(~A3)*(~A5))+(A6*A4*(~A2)*A3*(~A1))+(A6*A4*(~A2)*(~A3))+(A6*(~A4)*A2)+(A6*(~A4)*(~A2)*A3*(~A1))+(A6*(~A4)*(~A2)*(~A3))+((~A6)*A2*(~A3)*(~A5))+((~A6)*(~A2)*A3*(~A1))+((~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X55Y121/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*(~A2)*A1*A3)+((~A4)*(~A2)*(~A1)*(~A3))) , 
NAME: SLICE_X48Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A1)+(A4*(~A6)*(~A1)*A5)+((~A4)*(~A2)*(~A3)*(~A6)*A1)+((~A4)*(~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X49Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X60Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*A1*(~A3)*A5*A2)+(A4*A1*(~A3)*A5*(~A2)*A6)+(A4*A1*(~A3)*(~A5)*(~A2)*A6)+(A4*(~A1)*A3*A2)+(A4*(~A1)*(~A3)*A5*A2)+(A4*(~A1)*(~A3)*A5*(~A2)*A6)+(A4*(~A1)*(~A3)*(~A5)*(~A2)*A6)+((~A4)*A1*A3*(~A2))+((~A4)*A1*(~A3)*A5*A2)+((~A4)*A1*(~A3)*A5*(~A2)*A6)+((~A4)*A1*(~A3)*(~A5)*(~A2)*A6)+((~A4)*(~A1)*(~A3)*A5*A2)+((~A4)*(~A1)*(~A3)*A5*(~A2)*A6)+((~A4)*(~A1)*(~A3)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X60Y118/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4*A3*A2*A1*A5)+((~A6)*A4*A3*A2*(~A1))+((~A6)*A4*A3*(~A2)*A1*A5)+((~A6)*(~A4)) , 
NAME: SLICE_X47Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*(~A3))+(A4*A2*(~A6)*A1*(~A3))+(A4*A2*(~A6)*(~A1)*A5*(~A3))+(A4*(~A2)*(~A3)) , 
NAME: SLICE_X49Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A2)*(~A3))+(A5*(~A4)*A1*(~A2)*(~A3))+(A5*(~A4)*(~A1)*(~A3))+((~A5)*A4*(~A3))+((~A5)*(~A4)*A1*(~A2)*(~A3))+((~A5)*(~A4)*(~A1)*(~A3))) , 
NAME: SLICE_X61Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5)+(A6*A3*(~A5)*A4*A2)+(A6*A3*(~A5)*A4*(~A2)*A1)+(A6*A3*(~A5)*(~A4)*(~A2)*A1)+(A6*(~A3)*A5*A2)+(A6*(~A3)*(~A5)*A4*A2)+(A6*(~A3)*(~A5)*A4*(~A2)*A1)+(A6*(~A3)*(~A5)*(~A4)*(~A2)*A1)+((~A6)*A3*A5*(~A2))+((~A6)*A3*(~A5)*A4*A2)+((~A6)*A3*(~A5)*A4*(~A2)*A1)+((~A6)*A3*(~A5)*(~A4)*(~A2)*A1)+((~A6)*(~A3)*(~A5)*A4*A2)+((~A6)*(~A3)*(~A5)*A4*(~A2)*A1)+((~A6)*(~A3)*(~A5)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X35Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*(~A4)*A5*A3)+(A6*A2*(~A1)*A4*(~A5))+(A6*(~A2)*A1*(~A4)*A5*A3) , 
NAME: SLICE_X46Y118/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*(~A5))+(A6*(~A3)*A1*(~A2))+(A6*(~A3)*(~A1)*(~A4))+((~A6)) , 
NAME: SLICE_X45Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X55Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A4*(~A2))+(A3*(~A1)*A6*(~A2))+(A3*(~A1)*(~A6)*A4*(~A2))+((~A3)*A1*A5*A4*(~A2))+((~A3)*(~A1)*A6*(~A4)*(~A2)) , 
NAME: SLICE_X55Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A1)*A4*A2)+(A6*A3*(~A1)*A4*(~A2)*A5)+(A6*A3*(~A1)*(~A4)*(~A2)*A5)+(A6*(~A3))+((~A6)) , 
NAME: SLICE_X61Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*A4)+(A3*A1*A6*(~A4)*A5)+(A3*A1*(~A6)*(~A4)*A5)+(A3*(~A1)*(~A4)*A5)+((~A3)*A2*A4)+((~A3)*A2*(~A4)*A5)+((~A3)*(~A2)*A1*A6*A4)+((~A3)*(~A2)*A1*A6*(~A4)*A5)+((~A3)*(~A2)*A1*(~A6)*(~A4)*A5)+((~A3)*(~A2)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X50Y121/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4)+((~A1)*(~A4)*A6*A3*(~A2))+((~A1)*(~A4)*A6*(~A3)*A2*(~A5))+((~A1)*(~A4)*A6*(~A3)*(~A2))+((~A1)*(~A4)*(~A6)*A2*(~A5))+((~A1)*(~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X51Y121/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*A5)+(A1*A3*A4*(~A5)*A2)+(A1*A3*(~A4)*A6*(~A5)*A2)+(A1*A3*(~A4)*(~A6)*A5)+(A1*A3*(~A4)*(~A6)*(~A5)*A2)+(A1*(~A3)*A5)+(A1*(~A3)*(~A5)*A2)+((~A1)*A3*A4*A5)+((~A1)*A3*A4*(~A5)*A2)+((~A1)*A3*(~A4)*A6*(~A5)*A2)+((~A1)*A3*(~A4)*(~A6)*A5)+((~A1)*A3*(~A4)*(~A6)*(~A5)*A2)+((~A1)*(~A3)*A6*(~A5)*A2)+((~A1)*(~A3)*(~A6)*A5)+((~A1)*(~A3)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X52Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A2*A1)+(A3*A4*(~A6)*A2*(~A1)*A5)+(A3*A4*(~A6)*(~A2)*(~A1)*A5)+(A3*(~A4)*A6*A1)+(A3*(~A4)*(~A6)*A2*A1)+(A3*(~A4)*(~A6)*A2*(~A1)*A5)+(A3*(~A4)*(~A6)*(~A2)*(~A1)*A5)+((~A3)*A4*A6*(~A1))+((~A3)*A4*(~A6)*A2*A1)+((~A3)*A4*(~A6)*A2*(~A1)*A5)+((~A3)*A4*(~A6)*(~A2)*(~A1)*A5)+((~A3)*(~A4)*(~A6)*A2*A1)+((~A3)*(~A4)*(~A6)*A2*(~A1)*A5)+((~A3)*(~A4)*(~A6)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X62Y121/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y126/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A5*A1)+(A3*A6*(~A4)*A5*(~A1)*A2)+(A3*A6*(~A4)*(~A5)*(~A1)*A2)+(A3*(~A6)*A4*A1)+(A3*(~A6)*(~A4)*A5*A1)+(A3*(~A6)*(~A4)*A5*(~A1)*A2)+(A3*(~A6)*(~A4)*(~A5)*(~A1)*A2)+((~A3)*A6*A4*(~A1))+((~A3)*A6*(~A4)*A5*A1)+((~A3)*A6*(~A4)*A5*(~A1)*A2)+((~A3)*A6*(~A4)*(~A5)*(~A1)*A2)+((~A3)*(~A6)*(~A4)*A5*A1)+((~A3)*(~A6)*(~A4)*A5*(~A1)*A2)+((~A3)*(~A6)*(~A4)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X39Y126/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A1*A5)+(A3*(~A4)*A5)+((~A3)*A4*A1*A5)) , 
NAME: SLICE_X55Y120/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A3)+(A1*A4*(~A3)*(~A2))+(A1*(~A4)*A3*(~A2))+(A1*(~A4)*(~A3))) , 
NAME: SLICE_X49Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y122/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5)+(A6*A3*(~A5)*A1)+(A6*(~A3)*A4*(~A5)*A1)+(A6*(~A3)*(~A4)*A2*(~A5)*A1)+(A6*(~A3)*(~A4)*(~A2)*A5)+(A6*(~A3)*(~A4)*(~A2)*(~A5)*A1)+((~A6)*A4*(~A5)*A1)+((~A6)*(~A4)*A2*(~A5)*A1)+((~A6)*(~A4)*(~A2)*A5)+((~A6)*(~A4)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X53Y122/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A1*A3)+(A5*A6*(~A2)*A1*(~A3)*A4)+(A5*A6*(~A2)*(~A1)*(~A3)*A4)+(A5*(~A6)*A2*A3)+(A5*(~A6)*(~A2)*A1*A3)+(A5*(~A6)*(~A2)*A1*(~A3)*A4)+(A5*(~A6)*(~A2)*(~A1)*(~A3)*A4)+((~A5)*A6*A2*(~A3))+((~A5)*A6*(~A2)*A1*A3)+((~A5)*A6*(~A2)*A1*(~A3)*A4)+((~A5)*A6*(~A2)*(~A1)*(~A3)*A4)+((~A5)*(~A6)*(~A2)*A1*A3)+((~A5)*(~A6)*(~A2)*A1*(~A3)*A4)+((~A5)*(~A6)*(~A2)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X63Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4)+((~A5)*(~A4)*A2*A1*(~A6))+((~A5)*(~A4)*A2*(~A1)*A6*(~A3))+((~A5)*(~A4)*A2*(~A1)*(~A6))+((~A5)*(~A4)*(~A2)*A6*(~A3))+((~A5)*(~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X53Y121/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*A4*(~A3)*A6)+(A1*A2*A5*(~A4)*A3)+(A1*A2*A5*(~A4)*(~A3)*A6)+(A1*A2*(~A5)*(~A3)*A6)+(A1*(~A2)*A5*A4*(~A3)*A6)+(A1*(~A2)*A5*(~A4)*A3)+(A1*(~A2)*A5*(~A4)*(~A3)*A6)+(A1*(~A2)*(~A5)*A3)+(A1*(~A2)*(~A5)*(~A3)*A6)+((~A1)*(~A3)*A6) , 
NAME: SLICE_X53Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A6)) , 
NAME: SLICE_X46Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y124/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3)+(A4*A2*(~A3)*A6*A1)+(A4*A2*(~A3)*A6*(~A1)*A5)+(A4*A2*(~A3)*(~A6)*(~A1)*A5)+(A4*(~A2)*A3*A1)+(A4*(~A2)*(~A3)*A6*A1)+(A4*(~A2)*(~A3)*A6*(~A1)*A5)+(A4*(~A2)*(~A3)*(~A6)*(~A1)*A5)+((~A4)*A2*A3*(~A1))+((~A4)*A2*(~A3)*A6*A1)+((~A4)*A2*(~A3)*A6*(~A1)*A5)+((~A4)*A2*(~A3)*(~A6)*(~A1)*A5)+((~A4)*(~A2)*(~A3)*A6*A1)+((~A4)*(~A2)*(~A3)*A6*(~A1)*A5)+((~A4)*(~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X37Y124/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y120/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A5*(~A3))+(A1*(~A4)*A5*(~A3))+(A1*(~A4)*(~A5))+((~A1)) , 
NAME: SLICE_X53Y120/A5LUT, 
TYPE: LUT5, 

SLICE_X50Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*A3)+(A1*(~A5)*(~A3)*A4)+((~A1)*A2*(~A5)*A3)+((~A1)*A2*(~A5)*(~A3)*A4)+((~A1)*(~A2)*A6*(~A5)*A3)+((~A1)*(~A2)*A6*(~A5)*(~A3)*A4) , 
NAME: SLICE_X50Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A4*A2)+(A5*A1*(~A3)*A4*(~A2)*A6)+(A5*A1*(~A3)*(~A4)*(~A2)*A6)+(A5*(~A1)*A3*A2)+(A5*(~A1)*(~A3)*A4*A2)+(A5*(~A1)*(~A3)*A4*(~A2)*A6)+(A5*(~A1)*(~A3)*(~A4)*(~A2)*A6)+((~A5)*A1*A3*(~A2))+((~A5)*A1*(~A3)*A4*A2)+((~A5)*A1*(~A3)*A4*(~A2)*A6)+((~A5)*A1*(~A3)*(~A4)*(~A2)*A6)+((~A5)*(~A1)*(~A3)*A4*A2)+((~A5)*(~A1)*(~A3)*A4*(~A2)*A6)+((~A5)*(~A1)*(~A3)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X40Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A5*(~A2)*A4)+(A1*A6*A3*(~A5)*A2)+(A1*A6*(~A3)*A5*(~A2)*A4)+(A1*(~A6))+((~A1)) , 
NAME: SLICE_X61Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A5*A3*(~A6))+((~A2)*A5*(~A3)*A1*(~A6))+((~A2)*A5*(~A3)*(~A1)*A4*(~A6))+((~A2)*A5*(~A3)*(~A1)*(~A4))+((~A2)*(~A5)*(~A6)) , 
NAME: SLICE_X51Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4*A2*A3*A6*A1)+((~A5)*A4*A2*A3*(~A6))+((~A5)*A4*A2*(~A3)*A6*A1)+((~A5)*(~A4)) , 
NAME: SLICE_X46Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4)*A2*(~A5)*(~A6))+(A3*(~A4)*(~A2)*(~A1)*(~A5)*(~A6))+((~A3)*(~A4)*A2*A1*(~A5)*(~A6)) , 
NAME: SLICE_X44Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A2)*(~A6))+(A5*(~A1)*A2*(~A6))+(A5*(~A1)*(~A2)*(~A3)*(~A6))+((~A5)*A1*(~A6))+((~A5)*(~A1)*A2*(~A6))+((~A5)*(~A1)*(~A2)*(~A3)*(~A6)) , 
NAME: SLICE_X61Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*A6*(~A4)*A3*A5)+(A2*A6*(~A4)*A3*(~A5)*A1)+(A2*A6*(~A4)*(~A3)*(~A5)*A1)+(A2*(~A6)*A4*A5)+(A2*(~A6)*(~A4)*A3*A5)+(A2*(~A6)*(~A4)*A3*(~A5)*A1)+(A2*(~A6)*(~A4)*(~A3)*(~A5)*A1)+((~A2)*A6*A4*(~A5))+((~A2)*A6*(~A4)*A3*A5)+((~A2)*A6*(~A4)*A3*(~A5)*A1)+((~A2)*A6*(~A4)*(~A3)*(~A5)*A1)+((~A2)*(~A6)*(~A4)*A3*A5)+((~A2)*(~A6)*(~A4)*A3*(~A5)*A1)+((~A2)*(~A6)*(~A4)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X37Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*A3*A5)+(A4*A1*A6*(~A3))+(A4*A1*(~A6))+(A4*(~A1)*A2*A5)+(A4*(~A1)*(~A2)*A3*A5)+(A4*(~A1)*(~A2)*(~A3))+((~A4)*A1*A6*A3*A5)+((~A4)*A1*A6*(~A3))+((~A4)*A1*(~A6))+((~A4)*(~A1)*A2*A3)+((~A4)*(~A1)*A2*(~A3)*A5)+((~A4)*(~A1)*(~A2)) , 
NAME: SLICE_X53Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*(~A5)*A1*A2)+(A6*A4*(~A3)*A5*(~A1))+(A6*(~A4)*A3*(~A5)*A1*A2) , 
NAME: SLICE_X45Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*(~A2)*A4) , 
NAME: SLICE_X48Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X50Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*A5)+(A1*A3*(~A4)*A2*A5)+(A1*A3*(~A4)*(~A2))+(A1*(~A3)*A6*A4*A5)+(A1*(~A3)*A6*(~A4)*A2*A5)+(A1*(~A3)*A6*(~A4)*(~A2))+(A1*(~A3)*(~A6)*A4*A5)+(A1*(~A3)*(~A6)*(~A4)*A2*A5)+((~A1)*A3*A4*A5)+((~A1)*A3*(~A4)*A2*A5)+((~A1)*(~A3)*A6*A4*A5)+((~A1)*(~A3)*A6*(~A4)*A2*A5)+((~A1)*(~A3)*A6*(~A4)*(~A2))+((~A1)*(~A3)*(~A6)*A4*A5)+((~A1)*(~A3)*(~A6)*(~A4)*A2*A5) , 
NAME: SLICE_X50Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A5*A1)+(A3*A2*(~A4)*A5*(~A1)*A6)+(A3*A2*(~A4)*(~A5)*(~A1)*A6)+(A3*(~A2)*A4*A1)+(A3*(~A2)*(~A4)*A5*A1)+(A3*(~A2)*(~A4)*A5*(~A1)*A6)+(A3*(~A2)*(~A4)*(~A5)*(~A1)*A6)+((~A3)*A2*A4*(~A1))+((~A3)*A2*(~A4)*A5*A1)+((~A3)*A2*(~A4)*A5*(~A1)*A6)+((~A3)*A2*(~A4)*(~A5)*(~A1)*A6)+((~A3)*(~A2)*(~A4)*A5*A1)+((~A3)*(~A2)*(~A4)*A5*(~A1)*A6)+((~A3)*(~A2)*(~A4)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X63Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*(~A3)*A5*A1*A4)) , 
NAME: SLICE_X50Y117/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*A6*(~A1)*A5*A2)+(A4*A6*(~A1)*A5*(~A2)*A3)+(A4*A6*(~A1)*(~A5)*(~A2)*A3)+(A4*(~A6)*A1*A2)+(A4*(~A6)*(~A1)*A5*A2)+(A4*(~A6)*(~A1)*A5*(~A2)*A3)+(A4*(~A6)*(~A1)*(~A5)*(~A2)*A3)+((~A4)*A6*A1*(~A2))+((~A4)*A6*(~A1)*A5*A2)+((~A4)*A6*(~A1)*A5*(~A2)*A3)+((~A4)*A6*(~A1)*(~A5)*(~A2)*A3)+((~A4)*(~A6)*(~A1)*A5*A2)+((~A4)*(~A6)*(~A1)*A5*(~A2)*A3)+((~A4)*(~A6)*(~A1)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X37Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A6))+((~A1)*A2*A4*A3*(~A6))+((~A1)*A2*(~A4)*A5*A3*(~A6))+((~A1)*(~A2)*(~A4)*A5*A3*(~A6)) , 
NAME: SLICE_X53Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A4*A5)+(A1*A6*(~A3)*A4*(~A5)*A2)+(A1*A6*(~A3)*(~A4)*(~A5)*A2)+(A1*(~A6)*A3*A5)+(A1*(~A6)*(~A3)*A4*A5)+(A1*(~A6)*(~A3)*A4*(~A5)*A2)+(A1*(~A6)*(~A3)*(~A4)*(~A5)*A2)+((~A1)*A6*A3*(~A5))+((~A1)*A6*(~A3)*A4*A5)+((~A1)*A6*(~A3)*A4*(~A5)*A2)+((~A1)*A6*(~A3)*(~A4)*(~A5)*A2)+((~A1)*(~A6)*(~A3)*A4*A5)+((~A1)*(~A6)*(~A3)*A4*(~A5)*A2)+((~A1)*(~A6)*(~A3)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X52Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X60Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3)+(A6*A5*(~A3)*A1*A2)+(A6*A5*(~A3)*A1*(~A2)*A4)+(A6*A5*(~A3)*(~A1)*(~A2)*A4)+(A6*(~A5)*A3*A2)+(A6*(~A5)*(~A3)*A1*A2)+(A6*(~A5)*(~A3)*A1*(~A2)*A4)+(A6*(~A5)*(~A3)*(~A1)*(~A2)*A4)+((~A6)*A5*A3*(~A2))+((~A6)*A5*(~A3)*A1*A2)+((~A6)*A5*(~A3)*A1*(~A2)*A4)+((~A6)*A5*(~A3)*(~A1)*(~A2)*A4)+((~A6)*(~A5)*(~A3)*A1*A2)+((~A6)*(~A5)*(~A3)*A1*(~A2)*A4)+((~A6)*(~A5)*(~A3)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X60Y118/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*(~A5))+((~A1)*A3*A6*(~A5))+((~A1)*A3*(~A6)) , 
NAME: SLICE_X53Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6)+(A3*A1*(~A6)*A2*A5)+(A3*A1*(~A6)*A2*(~A5)*A4)+(A3*A1*(~A6)*(~A2)*(~A5)*A4)+(A3*(~A1)*A6*A5)+(A3*(~A1)*(~A6)*A2*A5)+(A3*(~A1)*(~A6)*A2*(~A5)*A4)+(A3*(~A1)*(~A6)*(~A2)*(~A5)*A4)+((~A3)*A1*A6*(~A5))+((~A3)*A1*(~A6)*A2*A5)+((~A3)*A1*(~A6)*A2*(~A5)*A4)+((~A3)*A1*(~A6)*(~A2)*(~A5)*A4)+((~A3)*(~A1)*(~A6)*A2*A5)+((~A3)*(~A1)*(~A6)*A2*(~A5)*A4)+((~A3)*(~A1)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X59Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*(~A2))+((~A5)*A3*A6)+((~A5)*A3*(~A6)*(~A2))+((~A5)*(~A3)*A1*A6*A2)+((~A5)*(~A3)*(~A1)*A4*A6)+((~A5)*(~A3)*(~A1)*A4*(~A6)*(~A2))+((~A5)*(~A3)*(~A1)*(~A4)*A6*A2) , 
NAME: SLICE_X59Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A5)*A3*A1)+(A2*(~A6)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X55Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A4*A1)+(A5*A2*A6*(~A4)*A1*A3)+(A5*A2*A6*(~A4)*(~A1))+(A5*A2*(~A6)*(~A4)*A1*A3)+(A5*A2*(~A6)*(~A4)*(~A1))+((~A5)*A2*A6*A4*A1)+((~A5)*A2*A6*(~A4)*A1*A3)+((~A5)*A2*(~A6)*(~A4)*A1*A3) , 
NAME: SLICE_X56Y117/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*A5*(~A2)*A3*A4)+(A1*A5*(~A2)*A3*(~A4)*A6)+(A1*A5*(~A2)*(~A3)*(~A4)*A6)+(A1*(~A5)*A2*A4)+(A1*(~A5)*(~A2)*A3*A4)+(A1*(~A5)*(~A2)*A3*(~A4)*A6)+(A1*(~A5)*(~A2)*(~A3)*(~A4)*A6)+((~A1)*A5*A2*(~A4))+((~A1)*A5*(~A2)*A3*A4)+((~A1)*A5*(~A2)*A3*(~A4)*A6)+((~A1)*A5*(~A2)*(~A3)*(~A4)*A6)+((~A1)*(~A5)*(~A2)*A3*A4)+((~A1)*(~A5)*(~A2)*A3*(~A4)*A6)+((~A1)*(~A5)*(~A2)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X53Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5)+(A4*A3*(~A5)*A6*A1)+(A4*A3*(~A5)*A6*(~A1)*A2)+(A4*A3*(~A5)*(~A6)*(~A1)*A2)+(A4*(~A3)*A5*A1)+(A4*(~A3)*(~A5)*A6*A1)+(A4*(~A3)*(~A5)*A6*(~A1)*A2)+(A4*(~A3)*(~A5)*(~A6)*(~A1)*A2)+((~A4)*A3*A5*(~A1))+((~A4)*A3*(~A5)*A6*A1)+((~A4)*A3*(~A5)*A6*(~A1)*A2)+((~A4)*A3*(~A5)*(~A6)*(~A1)*A2)+((~A4)*(~A3)*(~A5)*A6*A1)+((~A4)*(~A3)*(~A5)*A6*(~A1)*A2)+((~A4)*(~A3)*(~A5)*(~A6)*(~A1)*A2) , 
NAME: SLICE_X62Y118/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*A1*(~A2)*A3*A6)+(A4*A1*(~A2)*A3*(~A6)*A5)+(A4*A1*(~A2)*(~A3)*(~A6)*A5)+(A4*(~A1)*A2*A6)+(A4*(~A1)*(~A2)*A3*A6)+(A4*(~A1)*(~A2)*A3*(~A6)*A5)+(A4*(~A1)*(~A2)*(~A3)*(~A6)*A5)+((~A4)*A1*A2*(~A6))+((~A4)*A1*(~A2)*A3*A6)+((~A4)*A1*(~A2)*A3*(~A6)*A5)+((~A4)*A1*(~A2)*(~A3)*(~A6)*A5)+((~A4)*(~A1)*(~A2)*A3*A6)+((~A4)*(~A1)*(~A2)*A3*(~A6)*A5)+((~A4)*(~A1)*(~A2)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X59Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4)+(A5*A1*(~A4)*A3*A2)+(A5*A1*(~A4)*A3*(~A2)*A6)+(A5*A1*(~A4)*(~A3)*(~A2)*A6)+(A5*(~A1)*A4*A2)+(A5*(~A1)*(~A4)*A3*A2)+(A5*(~A1)*(~A4)*A3*(~A2)*A6)+(A5*(~A1)*(~A4)*(~A3)*(~A2)*A6)+((~A5)*A1*A4*(~A2))+((~A5)*A1*(~A4)*A3*A2)+((~A5)*A1*(~A4)*A3*(~A2)*A6)+((~A5)*A1*(~A4)*(~A3)*(~A2)*A6)+((~A5)*(~A1)*(~A4)*A3*A2)+((~A5)*(~A1)*(~A4)*A3*(~A2)*A6)+((~A5)*(~A1)*(~A4)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X50Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*(~A4))+((~A3)*A5*A6)+((~A3)*A5*(~A6)*(~A4))+((~A3)*(~A5)*A1*A6*A4)+((~A3)*(~A5)*(~A1)*A2*A6)+((~A3)*(~A5)*(~A1)*A2*(~A6)*(~A4))+((~A3)*(~A5)*(~A1)*(~A2)*A6*A4) , 
NAME: SLICE_X50Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A5)*A1*A2)+(A3*(~A4)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X52Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*A2*A4)+(A1*A3*A6*(~A2)*A4*A5)+(A1*A3*A6*(~A2)*(~A4))+(A1*A3*(~A6)*(~A2)*A4*A5)+(A1*A3*(~A6)*(~A2)*(~A4))+((~A1)*A3*A6*A2*A4)+((~A1)*A3*A6*(~A2)*A4*A5)+((~A1)*A3*(~A6)*(~A2)*A4*A5) , 
NAME: SLICE_X49Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A4*A6)+(A5*A1*(~A3)*A4*(~A6)*A2)+(A5*A1*(~A3)*(~A4)*(~A6)*A2)+(A5*(~A1)*A3*A6)+(A5*(~A1)*(~A3)*A4*A6)+(A5*(~A1)*(~A3)*A4*(~A6)*A2)+(A5*(~A1)*(~A3)*(~A4)*(~A6)*A2)+((~A5)*A1*A3*(~A6))+((~A5)*A1*(~A3)*A4*A6)+((~A5)*A1*(~A3)*A4*(~A6)*A2)+((~A5)*A1*(~A3)*(~A4)*(~A6)*A2)+((~A5)*(~A1)*(~A3)*A4*A6)+((~A5)*(~A1)*(~A3)*A4*(~A6)*A2)+((~A5)*(~A1)*(~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X53Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A6*A1)+(A5*A2*(~A4)*A6*(~A1)*A3)+(A5*A2*(~A4)*(~A6)*(~A1)*A3)+(A5*(~A2)*A4*A1)+(A5*(~A2)*(~A4)*A6*A1)+(A5*(~A2)*(~A4)*A6*(~A1)*A3)+(A5*(~A2)*(~A4)*(~A6)*(~A1)*A3)+((~A5)*A2*A4*(~A1))+((~A5)*A2*(~A4)*A6*A1)+((~A5)*A2*(~A4)*A6*(~A1)*A3)+((~A5)*A2*(~A4)*(~A6)*(~A1)*A3)+((~A5)*(~A2)*(~A4)*A6*A1)+((~A5)*(~A2)*(~A4)*A6*(~A1)*A3)+((~A5)*(~A2)*(~A4)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X63Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A2*A4)+(A5*A1*(~A3)*A2*(~A4)*A6)+(A5*A1*(~A3)*(~A2)*(~A4)*A6)+(A5*(~A1)*A3*A4)+(A5*(~A1)*(~A3)*A2*A4)+(A5*(~A1)*(~A3)*A2*(~A4)*A6)+(A5*(~A1)*(~A3)*(~A2)*(~A4)*A6)+((~A5)*A1*A3*(~A4))+((~A5)*A1*(~A3)*A2*A4)+((~A5)*A1*(~A3)*A2*(~A4)*A6)+((~A5)*A1*(~A3)*(~A2)*(~A4)*A6)+((~A5)*(~A1)*(~A3)*A2*A4)+((~A5)*(~A1)*(~A3)*A2*(~A4)*A6)+((~A5)*(~A1)*(~A3)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X43Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6)+(A1*A3*(~A6)*A4*A2)+(A1*A3*(~A6)*A4*(~A2)*A5)+(A1*A3*(~A6)*(~A4)*(~A2)*A5)+(A1*(~A3)*A6*A2)+(A1*(~A3)*(~A6)*A4*A2)+(A1*(~A3)*(~A6)*A4*(~A2)*A5)+(A1*(~A3)*(~A6)*(~A4)*(~A2)*A5)+((~A1)*A3*A6*(~A2))+((~A1)*A3*(~A6)*A4*A2)+((~A1)*A3*(~A6)*A4*(~A2)*A5)+((~A1)*A3*(~A6)*(~A4)*(~A2)*A5)+((~A1)*(~A3)*(~A6)*A4*A2)+((~A1)*(~A3)*(~A6)*A4*(~A2)*A5)+((~A1)*(~A3)*(~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X50Y115/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A4*A1)+(A2*(~A3)*A4*(~A1)*(~A5)*A6)+(A2*(~A3)*(~A4)*(~A5)*A6)+((~A2)*(~A3)*A4*A1)+((~A2)*(~A3)*A4*(~A1)*(~A5)*A6)+((~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X50Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A5*A1)+(A6*A4*(~A2)*A5*(~A1)*A3)+(A6*A4*(~A2)*(~A5)*(~A1)*A3)+(A6*(~A4)*A2*A1)+(A6*(~A4)*(~A2)*A5*A1)+(A6*(~A4)*(~A2)*A5*(~A1)*A3)+(A6*(~A4)*(~A2)*(~A5)*(~A1)*A3)+((~A6)*A4*A2*(~A1))+((~A6)*A4*(~A2)*A5*A1)+((~A6)*A4*(~A2)*A5*(~A1)*A3)+((~A6)*A4*(~A2)*(~A5)*(~A1)*A3)+((~A6)*(~A4)*(~A2)*A5*A1)+((~A6)*(~A4)*(~A2)*A5*(~A1)*A3)+((~A6)*(~A4)*(~A2)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X62Y118/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A6*A2)+(A1*A5*(~A4)*A6*(~A2)*A3)+(A1*A5*(~A4)*(~A6)*(~A2)*A3)+(A1*(~A5)*A4*A2)+(A1*(~A5)*(~A4)*A6*A2)+(A1*(~A5)*(~A4)*A6*(~A2)*A3)+(A1*(~A5)*(~A4)*(~A6)*(~A2)*A3)+((~A1)*A5*A4*(~A2))+((~A1)*A5*(~A4)*A6*A2)+((~A1)*A5*(~A4)*A6*(~A2)*A3)+((~A1)*A5*(~A4)*(~A6)*(~A2)*A3)+((~A1)*(~A5)*(~A4)*A6*A2)+((~A1)*(~A5)*(~A4)*A6*(~A2)*A3)+((~A1)*(~A5)*(~A4)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X55Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A1*A4)+(A3*A2*(~A6)*A1*(~A4)*A5)+(A3*A2*(~A6)*(~A1)*(~A4)*A5)+(A3*(~A2)*A6*A4)+(A3*(~A2)*(~A6)*A1*A4)+(A3*(~A2)*(~A6)*A1*(~A4)*A5)+(A3*(~A2)*(~A6)*(~A1)*(~A4)*A5)+((~A3)*A2*A6*(~A4))+((~A3)*A2*(~A6)*A1*A4)+((~A3)*A2*(~A6)*A1*(~A4)*A5)+((~A3)*A2*(~A6)*(~A1)*(~A4)*A5)+((~A3)*(~A2)*(~A6)*A1*A4)+((~A3)*(~A2)*(~A6)*A1*(~A4)*A5)+((~A3)*(~A2)*(~A6)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X52Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A3*A1)+(A5*A2*(~A4)*A3*(~A1)*A6)+(A5*A2*(~A4)*(~A3)*(~A1)*A6)+(A5*(~A2)*A4*A1)+(A5*(~A2)*(~A4)*A3*A1)+(A5*(~A2)*(~A4)*A3*(~A1)*A6)+(A5*(~A2)*(~A4)*(~A3)*(~A1)*A6)+((~A5)*A2*A4*(~A1))+((~A5)*A2*(~A4)*A3*A1)+((~A5)*A2*(~A4)*A3*(~A1)*A6)+((~A5)*A2*(~A4)*(~A3)*(~A1)*A6)+((~A5)*(~A2)*(~A4)*A3*A1)+((~A5)*(~A2)*(~A4)*A3*(~A1)*A6)+((~A5)*(~A2)*(~A4)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X46Y117/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A1*A3*A2)+(A5*(~A6)*A1*A3*(~A2)*A4)+(A5*(~A6)*A1*(~A3)*(~A2)*A4)+(A5*(~A6)*(~A1)*(~A2)*A4)+((~A5)*(~A6)*A1*A3*A2)+((~A5)*(~A6)*A1*A3*(~A2)*A4)+((~A5)*(~A6)*A1*(~A3)*(~A2)*A4)+((~A5)*(~A6)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X46Y117/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6)+(A5*A4*(~A6)*A2*A1)+(A5*A4*(~A6)*A2*(~A1)*A3)+(A5*A4*(~A6)*(~A2)*(~A1)*A3)+(A5*(~A4)*A6*A1)+(A5*(~A4)*(~A6)*A2*A1)+(A5*(~A4)*(~A6)*A2*(~A1)*A3)+(A5*(~A4)*(~A6)*(~A2)*(~A1)*A3)+((~A5)*A4*A6*(~A1))+((~A5)*A4*(~A6)*A2*A1)+((~A5)*A4*(~A6)*A2*(~A1)*A3)+((~A5)*A4*(~A6)*(~A2)*(~A1)*A3)+((~A5)*(~A4)*(~A6)*A2*A1)+((~A5)*(~A4)*(~A6)*A2*(~A1)*A3)+((~A5)*(~A4)*(~A6)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X62Y117/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2)+(A4*A5*(~A2)*A1*A6)+(A4*A5*(~A2)*A1*(~A6)*A3)+(A4*A5*(~A2)*(~A1)*(~A6)*A3)+(A4*(~A5)*A2*A6)+(A4*(~A5)*(~A2)*A1*A6)+(A4*(~A5)*(~A2)*A1*(~A6)*A3)+(A4*(~A5)*(~A2)*(~A1)*(~A6)*A3)+((~A4)*A5*A2*(~A6))+((~A4)*A5*(~A2)*A1*A6)+((~A4)*A5*(~A2)*A1*(~A6)*A3)+((~A4)*A5*(~A2)*(~A1)*(~A6)*A3)+((~A4)*(~A5)*(~A2)*A1*A6)+((~A4)*(~A5)*(~A2)*A1*(~A6)*A3)+((~A4)*(~A5)*(~A2)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X51Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))) , 
NAME: SLICE_X47Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A5*A1*A3)+((~A4)*A5*A1*(~A3)*(~A6))+((~A4)*A5*(~A1)*A2)+((~A4)*A5*(~A1)*(~A2)*A3*(~A6))+((~A4)*A5*(~A1)*(~A2)*(~A3))+((~A4)*(~A5)*A1*(~A6))+((~A4)*(~A5)*(~A1)*A2)+((~A4)*(~A5)*(~A1)*(~A2)*A3*(~A6))+((~A4)*(~A5)*(~A1)*(~A2)*(~A3)) , 
NAME: SLICE_X46Y117/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A5)+((~A2)*(~A5)*(~A1)*(~A3))) , 
NAME: SLICE_X46Y118/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A2*A3)+(A1*A6*A4*(~A2))+(A1*A6*(~A4))+(A1*(~A6)*A5*A3)+(A1*(~A6)*(~A5)*A2*A3)+(A1*(~A6)*(~A5)*(~A2))+((~A1)*A6*A4*A2*A3)+((~A1)*A6*A4*(~A2))+((~A1)*A6*(~A4))+((~A1)*(~A6)*A5*A2)+((~A1)*(~A6)*A5*(~A2)*A3)+((~A1)*(~A6)*(~A5)) , 
NAME: SLICE_X55Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*A6*A5)+(A2*(~A3)*(~A6)*A1*A5)+(A2*(~A3)*(~A6)*(~A1))+((~A2)*A4*(~A3)*A6*A5)+((~A2)*A4*(~A3)*(~A6)*A1*A5)+((~A2)*A4*(~A3)*(~A6)*(~A1)) , 
NAME: SLICE_X50Y114/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A1)*A2*A4)+(A3*A5*(~A1)*A2*(~A4)*A6)+(A3*A5*(~A1)*(~A2)*(~A4)*A6)+(A3*(~A5))+((~A3)) , 
NAME: SLICE_X61Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A5)+((~A1)*(~A5)*A2)+((~A1)*(~A5)*(~A2)*A4)) , 
NAME: SLICE_X45Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*(~A5))) , 
NAME: SLICE_X53Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*(~A3))+(A6*(~A2))+((~A6)*A4)+((~A6)*(~A4)*A2*A5*(~A3))+((~A6)*(~A4)*(~A2)) , 
NAME: SLICE_X50Y117/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*A2*A1*(~A4))+((~A5)*A3*A2*(~A1))+((~A5)*A3*(~A2)*A6*(~A4))+((~A5)*A3*(~A2)*(~A6)*A1*(~A4))+((~A5)*A3*(~A2)*(~A6)*(~A1))+((~A5)*(~A3)*A1*(~A4))+((~A5)*(~A3)*(~A1)) , 
NAME: SLICE_X40Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A1)*(~A4))+(A3*(~A5)*A2*(~A1)*(~A4))+(A3*(~A5)*(~A2)*(~A4))+((~A3)*A5*(~A4))+((~A3)*(~A5)*A2*(~A1)*(~A4))+((~A3)*(~A5)*(~A2)*(~A4))) , 
NAME: SLICE_X61Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A6*A3)+(A5*A2*(~A4)*A6*(~A3)*A1)+(A5*A2*(~A4)*(~A6)*(~A3)*A1)+(A5*(~A2)*A4*A3)+(A5*(~A2)*(~A4)*A6*A3)+(A5*(~A2)*(~A4)*A6*(~A3)*A1)+(A5*(~A2)*(~A4)*(~A6)*(~A3)*A1)+((~A5)*A2*A4*(~A3))+((~A5)*A2*(~A4)*A6*A3)+((~A5)*A2*(~A4)*A6*(~A3)*A1)+((~A5)*A2*(~A4)*(~A6)*(~A3)*A1)+((~A5)*(~A2)*(~A4)*A6*A3)+((~A5)*(~A2)*(~A4)*A6*(~A3)*A1)+((~A5)*(~A2)*(~A4)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X35Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5)+(A4*A3*(~A5)*A2*A1)+(A4*A3*(~A5)*A2*(~A1)*A6)+(A4*A3*(~A5)*(~A2)*(~A1)*A6)+(A4*(~A3)*A5*A1)+(A4*(~A3)*(~A5)*A2*A1)+(A4*(~A3)*(~A5)*A2*(~A1)*A6)+(A4*(~A3)*(~A5)*(~A2)*(~A1)*A6)+((~A4)*A3*A5*(~A1))+((~A4)*A3*(~A5)*A2*A1)+((~A4)*A3*(~A5)*A2*(~A1)*A6)+((~A4)*A3*(~A5)*(~A2)*(~A1)*A6)+((~A4)*(~A3)*(~A5)*A2*A1)+((~A4)*(~A3)*(~A5)*A2*(~A1)*A6)+((~A4)*(~A3)*(~A5)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X50Y117/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y117/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A2)+(A5*A1*(~A2)*A4)+(A5*A1*(~A2)*(~A4)*A3)+(A5*(~A1))+((~A5)) , 
NAME: SLICE_X48Y117/A5LUT, 
TYPE: LUT5, 

SLICE_X37Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A2*A4*A1)+(A5*(~A6)*A2*A4*(~A1)*A3)+(A5*(~A6)*A2*(~A4)*(~A1)*A3)+(A5*(~A6)*(~A2)*(~A1))+((~A5)*A6)+((~A5)*(~A6)*A2*A4*A1)+((~A5)*(~A6)*A2*A4*(~A1)*A3)+((~A5)*(~A6)*A2*(~A4)*(~A1)*A3) , 
NAME: SLICE_X37Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A6)+(A4*A5*A3*(~A6)*(~A1))+(A4*A5*(~A3))+(A4*(~A5)*A6)+(A4*(~A5)*(~A6)*(~A2)*(~A1))+((~A4)*A5*A3*A6)+((~A4)*A5*A3*(~A6)*(~A1))+((~A4)*A5*(~A3))+((~A4)*(~A5)*A6)+((~A4)*(~A5)*(~A6)*A2*A1)+((~A4)*(~A5)*(~A6)*(~A2)) , 
NAME: SLICE_X55Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A6)+(A3*A1*A2*(~A6)*A5)+(A3*A1*A2*(~A6)*(~A5)*A4)+(A3*A1*(~A2)*A4)+(A3*(~A1)*A6)+(A3*(~A1)*(~A6)*A5)+(A3*(~A1)*(~A6)*(~A5)*A4)+((~A3)*A6)+((~A3)*(~A6)*A5)+((~A3)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X47Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A4*A3*(~A5))+((~A6)*A4*(~A3)*A2*(~A1)*(~A5))+((~A6)*A4*(~A3)*(~A2)*(~A5))+((~A6)*(~A4)*A2*(~A1)*(~A5))+((~A6)*(~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X40Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A1*A4*A2*(~A3)*(~A5))+((~A6)*A1*A4*(~A2)*A3*A5) , 
NAME: SLICE_X45Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*A5*(~A2))+(A1*A3*A4*(~A5))+(A1*A3*(~A4))+(A1*(~A3)*A6*A4*A5*(~A2))+(A1*(~A3)*(~A6)*A4*A5*(~A2))+(A1*(~A3)*(~A6)*A4*(~A5))+(A1*(~A3)*(~A6)*(~A4))+((~A1)) , 
NAME: SLICE_X47Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A2*A1*(~A5)*A3)+((~A4)*A2*(~A1)*A5)+((~A4)*(~A2)*A1*(~A5)*A3) , 
NAME: SLICE_X39Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X39Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)) , 
NAME: SLICE_X39Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*(~A1))+(A4*A2*(~A5))+(A4*(~A2)*A3*A5*(~A1))+(A4*(~A2)*A3*(~A5))+(A4*(~A2)*(~A3)*A6*A5*(~A1))+(A4*(~A2)*(~A3)*A6*(~A5))+(A4*(~A2)*(~A3)*(~A6))+((~A4)*A3*A5*(~A1))+((~A4)*A3*(~A5))+((~A4)*(~A3)*A6*A5*(~A1))+((~A4)*(~A3)*A6*(~A5))+((~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X40Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A3)) , 
NAME: SLICE_X44Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X39Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*(~A2)*(~A4))+((~A6)*A1*(~A5)*(~A2)*(~A4))+((~A6)*(~A1)*A3)+((~A6)*(~A1)*(~A3)*(~A5)*(~A2)*(~A4)) , 
NAME: SLICE_X39Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*(~A5)*A3)+(A1*(~A2)*(~A5)*A3)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X48Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4) , 
NAME: SLICE_X47Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*A1)+(A3*A6*A5*(~A1)*A2)+(A3*A6*(~A5)*A2)+(A3*(~A6)*A2)+((~A3)*A6*A5*(~A1)*A2)+((~A3)*A6*(~A5)*A2)+((~A3)*(~A6)*A2) , 
NAME: SLICE_X47Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X47Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A6)*(~A2)*A4*A5) , 
NAME: SLICE_X44Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A5)*(~A1)) , 
NAME: SLICE_X51Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X52Y118/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A1*(~A3)) , 
NAME: SLICE_X52Y118/C5LUT, 
TYPE: LUT5, 

SLICE_X43Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3)) , 
NAME: SLICE_X43Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A1)+((~A3)*(~A4)*A1)) , 
NAME: SLICE_X43Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2)) , 
NAME: SLICE_X43Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y113/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X43Y113/B5LUT, 
TYPE: LUT5, 

SLICE_X58Y115/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y115/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y115/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y115/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X46Y119/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X46Y119/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X50Y120/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X50Y120/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X48Y119/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X48Y119/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X48Y116/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X48Y116/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y116/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y116/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X45Y114/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X45Y114/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X49Y119/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X49Y119/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X46Y121/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X46Y121/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X47Y122/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X47Y122/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X48Y119/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X48Y119/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X50Y120/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X50Y120/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X46Y119/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X46Y119/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X48Y116/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X48Y116/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y115/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y115/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X50Y115/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X50Y115/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X50Y115/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X50Y115/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X46Y117/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X46Y117/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X44Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*(~A6)*A5*A4*A1*(~A3)) , 
NAME: SLICE_X44Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1*A4*A5*(~A6)) , 
NAME: SLICE_X44Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A3))) , 
NAME: SLICE_X44Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A2)*(~A5))) , 
NAME: SLICE_X41Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*A1*(~A2))) , 
NAME: SLICE_X41Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*A2*(~A3))) , 
NAME: SLICE_X41Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y115/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*(~A3)) , 
NAME: SLICE_X41Y115/C5LUT, 
TYPE: LUT5, 

SLICE_X41Y115/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A2)*A4) , 
NAME: SLICE_X41Y115/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2) , 
NAME: SLICE_X41Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X44Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*(~A3)) , 
NAME: SLICE_X44Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A1))) , 
NAME: SLICE_X44Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)) , 
NAME: SLICE_X49Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X54Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A5))) , 
NAME: SLICE_X54Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y112/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X44Y112/A5LUT, 
TYPE: LUT5, 

SLICE_X43Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*(~A5))+((~A3)) , 
NAME: SLICE_X43Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X52Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*(~A4)*(~A5))) , 
NAME: SLICE_X53Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y112/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X44Y112/B5LUT, 
TYPE: LUT5, 

SLICE_X42Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A5)*(~A6)*A1)+(A2*(~A3)*A4*(~A5)*(~A6)*A1)+(A2*(~A3)*(~A4)*A5*A1)+(A2*(~A3)*(~A4)*(~A5)*(~A6)*A1)+((~A2)*A3*A5*A1)+((~A2)*A3*(~A5)*(~A6)*A1)+((~A2)*(~A3)*A4*(~A5)*(~A6)*A1)+((~A2)*(~A3)*(~A4)*A5*A1)+((~A2)*(~A3)*(~A4)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X42Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5)+(A6*A1*(~A5)*A4*A2)+(A6*A1*(~A5)*A4*(~A2)*A3)+(A6*A1*(~A5)*(~A4)*(~A2)*A3)+(A6*(~A1)*A5*A2)+(A6*(~A1)*(~A5)*A4*A2)+(A6*(~A1)*(~A5)*A4*(~A2)*A3)+(A6*(~A1)*(~A5)*(~A4)*(~A2)*A3)+((~A6)*A1*A5*(~A2))+((~A6)*A1*(~A5)*A4*A2)+((~A6)*A1*(~A5)*A4*(~A2)*A3)+((~A6)*A1*(~A5)*(~A4)*(~A2)*A3)+((~A6)*(~A1)*(~A5)*A4*A2)+((~A6)*(~A1)*(~A5)*A4*(~A2)*A3)+((~A6)*(~A1)*(~A5)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X41Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4)+(A6*A5*(~A4)*A1*A2)+(A6*A5*(~A4)*A1*(~A2)*A3)+(A6*A5*(~A4)*(~A1)*(~A2)*A3)+(A6*(~A5)*A4*A2)+(A6*(~A5)*(~A4)*A1*A2)+(A6*(~A5)*(~A4)*A1*(~A2)*A3)+(A6*(~A5)*(~A4)*(~A1)*(~A2)*A3)+((~A6)*A5*A4*(~A2))+((~A6)*A5*(~A4)*A1*A2)+((~A6)*A5*(~A4)*A1*(~A2)*A3)+((~A6)*A5*(~A4)*(~A1)*(~A2)*A3)+((~A6)*(~A5)*(~A4)*A1*A2)+((~A6)*(~A5)*(~A4)*A1*(~A2)*A3)+((~A6)*(~A5)*(~A4)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X42Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4)+(A5*A1*(~A4)*A6*A2)+(A5*A1*(~A4)*A6*(~A2)*A3)+(A5*A1*(~A4)*(~A6)*(~A2)*A3)+(A5*(~A1)*A4*A2)+(A5*(~A1)*(~A4)*A6*A2)+(A5*(~A1)*(~A4)*A6*(~A2)*A3)+(A5*(~A1)*(~A4)*(~A6)*(~A2)*A3)+((~A5)*A1*A4*(~A2))+((~A5)*A1*(~A4)*A6*A2)+((~A5)*A1*(~A4)*A6*(~A2)*A3)+((~A5)*A1*(~A4)*(~A6)*(~A2)*A3)+((~A5)*(~A1)*(~A4)*A6*A2)+((~A5)*(~A1)*(~A4)*A6*(~A2)*A3)+((~A5)*(~A1)*(~A4)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X42Y107/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6)+(A1*A5*(~A6)*A3*A2)+(A1*A5*(~A6)*A3*(~A2)*A4)+(A1*A5*(~A6)*(~A3)*(~A2)*A4)+(A1*(~A5)*A6*A2)+(A1*(~A5)*(~A6)*A3*A2)+(A1*(~A5)*(~A6)*A3*(~A2)*A4)+(A1*(~A5)*(~A6)*(~A3)*(~A2)*A4)+((~A1)*A5*A6*(~A2))+((~A1)*A5*(~A6)*A3*A2)+((~A1)*A5*(~A6)*A3*(~A2)*A4)+((~A1)*A5*(~A6)*(~A3)*(~A2)*A4)+((~A1)*(~A5)*(~A6)*A3*A2)+((~A1)*(~A5)*(~A6)*A3*(~A2)*A4)+((~A1)*(~A5)*(~A6)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X42Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A4*(~A5)) , 
NAME: SLICE_X53Y113/A5LUT, 
TYPE: LUT5, 

SLICE_X54Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*(~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X54Y113/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y107/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X42Y107/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X49Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*(~A4)*A2*A5*A1) , 
NAME: SLICE_X49Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3) , 
NAME: SLICE_X46Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y117/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A5)) , 
NAME: SLICE_X61Y117/A5LUT, 
TYPE: LUT5, 

SLICE_X46Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4) , 
NAME: SLICE_X46Y121/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A5)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X46Y121/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A6)+(A4*(~A5)*(~A6)*A2)+((~A4)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X46Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*(~A3))+((~A2)*(~A4)*(~A3))) , 
NAME: SLICE_X52Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y116/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A3*(~A1))+(A5*(~A4)*(~A3)*A1)+((~A5)*(~A4)*A3*(~A1))+((~A5)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X52Y116/A5LUT, 
TYPE: LUT5, 

SLICE_X57Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A2*A4*(~A3))+(A6*(~A5)*A2*(~A4))+(A6*(~A5)*(~A2)*A4*A3)+((~A6)*(~A5)*A2*A4*(~A3))+((~A6)*(~A5)*A2*(~A4))+((~A6)*(~A5)*(~A2)*A4*A3) , 
NAME: SLICE_X57Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A2*A1*A4*(~A3))+(A5*(~A6)*A2*A1*(~A4))+(A5*(~A6)*A2*(~A1))+(A5*(~A6)*(~A2)*A1*A4*A3)+((~A5)*(~A6)*A2*A1*A4*(~A3))+((~A5)*(~A6)*A2*A1*(~A4))+((~A5)*(~A6)*A2*(~A1))+((~A5)*(~A6)*(~A2)*A1*A4*A3) , 
NAME: SLICE_X57Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2*(~A5))+(A1*(~A6)*(~A2)*A5)+((~A1)*(~A6)*A2*(~A5))+((~A1)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X52Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y116/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A1*A2) , 
NAME: SLICE_X53Y116/A5LUT, 
TYPE: LUT5, 

SLICE_X57Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3*(~A5))+(A2*(~A4)*(~A3)*A5)+((~A2)*(~A4)*A3*(~A5))+((~A2)*(~A4)*(~A3)*A5) , 
NAME: SLICE_X57Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A1*A5*A3)) , 
NAME: SLICE_X53Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6) , 
NAME: SLICE_X57Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*A5)+(A1*A3*(~A6))+(A1*(~A3)*A6)+(A1*(~A3)*(~A6)*A5)+((~A1)*A3*(~A6)*(~A5))+((~A1)*(~A3)*A6*(~A5)) , 
NAME: SLICE_X52Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y114/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A1)+(A5*A2*(~A1)*(~A4)*A3) , 
NAME: SLICE_X51Y114/A5LUT, 
TYPE: LUT5, 

SLICE_X52Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A4*A5*A6) , 
NAME: SLICE_X52Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A4*A6)+(A2*A5*A1*(~A4))+(A2*A5*(~A1)*A6)+(A2*(~A5)*A1*A4*A6*(~A3))+(A2*(~A5)*A1*(~A4)*A6)+(A2*(~A5)*(~A1)*A6*(~A3)) , 
NAME: SLICE_X45Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A3)+((~A4)*(~A3)*A2)+((~A4)*(~A3)*(~A2)*A5)) , 
NAME: SLICE_X53Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y119/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*(~A4)*A6)+(A2*A3*(~A5)*A4*A6)+(A2*(~A3)*A1)+(A2*(~A3)*(~A1)*A5*(~A4)*A6)+(A2*(~A3)*(~A1)*(~A5)*A4*A6)+((~A2)*A3*A1)+((~A2)*A3*(~A1)*A5*(~A4)*A6)+((~A2)*A3*(~A1)*(~A5)*A4*A6)+((~A2)*(~A3)*A5*(~A4)*A6)+((~A2)*(~A3)*(~A5)*A4*A6) , 
NAME: SLICE_X51Y119/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*(~A3)*A4)+(A1*A5*(~A6)*A3*A4)+(A1*(~A5)*A2)+(A1*(~A5)*(~A2)*A6*(~A3)*A4)+(A1*(~A5)*(~A2)*(~A6)*A3*A4)+((~A1)*A5*A2)+((~A1)*A5*(~A2)*A6*(~A3)*A4)+((~A1)*A5*(~A2)*(~A6)*A3*A4)+((~A1)*(~A5)*A6*(~A3)*A4)+((~A1)*(~A5)*(~A6)*A3*A4) , 
NAME: SLICE_X53Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y120/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3*A2*A4*A6)+((~A5)*A3*A2*(~A4))+((~A5)*A3*(~A2)*A4)+((~A5)*A3*(~A2)*(~A4)*A6)+((~A5)*(~A3)*A6) , 
NAME: SLICE_X51Y120/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3)+((~A1)*(~A3)*A6)+((~A1)*(~A3)*(~A6)*A5*A4*(~A2))+((~A1)*(~A3)*(~A6)*A5*(~A4)*A2) , 
NAME: SLICE_X51Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y118/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A1*(~A2)*(~A4)) , 
NAME: SLICE_X51Y118/A5LUT, 
TYPE: LUT5, 

SLICE_X52Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6) , 
NAME: SLICE_X52Y120/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A2*A3*(~A4))+((~A6)*A1*A2*(~A3))+((~A6)*A1*(~A2)*A5*A3*(~A4))+((~A6)*A1*(~A2)*A5*(~A3))+((~A6)*A1*(~A2)*(~A5))+((~A6)*(~A1)*A2)+((~A6)*(~A1)*(~A2)*A5*A3*(~A4))+((~A6)*(~A1)*(~A2)*A5*(~A3))+((~A6)*(~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X47Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y121/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*(~A5)*A3)+(A2*A4*(~A1)*A5*A3)+(A2*(~A4)*A6)+(A2*(~A4)*(~A6)*A1*(~A5)*A3)+(A2*(~A4)*(~A6)*(~A1)*A5*A3)+((~A2)*A4*A6)+((~A2)*A4*(~A6)*A1*(~A5)*A3)+((~A2)*A4*(~A6)*(~A1)*A5*A3)+((~A2)*(~A4)*A1*(~A5)*A3)+((~A2)*(~A4)*(~A1)*A5*A3) , 
NAME: SLICE_X52Y121/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A2)+(A3*A4*A1*(~A2)*A5)+(A3*A4*A1*(~A2)*(~A5)*A6)+(A3*A4*(~A1))+(A3*(~A4)*A1)+(A3*(~A4)*(~A1)*A2)+(A3*(~A4)*(~A1)*(~A2)*A5)+(A3*(~A4)*(~A1)*(~A2)*(~A5)*A6)+((~A3)*A2)+((~A3)*(~A2)*A5)+((~A3)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X52Y121/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y120/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X47Y120/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A5*(~A6)*A3)+(A4*A1*A2*(~A5)*A6*A3)+(A4*A1*(~A2))+(A4*(~A1)*A2)+(A4*(~A1)*(~A2)*A5*(~A6)*A3)+(A4*(~A1)*(~A2)*(~A5)*A6*A3)+((~A4)*A5*(~A6)*A3)+((~A4)*(~A5)*A6*A3) , 
NAME: SLICE_X51Y121/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*(~A2)*A3)+(A4*A6*(~A1)*A2*A3)+(A4*(~A6)*A5)+(A4*(~A6)*(~A5)*A1*(~A2)*A3)+(A4*(~A6)*(~A5)*(~A1)*A2*A3)+((~A4)*A6*A5)+((~A4)*A6*(~A5)*A1*(~A2)*A3)+((~A4)*A6*(~A5)*(~A1)*A2*A3)+((~A4)*(~A6)*A1*(~A2)*A3)+((~A4)*(~A6)*(~A1)*A2*A3) , 
NAME: SLICE_X49Y121/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*(~A4)*A5)+(A1*A6*(~A3)*A4*A5)+(A1*(~A6)*A2)+(A1*(~A6)*(~A2)*A3*(~A4)*A5)+(A1*(~A6)*(~A2)*(~A3)*A4*A5)+((~A1)*A6*A2)+((~A1)*A6*(~A2)*A3*(~A4)*A5)+((~A1)*A6*(~A2)*(~A3)*A4*A5)+((~A1)*(~A6)*A3*(~A4)*A5)+((~A1)*(~A6)*(~A3)*A4*A5) , 
NAME: SLICE_X51Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A2*(~A4))+(A1*A3*A5*(~A2)*A4)+(A1*(~A3)*A6)+(A1*(~A3)*(~A6)*A5*A2*(~A4))+(A1*(~A3)*(~A6)*A5*(~A2)*A4)+((~A1)*A3*A6)+((~A1)*A3*(~A6)*A5*A2*(~A4))+((~A1)*A3*(~A6)*A5*(~A2)*A4)+((~A1)*(~A3)*A5*A2*(~A4))+((~A1)*(~A3)*A5*(~A2)*A4) , 
NAME: SLICE_X49Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*(~A5)*A6)+(A2*A3*(~A1)*A5*A6)+(A2*(~A3)*A4)+(A2*(~A3)*(~A4)*A1*(~A5)*A6)+(A2*(~A3)*(~A4)*(~A1)*A5*A6)+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A1*(~A5)*A6)+((~A2)*A3*(~A4)*(~A1)*A5*A6)+((~A2)*(~A3)*A1*(~A5)*A6)+((~A2)*(~A3)*(~A1)*A5*A6) , 
NAME: SLICE_X51Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*A3*(~A5)*A6)+(A1*A2*A4*(~A3)*A5*A6)+(A1*A2*(~A4))+(A1*(~A2)*A4)+(A1*(~A2)*(~A4)*A3*(~A5)*A6)+(A1*(~A2)*(~A4)*(~A3)*A5*A6)+((~A1)*A3*(~A5)*A6)+((~A1)*(~A3)*A5*A6) , 
NAME: SLICE_X53Y119/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*(~A3)*A6)+(A5*A1*(~A4)*A3*A6)+(A5*(~A1)*A2)+(A5*(~A1)*(~A2)*A4*(~A3)*A6)+(A5*(~A1)*(~A2)*(~A4)*A3*A6)+((~A5)*A1*A2)+((~A5)*A1*(~A2)*A4*(~A3)*A6)+((~A5)*A1*(~A2)*(~A4)*A3*A6)+((~A5)*(~A1)*A4*(~A3)*A6)+((~A5)*(~A1)*(~A4)*A3*A6) , 
NAME: SLICE_X53Y120/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*(~A5)*A6)+(A4*A2*(~A1)*A5*A6)+(A4*(~A2)*A3)+(A4*(~A2)*(~A3)*A1*(~A5)*A6)+(A4*(~A2)*(~A3)*(~A1)*A5*A6)+((~A4)*A2*A3)+((~A4)*A2*(~A3)*A1*(~A5)*A6)+((~A4)*A2*(~A3)*(~A1)*A5*A6)+((~A4)*(~A2)*A1*(~A5)*A6)+((~A4)*(~A2)*(~A1)*A5*A6) , 
NAME: SLICE_X53Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*A3*(~A4)*A6)+(A1*A2*A5*(~A3)*A4*A6)+(A1*A2*(~A5))+(A1*(~A2)*A5)+(A1*(~A2)*(~A5)*A3*(~A4)*A6)+(A1*(~A2)*(~A5)*(~A3)*A4*A6)+((~A1)*A3*(~A4)*A6)+((~A1)*(~A3)*A4*A6) , 
NAME: SLICE_X52Y119/C6LUT, 
TYPE: LUT6, 

SLICE_X56Y121/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*(~A6)*A5)+(A1*A3*(~A4)*A6*A5)+(A1*(~A3)*A2)+(A1*(~A3)*(~A2)*A4*(~A6)*A5)+(A1*(~A3)*(~A2)*(~A4)*A6*A5)+((~A1)*A3*A2)+((~A1)*A3*(~A2)*A4*(~A6)*A5)+((~A1)*A3*(~A2)*(~A4)*A6*A5)+((~A1)*(~A3)*A4*(~A6)*A5)+((~A1)*(~A3)*(~A4)*A6*A5) , 
NAME: SLICE_X56Y121/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5)+(A6*(~A3))+((~A6)*A2*A3*A5)+((~A6)*A2*(~A3))+((~A6)*(~A2)*A1*A5*(~A4))+((~A6)*(~A2)*(~A1)*A3*A5*(~A4))+((~A6)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X50Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*(~A4)*A6)+(A5*A3*(~A1)*A4*A6)+(A5*(~A3)*A2)+(A5*(~A3)*(~A2)*A1*(~A4)*A6)+(A5*(~A3)*(~A2)*(~A1)*A4*A6)+((~A5)*A3*A2)+((~A5)*A3*(~A2)*A1*(~A4)*A6)+((~A5)*A3*(~A2)*(~A1)*A4*A6)+((~A5)*(~A3)*A1*(~A4)*A6)+((~A5)*(~A3)*(~A1)*A4*A6) , 
NAME: SLICE_X56Y119/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*(~A6))+(A4*A2*(~A1))+(A4*(~A2)*A3)+(A4*(~A2)*(~A3)*A1*(~A6))+(A4*(~A2)*(~A3)*(~A1))+((~A4)*A2*A3*A1*(~A6))+((~A4)*A2*A3*(~A1))+((~A4)*A2*(~A3))+((~A4)*(~A2)) , 
NAME: SLICE_X46Y116/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*(~A4)*A6)+(A3*A2*(~A1)*A4*A6)+(A3*(~A2)*A5)+(A3*(~A2)*(~A5)*A1*(~A4)*A6)+(A3*(~A2)*(~A5)*(~A1)*A4*A6)+((~A3)*A2*A5)+((~A3)*A2*(~A5)*A1*(~A4)*A6)+((~A3)*A2*(~A5)*(~A1)*A4*A6)+((~A3)*(~A2)*A1*(~A4)*A6)+((~A3)*(~A2)*(~A1)*A4*A6) , 
NAME: SLICE_X51Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A5*(~A2)*A3)+(A6*A1*A4*(~A5)*A2*A3)+(A6*A1*(~A4))+(A6*(~A1)*A4)+(A6*(~A1)*(~A4)*A5*(~A2)*A3)+(A6*(~A1)*(~A4)*(~A5)*A2*A3)+((~A6)*A5*(~A2)*A3)+((~A6)*(~A5)*A2*A3) , 
NAME: SLICE_X51Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*(~A6)*A5)+(A1*A2*(~A3)*A6*A5)+(A1*(~A2)*A4)+(A1*(~A2)*(~A4)*A3*(~A6)*A5)+(A1*(~A2)*(~A4)*(~A3)*A6*A5)+((~A1)*A2*A4)+((~A1)*A2*(~A4)*A3*(~A6)*A5)+((~A1)*A2*(~A4)*(~A3)*A6*A5)+((~A1)*(~A2)*A3*(~A6)*A5)+((~A1)*(~A2)*(~A3)*A6*A5) , 
NAME: SLICE_X56Y118/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*(~A6)*A4)+(A3*A2*(~A5)*A6*A4)+(A3*(~A2)*A1)+(A3*(~A2)*(~A1)*A5*(~A6)*A4)+(A3*(~A2)*(~A1)*(~A5)*A6*A4)+((~A3)*A2*A1)+((~A3)*A2*(~A1)*A5*(~A6)*A4)+((~A3)*A2*(~A1)*(~A5)*A6*A4)+((~A3)*(~A2)*A5*(~A6)*A4)+((~A3)*(~A2)*(~A5)*A6*A4) , 
NAME: SLICE_X51Y119/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*A3*(~A1)*A5)+(A4*A2*A6*(~A3)*A1*A5)+(A4*A2*(~A6))+(A4*(~A2)*A6)+(A4*(~A2)*(~A6)*A3*(~A1)*A5)+(A4*(~A2)*(~A6)*(~A3)*A1*A5)+((~A4)*A3*(~A1)*A5)+((~A4)*(~A3)*A1*A5) , 
NAME: SLICE_X51Y119/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*(~A5)*A4)+(A1*A6*(~A2)*A5*A4)+(A1*(~A6)*A3)+(A1*(~A6)*(~A3)*A2*(~A5)*A4)+(A1*(~A6)*(~A3)*(~A2)*A5*A4)+((~A1)*A6*A3)+((~A1)*A6*(~A3)*A2*(~A5)*A4)+((~A1)*A6*(~A3)*(~A2)*A5*A4)+((~A1)*(~A6)*A2*(~A5)*A4)+((~A1)*(~A6)*(~A2)*A5*A4) , 
NAME: SLICE_X52Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*(~A6)*A4)+(A2*A5*(~A1)*A6*A4)+(A2*(~A5)*A3)+(A2*(~A5)*(~A3)*A1*(~A6)*A4)+(A2*(~A5)*(~A3)*(~A1)*A6*A4)+((~A2)*A5*A3)+((~A2)*A5*(~A3)*A1*(~A6)*A4)+((~A2)*A5*(~A3)*(~A1)*A6*A4)+((~A2)*(~A5)*A1*(~A6)*A4)+((~A2)*(~A5)*(~A1)*A6*A4) , 
NAME: SLICE_X56Y121/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y120/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*(~A5)*A6)+(A3*A2*(~A4)*A5*A6)+(A3*(~A2)*A1)+(A3*(~A2)*(~A1)*A4*(~A5)*A6)+(A3*(~A2)*(~A1)*(~A4)*A5*A6)+((~A3)*A2*A1)+((~A3)*A2*(~A1)*A4*(~A5)*A6)+((~A3)*A2*(~A1)*(~A4)*A5*A6)+((~A3)*(~A2)*A4*(~A5)*A6)+((~A3)*(~A2)*(~A4)*A5*A6) , 
NAME: SLICE_X53Y120/D6LUT, 
TYPE: LUT6, 

SLICE_X55Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*(~A1)) , 
NAME: SLICE_X55Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X52Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*(~A1)*A6)+(A2*A4*(~A5)*A1*A6)+(A2*(~A4)*A3)+(A2*(~A4)*(~A3)*A5*(~A1)*A6)+(A2*(~A4)*(~A3)*(~A5)*A1*A6)+((~A2)*A4*A3)+((~A2)*A4*(~A3)*A5*(~A1)*A6)+((~A2)*A4*(~A3)*(~A5)*A1*A6)+((~A2)*(~A4)*A5*(~A1)*A6)+((~A2)*(~A4)*(~A5)*A1*A6) , 
NAME: SLICE_X52Y121/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*A5*(~A3))+(A1*A6*A2*(~A5))+(A1*A6*(~A2)*(~A3))+(A1*(~A6)*A4*A2*A5*(~A3))+(A1*(~A6)*A4*A2*(~A5))+(A1*(~A6)*A4*(~A2)*(~A3))+(A1*(~A6)*(~A4))+((~A1)*A4*A2*A5*(~A3))+((~A1)*A4*A2*(~A5))+((~A1)*A4*(~A2)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X49Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y119/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3)+((~A4)*(~A3)*A6)+((~A4)*(~A3)*(~A6)*A1)+((~A4)*(~A3)*(~A6)*(~A1)*A2)+((~A4)*(~A3)*(~A6)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X51Y119/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A4*(~A2)*(~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X48Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2*A4*A1*A3)+((~A6)*A2*A4*A1*(~A3)*A5)+((~A6)*A2*A4*(~A1))+((~A6)*A2*(~A4)*A1)+((~A6)*A2*(~A4)*(~A1)*A3)+((~A6)*A2*(~A4)*(~A1)*(~A3)*A5)+((~A6)*(~A2)*A3)+((~A6)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X51Y121/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A2)+((~A4)*(~A2)*A1)+((~A4)*(~A2)*(~A1)*A5)) , 
NAME: SLICE_X50Y118/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X46Y120/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A4*A5*A3)+(A2*(~A1)*A4*A5*(~A3)*A6)+(A2*(~A1)*A4*(~A5)*A3)+(A2*(~A1)*(~A4)*A3)+((~A2)*(~A1)*A4*A5*A3)+((~A2)*(~A1)*A4*A5*(~A3)*A6)+((~A2)*(~A1)*A4*(~A5)*A3) , 
NAME: SLICE_X48Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*(~A6)*A2*A5)+(A4*(~A3)*(~A6)*A2*A5) , 
NAME: SLICE_X49Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*(~A1))) , 
NAME: SLICE_X48Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y119/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*(~A6))+((~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X47Y119/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y119/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A2)+(A4*A1*(~A3)*(~A2))+(A4*(~A1)*A5*A6)+(A4*(~A1)*A5*(~A6)*A3*A2)+(A4*(~A1)*A5*(~A6)*(~A3)*(~A2))+(A4*(~A1)*(~A5)*A3*A2)+(A4*(~A1)*(~A5)*(~A3)*(~A2))+((~A4)*A1*A3*A2)+((~A4)*A1*(~A3)*(~A2))+((~A4)*(~A1)*A5*(~A6)*A3*A2)+((~A4)*(~A1)*A5*(~A6)*(~A3)*(~A2))+((~A4)*(~A1)*(~A5)*A3*A2)+((~A4)*(~A1)*(~A5)*(~A3)*(~A2)) , 
NAME: SLICE_X47Y119/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y114/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A1)+((~A4)*(~A1)*A3*A5)+((~A4)*(~A1)*A3*(~A5)*(~A2))+((~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X45Y114/C5LUT, 
TYPE: LUT5, 

SLICE_X47Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A2*A6)+(A1*(~A3)*A2*(~A6)*A4)+(A1*(~A3)*(~A2)*(~A6)*(~A4))+((~A1)*(~A3)*A2*A6)+((~A1)*(~A3)*A2*(~A6)*A4)+((~A1)*(~A3)*(~A2)*(~A6)*(~A4)) , 
NAME: SLICE_X47Y120/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A3*A1)+(A5*(~A2)*A3*(~A1)*A6)+(A5*(~A2)*A3*(~A1)*(~A6)*A4)+(A5*(~A2)*(~A3)*(~A1)*(~A6)*(~A4))+((~A5)*(~A2)*A3*A1)+((~A5)*(~A2)*A3*(~A1)*A6)+((~A5)*(~A2)*A3*(~A1)*(~A6)*A4)+((~A5)*(~A2)*(~A3)*(~A1)*(~A6)*(~A4)) , 
NAME: SLICE_X47Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A2*(~A1))+(A6*(~A4)*(~A2)*A1)+((~A6)*(~A4)*A2*(~A1))+((~A6)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X49Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y120/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A2)*(~A4)*(~A3))) , 
NAME: SLICE_X47Y120/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y120/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A4)+(A5*A2*(~A3))+(A5*(~A2)*A3)+(A5*(~A2)*(~A3)*A4)+((~A5)*A2*(~A3)*(~A4))+((~A5)*(~A2)*A3*(~A4)) , 
NAME: SLICE_X49Y120/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y120/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A4)*(~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X47Y120/B5LUT, 
TYPE: LUT5, 

SLICE_X50Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A5*A4)) , 
NAME: SLICE_X50Y117/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y117/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5*(~A2))+(A3*(~A1)*(~A5)*A2)+((~A3)*(~A1)*A5*(~A2))+((~A3)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X48Y117/C5LUT, 
TYPE: LUT5, 

SLICE_X51Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A1)*A4)+(A5*A2*(~A1)*(~A4)*(~A3))) , 
NAME: SLICE_X51Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A1)*A3*(~A6)*(~A5)) , 
NAME: SLICE_X51Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X46Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2) , 
NAME: SLICE_X46Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A6)+(A3*A1*(~A4)*(~A6)*A2)+(A3*(~A1)*(~A4)*(~A6)*A2)+((~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X48Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A2))) , 
NAME: SLICE_X48Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*(~A5)*A1*A4)+((~A3)*(~A5)*(~A1)*A6)+((~A3)*(~A5)*(~A1)*(~A6)*A2)+((~A3)*(~A5)*(~A1)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X50Y116/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A2*(~A5))+(A3*A6*A1*(~A2)*(~A4)*(~A5))+((~A3)*A1*A2*(~A5))+((~A3)*A1*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X47Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y116/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)*(~A3))+((~A2)*A4)+((~A2)*(~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X50Y116/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X46Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3) , 
NAME: SLICE_X46Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*A6*A4*A5*A2) , 
NAME: SLICE_X51Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y118/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X46Y118/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X47Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A5)*(~A6)*(~A4)*A3*A2) , 
NAME: SLICE_X47Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X45Y118/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A2))+((~A4)) , 
NAME: SLICE_X45Y118/A5LUT, 
TYPE: LUT5, 

SLICE_X45Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)*(~A5)*(~A3)*A6*A4) , 
NAME: SLICE_X45Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y118/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A2)) , 
NAME: SLICE_X61Y118/A5LUT, 
TYPE: LUT5, 

SLICE_X46Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3)) , 
NAME: SLICE_X46Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2) , 
NAME: SLICE_X43Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X51Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X51Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3))+((~A4))) , 
NAME: SLICE_X53Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*A5*(~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X44Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5))) , 
NAME: SLICE_X44Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y116/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A1))+((~A4)) , 
NAME: SLICE_X44Y116/A5LUT, 
TYPE: LUT5, 

SLICE_X46Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X46Y115/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X43Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X43Y113/A5LUT, 
TYPE: LUT5, 

SLICE_X49Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A4*A3) , 
NAME: SLICE_X49Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X55Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A6)+(A2*A1*A3*(~A6)*(~A5))+(A2*A1*(~A3)*A6*(~A5))+(A2*A1*(~A3)*(~A6))+(A2*(~A1)*(~A4)*A3*A6)+(A2*(~A1)*(~A4)*A3*(~A6)*(~A5))+(A2*(~A1)*(~A4)*(~A3)*A6*(~A5))+(A2*(~A1)*(~A4)*(~A3)*(~A6))+((~A2)*A1*(~A4)*A3*A6)+((~A2)*A1*(~A4)*A3*(~A6)*(~A5))+((~A2)*A1*(~A4)*(~A3)*A6*(~A5))+((~A2)*A1*(~A4)*(~A3)*(~A6))+((~A2)*(~A1)*A3*A6)+((~A2)*(~A1)*A3*(~A6)*(~A5))+((~A2)*(~A1)*(~A3)*A6*(~A5))+((~A2)*(~A1)*(~A3)*(~A6)) , 
NAME: SLICE_X55Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*(~A6)*A3)+(A1*A2*(~A4)*A6*A3)+(A1*(~A2)*A5)+(A1*(~A2)*(~A5)*A4*(~A6)*A3)+(A1*(~A2)*(~A5)*(~A4)*A6*A3)+((~A1)*A2*A5)+((~A1)*A2*(~A5)*A4*(~A6)*A3)+((~A1)*A2*(~A5)*(~A4)*A6*A3)+((~A1)*(~A2)*A4*(~A6)*A3)+((~A1)*(~A2)*(~A4)*A6*A3) , 
NAME: SLICE_X51Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A3*(~A2)*(~A5)*A4)+((~A6)*A1*(~A3)*(~A2)*(~A5))+((~A6)*(~A1)*A3*(~A2)*(~A5)*A4) , 
NAME: SLICE_X47Y118/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4*A2*A3)+(A5*A6*A4*(~A2)*A3*A1)+((~A5)*A6*A4*A2*A3*(~A1)) , 
NAME: SLICE_X49Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y118/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A2*(~A4))+(A6*(~A1)*A3*A2*A5*(~A4))+((~A6)*A1*A3*A2*(~A5)*(~A4)) , 
NAME: SLICE_X50Y118/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1*A3)+((~A4)*A1*(~A3)*A5)+((~A4)*A1*(~A3)*(~A5)*A6)+((~A4)*(~A1)*A5)+((~A4)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X49Y121/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A4*A6)+(A2*(~A1)*A4*(~A6)*A5)+(A2*(~A1)*(~A4)*A5)+((~A2)*A4*A6)+((~A2)*A4*(~A6)*A5)+((~A2)*(~A4)*A5) , 
NAME: SLICE_X50Y121/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2*A5)+(A3*(~A4)*A2*(~A5)*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A2*A5)+((~A3)*A2*(~A5)*A6)+((~A3)*(~A2)*A6) , 
NAME: SLICE_X50Y121/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1*A2)+(A6*A4*A1*(~A2)*A5)+(A6*A4*A1*(~A2)*(~A5)*A3)+(A6*A4*(~A1)*A2*A3)+(A6*A4*(~A1)*(~A2)*A5)+(A6*A4*(~A1)*(~A2)*(~A5)*A3)+(A6*(~A4)*A1*A2*(~A3))+(A6*(~A4)*A1*(~A2)*A5)+(A6*(~A4)*A1*(~A2)*(~A5)*A3)+(A6*(~A4)*(~A1)*(~A2)*A5)+(A6*(~A4)*(~A1)*(~A2)*(~A5)*A3)+((~A6)*A4*A1*A2)+((~A6)*A4*A1*(~A2)*A5*(~A3))+((~A6)*A4*(~A1)*A2*A3)+((~A6)*A4*(~A1)*(~A2)*A5*(~A3))+((~A6)*(~A4)*A1*A2*(~A3))+((~A6)*(~A4)*A1*(~A2)*A5*(~A3))+((~A6)*(~A4)*(~A1)*(~A2)*A5*(~A3)) , 
NAME: SLICE_X51Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A5)+(A4*A3*A2*(~A5)*A6)+(A4*A3*A2*(~A5)*(~A6)*A1)+(A4*A3*(~A2)*A5*A1)+(A4*A3*(~A2)*(~A5)*A6)+(A4*A3*(~A2)*(~A5)*(~A6)*A1)+(A4*(~A3)*A2*A5*(~A1))+(A4*(~A3)*A2*(~A5)*A6)+(A4*(~A3)*A2*(~A5)*(~A6)*A1)+(A4*(~A3)*(~A2)*(~A5)*A6)+(A4*(~A3)*(~A2)*(~A5)*(~A6)*A1)+((~A4)*A3*A2*A5)+((~A4)*A3*A2*(~A5)*A6*(~A1))+((~A4)*A3*(~A2)*A5*A1)+((~A4)*A3*(~A2)*(~A5)*A6*(~A1))+((~A4)*(~A3)*A2*A5*(~A1))+((~A4)*(~A3)*A2*(~A5)*A6*(~A1))+((~A4)*(~A3)*(~A2)*(~A5)*A6*(~A1)) , 
NAME: SLICE_X46Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1)*(~A3)*(~A4))+((~A6)*A5*(~A3)*(~A4))+((~A6)*(~A5)*(~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X48Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y118/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A4*(~A6))+(A2*(~A1)*A3*A4*A5*(~A6))+((~A2)*A1*A3*A4*(~A5)*(~A6)) , 
NAME: SLICE_X47Y118/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*(~A5))) , 
NAME: SLICE_X47Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y122/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3*A2)+(A4*(~A1)*A3*(~A2)*A6*A5)+(A4*(~A1)*(~A3)*A6*A5)+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A6*A5)+((~A4)*(~A3)*A6*A5) , 
NAME: SLICE_X49Y122/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A1*A4)+(A3*(~A2)*A1*(~A4)*A5*(~A6))+(A3*(~A2)*(~A1)*A5*(~A6))+((~A3)*A1*A4)+((~A3)*A1*(~A4)*A5*(~A6))+((~A3)*(~A1)*A5*(~A6)) , 
NAME: SLICE_X49Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y120/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A2*A3)+(A4*(~A1)*A2*(~A3)*A5*A6)+(A4*(~A1)*(~A2)*A5*A6)+((~A4)*A2*A3)+((~A4)*A2*(~A3)*A5*A6)+((~A4)*(~A2)*A5*A6) , 
NAME: SLICE_X48Y120/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A4*A5)+((~A3)*A4*A5) , 
NAME: SLICE_X53Y121/D6LUT, 
TYPE: LUT6, 

SLICE_X55Y122/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A6*A5)+((~A4)*A6*A5) , 
NAME: SLICE_X55Y122/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2)+((~A6)*(~A2)*A5)+((~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X48Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y118/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*(~A2)*A1*(~A3)*(~A5))) , 
NAME: SLICE_X51Y118/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y121/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2)+((~A3)*(~A2)*A1)+((~A3)*(~A2)*(~A1)*A5)+((~A3)*(~A2)*(~A1)*(~A5)*A6)+((~A3)*(~A2)*(~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X49Y121/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y117/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*(~A5))+(A1*(~A2)*A4*(~A5))+((~A1)*(~A2)*A4*(~A5)) , 
NAME: SLICE_X47Y117/A5LUT, 
TYPE: LUT5, 

SLICE_X55Y121/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A4*A5*(~A6))+(A1*A3*A2*A4*(~A5)*A6)+(A1*A3*(~A2))+(A1*(~A3)*A2)+(A1*(~A3)*(~A2)*A4*A5*(~A6))+(A1*(~A3)*(~A2)*A4*(~A5)*A6)+((~A1)*A4*A5*(~A6))+((~A1)*A4*(~A5)*A6) , 
NAME: SLICE_X55Y121/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y117/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*(~A3)*A6)+(A5*A1*(~A2)*A3*A6)+(A5*(~A1)*A4)+(A5*(~A1)*(~A4)*A2*(~A3)*A6)+(A5*(~A1)*(~A4)*(~A2)*A3*A6)+((~A5)*A1*A4)+((~A5)*A1*(~A4)*A2*(~A3)*A6)+((~A5)*A1*(~A4)*(~A2)*A3*A6)+((~A5)*(~A1)*A2*(~A3)*A6)+((~A5)*(~A1)*(~A2)*A3*A6) , 
NAME: SLICE_X52Y117/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y118/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*(~A5)*A1)+(A4*A3*(~A6)*A5*A1)+(A4*(~A3)*A2)+(A4*(~A3)*(~A2)*A6*(~A5)*A1)+(A4*(~A3)*(~A2)*(~A6)*A5*A1)+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A6*(~A5)*A1)+((~A4)*A3*(~A2)*(~A6)*A5*A1)+((~A4)*(~A3)*A6*(~A5)*A1)+((~A4)*(~A3)*(~A6)*A5*A1) , 
NAME: SLICE_X53Y118/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6)+(A1*A5*(~A6)*A2)+(A1*(~A5)*(~A6)*A2)+((~A1)*(~A6)*A2) , 
NAME: SLICE_X48Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6)+(A4*A5*(~A6)*A3)+(A4*(~A5)*(~A6)*A3)+((~A4)*(~A6)*A3) , 
NAME: SLICE_X50Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y117/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y117/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y117/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y117/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y119/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y119/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y119/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y119/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y119/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y119/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y120/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y120/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y120/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y120/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y120/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y120/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y114/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y114/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y115/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y115/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y117/CFF - 
CLASS: bel, 
NAME: SLICE_X45Y117/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y117/DFF - 
CLASS: bel, 
NAME: SLICE_X45Y117/DFF, 
TYPE: REG_INIT, 

SLICE_X45Y117/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y117/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y114/A5FF - 
CLASS: bel, 
NAME: SLICE_X40Y114/A5FF, 
TYPE: FF_INIT, 

SLICE_X40Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y114/B5FF - 
CLASS: bel, 
NAME: SLICE_X40Y114/B5FF, 
TYPE: FF_INIT, 

SLICE_X58Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X58Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X58Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X61Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X58Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X60Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X60Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X61Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X61Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X47Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X42Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X42Y118/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y118/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y118/B5FF - 
CLASS: bel, 
NAME: SLICE_X42Y118/B5FF, 
TYPE: FF_INIT, 

SLICE_X52Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y115/A5FF - 
CLASS: bel, 
NAME: SLICE_X47Y115/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y117/B5FF - 
CLASS: bel, 
NAME: SLICE_X45Y117/B5FF, 
TYPE: FF_INIT, 

SLICE_X58Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X57Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y113/B5FF - 
CLASS: bel, 
NAME: SLICE_X42Y113/B5FF, 
TYPE: FF_INIT, 

SLICE_X44Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X44Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X39Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X39Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X39Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X44Y119/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y119/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y118/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y118/A5FF, 
TYPE: FF_INIT, 

SLICE_X59Y122/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y122/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y124/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y124/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X58Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X56Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y119/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y119/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y120/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y120/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y119/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y119/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y114/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y114/DFF, 
TYPE: REG_INIT, 

SLICE_X47Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y114/DFF - 
CLASS: bel, 
NAME: SLICE_X48Y114/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X51Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y124/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y124/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y119/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y119/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y123/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y123/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y123/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y123/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X47Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y113/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y113/B5FF, 
TYPE: FF_INIT, 

RAMB36_X1Y24/RAMB36E1 - 
CLASS: bel, 
NAME: RAMB36_X1Y24/RAMB36E1, 
TYPE: RAMB36E1_RAMB36E1, 

RAMB36_X1Y23/RAMB36E1 - 
CLASS: bel, 
NAME: RAMB36_X1Y23/RAMB36E1, 
TYPE: RAMB36E1_RAMB36E1, 

SLICE_X47Y115/B5FF - 
CLASS: bel, 
NAME: SLICE_X47Y115/B5FF, 
TYPE: FF_INIT, 

SLICE_X54Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X44Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y112/CFF - 
CLASS: bel, 
NAME: SLICE_X45Y112/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y115/C5FF - 
CLASS: bel, 
NAME: SLICE_X41Y115/C5FF, 
TYPE: FF_INIT, 

SLICE_X41Y115/B5FF - 
CLASS: bel, 
NAME: SLICE_X41Y115/B5FF, 
TYPE: FF_INIT, 

SLICE_X41Y115/A5FF - 
CLASS: bel, 
NAME: SLICE_X41Y115/A5FF, 
TYPE: FF_INIT, 

SLICE_X44Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y112/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y112/A5FF, 
TYPE: FF_INIT, 

SLICE_X40Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y112/B5FF - 
CLASS: bel, 
NAME: SLICE_X44Y112/B5FF, 
TYPE: FF_INIT, 

SLICE_X50Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X53Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X40Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X54Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X49Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y114/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y114/DFF, 
TYPE: REG_INIT, 

SLICE_X49Y114/A5FF - 
CLASS: bel, 
NAME: SLICE_X49Y114/A5FF, 
TYPE: FF_INIT, 

SLICE_X46Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y119/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y119/BFF, 
TYPE: REG_INIT, 

SLICE_X51Y119/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y119/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y120/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y120/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y117/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y117/CFF, 
TYPE: REG_INIT, 

SLICE_X51Y119/DFF - 
CLASS: bel, 
NAME: SLICE_X51Y119/DFF, 
TYPE: REG_INIT, 

SLICE_X46Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y114/B5FF - 
CLASS: bel, 
NAME: SLICE_X49Y114/B5FF, 
TYPE: FF_INIT, 

SLICE_X48Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y124/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y124/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y122/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y122/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y122/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y122/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y123/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y123/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y120/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y120/BFF, 
TYPE: REG_INIT, 

SLICE_X51Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y122/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y122/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y124/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y124/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y124/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y124/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y124/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y124/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y120/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y120/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y122/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y122/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y122/A5FF - 
CLASS: bel, 
NAME: SLICE_X50Y122/A5FF, 
TYPE: FF_INIT, 

SLICE_X50Y117/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y117/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X57Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X57Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X57Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X57Y121/CFF - 
CLASS: bel, 
NAME: SLICE_X57Y121/CFF, 
TYPE: REG_INIT, 

SLICE_X57Y121/DFF - 
CLASS: bel, 
NAME: SLICE_X57Y121/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y121/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y121/CFF, 
TYPE: REG_INIT, 

SLICE_X44Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y120/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y120/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y121/DFF - 
CLASS: bel, 
NAME: SLICE_X48Y121/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y121/A5FF - 
CLASS: bel, 
NAME: SLICE_X48Y121/A5FF, 
TYPE: FF_INIT, 

SLICE_X50Y117/B5FF - 
CLASS: bel, 
NAME: SLICE_X50Y117/B5FF, 
TYPE: FF_INIT, 

SLICE_X48Y121/B5FF - 
CLASS: bel, 
NAME: SLICE_X48Y121/B5FF, 
TYPE: FF_INIT, 

SLICE_X57Y121/A5FF - 
CLASS: bel, 
NAME: SLICE_X57Y121/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y121/C5FF - 
CLASS: bel, 
NAME: SLICE_X48Y121/C5FF, 
TYPE: FF_INIT, 

SLICE_X46Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y116/A5FF - 
CLASS: bel, 
NAME: SLICE_X52Y116/A5FF, 
TYPE: FF_INIT, 

SLICE_X57Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X57Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X57Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X57Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X52Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X57Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y119/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y119/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y119/CFF - 
CLASS: bel, 
NAME: SLICE_X47Y119/CFF, 
TYPE: REG_INIT, 

SLICE_X47Y120/CFF - 
CLASS: bel, 
NAME: SLICE_X47Y120/CFF, 
TYPE: REG_INIT, 

SLICE_X47Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y120/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y120/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X56Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y119/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y119/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y119/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y119/CFF, 
TYPE: REG_INIT, 

SLICE_X44Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X58Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X58Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y119/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y119/DFF, 
TYPE: REG_INIT, 

SLICE_X58Y122/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y122/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y124/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y124/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y122/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y122/BFF, 
TYPE: REG_INIT, 

SLICE_X58Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y121/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y121/CFF, 
TYPE: REG_INIT, 

SLICE_X56Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y122/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y122/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y122/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y122/DFF, 
TYPE: REG_INIT, 

SLICE_X60Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y119/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y119/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y119/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y119/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y121/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y121/CFF, 
TYPE: REG_INIT, 

SLICE_X57Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y119/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y119/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y120/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y120/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y120/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y120/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y120/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y120/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y120/C5FF - 
CLASS: bel, 
NAME: SLICE_X55Y120/C5FF, 
TYPE: FF_INIT, 

SLICE_X53Y119/A5FF - 
CLASS: bel, 
NAME: SLICE_X53Y119/A5FF, 
TYPE: FF_INIT, 

SLICE_X55Y120/D5FF - 
CLASS: bel, 
NAME: SLICE_X55Y120/D5FF, 
TYPE: FF_INIT, 

SLICE_X53Y119/B5FF - 
CLASS: bel, 
NAME: SLICE_X53Y119/B5FF, 
TYPE: FF_INIT, 

SLICE_X50Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y117/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y117/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y119/C5FF - 
CLASS: bel, 
NAME: SLICE_X53Y119/C5FF, 
TYPE: FF_INIT, 

SLICE_X56Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y118/A5FF - 
CLASS: bel, 
NAME: SLICE_X50Y118/A5FF, 
TYPE: FF_INIT, 

SLICE_X53Y117/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y117/DFF, 
TYPE: REG_INIT, 

SLICE_X49Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X57Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y120/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y120/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X51Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X57Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y120/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y120/CFF, 
TYPE: REG_INIT, 

SLICE_X51Y120/DFF - 
CLASS: bel, 
NAME: SLICE_X51Y120/DFF, 
TYPE: REG_INIT, 

SLICE_X57Y120/BFF - 
CLASS: bel, 
NAME: SLICE_X57Y120/BFF, 
TYPE: REG_INIT, 

SLICE_X51Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y122/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y122/BFF, 
TYPE: REG_INIT, 

SLICE_X57Y120/CFF - 
CLASS: bel, 
NAME: SLICE_X57Y120/CFF, 
TYPE: REG_INIT, 

SLICE_X52Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y122/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y122/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X57Y120/DFF - 
CLASS: bel, 
NAME: SLICE_X57Y120/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y118/A5FF - 
CLASS: bel, 
NAME: SLICE_X53Y118/A5FF, 
TYPE: FF_INIT, 

SLICE_X53Y118/B5FF - 
CLASS: bel, 
NAME: SLICE_X53Y118/B5FF, 
TYPE: FF_INIT, 

SLICE_X49Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y115/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y115/A5FF, 
TYPE: FF_INIT, 

SLICE_X53Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X56Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X57Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X56Y117/CFF - 
CLASS: bel, 
NAME: SLICE_X56Y117/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y117/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y117/CFF, 
TYPE: REG_INIT, 

SLICE_X57Y119/BFF - 
CLASS: bel, 
NAME: SLICE_X57Y119/BFF, 
TYPE: REG_INIT, 

SLICE_X57Y119/CFF - 
CLASS: bel, 
NAME: SLICE_X57Y119/CFF, 
TYPE: REG_INIT, 

SLICE_X57Y119/DFF - 
CLASS: bel, 
NAME: SLICE_X57Y119/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y122/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y122/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y122/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y122/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y122/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y122/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y122/DFF - 
CLASS: bel, 
NAME: SLICE_X54Y122/DFF, 
TYPE: REG_INIT, 

SLICE_X54Y122/A5FF - 
CLASS: bel, 
NAME: SLICE_X54Y122/A5FF, 
TYPE: FF_INIT, 

SLICE_X53Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y122/B5FF - 
CLASS: bel, 
NAME: SLICE_X54Y122/B5FF, 
TYPE: FF_INIT, 

SLICE_X53Y121/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y121/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X53Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X53Y116/C5FF - 
CLASS: bel, 
NAME: SLICE_X53Y116/C5FF, 
TYPE: FF_INIT, 

SLICE_X53Y116/D5FF - 
CLASS: bel, 
NAME: SLICE_X53Y116/D5FF, 
TYPE: FF_INIT, 

SLICE_X56Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X56Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y117/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y117/DFF, 
TYPE: REG_INIT, 

SLICE_X51Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X56Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X51Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y119/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y119/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y119/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y119/BFF, 
TYPE: REG_INIT, 

SLICE_X56Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y121/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y121/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X56Y121/BFF - 
CLASS: bel, 
NAME: SLICE_X56Y121/BFF, 
TYPE: REG_INIT, 

SLICE_X56Y121/CFF - 
CLASS: bel, 
NAME: SLICE_X56Y121/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y119/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y119/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y119/DFF - 
CLASS: bel, 
NAME: SLICE_X50Y119/DFF, 
TYPE: REG_INIT, 

SLICE_X56Y120/AFF - 
CLASS: bel, 
NAME: SLICE_X56Y120/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y121/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y121/CFF, 
TYPE: REG_INIT, 

SLICE_X56Y120/BFF - 
CLASS: bel, 
NAME: SLICE_X56Y120/BFF, 
TYPE: REG_INIT, 

SLICE_X56Y120/CFF - 
CLASS: bel, 
NAME: SLICE_X56Y120/CFF, 
TYPE: REG_INIT, 

SLICE_X56Y121/DFF - 
CLASS: bel, 
NAME: SLICE_X56Y121/DFF, 
TYPE: REG_INIT, 

SLICE_X51Y121/DFF - 
CLASS: bel, 
NAME: SLICE_X51Y121/DFF, 
TYPE: REG_INIT, 

SLICE_X47Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y120/DFF - 
CLASS: bel, 
NAME: SLICE_X56Y120/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y118/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y118/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y118/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y118/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y118/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y118/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y118/A5FF - 
CLASS: bel, 
NAME: SLICE_X55Y118/A5FF, 
TYPE: FF_INIT, 

SLICE_X51Y118/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y118/CFF, 
TYPE: REG_INIT, 

SLICE_X51Y117/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y117/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y115/A5FF - 
CLASS: bel, 
NAME: SLICE_X46Y115/A5FF, 
TYPE: FF_INIT, 

SLICE_X43Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X49Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X50Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y113/AFF, 
TYPE: REG_INIT, 

