library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity IO is
	generic (
        larguraDados : natural := 8;
    );
	port
	(
		-- Input ports
		A	: in  std_logic_vector(larguraDados-1 DOWNTO 0);
		B	: in   std_logic_vector(larguraDados-1 DOWNTO 0);
		FUNC	: in std_logic_vector(FUNCSIZE-1 DOWNTO 0);

		-- Output ports
		Y	: out std_logic_vector(larguraDados-1 DOWNTO 0);
		Zero	: out std_logic;
		Igual	: out std_logic
	);
end entity;



-- Library Clause(s) (optional)
-- Use Clause(s) (optional)

architecture sum of SOMADOR is
signal Zero_var : STD_LOGIC_VECTOR(larguraDados-1 DOWNTO 0);
begin
	Zero_var <= (others => '0');
	Y <=  STD_LOGIC_VECTOR(unsigned(A) + unsigned(B)) when (FUNC = "00") else 
	
			STD_LOGIC_VECTOR(unsigned(A) - unsigned(B)) when (FUNC = "01") else (others => 'Z');
			
	Igual <= '1' when ((A = B) and (FUNC = "11")) else '0';
	Zero <= '1' when (Y = Zero_var) else '0';
end architecture;


