{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732135735543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732135735544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 23:48:55 2024 " "Processing started: Wed Nov 20 23:48:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732135735544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732135735544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul " "Command: quartus_map --read_settings_files=on --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732135735544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732135736029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732135736029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/omdazz_calcul_top.v 4 4 " "Found 4 design units, including 4 entities, in source file src/omdazz_calcul_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Omdazz_calcul_top " "Found entity 1: Omdazz_calcul_top" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732135747140 ""} { "Info" "ISGN_ENTITY_NAME" "2 KEY_ADD " "Found entity 2: KEY_ADD" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732135747140 ""} { "Info" "ISGN_ENTITY_NAME" "3 CALCUL " "Found entity 3: CALCUL" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732135747140 ""} { "Info" "ISGN_ENTITY_NAME" "4 Buzzer " "Found entity 4: Buzzer" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732135747140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732135747140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0 " "Found entity 1: pll_0" {  } { { "pll_0.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/pll_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732135747143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732135747143 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASDO_EPCS4 Omdazz_calcul_top.v(110) " "Verilog HDL Implicit Net warning at Omdazz_calcul_top.v(110): created implicit net for \"ASDO_EPCS4\"" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732135747144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nCSO_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL Implicit Net warning at Omdazz_calcul_top.v(111): created implicit net for \"nCSO_EPCS4\"" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732135747144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DCLK_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL Implicit Net warning at Omdazz_calcul_top.v(111): created implicit net for \"DCLK_EPCS4\"" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732135747144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Omdazz_calcul_top " "Elaborating entity \"Omdazz_calcul_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732135747198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ASDO_EPCS4 Omdazz_calcul_top.v(110) " "Verilog HDL or VHDL warning at Omdazz_calcul_top.v(110): object \"ASDO_EPCS4\" assigned a value but never read" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732135747199 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nCSO_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL or VHDL warning at Omdazz_calcul_top.v(111): object \"nCSO_EPCS4\" assigned a value but never read" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732135747199 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DCLK_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL or VHDL warning at Omdazz_calcul_top.v(111): object \"DCLK_EPCS4\" assigned a value but never read" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732135747199 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 10 Omdazz_calcul_top.v(112) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(112): truncated value with size 13 to match size of target (10)" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732135747200 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG_2 Omdazz_calcul_top.v(44) " "Output port \"SEG_2\" at Omdazz_calcul_top.v(44) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747200 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD1_RS Omdazz_calcul_top.v(51) " "Output port \"LCD1_RS\" at Omdazz_calcul_top.v(51) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747201 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD2_RW Omdazz_calcul_top.v(52) " "Output port \"LCD2_RW\" at Omdazz_calcul_top.v(52) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747201 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD3_E Omdazz_calcul_top.v(53) " "Output port \"LCD3_E\" at Omdazz_calcul_top.v(53) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747201 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD4_D0 Omdazz_calcul_top.v(54) " "Output port \"LCD4_D0\" at Omdazz_calcul_top.v(54) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747201 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD5_D1 Omdazz_calcul_top.v(55) " "Output port \"LCD5_D1\" at Omdazz_calcul_top.v(55) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747201 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD6_D2 Omdazz_calcul_top.v(56) " "Output port \"LCD6_D2\" at Omdazz_calcul_top.v(56) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747201 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD7_D3 Omdazz_calcul_top.v(57) " "Output port \"LCD7_D3\" at Omdazz_calcul_top.v(57) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747201 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD8_D4 Omdazz_calcul_top.v(58) " "Output port \"LCD8_D4\" at Omdazz_calcul_top.v(58) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747201 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD9_D5 Omdazz_calcul_top.v(59) " "Output port \"LCD9_D5\" at Omdazz_calcul_top.v(59) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747201 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD10_D6 Omdazz_calcul_top.v(60) " "Output port \"LCD10_D6\" at Omdazz_calcul_top.v(60) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747202 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD11_D7 Omdazz_calcul_top.v(61) " "Output port \"LCD11_D7\" at Omdazz_calcul_top.v(61) has no driver" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732135747202 "|Omdazz_calcul_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_ADD KEY_ADD:KEY_ADD_inst " "Elaborating entity \"KEY_ADD\" for hierarchy \"KEY_ADD:KEY_ADD_inst\"" {  } { { "src/Omdazz_calcul_top.v" "KEY_ADD_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732135747220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer Buzzer:Buzzer_440Hz_inst " "Elaborating entity \"Buzzer\" for hierarchy \"Buzzer:Buzzer_440Hz_inst\"" {  } { { "src/Omdazz_calcul_top.v" "Buzzer_440Hz_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732135747230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Omdazz_calcul_top.v(298) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(298): truncated value with size 32 to match size of target (21)" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732135747231 "|Omdazz_calcul_top|Buzzer:Buzzer_440Hz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CALCUL CALCUL:CALCUL_inst " "Elaborating entity \"CALCUL\" for hierarchy \"CALCUL:CALCUL_inst\"" {  } { { "src/Omdazz_calcul_top.v" "CALCUL_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732135747239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Omdazz_calcul_top.v(245) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(245): truncated value with size 32 to match size of target (4)" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732135747240 "|Omdazz_calcul_top|CALCUL:CALCUL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Omdazz_calcul_top.v(248) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(248): truncated value with size 32 to match size of target (4)" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732135747240 "|Omdazz_calcul_top|CALCUL:CALCUL_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732135747668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS_CLOCK GND " "Pin \"PS_CLOCK\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|PS_CLOCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS_DATA GND " "Pin \"PS_DATA\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|PS_DATA"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR GND " "Pin \"IR\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|IR"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HSYNC GND " "Pin \"VGA_HSYNC\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|VGA_HSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VSYNC GND " "Pin \"VGA_VSYNC\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|VGA_VSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G GND " "Pin \"VGA_G\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|VGA_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R GND " "Pin \"VGA_R\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|VGA_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG_1 GND " "Pin \"DIG_1\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|DIG_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG_2 GND " "Pin \"DIG_2\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|DIG_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG_3 GND " "Pin \"DIG_3\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|DIG_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG_4 GND " "Pin \"DIG_4\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|DIG_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_0 GND " "Pin \"SEG_0\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|SEG_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_1 GND " "Pin \"SEG_1\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|SEG_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_2 GND " "Pin \"SEG_2\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|SEG_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_3 GND " "Pin \"SEG_3\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|SEG_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_4 GND " "Pin \"SEG_4\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|SEG_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_5 GND " "Pin \"SEG_5\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|SEG_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_6 GND " "Pin \"SEG_6\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|SEG_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_7 GND " "Pin \"SEG_7\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|SEG_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1_RS GND " "Pin \"LCD1_RS\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD1_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2_RW GND " "Pin \"LCD2_RW\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD2_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3_E GND " "Pin \"LCD3_E\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD3_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD4_D0 GND " "Pin \"LCD4_D0\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD4_D0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD5_D1 GND " "Pin \"LCD5_D1\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD5_D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD6_D2 GND " "Pin \"LCD6_D2\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD6_D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD7_D3 GND " "Pin \"LCD7_D3\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD7_D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD8_D4 GND " "Pin \"LCD8_D4\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD8_D4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD9_D5 GND " "Pin \"LCD9_D5\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD9_D5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD10_D6 GND " "Pin \"LCD10_D6\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD10_D6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD11_D7 GND " "Pin \"LCD11_D7\" is stuck at GND" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732135747720 "|Omdazz_calcul_top|LCD11_D7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732135747720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732135747790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732135748282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732135748282 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732135748331 "|Omdazz_calcul_top|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_BUT " "No output dependent on input pin \"RESET_BUT\"" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732135748331 "|Omdazz_calcul_top|RESET_BUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732135748331 "|Omdazz_calcul_top|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732135748331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "325 " "Implemented 325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732135748332 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732135748332 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "42 " "Implemented 42 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1732135748332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732135748332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732135748332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732135748346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 23:49:08 2024 " "Processing ended: Wed Nov 20 23:49:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732135748346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732135748346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732135748346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732135748346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1732135749756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732135749756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 23:49:09 2024 " "Processing started: Wed Nov 20 23:49:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732135749756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732135749756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732135749757 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732135749894 ""}
{ "Info" "0" "" "Project  = Omdazz_CyclIV_Calcul" {  } {  } 0 0 "Project  = Omdazz_CyclIV_Calcul" 0 0 "Fitter" 0 0 1732135749894 ""}
{ "Info" "0" "" "Revision = Omdazz_CyclIV_Calcul" {  } {  } 0 0 "Revision = Omdazz_CyclIV_Calcul" 0 0 "Fitter" 0 0 1732135749894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732135749965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732135749966 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Omdazz_CyclIV_Calcul EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Omdazz_CyclIV_Calcul\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732135749993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732135750040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732135750040 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732135750157 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732135750324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732135750324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732135750324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732135750324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732135750327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732135750327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732135750327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732135750327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732135750327 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732135750327 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732135750329 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 86 " "No exact pin location assignment(s) for 1 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1732135750578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Omdazz_CyclIV_Calcul.sdc " "Synopsys Design Constraints File file not found: 'Omdazz_CyclIV_Calcul.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732135750809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732135750811 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732135750815 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1732135750816 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732135750817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node FPGA_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732135750845 ""}  } { { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732135750845 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732135751065 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732135751066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732135751066 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732135751067 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732135751068 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732135751069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732135751069 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732135751069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732135751088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1732135751089 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732135751089 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1732135751101 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1732135751101 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732135751101 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1732135751102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 7 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1732135751102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1732135751102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1732135751102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 13 0 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1732135751102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 10 0 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1732135751102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 1 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1732135751102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 12 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1732135751102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1732135751102 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732135751102 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ASDO_EPCS4 " "Node \"ASDO_EPCS4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASDO_EPCS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1732135751141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_EPCS4 " "Node \"DATA_EPCS4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_EPCS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1732135751141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK_EPCS4 " "Node \"DCLK_EPCS4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK_EPCS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1732135751141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nCSO_EPCS4 " "Node \"nCSO_EPCS4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCSO_EPCS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1732135751141 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1732135751141 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732135751141 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1732135751146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732135751632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732135751705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732135751717 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732135752837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732135752837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732135753108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1732135753521 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732135753521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1732135753880 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732135753880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732135753884 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1732135754024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732135754032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732135754209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732135754210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732135754420 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732135754841 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1732135755096 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "49 Cyclone IV E " "49 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY2 3.3-V LVCMOS 89 " "Pin KEY2 uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { KEY2 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_BUT 3.3-V LVCMOS 25 " "Pin RESET_BUT uses I/O standard 3.3-V LVCMOS at 25" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { RESET_BUT } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_BUT" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVCMOS 115 " "Pin UART_RXD uses I/O standard 3.3-V LVCMOS at 115" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3-V LVCMOS 112 " "Pin SCL uses I/O standard 3.3-V LVCMOS at 112" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3-V LVCMOS 113 " "Pin SDA uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SCL 3.3-V LVCMOS 99 " "Pin I2C_SCL uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { I2C_SCL } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDA 3.3-V LVCMOS 98 " "Pin I2C_SDA uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { I2C_SDA } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ0 3.3-V LVCMOS 28 " "Pin S_DQ0 uses I/O standard 3.3-V LVCMOS at 28" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ0 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ0" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ1 3.3-V LVCMOS 30 " "Pin S_DQ1 uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ1 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ1" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ2 3.3-V LVCMOS 31 " "Pin S_DQ2 uses I/O standard 3.3-V LVCMOS at 31" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ2 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ2" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ3 3.3-V LVCMOS 32 " "Pin S_DQ3 uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ3 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ3" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ4 3.3-V LVCMOS 33 " "Pin S_DQ4 uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ4 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ4" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ5 3.3-V LVCMOS 34 " "Pin S_DQ5 uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ5 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ5" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ6 3.3-V LVCMOS 38 " "Pin S_DQ6 uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ6 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ6" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ7 3.3-V LVCMOS 39 " "Pin S_DQ7 uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ7 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ7" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ8 3.3-V LVCMOS 54 " "Pin S_DQ8 uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ8 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ8" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ9 3.3-V LVCMOS 53 " "Pin S_DQ9 uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ9 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ9" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ10 3.3-V LVCMOS 52 " "Pin S_DQ10 uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ10 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ10" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ11 3.3-V LVCMOS 51 " "Pin S_DQ11 uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ11 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ11" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ12 3.3-V LVCMOS 50 " "Pin S_DQ12 uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ12 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ12" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ13 3.3-V LVCMOS 49 " "Pin S_DQ13 uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ13 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ13" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ14 3.3-V LVCMOS 46 " "Pin S_DQ14 uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ14 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ14" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DQ15 3.3-V LVCMOS 44 " "Pin S_DQ15 uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ15 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ15" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A0 3.3-V LVCMOS 76 " "Pin S_A0 uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A0 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A0" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A1 3.3-V LVCMOS 77 " "Pin S_A1 uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A1 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A1" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A2 3.3-V LVCMOS 80 " "Pin S_A2 uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A2 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A2" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A3 3.3-V LVCMOS 83 " "Pin S_A3 uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A3 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A3" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A4 3.3-V LVCMOS 68 " "Pin S_A4 uses I/O standard 3.3-V LVCMOS at 68" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A4 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A4" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A5 3.3-V LVCMOS 67 " "Pin S_A5 uses I/O standard 3.3-V LVCMOS at 67" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A5 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A5" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A6 3.3-V LVCMOS 66 " "Pin S_A6 uses I/O standard 3.3-V LVCMOS at 66" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A6 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A6" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A7 3.3-V LVCMOS 65 " "Pin S_A7 uses I/O standard 3.3-V LVCMOS at 65" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A7 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A7" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A8 3.3-V LVCMOS 64 " "Pin S_A8 uses I/O standard 3.3-V LVCMOS at 64" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A8 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A8" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A9 3.3-V LVCMOS 60 " "Pin S_A9 uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A9 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A9" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A10 3.3-V LVCMOS 75 " "Pin S_A10 uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A10 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A10" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_A11 3.3-V LVCMOS 59 " "Pin S_A11 uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A11 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A11" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_BS0 3.3-V LVCMOS 73 " "Pin SD_BS0 uses I/O standard 3.3-V LVCMOS at 73" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_BS0 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS0" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_BS1 3.3-V LVCMOS 74 " "Pin SD_BS1 uses I/O standard 3.3-V LVCMOS at 74" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_BS1 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS1" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_LDQM 3.3-V LVCMOS 42 " "Pin SD_LDQM uses I/O standard 3.3-V LVCMOS at 42" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_LDQM } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_LDQM" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_UDQM 3.3-V LVCMOS 55 " "Pin SD_UDQM uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_UDQM } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_UDQM" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CKE 3.3-V LVCMOS 58 " "Pin SD_CKE uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_CKE } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CKE" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CLK 3.3-V LVCMOS 43 " "Pin SD_CLK uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_CLK } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CS 3.3-V LVCMOS 72 " "Pin SD_CS uses I/O standard 3.3-V LVCMOS at 72" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_CS } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CS" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_RAS 3.3-V LVCMOS 71 " "Pin SD_RAS uses I/O standard 3.3-V LVCMOS at 71" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_RAS } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_RAS" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CAS 3.3-V LVCMOS 70 " "Pin SD_CAS uses I/O standard 3.3-V LVCMOS at 70" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_CAS } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CAS" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WE 3.3-V LVCMOS 69 " "Pin SD_WE uses I/O standard 3.3-V LVCMOS at 69" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_WE } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WE" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_CLK 3.3-V LVCMOS 23 " "Pin FPGA_CLK uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVCMOS 88 " "Pin KEY1 uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY4 3.3-V LVCMOS 91 " "Pin KEY4 uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { KEY4 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY3 3.3-V LVCMOS 90 " "Pin KEY3 uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { KEY3 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732135755109 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1732135755109 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "42 " "Following 42 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SCL a permanently disabled " "Pin SCL has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA a permanently disabled " "Pin SDA has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SCL a permanently disabled " "Pin I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { I2C_SCL } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDA a permanently disabled " "Pin I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { I2C_SDA } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ0 a permanently disabled " "Pin S_DQ0 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ0 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ0" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ1 a permanently disabled " "Pin S_DQ1 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ1 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ1" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ2 a permanently disabled " "Pin S_DQ2 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ2 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ2" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ3 a permanently disabled " "Pin S_DQ3 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ3 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ3" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ4 a permanently disabled " "Pin S_DQ4 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ4 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ4" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ5 a permanently disabled " "Pin S_DQ5 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ5 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ5" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ6 a permanently disabled " "Pin S_DQ6 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ6 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ6" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ7 a permanently disabled " "Pin S_DQ7 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ7 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ7" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ8 a permanently disabled " "Pin S_DQ8 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ8 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ8" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ9 a permanently disabled " "Pin S_DQ9 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ9 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ9" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ10 a permanently disabled " "Pin S_DQ10 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ10 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ10" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ11 a permanently disabled " "Pin S_DQ11 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ11 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ11" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ12 a permanently disabled " "Pin S_DQ12 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ12 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ12" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ13 a permanently disabled " "Pin S_DQ13 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ13 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ13" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ14 a permanently disabled " "Pin S_DQ14 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ14 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ14" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_DQ15 a permanently disabled " "Pin S_DQ15 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_DQ15 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ15" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A0 a permanently disabled " "Pin S_A0 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A0 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A0" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A1 a permanently disabled " "Pin S_A1 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A1 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A1" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A2 a permanently disabled " "Pin S_A2 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A2 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A2" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A3 a permanently disabled " "Pin S_A3 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A3 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A3" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A4 a permanently disabled " "Pin S_A4 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A4 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A4" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A5 a permanently disabled " "Pin S_A5 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A5 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A5" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A6 a permanently disabled " "Pin S_A6 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A6 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A6" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A7 a permanently disabled " "Pin S_A7 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A7 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A7" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A8 a permanently disabled " "Pin S_A8 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A8 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A8" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A9 a permanently disabled " "Pin S_A9 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A9 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A9" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A10 a permanently disabled " "Pin S_A10 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A10 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A10" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "S_A11 a permanently disabled " "Pin S_A11 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { S_A11 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A11" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_BS0 a permanently disabled " "Pin SD_BS0 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_BS0 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS0" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_BS1 a permanently disabled " "Pin SD_BS1 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_BS1 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS1" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_LDQM a permanently disabled " "Pin SD_LDQM has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_LDQM } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_LDQM" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_UDQM a permanently disabled " "Pin SD_UDQM has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_UDQM } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_UDQM" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CKE a permanently disabled " "Pin SD_CKE has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_CKE } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CKE" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CLK a permanently disabled " "Pin SD_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_CLK } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CS a permanently disabled " "Pin SD_CS has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_CS } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CS" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_RAS a permanently disabled " "Pin SD_RAS has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_RAS } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_RAS" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CAS a permanently disabled " "Pin SD_CAS has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_CAS } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CAS" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_WE a permanently disabled " "Pin SD_WE has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { SD_WE } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WE" } } } } { "src/Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/src/Omdazz_calcul_top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Progect/classroom/Wersall_Lione/Project_3/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732135755113 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1732135755113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Progect/classroom/Wersall_Lione/Project_3/output_files/Omdazz_CyclIV_Calcul.fit.smsg " "Generated suppressed messages file C:/Progect/classroom/Wersall_Lione/Project_3/output_files/Omdazz_CyclIV_Calcul.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732135755186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5528 " "Peak virtual memory: 5528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732135755510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 23:49:15 2024 " "Processing ended: Wed Nov 20 23:49:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732135755510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732135755510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732135755510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732135755510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732135756809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732135756809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 23:49:16 2024 " "Processing started: Wed Nov 20 23:49:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732135756809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732135756809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732135756810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1732135757153 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732135757457 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732135757476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732135757625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 23:49:17 2024 " "Processing ended: Wed Nov 20 23:49:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732135757625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732135757625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732135757625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732135757625 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732135758237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732135759021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732135759022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 23:49:18 2024 " "Processing started: Wed Nov 20 23:49:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732135759022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732135759022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul " "Command: quartus_sta Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732135759022 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732135759171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732135759368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732135759368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135759418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135759418 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Omdazz_CyclIV_Calcul.sdc " "Synopsys Design Constraints File file not found: 'Omdazz_CyclIV_Calcul.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1732135759581 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135759582 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK FPGA_CLK " "create_clock -period 1.000 -name FPGA_CLK FPGA_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732135759583 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732135759583 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732135759585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732135759585 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732135759586 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732135759594 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732135759617 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732135759617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.040 " "Worst-case setup slack is -4.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135759620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135759620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.040            -392.387 FPGA_CLK  " "   -4.040            -392.387 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135759620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135759620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135759623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135759623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 FPGA_CLK  " "    0.453               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135759623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135759623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732135759627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732135759631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135759633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135759633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.927 FPGA_CLK  " "   -3.000            -182.927 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135759633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135759633 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732135759661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732135759681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732135759946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732135760000 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732135760009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732135760009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.771 " "Worst-case setup slack is -3.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.771            -360.844 FPGA_CLK  " "   -3.771            -360.844 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135760012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 FPGA_CLK  " "    0.401               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135760017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732135760021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732135760025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.927 FPGA_CLK  " "   -3.000            -182.927 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135760029 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732135760059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732135760173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732135760175 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732135760175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.183 " "Worst-case setup slack is -1.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.183            -103.118 FPGA_CLK  " "   -1.183            -103.118 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135760185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 FPGA_CLK  " "    0.186               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135760195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732135760200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732135760204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -160.920 FPGA_CLK  " "   -3.000            -160.920 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732135760207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732135760207 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732135760667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732135760668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732135760728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 23:49:20 2024 " "Processing ended: Wed Nov 20 23:49:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732135760728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732135760728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732135760728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732135760728 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732135761398 ""}
