Analysis & Synthesis report for OLED128x32
Thu Nov 28 11:59:54 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |OLED128x32|TSL2561:u1|IICState
  9. State Machine - |OLED128x32|TSL2561:u1|i2c_master:u0|state
 10. State Machine - |OLED128x32|i2c_master:u0|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: i2c_master:u0
 17. Parameter Settings for User Entity Instance: TSL2561:u1|i2c_master:u0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 42. Port Connectivity Checks: "DHT11:u2"
 43. Port Connectivity Checks: "TSL2561:u1|i2c_master:u0"
 44. Port Connectivity Checks: "TSL2561:u1"
 45. Port Connectivity Checks: "i2c_master:u0"
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 28 11:59:54 2019        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; OLED128x32                                   ;
; Top-level Entity Name              ; OLED128x32                                   ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 3,929                                        ;
;     Total combinational functions  ; 3,899                                        ;
;     Dedicated logic registers      ; 704                                          ;
; Total registers                    ; 704                                          ;
; Total pins                         ; 109                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16Q240C8       ;                    ;
; Top-level entity name                                                      ; OLED128x32         ; OLED128x32         ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; OLED128x32.vhd                   ; yes             ; User VHDL File               ; D:/108選手日誌/!!比賽用/!!!第二題/official/OLED128x32.vhd             ;
; i2c_master.vhd                   ; yes             ; User VHDL File               ; D:/108選手日誌/!!比賽用/!!!第二題/official/i2c_master.vhd             ;
; tsl2561.vhd                      ; yes             ; Auto-Found VHDL File         ; D:/108選手日誌/!!比賽用/!!!第二題/official/tsl2561.vhd                ;
; dht11.vhd                        ; yes             ; Auto-Found VHDL File         ; D:/108選手日誌/!!比賽用/!!!第二題/official/dht11.vhd                  ;
; dht11_basic.vhd                  ; yes             ; Auto-Found VHDL File         ; D:/108選手日誌/!!比賽用/!!!第二題/official/dht11_basic.vhd            ;
; cmd_rom.v                        ; yes             ; Auto-Found Verilog HDL File  ; D:/108選手日誌/!!比賽用/!!!第二題/official/cmd_rom.v                  ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf        ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/lpm_divide_3bm.tdf      ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/sign_div_unsign_1nh.tdf ;
; db/alt_u_div_d8f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_d8f.tdf       ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/add_sub_unc.tdf         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/add_sub_vnc.tdf         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/lpm_divide_mhm.tdf      ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/sign_div_unsign_nlh.tdf ;
; db/alt_u_div_p5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_p5f.tdf       ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/lpm_divide_jhm.tdf      ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/sign_div_unsign_klh.tdf ;
; db/alt_u_div_j5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/alt_u_div_j5f.tdf       ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/108選手日誌/!!比賽用/!!!第二題/official/db/lpm_divide_0jm.tdf      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,929 ;
;                                             ;       ;
; Total combinational functions               ; 3899  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1575  ;
;     -- 3 input functions                    ; 912   ;
;     -- <=2 input functions                  ; 1412  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2899  ;
;     -- arithmetic mode                      ; 1000  ;
;                                             ;       ;
; Total registers                             ; 704   ;
;     -- Dedicated logic registers            ; 704   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 109   ;
; Maximum fan-out node                        ; ck_1M ;
; Maximum fan-out                             ; 318   ;
; Total fan-out                               ; 14049 ;
; Average fan-out                             ; 2.91  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |OLED128x32                            ; 3899 (1816)       ; 704 (480)    ; 0           ; 0            ; 0       ; 0         ; 109  ; 0            ; |OLED128x32                                                                                                  ; work         ;
;    |DHT11:u2|                          ; 296 (36)          ; 110 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|DHT11:u2                                                                                         ;              ;
;       |DHT11_BASIC:u0|                 ; 260 (260)         ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|DHT11:u2|DHT11_BASIC:u0                                                                          ;              ;
;    |TSL2561:u1|                        ; 197 (108)         ; 82 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|TSL2561:u1                                                                                       ;              ;
;       |i2c_master:u0|                  ; 89 (89)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|TSL2561:u1|i2c_master:u0                                                                         ;              ;
;    |cmd_rom:u9|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|cmd_rom:u9                                                                                       ;              ;
;    |i2c_master:u0|                     ; 78 (78)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|i2c_master:u0                                                                                    ;              ;
;    |lpm_divide:Div0|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div0                                                                                  ;              ;
;       |lpm_divide_0jm:auto_generated|  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Div10|                  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div10                                                                                 ;              ;
;       |lpm_divide_mhm:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div10|lpm_divide_mhm:auto_generated                                                   ;              ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div10|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider                       ;              ;
;             |alt_u_div_p5f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div10|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider ;              ;
;    |lpm_divide:Div11|                  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div11                                                                                 ;              ;
;       |lpm_divide_jhm:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div11|lpm_divide_jhm:auto_generated                                                   ;              ;
;          |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div11|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                       ;              ;
;             |alt_u_div_j5f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div11|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider ;              ;
;    |lpm_divide:Div1|                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div1                                                                                  ;              ;
;       |lpm_divide_mhm:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div1|lpm_divide_mhm:auto_generated                                                    ;              ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider                        ;              ;
;             |alt_u_div_p5f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider  ;              ;
;    |lpm_divide:Div2|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div2                                                                                  ;              ;
;       |lpm_divide_jhm:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                    ;              ;
;          |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                        ;              ;
;             |alt_u_div_j5f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider  ;              ;
;    |lpm_divide:Div3|                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div3                                                                                  ;              ;
;       |lpm_divide_0jm:auto_generated|  ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div3|lpm_divide_0jm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Div4|                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div4                                                                                  ;              ;
;       |lpm_divide_mhm:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div4|lpm_divide_mhm:auto_generated                                                    ;              ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div4|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider                        ;              ;
;             |alt_u_div_p5f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div4|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider  ;              ;
;    |lpm_divide:Div5|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div5                                                                                  ;              ;
;       |lpm_divide_jhm:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div5|lpm_divide_jhm:auto_generated                                                    ;              ;
;          |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                        ;              ;
;             |alt_u_div_j5f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider  ;              ;
;    |lpm_divide:Div6|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div6                                                                                  ;              ;
;       |lpm_divide_0jm:auto_generated|  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div6|lpm_divide_0jm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div6|lpm_divide_0jm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div6|lpm_divide_0jm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Div7|                   ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div7                                                                                  ;              ;
;       |lpm_divide_mhm:auto_generated|  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div7|lpm_divide_mhm:auto_generated                                                    ;              ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div7|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider                        ;              ;
;             |alt_u_div_p5f:divider|    ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div7|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider  ;              ;
;    |lpm_divide:Div8|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div8                                                                                  ;              ;
;       |lpm_divide_jhm:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div8|lpm_divide_jhm:auto_generated                                                    ;              ;
;          |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                        ;              ;
;             |alt_u_div_j5f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider  ;              ;
;    |lpm_divide:Div9|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div9                                                                                  ;              ;
;       |lpm_divide_0jm:auto_generated|  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div9|lpm_divide_0jm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div9|lpm_divide_0jm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Div9|lpm_divide_0jm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod0|                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod0                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod10|                  ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod10                                                                                 ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod10|lpm_divide_3bm:auto_generated                                                   ;              ;
;          |sign_div_unsign_1nh:divider| ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod10|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                       ;              ;
;             |alt_u_div_d8f:divider|    ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod10|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider ;              ;
;    |lpm_divide:Mod11|                  ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod11                                                                                 ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod11|lpm_divide_3bm:auto_generated                                                   ;              ;
;          |sign_div_unsign_1nh:divider| ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod11|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                       ;              ;
;             |alt_u_div_d8f:divider|    ; 127 (127)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod11|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider ;              ;
;    |lpm_divide:Mod1|                   ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod1                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod2|                   ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod2                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 127 (127)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod3|                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod3                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod4|                   ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod4                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod4|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod5|                   ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod5                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod5|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 127 (127)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod5|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod6|                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod6                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod6|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod7|                   ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod7                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod7|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod8|                   ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod8                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod8|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 127 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 127 (127)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod8|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
;    |lpm_divide:Mod9|                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod9                                                                                  ;              ;
;       |lpm_divide_3bm:auto_generated|  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod9|lpm_divide_3bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_1nh:divider| ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                        ;              ;
;             |alt_u_div_d8f:divider|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OLED128x32|lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider  ;              ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OLED128x32|TSL2561:u1|IICState                                                                                                                                                                                                                                                             ;
+---------------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; IICState.s11 ; IICState.s10 ; IICState.s9 ; IICState.s8 ; IICState.s7 ; IICState.s6 ; IICState.s5 ; IICState.s4 ; IICState.s3 ; IICState.s2 ; IICState.s1 ; IICState.s0 ; IICState.POWER_ON_5 ; IICState.POWER_ON_4 ; IICState.POWER_ON_3 ; IICState.POWER_ON_2 ; IICState.POWER_ON_1 ;
+---------------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; IICState.POWER_ON_1 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; IICState.POWER_ON_2 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; IICState.POWER_ON_3 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; IICState.POWER_ON_4 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; IICState.POWER_ON_5 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s0         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s1         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s2         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s3         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s4         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s5         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s6         ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s7         ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s8         ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s9         ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s10        ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s11        ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OLED128x32|TSL2561:u1|i2c_master:u0|state                                                                                       ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OLED128x32|i2c_master:u0|state                                                                                                  ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------+----------------------------------------------------+
; Register name                                    ; Reason for Removal                                 ;
+--------------------------------------------------+----------------------------------------------------+
; segout_2[0]~reg0                                 ; Stuck at GND due to stuck port data_in             ;
; segout[0]~reg0                                   ; Stuck at GND due to stuck port data_in             ;
; motor_out1~reg0                                  ; Stuck at GND due to stuck port data_in             ;
; motor_out3~reg0                                  ; Stuck at GND due to stuck port data_in             ;
; LED[0]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[1]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[2]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[3]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[4]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[5]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[6]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[7]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[8]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[9]~reg0                                      ; Stuck at VCC due to stuck port data_in             ;
; LED[10]~reg0                                     ; Stuck at VCC due to stuck port data_in             ;
; LED[11]~reg0                                     ; Stuck at VCC due to stuck port data_in             ;
; LED[12]~reg0                                     ; Stuck at VCC due to stuck port data_in             ;
; LED[13]~reg0                                     ; Stuck at VCC due to stuck port data_in             ;
; LED[14]~reg0                                     ; Stuck at VCC due to stuck port data_in             ;
; LED[15]~reg0                                     ; Stuck at VCC due to stuck port data_in             ;
; DHT11:u2|DHT11_BASIC:u0|hold_count[0,2..3,7..31] ; Stuck at GND due to stuck port data_in             ;
; DHT11:u2|DHT11_BASIC:u0|keep_count[4..31]        ; Stuck at GND due to stuck port data_in             ;
; motor_pwm1~reg0                                  ; Stuck at GND due to stuck port data_in             ;
; motor_pwm2~reg0                                  ; Stuck at GND due to stuck port data_in             ;
; DHT11:u2|DHT11_BASIC:u0|keep_count[2]            ; Merged with DHT11:u2|DHT11_BASIC:u0|hold_count[4]  ;
; RGB[1]                                           ; Merged with RGB[2]                                 ;
; RGB[3..15]                                       ; Merged with RGB[0]                                 ;
; fsm_back[4..6]                                   ; Merged with fsm_back[7]                            ;
; dataT[6][0]                                      ; Merged with dataT[7][0]                            ;
; dataT[5][0]                                      ; Merged with dataT[7][0]                            ;
; dataT[4][0]                                      ; Merged with dataT[7][0]                            ;
; dataT[4][6]                                      ; Merged with dataT[7][0]                            ;
; dataT[3][0]                                      ; Merged with dataT[7][0]                            ;
; dataT[7][3]                                      ; Merged with dataT[7][0]                            ;
; dataT[2][0]                                      ; Merged with dataT[7][0]                            ;
; dataT[2][1]                                      ; Merged with dataT[7][0]                            ;
; dataT[4][2]                                      ; Merged with dataT[7][0]                            ;
; dataT[3][2]                                      ; Merged with dataT[7][0]                            ;
; dataT[3][3]                                      ; Merged with dataT[7][0]                            ;
; dataT[3][6]                                      ; Merged with dataT[7][0]                            ;
; dataT[3][7]                                      ; Merged with dataT[7][0]                            ;
; dataT[0][6]                                      ; Merged with dataT[7][0]                            ;
; dataT[7][7]                                      ; Merged with dataT[7][0]                            ;
; dataT[4][7]                                      ; Merged with dataT[7][0]                            ;
; dataT[2][2]                                      ; Merged with dataT[7][0]                            ;
; dataT[2][6]                                      ; Merged with dataT[7][0]                            ;
; dataT[1][3]                                      ; Merged with dataT[7][0]                            ;
; dataT[1][7]                                      ; Merged with dataT[7][0]                            ;
; dataT[6][7]                                      ; Merged with dataT[7][1]                            ;
; dataT[5][3]                                      ; Merged with dataT[7][1]                            ;
; dataT[4][1]                                      ; Merged with dataT[7][1]                            ;
; dataT[5][7]                                      ; Merged with dataT[7][1]                            ;
; dataT[7][6]                                      ; Merged with dataT[7][1]                            ;
; dataT[6][2]                                      ; Merged with dataT[7][1]                            ;
; dataT[6][6]                                      ; Merged with dataT[7][1]                            ;
; dataT[5][2]                                      ; Merged with dataT[7][1]                            ;
; dataT[5][6]                                      ; Merged with dataT[7][1]                            ;
; dataT[4][3]                                      ; Merged with dataT[7][1]                            ;
; dataT[7][2]                                      ; Merged with dataT[7][1]                            ;
; dataT[3][1]                                      ; Merged with dataT[7][1]                            ;
; dataT[4][4]                                      ; Merged with dataT[7][4]                            ;
; dataT[7][5]                                      ; Merged with dataT[7][4]                            ;
; dataT[6][4]                                      ; Merged with dataT[7][4]                            ;
; dataT[5][4]                                      ; Merged with dataT[7][4]                            ;
; dataT[0][4]                                      ; Merged with dataT[7][4]                            ;
; dataT[1][5]                                      ; Merged with dataT[7][4]                            ;
; dataT[0][2]                                      ; Merged with dataT[7][4]                            ;
; dataT[2][4]                                      ; Merged with dataT[7][4]                            ;
; dataT[5][5]                                      ; Merged with dataT[7][4]                            ;
; dataT[6][3]                                      ; Merged with dataT[6][1]                            ;
; dataT[2][3]                                      ; Merged with dataT[6][1]                            ;
; dataT[2][7]                                      ; Merged with dataT[6][1]                            ;
; dataT[1][2]                                      ; Merged with dataT[6][1]                            ;
; dataT[1][6]                                      ; Merged with dataT[6][1]                            ;
; dataT[0][7]                                      ; Merged with dataT[6][1]                            ;
; dataT[5][1]                                      ; Merged with dataT[6][1]                            ;
; dataT[1][4]                                      ; Merged with dataT[6][5]                            ;
; dataT[4][5]                                      ; Merged with dataT[6][5]                            ;
; dataT[0][1]                                      ; Merged with dataT[3][4]                            ;
; dataT[0][3]                                      ; Merged with dataT[3][4]                            ;
; dataT[0][5]                                      ; Merged with dataT[3][4]                            ;
; dataT[2][5]                                      ; Merged with dataT[3][4]                            ;
; dataT[0][0]                                      ; Merged with dataT[3][4]                            ;
; dataT[3][5]                                      ; Merged with dataT[3][4]                            ;
; dotG[4][0]                                       ; Merged with dotG[7][0]                             ;
; dotG[6][2]                                       ; Merged with dotG[7][0]                             ;
; dotG[5][1]                                       ; Merged with dotG[7][0]                             ;
; dotG[6][3]                                       ; Merged with dotG[7][0]                             ;
; dotG[5][0]                                       ; Merged with dotG[7][0]                             ;
; dotR[4][3]                                       ; Merged with dotG[7][0]                             ;
; dotR[2][6]                                       ; Merged with dotG[7][0]                             ;
; dotR[4][2]                                       ; Merged with dotG[7][0]                             ;
; dotR[3][1]                                       ; Merged with dotG[7][0]                             ;
; dotR[1][1]                                       ; Merged with dotG[7][0]                             ;
; dotR[4][6]                                       ; Merged with dotG[7][0]                             ;
; dotR[3][0]                                       ; Merged with dotG[7][0]                             ;
; dotG[2][3]                                       ; Merged with dotG[7][0]                             ;
; dotR[7][0]                                       ; Merged with dotG[7][0]                             ;
; dotG[2][6]                                       ; Merged with dotG[7][0]                             ;
; dotG[4][5]                                       ; Merged with dotG[7][0]                             ;
; dotR[1][4]                                       ; Merged with dotG[7][1]                             ;
; dotR[0][1]                                       ; Merged with dotG[7][1]                             ;
; dotG[4][6]                                       ; Merged with dotG[7][1]                             ;
; dotR[1][7]                                       ; Merged with dotG[7][1]                             ;
; dotR[0][0]                                       ; Merged with dotG[7][1]                             ;
; dotR[0][2]                                       ; Merged with dotG[7][1]                             ;
; dotR[0][3]                                       ; Merged with dotG[7][1]                             ;
; dotR[0][4]                                       ; Merged with dotG[7][1]                             ;
; dotR[0][6]                                       ; Merged with dotG[7][1]                             ;
; dotR[5][0]                                       ; Merged with dotG[7][1]                             ;
; dotR[4][4]                                       ; Merged with dotG[7][1]                             ;
; dotG[3][0]                                       ; Merged with dotG[7][1]                             ;
; dotR[3][5]                                       ; Merged with dotG[7][1]                             ;
; dotR[1][0]                                       ; Merged with dotG[7][1]                             ;
; dotG[2][5]                                       ; Merged with dotG[7][1]                             ;
; dotG[1][1]                                       ; Merged with dotG[7][1]                             ;
; dotG[1][7]                                       ; Merged with dotG[7][1]                             ;
; dotG[1][3]                                       ; Merged with dotG[7][1]                             ;
; dotG[1][5]                                       ; Merged with dotG[7][1]                             ;
; dotG[0][3]                                       ; Merged with dotG[7][1]                             ;
; dotR[2][3]                                       ; Merged with dotG[7][1]                             ;
; dotR[5][3]                                       ; Merged with dotG[7][1]                             ;
; dotG[2][1]                                       ; Merged with dotG[7][1]                             ;
; dotG[0][6]                                       ; Merged with dotG[7][1]                             ;
; dotG[1][0]                                       ; Merged with dotG[7][1]                             ;
; dotR[6][1]                                       ; Merged with dotG[7][1]                             ;
; dotR[6][3]                                       ; Merged with dotG[7][1]                             ;
; dotG[6][1]                                       ; Merged with dotG[7][2]                             ;
; dotR[3][3]                                       ; Merged with dotG[7][2]                             ;
; dotG[6][0]                                       ; Merged with dotG[7][2]                             ;
; dotR[3][2]                                       ; Merged with dotG[7][2]                             ;
; dotG[5][3]                                       ; Merged with dotG[7][2]                             ;
; dotG[2][7]                                       ; Merged with dotG[7][2]                             ;
; dotG[5][2]                                       ; Merged with dotG[7][3]                             ;
; dotR[7][2]                                       ; Merged with dotG[7][3]                             ;
; dotR[7][3]                                       ; Merged with dotG[7][3]                             ;
; dotG[3][6]                                       ; Merged with dotG[7][3]                             ;
; dotR[1][5]                                       ; Merged with dotG[7][3]                             ;
; dotR[7][1]                                       ; Merged with dotG[4][1]                             ;
; dotG[0][1]                                       ; Merged with dotG[4][1]                             ;
; dotG[1][2]                                       ; Merged with dotG[4][1]                             ;
; dotG[1][4]                                       ; Merged with dotG[4][1]                             ;
; dotG[1][6]                                       ; Merged with dotG[4][1]                             ;
; dotG[0][0]                                       ; Merged with dotG[4][1]                             ;
; dotG[3][7]                                       ; Merged with dotG[4][1]                             ;
; dotG[2][0]                                       ; Merged with dotG[4][1]                             ;
; dotG[2][2]                                       ; Merged with dotG[4][1]                             ;
; dotG[2][4]                                       ; Merged with dotG[4][1]                             ;
; dotR[5][2]                                       ; Merged with dotG[4][1]                             ;
; dotG[0][5]                                       ; Merged with dotG[4][1]                             ;
; dotR[6][0]                                       ; Merged with dotG[4][1]                             ;
; dotR[6][2]                                       ; Merged with dotG[4][1]                             ;
; dotR[3][6]                                       ; Merged with dotG[4][1]                             ;
; dotR[2][1]                                       ; Merged with dotG[4][1]                             ;
; dotG[0][4]                                       ; Merged with dotG[4][1]                             ;
; dotG[3][3]                                       ; Merged with dotG[4][1]                             ;
; dotR[5][1]                                       ; Merged with dotG[4][1]                             ;
; dotR[4][5]                                       ; Merged with dotG[4][1]                             ;
; dotR[2][5]                                       ; Merged with dotG[4][1]                             ;
; dotG[3][2]                                       ; Merged with dotG[4][1]                             ;
; dotG[0][2]                                       ; Merged with dotG[4][1]                             ;
; dotR[0][5]                                       ; Merged with dotG[4][1]                             ;
; dotR[3][7]                                       ; Merged with dotG[4][1]                             ;
; dotG[4][2]                                       ; Merged with dotG[4][1]                             ;
; dotR[3][4]                                       ; Merged with dotG[4][1]                             ;
; dotG[3][1]                                       ; Merged with dotG[4][1]                             ;
; dotG[0][7]                                       ; Merged with dotG[4][1]                             ;
; dotR[2][2]                                       ; Merged with dotG[4][1]                             ;
; dotG[3][4]                                       ; Merged with dotG[4][1]                             ;
; dotR[2][0]                                       ; Merged with dotG[4][1]                             ;
; dotR[1][2]                                       ; Merged with dotG[4][1]                             ;
; dotR[1][3]                                       ; Merged with dotG[4][1]                             ;
; dotR[2][7]                                       ; Merged with dotG[4][3]                             ;
; dotR[4][1]                                       ; Merged with dotG[4][4]                             ;
; dotR[4][0]                                       ; Merged with dotG[4][4]                             ;
; dotR[4][7]                                       ; Merged with dotG[4][4]                             ;
; dotG[3][5]                                       ; Merged with dotG[4][4]                             ;
; dotG[4][7]                                       ; Merged with dotG[4][4]                             ;
; dotR[2][4]                                       ; Merged with dotG[4][4]                             ;
; dotR[1][6]                                       ; Merged with dotG[4][4]                             ;
; dotR[0][7]                                       ; Merged with dotG[4][4]                             ;
; \main:money1[9]                                  ; Merged with \main:money1[8]                        ;
; DHT11:u2|DHT11_BASIC:u0|keep_count[1]            ; Merged with DHT11:u2|DHT11_BASIC:u0|hold_count[6]  ;
; DHT11:u2|DHT11_BASIC:u0|hold_count[1]            ; Merged with DHT11:u2|DHT11_BASIC:u0|hold_count[5]  ;
; DHT11:u2|DHT11_BASIC:u0|keep_count[3]            ; Merged with DHT11:u2|DHT11_BASIC:u0|hold_count[5]  ;
; DHT11:u2|DHT11_BASIC:u0|ret_count[4..30]         ; Merged with DHT11:u2|DHT11_BASIC:u0|ret_count[31]  ;
; TSL2561:u1|data_wr[3]                            ; Merged with TSL2561:u1|data_wr[2]                  ;
; TSL2561:u1|data_wr[5..6]                         ; Merged with TSL2561:u1|data_wr[4]                  ;
; TSL2561:u1|addr[3..5]                            ; Merged with TSL2561:u1|addr[0]                     ;
; TSL2561:u1|addr[2,6]                             ; Merged with TSL2561:u1|addr[1]                     ;
; i2c_master:u0|addr_rw[1..5]                      ; Merged with i2c_master:u0|addr_rw[7]               ;
; RGB_data[0,3..6]                                 ; Merged with RGB_data[7]                            ;
; RGB_data[1]                                      ; Merged with RGB_data[2]                            ;
; dataT[6][1]                                      ; Merged with dataT[7][0]                            ;
; dataT[7][1]                                      ; Merged with dataT[7][0]                            ;
; dataT[6][5]                                      ; Merged with dataT[7][4]                            ;
; dataT[3][4]                                      ; Merged with dataT[7][4]                            ;
; dotG[4][1]                                       ; Merged with dotG[7][0]                             ;
; dotG[4][3]                                       ; Merged with dotG[7][1]                             ;
; dotG[7][3]                                       ; Merged with dotG[7][2]                             ;
; \main:money1[7..8]                               ; Merged with \main:money1[0]                        ;
; DHT11:u2|DHT11_BASIC:u0|main_count[10..30]       ; Merged with DHT11:u2|DHT11_BASIC:u0|main_count[31] ;
; DHT11:u2|DHT11_BASIC:u0|main_count[8]            ; Merged with DHT11:u2|DHT11_BASIC:u0|main_count[9]  ;
; DHT11:u2|DHT11_BASIC:u0|main_count[5..6]         ; Merged with DHT11:u2|DHT11_BASIC:u0|main_count[7]  ;
; TSL2561:u1|i2c_master:u0|addr_rw[2..3]           ; Merged with TSL2561:u1|i2c_master:u0|addr_rw[7]    ;
; TSL2561:u1|i2c_master:u0|addr_rw[1,4..5]         ; Merged with TSL2561:u1|i2c_master:u0|addr_rw[6]    ;
; TSL2561:u1|i2c_master:u0|data_tx[4..5]           ; Merged with TSL2561:u1|i2c_master:u0|data_tx[6]    ;
; TSL2561:u1|i2c_master:u0|data_tx[2]              ; Merged with TSL2561:u1|i2c_master:u0|data_tx[3]    ;
; dotG[7][1]                                       ; Merged with dotG[7][0]                             ;
; dotG[4][4]                                       ; Merged with dotG[7][2]                             ;
; i2c_master:u0|addr_rw[7]                         ; Stuck at GND due to stuck port data_in             ;
; sd178_rw                                         ; Stuck at GND due to stuck port data_in             ;
; seg_s                                            ; Stuck at VCC due to stuck port data_in             ;
; i2c_master:u0|addr_rw[0]                         ; Stuck at GND due to stuck port data_in             ;
; \sd178_dri:cnt_loop[0..5]                        ; Lost fanout                                        ;
; sd178_data_wr[0..7]                              ; Stuck at GND due to stuck port data_in             ;
; i2c_master:u0|data_tx[0..7]                      ; Stuck at GND due to stuck port data_in             ;
; TSL2561:u1|addr[0]                               ; Stuck at VCC due to stuck port data_in             ;
; TSL2561:u1|i2c_master:u0|addr_rw[6]              ; Stuck at VCC due to stuck port data_in             ;
; TSL2561:u1|addr[1]                               ; Stuck at GND due to stuck port data_in             ;
; TSL2561:u1|i2c_master:u0|addr_rw[7]              ; Stuck at GND due to stuck port data_in             ;
; dataT[7][0]                                      ; Stuck at GND due to stuck port data_in             ;
; dataT[7][4]                                      ; Stuck at VCC due to stuck port data_in             ;
; \sd178_dri:s178[4]                               ; Stuck at GND due to stuck port data_in             ;
; i2c_master:u0|addr_rw[6]                         ; Stuck at VCC due to stuck port data_in             ;
; TSL2561:u1|data_wr[4]                            ; Stuck at GND due to stuck port data_in             ;
; DHT11:u2|DHT11_BASIC:u0|ret_count[31]            ; Stuck at GND due to stuck port data_in             ;
; TSL2561:u1|i2c_master:u0|data_tx[6]              ; Stuck at GND due to stuck port data_in             ;
; \main:LD[3]                                      ; Stuck at GND due to stuck port data_in             ;
; DHT11:u2|DHT11_BASIC:u0|main_count[31]           ; Stuck at GND due to stuck port data_in             ;
; \SEG_driver:w[0]                                 ; Merged with \dot8x8:c[0]                           ;
; RGB[2]                                           ; Merged with RGB[0]                                 ;
; \SEG_driver:w[1]                                 ; Merged with \dot8x8:c[1]                           ;
; RGB_data[2]                                      ; Merged with RGB_data[7]                            ;
; \SEG_driver:w[2]                                 ; Merged with \dot8x8:c[2]                           ;
; q[0]                                             ; Merged with \ck_macker:delay_1M[0]                 ;
; \ck_macker:delay_100[0]                          ; Merged with \ck_macker:delay_1M[0]                 ;
; q[1]                                             ; Merged with \ck_macker:delay_100[1]                ;
; q[2]                                             ; Merged with \ck_macker:delay_100[2]                ;
; q[3]                                             ; Merged with \ck_macker:delay_100[3]                ;
; seg_num~0                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~1                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~2                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~3                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~4                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~5                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~6                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~7                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~8                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~9                                        ; Stuck at GND due to stuck port clock               ;
; seg_num~10                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~11                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~12                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~13                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~14                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~15                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~16                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~17                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~18                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~19                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~20                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~21                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~22                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~23                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~24                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~25                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~26                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~27                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~28                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~29                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~30                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~31                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~32                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~33                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~34                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~35                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~36                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~37                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~38                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~39                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~40                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~41                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~42                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~43                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~44                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~45                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~46                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~47                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~48                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~49                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~50                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~51                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~52                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~53                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~54                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~55                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~56                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~57                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~58                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~59                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~60                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~61                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~62                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~63                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~64                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~65                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~66                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~67                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~68                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~69                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~70                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~71                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~72                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~73                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~74                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~75                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~76                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~77                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~78                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~79                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~80                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~81                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~82                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~83                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~84                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~85                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~86                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~87                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~88                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~89                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~90                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~91                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~92                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~93                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~94                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~95                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~96                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~97                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~98                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~99                                       ; Stuck at GND due to stuck port clock               ;
; seg_num~100                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~101                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~102                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~103                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~104                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~105                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~106                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~107                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~108                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~109                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~110                                      ; Stuck at GND due to stuck port clock               ;
; seg_num~111                                      ; Stuck at GND due to stuck port clock               ;
; q[17..25]                                        ; Lost fanout                                        ;
; segr[0][1]                                       ; Stuck at GND due to stuck port data_in             ;
; segr[0][2]                                       ; Stuck at GND due to stuck port data_in             ;
; segr[0][3]                                       ; Stuck at GND due to stuck port data_in             ;
; segr[4][1]                                       ; Stuck at GND due to stuck port data_in             ;
; segr[4][2]                                       ; Stuck at GND due to stuck port data_in             ;
; segr[4][3]                                       ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 518          ;                                                    ;
+--------------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                ;
+---------------------------------------+---------------------------+----------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------------+---------------------------+----------------------------------------+
; sd178_rw                              ; Stuck at GND              ; i2c_master:u0|addr_rw[0]               ;
;                                       ; due to stuck port data_in ;                                        ;
; sd178_data_wr[7]                      ; Stuck at GND              ; i2c_master:u0|data_tx[7]               ;
;                                       ; due to stuck port data_in ;                                        ;
; sd178_data_wr[6]                      ; Stuck at GND              ; i2c_master:u0|data_tx[6]               ;
;                                       ; due to stuck port data_in ;                                        ;
; sd178_data_wr[5]                      ; Stuck at GND              ; i2c_master:u0|data_tx[5]               ;
;                                       ; due to stuck port data_in ;                                        ;
; sd178_data_wr[4]                      ; Stuck at GND              ; i2c_master:u0|data_tx[4]               ;
;                                       ; due to stuck port data_in ;                                        ;
; sd178_data_wr[3]                      ; Stuck at GND              ; i2c_master:u0|data_tx[3]               ;
;                                       ; due to stuck port data_in ;                                        ;
; sd178_data_wr[2]                      ; Stuck at GND              ; i2c_master:u0|data_tx[2]               ;
;                                       ; due to stuck port data_in ;                                        ;
; sd178_data_wr[1]                      ; Stuck at GND              ; i2c_master:u0|data_tx[1]               ;
;                                       ; due to stuck port data_in ;                                        ;
; sd178_data_wr[0]                      ; Stuck at GND              ; i2c_master:u0|data_tx[0]               ;
;                                       ; due to stuck port data_in ;                                        ;
; DHT11:u2|DHT11_BASIC:u0|ret_count[31] ; Stuck at GND              ; DHT11:u2|DHT11_BASIC:u0|main_count[31] ;
;                                       ; due to stuck port data_in ;                                        ;
+---------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 704   ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 88    ;
; Number of registers using Asynchronous Clear ; 182   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 385   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; RES~reg0                                ; 2       ;
; CS~reg0                                 ; 2       ;
; SCL~reg0                                ; 4       ;
; bit_cnt[1]                              ; 16      ;
; bit_cnt[0]                              ; 30      ;
; bit_cnt[2]                              ; 15      ;
; \main:cost1[8]                          ; 2       ;
; \main:cost1[7]                          ; 2       ;
; \main:cost1[6]                          ; 2       ;
; \main:cost1[5]                          ; 2       ;
; \main:cost1[4]                          ; 2       ;
; \main:cost1[2]                          ; 2       ;
; \main:cost2[8]                          ; 2       ;
; \main:cost2[7]                          ; 2       ;
; \main:cost2[6]                          ; 2       ;
; \main:cost2[5]                          ; 2       ;
; \main:cost2[4]                          ; 2       ;
; \main:cost2[2]                          ; 2       ;
; i2c_master:u0|busy                      ; 3       ;
; TSL2561:u1|i2c_master:u0|sda_int        ; 2       ;
; i2c_master:u0|sda_int                   ; 2       ;
; DHT11:u2|DHT11_BASIC:u0|data_out        ; 2       ;
; DHT11:u2|DHT11_BASIC:u0|data_out_en     ; 2       ;
; TSL2561:u1|i2c_master:u0|bit_cnt[0]     ; 14      ;
; TSL2561:u1|i2c_master:u0|bit_cnt[2]     ; 14      ;
; TSL2561:u1|i2c_master:u0|bit_cnt[1]     ; 16      ;
; i2c_master:u0|bit_cnt[2]                ; 7       ;
; i2c_master:u0|bit_cnt[1]                ; 8       ;
; i2c_master:u0|bit_cnt[0]                ; 9       ;
; TSL2561:u1|i2c_master:u0|busy           ; 18      ;
; Total number of inverted registers = 30 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |OLED128x32|TSL2561:u1|i2c_master:u0|data_tx[1]   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |OLED128x32|\main:t[6]                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |OLED128x32|\from_pc:t[5]                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |OLED128x32|\topc:y[2]                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |OLED128x32|\main:money[1]                        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |OLED128x32|\main:money[9]                        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |OLED128x32|DHT11:u2|DHT11_BASIC:u0|k[28]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |OLED128x32|pb[1]                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OLED128x32|\topc:t[5]                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |OLED128x32|\topc:t[0]                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |OLED128x32|dotR[5][5]                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |OLED128x32|dotG[5][6]                            ;
; 16:1               ; 24 bits   ; 240 LEs       ; 24 LEs               ; 216 LEs                ; Yes        ; |OLED128x32|\main:ts[7]                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |OLED128x32|DHT11:u2|DHT11_BASIC:u0|ret_count[2]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |OLED128x32|DHT11:u2|DHT11_BASIC:u0|ret_count[0]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OLED128x32|\key:x[0]                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |OLED128x32|ko[1]~reg0                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OLED128x32|pb[3]                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |OLED128x32|TSL2561:u1|addr[0]                    ;
; 33:1               ; 26 bits   ; 572 LEs       ; 52 LEs               ; 520 LEs                ; Yes        ; |OLED128x32|\sd178_dri:t[2]                       ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |OLED128x32|dotR[5][7]                            ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |OLED128x32|dotG[7][6]                            ;
; 11:1               ; 12 bits   ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |OLED128x32|seed[0][2]                            ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |OLED128x32|\main:cost1[9]                        ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |OLED128x32|\main:cost2[1]                        ;
; 19:1               ; 16 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |OLED128x32|segr[3][3]                            ;
; 19:1               ; 16 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |OLED128x32|segr[4][0]                            ;
; 23:1               ; 3 bits    ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |OLED128x32|LED_RGB[2]~reg0                       ;
; 7:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |OLED128x32|TSL2561:u1|cnt_delay[15]              ;
; 257:1              ; 25 bits   ; 4275 LEs      ; 100 LEs              ; 4175 LEs               ; Yes        ; |OLED128x32|delay_1[17]                           ;
; 36:1               ; 5 bits    ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; Yes        ; |OLED128x32|\sd178_dri:s178[4]                    ;
; 257:1              ; 15 bits   ; 2565 LEs      ; 15 LEs               ; 2550 LEs               ; Yes        ; |OLED128x32|add[0]                                ;
; 257:1              ; 16 bits   ; 2736 LEs      ; 16 LEs               ; 2720 LEs               ; Yes        ; |OLED128x32|address[4]                            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |OLED128x32|dataT[7][0]                           ;
; 22:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |OLED128x32|dataT[1][1]                           ;
; 31:1               ; 2 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |OLED128x32|\main:money1[3]                       ;
; 31:1               ; 2 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |OLED128x32|\main:money1[1]                       ;
; 31:1               ; 3 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |OLED128x32|\main:LEDH[0]                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |OLED128x32|DHT11:u2|DHT11_BASIC:u0|main_count[9] ;
; 71:1               ; 3 bits    ; 141 LEs       ; 6 LEs                ; 135 LEs                ; Yes        ; |OLED128x32|fsm_back[2]                           ;
; 16:1               ; 32 bits   ; 320 LEs       ; 32 LEs               ; 288 LEs                ; Yes        ; |OLED128x32|DHT11:u2|DHT11_BASIC:u0|count1[5]     ;
; 28:1               ; 2 bits    ; 36 LEs        ; 10 LEs               ; 26 LEs                 ; Yes        ; |OLED128x32|RGB[2]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |OLED128x32|TSL2561:u1|i2c_master:u0|bit_cnt[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |OLED128x32|i2c_master:u0|bit_cnt[1]              ;
; 18:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |OLED128x32|\main:cost1[7]                        ;
; 18:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |OLED128x32|\main:cost2[7]                        ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |OLED128x32|bit_cnt[2]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |OLED128x32|Mux707                                ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |OLED128x32|t                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |OLED128x32|money                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |OLED128x32|money                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |OLED128x32|DHT11:u2|DHT11_BASIC:u0|main_count    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |OLED128x32|money                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |OLED128x32|Mux701                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |OLED128x32|Mux634                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |OLED128x32|LEDH                                  ;
; 17:1               ; 4 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; No         ; |OLED128x32|LD                                    ;
; 26:1               ; 7 bits    ; 119 LEs       ; 49 LEs               ; 70 LEs                 ; No         ; |OLED128x32|money                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |OLED128x32|TSL2561:u1|IICState                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |OLED128x32|TSL2561:u1|IICState                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:u0 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; input_clk      ; 50000000 ; Signed Integer                 ;
; bus_clk        ; 10000    ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TSL2561:u1|i2c_master:u0 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                            ;
; bus_clk        ; 150000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                 ;
; LPM_WIDTHD             ; 10             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                 ;
; LPM_WIDTHD             ; 10             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DHT11:u2"                                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; hu    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; te    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TSL2561:u1|i2c_master:u0"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TSL2561:u1"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; tsl2561_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:u0"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[4..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_rd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ack_error  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 28 11:59:32 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OLED128x32 -c OLED128x32
Info: Found 2 design units, including 1 entities, in source file oled128x32.vhd
    Info: Found design unit 1: OLED128x32-beh
    Info: Found entity 1: OLED128x32
Info: Found 2 design units, including 1 entities, in source file i2c_master.vhd
    Info: Found design unit 1: i2c_master-logic
    Info: Found entity 1: i2c_master
Info: Elaborating entity "OLED128x32" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object "lx1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object "lx2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object "lx3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object "lx4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(767): object "lx5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(769): object "HU_BUFF" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(769): object "TE_BUFF" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(771): object "DHT11_error" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at OLED128x32.vhd(816): used explicit default value for signal "pic8" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at OLED128x32.vhd(822): used explicit default value for signal "seedspacse" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(833): object "sd178_data_rd" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(834): used implicit default value for signal "sdbyte" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(835): used implicit default value for signal "sdtime" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(862): object "ck_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(865): object "ck_bz" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(875): used implicit default value for signal "motor_speed1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(875): used implicit default value for signal "motor_speed2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(876): used implicit default value for signal "motor_dir1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(876): used implicit default value for signal "motor_dir2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(882): used implicit default value for signal "fsm_back2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(890): object "we2" assigned a value but never read
Warning (10492): VHDL Process Statement warning at OLED128x32.vhd(965): signal "ck_1M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(1785): object "cnt2" assigned a value but never read
Warning (10492): VHDL Process Statement warning at OLED128x32.vhd(1877): signal "ck_pb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at OLED128x32.vhd(1895): signal "ck_1M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10034): Output port "LED_G" at OLED128x32.vhd(39) has no driver
Warning (10034): Output port "LED_Y" at OLED128x32.vhd(39) has no driver
Info: Elaborating entity "i2c_master" for hierarchy "i2c_master:u0"
Warning: Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: TSL2561-beh
    Info: Found entity 1: TSL2561
Info: Elaborating entity "TSL2561" for hierarchy "TSL2561:u1"
Warning (10036): Verilog HDL or VHDL warning at tsl2561.vhd(45): object "ack_error" assigned a value but never read
Info: Elaborating entity "i2c_master" for hierarchy "TSL2561:u1|i2c_master:u0"
Warning: Using design file dht11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: DHT11-beh
    Info: Found entity 1: DHT11
Info: Elaborating entity "DHT11" for hierarchy "DHT11:u2"
Warning: Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: DHT11_BASIC-beh
    Info: Found entity 1: DHT11_BASIC
Info: Elaborating entity "DHT11_BASIC" for hierarchy "DHT11:u2|DHT11_BASIC:u0"
Warning (10036): Verilog HDL or VHDL warning at dht11_basic.vhd(24): object "flag" assigned a value but never read
Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(47): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(191): signal "dat_out_temp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(203): signal "dat_out_temp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cmd_rom
Info: Elaborating entity "cmd_rom" for hierarchy "cmd_rom:u9"
Warning (10030): Net "romA.data_a" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "romA.waddr_a" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "romA.we_a" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'
Info: Found 3 instances of uninferred RAM logic
    Info: RAM logic "coml" is uninferred due to inappropriate RAM size
    Info: RAM logic "seg_num" is uninferred due to inappropriate RAM size
    Info: RAM logic "word_buf" is uninferred due to inappropriate RAM size
Critical Warning: Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File "OLED128x32.ram0_cmd_rom_565410ab.hdl.mif" -- setting initial value for remaining addresses to 0
Warning: 12 out of 32 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning: Addresses ranging from 20 to 31 are not initialized
Info: Inferred 24 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod11"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7"
Info: Elaborated megafunction instantiation "lpm_divide:Mod2"
Info: Instantiated megafunction "lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info: Found entity 1: lpm_divide_3bm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info: Found entity 1: sign_div_unsign_1nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_d8f.tdf
    Info: Found entity 1: alt_u_div_d8f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Elaborated megafunction instantiation "lpm_divide:Div10"
Info: Instantiated megafunction "lpm_divide:Div10" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info: Found entity 1: lpm_divide_mhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info: Found entity 1: sign_div_unsign_nlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf
    Info: Found entity 1: alt_u_div_p5f
Info: Elaborated megafunction instantiation "lpm_divide:Div2"
Info: Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info: Found entity 1: lpm_divide_jhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info: Found entity 1: sign_div_unsign_klh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_j5f.tdf
    Info: Found entity 1: alt_u_div_j5f
Info: Elaborated megafunction instantiation "lpm_divide:Div9"
Info: Instantiated megafunction "lpm_divide:Div9" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info: Found entity 1: lpm_divide_0jm
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "TSL2561_scl" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SD178_scl" and its non-tri-state driver.
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "TSL2561_scl" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SD178_scl" is moved to its source
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "TSL2561_scl~synth"
    Warning: Node "SD178_scl~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "segout[0]" is stuck at GND
    Warning (13410): Pin "segout_2[0]" is stuck at GND
    Warning (13410): Pin "BL" is stuck at VCC
    Warning (13410): Pin "LED[0]" is stuck at VCC
    Warning (13410): Pin "LED[1]" is stuck at VCC
    Warning (13410): Pin "LED[2]" is stuck at VCC
    Warning (13410): Pin "LED[3]" is stuck at VCC
    Warning (13410): Pin "LED[4]" is stuck at VCC
    Warning (13410): Pin "LED[5]" is stuck at VCC
    Warning (13410): Pin "LED[6]" is stuck at VCC
    Warning (13410): Pin "LED[7]" is stuck at VCC
    Warning (13410): Pin "LED[8]" is stuck at VCC
    Warning (13410): Pin "LED[9]" is stuck at VCC
    Warning (13410): Pin "LED[10]" is stuck at VCC
    Warning (13410): Pin "LED[11]" is stuck at VCC
    Warning (13410): Pin "LED[12]" is stuck at VCC
    Warning (13410): Pin "LED[13]" is stuck at VCC
    Warning (13410): Pin "LED[14]" is stuck at VCC
    Warning (13410): Pin "LED[15]" is stuck at VCC
    Warning (13410): Pin "LED_G" is stuck at GND
    Warning (13410): Pin "LED_Y" is stuck at GND
    Warning (13410): Pin "motor_out1" is stuck at GND
    Warning (13410): Pin "motor_pwm1" is stuck at GND
    Warning (13410): Pin "motor_out3" is stuck at GND
    Warning (13410): Pin "motor_pwm2" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 15 registers lost all their fanouts during netlist optimizations. The first 15 are displayed below.
    Info: Register "\sd178_dri:cnt_loop[5]" lost all its fanouts during netlist optimizations.
    Info: Register "\sd178_dri:cnt_loop[4]" lost all its fanouts during netlist optimizations.
    Info: Register "\sd178_dri:cnt_loop[3]" lost all its fanouts during netlist optimizations.
    Info: Register "\sd178_dri:cnt_loop[2]" lost all its fanouts during netlist optimizations.
    Info: Register "\sd178_dri:cnt_loop[1]" lost all its fanouts during netlist optimizations.
    Info: Register "\sd178_dri:cnt_loop[0]" lost all its fanouts during netlist optimizations.
    Info: Register "q[17]" lost all its fanouts during netlist optimizations.
    Info: Register "q[18]" lost all its fanouts during netlist optimizations.
    Info: Register "q[19]" lost all its fanouts during netlist optimizations.
    Info: Register "q[20]" lost all its fanouts during netlist optimizations.
    Info: Register "q[21]" lost all its fanouts during netlist optimizations.
    Info: Register "q[22]" lost all its fanouts during netlist optimizations.
    Info: Register "q[23]" lost all its fanouts during netlist optimizations.
    Info: Register "q[24]" lost all its fanouts during netlist optimizations.
    Info: Register "q[25]" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[0]~0"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_9_result_int[0]~0"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~0"
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~0"
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~0"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider|op_8~0"
Warning: Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[2]"
    Warning (15610): No output dependent on input pin "sw[3]"
    Warning (15610): No output dependent on input pin "sw[4]"
    Warning (15610): No output dependent on input pin "sw[5]"
    Warning (15610): No output dependent on input pin "sw[6]"
    Warning (15610): No output dependent on input pin "sw[7]"
Info: Implemented 4083 device resources after synthesis - the final resource count might be different
    Info: Implemented 15 input pins
    Info: Implemented 89 output pins
    Info: Implemented 5 bidirectional pins
    Info: Implemented 3974 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 270 megabytes
    Info: Processing ended: Thu Nov 28 11:59:54 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:24


