   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_tim.c"
  23              	.Ltext0:
  24              		.file 1 "../target/stm32/stdperiph/src/stm32f10x_tim.c"
 17127              		.align	2
 17128              		.global	TIM_DeInit
 17129              		.thumb
 17130              		.thumb_func
 17132              	TIM_DeInit:
 17133              	.LFB29:
   1:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
   2:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   ******************************************************************************
   3:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @file    stm32f10x_tim.c
   4:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @author  MCD Application Team
   5:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @version V3.4.0
   6:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @date    10/15/2010
   7:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief   This file provides all the TIM firmware functions.
   8:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   ******************************************************************************
   9:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @copy
  10:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *
  11:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *
  18:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  19:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */ 
  20:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  21:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:../target/stm32/stdperiph/src/stm32f10x_tim.c **** #include "stm32f10x_tim.h"
  23:../target/stm32/stdperiph/src/stm32f10x_tim.c **** #include "stm32f10x_rcc.h"
  24:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  25:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
  27:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  28:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  29:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM 
  30:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief TIM driver modules
  31:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
  32:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  33:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  34:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_TypesDefinitions
  35:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
  36:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  37:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  38:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
  39:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @}
  40:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  41:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  42:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Defines
  43:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
  44:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  45:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  46:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
  47:../target/stm32/stdperiph/src/stm32f10x_tim.c **** #define SMCR_ETR_Mask               ((uint16_t)0x00FF) 
  48:../target/stm32/stdperiph/src/stm32f10x_tim.c **** #define CCMR_Offset                 ((uint16_t)0x0018)
  49:../target/stm32/stdperiph/src/stm32f10x_tim.c **** #define CCER_CCE_Set                ((uint16_t)0x0001)  
  50:../target/stm32/stdperiph/src/stm32f10x_tim.c **** #define	CCER_CCNE_Set               ((uint16_t)0x0004) 
  51:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  52:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
  53:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @}
  54:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  55:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  56:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  57:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
  58:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  59:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  60:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
  61:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @}
  62:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  63:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  64:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  65:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
  66:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  67:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  68:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
  69:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @}
  70:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  71:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  72:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
  73:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
  74:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  75:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  76:../target/stm32/stdperiph/src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  77:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  78:../target/stm32/stdperiph/src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  79:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  80:../target/stm32/stdperiph/src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  81:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  82:../target/stm32/stdperiph/src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  83:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  84:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
  85:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @}
  86:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  87:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  88:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  89:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
  90:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  91:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  92:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
  93:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @}
  94:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  95:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
  96:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  97:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
  98:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
  99:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 100:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 101:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @}
 102:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 103:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 104:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
 105:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
 106:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 107:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 108:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 109:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @}
 110:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 111:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 112:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Functions
 113:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @{
 114:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 115:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 116:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 117:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 118:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 119:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 120:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 121:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 122:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 17134              		.loc 1 122 0
 17135              		.cfi_startproc
 17136              		@ args = 0, pretend = 0, frame = 8
 17137              		@ frame_needed = 1, uses_anonymous_args = 0
 17138 0000 80B5     		push	{r7, lr}
 17139              	.LCFI0:
 17140              		.cfi_def_cfa_offset 8
 17141 0002 82B0     		sub	sp, sp, #8
 17142              	.LCFI1:
 17143              		.cfi_def_cfa_offset 16
 17144 0004 00AF     		add	r7, sp, #0
 17145              		.cfi_offset 14, -4
 17146              		.cfi_offset 7, -8
 17147              	.LCFI2:
 17148              		.cfi_def_cfa_register 7
 17149 0006 7860     		str	r0, [r7, #4]
 123:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 124:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 125:../target/stm32/stdperiph/src/stm32f10x_tim.c ****  
 126:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (TIMx == TIM1)
 17150              		.loc 1 126 0
 17151 0008 7A68     		ldr	r2, [r7, #4]
 17152 000a 4FF43053 		mov	r3, #11264
 17153 000e C4F20103 		movt	r3, 16385
 17154 0012 9A42     		cmp	r2, r3
 17155 0014 0CD1     		bne	.L2
 127:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 128:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 17156              		.loc 1 128 0
 17157 0016 4FF40060 		mov	r0, #2048
 17158 001a 4FF00101 		mov	r1, #1
 17159 001e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 129:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 17160              		.loc 1 129 0
 17161 0022 4FF40060 		mov	r0, #2048
 17162 0026 4FF00001 		mov	r1, #0
 17163 002a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 17164 002e 3BE1     		b	.L1
 17165              	.L2:
 130:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }     
 131:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM2)
 17166              		.loc 1 131 0
 17167 0030 7B68     		ldr	r3, [r7, #4]
 17168 0032 B3F1804F 		cmp	r3, #1073741824
 17169 0036 0CD1     		bne	.L4
 132:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 133:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 17170              		.loc 1 133 0
 17171 0038 4FF00100 		mov	r0, #1
 17172 003c 4FF00101 		mov	r1, #1
 17173 0040 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 134:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 17174              		.loc 1 134 0
 17175 0044 4FF00100 		mov	r0, #1
 17176 0048 4FF00001 		mov	r1, #0
 17177 004c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 17178 0050 2AE1     		b	.L1
 17179              	.L4:
 135:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 136:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM3)
 17180              		.loc 1 136 0
 17181 0052 7A68     		ldr	r2, [r7, #4]
 17182 0054 4FF48063 		mov	r3, #1024
 17183 0058 C4F20003 		movt	r3, 16384
 17184 005c 9A42     		cmp	r2, r3
 17185 005e 0CD1     		bne	.L5
 137:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 138:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 17186              		.loc 1 138 0
 17187 0060 4FF00200 		mov	r0, #2
 17188 0064 4FF00101 		mov	r1, #1
 17189 0068 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 139:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 17190              		.loc 1 139 0
 17191 006c 4FF00200 		mov	r0, #2
 17192 0070 4FF00001 		mov	r1, #0
 17193 0074 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 17194 0078 16E1     		b	.L1
 17195              	.L5:
 140:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 141:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM4)
 17196              		.loc 1 141 0
 17197 007a 7A68     		ldr	r2, [r7, #4]
 17198 007c 4FF40063 		mov	r3, #2048
 17199 0080 C4F20003 		movt	r3, 16384
 17200 0084 9A42     		cmp	r2, r3
 17201 0086 0CD1     		bne	.L6
 142:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 143:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 17202              		.loc 1 143 0
 17203 0088 4FF00400 		mov	r0, #4
 17204 008c 4FF00101 		mov	r1, #1
 17205 0090 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 144:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 17206              		.loc 1 144 0
 17207 0094 4FF00400 		mov	r0, #4
 17208 0098 4FF00001 		mov	r1, #0
 17209 009c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 17210 00a0 02E1     		b	.L1
 17211              	.L6:
 145:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   } 
 146:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM5)
 17212              		.loc 1 146 0
 17213 00a2 7A68     		ldr	r2, [r7, #4]
 17214 00a4 4FF44063 		mov	r3, #3072
 17215 00a8 C4F20003 		movt	r3, 16384
 17216 00ac 9A42     		cmp	r2, r3
 17217 00ae 0CD1     		bne	.L7
 147:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 148:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 17218              		.loc 1 148 0
 17219 00b0 4FF00800 		mov	r0, #8
 17220 00b4 4FF00101 		mov	r1, #1
 17221 00b8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 149:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 17222              		.loc 1 149 0
 17223 00bc 4FF00800 		mov	r0, #8
 17224 00c0 4FF00001 		mov	r1, #0
 17225 00c4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 17226 00c8 EEE0     		b	.L1
 17227              	.L7:
 150:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   } 
 151:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM6)
 17228              		.loc 1 151 0
 17229 00ca 7A68     		ldr	r2, [r7, #4]
 17230 00cc 4FF48053 		mov	r3, #4096
 17231 00d0 C4F20003 		movt	r3, 16384
 17232 00d4 9A42     		cmp	r2, r3
 17233 00d6 0CD1     		bne	.L8
 152:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 153:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 17234              		.loc 1 153 0
 17235 00d8 4FF01000 		mov	r0, #16
 17236 00dc 4FF00101 		mov	r1, #1
 17237 00e0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 154:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 17238              		.loc 1 154 0
 17239 00e4 4FF01000 		mov	r0, #16
 17240 00e8 4FF00001 		mov	r1, #0
 17241 00ec FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 17242 00f0 DAE0     		b	.L1
 17243              	.L8:
 155:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   } 
 156:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM7)
 17244              		.loc 1 156 0
 17245 00f2 7A68     		ldr	r2, [r7, #4]
 17246 00f4 4FF4A053 		mov	r3, #5120
 17247 00f8 C4F20003 		movt	r3, 16384
 17248 00fc 9A42     		cmp	r2, r3
 17249 00fe 0CD1     		bne	.L9
 157:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 158:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 17250              		.loc 1 158 0
 17251 0100 4FF02000 		mov	r0, #32
 17252 0104 4FF00101 		mov	r1, #1
 17253 0108 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 159:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 17254              		.loc 1 159 0
 17255 010c 4FF02000 		mov	r0, #32
 17256 0110 4FF00001 		mov	r1, #0
 17257 0114 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 17258 0118 C6E0     		b	.L1
 17259              	.L9:
 160:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   } 
 161:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM8)
 17260              		.loc 1 161 0
 17261 011a 7A68     		ldr	r2, [r7, #4]
 17262 011c 4FF45053 		mov	r3, #13312
 17263 0120 C4F20103 		movt	r3, 16385
 17264 0124 9A42     		cmp	r2, r3
 17265 0126 0CD1     		bne	.L10
 162:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 163:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 17266              		.loc 1 163 0
 17267 0128 4FF40050 		mov	r0, #8192
 17268 012c 4FF00101 		mov	r1, #1
 17269 0130 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 164:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 17270              		.loc 1 164 0
 17271 0134 4FF40050 		mov	r0, #8192
 17272 0138 4FF00001 		mov	r1, #0
 17273 013c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 17274 0140 B2E0     		b	.L1
 17275              	.L10:
 165:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 166:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM9)
 17276              		.loc 1 166 0
 17277 0142 7A68     		ldr	r2, [r7, #4]
 17278 0144 4FF49843 		mov	r3, #19456
 17279 0148 C4F20103 		movt	r3, 16385
 17280 014c 9A42     		cmp	r2, r3
 17281 014e 0CD1     		bne	.L11
 167:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {      
 168:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 17282              		.loc 1 168 0
 17283 0150 4FF40020 		mov	r0, #524288
 17284 0154 4FF00101 		mov	r1, #1
 17285 0158 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 169:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 17286              		.loc 1 169 0
 17287 015c 4FF40020 		mov	r0, #524288
 17288 0160 4FF00001 		mov	r1, #0
 17289 0164 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 17290 0168 9EE0     		b	.L1
 17291              	.L11:
 170:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    }  
 171:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM10)
 17292              		.loc 1 171 0
 17293 016a 7A68     		ldr	r2, [r7, #4]
 17294 016c 4FF4A043 		mov	r3, #20480
 17295 0170 C4F20103 		movt	r3, 16385
 17296 0174 9A42     		cmp	r2, r3
 17297 0176 0CD1     		bne	.L12
 172:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {      
 173:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 17298              		.loc 1 173 0
 17299 0178 4FF48010 		mov	r0, #1048576
 17300 017c 4FF00101 		mov	r1, #1
 17301 0180 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 174:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 17302              		.loc 1 174 0
 17303 0184 4FF48010 		mov	r0, #1048576
 17304 0188 4FF00001 		mov	r1, #0
 17305 018c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 17306 0190 8AE0     		b	.L1
 17307              	.L12:
 175:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }  
 176:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM11) 
 17308              		.loc 1 176 0
 17309 0192 7A68     		ldr	r2, [r7, #4]
 17310 0194 4FF4A843 		mov	r3, #21504
 17311 0198 C4F20103 		movt	r3, 16385
 17312 019c 9A42     		cmp	r2, r3
 17313 019e 0CD1     		bne	.L13
 177:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {     
 178:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 17314              		.loc 1 178 0
 17315 01a0 4FF40010 		mov	r0, #2097152
 17316 01a4 4FF00101 		mov	r1, #1
 17317 01a8 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 179:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 17318              		.loc 1 179 0
 17319 01ac 4FF40010 		mov	r0, #2097152
 17320 01b0 4FF00001 		mov	r1, #0
 17321 01b4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 17322 01b8 76E0     		b	.L1
 17323              	.L13:
 180:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }  
 181:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM12)
 17324              		.loc 1 181 0
 17325 01ba 7A68     		ldr	r2, [r7, #4]
 17326 01bc 4FF4C053 		mov	r3, #6144
 17327 01c0 C4F20003 		movt	r3, 16384
 17328 01c4 9A42     		cmp	r2, r3
 17329 01c6 0CD1     		bne	.L14
 182:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {      
 183:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 17330              		.loc 1 183 0
 17331 01c8 4FF04000 		mov	r0, #64
 17332 01cc 4FF00101 		mov	r1, #1
 17333 01d0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 184:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 17334              		.loc 1 184 0
 17335 01d4 4FF04000 		mov	r0, #64
 17336 01d8 4FF00001 		mov	r1, #0
 17337 01dc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 17338 01e0 62E0     		b	.L1
 17339              	.L14:
 185:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }  
 186:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM13) 
 17340              		.loc 1 186 0
 17341 01e2 7A68     		ldr	r2, [r7, #4]
 17342 01e4 4FF4E053 		mov	r3, #7168
 17343 01e8 C4F20003 		movt	r3, 16384
 17344 01ec 9A42     		cmp	r2, r3
 17345 01ee 0CD1     		bne	.L15
 187:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {       
 188:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 17346              		.loc 1 188 0
 17347 01f0 4FF08000 		mov	r0, #128
 17348 01f4 4FF00101 		mov	r1, #1
 17349 01f8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 189:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 17350              		.loc 1 189 0
 17351 01fc 4FF08000 		mov	r0, #128
 17352 0200 4FF00001 		mov	r1, #0
 17353 0204 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 17354 0208 4EE0     		b	.L1
 17355              	.L15:
 190:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 191:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM14) 
 17356              		.loc 1 191 0
 17357 020a 7A68     		ldr	r2, [r7, #4]
 17358 020c 4FF40053 		mov	r3, #8192
 17359 0210 C4F20003 		movt	r3, 16384
 17360 0214 9A42     		cmp	r2, r3
 17361 0216 0CD1     		bne	.L16
 192:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {       
 193:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 17362              		.loc 1 193 0
 17363 0218 4FF48070 		mov	r0, #256
 17364 021c 4FF00101 		mov	r1, #1
 17365 0220 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 194:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 17366              		.loc 1 194 0
 17367 0224 4FF48070 		mov	r0, #256
 17368 0228 4FF00001 		mov	r1, #0
 17369 022c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 17370 0230 3AE0     		b	.L1
 17371              	.L16:
 195:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }        
 196:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM15)
 17372              		.loc 1 196 0
 17373 0232 7A68     		ldr	r2, [r7, #4]
 17374 0234 4FF48043 		mov	r3, #16384
 17375 0238 C4F20103 		movt	r3, 16385
 17376 023c 9A42     		cmp	r2, r3
 17377 023e 0CD1     		bne	.L17
 197:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 198:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 17378              		.loc 1 198 0
 17379 0240 4FF48030 		mov	r0, #65536
 17380 0244 4FF00101 		mov	r1, #1
 17381 0248 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 199:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 17382              		.loc 1 199 0
 17383 024c 4FF48030 		mov	r0, #65536
 17384 0250 4FF00001 		mov	r1, #0
 17385 0254 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 17386 0258 26E0     		b	.L1
 17387              	.L17:
 200:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   } 
 201:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIMx == TIM16)
 17388              		.loc 1 201 0
 17389 025a 7A68     		ldr	r2, [r7, #4]
 17390 025c 4FF48843 		mov	r3, #17408
 17391 0260 C4F20103 		movt	r3, 16385
 17392 0264 9A42     		cmp	r2, r3
 17393 0266 0CD1     		bne	.L18
 202:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 203:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 17394              		.loc 1 203 0
 17395 0268 4FF40030 		mov	r0, #131072
 17396 026c 4FF00101 		mov	r1, #1
 17397 0270 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 204:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 17398              		.loc 1 204 0
 17399 0274 4FF40030 		mov	r0, #131072
 17400 0278 4FF00001 		mov	r1, #0
 17401 027c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 17402 0280 12E0     		b	.L1
 17403              	.L18:
 205:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   } 
 206:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 207:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 208:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     if (TIMx == TIM17)
 17404              		.loc 1 208 0
 17405 0282 7A68     		ldr	r2, [r7, #4]
 17406 0284 4FF49043 		mov	r3, #18432
 17407 0288 C4F20103 		movt	r3, 16385
 17408 028c 9A42     		cmp	r2, r3
 17409 028e 0BD1     		bne	.L1
 209:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     {
 210:../target/stm32/stdperiph/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 17410              		.loc 1 210 0
 17411 0290 4FF48020 		mov	r0, #262144
 17412 0294 4FF00101 		mov	r1, #1
 17413 0298 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 211:../target/stm32/stdperiph/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 17414              		.loc 1 211 0
 17415 029c 4FF48020 		mov	r0, #262144
 17416 02a0 4FF00001 		mov	r1, #0
 17417 02a4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 17418              	.L1:
 212:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     }  
 213:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 214:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 17419              		.loc 1 214 0
 17420 02a8 07F10807 		add	r7, r7, #8
 17421 02ac BD46     		mov	sp, r7
 17422 02ae 80BD     		pop	{r7, pc}
 17423              		.cfi_endproc
 17424              	.LFE29:
 17426              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 17427              		.align	2
 17428              		.global	TIM_TimeBaseInit
 17429              		.thumb
 17430              		.thumb_func
 17432              	TIM_TimeBaseInit:
 17433              	.LFB30:
 215:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 216:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 217:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 218:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   the specified parameters in the TIM_TimeBaseInitStruct.
 219:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 220:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 221:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   structure that contains the configuration information for the specified TIM peripheral.
 222:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 223:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 224:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 225:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 17434              		.loc 1 225 0
 17435              		.cfi_startproc
 17436              		@ args = 0, pretend = 0, frame = 16
 17437              		@ frame_needed = 1, uses_anonymous_args = 0
 17438              		@ link register save eliminated.
 17439 0000 80B4     		push	{r7}
 17440              	.LCFI3:
 17441              		.cfi_def_cfa_offset 4
 17442 0002 85B0     		sub	sp, sp, #20
 17443              	.LCFI4:
 17444              		.cfi_def_cfa_offset 24
 17445 0004 00AF     		add	r7, sp, #0
 17446              		.cfi_offset 7, -4
 17447              	.LCFI5:
 17448              		.cfi_def_cfa_register 7
 17449 0006 7860     		str	r0, [r7, #4]
 17450 0008 3960     		str	r1, [r7, #0]
 226:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 17451              		.loc 1 226 0
 17452 000a 4FF00003 		mov	r3, #0
 17453 000e FB81     		strh	r3, [r7, #14]	@ movhi
 227:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 228:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 229:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 230:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 231:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 232:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 233:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;  
 17454              		.loc 1 233 0
 17455 0010 7B68     		ldr	r3, [r7, #4]
 17456 0012 1B88     		ldrh	r3, [r3, #0]	@ movhi
 17457 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 234:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 235:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 17458              		.loc 1 235 0
 17459 0016 7A68     		ldr	r2, [r7, #4]
 17460 0018 4FF43053 		mov	r3, #11264
 17461 001c C4F20103 		movt	r3, 16385
 17462 0020 9A42     		cmp	r2, r3
 17463 0022 1FD0     		beq	.L20
 17464              		.loc 1 235 0 is_stmt 0 discriminator 1
 17465 0024 7A68     		ldr	r2, [r7, #4]
 17466 0026 4FF45053 		mov	r3, #13312
 17467 002a C4F20103 		movt	r3, 16385
 17468 002e 9A42     		cmp	r2, r3
 17469 0030 18D0     		beq	.L20
 17470 0032 7B68     		ldr	r3, [r7, #4]
 17471 0034 B3F1804F 		cmp	r3, #1073741824
 17472 0038 14D0     		beq	.L20
 17473 003a 7A68     		ldr	r2, [r7, #4]
 17474 003c 4FF48063 		mov	r3, #1024
 17475 0040 C4F20003 		movt	r3, 16384
 17476 0044 9A42     		cmp	r2, r3
 17477 0046 0DD0     		beq	.L20
 17478 0048 7A68     		ldr	r2, [r7, #4]
 17479 004a 4FF40063 		mov	r3, #2048
 17480 004e C4F20003 		movt	r3, 16384
 17481 0052 9A42     		cmp	r2, r3
 17482 0054 06D0     		beq	.L20
 236:../target/stm32/stdperiph/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 17483              		.loc 1 236 0 is_stmt 1
 17484 0056 7A68     		ldr	r2, [r7, #4]
 17485 0058 4FF44063 		mov	r3, #3072
 17486 005c C4F20003 		movt	r3, 16384
 17487 0060 9A42     		cmp	r2, r3
 17488 0062 09D1     		bne	.L21
 17489              	.L20:
 237:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 238:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Select the Counter Mode */
 239:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 17490              		.loc 1 239 0
 17491 0064 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17492 0066 23F07003 		bic	r3, r3, #112
 17493 006a FB81     		strh	r3, [r7, #14]	@ movhi
 240:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 17494              		.loc 1 240 0
 17495 006c 3B68     		ldr	r3, [r7, #0]
 17496 006e 5A88     		ldrh	r2, [r3, #2]
 17497 0070 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17498 0072 42EA0303 		orr	r3, r2, r3
 17499 0076 FB81     		strh	r3, [r7, #14]	@ movhi
 17500              	.L21:
 241:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 242:../target/stm32/stdperiph/src/stm32f10x_tim.c ****  
 243:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 17501              		.loc 1 243 0
 17502 0078 7A68     		ldr	r2, [r7, #4]
 17503 007a 4FF48053 		mov	r3, #4096
 17504 007e C4F20003 		movt	r3, 16384
 17505 0082 9A42     		cmp	r2, r3
 17506 0084 10D0     		beq	.L22
 17507              		.loc 1 243 0 is_stmt 0 discriminator 1
 17508 0086 7A68     		ldr	r2, [r7, #4]
 17509 0088 4FF4A053 		mov	r3, #5120
 17510 008c C4F20003 		movt	r3, 16384
 17511 0090 9A42     		cmp	r2, r3
 17512 0092 09D0     		beq	.L22
 244:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 245:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the clock division */
 246:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 17513              		.loc 1 246 0 is_stmt 1
 17514 0094 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17515 0096 23F44073 		bic	r3, r3, #768
 17516 009a FB81     		strh	r3, [r7, #14]	@ movhi
 247:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 17517              		.loc 1 247 0
 17518 009c 3B68     		ldr	r3, [r7, #0]
 17519 009e DA88     		ldrh	r2, [r3, #6]
 17520 00a0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17521 00a2 42EA0303 		orr	r3, r2, r3
 17522 00a6 FB81     		strh	r3, [r7, #14]	@ movhi
 17523              	.L22:
 248:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 249:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 250:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 17524              		.loc 1 250 0
 17525 00a8 7B68     		ldr	r3, [r7, #4]
 17526 00aa FA89     		ldrh	r2, [r7, #14]	@ movhi
 17527 00ac 1A80     		strh	r2, [r3, #0]	@ movhi
 251:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 252:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Autoreload value */
 253:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 17528              		.loc 1 253 0
 17529 00ae 3B68     		ldr	r3, [r7, #0]
 17530 00b0 9A88     		ldrh	r2, [r3, #4]
 17531 00b2 7B68     		ldr	r3, [r7, #4]
 17532 00b4 9A85     		strh	r2, [r3, #44]	@ movhi
 254:../target/stm32/stdperiph/src/stm32f10x_tim.c ****  
 255:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Prescaler value */
 256:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 17533              		.loc 1 256 0
 17534 00b6 3B68     		ldr	r3, [r7, #0]
 17535 00b8 1A88     		ldrh	r2, [r3, #0]
 17536 00ba 7B68     		ldr	r3, [r7, #4]
 17537 00bc 1A85     		strh	r2, [r3, #40]	@ movhi
 257:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 258:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 17538              		.loc 1 258 0
 17539 00be 7A68     		ldr	r2, [r7, #4]
 17540 00c0 4FF43053 		mov	r3, #11264
 17541 00c4 C4F20103 		movt	r3, 16385
 17542 00c8 9A42     		cmp	r2, r3
 17543 00ca 1BD0     		beq	.L23
 17544              		.loc 1 258 0 is_stmt 0 discriminator 1
 17545 00cc 7A68     		ldr	r2, [r7, #4]
 17546 00ce 4FF45053 		mov	r3, #13312
 17547 00d2 C4F20103 		movt	r3, 16385
 17548 00d6 9A42     		cmp	r2, r3
 17549 00d8 14D0     		beq	.L23
 17550 00da 7A68     		ldr	r2, [r7, #4]
 17551 00dc 4FF48043 		mov	r3, #16384
 17552 00e0 C4F20103 		movt	r3, 16385
 17553 00e4 9A42     		cmp	r2, r3
 17554 00e6 0DD0     		beq	.L23
 17555 00e8 7A68     		ldr	r2, [r7, #4]
 17556 00ea 4FF48843 		mov	r3, #17408
 17557 00ee C4F20103 		movt	r3, 16385
 17558 00f2 9A42     		cmp	r2, r3
 17559 00f4 06D0     		beq	.L23
 17560 00f6 7A68     		ldr	r2, [r7, #4]
 17561 00f8 4FF49043 		mov	r3, #18432
 17562 00fc C4F20103 		movt	r3, 16385
 17563 0100 9A42     		cmp	r2, r3
 17564 0102 04D1     		bne	.L24
 17565              	.L23:
 259:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 260:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Repetition Counter value */
 261:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 17566              		.loc 1 261 0 is_stmt 1
 17567 0104 3B68     		ldr	r3, [r7, #0]
 17568 0106 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 17569 0108 1A46     		mov	r2, r3
 17570 010a 7B68     		ldr	r3, [r7, #4]
 17571 010c 1A86     		strh	r2, [r3, #48]	@ movhi
 17572              	.L24:
 262:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 263:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 264:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Generate an update event to reload the Prescaler and the Repetition counter
 265:../target/stm32/stdperiph/src/stm32f10x_tim.c ****      values immediately */
 266:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 17573              		.loc 1 266 0
 17574 010e 7B68     		ldr	r3, [r7, #4]
 17575 0110 4FF00102 		mov	r2, #1
 17576 0114 9A82     		strh	r2, [r3, #20]	@ movhi
 267:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 17577              		.loc 1 267 0
 17578 0116 07F11407 		add	r7, r7, #20
 17579 011a BD46     		mov	sp, r7
 17580 011c 80BC     		pop	{r7}
 17581 011e 7047     		bx	lr
 17582              		.cfi_endproc
 17583              	.LFE30:
 17585              		.section	.text.TIM_OC1Init,"ax",%progbits
 17586              		.align	2
 17587              		.global	TIM_OC1Init
 17588              		.thumb
 17589              		.thumb_func
 17591              	TIM_OC1Init:
 17592              	.LFB31:
 268:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 269:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 270:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified
 271:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   parameters in the TIM_OCInitStruct.
 272:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 273:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 274:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 275:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 276:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 277:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 278:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 17593              		.loc 1 278 0
 17594              		.cfi_startproc
 17595              		@ args = 0, pretend = 0, frame = 16
 17596              		@ frame_needed = 1, uses_anonymous_args = 0
 17597              		@ link register save eliminated.
 17598 0000 80B4     		push	{r7}
 17599              	.LCFI6:
 17600              		.cfi_def_cfa_offset 4
 17601 0002 85B0     		sub	sp, sp, #20
 17602              	.LCFI7:
 17603              		.cfi_def_cfa_offset 24
 17604 0004 00AF     		add	r7, sp, #0
 17605              		.cfi_offset 7, -4
 17606              	.LCFI8:
 17607              		.cfi_def_cfa_register 7
 17608 0006 7860     		str	r0, [r7, #4]
 17609 0008 3960     		str	r1, [r7, #0]
 279:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 17610              		.loc 1 279 0
 17611 000a 4FF00003 		mov	r3, #0
 17612 000e 7B81     		strh	r3, [r7, #10]	@ movhi
 17613 0010 4FF00003 		mov	r3, #0
 17614 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 17615 0016 4FF00003 		mov	r3, #0
 17616 001a BB81     		strh	r3, [r7, #12]	@ movhi
 280:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    
 281:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 282:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 283:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 284:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 285:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 286:../target/stm32/stdperiph/src/stm32f10x_tim.c ****  /* Disable the Channel 1: Reset the CC1E Bit */
 287:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 17617              		.loc 1 287 0
 17618 001c 7B68     		ldr	r3, [r7, #4]
 17619 001e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 17620 0020 9BB2     		uxth	r3, r3
 17621 0022 23F00103 		bic	r3, r3, #1
 17622 0026 9AB2     		uxth	r2, r3
 17623 0028 7B68     		ldr	r3, [r7, #4]
 17624 002a 1A84     		strh	r2, [r3, #32]	@ movhi
 288:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 289:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17625              		.loc 1 289 0
 17626 002c 7B68     		ldr	r3, [r7, #4]
 17627 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 17628 0030 FB81     		strh	r3, [r7, #14]	@ movhi
 290:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 291:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 17629              		.loc 1 291 0
 17630 0032 7B68     		ldr	r3, [r7, #4]
 17631 0034 9B88     		ldrh	r3, [r3, #4]	@ movhi
 17632 0036 BB81     		strh	r3, [r7, #12]	@ movhi
 292:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 293:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 294:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 17633              		.loc 1 294 0
 17634 0038 7B68     		ldr	r3, [r7, #4]
 17635 003a 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 17636 003c 7B81     		strh	r3, [r7, #10]	@ movhi
 295:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 296:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 297:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 17637              		.loc 1 297 0
 17638 003e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 17639 0040 23F07003 		bic	r3, r3, #112
 17640 0044 7B81     		strh	r3, [r7, #10]	@ movhi
 298:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 17641              		.loc 1 298 0
 17642 0046 7B89     		ldrh	r3, [r7, #10]	@ movhi
 17643 0048 23F00303 		bic	r3, r3, #3
 17644 004c 7B81     		strh	r3, [r7, #10]	@ movhi
 299:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 300:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 301:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 17645              		.loc 1 301 0
 17646 004e 3B68     		ldr	r3, [r7, #0]
 17647 0050 1A88     		ldrh	r2, [r3, #0]
 17648 0052 7B89     		ldrh	r3, [r7, #10]	@ movhi
 17649 0054 42EA0303 		orr	r3, r2, r3
 17650 0058 7B81     		strh	r3, [r7, #10]	@ movhi
 302:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 303:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 304:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 17651              		.loc 1 304 0
 17652 005a FB89     		ldrh	r3, [r7, #14]	@ movhi
 17653 005c 23F00203 		bic	r3, r3, #2
 17654 0060 FB81     		strh	r3, [r7, #14]	@ movhi
 305:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 306:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 17655              		.loc 1 306 0
 17656 0062 3B68     		ldr	r3, [r7, #0]
 17657 0064 1A89     		ldrh	r2, [r3, #8]
 17658 0066 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17659 0068 42EA0303 		orr	r3, r2, r3
 17660 006c FB81     		strh	r3, [r7, #14]	@ movhi
 307:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 308:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Output State */
 309:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 17661              		.loc 1 309 0
 17662 006e 3B68     		ldr	r3, [r7, #0]
 17663 0070 5A88     		ldrh	r2, [r3, #2]
 17664 0072 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17665 0074 42EA0303 		orr	r3, r2, r3
 17666 0078 FB81     		strh	r3, [r7, #14]	@ movhi
 310:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 311:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 17667              		.loc 1 311 0
 17668 007a 7A68     		ldr	r2, [r7, #4]
 17669 007c 4FF43053 		mov	r3, #11264
 17670 0080 C4F20103 		movt	r3, 16385
 17671 0084 9A42     		cmp	r2, r3
 17672 0086 1BD0     		beq	.L26
 17673              		.loc 1 311 0 is_stmt 0 discriminator 1
 17674 0088 7A68     		ldr	r2, [r7, #4]
 17675 008a 4FF45053 		mov	r3, #13312
 17676 008e C4F20103 		movt	r3, 16385
 17677 0092 9A42     		cmp	r2, r3
 17678 0094 14D0     		beq	.L26
 17679 0096 7A68     		ldr	r2, [r7, #4]
 17680 0098 4FF48043 		mov	r3, #16384
 17681 009c C4F20103 		movt	r3, 16385
 17682 00a0 9A42     		cmp	r2, r3
 17683 00a2 0DD0     		beq	.L26
 17684 00a4 7A68     		ldr	r2, [r7, #4]
 17685 00a6 4FF48843 		mov	r3, #17408
 17686 00aa C4F20103 		movt	r3, 16385
 17687 00ae 9A42     		cmp	r2, r3
 17688 00b0 06D0     		beq	.L26
 312:../target/stm32/stdperiph/src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 17689              		.loc 1 312 0 is_stmt 1
 17690 00b2 7A68     		ldr	r2, [r7, #4]
 17691 00b4 4FF49043 		mov	r3, #18432
 17692 00b8 C4F20103 		movt	r3, 16385
 17693 00bc 9A42     		cmp	r2, r3
 17694 00be 27D1     		bne	.L27
 17695              	.L26:
 313:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 314:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 315:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 316:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 317:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 318:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 319:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 320:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 17696              		.loc 1 320 0
 17697 00c0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17698 00c2 23F00803 		bic	r3, r3, #8
 17699 00c6 FB81     		strh	r3, [r7, #14]	@ movhi
 321:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 322:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 17700              		.loc 1 322 0
 17701 00c8 3B68     		ldr	r3, [r7, #0]
 17702 00ca 5A89     		ldrh	r2, [r3, #10]
 17703 00cc FB89     		ldrh	r3, [r7, #14]	@ movhi
 17704 00ce 42EA0303 		orr	r3, r2, r3
 17705 00d2 FB81     		strh	r3, [r7, #14]	@ movhi
 323:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 324:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 325:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 17706              		.loc 1 325 0
 17707 00d4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17708 00d6 23F00403 		bic	r3, r3, #4
 17709 00da FB81     		strh	r3, [r7, #14]	@ movhi
 326:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output N State */
 327:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 17710              		.loc 1 327 0
 17711 00dc 3B68     		ldr	r3, [r7, #0]
 17712 00de 9A88     		ldrh	r2, [r3, #4]
 17713 00e0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17714 00e2 42EA0303 		orr	r3, r2, r3
 17715 00e6 FB81     		strh	r3, [r7, #14]	@ movhi
 328:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 329:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 330:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 17716              		.loc 1 330 0
 17717 00e8 BB89     		ldrh	r3, [r7, #12]	@ movhi
 17718 00ea 23F48073 		bic	r3, r3, #256
 17719 00ee BB81     		strh	r3, [r7, #12]	@ movhi
 331:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 17720              		.loc 1 331 0
 17721 00f0 BB89     		ldrh	r3, [r7, #12]	@ movhi
 17722 00f2 23F40073 		bic	r3, r3, #512
 17723 00f6 BB81     		strh	r3, [r7, #12]	@ movhi
 332:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 333:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 334:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 17724              		.loc 1 334 0
 17725 00f8 3B68     		ldr	r3, [r7, #0]
 17726 00fa 9A89     		ldrh	r2, [r3, #12]
 17727 00fc BB89     		ldrh	r3, [r7, #12]	@ movhi
 17728 00fe 42EA0303 		orr	r3, r2, r3
 17729 0102 BB81     		strh	r3, [r7, #12]	@ movhi
 335:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 336:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 17730              		.loc 1 336 0
 17731 0104 3B68     		ldr	r3, [r7, #0]
 17732 0106 DA89     		ldrh	r2, [r3, #14]
 17733 0108 BB89     		ldrh	r3, [r7, #12]	@ movhi
 17734 010a 42EA0303 		orr	r3, r2, r3
 17735 010e BB81     		strh	r3, [r7, #12]	@ movhi
 17736              	.L27:
 337:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 338:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 339:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 17737              		.loc 1 339 0
 17738 0110 7B68     		ldr	r3, [r7, #4]
 17739 0112 BA89     		ldrh	r2, [r7, #12]	@ movhi
 17740 0114 9A80     		strh	r2, [r3, #4]	@ movhi
 340:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 341:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 342:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 17741              		.loc 1 342 0
 17742 0116 7B68     		ldr	r3, [r7, #4]
 17743 0118 7A89     		ldrh	r2, [r7, #10]	@ movhi
 17744 011a 1A83     		strh	r2, [r3, #24]	@ movhi
 343:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 344:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 345:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 17745              		.loc 1 345 0
 17746 011c 3B68     		ldr	r3, [r7, #0]
 17747 011e DA88     		ldrh	r2, [r3, #6]
 17748 0120 7B68     		ldr	r3, [r7, #4]
 17749 0122 9A86     		strh	r2, [r3, #52]	@ movhi
 346:../target/stm32/stdperiph/src/stm32f10x_tim.c ****  
 347:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 348:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 17750              		.loc 1 348 0
 17751 0124 7B68     		ldr	r3, [r7, #4]
 17752 0126 FA89     		ldrh	r2, [r7, #14]	@ movhi
 17753 0128 1A84     		strh	r2, [r3, #32]	@ movhi
 349:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 17754              		.loc 1 349 0
 17755 012a 07F11407 		add	r7, r7, #20
 17756 012e BD46     		mov	sp, r7
 17757 0130 80BC     		pop	{r7}
 17758 0132 7047     		bx	lr
 17759              		.cfi_endproc
 17760              	.LFE31:
 17762              		.section	.text.TIM_OC2Init,"ax",%progbits
 17763              		.align	2
 17764              		.global	TIM_OC2Init
 17765              		.thumb
 17766              		.thumb_func
 17768              	TIM_OC2Init:
 17769              	.LFB32:
 350:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 351:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 352:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified
 353:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   parameters in the TIM_OCInitStruct.
 354:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
 355:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   the TIM peripheral.
 356:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 357:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 358:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 359:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 360:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 361:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 17770              		.loc 1 361 0
 17771              		.cfi_startproc
 17772              		@ args = 0, pretend = 0, frame = 16
 17773              		@ frame_needed = 1, uses_anonymous_args = 0
 17774              		@ link register save eliminated.
 17775 0000 80B4     		push	{r7}
 17776              	.LCFI9:
 17777              		.cfi_def_cfa_offset 4
 17778 0002 85B0     		sub	sp, sp, #20
 17779              	.LCFI10:
 17780              		.cfi_def_cfa_offset 24
 17781 0004 00AF     		add	r7, sp, #0
 17782              		.cfi_offset 7, -4
 17783              	.LCFI11:
 17784              		.cfi_def_cfa_register 7
 17785 0006 7860     		str	r0, [r7, #4]
 17786 0008 3960     		str	r1, [r7, #0]
 362:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 17787              		.loc 1 362 0
 17788 000a 4FF00003 		mov	r3, #0
 17789 000e 7B81     		strh	r3, [r7, #10]	@ movhi
 17790 0010 4FF00003 		mov	r3, #0
 17791 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 17792 0016 4FF00003 		mov	r3, #0
 17793 001a BB81     		strh	r3, [r7, #12]	@ movhi
 363:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    
 364:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 365:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
 366:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 367:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 368:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 369:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    /* Disable the Channel 2: Reset the CC2E Bit */
 370:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 17794              		.loc 1 370 0
 17795 001c 7B68     		ldr	r3, [r7, #4]
 17796 001e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 17797 0020 9BB2     		uxth	r3, r3
 17798 0022 23F01003 		bic	r3, r3, #16
 17799 0026 9AB2     		uxth	r2, r3
 17800 0028 7B68     		ldr	r3, [r7, #4]
 17801 002a 1A84     		strh	r2, [r3, #32]	@ movhi
 371:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 372:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */  
 373:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17802              		.loc 1 373 0
 17803 002c 7B68     		ldr	r3, [r7, #4]
 17804 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 17805 0030 FB81     		strh	r3, [r7, #14]	@ movhi
 374:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 375:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 17806              		.loc 1 375 0
 17807 0032 7B68     		ldr	r3, [r7, #4]
 17808 0034 9B88     		ldrh	r3, [r3, #4]	@ movhi
 17809 0036 BB81     		strh	r3, [r7, #12]	@ movhi
 376:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 377:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 378:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 17810              		.loc 1 378 0
 17811 0038 7B68     		ldr	r3, [r7, #4]
 17812 003a 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 17813 003c 7B81     		strh	r3, [r7, #10]	@ movhi
 379:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 380:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 381:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 17814              		.loc 1 381 0
 17815 003e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 17816 0040 23F4E043 		bic	r3, r3, #28672
 17817 0044 7B81     		strh	r3, [r7, #10]	@ movhi
 382:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 17818              		.loc 1 382 0
 17819 0046 7B89     		ldrh	r3, [r7, #10]	@ movhi
 17820 0048 23F44073 		bic	r3, r3, #768
 17821 004c 7B81     		strh	r3, [r7, #10]	@ movhi
 383:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 384:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 385:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 17822              		.loc 1 385 0
 17823 004e 3B68     		ldr	r3, [r7, #0]
 17824 0050 1B88     		ldrh	r3, [r3, #0]
 17825 0052 4FEA0323 		lsl	r3, r3, #8
 17826 0056 9AB2     		uxth	r2, r3
 17827 0058 7B89     		ldrh	r3, [r7, #10]	@ movhi
 17828 005a 42EA0303 		orr	r3, r2, r3
 17829 005e 7B81     		strh	r3, [r7, #10]	@ movhi
 386:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 387:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 388:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 17830              		.loc 1 388 0
 17831 0060 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17832 0062 23F02003 		bic	r3, r3, #32
 17833 0066 FB81     		strh	r3, [r7, #14]	@ movhi
 389:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 390:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 17834              		.loc 1 390 0
 17835 0068 3B68     		ldr	r3, [r7, #0]
 17836 006a 1B89     		ldrh	r3, [r3, #8]
 17837 006c 4FEA0313 		lsl	r3, r3, #4
 17838 0070 9AB2     		uxth	r2, r3
 17839 0072 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17840 0074 42EA0303 		orr	r3, r2, r3
 17841 0078 FB81     		strh	r3, [r7, #14]	@ movhi
 391:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 392:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Output State */
 393:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 17842              		.loc 1 393 0
 17843 007a 3B68     		ldr	r3, [r7, #0]
 17844 007c 5B88     		ldrh	r3, [r3, #2]
 17845 007e 4FEA0313 		lsl	r3, r3, #4
 17846 0082 9AB2     		uxth	r2, r3
 17847 0084 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17848 0086 42EA0303 		orr	r3, r2, r3
 17849 008a FB81     		strh	r3, [r7, #14]	@ movhi
 394:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 395:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 17850              		.loc 1 395 0
 17851 008c 7A68     		ldr	r2, [r7, #4]
 17852 008e 4FF43053 		mov	r3, #11264
 17853 0092 C4F20103 		movt	r3, 16385
 17854 0096 9A42     		cmp	r2, r3
 17855 0098 06D0     		beq	.L29
 17856              		.loc 1 395 0 is_stmt 0 discriminator 1
 17857 009a 7A68     		ldr	r2, [r7, #4]
 17858 009c 4FF45053 		mov	r3, #13312
 17859 00a0 C4F20103 		movt	r3, 16385
 17860 00a4 9A42     		cmp	r2, r3
 17861 00a6 33D1     		bne	.L30
 17862              	.L29:
 396:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 397:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 398:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 399:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 400:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 401:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 402:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 403:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 17863              		.loc 1 403 0 is_stmt 1
 17864 00a8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17865 00aa 23F08003 		bic	r3, r3, #128
 17866 00ae FB81     		strh	r3, [r7, #14]	@ movhi
 404:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 405:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 17867              		.loc 1 405 0
 17868 00b0 3B68     		ldr	r3, [r7, #0]
 17869 00b2 5B89     		ldrh	r3, [r3, #10]
 17870 00b4 4FEA0313 		lsl	r3, r3, #4
 17871 00b8 9AB2     		uxth	r2, r3
 17872 00ba FB89     		ldrh	r3, [r7, #14]	@ movhi
 17873 00bc 42EA0303 		orr	r3, r2, r3
 17874 00c0 FB81     		strh	r3, [r7, #14]	@ movhi
 406:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 407:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 408:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 17875              		.loc 1 408 0
 17876 00c2 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17877 00c4 23F04003 		bic	r3, r3, #64
 17878 00c8 FB81     		strh	r3, [r7, #14]	@ movhi
 409:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output N State */
 410:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 17879              		.loc 1 410 0
 17880 00ca 3B68     		ldr	r3, [r7, #0]
 17881 00cc 9B88     		ldrh	r3, [r3, #4]
 17882 00ce 4FEA0313 		lsl	r3, r3, #4
 17883 00d2 9AB2     		uxth	r2, r3
 17884 00d4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 17885 00d6 42EA0303 		orr	r3, r2, r3
 17886 00da FB81     		strh	r3, [r7, #14]	@ movhi
 411:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 412:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 413:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 17887              		.loc 1 413 0
 17888 00dc BB89     		ldrh	r3, [r7, #12]	@ movhi
 17889 00de 23F48063 		bic	r3, r3, #1024
 17890 00e2 BB81     		strh	r3, [r7, #12]	@ movhi
 414:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 17891              		.loc 1 414 0
 17892 00e4 BB89     		ldrh	r3, [r7, #12]	@ movhi
 17893 00e6 23F40063 		bic	r3, r3, #2048
 17894 00ea BB81     		strh	r3, [r7, #12]	@ movhi
 415:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 416:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 417:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 17895              		.loc 1 417 0
 17896 00ec 3B68     		ldr	r3, [r7, #0]
 17897 00ee 9B89     		ldrh	r3, [r3, #12]
 17898 00f0 4FEA8303 		lsl	r3, r3, #2
 17899 00f4 9AB2     		uxth	r2, r3
 17900 00f6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 17901 00f8 42EA0303 		orr	r3, r2, r3
 17902 00fc BB81     		strh	r3, [r7, #12]	@ movhi
 418:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 419:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 17903              		.loc 1 419 0
 17904 00fe 3B68     		ldr	r3, [r7, #0]
 17905 0100 DB89     		ldrh	r3, [r3, #14]
 17906 0102 4FEA8303 		lsl	r3, r3, #2
 17907 0106 9AB2     		uxth	r2, r3
 17908 0108 BB89     		ldrh	r3, [r7, #12]	@ movhi
 17909 010a 42EA0303 		orr	r3, r2, r3
 17910 010e BB81     		strh	r3, [r7, #12]	@ movhi
 17911              	.L30:
 420:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 421:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 422:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 17912              		.loc 1 422 0
 17913 0110 7B68     		ldr	r3, [r7, #4]
 17914 0112 BA89     		ldrh	r2, [r7, #12]	@ movhi
 17915 0114 9A80     		strh	r2, [r3, #4]	@ movhi
 423:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 424:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 425:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 17916              		.loc 1 425 0
 17917 0116 7B68     		ldr	r3, [r7, #4]
 17918 0118 7A89     		ldrh	r2, [r7, #10]	@ movhi
 17919 011a 1A83     		strh	r2, [r3, #24]	@ movhi
 426:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 427:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 428:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 17920              		.loc 1 428 0
 17921 011c 3B68     		ldr	r3, [r7, #0]
 17922 011e DA88     		ldrh	r2, [r3, #6]
 17923 0120 7B68     		ldr	r3, [r7, #4]
 17924 0122 1A87     		strh	r2, [r3, #56]	@ movhi
 429:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 430:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 431:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 17925              		.loc 1 431 0
 17926 0124 7B68     		ldr	r3, [r7, #4]
 17927 0126 FA89     		ldrh	r2, [r7, #14]	@ movhi
 17928 0128 1A84     		strh	r2, [r3, #32]	@ movhi
 432:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 17929              		.loc 1 432 0
 17930 012a 07F11407 		add	r7, r7, #20
 17931 012e BD46     		mov	sp, r7
 17932 0130 80BC     		pop	{r7}
 17933 0132 7047     		bx	lr
 17934              		.cfi_endproc
 17935              	.LFE32:
 17937              		.section	.text.TIM_OC3Init,"ax",%progbits
 17938              		.align	2
 17939              		.global	TIM_OC3Init
 17940              		.thumb
 17941              		.thumb_func
 17943              	TIM_OC3Init:
 17944              	.LFB33:
 433:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 434:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 435:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified
 436:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   parameters in the TIM_OCInitStruct.
 437:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 438:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 439:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 440:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 441:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 442:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 443:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 17945              		.loc 1 443 0
 17946              		.cfi_startproc
 17947              		@ args = 0, pretend = 0, frame = 16
 17948              		@ frame_needed = 1, uses_anonymous_args = 0
 17949              		@ link register save eliminated.
 17950 0000 80B4     		push	{r7}
 17951              	.LCFI12:
 17952              		.cfi_def_cfa_offset 4
 17953 0002 85B0     		sub	sp, sp, #20
 17954              	.LCFI13:
 17955              		.cfi_def_cfa_offset 24
 17956 0004 00AF     		add	r7, sp, #0
 17957              		.cfi_offset 7, -4
 17958              	.LCFI14:
 17959              		.cfi_def_cfa_register 7
 17960 0006 7860     		str	r0, [r7, #4]
 17961 0008 3960     		str	r1, [r7, #0]
 444:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 17962              		.loc 1 444 0
 17963 000a 4FF00003 		mov	r3, #0
 17964 000e 7B81     		strh	r3, [r7, #10]	@ movhi
 17965 0010 4FF00003 		mov	r3, #0
 17966 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 17967 0016 4FF00003 		mov	r3, #0
 17968 001a BB81     		strh	r3, [r7, #12]	@ movhi
 445:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    
 446:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 447:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 448:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 449:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 450:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 451:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 452:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 17969              		.loc 1 452 0
 17970 001c 7B68     		ldr	r3, [r7, #4]
 17971 001e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 17972 0020 9BB2     		uxth	r3, r3
 17973 0022 23F48073 		bic	r3, r3, #256
 17974 0026 9AB2     		uxth	r2, r3
 17975 0028 7B68     		ldr	r3, [r7, #4]
 17976 002a 1A84     		strh	r2, [r3, #32]	@ movhi
 453:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 454:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 455:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 17977              		.loc 1 455 0
 17978 002c 7B68     		ldr	r3, [r7, #4]
 17979 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 17980 0030 FB81     		strh	r3, [r7, #14]	@ movhi
 456:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 457:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 17981              		.loc 1 457 0
 17982 0032 7B68     		ldr	r3, [r7, #4]
 17983 0034 9B88     		ldrh	r3, [r3, #4]	@ movhi
 17984 0036 BB81     		strh	r3, [r7, #12]	@ movhi
 458:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 459:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 460:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 17985              		.loc 1 460 0
 17986 0038 7B68     		ldr	r3, [r7, #4]
 17987 003a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 17988 003c 7B81     		strh	r3, [r7, #10]	@ movhi
 461:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 462:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 463:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 17989              		.loc 1 463 0
 17990 003e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 17991 0040 23F07003 		bic	r3, r3, #112
 17992 0044 7B81     		strh	r3, [r7, #10]	@ movhi
 464:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 17993              		.loc 1 464 0
 17994 0046 7B89     		ldrh	r3, [r7, #10]	@ movhi
 17995 0048 23F00303 		bic	r3, r3, #3
 17996 004c 7B81     		strh	r3, [r7, #10]	@ movhi
 465:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 466:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 17997              		.loc 1 466 0
 17998 004e 3B68     		ldr	r3, [r7, #0]
 17999 0050 1A88     		ldrh	r2, [r3, #0]
 18000 0052 7B89     		ldrh	r3, [r7, #10]	@ movhi
 18001 0054 42EA0303 		orr	r3, r2, r3
 18002 0058 7B81     		strh	r3, [r7, #10]	@ movhi
 467:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 468:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 469:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 18003              		.loc 1 469 0
 18004 005a FB89     		ldrh	r3, [r7, #14]	@ movhi
 18005 005c 23F40073 		bic	r3, r3, #512
 18006 0060 FB81     		strh	r3, [r7, #14]	@ movhi
 470:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 471:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 18007              		.loc 1 471 0
 18008 0062 3B68     		ldr	r3, [r7, #0]
 18009 0064 1B89     		ldrh	r3, [r3, #8]
 18010 0066 4FEA0323 		lsl	r3, r3, #8
 18011 006a 9AB2     		uxth	r2, r3
 18012 006c FB89     		ldrh	r3, [r7, #14]	@ movhi
 18013 006e 42EA0303 		orr	r3, r2, r3
 18014 0072 FB81     		strh	r3, [r7, #14]	@ movhi
 472:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 473:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Output State */
 474:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 18015              		.loc 1 474 0
 18016 0074 3B68     		ldr	r3, [r7, #0]
 18017 0076 5B88     		ldrh	r3, [r3, #2]
 18018 0078 4FEA0323 		lsl	r3, r3, #8
 18019 007c 9AB2     		uxth	r2, r3
 18020 007e FB89     		ldrh	r3, [r7, #14]	@ movhi
 18021 0080 42EA0303 		orr	r3, r2, r3
 18022 0084 FB81     		strh	r3, [r7, #14]	@ movhi
 475:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 476:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 18023              		.loc 1 476 0
 18024 0086 7A68     		ldr	r2, [r7, #4]
 18025 0088 4FF43053 		mov	r3, #11264
 18026 008c C4F20103 		movt	r3, 16385
 18027 0090 9A42     		cmp	r2, r3
 18028 0092 06D0     		beq	.L32
 18029              		.loc 1 476 0 is_stmt 0 discriminator 1
 18030 0094 7A68     		ldr	r2, [r7, #4]
 18031 0096 4FF45053 		mov	r3, #13312
 18032 009a C4F20103 		movt	r3, 16385
 18033 009e 9A42     		cmp	r2, r3
 18034 00a0 33D1     		bne	.L33
 18035              	.L32:
 477:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 478:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 479:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 480:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 481:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 482:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 483:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 484:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 18036              		.loc 1 484 0 is_stmt 1
 18037 00a2 FB89     		ldrh	r3, [r7, #14]	@ movhi
 18038 00a4 23F40063 		bic	r3, r3, #2048
 18039 00a8 FB81     		strh	r3, [r7, #14]	@ movhi
 485:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 486:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 18040              		.loc 1 486 0
 18041 00aa 3B68     		ldr	r3, [r7, #0]
 18042 00ac 5B89     		ldrh	r3, [r3, #10]
 18043 00ae 4FEA0323 		lsl	r3, r3, #8
 18044 00b2 9AB2     		uxth	r2, r3
 18045 00b4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 18046 00b6 42EA0303 		orr	r3, r2, r3
 18047 00ba FB81     		strh	r3, [r7, #14]	@ movhi
 487:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 488:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 18048              		.loc 1 488 0
 18049 00bc FB89     		ldrh	r3, [r7, #14]	@ movhi
 18050 00be 23F48063 		bic	r3, r3, #1024
 18051 00c2 FB81     		strh	r3, [r7, #14]	@ movhi
 489:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 490:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output N State */
 491:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 18052              		.loc 1 491 0
 18053 00c4 3B68     		ldr	r3, [r7, #0]
 18054 00c6 9B88     		ldrh	r3, [r3, #4]
 18055 00c8 4FEA0323 		lsl	r3, r3, #8
 18056 00cc 9AB2     		uxth	r2, r3
 18057 00ce FB89     		ldrh	r3, [r7, #14]	@ movhi
 18058 00d0 42EA0303 		orr	r3, r2, r3
 18059 00d4 FB81     		strh	r3, [r7, #14]	@ movhi
 492:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 493:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 18060              		.loc 1 493 0
 18061 00d6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 18062 00d8 23F48053 		bic	r3, r3, #4096
 18063 00dc BB81     		strh	r3, [r7, #12]	@ movhi
 494:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 18064              		.loc 1 494 0
 18065 00de BB89     		ldrh	r3, [r7, #12]	@ movhi
 18066 00e0 23F40053 		bic	r3, r3, #8192
 18067 00e4 BB81     		strh	r3, [r7, #12]	@ movhi
 495:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 496:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 18068              		.loc 1 496 0
 18069 00e6 3B68     		ldr	r3, [r7, #0]
 18070 00e8 9B89     		ldrh	r3, [r3, #12]
 18071 00ea 4FEA0313 		lsl	r3, r3, #4
 18072 00ee 9AB2     		uxth	r2, r3
 18073 00f0 BB89     		ldrh	r3, [r7, #12]	@ movhi
 18074 00f2 42EA0303 		orr	r3, r2, r3
 18075 00f6 BB81     		strh	r3, [r7, #12]	@ movhi
 497:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 498:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 18076              		.loc 1 498 0
 18077 00f8 3B68     		ldr	r3, [r7, #0]
 18078 00fa DB89     		ldrh	r3, [r3, #14]
 18079 00fc 4FEA0313 		lsl	r3, r3, #4
 18080 0100 9AB2     		uxth	r2, r3
 18081 0102 BB89     		ldrh	r3, [r7, #12]	@ movhi
 18082 0104 42EA0303 		orr	r3, r2, r3
 18083 0108 BB81     		strh	r3, [r7, #12]	@ movhi
 18084              	.L33:
 499:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 500:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 501:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 18085              		.loc 1 501 0
 18086 010a 7B68     		ldr	r3, [r7, #4]
 18087 010c BA89     		ldrh	r2, [r7, #12]	@ movhi
 18088 010e 9A80     		strh	r2, [r3, #4]	@ movhi
 502:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 503:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 504:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 18089              		.loc 1 504 0
 18090 0110 7B68     		ldr	r3, [r7, #4]
 18091 0112 7A89     		ldrh	r2, [r7, #10]	@ movhi
 18092 0114 9A83     		strh	r2, [r3, #28]	@ movhi
 505:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 506:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 507:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 18093              		.loc 1 507 0
 18094 0116 3B68     		ldr	r3, [r7, #0]
 18095 0118 DA88     		ldrh	r2, [r3, #6]
 18096 011a 7B68     		ldr	r3, [r7, #4]
 18097 011c 9A87     		strh	r2, [r3, #60]	@ movhi
 508:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 509:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 510:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 18098              		.loc 1 510 0
 18099 011e 7B68     		ldr	r3, [r7, #4]
 18100 0120 FA89     		ldrh	r2, [r7, #14]	@ movhi
 18101 0122 1A84     		strh	r2, [r3, #32]	@ movhi
 511:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18102              		.loc 1 511 0
 18103 0124 07F11407 		add	r7, r7, #20
 18104 0128 BD46     		mov	sp, r7
 18105 012a 80BC     		pop	{r7}
 18106 012c 7047     		bx	lr
 18107              		.cfi_endproc
 18108              	.LFE33:
 18110 012e 00BF     		.section	.text.TIM_OC4Init,"ax",%progbits
 18111              		.align	2
 18112              		.global	TIM_OC4Init
 18113              		.thumb
 18114              		.thumb_func
 18116              	TIM_OC4Init:
 18117              	.LFB34:
 512:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 513:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 514:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified
 515:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   parameters in the TIM_OCInitStruct.
 516:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 517:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 518:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 519:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 520:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 521:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 522:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18118              		.loc 1 522 0
 18119              		.cfi_startproc
 18120              		@ args = 0, pretend = 0, frame = 16
 18121              		@ frame_needed = 1, uses_anonymous_args = 0
 18122              		@ link register save eliminated.
 18123 0000 80B4     		push	{r7}
 18124              	.LCFI15:
 18125              		.cfi_def_cfa_offset 4
 18126 0002 85B0     		sub	sp, sp, #20
 18127              	.LCFI16:
 18128              		.cfi_def_cfa_offset 24
 18129 0004 00AF     		add	r7, sp, #0
 18130              		.cfi_offset 7, -4
 18131              	.LCFI17:
 18132              		.cfi_def_cfa_register 7
 18133 0006 7860     		str	r0, [r7, #4]
 18134 0008 3960     		str	r1, [r7, #0]
 523:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 18135              		.loc 1 523 0
 18136 000a 4FF00003 		mov	r3, #0
 18137 000e BB81     		strh	r3, [r7, #12]	@ movhi
 18138 0010 4FF00003 		mov	r3, #0
 18139 0014 7B81     		strh	r3, [r7, #10]	@ movhi
 18140 0016 4FF00003 		mov	r3, #0
 18141 001a FB81     		strh	r3, [r7, #14]	@ movhi
 524:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    
 525:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 526:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 527:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 528:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 529:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 530:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 531:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 18142              		.loc 1 531 0
 18143 001c 7B68     		ldr	r3, [r7, #4]
 18144 001e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 18145 0020 9BB2     		uxth	r3, r3
 18146 0022 23F48053 		bic	r3, r3, #4096
 18147 0026 9AB2     		uxth	r2, r3
 18148 0028 7B68     		ldr	r3, [r7, #4]
 18149 002a 1A84     		strh	r2, [r3, #32]	@ movhi
 532:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 533:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 534:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 18150              		.loc 1 534 0
 18151 002c 7B68     		ldr	r3, [r7, #4]
 18152 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 18153 0030 7B81     		strh	r3, [r7, #10]	@ movhi
 535:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 536:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 18154              		.loc 1 536 0
 18155 0032 7B68     		ldr	r3, [r7, #4]
 18156 0034 9B88     		ldrh	r3, [r3, #4]	@ movhi
 18157 0036 FB81     		strh	r3, [r7, #14]	@ movhi
 537:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 538:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 539:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 18158              		.loc 1 539 0
 18159 0038 7B68     		ldr	r3, [r7, #4]
 18160 003a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 18161 003c BB81     		strh	r3, [r7, #12]	@ movhi
 540:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 541:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 542:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 18162              		.loc 1 542 0
 18163 003e BB89     		ldrh	r3, [r7, #12]	@ movhi
 18164 0040 23F4E043 		bic	r3, r3, #28672
 18165 0044 BB81     		strh	r3, [r7, #12]	@ movhi
 543:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 18166              		.loc 1 543 0
 18167 0046 BB89     		ldrh	r3, [r7, #12]	@ movhi
 18168 0048 23F44073 		bic	r3, r3, #768
 18169 004c BB81     		strh	r3, [r7, #12]	@ movhi
 544:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 545:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 546:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 18170              		.loc 1 546 0
 18171 004e 3B68     		ldr	r3, [r7, #0]
 18172 0050 1B88     		ldrh	r3, [r3, #0]
 18173 0052 4FEA0323 		lsl	r3, r3, #8
 18174 0056 9AB2     		uxth	r2, r3
 18175 0058 BB89     		ldrh	r3, [r7, #12]	@ movhi
 18176 005a 42EA0303 		orr	r3, r2, r3
 18177 005e BB81     		strh	r3, [r7, #12]	@ movhi
 547:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 548:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 549:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 18178              		.loc 1 549 0
 18179 0060 7B89     		ldrh	r3, [r7, #10]	@ movhi
 18180 0062 23F40053 		bic	r3, r3, #8192
 18181 0066 7B81     		strh	r3, [r7, #10]	@ movhi
 550:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 551:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 18182              		.loc 1 551 0
 18183 0068 3B68     		ldr	r3, [r7, #0]
 18184 006a 1B89     		ldrh	r3, [r3, #8]
 18185 006c 4FEA0333 		lsl	r3, r3, #12
 18186 0070 9AB2     		uxth	r2, r3
 18187 0072 7B89     		ldrh	r3, [r7, #10]	@ movhi
 18188 0074 42EA0303 		orr	r3, r2, r3
 18189 0078 7B81     		strh	r3, [r7, #10]	@ movhi
 552:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 553:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Output State */
 554:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 18190              		.loc 1 554 0
 18191 007a 3B68     		ldr	r3, [r7, #0]
 18192 007c 5B88     		ldrh	r3, [r3, #2]
 18193 007e 4FEA0333 		lsl	r3, r3, #12
 18194 0082 9AB2     		uxth	r2, r3
 18195 0084 7B89     		ldrh	r3, [r7, #10]	@ movhi
 18196 0086 42EA0303 		orr	r3, r2, r3
 18197 008a 7B81     		strh	r3, [r7, #10]	@ movhi
 555:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
 556:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 18198              		.loc 1 556 0
 18199 008c 7A68     		ldr	r2, [r7, #4]
 18200 008e 4FF43053 		mov	r3, #11264
 18201 0092 C4F20103 		movt	r3, 16385
 18202 0096 9A42     		cmp	r2, r3
 18203 0098 06D0     		beq	.L35
 18204              		.loc 1 556 0 is_stmt 0 discriminator 1
 18205 009a 7A68     		ldr	r2, [r7, #4]
 18206 009c 4FF45053 		mov	r3, #13312
 18207 00a0 C4F20103 		movt	r3, 16385
 18208 00a4 9A42     		cmp	r2, r3
 18209 00a6 0CD1     		bne	.L36
 18210              	.L35:
 557:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 558:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 559:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Ouput Compare IDLE State */
 560:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 18211              		.loc 1 560 0 is_stmt 1
 18212 00a8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 18213 00aa 23F48043 		bic	r3, r3, #16384
 18214 00ae FB81     		strh	r3, [r7, #14]	@ movhi
 561:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 562:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 18215              		.loc 1 562 0
 18216 00b0 3B68     		ldr	r3, [r7, #0]
 18217 00b2 9B89     		ldrh	r3, [r3, #12]
 18218 00b4 4FEA8313 		lsl	r3, r3, #6
 18219 00b8 9AB2     		uxth	r2, r3
 18220 00ba FB89     		ldrh	r3, [r7, #14]	@ movhi
 18221 00bc 42EA0303 		orr	r3, r2, r3
 18222 00c0 FB81     		strh	r3, [r7, #14]	@ movhi
 18223              	.L36:
 563:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 564:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 565:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 18224              		.loc 1 565 0
 18225 00c2 7B68     		ldr	r3, [r7, #4]
 18226 00c4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 18227 00c6 9A80     		strh	r2, [r3, #4]	@ movhi
 566:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 567:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */  
 568:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 18228              		.loc 1 568 0
 18229 00c8 7B68     		ldr	r3, [r7, #4]
 18230 00ca BA89     		ldrh	r2, [r7, #12]	@ movhi
 18231 00cc 9A83     		strh	r2, [r3, #28]	@ movhi
 569:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 570:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 571:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 18232              		.loc 1 571 0
 18233 00ce 3B68     		ldr	r3, [r7, #0]
 18234 00d0 DA88     		ldrh	r2, [r3, #6]
 18235 00d2 7B68     		ldr	r3, [r7, #4]
 18236 00d4 A3F84020 		strh	r2, [r3, #64]	@ movhi
 572:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 573:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 574:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 18237              		.loc 1 574 0
 18238 00d8 7B68     		ldr	r3, [r7, #4]
 18239 00da 7A89     		ldrh	r2, [r7, #10]	@ movhi
 18240 00dc 1A84     		strh	r2, [r3, #32]	@ movhi
 575:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18241              		.loc 1 575 0
 18242 00de 07F11407 		add	r7, r7, #20
 18243 00e2 BD46     		mov	sp, r7
 18244 00e4 80BC     		pop	{r7}
 18245 00e6 7047     		bx	lr
 18246              		.cfi_endproc
 18247              	.LFE34:
 18249              		.section	.text.TIM_ICInit,"ax",%progbits
 18250              		.align	2
 18251              		.global	TIM_ICInit
 18252              		.thumb
 18253              		.thumb_func
 18255              	TIM_ICInit:
 18256              	.LFB35:
 576:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 577:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 578:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified
 579:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   parameters in the TIM_ICInitStruct.
 580:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 581:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 582:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 583:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 584:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 585:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 586:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18257              		.loc 1 586 0
 18258              		.cfi_startproc
 18259              		@ args = 0, pretend = 0, frame = 8
 18260              		@ frame_needed = 1, uses_anonymous_args = 0
 18261 0000 80B5     		push	{r7, lr}
 18262              	.LCFI18:
 18263              		.cfi_def_cfa_offset 8
 18264 0002 82B0     		sub	sp, sp, #8
 18265              	.LCFI19:
 18266              		.cfi_def_cfa_offset 16
 18267 0004 00AF     		add	r7, sp, #0
 18268              		.cfi_offset 14, -4
 18269              		.cfi_offset 7, -8
 18270              	.LCFI20:
 18271              		.cfi_def_cfa_register 7
 18272 0006 7860     		str	r0, [r7, #4]
 18273 0008 3960     		str	r1, [r7, #0]
 587:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 588:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));  
 589:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 590:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 591:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 592:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 593:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 594:../target/stm32/stdperiph/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 595:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 596:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 597:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 598:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 599:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 600:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
 601:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 602:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 18274              		.loc 1 602 0
 18275 000a 3B68     		ldr	r3, [r7, #0]
 18276 000c 1B88     		ldrh	r3, [r3, #0]
 18277 000e 002B     		cmp	r3, #0
 18278 0010 0FD1     		bne	.L38
 603:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 604:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 605:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 606:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 18279              		.loc 1 606 0
 18280 0012 3B68     		ldr	r3, [r7, #0]
 18281 0014 5988     		ldrh	r1, [r3, #2]
 607:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 18282              		.loc 1 607 0
 18283 0016 3B68     		ldr	r3, [r7, #0]
 606:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 18284              		.loc 1 606 0
 18285 0018 9A88     		ldrh	r2, [r3, #4]
 608:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 18286              		.loc 1 608 0
 18287 001a 3B68     		ldr	r3, [r7, #0]
 606:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 18288              		.loc 1 606 0
 18289 001c 1B89     		ldrh	r3, [r3, #8]
 18290 001e 7868     		ldr	r0, [r7, #4]
 18291 0020 FFF7FEFF 		bl	TI1_Config
 609:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 610:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 18292              		.loc 1 610 0
 18293 0024 3B68     		ldr	r3, [r7, #0]
 18294 0026 DB88     		ldrh	r3, [r3, #6]
 18295 0028 7868     		ldr	r0, [r7, #4]
 18296 002a 1946     		mov	r1, r3
 18297 002c FFF7FEFF 		bl	TIM_SetIC1Prescaler
 18298 0030 36E0     		b	.L37
 18299              	.L38:
 611:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 612:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 18300              		.loc 1 612 0
 18301 0032 3B68     		ldr	r3, [r7, #0]
 18302 0034 1B88     		ldrh	r3, [r3, #0]
 18303 0036 042B     		cmp	r3, #4
 18304 0038 0FD1     		bne	.L40
 613:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 614:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 615:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 616:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 18305              		.loc 1 616 0
 18306 003a 3B68     		ldr	r3, [r7, #0]
 18307 003c 5988     		ldrh	r1, [r3, #2]
 617:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 18308              		.loc 1 617 0
 18309 003e 3B68     		ldr	r3, [r7, #0]
 616:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 18310              		.loc 1 616 0
 18311 0040 9A88     		ldrh	r2, [r3, #4]
 618:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 18312              		.loc 1 618 0
 18313 0042 3B68     		ldr	r3, [r7, #0]
 616:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 18314              		.loc 1 616 0
 18315 0044 1B89     		ldrh	r3, [r3, #8]
 18316 0046 7868     		ldr	r0, [r7, #4]
 18317 0048 FFF7FEFF 		bl	TI2_Config
 619:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 620:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 18318              		.loc 1 620 0
 18319 004c 3B68     		ldr	r3, [r7, #0]
 18320 004e DB88     		ldrh	r3, [r3, #6]
 18321 0050 7868     		ldr	r0, [r7, #4]
 18322 0052 1946     		mov	r1, r3
 18323 0054 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 18324 0058 22E0     		b	.L37
 18325              	.L40:
 621:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 622:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 18326              		.loc 1 622 0
 18327 005a 3B68     		ldr	r3, [r7, #0]
 18328 005c 1B88     		ldrh	r3, [r3, #0]
 18329 005e 082B     		cmp	r3, #8
 18330 0060 0FD1     		bne	.L41
 623:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 624:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 625:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* TI3 Configuration */
 626:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 18331              		.loc 1 626 0
 18332 0062 3B68     		ldr	r3, [r7, #0]
 18333 0064 5988     		ldrh	r1, [r3, #2]
 627:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 18334              		.loc 1 627 0
 18335 0066 3B68     		ldr	r3, [r7, #0]
 626:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 18336              		.loc 1 626 0
 18337 0068 9A88     		ldrh	r2, [r3, #4]
 628:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 18338              		.loc 1 628 0
 18339 006a 3B68     		ldr	r3, [r7, #0]
 626:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 18340              		.loc 1 626 0
 18341 006c 1B89     		ldrh	r3, [r3, #8]
 18342 006e 7868     		ldr	r0, [r7, #4]
 18343 0070 FFF7FEFF 		bl	TI3_Config
 629:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 630:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 18344              		.loc 1 630 0
 18345 0074 3B68     		ldr	r3, [r7, #0]
 18346 0076 DB88     		ldrh	r3, [r3, #6]
 18347 0078 7868     		ldr	r0, [r7, #4]
 18348 007a 1946     		mov	r1, r3
 18349 007c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 18350 0080 0EE0     		b	.L37
 18351              	.L41:
 631:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 632:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 633:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 634:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 635:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* TI4 Configuration */
 636:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 18352              		.loc 1 636 0
 18353 0082 3B68     		ldr	r3, [r7, #0]
 18354 0084 5988     		ldrh	r1, [r3, #2]
 637:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 18355              		.loc 1 637 0
 18356 0086 3B68     		ldr	r3, [r7, #0]
 636:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 18357              		.loc 1 636 0
 18358 0088 9A88     		ldrh	r2, [r3, #4]
 638:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 18359              		.loc 1 638 0
 18360 008a 3B68     		ldr	r3, [r7, #0]
 636:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 18361              		.loc 1 636 0
 18362 008c 1B89     		ldrh	r3, [r3, #8]
 18363 008e 7868     		ldr	r0, [r7, #4]
 18364 0090 FFF7FEFF 		bl	TI4_Config
 639:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 640:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 18365              		.loc 1 640 0
 18366 0094 3B68     		ldr	r3, [r7, #0]
 18367 0096 DB88     		ldrh	r3, [r3, #6]
 18368 0098 7868     		ldr	r0, [r7, #4]
 18369 009a 1946     		mov	r1, r3
 18370 009c FFF7FEFF 		bl	TIM_SetIC4Prescaler
 18371              	.L37:
 641:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 642:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18372              		.loc 1 642 0
 18373 00a0 07F10807 		add	r7, r7, #8
 18374 00a4 BD46     		mov	sp, r7
 18375 00a6 80BD     		pop	{r7, pc}
 18376              		.cfi_endproc
 18377              	.LFE35:
 18379              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 18380              		.align	2
 18381              		.global	TIM_PWMIConfig
 18382              		.thumb
 18383              		.thumb_func
 18385              	TIM_PWMIConfig:
 18386              	.LFB36:
 643:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 644:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 645:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIM peripheral according to the specified
 646:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   parameters in the TIM_ICInitStruct to measure an external PWM signal.
 647:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
 648:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 649:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   that contains the configuration information for the specified TIM peripheral.
 650:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 651:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 652:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 653:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18387              		.loc 1 653 0
 18388              		.cfi_startproc
 18389              		@ args = 0, pretend = 0, frame = 16
 18390              		@ frame_needed = 1, uses_anonymous_args = 0
 18391 0000 80B5     		push	{r7, lr}
 18392              	.LCFI21:
 18393              		.cfi_def_cfa_offset 8
 18394 0002 84B0     		sub	sp, sp, #16
 18395              	.LCFI22:
 18396              		.cfi_def_cfa_offset 24
 18397 0004 00AF     		add	r7, sp, #0
 18398              		.cfi_offset 14, -4
 18399              		.cfi_offset 7, -8
 18400              	.LCFI23:
 18401              		.cfi_def_cfa_register 7
 18402 0006 7860     		str	r0, [r7, #4]
 18403 0008 3960     		str	r1, [r7, #0]
 654:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 18404              		.loc 1 654 0
 18405 000a 4FF00003 		mov	r3, #0
 18406 000e FB81     		strh	r3, [r7, #14]	@ movhi
 655:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 18407              		.loc 1 655 0
 18408 0010 4FF00103 		mov	r3, #1
 18409 0014 BB81     		strh	r3, [r7, #12]	@ movhi
 656:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 657:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 658:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 659:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 18410              		.loc 1 659 0
 18411 0016 3B68     		ldr	r3, [r7, #0]
 18412 0018 5B88     		ldrh	r3, [r3, #2]
 18413 001a 002B     		cmp	r3, #0
 18414 001c 03D1     		bne	.L43
 660:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 661:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 18415              		.loc 1 661 0
 18416 001e 4FF00203 		mov	r3, #2
 18417 0022 FB81     		strh	r3, [r7, #14]	@ movhi
 18418 0024 02E0     		b	.L44
 18419              	.L43:
 662:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 663:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 664:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 665:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 18420              		.loc 1 665 0
 18421 0026 4FF00003 		mov	r3, #0
 18422 002a FB81     		strh	r3, [r7, #14]	@ movhi
 18423              	.L44:
 666:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 667:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Opposite Input */
 668:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 18424              		.loc 1 668 0
 18425 002c 3B68     		ldr	r3, [r7, #0]
 18426 002e 9B88     		ldrh	r3, [r3, #4]
 18427 0030 012B     		cmp	r3, #1
 18428 0032 03D1     		bne	.L45
 669:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 670:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 18429              		.loc 1 670 0
 18430 0034 4FF00203 		mov	r3, #2
 18431 0038 BB81     		strh	r3, [r7, #12]	@ movhi
 18432 003a 02E0     		b	.L46
 18433              	.L45:
 671:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 672:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 673:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 674:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 18434              		.loc 1 674 0
 18435 003c 4FF00103 		mov	r3, #1
 18436 0040 BB81     		strh	r3, [r7, #12]	@ movhi
 18437              	.L46:
 675:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 676:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 18438              		.loc 1 676 0
 18439 0042 3B68     		ldr	r3, [r7, #0]
 18440 0044 1B88     		ldrh	r3, [r3, #0]
 18441 0046 002B     		cmp	r3, #0
 18442 0048 1CD1     		bne	.L47
 677:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 678:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 679:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 18443              		.loc 1 679 0
 18444 004a 3B68     		ldr	r3, [r7, #0]
 18445 004c 5988     		ldrh	r1, [r3, #2]
 18446 004e 3B68     		ldr	r3, [r7, #0]
 18447 0050 9A88     		ldrh	r2, [r3, #4]
 680:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 18448              		.loc 1 680 0
 18449 0052 3B68     		ldr	r3, [r7, #0]
 679:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 18450              		.loc 1 679 0
 18451 0054 1B89     		ldrh	r3, [r3, #8]
 18452 0056 7868     		ldr	r0, [r7, #4]
 18453 0058 FFF7FEFF 		bl	TI1_Config
 681:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 682:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 18454              		.loc 1 682 0
 18455 005c 3B68     		ldr	r3, [r7, #0]
 18456 005e DB88     		ldrh	r3, [r3, #6]
 18457 0060 7868     		ldr	r0, [r7, #4]
 18458 0062 1946     		mov	r1, r3
 18459 0064 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 683:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 684:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 18460              		.loc 1 684 0
 18461 0068 3B68     		ldr	r3, [r7, #0]
 18462 006a 1B89     		ldrh	r3, [r3, #8]
 18463 006c F989     		ldrh	r1, [r7, #14]
 18464 006e BA89     		ldrh	r2, [r7, #12]
 18465 0070 7868     		ldr	r0, [r7, #4]
 18466 0072 FFF7FEFF 		bl	TI2_Config
 685:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 686:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 18467              		.loc 1 686 0
 18468 0076 3B68     		ldr	r3, [r7, #0]
 18469 0078 DB88     		ldrh	r3, [r3, #6]
 18470 007a 7868     		ldr	r0, [r7, #4]
 18471 007c 1946     		mov	r1, r3
 18472 007e FFF7FEFF 		bl	TIM_SetIC2Prescaler
 18473 0082 1BE0     		b	.L42
 18474              	.L47:
 687:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 688:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 689:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   { 
 690:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 691:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 18475              		.loc 1 691 0
 18476 0084 3B68     		ldr	r3, [r7, #0]
 18477 0086 5988     		ldrh	r1, [r3, #2]
 18478 0088 3B68     		ldr	r3, [r7, #0]
 18479 008a 9A88     		ldrh	r2, [r3, #4]
 692:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 18480              		.loc 1 692 0
 18481 008c 3B68     		ldr	r3, [r7, #0]
 691:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 18482              		.loc 1 691 0
 18483 008e 1B89     		ldrh	r3, [r3, #8]
 18484 0090 7868     		ldr	r0, [r7, #4]
 18485 0092 FFF7FEFF 		bl	TI2_Config
 693:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 694:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 18486              		.loc 1 694 0
 18487 0096 3B68     		ldr	r3, [r7, #0]
 18488 0098 DB88     		ldrh	r3, [r3, #6]
 18489 009a 7868     		ldr	r0, [r7, #4]
 18490 009c 1946     		mov	r1, r3
 18491 009e FFF7FEFF 		bl	TIM_SetIC2Prescaler
 695:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 696:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 18492              		.loc 1 696 0
 18493 00a2 3B68     		ldr	r3, [r7, #0]
 18494 00a4 1B89     		ldrh	r3, [r3, #8]
 18495 00a6 F989     		ldrh	r1, [r7, #14]
 18496 00a8 BA89     		ldrh	r2, [r7, #12]
 18497 00aa 7868     		ldr	r0, [r7, #4]
 18498 00ac FFF7FEFF 		bl	TI1_Config
 697:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 698:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 18499              		.loc 1 698 0
 18500 00b0 3B68     		ldr	r3, [r7, #0]
 18501 00b2 DB88     		ldrh	r3, [r3, #6]
 18502 00b4 7868     		ldr	r0, [r7, #4]
 18503 00b6 1946     		mov	r1, r3
 18504 00b8 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 18505              	.L42:
 699:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 700:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18506              		.loc 1 700 0
 18507 00bc 07F11007 		add	r7, r7, #16
 18508 00c0 BD46     		mov	sp, r7
 18509 00c2 80BD     		pop	{r7, pc}
 18510              		.cfi_endproc
 18511              	.LFE36:
 18513              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 18514              		.align	2
 18515              		.global	TIM_BDTRConfig
 18516              		.thumb
 18517              		.thumb_func
 18519              	TIM_BDTRConfig:
 18520              	.LFB37:
 701:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 702:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 703:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
 704:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   the OSSR State and the AOE(automatic output enable).
 705:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
 706:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
 707:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   contains the BDTR Register configuration  information for the TIM peripheral.
 708:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 709:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 710:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 711:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18521              		.loc 1 711 0
 18522              		.cfi_startproc
 18523              		@ args = 0, pretend = 0, frame = 8
 18524              		@ frame_needed = 1, uses_anonymous_args = 0
 18525              		@ link register save eliminated.
 18526 0000 80B4     		push	{r7}
 18527              	.LCFI24:
 18528              		.cfi_def_cfa_offset 4
 18529 0002 83B0     		sub	sp, sp, #12
 18530              	.LCFI25:
 18531              		.cfi_def_cfa_offset 16
 18532 0004 00AF     		add	r7, sp, #0
 18533              		.cfi_offset 7, -4
 18534              	.LCFI26:
 18535              		.cfi_def_cfa_register 7
 18536 0006 7860     		str	r0, [r7, #4]
 18537 0008 3960     		str	r1, [r7, #0]
 712:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 713:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 714:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 715:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 716:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 717:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 718:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 719:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 720:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 721:../target/stm32/stdperiph/src/stm32f10x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 722:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 18538              		.loc 1 722 0
 18539 000a 3B68     		ldr	r3, [r7, #0]
 18540 000c 1A88     		ldrh	r2, [r3, #0]
 18541 000e 3B68     		ldr	r3, [r7, #0]
 18542 0010 5B88     		ldrh	r3, [r3, #2]
 18543 0012 42EA0303 		orr	r3, r2, r3
 18544 0016 9AB2     		uxth	r2, r3
 723:../target/stm32/stdperiph/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 18545              		.loc 1 723 0
 18546 0018 3B68     		ldr	r3, [r7, #0]
 18547 001a 9B88     		ldrh	r3, [r3, #4]
 722:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 18548              		.loc 1 722 0
 18549 001c 42EA0303 		orr	r3, r2, r3
 18550 0020 9AB2     		uxth	r2, r3
 18551              		.loc 1 723 0
 18552 0022 3B68     		ldr	r3, [r7, #0]
 18553 0024 DB88     		ldrh	r3, [r3, #6]
 722:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 18554              		.loc 1 722 0
 18555 0026 42EA0303 		orr	r3, r2, r3
 18556 002a 9AB2     		uxth	r2, r3
 724:../target/stm32/stdperiph/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 18557              		.loc 1 724 0
 18558 002c 3B68     		ldr	r3, [r7, #0]
 18559 002e 1B89     		ldrh	r3, [r3, #8]
 722:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 18560              		.loc 1 722 0
 18561 0030 42EA0303 		orr	r3, r2, r3
 18562 0034 9AB2     		uxth	r2, r3
 18563              		.loc 1 724 0
 18564 0036 3B68     		ldr	r3, [r7, #0]
 18565 0038 5B89     		ldrh	r3, [r3, #10]
 722:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 18566              		.loc 1 722 0
 18567 003a 42EA0303 		orr	r3, r2, r3
 18568 003e 9AB2     		uxth	r2, r3
 725:../target/stm32/stdperiph/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 18569              		.loc 1 725 0
 18570 0040 3B68     		ldr	r3, [r7, #0]
 18571 0042 9B89     		ldrh	r3, [r3, #12]
 722:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 18572              		.loc 1 722 0
 18573 0044 42EA0303 		orr	r3, r2, r3
 18574 0048 9AB2     		uxth	r2, r3
 18575 004a 7B68     		ldr	r3, [r7, #4]
 18576 004c A3F84420 		strh	r2, [r3, #68]	@ movhi
 726:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18577              		.loc 1 726 0
 18578 0050 07F10C07 		add	r7, r7, #12
 18579 0054 BD46     		mov	sp, r7
 18580 0056 80BC     		pop	{r7}
 18581 0058 7047     		bx	lr
 18582              		.cfi_endproc
 18583              	.LFE37:
 18585 005a 00BF     		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 18586              		.align	2
 18587              		.global	TIM_TimeBaseStructInit
 18588              		.thumb
 18589              		.thumb_func
 18591              	TIM_TimeBaseStructInit:
 18592              	.LFB38:
 727:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 728:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 729:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 730:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 731:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   structure which will be initialized.
 732:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 733:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 734:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 735:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18593              		.loc 1 735 0
 18594              		.cfi_startproc
 18595              		@ args = 0, pretend = 0, frame = 8
 18596              		@ frame_needed = 1, uses_anonymous_args = 0
 18597              		@ link register save eliminated.
 18598 0000 80B4     		push	{r7}
 18599              	.LCFI27:
 18600              		.cfi_def_cfa_offset 4
 18601 0002 83B0     		sub	sp, sp, #12
 18602              	.LCFI28:
 18603              		.cfi_def_cfa_offset 16
 18604 0004 00AF     		add	r7, sp, #0
 18605              		.cfi_offset 7, -4
 18606              	.LCFI29:
 18607              		.cfi_def_cfa_register 7
 18608 0006 7860     		str	r0, [r7, #4]
 736:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the default configuration */
 737:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 18609              		.loc 1 737 0
 18610 0008 7B68     		ldr	r3, [r7, #4]
 18611 000a 4FF6FF72 		movw	r2, #65535
 18612 000e 9A80     		strh	r2, [r3, #4]	@ movhi
 738:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 18613              		.loc 1 738 0
 18614 0010 7B68     		ldr	r3, [r7, #4]
 18615 0012 4FF00002 		mov	r2, #0
 18616 0016 1A80     		strh	r2, [r3, #0]	@ movhi
 739:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 18617              		.loc 1 739 0
 18618 0018 7B68     		ldr	r3, [r7, #4]
 18619 001a 4FF00002 		mov	r2, #0
 18620 001e DA80     		strh	r2, [r3, #6]	@ movhi
 740:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 18621              		.loc 1 740 0
 18622 0020 7B68     		ldr	r3, [r7, #4]
 18623 0022 4FF00002 		mov	r2, #0
 18624 0026 5A80     		strh	r2, [r3, #2]	@ movhi
 741:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 18625              		.loc 1 741 0
 18626 0028 7B68     		ldr	r3, [r7, #4]
 18627 002a 4FF00002 		mov	r2, #0
 18628 002e 1A72     		strb	r2, [r3, #8]
 742:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18629              		.loc 1 742 0
 18630 0030 07F10C07 		add	r7, r7, #12
 18631 0034 BD46     		mov	sp, r7
 18632 0036 80BC     		pop	{r7}
 18633 0038 7047     		bx	lr
 18634              		.cfi_endproc
 18635              	.LFE38:
 18637 003a 00BF     		.section	.text.TIM_OCStructInit,"ax",%progbits
 18638              		.align	2
 18639              		.global	TIM_OCStructInit
 18640              		.thumb
 18641              		.thumb_func
 18643              	TIM_OCStructInit:
 18644              	.LFB39:
 743:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 744:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 745:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 746:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
 747:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   be initialized.
 748:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 749:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 750:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 751:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18645              		.loc 1 751 0
 18646              		.cfi_startproc
 18647              		@ args = 0, pretend = 0, frame = 8
 18648              		@ frame_needed = 1, uses_anonymous_args = 0
 18649              		@ link register save eliminated.
 18650 0000 80B4     		push	{r7}
 18651              	.LCFI30:
 18652              		.cfi_def_cfa_offset 4
 18653 0002 83B0     		sub	sp, sp, #12
 18654              	.LCFI31:
 18655              		.cfi_def_cfa_offset 16
 18656 0004 00AF     		add	r7, sp, #0
 18657              		.cfi_offset 7, -4
 18658              	.LCFI32:
 18659              		.cfi_def_cfa_register 7
 18660 0006 7860     		str	r0, [r7, #4]
 752:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the default configuration */
 753:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 18661              		.loc 1 753 0
 18662 0008 7B68     		ldr	r3, [r7, #4]
 18663 000a 4FF00002 		mov	r2, #0
 18664 000e 1A80     		strh	r2, [r3, #0]	@ movhi
 754:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 18665              		.loc 1 754 0
 18666 0010 7B68     		ldr	r3, [r7, #4]
 18667 0012 4FF00002 		mov	r2, #0
 18668 0016 5A80     		strh	r2, [r3, #2]	@ movhi
 755:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 18669              		.loc 1 755 0
 18670 0018 7B68     		ldr	r3, [r7, #4]
 18671 001a 4FF00002 		mov	r2, #0
 18672 001e 9A80     		strh	r2, [r3, #4]	@ movhi
 756:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 18673              		.loc 1 756 0
 18674 0020 7B68     		ldr	r3, [r7, #4]
 18675 0022 4FF00002 		mov	r2, #0
 18676 0026 DA80     		strh	r2, [r3, #6]	@ movhi
 757:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 18677              		.loc 1 757 0
 18678 0028 7B68     		ldr	r3, [r7, #4]
 18679 002a 4FF00002 		mov	r2, #0
 18680 002e 1A81     		strh	r2, [r3, #8]	@ movhi
 758:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 18681              		.loc 1 758 0
 18682 0030 7B68     		ldr	r3, [r7, #4]
 18683 0032 4FF00002 		mov	r2, #0
 18684 0036 5A81     		strh	r2, [r3, #10]	@ movhi
 759:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 18685              		.loc 1 759 0
 18686 0038 7B68     		ldr	r3, [r7, #4]
 18687 003a 4FF00002 		mov	r2, #0
 18688 003e 9A81     		strh	r2, [r3, #12]	@ movhi
 760:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 18689              		.loc 1 760 0
 18690 0040 7B68     		ldr	r3, [r7, #4]
 18691 0042 4FF00002 		mov	r2, #0
 18692 0046 DA81     		strh	r2, [r3, #14]	@ movhi
 761:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18693              		.loc 1 761 0
 18694 0048 07F10C07 		add	r7, r7, #12
 18695 004c BD46     		mov	sp, r7
 18696 004e 80BC     		pop	{r7}
 18697 0050 7047     		bx	lr
 18698              		.cfi_endproc
 18699              	.LFE39:
 18701 0052 00BF     		.section	.text.TIM_ICStructInit,"ax",%progbits
 18702              		.align	2
 18703              		.global	TIM_ICStructInit
 18704              		.thumb
 18705              		.thumb_func
 18707              	TIM_ICStructInit:
 18708              	.LFB40:
 762:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 763:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 764:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
 765:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct : pointer to a TIM_ICInitTypeDef structure which will
 766:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   be initialized.
 767:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 768:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 769:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
 770:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18709              		.loc 1 770 0
 18710              		.cfi_startproc
 18711              		@ args = 0, pretend = 0, frame = 8
 18712              		@ frame_needed = 1, uses_anonymous_args = 0
 18713              		@ link register save eliminated.
 18714 0000 80B4     		push	{r7}
 18715              	.LCFI33:
 18716              		.cfi_def_cfa_offset 4
 18717 0002 83B0     		sub	sp, sp, #12
 18718              	.LCFI34:
 18719              		.cfi_def_cfa_offset 16
 18720 0004 00AF     		add	r7, sp, #0
 18721              		.cfi_offset 7, -4
 18722              	.LCFI35:
 18723              		.cfi_def_cfa_register 7
 18724 0006 7860     		str	r0, [r7, #4]
 771:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the default configuration */
 772:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 18725              		.loc 1 772 0
 18726 0008 7B68     		ldr	r3, [r7, #4]
 18727 000a 4FF00002 		mov	r2, #0
 18728 000e 1A80     		strh	r2, [r3, #0]	@ movhi
 773:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 18729              		.loc 1 773 0
 18730 0010 7B68     		ldr	r3, [r7, #4]
 18731 0012 4FF00002 		mov	r2, #0
 18732 0016 5A80     		strh	r2, [r3, #2]	@ movhi
 774:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 18733              		.loc 1 774 0
 18734 0018 7B68     		ldr	r3, [r7, #4]
 18735 001a 4FF00102 		mov	r2, #1
 18736 001e 9A80     		strh	r2, [r3, #4]	@ movhi
 775:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 18737              		.loc 1 775 0
 18738 0020 7B68     		ldr	r3, [r7, #4]
 18739 0022 4FF00002 		mov	r2, #0
 18740 0026 DA80     		strh	r2, [r3, #6]	@ movhi
 776:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 18741              		.loc 1 776 0
 18742 0028 7B68     		ldr	r3, [r7, #4]
 18743 002a 4FF00002 		mov	r2, #0
 18744 002e 1A81     		strh	r2, [r3, #8]	@ movhi
 777:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18745              		.loc 1 777 0
 18746 0030 07F10C07 		add	r7, r7, #12
 18747 0034 BD46     		mov	sp, r7
 18748 0036 80BC     		pop	{r7}
 18749 0038 7047     		bx	lr
 18750              		.cfi_endproc
 18751              	.LFE40:
 18753 003a 00BF     		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 18754              		.align	2
 18755              		.global	TIM_BDTRStructInit
 18756              		.thumb
 18757              		.thumb_func
 18759              	TIM_BDTRStructInit:
 18760              	.LFB41:
 778:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 779:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 780:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
 781:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
 782:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   will be initialized.
 783:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 784:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 785:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 786:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18761              		.loc 1 786 0
 18762              		.cfi_startproc
 18763              		@ args = 0, pretend = 0, frame = 8
 18764              		@ frame_needed = 1, uses_anonymous_args = 0
 18765              		@ link register save eliminated.
 18766 0000 80B4     		push	{r7}
 18767              	.LCFI36:
 18768              		.cfi_def_cfa_offset 4
 18769 0002 83B0     		sub	sp, sp, #12
 18770              	.LCFI37:
 18771              		.cfi_def_cfa_offset 16
 18772 0004 00AF     		add	r7, sp, #0
 18773              		.cfi_offset 7, -4
 18774              	.LCFI38:
 18775              		.cfi_def_cfa_register 7
 18776 0006 7860     		str	r0, [r7, #4]
 787:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the default configuration */
 788:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 18777              		.loc 1 788 0
 18778 0008 7B68     		ldr	r3, [r7, #4]
 18779 000a 4FF00002 		mov	r2, #0
 18780 000e 1A80     		strh	r2, [r3, #0]	@ movhi
 789:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 18781              		.loc 1 789 0
 18782 0010 7B68     		ldr	r3, [r7, #4]
 18783 0012 4FF00002 		mov	r2, #0
 18784 0016 5A80     		strh	r2, [r3, #2]	@ movhi
 790:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 18785              		.loc 1 790 0
 18786 0018 7B68     		ldr	r3, [r7, #4]
 18787 001a 4FF00002 		mov	r2, #0
 18788 001e 9A80     		strh	r2, [r3, #4]	@ movhi
 791:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 18789              		.loc 1 791 0
 18790 0020 7B68     		ldr	r3, [r7, #4]
 18791 0022 4FF00002 		mov	r2, #0
 18792 0026 DA80     		strh	r2, [r3, #6]	@ movhi
 792:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 18793              		.loc 1 792 0
 18794 0028 7B68     		ldr	r3, [r7, #4]
 18795 002a 4FF00002 		mov	r2, #0
 18796 002e 1A81     		strh	r2, [r3, #8]	@ movhi
 793:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 18797              		.loc 1 793 0
 18798 0030 7B68     		ldr	r3, [r7, #4]
 18799 0032 4FF00002 		mov	r2, #0
 18800 0036 5A81     		strh	r2, [r3, #10]	@ movhi
 794:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 18801              		.loc 1 794 0
 18802 0038 7B68     		ldr	r3, [r7, #4]
 18803 003a 4FF00002 		mov	r2, #0
 18804 003e 9A81     		strh	r2, [r3, #12]	@ movhi
 795:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18805              		.loc 1 795 0
 18806 0040 07F10C07 		add	r7, r7, #12
 18807 0044 BD46     		mov	sp, r7
 18808 0046 80BC     		pop	{r7}
 18809 0048 7047     		bx	lr
 18810              		.cfi_endproc
 18811              	.LFE41:
 18813 004a 00BF     		.section	.text.TIM_Cmd,"ax",%progbits
 18814              		.align	2
 18815              		.global	TIM_Cmd
 18816              		.thumb
 18817              		.thumb_func
 18819              	TIM_Cmd:
 18820              	.LFB42:
 796:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 797:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 798:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 799:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 800:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 801:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 802:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 803:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 804:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 805:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18821              		.loc 1 805 0
 18822              		.cfi_startproc
 18823              		@ args = 0, pretend = 0, frame = 8
 18824              		@ frame_needed = 1, uses_anonymous_args = 0
 18825              		@ link register save eliminated.
 18826 0000 80B4     		push	{r7}
 18827              	.LCFI39:
 18828              		.cfi_def_cfa_offset 4
 18829 0002 83B0     		sub	sp, sp, #12
 18830              	.LCFI40:
 18831              		.cfi_def_cfa_offset 16
 18832 0004 00AF     		add	r7, sp, #0
 18833              		.cfi_offset 7, -4
 18834              	.LCFI41:
 18835              		.cfi_def_cfa_register 7
 18836 0006 7860     		str	r0, [r7, #4]
 18837 0008 0B46     		mov	r3, r1
 18838 000a FB70     		strb	r3, [r7, #3]
 806:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 807:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 808:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 809:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 810:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 18839              		.loc 1 810 0
 18840 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 18841 000e 002B     		cmp	r3, #0
 18842 0010 08D0     		beq	.L55
 811:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 812:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Enable the TIM Counter */
 813:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 18843              		.loc 1 813 0
 18844 0012 7B68     		ldr	r3, [r7, #4]
 18845 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 18846 0016 9BB2     		uxth	r3, r3
 18847 0018 43F00103 		orr	r3, r3, #1
 18848 001c 9AB2     		uxth	r2, r3
 18849 001e 7B68     		ldr	r3, [r7, #4]
 18850 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 18851 0022 07E0     		b	.L54
 18852              	.L55:
 814:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 815:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 816:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 817:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Disable the TIM Counter */
 818:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 18853              		.loc 1 818 0
 18854 0024 7B68     		ldr	r3, [r7, #4]
 18855 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 18856 0028 9BB2     		uxth	r3, r3
 18857 002a 23F00103 		bic	r3, r3, #1
 18858 002e 9AB2     		uxth	r2, r3
 18859 0030 7B68     		ldr	r3, [r7, #4]
 18860 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 18861              	.L54:
 819:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 820:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18862              		.loc 1 820 0
 18863 0034 07F10C07 		add	r7, r7, #12
 18864 0038 BD46     		mov	sp, r7
 18865 003a 80BC     		pop	{r7}
 18866 003c 7047     		bx	lr
 18867              		.cfi_endproc
 18868              	.LFE42:
 18870 003e 00BF     		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 18871              		.align	2
 18872              		.global	TIM_CtrlPWMOutputs
 18873              		.thumb
 18874              		.thumb_func
 18876              	TIM_CtrlPWMOutputs:
 18877              	.LFB43:
 821:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 822:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 823:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
 824:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral.
 825:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
 826:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 827:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 828:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 829:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 830:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 18878              		.loc 1 830 0
 18879              		.cfi_startproc
 18880              		@ args = 0, pretend = 0, frame = 8
 18881              		@ frame_needed = 1, uses_anonymous_args = 0
 18882              		@ link register save eliminated.
 18883 0000 80B4     		push	{r7}
 18884              	.LCFI42:
 18885              		.cfi_def_cfa_offset 4
 18886 0002 83B0     		sub	sp, sp, #12
 18887              	.LCFI43:
 18888              		.cfi_def_cfa_offset 16
 18889 0004 00AF     		add	r7, sp, #0
 18890              		.cfi_offset 7, -4
 18891              	.LCFI44:
 18892              		.cfi_def_cfa_register 7
 18893 0006 7860     		str	r0, [r7, #4]
 18894 0008 0B46     		mov	r3, r1
 18895 000a FB70     		strb	r3, [r7, #3]
 831:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 832:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 833:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 834:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 18896              		.loc 1 834 0
 18897 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 18898 000e 002B     		cmp	r3, #0
 18899 0010 0CD0     		beq	.L58
 835:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 836:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Enable the TIM Main Output */
 837:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 18900              		.loc 1 837 0
 18901 0012 7B68     		ldr	r3, [r7, #4]
 18902 0014 B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 18903 0018 9BB2     		uxth	r3, r3
 18904 001a 6FEA4343 		mvn	r3, r3, lsl #17
 18905 001e 6FEA5343 		mvn	r3, r3, lsr #17
 18906 0022 9AB2     		uxth	r2, r3
 18907 0024 7B68     		ldr	r3, [r7, #4]
 18908 0026 A3F84420 		strh	r2, [r3, #68]	@ movhi
 18909 002a 0BE0     		b	.L57
 18910              	.L58:
 838:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 839:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 840:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 841:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Disable the TIM Main Output */
 842:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 18911              		.loc 1 842 0
 18912 002c 7B68     		ldr	r3, [r7, #4]
 18913 002e B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 18914 0032 9BB2     		uxth	r3, r3
 18915 0034 4FEA4343 		lsl	r3, r3, #17
 18916 0038 4FEA5343 		lsr	r3, r3, #17
 18917 003c 9AB2     		uxth	r2, r3
 18918 003e 7B68     		ldr	r3, [r7, #4]
 18919 0040 A3F84420 		strh	r2, [r3, #68]	@ movhi
 18920              	.L57:
 843:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }  
 844:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18921              		.loc 1 844 0
 18922 0044 07F10C07 		add	r7, r7, #12
 18923 0048 BD46     		mov	sp, r7
 18924 004a 80BC     		pop	{r7}
 18925 004c 7047     		bx	lr
 18926              		.cfi_endproc
 18927              	.LFE43:
 18929 004e 00BF     		.section	.text.TIM_ITConfig,"ax",%progbits
 18930              		.align	2
 18931              		.global	TIM_ITConfig
 18932              		.thumb
 18933              		.thumb_func
 18935              	TIM_ITConfig:
 18936              	.LFB44:
 845:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 846:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 847:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
 848:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 849:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
 850:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 851:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
 852:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
 853:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
 854:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
 855:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
 856:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
 857:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
 858:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
 859:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @note 
 860:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update interrupt.
 861:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
 862:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
 863:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
 864:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
 865:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
 866:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM interrupts.
 867:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 868:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 869:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 870:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
 871:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {  
 18937              		.loc 1 871 0
 18938              		.cfi_startproc
 18939              		@ args = 0, pretend = 0, frame = 8
 18940              		@ frame_needed = 1, uses_anonymous_args = 0
 18941              		@ link register save eliminated.
 18942 0000 80B4     		push	{r7}
 18943              	.LCFI45:
 18944              		.cfi_def_cfa_offset 4
 18945 0002 83B0     		sub	sp, sp, #12
 18946              	.LCFI46:
 18947              		.cfi_def_cfa_offset 16
 18948 0004 00AF     		add	r7, sp, #0
 18949              		.cfi_offset 7, -4
 18950              	.LCFI47:
 18951              		.cfi_def_cfa_register 7
 18952 0006 7860     		str	r0, [r7, #4]
 18953 0008 1346     		mov	r3, r2
 18954 000a 0A46     		mov	r2, r1	@ movhi
 18955 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 18956 000e 7B70     		strb	r3, [r7, #1]
 872:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 873:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 874:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 875:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 876:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 877:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 18957              		.loc 1 877 0
 18958 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 18959 0012 002B     		cmp	r3, #0
 18960 0014 09D0     		beq	.L61
 878:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 879:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Enable the Interrupt sources */
 880:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 18961              		.loc 1 880 0
 18962 0016 7B68     		ldr	r3, [r7, #4]
 18963 0018 9B89     		ldrh	r3, [r3, #12]	@ movhi
 18964 001a 9AB2     		uxth	r2, r3
 18965 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 18966 001e 42EA0303 		orr	r3, r2, r3
 18967 0022 9AB2     		uxth	r2, r3
 18968 0024 7B68     		ldr	r3, [r7, #4]
 18969 0026 9A81     		strh	r2, [r3, #12]	@ movhi
 18970 0028 0BE0     		b	.L60
 18971              	.L61:
 881:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 882:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 883:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 884:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Disable the Interrupt sources */
 885:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 18972              		.loc 1 885 0
 18973 002a 7B68     		ldr	r3, [r7, #4]
 18974 002c 9B89     		ldrh	r3, [r3, #12]	@ movhi
 18975 002e 9AB2     		uxth	r2, r3
 18976 0030 7B88     		ldrh	r3, [r7, #2]	@ movhi
 18977 0032 6FEA0303 		mvn	r3, r3
 18978 0036 9BB2     		uxth	r3, r3
 18979 0038 02EA0303 		and	r3, r2, r3
 18980 003c 9AB2     		uxth	r2, r3
 18981 003e 7B68     		ldr	r3, [r7, #4]
 18982 0040 9A81     		strh	r2, [r3, #12]	@ movhi
 18983              	.L60:
 886:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 887:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 18984              		.loc 1 887 0
 18985 0042 07F10C07 		add	r7, r7, #12
 18986 0046 BD46     		mov	sp, r7
 18987 0048 80BC     		pop	{r7}
 18988 004a 7047     		bx	lr
 18989              		.cfi_endproc
 18990              	.LFE44:
 18992              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 18993              		.align	2
 18994              		.global	TIM_GenerateEvent
 18995              		.thumb
 18996              		.thumb_func
 18998              	TIM_GenerateEvent:
 18999              	.LFB45:
 888:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 889:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 890:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
 891:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 892:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_EventSource: specifies the event source.
 893:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one or more of the following values:	   
 894:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Update: Timer update Event source
 895:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
 896:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
 897:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
 898:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
 899:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_COM: Timer COM event source  
 900:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Trigger: Timer Trigger Event source
 901:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Break: Timer Break event source
 902:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @note 
 903:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update event. 
 904:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
 905:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 906:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 907:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
 908:../target/stm32/stdperiph/src/stm32f10x_tim.c **** { 
 19000              		.loc 1 908 0
 19001              		.cfi_startproc
 19002              		@ args = 0, pretend = 0, frame = 8
 19003              		@ frame_needed = 1, uses_anonymous_args = 0
 19004              		@ link register save eliminated.
 19005 0000 80B4     		push	{r7}
 19006              	.LCFI48:
 19007              		.cfi_def_cfa_offset 4
 19008 0002 83B0     		sub	sp, sp, #12
 19009              	.LCFI49:
 19010              		.cfi_def_cfa_offset 16
 19011 0004 00AF     		add	r7, sp, #0
 19012              		.cfi_offset 7, -4
 19013              	.LCFI50:
 19014              		.cfi_def_cfa_register 7
 19015 0006 7860     		str	r0, [r7, #4]
 19016 0008 0B46     		mov	r3, r1
 19017 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 909:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 910:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 911:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 912:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 913:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the event sources */
 914:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 19018              		.loc 1 914 0
 19019 000c 7B68     		ldr	r3, [r7, #4]
 19020 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 19021 0010 9A82     		strh	r2, [r3, #20]	@ movhi
 915:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19022              		.loc 1 915 0
 19023 0012 07F10C07 		add	r7, r7, #12
 19024 0016 BD46     		mov	sp, r7
 19025 0018 80BC     		pop	{r7}
 19026 001a 7047     		bx	lr
 19027              		.cfi_endproc
 19028              	.LFE45:
 19030              		.section	.text.TIM_DMAConfig,"ax",%progbits
 19031              		.align	2
 19032              		.global	TIM_DMAConfig
 19033              		.thumb
 19034              		.thumb_func
 19036              	TIM_DMAConfig:
 19037              	.LFB46:
 916:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 917:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 918:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMxs DMA interface.
 919:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
 920:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   the TIM peripheral.
 921:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_DMABase: DMA Base address.
 922:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
 923:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
 924:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
 925:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
 926:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
 927:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
 928:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
 929:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   TIM_DMABase_DCR.
 930:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length.
 931:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one value between:
 932:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   TIM_DMABurstLength_1Byte and TIM_DMABurstLength_18Bytes.
 933:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 934:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 935:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
 936:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19038              		.loc 1 936 0
 19039              		.cfi_startproc
 19040              		@ args = 0, pretend = 0, frame = 8
 19041              		@ frame_needed = 1, uses_anonymous_args = 0
 19042              		@ link register save eliminated.
 19043 0000 80B4     		push	{r7}
 19044              	.LCFI51:
 19045              		.cfi_def_cfa_offset 4
 19046 0002 83B0     		sub	sp, sp, #12
 19047              	.LCFI52:
 19048              		.cfi_def_cfa_offset 16
 19049 0004 00AF     		add	r7, sp, #0
 19050              		.cfi_offset 7, -4
 19051              	.LCFI53:
 19052              		.cfi_def_cfa_register 7
 19053 0006 7860     		str	r0, [r7, #4]
 19054 0008 1346     		mov	r3, r2
 19055 000a 0A46     		mov	r2, r1	@ movhi
 19056 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 19057 000e 3B80     		strh	r3, [r7, #0]	@ movhi
 937:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 938:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
 939:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 940:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 941:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 942:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 19058              		.loc 1 942 0
 19059 0010 7A88     		ldrh	r2, [r7, #2]	@ movhi
 19060 0012 3B88     		ldrh	r3, [r7, #0]	@ movhi
 19061 0014 42EA0303 		orr	r3, r2, r3
 19062 0018 9AB2     		uxth	r2, r3
 19063 001a 7B68     		ldr	r3, [r7, #4]
 19064 001c A3F84820 		strh	r2, [r3, #72]	@ movhi
 943:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19065              		.loc 1 943 0
 19066 0020 07F10C07 		add	r7, r7, #12
 19067 0024 BD46     		mov	sp, r7
 19068 0026 80BC     		pop	{r7}
 19069 0028 7047     		bx	lr
 19070              		.cfi_endproc
 19071              	.LFE46:
 19073 002a 00BF     		.section	.text.TIM_DMACmd,"ax",%progbits
 19074              		.align	2
 19075              		.global	TIM_DMACmd
 19076              		.thumb
 19077              		.thumb_func
 19079              	TIM_DMACmd:
 19080              	.LFB47:
 944:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 945:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 946:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMxs DMA Requests.
 947:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17 
 948:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   to select the TIM peripheral. 
 949:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
 950:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 951:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Update: TIM update Interrupt source
 952:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
 953:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
 954:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
 955:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
 956:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_COM: TIM Commutation DMA source
 957:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Trigger: TIM Trigger DMA source
 958:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the DMA Request sources.
 959:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 960:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 961:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 962:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
 963:../target/stm32/stdperiph/src/stm32f10x_tim.c **** { 
 19081              		.loc 1 963 0
 19082              		.cfi_startproc
 19083              		@ args = 0, pretend = 0, frame = 8
 19084              		@ frame_needed = 1, uses_anonymous_args = 0
 19085              		@ link register save eliminated.
 19086 0000 80B4     		push	{r7}
 19087              	.LCFI54:
 19088              		.cfi_def_cfa_offset 4
 19089 0002 83B0     		sub	sp, sp, #12
 19090              	.LCFI55:
 19091              		.cfi_def_cfa_offset 16
 19092 0004 00AF     		add	r7, sp, #0
 19093              		.cfi_offset 7, -4
 19094              	.LCFI56:
 19095              		.cfi_def_cfa_register 7
 19096 0006 7860     		str	r0, [r7, #4]
 19097 0008 1346     		mov	r3, r2
 19098 000a 0A46     		mov	r2, r1	@ movhi
 19099 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 19100 000e 7B70     		strb	r3, [r7, #1]
 964:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 965:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST9_PERIPH(TIMx));
 966:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 967:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 968:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
 969:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 19101              		.loc 1 969 0
 19102 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 19103 0012 002B     		cmp	r3, #0
 19104 0014 09D0     		beq	.L66
 970:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 971:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Enable the DMA sources */
 972:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 19105              		.loc 1 972 0
 19106 0016 7B68     		ldr	r3, [r7, #4]
 19107 0018 9B89     		ldrh	r3, [r3, #12]	@ movhi
 19108 001a 9AB2     		uxth	r2, r3
 19109 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 19110 001e 42EA0303 		orr	r3, r2, r3
 19111 0022 9AB2     		uxth	r2, r3
 19112 0024 7B68     		ldr	r3, [r7, #4]
 19113 0026 9A81     		strh	r2, [r3, #12]	@ movhi
 19114 0028 0BE0     		b	.L65
 19115              	.L66:
 973:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 974:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
 975:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
 976:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Disable the DMA sources */
 977:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 19116              		.loc 1 977 0
 19117 002a 7B68     		ldr	r3, [r7, #4]
 19118 002c 9B89     		ldrh	r3, [r3, #12]	@ movhi
 19119 002e 9AB2     		uxth	r2, r3
 19120 0030 7B88     		ldrh	r3, [r7, #2]	@ movhi
 19121 0032 6FEA0303 		mvn	r3, r3
 19122 0036 9BB2     		uxth	r3, r3
 19123 0038 02EA0303 		and	r3, r2, r3
 19124 003c 9AB2     		uxth	r2, r3
 19125 003e 7B68     		ldr	r3, [r7, #4]
 19126 0040 9A81     		strh	r2, [r3, #12]	@ movhi
 19127              	.L65:
 978:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
 979:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19128              		.loc 1 979 0
 19129 0042 07F10C07 		add	r7, r7, #12
 19130 0046 BD46     		mov	sp, r7
 19131 0048 80BC     		pop	{r7}
 19132 004a 7047     		bx	lr
 19133              		.cfi_endproc
 19134              	.LFE47:
 19136              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 19137              		.align	2
 19138              		.global	TIM_InternalClockConfig
 19139              		.thumb
 19140              		.thumb_func
 19142              	TIM_InternalClockConfig:
 19143              	.LFB48:
 980:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 981:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 982:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx interrnal Clock
 983:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
 984:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   to select the TIM peripheral.
 985:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
 986:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
 987:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
 988:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19144              		.loc 1 988 0
 19145              		.cfi_startproc
 19146              		@ args = 0, pretend = 0, frame = 8
 19147              		@ frame_needed = 1, uses_anonymous_args = 0
 19148              		@ link register save eliminated.
 19149 0000 80B4     		push	{r7}
 19150              	.LCFI57:
 19151              		.cfi_def_cfa_offset 4
 19152 0002 83B0     		sub	sp, sp, #12
 19153              	.LCFI58:
 19154              		.cfi_def_cfa_offset 16
 19155 0004 00AF     		add	r7, sp, #0
 19156              		.cfi_offset 7, -4
 19157              	.LCFI59:
 19158              		.cfi_def_cfa_register 7
 19159 0006 7860     		str	r0, [r7, #4]
 989:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
 990:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 991:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
 992:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 19160              		.loc 1 992 0
 19161 0008 7B68     		ldr	r3, [r7, #4]
 19162 000a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 19163 000c 9BB2     		uxth	r3, r3
 19164 000e 23F00703 		bic	r3, r3, #7
 19165 0012 9AB2     		uxth	r2, r3
 19166 0014 7B68     		ldr	r3, [r7, #4]
 19167 0016 1A81     		strh	r2, [r3, #8]	@ movhi
 993:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19168              		.loc 1 993 0
 19169 0018 07F10C07 		add	r7, r7, #12
 19170 001c BD46     		mov	sp, r7
 19171 001e 80BC     		pop	{r7}
 19172 0020 7047     		bx	lr
 19173              		.cfi_endproc
 19174              	.LFE48:
 19176 0022 00BF     		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 19177              		.align	2
 19178              		.global	TIM_ITRxExternalClockConfig
 19179              		.thumb
 19180              		.thumb_func
 19182              	TIM_ITRxExternalClockConfig:
 19183              	.LFB49:
 994:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
 995:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
 996:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
 997:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
 998:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ITRSource: Trigger source.
 999:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1000:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR0: Internal Trigger 0
1001:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR1: Internal Trigger 1
1002:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR2: Internal Trigger 2
1003:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR3: Internal Trigger 3
1004:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1005:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1006:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1007:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19184              		.loc 1 1007 0
 19185              		.cfi_startproc
 19186              		@ args = 0, pretend = 0, frame = 8
 19187              		@ frame_needed = 1, uses_anonymous_args = 0
 19188 0000 80B5     		push	{r7, lr}
 19189              	.LCFI60:
 19190              		.cfi_def_cfa_offset 8
 19191 0002 82B0     		sub	sp, sp, #8
 19192              	.LCFI61:
 19193              		.cfi_def_cfa_offset 16
 19194 0004 00AF     		add	r7, sp, #0
 19195              		.cfi_offset 14, -4
 19196              		.cfi_offset 7, -8
 19197              	.LCFI62:
 19198              		.cfi_def_cfa_register 7
 19199 0006 7860     		str	r0, [r7, #4]
 19200 0008 0B46     		mov	r3, r1
 19201 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1008:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1009:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1010:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
1011:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Internal Trigger */
1012:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 19202              		.loc 1 1012 0
 19203 000c 7B88     		ldrh	r3, [r7, #2]
 19204 000e 7868     		ldr	r0, [r7, #4]
 19205 0010 1946     		mov	r1, r3
 19206 0012 FFF7FEFF 		bl	TIM_SelectInputTrigger
1013:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1014:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 19207              		.loc 1 1014 0
 19208 0016 7B68     		ldr	r3, [r7, #4]
 19209 0018 1B89     		ldrh	r3, [r3, #8]	@ movhi
 19210 001a 9BB2     		uxth	r3, r3
 19211 001c 43F00703 		orr	r3, r3, #7
 19212 0020 9AB2     		uxth	r2, r3
 19213 0022 7B68     		ldr	r3, [r7, #4]
 19214 0024 1A81     		strh	r2, [r3, #8]	@ movhi
1015:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19215              		.loc 1 1015 0
 19216 0026 07F10807 		add	r7, r7, #8
 19217 002a BD46     		mov	sp, r7
 19218 002c 80BD     		pop	{r7, pc}
 19219              		.cfi_endproc
 19220              	.LFE49:
 19222 002e 00BF     		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 19223              		.align	2
 19224              		.global	TIM_TIxExternalClockConfig
 19225              		.thumb
 19226              		.thumb_func
 19228              	TIM_TIxExternalClockConfig:
 19229              	.LFB50:
1016:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1017:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1018:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
1019:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1020:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
1021:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1022:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
1023:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1024:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1025:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
1026:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1027:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
1028:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
1029:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  ICFilter : specifies the filter value.
1030:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x0 and 0xF.
1031:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1032:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1033:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
1034:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
1035:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19230              		.loc 1 1035 0
 19231              		.cfi_startproc
 19232              		@ args = 0, pretend = 0, frame = 16
 19233              		@ frame_needed = 1, uses_anonymous_args = 0
 19234 0000 80B5     		push	{r7, lr}
 19235              	.LCFI63:
 19236              		.cfi_def_cfa_offset 8
 19237 0002 84B0     		sub	sp, sp, #16
 19238              	.LCFI64:
 19239              		.cfi_def_cfa_offset 24
 19240 0004 00AF     		add	r7, sp, #0
 19241              		.cfi_offset 14, -4
 19242              		.cfi_offset 7, -8
 19243              	.LCFI65:
 19244              		.cfi_def_cfa_register 7
 19245 0006 F860     		str	r0, [r7, #12]
 19246 0008 7981     		strh	r1, [r7, #10]	@ movhi
 19247 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 19248 000c FB80     		strh	r3, [r7, #6]	@ movhi
1036:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1037:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1038:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
1039:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
1040:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
1041:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
1042:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 19249              		.loc 1 1042 0
 19250 000e 7B89     		ldrh	r3, [r7, #10]
 19251 0010 602B     		cmp	r3, #96
 19252 0012 08D1     		bne	.L71
1043:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1044:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 19253              		.loc 1 1044 0
 19254 0014 3A89     		ldrh	r2, [r7, #8]
 19255 0016 FB88     		ldrh	r3, [r7, #6]
 19256 0018 F868     		ldr	r0, [r7, #12]
 19257 001a 1146     		mov	r1, r2
 19258 001c 4FF00102 		mov	r2, #1
 19259 0020 FFF7FEFF 		bl	TI2_Config
 19260 0024 07E0     		b	.L72
 19261              	.L71:
1045:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1046:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
1047:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1048:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 19262              		.loc 1 1048 0
 19263 0026 3A89     		ldrh	r2, [r7, #8]
 19264 0028 FB88     		ldrh	r3, [r7, #6]
 19265 002a F868     		ldr	r0, [r7, #12]
 19266 002c 1146     		mov	r1, r2
 19267 002e 4FF00102 		mov	r2, #1
 19268 0032 FFF7FEFF 		bl	TI1_Config
 19269              	.L72:
1049:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1050:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Trigger source */
1051:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 19270              		.loc 1 1051 0
 19271 0036 7B89     		ldrh	r3, [r7, #10]
 19272 0038 F868     		ldr	r0, [r7, #12]
 19273 003a 1946     		mov	r1, r3
 19274 003c FFF7FEFF 		bl	TIM_SelectInputTrigger
1052:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1053:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 19275              		.loc 1 1053 0
 19276 0040 FB68     		ldr	r3, [r7, #12]
 19277 0042 1B89     		ldrh	r3, [r3, #8]	@ movhi
 19278 0044 9BB2     		uxth	r3, r3
 19279 0046 43F00703 		orr	r3, r3, #7
 19280 004a 9AB2     		uxth	r2, r3
 19281 004c FB68     		ldr	r3, [r7, #12]
 19282 004e 1A81     		strh	r2, [r3, #8]	@ movhi
1054:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19283              		.loc 1 1054 0
 19284 0050 07F11007 		add	r7, r7, #16
 19285 0054 BD46     		mov	sp, r7
 19286 0056 80BD     		pop	{r7, pc}
 19287              		.cfi_endproc
 19288              	.LFE50:
 19290              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 19291              		.align	2
 19292              		.global	TIM_ETRClockMode1Config
 19293              		.thumb
 19294              		.thumb_func
 19296              	TIM_ETRClockMode1Config:
 19297              	.LFB51:
1055:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1056:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1057:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode1
1058:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1059:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1060:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1061:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1062:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1063:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1064:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1065:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1066:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1067:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1068:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1069:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1070:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1071:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1072:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1073:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPo
1074:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                              uint16_t ExtTRGFilter)
1075:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19298              		.loc 1 1075 0
 19299              		.cfi_startproc
 19300              		@ args = 0, pretend = 0, frame = 24
 19301              		@ frame_needed = 1, uses_anonymous_args = 0
 19302 0000 80B5     		push	{r7, lr}
 19303              	.LCFI66:
 19304              		.cfi_def_cfa_offset 8
 19305 0002 86B0     		sub	sp, sp, #24
 19306              	.LCFI67:
 19307              		.cfi_def_cfa_offset 32
 19308 0004 00AF     		add	r7, sp, #0
 19309              		.cfi_offset 14, -4
 19310              		.cfi_offset 7, -8
 19311              	.LCFI68:
 19312              		.cfi_def_cfa_register 7
 19313 0006 F860     		str	r0, [r7, #12]
 19314 0008 7981     		strh	r1, [r7, #10]	@ movhi
 19315 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 19316 000c FB80     		strh	r3, [r7, #6]	@ movhi
1076:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 19317              		.loc 1 1076 0
 19318 000e 4FF00003 		mov	r3, #0
 19319 0012 FB82     		strh	r3, [r7, #22]	@ movhi
1077:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1078:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1079:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1080:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1081:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1082:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1083:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 19320              		.loc 1 1083 0
 19321 0014 7989     		ldrh	r1, [r7, #10]
 19322 0016 3A89     		ldrh	r2, [r7, #8]
 19323 0018 FB88     		ldrh	r3, [r7, #6]
 19324 001a F868     		ldr	r0, [r7, #12]
 19325 001c FFF7FEFF 		bl	TIM_ETRConfig
1084:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
1085:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1086:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 19326              		.loc 1 1086 0
 19327 0020 FB68     		ldr	r3, [r7, #12]
 19328 0022 1B89     		ldrh	r3, [r3, #8]	@ movhi
 19329 0024 FB82     		strh	r3, [r7, #22]	@ movhi
1087:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the SMS Bits */
1088:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 19330              		.loc 1 1088 0
 19331 0026 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 19332 0028 23F00703 		bic	r3, r3, #7
 19333 002c FB82     		strh	r3, [r7, #22]	@ movhi
1089:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1090:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
 19334              		.loc 1 1090 0
 19335 002e FB8A     		ldrh	r3, [r7, #22]	@ movhi
 19336 0030 43F00703 		orr	r3, r3, #7
 19337 0034 FB82     		strh	r3, [r7, #22]	@ movhi
1091:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
1092:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 19338              		.loc 1 1092 0
 19339 0036 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 19340 0038 23F07003 		bic	r3, r3, #112
 19341 003c FB82     		strh	r3, [r7, #22]	@ movhi
1093:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 19342              		.loc 1 1093 0
 19343 003e FB8A     		ldrh	r3, [r7, #22]	@ movhi
 19344 0040 43F07003 		orr	r3, r3, #112
 19345 0044 FB82     		strh	r3, [r7, #22]	@ movhi
1094:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1095:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 19346              		.loc 1 1095 0
 19347 0046 FB68     		ldr	r3, [r7, #12]
 19348 0048 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 19349 004a 1A81     		strh	r2, [r3, #8]	@ movhi
1096:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19350              		.loc 1 1096 0
 19351 004c 07F11807 		add	r7, r7, #24
 19352 0050 BD46     		mov	sp, r7
 19353 0052 80BD     		pop	{r7, pc}
 19354              		.cfi_endproc
 19355              	.LFE51:
 19357              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 19358              		.align	2
 19359              		.global	TIM_ETRClockMode2Config
 19360              		.thumb
 19361              		.thumb_func
 19363              	TIM_ETRClockMode2Config:
 19364              	.LFB52:
1097:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1098:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1099:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode2
1100:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1101:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1102:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1103:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1104:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1105:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1106:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1107:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1108:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1109:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1110:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1111:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1112:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1113:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1114:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1115:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
1116:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
1117:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19365              		.loc 1 1117 0
 19366              		.cfi_startproc
 19367              		@ args = 0, pretend = 0, frame = 16
 19368              		@ frame_needed = 1, uses_anonymous_args = 0
 19369 0000 80B5     		push	{r7, lr}
 19370              	.LCFI69:
 19371              		.cfi_def_cfa_offset 8
 19372 0002 84B0     		sub	sp, sp, #16
 19373              	.LCFI70:
 19374              		.cfi_def_cfa_offset 24
 19375 0004 00AF     		add	r7, sp, #0
 19376              		.cfi_offset 14, -4
 19377              		.cfi_offset 7, -8
 19378              	.LCFI71:
 19379              		.cfi_def_cfa_register 7
 19380 0006 F860     		str	r0, [r7, #12]
 19381 0008 7981     		strh	r1, [r7, #10]	@ movhi
 19382 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 19383 000c FB80     		strh	r3, [r7, #6]	@ movhi
1118:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1119:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1120:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1121:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1122:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1123:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1124:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 19384              		.loc 1 1124 0
 19385 000e 7989     		ldrh	r1, [r7, #10]
 19386 0010 3A89     		ldrh	r2, [r7, #8]
 19387 0012 FB88     		ldrh	r3, [r7, #6]
 19388 0014 F868     		ldr	r0, [r7, #12]
 19389 0016 FFF7FEFF 		bl	TIM_ETRConfig
1125:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
1126:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
 19390              		.loc 1 1126 0
 19391 001a FB68     		ldr	r3, [r7, #12]
 19392 001c 1B89     		ldrh	r3, [r3, #8]	@ movhi
 19393 001e 9BB2     		uxth	r3, r3
 19394 0020 43F48043 		orr	r3, r3, #16384
 19395 0024 9AB2     		uxth	r2, r3
 19396 0026 FB68     		ldr	r3, [r7, #12]
 19397 0028 1A81     		strh	r2, [r3, #8]	@ movhi
1127:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19398              		.loc 1 1127 0
 19399 002a 07F11007 		add	r7, r7, #16
 19400 002e BD46     		mov	sp, r7
 19401 0030 80BD     		pop	{r7, pc}
 19402              		.cfi_endproc
 19403              	.LFE52:
 19405 0032 00BF     		.section	.text.TIM_ETRConfig,"ax",%progbits
 19406              		.align	2
 19407              		.global	TIM_ETRConfig
 19408              		.thumb
 19409              		.thumb_func
 19411              	TIM_ETRConfig:
 19412              	.LFB53:
1128:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1129:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1130:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
1131:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1132:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1133:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1134:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1135:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1136:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1137:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1138:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1139:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1140:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1141:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1142:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1143:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1144:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1145:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1146:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
1147:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                    uint16_t ExtTRGFilter)
1148:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19413              		.loc 1 1148 0
 19414              		.cfi_startproc
 19415              		@ args = 0, pretend = 0, frame = 24
 19416              		@ frame_needed = 1, uses_anonymous_args = 0
 19417              		@ link register save eliminated.
 19418 0000 80B4     		push	{r7}
 19419              	.LCFI72:
 19420              		.cfi_def_cfa_offset 4
 19421 0002 87B0     		sub	sp, sp, #28
 19422              	.LCFI73:
 19423              		.cfi_def_cfa_offset 32
 19424 0004 00AF     		add	r7, sp, #0
 19425              		.cfi_offset 7, -4
 19426              	.LCFI74:
 19427              		.cfi_def_cfa_register 7
 19428 0006 F860     		str	r0, [r7, #12]
 19429 0008 7981     		strh	r1, [r7, #10]	@ movhi
 19430 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 19431 000c FB80     		strh	r3, [r7, #6]	@ movhi
1149:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 19432              		.loc 1 1149 0
 19433 000e 4FF00003 		mov	r3, #0
 19434 0012 FB82     		strh	r3, [r7, #22]	@ movhi
1150:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1151:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1152:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1153:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1154:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1155:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 19435              		.loc 1 1155 0
 19436 0014 FB68     		ldr	r3, [r7, #12]
 19437 0016 1B89     		ldrh	r3, [r3, #8]	@ movhi
 19438 0018 FB82     		strh	r3, [r7, #22]	@ movhi
1156:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the ETR Bits */
1157:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_ETR_Mask;
 19439              		.loc 1 1157 0
 19440 001a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 19441 001c 03F0FF03 		and	r3, r3, #255
 19442 0020 FB82     		strh	r3, [r7, #22]	@ movhi
1158:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1159:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 19443              		.loc 1 1159 0
 19444 0022 FB88     		ldrh	r3, [r7, #6]	@ movhi
 19445 0024 4FEA0323 		lsl	r3, r3, #8
 19446 0028 9AB2     		uxth	r2, r3
 19447 002a 3B89     		ldrh	r3, [r7, #8]	@ movhi
 19448 002c 42EA0303 		orr	r3, r2, r3
 19449 0030 9AB2     		uxth	r2, r3
 19450 0032 7B89     		ldrh	r3, [r7, #10]	@ movhi
 19451 0034 42EA0303 		orr	r3, r2, r3
 19452 0038 9AB2     		uxth	r2, r3
 19453 003a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 19454 003c 42EA0303 		orr	r3, r2, r3
 19455 0040 FB82     		strh	r3, [r7, #22]	@ movhi
1160:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1161:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 19456              		.loc 1 1161 0
 19457 0042 FB68     		ldr	r3, [r7, #12]
 19458 0044 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 19459 0046 1A81     		strh	r2, [r3, #8]	@ movhi
1162:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19460              		.loc 1 1162 0
 19461 0048 07F11C07 		add	r7, r7, #28
 19462 004c BD46     		mov	sp, r7
 19463 004e 80BC     		pop	{r7}
 19464 0050 7047     		bx	lr
 19465              		.cfi_endproc
 19466              	.LFE53:
 19468 0052 00BF     		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 19469              		.align	2
 19470              		.global	TIM_PrescalerConfig
 19471              		.thumb
 19472              		.thumb_func
 19474              	TIM_PrescalerConfig:
 19475              	.LFB54:
1163:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1164:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1165:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Prescaler.
1166:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
1167:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
1168:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
1169:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1170:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
1171:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
1172:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1173:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1174:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
1175:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19476              		.loc 1 1175 0
 19477              		.cfi_startproc
 19478              		@ args = 0, pretend = 0, frame = 8
 19479              		@ frame_needed = 1, uses_anonymous_args = 0
 19480              		@ link register save eliminated.
 19481 0000 80B4     		push	{r7}
 19482              	.LCFI75:
 19483              		.cfi_def_cfa_offset 4
 19484 0002 83B0     		sub	sp, sp, #12
 19485              	.LCFI76:
 19486              		.cfi_def_cfa_offset 16
 19487 0004 00AF     		add	r7, sp, #0
 19488              		.cfi_offset 7, -4
 19489              	.LCFI77:
 19490              		.cfi_def_cfa_register 7
 19491 0006 7860     		str	r0, [r7, #4]
 19492 0008 1346     		mov	r3, r2
 19493 000a 0A46     		mov	r2, r1	@ movhi
 19494 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 19495 000e 3B80     		strh	r3, [r7, #0]	@ movhi
1176:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1177:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1178:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
1179:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Prescaler value */
1180:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
 19496              		.loc 1 1180 0
 19497 0010 7B68     		ldr	r3, [r7, #4]
 19498 0012 7A88     		ldrh	r2, [r7, #2]	@ movhi
 19499 0014 1A85     		strh	r2, [r3, #40]	@ movhi
1181:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
1182:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 19500              		.loc 1 1182 0
 19501 0016 7B68     		ldr	r3, [r7, #4]
 19502 0018 3A88     		ldrh	r2, [r7, #0]	@ movhi
 19503 001a 9A82     		strh	r2, [r3, #20]	@ movhi
1183:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19504              		.loc 1 1183 0
 19505 001c 07F10C07 		add	r7, r7, #12
 19506 0020 BD46     		mov	sp, r7
 19507 0022 80BC     		pop	{r7}
 19508 0024 7047     		bx	lr
 19509              		.cfi_endproc
 19510              	.LFE54:
 19512 0026 00BF     		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 19513              		.align	2
 19514              		.global	TIM_CounterModeConfig
 19515              		.thumb
 19516              		.thumb_func
 19518              	TIM_CounterModeConfig:
 19519              	.LFB55:
1184:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1185:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1186:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
1187:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1188:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
1189:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1190:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Up: TIM Up Counting Mode
1191:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Down: TIM Down Counting Mode
1192:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
1193:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
1194:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
1195:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1196:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1197:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
1198:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19520              		.loc 1 1198 0
 19521              		.cfi_startproc
 19522              		@ args = 0, pretend = 0, frame = 16
 19523              		@ frame_needed = 1, uses_anonymous_args = 0
 19524              		@ link register save eliminated.
 19525 0000 80B4     		push	{r7}
 19526              	.LCFI78:
 19527              		.cfi_def_cfa_offset 4
 19528 0002 85B0     		sub	sp, sp, #20
 19529              	.LCFI79:
 19530              		.cfi_def_cfa_offset 24
 19531 0004 00AF     		add	r7, sp, #0
 19532              		.cfi_offset 7, -4
 19533              	.LCFI80:
 19534              		.cfi_def_cfa_register 7
 19535 0006 7860     		str	r0, [r7, #4]
 19536 0008 0B46     		mov	r3, r1
 19537 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1199:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 19538              		.loc 1 1199 0
 19539 000c 4FF00003 		mov	r3, #0
 19540 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1200:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1201:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1202:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
1203:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
 19541              		.loc 1 1203 0
 19542 0012 7B68     		ldr	r3, [r7, #4]
 19543 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 19544 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1204:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
1205:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 19545              		.loc 1 1205 0
 19546 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 19547 001a 23F07003 		bic	r3, r3, #112
 19548 001e FB81     		strh	r3, [r7, #14]	@ movhi
1206:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Counter Mode */
1207:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
 19549              		.loc 1 1207 0
 19550 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 19551 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 19552 0024 42EA0303 		orr	r3, r2, r3
 19553 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1208:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
1209:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 19554              		.loc 1 1209 0
 19555 002a 7B68     		ldr	r3, [r7, #4]
 19556 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 19557 002e 1A80     		strh	r2, [r3, #0]	@ movhi
1210:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19558              		.loc 1 1210 0
 19559 0030 07F11407 		add	r7, r7, #20
 19560 0034 BD46     		mov	sp, r7
 19561 0036 80BC     		pop	{r7}
 19562 0038 7047     		bx	lr
 19563              		.cfi_endproc
 19564              	.LFE55:
 19566 003a 00BF     		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 19567              		.align	2
 19568              		.global	TIM_SelectInputTrigger
 19569              		.thumb
 19570              		.thumb_func
 19572              	TIM_SelectInputTrigger:
 19573              	.LFB56:
1211:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1212:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1213:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Selects the Input Trigger source
1214:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1215:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
1216:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1217:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR0: Internal Trigger 0
1218:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR1: Internal Trigger 1
1219:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR2: Internal Trigger 2
1220:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR3: Internal Trigger 3
1221:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1F_ED: TI1 Edge Detector
1222:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1FP1: Filtered Timer Input 1
1223:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
1224:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ETRF: External Trigger input
1225:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1226:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1227:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1228:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19574              		.loc 1 1228 0
 19575              		.cfi_startproc
 19576              		@ args = 0, pretend = 0, frame = 16
 19577              		@ frame_needed = 1, uses_anonymous_args = 0
 19578              		@ link register save eliminated.
 19579 0000 80B4     		push	{r7}
 19580              	.LCFI81:
 19581              		.cfi_def_cfa_offset 4
 19582 0002 85B0     		sub	sp, sp, #20
 19583              	.LCFI82:
 19584              		.cfi_def_cfa_offset 24
 19585 0004 00AF     		add	r7, sp, #0
 19586              		.cfi_offset 7, -4
 19587              	.LCFI83:
 19588              		.cfi_def_cfa_register 7
 19589 0006 7860     		str	r0, [r7, #4]
 19590 0008 0B46     		mov	r3, r1
 19591 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1229:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 19592              		.loc 1 1229 0
 19593 000c 4FF00003 		mov	r3, #0
 19594 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1230:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1231:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1232:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
1233:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1234:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 19595              		.loc 1 1234 0
 19596 0012 7B68     		ldr	r3, [r7, #4]
 19597 0014 1B89     		ldrh	r3, [r3, #8]	@ movhi
 19598 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1235:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the TS Bits */
1236:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 19599              		.loc 1 1236 0
 19600 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 19601 001a 23F07003 		bic	r3, r3, #112
 19602 001e FB81     		strh	r3, [r7, #14]	@ movhi
1237:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Input Trigger source */
1238:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 19603              		.loc 1 1238 0
 19604 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 19605 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 19606 0024 42EA0303 		orr	r3, r2, r3
 19607 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1239:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1240:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 19608              		.loc 1 1240 0
 19609 002a 7B68     		ldr	r3, [r7, #4]
 19610 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 19611 002e 1A81     		strh	r2, [r3, #8]	@ movhi
1241:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19612              		.loc 1 1241 0
 19613 0030 07F11407 		add	r7, r7, #20
 19614 0034 BD46     		mov	sp, r7
 19615 0036 80BC     		pop	{r7}
 19616 0038 7047     		bx	lr
 19617              		.cfi_endproc
 19618              	.LFE56:
 19620 003a 00BF     		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 19621              		.align	2
 19622              		.global	TIM_EncoderInterfaceConfig
 19623              		.thumb
 19624              		.thumb_func
 19626              	TIM_EncoderInterfaceConfig:
 19627              	.LFB57:
1242:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1243:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1244:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
1245:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1246:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
1247:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1248:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
1249:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
1250:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
1251:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *                                on the level of the other input.
1252:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
1253:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1254:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1255:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1256:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
1257:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1258:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1259:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1260:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1261:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1262:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
1263:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
1264:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19628              		.loc 1 1264 0
 19629              		.cfi_startproc
 19630              		@ args = 0, pretend = 0, frame = 24
 19631              		@ frame_needed = 1, uses_anonymous_args = 0
 19632              		@ link register save eliminated.
 19633 0000 80B4     		push	{r7}
 19634              	.LCFI84:
 19635              		.cfi_def_cfa_offset 4
 19636 0002 87B0     		sub	sp, sp, #28
 19637              	.LCFI85:
 19638              		.cfi_def_cfa_offset 32
 19639 0004 00AF     		add	r7, sp, #0
 19640              		.cfi_offset 7, -4
 19641              	.LCFI86:
 19642              		.cfi_def_cfa_register 7
 19643 0006 F860     		str	r0, [r7, #12]
 19644 0008 7981     		strh	r1, [r7, #10]	@ movhi
 19645 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 19646 000c FB80     		strh	r3, [r7, #6]	@ movhi
1265:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 19647              		.loc 1 1265 0
 19648 000e 4FF00003 		mov	r3, #0
 19649 0012 FB82     		strh	r3, [r7, #22]	@ movhi
1266:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 19650              		.loc 1 1266 0
 19651 0014 4FF00003 		mov	r3, #0
 19652 0018 BB82     		strh	r3, [r7, #20]	@ movhi
1267:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 19653              		.loc 1 1267 0
 19654 001a 4FF00003 		mov	r3, #0
 19655 001e 7B82     		strh	r3, [r7, #18]	@ movhi
1268:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
1269:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1270:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1271:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
1272:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
1273:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
1274:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1275:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1276:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 19656              		.loc 1 1276 0
 19657 0020 FB68     		ldr	r3, [r7, #12]
 19658 0022 1B89     		ldrh	r3, [r3, #8]	@ movhi
 19659 0024 FB82     		strh	r3, [r7, #22]	@ movhi
1277:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
1278:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1279:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 19660              		.loc 1 1279 0
 19661 0026 FB68     		ldr	r3, [r7, #12]
 19662 0028 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 19663 002a BB82     		strh	r3, [r7, #20]	@ movhi
1280:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
1281:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
1282:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 19664              		.loc 1 1282 0
 19665 002c FB68     		ldr	r3, [r7, #12]
 19666 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 19667 0030 7B82     		strh	r3, [r7, #18]	@ movhi
1283:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
1284:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the encoder Mode */
1285:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 19668              		.loc 1 1285 0
 19669 0032 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 19670 0034 23F00703 		bic	r3, r3, #7
 19671 0038 FB82     		strh	r3, [r7, #22]	@ movhi
1286:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 19672              		.loc 1 1286 0
 19673 003a FA8A     		ldrh	r2, [r7, #22]	@ movhi
 19674 003c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 19675 003e 42EA0303 		orr	r3, r2, r3
 19676 0042 FB82     		strh	r3, [r7, #22]	@ movhi
1287:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
1288:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1289:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1
 19677              		.loc 1 1289 0
 19678 0044 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 19679 0046 23F44073 		bic	r3, r3, #768
 19680 004a 23F00303 		bic	r3, r3, #3
 19681 004e BB82     		strh	r3, [r7, #20]	@ movhi
1290:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 19682              		.loc 1 1290 0
 19683 0050 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 19684 0052 43F48073 		orr	r3, r3, #256
 19685 0056 43F00103 		orr	r3, r3, #1
 19686 005a BB82     		strh	r3, [r7, #20]	@ movhi
1291:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
1292:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1293:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC
 19687              		.loc 1 1293 0
 19688 005c 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 19689 005e 23F02203 		bic	r3, r3, #34
 19690 0062 7B82     		strh	r3, [r7, #18]	@ movhi
1294:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 19691              		.loc 1 1294 0
 19692 0064 FB88     		ldrh	r3, [r7, #6]	@ movhi
 19693 0066 4FEA0313 		lsl	r3, r3, #4
 19694 006a 9AB2     		uxth	r2, r3
 19695 006c 3B89     		ldrh	r3, [r7, #8]	@ movhi
 19696 006e 42EA0303 		orr	r3, r2, r3
 19697 0072 9AB2     		uxth	r2, r3
 19698 0074 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 19699 0076 42EA0303 		orr	r3, r2, r3
 19700 007a 7B82     		strh	r3, [r7, #18]	@ movhi
1295:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
1296:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1297:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 19701              		.loc 1 1297 0
 19702 007c FB68     		ldr	r3, [r7, #12]
 19703 007e FA8A     		ldrh	r2, [r7, #22]	@ movhi
 19704 0080 1A81     		strh	r2, [r3, #8]	@ movhi
1298:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1299:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 19705              		.loc 1 1299 0
 19706 0082 FB68     		ldr	r3, [r7, #12]
 19707 0084 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 19708 0086 1A83     		strh	r2, [r3, #24]	@ movhi
1300:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
1301:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 19709              		.loc 1 1301 0
 19710 0088 FB68     		ldr	r3, [r7, #12]
 19711 008a 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 19712 008c 1A84     		strh	r2, [r3, #32]	@ movhi
1302:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19713              		.loc 1 1302 0
 19714 008e 07F11C07 		add	r7, r7, #28
 19715 0092 BD46     		mov	sp, r7
 19716 0094 80BC     		pop	{r7}
 19717 0096 7047     		bx	lr
 19718              		.cfi_endproc
 19719              	.LFE57:
 19721              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 19722              		.align	2
 19723              		.global	TIM_ForcedOC1Config
 19724              		.thumb
 19725              		.thumb_func
 19727              	TIM_ForcedOC1Config:
 19728              	.LFB58:
1303:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1304:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1305:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1306:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1307:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1308:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1309:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
1310:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1311:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1312:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1313:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1314:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19729              		.loc 1 1314 0
 19730              		.cfi_startproc
 19731              		@ args = 0, pretend = 0, frame = 16
 19732              		@ frame_needed = 1, uses_anonymous_args = 0
 19733              		@ link register save eliminated.
 19734 0000 80B4     		push	{r7}
 19735              	.LCFI87:
 19736              		.cfi_def_cfa_offset 4
 19737 0002 85B0     		sub	sp, sp, #20
 19738              	.LCFI88:
 19739              		.cfi_def_cfa_offset 24
 19740 0004 00AF     		add	r7, sp, #0
 19741              		.cfi_offset 7, -4
 19742              	.LCFI89:
 19743              		.cfi_def_cfa_register 7
 19744 0006 7860     		str	r0, [r7, #4]
 19745 0008 0B46     		mov	r3, r1
 19746 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1315:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 19747              		.loc 1 1315 0
 19748 000c 4FF00003 		mov	r3, #0
 19749 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1316:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1317:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1318:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1319:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 19750              		.loc 1 1319 0
 19751 0012 7B68     		ldr	r3, [r7, #4]
 19752 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 19753 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1320:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1321:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
 19754              		.loc 1 1321 0
 19755 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 19756 001a 23F07003 		bic	r3, r3, #112
 19757 001e FB81     		strh	r3, [r7, #14]	@ movhi
1322:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1323:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 19758              		.loc 1 1323 0
 19759 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 19760 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 19761 0024 42EA0303 		orr	r3, r2, r3
 19762 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1324:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1325:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 19763              		.loc 1 1325 0
 19764 002a 7B68     		ldr	r3, [r7, #4]
 19765 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 19766 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1326:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19767              		.loc 1 1326 0
 19768 0030 07F11407 		add	r7, r7, #20
 19769 0034 BD46     		mov	sp, r7
 19770 0036 80BC     		pop	{r7}
 19771 0038 7047     		bx	lr
 19772              		.cfi_endproc
 19773              	.LFE58:
 19775 003a 00BF     		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 19776              		.align	2
 19777              		.global	TIM_ForcedOC2Config
 19778              		.thumb
 19779              		.thumb_func
 19781              	TIM_ForcedOC2Config:
 19782              	.LFB59:
1327:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1328:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1329:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1330:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1331:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1332:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1333:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
1334:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1335:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1336:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1337:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1338:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19783              		.loc 1 1338 0
 19784              		.cfi_startproc
 19785              		@ args = 0, pretend = 0, frame = 16
 19786              		@ frame_needed = 1, uses_anonymous_args = 0
 19787              		@ link register save eliminated.
 19788 0000 80B4     		push	{r7}
 19789              	.LCFI90:
 19790              		.cfi_def_cfa_offset 4
 19791 0002 85B0     		sub	sp, sp, #20
 19792              	.LCFI91:
 19793              		.cfi_def_cfa_offset 24
 19794 0004 00AF     		add	r7, sp, #0
 19795              		.cfi_offset 7, -4
 19796              	.LCFI92:
 19797              		.cfi_def_cfa_register 7
 19798 0006 7860     		str	r0, [r7, #4]
 19799 0008 0B46     		mov	r3, r1
 19800 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1339:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 19801              		.loc 1 1339 0
 19802 000c 4FF00003 		mov	r3, #0
 19803 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1340:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1341:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1342:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1343:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 19804              		.loc 1 1343 0
 19805 0012 7B68     		ldr	r3, [r7, #4]
 19806 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 19807 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1344:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1345:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
 19808              		.loc 1 1345 0
 19809 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 19810 001a 23F4E043 		bic	r3, r3, #28672
 19811 001e FB81     		strh	r3, [r7, #14]	@ movhi
1346:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1347:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 19812              		.loc 1 1347 0
 19813 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 19814 0022 4FEA0323 		lsl	r3, r3, #8
 19815 0026 9AB2     		uxth	r2, r3
 19816 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 19817 002a 42EA0303 		orr	r3, r2, r3
 19818 002e FB81     		strh	r3, [r7, #14]	@ movhi
1348:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1349:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 19819              		.loc 1 1349 0
 19820 0030 7B68     		ldr	r3, [r7, #4]
 19821 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 19822 0034 1A83     		strh	r2, [r3, #24]	@ movhi
1350:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19823              		.loc 1 1350 0
 19824 0036 07F11407 		add	r7, r7, #20
 19825 003a BD46     		mov	sp, r7
 19826 003c 80BC     		pop	{r7}
 19827 003e 7047     		bx	lr
 19828              		.cfi_endproc
 19829              	.LFE59:
 19831              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 19832              		.align	2
 19833              		.global	TIM_ForcedOC3Config
 19834              		.thumb
 19835              		.thumb_func
 19837              	TIM_ForcedOC3Config:
 19838              	.LFB60:
1351:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1352:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1353:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1354:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1355:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1356:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1357:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
1358:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1359:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1360:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1361:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1362:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19839              		.loc 1 1362 0
 19840              		.cfi_startproc
 19841              		@ args = 0, pretend = 0, frame = 16
 19842              		@ frame_needed = 1, uses_anonymous_args = 0
 19843              		@ link register save eliminated.
 19844 0000 80B4     		push	{r7}
 19845              	.LCFI93:
 19846              		.cfi_def_cfa_offset 4
 19847 0002 85B0     		sub	sp, sp, #20
 19848              	.LCFI94:
 19849              		.cfi_def_cfa_offset 24
 19850 0004 00AF     		add	r7, sp, #0
 19851              		.cfi_offset 7, -4
 19852              	.LCFI95:
 19853              		.cfi_def_cfa_register 7
 19854 0006 7860     		str	r0, [r7, #4]
 19855 0008 0B46     		mov	r3, r1
 19856 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1363:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 19857              		.loc 1 1363 0
 19858 000c 4FF00003 		mov	r3, #0
 19859 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1364:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1365:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1366:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1367:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 19860              		.loc 1 1367 0
 19861 0012 7B68     		ldr	r3, [r7, #4]
 19862 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 19863 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1368:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1369:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
 19864              		.loc 1 1369 0
 19865 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 19866 001a 23F07003 		bic	r3, r3, #112
 19867 001e FB81     		strh	r3, [r7, #14]	@ movhi
1370:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1371:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 19868              		.loc 1 1371 0
 19869 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 19870 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 19871 0024 42EA0303 		orr	r3, r2, r3
 19872 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1372:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1373:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 19873              		.loc 1 1373 0
 19874 002a 7B68     		ldr	r3, [r7, #4]
 19875 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 19876 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1374:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19877              		.loc 1 1374 0
 19878 0030 07F11407 		add	r7, r7, #20
 19879 0034 BD46     		mov	sp, r7
 19880 0036 80BC     		pop	{r7}
 19881 0038 7047     		bx	lr
 19882              		.cfi_endproc
 19883              	.LFE60:
 19885 003a 00BF     		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 19886              		.align	2
 19887              		.global	TIM_ForcedOC4Config
 19888              		.thumb
 19889              		.thumb_func
 19891              	TIM_ForcedOC4Config:
 19892              	.LFB61:
1375:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1376:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1377:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1378:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1379:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1380:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1381:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
1382:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1383:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1384:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1385:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1386:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19893              		.loc 1 1386 0
 19894              		.cfi_startproc
 19895              		@ args = 0, pretend = 0, frame = 16
 19896              		@ frame_needed = 1, uses_anonymous_args = 0
 19897              		@ link register save eliminated.
 19898 0000 80B4     		push	{r7}
 19899              	.LCFI96:
 19900              		.cfi_def_cfa_offset 4
 19901 0002 85B0     		sub	sp, sp, #20
 19902              	.LCFI97:
 19903              		.cfi_def_cfa_offset 24
 19904 0004 00AF     		add	r7, sp, #0
 19905              		.cfi_offset 7, -4
 19906              	.LCFI98:
 19907              		.cfi_def_cfa_register 7
 19908 0006 7860     		str	r0, [r7, #4]
 19909 0008 0B46     		mov	r3, r1
 19910 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1387:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 19911              		.loc 1 1387 0
 19912 000c 4FF00003 		mov	r3, #0
 19913 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1388:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1389:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1390:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1391:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 19914              		.loc 1 1391 0
 19915 0012 7B68     		ldr	r3, [r7, #4]
 19916 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 19917 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1392:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1393:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
 19918              		.loc 1 1393 0
 19919 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 19920 001a 23F4E043 		bic	r3, r3, #28672
 19921 001e FB81     		strh	r3, [r7, #14]	@ movhi
1394:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1395:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 19922              		.loc 1 1395 0
 19923 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 19924 0022 4FEA0323 		lsl	r3, r3, #8
 19925 0026 9AB2     		uxth	r2, r3
 19926 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 19927 002a 42EA0303 		orr	r3, r2, r3
 19928 002e FB81     		strh	r3, [r7, #14]	@ movhi
1396:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1397:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 19929              		.loc 1 1397 0
 19930 0030 7B68     		ldr	r3, [r7, #4]
 19931 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 19932 0034 9A83     		strh	r2, [r3, #28]	@ movhi
1398:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19933              		.loc 1 1398 0
 19934 0036 07F11407 		add	r7, r7, #20
 19935 003a BD46     		mov	sp, r7
 19936 003c 80BC     		pop	{r7}
 19937 003e 7047     		bx	lr
 19938              		.cfi_endproc
 19939              	.LFE61:
 19941              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 19942              		.align	2
 19943              		.global	TIM_ARRPreloadConfig
 19944              		.thumb
 19945              		.thumb_func
 19947              	TIM_ARRPreloadConfig:
 19948              	.LFB62:
1399:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1400:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1401:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
1402:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 to select the TIM peripheral.
1403:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
1404:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1405:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1406:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1407:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
1408:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 19949              		.loc 1 1408 0
 19950              		.cfi_startproc
 19951              		@ args = 0, pretend = 0, frame = 8
 19952              		@ frame_needed = 1, uses_anonymous_args = 0
 19953              		@ link register save eliminated.
 19954 0000 80B4     		push	{r7}
 19955              	.LCFI99:
 19956              		.cfi_def_cfa_offset 4
 19957 0002 83B0     		sub	sp, sp, #12
 19958              	.LCFI100:
 19959              		.cfi_def_cfa_offset 16
 19960 0004 00AF     		add	r7, sp, #0
 19961              		.cfi_offset 7, -4
 19962              	.LCFI101:
 19963              		.cfi_def_cfa_register 7
 19964 0006 7860     		str	r0, [r7, #4]
 19965 0008 0B46     		mov	r3, r1
 19966 000a FB70     		strb	r3, [r7, #3]
1409:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1410:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1411:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1412:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 19967              		.loc 1 1412 0
 19968 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 19969 000e 002B     		cmp	r3, #0
 19970 0010 08D0     		beq	.L85
1413:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1414:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the ARR Preload Bit */
1415:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 19971              		.loc 1 1415 0
 19972 0012 7B68     		ldr	r3, [r7, #4]
 19973 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 19974 0016 9BB2     		uxth	r3, r3
 19975 0018 43F08003 		orr	r3, r3, #128
 19976 001c 9AB2     		uxth	r2, r3
 19977 001e 7B68     		ldr	r3, [r7, #4]
 19978 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 19979 0022 07E0     		b	.L84
 19980              	.L85:
1416:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1417:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
1418:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1419:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the ARR Preload Bit */
1420:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 19981              		.loc 1 1420 0
 19982 0024 7B68     		ldr	r3, [r7, #4]
 19983 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 19984 0028 9BB2     		uxth	r3, r3
 19985 002a 23F08003 		bic	r3, r3, #128
 19986 002e 9AB2     		uxth	r2, r3
 19987 0030 7B68     		ldr	r3, [r7, #4]
 19988 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 19989              	.L84:
1421:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1422:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 19990              		.loc 1 1422 0
 19991 0034 07F10C07 		add	r7, r7, #12
 19992 0038 BD46     		mov	sp, r7
 19993 003a 80BC     		pop	{r7}
 19994 003c 7047     		bx	lr
 19995              		.cfi_endproc
 19996              	.LFE62:
 19998 003e 00BF     		.section	.text.TIM_SelectCOM,"ax",%progbits
 19999              		.align	2
 20000              		.global	TIM_SelectCOM
 20001              		.thumb
 20002              		.thumb_func
 20004              	TIM_SelectCOM:
 20005              	.LFB63:
1423:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1424:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1425:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
1426:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 8, 15, 16 or 17 to select the TIMx peripheral
1427:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Commutation event.
1428:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1429:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1430:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1431:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1432:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20006              		.loc 1 1432 0
 20007              		.cfi_startproc
 20008              		@ args = 0, pretend = 0, frame = 8
 20009              		@ frame_needed = 1, uses_anonymous_args = 0
 20010              		@ link register save eliminated.
 20011 0000 80B4     		push	{r7}
 20012              	.LCFI102:
 20013              		.cfi_def_cfa_offset 4
 20014 0002 83B0     		sub	sp, sp, #12
 20015              	.LCFI103:
 20016              		.cfi_def_cfa_offset 16
 20017 0004 00AF     		add	r7, sp, #0
 20018              		.cfi_offset 7, -4
 20019              	.LCFI104:
 20020              		.cfi_def_cfa_register 7
 20021 0006 7860     		str	r0, [r7, #4]
 20022 0008 0B46     		mov	r3, r1
 20023 000a FB70     		strb	r3, [r7, #3]
1433:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1434:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1435:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1436:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 20024              		.loc 1 1436 0
 20025 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 20026 000e 002B     		cmp	r3, #0
 20027 0010 08D0     		beq	.L88
1437:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1438:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the COM Bit */
1439:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
 20028              		.loc 1 1439 0
 20029 0012 7B68     		ldr	r3, [r7, #4]
 20030 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 20031 0016 9BB2     		uxth	r3, r3
 20032 0018 43F00403 		orr	r3, r3, #4
 20033 001c 9AB2     		uxth	r2, r3
 20034 001e 7B68     		ldr	r3, [r7, #4]
 20035 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 20036 0022 07E0     		b	.L87
 20037              	.L88:
1440:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1441:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
1442:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1443:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the COM Bit */
1444:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
 20038              		.loc 1 1444 0
 20039 0024 7B68     		ldr	r3, [r7, #4]
 20040 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 20041 0028 9BB2     		uxth	r3, r3
 20042 002a 23F00403 		bic	r3, r3, #4
 20043 002e 9AB2     		uxth	r2, r3
 20044 0030 7B68     		ldr	r3, [r7, #4]
 20045 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 20046              	.L87:
1445:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1446:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20047              		.loc 1 1446 0
 20048 0034 07F10C07 		add	r7, r7, #12
 20049 0038 BD46     		mov	sp, r7
 20050 003a 80BC     		pop	{r7}
 20051 003c 7047     		bx	lr
 20052              		.cfi_endproc
 20053              	.LFE63:
 20055 003e 00BF     		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 20056              		.align	2
 20057              		.global	TIM_SelectCCDMA
 20058              		.thumb
 20059              		.thumb_func
 20061              	TIM_SelectCCDMA:
 20062              	.LFB64:
1447:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1448:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1449:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
1450:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
1451:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   the TIM peripheral.
1452:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
1453:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1454:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1455:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1456:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
1457:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20063              		.loc 1 1457 0
 20064              		.cfi_startproc
 20065              		@ args = 0, pretend = 0, frame = 8
 20066              		@ frame_needed = 1, uses_anonymous_args = 0
 20067              		@ link register save eliminated.
 20068 0000 80B4     		push	{r7}
 20069              	.LCFI105:
 20070              		.cfi_def_cfa_offset 4
 20071 0002 83B0     		sub	sp, sp, #12
 20072              	.LCFI106:
 20073              		.cfi_def_cfa_offset 16
 20074 0004 00AF     		add	r7, sp, #0
 20075              		.cfi_offset 7, -4
 20076              	.LCFI107:
 20077              		.cfi_def_cfa_register 7
 20078 0006 7860     		str	r0, [r7, #4]
 20079 0008 0B46     		mov	r3, r1
 20080 000a FB70     		strb	r3, [r7, #3]
1458:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1459:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1460:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1461:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 20081              		.loc 1 1461 0
 20082 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 20083 000e 002B     		cmp	r3, #0
 20084 0010 08D0     		beq	.L91
1462:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1463:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the CCDS Bit */
1464:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
 20085              		.loc 1 1464 0
 20086 0012 7B68     		ldr	r3, [r7, #4]
 20087 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 20088 0016 9BB2     		uxth	r3, r3
 20089 0018 43F00803 		orr	r3, r3, #8
 20090 001c 9AB2     		uxth	r2, r3
 20091 001e 7B68     		ldr	r3, [r7, #4]
 20092 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 20093 0022 07E0     		b	.L90
 20094              	.L91:
1465:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1466:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
1467:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1468:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the CCDS Bit */
1469:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
 20095              		.loc 1 1469 0
 20096 0024 7B68     		ldr	r3, [r7, #4]
 20097 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 20098 0028 9BB2     		uxth	r3, r3
 20099 002a 23F00803 		bic	r3, r3, #8
 20100 002e 9AB2     		uxth	r2, r3
 20101 0030 7B68     		ldr	r3, [r7, #4]
 20102 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 20103              	.L90:
1470:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1471:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20104              		.loc 1 1471 0
 20105 0034 07F10C07 		add	r7, r7, #12
 20106 0038 BD46     		mov	sp, r7
 20107 003a 80BC     		pop	{r7}
 20108 003c 7047     		bx	lr
 20109              		.cfi_endproc
 20110              	.LFE64:
 20112 003e 00BF     		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 20113              		.align	2
 20114              		.global	TIM_CCPreloadControl
 20115              		.thumb
 20116              		.thumb_func
 20118              	TIM_CCPreloadControl:
 20119              	.LFB65:
1472:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1473:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1474:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
1475:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be   1, 2, 3, 4, 5, 8 or 15 
1476:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   to select the TIMx peripheral
1477:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
1478:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1479:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1480:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1481:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1482:../target/stm32/stdperiph/src/stm32f10x_tim.c **** { 
 20120              		.loc 1 1482 0
 20121              		.cfi_startproc
 20122              		@ args = 0, pretend = 0, frame = 8
 20123              		@ frame_needed = 1, uses_anonymous_args = 0
 20124              		@ link register save eliminated.
 20125 0000 80B4     		push	{r7}
 20126              	.LCFI108:
 20127              		.cfi_def_cfa_offset 4
 20128 0002 83B0     		sub	sp, sp, #12
 20129              	.LCFI109:
 20130              		.cfi_def_cfa_offset 16
 20131 0004 00AF     		add	r7, sp, #0
 20132              		.cfi_offset 7, -4
 20133              	.LCFI110:
 20134              		.cfi_def_cfa_register 7
 20135 0006 7860     		str	r0, [r7, #4]
 20136 0008 0B46     		mov	r3, r1
 20137 000a FB70     		strb	r3, [r7, #3]
1483:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1484:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1485:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1486:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 20138              		.loc 1 1486 0
 20139 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 20140 000e 002B     		cmp	r3, #0
 20141 0010 08D0     		beq	.L94
1487:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1488:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the CCPC Bit */
1489:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
 20142              		.loc 1 1489 0
 20143 0012 7B68     		ldr	r3, [r7, #4]
 20144 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 20145 0016 9BB2     		uxth	r3, r3
 20146 0018 43F00103 		orr	r3, r3, #1
 20147 001c 9AB2     		uxth	r2, r3
 20148 001e 7B68     		ldr	r3, [r7, #4]
 20149 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 20150 0022 07E0     		b	.L93
 20151              	.L94:
1490:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1491:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
1492:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
1493:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the CCPC Bit */
1494:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
 20152              		.loc 1 1494 0
 20153 0024 7B68     		ldr	r3, [r7, #4]
 20154 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 20155 0028 9BB2     		uxth	r3, r3
 20156 002a 23F00103 		bic	r3, r3, #1
 20157 002e 9AB2     		uxth	r2, r3
 20158 0030 7B68     		ldr	r3, [r7, #4]
 20159 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 20160              	.L93:
1495:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
1496:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20161              		.loc 1 1496 0
 20162 0034 07F10C07 		add	r7, r7, #12
 20163 0038 BD46     		mov	sp, r7
 20164 003a 80BC     		pop	{r7}
 20165 003c 7047     		bx	lr
 20166              		.cfi_endproc
 20167              	.LFE65:
 20169 003e 00BF     		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 20170              		.align	2
 20171              		.global	TIM_OC1PreloadConfig
 20172              		.thumb
 20173              		.thumb_func
 20175              	TIM_OC1PreloadConfig:
 20176              	.LFB66:
1497:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1498:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1499:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1500:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1501:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1502:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1503:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1504:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1505:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1506:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1507:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1508:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20177              		.loc 1 1508 0
 20178              		.cfi_startproc
 20179              		@ args = 0, pretend = 0, frame = 16
 20180              		@ frame_needed = 1, uses_anonymous_args = 0
 20181              		@ link register save eliminated.
 20182 0000 80B4     		push	{r7}
 20183              	.LCFI111:
 20184              		.cfi_def_cfa_offset 4
 20185 0002 85B0     		sub	sp, sp, #20
 20186              	.LCFI112:
 20187              		.cfi_def_cfa_offset 24
 20188 0004 00AF     		add	r7, sp, #0
 20189              		.cfi_offset 7, -4
 20190              	.LCFI113:
 20191              		.cfi_def_cfa_register 7
 20192 0006 7860     		str	r0, [r7, #4]
 20193 0008 0B46     		mov	r3, r1
 20194 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1509:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 20195              		.loc 1 1509 0
 20196 000c 4FF00003 		mov	r3, #0
 20197 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1510:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1511:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1512:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1513:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 20198              		.loc 1 1513 0
 20199 0012 7B68     		ldr	r3, [r7, #4]
 20200 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 20201 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1514:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
1515:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 20202              		.loc 1 1515 0
 20203 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20204 001a 23F00803 		bic	r3, r3, #8
 20205 001e FB81     		strh	r3, [r7, #14]	@ movhi
1516:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1517:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 20206              		.loc 1 1517 0
 20207 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20208 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20209 0024 42EA0303 		orr	r3, r2, r3
 20210 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1518:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1519:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 20211              		.loc 1 1519 0
 20212 002a 7B68     		ldr	r3, [r7, #4]
 20213 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 20214 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1520:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20215              		.loc 1 1520 0
 20216 0030 07F11407 		add	r7, r7, #20
 20217 0034 BD46     		mov	sp, r7
 20218 0036 80BC     		pop	{r7}
 20219 0038 7047     		bx	lr
 20220              		.cfi_endproc
 20221              	.LFE66:
 20223 003a 00BF     		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 20224              		.align	2
 20225              		.global	TIM_OC2PreloadConfig
 20226              		.thumb
 20227              		.thumb_func
 20229              	TIM_OC2PreloadConfig:
 20230              	.LFB67:
1521:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1522:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1523:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1524:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1525:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   the TIM peripheral.
1526:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1527:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1528:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1529:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1530:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1531:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1532:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1533:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20231              		.loc 1 1533 0
 20232              		.cfi_startproc
 20233              		@ args = 0, pretend = 0, frame = 16
 20234              		@ frame_needed = 1, uses_anonymous_args = 0
 20235              		@ link register save eliminated.
 20236 0000 80B4     		push	{r7}
 20237              	.LCFI114:
 20238              		.cfi_def_cfa_offset 4
 20239 0002 85B0     		sub	sp, sp, #20
 20240              	.LCFI115:
 20241              		.cfi_def_cfa_offset 24
 20242 0004 00AF     		add	r7, sp, #0
 20243              		.cfi_offset 7, -4
 20244              	.LCFI116:
 20245              		.cfi_def_cfa_register 7
 20246 0006 7860     		str	r0, [r7, #4]
 20247 0008 0B46     		mov	r3, r1
 20248 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1534:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 20249              		.loc 1 1534 0
 20250 000c 4FF00003 		mov	r3, #0
 20251 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1535:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1536:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1537:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1538:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 20252              		.loc 1 1538 0
 20253 0012 7B68     		ldr	r3, [r7, #4]
 20254 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 20255 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1539:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
1540:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 20256              		.loc 1 1540 0
 20257 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20258 001a 23F40063 		bic	r3, r3, #2048
 20259 001e FB81     		strh	r3, [r7, #14]	@ movhi
1541:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1542:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 20260              		.loc 1 1542 0
 20261 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20262 0022 4FEA0323 		lsl	r3, r3, #8
 20263 0026 9AB2     		uxth	r2, r3
 20264 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20265 002a 42EA0303 		orr	r3, r2, r3
 20266 002e FB81     		strh	r3, [r7, #14]	@ movhi
1543:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1544:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 20267              		.loc 1 1544 0
 20268 0030 7B68     		ldr	r3, [r7, #4]
 20269 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20270 0034 1A83     		strh	r2, [r3, #24]	@ movhi
1545:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20271              		.loc 1 1545 0
 20272 0036 07F11407 		add	r7, r7, #20
 20273 003a BD46     		mov	sp, r7
 20274 003c 80BC     		pop	{r7}
 20275 003e 7047     		bx	lr
 20276              		.cfi_endproc
 20277              	.LFE67:
 20279              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 20280              		.align	2
 20281              		.global	TIM_OC3PreloadConfig
 20282              		.thumb
 20283              		.thumb_func
 20285              	TIM_OC3PreloadConfig:
 20286              	.LFB68:
1546:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1547:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1548:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1549:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1550:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1551:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1552:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1553:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1554:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1555:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1556:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1557:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20287              		.loc 1 1557 0
 20288              		.cfi_startproc
 20289              		@ args = 0, pretend = 0, frame = 16
 20290              		@ frame_needed = 1, uses_anonymous_args = 0
 20291              		@ link register save eliminated.
 20292 0000 80B4     		push	{r7}
 20293              	.LCFI117:
 20294              		.cfi_def_cfa_offset 4
 20295 0002 85B0     		sub	sp, sp, #20
 20296              	.LCFI118:
 20297              		.cfi_def_cfa_offset 24
 20298 0004 00AF     		add	r7, sp, #0
 20299              		.cfi_offset 7, -4
 20300              	.LCFI119:
 20301              		.cfi_def_cfa_register 7
 20302 0006 7860     		str	r0, [r7, #4]
 20303 0008 0B46     		mov	r3, r1
 20304 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1558:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 20305              		.loc 1 1558 0
 20306 000c 4FF00003 		mov	r3, #0
 20307 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1559:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1560:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1561:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1562:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 20308              		.loc 1 1562 0
 20309 0012 7B68     		ldr	r3, [r7, #4]
 20310 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 20311 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1563:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
1564:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 20312              		.loc 1 1564 0
 20313 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20314 001a 23F00803 		bic	r3, r3, #8
 20315 001e FB81     		strh	r3, [r7, #14]	@ movhi
1565:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1566:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 20316              		.loc 1 1566 0
 20317 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20318 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20319 0024 42EA0303 		orr	r3, r2, r3
 20320 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1567:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1568:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 20321              		.loc 1 1568 0
 20322 002a 7B68     		ldr	r3, [r7, #4]
 20323 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 20324 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1569:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20325              		.loc 1 1569 0
 20326 0030 07F11407 		add	r7, r7, #20
 20327 0034 BD46     		mov	sp, r7
 20328 0036 80BC     		pop	{r7}
 20329 0038 7047     		bx	lr
 20330              		.cfi_endproc
 20331              	.LFE68:
 20333 003a 00BF     		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 20334              		.align	2
 20335              		.global	TIM_OC4PreloadConfig
 20336              		.thumb
 20337              		.thumb_func
 20339              	TIM_OC4PreloadConfig:
 20340              	.LFB69:
1570:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1571:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1572:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1573:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1574:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1575:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1576:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1577:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1578:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1579:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1580:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1581:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20341              		.loc 1 1581 0
 20342              		.cfi_startproc
 20343              		@ args = 0, pretend = 0, frame = 16
 20344              		@ frame_needed = 1, uses_anonymous_args = 0
 20345              		@ link register save eliminated.
 20346 0000 80B4     		push	{r7}
 20347              	.LCFI120:
 20348              		.cfi_def_cfa_offset 4
 20349 0002 85B0     		sub	sp, sp, #20
 20350              	.LCFI121:
 20351              		.cfi_def_cfa_offset 24
 20352 0004 00AF     		add	r7, sp, #0
 20353              		.cfi_offset 7, -4
 20354              	.LCFI122:
 20355              		.cfi_def_cfa_register 7
 20356 0006 7860     		str	r0, [r7, #4]
 20357 0008 0B46     		mov	r3, r1
 20358 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1582:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 20359              		.loc 1 1582 0
 20360 000c 4FF00003 		mov	r3, #0
 20361 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1583:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1584:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1585:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1586:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 20362              		.loc 1 1586 0
 20363 0012 7B68     		ldr	r3, [r7, #4]
 20364 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 20365 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1587:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
1588:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 20366              		.loc 1 1588 0
 20367 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20368 001a 23F40063 		bic	r3, r3, #2048
 20369 001e FB81     		strh	r3, [r7, #14]	@ movhi
1589:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1590:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 20370              		.loc 1 1590 0
 20371 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20372 0022 4FEA0323 		lsl	r3, r3, #8
 20373 0026 9AB2     		uxth	r2, r3
 20374 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20375 002a 42EA0303 		orr	r3, r2, r3
 20376 002e FB81     		strh	r3, [r7, #14]	@ movhi
1591:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1592:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 20377              		.loc 1 1592 0
 20378 0030 7B68     		ldr	r3, [r7, #4]
 20379 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20380 0034 9A83     		strh	r2, [r3, #28]	@ movhi
1593:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20381              		.loc 1 1593 0
 20382 0036 07F11407 		add	r7, r7, #20
 20383 003a BD46     		mov	sp, r7
 20384 003c 80BC     		pop	{r7}
 20385 003e 7047     		bx	lr
 20386              		.cfi_endproc
 20387              	.LFE69:
 20389              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 20390              		.align	2
 20391              		.global	TIM_OC1FastConfig
 20392              		.thumb
 20393              		.thumb_func
 20395              	TIM_OC1FastConfig:
 20396              	.LFB70:
1594:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1595:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1596:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1597:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1598:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1599:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1600:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1601:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1602:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1603:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1604:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1605:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20397              		.loc 1 1605 0
 20398              		.cfi_startproc
 20399              		@ args = 0, pretend = 0, frame = 16
 20400              		@ frame_needed = 1, uses_anonymous_args = 0
 20401              		@ link register save eliminated.
 20402 0000 80B4     		push	{r7}
 20403              	.LCFI123:
 20404              		.cfi_def_cfa_offset 4
 20405 0002 85B0     		sub	sp, sp, #20
 20406              	.LCFI124:
 20407              		.cfi_def_cfa_offset 24
 20408 0004 00AF     		add	r7, sp, #0
 20409              		.cfi_offset 7, -4
 20410              	.LCFI125:
 20411              		.cfi_def_cfa_register 7
 20412 0006 7860     		str	r0, [r7, #4]
 20413 0008 0B46     		mov	r3, r1
 20414 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1606:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 20415              		.loc 1 1606 0
 20416 000c 4FF00003 		mov	r3, #0
 20417 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1607:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1608:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1609:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1610:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1611:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 20418              		.loc 1 1611 0
 20419 0012 7B68     		ldr	r3, [r7, #4]
 20420 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 20421 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1612:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
1613:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
 20422              		.loc 1 1613 0
 20423 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20424 001a 23F00403 		bic	r3, r3, #4
 20425 001e FB81     		strh	r3, [r7, #14]	@ movhi
1614:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1615:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
 20426              		.loc 1 1615 0
 20427 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20428 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20429 0024 42EA0303 		orr	r3, r2, r3
 20430 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1616:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1617:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 20431              		.loc 1 1617 0
 20432 002a 7B68     		ldr	r3, [r7, #4]
 20433 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 20434 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1618:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20435              		.loc 1 1618 0
 20436 0030 07F11407 		add	r7, r7, #20
 20437 0034 BD46     		mov	sp, r7
 20438 0036 80BC     		pop	{r7}
 20439 0038 7047     		bx	lr
 20440              		.cfi_endproc
 20441              	.LFE70:
 20443 003a 00BF     		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 20444              		.align	2
 20445              		.global	TIM_OC2FastConfig
 20446              		.thumb
 20447              		.thumb_func
 20449              	TIM_OC2FastConfig:
 20450              	.LFB71:
1619:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1620:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1621:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1622:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1623:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   the TIM peripheral.
1624:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1625:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1626:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1627:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1628:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1629:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1630:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1631:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20451              		.loc 1 1631 0
 20452              		.cfi_startproc
 20453              		@ args = 0, pretend = 0, frame = 16
 20454              		@ frame_needed = 1, uses_anonymous_args = 0
 20455              		@ link register save eliminated.
 20456 0000 80B4     		push	{r7}
 20457              	.LCFI126:
 20458              		.cfi_def_cfa_offset 4
 20459 0002 85B0     		sub	sp, sp, #20
 20460              	.LCFI127:
 20461              		.cfi_def_cfa_offset 24
 20462 0004 00AF     		add	r7, sp, #0
 20463              		.cfi_offset 7, -4
 20464              	.LCFI128:
 20465              		.cfi_def_cfa_register 7
 20466 0006 7860     		str	r0, [r7, #4]
 20467 0008 0B46     		mov	r3, r1
 20468 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1632:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 20469              		.loc 1 1632 0
 20470 000c 4FF00003 		mov	r3, #0
 20471 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1633:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1634:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1635:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1636:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1637:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 20472              		.loc 1 1637 0
 20473 0012 7B68     		ldr	r3, [r7, #4]
 20474 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 20475 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1638:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
1639:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
 20476              		.loc 1 1639 0
 20477 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20478 001a 23F48063 		bic	r3, r3, #1024
 20479 001e FB81     		strh	r3, [r7, #14]	@ movhi
1640:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1641:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 20480              		.loc 1 1641 0
 20481 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20482 0022 4FEA0323 		lsl	r3, r3, #8
 20483 0026 9AB2     		uxth	r2, r3
 20484 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20485 002a 42EA0303 		orr	r3, r2, r3
 20486 002e FB81     		strh	r3, [r7, #14]	@ movhi
1642:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1643:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 20487              		.loc 1 1643 0
 20488 0030 7B68     		ldr	r3, [r7, #4]
 20489 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20490 0034 1A83     		strh	r2, [r3, #24]	@ movhi
1644:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20491              		.loc 1 1644 0
 20492 0036 07F11407 		add	r7, r7, #20
 20493 003a BD46     		mov	sp, r7
 20494 003c 80BC     		pop	{r7}
 20495 003e 7047     		bx	lr
 20496              		.cfi_endproc
 20497              	.LFE71:
 20499              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 20500              		.align	2
 20501              		.global	TIM_OC3FastConfig
 20502              		.thumb
 20503              		.thumb_func
 20505              	TIM_OC3FastConfig:
 20506              	.LFB72:
1645:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1646:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1647:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1648:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1649:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1650:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1651:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1652:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1653:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1654:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1655:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1656:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20507              		.loc 1 1656 0
 20508              		.cfi_startproc
 20509              		@ args = 0, pretend = 0, frame = 16
 20510              		@ frame_needed = 1, uses_anonymous_args = 0
 20511              		@ link register save eliminated.
 20512 0000 80B4     		push	{r7}
 20513              	.LCFI129:
 20514              		.cfi_def_cfa_offset 4
 20515 0002 85B0     		sub	sp, sp, #20
 20516              	.LCFI130:
 20517              		.cfi_def_cfa_offset 24
 20518 0004 00AF     		add	r7, sp, #0
 20519              		.cfi_offset 7, -4
 20520              	.LCFI131:
 20521              		.cfi_def_cfa_register 7
 20522 0006 7860     		str	r0, [r7, #4]
 20523 0008 0B46     		mov	r3, r1
 20524 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1657:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 20525              		.loc 1 1657 0
 20526 000c 4FF00003 		mov	r3, #0
 20527 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1658:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1659:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1660:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1661:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1662:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 20528              		.loc 1 1662 0
 20529 0012 7B68     		ldr	r3, [r7, #4]
 20530 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 20531 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1663:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
1664:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
 20532              		.loc 1 1664 0
 20533 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20534 001a 23F00403 		bic	r3, r3, #4
 20535 001e FB81     		strh	r3, [r7, #14]	@ movhi
1665:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1666:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
 20536              		.loc 1 1666 0
 20537 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20538 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20539 0024 42EA0303 		orr	r3, r2, r3
 20540 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1667:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1668:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 20541              		.loc 1 1668 0
 20542 002a 7B68     		ldr	r3, [r7, #4]
 20543 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 20544 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1669:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20545              		.loc 1 1669 0
 20546 0030 07F11407 		add	r7, r7, #20
 20547 0034 BD46     		mov	sp, r7
 20548 0036 80BC     		pop	{r7}
 20549 0038 7047     		bx	lr
 20550              		.cfi_endproc
 20551              	.LFE72:
 20553 003a 00BF     		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 20554              		.align	2
 20555              		.global	TIM_OC4FastConfig
 20556              		.thumb
 20557              		.thumb_func
 20559              	TIM_OC4FastConfig:
 20560              	.LFB73:
1670:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1671:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1672:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1673:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1674:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1675:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1676:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1677:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1678:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1679:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1680:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1681:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20561              		.loc 1 1681 0
 20562              		.cfi_startproc
 20563              		@ args = 0, pretend = 0, frame = 16
 20564              		@ frame_needed = 1, uses_anonymous_args = 0
 20565              		@ link register save eliminated.
 20566 0000 80B4     		push	{r7}
 20567              	.LCFI132:
 20568              		.cfi_def_cfa_offset 4
 20569 0002 85B0     		sub	sp, sp, #20
 20570              	.LCFI133:
 20571              		.cfi_def_cfa_offset 24
 20572 0004 00AF     		add	r7, sp, #0
 20573              		.cfi_offset 7, -4
 20574              	.LCFI134:
 20575              		.cfi_def_cfa_register 7
 20576 0006 7860     		str	r0, [r7, #4]
 20577 0008 0B46     		mov	r3, r1
 20578 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1682:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 20579              		.loc 1 1682 0
 20580 000c 4FF00003 		mov	r3, #0
 20581 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1683:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1684:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1685:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1686:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1687:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 20582              		.loc 1 1687 0
 20583 0012 7B68     		ldr	r3, [r7, #4]
 20584 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 20585 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1688:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
1689:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
 20586              		.loc 1 1689 0
 20587 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20588 001a 23F48063 		bic	r3, r3, #1024
 20589 001e FB81     		strh	r3, [r7, #14]	@ movhi
1690:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1691:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 20590              		.loc 1 1691 0
 20591 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20592 0022 4FEA0323 		lsl	r3, r3, #8
 20593 0026 9AB2     		uxth	r2, r3
 20594 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20595 002a 42EA0303 		orr	r3, r2, r3
 20596 002e FB81     		strh	r3, [r7, #14]	@ movhi
1692:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1693:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 20597              		.loc 1 1693 0
 20598 0030 7B68     		ldr	r3, [r7, #4]
 20599 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20600 0034 9A83     		strh	r2, [r3, #28]	@ movhi
1694:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20601              		.loc 1 1694 0
 20602 0036 07F11407 		add	r7, r7, #20
 20603 003a BD46     		mov	sp, r7
 20604 003c 80BC     		pop	{r7}
 20605 003e 7047     		bx	lr
 20606              		.cfi_endproc
 20607              	.LFE73:
 20609              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 20610              		.align	2
 20611              		.global	TIM_ClearOC1Ref
 20612              		.thumb
 20613              		.thumb_func
 20615              	TIM_ClearOC1Ref:
 20616              	.LFB74:
1695:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1696:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1697:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1698:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1699:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1700:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1701:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1702:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1703:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1704:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1705:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1706:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20617              		.loc 1 1706 0
 20618              		.cfi_startproc
 20619              		@ args = 0, pretend = 0, frame = 16
 20620              		@ frame_needed = 1, uses_anonymous_args = 0
 20621              		@ link register save eliminated.
 20622 0000 80B4     		push	{r7}
 20623              	.LCFI135:
 20624              		.cfi_def_cfa_offset 4
 20625 0002 85B0     		sub	sp, sp, #20
 20626              	.LCFI136:
 20627              		.cfi_def_cfa_offset 24
 20628 0004 00AF     		add	r7, sp, #0
 20629              		.cfi_offset 7, -4
 20630              	.LCFI137:
 20631              		.cfi_def_cfa_register 7
 20632 0006 7860     		str	r0, [r7, #4]
 20633 0008 0B46     		mov	r3, r1
 20634 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1707:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 20635              		.loc 1 1707 0
 20636 000c 4FF00003 		mov	r3, #0
 20637 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1708:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1709:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1710:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1711:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1712:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 20638              		.loc 1 1712 0
 20639 0012 7B68     		ldr	r3, [r7, #4]
 20640 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 20641 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1713:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1714:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC1CE Bit */
1715:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
 20642              		.loc 1 1715 0
 20643 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20644 001a 23F08003 		bic	r3, r3, #128
 20645 001e FB81     		strh	r3, [r7, #14]	@ movhi
1716:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1717:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
 20646              		.loc 1 1717 0
 20647 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20648 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20649 0024 42EA0303 		orr	r3, r2, r3
 20650 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1718:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1719:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 20651              		.loc 1 1719 0
 20652 002a 7B68     		ldr	r3, [r7, #4]
 20653 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 20654 002e 1A83     		strh	r2, [r3, #24]	@ movhi
1720:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20655              		.loc 1 1720 0
 20656 0030 07F11407 		add	r7, r7, #20
 20657 0034 BD46     		mov	sp, r7
 20658 0036 80BC     		pop	{r7}
 20659 0038 7047     		bx	lr
 20660              		.cfi_endproc
 20661              	.LFE74:
 20663 003a 00BF     		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 20664              		.align	2
 20665              		.global	TIM_ClearOC2Ref
 20666              		.thumb
 20667              		.thumb_func
 20669              	TIM_ClearOC2Ref:
 20670              	.LFB75:
1721:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1722:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1723:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1724:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1725:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1726:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1727:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1728:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1729:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1730:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1731:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1732:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20671              		.loc 1 1732 0
 20672              		.cfi_startproc
 20673              		@ args = 0, pretend = 0, frame = 16
 20674              		@ frame_needed = 1, uses_anonymous_args = 0
 20675              		@ link register save eliminated.
 20676 0000 80B4     		push	{r7}
 20677              	.LCFI138:
 20678              		.cfi_def_cfa_offset 4
 20679 0002 85B0     		sub	sp, sp, #20
 20680              	.LCFI139:
 20681              		.cfi_def_cfa_offset 24
 20682 0004 00AF     		add	r7, sp, #0
 20683              		.cfi_offset 7, -4
 20684              	.LCFI140:
 20685              		.cfi_def_cfa_register 7
 20686 0006 7860     		str	r0, [r7, #4]
 20687 0008 0B46     		mov	r3, r1
 20688 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1733:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 20689              		.loc 1 1733 0
 20690 000c 4FF00003 		mov	r3, #0
 20691 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1734:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1735:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1736:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1737:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 20692              		.loc 1 1737 0
 20693 0012 7B68     		ldr	r3, [r7, #4]
 20694 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 20695 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1738:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
1739:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
 20696              		.loc 1 1739 0
 20697 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20698 001a 4FEA4343 		lsl	r3, r3, #17
 20699 001e 4FEA5343 		lsr	r3, r3, #17
 20700 0022 FB81     		strh	r3, [r7, #14]	@ movhi
1740:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1741:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 20701              		.loc 1 1741 0
 20702 0024 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20703 0026 4FEA0323 		lsl	r3, r3, #8
 20704 002a 9AB2     		uxth	r2, r3
 20705 002c FB89     		ldrh	r3, [r7, #14]	@ movhi
 20706 002e 42EA0303 		orr	r3, r2, r3
 20707 0032 FB81     		strh	r3, [r7, #14]	@ movhi
1742:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1743:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 20708              		.loc 1 1743 0
 20709 0034 7B68     		ldr	r3, [r7, #4]
 20710 0036 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20711 0038 1A83     		strh	r2, [r3, #24]	@ movhi
1744:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20712              		.loc 1 1744 0
 20713 003a 07F11407 		add	r7, r7, #20
 20714 003e BD46     		mov	sp, r7
 20715 0040 80BC     		pop	{r7}
 20716 0042 7047     		bx	lr
 20717              		.cfi_endproc
 20718              	.LFE75:
 20720              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 20721              		.align	2
 20722              		.global	TIM_ClearOC3Ref
 20723              		.thumb
 20724              		.thumb_func
 20726              	TIM_ClearOC3Ref:
 20727              	.LFB76:
1745:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1746:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1747:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1748:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1749:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1750:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1751:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1752:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1753:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1754:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1755:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1756:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20728              		.loc 1 1756 0
 20729              		.cfi_startproc
 20730              		@ args = 0, pretend = 0, frame = 16
 20731              		@ frame_needed = 1, uses_anonymous_args = 0
 20732              		@ link register save eliminated.
 20733 0000 80B4     		push	{r7}
 20734              	.LCFI141:
 20735              		.cfi_def_cfa_offset 4
 20736 0002 85B0     		sub	sp, sp, #20
 20737              	.LCFI142:
 20738              		.cfi_def_cfa_offset 24
 20739 0004 00AF     		add	r7, sp, #0
 20740              		.cfi_offset 7, -4
 20741              	.LCFI143:
 20742              		.cfi_def_cfa_register 7
 20743 0006 7860     		str	r0, [r7, #4]
 20744 0008 0B46     		mov	r3, r1
 20745 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1757:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 20746              		.loc 1 1757 0
 20747 000c 4FF00003 		mov	r3, #0
 20748 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1758:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1759:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1760:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1761:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 20749              		.loc 1 1761 0
 20750 0012 7B68     		ldr	r3, [r7, #4]
 20751 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 20752 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1762:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
1763:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
 20753              		.loc 1 1763 0
 20754 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20755 001a 23F08003 		bic	r3, r3, #128
 20756 001e FB81     		strh	r3, [r7, #14]	@ movhi
1764:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1765:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
 20757              		.loc 1 1765 0
 20758 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20759 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20760 0024 42EA0303 		orr	r3, r2, r3
 20761 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1766:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1767:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 20762              		.loc 1 1767 0
 20763 002a 7B68     		ldr	r3, [r7, #4]
 20764 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 20765 002e 9A83     		strh	r2, [r3, #28]	@ movhi
1768:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20766              		.loc 1 1768 0
 20767 0030 07F11407 		add	r7, r7, #20
 20768 0034 BD46     		mov	sp, r7
 20769 0036 80BC     		pop	{r7}
 20770 0038 7047     		bx	lr
 20771              		.cfi_endproc
 20772              	.LFE76:
 20774 003a 00BF     		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 20775              		.align	2
 20776              		.global	TIM_ClearOC4Ref
 20777              		.thumb
 20778              		.thumb_func
 20780              	TIM_ClearOC4Ref:
 20781              	.LFB77:
1769:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1770:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1771:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1772:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1773:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1774:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1775:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1776:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1777:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1778:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1779:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1780:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20782              		.loc 1 1780 0
 20783              		.cfi_startproc
 20784              		@ args = 0, pretend = 0, frame = 16
 20785              		@ frame_needed = 1, uses_anonymous_args = 0
 20786              		@ link register save eliminated.
 20787 0000 80B4     		push	{r7}
 20788              	.LCFI144:
 20789              		.cfi_def_cfa_offset 4
 20790 0002 85B0     		sub	sp, sp, #20
 20791              	.LCFI145:
 20792              		.cfi_def_cfa_offset 24
 20793 0004 00AF     		add	r7, sp, #0
 20794              		.cfi_offset 7, -4
 20795              	.LCFI146:
 20796              		.cfi_def_cfa_register 7
 20797 0006 7860     		str	r0, [r7, #4]
 20798 0008 0B46     		mov	r3, r1
 20799 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1781:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 20800              		.loc 1 1781 0
 20801 000c 4FF00003 		mov	r3, #0
 20802 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1782:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1783:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1784:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1785:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 20803              		.loc 1 1785 0
 20804 0012 7B68     		ldr	r3, [r7, #4]
 20805 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 20806 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1786:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
1787:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
 20807              		.loc 1 1787 0
 20808 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20809 001a 4FEA4343 		lsl	r3, r3, #17
 20810 001e 4FEA5343 		lsr	r3, r3, #17
 20811 0022 FB81     		strh	r3, [r7, #14]	@ movhi
1788:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1789:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 20812              		.loc 1 1789 0
 20813 0024 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20814 0026 4FEA0323 		lsl	r3, r3, #8
 20815 002a 9AB2     		uxth	r2, r3
 20816 002c FB89     		ldrh	r3, [r7, #14]	@ movhi
 20817 002e 42EA0303 		orr	r3, r2, r3
 20818 0032 FB81     		strh	r3, [r7, #14]	@ movhi
1790:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1791:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 20819              		.loc 1 1791 0
 20820 0034 7B68     		ldr	r3, [r7, #4]
 20821 0036 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20822 0038 9A83     		strh	r2, [r3, #28]	@ movhi
1792:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20823              		.loc 1 1792 0
 20824 003a 07F11407 		add	r7, r7, #20
 20825 003e BD46     		mov	sp, r7
 20826 0040 80BC     		pop	{r7}
 20827 0042 7047     		bx	lr
 20828              		.cfi_endproc
 20829              	.LFE77:
 20831              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 20832              		.align	2
 20833              		.global	TIM_OC1PolarityConfig
 20834              		.thumb
 20835              		.thumb_func
 20837              	TIM_OC1PolarityConfig:
 20838              	.LFB78:
1793:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1794:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1795:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1796:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1797:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1798:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1799:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1800:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1801:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1802:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1803:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1804:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20839              		.loc 1 1804 0
 20840              		.cfi_startproc
 20841              		@ args = 0, pretend = 0, frame = 16
 20842              		@ frame_needed = 1, uses_anonymous_args = 0
 20843              		@ link register save eliminated.
 20844 0000 80B4     		push	{r7}
 20845              	.LCFI147:
 20846              		.cfi_def_cfa_offset 4
 20847 0002 85B0     		sub	sp, sp, #20
 20848              	.LCFI148:
 20849              		.cfi_def_cfa_offset 24
 20850 0004 00AF     		add	r7, sp, #0
 20851              		.cfi_offset 7, -4
 20852              	.LCFI149:
 20853              		.cfi_def_cfa_register 7
 20854 0006 7860     		str	r0, [r7, #4]
 20855 0008 0B46     		mov	r3, r1
 20856 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1805:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 20857              		.loc 1 1805 0
 20858 000c 4FF00003 		mov	r3, #0
 20859 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1806:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1807:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1808:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1809:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 20860              		.loc 1 1809 0
 20861 0012 7B68     		ldr	r3, [r7, #4]
 20862 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 20863 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1810:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
1811:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
 20864              		.loc 1 1811 0
 20865 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20866 001a 23F00203 		bic	r3, r3, #2
 20867 001e FB81     		strh	r3, [r7, #14]	@ movhi
1812:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 20868              		.loc 1 1812 0
 20869 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20870 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20871 0024 42EA0303 		orr	r3, r2, r3
 20872 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1813:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1814:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 20873              		.loc 1 1814 0
 20874 002a 7B68     		ldr	r3, [r7, #4]
 20875 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 20876 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1815:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20877              		.loc 1 1815 0
 20878 0030 07F11407 		add	r7, r7, #20
 20879 0034 BD46     		mov	sp, r7
 20880 0036 80BC     		pop	{r7}
 20881 0038 7047     		bx	lr
 20882              		.cfi_endproc
 20883              	.LFE78:
 20885 003a 00BF     		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 20886              		.align	2
 20887              		.global	TIM_OC1NPolarityConfig
 20888              		.thumb
 20889              		.thumb_func
 20891              	TIM_OC1NPolarityConfig:
 20892              	.LFB79:
1816:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1817:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1818:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1819:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1820:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1821:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1822:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1823:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1824:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1825:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1826:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1827:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20893              		.loc 1 1827 0
 20894              		.cfi_startproc
 20895              		@ args = 0, pretend = 0, frame = 16
 20896              		@ frame_needed = 1, uses_anonymous_args = 0
 20897              		@ link register save eliminated.
 20898 0000 80B4     		push	{r7}
 20899              	.LCFI150:
 20900              		.cfi_def_cfa_offset 4
 20901 0002 85B0     		sub	sp, sp, #20
 20902              	.LCFI151:
 20903              		.cfi_def_cfa_offset 24
 20904 0004 00AF     		add	r7, sp, #0
 20905              		.cfi_offset 7, -4
 20906              	.LCFI152:
 20907              		.cfi_def_cfa_register 7
 20908 0006 7860     		str	r0, [r7, #4]
 20909 0008 0B46     		mov	r3, r1
 20910 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1828:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 20911              		.loc 1 1828 0
 20912 000c 4FF00003 		mov	r3, #0
 20913 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1829:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1830:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1831:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1832:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    
1833:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 20914              		.loc 1 1833 0
 20915 0012 7B68     		ldr	r3, [r7, #4]
 20916 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 20917 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1834:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
1835:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
 20918              		.loc 1 1835 0
 20919 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20920 001a 23F00803 		bic	r3, r3, #8
 20921 001e FB81     		strh	r3, [r7, #14]	@ movhi
1836:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 20922              		.loc 1 1836 0
 20923 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20924 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20925 0024 42EA0303 		orr	r3, r2, r3
 20926 0028 FB81     		strh	r3, [r7, #14]	@ movhi
1837:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1838:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 20927              		.loc 1 1838 0
 20928 002a 7B68     		ldr	r3, [r7, #4]
 20929 002c FA89     		ldrh	r2, [r7, #14]	@ movhi
 20930 002e 1A84     		strh	r2, [r3, #32]	@ movhi
1839:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20931              		.loc 1 1839 0
 20932 0030 07F11407 		add	r7, r7, #20
 20933 0034 BD46     		mov	sp, r7
 20934 0036 80BC     		pop	{r7}
 20935 0038 7047     		bx	lr
 20936              		.cfi_endproc
 20937              	.LFE79:
 20939 003a 00BF     		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 20940              		.align	2
 20941              		.global	TIM_OC2PolarityConfig
 20942              		.thumb
 20943              		.thumb_func
 20945              	TIM_OC2PolarityConfig:
 20946              	.LFB80:
1840:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1841:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1842:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1843:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1844:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1845:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1846:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1847:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1848:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1849:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1850:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1851:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 20947              		.loc 1 1851 0
 20948              		.cfi_startproc
 20949              		@ args = 0, pretend = 0, frame = 16
 20950              		@ frame_needed = 1, uses_anonymous_args = 0
 20951              		@ link register save eliminated.
 20952 0000 80B4     		push	{r7}
 20953              	.LCFI153:
 20954              		.cfi_def_cfa_offset 4
 20955 0002 85B0     		sub	sp, sp, #20
 20956              	.LCFI154:
 20957              		.cfi_def_cfa_offset 24
 20958 0004 00AF     		add	r7, sp, #0
 20959              		.cfi_offset 7, -4
 20960              	.LCFI155:
 20961              		.cfi_def_cfa_register 7
 20962 0006 7860     		str	r0, [r7, #4]
 20963 0008 0B46     		mov	r3, r1
 20964 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1852:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 20965              		.loc 1 1852 0
 20966 000c 4FF00003 		mov	r3, #0
 20967 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1853:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1854:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1855:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1856:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 20968              		.loc 1 1856 0
 20969 0012 7B68     		ldr	r3, [r7, #4]
 20970 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 20971 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1857:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
1858:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
 20972              		.loc 1 1858 0
 20973 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20974 001a 23F02003 		bic	r3, r3, #32
 20975 001e FB81     		strh	r3, [r7, #14]	@ movhi
1859:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 20976              		.loc 1 1859 0
 20977 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 20978 0022 4FEA0313 		lsl	r3, r3, #4
 20979 0026 9AB2     		uxth	r2, r3
 20980 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 20981 002a 42EA0303 		orr	r3, r2, r3
 20982 002e FB81     		strh	r3, [r7, #14]	@ movhi
1860:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1861:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 20983              		.loc 1 1861 0
 20984 0030 7B68     		ldr	r3, [r7, #4]
 20985 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 20986 0034 1A84     		strh	r2, [r3, #32]	@ movhi
1862:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 20987              		.loc 1 1862 0
 20988 0036 07F11407 		add	r7, r7, #20
 20989 003a BD46     		mov	sp, r7
 20990 003c 80BC     		pop	{r7}
 20991 003e 7047     		bx	lr
 20992              		.cfi_endproc
 20993              	.LFE80:
 20995              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 20996              		.align	2
 20997              		.global	TIM_OC2NPolarityConfig
 20998              		.thumb
 20999              		.thumb_func
 21001              	TIM_OC2NPolarityConfig:
 21002              	.LFB81:
1863:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1864:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1865:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1866:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1867:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1868:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1869:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1870:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1871:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1872:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1873:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1874:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21003              		.loc 1 1874 0
 21004              		.cfi_startproc
 21005              		@ args = 0, pretend = 0, frame = 16
 21006              		@ frame_needed = 1, uses_anonymous_args = 0
 21007              		@ link register save eliminated.
 21008 0000 80B4     		push	{r7}
 21009              	.LCFI156:
 21010              		.cfi_def_cfa_offset 4
 21011 0002 85B0     		sub	sp, sp, #20
 21012              	.LCFI157:
 21013              		.cfi_def_cfa_offset 24
 21014 0004 00AF     		add	r7, sp, #0
 21015              		.cfi_offset 7, -4
 21016              	.LCFI158:
 21017              		.cfi_def_cfa_register 7
 21018 0006 7860     		str	r0, [r7, #4]
 21019 0008 0B46     		mov	r3, r1
 21020 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1875:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 21021              		.loc 1 1875 0
 21022 000c 4FF00003 		mov	r3, #0
 21023 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1876:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1877:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1878:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1879:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
1880:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 21024              		.loc 1 1880 0
 21025 0012 7B68     		ldr	r3, [r7, #4]
 21026 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 21027 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1881:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
1882:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
 21028              		.loc 1 1882 0
 21029 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21030 001a 23F08003 		bic	r3, r3, #128
 21031 001e FB81     		strh	r3, [r7, #14]	@ movhi
1883:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 21032              		.loc 1 1883 0
 21033 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 21034 0022 4FEA0313 		lsl	r3, r3, #4
 21035 0026 9AB2     		uxth	r2, r3
 21036 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21037 002a 42EA0303 		orr	r3, r2, r3
 21038 002e FB81     		strh	r3, [r7, #14]	@ movhi
1884:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1885:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 21039              		.loc 1 1885 0
 21040 0030 7B68     		ldr	r3, [r7, #4]
 21041 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 21042 0034 1A84     		strh	r2, [r3, #32]	@ movhi
1886:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21043              		.loc 1 1886 0
 21044 0036 07F11407 		add	r7, r7, #20
 21045 003a BD46     		mov	sp, r7
 21046 003c 80BC     		pop	{r7}
 21047 003e 7047     		bx	lr
 21048              		.cfi_endproc
 21049              	.LFE81:
 21051              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 21052              		.align	2
 21053              		.global	TIM_OC3PolarityConfig
 21054              		.thumb
 21055              		.thumb_func
 21057              	TIM_OC3PolarityConfig:
 21058              	.LFB82:
1887:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1888:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1889:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1890:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1891:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1892:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1893:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1894:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1895:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1896:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1897:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1898:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21059              		.loc 1 1898 0
 21060              		.cfi_startproc
 21061              		@ args = 0, pretend = 0, frame = 16
 21062              		@ frame_needed = 1, uses_anonymous_args = 0
 21063              		@ link register save eliminated.
 21064 0000 80B4     		push	{r7}
 21065              	.LCFI159:
 21066              		.cfi_def_cfa_offset 4
 21067 0002 85B0     		sub	sp, sp, #20
 21068              	.LCFI160:
 21069              		.cfi_def_cfa_offset 24
 21070 0004 00AF     		add	r7, sp, #0
 21071              		.cfi_offset 7, -4
 21072              	.LCFI161:
 21073              		.cfi_def_cfa_register 7
 21074 0006 7860     		str	r0, [r7, #4]
 21075 0008 0B46     		mov	r3, r1
 21076 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1899:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 21077              		.loc 1 1899 0
 21078 000c 4FF00003 		mov	r3, #0
 21079 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1900:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1901:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1902:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1903:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 21080              		.loc 1 1903 0
 21081 0012 7B68     		ldr	r3, [r7, #4]
 21082 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 21083 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1904:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
1905:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
 21084              		.loc 1 1905 0
 21085 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21086 001a 23F40073 		bic	r3, r3, #512
 21087 001e FB81     		strh	r3, [r7, #14]	@ movhi
1906:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 21088              		.loc 1 1906 0
 21089 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 21090 0022 4FEA0323 		lsl	r3, r3, #8
 21091 0026 9AB2     		uxth	r2, r3
 21092 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21093 002a 42EA0303 		orr	r3, r2, r3
 21094 002e FB81     		strh	r3, [r7, #14]	@ movhi
1907:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1908:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 21095              		.loc 1 1908 0
 21096 0030 7B68     		ldr	r3, [r7, #4]
 21097 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 21098 0034 1A84     		strh	r2, [r3, #32]	@ movhi
1909:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21099              		.loc 1 1909 0
 21100 0036 07F11407 		add	r7, r7, #20
 21101 003a BD46     		mov	sp, r7
 21102 003c 80BC     		pop	{r7}
 21103 003e 7047     		bx	lr
 21104              		.cfi_endproc
 21105              	.LFE82:
 21107              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 21108              		.align	2
 21109              		.global	TIM_OC3NPolarityConfig
 21110              		.thumb
 21111              		.thumb_func
 21113              	TIM_OC3NPolarityConfig:
 21114              	.LFB83:
1910:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1911:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1912:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1913:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1914:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1915:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1916:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1917:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1918:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1919:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1920:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1921:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21115              		.loc 1 1921 0
 21116              		.cfi_startproc
 21117              		@ args = 0, pretend = 0, frame = 16
 21118              		@ frame_needed = 1, uses_anonymous_args = 0
 21119              		@ link register save eliminated.
 21120 0000 80B4     		push	{r7}
 21121              	.LCFI162:
 21122              		.cfi_def_cfa_offset 4
 21123 0002 85B0     		sub	sp, sp, #20
 21124              	.LCFI163:
 21125              		.cfi_def_cfa_offset 24
 21126 0004 00AF     		add	r7, sp, #0
 21127              		.cfi_offset 7, -4
 21128              	.LCFI164:
 21129              		.cfi_def_cfa_register 7
 21130 0006 7860     		str	r0, [r7, #4]
 21131 0008 0B46     		mov	r3, r1
 21132 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1922:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 21133              		.loc 1 1922 0
 21134 000c 4FF00003 		mov	r3, #0
 21135 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1923:../target/stm32/stdperiph/src/stm32f10x_tim.c ****  
1924:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1925:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1926:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1927:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
1928:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 21136              		.loc 1 1928 0
 21137 0012 7B68     		ldr	r3, [r7, #4]
 21138 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 21139 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1929:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
1930:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
 21140              		.loc 1 1930 0
 21141 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21142 001a 23F40063 		bic	r3, r3, #2048
 21143 001e FB81     		strh	r3, [r7, #14]	@ movhi
1931:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 21144              		.loc 1 1931 0
 21145 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 21146 0022 4FEA0323 		lsl	r3, r3, #8
 21147 0026 9AB2     		uxth	r2, r3
 21148 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21149 002a 42EA0303 		orr	r3, r2, r3
 21150 002e FB81     		strh	r3, [r7, #14]	@ movhi
1932:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1933:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 21151              		.loc 1 1933 0
 21152 0030 7B68     		ldr	r3, [r7, #4]
 21153 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 21154 0034 1A84     		strh	r2, [r3, #32]	@ movhi
1934:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21155              		.loc 1 1934 0
 21156 0036 07F11407 		add	r7, r7, #20
 21157 003a BD46     		mov	sp, r7
 21158 003c 80BC     		pop	{r7}
 21159 003e 7047     		bx	lr
 21160              		.cfi_endproc
 21161              	.LFE83:
 21163              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 21164              		.align	2
 21165              		.global	TIM_OC4PolarityConfig
 21166              		.thumb
 21167              		.thumb_func
 21169              	TIM_OC4PolarityConfig:
 21170              	.LFB84:
1935:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1936:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1937:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1938:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1939:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1940:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1941:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1942:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1943:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1944:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1945:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1946:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21171              		.loc 1 1946 0
 21172              		.cfi_startproc
 21173              		@ args = 0, pretend = 0, frame = 16
 21174              		@ frame_needed = 1, uses_anonymous_args = 0
 21175              		@ link register save eliminated.
 21176 0000 80B4     		push	{r7}
 21177              	.LCFI165:
 21178              		.cfi_def_cfa_offset 4
 21179 0002 85B0     		sub	sp, sp, #20
 21180              	.LCFI166:
 21181              		.cfi_def_cfa_offset 24
 21182 0004 00AF     		add	r7, sp, #0
 21183              		.cfi_offset 7, -4
 21184              	.LCFI167:
 21185              		.cfi_def_cfa_register 7
 21186 0006 7860     		str	r0, [r7, #4]
 21187 0008 0B46     		mov	r3, r1
 21188 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1947:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 21189              		.loc 1 1947 0
 21190 000c 4FF00003 		mov	r3, #0
 21191 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1948:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1949:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1950:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1951:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 21192              		.loc 1 1951 0
 21193 0012 7B68     		ldr	r3, [r7, #4]
 21194 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 21195 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1952:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
1953:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
 21196              		.loc 1 1953 0
 21197 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21198 001a 23F40053 		bic	r3, r3, #8192
 21199 001e FB81     		strh	r3, [r7, #14]	@ movhi
1954:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 21200              		.loc 1 1954 0
 21201 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 21202 0022 4FEA0333 		lsl	r3, r3, #12
 21203 0026 9AB2     		uxth	r2, r3
 21204 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21205 002a 42EA0303 		orr	r3, r2, r3
 21206 002e FB81     		strh	r3, [r7, #14]	@ movhi
1955:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1956:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 21207              		.loc 1 1956 0
 21208 0030 7B68     		ldr	r3, [r7, #4]
 21209 0032 FA89     		ldrh	r2, [r7, #14]	@ movhi
 21210 0034 1A84     		strh	r2, [r3, #32]	@ movhi
1957:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21211              		.loc 1 1957 0
 21212 0036 07F11407 		add	r7, r7, #20
 21213 003a BD46     		mov	sp, r7
 21214 003c 80BC     		pop	{r7}
 21215 003e 7047     		bx	lr
 21216              		.cfi_endproc
 21217              	.LFE84:
 21219              		.section	.text.TIM_CCxCmd,"ax",%progbits
 21220              		.align	2
 21221              		.global	TIM_CCxCmd
 21222              		.thumb
 21223              		.thumb_func
 21225              	TIM_CCxCmd:
 21226              	.LFB85:
1958:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1959:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1960:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1961:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1962:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1963:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1964:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1965:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1966:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
1967:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
1968:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1969:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1970:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
1971:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
1972:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1973:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21227              		.loc 1 1973 0
 21228              		.cfi_startproc
 21229              		@ args = 0, pretend = 0, frame = 16
 21230              		@ frame_needed = 1, uses_anonymous_args = 0
 21231              		@ link register save eliminated.
 21232 0000 80B4     		push	{r7}
 21233              	.LCFI168:
 21234              		.cfi_def_cfa_offset 4
 21235 0002 85B0     		sub	sp, sp, #20
 21236              	.LCFI169:
 21237              		.cfi_def_cfa_offset 24
 21238 0004 00AF     		add	r7, sp, #0
 21239              		.cfi_offset 7, -4
 21240              	.LCFI170:
 21241              		.cfi_def_cfa_register 7
 21242 0006 7860     		str	r0, [r7, #4]
 21243 0008 1346     		mov	r3, r2
 21244 000a 0A46     		mov	r2, r1	@ movhi
 21245 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 21246 000e 3B80     		strh	r3, [r7, #0]	@ movhi
1974:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 21247              		.loc 1 1974 0
 21248 0010 4FF00003 		mov	r3, #0
 21249 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1975:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1976:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
1977:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1978:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1979:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1980:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1981:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmp = CCER_CCE_Set << TIM_Channel;
 21250              		.loc 1 1981 0
 21251 0016 7B88     		ldrh	r3, [r7, #2]
 21252 0018 4FF00102 		mov	r2, #1
 21253 001c 02FA03F3 		lsl	r3, r2, r3
 21254 0020 FB81     		strh	r3, [r7, #14]	@ movhi
1982:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1983:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the CCxE Bit */
1984:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
 21255              		.loc 1 1984 0
 21256 0022 7B68     		ldr	r3, [r7, #4]
 21257 0024 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 21258 0026 9AB2     		uxth	r2, r3
 21259 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21260 002a 6FEA0303 		mvn	r3, r3
 21261 002e 9BB2     		uxth	r3, r3
 21262 0030 02EA0303 		and	r3, r2, r3
 21263 0034 9AB2     		uxth	r2, r3
 21264 0036 7B68     		ldr	r3, [r7, #4]
 21265 0038 1A84     		strh	r2, [r3, #32]	@ movhi
1985:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1986:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or reset the CCxE Bit */ 
1987:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 21266              		.loc 1 1987 0
 21267 003a 7B68     		ldr	r3, [r7, #4]
 21268 003c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 21269 003e 9AB2     		uxth	r2, r3
 21270 0040 3988     		ldrh	r1, [r7, #0]
 21271 0042 7B88     		ldrh	r3, [r7, #2]
 21272 0044 01FA03F3 		lsl	r3, r1, r3
 21273 0048 9BB2     		uxth	r3, r3
 21274 004a 42EA0303 		orr	r3, r2, r3
 21275 004e 9AB2     		uxth	r2, r3
 21276 0050 7B68     		ldr	r3, [r7, #4]
 21277 0052 1A84     		strh	r2, [r3, #32]	@ movhi
1988:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21278              		.loc 1 1988 0
 21279 0054 07F11407 		add	r7, r7, #20
 21280 0058 BD46     		mov	sp, r7
 21281 005a 80BC     		pop	{r7}
 21282 005c 7047     		bx	lr
 21283              		.cfi_endproc
 21284              	.LFE85:
 21286 005e 00BF     		.section	.text.TIM_CCxNCmd,"ax",%progbits
 21287              		.align	2
 21288              		.global	TIM_CCxNCmd
 21289              		.thumb
 21290              		.thumb_func
 21292              	TIM_CCxNCmd:
 21293              	.LFB86:
1989:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
1990:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
1991:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1992:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1993:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1994:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
1995:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1996:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1997:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
1998:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
1999:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
2000:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2001:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2002:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
2003:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21294              		.loc 1 2003 0
 21295              		.cfi_startproc
 21296              		@ args = 0, pretend = 0, frame = 16
 21297              		@ frame_needed = 1, uses_anonymous_args = 0
 21298              		@ link register save eliminated.
 21299 0000 80B4     		push	{r7}
 21300              	.LCFI171:
 21301              		.cfi_def_cfa_offset 4
 21302 0002 85B0     		sub	sp, sp, #20
 21303              	.LCFI172:
 21304              		.cfi_def_cfa_offset 24
 21305 0004 00AF     		add	r7, sp, #0
 21306              		.cfi_offset 7, -4
 21307              	.LCFI173:
 21308              		.cfi_def_cfa_register 7
 21309 0006 7860     		str	r0, [r7, #4]
 21310 0008 1346     		mov	r3, r2
 21311 000a 0A46     		mov	r2, r1	@ movhi
 21312 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 21313 000e 3B80     		strh	r3, [r7, #0]	@ movhi
2004:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 21314              		.loc 1 2004 0
 21315 0010 4FF00003 		mov	r3, #0
 21316 0014 FB81     		strh	r3, [r7, #14]	@ movhi
2005:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2006:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2007:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2008:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
2009:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
2010:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2011:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmp = CCER_CCNE_Set << TIM_Channel;
 21317              		.loc 1 2011 0
 21318 0016 7B88     		ldrh	r3, [r7, #2]
 21319 0018 4FF00402 		mov	r2, #4
 21320 001c 02FA03F3 		lsl	r3, r2, r3
 21321 0020 FB81     		strh	r3, [r7, #14]	@ movhi
2012:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2013:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the CCxNE Bit */
2014:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
 21322              		.loc 1 2014 0
 21323 0022 7B68     		ldr	r3, [r7, #4]
 21324 0024 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 21325 0026 9AB2     		uxth	r2, r3
 21326 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 21327 002a 6FEA0303 		mvn	r3, r3
 21328 002e 9BB2     		uxth	r3, r3
 21329 0030 02EA0303 		and	r3, r2, r3
 21330 0034 9AB2     		uxth	r2, r3
 21331 0036 7B68     		ldr	r3, [r7, #4]
 21332 0038 1A84     		strh	r2, [r3, #32]	@ movhi
2015:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2016:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or reset the CCxNE Bit */ 
2017:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 21333              		.loc 1 2017 0
 21334 003a 7B68     		ldr	r3, [r7, #4]
 21335 003c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 21336 003e 9AB2     		uxth	r2, r3
 21337 0040 3988     		ldrh	r1, [r7, #0]
 21338 0042 7B88     		ldrh	r3, [r7, #2]
 21339 0044 01FA03F3 		lsl	r3, r1, r3
 21340 0048 9BB2     		uxth	r3, r3
 21341 004a 42EA0303 		orr	r3, r2, r3
 21342 004e 9AB2     		uxth	r2, r3
 21343 0050 7B68     		ldr	r3, [r7, #4]
 21344 0052 1A84     		strh	r2, [r3, #32]	@ movhi
2018:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21345              		.loc 1 2018 0
 21346 0054 07F11407 		add	r7, r7, #20
 21347 0058 BD46     		mov	sp, r7
 21348 005a 80BC     		pop	{r7}
 21349 005c 7047     		bx	lr
 21350              		.cfi_endproc
 21351              	.LFE86:
 21353 005e 00BF     		.section	.text.TIM_SelectOCxM,"ax",%progbits
 21354              		.align	2
 21355              		.global	TIM_SelectOCxM
 21356              		.thumb
 21357              		.thumb_func
 21359              	TIM_SelectOCxM:
 21360              	.LFB87:
2019:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2020:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2021:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Selects the TIM Ouput Compare Mode.
2022:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @note   This function disables the selected channel before changing the Ouput
2023:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *         Compare Mode.
2024:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *         User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
2025:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2026:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
2027:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parmeter can be one of the following values:
2028:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
2029:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
2030:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2031:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
2032:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
2033:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2034:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Timing
2035:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Active
2036:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Toggle
2037:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM1
2038:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM2
2039:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active
2040:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive
2041:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2042:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2043:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
2044:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21361              		.loc 1 2044 0
 21362              		.cfi_startproc
 21363              		@ args = 0, pretend = 0, frame = 16
 21364              		@ frame_needed = 1, uses_anonymous_args = 0
 21365              		@ link register save eliminated.
 21366 0000 80B4     		push	{r7}
 21367              	.LCFI174:
 21368              		.cfi_def_cfa_offset 4
 21369 0002 85B0     		sub	sp, sp, #20
 21370              	.LCFI175:
 21371              		.cfi_def_cfa_offset 24
 21372 0004 00AF     		add	r7, sp, #0
 21373              		.cfi_offset 7, -4
 21374              	.LCFI176:
 21375              		.cfi_def_cfa_register 7
 21376 0006 7860     		str	r0, [r7, #4]
 21377 0008 1346     		mov	r3, r2
 21378 000a 0A46     		mov	r2, r1	@ movhi
 21379 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 21380 000e 3B80     		strh	r3, [r7, #0]	@ movhi
2045:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint32_t tmp = 0;
 21381              		.loc 1 2045 0
 21382 0010 4FF00003 		mov	r3, #0
 21383 0014 FB60     		str	r3, [r7, #12]
2046:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmp1 = 0;
 21384              		.loc 1 2046 0
 21385 0016 4FF00003 		mov	r3, #0
 21386 001a 7B81     		strh	r3, [r7, #10]	@ movhi
2047:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2048:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2049:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2050:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2051:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
2052:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2053:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmp = (uint32_t) TIMx;
 21387              		.loc 1 2053 0
 21388 001c 7B68     		ldr	r3, [r7, #4]
 21389 001e FB60     		str	r3, [r7, #12]
2054:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmp += CCMR_Offset;
 21390              		.loc 1 2054 0
 21391 0020 FB68     		ldr	r3, [r7, #12]
 21392 0022 03F11803 		add	r3, r3, #24
 21393 0026 FB60     		str	r3, [r7, #12]
2055:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2056:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
 21394              		.loc 1 2056 0
 21395 0028 7B88     		ldrh	r3, [r7, #2]
 21396 002a 4FF00102 		mov	r2, #1
 21397 002e 02FA03F3 		lsl	r3, r2, r3
 21398 0032 7B81     		strh	r3, [r7, #10]	@ movhi
2057:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2058:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2059:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 21399              		.loc 1 2059 0
 21400 0034 7B68     		ldr	r3, [r7, #4]
 21401 0036 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 21402 0038 9AB2     		uxth	r2, r3
 21403 003a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 21404 003c 6FEA0303 		mvn	r3, r3
 21405 0040 9BB2     		uxth	r3, r3
 21406 0042 02EA0303 		and	r3, r2, r3
 21407 0046 9AB2     		uxth	r2, r3
 21408 0048 7B68     		ldr	r3, [r7, #4]
 21409 004a 1A84     		strh	r2, [r3, #32]	@ movhi
2060:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2061:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 21410              		.loc 1 2061 0
 21411 004c 7B88     		ldrh	r3, [r7, #2]
 21412 004e 002B     		cmp	r3, #0
 21413 0050 02D0     		beq	.L118
 21414              		.loc 1 2061 0 is_stmt 0 discriminator 1
 21415 0052 7B88     		ldrh	r3, [r7, #2]
 21416 0054 082B     		cmp	r3, #8
 21417 0056 14D1     		bne	.L119
 21418              	.L118:
2062:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2063:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmp += (TIM_Channel>>1);
 21419              		.loc 1 2063 0 is_stmt 1
 21420 0058 7B88     		ldrh	r3, [r7, #2]
 21421 005a 4FEA5303 		lsr	r3, r3, #1
 21422 005e 9BB2     		uxth	r3, r3
 21423 0060 FA68     		ldr	r2, [r7, #12]
 21424 0062 D318     		adds	r3, r2, r3
 21425 0064 FB60     		str	r3, [r7, #12]
2064:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2065:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2066:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
 21426              		.loc 1 2066 0
 21427 0066 FB68     		ldr	r3, [r7, #12]
 21428 0068 FA68     		ldr	r2, [r7, #12]
 21429 006a 1268     		ldr	r2, [r2, #0]
 21430 006c 22F07002 		bic	r2, r2, #112
 21431 0070 1A60     		str	r2, [r3, #0]
2067:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    
2068:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2069:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
 21432              		.loc 1 2069 0
 21433 0072 FB68     		ldr	r3, [r7, #12]
 21434 0074 FA68     		ldr	r2, [r7, #12]
 21435 0076 1168     		ldr	r1, [r2, #0]
 21436 0078 3A88     		ldrh	r2, [r7, #0]
 21437 007a 41EA0202 		orr	r2, r1, r2
 21438 007e 1A60     		str	r2, [r3, #0]
 21439 0080 19E0     		b	.L117
 21440              	.L119:
2070:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2071:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2072:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2073:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 21441              		.loc 1 2073 0
 21442 0082 7B88     		ldrh	r3, [r7, #2]	@ movhi
 21443 0084 A3F10403 		sub	r3, r3, #4
 21444 0088 9BB2     		uxth	r3, r3
 21445 008a 4FEA5303 		lsr	r3, r3, #1
 21446 008e 9BB2     		uxth	r3, r3
 21447 0090 FA68     		ldr	r2, [r7, #12]
 21448 0092 D318     		adds	r3, r2, r3
 21449 0094 FB60     		str	r3, [r7, #12]
2074:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2075:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2076:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 21450              		.loc 1 2076 0
 21451 0096 FB68     		ldr	r3, [r7, #12]
 21452 0098 FA68     		ldr	r2, [r7, #12]
 21453 009a 1268     		ldr	r2, [r2, #0]
 21454 009c 22F4E042 		bic	r2, r2, #28672
 21455 00a0 1A60     		str	r2, [r3, #0]
2077:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
2078:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2079:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 21456              		.loc 1 2079 0
 21457 00a2 FB68     		ldr	r3, [r7, #12]
 21458 00a4 FA68     		ldr	r2, [r7, #12]
 21459 00a6 1168     		ldr	r1, [r2, #0]
 21460 00a8 3A88     		ldrh	r2, [r7, #0]	@ movhi
 21461 00aa 4FEA0222 		lsl	r2, r2, #8
 21462 00ae 92B2     		uxth	r2, r2
 21463 00b0 41EA0202 		orr	r2, r1, r2
 21464 00b4 1A60     		str	r2, [r3, #0]
 21465              	.L117:
2080:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2081:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21466              		.loc 1 2081 0
 21467 00b6 07F11407 		add	r7, r7, #20
 21468 00ba BD46     		mov	sp, r7
 21469 00bc 80BC     		pop	{r7}
 21470 00be 7047     		bx	lr
 21471              		.cfi_endproc
 21472              	.LFE87:
 21474              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 21475              		.align	2
 21476              		.global	TIM_UpdateDisableConfig
 21477              		.thumb
 21478              		.thumb_func
 21480              	TIM_UpdateDisableConfig:
 21481              	.LFB88:
2082:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2083:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2084:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
2085:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2086:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
2087:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2088:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2089:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2090:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
2091:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21482              		.loc 1 2091 0
 21483              		.cfi_startproc
 21484              		@ args = 0, pretend = 0, frame = 8
 21485              		@ frame_needed = 1, uses_anonymous_args = 0
 21486              		@ link register save eliminated.
 21487 0000 80B4     		push	{r7}
 21488              	.LCFI177:
 21489              		.cfi_def_cfa_offset 4
 21490 0002 83B0     		sub	sp, sp, #12
 21491              	.LCFI178:
 21492              		.cfi_def_cfa_offset 16
 21493 0004 00AF     		add	r7, sp, #0
 21494              		.cfi_offset 7, -4
 21495              	.LCFI179:
 21496              		.cfi_def_cfa_register 7
 21497 0006 7860     		str	r0, [r7, #4]
 21498 0008 0B46     		mov	r3, r1
 21499 000a FB70     		strb	r3, [r7, #3]
2092:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2093:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2094:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2095:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 21500              		.loc 1 2095 0
 21501 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 21502 000e 002B     		cmp	r3, #0
 21503 0010 08D0     		beq	.L122
2096:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2097:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the Update Disable Bit */
2098:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 21504              		.loc 1 2098 0
 21505 0012 7B68     		ldr	r3, [r7, #4]
 21506 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 21507 0016 9BB2     		uxth	r3, r3
 21508 0018 43F00203 		orr	r3, r3, #2
 21509 001c 9AB2     		uxth	r2, r3
 21510 001e 7B68     		ldr	r3, [r7, #4]
 21511 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 21512 0022 07E0     		b	.L121
 21513              	.L122:
2099:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2100:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2101:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2102:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the Update Disable Bit */
2103:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 21514              		.loc 1 2103 0
 21515 0024 7B68     		ldr	r3, [r7, #4]
 21516 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 21517 0028 9BB2     		uxth	r3, r3
 21518 002a 23F00203 		bic	r3, r3, #2
 21519 002e 9AB2     		uxth	r2, r3
 21520 0030 7B68     		ldr	r3, [r7, #4]
 21521 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 21522              	.L121:
2104:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2105:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21523              		.loc 1 2105 0
 21524 0034 07F10C07 		add	r7, r7, #12
 21525 0038 BD46     		mov	sp, r7
 21526 003a 80BC     		pop	{r7}
 21527 003c 7047     		bx	lr
 21528              		.cfi_endproc
 21529              	.LFE88:
 21531 003e 00BF     		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 21532              		.align	2
 21533              		.global	TIM_UpdateRequestConfig
 21534              		.thumb
 21535              		.thumb_func
 21537              	TIM_UpdateRequestConfig:
 21538              	.LFB89:
2106:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2107:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2108:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
2109:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2110:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
2111:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2112:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow
2113:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                                        or the setting of UG bit, or an update generation
2114:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                                        through the slave mode controller.
2115:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
2116:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2117:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2118:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
2119:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21539              		.loc 1 2119 0
 21540              		.cfi_startproc
 21541              		@ args = 0, pretend = 0, frame = 8
 21542              		@ frame_needed = 1, uses_anonymous_args = 0
 21543              		@ link register save eliminated.
 21544 0000 80B4     		push	{r7}
 21545              	.LCFI180:
 21546              		.cfi_def_cfa_offset 4
 21547 0002 83B0     		sub	sp, sp, #12
 21548              	.LCFI181:
 21549              		.cfi_def_cfa_offset 16
 21550 0004 00AF     		add	r7, sp, #0
 21551              		.cfi_offset 7, -4
 21552              	.LCFI182:
 21553              		.cfi_def_cfa_register 7
 21554 0006 7860     		str	r0, [r7, #4]
 21555 0008 0B46     		mov	r3, r1
 21556 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2120:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2121:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2122:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
2123:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 21557              		.loc 1 2123 0
 21558 000c 7B88     		ldrh	r3, [r7, #2]
 21559 000e 002B     		cmp	r3, #0
 21560 0010 08D0     		beq	.L125
2124:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2125:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the URS Bit */
2126:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 21561              		.loc 1 2126 0
 21562 0012 7B68     		ldr	r3, [r7, #4]
 21563 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 21564 0016 9BB2     		uxth	r3, r3
 21565 0018 43F00403 		orr	r3, r3, #4
 21566 001c 9AB2     		uxth	r2, r3
 21567 001e 7B68     		ldr	r3, [r7, #4]
 21568 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 21569 0022 07E0     		b	.L124
 21570              	.L125:
2127:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2128:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2129:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2130:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the URS Bit */
2131:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 21571              		.loc 1 2131 0
 21572 0024 7B68     		ldr	r3, [r7, #4]
 21573 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 21574 0028 9BB2     		uxth	r3, r3
 21575 002a 23F00403 		bic	r3, r3, #4
 21576 002e 9AB2     		uxth	r2, r3
 21577 0030 7B68     		ldr	r3, [r7, #4]
 21578 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 21579              	.L124:
2132:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2133:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21580              		.loc 1 2133 0
 21581 0034 07F10C07 		add	r7, r7, #12
 21582 0038 BD46     		mov	sp, r7
 21583 003a 80BC     		pop	{r7}
 21584 003c 7047     		bx	lr
 21585              		.cfi_endproc
 21586              	.LFE89:
 21588 003e 00BF     		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 21589              		.align	2
 21590              		.global	TIM_SelectHallSensor
 21591              		.thumb
 21592              		.thumb_func
 21594              	TIM_SelectHallSensor:
 21595              	.LFB90:
2134:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2135:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2136:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMxs Hall sensor interface.
2137:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2138:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
2139:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2140:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2141:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2142:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2143:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21596              		.loc 1 2143 0
 21597              		.cfi_startproc
 21598              		@ args = 0, pretend = 0, frame = 8
 21599              		@ frame_needed = 1, uses_anonymous_args = 0
 21600              		@ link register save eliminated.
 21601 0000 80B4     		push	{r7}
 21602              	.LCFI183:
 21603              		.cfi_def_cfa_offset 4
 21604 0002 83B0     		sub	sp, sp, #12
 21605              	.LCFI184:
 21606              		.cfi_def_cfa_offset 16
 21607 0004 00AF     		add	r7, sp, #0
 21608              		.cfi_offset 7, -4
 21609              	.LCFI185:
 21610              		.cfi_def_cfa_register 7
 21611 0006 7860     		str	r0, [r7, #4]
 21612 0008 0B46     		mov	r3, r1
 21613 000a FB70     		strb	r3, [r7, #3]
2144:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2145:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2146:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2147:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 21614              		.loc 1 2147 0
 21615 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 21616 000e 002B     		cmp	r3, #0
 21617 0010 08D0     		beq	.L128
2148:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2149:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Set the TI1S Bit */
2150:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
 21618              		.loc 1 2150 0
 21619 0012 7B68     		ldr	r3, [r7, #4]
 21620 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 21621 0016 9BB2     		uxth	r3, r3
 21622 0018 43F08003 		orr	r3, r3, #128
 21623 001c 9AB2     		uxth	r2, r3
 21624 001e 7B68     		ldr	r3, [r7, #4]
 21625 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 21626 0022 07E0     		b	.L127
 21627              	.L128:
2151:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2152:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2153:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2154:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Reset the TI1S Bit */
2155:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
 21628              		.loc 1 2155 0
 21629 0024 7B68     		ldr	r3, [r7, #4]
 21630 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 21631 0028 9BB2     		uxth	r3, r3
 21632 002a 23F08003 		bic	r3, r3, #128
 21633 002e 9AB2     		uxth	r2, r3
 21634 0030 7B68     		ldr	r3, [r7, #4]
 21635 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 21636              	.L127:
2156:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2157:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21637              		.loc 1 2157 0
 21638 0034 07F10C07 		add	r7, r7, #12
 21639 0038 BD46     		mov	sp, r7
 21640 003a 80BC     		pop	{r7}
 21641 003c 7047     		bx	lr
 21642              		.cfi_endproc
 21643              	.LFE90:
 21645 003e 00BF     		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 21646              		.align	2
 21647              		.global	TIM_SelectOnePulseMode
 21648              		.thumb
 21649              		.thumb_func
 21651              	TIM_SelectOnePulseMode:
 21652              	.LFB91:
2158:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2159:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2160:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Selects the TIMxs One Pulse Mode.
2161:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2162:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
2163:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2164:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Single
2165:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Repetitive
2166:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2167:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2168:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
2169:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21653              		.loc 1 2169 0
 21654              		.cfi_startproc
 21655              		@ args = 0, pretend = 0, frame = 8
 21656              		@ frame_needed = 1, uses_anonymous_args = 0
 21657              		@ link register save eliminated.
 21658 0000 80B4     		push	{r7}
 21659              	.LCFI186:
 21660              		.cfi_def_cfa_offset 4
 21661 0002 83B0     		sub	sp, sp, #12
 21662              	.LCFI187:
 21663              		.cfi_def_cfa_offset 16
 21664 0004 00AF     		add	r7, sp, #0
 21665              		.cfi_offset 7, -4
 21666              	.LCFI188:
 21667              		.cfi_def_cfa_register 7
 21668 0006 7860     		str	r0, [r7, #4]
 21669 0008 0B46     		mov	r3, r1
 21670 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2170:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2171:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2172:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
2173:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the OPM Bit */
2174:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 21671              		.loc 1 2174 0
 21672 000c 7B68     		ldr	r3, [r7, #4]
 21673 000e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 21674 0010 9BB2     		uxth	r3, r3
 21675 0012 23F00803 		bic	r3, r3, #8
 21676 0016 9AB2     		uxth	r2, r3
 21677 0018 7B68     		ldr	r3, [r7, #4]
 21678 001a 1A80     		strh	r2, [r3, #0]	@ movhi
2175:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Configure the OPM Mode */
2176:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 21679              		.loc 1 2176 0
 21680 001c 7B68     		ldr	r3, [r7, #4]
 21681 001e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 21682 0020 9AB2     		uxth	r2, r3
 21683 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 21684 0024 42EA0303 		orr	r3, r2, r3
 21685 0028 9AB2     		uxth	r2, r3
 21686 002a 7B68     		ldr	r3, [r7, #4]
 21687 002c 1A80     		strh	r2, [r3, #0]	@ movhi
2177:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21688              		.loc 1 2177 0
 21689 002e 07F10C07 		add	r7, r7, #12
 21690 0032 BD46     		mov	sp, r7
 21691 0034 80BC     		pop	{r7}
 21692 0036 7047     		bx	lr
 21693              		.cfi_endproc
 21694              	.LFE91:
 21696              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 21697              		.align	2
 21698              		.global	TIM_SelectOutputTrigger
 21699              		.thumb
 21700              		.thumb_func
 21702              	TIM_SelectOutputTrigger:
 21703              	.LFB92:
2178:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2179:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2180:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2181:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TIM peripheral.
2182:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2183:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2184:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *
2185:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *  - For all TIMx
2186:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigger outpu
2187:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO).
2188:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO).
2189:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *
2190:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2191:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
2192:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *                              is to be set, as soon as a capture or compare match occurs (TRGO).
2193:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
2194:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
2195:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
2196:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
2197:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *
2198:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2199:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2200:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2201:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21704              		.loc 1 2201 0
 21705              		.cfi_startproc
 21706              		@ args = 0, pretend = 0, frame = 8
 21707              		@ frame_needed = 1, uses_anonymous_args = 0
 21708              		@ link register save eliminated.
 21709 0000 80B4     		push	{r7}
 21710              	.LCFI189:
 21711              		.cfi_def_cfa_offset 4
 21712 0002 83B0     		sub	sp, sp, #12
 21713              	.LCFI190:
 21714              		.cfi_def_cfa_offset 16
 21715 0004 00AF     		add	r7, sp, #0
 21716              		.cfi_offset 7, -4
 21717              	.LCFI191:
 21718              		.cfi_def_cfa_register 7
 21719 0006 7860     		str	r0, [r7, #4]
 21720 0008 0B46     		mov	r3, r1
 21721 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2202:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2203:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST7_PERIPH(TIMx));
2204:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2205:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the MMS Bits */
2206:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
 21722              		.loc 1 2206 0
 21723 000c 7B68     		ldr	r3, [r7, #4]
 21724 000e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 21725 0010 9BB2     		uxth	r3, r3
 21726 0012 23F07003 		bic	r3, r3, #112
 21727 0016 9AB2     		uxth	r2, r3
 21728 0018 7B68     		ldr	r3, [r7, #4]
 21729 001a 9A80     		strh	r2, [r3, #4]	@ movhi
2207:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the TRGO source */
2208:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 21730              		.loc 1 2208 0
 21731 001c 7B68     		ldr	r3, [r7, #4]
 21732 001e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 21733 0020 9AB2     		uxth	r2, r3
 21734 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 21735 0024 42EA0303 		orr	r3, r2, r3
 21736 0028 9AB2     		uxth	r2, r3
 21737 002a 7B68     		ldr	r3, [r7, #4]
 21738 002c 9A80     		strh	r2, [r3, #4]	@ movhi
2209:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21739              		.loc 1 2209 0
 21740 002e 07F10C07 		add	r7, r7, #12
 21741 0032 BD46     		mov	sp, r7
 21742 0034 80BC     		pop	{r7}
 21743 0036 7047     		bx	lr
 21744              		.cfi_endproc
 21745              	.LFE92:
 21747              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 21748              		.align	2
 21749              		.global	TIM_SelectSlaveMode
 21750              		.thumb
 21751              		.thumb_func
 21753              	TIM_SelectSlaveMode:
 21754              	.LFB93:
2210:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2211:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2212:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2213:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2214:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2215:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2216:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
2217:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *                               the counter and triggers an update of the registers.
2218:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (TRGI) i
2219:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
2220:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
2221:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2222:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2223:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2224:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21755              		.loc 1 2224 0
 21756              		.cfi_startproc
 21757              		@ args = 0, pretend = 0, frame = 8
 21758              		@ frame_needed = 1, uses_anonymous_args = 0
 21759              		@ link register save eliminated.
 21760 0000 80B4     		push	{r7}
 21761              	.LCFI192:
 21762              		.cfi_def_cfa_offset 4
 21763 0002 83B0     		sub	sp, sp, #12
 21764              	.LCFI193:
 21765              		.cfi_def_cfa_offset 16
 21766 0004 00AF     		add	r7, sp, #0
 21767              		.cfi_offset 7, -4
 21768              	.LCFI194:
 21769              		.cfi_def_cfa_register 7
 21770 0006 7860     		str	r0, [r7, #4]
 21771 0008 0B46     		mov	r3, r1
 21772 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2225:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2226:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2227:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2228:../target/stm32/stdperiph/src/stm32f10x_tim.c ****  /* Reset the SMS Bits */
2229:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 21773              		.loc 1 2229 0
 21774 000c 7B68     		ldr	r3, [r7, #4]
 21775 000e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 21776 0010 9BB2     		uxth	r3, r3
 21777 0012 23F00703 		bic	r3, r3, #7
 21778 0016 9AB2     		uxth	r2, r3
 21779 0018 7B68     		ldr	r3, [r7, #4]
 21780 001a 1A81     		strh	r2, [r3, #8]	@ movhi
2230:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Slave Mode */
2231:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
 21781              		.loc 1 2231 0
 21782 001c 7B68     		ldr	r3, [r7, #4]
 21783 001e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 21784 0020 9AB2     		uxth	r2, r3
 21785 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 21786 0024 42EA0303 		orr	r3, r2, r3
 21787 0028 9AB2     		uxth	r2, r3
 21788 002a 7B68     		ldr	r3, [r7, #4]
 21789 002c 1A81     		strh	r2, [r3, #8]	@ movhi
2232:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21790              		.loc 1 2232 0
 21791 002e 07F10C07 		add	r7, r7, #12
 21792 0032 BD46     		mov	sp, r7
 21793 0034 80BC     		pop	{r7}
 21794 0036 7047     		bx	lr
 21795              		.cfi_endproc
 21796              	.LFE93:
 21798              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 21799              		.align	2
 21800              		.global	TIM_SelectMasterSlaveMode
 21801              		.thumb
 21802              		.thumb_func
 21804              	TIM_SelectMasterSlaveMode:
 21805              	.LFB94:
2233:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2234:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2235:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2236:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2237:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2238:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2239:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2240:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *                                      and its slaves (through TRGO).
2241:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Disable: No action
2242:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2243:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2244:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2245:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21806              		.loc 1 2245 0
 21807              		.cfi_startproc
 21808              		@ args = 0, pretend = 0, frame = 8
 21809              		@ frame_needed = 1, uses_anonymous_args = 0
 21810              		@ link register save eliminated.
 21811 0000 80B4     		push	{r7}
 21812              	.LCFI195:
 21813              		.cfi_def_cfa_offset 4
 21814 0002 83B0     		sub	sp, sp, #12
 21815              	.LCFI196:
 21816              		.cfi_def_cfa_offset 16
 21817 0004 00AF     		add	r7, sp, #0
 21818              		.cfi_offset 7, -4
 21819              	.LCFI197:
 21820              		.cfi_def_cfa_register 7
 21821 0006 7860     		str	r0, [r7, #4]
 21822 0008 0B46     		mov	r3, r1
 21823 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2246:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2247:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2248:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2249:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the MSM Bit */
2250:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 21824              		.loc 1 2250 0
 21825 000c 7B68     		ldr	r3, [r7, #4]
 21826 000e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 21827 0010 9BB2     		uxth	r3, r3
 21828 0012 23F08003 		bic	r3, r3, #128
 21829 0016 9AB2     		uxth	r2, r3
 21830 0018 7B68     		ldr	r3, [r7, #4]
 21831 001a 1A81     		strh	r2, [r3, #8]	@ movhi
2251:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
2252:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set or Reset the MSM Bit */
2253:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 21832              		.loc 1 2253 0
 21833 001c 7B68     		ldr	r3, [r7, #4]
 21834 001e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 21835 0020 9AB2     		uxth	r2, r3
 21836 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 21837 0024 42EA0303 		orr	r3, r2, r3
 21838 0028 9AB2     		uxth	r2, r3
 21839 002a 7B68     		ldr	r3, [r7, #4]
 21840 002c 1A81     		strh	r2, [r3, #8]	@ movhi
2254:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21841              		.loc 1 2254 0
 21842 002e 07F10C07 		add	r7, r7, #12
 21843 0032 BD46     		mov	sp, r7
 21844 0034 80BC     		pop	{r7}
 21845 0036 7047     		bx	lr
 21846              		.cfi_endproc
 21847              	.LFE94:
 21849              		.section	.text.TIM_SetCounter,"ax",%progbits
 21850              		.align	2
 21851              		.global	TIM_SetCounter
 21852              		.thumb
 21853              		.thumb_func
 21855              	TIM_SetCounter:
 21856              	.LFB95:
2255:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2256:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2257:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Counter Register value
2258:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2259:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  Counter: specifies the Counter register new value.
2260:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2261:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2262:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
2263:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21857              		.loc 1 2263 0
 21858              		.cfi_startproc
 21859              		@ args = 0, pretend = 0, frame = 8
 21860              		@ frame_needed = 1, uses_anonymous_args = 0
 21861              		@ link register save eliminated.
 21862 0000 80B4     		push	{r7}
 21863              	.LCFI198:
 21864              		.cfi_def_cfa_offset 4
 21865 0002 83B0     		sub	sp, sp, #12
 21866              	.LCFI199:
 21867              		.cfi_def_cfa_offset 16
 21868 0004 00AF     		add	r7, sp, #0
 21869              		.cfi_offset 7, -4
 21870              	.LCFI200:
 21871              		.cfi_def_cfa_register 7
 21872 0006 7860     		str	r0, [r7, #4]
 21873 0008 0B46     		mov	r3, r1
 21874 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2264:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2265:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2266:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Counter Register value */
2267:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CNT = Counter;
 21875              		.loc 1 2267 0
 21876 000c 7B68     		ldr	r3, [r7, #4]
 21877 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 21878 0010 9A84     		strh	r2, [r3, #36]	@ movhi
2268:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21879              		.loc 1 2268 0
 21880 0012 07F10C07 		add	r7, r7, #12
 21881 0016 BD46     		mov	sp, r7
 21882 0018 80BC     		pop	{r7}
 21883 001a 7047     		bx	lr
 21884              		.cfi_endproc
 21885              	.LFE95:
 21887              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 21888              		.align	2
 21889              		.global	TIM_SetAutoreload
 21890              		.thumb
 21891              		.thumb_func
 21893              	TIM_SetAutoreload:
 21894              	.LFB96:
2269:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2270:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2271:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
2272:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2273:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
2274:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2275:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2276:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
2277:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21895              		.loc 1 2277 0
 21896              		.cfi_startproc
 21897              		@ args = 0, pretend = 0, frame = 8
 21898              		@ frame_needed = 1, uses_anonymous_args = 0
 21899              		@ link register save eliminated.
 21900 0000 80B4     		push	{r7}
 21901              	.LCFI201:
 21902              		.cfi_def_cfa_offset 4
 21903 0002 83B0     		sub	sp, sp, #12
 21904              	.LCFI202:
 21905              		.cfi_def_cfa_offset 16
 21906 0004 00AF     		add	r7, sp, #0
 21907              		.cfi_offset 7, -4
 21908              	.LCFI203:
 21909              		.cfi_def_cfa_register 7
 21910 0006 7860     		str	r0, [r7, #4]
 21911 0008 0B46     		mov	r3, r1
 21912 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2278:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2279:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2280:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Autoreload Register value */
2281:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
 21913              		.loc 1 2281 0
 21914 000c 7B68     		ldr	r3, [r7, #4]
 21915 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 21916 0010 9A85     		strh	r2, [r3, #44]	@ movhi
2282:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21917              		.loc 1 2282 0
 21918 0012 07F10C07 		add	r7, r7, #12
 21919 0016 BD46     		mov	sp, r7
 21920 0018 80BC     		pop	{r7}
 21921 001a 7047     		bx	lr
 21922              		.cfi_endproc
 21923              	.LFE96:
 21925              		.section	.text.TIM_SetCompare1,"ax",%progbits
 21926              		.align	2
 21927              		.global	TIM_SetCompare1
 21928              		.thumb
 21929              		.thumb_func
 21931              	TIM_SetCompare1:
 21932              	.LFB97:
2283:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2284:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2285:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
2286:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2287:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
2288:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2289:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2290:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
2291:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21933              		.loc 1 2291 0
 21934              		.cfi_startproc
 21935              		@ args = 0, pretend = 0, frame = 8
 21936              		@ frame_needed = 1, uses_anonymous_args = 0
 21937              		@ link register save eliminated.
 21938 0000 80B4     		push	{r7}
 21939              	.LCFI204:
 21940              		.cfi_def_cfa_offset 4
 21941 0002 83B0     		sub	sp, sp, #12
 21942              	.LCFI205:
 21943              		.cfi_def_cfa_offset 16
 21944 0004 00AF     		add	r7, sp, #0
 21945              		.cfi_offset 7, -4
 21946              	.LCFI206:
 21947              		.cfi_def_cfa_register 7
 21948 0006 7860     		str	r0, [r7, #4]
 21949 0008 0B46     		mov	r3, r1
 21950 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2292:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2293:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2294:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
2295:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
 21951              		.loc 1 2295 0
 21952 000c 7B68     		ldr	r3, [r7, #4]
 21953 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 21954 0010 9A86     		strh	r2, [r3, #52]	@ movhi
2296:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21955              		.loc 1 2296 0
 21956 0012 07F10C07 		add	r7, r7, #12
 21957 0016 BD46     		mov	sp, r7
 21958 0018 80BC     		pop	{r7}
 21959 001a 7047     		bx	lr
 21960              		.cfi_endproc
 21961              	.LFE97:
 21963              		.section	.text.TIM_SetCompare2,"ax",%progbits
 21964              		.align	2
 21965              		.global	TIM_SetCompare2
 21966              		.thumb
 21967              		.thumb_func
 21969              	TIM_SetCompare2:
 21970              	.LFB98:
2297:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2298:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2299:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
2300:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2301:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
2302:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2303:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2304:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
2305:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 21971              		.loc 1 2305 0
 21972              		.cfi_startproc
 21973              		@ args = 0, pretend = 0, frame = 8
 21974              		@ frame_needed = 1, uses_anonymous_args = 0
 21975              		@ link register save eliminated.
 21976 0000 80B4     		push	{r7}
 21977              	.LCFI207:
 21978              		.cfi_def_cfa_offset 4
 21979 0002 83B0     		sub	sp, sp, #12
 21980              	.LCFI208:
 21981              		.cfi_def_cfa_offset 16
 21982 0004 00AF     		add	r7, sp, #0
 21983              		.cfi_offset 7, -4
 21984              	.LCFI209:
 21985              		.cfi_def_cfa_register 7
 21986 0006 7860     		str	r0, [r7, #4]
 21987 0008 0B46     		mov	r3, r1
 21988 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2306:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2307:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2308:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
2309:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
 21989              		.loc 1 2309 0
 21990 000c 7B68     		ldr	r3, [r7, #4]
 21991 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 21992 0010 1A87     		strh	r2, [r3, #56]	@ movhi
2310:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 21993              		.loc 1 2310 0
 21994 0012 07F10C07 		add	r7, r7, #12
 21995 0016 BD46     		mov	sp, r7
 21996 0018 80BC     		pop	{r7}
 21997 001a 7047     		bx	lr
 21998              		.cfi_endproc
 21999              	.LFE98:
 22001              		.section	.text.TIM_SetCompare3,"ax",%progbits
 22002              		.align	2
 22003              		.global	TIM_SetCompare3
 22004              		.thumb
 22005              		.thumb_func
 22007              	TIM_SetCompare3:
 22008              	.LFB99:
2311:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2312:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2313:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
2314:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2315:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
2316:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2317:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2318:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
2319:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22009              		.loc 1 2319 0
 22010              		.cfi_startproc
 22011              		@ args = 0, pretend = 0, frame = 8
 22012              		@ frame_needed = 1, uses_anonymous_args = 0
 22013              		@ link register save eliminated.
 22014 0000 80B4     		push	{r7}
 22015              	.LCFI210:
 22016              		.cfi_def_cfa_offset 4
 22017 0002 83B0     		sub	sp, sp, #12
 22018              	.LCFI211:
 22019              		.cfi_def_cfa_offset 16
 22020 0004 00AF     		add	r7, sp, #0
 22021              		.cfi_offset 7, -4
 22022              	.LCFI212:
 22023              		.cfi_def_cfa_register 7
 22024 0006 7860     		str	r0, [r7, #4]
 22025 0008 0B46     		mov	r3, r1
 22026 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2320:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2321:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2322:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
2323:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
 22027              		.loc 1 2323 0
 22028 000c 7B68     		ldr	r3, [r7, #4]
 22029 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 22030 0010 9A87     		strh	r2, [r3, #60]	@ movhi
2324:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22031              		.loc 1 2324 0
 22032 0012 07F10C07 		add	r7, r7, #12
 22033 0016 BD46     		mov	sp, r7
 22034 0018 80BC     		pop	{r7}
 22035 001a 7047     		bx	lr
 22036              		.cfi_endproc
 22037              	.LFE99:
 22039              		.section	.text.TIM_SetCompare4,"ax",%progbits
 22040              		.align	2
 22041              		.global	TIM_SetCompare4
 22042              		.thumb
 22043              		.thumb_func
 22045              	TIM_SetCompare4:
 22046              	.LFB100:
2325:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2326:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2327:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
2328:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2329:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
2330:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2331:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2332:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
2333:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22047              		.loc 1 2333 0
 22048              		.cfi_startproc
 22049              		@ args = 0, pretend = 0, frame = 8
 22050              		@ frame_needed = 1, uses_anonymous_args = 0
 22051              		@ link register save eliminated.
 22052 0000 80B4     		push	{r7}
 22053              	.LCFI213:
 22054              		.cfi_def_cfa_offset 4
 22055 0002 83B0     		sub	sp, sp, #12
 22056              	.LCFI214:
 22057              		.cfi_def_cfa_offset 16
 22058 0004 00AF     		add	r7, sp, #0
 22059              		.cfi_offset 7, -4
 22060              	.LCFI215:
 22061              		.cfi_def_cfa_register 7
 22062 0006 7860     		str	r0, [r7, #4]
 22063 0008 0B46     		mov	r3, r1
 22064 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2334:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2335:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2336:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
2337:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
 22065              		.loc 1 2337 0
 22066 000c 7B68     		ldr	r3, [r7, #4]
 22067 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 22068 0010 A3F84020 		strh	r2, [r3, #64]	@ movhi
2338:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22069              		.loc 1 2338 0
 22070 0014 07F10C07 		add	r7, r7, #12
 22071 0018 BD46     		mov	sp, r7
 22072 001a 80BC     		pop	{r7}
 22073 001c 7047     		bx	lr
 22074              		.cfi_endproc
 22075              	.LFE100:
 22077 001e 00BF     		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 22078              		.align	2
 22079              		.global	TIM_SetIC1Prescaler
 22080              		.thumb
 22081              		.thumb_func
 22083              	TIM_SetIC1Prescaler:
 22084              	.LFB101:
2339:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2340:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2341:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2342:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2343:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2344:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2345:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2346:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2347:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2348:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2349:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2350:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2351:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2352:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22085              		.loc 1 2352 0
 22086              		.cfi_startproc
 22087              		@ args = 0, pretend = 0, frame = 8
 22088              		@ frame_needed = 1, uses_anonymous_args = 0
 22089              		@ link register save eliminated.
 22090 0000 80B4     		push	{r7}
 22091              	.LCFI216:
 22092              		.cfi_def_cfa_offset 4
 22093 0002 83B0     		sub	sp, sp, #12
 22094              	.LCFI217:
 22095              		.cfi_def_cfa_offset 16
 22096 0004 00AF     		add	r7, sp, #0
 22097              		.cfi_offset 7, -4
 22098              	.LCFI218:
 22099              		.cfi_def_cfa_register 7
 22100 0006 7860     		str	r0, [r7, #4]
 22101 0008 0B46     		mov	r3, r1
 22102 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2353:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2354:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2355:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2356:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
2357:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 22103              		.loc 1 2357 0
 22104 000c 7B68     		ldr	r3, [r7, #4]
 22105 000e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 22106 0010 9BB2     		uxth	r3, r3
 22107 0012 23F00C03 		bic	r3, r3, #12
 22108 0016 9AB2     		uxth	r2, r3
 22109 0018 7B68     		ldr	r3, [r7, #4]
 22110 001a 1A83     		strh	r2, [r3, #24]	@ movhi
2358:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the IC1PSC value */
2359:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 22111              		.loc 1 2359 0
 22112 001c 7B68     		ldr	r3, [r7, #4]
 22113 001e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 22114 0020 9AB2     		uxth	r2, r3
 22115 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22116 0024 42EA0303 		orr	r3, r2, r3
 22117 0028 9AB2     		uxth	r2, r3
 22118 002a 7B68     		ldr	r3, [r7, #4]
 22119 002c 1A83     		strh	r2, [r3, #24]	@ movhi
2360:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22120              		.loc 1 2360 0
 22121 002e 07F10C07 		add	r7, r7, #12
 22122 0032 BD46     		mov	sp, r7
 22123 0034 80BC     		pop	{r7}
 22124 0036 7047     		bx	lr
 22125              		.cfi_endproc
 22126              	.LFE101:
 22128              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 22129              		.align	2
 22130              		.global	TIM_SetIC2Prescaler
 22131              		.thumb
 22132              		.thumb_func
 22134              	TIM_SetIC2Prescaler:
 22135              	.LFB102:
2361:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2362:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2363:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2364:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2365:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2366:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2367:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2368:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2369:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2370:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2371:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2372:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2373:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2374:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22136              		.loc 1 2374 0
 22137              		.cfi_startproc
 22138              		@ args = 0, pretend = 0, frame = 8
 22139              		@ frame_needed = 1, uses_anonymous_args = 0
 22140              		@ link register save eliminated.
 22141 0000 80B4     		push	{r7}
 22142              	.LCFI219:
 22143              		.cfi_def_cfa_offset 4
 22144 0002 83B0     		sub	sp, sp, #12
 22145              	.LCFI220:
 22146              		.cfi_def_cfa_offset 16
 22147 0004 00AF     		add	r7, sp, #0
 22148              		.cfi_offset 7, -4
 22149              	.LCFI221:
 22150              		.cfi_def_cfa_register 7
 22151 0006 7860     		str	r0, [r7, #4]
 22152 0008 0B46     		mov	r3, r1
 22153 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2375:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2376:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2377:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2378:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
2379:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 22154              		.loc 1 2379 0
 22155 000c 7B68     		ldr	r3, [r7, #4]
 22156 000e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 22157 0010 9BB2     		uxth	r3, r3
 22158 0012 23F44063 		bic	r3, r3, #3072
 22159 0016 9AB2     		uxth	r2, r3
 22160 0018 7B68     		ldr	r3, [r7, #4]
 22161 001a 1A83     		strh	r2, [r3, #24]	@ movhi
2380:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the IC2PSC value */
2381:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 22162              		.loc 1 2381 0
 22163 001c 7B68     		ldr	r3, [r7, #4]
 22164 001e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 22165 0020 9AB2     		uxth	r2, r3
 22166 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22167 0024 4FEA0323 		lsl	r3, r3, #8
 22168 0028 9BB2     		uxth	r3, r3
 22169 002a 42EA0303 		orr	r3, r2, r3
 22170 002e 9AB2     		uxth	r2, r3
 22171 0030 7B68     		ldr	r3, [r7, #4]
 22172 0032 1A83     		strh	r2, [r3, #24]	@ movhi
2382:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22173              		.loc 1 2382 0
 22174 0034 07F10C07 		add	r7, r7, #12
 22175 0038 BD46     		mov	sp, r7
 22176 003a 80BC     		pop	{r7}
 22177 003c 7047     		bx	lr
 22178              		.cfi_endproc
 22179              	.LFE102:
 22181 003e 00BF     		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 22182              		.align	2
 22183              		.global	TIM_SetIC3Prescaler
 22184              		.thumb
 22185              		.thumb_func
 22187              	TIM_SetIC3Prescaler:
 22188              	.LFB103:
2383:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2384:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2385:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2386:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2387:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2388:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2389:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2390:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2391:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2392:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2393:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2394:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2395:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2396:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22189              		.loc 1 2396 0
 22190              		.cfi_startproc
 22191              		@ args = 0, pretend = 0, frame = 8
 22192              		@ frame_needed = 1, uses_anonymous_args = 0
 22193              		@ link register save eliminated.
 22194 0000 80B4     		push	{r7}
 22195              	.LCFI222:
 22196              		.cfi_def_cfa_offset 4
 22197 0002 83B0     		sub	sp, sp, #12
 22198              	.LCFI223:
 22199              		.cfi_def_cfa_offset 16
 22200 0004 00AF     		add	r7, sp, #0
 22201              		.cfi_offset 7, -4
 22202              	.LCFI224:
 22203              		.cfi_def_cfa_register 7
 22204 0006 7860     		str	r0, [r7, #4]
 22205 0008 0B46     		mov	r3, r1
 22206 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2397:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2398:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2399:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2400:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
2401:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 22207              		.loc 1 2401 0
 22208 000c 7B68     		ldr	r3, [r7, #4]
 22209 000e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 22210 0010 9BB2     		uxth	r3, r3
 22211 0012 23F00C03 		bic	r3, r3, #12
 22212 0016 9AB2     		uxth	r2, r3
 22213 0018 7B68     		ldr	r3, [r7, #4]
 22214 001a 9A83     		strh	r2, [r3, #28]	@ movhi
2402:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the IC3PSC value */
2403:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 22215              		.loc 1 2403 0
 22216 001c 7B68     		ldr	r3, [r7, #4]
 22217 001e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 22218 0020 9AB2     		uxth	r2, r3
 22219 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22220 0024 42EA0303 		orr	r3, r2, r3
 22221 0028 9AB2     		uxth	r2, r3
 22222 002a 7B68     		ldr	r3, [r7, #4]
 22223 002c 9A83     		strh	r2, [r3, #28]	@ movhi
2404:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22224              		.loc 1 2404 0
 22225 002e 07F10C07 		add	r7, r7, #12
 22226 0032 BD46     		mov	sp, r7
 22227 0034 80BC     		pop	{r7}
 22228 0036 7047     		bx	lr
 22229              		.cfi_endproc
 22230              	.LFE103:
 22232              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 22233              		.align	2
 22234              		.global	TIM_SetIC4Prescaler
 22235              		.thumb
 22236              		.thumb_func
 22238              	TIM_SetIC4Prescaler:
 22239              	.LFB104:
2405:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2406:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2407:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2408:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2409:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2410:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2411:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2412:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2413:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2414:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2415:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2416:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2417:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2418:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {  
 22240              		.loc 1 2418 0
 22241              		.cfi_startproc
 22242              		@ args = 0, pretend = 0, frame = 8
 22243              		@ frame_needed = 1, uses_anonymous_args = 0
 22244              		@ link register save eliminated.
 22245 0000 80B4     		push	{r7}
 22246              	.LCFI225:
 22247              		.cfi_def_cfa_offset 4
 22248 0002 83B0     		sub	sp, sp, #12
 22249              	.LCFI226:
 22250              		.cfi_def_cfa_offset 16
 22251 0004 00AF     		add	r7, sp, #0
 22252              		.cfi_offset 7, -4
 22253              	.LCFI227:
 22254              		.cfi_def_cfa_register 7
 22255 0006 7860     		str	r0, [r7, #4]
 22256 0008 0B46     		mov	r3, r1
 22257 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2419:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2420:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2421:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2422:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
2423:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 22258              		.loc 1 2423 0
 22259 000c 7B68     		ldr	r3, [r7, #4]
 22260 000e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 22261 0010 9BB2     		uxth	r3, r3
 22262 0012 23F44063 		bic	r3, r3, #3072
 22263 0016 9AB2     		uxth	r2, r3
 22264 0018 7B68     		ldr	r3, [r7, #4]
 22265 001a 9A83     		strh	r2, [r3, #28]	@ movhi
2424:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the IC4PSC value */
2425:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 22266              		.loc 1 2425 0
 22267 001c 7B68     		ldr	r3, [r7, #4]
 22268 001e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 22269 0020 9AB2     		uxth	r2, r3
 22270 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22271 0024 4FEA0323 		lsl	r3, r3, #8
 22272 0028 9BB2     		uxth	r3, r3
 22273 002a 42EA0303 		orr	r3, r2, r3
 22274 002e 9AB2     		uxth	r2, r3
 22275 0030 7B68     		ldr	r3, [r7, #4]
 22276 0032 9A83     		strh	r2, [r3, #28]	@ movhi
2426:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22277              		.loc 1 2426 0
 22278 0034 07F10C07 		add	r7, r7, #12
 22279 0038 BD46     		mov	sp, r7
 22280 003a 80BC     		pop	{r7}
 22281 003c 7047     		bx	lr
 22282              		.cfi_endproc
 22283              	.LFE104:
 22285 003e 00BF     		.section	.text.TIM_SetClockDivision,"ax",%progbits
 22286              		.align	2
 22287              		.global	TIM_SetClockDivision
 22288              		.thumb
 22289              		.thumb_func
 22291              	TIM_SetClockDivision:
 22292              	.LFB105:
2427:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2428:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2429:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Clock Division value.
2430:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select 
2431:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   the TIM peripheral.
2432:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
2433:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following value:
2434:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV1: TDTS = Tck_tim
2435:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
2436:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
2437:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2438:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2439:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
2440:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22293              		.loc 1 2440 0
 22294              		.cfi_startproc
 22295              		@ args = 0, pretend = 0, frame = 8
 22296              		@ frame_needed = 1, uses_anonymous_args = 0
 22297              		@ link register save eliminated.
 22298 0000 80B4     		push	{r7}
 22299              	.LCFI228:
 22300              		.cfi_def_cfa_offset 4
 22301 0002 83B0     		sub	sp, sp, #12
 22302              	.LCFI229:
 22303              		.cfi_def_cfa_offset 16
 22304 0004 00AF     		add	r7, sp, #0
 22305              		.cfi_offset 7, -4
 22306              	.LCFI230:
 22307              		.cfi_def_cfa_register 7
 22308 0006 7860     		str	r0, [r7, #4]
 22309 0008 0B46     		mov	r3, r1
 22310 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2441:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2442:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2443:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
2444:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Reset the CKD Bits */
2445:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 22311              		.loc 1 2445 0
 22312 000c 7B68     		ldr	r3, [r7, #4]
 22313 000e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 22314 0010 9BB2     		uxth	r3, r3
 22315 0012 23F44073 		bic	r3, r3, #768
 22316 0016 9AB2     		uxth	r2, r3
 22317 0018 7B68     		ldr	r3, [r7, #4]
 22318 001a 1A80     		strh	r2, [r3, #0]	@ movhi
2446:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Set the CKD value */
2447:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
 22319              		.loc 1 2447 0
 22320 001c 7B68     		ldr	r3, [r7, #4]
 22321 001e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 22322 0020 9AB2     		uxth	r2, r3
 22323 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22324 0024 42EA0303 		orr	r3, r2, r3
 22325 0028 9AB2     		uxth	r2, r3
 22326 002a 7B68     		ldr	r3, [r7, #4]
 22327 002c 1A80     		strh	r2, [r3, #0]	@ movhi
2448:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22328              		.loc 1 2448 0
 22329 002e 07F10C07 		add	r7, r7, #12
 22330 0032 BD46     		mov	sp, r7
 22331 0034 80BC     		pop	{r7}
 22332 0036 7047     		bx	lr
 22333              		.cfi_endproc
 22334              	.LFE105:
 22336              		.section	.text.TIM_GetCapture1,"ax",%progbits
 22337              		.align	2
 22338              		.global	TIM_GetCapture1
 22339              		.thumb
 22340              		.thumb_func
 22342              	TIM_GetCapture1:
 22343              	.LFB106:
2449:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2450:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2451:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2452:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2453:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval Capture Compare 1 Register value.
2454:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2455:../target/stm32/stdperiph/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2456:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22344              		.loc 1 2456 0
 22345              		.cfi_startproc
 22346              		@ args = 0, pretend = 0, frame = 8
 22347              		@ frame_needed = 1, uses_anonymous_args = 0
 22348              		@ link register save eliminated.
 22349 0000 80B4     		push	{r7}
 22350              	.LCFI231:
 22351              		.cfi_def_cfa_offset 4
 22352 0002 83B0     		sub	sp, sp, #12
 22353              	.LCFI232:
 22354              		.cfi_def_cfa_offset 16
 22355 0004 00AF     		add	r7, sp, #0
 22356              		.cfi_offset 7, -4
 22357              	.LCFI233:
 22358              		.cfi_def_cfa_register 7
 22359 0006 7860     		str	r0, [r7, #4]
2457:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2458:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2459:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
2460:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   return TIMx->CCR1;
 22360              		.loc 1 2460 0
 22361 0008 7B68     		ldr	r3, [r7, #4]
 22362 000a 9B8E     		ldrh	r3, [r3, #52]	@ movhi
 22363 000c 9BB2     		uxth	r3, r3
2461:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22364              		.loc 1 2461 0
 22365 000e 1846     		mov	r0, r3
 22366 0010 07F10C07 		add	r7, r7, #12
 22367 0014 BD46     		mov	sp, r7
 22368 0016 80BC     		pop	{r7}
 22369 0018 7047     		bx	lr
 22370              		.cfi_endproc
 22371              	.LFE106:
 22373 001a 00BF     		.section	.text.TIM_GetCapture2,"ax",%progbits
 22374              		.align	2
 22375              		.global	TIM_GetCapture2
 22376              		.thumb
 22377              		.thumb_func
 22379              	TIM_GetCapture2:
 22380              	.LFB107:
2462:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2463:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2464:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2465:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2466:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval Capture Compare 2 Register value.
2467:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2468:../target/stm32/stdperiph/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2469:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22381              		.loc 1 2469 0
 22382              		.cfi_startproc
 22383              		@ args = 0, pretend = 0, frame = 8
 22384              		@ frame_needed = 1, uses_anonymous_args = 0
 22385              		@ link register save eliminated.
 22386 0000 80B4     		push	{r7}
 22387              	.LCFI234:
 22388              		.cfi_def_cfa_offset 4
 22389 0002 83B0     		sub	sp, sp, #12
 22390              	.LCFI235:
 22391              		.cfi_def_cfa_offset 16
 22392 0004 00AF     		add	r7, sp, #0
 22393              		.cfi_offset 7, -4
 22394              	.LCFI236:
 22395              		.cfi_def_cfa_register 7
 22396 0006 7860     		str	r0, [r7, #4]
2470:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2471:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2472:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
2473:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   return TIMx->CCR2;
 22397              		.loc 1 2473 0
 22398 0008 7B68     		ldr	r3, [r7, #4]
 22399 000a 1B8F     		ldrh	r3, [r3, #56]	@ movhi
 22400 000c 9BB2     		uxth	r3, r3
2474:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22401              		.loc 1 2474 0
 22402 000e 1846     		mov	r0, r3
 22403 0010 07F10C07 		add	r7, r7, #12
 22404 0014 BD46     		mov	sp, r7
 22405 0016 80BC     		pop	{r7}
 22406 0018 7047     		bx	lr
 22407              		.cfi_endproc
 22408              	.LFE107:
 22410 001a 00BF     		.section	.text.TIM_GetCapture3,"ax",%progbits
 22411              		.align	2
 22412              		.global	TIM_GetCapture3
 22413              		.thumb
 22414              		.thumb_func
 22416              	TIM_GetCapture3:
 22417              	.LFB108:
2475:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2476:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2477:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2478:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2479:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval Capture Compare 3 Register value.
2480:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2481:../target/stm32/stdperiph/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2482:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22418              		.loc 1 2482 0
 22419              		.cfi_startproc
 22420              		@ args = 0, pretend = 0, frame = 8
 22421              		@ frame_needed = 1, uses_anonymous_args = 0
 22422              		@ link register save eliminated.
 22423 0000 80B4     		push	{r7}
 22424              	.LCFI237:
 22425              		.cfi_def_cfa_offset 4
 22426 0002 83B0     		sub	sp, sp, #12
 22427              	.LCFI238:
 22428              		.cfi_def_cfa_offset 16
 22429 0004 00AF     		add	r7, sp, #0
 22430              		.cfi_offset 7, -4
 22431              	.LCFI239:
 22432              		.cfi_def_cfa_register 7
 22433 0006 7860     		str	r0, [r7, #4]
2483:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2484:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2485:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
2486:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   return TIMx->CCR3;
 22434              		.loc 1 2486 0
 22435 0008 7B68     		ldr	r3, [r7, #4]
 22436 000a 9B8F     		ldrh	r3, [r3, #60]	@ movhi
 22437 000c 9BB2     		uxth	r3, r3
2487:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22438              		.loc 1 2487 0
 22439 000e 1846     		mov	r0, r3
 22440 0010 07F10C07 		add	r7, r7, #12
 22441 0014 BD46     		mov	sp, r7
 22442 0016 80BC     		pop	{r7}
 22443 0018 7047     		bx	lr
 22444              		.cfi_endproc
 22445              	.LFE108:
 22447 001a 00BF     		.section	.text.TIM_GetCapture4,"ax",%progbits
 22448              		.align	2
 22449              		.global	TIM_GetCapture4
 22450              		.thumb
 22451              		.thumb_func
 22453              	TIM_GetCapture4:
 22454              	.LFB109:
2488:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2489:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2490:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2491:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2492:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval Capture Compare 4 Register value.
2493:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2494:../target/stm32/stdperiph/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2495:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22455              		.loc 1 2495 0
 22456              		.cfi_startproc
 22457              		@ args = 0, pretend = 0, frame = 8
 22458              		@ frame_needed = 1, uses_anonymous_args = 0
 22459              		@ link register save eliminated.
 22460 0000 80B4     		push	{r7}
 22461              	.LCFI240:
 22462              		.cfi_def_cfa_offset 4
 22463 0002 83B0     		sub	sp, sp, #12
 22464              	.LCFI241:
 22465              		.cfi_def_cfa_offset 16
 22466 0004 00AF     		add	r7, sp, #0
 22467              		.cfi_offset 7, -4
 22468              	.LCFI242:
 22469              		.cfi_def_cfa_register 7
 22470 0006 7860     		str	r0, [r7, #4]
2496:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2497:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2498:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
2499:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   return TIMx->CCR4;
 22471              		.loc 1 2499 0
 22472 0008 7B68     		ldr	r3, [r7, #4]
 22473 000a B3F84030 		ldrh	r3, [r3, #64]	@ movhi
 22474 000e 9BB2     		uxth	r3, r3
2500:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22475              		.loc 1 2500 0
 22476 0010 1846     		mov	r0, r3
 22477 0012 07F10C07 		add	r7, r7, #12
 22478 0016 BD46     		mov	sp, r7
 22479 0018 80BC     		pop	{r7}
 22480 001a 7047     		bx	lr
 22481              		.cfi_endproc
 22482              	.LFE109:
 22484              		.section	.text.TIM_GetCounter,"ax",%progbits
 22485              		.align	2
 22486              		.global	TIM_GetCounter
 22487              		.thumb
 22488              		.thumb_func
 22490              	TIM_GetCounter:
 22491              	.LFB110:
2501:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2502:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2503:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Counter value.
2504:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2505:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval Counter Register value.
2506:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2507:../target/stm32/stdperiph/src/stm32f10x_tim.c **** uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
2508:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22492              		.loc 1 2508 0
 22493              		.cfi_startproc
 22494              		@ args = 0, pretend = 0, frame = 8
 22495              		@ frame_needed = 1, uses_anonymous_args = 0
 22496              		@ link register save eliminated.
 22497 0000 80B4     		push	{r7}
 22498              	.LCFI243:
 22499              		.cfi_def_cfa_offset 4
 22500 0002 83B0     		sub	sp, sp, #12
 22501              	.LCFI244:
 22502              		.cfi_def_cfa_offset 16
 22503 0004 00AF     		add	r7, sp, #0
 22504              		.cfi_offset 7, -4
 22505              	.LCFI245:
 22506              		.cfi_def_cfa_register 7
 22507 0006 7860     		str	r0, [r7, #4]
2509:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2510:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2511:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the Counter Register value */
2512:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   return TIMx->CNT;
 22508              		.loc 1 2512 0
 22509 0008 7B68     		ldr	r3, [r7, #4]
 22510 000a 9B8C     		ldrh	r3, [r3, #36]	@ movhi
 22511 000c 9BB2     		uxth	r3, r3
2513:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22512              		.loc 1 2513 0
 22513 000e 1846     		mov	r0, r3
 22514 0010 07F10C07 		add	r7, r7, #12
 22515 0014 BD46     		mov	sp, r7
 22516 0016 80BC     		pop	{r7}
 22517 0018 7047     		bx	lr
 22518              		.cfi_endproc
 22519              	.LFE110:
 22521 001a 00BF     		.section	.text.TIM_GetPrescaler,"ax",%progbits
 22522              		.align	2
 22523              		.global	TIM_GetPrescaler
 22524              		.thumb
 22525              		.thumb_func
 22527              	TIM_GetPrescaler:
 22528              	.LFB111:
2514:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2515:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2516:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Prescaler value.
2517:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2518:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval Prescaler Register value.
2519:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2520:../target/stm32/stdperiph/src/stm32f10x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
2521:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22529              		.loc 1 2521 0
 22530              		.cfi_startproc
 22531              		@ args = 0, pretend = 0, frame = 8
 22532              		@ frame_needed = 1, uses_anonymous_args = 0
 22533              		@ link register save eliminated.
 22534 0000 80B4     		push	{r7}
 22535              	.LCFI246:
 22536              		.cfi_def_cfa_offset 4
 22537 0002 83B0     		sub	sp, sp, #12
 22538              	.LCFI247:
 22539              		.cfi_def_cfa_offset 16
 22540 0004 00AF     		add	r7, sp, #0
 22541              		.cfi_offset 7, -4
 22542              	.LCFI248:
 22543              		.cfi_def_cfa_register 7
 22544 0006 7860     		str	r0, [r7, #4]
2522:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2523:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2524:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Get the Prescaler Register value */
2525:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   return TIMx->PSC;
 22545              		.loc 1 2525 0
 22546 0008 7B68     		ldr	r3, [r7, #4]
 22547 000a 1B8D     		ldrh	r3, [r3, #40]	@ movhi
 22548 000c 9BB2     		uxth	r3, r3
2526:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22549              		.loc 1 2526 0
 22550 000e 1846     		mov	r0, r3
 22551 0010 07F10C07 		add	r7, r7, #12
 22552 0014 BD46     		mov	sp, r7
 22553 0016 80BC     		pop	{r7}
 22554 0018 7047     		bx	lr
 22555              		.cfi_endproc
 22556              	.LFE111:
 22558 001a 00BF     		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 22559              		.align	2
 22560              		.global	TIM_GetFlagStatus
 22561              		.thumb
 22562              		.thumb_func
 22564              	TIM_GetFlagStatus:
 22565              	.LFB112:
2527:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2528:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2529:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2530:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2531:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2532:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2533:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2534:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2535:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2536:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2537:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2538:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2539:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2540:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2541:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2542:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2543:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2544:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2545:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @note
2546:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2547:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2548:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2549:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2550:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2551:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2552:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2553:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2554:../target/stm32/stdperiph/src/stm32f10x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2555:../target/stm32/stdperiph/src/stm32f10x_tim.c **** { 
 22566              		.loc 1 2555 0
 22567              		.cfi_startproc
 22568              		@ args = 0, pretend = 0, frame = 16
 22569              		@ frame_needed = 1, uses_anonymous_args = 0
 22570              		@ link register save eliminated.
 22571 0000 80B4     		push	{r7}
 22572              	.LCFI249:
 22573              		.cfi_def_cfa_offset 4
 22574 0002 85B0     		sub	sp, sp, #20
 22575              	.LCFI250:
 22576              		.cfi_def_cfa_offset 24
 22577 0004 00AF     		add	r7, sp, #0
 22578              		.cfi_offset 7, -4
 22579              	.LCFI251:
 22580              		.cfi_def_cfa_register 7
 22581 0006 7860     		str	r0, [r7, #4]
 22582 0008 0B46     		mov	r3, r1
 22583 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2556:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 22584              		.loc 1 2556 0
 22585 000c 4FF00003 		mov	r3, #0
 22586 0010 FB73     		strb	r3, [r7, #15]
2557:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2558:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2559:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2560:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
2561:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 22587              		.loc 1 2561 0
 22588 0012 7B68     		ldr	r3, [r7, #4]
 22589 0014 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 22590 0016 9AB2     		uxth	r2, r3
 22591 0018 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22592 001a 02EA0303 		and	r3, r2, r3
 22593 001e 9BB2     		uxth	r3, r3
 22594 0020 002B     		cmp	r3, #0
 22595 0022 03D0     		beq	.L152
2562:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2563:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     bitstatus = SET;
 22596              		.loc 1 2563 0
 22597 0024 4FF00103 		mov	r3, #1
 22598 0028 FB73     		strb	r3, [r7, #15]
 22599 002a 02E0     		b	.L153
 22600              	.L152:
2564:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2565:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2566:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2567:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     bitstatus = RESET;
 22601              		.loc 1 2567 0
 22602 002c 4FF00003 		mov	r3, #0
 22603 0030 FB73     		strb	r3, [r7, #15]
 22604              	.L153:
2568:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2569:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   return bitstatus;
 22605              		.loc 1 2569 0
 22606 0032 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2570:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22607              		.loc 1 2570 0
 22608 0034 1846     		mov	r0, r3
 22609 0036 07F11407 		add	r7, r7, #20
 22610 003a BD46     		mov	sp, r7
 22611 003c 80BC     		pop	{r7}
 22612 003e 7047     		bx	lr
 22613              		.cfi_endproc
 22614              	.LFE112:
 22616              		.section	.text.TIM_ClearFlag,"ax",%progbits
 22617              		.align	2
 22618              		.global	TIM_ClearFlag
 22619              		.thumb
 22620              		.thumb_func
 22622              	TIM_ClearFlag:
 22623              	.LFB113:
2571:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2572:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2573:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's pending flags.
2574:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2575:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2576:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2577:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2578:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2579:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2580:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2581:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2582:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2583:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2584:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2585:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2586:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2587:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2588:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2589:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @note
2590:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2591:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2592:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2593:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2594:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2595:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
2596:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2597:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2598:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2599:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {  
 22624              		.loc 1 2599 0
 22625              		.cfi_startproc
 22626              		@ args = 0, pretend = 0, frame = 8
 22627              		@ frame_needed = 1, uses_anonymous_args = 0
 22628              		@ link register save eliminated.
 22629 0000 80B4     		push	{r7}
 22630              	.LCFI252:
 22631              		.cfi_def_cfa_offset 4
 22632 0002 83B0     		sub	sp, sp, #12
 22633              	.LCFI253:
 22634              		.cfi_def_cfa_offset 16
 22635 0004 00AF     		add	r7, sp, #0
 22636              		.cfi_offset 7, -4
 22637              	.LCFI254:
 22638              		.cfi_def_cfa_register 7
 22639 0006 7860     		str	r0, [r7, #4]
 22640 0008 0B46     		mov	r3, r1
 22641 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2600:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2601:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2602:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
2603:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    
2604:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Clear the flags */
2605:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
 22642              		.loc 1 2605 0
 22643 000c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22644 000e 6FEA0303 		mvn	r3, r3
 22645 0012 9AB2     		uxth	r2, r3
 22646 0014 7B68     		ldr	r3, [r7, #4]
 22647 0016 1A82     		strh	r2, [r3, #16]	@ movhi
2606:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22648              		.loc 1 2606 0
 22649 0018 07F10C07 		add	r7, r7, #12
 22650 001c BD46     		mov	sp, r7
 22651 001e 80BC     		pop	{r7}
 22652 0020 7047     		bx	lr
 22653              		.cfi_endproc
 22654              	.LFE113:
 22656 0022 00BF     		.section	.text.TIM_GetITStatus,"ax",%progbits
 22657              		.align	2
 22658              		.global	TIM_GetITStatus
 22659              		.thumb
 22660              		.thumb_func
 22662              	TIM_GetITStatus:
 22663              	.LFB114:
2607:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2608:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2609:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2610:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2611:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2612:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2613:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
2614:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2615:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2616:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2617:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2618:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2619:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2620:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2621:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @note
2622:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2623:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2624:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2625:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2626:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2627:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
2628:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2629:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2630:../target/stm32/stdperiph/src/stm32f10x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2631:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22664              		.loc 1 2631 0
 22665              		.cfi_startproc
 22666              		@ args = 0, pretend = 0, frame = 16
 22667              		@ frame_needed = 1, uses_anonymous_args = 0
 22668              		@ link register save eliminated.
 22669 0000 80B4     		push	{r7}
 22670              	.LCFI255:
 22671              		.cfi_def_cfa_offset 4
 22672 0002 85B0     		sub	sp, sp, #20
 22673              	.LCFI256:
 22674              		.cfi_def_cfa_offset 24
 22675 0004 00AF     		add	r7, sp, #0
 22676              		.cfi_offset 7, -4
 22677              	.LCFI257:
 22678              		.cfi_def_cfa_register 7
 22679 0006 7860     		str	r0, [r7, #4]
 22680 0008 0B46     		mov	r3, r1
 22681 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2632:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 22682              		.loc 1 2632 0
 22683 000c 4FF00003 		mov	r3, #0
 22684 0010 FB73     		strb	r3, [r7, #15]
2633:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 22685              		.loc 1 2633 0
 22686 0012 4FF00003 		mov	r3, #0
 22687 0016 BB81     		strh	r3, [r7, #12]	@ movhi
 22688 0018 4FF00003 		mov	r3, #0
 22689 001c 7B81     		strh	r3, [r7, #10]	@ movhi
2634:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2635:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2636:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2637:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    
2638:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 22690              		.loc 1 2638 0
 22691 001e 7B68     		ldr	r3, [r7, #4]
 22692 0020 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 22693 0022 9AB2     		uxth	r2, r3
 22694 0024 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22695 0026 02EA0303 		and	r3, r2, r3
 22696 002a BB81     		strh	r3, [r7, #12]	@ movhi
2639:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
2640:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 22697              		.loc 1 2640 0
 22698 002c 7B68     		ldr	r3, [r7, #4]
 22699 002e 9B89     		ldrh	r3, [r3, #12]	@ movhi
 22700 0030 9AB2     		uxth	r2, r3
 22701 0032 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22702 0034 02EA0303 		and	r3, r2, r3
 22703 0038 7B81     		strh	r3, [r7, #10]	@ movhi
2641:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 22704              		.loc 1 2641 0
 22705 003a BB89     		ldrh	r3, [r7, #12]
 22706 003c 002B     		cmp	r3, #0
 22707 003e 06D0     		beq	.L156
 22708              		.loc 1 2641 0 is_stmt 0 discriminator 1
 22709 0040 7B89     		ldrh	r3, [r7, #10]
 22710 0042 002B     		cmp	r3, #0
 22711 0044 03D0     		beq	.L156
2642:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2643:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     bitstatus = SET;
 22712              		.loc 1 2643 0 is_stmt 1
 22713 0046 4FF00103 		mov	r3, #1
 22714 004a FB73     		strb	r3, [r7, #15]
 22715 004c 02E0     		b	.L157
 22716              	.L156:
2644:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2645:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2646:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2647:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     bitstatus = RESET;
 22717              		.loc 1 2647 0
 22718 004e 4FF00003 		mov	r3, #0
 22719 0052 FB73     		strb	r3, [r7, #15]
 22720              	.L157:
2648:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2649:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   return bitstatus;
 22721              		.loc 1 2649 0
 22722 0054 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2650:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22723              		.loc 1 2650 0
 22724 0056 1846     		mov	r0, r3
 22725 0058 07F11407 		add	r7, r7, #20
 22726 005c BD46     		mov	sp, r7
 22727 005e 80BC     		pop	{r7}
 22728 0060 7047     		bx	lr
 22729              		.cfi_endproc
 22730              	.LFE114:
 22732 0062 00BF     		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 22733              		.align	2
 22734              		.global	TIM_ClearITPendingBit
 22735              		.thumb
 22736              		.thumb_func
 22738              	TIM_ClearITPendingBit:
 22739              	.LFB115:
2651:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2652:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2653:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2654:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2655:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2656:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2657:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM1 update Interrupt source
2658:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2659:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2660:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2661:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2662:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2663:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2664:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2665:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @note
2666:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2667:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2668:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2669:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2670:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2671:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2672:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2673:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2674:../target/stm32/stdperiph/src/stm32f10x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2675:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22740              		.loc 1 2675 0
 22741              		.cfi_startproc
 22742              		@ args = 0, pretend = 0, frame = 8
 22743              		@ frame_needed = 1, uses_anonymous_args = 0
 22744              		@ link register save eliminated.
 22745 0000 80B4     		push	{r7}
 22746              	.LCFI258:
 22747              		.cfi_def_cfa_offset 4
 22748 0002 83B0     		sub	sp, sp, #12
 22749              	.LCFI259:
 22750              		.cfi_def_cfa_offset 16
 22751 0004 00AF     		add	r7, sp, #0
 22752              		.cfi_offset 7, -4
 22753              	.LCFI260:
 22754              		.cfi_def_cfa_register 7
 22755 0006 7860     		str	r0, [r7, #4]
 22756 0008 0B46     		mov	r3, r1
 22757 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2676:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Check the parameters */
2677:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2678:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2679:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Clear the IT pending Bit */
2680:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
 22758              		.loc 1 2680 0
 22759 000c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 22760 000e 6FEA0303 		mvn	r3, r3
 22761 0012 9AB2     		uxth	r2, r3
 22762 0014 7B68     		ldr	r3, [r7, #4]
 22763 0016 1A82     		strh	r2, [r3, #16]	@ movhi
2681:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22764              		.loc 1 2681 0
 22765 0018 07F10C07 		add	r7, r7, #12
 22766 001c BD46     		mov	sp, r7
 22767 001e 80BC     		pop	{r7}
 22768 0020 7047     		bx	lr
 22769              		.cfi_endproc
 22770              	.LFE115:
 22772 0022 00BF     		.section	.text.TI1_Config,"ax",%progbits
 22773              		.align	2
 22774              		.thumb
 22775              		.thumb_func
 22777              	TI1_Config:
 22778              	.LFB116:
2682:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2683:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2684:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configure the TI1 as Input.
2685:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2686:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2687:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2688:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2689:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2690:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2691:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2692:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
2693:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
2694:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
2695:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2696:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2697:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2698:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2699:../target/stm32/stdperiph/src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2700:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2701:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22779              		.loc 1 2701 0
 22780              		.cfi_startproc
 22781              		@ args = 0, pretend = 0, frame = 24
 22782              		@ frame_needed = 1, uses_anonymous_args = 0
 22783              		@ link register save eliminated.
 22784 0000 80B4     		push	{r7}
 22785              	.LCFI261:
 22786              		.cfi_def_cfa_offset 4
 22787 0002 87B0     		sub	sp, sp, #28
 22788              	.LCFI262:
 22789              		.cfi_def_cfa_offset 32
 22790 0004 00AF     		add	r7, sp, #0
 22791              		.cfi_offset 7, -4
 22792              	.LCFI263:
 22793              		.cfi_def_cfa_register 7
 22794 0006 F860     		str	r0, [r7, #12]
 22795 0008 7981     		strh	r1, [r7, #10]	@ movhi
 22796 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 22797 000c FB80     		strh	r3, [r7, #6]	@ movhi
2702:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
 22798              		.loc 1 2702 0
 22799 000e 4FF00003 		mov	r3, #0
 22800 0012 BB82     		strh	r3, [r7, #20]	@ movhi
 22801 0014 4FF00003 		mov	r3, #0
 22802 0018 FB82     		strh	r3, [r7, #22]	@ movhi
2703:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
2704:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 22803              		.loc 1 2704 0
 22804 001a FB68     		ldr	r3, [r7, #12]
 22805 001c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 22806 001e 9BB2     		uxth	r3, r3
 22807 0020 23F00103 		bic	r3, r3, #1
 22808 0024 9AB2     		uxth	r2, r3
 22809 0026 FB68     		ldr	r3, [r7, #12]
 22810 0028 1A84     		strh	r2, [r3, #32]	@ movhi
2705:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 22811              		.loc 1 2705 0
 22812 002a FB68     		ldr	r3, [r7, #12]
 22813 002c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 22814 002e BB82     		strh	r3, [r7, #20]	@ movhi
2706:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 22815              		.loc 1 2706 0
 22816 0030 FB68     		ldr	r3, [r7, #12]
 22817 0032 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 22818 0034 FB82     		strh	r3, [r7, #22]	@ movhi
2707:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2708:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 22819              		.loc 1 2708 0
 22820 0036 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 22821 0038 23F0F303 		bic	r3, r3, #243
 22822 003c BB82     		strh	r3, [r7, #20]	@ movhi
2709:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 22823              		.loc 1 2709 0
 22824 003e FB88     		ldrh	r3, [r7, #6]	@ movhi
 22825 0040 4FEA0313 		lsl	r3, r3, #4
 22826 0044 9AB2     		uxth	r2, r3
 22827 0046 3B89     		ldrh	r3, [r7, #8]	@ movhi
 22828 0048 42EA0303 		orr	r3, r2, r3
 22829 004c 9AB2     		uxth	r2, r3
 22830 004e BB8A     		ldrh	r3, [r7, #20]	@ movhi
 22831 0050 42EA0303 		orr	r3, r2, r3
 22832 0054 BB82     		strh	r3, [r7, #20]	@ movhi
2710:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
2711:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 22833              		.loc 1 2711 0
 22834 0056 FA68     		ldr	r2, [r7, #12]
 22835 0058 4FF43053 		mov	r3, #11264
 22836 005c C4F20103 		movt	r3, 16385
 22837 0060 9A42     		cmp	r2, r3
 22838 0062 1FD0     		beq	.L160
 22839              		.loc 1 2711 0 is_stmt 0 discriminator 1
 22840 0064 FA68     		ldr	r2, [r7, #12]
 22841 0066 4FF45053 		mov	r3, #13312
 22842 006a C4F20103 		movt	r3, 16385
 22843 006e 9A42     		cmp	r2, r3
 22844 0070 18D0     		beq	.L160
 22845 0072 FB68     		ldr	r3, [r7, #12]
 22846 0074 B3F1804F 		cmp	r3, #1073741824
 22847 0078 14D0     		beq	.L160
 22848 007a FA68     		ldr	r2, [r7, #12]
 22849 007c 4FF48063 		mov	r3, #1024
 22850 0080 C4F20003 		movt	r3, 16384
 22851 0084 9A42     		cmp	r2, r3
 22852 0086 0DD0     		beq	.L160
 22853 0088 FA68     		ldr	r2, [r7, #12]
 22854 008a 4FF40063 		mov	r3, #2048
 22855 008e C4F20003 		movt	r3, 16384
 22856 0092 9A42     		cmp	r2, r3
 22857 0094 06D0     		beq	.L160
2712:../target/stm32/stdperiph/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 22858              		.loc 1 2712 0 is_stmt 1
 22859 0096 FA68     		ldr	r2, [r7, #12]
 22860 0098 4FF44063 		mov	r3, #3072
 22861 009c C4F20003 		movt	r3, 16384
 22862 00a0 9A42     		cmp	r2, r3
 22863 00a2 0CD1     		bne	.L161
 22864              	.L160:
2713:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2714:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2715:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 22865              		.loc 1 2715 0
 22866 00a4 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 22867 00a6 23F00203 		bic	r3, r3, #2
 22868 00aa FB82     		strh	r3, [r7, #22]	@ movhi
2716:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 22869              		.loc 1 2716 0
 22870 00ac 7A89     		ldrh	r2, [r7, #10]	@ movhi
 22871 00ae FB8A     		ldrh	r3, [r7, #22]	@ movhi
 22872 00b0 42EA0303 		orr	r3, r2, r3
 22873 00b4 9BB2     		uxth	r3, r3
 22874 00b6 43F00103 		orr	r3, r3, #1
 22875 00ba FB82     		strh	r3, [r7, #22]	@ movhi
 22876 00bc 0BE0     		b	.L162
 22877              	.L161:
2717:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2718:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2719:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2720:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2721:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 22878              		.loc 1 2721 0
 22879 00be FB8A     		ldrh	r3, [r7, #22]	@ movhi
 22880 00c0 23F00A03 		bic	r3, r3, #10
 22881 00c4 FB82     		strh	r3, [r7, #22]	@ movhi
2722:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 22882              		.loc 1 2722 0
 22883 00c6 7A89     		ldrh	r2, [r7, #10]	@ movhi
 22884 00c8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 22885 00ca 42EA0303 		orr	r3, r2, r3
 22886 00ce 9BB2     		uxth	r3, r3
 22887 00d0 43F00103 		orr	r3, r3, #1
 22888 00d4 FB82     		strh	r3, [r7, #22]	@ movhi
 22889              	.L162:
2723:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2724:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2725:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2726:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 22890              		.loc 1 2726 0
 22891 00d6 FB68     		ldr	r3, [r7, #12]
 22892 00d8 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 22893 00da 1A83     		strh	r2, [r3, #24]	@ movhi
2727:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 22894              		.loc 1 2727 0
 22895 00dc FB68     		ldr	r3, [r7, #12]
 22896 00de FA8A     		ldrh	r2, [r7, #22]	@ movhi
 22897 00e0 1A84     		strh	r2, [r3, #32]	@ movhi
2728:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 22898              		.loc 1 2728 0
 22899 00e2 07F11C07 		add	r7, r7, #28
 22900 00e6 BD46     		mov	sp, r7
 22901 00e8 80BC     		pop	{r7}
 22902 00ea 7047     		bx	lr
 22903              		.cfi_endproc
 22904              	.LFE116:
 22906              		.section	.text.TI2_Config,"ax",%progbits
 22907              		.align	2
 22908              		.thumb
 22909              		.thumb_func
 22911              	TI2_Config:
 22912              	.LFB117:
2729:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2730:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2731:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configure the TI2 as Input.
2732:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2733:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2734:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2735:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2736:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2737:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2738:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2739:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
2740:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
2741:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
2742:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2743:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2744:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2745:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2746:../target/stm32/stdperiph/src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2747:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2748:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 22913              		.loc 1 2748 0
 22914              		.cfi_startproc
 22915              		@ args = 0, pretend = 0, frame = 24
 22916              		@ frame_needed = 1, uses_anonymous_args = 0
 22917              		@ link register save eliminated.
 22918 0000 80B4     		push	{r7}
 22919              	.LCFI264:
 22920              		.cfi_def_cfa_offset 4
 22921 0002 87B0     		sub	sp, sp, #28
 22922              	.LCFI265:
 22923              		.cfi_def_cfa_offset 32
 22924 0004 00AF     		add	r7, sp, #0
 22925              		.cfi_offset 7, -4
 22926              	.LCFI266:
 22927              		.cfi_def_cfa_register 7
 22928 0006 F860     		str	r0, [r7, #12]
 22929 0008 7981     		strh	r1, [r7, #10]	@ movhi
 22930 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 22931 000c FB80     		strh	r3, [r7, #6]	@ movhi
2749:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 22932              		.loc 1 2749 0
 22933 000e 4FF00003 		mov	r3, #0
 22934 0012 BB82     		strh	r3, [r7, #20]	@ movhi
 22935 0014 4FF00003 		mov	r3, #0
 22936 0018 FB82     		strh	r3, [r7, #22]	@ movhi
 22937 001a 4FF00003 		mov	r3, #0
 22938 001e 7B82     		strh	r3, [r7, #18]	@ movhi
2750:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
2751:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 22939              		.loc 1 2751 0
 22940 0020 FB68     		ldr	r3, [r7, #12]
 22941 0022 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 22942 0024 9BB2     		uxth	r3, r3
 22943 0026 23F01003 		bic	r3, r3, #16
 22944 002a 9AB2     		uxth	r2, r3
 22945 002c FB68     		ldr	r3, [r7, #12]
 22946 002e 1A84     		strh	r2, [r3, #32]	@ movhi
2752:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 22947              		.loc 1 2752 0
 22948 0030 FB68     		ldr	r3, [r7, #12]
 22949 0032 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 22950 0034 BB82     		strh	r3, [r7, #20]	@ movhi
2753:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 22951              		.loc 1 2753 0
 22952 0036 FB68     		ldr	r3, [r7, #12]
 22953 0038 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 22954 003a FB82     		strh	r3, [r7, #22]	@ movhi
2754:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 22955              		.loc 1 2754 0
 22956 003c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 22957 003e 4FEA0313 		lsl	r3, r3, #4
 22958 0042 7B82     		strh	r3, [r7, #18]	@ movhi
2755:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2756:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 22959              		.loc 1 2756 0
 22960 0044 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 22961 0046 23F44073 		bic	r3, r3, #768
 22962 004a 4FEA0353 		lsl	r3, r3, #20
 22963 004e 4FEA1353 		lsr	r3, r3, #20
 22964 0052 BB82     		strh	r3, [r7, #20]	@ movhi
2757:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 22965              		.loc 1 2757 0
 22966 0054 FB88     		ldrh	r3, [r7, #6]	@ movhi
 22967 0056 4FEA0333 		lsl	r3, r3, #12
 22968 005a 9AB2     		uxth	r2, r3
 22969 005c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 22970 005e 42EA0303 		orr	r3, r2, r3
 22971 0062 BB82     		strh	r3, [r7, #20]	@ movhi
2758:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 22972              		.loc 1 2758 0
 22973 0064 3B89     		ldrh	r3, [r7, #8]	@ movhi
 22974 0066 4FEA0323 		lsl	r3, r3, #8
 22975 006a 9AB2     		uxth	r2, r3
 22976 006c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 22977 006e 42EA0303 		orr	r3, r2, r3
 22978 0072 BB82     		strh	r3, [r7, #20]	@ movhi
2759:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
2760:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 22979              		.loc 1 2760 0
 22980 0074 FA68     		ldr	r2, [r7, #12]
 22981 0076 4FF43053 		mov	r3, #11264
 22982 007a C4F20103 		movt	r3, 16385
 22983 007e 9A42     		cmp	r2, r3
 22984 0080 1FD0     		beq	.L164
 22985              		.loc 1 2760 0 is_stmt 0 discriminator 1
 22986 0082 FA68     		ldr	r2, [r7, #12]
 22987 0084 4FF45053 		mov	r3, #13312
 22988 0088 C4F20103 		movt	r3, 16385
 22989 008c 9A42     		cmp	r2, r3
 22990 008e 18D0     		beq	.L164
 22991 0090 FB68     		ldr	r3, [r7, #12]
 22992 0092 B3F1804F 		cmp	r3, #1073741824
 22993 0096 14D0     		beq	.L164
 22994 0098 FA68     		ldr	r2, [r7, #12]
 22995 009a 4FF48063 		mov	r3, #1024
 22996 009e C4F20003 		movt	r3, 16384
 22997 00a2 9A42     		cmp	r2, r3
 22998 00a4 0DD0     		beq	.L164
 22999 00a6 FA68     		ldr	r2, [r7, #12]
 23000 00a8 4FF40063 		mov	r3, #2048
 23001 00ac C4F20003 		movt	r3, 16384
 23002 00b0 9A42     		cmp	r2, r3
 23003 00b2 06D0     		beq	.L164
2761:../target/stm32/stdperiph/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 23004              		.loc 1 2761 0 is_stmt 1
 23005 00b4 FA68     		ldr	r2, [r7, #12]
 23006 00b6 4FF44063 		mov	r3, #3072
 23007 00ba C4F20003 		movt	r3, 16384
 23008 00be 9A42     		cmp	r2, r3
 23009 00c0 0CD1     		bne	.L165
 23010              	.L164:
2762:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2763:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2764:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 23011              		.loc 1 2764 0
 23012 00c2 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23013 00c4 23F02003 		bic	r3, r3, #32
 23014 00c8 FB82     		strh	r3, [r7, #22]	@ movhi
2765:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 23015              		.loc 1 2765 0
 23016 00ca 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 23017 00cc FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23018 00ce 42EA0303 		orr	r3, r2, r3
 23019 00d2 9BB2     		uxth	r3, r3
 23020 00d4 43F01003 		orr	r3, r3, #16
 23021 00d8 FB82     		strh	r3, [r7, #22]	@ movhi
 23022 00da 0BE0     		b	.L166
 23023              	.L165:
2766:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2767:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2768:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2769:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2770:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 23024              		.loc 1 2770 0
 23025 00dc FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23026 00de 23F0A003 		bic	r3, r3, #160
 23027 00e2 FB82     		strh	r3, [r7, #22]	@ movhi
2771:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 23028              		.loc 1 2771 0
 23029 00e4 7A89     		ldrh	r2, [r7, #10]	@ movhi
 23030 00e6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23031 00e8 42EA0303 		orr	r3, r2, r3
 23032 00ec 9BB2     		uxth	r3, r3
 23033 00ee 43F01003 		orr	r3, r3, #16
 23034 00f2 FB82     		strh	r3, [r7, #22]	@ movhi
 23035              	.L166:
2772:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2773:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
2774:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2775:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 23036              		.loc 1 2775 0
 23037 00f4 FB68     		ldr	r3, [r7, #12]
 23038 00f6 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 23039 00f8 1A83     		strh	r2, [r3, #24]	@ movhi
2776:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 23040              		.loc 1 2776 0
 23041 00fa FB68     		ldr	r3, [r7, #12]
 23042 00fc FA8A     		ldrh	r2, [r7, #22]	@ movhi
 23043 00fe 1A84     		strh	r2, [r3, #32]	@ movhi
2777:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 23044              		.loc 1 2777 0
 23045 0100 07F11C07 		add	r7, r7, #28
 23046 0104 BD46     		mov	sp, r7
 23047 0106 80BC     		pop	{r7}
 23048 0108 7047     		bx	lr
 23049              		.cfi_endproc
 23050              	.LFE117:
 23052 010a 00BF     		.section	.text.TI3_Config,"ax",%progbits
 23053              		.align	2
 23054              		.thumb
 23055              		.thumb_func
 23057              	TI3_Config:
 23058              	.LFB118:
2778:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2779:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2780:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configure the TI3 as Input.
2781:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2782:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2783:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2784:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2785:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2786:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2787:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2788:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
2789:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
2790:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
2791:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2792:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2793:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2794:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2795:../target/stm32/stdperiph/src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2796:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2797:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 23059              		.loc 1 2797 0
 23060              		.cfi_startproc
 23061              		@ args = 0, pretend = 0, frame = 24
 23062              		@ frame_needed = 1, uses_anonymous_args = 0
 23063              		@ link register save eliminated.
 23064 0000 80B4     		push	{r7}
 23065              	.LCFI267:
 23066              		.cfi_def_cfa_offset 4
 23067 0002 87B0     		sub	sp, sp, #28
 23068              	.LCFI268:
 23069              		.cfi_def_cfa_offset 32
 23070 0004 00AF     		add	r7, sp, #0
 23071              		.cfi_offset 7, -4
 23072              	.LCFI269:
 23073              		.cfi_def_cfa_register 7
 23074 0006 F860     		str	r0, [r7, #12]
 23075 0008 7981     		strh	r1, [r7, #10]	@ movhi
 23076 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 23077 000c FB80     		strh	r3, [r7, #6]	@ movhi
2798:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 23078              		.loc 1 2798 0
 23079 000e 4FF00003 		mov	r3, #0
 23080 0012 BB82     		strh	r3, [r7, #20]	@ movhi
 23081 0014 4FF00003 		mov	r3, #0
 23082 0018 FB82     		strh	r3, [r7, #22]	@ movhi
 23083 001a 4FF00003 		mov	r3, #0
 23084 001e 7B82     		strh	r3, [r7, #18]	@ movhi
2799:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
2800:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 23085              		.loc 1 2800 0
 23086 0020 FB68     		ldr	r3, [r7, #12]
 23087 0022 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 23088 0024 9BB2     		uxth	r3, r3
 23089 0026 23F48073 		bic	r3, r3, #256
 23090 002a 9AB2     		uxth	r2, r3
 23091 002c FB68     		ldr	r3, [r7, #12]
 23092 002e 1A84     		strh	r2, [r3, #32]	@ movhi
2801:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 23093              		.loc 1 2801 0
 23094 0030 FB68     		ldr	r3, [r7, #12]
 23095 0032 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 23096 0034 BB82     		strh	r3, [r7, #20]	@ movhi
2802:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 23097              		.loc 1 2802 0
 23098 0036 FB68     		ldr	r3, [r7, #12]
 23099 0038 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 23100 003a FB82     		strh	r3, [r7, #22]	@ movhi
2803:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 23101              		.loc 1 2803 0
 23102 003c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 23103 003e 4FEA0323 		lsl	r3, r3, #8
 23104 0042 7B82     		strh	r3, [r7, #18]	@ movhi
2804:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2805:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2
 23105              		.loc 1 2805 0
 23106 0044 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 23107 0046 23F0F303 		bic	r3, r3, #243
 23108 004a BB82     		strh	r3, [r7, #20]	@ movhi
2806:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 23109              		.loc 1 2806 0
 23110 004c FB88     		ldrh	r3, [r7, #6]	@ movhi
 23111 004e 4FEA0313 		lsl	r3, r3, #4
 23112 0052 9AB2     		uxth	r2, r3
 23113 0054 3B89     		ldrh	r3, [r7, #8]	@ movhi
 23114 0056 42EA0303 		orr	r3, r2, r3
 23115 005a 9AB2     		uxth	r2, r3
 23116 005c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 23117 005e 42EA0303 		orr	r3, r2, r3
 23118 0062 BB82     		strh	r3, [r7, #20]	@ movhi
2807:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     
2808:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 23119              		.loc 1 2808 0
 23120 0064 FA68     		ldr	r2, [r7, #12]
 23121 0066 4FF43053 		mov	r3, #11264
 23122 006a C4F20103 		movt	r3, 16385
 23123 006e 9A42     		cmp	r2, r3
 23124 0070 1FD0     		beq	.L168
 23125              		.loc 1 2808 0 is_stmt 0 discriminator 1
 23126 0072 FA68     		ldr	r2, [r7, #12]
 23127 0074 4FF45053 		mov	r3, #13312
 23128 0078 C4F20103 		movt	r3, 16385
 23129 007c 9A42     		cmp	r2, r3
 23130 007e 18D0     		beq	.L168
 23131 0080 FB68     		ldr	r3, [r7, #12]
 23132 0082 B3F1804F 		cmp	r3, #1073741824
 23133 0086 14D0     		beq	.L168
 23134 0088 FA68     		ldr	r2, [r7, #12]
 23135 008a 4FF48063 		mov	r3, #1024
 23136 008e C4F20003 		movt	r3, 16384
 23137 0092 9A42     		cmp	r2, r3
 23138 0094 0DD0     		beq	.L168
 23139 0096 FA68     		ldr	r2, [r7, #12]
 23140 0098 4FF40063 		mov	r3, #2048
 23141 009c C4F20003 		movt	r3, 16384
 23142 00a0 9A42     		cmp	r2, r3
 23143 00a2 06D0     		beq	.L168
2809:../target/stm32/stdperiph/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 23144              		.loc 1 2809 0 is_stmt 1
 23145 00a4 FA68     		ldr	r2, [r7, #12]
 23146 00a6 4FF44063 		mov	r3, #3072
 23147 00aa C4F20003 		movt	r3, 16384
 23148 00ae 9A42     		cmp	r2, r3
 23149 00b0 0CD1     		bne	.L169
 23150              	.L168:
2810:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2811:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2812:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 23151              		.loc 1 2812 0
 23152 00b2 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23153 00b4 23F40073 		bic	r3, r3, #512
 23154 00b8 FB82     		strh	r3, [r7, #22]	@ movhi
2813:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 23155              		.loc 1 2813 0
 23156 00ba 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 23157 00bc FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23158 00be 42EA0303 		orr	r3, r2, r3
 23159 00c2 9BB2     		uxth	r3, r3
 23160 00c4 43F48073 		orr	r3, r3, #256
 23161 00c8 FB82     		strh	r3, [r7, #22]	@ movhi
 23162 00ca 0BE0     		b	.L170
 23163              	.L169:
2814:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2815:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2816:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2817:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2818:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 23164              		.loc 1 2818 0
 23165 00cc FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23166 00ce 23F42063 		bic	r3, r3, #2560
 23167 00d2 FB82     		strh	r3, [r7, #22]	@ movhi
2819:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 23168              		.loc 1 2819 0
 23169 00d4 7A89     		ldrh	r2, [r7, #10]	@ movhi
 23170 00d6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23171 00d8 42EA0303 		orr	r3, r2, r3
 23172 00dc 9BB2     		uxth	r3, r3
 23173 00de 43F48073 		orr	r3, r3, #256
 23174 00e2 FB82     		strh	r3, [r7, #22]	@ movhi
 23175              	.L170:
2820:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2821:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
2822:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2823:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 23176              		.loc 1 2823 0
 23177 00e4 FB68     		ldr	r3, [r7, #12]
 23178 00e6 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 23179 00e8 9A83     		strh	r2, [r3, #28]	@ movhi
2824:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 23180              		.loc 1 2824 0
 23181 00ea FB68     		ldr	r3, [r7, #12]
 23182 00ec FA8A     		ldrh	r2, [r7, #22]	@ movhi
 23183 00ee 1A84     		strh	r2, [r3, #32]	@ movhi
2825:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 23184              		.loc 1 2825 0
 23185 00f0 07F11C07 		add	r7, r7, #28
 23186 00f4 BD46     		mov	sp, r7
 23187 00f6 80BC     		pop	{r7}
 23188 00f8 7047     		bx	lr
 23189              		.cfi_endproc
 23190              	.LFE118:
 23192 00fa 00BF     		.section	.text.TI4_Config,"ax",%progbits
 23193              		.align	2
 23194              		.thumb
 23195              		.thumb_func
 23197              	TI4_Config:
 23198              	.LFB119:
2826:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2827:../target/stm32/stdperiph/src/stm32f10x_tim.c **** /**
2828:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @brief  Configure the TI4 as Input.
2829:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2830:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2831:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2832:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2833:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2834:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2835:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2836:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
2837:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
2838:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
2839:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2840:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2841:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   * @retval None
2842:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   */
2843:../target/stm32/stdperiph/src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2844:../target/stm32/stdperiph/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2845:../target/stm32/stdperiph/src/stm32f10x_tim.c **** {
 23199              		.loc 1 2845 0
 23200              		.cfi_startproc
 23201              		@ args = 0, pretend = 0, frame = 24
 23202              		@ frame_needed = 1, uses_anonymous_args = 0
 23203              		@ link register save eliminated.
 23204 0000 80B4     		push	{r7}
 23205              	.LCFI270:
 23206              		.cfi_def_cfa_offset 4
 23207 0002 87B0     		sub	sp, sp, #28
 23208              	.LCFI271:
 23209              		.cfi_def_cfa_offset 32
 23210 0004 00AF     		add	r7, sp, #0
 23211              		.cfi_offset 7, -4
 23212              	.LCFI272:
 23213              		.cfi_def_cfa_register 7
 23214 0006 F860     		str	r0, [r7, #12]
 23215 0008 7981     		strh	r1, [r7, #10]	@ movhi
 23216 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 23217 000c FB80     		strh	r3, [r7, #6]	@ movhi
2846:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 23218              		.loc 1 2846 0
 23219 000e 4FF00003 		mov	r3, #0
 23220 0012 BB82     		strh	r3, [r7, #20]	@ movhi
 23221 0014 4FF00003 		mov	r3, #0
 23222 0018 FB82     		strh	r3, [r7, #22]	@ movhi
 23223 001a 4FF00003 		mov	r3, #0
 23224 001e 7B82     		strh	r3, [r7, #18]	@ movhi
2847:../target/stm32/stdperiph/src/stm32f10x_tim.c **** 
2848:../target/stm32/stdperiph/src/stm32f10x_tim.c ****    /* Disable the Channel 4: Reset the CC4E Bit */
2849:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 23225              		.loc 1 2849 0
 23226 0020 FB68     		ldr	r3, [r7, #12]
 23227 0022 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 23228 0024 9BB2     		uxth	r3, r3
 23229 0026 23F48053 		bic	r3, r3, #4096
 23230 002a 9AB2     		uxth	r2, r3
 23231 002c FB68     		ldr	r3, [r7, #12]
 23232 002e 1A84     		strh	r2, [r3, #32]	@ movhi
2850:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 23233              		.loc 1 2850 0
 23234 0030 FB68     		ldr	r3, [r7, #12]
 23235 0032 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 23236 0034 BB82     		strh	r3, [r7, #20]	@ movhi
2851:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 23237              		.loc 1 2851 0
 23238 0036 FB68     		ldr	r3, [r7, #12]
 23239 0038 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 23240 003a FB82     		strh	r3, [r7, #22]	@ movhi
2852:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 23241              		.loc 1 2852 0
 23242 003c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 23243 003e 4FEA0333 		lsl	r3, r3, #12
 23244 0042 7B82     		strh	r3, [r7, #18]	@ movhi
2853:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2854:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_I
 23245              		.loc 1 2854 0
 23246 0044 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 23247 0046 23F44073 		bic	r3, r3, #768
 23248 004a 4FEA0353 		lsl	r3, r3, #20
 23249 004e 4FEA1353 		lsr	r3, r3, #20
 23250 0052 BB82     		strh	r3, [r7, #20]	@ movhi
2855:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 23251              		.loc 1 2855 0
 23252 0054 3B89     		ldrh	r3, [r7, #8]	@ movhi
 23253 0056 4FEA0323 		lsl	r3, r3, #8
 23254 005a 9AB2     		uxth	r2, r3
 23255 005c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 23256 005e 42EA0303 		orr	r3, r2, r3
 23257 0062 BB82     		strh	r3, [r7, #20]	@ movhi
2856:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 23258              		.loc 1 2856 0
 23259 0064 FB88     		ldrh	r3, [r7, #6]	@ movhi
 23260 0066 4FEA0333 		lsl	r3, r3, #12
 23261 006a 9AB2     		uxth	r2, r3
 23262 006c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 23263 006e 42EA0303 		orr	r3, r2, r3
 23264 0072 BB82     		strh	r3, [r7, #20]	@ movhi
2857:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   
2858:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 23265              		.loc 1 2858 0
 23266 0074 FA68     		ldr	r2, [r7, #12]
 23267 0076 4FF43053 		mov	r3, #11264
 23268 007a C4F20103 		movt	r3, 16385
 23269 007e 9A42     		cmp	r2, r3
 23270 0080 1FD0     		beq	.L172
 23271              		.loc 1 2858 0 is_stmt 0 discriminator 1
 23272 0082 FA68     		ldr	r2, [r7, #12]
 23273 0084 4FF45053 		mov	r3, #13312
 23274 0088 C4F20103 		movt	r3, 16385
 23275 008c 9A42     		cmp	r2, r3
 23276 008e 18D0     		beq	.L172
 23277 0090 FB68     		ldr	r3, [r7, #12]
 23278 0092 B3F1804F 		cmp	r3, #1073741824
 23279 0096 14D0     		beq	.L172
 23280 0098 FA68     		ldr	r2, [r7, #12]
 23281 009a 4FF48063 		mov	r3, #1024
 23282 009e C4F20003 		movt	r3, 16384
 23283 00a2 9A42     		cmp	r2, r3
 23284 00a4 0DD0     		beq	.L172
 23285 00a6 FA68     		ldr	r2, [r7, #12]
 23286 00a8 4FF40063 		mov	r3, #2048
 23287 00ac C4F20003 		movt	r3, 16384
 23288 00b0 9A42     		cmp	r2, r3
 23289 00b2 06D0     		beq	.L172
2859:../target/stm32/stdperiph/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 23290              		.loc 1 2859 0 is_stmt 1
 23291 00b4 FA68     		ldr	r2, [r7, #12]
 23292 00b6 4FF44063 		mov	r3, #3072
 23293 00ba C4F20003 		movt	r3, 16384
 23294 00be 9A42     		cmp	r2, r3
 23295 00c0 0CD1     		bne	.L173
 23296              	.L172:
2860:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2861:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2862:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 23297              		.loc 1 2862 0
 23298 00c2 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23299 00c4 23F40053 		bic	r3, r3, #8192
 23300 00c8 FB82     		strh	r3, [r7, #22]	@ movhi
2863:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 23301              		.loc 1 2863 0
 23302 00ca 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 23303 00cc FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23304 00ce 42EA0303 		orr	r3, r2, r3
 23305 00d2 9BB2     		uxth	r3, r3
 23306 00d4 43F48053 		orr	r3, r3, #4096
 23307 00d8 FB82     		strh	r3, [r7, #22]	@ movhi
 23308 00da 0FE0     		b	.L174
 23309              	.L173:
2864:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2865:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   else
2866:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   {
2867:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2868:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 23310              		.loc 1 2868 0
 23311 00dc FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23312 00de 23F40073 		bic	r3, r3, #512
 23313 00e2 4FEA4343 		lsl	r3, r3, #17
 23314 00e6 4FEA5343 		lsr	r3, r3, #17
 23315 00ea FB82     		strh	r3, [r7, #22]	@ movhi
2869:../target/stm32/stdperiph/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 23316              		.loc 1 2869 0
 23317 00ec 7A89     		ldrh	r2, [r7, #10]	@ movhi
 23318 00ee FB8A     		ldrh	r3, [r7, #22]	@ movhi
 23319 00f0 42EA0303 		orr	r3, r2, r3
 23320 00f4 9BB2     		uxth	r3, r3
 23321 00f6 43F48053 		orr	r3, r3, #4096
 23322 00fa FB82     		strh	r3, [r7, #22]	@ movhi
 23323              	.L174:
2870:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   }
2871:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2872:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 23324              		.loc 1 2872 0
 23325 00fc FB68     		ldr	r3, [r7, #12]
 23326 00fe BA8A     		ldrh	r2, [r7, #20]	@ movhi
 23327 0100 9A83     		strh	r2, [r3, #28]	@ movhi
2873:../target/stm32/stdperiph/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 23328              		.loc 1 2873 0
 23329 0102 FB68     		ldr	r3, [r7, #12]
 23330 0104 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 23331 0106 1A84     		strh	r2, [r3, #32]	@ movhi
2874:../target/stm32/stdperiph/src/stm32f10x_tim.c **** }
 23332              		.loc 1 2874 0
 23333 0108 07F11C07 		add	r7, r7, #28
 23334 010c BD46     		mov	sp, r7
 23335 010e 80BC     		pop	{r7}
 23336 0110 7047     		bx	lr
 23337              		.cfi_endproc
 23338              	.LFE119:
 23340 0112 00BF     		.text
 23341              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
     /tmp/ccSzqN0Q.s:17127  .text.TIM_DeInit:00000000 $t
     /tmp/ccSzqN0Q.s:17132  .text.TIM_DeInit:00000000 TIM_DeInit
     /tmp/ccSzqN0Q.s:17427  .text.TIM_TimeBaseInit:00000000 $t
     /tmp/ccSzqN0Q.s:17432  .text.TIM_TimeBaseInit:00000000 TIM_TimeBaseInit
     /tmp/ccSzqN0Q.s:17586  .text.TIM_OC1Init:00000000 $t
     /tmp/ccSzqN0Q.s:17591  .text.TIM_OC1Init:00000000 TIM_OC1Init
     /tmp/ccSzqN0Q.s:17763  .text.TIM_OC2Init:00000000 $t
     /tmp/ccSzqN0Q.s:17768  .text.TIM_OC2Init:00000000 TIM_OC2Init
     /tmp/ccSzqN0Q.s:17938  .text.TIM_OC3Init:00000000 $t
     /tmp/ccSzqN0Q.s:17943  .text.TIM_OC3Init:00000000 TIM_OC3Init
     /tmp/ccSzqN0Q.s:18111  .text.TIM_OC4Init:00000000 $t
     /tmp/ccSzqN0Q.s:18116  .text.TIM_OC4Init:00000000 TIM_OC4Init
     /tmp/ccSzqN0Q.s:18250  .text.TIM_ICInit:00000000 $t
     /tmp/ccSzqN0Q.s:18255  .text.TIM_ICInit:00000000 TIM_ICInit
     /tmp/ccSzqN0Q.s:22777  .text.TI1_Config:00000000 TI1_Config
     /tmp/ccSzqN0Q.s:22083  .text.TIM_SetIC1Prescaler:00000000 TIM_SetIC1Prescaler
     /tmp/ccSzqN0Q.s:22911  .text.TI2_Config:00000000 TI2_Config
     /tmp/ccSzqN0Q.s:22134  .text.TIM_SetIC2Prescaler:00000000 TIM_SetIC2Prescaler
     /tmp/ccSzqN0Q.s:23057  .text.TI3_Config:00000000 TI3_Config
     /tmp/ccSzqN0Q.s:22187  .text.TIM_SetIC3Prescaler:00000000 TIM_SetIC3Prescaler
     /tmp/ccSzqN0Q.s:23197  .text.TI4_Config:00000000 TI4_Config
     /tmp/ccSzqN0Q.s:22238  .text.TIM_SetIC4Prescaler:00000000 TIM_SetIC4Prescaler
     /tmp/ccSzqN0Q.s:18380  .text.TIM_PWMIConfig:00000000 $t
     /tmp/ccSzqN0Q.s:18385  .text.TIM_PWMIConfig:00000000 TIM_PWMIConfig
     /tmp/ccSzqN0Q.s:18514  .text.TIM_BDTRConfig:00000000 $t
     /tmp/ccSzqN0Q.s:18519  .text.TIM_BDTRConfig:00000000 TIM_BDTRConfig
     /tmp/ccSzqN0Q.s:18586  .text.TIM_TimeBaseStructInit:00000000 $t
     /tmp/ccSzqN0Q.s:18591  .text.TIM_TimeBaseStructInit:00000000 TIM_TimeBaseStructInit
     /tmp/ccSzqN0Q.s:18638  .text.TIM_OCStructInit:00000000 $t
     /tmp/ccSzqN0Q.s:18643  .text.TIM_OCStructInit:00000000 TIM_OCStructInit
     /tmp/ccSzqN0Q.s:18702  .text.TIM_ICStructInit:00000000 $t
     /tmp/ccSzqN0Q.s:18707  .text.TIM_ICStructInit:00000000 TIM_ICStructInit
     /tmp/ccSzqN0Q.s:18754  .text.TIM_BDTRStructInit:00000000 $t
     /tmp/ccSzqN0Q.s:18759  .text.TIM_BDTRStructInit:00000000 TIM_BDTRStructInit
     /tmp/ccSzqN0Q.s:18814  .text.TIM_Cmd:00000000 $t
     /tmp/ccSzqN0Q.s:18819  .text.TIM_Cmd:00000000 TIM_Cmd
     /tmp/ccSzqN0Q.s:18871  .text.TIM_CtrlPWMOutputs:00000000 $t
     /tmp/ccSzqN0Q.s:18876  .text.TIM_CtrlPWMOutputs:00000000 TIM_CtrlPWMOutputs
     /tmp/ccSzqN0Q.s:18930  .text.TIM_ITConfig:00000000 $t
     /tmp/ccSzqN0Q.s:18935  .text.TIM_ITConfig:00000000 TIM_ITConfig
     /tmp/ccSzqN0Q.s:18993  .text.TIM_GenerateEvent:00000000 $t
     /tmp/ccSzqN0Q.s:18998  .text.TIM_GenerateEvent:00000000 TIM_GenerateEvent
     /tmp/ccSzqN0Q.s:19031  .text.TIM_DMAConfig:00000000 $t
     /tmp/ccSzqN0Q.s:19036  .text.TIM_DMAConfig:00000000 TIM_DMAConfig
     /tmp/ccSzqN0Q.s:19074  .text.TIM_DMACmd:00000000 $t
     /tmp/ccSzqN0Q.s:19079  .text.TIM_DMACmd:00000000 TIM_DMACmd
     /tmp/ccSzqN0Q.s:19137  .text.TIM_InternalClockConfig:00000000 $t
     /tmp/ccSzqN0Q.s:19142  .text.TIM_InternalClockConfig:00000000 TIM_InternalClockConfig
     /tmp/ccSzqN0Q.s:19177  .text.TIM_ITRxExternalClockConfig:00000000 $t
     /tmp/ccSzqN0Q.s:19182  .text.TIM_ITRxExternalClockConfig:00000000 TIM_ITRxExternalClockConfig
     /tmp/ccSzqN0Q.s:19572  .text.TIM_SelectInputTrigger:00000000 TIM_SelectInputTrigger
     /tmp/ccSzqN0Q.s:19223  .text.TIM_TIxExternalClockConfig:00000000 $t
     /tmp/ccSzqN0Q.s:19228  .text.TIM_TIxExternalClockConfig:00000000 TIM_TIxExternalClockConfig
     /tmp/ccSzqN0Q.s:19291  .text.TIM_ETRClockMode1Config:00000000 $t
     /tmp/ccSzqN0Q.s:19296  .text.TIM_ETRClockMode1Config:00000000 TIM_ETRClockMode1Config
     /tmp/ccSzqN0Q.s:19411  .text.TIM_ETRConfig:00000000 TIM_ETRConfig
     /tmp/ccSzqN0Q.s:19358  .text.TIM_ETRClockMode2Config:00000000 $t
     /tmp/ccSzqN0Q.s:19363  .text.TIM_ETRClockMode2Config:00000000 TIM_ETRClockMode2Config
     /tmp/ccSzqN0Q.s:19406  .text.TIM_ETRConfig:00000000 $t
     /tmp/ccSzqN0Q.s:19469  .text.TIM_PrescalerConfig:00000000 $t
     /tmp/ccSzqN0Q.s:19474  .text.TIM_PrescalerConfig:00000000 TIM_PrescalerConfig
     /tmp/ccSzqN0Q.s:19513  .text.TIM_CounterModeConfig:00000000 $t
     /tmp/ccSzqN0Q.s:19518  .text.TIM_CounterModeConfig:00000000 TIM_CounterModeConfig
     /tmp/ccSzqN0Q.s:19567  .text.TIM_SelectInputTrigger:00000000 $t
     /tmp/ccSzqN0Q.s:19621  .text.TIM_EncoderInterfaceConfig:00000000 $t
     /tmp/ccSzqN0Q.s:19626  .text.TIM_EncoderInterfaceConfig:00000000 TIM_EncoderInterfaceConfig
     /tmp/ccSzqN0Q.s:19722  .text.TIM_ForcedOC1Config:00000000 $t
     /tmp/ccSzqN0Q.s:19727  .text.TIM_ForcedOC1Config:00000000 TIM_ForcedOC1Config
     /tmp/ccSzqN0Q.s:19776  .text.TIM_ForcedOC2Config:00000000 $t
     /tmp/ccSzqN0Q.s:19781  .text.TIM_ForcedOC2Config:00000000 TIM_ForcedOC2Config
     /tmp/ccSzqN0Q.s:19832  .text.TIM_ForcedOC3Config:00000000 $t
     /tmp/ccSzqN0Q.s:19837  .text.TIM_ForcedOC3Config:00000000 TIM_ForcedOC3Config
     /tmp/ccSzqN0Q.s:19886  .text.TIM_ForcedOC4Config:00000000 $t
     /tmp/ccSzqN0Q.s:19891  .text.TIM_ForcedOC4Config:00000000 TIM_ForcedOC4Config
     /tmp/ccSzqN0Q.s:19942  .text.TIM_ARRPreloadConfig:00000000 $t
     /tmp/ccSzqN0Q.s:19947  .text.TIM_ARRPreloadConfig:00000000 TIM_ARRPreloadConfig
     /tmp/ccSzqN0Q.s:19999  .text.TIM_SelectCOM:00000000 $t
     /tmp/ccSzqN0Q.s:20004  .text.TIM_SelectCOM:00000000 TIM_SelectCOM
     /tmp/ccSzqN0Q.s:20056  .text.TIM_SelectCCDMA:00000000 $t
     /tmp/ccSzqN0Q.s:20061  .text.TIM_SelectCCDMA:00000000 TIM_SelectCCDMA
     /tmp/ccSzqN0Q.s:20113  .text.TIM_CCPreloadControl:00000000 $t
     /tmp/ccSzqN0Q.s:20118  .text.TIM_CCPreloadControl:00000000 TIM_CCPreloadControl
     /tmp/ccSzqN0Q.s:20170  .text.TIM_OC1PreloadConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20175  .text.TIM_OC1PreloadConfig:00000000 TIM_OC1PreloadConfig
     /tmp/ccSzqN0Q.s:20224  .text.TIM_OC2PreloadConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20229  .text.TIM_OC2PreloadConfig:00000000 TIM_OC2PreloadConfig
     /tmp/ccSzqN0Q.s:20280  .text.TIM_OC3PreloadConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20285  .text.TIM_OC3PreloadConfig:00000000 TIM_OC3PreloadConfig
     /tmp/ccSzqN0Q.s:20334  .text.TIM_OC4PreloadConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20339  .text.TIM_OC4PreloadConfig:00000000 TIM_OC4PreloadConfig
     /tmp/ccSzqN0Q.s:20390  .text.TIM_OC1FastConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20395  .text.TIM_OC1FastConfig:00000000 TIM_OC1FastConfig
     /tmp/ccSzqN0Q.s:20444  .text.TIM_OC2FastConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20449  .text.TIM_OC2FastConfig:00000000 TIM_OC2FastConfig
     /tmp/ccSzqN0Q.s:20500  .text.TIM_OC3FastConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20505  .text.TIM_OC3FastConfig:00000000 TIM_OC3FastConfig
     /tmp/ccSzqN0Q.s:20554  .text.TIM_OC4FastConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20559  .text.TIM_OC4FastConfig:00000000 TIM_OC4FastConfig
     /tmp/ccSzqN0Q.s:20610  .text.TIM_ClearOC1Ref:00000000 $t
     /tmp/ccSzqN0Q.s:20615  .text.TIM_ClearOC1Ref:00000000 TIM_ClearOC1Ref
     /tmp/ccSzqN0Q.s:20664  .text.TIM_ClearOC2Ref:00000000 $t
     /tmp/ccSzqN0Q.s:20669  .text.TIM_ClearOC2Ref:00000000 TIM_ClearOC2Ref
     /tmp/ccSzqN0Q.s:20721  .text.TIM_ClearOC3Ref:00000000 $t
     /tmp/ccSzqN0Q.s:20726  .text.TIM_ClearOC3Ref:00000000 TIM_ClearOC3Ref
     /tmp/ccSzqN0Q.s:20775  .text.TIM_ClearOC4Ref:00000000 $t
     /tmp/ccSzqN0Q.s:20780  .text.TIM_ClearOC4Ref:00000000 TIM_ClearOC4Ref
     /tmp/ccSzqN0Q.s:20832  .text.TIM_OC1PolarityConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20837  .text.TIM_OC1PolarityConfig:00000000 TIM_OC1PolarityConfig
     /tmp/ccSzqN0Q.s:20886  .text.TIM_OC1NPolarityConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20891  .text.TIM_OC1NPolarityConfig:00000000 TIM_OC1NPolarityConfig
     /tmp/ccSzqN0Q.s:20940  .text.TIM_OC2PolarityConfig:00000000 $t
     /tmp/ccSzqN0Q.s:20945  .text.TIM_OC2PolarityConfig:00000000 TIM_OC2PolarityConfig
     /tmp/ccSzqN0Q.s:20996  .text.TIM_OC2NPolarityConfig:00000000 $t
     /tmp/ccSzqN0Q.s:21001  .text.TIM_OC2NPolarityConfig:00000000 TIM_OC2NPolarityConfig
     /tmp/ccSzqN0Q.s:21052  .text.TIM_OC3PolarityConfig:00000000 $t
     /tmp/ccSzqN0Q.s:21057  .text.TIM_OC3PolarityConfig:00000000 TIM_OC3PolarityConfig
     /tmp/ccSzqN0Q.s:21108  .text.TIM_OC3NPolarityConfig:00000000 $t
     /tmp/ccSzqN0Q.s:21113  .text.TIM_OC3NPolarityConfig:00000000 TIM_OC3NPolarityConfig
     /tmp/ccSzqN0Q.s:21164  .text.TIM_OC4PolarityConfig:00000000 $t
     /tmp/ccSzqN0Q.s:21169  .text.TIM_OC4PolarityConfig:00000000 TIM_OC4PolarityConfig
     /tmp/ccSzqN0Q.s:21220  .text.TIM_CCxCmd:00000000 $t
     /tmp/ccSzqN0Q.s:21225  .text.TIM_CCxCmd:00000000 TIM_CCxCmd
     /tmp/ccSzqN0Q.s:21287  .text.TIM_CCxNCmd:00000000 $t
     /tmp/ccSzqN0Q.s:21292  .text.TIM_CCxNCmd:00000000 TIM_CCxNCmd
     /tmp/ccSzqN0Q.s:21354  .text.TIM_SelectOCxM:00000000 $t
     /tmp/ccSzqN0Q.s:21359  .text.TIM_SelectOCxM:00000000 TIM_SelectOCxM
     /tmp/ccSzqN0Q.s:21475  .text.TIM_UpdateDisableConfig:00000000 $t
     /tmp/ccSzqN0Q.s:21480  .text.TIM_UpdateDisableConfig:00000000 TIM_UpdateDisableConfig
     /tmp/ccSzqN0Q.s:21532  .text.TIM_UpdateRequestConfig:00000000 $t
     /tmp/ccSzqN0Q.s:21537  .text.TIM_UpdateRequestConfig:00000000 TIM_UpdateRequestConfig
     /tmp/ccSzqN0Q.s:21589  .text.TIM_SelectHallSensor:00000000 $t
     /tmp/ccSzqN0Q.s:21594  .text.TIM_SelectHallSensor:00000000 TIM_SelectHallSensor
     /tmp/ccSzqN0Q.s:21646  .text.TIM_SelectOnePulseMode:00000000 $t
     /tmp/ccSzqN0Q.s:21651  .text.TIM_SelectOnePulseMode:00000000 TIM_SelectOnePulseMode
     /tmp/ccSzqN0Q.s:21697  .text.TIM_SelectOutputTrigger:00000000 $t
     /tmp/ccSzqN0Q.s:21702  .text.TIM_SelectOutputTrigger:00000000 TIM_SelectOutputTrigger
     /tmp/ccSzqN0Q.s:21748  .text.TIM_SelectSlaveMode:00000000 $t
     /tmp/ccSzqN0Q.s:21753  .text.TIM_SelectSlaveMode:00000000 TIM_SelectSlaveMode
     /tmp/ccSzqN0Q.s:21799  .text.TIM_SelectMasterSlaveMode:00000000 $t
     /tmp/ccSzqN0Q.s:21804  .text.TIM_SelectMasterSlaveMode:00000000 TIM_SelectMasterSlaveMode
     /tmp/ccSzqN0Q.s:21850  .text.TIM_SetCounter:00000000 $t
     /tmp/ccSzqN0Q.s:21855  .text.TIM_SetCounter:00000000 TIM_SetCounter
     /tmp/ccSzqN0Q.s:21888  .text.TIM_SetAutoreload:00000000 $t
     /tmp/ccSzqN0Q.s:21893  .text.TIM_SetAutoreload:00000000 TIM_SetAutoreload
     /tmp/ccSzqN0Q.s:21926  .text.TIM_SetCompare1:00000000 $t
     /tmp/ccSzqN0Q.s:21931  .text.TIM_SetCompare1:00000000 TIM_SetCompare1
     /tmp/ccSzqN0Q.s:21964  .text.TIM_SetCompare2:00000000 $t
     /tmp/ccSzqN0Q.s:21969  .text.TIM_SetCompare2:00000000 TIM_SetCompare2
     /tmp/ccSzqN0Q.s:22002  .text.TIM_SetCompare3:00000000 $t
     /tmp/ccSzqN0Q.s:22007  .text.TIM_SetCompare3:00000000 TIM_SetCompare3
     /tmp/ccSzqN0Q.s:22040  .text.TIM_SetCompare4:00000000 $t
     /tmp/ccSzqN0Q.s:22045  .text.TIM_SetCompare4:00000000 TIM_SetCompare4
     /tmp/ccSzqN0Q.s:22078  .text.TIM_SetIC1Prescaler:00000000 $t
     /tmp/ccSzqN0Q.s:22129  .text.TIM_SetIC2Prescaler:00000000 $t
     /tmp/ccSzqN0Q.s:22182  .text.TIM_SetIC3Prescaler:00000000 $t
     /tmp/ccSzqN0Q.s:22233  .text.TIM_SetIC4Prescaler:00000000 $t
     /tmp/ccSzqN0Q.s:22286  .text.TIM_SetClockDivision:00000000 $t
     /tmp/ccSzqN0Q.s:22291  .text.TIM_SetClockDivision:00000000 TIM_SetClockDivision
     /tmp/ccSzqN0Q.s:22337  .text.TIM_GetCapture1:00000000 $t
     /tmp/ccSzqN0Q.s:22342  .text.TIM_GetCapture1:00000000 TIM_GetCapture1
     /tmp/ccSzqN0Q.s:22374  .text.TIM_GetCapture2:00000000 $t
     /tmp/ccSzqN0Q.s:22379  .text.TIM_GetCapture2:00000000 TIM_GetCapture2
     /tmp/ccSzqN0Q.s:22411  .text.TIM_GetCapture3:00000000 $t
     /tmp/ccSzqN0Q.s:22416  .text.TIM_GetCapture3:00000000 TIM_GetCapture3
     /tmp/ccSzqN0Q.s:22448  .text.TIM_GetCapture4:00000000 $t
     /tmp/ccSzqN0Q.s:22453  .text.TIM_GetCapture4:00000000 TIM_GetCapture4
     /tmp/ccSzqN0Q.s:22485  .text.TIM_GetCounter:00000000 $t
     /tmp/ccSzqN0Q.s:22490  .text.TIM_GetCounter:00000000 TIM_GetCounter
     /tmp/ccSzqN0Q.s:22522  .text.TIM_GetPrescaler:00000000 $t
     /tmp/ccSzqN0Q.s:22527  .text.TIM_GetPrescaler:00000000 TIM_GetPrescaler
     /tmp/ccSzqN0Q.s:22559  .text.TIM_GetFlagStatus:00000000 $t
     /tmp/ccSzqN0Q.s:22564  .text.TIM_GetFlagStatus:00000000 TIM_GetFlagStatus
     /tmp/ccSzqN0Q.s:22617  .text.TIM_ClearFlag:00000000 $t
     /tmp/ccSzqN0Q.s:22622  .text.TIM_ClearFlag:00000000 TIM_ClearFlag
     /tmp/ccSzqN0Q.s:22657  .text.TIM_GetITStatus:00000000 $t
     /tmp/ccSzqN0Q.s:22662  .text.TIM_GetITStatus:00000000 TIM_GetITStatus
     /tmp/ccSzqN0Q.s:22733  .text.TIM_ClearITPendingBit:00000000 $t
     /tmp/ccSzqN0Q.s:22738  .text.TIM_ClearITPendingBit:00000000 TIM_ClearITPendingBit
     /tmp/ccSzqN0Q.s:22773  .text.TI1_Config:00000000 $t
     /tmp/ccSzqN0Q.s:22907  .text.TI2_Config:00000000 $t
     /tmp/ccSzqN0Q.s:23053  .text.TI3_Config:00000000 $t
     /tmp/ccSzqN0Q.s:23193  .text.TI4_Config:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
