// Seed: 4119918524
module module_0 (
    input uwire id_0,
    input wor id_1,
    output supply0 id_2,
    output wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply0 module_0,
    output wire id_7,
    input wand id_8,
    input tri id_9,
    output tri0 id_10,
    input wire id_11,
    input tri0 id_12,
    input supply0 id_13,
    output supply0 id_14,
    output wire id_15,
    input wire id_16
);
  wire id_18, id_19, id_20, id_21;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd77,
    parameter id_7  = 32'd56
) (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    output tri id_4,
    input tri1 id_5,
    input wire id_6,
    input tri _id_7,
    output tri0 id_8,
    input tri id_9,
    output wire id_10,
    input tri0 id_11
);
  wire [id_7  <  -1  +  id_7 : -1] id_13;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_8,
      id_4,
      id_4,
      id_11,
      id_3,
      id_2,
      id_11,
      id_0,
      id_10,
      id_1,
      id_1,
      id_6,
      id_10,
      id_4,
      id_5
  );
  genvar _id_14;
  assign id_2 = id_0 == id_0 / id_11;
  integer id_15;
  tri0 id_16 = id_15 < id_11;
  logic [1 : id_14] id_17, id_18;
  assign id_17 = id_1;
endmodule
