<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for perb subsystem moredump
  Chip hash: 61b8


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com ../Registers.xsd"
  name="perb">
  <block name="bt_bb_bsp" comment="Bluetooth radio control/status registers">
    <register addr="41300000" rw_flags="R" width="4" name="BT_CLKGEN_SYSTEM_TIME" comment="The current microsecond system time."/>
    <register addr="41300004" rw_flags="R" width="4" name="BT_DEBUG" comment="BT Debug readback."/>
    <register addr="41300008" rw_flags="RW" width="1" name="BT_DEBUG_MUX" comment="BT Debug Mux Selection."/>
    <register addr="4130000c" rw_flags="RW" width="4" name="BT_WBREE_CONFIG" comment="Enables Wibree featues."/>
    <register addr="41300010" rw_flags="RW" width="4" name="BT_WBREE_CONFIG_EXT" comment="Extra Wibree controls."/>
    <register addr="41300014" rw_flags="RW" width="1" name="BT_WBREE_2M_PREAMB_EN" comment="Enable BLE 2MB double length pre-amble, this is an option in case its done on RFIC"/>
    <register addr="41300018" rw_flags="RW" width="4" name="BT_WBREE_CONFIG_ANGLE" comment="AOD /AOA Wibree controls."/>
    <register addr="4130001c" rw_flags="RW" width="1" name="BT_WBREE_CONFIG_EXT_LENGTH" comment="Extended Length Wibree controls."/>
    <register addr="41300020" rw_flags="RW" width="4" name="BT_WBREE_SUPP_ENABLES" comment="More AOD /AOA Wibree controls."/>
    <register addr="41300024" rw_flags="RW" width="4" name="BT_WBREE_LEN_PARAMS" comment="Configure BLE length paramters"/>
    <register addr="41300028" rw_flags="RW" width="2" name="BT_LEN_PARAMS" comment="Configure BR, EDR length paramters"/>
    <register addr="4130002c" rw_flags="RW" width="2" name="BT_RAWMODE_CONFIG" comment="Enables RAW bitstreaming features (for Ant, Zigbee and future devs)."/>
    <register addr="41300030" rw_flags="RW" width="4" name="BT_AES_ACL_CFG_1" comment="Enable BT AES and AES CCM modes on ACL packets"/>
    <register addr="41300034" rw_flags="RW" width="4" name="BT_AES_ACL_CFG_2" comment="Enable BT AES and AES CCM modes on ACL packets"/>
    <register addr="41300038" rw_flags="RW" width="4" name="BT_AES_ACL_CFG_3" comment="Enable BT AES and AES CCM modes on ACL packets"/>
    <register addr="4130003c" rw_flags="RW" width="4" name="BT_AES_ACL23_CFG_1" comment="Enable BT AES and AES CCM modes on EDR ACL packets"/>
    <register addr="41300040" rw_flags="RW" width="4" name="BT_AES_ACL23_CFG_2" comment="Enable BT AES and AES CCM modes on EDR ACL packets"/>
    <register addr="41300044" rw_flags="RW" width="4" name="BT_AES_ACL23_CFG_3" comment="Enable BT AES and AES CCM modes on EDR ACL packets"/>
    <register addr="41300048" rw_flags="RW" width="2" name="BT_AES_ACL23_CFG_4" comment="Enable BT AES and AES CCM modes on EDR ACL packets"/>
    <register addr="4130004c" rw_flags="RW" width="4" name="BT_AES_ESCO_CFG" comment="Enable BT AES modes on ESCO packets"/>
    <register addr="41300050" rw_flags="RW" width="4" name="BT_AES_ESCO23_CFG" comment="Enable BT AES modes on EDR ESCO packets"/>
    <register addr="41300054" rw_flags="RW" width="4" name="BT_AES_MISC_CFG" comment="Miscellaneous BT AES config"/>
    <register addr="41300058" rw_flags="RW" width="4" name="BT_CONFIG_TX" comment="BT Config TX on Bitstream processing control"/>
    <register addr="4130005c" rw_flags="W" width="1" name="BT_TX_SW_ABORT" comment="Force Tx Bitstream processing abort - Write sensitive"/>
    <register addr="41300060" rw_flags="RW" width="4" name="BT_TX_AUTO_START_TIME" comment="Automatically turn on the Tx Bitstream digital at this time when TX_AUTO_START_EN is set."/>
    <register addr="41300064" rw_flags="RW" width="1" name="BT_TX_DMA_START_TIME" comment="Automatically turn on the buf ctrl this number of uS after the auto start when TX_AUTO_START_EN is set."/>
    <register addr="41300068" rw_flags="RW" width="4" name="BT_TX_GNSS_BLANK_START_TIME" comment="Automatically blank GNSS from this time, firmware should write time caluclated for the HW_EVENT_TIME on the RFIC, i.e real on air TX start"/>
    <register addr="4130006c" rw_flags="RW" width="1" name="BT_TX_GNSS_BLANK_BIT" comment="Manual bit control to blank GNSS"/>
    <register addr="41300070" rw_flags="RW" width="1" name="BT_TX_GNSS_BLANK_CTRL" comment="Controls for blank GNSS signal."/>
    <register addr="41300074" rw_flags="RW" width="4" name="BT_CONFIG_RX" comment="BT Config RX on Bitstream processing control"/>
    <register addr="41300078" rw_flags="W" width="1" name="BT_RX_SW_ABORT" comment="Force Rx Bitstream processing abort - Write sensitive"/>
    <register addr="4130007c" rw_flags="RW" width="4" name="BT_RX_AUTO_START_TIME" comment="Automatically turn on the Rx Bitstream digital at this time when RX_AUTO_START_EN is set."/>
    <register addr="41300080" rw_flags="RW" width="4" name="BT_CONFIG_COEX" comment="BT Config Coex Masking "/>
    <register addr="41300084" rw_flags="R" width="4" name="BT_RX_COEX_ENABLE_STATUS" comment="BT RX Enable Status, for Coex"/>
    <register addr="41300088" rw_flags="R" width="4" name="BT_RX_COEX_EVENT_TYPE_BIT" comment="Latched version of event bit, cleared only by explicit coex firmware rst."/>
    <register addr="4130008c" rw_flags="R" width="4" name="BT_TX_COEX_ENABLE_STATUS" comment="BT TX Enable Status, for Coex"/>
    <register addr="41300090" rw_flags="R" width="2" name="BT_TX_COEX_EVENT_TYPE_BIT" comment="Latched version of event bit, cleared only by explicit coex firmware rst."/>
    <register addr="41300094" rw_flags="W" width="1" name="BT_TXRX_COEX_ENABLE_STATUS_RST" comment="Write sensitive register to clear, enable latch and coex event_bit mirror."/>
    <register addr="41300098" rw_flags="RW" width="1" name="BT_HUB_CTRL" comment="Misc BT speedy/zippy hub ctrls"/>
    <register addr="4130009c" rw_flags="RW" width="4" name="BT_BUF_CTRL" comment="BT AXI/AHB Buffer Ctrl"/>
    <register addr="413000a0" rw_flags="R" width="4" name="BT_BUF_STATUS" comment="BT Axi/Ahb Buffer Status"/>
    <register addr="413000a4" rw_flags="R" width="4" name="BT_BUF_STATUS2" comment="BT Axi/Ahb Buffer Status bits"/>
    <register addr="413000a8" rw_flags="R" width="4" name="BTLC_COMB_QCH_STATUS" comment="BT Combiner longhop (Btlc side) Q-channel manager status."/>
    <register addr="413000ac" rw_flags="R" width="4" name="BTLC_COMB_PCH_STATUS" comment="BT Combiner longhop (Btlc side) P-channel manager status."/>
    <register addr="413000b0" rw_flags="R" width="4" name="BTLC_DIST_QCH_STATUS" comment="BT Distributer longhop (Btlc side) Q-channel manager status."/>
    <register addr="413000b4" rw_flags="R" width="4" name="BTLC_DIST_PCH_STATUS" comment="BT Distributer longhop (Btlc side) P-channel manager status."/>
    <register addr="413000b8" rw_flags="RW" width="2" name="BTLC_COMB_QCH_CTRL" comment="Control bits for the BT Combiner longhop (Btlc side) PCH and QCH managers."/>
    <register addr="413000bc" rw_flags="RW" width="1" name="BTLC_COMB_PCH_CTRL" comment="Control bits for the BT Combiner longhop (Btlc side) PCH and QCH managers."/>
    <register addr="413000c0" rw_flags="RW" width="2" name="BTLC_DIST_QCH_CTRL" comment="Control bits for the BT Distributer longhop (Btlc side) PCH and QCH managers."/>
    <register addr="413000c4" rw_flags="RW" width="1" name="BTLC_DIST_PCH_CTRL" comment="Control bits for the BT Distributer longhop (Btlc side) PCH and QCH managers."/>
    <register addr="413000c8" rw_flags="RW" width="1" name="BTLC_LONGHOP_CTRL" comment="General Control bits for the BT Longhops"/>
    <register addr="413000cc" rw_flags="RW" width="1" name="BT_TX_LINK_TYPE" comment=""/>
    <register addr="413000d0" rw_flags="RW" width="1" name="BT_TX_CORRUPT_CRC" comment="Corrupt transmitted CRC by inverting for BLE/BDR/EDR"/>
    <register addr="413000d4" rw_flags="R" width="4" name="BT_TX_CRC" comment="Transmitted BLE/BR/EDR CRC"/>
    <register addr="413000d8" rw_flags="RW" width="2" name="BT_TX_PACKET_HEADER" comment="Bluetooth packet header data."/>
    <register addr="413000dc" rw_flags="RW" width="2" name="BT_TX_PAYLOAD_HEADER" comment="Bluetooth payload header data."/>
    <register addr="413000e0" rw_flags="RW" width="2" name="BT_TX_PAYLOAD_LENGTH" comment="Bluetooth payload length, used by the state machine to seperate from payload_header field changes"/>
    <register addr="413000e4" rw_flags="RW" width="4" name="BT_TX_VOICE_BUFFER" comment="Buffer Handle for voice data"/>
    <register addr="413000e8" rw_flags="RW" width="4" name="BT_TX_DATA_BUFFER" comment="Buffer Handle for data"/>
    <register addr="413000ec" rw_flags="RW" width="4" name="BT_TX_PACKET_CONFIG1" comment=""/>
    <register addr="413000f0" rw_flags="RW" width="4" name="BT_TX_WBREE_SUPP" comment="Supplemental field for AoA/AoD Data packets."/>
    <register addr="413000f4" rw_flags="RW" width="1" name="BT_TX_WBREE_EXT_LEN" comment="Extended Length for Data packets."/>
    <register addr="413000f8" rw_flags="RW" width="2" name="BT_TX_WBREE_EXT_HEADER" comment="Advertising extensions field and supplemental field for Data packets."/>
    <register addr="413000fc" rw_flags="RW" width="4" name="BT_TX_WBREE_ACCESS_ADDR" comment="Wibree transmit sync word"/>
    <register addr="41300100" rw_flags="RW" width="2" name="BT_TX_WBREE_HDR_DATA" comment="Wibree tranamit header - this is what is sent on air"/>
    <register addr="41300104" rw_flags="RW" width="2" name="BT_TX_WBREE_LENGTH" comment="Seperate the length field (use for ctrl), in case field moves"/>
    <register addr="41300108" rw_flags="RW" width="4" name="BT_TX_WBREE_CRC_SEED" comment="Seed value for Wibree CRC and ICV checksum"/>
    <register addr="4130010c" rw_flags="RW" width="4" name="BT_TX_WBREE_BUFFER" comment="Buffer handle for Wibree data"/>
    <register addr="41300110" rw_flags="RW" width="2" name="BT_TX_ESCO_NUM_VOICE_BYTES" comment=""/>
    <register addr="41300114" rw_flags="R" width="1" name="BT_TX_STATE" comment=""/>
    <register addr="41300118" rw_flags="RW" width="2" name="BT_TX_INT_SEL" comment="Controls for new int mechanism"/>
    <register addr="4130011c" rw_flags="RW" width="2" name="BT_TX_INT_DISABLE" comment="New TX interrupt control registers - use event type enums - Disable interrupt/read enable status"/>
    <register addr="41300120" rw_flags="RW" width="2" name="BT_TX_INT_ENABLE" comment="New TX interrupt control registers - use event type enums - Enable interrupt/read enable status"/>
    <register addr="41300124" rw_flags="RWS" width="2" name="BT_TX_INT_CLEAR" comment="New TX interrupt control registers - use event type enums - Clear interrupt/read pending interrupt status"/>
    <register addr="41300128" rw_flags="R" width="2" name="BT_TX_INT_RAW" comment="New TX interrupt control registers - use event type enums - Read incoming interrupt status"/>
    <register addr="4130012c" rw_flags="R" width="1" name="BT_TX_EVENT_TYPE" comment="Status of last transmitted packet"/>
    <register addr="41300130" rw_flags="R" width="2" name="BT_TX_EVENT_TYPE_BIT" comment="Latch of Status/Errors of last transmitted packet - each bit corresponds to event type value"/>
    <register addr="41300134" rw_flags="R" width="4" name="BT_TX_STATE_STATUS_BIT" comment="Latch of TX State Status - each bit corresponds to state we've transitioned through"/>
    <register addr="41300138" rw_flags="R" width="1" name="BT_TX_STATE_STATUS_BIT_TOP" comment="Latch of TX State Status - bit 32"/>
    <register addr="4130013c" rw_flags="RW" width="2" name="BT_TX_RAWMODE_LENGTH" comment="Length of RAW frame to transmit in bits (including access code, etc.)."/>
    <register addr="41300140" rw_flags="RW" width="1" name="BT_TX_RAWMODE_WAIT" comment="Number of uS (+1) to wait to allow data to load from buffer. 1-16  default 0x9 is 10uS"/>
    <register addr="41300144" rw_flags="RW" width="1" name="BT_TX_WAIT_FOR_RFIC_DONE" comment="Wait for the TxDone acknowledgement to come back from the RFIC before firing the end of packet interrupt"/>
    <register addr="41300148" rw_flags="RW" width="1" name="BT_RX_MEMBER_ADDRESS" comment="Specifies possible BR/EDR piconet member addresses (logical transport address, LT_ADDR) to receive on. The value of these in relation to a received packet with a logical transport address (LT_ADDR) in the packet header affects which of the link types from BT_RX_LINK_TYPE to apply when processing the received packet internally in the hardware (see description of BT_RX_LINK_TYPE for details).  Bits [6:4]: Secondary Receive Member Address. Can be set to 0 to defeat/ignore, in which case the Secondary Link Type in BT_RX_LINK_TYPE is also ignored. Bits [2:0]: Primary Receive Member Address. If the logical transport address (LT_ADDR) of a received packet is non-zero but doesn't match either of the given member addresses, then a BT_RX_EVENT_TYPE_MEMBER_ERROR is generated instead of a BT_RX_EVENT_TYPE_SUCCESS. If both receive member addresses are set to 0, only broadcast traffic can be received as any received packet with a non-zero logical transport address (LT_ADDR) will result in a BT_RX_EVENT_TYPE_MEMBER_ERROR.  Note: if the Primary Link Type specified in BT_RX_LINK_TYPE is BT_LINK_TYPE_SETUP_ID or BT_LINK_TYPE_SETUP_FHS, then the Secondary Receive Member Address given in this register is ignored."/>
    <register addr="4130014c" rw_flags="RW" width="2" name="BT_RX_LINK_TYPE" comment="Bluetooth link type"/>
    <register addr="41300150" rw_flags="RW" width="4" name="BT_RX_FHS_BUFFER" comment="MMU FHS buffer handle"/>
    <register addr="41300154" rw_flags="RW" width="4" name="BT_RX_LMP_BUFFER" comment="MMU LMP  buffer handle"/>
    <register addr="41300158" rw_flags="RW" width="4" name="BT_RX_VOICE_BUFFER" comment="MMU Voice buffer handle"/>
    <register addr="4130015c" rw_flags="RW" width="4" name="BT_RX_DATA_BUFFER" comment="MMU Data buffer handle"/>
    <register addr="41300160" rw_flags="RW" width="2" name="BT_RX_FHS_BUF_SIZE" comment="MMU FHS buffer size  "/>
    <register addr="41300164" rw_flags="RW" width="2" name="BT_RX_LMP_BUF_SIZE" comment="MMU LMP buffer size  "/>
    <register addr="41300168" rw_flags="RW" width="2" name="BT_RX_VOICE_BUF_SIZE" comment="MMU Voice buffer size"/>
    <register addr="4130016c" rw_flags="RW" width="2" name="BT_RX_DATA_BUF_SIZE" comment="MMU Data buffer size"/>
    <register addr="41300170" rw_flags="RW" width="4" name="BT_RX_CONFIG" comment=""/>
    <register addr="41300174" rw_flags="RW" width="4" name="BT_RX_EVENT_CONFIG" comment=""/>
    <register addr="41300178" rw_flags="RW" width="2" name="BT_RX_OVERRUN_DISCARD" comment="Options for configuring overrrun and discard handling"/>
    <register addr="4130017c" rw_flags="RW" width="4" name="BT_RX_PACKET_CONFIG1" comment="Receive packet configuration - part1"/>
    <register addr="41300180" rw_flags="RW" width="2" name="BT_RX_ESCO_NUM_VOICE_BYTES" comment=""/>
    <register addr="41300184" rw_flags="R" width="1" name="BT_RX_STATE" comment="Debug register - current state of rx_control"/>
    <register addr="41300188" rw_flags="R" width="1" name="BT_RX_FEC_NUM_CORR_HEADER_ERRORS" comment="FEC correctable header error count"/>
    <register addr="4130018c" rw_flags="R" width="2" name="BT_RX_PACKET_HEADER" comment="Received packet header"/>
    <register addr="41300190" rw_flags="R" width="2" name="BT_RX_PAYLOAD_HEADER" comment="Received payload header"/>
    <register addr="41300194" rw_flags="RW" width="1" name="BT_RX_PAYLOAD_LENGTH_FIELD" comment="ctrl to determine length field in received payload header, Reset to standard payload header length field being bits 12:3"/>
    <register addr="41300198" rw_flags="R" width="2" name="BT_RX_PAYLOAD_NUM_VOICE_BYTES" comment="Number of voice bytes received"/>
    <register addr="4130019c" rw_flags="R" width="2" name="BT_RX_PAYLOAD_NUM_DATA_BYTES" comment="Number of data bytes received"/>
    <register addr="413001a0" rw_flags="R" width="1" name="BT_RX_FEC_NUM_CORR_ERRORS" comment="FEC correctable error count"/>
    <register addr="413001a4" rw_flags="R" width="1" name="BT_RX_FEC_NUM_UNCORR_ERRORS" comment="FEC un-correctable error count"/>
    <register addr="413001a8" rw_flags="RW" width="1" name="BT_RX_INT_SEL" comment="Enable new interrupt register set/controls"/>
    <register addr="413001ac" rw_flags="RW" width="4" name="BT_RX_INT_DISABLE" comment="New RX interrupt control registers - use event type enums - Disable interrupt/read enable status"/>
    <register addr="413001b0" rw_flags="RW" width="4" name="BT_RX_INT_ENABLE" comment="New RX interrupt control registers - use event type enums - Enable interrupt/read enable status"/>
    <register addr="413001b4" rw_flags="RWS" width="4" name="BT_RX_INT_CLEAR" comment="New RX interrupt control registers - use event type enums - Clear interrupt/read pending interrupt status"/>
    <register addr="413001b8" rw_flags="R" width="4" name="BT_RX_INT_RAW" comment="New RX interrupt control registers - use event type enums - Read incoming interrupt status"/>
    <register addr="413001bc" rw_flags="W" width="1" name="BT_RX_EVENT_CLEAR" comment="Write to clear receive event and interrupt without disabling the RX - Write sensitive"/>
    <register addr="413001c0" rw_flags="R" width="1" name="BT_RX_EVENT_TYPE" comment="Received event type"/>
    <register addr="413001c4" rw_flags="RW" width="1" name="BT_RX_EVENT_TRIGGER[0]" comment="Setup event trigger.  Set each value to a matching event_type to trigger a workset when that event type reached.  Default value of 0 means this trigger is off. If both set to AD_ADDR then flag 0 is for BLE, flag 1 is for Extended Length BLE"/>
    <register addr="413001c8" rw_flags="RW" width="1" name="BT_RX_EVENT_TRIGGER[1]" comment="Setup event trigger.  Set each value to a matching event_type to trigger a workset when that event type reached.  Default value of 0 means this trigger is off. If both set to AD_ADDR then flag 0 is for BLE, flag 1 is for Extended Length BLE"/>
    <register addr="413001cc" rw_flags="R" width="4" name="BT_RX_EVENT_TYPE_BIT" comment="Received event type - Latch of bits for each error/event type"/>
    <register addr="413001d0" rw_flags="R" width="4" name="BT_RX_STATE_STATUS_BIT" comment="Latch of RX State Status - each bit corresponds to state we've transitioned through"/>
    <register addr="413001d4" rw_flags="R" width="1" name="BT_RX_STATE_STATUS_BIT_TOP" comment="Latch of RX State Status - bit 32"/>
    <register addr="413001d8" rw_flags="R" width="4" name="BT_RX_WBREE_HDR_DATA" comment="Wibree received header"/>
    <register addr="413001dc" rw_flags="RW" width="2" name="BT_RX_WBREE_HDR_STP" comment="Wibree received header SP field decoding"/>
    <register addr="413001e0" rw_flags="RW" width="4" name="BT_RX_WBREE_HDR_EXT_LEN" comment="Wibree received header Extended Length field decoding"/>
    <register addr="413001e4" rw_flags="RW" width="2" name="BT_RX_WBREE_HDR_ADV_MASK" comment="Wibree received common adv extended header decoding masks"/>
    <register addr="413001e8" rw_flags="RW" width="2" name="BT_RX_WBREE_HDR_ADV_TYPE_DECODE" comment="Wibree received common adv extended header type values"/>
    <register addr="413001ec" rw_flags="RW" width="1" name="BT_RX_WBREE_LENGTH_FIELD" comment="ctrl to determine where to look for length field in received payload header, Reset to standard payload header length field being bits 8:0"/>
    <register addr="413001f0" rw_flags="RW" width="1" name="BT_RX_WBREE_EXT_LENGTH_FIELD" comment="ctrl to determine where to look for upper byte's bits of the extended length field in received payload header, Reset to standard extended upper byte payload header length field being bits 2:0"/>
    <register addr="413001f4" rw_flags="R" width="1" name="BT_RX_WBREE_SUPP_DATA" comment="Wibree received SuppInfo"/>
    <register addr="413001f8" rw_flags="R" width="1" name="BT_RX_WBREE_EXT_LEN_DATA" comment="Wibree received Extended Length info"/>
    <register addr="413001fc" rw_flags="RW" width="4" name="BT_RX_WBREE_CRC_SEED" comment="Wibree CRC seed"/>
    <register addr="41300200" rw_flags="RW" width="4" name="BT_RX_WBREE_BUFFER" comment="Wibree receive buffer handle"/>
    <register addr="41300204" rw_flags="RW" width="2" name="BT_RX_WBREE_BUF_SIZE" comment="Wibree receive buffer size"/>
    <register addr="41300208" rw_flags="RW" width="4" name="BT_RX_WBREE_SUPP_BUFFER" comment="Wibree receive Supplemental buffer handle"/>
    <register addr="4130020c" rw_flags="RW" width="2" name="BT_RX_WBREE_SUPP_BUF_SIZE" comment="Wibree receive supp buffer size"/>
    <register addr="41300210" rw_flags="RW" width="1" name="BT_RX_WBREE_SUPP_CRC_FAIL" comment="Enable reception of Supplementals on CRC Fail"/>
    <register addr="41300214" rw_flags="RW" width="4" name="BT41_ZL_NONCE_CFG" comment="Set zero flag on Rcv Nonce for zero length packets received with following types:"/>
    <register addr="41300218" rw_flags="R" width="4" name="AES_CCM_DATA" comment="Received encrypted MIC"/>
    <register addr="4130021c" rw_flags="R" width="4" name="AES_EXP_CCM_DATA" comment="Expected encrypted MIC"/>
    <register addr="41300220" rw_flags="RW" width="1" name="BT41_SNIFF_MODE" comment="Prevent decryption of incoming data stream"/>
    <register addr="41300224" rw_flags="RW" width="2" name="BT_RX_RAWMODE_LENGTH" comment="Raw Mode packet length in bits (for receive state machine)"/>
    <register addr="41300228" rw_flags="RW" width="1" name="BT_RX_WAIT_FOR_RFIC_DONE" comment="Wait for the RxDone acknowledgement to come back from the RFIC before firing the end of packet interrupt"/>
    <register addr="4130022c" rw_flags="RW" width="1" name="BT_RX_DISABLE_RF_PAYLOAD_MSG" comment="Option to allow the disabling of the payload length being sent for MLSE/MLE"/>
    <register addr="41300230" rw_flags="RW" width="1" name="BT_RX_SYNC_INT_EN" comment="Enable generation of interrupt on Sync"/>
    <register addr="41300234" rw_flags="RW" width="1" name="BT_RX_MLE_ACL_PAYLOAD_DELAY" comment="Number of clock cycles to delay sending the ACL payload to the RFIC. This is used to correct a potential timing issue (see SB-17048)"/>
    <register addr="41300238" rw_flags="R" width="4" name="BT_RX_CRC_HASH" comment="Debug - BT or BLE HASH register result on RX, should be 0 on successful packet"/>
    <register addr="4130023c" rw_flags="R" width="4" name="BT_RX_CRC_AIR" comment="Debug - BT or BLE CRC received on the AIR for RX"/>
    <register addr="41300240" rw_flags="RW" width="1" name="BT_RX_SOFTDECISION_CTRL" comment="Controls for Soft Decision usage"/>
    <register addr="41300244" rw_flags="R" width="1" name="BT_RX_SOFTDECISION_STATUS" comment="Status of soft correction CRC analysis"/>
    <register addr="41300248" rw_flags="R" width="2" name="BT_RX_SOFT_CORRECTION_BIT_POS[0]" comment="If correction possible, these numbers give each bit postion to flip to give a correct CRC"/>
    <register addr="4130024c" rw_flags="R" width="2" name="BT_RX_SOFT_CORRECTION_BIT_POS[1]" comment="If correction possible, these numbers give each bit postion to flip to give a correct CRC"/>
    <register addr="41300250" rw_flags="R" width="2" name="BT_RX_SOFT_CORRECTION_BIT_POS[2]" comment="If correction possible, these numbers give each bit postion to flip to give a correct CRC"/>
    <register addr="41300254" rw_flags="R" width="2" name="BT_RX_SOFT_CORRECTION_BIT_POS[3]" comment="If correction possible, these numbers give each bit postion to flip to give a correct CRC"/>
    <register addr="41300258" rw_flags="R" width="2" name="BT_RX_SOFT_CORRECTION_BIT_POS[4]" comment="If correction possible, these numbers give each bit postion to flip to give a correct CRC"/>
    <register addr="4130025c" rw_flags="RW" width="4" name="BT_RX_CHASE_BUFFER0" comment="Chase combining buffer 0 (BT)"/>
    <register addr="41300260" rw_flags="RW" width="4" name="BT_RX_CHASE_BUFFER1" comment="Chase combining buffer 1 (BT)"/>
    <register addr="41300264" rw_flags="RW" width="4" name="BT_RX_CHASE_BUFFER2" comment="Chase combining buffer 2 (BT)"/>
    <register addr="41300268" rw_flags="RW" width="4" name="BT_RX_CHASE_BUFFER3" comment="Chase combining buffer 3 (BLE)"/>
    <register addr="4130026c" rw_flags="RW" width="2" name="BT_RX_CHASE_CTRL" comment="Chase Combining control"/>
    <register addr="41300270" rw_flags="RW" width="4" name="BT_TXRX_MASTER_CLOCK" comment="Master clock seed for BT encryption LSFR"/>
    <register addr="41300274" rw_flags="RW" width="4" name="BT_TXRX_MASTER_ADDRESS_LSW" comment="Master address seed for BT encryption LSFR"/>
    <register addr="41300278" rw_flags="RW" width="2" name="BT_TXRX_MASTER_ADDRESS_MSW" comment="Master address seed for BT encryption LSFR"/>
    <register addr="4130027c" rw_flags="RW" width="4" name="BT_TXRX_ACCESS_CODE_LAP" comment="Lower 24 bits of BT address to generate access code"/>
    <register addr="41300280" rw_flags="RW" width="1" name="BT_TXRX_WHITEN_ACTIVE" comment="Enable data whitening"/>
    <register addr="41300284" rw_flags="RW" width="1" name="BT_TXRX_WHITEN_SEED" comment="Whitener seed for BT and Wibree packets"/>
    <register addr="41300288" rw_flags="RW" width="1" name="BT_TXRX_ENCRYPT_ACTIVE" comment="Enable BT encryption"/>
    <register addr="4130028c" rw_flags="RW" width="4" name="BT_TXRX_ENCRYPT_KEY[0]" comment="BT encryption key"/>
    <register addr="41300290" rw_flags="RW" width="4" name="BT_TXRX_ENCRYPT_KEY[1]" comment="BT encryption key"/>
    <register addr="41300294" rw_flags="RW" width="4" name="BT_TXRX_ENCRYPT_KEY[2]" comment="BT encryption key"/>
    <register addr="41300298" rw_flags="RW" width="4" name="BT_TXRX_ENCRYPT_KEY[3]" comment="BT encryption key"/>
    <register addr="4130029c" rw_flags="RW" width="1" name="BT_TXRX_HEC_CRC_SEED" comment="Transmit and receive Header Error CRC seed"/>
    <register addr="413002a0" rw_flags="RW" width="1" name="BT_TXRX_AES_DBG_ADDR" comment="Select data to be read in AES_DBG_DATA"/>
    <register addr="413002a4" rw_flags="R" width="2" name="BT_TXRX_AES_DBG_DATA" comment="P  and  K debug data"/>
    <register addr="413002a8" rw_flags="RW" width="4" name="BT_TXRX_AES_KEY[0]" comment="AES key"/>
    <register addr="413002ac" rw_flags="RW" width="4" name="BT_TXRX_AES_KEY[1]" comment="AES key"/>
    <register addr="413002b0" rw_flags="RW" width="4" name="BT_TXRX_AES_KEY[2]" comment="AES key"/>
    <register addr="413002b4" rw_flags="RW" width="4" name="BT_TXRX_AES_KEY[3]" comment="AES key"/>
    <register addr="413002b8" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[0]" comment="AES Nonce to be encrypted"/>
    <register addr="413002bc" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[1]" comment="AES Nonce to be encrypted"/>
    <register addr="413002c0" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[2]" comment="AES Nonce to be encrypted"/>
    <register addr="413002c4" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[3]" comment="AES Nonce to be encrypted"/>
    <register addr="413002c8" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[4]" comment="AES Nonce to be encrypted"/>
    <register addr="413002cc" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[5]" comment="AES Nonce to be encrypted"/>
    <register addr="413002d0" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[6]" comment="AES Nonce to be encrypted"/>
    <register addr="413002d4" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[7]" comment="AES Nonce to be encrypted"/>
    <register addr="413002d8" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[8]" comment="AES Nonce to be encrypted"/>
    <register addr="413002dc" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[9]" comment="AES Nonce to be encrypted"/>
    <register addr="413002e0" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[10]" comment="AES Nonce to be encrypted"/>
    <register addr="413002e4" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[11]" comment="AES Nonce to be encrypted"/>
    <register addr="413002e8" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE[12]" comment="AES Nonce to be encrypted"/>
    <register addr="413002ec" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[0]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="413002f0" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[1]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="413002f4" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[2]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="413002f8" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[3]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="413002fc" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[4]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="41300300" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[5]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="41300304" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[6]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="41300308" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[7]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="4130030c" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[8]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="41300310" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[9]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="41300314" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[10]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="41300318" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[11]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="4130031c" rw_flags="RW" width="1" name="BT_TXRX_AES_NONCE2[12]" comment="AES Additional Nonce to be encrypted"/>
    <register addr="41300320" rw_flags="RW" width="2" name="BT_TXRX_AES_CCM_HDR_EN1" comment="Select which bits of header make up B0 key for AES-CCM"/>
    <register addr="41300324" rw_flags="RW" width="2" name="BT_TXRX_AES_CCM_HDR_EN2" comment="Select which bits of header make up B0 key for AES-CCM"/>
    <register addr="41300328" rw_flags="RW" width="1" name="BT_TXRX_AES_CCM_FLAG_B0" comment="Aes-Ccm B0 flag"/>
    <register addr="4130032c" rw_flags="RW" width="1" name="BT_TXRX_AES_CCM_FLAG_C0" comment="Aes-Ccm C0 flag"/>
    <register addr="41300330" rw_flags="RW" width="2" name="BT_TXRX_AES_CONFIG" comment="AES config CMM select / Nonce Select"/>
    <register addr="41300334" rw_flags="RW" width="1" name="BT_TXRX_HOP_SEQ_TYPE" comment="Configure HOP sequence type"/>
    <register addr="41300338" rw_flags="RW" width="4" name="BT_TXRX_HOP_UAP_LAP" comment="Upper and Lower BT address to determine frequecy hopping sequence"/>
    <register addr="4130033c" rw_flags="RW" width="4" name="BT_TXRX_HOP_CLOCK" comment="Master clock"/>
    <register addr="41300340" rw_flags="RW" width="1" name="BT_TXRX_HOP_Y1" comment="Y1 from BT specification,"/>
    <register addr="41300344" rw_flags="RW" width="1" name="BT_TXRX_HOP_K_SEL" comment="K from BT specification, 0: Koffset=24, 1: Koffset=8"/>
    <register addr="41300348" rw_flags="RW" width="1" name="BT_TXRX_HOP_N" comment="Number of channels in adapted hop sequence"/>
    <register addr="4130034c" rw_flags="RW" width="1" name="BT_TXRX_HOP_F" comment="Adapted Hop sequence mapping (F from BT specification)"/>
    <register addr="41300350" rw_flags="R" width="2" name="BT_TXRX_HOP_INDEX_PRE_MOD" comment="Index of required hop before final modulus. Note, value is valid 3 cycles of CPU clock after setting the last input value."/>
    <register addr="41300354" rw_flags="R" width="1" name="BT_TXRX_HOP_INDEX" comment="Index of required hop (0 to 78 or 0 to 22)"/>
    <register addr="41300358" rw_flags="R" width="4" name="BT_TXRX_HOP_STATUS" comment="New Index register combining both values and a VALID bit"/>
  </block>
  <block name="dma_aes" comment="T10 AES control and status registers">
    <register addr="41000000" rw_flags="RW" width="4" name="AES_KEY_ADD" comment="KEY address "/>
    <register addr="41000004" rw_flags="RW" width="4" name="AES_KEY_LEN" comment="KEY Length"/>
    <register addr="41000008" rw_flags="RW" width="2" name="AES_KEY_OFF" comment="KEY OFFSET"/>
    <register addr="4100000c" rw_flags="RW" width="4" name="AES_SEED_ADD" comment="SEED address "/>
    <register addr="41000010" rw_flags="RW" width="4" name="AES_DATA1_ADD" comment="DATA 1 (first of the Scatther Gather data sources)address "/>
    <register addr="41000014" rw_flags="RW" width="4" name="AES_DATA1_LEN" comment="DATA 1 Length"/>
    <register addr="41000018" rw_flags="RW" width="2" name="AES_DATA1_OFF" comment="DATA1 OFFSET"/>
    <register addr="4100001c" rw_flags="RW" width="4" name="AES_DATA2_ADD" comment="DATA 2 (Second of the Scatther Gather data sources)address "/>
    <register addr="41000020" rw_flags="RW" width="4" name="AES_DATA2_LEN" comment="DATA 2 Length"/>
    <register addr="41000024" rw_flags="RW" width="2" name="AES_DATA2_OFF" comment="DATA2 OFFSET"/>
    <register addr="41000028" rw_flags="RW" width="4" name="AES_DEST1_ADD" comment="DEST 1 (first of the Scatther Gather data destination) address "/>
    <register addr="4100002c" rw_flags="RW" width="4" name="AES_DEST1_LEN" comment="DEST 1 Length"/>
    <register addr="41000030" rw_flags="RW" width="2" name="AES_DEST1_OFF" comment="DEST 1 OFFSET"/>
    <register addr="41000034" rw_flags="RW" width="4" name="AES_DEST2_ADD" comment="DEST 2 (Second of the Scatther Gather data destination) address "/>
    <register addr="41000038" rw_flags="RW" width="4" name="AES_DEST2_LEN" comment="DEST 2 Length"/>
    <register addr="4100003c" rw_flags="RW" width="2" name="AES_DEST2_OFF" comment="DEST 2 OFFSET"/>
    <register addr="41000040" rw_flags="RW" width="2" name="AES_STARTUP_SEQ" comment="Configure AES setup conditions"/>
    <register addr="41000044" rw_flags="RW" width="2" name="AES_MAIN_LOOP_SEQ" comment="Configure AES Main loop operation"/>
    <register addr="41000048" rw_flags="RW" width="4" name="AES_CONTROL" comment="AES control and congiuration"/>
    <register addr="4100004c" rw_flags="RW" width="4" name="AES_COMP_REF_ADD" comment="The RAM address of Goldern reference , used for BLE privacy nd for CAM operations"/>
    <register addr="41000050" rw_flags="RW" width="4" name="AES_COMP_MASK_ADD" comment="The RAM address of Mask for Goldern reference"/>
    <register addr="41000054" rw_flags="RW" width="4" name="AES_COMP_ADD" comment="RAM address to store index of a match"/>
    <register addr="41000058" rw_flags="RW" width="1" name="AES_INT_EN" comment="Interrupt sources enable."/>
    <register addr="4100005c" rw_flags="R" width="1" name="AES_INT_STATUS" comment="Status of Interrupt sources."/>
    <register addr="41000060" rw_flags="W" width="1" name="AES_INT_CLEAR" comment="Clear Interrupt Sources by writing a 1 to the register bit."/>
    <register addr="41000064" rw_flags="R" width="1" name="AES_STATUS" comment="Status of AES engine."/>
    <register addr="41000068" rw_flags="RW" width="1" name="AES_DMA_MUTEX" comment="Single resource mutual exclusion lock. "/>
    <register addr="4100006c" rw_flags="W" width="4" name="AES_WORKSET_ADD" comment="Address of first workset address."/>
    <register addr="41000070" rw_flags="RW" width="1" name="AES_AHB_CONFIG" comment="Congiuration of AHB master bus cycles."/>
  </block>
  <block name="iq_capture" comment="IQ Capture Registers">
    <register addr="41400000" rw_flags="RW" width="1" name="IQ_CAPTURE_CONTROL" comment="General control register (state is persistant)"/>
    <register addr="41400004" rw_flags="RW" width="1" name="IQ_CAPTURE_START_TRIGGER" comment="Selects the starting trigger from the IQ_CAPTURE_TRIGGER_ENUMS enums."/>
    <register addr="41400008" rw_flags="RW" width="1" name="IQ_CAPTURE_STOP_TRIGGER" comment="Selects the stopping trigger from the IQ_CAPTURE_TRIGGER_ENUMS enums."/>
    <register addr="4140000c" rw_flags="RW" width="1" name="IQ_CAPTURE_PACKING_OVERRIDE" comment="Manual override for a capture sources packing setting. Setting to a non-zero value will force a packing mode."/>
    <register addr="41400010" rw_flags="RW" width="1" name="IQ_CAPTURE_CLOCK_DOMAIN_OVERRIDE" comment="Manual override for a capture sources clock domain. Setting to a non-zero value will cause the data source to be captured on a particular clock sources rising edge."/>
    <register addr="41400014" rw_flags="R" width="4" name="IQ_CAPTURE_BUFFER_WRITE_POINTER" comment="Capture Buffer Write Pointer"/>
    <register addr="41400018" rw_flags="R" width="4" name="IQ_CAPTURE_BUFFER_START_POINTER" comment="Points to the start of valid data in the buffer."/>
    <register addr="4140001c" rw_flags="R" width="1" name="IQ_CAPTURE_STATUS" comment="General status register"/>
    <register addr="41400020" rw_flags="RW" width="1" name="IQ_CAPTURE_STROBE_GENERATOR" comment="Control register for generating a strobe for a data source that isn't running at the expected speed."/>
    <register addr="41400024" rw_flags="RW" width="4" name="IQ_CAPTURE_BUFFER_START" comment="Address of start of Capture Buffer. Multiple of 1k. Address = IQ_CAPTURE_BUFFER_START*1024. Since capture block is connected 'directly' to RAM, value of 0x00_0000 =&amp;gt; start of RAM"/>
    <register addr="41400028" rw_flags="RW" width="1" name="IQ_CAPTURE_BUFFER_SIZE" comment="Size of Capture Buffer. Units of 1k bytes. Offset of 1k bytes. 0 =&amp;gt; 1k bytes,  1 =&amp;gt; 2k bytes,  255 =&amp;gt; 256k bytes"/>
    <register addr="4140002c" rw_flags="RW" width="4" name="IQ_CAPTURE_PRECAPTURE_WORDS" comment="Number of words to store before the starting trigger is fired. This mode can be used override the triggers by setting it to the size of the capture buffer (in words) so one buffers worth of data is captured after IQ_CAPTURE_CONTROL[ENABLE] = 1."/>
    <register addr="41400030" rw_flags="RW" width="2" name="IQ_CAPTURE_DEBUG_SELECT" comment="Debug Select"/>
    <register addr="41400034" rw_flags="R" width="2" name="IQ_CAPTURE_DEBUG_STATUS" comment="Debug Status"/>
  </block>
  <block name="pcm_0" comment="PCM control registers">
    <register addr="41100000" rw_flags="RW" width="4" name="PCM_CONFIG1_I0" comment=""/>
    <register addr="41100004" rw_flags="RW" width="4" name="PCM_CONFIG2_I0" comment=""/>
    <register addr="41100008" rw_flags="RW" width="2" name="PCM_CONFIG3_I0" comment=""/>
    <register addr="4110000c" rw_flags="RW" width="2" name="PCM_CONFIG4_I0" comment=""/>
    <register addr="41100010" rw_flags="RW" width="2" name="PCM_CONFIG5_I0" comment=""/>
    <register addr="41100014" rw_flags="RW" width="2" name="PCM_CONFIG6_I0" comment="PCM_CONFIG4_CLK_GEN_CNT_RATE when extended features enabled"/>
    <register addr="41100018" rw_flags="RW" width="2" name="PCM_AUDIO_GAIN_I0" comment="[Future feature] Pad data when padding 13 bits to 16 bits (bottom 3 bits valid)"/>
    <register addr="4110001c" rw_flags="R" width="1" name="PCM_STATUS_I0" comment=""/>
    <register addr="41100020" rw_flags="RW" width="2" name="PCM_PAD_CONFIG_I0" comment=""/>
    <register addr="41100024" rw_flags="RW" width="2" name="PCM_RX_SLOT_CFG_I0" comment="Re-sample (under-sample) incoming PCM Data stream. 0: no under sampling, 1: 2-]1 2: 3-]1 ...16-]1"/>
    <register addr="41100028" rw_flags="RW" width="2" name="PCM_TX_SLOT_CFG_I0" comment="Re-sample (over-sample) outgoing PCM Data stream. 0: no over sampling; 1: 1-]2; 2: 1-]3 ... 1-]16"/>
    <register addr="4110002c" rw_flags="RW" width="1" name="PCM_TX_SLOT_ALIGN_CFG_I0" comment="When enabled Aligns the PCM slots with the correct buffers"/>
    <register addr="41100030" rw_flags="RW" width="1" name="PCM_RX_SLOT_ALIGN_CFG_I0" comment="When enabled Aligns the PCM slots with the correct buffers"/>
    <register addr="41100034" rw_flags="RW" width="4" name="PCM_SLOT_ROUTING_I0" comment="Routes which slots go to which FIFO"/>
    <register addr="41100038" rw_flags="RW" width="1" name="PCM_IO_DRV_DEBUG_SEL_I0" comment="Debug select register for IO_DRV_PCM"/>
    <register addr="4110003c" rw_flags="RW" width="1" name="PCM_MEM_DEBUG_SEL_I0" comment="Debug select register for MEM_CTRL_PCM"/>
    <register addr="41100040" rw_flags="RW" width="1" name="PCM_TOP_DEBUG_SEL_I0" comment="Top level Debug bus select for PCM"/>
    <register addr="41100044" rw_flags="RW" width="2" name="PCM_FORMAT_CFG_I0" comment="PCM lite - configuration"/>
    <register addr="41100048" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I0[0]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="4110004c" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I0[1]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="41100050" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I0[2]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="41100054" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I0[3]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="41100058" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I0[4]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="4110005c" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I0[5]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="41100060" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I0[0]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41100064" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I0[1]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41100068" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I0[2]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="4110006c" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I0[3]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41100070" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I0[4]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41100074" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I0[5]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41100078" rw_flags="RW" width="4" name="PCM_INT_EN_I0" comment="Interrupt sources enable."/>
    <register addr="4110007c" rw_flags="R" width="4" name="PCM_INT_STATUS_I0" comment="Status of Interrupt sources."/>
    <register addr="41100080" rw_flags="W" width="4" name="PCM_INT_CLEAR_I0" comment="Clear Interrupt Sources by writing a 1 to the register bit."/>
    <register addr="41100084" rw_flags="RW" width="2" name="PCM_INT_WATER_EN_I0" comment="Interrupt sources enable for the water mark indicators."/>
    <register addr="41100088" rw_flags="R" width="2" name="PCM_INT_WATER_STATUS_I0" comment="Status of Interrupt sources."/>
    <register addr="4110008c" rw_flags="W" width="2" name="PCM_INT_WATER_CLEAR_I0" comment="Clear Interrupt Sources by writing a 1 to the register bit."/>
    <register addr="41100090" rw_flags="RW" width="2" name="PCM_FIFO_WIDTH_I0" comment="Sets the width of each FIFO"/>
    <register addr="41100094" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_0_I0" comment="Writes to fifo 0"/>
    <register addr="41100098" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_1_I0" comment="Writes to fifo 0"/>
    <register addr="4110009c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_2_I0" comment="Writes to fifo 0"/>
    <register addr="411000a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_3_I0" comment="Writes to fifo 0"/>
    <register addr="411000a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_4_I0" comment="Writes to fifo 0"/>
    <register addr="411000a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_5_I0" comment="Writes to fifo 0"/>
    <register addr="411000ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_6_I0" comment="Writes to fifo 0"/>
    <register addr="411000b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_7_I0" comment="Writes to fifo 0"/>
    <register addr="411000b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_8_I0" comment="Writes to fifo 0"/>
    <register addr="411000b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_9_I0" comment="Writes to fifo 0"/>
    <register addr="411000bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_10_I0" comment="Writes to fifo 0"/>
    <register addr="411000c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_11_I0" comment="Writes to fifo 0"/>
    <register addr="411000c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_12_I0" comment="Writes to fifo 0"/>
    <register addr="411000c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_13_I0" comment="Writes to fifo 0"/>
    <register addr="411000cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_14_I0" comment="Writes to fifo 0"/>
    <register addr="411000d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_15_I0" comment="Writes to fifo 0"/>
    <register addr="411000d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_16_I0" comment="Writes to fifo 0"/>
    <register addr="411000d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_17_I0" comment="Writes to fifo 0"/>
    <register addr="411000dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_18_I0" comment="Writes to fifo 0"/>
    <register addr="411000e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_19_I0" comment="Writes to fifo 0"/>
    <register addr="411000e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_20_I0" comment="Writes to fifo 0"/>
    <register addr="411000e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_21_I0" comment="Writes to fifo 0"/>
    <register addr="411000ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_22_I0" comment="Writes to fifo 0"/>
    <register addr="411000f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_23_I0" comment="Writes to fifo 0"/>
    <register addr="411000f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_24_I0" comment="Writes to fifo 0"/>
    <register addr="411000f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_25_I0" comment="Writes to fifo 0"/>
    <register addr="411000fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_26_I0" comment="Writes to fifo 0"/>
    <register addr="41100100" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_27_I0" comment="Writes to fifo 0"/>
    <register addr="41100104" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_28_I0" comment="Writes to fifo 0"/>
    <register addr="41100108" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_29_I0" comment="Writes to fifo 0"/>
    <register addr="4110010c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_30_I0" comment="Writes to fifo 0"/>
    <register addr="41100110" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_31_I0" comment="Writes to fifo 0"/>
    <register addr="41100114" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_32_I0" comment="Writes to fifo 0"/>
    <register addr="41100118" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_33_I0" comment="Writes to fifo 0"/>
    <register addr="4110011c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_34_I0" comment="Writes to fifo 0"/>
    <register addr="41100120" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_35_I0" comment="Writes to fifo 0"/>
    <register addr="41100124" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_36_I0" comment="Writes to fifo 0"/>
    <register addr="41100128" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_37_I0" comment="Writes to fifo 0"/>
    <register addr="4110012c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_38_I0" comment="Writes to fifo 0"/>
    <register addr="41100130" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_39_I0" comment="Writes to fifo 0"/>
    <register addr="41100134" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_40_I0" comment="Writes to fifo 0"/>
    <register addr="41100138" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_41_I0" comment="Writes to fifo 0"/>
    <register addr="4110013c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_42_I0" comment="Writes to fifo 0"/>
    <register addr="41100140" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_43_I0" comment="Writes to fifo 0"/>
    <register addr="41100144" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_44_I0" comment="Writes to fifo 0"/>
    <register addr="41100148" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_45_I0" comment="Writes to fifo 0"/>
    <register addr="4110014c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_46_I0" comment="Writes to fifo 0"/>
    <register addr="41100150" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_47_I0" comment="Writes to fifo 0"/>
    <register addr="41100154" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_48_I0" comment="Writes to fifo 0"/>
    <register addr="41100158" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_49_I0" comment="Writes to fifo 0"/>
    <register addr="4110015c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_50_I0" comment="Writes to fifo 0"/>
    <register addr="41100160" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_51_I0" comment="Writes to fifo 0"/>
    <register addr="41100164" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_52_I0" comment="Writes to fifo 0"/>
    <register addr="41100168" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_53_I0" comment="Writes to fifo 0"/>
    <register addr="4110016c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_54_I0" comment="Writes to fifo 0"/>
    <register addr="41100170" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_55_I0" comment="Writes to fifo 0"/>
    <register addr="41100174" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_56_I0" comment="Writes to fifo 0"/>
    <register addr="41100178" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_57_I0" comment="Writes to fifo 0"/>
    <register addr="4110017c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_58_I0" comment="Writes to fifo 0"/>
    <register addr="41100180" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_59_I0" comment="Writes to fifo 0"/>
    <register addr="41100184" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_60_I0" comment="Writes to fifo 0"/>
    <register addr="41100188" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_61_I0" comment="Writes to fifo 0"/>
    <register addr="4110018c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_62_I0" comment="Writes to fifo 0"/>
    <register addr="41100190" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_63_I0" comment="Writes to fifo 0"/>
    <register addr="41100194" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_64_I0" comment="Writes to fifo 0"/>
    <register addr="41100198" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_65_I0" comment="Writes to fifo 0"/>
    <register addr="4110019c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_66_I0" comment="Writes to fifo 0"/>
    <register addr="411001a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_67_I0" comment="Writes to fifo 0"/>
    <register addr="411001a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_68_I0" comment="Writes to fifo 0"/>
    <register addr="411001a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_69_I0" comment="Writes to fifo 0"/>
    <register addr="411001ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_70_I0" comment="Writes to fifo 0"/>
    <register addr="411001b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_71_I0" comment="Writes to fifo 0"/>
    <register addr="411001b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_72_I0" comment="Writes to fifo 0"/>
    <register addr="411001b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_73_I0" comment="Writes to fifo 0"/>
    <register addr="411001bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_74_I0" comment="Writes to fifo 0"/>
    <register addr="411001c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_75_I0" comment="Writes to fifo 0"/>
    <register addr="411001c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_76_I0" comment="Writes to fifo 0"/>
    <register addr="411001c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_77_I0" comment="Writes to fifo 0"/>
    <register addr="411001cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_78_I0" comment="Writes to fifo 0"/>
    <register addr="411001d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_79_I0" comment="Writes to fifo 0"/>
    <register addr="411001d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_80_I0" comment="Writes to fifo 0"/>
    <register addr="411001d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_81_I0" comment="Writes to fifo 0"/>
    <register addr="411001dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_82_I0" comment="Writes to fifo 0"/>
    <register addr="411001e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_83_I0" comment="Writes to fifo 0"/>
    <register addr="411001e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_84_I0" comment="Writes to fifo 0"/>
    <register addr="411001e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_85_I0" comment="Writes to fifo 0"/>
    <register addr="411001ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_86_I0" comment="Writes to fifo 0"/>
    <register addr="411001f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_87_I0" comment="Writes to fifo 0"/>
    <register addr="411001f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_88_I0" comment="Writes to fifo 0"/>
    <register addr="411001f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_89_I0" comment="Writes to fifo 0"/>
    <register addr="411001fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_90_I0" comment="Writes to fifo 0"/>
    <register addr="41100200" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_91_I0" comment="Writes to fifo 0"/>
    <register addr="41100204" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_92_I0" comment="Writes to fifo 0"/>
    <register addr="41100208" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_93_I0" comment="Writes to fifo 0"/>
    <register addr="4110020c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_94_I0" comment="Writes to fifo 0"/>
    <register addr="41100210" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_95_I0" comment="Writes to fifo 0"/>
    <register addr="41100214" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_96_I0" comment="Writes to fifo 0"/>
    <register addr="41100218" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_97_I0" comment="Writes to fifo 0"/>
    <register addr="4110021c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_98_I0" comment="Writes to fifo 0"/>
    <register addr="41100220" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_99_I0" comment="Writes to fifo 0"/>
    <register addr="41100224" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_100_I0" comment="Writes to fifo 0"/>
    <register addr="41100228" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_101_I0" comment="Writes to fifo 0"/>
    <register addr="4110022c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_102_I0" comment="Writes to fifo 0"/>
    <register addr="41100230" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_103_I0" comment="Writes to fifo 0"/>
    <register addr="41100234" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_104_I0" comment="Writes to fifo 0"/>
    <register addr="41100238" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_105_I0" comment="Writes to fifo 0"/>
    <register addr="4110023c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_106_I0" comment="Writes to fifo 0"/>
    <register addr="41100240" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_107_I0" comment="Writes to fifo 0"/>
    <register addr="41100244" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_108_I0" comment="Writes to fifo 0"/>
    <register addr="41100248" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_109_I0" comment="Writes to fifo 0"/>
    <register addr="4110024c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_110_I0" comment="Writes to fifo 0"/>
    <register addr="41100250" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_111_I0" comment="Writes to fifo 0"/>
    <register addr="41100254" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_112_I0" comment="Writes to fifo 0"/>
    <register addr="41100258" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_113_I0" comment="Writes to fifo 0"/>
    <register addr="4110025c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_114_I0" comment="Writes to fifo 0"/>
    <register addr="41100260" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_115_I0" comment="Writes to fifo 0"/>
    <register addr="41100264" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_116_I0" comment="Writes to fifo 0"/>
    <register addr="41100268" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_117_I0" comment="Writes to fifo 0"/>
    <register addr="4110026c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_118_I0" comment="Writes to fifo 0"/>
    <register addr="41100270" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_119_I0" comment="Writes to fifo 0"/>
    <register addr="41100274" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_120_I0" comment="Writes to fifo 0"/>
    <register addr="41100278" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_121_I0" comment="Writes to fifo 0"/>
    <register addr="4110027c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_122_I0" comment="Writes to fifo 0"/>
    <register addr="41100280" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_123_I0" comment="Writes to fifo 0"/>
    <register addr="41100284" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_124_I0" comment="Writes to fifo 0"/>
    <register addr="41100288" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_125_I0" comment="Writes to fifo 0"/>
    <register addr="4110028c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_126_I0" comment="Writes to fifo 0"/>
    <register addr="41100290" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_127_I0" comment="Writes to fifo 0"/>
    <register addr="41100294" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_0_I0" comment="Writes to fifo 1"/>
    <register addr="41100298" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_1_I0" comment="Writes to fifo 1"/>
    <register addr="4110029c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_2_I0" comment="Writes to fifo 1"/>
    <register addr="411002a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_3_I0" comment="Writes to fifo 1"/>
    <register addr="411002a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_4_I0" comment="Writes to fifo 1"/>
    <register addr="411002a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_5_I0" comment="Writes to fifo 1"/>
    <register addr="411002ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_6_I0" comment="Writes to fifo 1"/>
    <register addr="411002b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_7_I0" comment="Writes to fifo 1"/>
    <register addr="411002b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_8_I0" comment="Writes to fifo 1"/>
    <register addr="411002b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_9_I0" comment="Writes to fifo 1"/>
    <register addr="411002bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_10_I0" comment="Writes to fifo 1"/>
    <register addr="411002c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_11_I0" comment="Writes to fifo 1"/>
    <register addr="411002c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_12_I0" comment="Writes to fifo 1"/>
    <register addr="411002c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_13_I0" comment="Writes to fifo 1"/>
    <register addr="411002cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_14_I0" comment="Writes to fifo 1"/>
    <register addr="411002d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_15_I0" comment="Writes to fifo 1"/>
    <register addr="411002d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_16_I0" comment="Writes to fifo 1"/>
    <register addr="411002d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_17_I0" comment="Writes to fifo 1"/>
    <register addr="411002dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_18_I0" comment="Writes to fifo 1"/>
    <register addr="411002e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_19_I0" comment="Writes to fifo 1"/>
    <register addr="411002e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_20_I0" comment="Writes to fifo 1"/>
    <register addr="411002e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_21_I0" comment="Writes to fifo 1"/>
    <register addr="411002ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_22_I0" comment="Writes to fifo 1"/>
    <register addr="411002f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_23_I0" comment="Writes to fifo 1"/>
    <register addr="411002f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_24_I0" comment="Writes to fifo 1"/>
    <register addr="411002f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_25_I0" comment="Writes to fifo 1"/>
    <register addr="411002fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_26_I0" comment="Writes to fifo 1"/>
    <register addr="41100300" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_27_I0" comment="Writes to fifo 1"/>
    <register addr="41100304" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_28_I0" comment="Writes to fifo 1"/>
    <register addr="41100308" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_29_I0" comment="Writes to fifo 1"/>
    <register addr="4110030c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_30_I0" comment="Writes to fifo 1"/>
    <register addr="41100310" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_31_I0" comment="Writes to fifo 1"/>
    <register addr="41100314" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_32_I0" comment="Writes to fifo 1"/>
    <register addr="41100318" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_33_I0" comment="Writes to fifo 1"/>
    <register addr="4110031c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_34_I0" comment="Writes to fifo 1"/>
    <register addr="41100320" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_35_I0" comment="Writes to fifo 1"/>
    <register addr="41100324" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_36_I0" comment="Writes to fifo 1"/>
    <register addr="41100328" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_37_I0" comment="Writes to fifo 1"/>
    <register addr="4110032c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_38_I0" comment="Writes to fifo 1"/>
    <register addr="41100330" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_39_I0" comment="Writes to fifo 1"/>
    <register addr="41100334" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_40_I0" comment="Writes to fifo 1"/>
    <register addr="41100338" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_41_I0" comment="Writes to fifo 1"/>
    <register addr="4110033c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_42_I0" comment="Writes to fifo 1"/>
    <register addr="41100340" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_43_I0" comment="Writes to fifo 1"/>
    <register addr="41100344" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_44_I0" comment="Writes to fifo 1"/>
    <register addr="41100348" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_45_I0" comment="Writes to fifo 1"/>
    <register addr="4110034c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_46_I0" comment="Writes to fifo 1"/>
    <register addr="41100350" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_47_I0" comment="Writes to fifo 1"/>
    <register addr="41100354" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_48_I0" comment="Writes to fifo 1"/>
    <register addr="41100358" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_49_I0" comment="Writes to fifo 1"/>
    <register addr="4110035c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_50_I0" comment="Writes to fifo 1"/>
    <register addr="41100360" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_51_I0" comment="Writes to fifo 1"/>
    <register addr="41100364" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_52_I0" comment="Writes to fifo 1"/>
    <register addr="41100368" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_53_I0" comment="Writes to fifo 1"/>
    <register addr="4110036c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_54_I0" comment="Writes to fifo 1"/>
    <register addr="41100370" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_55_I0" comment="Writes to fifo 1"/>
    <register addr="41100374" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_56_I0" comment="Writes to fifo 1"/>
    <register addr="41100378" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_57_I0" comment="Writes to fifo 1"/>
    <register addr="4110037c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_58_I0" comment="Writes to fifo 1"/>
    <register addr="41100380" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_59_I0" comment="Writes to fifo 1"/>
    <register addr="41100384" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_60_I0" comment="Writes to fifo 1"/>
    <register addr="41100388" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_61_I0" comment="Writes to fifo 1"/>
    <register addr="4110038c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_62_I0" comment="Writes to fifo 1"/>
    <register addr="41100390" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_63_I0" comment="Writes to fifo 1"/>
    <register addr="41100394" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_64_I0" comment="Writes to fifo 1"/>
    <register addr="41100398" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_65_I0" comment="Writes to fifo 1"/>
    <register addr="4110039c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_66_I0" comment="Writes to fifo 1"/>
    <register addr="411003a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_67_I0" comment="Writes to fifo 1"/>
    <register addr="411003a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_68_I0" comment="Writes to fifo 1"/>
    <register addr="411003a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_69_I0" comment="Writes to fifo 1"/>
    <register addr="411003ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_70_I0" comment="Writes to fifo 1"/>
    <register addr="411003b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_71_I0" comment="Writes to fifo 1"/>
    <register addr="411003b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_72_I0" comment="Writes to fifo 1"/>
    <register addr="411003b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_73_I0" comment="Writes to fifo 1"/>
    <register addr="411003bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_74_I0" comment="Writes to fifo 1"/>
    <register addr="411003c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_75_I0" comment="Writes to fifo 1"/>
    <register addr="411003c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_76_I0" comment="Writes to fifo 1"/>
    <register addr="411003c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_77_I0" comment="Writes to fifo 1"/>
    <register addr="411003cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_78_I0" comment="Writes to fifo 1"/>
    <register addr="411003d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_79_I0" comment="Writes to fifo 1"/>
    <register addr="411003d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_80_I0" comment="Writes to fifo 1"/>
    <register addr="411003d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_81_I0" comment="Writes to fifo 1"/>
    <register addr="411003dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_82_I0" comment="Writes to fifo 1"/>
    <register addr="411003e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_83_I0" comment="Writes to fifo 1"/>
    <register addr="411003e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_84_I0" comment="Writes to fifo 1"/>
    <register addr="411003e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_85_I0" comment="Writes to fifo 1"/>
    <register addr="411003ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_86_I0" comment="Writes to fifo 1"/>
    <register addr="411003f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_87_I0" comment="Writes to fifo 1"/>
    <register addr="411003f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_88_I0" comment="Writes to fifo 1"/>
    <register addr="411003f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_89_I0" comment="Writes to fifo 1"/>
    <register addr="411003fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_90_I0" comment="Writes to fifo 1"/>
    <register addr="41100400" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_91_I0" comment="Writes to fifo 1"/>
    <register addr="41100404" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_92_I0" comment="Writes to fifo 1"/>
    <register addr="41100408" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_93_I0" comment="Writes to fifo 1"/>
    <register addr="4110040c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_94_I0" comment="Writes to fifo 1"/>
    <register addr="41100410" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_95_I0" comment="Writes to fifo 1"/>
    <register addr="41100414" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_96_I0" comment="Writes to fifo 1"/>
    <register addr="41100418" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_97_I0" comment="Writes to fifo 1"/>
    <register addr="4110041c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_98_I0" comment="Writes to fifo 1"/>
    <register addr="41100420" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_99_I0" comment="Writes to fifo 1"/>
    <register addr="41100424" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_100_I0" comment="Writes to fifo 1"/>
    <register addr="41100428" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_101_I0" comment="Writes to fifo 1"/>
    <register addr="4110042c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_102_I0" comment="Writes to fifo 1"/>
    <register addr="41100430" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_103_I0" comment="Writes to fifo 1"/>
    <register addr="41100434" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_104_I0" comment="Writes to fifo 1"/>
    <register addr="41100438" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_105_I0" comment="Writes to fifo 1"/>
    <register addr="4110043c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_106_I0" comment="Writes to fifo 1"/>
    <register addr="41100440" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_107_I0" comment="Writes to fifo 1"/>
    <register addr="41100444" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_108_I0" comment="Writes to fifo 1"/>
    <register addr="41100448" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_109_I0" comment="Writes to fifo 1"/>
    <register addr="4110044c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_110_I0" comment="Writes to fifo 1"/>
    <register addr="41100450" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_111_I0" comment="Writes to fifo 1"/>
    <register addr="41100454" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_112_I0" comment="Writes to fifo 1"/>
    <register addr="41100458" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_113_I0" comment="Writes to fifo 1"/>
    <register addr="4110045c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_114_I0" comment="Writes to fifo 1"/>
    <register addr="41100460" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_115_I0" comment="Writes to fifo 1"/>
    <register addr="41100464" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_116_I0" comment="Writes to fifo 1"/>
    <register addr="41100468" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_117_I0" comment="Writes to fifo 1"/>
    <register addr="4110046c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_118_I0" comment="Writes to fifo 1"/>
    <register addr="41100470" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_119_I0" comment="Writes to fifo 1"/>
    <register addr="41100474" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_120_I0" comment="Writes to fifo 1"/>
    <register addr="41100478" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_121_I0" comment="Writes to fifo 1"/>
    <register addr="4110047c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_122_I0" comment="Writes to fifo 1"/>
    <register addr="41100480" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_123_I0" comment="Writes to fifo 1"/>
    <register addr="41100484" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_124_I0" comment="Writes to fifo 1"/>
    <register addr="41100488" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_125_I0" comment="Writes to fifo 1"/>
    <register addr="4110048c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_126_I0" comment="Writes to fifo 1"/>
    <register addr="41100490" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_127_I0" comment="Writes to fifo 1"/>
    <register addr="41100494" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_0_I0" comment="Writes to fifo 2"/>
    <register addr="41100498" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_1_I0" comment="Writes to fifo 2"/>
    <register addr="4110049c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_2_I0" comment="Writes to fifo 2"/>
    <register addr="411004a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_3_I0" comment="Writes to fifo 2"/>
    <register addr="411004a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_4_I0" comment="Writes to fifo 2"/>
    <register addr="411004a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_5_I0" comment="Writes to fifo 2"/>
    <register addr="411004ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_6_I0" comment="Writes to fifo 2"/>
    <register addr="411004b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_7_I0" comment="Writes to fifo 2"/>
    <register addr="411004b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_8_I0" comment="Writes to fifo 2"/>
    <register addr="411004b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_9_I0" comment="Writes to fifo 2"/>
    <register addr="411004bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_10_I0" comment="Writes to fifo 2"/>
    <register addr="411004c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_11_I0" comment="Writes to fifo 2"/>
    <register addr="411004c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_12_I0" comment="Writes to fifo 2"/>
    <register addr="411004c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_13_I0" comment="Writes to fifo 2"/>
    <register addr="411004cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_14_I0" comment="Writes to fifo 2"/>
    <register addr="411004d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_15_I0" comment="Writes to fifo 2"/>
    <register addr="411004d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_16_I0" comment="Writes to fifo 2"/>
    <register addr="411004d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_17_I0" comment="Writes to fifo 2"/>
    <register addr="411004dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_18_I0" comment="Writes to fifo 2"/>
    <register addr="411004e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_19_I0" comment="Writes to fifo 2"/>
    <register addr="411004e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_20_I0" comment="Writes to fifo 2"/>
    <register addr="411004e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_21_I0" comment="Writes to fifo 2"/>
    <register addr="411004ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_22_I0" comment="Writes to fifo 2"/>
    <register addr="411004f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_23_I0" comment="Writes to fifo 2"/>
    <register addr="411004f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_24_I0" comment="Writes to fifo 2"/>
    <register addr="411004f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_25_I0" comment="Writes to fifo 2"/>
    <register addr="411004fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_26_I0" comment="Writes to fifo 2"/>
    <register addr="41100500" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_27_I0" comment="Writes to fifo 2"/>
    <register addr="41100504" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_28_I0" comment="Writes to fifo 2"/>
    <register addr="41100508" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_29_I0" comment="Writes to fifo 2"/>
    <register addr="4110050c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_30_I0" comment="Writes to fifo 2"/>
    <register addr="41100510" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_31_I0" comment="Writes to fifo 2"/>
    <register addr="41100514" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_32_I0" comment="Writes to fifo 2"/>
    <register addr="41100518" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_33_I0" comment="Writes to fifo 2"/>
    <register addr="4110051c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_34_I0" comment="Writes to fifo 2"/>
    <register addr="41100520" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_35_I0" comment="Writes to fifo 2"/>
    <register addr="41100524" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_36_I0" comment="Writes to fifo 2"/>
    <register addr="41100528" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_37_I0" comment="Writes to fifo 2"/>
    <register addr="4110052c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_38_I0" comment="Writes to fifo 2"/>
    <register addr="41100530" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_39_I0" comment="Writes to fifo 2"/>
    <register addr="41100534" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_40_I0" comment="Writes to fifo 2"/>
    <register addr="41100538" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_41_I0" comment="Writes to fifo 2"/>
    <register addr="4110053c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_42_I0" comment="Writes to fifo 2"/>
    <register addr="41100540" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_43_I0" comment="Writes to fifo 2"/>
    <register addr="41100544" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_44_I0" comment="Writes to fifo 2"/>
    <register addr="41100548" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_45_I0" comment="Writes to fifo 2"/>
    <register addr="4110054c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_46_I0" comment="Writes to fifo 2"/>
    <register addr="41100550" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_47_I0" comment="Writes to fifo 2"/>
    <register addr="41100554" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_48_I0" comment="Writes to fifo 2"/>
    <register addr="41100558" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_49_I0" comment="Writes to fifo 2"/>
    <register addr="4110055c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_50_I0" comment="Writes to fifo 2"/>
    <register addr="41100560" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_51_I0" comment="Writes to fifo 2"/>
    <register addr="41100564" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_52_I0" comment="Writes to fifo 2"/>
    <register addr="41100568" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_53_I0" comment="Writes to fifo 2"/>
    <register addr="4110056c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_54_I0" comment="Writes to fifo 2"/>
    <register addr="41100570" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_55_I0" comment="Writes to fifo 2"/>
    <register addr="41100574" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_56_I0" comment="Writes to fifo 2"/>
    <register addr="41100578" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_57_I0" comment="Writes to fifo 2"/>
    <register addr="4110057c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_58_I0" comment="Writes to fifo 2"/>
    <register addr="41100580" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_59_I0" comment="Writes to fifo 2"/>
    <register addr="41100584" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_60_I0" comment="Writes to fifo 2"/>
    <register addr="41100588" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_61_I0" comment="Writes to fifo 2"/>
    <register addr="4110058c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_62_I0" comment="Writes to fifo 2"/>
    <register addr="41100590" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_63_I0" comment="Writes to fifo 2"/>
    <register addr="41100594" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_64_I0" comment="Writes to fifo 2"/>
    <register addr="41100598" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_65_I0" comment="Writes to fifo 2"/>
    <register addr="4110059c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_66_I0" comment="Writes to fifo 2"/>
    <register addr="411005a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_67_I0" comment="Writes to fifo 2"/>
    <register addr="411005a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_68_I0" comment="Writes to fifo 2"/>
    <register addr="411005a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_69_I0" comment="Writes to fifo 2"/>
    <register addr="411005ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_70_I0" comment="Writes to fifo 2"/>
    <register addr="411005b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_71_I0" comment="Writes to fifo 2"/>
    <register addr="411005b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_72_I0" comment="Writes to fifo 2"/>
    <register addr="411005b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_73_I0" comment="Writes to fifo 2"/>
    <register addr="411005bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_74_I0" comment="Writes to fifo 2"/>
    <register addr="411005c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_75_I0" comment="Writes to fifo 2"/>
    <register addr="411005c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_76_I0" comment="Writes to fifo 2"/>
    <register addr="411005c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_77_I0" comment="Writes to fifo 2"/>
    <register addr="411005cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_78_I0" comment="Writes to fifo 2"/>
    <register addr="411005d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_79_I0" comment="Writes to fifo 2"/>
    <register addr="411005d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_80_I0" comment="Writes to fifo 2"/>
    <register addr="411005d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_81_I0" comment="Writes to fifo 2"/>
    <register addr="411005dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_82_I0" comment="Writes to fifo 2"/>
    <register addr="411005e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_83_I0" comment="Writes to fifo 2"/>
    <register addr="411005e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_84_I0" comment="Writes to fifo 2"/>
    <register addr="411005e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_85_I0" comment="Writes to fifo 2"/>
    <register addr="411005ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_86_I0" comment="Writes to fifo 2"/>
    <register addr="411005f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_87_I0" comment="Writes to fifo 2"/>
    <register addr="411005f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_88_I0" comment="Writes to fifo 2"/>
    <register addr="411005f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_89_I0" comment="Writes to fifo 2"/>
    <register addr="411005fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_90_I0" comment="Writes to fifo 2"/>
    <register addr="41100600" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_91_I0" comment="Writes to fifo 2"/>
    <register addr="41100604" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_92_I0" comment="Writes to fifo 2"/>
    <register addr="41100608" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_93_I0" comment="Writes to fifo 2"/>
    <register addr="4110060c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_94_I0" comment="Writes to fifo 2"/>
    <register addr="41100610" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_95_I0" comment="Writes to fifo 2"/>
    <register addr="41100614" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_0_I0" comment="Writes to fifo 3"/>
    <register addr="41100618" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_1_I0" comment="Writes to fifo 3"/>
    <register addr="4110061c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_2_I0" comment="Writes to fifo 3"/>
    <register addr="41100620" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_3_I0" comment="Writes to fifo 3"/>
    <register addr="41100624" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_4_I0" comment="Writes to fifo 3"/>
    <register addr="41100628" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_5_I0" comment="Writes to fifo 3"/>
    <register addr="4110062c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_6_I0" comment="Writes to fifo 3"/>
    <register addr="41100630" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_7_I0" comment="Writes to fifo 3"/>
    <register addr="41100634" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_8_I0" comment="Writes to fifo 3"/>
    <register addr="41100638" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_9_I0" comment="Writes to fifo 3"/>
    <register addr="4110063c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_10_I0" comment="Writes to fifo 3"/>
    <register addr="41100640" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_11_I0" comment="Writes to fifo 3"/>
    <register addr="41100644" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_12_I0" comment="Writes to fifo 3"/>
    <register addr="41100648" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_13_I0" comment="Writes to fifo 3"/>
    <register addr="4110064c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_14_I0" comment="Writes to fifo 3"/>
    <register addr="41100650" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_15_I0" comment="Writes to fifo 3"/>
    <register addr="41100654" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_16_I0" comment="Writes to fifo 3"/>
    <register addr="41100658" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_17_I0" comment="Writes to fifo 3"/>
    <register addr="4110065c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_18_I0" comment="Writes to fifo 3"/>
    <register addr="41100660" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_19_I0" comment="Writes to fifo 3"/>
    <register addr="41100664" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_20_I0" comment="Writes to fifo 3"/>
    <register addr="41100668" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_21_I0" comment="Writes to fifo 3"/>
    <register addr="4110066c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_22_I0" comment="Writes to fifo 3"/>
    <register addr="41100670" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_23_I0" comment="Writes to fifo 3"/>
    <register addr="41100674" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_24_I0" comment="Writes to fifo 3"/>
    <register addr="41100678" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_25_I0" comment="Writes to fifo 3"/>
    <register addr="4110067c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_26_I0" comment="Writes to fifo 3"/>
    <register addr="41100680" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_27_I0" comment="Writes to fifo 3"/>
    <register addr="41100684" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_28_I0" comment="Writes to fifo 3"/>
    <register addr="41100688" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_29_I0" comment="Writes to fifo 3"/>
    <register addr="4110068c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_30_I0" comment="Writes to fifo 3"/>
    <register addr="41100690" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_31_I0" comment="Writes to fifo 3"/>
    <register addr="41100694" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_32_I0" comment="Writes to fifo 3"/>
    <register addr="41100698" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_33_I0" comment="Writes to fifo 3"/>
    <register addr="4110069c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_34_I0" comment="Writes to fifo 3"/>
    <register addr="411006a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_35_I0" comment="Writes to fifo 3"/>
    <register addr="411006a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_36_I0" comment="Writes to fifo 3"/>
    <register addr="411006a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_37_I0" comment="Writes to fifo 3"/>
    <register addr="411006ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_38_I0" comment="Writes to fifo 3"/>
    <register addr="411006b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_39_I0" comment="Writes to fifo 3"/>
    <register addr="411006b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_40_I0" comment="Writes to fifo 3"/>
    <register addr="411006b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_41_I0" comment="Writes to fifo 3"/>
    <register addr="411006bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_42_I0" comment="Writes to fifo 3"/>
    <register addr="411006c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_43_I0" comment="Writes to fifo 3"/>
    <register addr="411006c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_44_I0" comment="Writes to fifo 3"/>
    <register addr="411006c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_45_I0" comment="Writes to fifo 3"/>
    <register addr="411006cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_46_I0" comment="Writes to fifo 3"/>
    <register addr="411006d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_47_I0" comment="Writes to fifo 3"/>
    <register addr="411006d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_48_I0" comment="Writes to fifo 3"/>
    <register addr="411006d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_49_I0" comment="Writes to fifo 3"/>
    <register addr="411006dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_50_I0" comment="Writes to fifo 3"/>
    <register addr="411006e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_51_I0" comment="Writes to fifo 3"/>
    <register addr="411006e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_52_I0" comment="Writes to fifo 3"/>
    <register addr="411006e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_53_I0" comment="Writes to fifo 3"/>
    <register addr="411006ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_54_I0" comment="Writes to fifo 3"/>
    <register addr="411006f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_55_I0" comment="Writes to fifo 3"/>
    <register addr="411006f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_56_I0" comment="Writes to fifo 3"/>
    <register addr="411006f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_57_I0" comment="Writes to fifo 3"/>
    <register addr="411006fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_58_I0" comment="Writes to fifo 3"/>
    <register addr="41100700" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_59_I0" comment="Writes to fifo 3"/>
    <register addr="41100704" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_60_I0" comment="Writes to fifo 3"/>
    <register addr="41100708" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_61_I0" comment="Writes to fifo 3"/>
    <register addr="4110070c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_62_I0" comment="Writes to fifo 3"/>
    <register addr="41100710" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_63_I0" comment="Writes to fifo 3"/>
    <register addr="41100714" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_64_I0" comment="Writes to fifo 3"/>
    <register addr="41100718" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_65_I0" comment="Writes to fifo 3"/>
    <register addr="4110071c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_66_I0" comment="Writes to fifo 3"/>
    <register addr="41100720" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_67_I0" comment="Writes to fifo 3"/>
    <register addr="41100724" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_68_I0" comment="Writes to fifo 3"/>
    <register addr="41100728" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_69_I0" comment="Writes to fifo 3"/>
    <register addr="4110072c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_70_I0" comment="Writes to fifo 3"/>
    <register addr="41100730" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_71_I0" comment="Writes to fifo 3"/>
    <register addr="41100734" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_72_I0" comment="Writes to fifo 3"/>
    <register addr="41100738" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_73_I0" comment="Writes to fifo 3"/>
    <register addr="4110073c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_74_I0" comment="Writes to fifo 3"/>
    <register addr="41100740" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_75_I0" comment="Writes to fifo 3"/>
    <register addr="41100744" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_76_I0" comment="Writes to fifo 3"/>
    <register addr="41100748" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_77_I0" comment="Writes to fifo 3"/>
    <register addr="4110074c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_78_I0" comment="Writes to fifo 3"/>
    <register addr="41100750" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_79_I0" comment="Writes to fifo 3"/>
    <register addr="41100754" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_80_I0" comment="Writes to fifo 3"/>
    <register addr="41100758" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_81_I0" comment="Writes to fifo 3"/>
    <register addr="4110075c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_82_I0" comment="Writes to fifo 3"/>
    <register addr="41100760" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_83_I0" comment="Writes to fifo 3"/>
    <register addr="41100764" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_84_I0" comment="Writes to fifo 3"/>
    <register addr="41100768" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_85_I0" comment="Writes to fifo 3"/>
    <register addr="4110076c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_86_I0" comment="Writes to fifo 3"/>
    <register addr="41100770" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_87_I0" comment="Writes to fifo 3"/>
    <register addr="41100774" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_88_I0" comment="Writes to fifo 3"/>
    <register addr="41100778" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_89_I0" comment="Writes to fifo 3"/>
    <register addr="4110077c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_90_I0" comment="Writes to fifo 3"/>
    <register addr="41100780" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_91_I0" comment="Writes to fifo 3"/>
    <register addr="41100784" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_92_I0" comment="Writes to fifo 3"/>
    <register addr="41100788" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_93_I0" comment="Writes to fifo 3"/>
    <register addr="4110078c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_94_I0" comment="Writes to fifo 3"/>
    <register addr="41100790" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_95_I0" comment="Writes to fifo 3"/>
    <register addr="41100794" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_0_I0" comment="Writes to fifo 4"/>
    <register addr="41100798" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_1_I0" comment="Writes to fifo 4"/>
    <register addr="4110079c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_2_I0" comment="Writes to fifo 4"/>
    <register addr="411007a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_3_I0" comment="Writes to fifo 4"/>
    <register addr="411007a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_4_I0" comment="Writes to fifo 4"/>
    <register addr="411007a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_5_I0" comment="Writes to fifo 4"/>
    <register addr="411007ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_6_I0" comment="Writes to fifo 4"/>
    <register addr="411007b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_7_I0" comment="Writes to fifo 4"/>
    <register addr="411007b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_8_I0" comment="Writes to fifo 4"/>
    <register addr="411007b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_9_I0" comment="Writes to fifo 4"/>
    <register addr="411007bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_10_I0" comment="Writes to fifo 4"/>
    <register addr="411007c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_11_I0" comment="Writes to fifo 4"/>
    <register addr="411007c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_12_I0" comment="Writes to fifo 4"/>
    <register addr="411007c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_13_I0" comment="Writes to fifo 4"/>
    <register addr="411007cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_14_I0" comment="Writes to fifo 4"/>
    <register addr="411007d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_15_I0" comment="Writes to fifo 4"/>
    <register addr="411007d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_0_I0" comment="Writes to fifo 5"/>
    <register addr="411007d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_1_I0" comment="Writes to fifo 5"/>
    <register addr="411007dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_2_I0" comment="Writes to fifo 5"/>
    <register addr="411007e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_3_I0" comment="Writes to fifo 5"/>
    <register addr="411007e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_4_I0" comment="Writes to fifo 5"/>
    <register addr="411007e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_5_I0" comment="Writes to fifo 5"/>
    <register addr="411007ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_6_I0" comment="Writes to fifo 5"/>
    <register addr="411007f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_7_I0" comment="Writes to fifo 5"/>
    <register addr="411007f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_8_I0" comment="Writes to fifo 5"/>
    <register addr="411007f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_9_I0" comment="Writes to fifo 5"/>
    <register addr="411007fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_10_I0" comment="Writes to fifo 5"/>
    <register addr="41100800" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_11_I0" comment="Writes to fifo 5"/>
    <register addr="41100804" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_12_I0" comment="Writes to fifo 5"/>
    <register addr="41100808" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_13_I0" comment="Writes to fifo 5"/>
    <register addr="4110080c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_14_I0" comment="Writes to fifo 5"/>
    <register addr="41100810" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_15_I0" comment="Writes to fifo 5"/>
    <register addr="41100814" rw_flags="R" width="4" name="PCM_READ_FIFO_0_0_I0" comment="Read from fifo 0"/>
    <register addr="41100818" rw_flags="R" width="4" name="PCM_READ_FIFO_0_1_I0" comment="Read from fifo 0"/>
    <register addr="4110081c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_2_I0" comment="Read from fifo 0"/>
    <register addr="41100820" rw_flags="R" width="4" name="PCM_READ_FIFO_0_3_I0" comment="Read from fifo 0"/>
    <register addr="41100824" rw_flags="R" width="4" name="PCM_READ_FIFO_0_4_I0" comment="Read from fifo 0"/>
    <register addr="41100828" rw_flags="R" width="4" name="PCM_READ_FIFO_0_5_I0" comment="Read from fifo 0"/>
    <register addr="4110082c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_6_I0" comment="Read from fifo 0"/>
    <register addr="41100830" rw_flags="R" width="4" name="PCM_READ_FIFO_0_7_I0" comment="Read from fifo 0"/>
    <register addr="41100834" rw_flags="R" width="4" name="PCM_READ_FIFO_0_8_I0" comment="Read from fifo 0"/>
    <register addr="41100838" rw_flags="R" width="4" name="PCM_READ_FIFO_0_9_I0" comment="Read from fifo 0"/>
    <register addr="4110083c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_10_I0" comment="Read from fifo 0"/>
    <register addr="41100840" rw_flags="R" width="4" name="PCM_READ_FIFO_0_11_I0" comment="Read from fifo 0"/>
    <register addr="41100844" rw_flags="R" width="4" name="PCM_READ_FIFO_0_12_I0" comment="Read from fifo 0"/>
    <register addr="41100848" rw_flags="R" width="4" name="PCM_READ_FIFO_0_13_I0" comment="Read from fifo 0"/>
    <register addr="4110084c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_14_I0" comment="Read from fifo 0"/>
    <register addr="41100850" rw_flags="R" width="4" name="PCM_READ_FIFO_0_15_I0" comment="Read from fifo 0"/>
    <register addr="41100854" rw_flags="R" width="4" name="PCM_READ_FIFO_0_16_I0" comment="Read from fifo 0"/>
    <register addr="41100858" rw_flags="R" width="4" name="PCM_READ_FIFO_0_17_I0" comment="Read from fifo 0"/>
    <register addr="4110085c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_18_I0" comment="Read from fifo 0"/>
    <register addr="41100860" rw_flags="R" width="4" name="PCM_READ_FIFO_0_19_I0" comment="Read from fifo 0"/>
    <register addr="41100864" rw_flags="R" width="4" name="PCM_READ_FIFO_0_20_I0" comment="Read from fifo 0"/>
    <register addr="41100868" rw_flags="R" width="4" name="PCM_READ_FIFO_0_21_I0" comment="Read from fifo 0"/>
    <register addr="4110086c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_22_I0" comment="Read from fifo 0"/>
    <register addr="41100870" rw_flags="R" width="4" name="PCM_READ_FIFO_0_23_I0" comment="Read from fifo 0"/>
    <register addr="41100874" rw_flags="R" width="4" name="PCM_READ_FIFO_0_24_I0" comment="Read from fifo 0"/>
    <register addr="41100878" rw_flags="R" width="4" name="PCM_READ_FIFO_0_25_I0" comment="Read from fifo 0"/>
    <register addr="4110087c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_26_I0" comment="Read from fifo 0"/>
    <register addr="41100880" rw_flags="R" width="4" name="PCM_READ_FIFO_0_27_I0" comment="Read from fifo 0"/>
    <register addr="41100884" rw_flags="R" width="4" name="PCM_READ_FIFO_0_28_I0" comment="Read from fifo 0"/>
    <register addr="41100888" rw_flags="R" width="4" name="PCM_READ_FIFO_0_29_I0" comment="Read from fifo 0"/>
    <register addr="4110088c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_30_I0" comment="Read from fifo 0"/>
    <register addr="41100890" rw_flags="R" width="4" name="PCM_READ_FIFO_0_31_I0" comment="Read from fifo 0"/>
    <register addr="41100894" rw_flags="R" width="4" name="PCM_READ_FIFO_0_32_I0" comment="Read from fifo 0"/>
    <register addr="41100898" rw_flags="R" width="4" name="PCM_READ_FIFO_0_33_I0" comment="Read from fifo 0"/>
    <register addr="4110089c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_34_I0" comment="Read from fifo 0"/>
    <register addr="411008a0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_35_I0" comment="Read from fifo 0"/>
    <register addr="411008a4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_36_I0" comment="Read from fifo 0"/>
    <register addr="411008a8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_37_I0" comment="Read from fifo 0"/>
    <register addr="411008ac" rw_flags="R" width="4" name="PCM_READ_FIFO_0_38_I0" comment="Read from fifo 0"/>
    <register addr="411008b0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_39_I0" comment="Read from fifo 0"/>
    <register addr="411008b4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_40_I0" comment="Read from fifo 0"/>
    <register addr="411008b8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_41_I0" comment="Read from fifo 0"/>
    <register addr="411008bc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_42_I0" comment="Read from fifo 0"/>
    <register addr="411008c0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_43_I0" comment="Read from fifo 0"/>
    <register addr="411008c4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_44_I0" comment="Read from fifo 0"/>
    <register addr="411008c8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_45_I0" comment="Read from fifo 0"/>
    <register addr="411008cc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_46_I0" comment="Read from fifo 0"/>
    <register addr="411008d0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_47_I0" comment="Read from fifo 0"/>
    <register addr="411008d4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_48_I0" comment="Read from fifo 0"/>
    <register addr="411008d8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_49_I0" comment="Read from fifo 0"/>
    <register addr="411008dc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_50_I0" comment="Read from fifo 0"/>
    <register addr="411008e0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_51_I0" comment="Read from fifo 0"/>
    <register addr="411008e4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_52_I0" comment="Read from fifo 0"/>
    <register addr="411008e8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_53_I0" comment="Read from fifo 0"/>
    <register addr="411008ec" rw_flags="R" width="4" name="PCM_READ_FIFO_0_54_I0" comment="Read from fifo 0"/>
    <register addr="411008f0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_55_I0" comment="Read from fifo 0"/>
    <register addr="411008f4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_56_I0" comment="Read from fifo 0"/>
    <register addr="411008f8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_57_I0" comment="Read from fifo 0"/>
    <register addr="411008fc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_58_I0" comment="Read from fifo 0"/>
    <register addr="41100900" rw_flags="R" width="4" name="PCM_READ_FIFO_0_59_I0" comment="Read from fifo 0"/>
    <register addr="41100904" rw_flags="R" width="4" name="PCM_READ_FIFO_0_60_I0" comment="Read from fifo 0"/>
    <register addr="41100908" rw_flags="R" width="4" name="PCM_READ_FIFO_0_61_I0" comment="Read from fifo 0"/>
    <register addr="4110090c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_62_I0" comment="Read from fifo 0"/>
    <register addr="41100910" rw_flags="R" width="4" name="PCM_READ_FIFO_0_63_I0" comment="Read from fifo 0"/>
    <register addr="41100914" rw_flags="R" width="4" name="PCM_READ_FIFO_0_64_I0" comment="Read from fifo 0"/>
    <register addr="41100918" rw_flags="R" width="4" name="PCM_READ_FIFO_0_65_I0" comment="Read from fifo 0"/>
    <register addr="4110091c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_66_I0" comment="Read from fifo 0"/>
    <register addr="41100920" rw_flags="R" width="4" name="PCM_READ_FIFO_0_67_I0" comment="Read from fifo 0"/>
    <register addr="41100924" rw_flags="R" width="4" name="PCM_READ_FIFO_0_68_I0" comment="Read from fifo 0"/>
    <register addr="41100928" rw_flags="R" width="4" name="PCM_READ_FIFO_0_69_I0" comment="Read from fifo 0"/>
    <register addr="4110092c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_70_I0" comment="Read from fifo 0"/>
    <register addr="41100930" rw_flags="R" width="4" name="PCM_READ_FIFO_0_71_I0" comment="Read from fifo 0"/>
    <register addr="41100934" rw_flags="R" width="4" name="PCM_READ_FIFO_0_72_I0" comment="Read from fifo 0"/>
    <register addr="41100938" rw_flags="R" width="4" name="PCM_READ_FIFO_0_73_I0" comment="Read from fifo 0"/>
    <register addr="4110093c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_74_I0" comment="Read from fifo 0"/>
    <register addr="41100940" rw_flags="R" width="4" name="PCM_READ_FIFO_0_75_I0" comment="Read from fifo 0"/>
    <register addr="41100944" rw_flags="R" width="4" name="PCM_READ_FIFO_0_76_I0" comment="Read from fifo 0"/>
    <register addr="41100948" rw_flags="R" width="4" name="PCM_READ_FIFO_0_77_I0" comment="Read from fifo 0"/>
    <register addr="4110094c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_78_I0" comment="Read from fifo 0"/>
    <register addr="41100950" rw_flags="R" width="4" name="PCM_READ_FIFO_0_79_I0" comment="Read from fifo 0"/>
    <register addr="41100954" rw_flags="R" width="4" name="PCM_READ_FIFO_0_80_I0" comment="Read from fifo 0"/>
    <register addr="41100958" rw_flags="R" width="4" name="PCM_READ_FIFO_0_81_I0" comment="Read from fifo 0"/>
    <register addr="4110095c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_82_I0" comment="Read from fifo 0"/>
    <register addr="41100960" rw_flags="R" width="4" name="PCM_READ_FIFO_0_83_I0" comment="Read from fifo 0"/>
    <register addr="41100964" rw_flags="R" width="4" name="PCM_READ_FIFO_0_84_I0" comment="Read from fifo 0"/>
    <register addr="41100968" rw_flags="R" width="4" name="PCM_READ_FIFO_0_85_I0" comment="Read from fifo 0"/>
    <register addr="4110096c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_86_I0" comment="Read from fifo 0"/>
    <register addr="41100970" rw_flags="R" width="4" name="PCM_READ_FIFO_0_87_I0" comment="Read from fifo 0"/>
    <register addr="41100974" rw_flags="R" width="4" name="PCM_READ_FIFO_0_88_I0" comment="Read from fifo 0"/>
    <register addr="41100978" rw_flags="R" width="4" name="PCM_READ_FIFO_0_89_I0" comment="Read from fifo 0"/>
    <register addr="4110097c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_90_I0" comment="Read from fifo 0"/>
    <register addr="41100980" rw_flags="R" width="4" name="PCM_READ_FIFO_0_91_I0" comment="Read from fifo 0"/>
    <register addr="41100984" rw_flags="R" width="4" name="PCM_READ_FIFO_0_92_I0" comment="Read from fifo 0"/>
    <register addr="41100988" rw_flags="R" width="4" name="PCM_READ_FIFO_0_93_I0" comment="Read from fifo 0"/>
    <register addr="4110098c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_94_I0" comment="Read from fifo 0"/>
    <register addr="41100990" rw_flags="R" width="4" name="PCM_READ_FIFO_0_95_I0" comment="Read from fifo 0"/>
    <register addr="41100994" rw_flags="R" width="4" name="PCM_READ_FIFO_0_96_I0" comment="Read from fifo 0"/>
    <register addr="41100998" rw_flags="R" width="4" name="PCM_READ_FIFO_0_97_I0" comment="Read from fifo 0"/>
    <register addr="4110099c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_98_I0" comment="Read from fifo 0"/>
    <register addr="411009a0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_99_I0" comment="Read from fifo 0"/>
    <register addr="411009a4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_100_I0" comment="Read from fifo 0"/>
    <register addr="411009a8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_101_I0" comment="Read from fifo 0"/>
    <register addr="411009ac" rw_flags="R" width="4" name="PCM_READ_FIFO_0_102_I0" comment="Read from fifo 0"/>
    <register addr="411009b0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_103_I0" comment="Read from fifo 0"/>
    <register addr="411009b4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_104_I0" comment="Read from fifo 0"/>
    <register addr="411009b8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_105_I0" comment="Read from fifo 0"/>
    <register addr="411009bc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_106_I0" comment="Read from fifo 0"/>
    <register addr="411009c0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_107_I0" comment="Read from fifo 0"/>
    <register addr="411009c4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_108_I0" comment="Read from fifo 0"/>
    <register addr="411009c8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_109_I0" comment="Read from fifo 0"/>
    <register addr="411009cc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_110_I0" comment="Read from fifo 0"/>
    <register addr="411009d0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_111_I0" comment="Read from fifo 0"/>
    <register addr="411009d4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_112_I0" comment="Read from fifo 0"/>
    <register addr="411009d8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_113_I0" comment="Read from fifo 0"/>
    <register addr="411009dc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_114_I0" comment="Read from fifo 0"/>
    <register addr="411009e0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_115_I0" comment="Read from fifo 0"/>
    <register addr="411009e4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_116_I0" comment="Read from fifo 0"/>
    <register addr="411009e8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_117_I0" comment="Read from fifo 0"/>
    <register addr="411009ec" rw_flags="R" width="4" name="PCM_READ_FIFO_0_118_I0" comment="Read from fifo 0"/>
    <register addr="411009f0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_119_I0" comment="Read from fifo 0"/>
    <register addr="411009f4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_120_I0" comment="Read from fifo 0"/>
    <register addr="411009f8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_121_I0" comment="Read from fifo 0"/>
    <register addr="411009fc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_122_I0" comment="Read from fifo 0"/>
    <register addr="41100a00" rw_flags="R" width="4" name="PCM_READ_FIFO_0_123_I0" comment="Read from fifo 0"/>
    <register addr="41100a04" rw_flags="R" width="4" name="PCM_READ_FIFO_0_124_I0" comment="Read from fifo 0"/>
    <register addr="41100a08" rw_flags="R" width="4" name="PCM_READ_FIFO_0_125_I0" comment="Read from fifo 0"/>
    <register addr="41100a0c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_126_I0" comment="Read from fifo 0"/>
    <register addr="41100a10" rw_flags="R" width="4" name="PCM_READ_FIFO_0_127_I0" comment="Read from fifo 0"/>
    <register addr="41100a14" rw_flags="R" width="4" name="PCM_READ_FIFO_1_0_I0" comment="Read from fifo 1"/>
    <register addr="41100a18" rw_flags="R" width="4" name="PCM_READ_FIFO_1_1_I0" comment="Read from fifo 1"/>
    <register addr="41100a1c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_2_I0" comment="Read from fifo 1"/>
    <register addr="41100a20" rw_flags="R" width="4" name="PCM_READ_FIFO_1_3_I0" comment="Read from fifo 1"/>
    <register addr="41100a24" rw_flags="R" width="4" name="PCM_READ_FIFO_1_4_I0" comment="Read from fifo 1"/>
    <register addr="41100a28" rw_flags="R" width="4" name="PCM_READ_FIFO_1_5_I0" comment="Read from fifo 1"/>
    <register addr="41100a2c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_6_I0" comment="Read from fifo 1"/>
    <register addr="41100a30" rw_flags="R" width="4" name="PCM_READ_FIFO_1_7_I0" comment="Read from fifo 1"/>
    <register addr="41100a34" rw_flags="R" width="4" name="PCM_READ_FIFO_1_8_I0" comment="Read from fifo 1"/>
    <register addr="41100a38" rw_flags="R" width="4" name="PCM_READ_FIFO_1_9_I0" comment="Read from fifo 1"/>
    <register addr="41100a3c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_10_I0" comment="Read from fifo 1"/>
    <register addr="41100a40" rw_flags="R" width="4" name="PCM_READ_FIFO_1_11_I0" comment="Read from fifo 1"/>
    <register addr="41100a44" rw_flags="R" width="4" name="PCM_READ_FIFO_1_12_I0" comment="Read from fifo 1"/>
    <register addr="41100a48" rw_flags="R" width="4" name="PCM_READ_FIFO_1_13_I0" comment="Read from fifo 1"/>
    <register addr="41100a4c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_14_I0" comment="Read from fifo 1"/>
    <register addr="41100a50" rw_flags="R" width="4" name="PCM_READ_FIFO_1_15_I0" comment="Read from fifo 1"/>
    <register addr="41100a54" rw_flags="R" width="4" name="PCM_READ_FIFO_1_16_I0" comment="Read from fifo 1"/>
    <register addr="41100a58" rw_flags="R" width="4" name="PCM_READ_FIFO_1_17_I0" comment="Read from fifo 1"/>
    <register addr="41100a5c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_18_I0" comment="Read from fifo 1"/>
    <register addr="41100a60" rw_flags="R" width="4" name="PCM_READ_FIFO_1_19_I0" comment="Read from fifo 1"/>
    <register addr="41100a64" rw_flags="R" width="4" name="PCM_READ_FIFO_1_20_I0" comment="Read from fifo 1"/>
    <register addr="41100a68" rw_flags="R" width="4" name="PCM_READ_FIFO_1_21_I0" comment="Read from fifo 1"/>
    <register addr="41100a6c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_22_I0" comment="Read from fifo 1"/>
    <register addr="41100a70" rw_flags="R" width="4" name="PCM_READ_FIFO_1_23_I0" comment="Read from fifo 1"/>
    <register addr="41100a74" rw_flags="R" width="4" name="PCM_READ_FIFO_1_24_I0" comment="Read from fifo 1"/>
    <register addr="41100a78" rw_flags="R" width="4" name="PCM_READ_FIFO_1_25_I0" comment="Read from fifo 1"/>
    <register addr="41100a7c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_26_I0" comment="Read from fifo 1"/>
    <register addr="41100a80" rw_flags="R" width="4" name="PCM_READ_FIFO_1_27_I0" comment="Read from fifo 1"/>
    <register addr="41100a84" rw_flags="R" width="4" name="PCM_READ_FIFO_1_28_I0" comment="Read from fifo 1"/>
    <register addr="41100a88" rw_flags="R" width="4" name="PCM_READ_FIFO_1_29_I0" comment="Read from fifo 1"/>
    <register addr="41100a8c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_30_I0" comment="Read from fifo 1"/>
    <register addr="41100a90" rw_flags="R" width="4" name="PCM_READ_FIFO_1_31_I0" comment="Read from fifo 1"/>
    <register addr="41100a94" rw_flags="R" width="4" name="PCM_READ_FIFO_1_32_I0" comment="Read from fifo 1"/>
    <register addr="41100a98" rw_flags="R" width="4" name="PCM_READ_FIFO_1_33_I0" comment="Read from fifo 1"/>
    <register addr="41100a9c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_34_I0" comment="Read from fifo 1"/>
    <register addr="41100aa0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_35_I0" comment="Read from fifo 1"/>
    <register addr="41100aa4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_36_I0" comment="Read from fifo 1"/>
    <register addr="41100aa8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_37_I0" comment="Read from fifo 1"/>
    <register addr="41100aac" rw_flags="R" width="4" name="PCM_READ_FIFO_1_38_I0" comment="Read from fifo 1"/>
    <register addr="41100ab0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_39_I0" comment="Read from fifo 1"/>
    <register addr="41100ab4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_40_I0" comment="Read from fifo 1"/>
    <register addr="41100ab8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_41_I0" comment="Read from fifo 1"/>
    <register addr="41100abc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_42_I0" comment="Read from fifo 1"/>
    <register addr="41100ac0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_43_I0" comment="Read from fifo 1"/>
    <register addr="41100ac4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_44_I0" comment="Read from fifo 1"/>
    <register addr="41100ac8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_45_I0" comment="Read from fifo 1"/>
    <register addr="41100acc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_46_I0" comment="Read from fifo 1"/>
    <register addr="41100ad0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_47_I0" comment="Read from fifo 1"/>
    <register addr="41100ad4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_48_I0" comment="Read from fifo 1"/>
    <register addr="41100ad8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_49_I0" comment="Read from fifo 1"/>
    <register addr="41100adc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_50_I0" comment="Read from fifo 1"/>
    <register addr="41100ae0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_51_I0" comment="Read from fifo 1"/>
    <register addr="41100ae4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_52_I0" comment="Read from fifo 1"/>
    <register addr="41100ae8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_53_I0" comment="Read from fifo 1"/>
    <register addr="41100aec" rw_flags="R" width="4" name="PCM_READ_FIFO_1_54_I0" comment="Read from fifo 1"/>
    <register addr="41100af0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_55_I0" comment="Read from fifo 1"/>
    <register addr="41100af4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_56_I0" comment="Read from fifo 1"/>
    <register addr="41100af8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_57_I0" comment="Read from fifo 1"/>
    <register addr="41100afc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_58_I0" comment="Read from fifo 1"/>
    <register addr="41100b00" rw_flags="R" width="4" name="PCM_READ_FIFO_1_59_I0" comment="Read from fifo 1"/>
    <register addr="41100b04" rw_flags="R" width="4" name="PCM_READ_FIFO_1_60_I0" comment="Read from fifo 1"/>
    <register addr="41100b08" rw_flags="R" width="4" name="PCM_READ_FIFO_1_61_I0" comment="Read from fifo 1"/>
    <register addr="41100b0c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_62_I0" comment="Read from fifo 1"/>
    <register addr="41100b10" rw_flags="R" width="4" name="PCM_READ_FIFO_1_63_I0" comment="Read from fifo 1"/>
    <register addr="41100b14" rw_flags="R" width="4" name="PCM_READ_FIFO_1_64_I0" comment="Read from fifo 1"/>
    <register addr="41100b18" rw_flags="R" width="4" name="PCM_READ_FIFO_1_65_I0" comment="Read from fifo 1"/>
    <register addr="41100b1c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_66_I0" comment="Read from fifo 1"/>
    <register addr="41100b20" rw_flags="R" width="4" name="PCM_READ_FIFO_1_67_I0" comment="Read from fifo 1"/>
    <register addr="41100b24" rw_flags="R" width="4" name="PCM_READ_FIFO_1_68_I0" comment="Read from fifo 1"/>
    <register addr="41100b28" rw_flags="R" width="4" name="PCM_READ_FIFO_1_69_I0" comment="Read from fifo 1"/>
    <register addr="41100b2c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_70_I0" comment="Read from fifo 1"/>
    <register addr="41100b30" rw_flags="R" width="4" name="PCM_READ_FIFO_1_71_I0" comment="Read from fifo 1"/>
    <register addr="41100b34" rw_flags="R" width="4" name="PCM_READ_FIFO_1_72_I0" comment="Read from fifo 1"/>
    <register addr="41100b38" rw_flags="R" width="4" name="PCM_READ_FIFO_1_73_I0" comment="Read from fifo 1"/>
    <register addr="41100b3c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_74_I0" comment="Read from fifo 1"/>
    <register addr="41100b40" rw_flags="R" width="4" name="PCM_READ_FIFO_1_75_I0" comment="Read from fifo 1"/>
    <register addr="41100b44" rw_flags="R" width="4" name="PCM_READ_FIFO_1_76_I0" comment="Read from fifo 1"/>
    <register addr="41100b48" rw_flags="R" width="4" name="PCM_READ_FIFO_1_77_I0" comment="Read from fifo 1"/>
    <register addr="41100b4c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_78_I0" comment="Read from fifo 1"/>
    <register addr="41100b50" rw_flags="R" width="4" name="PCM_READ_FIFO_1_79_I0" comment="Read from fifo 1"/>
    <register addr="41100b54" rw_flags="R" width="4" name="PCM_READ_FIFO_1_80_I0" comment="Read from fifo 1"/>
    <register addr="41100b58" rw_flags="R" width="4" name="PCM_READ_FIFO_1_81_I0" comment="Read from fifo 1"/>
    <register addr="41100b5c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_82_I0" comment="Read from fifo 1"/>
    <register addr="41100b60" rw_flags="R" width="4" name="PCM_READ_FIFO_1_83_I0" comment="Read from fifo 1"/>
    <register addr="41100b64" rw_flags="R" width="4" name="PCM_READ_FIFO_1_84_I0" comment="Read from fifo 1"/>
    <register addr="41100b68" rw_flags="R" width="4" name="PCM_READ_FIFO_1_85_I0" comment="Read from fifo 1"/>
    <register addr="41100b6c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_86_I0" comment="Read from fifo 1"/>
    <register addr="41100b70" rw_flags="R" width="4" name="PCM_READ_FIFO_1_87_I0" comment="Read from fifo 1"/>
    <register addr="41100b74" rw_flags="R" width="4" name="PCM_READ_FIFO_1_88_I0" comment="Read from fifo 1"/>
    <register addr="41100b78" rw_flags="R" width="4" name="PCM_READ_FIFO_1_89_I0" comment="Read from fifo 1"/>
    <register addr="41100b7c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_90_I0" comment="Read from fifo 1"/>
    <register addr="41100b80" rw_flags="R" width="4" name="PCM_READ_FIFO_1_91_I0" comment="Read from fifo 1"/>
    <register addr="41100b84" rw_flags="R" width="4" name="PCM_READ_FIFO_1_92_I0" comment="Read from fifo 1"/>
    <register addr="41100b88" rw_flags="R" width="4" name="PCM_READ_FIFO_1_93_I0" comment="Read from fifo 1"/>
    <register addr="41100b8c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_94_I0" comment="Read from fifo 1"/>
    <register addr="41100b90" rw_flags="R" width="4" name="PCM_READ_FIFO_1_95_I0" comment="Read from fifo 1"/>
    <register addr="41100b94" rw_flags="R" width="4" name="PCM_READ_FIFO_1_96_I0" comment="Read from fifo 1"/>
    <register addr="41100b98" rw_flags="R" width="4" name="PCM_READ_FIFO_1_97_I0" comment="Read from fifo 1"/>
    <register addr="41100b9c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_98_I0" comment="Read from fifo 1"/>
    <register addr="41100ba0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_99_I0" comment="Read from fifo 1"/>
    <register addr="41100ba4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_100_I0" comment="Read from fifo 1"/>
    <register addr="41100ba8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_101_I0" comment="Read from fifo 1"/>
    <register addr="41100bac" rw_flags="R" width="4" name="PCM_READ_FIFO_1_102_I0" comment="Read from fifo 1"/>
    <register addr="41100bb0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_103_I0" comment="Read from fifo 1"/>
    <register addr="41100bb4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_104_I0" comment="Read from fifo 1"/>
    <register addr="41100bb8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_105_I0" comment="Read from fifo 1"/>
    <register addr="41100bbc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_106_I0" comment="Read from fifo 1"/>
    <register addr="41100bc0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_107_I0" comment="Read from fifo 1"/>
    <register addr="41100bc4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_108_I0" comment="Read from fifo 1"/>
    <register addr="41100bc8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_109_I0" comment="Read from fifo 1"/>
    <register addr="41100bcc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_110_I0" comment="Read from fifo 1"/>
    <register addr="41100bd0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_111_I0" comment="Read from fifo 1"/>
    <register addr="41100bd4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_112_I0" comment="Read from fifo 1"/>
    <register addr="41100bd8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_113_I0" comment="Read from fifo 1"/>
    <register addr="41100bdc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_114_I0" comment="Read from fifo 1"/>
    <register addr="41100be0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_115_I0" comment="Read from fifo 1"/>
    <register addr="41100be4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_116_I0" comment="Read from fifo 1"/>
    <register addr="41100be8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_117_I0" comment="Read from fifo 1"/>
    <register addr="41100bec" rw_flags="R" width="4" name="PCM_READ_FIFO_1_118_I0" comment="Read from fifo 1"/>
    <register addr="41100bf0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_119_I0" comment="Read from fifo 1"/>
    <register addr="41100bf4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_120_I0" comment="Read from fifo 1"/>
    <register addr="41100bf8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_121_I0" comment="Read from fifo 1"/>
    <register addr="41100bfc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_122_I0" comment="Read from fifo 1"/>
    <register addr="41100c00" rw_flags="R" width="4" name="PCM_READ_FIFO_1_123_I0" comment="Read from fifo 1"/>
    <register addr="41100c04" rw_flags="R" width="4" name="PCM_READ_FIFO_1_124_I0" comment="Read from fifo 1"/>
    <register addr="41100c08" rw_flags="R" width="4" name="PCM_READ_FIFO_1_125_I0" comment="Read from fifo 1"/>
    <register addr="41100c0c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_126_I0" comment="Read from fifo 1"/>
    <register addr="41100c10" rw_flags="R" width="4" name="PCM_READ_FIFO_1_127_I0" comment="Read from fifo 1"/>
    <register addr="41100c14" rw_flags="R" width="4" name="PCM_READ_FIFO_2_0_I0" comment="Read from fifo 2"/>
    <register addr="41100c18" rw_flags="R" width="4" name="PCM_READ_FIFO_2_1_I0" comment="Read from fifo 2"/>
    <register addr="41100c1c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_2_I0" comment="Read from fifo 2"/>
    <register addr="41100c20" rw_flags="R" width="4" name="PCM_READ_FIFO_2_3_I0" comment="Read from fifo 2"/>
    <register addr="41100c24" rw_flags="R" width="4" name="PCM_READ_FIFO_2_4_I0" comment="Read from fifo 2"/>
    <register addr="41100c28" rw_flags="R" width="4" name="PCM_READ_FIFO_2_5_I0" comment="Read from fifo 2"/>
    <register addr="41100c2c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_6_I0" comment="Read from fifo 2"/>
    <register addr="41100c30" rw_flags="R" width="4" name="PCM_READ_FIFO_2_7_I0" comment="Read from fifo 2"/>
    <register addr="41100c34" rw_flags="R" width="4" name="PCM_READ_FIFO_2_8_I0" comment="Read from fifo 2"/>
    <register addr="41100c38" rw_flags="R" width="4" name="PCM_READ_FIFO_2_9_I0" comment="Read from fifo 2"/>
    <register addr="41100c3c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_10_I0" comment="Read from fifo 2"/>
    <register addr="41100c40" rw_flags="R" width="4" name="PCM_READ_FIFO_2_11_I0" comment="Read from fifo 2"/>
    <register addr="41100c44" rw_flags="R" width="4" name="PCM_READ_FIFO_2_12_I0" comment="Read from fifo 2"/>
    <register addr="41100c48" rw_flags="R" width="4" name="PCM_READ_FIFO_2_13_I0" comment="Read from fifo 2"/>
    <register addr="41100c4c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_14_I0" comment="Read from fifo 2"/>
    <register addr="41100c50" rw_flags="R" width="4" name="PCM_READ_FIFO_2_15_I0" comment="Read from fifo 2"/>
    <register addr="41100c54" rw_flags="R" width="4" name="PCM_READ_FIFO_2_16_I0" comment="Read from fifo 2"/>
    <register addr="41100c58" rw_flags="R" width="4" name="PCM_READ_FIFO_2_17_I0" comment="Read from fifo 2"/>
    <register addr="41100c5c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_18_I0" comment="Read from fifo 2"/>
    <register addr="41100c60" rw_flags="R" width="4" name="PCM_READ_FIFO_2_19_I0" comment="Read from fifo 2"/>
    <register addr="41100c64" rw_flags="R" width="4" name="PCM_READ_FIFO_2_20_I0" comment="Read from fifo 2"/>
    <register addr="41100c68" rw_flags="R" width="4" name="PCM_READ_FIFO_2_21_I0" comment="Read from fifo 2"/>
    <register addr="41100c6c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_22_I0" comment="Read from fifo 2"/>
    <register addr="41100c70" rw_flags="R" width="4" name="PCM_READ_FIFO_2_23_I0" comment="Read from fifo 2"/>
    <register addr="41100c74" rw_flags="R" width="4" name="PCM_READ_FIFO_2_24_I0" comment="Read from fifo 2"/>
    <register addr="41100c78" rw_flags="R" width="4" name="PCM_READ_FIFO_2_25_I0" comment="Read from fifo 2"/>
    <register addr="41100c7c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_26_I0" comment="Read from fifo 2"/>
    <register addr="41100c80" rw_flags="R" width="4" name="PCM_READ_FIFO_2_27_I0" comment="Read from fifo 2"/>
    <register addr="41100c84" rw_flags="R" width="4" name="PCM_READ_FIFO_2_28_I0" comment="Read from fifo 2"/>
    <register addr="41100c88" rw_flags="R" width="4" name="PCM_READ_FIFO_2_29_I0" comment="Read from fifo 2"/>
    <register addr="41100c8c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_30_I0" comment="Read from fifo 2"/>
    <register addr="41100c90" rw_flags="R" width="4" name="PCM_READ_FIFO_2_31_I0" comment="Read from fifo 2"/>
    <register addr="41100c94" rw_flags="R" width="4" name="PCM_READ_FIFO_2_32_I0" comment="Read from fifo 2"/>
    <register addr="41100c98" rw_flags="R" width="4" name="PCM_READ_FIFO_2_33_I0" comment="Read from fifo 2"/>
    <register addr="41100c9c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_34_I0" comment="Read from fifo 2"/>
    <register addr="41100ca0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_35_I0" comment="Read from fifo 2"/>
    <register addr="41100ca4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_36_I0" comment="Read from fifo 2"/>
    <register addr="41100ca8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_37_I0" comment="Read from fifo 2"/>
    <register addr="41100cac" rw_flags="R" width="4" name="PCM_READ_FIFO_2_38_I0" comment="Read from fifo 2"/>
    <register addr="41100cb0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_39_I0" comment="Read from fifo 2"/>
    <register addr="41100cb4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_40_I0" comment="Read from fifo 2"/>
    <register addr="41100cb8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_41_I0" comment="Read from fifo 2"/>
    <register addr="41100cbc" rw_flags="R" width="4" name="PCM_READ_FIFO_2_42_I0" comment="Read from fifo 2"/>
    <register addr="41100cc0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_43_I0" comment="Read from fifo 2"/>
    <register addr="41100cc4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_44_I0" comment="Read from fifo 2"/>
    <register addr="41100cc8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_45_I0" comment="Read from fifo 2"/>
    <register addr="41100ccc" rw_flags="R" width="4" name="PCM_READ_FIFO_2_46_I0" comment="Read from fifo 2"/>
    <register addr="41100cd0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_47_I0" comment="Read from fifo 2"/>
    <register addr="41100cd4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_48_I0" comment="Read from fifo 2"/>
    <register addr="41100cd8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_49_I0" comment="Read from fifo 2"/>
    <register addr="41100cdc" rw_flags="R" width="4" name="PCM_READ_FIFO_2_50_I0" comment="Read from fifo 2"/>
    <register addr="41100ce0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_51_I0" comment="Read from fifo 2"/>
    <register addr="41100ce4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_52_I0" comment="Read from fifo 2"/>
    <register addr="41100ce8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_53_I0" comment="Read from fifo 2"/>
    <register addr="41100cec" rw_flags="R" width="4" name="PCM_READ_FIFO_2_54_I0" comment="Read from fifo 2"/>
    <register addr="41100cf0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_55_I0" comment="Read from fifo 2"/>
    <register addr="41100cf4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_56_I0" comment="Read from fifo 2"/>
    <register addr="41100cf8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_57_I0" comment="Read from fifo 2"/>
    <register addr="41100cfc" rw_flags="R" width="4" name="PCM_READ_FIFO_2_58_I0" comment="Read from fifo 2"/>
    <register addr="41100d00" rw_flags="R" width="4" name="PCM_READ_FIFO_2_59_I0" comment="Read from fifo 2"/>
    <register addr="41100d04" rw_flags="R" width="4" name="PCM_READ_FIFO_2_60_I0" comment="Read from fifo 2"/>
    <register addr="41100d08" rw_flags="R" width="4" name="PCM_READ_FIFO_2_61_I0" comment="Read from fifo 2"/>
    <register addr="41100d0c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_62_I0" comment="Read from fifo 2"/>
    <register addr="41100d10" rw_flags="R" width="4" name="PCM_READ_FIFO_2_63_I0" comment="Read from fifo 2"/>
    <register addr="41100d14" rw_flags="R" width="4" name="PCM_READ_FIFO_2_64_I0" comment="Read from fifo 2"/>
    <register addr="41100d18" rw_flags="R" width="4" name="PCM_READ_FIFO_2_65_I0" comment="Read from fifo 2"/>
    <register addr="41100d1c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_66_I0" comment="Read from fifo 2"/>
    <register addr="41100d20" rw_flags="R" width="4" name="PCM_READ_FIFO_2_67_I0" comment="Read from fifo 2"/>
    <register addr="41100d24" rw_flags="R" width="4" name="PCM_READ_FIFO_2_68_I0" comment="Read from fifo 2"/>
    <register addr="41100d28" rw_flags="R" width="4" name="PCM_READ_FIFO_2_69_I0" comment="Read from fifo 2"/>
    <register addr="41100d2c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_70_I0" comment="Read from fifo 2"/>
    <register addr="41100d30" rw_flags="R" width="4" name="PCM_READ_FIFO_2_71_I0" comment="Read from fifo 2"/>
    <register addr="41100d34" rw_flags="R" width="4" name="PCM_READ_FIFO_2_72_I0" comment="Read from fifo 2"/>
    <register addr="41100d38" rw_flags="R" width="4" name="PCM_READ_FIFO_2_73_I0" comment="Read from fifo 2"/>
    <register addr="41100d3c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_74_I0" comment="Read from fifo 2"/>
    <register addr="41100d40" rw_flags="R" width="4" name="PCM_READ_FIFO_2_75_I0" comment="Read from fifo 2"/>
    <register addr="41100d44" rw_flags="R" width="4" name="PCM_READ_FIFO_2_76_I0" comment="Read from fifo 2"/>
    <register addr="41100d48" rw_flags="R" width="4" name="PCM_READ_FIFO_2_77_I0" comment="Read from fifo 2"/>
    <register addr="41100d4c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_78_I0" comment="Read from fifo 2"/>
    <register addr="41100d50" rw_flags="R" width="4" name="PCM_READ_FIFO_2_79_I0" comment="Read from fifo 2"/>
    <register addr="41100d54" rw_flags="R" width="4" name="PCM_READ_FIFO_2_80_I0" comment="Read from fifo 2"/>
    <register addr="41100d58" rw_flags="R" width="4" name="PCM_READ_FIFO_2_81_I0" comment="Read from fifo 2"/>
    <register addr="41100d5c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_82_I0" comment="Read from fifo 2"/>
    <register addr="41100d60" rw_flags="R" width="4" name="PCM_READ_FIFO_2_83_I0" comment="Read from fifo 2"/>
    <register addr="41100d64" rw_flags="R" width="4" name="PCM_READ_FIFO_2_84_I0" comment="Read from fifo 2"/>
    <register addr="41100d68" rw_flags="R" width="4" name="PCM_READ_FIFO_2_85_I0" comment="Read from fifo 2"/>
    <register addr="41100d6c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_86_I0" comment="Read from fifo 2"/>
    <register addr="41100d70" rw_flags="R" width="4" name="PCM_READ_FIFO_2_87_I0" comment="Read from fifo 2"/>
    <register addr="41100d74" rw_flags="R" width="4" name="PCM_READ_FIFO_2_88_I0" comment="Read from fifo 2"/>
    <register addr="41100d78" rw_flags="R" width="4" name="PCM_READ_FIFO_2_89_I0" comment="Read from fifo 2"/>
    <register addr="41100d7c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_90_I0" comment="Read from fifo 2"/>
    <register addr="41100d80" rw_flags="R" width="4" name="PCM_READ_FIFO_2_91_I0" comment="Read from fifo 2"/>
    <register addr="41100d84" rw_flags="R" width="4" name="PCM_READ_FIFO_2_92_I0" comment="Read from fifo 2"/>
    <register addr="41100d88" rw_flags="R" width="4" name="PCM_READ_FIFO_2_93_I0" comment="Read from fifo 2"/>
    <register addr="41100d8c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_94_I0" comment="Read from fifo 2"/>
    <register addr="41100d90" rw_flags="R" width="4" name="PCM_READ_FIFO_2_95_I0" comment="Read from fifo 2"/>
    <register addr="41100d94" rw_flags="R" width="4" name="PCM_READ_FIFO_3_0_I0" comment="Read from fifo 3"/>
    <register addr="41100d98" rw_flags="R" width="4" name="PCM_READ_FIFO_3_1_I0" comment="Read from fifo 3"/>
    <register addr="41100d9c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_2_I0" comment="Read from fifo 3"/>
    <register addr="41100da0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_3_I0" comment="Read from fifo 3"/>
    <register addr="41100da4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_4_I0" comment="Read from fifo 3"/>
    <register addr="41100da8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_5_I0" comment="Read from fifo 3"/>
    <register addr="41100dac" rw_flags="R" width="4" name="PCM_READ_FIFO_3_6_I0" comment="Read from fifo 3"/>
    <register addr="41100db0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_7_I0" comment="Read from fifo 3"/>
    <register addr="41100db4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_8_I0" comment="Read from fifo 3"/>
    <register addr="41100db8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_9_I0" comment="Read from fifo 3"/>
    <register addr="41100dbc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_10_I0" comment="Read from fifo 3"/>
    <register addr="41100dc0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_11_I0" comment="Read from fifo 3"/>
    <register addr="41100dc4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_12_I0" comment="Read from fifo 3"/>
    <register addr="41100dc8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_13_I0" comment="Read from fifo 3"/>
    <register addr="41100dcc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_14_I0" comment="Read from fifo 3"/>
    <register addr="41100dd0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_15_I0" comment="Read from fifo 3"/>
    <register addr="41100dd4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_16_I0" comment="Read from fifo 3"/>
    <register addr="41100dd8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_17_I0" comment="Read from fifo 3"/>
    <register addr="41100ddc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_18_I0" comment="Read from fifo 3"/>
    <register addr="41100de0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_19_I0" comment="Read from fifo 3"/>
    <register addr="41100de4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_20_I0" comment="Read from fifo 3"/>
    <register addr="41100de8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_21_I0" comment="Read from fifo 3"/>
    <register addr="41100dec" rw_flags="R" width="4" name="PCM_READ_FIFO_3_22_I0" comment="Read from fifo 3"/>
    <register addr="41100df0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_23_I0" comment="Read from fifo 3"/>
    <register addr="41100df4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_24_I0" comment="Read from fifo 3"/>
    <register addr="41100df8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_25_I0" comment="Read from fifo 3"/>
    <register addr="41100dfc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_26_I0" comment="Read from fifo 3"/>
    <register addr="41100e00" rw_flags="R" width="4" name="PCM_READ_FIFO_3_27_I0" comment="Read from fifo 3"/>
    <register addr="41100e04" rw_flags="R" width="4" name="PCM_READ_FIFO_3_28_I0" comment="Read from fifo 3"/>
    <register addr="41100e08" rw_flags="R" width="4" name="PCM_READ_FIFO_3_29_I0" comment="Read from fifo 3"/>
    <register addr="41100e0c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_30_I0" comment="Read from fifo 3"/>
    <register addr="41100e10" rw_flags="R" width="4" name="PCM_READ_FIFO_3_31_I0" comment="Read from fifo 3"/>
    <register addr="41100e14" rw_flags="R" width="4" name="PCM_READ_FIFO_3_32_I0" comment="Read from fifo 3"/>
    <register addr="41100e18" rw_flags="R" width="4" name="PCM_READ_FIFO_3_33_I0" comment="Read from fifo 3"/>
    <register addr="41100e1c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_34_I0" comment="Read from fifo 3"/>
    <register addr="41100e20" rw_flags="R" width="4" name="PCM_READ_FIFO_3_35_I0" comment="Read from fifo 3"/>
    <register addr="41100e24" rw_flags="R" width="4" name="PCM_READ_FIFO_3_36_I0" comment="Read from fifo 3"/>
    <register addr="41100e28" rw_flags="R" width="4" name="PCM_READ_FIFO_3_37_I0" comment="Read from fifo 3"/>
    <register addr="41100e2c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_38_I0" comment="Read from fifo 3"/>
    <register addr="41100e30" rw_flags="R" width="4" name="PCM_READ_FIFO_3_39_I0" comment="Read from fifo 3"/>
    <register addr="41100e34" rw_flags="R" width="4" name="PCM_READ_FIFO_3_40_I0" comment="Read from fifo 3"/>
    <register addr="41100e38" rw_flags="R" width="4" name="PCM_READ_FIFO_3_41_I0" comment="Read from fifo 3"/>
    <register addr="41100e3c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_42_I0" comment="Read from fifo 3"/>
    <register addr="41100e40" rw_flags="R" width="4" name="PCM_READ_FIFO_3_43_I0" comment="Read from fifo 3"/>
    <register addr="41100e44" rw_flags="R" width="4" name="PCM_READ_FIFO_3_44_I0" comment="Read from fifo 3"/>
    <register addr="41100e48" rw_flags="R" width="4" name="PCM_READ_FIFO_3_45_I0" comment="Read from fifo 3"/>
    <register addr="41100e4c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_46_I0" comment="Read from fifo 3"/>
    <register addr="41100e50" rw_flags="R" width="4" name="PCM_READ_FIFO_3_47_I0" comment="Read from fifo 3"/>
    <register addr="41100e54" rw_flags="R" width="4" name="PCM_READ_FIFO_3_48_I0" comment="Read from fifo 3"/>
    <register addr="41100e58" rw_flags="R" width="4" name="PCM_READ_FIFO_3_49_I0" comment="Read from fifo 3"/>
    <register addr="41100e5c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_50_I0" comment="Read from fifo 3"/>
    <register addr="41100e60" rw_flags="R" width="4" name="PCM_READ_FIFO_3_51_I0" comment="Read from fifo 3"/>
    <register addr="41100e64" rw_flags="R" width="4" name="PCM_READ_FIFO_3_52_I0" comment="Read from fifo 3"/>
    <register addr="41100e68" rw_flags="R" width="4" name="PCM_READ_FIFO_3_53_I0" comment="Read from fifo 3"/>
    <register addr="41100e6c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_54_I0" comment="Read from fifo 3"/>
    <register addr="41100e70" rw_flags="R" width="4" name="PCM_READ_FIFO_3_55_I0" comment="Read from fifo 3"/>
    <register addr="41100e74" rw_flags="R" width="4" name="PCM_READ_FIFO_3_56_I0" comment="Read from fifo 3"/>
    <register addr="41100e78" rw_flags="R" width="4" name="PCM_READ_FIFO_3_57_I0" comment="Read from fifo 3"/>
    <register addr="41100e7c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_58_I0" comment="Read from fifo 3"/>
    <register addr="41100e80" rw_flags="R" width="4" name="PCM_READ_FIFO_3_59_I0" comment="Read from fifo 3"/>
    <register addr="41100e84" rw_flags="R" width="4" name="PCM_READ_FIFO_3_60_I0" comment="Read from fifo 3"/>
    <register addr="41100e88" rw_flags="R" width="4" name="PCM_READ_FIFO_3_61_I0" comment="Read from fifo 3"/>
    <register addr="41100e8c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_62_I0" comment="Read from fifo 3"/>
    <register addr="41100e90" rw_flags="R" width="4" name="PCM_READ_FIFO_3_63_I0" comment="Read from fifo 3"/>
    <register addr="41100e94" rw_flags="R" width="4" name="PCM_READ_FIFO_3_64_I0" comment="Read from fifo 3"/>
    <register addr="41100e98" rw_flags="R" width="4" name="PCM_READ_FIFO_3_65_I0" comment="Read from fifo 3"/>
    <register addr="41100e9c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_66_I0" comment="Read from fifo 3"/>
    <register addr="41100ea0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_67_I0" comment="Read from fifo 3"/>
    <register addr="41100ea4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_68_I0" comment="Read from fifo 3"/>
    <register addr="41100ea8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_69_I0" comment="Read from fifo 3"/>
    <register addr="41100eac" rw_flags="R" width="4" name="PCM_READ_FIFO_3_70_I0" comment="Read from fifo 3"/>
    <register addr="41100eb0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_71_I0" comment="Read from fifo 3"/>
    <register addr="41100eb4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_72_I0" comment="Read from fifo 3"/>
    <register addr="41100eb8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_73_I0" comment="Read from fifo 3"/>
    <register addr="41100ebc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_74_I0" comment="Read from fifo 3"/>
    <register addr="41100ec0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_75_I0" comment="Read from fifo 3"/>
    <register addr="41100ec4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_76_I0" comment="Read from fifo 3"/>
    <register addr="41100ec8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_77_I0" comment="Read from fifo 3"/>
    <register addr="41100ecc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_78_I0" comment="Read from fifo 3"/>
    <register addr="41100ed0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_79_I0" comment="Read from fifo 3"/>
    <register addr="41100ed4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_80_I0" comment="Read from fifo 3"/>
    <register addr="41100ed8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_81_I0" comment="Read from fifo 3"/>
    <register addr="41100edc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_82_I0" comment="Read from fifo 3"/>
    <register addr="41100ee0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_83_I0" comment="Read from fifo 3"/>
    <register addr="41100ee4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_84_I0" comment="Read from fifo 3"/>
    <register addr="41100ee8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_85_I0" comment="Read from fifo 3"/>
    <register addr="41100eec" rw_flags="R" width="4" name="PCM_READ_FIFO_3_86_I0" comment="Read from fifo 3"/>
    <register addr="41100ef0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_87_I0" comment="Read from fifo 3"/>
    <register addr="41100ef4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_88_I0" comment="Read from fifo 3"/>
    <register addr="41100ef8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_89_I0" comment="Read from fifo 3"/>
    <register addr="41100efc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_90_I0" comment="Read from fifo 3"/>
    <register addr="41100f00" rw_flags="R" width="4" name="PCM_READ_FIFO_3_91_I0" comment="Read from fifo 3"/>
    <register addr="41100f04" rw_flags="R" width="4" name="PCM_READ_FIFO_3_92_I0" comment="Read from fifo 3"/>
    <register addr="41100f08" rw_flags="R" width="4" name="PCM_READ_FIFO_3_93_I0" comment="Read from fifo 3"/>
    <register addr="41100f0c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_94_I0" comment="Read from fifo 3"/>
    <register addr="41100f10" rw_flags="R" width="4" name="PCM_READ_FIFO_3_95_I0" comment="Read from fifo 3"/>
    <register addr="41100f14" rw_flags="R" width="4" name="PCM_READ_FIFO_4_0_I0" comment="Read from fifo 4"/>
    <register addr="41100f18" rw_flags="R" width="4" name="PCM_READ_FIFO_4_1_I0" comment="Read from fifo 4"/>
    <register addr="41100f1c" rw_flags="R" width="4" name="PCM_READ_FIFO_4_2_I0" comment="Read from fifo 4"/>
    <register addr="41100f20" rw_flags="R" width="4" name="PCM_READ_FIFO_4_3_I0" comment="Read from fifo 4"/>
    <register addr="41100f24" rw_flags="R" width="4" name="PCM_READ_FIFO_4_4_I0" comment="Read from fifo 4"/>
    <register addr="41100f28" rw_flags="R" width="4" name="PCM_READ_FIFO_4_5_I0" comment="Read from fifo 4"/>
    <register addr="41100f2c" rw_flags="R" width="4" name="PCM_READ_FIFO_4_6_I0" comment="Read from fifo 4"/>
    <register addr="41100f30" rw_flags="R" width="4" name="PCM_READ_FIFO_4_7_I0" comment="Read from fifo 4"/>
    <register addr="41100f34" rw_flags="R" width="4" name="PCM_READ_FIFO_4_8_I0" comment="Read from fifo 4"/>
    <register addr="41100f38" rw_flags="R" width="4" name="PCM_READ_FIFO_4_9_I0" comment="Read from fifo 4"/>
    <register addr="41100f3c" rw_flags="R" width="4" name="PCM_READ_FIFO_4_10_I0" comment="Read from fifo 4"/>
    <register addr="41100f40" rw_flags="R" width="4" name="PCM_READ_FIFO_4_11_I0" comment="Read from fifo 4"/>
    <register addr="41100f44" rw_flags="R" width="4" name="PCM_READ_FIFO_4_12_I0" comment="Read from fifo 4"/>
    <register addr="41100f48" rw_flags="R" width="4" name="PCM_READ_FIFO_4_13_I0" comment="Read from fifo 4"/>
    <register addr="41100f4c" rw_flags="R" width="4" name="PCM_READ_FIFO_4_14_I0" comment="Read from fifo 4"/>
    <register addr="41100f50" rw_flags="R" width="4" name="PCM_READ_FIFO_4_15_I0" comment="Read from fifo 4"/>
    <register addr="41100f54" rw_flags="R" width="4" name="PCM_READ_FIFO_5_0_I0" comment="Read from fifo 5"/>
    <register addr="41100f58" rw_flags="R" width="4" name="PCM_READ_FIFO_5_1_I0" comment="Read from fifo 5"/>
    <register addr="41100f5c" rw_flags="R" width="4" name="PCM_READ_FIFO_5_2_I0" comment="Read from fifo 5"/>
    <register addr="41100f60" rw_flags="R" width="4" name="PCM_READ_FIFO_5_3_I0" comment="Read from fifo 5"/>
    <register addr="41100f64" rw_flags="R" width="4" name="PCM_READ_FIFO_5_4_I0" comment="Read from fifo 5"/>
    <register addr="41100f68" rw_flags="R" width="4" name="PCM_READ_FIFO_5_5_I0" comment="Read from fifo 5"/>
    <register addr="41100f6c" rw_flags="R" width="4" name="PCM_READ_FIFO_5_6_I0" comment="Read from fifo 5"/>
    <register addr="41100f70" rw_flags="R" width="4" name="PCM_READ_FIFO_5_7_I0" comment="Read from fifo 5"/>
    <register addr="41100f74" rw_flags="R" width="4" name="PCM_READ_FIFO_5_8_I0" comment="Read from fifo 5"/>
    <register addr="41100f78" rw_flags="R" width="4" name="PCM_READ_FIFO_5_9_I0" comment="Read from fifo 5"/>
    <register addr="41100f7c" rw_flags="R" width="4" name="PCM_READ_FIFO_5_10_I0" comment="Read from fifo 5"/>
    <register addr="41100f80" rw_flags="R" width="4" name="PCM_READ_FIFO_5_11_I0" comment="Read from fifo 5"/>
    <register addr="41100f84" rw_flags="R" width="4" name="PCM_READ_FIFO_5_12_I0" comment="Read from fifo 5"/>
    <register addr="41100f88" rw_flags="R" width="4" name="PCM_READ_FIFO_5_13_I0" comment="Read from fifo 5"/>
    <register addr="41100f8c" rw_flags="R" width="4" name="PCM_READ_FIFO_5_14_I0" comment="Read from fifo 5"/>
    <register addr="41100f90" rw_flags="R" width="4" name="PCM_READ_FIFO_5_15_I0" comment="Read from fifo 5"/>
    <register addr="41100f94" rw_flags="W" width="1" name="PCM_FIFO_CMD_I0" comment="A set of instructions for the manulipation of FIFO's"/>
  </block>
  <block name="pcm_1" comment="PCM control registers">
    <register addr="41200000" rw_flags="RW" width="4" name="PCM_CONFIG1_I1" comment=""/>
    <register addr="41200004" rw_flags="RW" width="4" name="PCM_CONFIG2_I1" comment=""/>
    <register addr="41200008" rw_flags="RW" width="2" name="PCM_CONFIG3_I1" comment=""/>
    <register addr="4120000c" rw_flags="RW" width="2" name="PCM_CONFIG4_I1" comment=""/>
    <register addr="41200010" rw_flags="RW" width="2" name="PCM_CONFIG5_I1" comment=""/>
    <register addr="41200014" rw_flags="RW" width="2" name="PCM_CONFIG6_I1" comment="PCM_CONFIG4_CLK_GEN_CNT_RATE when extended features enabled"/>
    <register addr="41200018" rw_flags="RW" width="2" name="PCM_AUDIO_GAIN_I1" comment="[Future feature] Pad data when padding 13 bits to 16 bits (bottom 3 bits valid)"/>
    <register addr="4120001c" rw_flags="R" width="1" name="PCM_STATUS_I1" comment=""/>
    <register addr="41200020" rw_flags="RW" width="2" name="PCM_PAD_CONFIG_I1" comment=""/>
    <register addr="41200024" rw_flags="RW" width="2" name="PCM_RX_SLOT_CFG_I1" comment="Re-sample (under-sample) incoming PCM Data stream. 0: no under sampling, 1: 2-]1 2: 3-]1 ...16-]1"/>
    <register addr="41200028" rw_flags="RW" width="2" name="PCM_TX_SLOT_CFG_I1" comment="Re-sample (over-sample) outgoing PCM Data stream. 0: no over sampling; 1: 1-]2; 2: 1-]3 ... 1-]16"/>
    <register addr="4120002c" rw_flags="RW" width="1" name="PCM_TX_SLOT_ALIGN_CFG_I1" comment="When enabled Aligns the PCM slots with the correct buffers"/>
    <register addr="41200030" rw_flags="RW" width="1" name="PCM_RX_SLOT_ALIGN_CFG_I1" comment="When enabled Aligns the PCM slots with the correct buffers"/>
    <register addr="41200034" rw_flags="RW" width="4" name="PCM_SLOT_ROUTING_I1" comment="Routes which slots go to which FIFO"/>
    <register addr="41200038" rw_flags="RW" width="1" name="PCM_IO_DRV_DEBUG_SEL_I1" comment="Debug select register for IO_DRV_PCM"/>
    <register addr="4120003c" rw_flags="RW" width="1" name="PCM_MEM_DEBUG_SEL_I1" comment="Debug select register for MEM_CTRL_PCM"/>
    <register addr="41200040" rw_flags="RW" width="1" name="PCM_TOP_DEBUG_SEL_I1" comment="Top level Debug bus select for PCM"/>
    <register addr="41200044" rw_flags="RW" width="2" name="PCM_FORMAT_CFG_I1" comment="PCM lite - configuration"/>
    <register addr="41200048" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I1[0]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="4120004c" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I1[1]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="41200050" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I1[2]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="41200054" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I1[3]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="41200058" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I1[4]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="4120005c" rw_flags="R" width="2" name="PCM_FIFO_SIZE_I1[5]" comment="Reads back how full the FIFO is (in bytes not samples)."/>
    <register addr="41200060" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I1[0]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41200064" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I1[1]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41200068" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I1[2]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="4120006c" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I1[3]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41200070" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I1[4]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41200074" rw_flags="RW" width="2" name="PCM_FIFO_WATER_MARK_I1[5]" comment="Sets the level (in bytes) when interrupts are generated."/>
    <register addr="41200078" rw_flags="RW" width="4" name="PCM_INT_EN_I1" comment="Interrupt sources enable."/>
    <register addr="4120007c" rw_flags="R" width="4" name="PCM_INT_STATUS_I1" comment="Status of Interrupt sources."/>
    <register addr="41200080" rw_flags="W" width="4" name="PCM_INT_CLEAR_I1" comment="Clear Interrupt Sources by writing a 1 to the register bit."/>
    <register addr="41200084" rw_flags="RW" width="2" name="PCM_INT_WATER_EN_I1" comment="Interrupt sources enable for the water mark indicators."/>
    <register addr="41200088" rw_flags="R" width="2" name="PCM_INT_WATER_STATUS_I1" comment="Status of Interrupt sources."/>
    <register addr="4120008c" rw_flags="W" width="2" name="PCM_INT_WATER_CLEAR_I1" comment="Clear Interrupt Sources by writing a 1 to the register bit."/>
    <register addr="41200090" rw_flags="RW" width="2" name="PCM_FIFO_WIDTH_I1" comment="Sets the width of each FIFO"/>
    <register addr="41200094" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_0_I1" comment="Writes to fifo 0"/>
    <register addr="41200098" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_1_I1" comment="Writes to fifo 0"/>
    <register addr="4120009c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_2_I1" comment="Writes to fifo 0"/>
    <register addr="412000a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_3_I1" comment="Writes to fifo 0"/>
    <register addr="412000a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_4_I1" comment="Writes to fifo 0"/>
    <register addr="412000a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_5_I1" comment="Writes to fifo 0"/>
    <register addr="412000ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_6_I1" comment="Writes to fifo 0"/>
    <register addr="412000b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_7_I1" comment="Writes to fifo 0"/>
    <register addr="412000b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_8_I1" comment="Writes to fifo 0"/>
    <register addr="412000b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_9_I1" comment="Writes to fifo 0"/>
    <register addr="412000bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_10_I1" comment="Writes to fifo 0"/>
    <register addr="412000c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_11_I1" comment="Writes to fifo 0"/>
    <register addr="412000c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_12_I1" comment="Writes to fifo 0"/>
    <register addr="412000c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_13_I1" comment="Writes to fifo 0"/>
    <register addr="412000cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_14_I1" comment="Writes to fifo 0"/>
    <register addr="412000d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_15_I1" comment="Writes to fifo 0"/>
    <register addr="412000d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_16_I1" comment="Writes to fifo 0"/>
    <register addr="412000d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_17_I1" comment="Writes to fifo 0"/>
    <register addr="412000dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_18_I1" comment="Writes to fifo 0"/>
    <register addr="412000e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_19_I1" comment="Writes to fifo 0"/>
    <register addr="412000e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_20_I1" comment="Writes to fifo 0"/>
    <register addr="412000e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_21_I1" comment="Writes to fifo 0"/>
    <register addr="412000ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_22_I1" comment="Writes to fifo 0"/>
    <register addr="412000f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_23_I1" comment="Writes to fifo 0"/>
    <register addr="412000f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_24_I1" comment="Writes to fifo 0"/>
    <register addr="412000f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_25_I1" comment="Writes to fifo 0"/>
    <register addr="412000fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_26_I1" comment="Writes to fifo 0"/>
    <register addr="41200100" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_27_I1" comment="Writes to fifo 0"/>
    <register addr="41200104" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_28_I1" comment="Writes to fifo 0"/>
    <register addr="41200108" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_29_I1" comment="Writes to fifo 0"/>
    <register addr="4120010c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_30_I1" comment="Writes to fifo 0"/>
    <register addr="41200110" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_31_I1" comment="Writes to fifo 0"/>
    <register addr="41200114" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_32_I1" comment="Writes to fifo 0"/>
    <register addr="41200118" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_33_I1" comment="Writes to fifo 0"/>
    <register addr="4120011c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_34_I1" comment="Writes to fifo 0"/>
    <register addr="41200120" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_35_I1" comment="Writes to fifo 0"/>
    <register addr="41200124" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_36_I1" comment="Writes to fifo 0"/>
    <register addr="41200128" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_37_I1" comment="Writes to fifo 0"/>
    <register addr="4120012c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_38_I1" comment="Writes to fifo 0"/>
    <register addr="41200130" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_39_I1" comment="Writes to fifo 0"/>
    <register addr="41200134" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_40_I1" comment="Writes to fifo 0"/>
    <register addr="41200138" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_41_I1" comment="Writes to fifo 0"/>
    <register addr="4120013c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_42_I1" comment="Writes to fifo 0"/>
    <register addr="41200140" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_43_I1" comment="Writes to fifo 0"/>
    <register addr="41200144" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_44_I1" comment="Writes to fifo 0"/>
    <register addr="41200148" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_45_I1" comment="Writes to fifo 0"/>
    <register addr="4120014c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_46_I1" comment="Writes to fifo 0"/>
    <register addr="41200150" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_47_I1" comment="Writes to fifo 0"/>
    <register addr="41200154" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_48_I1" comment="Writes to fifo 0"/>
    <register addr="41200158" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_49_I1" comment="Writes to fifo 0"/>
    <register addr="4120015c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_50_I1" comment="Writes to fifo 0"/>
    <register addr="41200160" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_51_I1" comment="Writes to fifo 0"/>
    <register addr="41200164" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_52_I1" comment="Writes to fifo 0"/>
    <register addr="41200168" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_53_I1" comment="Writes to fifo 0"/>
    <register addr="4120016c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_54_I1" comment="Writes to fifo 0"/>
    <register addr="41200170" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_55_I1" comment="Writes to fifo 0"/>
    <register addr="41200174" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_56_I1" comment="Writes to fifo 0"/>
    <register addr="41200178" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_57_I1" comment="Writes to fifo 0"/>
    <register addr="4120017c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_58_I1" comment="Writes to fifo 0"/>
    <register addr="41200180" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_59_I1" comment="Writes to fifo 0"/>
    <register addr="41200184" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_60_I1" comment="Writes to fifo 0"/>
    <register addr="41200188" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_61_I1" comment="Writes to fifo 0"/>
    <register addr="4120018c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_62_I1" comment="Writes to fifo 0"/>
    <register addr="41200190" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_63_I1" comment="Writes to fifo 0"/>
    <register addr="41200194" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_64_I1" comment="Writes to fifo 0"/>
    <register addr="41200198" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_65_I1" comment="Writes to fifo 0"/>
    <register addr="4120019c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_66_I1" comment="Writes to fifo 0"/>
    <register addr="412001a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_67_I1" comment="Writes to fifo 0"/>
    <register addr="412001a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_68_I1" comment="Writes to fifo 0"/>
    <register addr="412001a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_69_I1" comment="Writes to fifo 0"/>
    <register addr="412001ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_70_I1" comment="Writes to fifo 0"/>
    <register addr="412001b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_71_I1" comment="Writes to fifo 0"/>
    <register addr="412001b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_72_I1" comment="Writes to fifo 0"/>
    <register addr="412001b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_73_I1" comment="Writes to fifo 0"/>
    <register addr="412001bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_74_I1" comment="Writes to fifo 0"/>
    <register addr="412001c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_75_I1" comment="Writes to fifo 0"/>
    <register addr="412001c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_76_I1" comment="Writes to fifo 0"/>
    <register addr="412001c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_77_I1" comment="Writes to fifo 0"/>
    <register addr="412001cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_78_I1" comment="Writes to fifo 0"/>
    <register addr="412001d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_79_I1" comment="Writes to fifo 0"/>
    <register addr="412001d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_80_I1" comment="Writes to fifo 0"/>
    <register addr="412001d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_81_I1" comment="Writes to fifo 0"/>
    <register addr="412001dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_82_I1" comment="Writes to fifo 0"/>
    <register addr="412001e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_83_I1" comment="Writes to fifo 0"/>
    <register addr="412001e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_84_I1" comment="Writes to fifo 0"/>
    <register addr="412001e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_85_I1" comment="Writes to fifo 0"/>
    <register addr="412001ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_86_I1" comment="Writes to fifo 0"/>
    <register addr="412001f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_87_I1" comment="Writes to fifo 0"/>
    <register addr="412001f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_88_I1" comment="Writes to fifo 0"/>
    <register addr="412001f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_89_I1" comment="Writes to fifo 0"/>
    <register addr="412001fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_90_I1" comment="Writes to fifo 0"/>
    <register addr="41200200" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_91_I1" comment="Writes to fifo 0"/>
    <register addr="41200204" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_92_I1" comment="Writes to fifo 0"/>
    <register addr="41200208" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_93_I1" comment="Writes to fifo 0"/>
    <register addr="4120020c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_94_I1" comment="Writes to fifo 0"/>
    <register addr="41200210" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_95_I1" comment="Writes to fifo 0"/>
    <register addr="41200214" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_96_I1" comment="Writes to fifo 0"/>
    <register addr="41200218" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_97_I1" comment="Writes to fifo 0"/>
    <register addr="4120021c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_98_I1" comment="Writes to fifo 0"/>
    <register addr="41200220" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_99_I1" comment="Writes to fifo 0"/>
    <register addr="41200224" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_100_I1" comment="Writes to fifo 0"/>
    <register addr="41200228" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_101_I1" comment="Writes to fifo 0"/>
    <register addr="4120022c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_102_I1" comment="Writes to fifo 0"/>
    <register addr="41200230" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_103_I1" comment="Writes to fifo 0"/>
    <register addr="41200234" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_104_I1" comment="Writes to fifo 0"/>
    <register addr="41200238" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_105_I1" comment="Writes to fifo 0"/>
    <register addr="4120023c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_106_I1" comment="Writes to fifo 0"/>
    <register addr="41200240" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_107_I1" comment="Writes to fifo 0"/>
    <register addr="41200244" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_108_I1" comment="Writes to fifo 0"/>
    <register addr="41200248" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_109_I1" comment="Writes to fifo 0"/>
    <register addr="4120024c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_110_I1" comment="Writes to fifo 0"/>
    <register addr="41200250" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_111_I1" comment="Writes to fifo 0"/>
    <register addr="41200254" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_112_I1" comment="Writes to fifo 0"/>
    <register addr="41200258" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_113_I1" comment="Writes to fifo 0"/>
    <register addr="4120025c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_114_I1" comment="Writes to fifo 0"/>
    <register addr="41200260" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_115_I1" comment="Writes to fifo 0"/>
    <register addr="41200264" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_116_I1" comment="Writes to fifo 0"/>
    <register addr="41200268" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_117_I1" comment="Writes to fifo 0"/>
    <register addr="4120026c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_118_I1" comment="Writes to fifo 0"/>
    <register addr="41200270" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_119_I1" comment="Writes to fifo 0"/>
    <register addr="41200274" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_120_I1" comment="Writes to fifo 0"/>
    <register addr="41200278" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_121_I1" comment="Writes to fifo 0"/>
    <register addr="4120027c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_122_I1" comment="Writes to fifo 0"/>
    <register addr="41200280" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_123_I1" comment="Writes to fifo 0"/>
    <register addr="41200284" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_124_I1" comment="Writes to fifo 0"/>
    <register addr="41200288" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_125_I1" comment="Writes to fifo 0"/>
    <register addr="4120028c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_126_I1" comment="Writes to fifo 0"/>
    <register addr="41200290" rw_flags="W" width="4" name="PCM_WRITE_FIFO_0_127_I1" comment="Writes to fifo 0"/>
    <register addr="41200294" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_0_I1" comment="Writes to fifo 1"/>
    <register addr="41200298" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_1_I1" comment="Writes to fifo 1"/>
    <register addr="4120029c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_2_I1" comment="Writes to fifo 1"/>
    <register addr="412002a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_3_I1" comment="Writes to fifo 1"/>
    <register addr="412002a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_4_I1" comment="Writes to fifo 1"/>
    <register addr="412002a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_5_I1" comment="Writes to fifo 1"/>
    <register addr="412002ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_6_I1" comment="Writes to fifo 1"/>
    <register addr="412002b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_7_I1" comment="Writes to fifo 1"/>
    <register addr="412002b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_8_I1" comment="Writes to fifo 1"/>
    <register addr="412002b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_9_I1" comment="Writes to fifo 1"/>
    <register addr="412002bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_10_I1" comment="Writes to fifo 1"/>
    <register addr="412002c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_11_I1" comment="Writes to fifo 1"/>
    <register addr="412002c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_12_I1" comment="Writes to fifo 1"/>
    <register addr="412002c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_13_I1" comment="Writes to fifo 1"/>
    <register addr="412002cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_14_I1" comment="Writes to fifo 1"/>
    <register addr="412002d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_15_I1" comment="Writes to fifo 1"/>
    <register addr="412002d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_16_I1" comment="Writes to fifo 1"/>
    <register addr="412002d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_17_I1" comment="Writes to fifo 1"/>
    <register addr="412002dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_18_I1" comment="Writes to fifo 1"/>
    <register addr="412002e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_19_I1" comment="Writes to fifo 1"/>
    <register addr="412002e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_20_I1" comment="Writes to fifo 1"/>
    <register addr="412002e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_21_I1" comment="Writes to fifo 1"/>
    <register addr="412002ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_22_I1" comment="Writes to fifo 1"/>
    <register addr="412002f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_23_I1" comment="Writes to fifo 1"/>
    <register addr="412002f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_24_I1" comment="Writes to fifo 1"/>
    <register addr="412002f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_25_I1" comment="Writes to fifo 1"/>
    <register addr="412002fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_26_I1" comment="Writes to fifo 1"/>
    <register addr="41200300" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_27_I1" comment="Writes to fifo 1"/>
    <register addr="41200304" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_28_I1" comment="Writes to fifo 1"/>
    <register addr="41200308" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_29_I1" comment="Writes to fifo 1"/>
    <register addr="4120030c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_30_I1" comment="Writes to fifo 1"/>
    <register addr="41200310" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_31_I1" comment="Writes to fifo 1"/>
    <register addr="41200314" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_32_I1" comment="Writes to fifo 1"/>
    <register addr="41200318" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_33_I1" comment="Writes to fifo 1"/>
    <register addr="4120031c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_34_I1" comment="Writes to fifo 1"/>
    <register addr="41200320" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_35_I1" comment="Writes to fifo 1"/>
    <register addr="41200324" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_36_I1" comment="Writes to fifo 1"/>
    <register addr="41200328" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_37_I1" comment="Writes to fifo 1"/>
    <register addr="4120032c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_38_I1" comment="Writes to fifo 1"/>
    <register addr="41200330" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_39_I1" comment="Writes to fifo 1"/>
    <register addr="41200334" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_40_I1" comment="Writes to fifo 1"/>
    <register addr="41200338" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_41_I1" comment="Writes to fifo 1"/>
    <register addr="4120033c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_42_I1" comment="Writes to fifo 1"/>
    <register addr="41200340" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_43_I1" comment="Writes to fifo 1"/>
    <register addr="41200344" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_44_I1" comment="Writes to fifo 1"/>
    <register addr="41200348" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_45_I1" comment="Writes to fifo 1"/>
    <register addr="4120034c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_46_I1" comment="Writes to fifo 1"/>
    <register addr="41200350" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_47_I1" comment="Writes to fifo 1"/>
    <register addr="41200354" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_48_I1" comment="Writes to fifo 1"/>
    <register addr="41200358" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_49_I1" comment="Writes to fifo 1"/>
    <register addr="4120035c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_50_I1" comment="Writes to fifo 1"/>
    <register addr="41200360" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_51_I1" comment="Writes to fifo 1"/>
    <register addr="41200364" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_52_I1" comment="Writes to fifo 1"/>
    <register addr="41200368" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_53_I1" comment="Writes to fifo 1"/>
    <register addr="4120036c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_54_I1" comment="Writes to fifo 1"/>
    <register addr="41200370" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_55_I1" comment="Writes to fifo 1"/>
    <register addr="41200374" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_56_I1" comment="Writes to fifo 1"/>
    <register addr="41200378" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_57_I1" comment="Writes to fifo 1"/>
    <register addr="4120037c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_58_I1" comment="Writes to fifo 1"/>
    <register addr="41200380" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_59_I1" comment="Writes to fifo 1"/>
    <register addr="41200384" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_60_I1" comment="Writes to fifo 1"/>
    <register addr="41200388" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_61_I1" comment="Writes to fifo 1"/>
    <register addr="4120038c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_62_I1" comment="Writes to fifo 1"/>
    <register addr="41200390" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_63_I1" comment="Writes to fifo 1"/>
    <register addr="41200394" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_64_I1" comment="Writes to fifo 1"/>
    <register addr="41200398" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_65_I1" comment="Writes to fifo 1"/>
    <register addr="4120039c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_66_I1" comment="Writes to fifo 1"/>
    <register addr="412003a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_67_I1" comment="Writes to fifo 1"/>
    <register addr="412003a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_68_I1" comment="Writes to fifo 1"/>
    <register addr="412003a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_69_I1" comment="Writes to fifo 1"/>
    <register addr="412003ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_70_I1" comment="Writes to fifo 1"/>
    <register addr="412003b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_71_I1" comment="Writes to fifo 1"/>
    <register addr="412003b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_72_I1" comment="Writes to fifo 1"/>
    <register addr="412003b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_73_I1" comment="Writes to fifo 1"/>
    <register addr="412003bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_74_I1" comment="Writes to fifo 1"/>
    <register addr="412003c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_75_I1" comment="Writes to fifo 1"/>
    <register addr="412003c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_76_I1" comment="Writes to fifo 1"/>
    <register addr="412003c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_77_I1" comment="Writes to fifo 1"/>
    <register addr="412003cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_78_I1" comment="Writes to fifo 1"/>
    <register addr="412003d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_79_I1" comment="Writes to fifo 1"/>
    <register addr="412003d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_80_I1" comment="Writes to fifo 1"/>
    <register addr="412003d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_81_I1" comment="Writes to fifo 1"/>
    <register addr="412003dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_82_I1" comment="Writes to fifo 1"/>
    <register addr="412003e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_83_I1" comment="Writes to fifo 1"/>
    <register addr="412003e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_84_I1" comment="Writes to fifo 1"/>
    <register addr="412003e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_85_I1" comment="Writes to fifo 1"/>
    <register addr="412003ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_86_I1" comment="Writes to fifo 1"/>
    <register addr="412003f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_87_I1" comment="Writes to fifo 1"/>
    <register addr="412003f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_88_I1" comment="Writes to fifo 1"/>
    <register addr="412003f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_89_I1" comment="Writes to fifo 1"/>
    <register addr="412003fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_90_I1" comment="Writes to fifo 1"/>
    <register addr="41200400" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_91_I1" comment="Writes to fifo 1"/>
    <register addr="41200404" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_92_I1" comment="Writes to fifo 1"/>
    <register addr="41200408" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_93_I1" comment="Writes to fifo 1"/>
    <register addr="4120040c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_94_I1" comment="Writes to fifo 1"/>
    <register addr="41200410" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_95_I1" comment="Writes to fifo 1"/>
    <register addr="41200414" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_96_I1" comment="Writes to fifo 1"/>
    <register addr="41200418" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_97_I1" comment="Writes to fifo 1"/>
    <register addr="4120041c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_98_I1" comment="Writes to fifo 1"/>
    <register addr="41200420" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_99_I1" comment="Writes to fifo 1"/>
    <register addr="41200424" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_100_I1" comment="Writes to fifo 1"/>
    <register addr="41200428" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_101_I1" comment="Writes to fifo 1"/>
    <register addr="4120042c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_102_I1" comment="Writes to fifo 1"/>
    <register addr="41200430" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_103_I1" comment="Writes to fifo 1"/>
    <register addr="41200434" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_104_I1" comment="Writes to fifo 1"/>
    <register addr="41200438" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_105_I1" comment="Writes to fifo 1"/>
    <register addr="4120043c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_106_I1" comment="Writes to fifo 1"/>
    <register addr="41200440" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_107_I1" comment="Writes to fifo 1"/>
    <register addr="41200444" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_108_I1" comment="Writes to fifo 1"/>
    <register addr="41200448" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_109_I1" comment="Writes to fifo 1"/>
    <register addr="4120044c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_110_I1" comment="Writes to fifo 1"/>
    <register addr="41200450" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_111_I1" comment="Writes to fifo 1"/>
    <register addr="41200454" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_112_I1" comment="Writes to fifo 1"/>
    <register addr="41200458" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_113_I1" comment="Writes to fifo 1"/>
    <register addr="4120045c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_114_I1" comment="Writes to fifo 1"/>
    <register addr="41200460" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_115_I1" comment="Writes to fifo 1"/>
    <register addr="41200464" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_116_I1" comment="Writes to fifo 1"/>
    <register addr="41200468" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_117_I1" comment="Writes to fifo 1"/>
    <register addr="4120046c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_118_I1" comment="Writes to fifo 1"/>
    <register addr="41200470" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_119_I1" comment="Writes to fifo 1"/>
    <register addr="41200474" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_120_I1" comment="Writes to fifo 1"/>
    <register addr="41200478" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_121_I1" comment="Writes to fifo 1"/>
    <register addr="4120047c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_122_I1" comment="Writes to fifo 1"/>
    <register addr="41200480" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_123_I1" comment="Writes to fifo 1"/>
    <register addr="41200484" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_124_I1" comment="Writes to fifo 1"/>
    <register addr="41200488" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_125_I1" comment="Writes to fifo 1"/>
    <register addr="4120048c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_126_I1" comment="Writes to fifo 1"/>
    <register addr="41200490" rw_flags="W" width="4" name="PCM_WRITE_FIFO_1_127_I1" comment="Writes to fifo 1"/>
    <register addr="41200494" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_0_I1" comment="Writes to fifo 2"/>
    <register addr="41200498" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_1_I1" comment="Writes to fifo 2"/>
    <register addr="4120049c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_2_I1" comment="Writes to fifo 2"/>
    <register addr="412004a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_3_I1" comment="Writes to fifo 2"/>
    <register addr="412004a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_4_I1" comment="Writes to fifo 2"/>
    <register addr="412004a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_5_I1" comment="Writes to fifo 2"/>
    <register addr="412004ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_6_I1" comment="Writes to fifo 2"/>
    <register addr="412004b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_7_I1" comment="Writes to fifo 2"/>
    <register addr="412004b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_8_I1" comment="Writes to fifo 2"/>
    <register addr="412004b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_9_I1" comment="Writes to fifo 2"/>
    <register addr="412004bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_10_I1" comment="Writes to fifo 2"/>
    <register addr="412004c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_11_I1" comment="Writes to fifo 2"/>
    <register addr="412004c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_12_I1" comment="Writes to fifo 2"/>
    <register addr="412004c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_13_I1" comment="Writes to fifo 2"/>
    <register addr="412004cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_14_I1" comment="Writes to fifo 2"/>
    <register addr="412004d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_15_I1" comment="Writes to fifo 2"/>
    <register addr="412004d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_16_I1" comment="Writes to fifo 2"/>
    <register addr="412004d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_17_I1" comment="Writes to fifo 2"/>
    <register addr="412004dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_18_I1" comment="Writes to fifo 2"/>
    <register addr="412004e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_19_I1" comment="Writes to fifo 2"/>
    <register addr="412004e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_20_I1" comment="Writes to fifo 2"/>
    <register addr="412004e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_21_I1" comment="Writes to fifo 2"/>
    <register addr="412004ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_22_I1" comment="Writes to fifo 2"/>
    <register addr="412004f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_23_I1" comment="Writes to fifo 2"/>
    <register addr="412004f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_24_I1" comment="Writes to fifo 2"/>
    <register addr="412004f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_25_I1" comment="Writes to fifo 2"/>
    <register addr="412004fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_26_I1" comment="Writes to fifo 2"/>
    <register addr="41200500" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_27_I1" comment="Writes to fifo 2"/>
    <register addr="41200504" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_28_I1" comment="Writes to fifo 2"/>
    <register addr="41200508" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_29_I1" comment="Writes to fifo 2"/>
    <register addr="4120050c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_30_I1" comment="Writes to fifo 2"/>
    <register addr="41200510" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_31_I1" comment="Writes to fifo 2"/>
    <register addr="41200514" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_32_I1" comment="Writes to fifo 2"/>
    <register addr="41200518" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_33_I1" comment="Writes to fifo 2"/>
    <register addr="4120051c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_34_I1" comment="Writes to fifo 2"/>
    <register addr="41200520" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_35_I1" comment="Writes to fifo 2"/>
    <register addr="41200524" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_36_I1" comment="Writes to fifo 2"/>
    <register addr="41200528" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_37_I1" comment="Writes to fifo 2"/>
    <register addr="4120052c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_38_I1" comment="Writes to fifo 2"/>
    <register addr="41200530" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_39_I1" comment="Writes to fifo 2"/>
    <register addr="41200534" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_40_I1" comment="Writes to fifo 2"/>
    <register addr="41200538" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_41_I1" comment="Writes to fifo 2"/>
    <register addr="4120053c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_42_I1" comment="Writes to fifo 2"/>
    <register addr="41200540" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_43_I1" comment="Writes to fifo 2"/>
    <register addr="41200544" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_44_I1" comment="Writes to fifo 2"/>
    <register addr="41200548" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_45_I1" comment="Writes to fifo 2"/>
    <register addr="4120054c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_46_I1" comment="Writes to fifo 2"/>
    <register addr="41200550" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_47_I1" comment="Writes to fifo 2"/>
    <register addr="41200554" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_48_I1" comment="Writes to fifo 2"/>
    <register addr="41200558" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_49_I1" comment="Writes to fifo 2"/>
    <register addr="4120055c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_50_I1" comment="Writes to fifo 2"/>
    <register addr="41200560" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_51_I1" comment="Writes to fifo 2"/>
    <register addr="41200564" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_52_I1" comment="Writes to fifo 2"/>
    <register addr="41200568" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_53_I1" comment="Writes to fifo 2"/>
    <register addr="4120056c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_54_I1" comment="Writes to fifo 2"/>
    <register addr="41200570" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_55_I1" comment="Writes to fifo 2"/>
    <register addr="41200574" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_56_I1" comment="Writes to fifo 2"/>
    <register addr="41200578" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_57_I1" comment="Writes to fifo 2"/>
    <register addr="4120057c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_58_I1" comment="Writes to fifo 2"/>
    <register addr="41200580" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_59_I1" comment="Writes to fifo 2"/>
    <register addr="41200584" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_60_I1" comment="Writes to fifo 2"/>
    <register addr="41200588" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_61_I1" comment="Writes to fifo 2"/>
    <register addr="4120058c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_62_I1" comment="Writes to fifo 2"/>
    <register addr="41200590" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_63_I1" comment="Writes to fifo 2"/>
    <register addr="41200594" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_64_I1" comment="Writes to fifo 2"/>
    <register addr="41200598" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_65_I1" comment="Writes to fifo 2"/>
    <register addr="4120059c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_66_I1" comment="Writes to fifo 2"/>
    <register addr="412005a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_67_I1" comment="Writes to fifo 2"/>
    <register addr="412005a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_68_I1" comment="Writes to fifo 2"/>
    <register addr="412005a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_69_I1" comment="Writes to fifo 2"/>
    <register addr="412005ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_70_I1" comment="Writes to fifo 2"/>
    <register addr="412005b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_71_I1" comment="Writes to fifo 2"/>
    <register addr="412005b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_72_I1" comment="Writes to fifo 2"/>
    <register addr="412005b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_73_I1" comment="Writes to fifo 2"/>
    <register addr="412005bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_74_I1" comment="Writes to fifo 2"/>
    <register addr="412005c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_75_I1" comment="Writes to fifo 2"/>
    <register addr="412005c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_76_I1" comment="Writes to fifo 2"/>
    <register addr="412005c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_77_I1" comment="Writes to fifo 2"/>
    <register addr="412005cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_78_I1" comment="Writes to fifo 2"/>
    <register addr="412005d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_79_I1" comment="Writes to fifo 2"/>
    <register addr="412005d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_80_I1" comment="Writes to fifo 2"/>
    <register addr="412005d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_81_I1" comment="Writes to fifo 2"/>
    <register addr="412005dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_82_I1" comment="Writes to fifo 2"/>
    <register addr="412005e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_83_I1" comment="Writes to fifo 2"/>
    <register addr="412005e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_84_I1" comment="Writes to fifo 2"/>
    <register addr="412005e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_85_I1" comment="Writes to fifo 2"/>
    <register addr="412005ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_86_I1" comment="Writes to fifo 2"/>
    <register addr="412005f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_87_I1" comment="Writes to fifo 2"/>
    <register addr="412005f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_88_I1" comment="Writes to fifo 2"/>
    <register addr="412005f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_89_I1" comment="Writes to fifo 2"/>
    <register addr="412005fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_90_I1" comment="Writes to fifo 2"/>
    <register addr="41200600" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_91_I1" comment="Writes to fifo 2"/>
    <register addr="41200604" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_92_I1" comment="Writes to fifo 2"/>
    <register addr="41200608" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_93_I1" comment="Writes to fifo 2"/>
    <register addr="4120060c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_94_I1" comment="Writes to fifo 2"/>
    <register addr="41200610" rw_flags="W" width="4" name="PCM_WRITE_FIFO_2_95_I1" comment="Writes to fifo 2"/>
    <register addr="41200614" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_0_I1" comment="Writes to fifo 3"/>
    <register addr="41200618" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_1_I1" comment="Writes to fifo 3"/>
    <register addr="4120061c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_2_I1" comment="Writes to fifo 3"/>
    <register addr="41200620" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_3_I1" comment="Writes to fifo 3"/>
    <register addr="41200624" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_4_I1" comment="Writes to fifo 3"/>
    <register addr="41200628" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_5_I1" comment="Writes to fifo 3"/>
    <register addr="4120062c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_6_I1" comment="Writes to fifo 3"/>
    <register addr="41200630" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_7_I1" comment="Writes to fifo 3"/>
    <register addr="41200634" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_8_I1" comment="Writes to fifo 3"/>
    <register addr="41200638" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_9_I1" comment="Writes to fifo 3"/>
    <register addr="4120063c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_10_I1" comment="Writes to fifo 3"/>
    <register addr="41200640" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_11_I1" comment="Writes to fifo 3"/>
    <register addr="41200644" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_12_I1" comment="Writes to fifo 3"/>
    <register addr="41200648" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_13_I1" comment="Writes to fifo 3"/>
    <register addr="4120064c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_14_I1" comment="Writes to fifo 3"/>
    <register addr="41200650" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_15_I1" comment="Writes to fifo 3"/>
    <register addr="41200654" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_16_I1" comment="Writes to fifo 3"/>
    <register addr="41200658" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_17_I1" comment="Writes to fifo 3"/>
    <register addr="4120065c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_18_I1" comment="Writes to fifo 3"/>
    <register addr="41200660" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_19_I1" comment="Writes to fifo 3"/>
    <register addr="41200664" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_20_I1" comment="Writes to fifo 3"/>
    <register addr="41200668" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_21_I1" comment="Writes to fifo 3"/>
    <register addr="4120066c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_22_I1" comment="Writes to fifo 3"/>
    <register addr="41200670" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_23_I1" comment="Writes to fifo 3"/>
    <register addr="41200674" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_24_I1" comment="Writes to fifo 3"/>
    <register addr="41200678" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_25_I1" comment="Writes to fifo 3"/>
    <register addr="4120067c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_26_I1" comment="Writes to fifo 3"/>
    <register addr="41200680" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_27_I1" comment="Writes to fifo 3"/>
    <register addr="41200684" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_28_I1" comment="Writes to fifo 3"/>
    <register addr="41200688" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_29_I1" comment="Writes to fifo 3"/>
    <register addr="4120068c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_30_I1" comment="Writes to fifo 3"/>
    <register addr="41200690" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_31_I1" comment="Writes to fifo 3"/>
    <register addr="41200694" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_32_I1" comment="Writes to fifo 3"/>
    <register addr="41200698" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_33_I1" comment="Writes to fifo 3"/>
    <register addr="4120069c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_34_I1" comment="Writes to fifo 3"/>
    <register addr="412006a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_35_I1" comment="Writes to fifo 3"/>
    <register addr="412006a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_36_I1" comment="Writes to fifo 3"/>
    <register addr="412006a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_37_I1" comment="Writes to fifo 3"/>
    <register addr="412006ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_38_I1" comment="Writes to fifo 3"/>
    <register addr="412006b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_39_I1" comment="Writes to fifo 3"/>
    <register addr="412006b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_40_I1" comment="Writes to fifo 3"/>
    <register addr="412006b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_41_I1" comment="Writes to fifo 3"/>
    <register addr="412006bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_42_I1" comment="Writes to fifo 3"/>
    <register addr="412006c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_43_I1" comment="Writes to fifo 3"/>
    <register addr="412006c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_44_I1" comment="Writes to fifo 3"/>
    <register addr="412006c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_45_I1" comment="Writes to fifo 3"/>
    <register addr="412006cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_46_I1" comment="Writes to fifo 3"/>
    <register addr="412006d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_47_I1" comment="Writes to fifo 3"/>
    <register addr="412006d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_48_I1" comment="Writes to fifo 3"/>
    <register addr="412006d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_49_I1" comment="Writes to fifo 3"/>
    <register addr="412006dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_50_I1" comment="Writes to fifo 3"/>
    <register addr="412006e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_51_I1" comment="Writes to fifo 3"/>
    <register addr="412006e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_52_I1" comment="Writes to fifo 3"/>
    <register addr="412006e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_53_I1" comment="Writes to fifo 3"/>
    <register addr="412006ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_54_I1" comment="Writes to fifo 3"/>
    <register addr="412006f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_55_I1" comment="Writes to fifo 3"/>
    <register addr="412006f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_56_I1" comment="Writes to fifo 3"/>
    <register addr="412006f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_57_I1" comment="Writes to fifo 3"/>
    <register addr="412006fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_58_I1" comment="Writes to fifo 3"/>
    <register addr="41200700" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_59_I1" comment="Writes to fifo 3"/>
    <register addr="41200704" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_60_I1" comment="Writes to fifo 3"/>
    <register addr="41200708" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_61_I1" comment="Writes to fifo 3"/>
    <register addr="4120070c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_62_I1" comment="Writes to fifo 3"/>
    <register addr="41200710" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_63_I1" comment="Writes to fifo 3"/>
    <register addr="41200714" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_64_I1" comment="Writes to fifo 3"/>
    <register addr="41200718" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_65_I1" comment="Writes to fifo 3"/>
    <register addr="4120071c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_66_I1" comment="Writes to fifo 3"/>
    <register addr="41200720" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_67_I1" comment="Writes to fifo 3"/>
    <register addr="41200724" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_68_I1" comment="Writes to fifo 3"/>
    <register addr="41200728" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_69_I1" comment="Writes to fifo 3"/>
    <register addr="4120072c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_70_I1" comment="Writes to fifo 3"/>
    <register addr="41200730" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_71_I1" comment="Writes to fifo 3"/>
    <register addr="41200734" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_72_I1" comment="Writes to fifo 3"/>
    <register addr="41200738" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_73_I1" comment="Writes to fifo 3"/>
    <register addr="4120073c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_74_I1" comment="Writes to fifo 3"/>
    <register addr="41200740" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_75_I1" comment="Writes to fifo 3"/>
    <register addr="41200744" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_76_I1" comment="Writes to fifo 3"/>
    <register addr="41200748" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_77_I1" comment="Writes to fifo 3"/>
    <register addr="4120074c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_78_I1" comment="Writes to fifo 3"/>
    <register addr="41200750" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_79_I1" comment="Writes to fifo 3"/>
    <register addr="41200754" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_80_I1" comment="Writes to fifo 3"/>
    <register addr="41200758" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_81_I1" comment="Writes to fifo 3"/>
    <register addr="4120075c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_82_I1" comment="Writes to fifo 3"/>
    <register addr="41200760" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_83_I1" comment="Writes to fifo 3"/>
    <register addr="41200764" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_84_I1" comment="Writes to fifo 3"/>
    <register addr="41200768" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_85_I1" comment="Writes to fifo 3"/>
    <register addr="4120076c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_86_I1" comment="Writes to fifo 3"/>
    <register addr="41200770" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_87_I1" comment="Writes to fifo 3"/>
    <register addr="41200774" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_88_I1" comment="Writes to fifo 3"/>
    <register addr="41200778" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_89_I1" comment="Writes to fifo 3"/>
    <register addr="4120077c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_90_I1" comment="Writes to fifo 3"/>
    <register addr="41200780" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_91_I1" comment="Writes to fifo 3"/>
    <register addr="41200784" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_92_I1" comment="Writes to fifo 3"/>
    <register addr="41200788" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_93_I1" comment="Writes to fifo 3"/>
    <register addr="4120078c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_94_I1" comment="Writes to fifo 3"/>
    <register addr="41200790" rw_flags="W" width="4" name="PCM_WRITE_FIFO_3_95_I1" comment="Writes to fifo 3"/>
    <register addr="41200794" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_0_I1" comment="Writes to fifo 4"/>
    <register addr="41200798" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_1_I1" comment="Writes to fifo 4"/>
    <register addr="4120079c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_2_I1" comment="Writes to fifo 4"/>
    <register addr="412007a0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_3_I1" comment="Writes to fifo 4"/>
    <register addr="412007a4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_4_I1" comment="Writes to fifo 4"/>
    <register addr="412007a8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_5_I1" comment="Writes to fifo 4"/>
    <register addr="412007ac" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_6_I1" comment="Writes to fifo 4"/>
    <register addr="412007b0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_7_I1" comment="Writes to fifo 4"/>
    <register addr="412007b4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_8_I1" comment="Writes to fifo 4"/>
    <register addr="412007b8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_9_I1" comment="Writes to fifo 4"/>
    <register addr="412007bc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_10_I1" comment="Writes to fifo 4"/>
    <register addr="412007c0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_11_I1" comment="Writes to fifo 4"/>
    <register addr="412007c4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_12_I1" comment="Writes to fifo 4"/>
    <register addr="412007c8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_13_I1" comment="Writes to fifo 4"/>
    <register addr="412007cc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_14_I1" comment="Writes to fifo 4"/>
    <register addr="412007d0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_4_15_I1" comment="Writes to fifo 4"/>
    <register addr="412007d4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_0_I1" comment="Writes to fifo 5"/>
    <register addr="412007d8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_1_I1" comment="Writes to fifo 5"/>
    <register addr="412007dc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_2_I1" comment="Writes to fifo 5"/>
    <register addr="412007e0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_3_I1" comment="Writes to fifo 5"/>
    <register addr="412007e4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_4_I1" comment="Writes to fifo 5"/>
    <register addr="412007e8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_5_I1" comment="Writes to fifo 5"/>
    <register addr="412007ec" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_6_I1" comment="Writes to fifo 5"/>
    <register addr="412007f0" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_7_I1" comment="Writes to fifo 5"/>
    <register addr="412007f4" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_8_I1" comment="Writes to fifo 5"/>
    <register addr="412007f8" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_9_I1" comment="Writes to fifo 5"/>
    <register addr="412007fc" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_10_I1" comment="Writes to fifo 5"/>
    <register addr="41200800" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_11_I1" comment="Writes to fifo 5"/>
    <register addr="41200804" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_12_I1" comment="Writes to fifo 5"/>
    <register addr="41200808" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_13_I1" comment="Writes to fifo 5"/>
    <register addr="4120080c" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_14_I1" comment="Writes to fifo 5"/>
    <register addr="41200810" rw_flags="W" width="4" name="PCM_WRITE_FIFO_5_15_I1" comment="Writes to fifo 5"/>
    <register addr="41200814" rw_flags="R" width="4" name="PCM_READ_FIFO_0_0_I1" comment="Read from fifo 0"/>
    <register addr="41200818" rw_flags="R" width="4" name="PCM_READ_FIFO_0_1_I1" comment="Read from fifo 0"/>
    <register addr="4120081c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_2_I1" comment="Read from fifo 0"/>
    <register addr="41200820" rw_flags="R" width="4" name="PCM_READ_FIFO_0_3_I1" comment="Read from fifo 0"/>
    <register addr="41200824" rw_flags="R" width="4" name="PCM_READ_FIFO_0_4_I1" comment="Read from fifo 0"/>
    <register addr="41200828" rw_flags="R" width="4" name="PCM_READ_FIFO_0_5_I1" comment="Read from fifo 0"/>
    <register addr="4120082c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_6_I1" comment="Read from fifo 0"/>
    <register addr="41200830" rw_flags="R" width="4" name="PCM_READ_FIFO_0_7_I1" comment="Read from fifo 0"/>
    <register addr="41200834" rw_flags="R" width="4" name="PCM_READ_FIFO_0_8_I1" comment="Read from fifo 0"/>
    <register addr="41200838" rw_flags="R" width="4" name="PCM_READ_FIFO_0_9_I1" comment="Read from fifo 0"/>
    <register addr="4120083c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_10_I1" comment="Read from fifo 0"/>
    <register addr="41200840" rw_flags="R" width="4" name="PCM_READ_FIFO_0_11_I1" comment="Read from fifo 0"/>
    <register addr="41200844" rw_flags="R" width="4" name="PCM_READ_FIFO_0_12_I1" comment="Read from fifo 0"/>
    <register addr="41200848" rw_flags="R" width="4" name="PCM_READ_FIFO_0_13_I1" comment="Read from fifo 0"/>
    <register addr="4120084c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_14_I1" comment="Read from fifo 0"/>
    <register addr="41200850" rw_flags="R" width="4" name="PCM_READ_FIFO_0_15_I1" comment="Read from fifo 0"/>
    <register addr="41200854" rw_flags="R" width="4" name="PCM_READ_FIFO_0_16_I1" comment="Read from fifo 0"/>
    <register addr="41200858" rw_flags="R" width="4" name="PCM_READ_FIFO_0_17_I1" comment="Read from fifo 0"/>
    <register addr="4120085c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_18_I1" comment="Read from fifo 0"/>
    <register addr="41200860" rw_flags="R" width="4" name="PCM_READ_FIFO_0_19_I1" comment="Read from fifo 0"/>
    <register addr="41200864" rw_flags="R" width="4" name="PCM_READ_FIFO_0_20_I1" comment="Read from fifo 0"/>
    <register addr="41200868" rw_flags="R" width="4" name="PCM_READ_FIFO_0_21_I1" comment="Read from fifo 0"/>
    <register addr="4120086c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_22_I1" comment="Read from fifo 0"/>
    <register addr="41200870" rw_flags="R" width="4" name="PCM_READ_FIFO_0_23_I1" comment="Read from fifo 0"/>
    <register addr="41200874" rw_flags="R" width="4" name="PCM_READ_FIFO_0_24_I1" comment="Read from fifo 0"/>
    <register addr="41200878" rw_flags="R" width="4" name="PCM_READ_FIFO_0_25_I1" comment="Read from fifo 0"/>
    <register addr="4120087c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_26_I1" comment="Read from fifo 0"/>
    <register addr="41200880" rw_flags="R" width="4" name="PCM_READ_FIFO_0_27_I1" comment="Read from fifo 0"/>
    <register addr="41200884" rw_flags="R" width="4" name="PCM_READ_FIFO_0_28_I1" comment="Read from fifo 0"/>
    <register addr="41200888" rw_flags="R" width="4" name="PCM_READ_FIFO_0_29_I1" comment="Read from fifo 0"/>
    <register addr="4120088c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_30_I1" comment="Read from fifo 0"/>
    <register addr="41200890" rw_flags="R" width="4" name="PCM_READ_FIFO_0_31_I1" comment="Read from fifo 0"/>
    <register addr="41200894" rw_flags="R" width="4" name="PCM_READ_FIFO_0_32_I1" comment="Read from fifo 0"/>
    <register addr="41200898" rw_flags="R" width="4" name="PCM_READ_FIFO_0_33_I1" comment="Read from fifo 0"/>
    <register addr="4120089c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_34_I1" comment="Read from fifo 0"/>
    <register addr="412008a0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_35_I1" comment="Read from fifo 0"/>
    <register addr="412008a4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_36_I1" comment="Read from fifo 0"/>
    <register addr="412008a8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_37_I1" comment="Read from fifo 0"/>
    <register addr="412008ac" rw_flags="R" width="4" name="PCM_READ_FIFO_0_38_I1" comment="Read from fifo 0"/>
    <register addr="412008b0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_39_I1" comment="Read from fifo 0"/>
    <register addr="412008b4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_40_I1" comment="Read from fifo 0"/>
    <register addr="412008b8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_41_I1" comment="Read from fifo 0"/>
    <register addr="412008bc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_42_I1" comment="Read from fifo 0"/>
    <register addr="412008c0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_43_I1" comment="Read from fifo 0"/>
    <register addr="412008c4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_44_I1" comment="Read from fifo 0"/>
    <register addr="412008c8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_45_I1" comment="Read from fifo 0"/>
    <register addr="412008cc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_46_I1" comment="Read from fifo 0"/>
    <register addr="412008d0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_47_I1" comment="Read from fifo 0"/>
    <register addr="412008d4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_48_I1" comment="Read from fifo 0"/>
    <register addr="412008d8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_49_I1" comment="Read from fifo 0"/>
    <register addr="412008dc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_50_I1" comment="Read from fifo 0"/>
    <register addr="412008e0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_51_I1" comment="Read from fifo 0"/>
    <register addr="412008e4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_52_I1" comment="Read from fifo 0"/>
    <register addr="412008e8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_53_I1" comment="Read from fifo 0"/>
    <register addr="412008ec" rw_flags="R" width="4" name="PCM_READ_FIFO_0_54_I1" comment="Read from fifo 0"/>
    <register addr="412008f0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_55_I1" comment="Read from fifo 0"/>
    <register addr="412008f4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_56_I1" comment="Read from fifo 0"/>
    <register addr="412008f8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_57_I1" comment="Read from fifo 0"/>
    <register addr="412008fc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_58_I1" comment="Read from fifo 0"/>
    <register addr="41200900" rw_flags="R" width="4" name="PCM_READ_FIFO_0_59_I1" comment="Read from fifo 0"/>
    <register addr="41200904" rw_flags="R" width="4" name="PCM_READ_FIFO_0_60_I1" comment="Read from fifo 0"/>
    <register addr="41200908" rw_flags="R" width="4" name="PCM_READ_FIFO_0_61_I1" comment="Read from fifo 0"/>
    <register addr="4120090c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_62_I1" comment="Read from fifo 0"/>
    <register addr="41200910" rw_flags="R" width="4" name="PCM_READ_FIFO_0_63_I1" comment="Read from fifo 0"/>
    <register addr="41200914" rw_flags="R" width="4" name="PCM_READ_FIFO_0_64_I1" comment="Read from fifo 0"/>
    <register addr="41200918" rw_flags="R" width="4" name="PCM_READ_FIFO_0_65_I1" comment="Read from fifo 0"/>
    <register addr="4120091c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_66_I1" comment="Read from fifo 0"/>
    <register addr="41200920" rw_flags="R" width="4" name="PCM_READ_FIFO_0_67_I1" comment="Read from fifo 0"/>
    <register addr="41200924" rw_flags="R" width="4" name="PCM_READ_FIFO_0_68_I1" comment="Read from fifo 0"/>
    <register addr="41200928" rw_flags="R" width="4" name="PCM_READ_FIFO_0_69_I1" comment="Read from fifo 0"/>
    <register addr="4120092c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_70_I1" comment="Read from fifo 0"/>
    <register addr="41200930" rw_flags="R" width="4" name="PCM_READ_FIFO_0_71_I1" comment="Read from fifo 0"/>
    <register addr="41200934" rw_flags="R" width="4" name="PCM_READ_FIFO_0_72_I1" comment="Read from fifo 0"/>
    <register addr="41200938" rw_flags="R" width="4" name="PCM_READ_FIFO_0_73_I1" comment="Read from fifo 0"/>
    <register addr="4120093c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_74_I1" comment="Read from fifo 0"/>
    <register addr="41200940" rw_flags="R" width="4" name="PCM_READ_FIFO_0_75_I1" comment="Read from fifo 0"/>
    <register addr="41200944" rw_flags="R" width="4" name="PCM_READ_FIFO_0_76_I1" comment="Read from fifo 0"/>
    <register addr="41200948" rw_flags="R" width="4" name="PCM_READ_FIFO_0_77_I1" comment="Read from fifo 0"/>
    <register addr="4120094c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_78_I1" comment="Read from fifo 0"/>
    <register addr="41200950" rw_flags="R" width="4" name="PCM_READ_FIFO_0_79_I1" comment="Read from fifo 0"/>
    <register addr="41200954" rw_flags="R" width="4" name="PCM_READ_FIFO_0_80_I1" comment="Read from fifo 0"/>
    <register addr="41200958" rw_flags="R" width="4" name="PCM_READ_FIFO_0_81_I1" comment="Read from fifo 0"/>
    <register addr="4120095c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_82_I1" comment="Read from fifo 0"/>
    <register addr="41200960" rw_flags="R" width="4" name="PCM_READ_FIFO_0_83_I1" comment="Read from fifo 0"/>
    <register addr="41200964" rw_flags="R" width="4" name="PCM_READ_FIFO_0_84_I1" comment="Read from fifo 0"/>
    <register addr="41200968" rw_flags="R" width="4" name="PCM_READ_FIFO_0_85_I1" comment="Read from fifo 0"/>
    <register addr="4120096c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_86_I1" comment="Read from fifo 0"/>
    <register addr="41200970" rw_flags="R" width="4" name="PCM_READ_FIFO_0_87_I1" comment="Read from fifo 0"/>
    <register addr="41200974" rw_flags="R" width="4" name="PCM_READ_FIFO_0_88_I1" comment="Read from fifo 0"/>
    <register addr="41200978" rw_flags="R" width="4" name="PCM_READ_FIFO_0_89_I1" comment="Read from fifo 0"/>
    <register addr="4120097c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_90_I1" comment="Read from fifo 0"/>
    <register addr="41200980" rw_flags="R" width="4" name="PCM_READ_FIFO_0_91_I1" comment="Read from fifo 0"/>
    <register addr="41200984" rw_flags="R" width="4" name="PCM_READ_FIFO_0_92_I1" comment="Read from fifo 0"/>
    <register addr="41200988" rw_flags="R" width="4" name="PCM_READ_FIFO_0_93_I1" comment="Read from fifo 0"/>
    <register addr="4120098c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_94_I1" comment="Read from fifo 0"/>
    <register addr="41200990" rw_flags="R" width="4" name="PCM_READ_FIFO_0_95_I1" comment="Read from fifo 0"/>
    <register addr="41200994" rw_flags="R" width="4" name="PCM_READ_FIFO_0_96_I1" comment="Read from fifo 0"/>
    <register addr="41200998" rw_flags="R" width="4" name="PCM_READ_FIFO_0_97_I1" comment="Read from fifo 0"/>
    <register addr="4120099c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_98_I1" comment="Read from fifo 0"/>
    <register addr="412009a0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_99_I1" comment="Read from fifo 0"/>
    <register addr="412009a4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_100_I1" comment="Read from fifo 0"/>
    <register addr="412009a8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_101_I1" comment="Read from fifo 0"/>
    <register addr="412009ac" rw_flags="R" width="4" name="PCM_READ_FIFO_0_102_I1" comment="Read from fifo 0"/>
    <register addr="412009b0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_103_I1" comment="Read from fifo 0"/>
    <register addr="412009b4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_104_I1" comment="Read from fifo 0"/>
    <register addr="412009b8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_105_I1" comment="Read from fifo 0"/>
    <register addr="412009bc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_106_I1" comment="Read from fifo 0"/>
    <register addr="412009c0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_107_I1" comment="Read from fifo 0"/>
    <register addr="412009c4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_108_I1" comment="Read from fifo 0"/>
    <register addr="412009c8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_109_I1" comment="Read from fifo 0"/>
    <register addr="412009cc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_110_I1" comment="Read from fifo 0"/>
    <register addr="412009d0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_111_I1" comment="Read from fifo 0"/>
    <register addr="412009d4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_112_I1" comment="Read from fifo 0"/>
    <register addr="412009d8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_113_I1" comment="Read from fifo 0"/>
    <register addr="412009dc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_114_I1" comment="Read from fifo 0"/>
    <register addr="412009e0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_115_I1" comment="Read from fifo 0"/>
    <register addr="412009e4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_116_I1" comment="Read from fifo 0"/>
    <register addr="412009e8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_117_I1" comment="Read from fifo 0"/>
    <register addr="412009ec" rw_flags="R" width="4" name="PCM_READ_FIFO_0_118_I1" comment="Read from fifo 0"/>
    <register addr="412009f0" rw_flags="R" width="4" name="PCM_READ_FIFO_0_119_I1" comment="Read from fifo 0"/>
    <register addr="412009f4" rw_flags="R" width="4" name="PCM_READ_FIFO_0_120_I1" comment="Read from fifo 0"/>
    <register addr="412009f8" rw_flags="R" width="4" name="PCM_READ_FIFO_0_121_I1" comment="Read from fifo 0"/>
    <register addr="412009fc" rw_flags="R" width="4" name="PCM_READ_FIFO_0_122_I1" comment="Read from fifo 0"/>
    <register addr="41200a00" rw_flags="R" width="4" name="PCM_READ_FIFO_0_123_I1" comment="Read from fifo 0"/>
    <register addr="41200a04" rw_flags="R" width="4" name="PCM_READ_FIFO_0_124_I1" comment="Read from fifo 0"/>
    <register addr="41200a08" rw_flags="R" width="4" name="PCM_READ_FIFO_0_125_I1" comment="Read from fifo 0"/>
    <register addr="41200a0c" rw_flags="R" width="4" name="PCM_READ_FIFO_0_126_I1" comment="Read from fifo 0"/>
    <register addr="41200a10" rw_flags="R" width="4" name="PCM_READ_FIFO_0_127_I1" comment="Read from fifo 0"/>
    <register addr="41200a14" rw_flags="R" width="4" name="PCM_READ_FIFO_1_0_I1" comment="Read from fifo 1"/>
    <register addr="41200a18" rw_flags="R" width="4" name="PCM_READ_FIFO_1_1_I1" comment="Read from fifo 1"/>
    <register addr="41200a1c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_2_I1" comment="Read from fifo 1"/>
    <register addr="41200a20" rw_flags="R" width="4" name="PCM_READ_FIFO_1_3_I1" comment="Read from fifo 1"/>
    <register addr="41200a24" rw_flags="R" width="4" name="PCM_READ_FIFO_1_4_I1" comment="Read from fifo 1"/>
    <register addr="41200a28" rw_flags="R" width="4" name="PCM_READ_FIFO_1_5_I1" comment="Read from fifo 1"/>
    <register addr="41200a2c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_6_I1" comment="Read from fifo 1"/>
    <register addr="41200a30" rw_flags="R" width="4" name="PCM_READ_FIFO_1_7_I1" comment="Read from fifo 1"/>
    <register addr="41200a34" rw_flags="R" width="4" name="PCM_READ_FIFO_1_8_I1" comment="Read from fifo 1"/>
    <register addr="41200a38" rw_flags="R" width="4" name="PCM_READ_FIFO_1_9_I1" comment="Read from fifo 1"/>
    <register addr="41200a3c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_10_I1" comment="Read from fifo 1"/>
    <register addr="41200a40" rw_flags="R" width="4" name="PCM_READ_FIFO_1_11_I1" comment="Read from fifo 1"/>
    <register addr="41200a44" rw_flags="R" width="4" name="PCM_READ_FIFO_1_12_I1" comment="Read from fifo 1"/>
    <register addr="41200a48" rw_flags="R" width="4" name="PCM_READ_FIFO_1_13_I1" comment="Read from fifo 1"/>
    <register addr="41200a4c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_14_I1" comment="Read from fifo 1"/>
    <register addr="41200a50" rw_flags="R" width="4" name="PCM_READ_FIFO_1_15_I1" comment="Read from fifo 1"/>
    <register addr="41200a54" rw_flags="R" width="4" name="PCM_READ_FIFO_1_16_I1" comment="Read from fifo 1"/>
    <register addr="41200a58" rw_flags="R" width="4" name="PCM_READ_FIFO_1_17_I1" comment="Read from fifo 1"/>
    <register addr="41200a5c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_18_I1" comment="Read from fifo 1"/>
    <register addr="41200a60" rw_flags="R" width="4" name="PCM_READ_FIFO_1_19_I1" comment="Read from fifo 1"/>
    <register addr="41200a64" rw_flags="R" width="4" name="PCM_READ_FIFO_1_20_I1" comment="Read from fifo 1"/>
    <register addr="41200a68" rw_flags="R" width="4" name="PCM_READ_FIFO_1_21_I1" comment="Read from fifo 1"/>
    <register addr="41200a6c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_22_I1" comment="Read from fifo 1"/>
    <register addr="41200a70" rw_flags="R" width="4" name="PCM_READ_FIFO_1_23_I1" comment="Read from fifo 1"/>
    <register addr="41200a74" rw_flags="R" width="4" name="PCM_READ_FIFO_1_24_I1" comment="Read from fifo 1"/>
    <register addr="41200a78" rw_flags="R" width="4" name="PCM_READ_FIFO_1_25_I1" comment="Read from fifo 1"/>
    <register addr="41200a7c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_26_I1" comment="Read from fifo 1"/>
    <register addr="41200a80" rw_flags="R" width="4" name="PCM_READ_FIFO_1_27_I1" comment="Read from fifo 1"/>
    <register addr="41200a84" rw_flags="R" width="4" name="PCM_READ_FIFO_1_28_I1" comment="Read from fifo 1"/>
    <register addr="41200a88" rw_flags="R" width="4" name="PCM_READ_FIFO_1_29_I1" comment="Read from fifo 1"/>
    <register addr="41200a8c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_30_I1" comment="Read from fifo 1"/>
    <register addr="41200a90" rw_flags="R" width="4" name="PCM_READ_FIFO_1_31_I1" comment="Read from fifo 1"/>
    <register addr="41200a94" rw_flags="R" width="4" name="PCM_READ_FIFO_1_32_I1" comment="Read from fifo 1"/>
    <register addr="41200a98" rw_flags="R" width="4" name="PCM_READ_FIFO_1_33_I1" comment="Read from fifo 1"/>
    <register addr="41200a9c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_34_I1" comment="Read from fifo 1"/>
    <register addr="41200aa0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_35_I1" comment="Read from fifo 1"/>
    <register addr="41200aa4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_36_I1" comment="Read from fifo 1"/>
    <register addr="41200aa8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_37_I1" comment="Read from fifo 1"/>
    <register addr="41200aac" rw_flags="R" width="4" name="PCM_READ_FIFO_1_38_I1" comment="Read from fifo 1"/>
    <register addr="41200ab0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_39_I1" comment="Read from fifo 1"/>
    <register addr="41200ab4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_40_I1" comment="Read from fifo 1"/>
    <register addr="41200ab8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_41_I1" comment="Read from fifo 1"/>
    <register addr="41200abc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_42_I1" comment="Read from fifo 1"/>
    <register addr="41200ac0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_43_I1" comment="Read from fifo 1"/>
    <register addr="41200ac4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_44_I1" comment="Read from fifo 1"/>
    <register addr="41200ac8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_45_I1" comment="Read from fifo 1"/>
    <register addr="41200acc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_46_I1" comment="Read from fifo 1"/>
    <register addr="41200ad0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_47_I1" comment="Read from fifo 1"/>
    <register addr="41200ad4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_48_I1" comment="Read from fifo 1"/>
    <register addr="41200ad8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_49_I1" comment="Read from fifo 1"/>
    <register addr="41200adc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_50_I1" comment="Read from fifo 1"/>
    <register addr="41200ae0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_51_I1" comment="Read from fifo 1"/>
    <register addr="41200ae4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_52_I1" comment="Read from fifo 1"/>
    <register addr="41200ae8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_53_I1" comment="Read from fifo 1"/>
    <register addr="41200aec" rw_flags="R" width="4" name="PCM_READ_FIFO_1_54_I1" comment="Read from fifo 1"/>
    <register addr="41200af0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_55_I1" comment="Read from fifo 1"/>
    <register addr="41200af4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_56_I1" comment="Read from fifo 1"/>
    <register addr="41200af8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_57_I1" comment="Read from fifo 1"/>
    <register addr="41200afc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_58_I1" comment="Read from fifo 1"/>
    <register addr="41200b00" rw_flags="R" width="4" name="PCM_READ_FIFO_1_59_I1" comment="Read from fifo 1"/>
    <register addr="41200b04" rw_flags="R" width="4" name="PCM_READ_FIFO_1_60_I1" comment="Read from fifo 1"/>
    <register addr="41200b08" rw_flags="R" width="4" name="PCM_READ_FIFO_1_61_I1" comment="Read from fifo 1"/>
    <register addr="41200b0c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_62_I1" comment="Read from fifo 1"/>
    <register addr="41200b10" rw_flags="R" width="4" name="PCM_READ_FIFO_1_63_I1" comment="Read from fifo 1"/>
    <register addr="41200b14" rw_flags="R" width="4" name="PCM_READ_FIFO_1_64_I1" comment="Read from fifo 1"/>
    <register addr="41200b18" rw_flags="R" width="4" name="PCM_READ_FIFO_1_65_I1" comment="Read from fifo 1"/>
    <register addr="41200b1c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_66_I1" comment="Read from fifo 1"/>
    <register addr="41200b20" rw_flags="R" width="4" name="PCM_READ_FIFO_1_67_I1" comment="Read from fifo 1"/>
    <register addr="41200b24" rw_flags="R" width="4" name="PCM_READ_FIFO_1_68_I1" comment="Read from fifo 1"/>
    <register addr="41200b28" rw_flags="R" width="4" name="PCM_READ_FIFO_1_69_I1" comment="Read from fifo 1"/>
    <register addr="41200b2c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_70_I1" comment="Read from fifo 1"/>
    <register addr="41200b30" rw_flags="R" width="4" name="PCM_READ_FIFO_1_71_I1" comment="Read from fifo 1"/>
    <register addr="41200b34" rw_flags="R" width="4" name="PCM_READ_FIFO_1_72_I1" comment="Read from fifo 1"/>
    <register addr="41200b38" rw_flags="R" width="4" name="PCM_READ_FIFO_1_73_I1" comment="Read from fifo 1"/>
    <register addr="41200b3c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_74_I1" comment="Read from fifo 1"/>
    <register addr="41200b40" rw_flags="R" width="4" name="PCM_READ_FIFO_1_75_I1" comment="Read from fifo 1"/>
    <register addr="41200b44" rw_flags="R" width="4" name="PCM_READ_FIFO_1_76_I1" comment="Read from fifo 1"/>
    <register addr="41200b48" rw_flags="R" width="4" name="PCM_READ_FIFO_1_77_I1" comment="Read from fifo 1"/>
    <register addr="41200b4c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_78_I1" comment="Read from fifo 1"/>
    <register addr="41200b50" rw_flags="R" width="4" name="PCM_READ_FIFO_1_79_I1" comment="Read from fifo 1"/>
    <register addr="41200b54" rw_flags="R" width="4" name="PCM_READ_FIFO_1_80_I1" comment="Read from fifo 1"/>
    <register addr="41200b58" rw_flags="R" width="4" name="PCM_READ_FIFO_1_81_I1" comment="Read from fifo 1"/>
    <register addr="41200b5c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_82_I1" comment="Read from fifo 1"/>
    <register addr="41200b60" rw_flags="R" width="4" name="PCM_READ_FIFO_1_83_I1" comment="Read from fifo 1"/>
    <register addr="41200b64" rw_flags="R" width="4" name="PCM_READ_FIFO_1_84_I1" comment="Read from fifo 1"/>
    <register addr="41200b68" rw_flags="R" width="4" name="PCM_READ_FIFO_1_85_I1" comment="Read from fifo 1"/>
    <register addr="41200b6c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_86_I1" comment="Read from fifo 1"/>
    <register addr="41200b70" rw_flags="R" width="4" name="PCM_READ_FIFO_1_87_I1" comment="Read from fifo 1"/>
    <register addr="41200b74" rw_flags="R" width="4" name="PCM_READ_FIFO_1_88_I1" comment="Read from fifo 1"/>
    <register addr="41200b78" rw_flags="R" width="4" name="PCM_READ_FIFO_1_89_I1" comment="Read from fifo 1"/>
    <register addr="41200b7c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_90_I1" comment="Read from fifo 1"/>
    <register addr="41200b80" rw_flags="R" width="4" name="PCM_READ_FIFO_1_91_I1" comment="Read from fifo 1"/>
    <register addr="41200b84" rw_flags="R" width="4" name="PCM_READ_FIFO_1_92_I1" comment="Read from fifo 1"/>
    <register addr="41200b88" rw_flags="R" width="4" name="PCM_READ_FIFO_1_93_I1" comment="Read from fifo 1"/>
    <register addr="41200b8c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_94_I1" comment="Read from fifo 1"/>
    <register addr="41200b90" rw_flags="R" width="4" name="PCM_READ_FIFO_1_95_I1" comment="Read from fifo 1"/>
    <register addr="41200b94" rw_flags="R" width="4" name="PCM_READ_FIFO_1_96_I1" comment="Read from fifo 1"/>
    <register addr="41200b98" rw_flags="R" width="4" name="PCM_READ_FIFO_1_97_I1" comment="Read from fifo 1"/>
    <register addr="41200b9c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_98_I1" comment="Read from fifo 1"/>
    <register addr="41200ba0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_99_I1" comment="Read from fifo 1"/>
    <register addr="41200ba4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_100_I1" comment="Read from fifo 1"/>
    <register addr="41200ba8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_101_I1" comment="Read from fifo 1"/>
    <register addr="41200bac" rw_flags="R" width="4" name="PCM_READ_FIFO_1_102_I1" comment="Read from fifo 1"/>
    <register addr="41200bb0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_103_I1" comment="Read from fifo 1"/>
    <register addr="41200bb4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_104_I1" comment="Read from fifo 1"/>
    <register addr="41200bb8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_105_I1" comment="Read from fifo 1"/>
    <register addr="41200bbc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_106_I1" comment="Read from fifo 1"/>
    <register addr="41200bc0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_107_I1" comment="Read from fifo 1"/>
    <register addr="41200bc4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_108_I1" comment="Read from fifo 1"/>
    <register addr="41200bc8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_109_I1" comment="Read from fifo 1"/>
    <register addr="41200bcc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_110_I1" comment="Read from fifo 1"/>
    <register addr="41200bd0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_111_I1" comment="Read from fifo 1"/>
    <register addr="41200bd4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_112_I1" comment="Read from fifo 1"/>
    <register addr="41200bd8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_113_I1" comment="Read from fifo 1"/>
    <register addr="41200bdc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_114_I1" comment="Read from fifo 1"/>
    <register addr="41200be0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_115_I1" comment="Read from fifo 1"/>
    <register addr="41200be4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_116_I1" comment="Read from fifo 1"/>
    <register addr="41200be8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_117_I1" comment="Read from fifo 1"/>
    <register addr="41200bec" rw_flags="R" width="4" name="PCM_READ_FIFO_1_118_I1" comment="Read from fifo 1"/>
    <register addr="41200bf0" rw_flags="R" width="4" name="PCM_READ_FIFO_1_119_I1" comment="Read from fifo 1"/>
    <register addr="41200bf4" rw_flags="R" width="4" name="PCM_READ_FIFO_1_120_I1" comment="Read from fifo 1"/>
    <register addr="41200bf8" rw_flags="R" width="4" name="PCM_READ_FIFO_1_121_I1" comment="Read from fifo 1"/>
    <register addr="41200bfc" rw_flags="R" width="4" name="PCM_READ_FIFO_1_122_I1" comment="Read from fifo 1"/>
    <register addr="41200c00" rw_flags="R" width="4" name="PCM_READ_FIFO_1_123_I1" comment="Read from fifo 1"/>
    <register addr="41200c04" rw_flags="R" width="4" name="PCM_READ_FIFO_1_124_I1" comment="Read from fifo 1"/>
    <register addr="41200c08" rw_flags="R" width="4" name="PCM_READ_FIFO_1_125_I1" comment="Read from fifo 1"/>
    <register addr="41200c0c" rw_flags="R" width="4" name="PCM_READ_FIFO_1_126_I1" comment="Read from fifo 1"/>
    <register addr="41200c10" rw_flags="R" width="4" name="PCM_READ_FIFO_1_127_I1" comment="Read from fifo 1"/>
    <register addr="41200c14" rw_flags="R" width="4" name="PCM_READ_FIFO_2_0_I1" comment="Read from fifo 2"/>
    <register addr="41200c18" rw_flags="R" width="4" name="PCM_READ_FIFO_2_1_I1" comment="Read from fifo 2"/>
    <register addr="41200c1c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_2_I1" comment="Read from fifo 2"/>
    <register addr="41200c20" rw_flags="R" width="4" name="PCM_READ_FIFO_2_3_I1" comment="Read from fifo 2"/>
    <register addr="41200c24" rw_flags="R" width="4" name="PCM_READ_FIFO_2_4_I1" comment="Read from fifo 2"/>
    <register addr="41200c28" rw_flags="R" width="4" name="PCM_READ_FIFO_2_5_I1" comment="Read from fifo 2"/>
    <register addr="41200c2c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_6_I1" comment="Read from fifo 2"/>
    <register addr="41200c30" rw_flags="R" width="4" name="PCM_READ_FIFO_2_7_I1" comment="Read from fifo 2"/>
    <register addr="41200c34" rw_flags="R" width="4" name="PCM_READ_FIFO_2_8_I1" comment="Read from fifo 2"/>
    <register addr="41200c38" rw_flags="R" width="4" name="PCM_READ_FIFO_2_9_I1" comment="Read from fifo 2"/>
    <register addr="41200c3c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_10_I1" comment="Read from fifo 2"/>
    <register addr="41200c40" rw_flags="R" width="4" name="PCM_READ_FIFO_2_11_I1" comment="Read from fifo 2"/>
    <register addr="41200c44" rw_flags="R" width="4" name="PCM_READ_FIFO_2_12_I1" comment="Read from fifo 2"/>
    <register addr="41200c48" rw_flags="R" width="4" name="PCM_READ_FIFO_2_13_I1" comment="Read from fifo 2"/>
    <register addr="41200c4c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_14_I1" comment="Read from fifo 2"/>
    <register addr="41200c50" rw_flags="R" width="4" name="PCM_READ_FIFO_2_15_I1" comment="Read from fifo 2"/>
    <register addr="41200c54" rw_flags="R" width="4" name="PCM_READ_FIFO_2_16_I1" comment="Read from fifo 2"/>
    <register addr="41200c58" rw_flags="R" width="4" name="PCM_READ_FIFO_2_17_I1" comment="Read from fifo 2"/>
    <register addr="41200c5c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_18_I1" comment="Read from fifo 2"/>
    <register addr="41200c60" rw_flags="R" width="4" name="PCM_READ_FIFO_2_19_I1" comment="Read from fifo 2"/>
    <register addr="41200c64" rw_flags="R" width="4" name="PCM_READ_FIFO_2_20_I1" comment="Read from fifo 2"/>
    <register addr="41200c68" rw_flags="R" width="4" name="PCM_READ_FIFO_2_21_I1" comment="Read from fifo 2"/>
    <register addr="41200c6c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_22_I1" comment="Read from fifo 2"/>
    <register addr="41200c70" rw_flags="R" width="4" name="PCM_READ_FIFO_2_23_I1" comment="Read from fifo 2"/>
    <register addr="41200c74" rw_flags="R" width="4" name="PCM_READ_FIFO_2_24_I1" comment="Read from fifo 2"/>
    <register addr="41200c78" rw_flags="R" width="4" name="PCM_READ_FIFO_2_25_I1" comment="Read from fifo 2"/>
    <register addr="41200c7c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_26_I1" comment="Read from fifo 2"/>
    <register addr="41200c80" rw_flags="R" width="4" name="PCM_READ_FIFO_2_27_I1" comment="Read from fifo 2"/>
    <register addr="41200c84" rw_flags="R" width="4" name="PCM_READ_FIFO_2_28_I1" comment="Read from fifo 2"/>
    <register addr="41200c88" rw_flags="R" width="4" name="PCM_READ_FIFO_2_29_I1" comment="Read from fifo 2"/>
    <register addr="41200c8c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_30_I1" comment="Read from fifo 2"/>
    <register addr="41200c90" rw_flags="R" width="4" name="PCM_READ_FIFO_2_31_I1" comment="Read from fifo 2"/>
    <register addr="41200c94" rw_flags="R" width="4" name="PCM_READ_FIFO_2_32_I1" comment="Read from fifo 2"/>
    <register addr="41200c98" rw_flags="R" width="4" name="PCM_READ_FIFO_2_33_I1" comment="Read from fifo 2"/>
    <register addr="41200c9c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_34_I1" comment="Read from fifo 2"/>
    <register addr="41200ca0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_35_I1" comment="Read from fifo 2"/>
    <register addr="41200ca4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_36_I1" comment="Read from fifo 2"/>
    <register addr="41200ca8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_37_I1" comment="Read from fifo 2"/>
    <register addr="41200cac" rw_flags="R" width="4" name="PCM_READ_FIFO_2_38_I1" comment="Read from fifo 2"/>
    <register addr="41200cb0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_39_I1" comment="Read from fifo 2"/>
    <register addr="41200cb4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_40_I1" comment="Read from fifo 2"/>
    <register addr="41200cb8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_41_I1" comment="Read from fifo 2"/>
    <register addr="41200cbc" rw_flags="R" width="4" name="PCM_READ_FIFO_2_42_I1" comment="Read from fifo 2"/>
    <register addr="41200cc0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_43_I1" comment="Read from fifo 2"/>
    <register addr="41200cc4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_44_I1" comment="Read from fifo 2"/>
    <register addr="41200cc8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_45_I1" comment="Read from fifo 2"/>
    <register addr="41200ccc" rw_flags="R" width="4" name="PCM_READ_FIFO_2_46_I1" comment="Read from fifo 2"/>
    <register addr="41200cd0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_47_I1" comment="Read from fifo 2"/>
    <register addr="41200cd4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_48_I1" comment="Read from fifo 2"/>
    <register addr="41200cd8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_49_I1" comment="Read from fifo 2"/>
    <register addr="41200cdc" rw_flags="R" width="4" name="PCM_READ_FIFO_2_50_I1" comment="Read from fifo 2"/>
    <register addr="41200ce0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_51_I1" comment="Read from fifo 2"/>
    <register addr="41200ce4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_52_I1" comment="Read from fifo 2"/>
    <register addr="41200ce8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_53_I1" comment="Read from fifo 2"/>
    <register addr="41200cec" rw_flags="R" width="4" name="PCM_READ_FIFO_2_54_I1" comment="Read from fifo 2"/>
    <register addr="41200cf0" rw_flags="R" width="4" name="PCM_READ_FIFO_2_55_I1" comment="Read from fifo 2"/>
    <register addr="41200cf4" rw_flags="R" width="4" name="PCM_READ_FIFO_2_56_I1" comment="Read from fifo 2"/>
    <register addr="41200cf8" rw_flags="R" width="4" name="PCM_READ_FIFO_2_57_I1" comment="Read from fifo 2"/>
    <register addr="41200cfc" rw_flags="R" width="4" name="PCM_READ_FIFO_2_58_I1" comment="Read from fifo 2"/>
    <register addr="41200d00" rw_flags="R" width="4" name="PCM_READ_FIFO_2_59_I1" comment="Read from fifo 2"/>
    <register addr="41200d04" rw_flags="R" width="4" name="PCM_READ_FIFO_2_60_I1" comment="Read from fifo 2"/>
    <register addr="41200d08" rw_flags="R" width="4" name="PCM_READ_FIFO_2_61_I1" comment="Read from fifo 2"/>
    <register addr="41200d0c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_62_I1" comment="Read from fifo 2"/>
    <register addr="41200d10" rw_flags="R" width="4" name="PCM_READ_FIFO_2_63_I1" comment="Read from fifo 2"/>
    <register addr="41200d14" rw_flags="R" width="4" name="PCM_READ_FIFO_2_64_I1" comment="Read from fifo 2"/>
    <register addr="41200d18" rw_flags="R" width="4" name="PCM_READ_FIFO_2_65_I1" comment="Read from fifo 2"/>
    <register addr="41200d1c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_66_I1" comment="Read from fifo 2"/>
    <register addr="41200d20" rw_flags="R" width="4" name="PCM_READ_FIFO_2_67_I1" comment="Read from fifo 2"/>
    <register addr="41200d24" rw_flags="R" width="4" name="PCM_READ_FIFO_2_68_I1" comment="Read from fifo 2"/>
    <register addr="41200d28" rw_flags="R" width="4" name="PCM_READ_FIFO_2_69_I1" comment="Read from fifo 2"/>
    <register addr="41200d2c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_70_I1" comment="Read from fifo 2"/>
    <register addr="41200d30" rw_flags="R" width="4" name="PCM_READ_FIFO_2_71_I1" comment="Read from fifo 2"/>
    <register addr="41200d34" rw_flags="R" width="4" name="PCM_READ_FIFO_2_72_I1" comment="Read from fifo 2"/>
    <register addr="41200d38" rw_flags="R" width="4" name="PCM_READ_FIFO_2_73_I1" comment="Read from fifo 2"/>
    <register addr="41200d3c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_74_I1" comment="Read from fifo 2"/>
    <register addr="41200d40" rw_flags="R" width="4" name="PCM_READ_FIFO_2_75_I1" comment="Read from fifo 2"/>
    <register addr="41200d44" rw_flags="R" width="4" name="PCM_READ_FIFO_2_76_I1" comment="Read from fifo 2"/>
    <register addr="41200d48" rw_flags="R" width="4" name="PCM_READ_FIFO_2_77_I1" comment="Read from fifo 2"/>
    <register addr="41200d4c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_78_I1" comment="Read from fifo 2"/>
    <register addr="41200d50" rw_flags="R" width="4" name="PCM_READ_FIFO_2_79_I1" comment="Read from fifo 2"/>
    <register addr="41200d54" rw_flags="R" width="4" name="PCM_READ_FIFO_2_80_I1" comment="Read from fifo 2"/>
    <register addr="41200d58" rw_flags="R" width="4" name="PCM_READ_FIFO_2_81_I1" comment="Read from fifo 2"/>
    <register addr="41200d5c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_82_I1" comment="Read from fifo 2"/>
    <register addr="41200d60" rw_flags="R" width="4" name="PCM_READ_FIFO_2_83_I1" comment="Read from fifo 2"/>
    <register addr="41200d64" rw_flags="R" width="4" name="PCM_READ_FIFO_2_84_I1" comment="Read from fifo 2"/>
    <register addr="41200d68" rw_flags="R" width="4" name="PCM_READ_FIFO_2_85_I1" comment="Read from fifo 2"/>
    <register addr="41200d6c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_86_I1" comment="Read from fifo 2"/>
    <register addr="41200d70" rw_flags="R" width="4" name="PCM_READ_FIFO_2_87_I1" comment="Read from fifo 2"/>
    <register addr="41200d74" rw_flags="R" width="4" name="PCM_READ_FIFO_2_88_I1" comment="Read from fifo 2"/>
    <register addr="41200d78" rw_flags="R" width="4" name="PCM_READ_FIFO_2_89_I1" comment="Read from fifo 2"/>
    <register addr="41200d7c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_90_I1" comment="Read from fifo 2"/>
    <register addr="41200d80" rw_flags="R" width="4" name="PCM_READ_FIFO_2_91_I1" comment="Read from fifo 2"/>
    <register addr="41200d84" rw_flags="R" width="4" name="PCM_READ_FIFO_2_92_I1" comment="Read from fifo 2"/>
    <register addr="41200d88" rw_flags="R" width="4" name="PCM_READ_FIFO_2_93_I1" comment="Read from fifo 2"/>
    <register addr="41200d8c" rw_flags="R" width="4" name="PCM_READ_FIFO_2_94_I1" comment="Read from fifo 2"/>
    <register addr="41200d90" rw_flags="R" width="4" name="PCM_READ_FIFO_2_95_I1" comment="Read from fifo 2"/>
    <register addr="41200d94" rw_flags="R" width="4" name="PCM_READ_FIFO_3_0_I1" comment="Read from fifo 3"/>
    <register addr="41200d98" rw_flags="R" width="4" name="PCM_READ_FIFO_3_1_I1" comment="Read from fifo 3"/>
    <register addr="41200d9c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_2_I1" comment="Read from fifo 3"/>
    <register addr="41200da0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_3_I1" comment="Read from fifo 3"/>
    <register addr="41200da4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_4_I1" comment="Read from fifo 3"/>
    <register addr="41200da8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_5_I1" comment="Read from fifo 3"/>
    <register addr="41200dac" rw_flags="R" width="4" name="PCM_READ_FIFO_3_6_I1" comment="Read from fifo 3"/>
    <register addr="41200db0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_7_I1" comment="Read from fifo 3"/>
    <register addr="41200db4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_8_I1" comment="Read from fifo 3"/>
    <register addr="41200db8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_9_I1" comment="Read from fifo 3"/>
    <register addr="41200dbc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_10_I1" comment="Read from fifo 3"/>
    <register addr="41200dc0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_11_I1" comment="Read from fifo 3"/>
    <register addr="41200dc4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_12_I1" comment="Read from fifo 3"/>
    <register addr="41200dc8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_13_I1" comment="Read from fifo 3"/>
    <register addr="41200dcc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_14_I1" comment="Read from fifo 3"/>
    <register addr="41200dd0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_15_I1" comment="Read from fifo 3"/>
    <register addr="41200dd4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_16_I1" comment="Read from fifo 3"/>
    <register addr="41200dd8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_17_I1" comment="Read from fifo 3"/>
    <register addr="41200ddc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_18_I1" comment="Read from fifo 3"/>
    <register addr="41200de0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_19_I1" comment="Read from fifo 3"/>
    <register addr="41200de4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_20_I1" comment="Read from fifo 3"/>
    <register addr="41200de8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_21_I1" comment="Read from fifo 3"/>
    <register addr="41200dec" rw_flags="R" width="4" name="PCM_READ_FIFO_3_22_I1" comment="Read from fifo 3"/>
    <register addr="41200df0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_23_I1" comment="Read from fifo 3"/>
    <register addr="41200df4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_24_I1" comment="Read from fifo 3"/>
    <register addr="41200df8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_25_I1" comment="Read from fifo 3"/>
    <register addr="41200dfc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_26_I1" comment="Read from fifo 3"/>
    <register addr="41200e00" rw_flags="R" width="4" name="PCM_READ_FIFO_3_27_I1" comment="Read from fifo 3"/>
    <register addr="41200e04" rw_flags="R" width="4" name="PCM_READ_FIFO_3_28_I1" comment="Read from fifo 3"/>
    <register addr="41200e08" rw_flags="R" width="4" name="PCM_READ_FIFO_3_29_I1" comment="Read from fifo 3"/>
    <register addr="41200e0c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_30_I1" comment="Read from fifo 3"/>
    <register addr="41200e10" rw_flags="R" width="4" name="PCM_READ_FIFO_3_31_I1" comment="Read from fifo 3"/>
    <register addr="41200e14" rw_flags="R" width="4" name="PCM_READ_FIFO_3_32_I1" comment="Read from fifo 3"/>
    <register addr="41200e18" rw_flags="R" width="4" name="PCM_READ_FIFO_3_33_I1" comment="Read from fifo 3"/>
    <register addr="41200e1c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_34_I1" comment="Read from fifo 3"/>
    <register addr="41200e20" rw_flags="R" width="4" name="PCM_READ_FIFO_3_35_I1" comment="Read from fifo 3"/>
    <register addr="41200e24" rw_flags="R" width="4" name="PCM_READ_FIFO_3_36_I1" comment="Read from fifo 3"/>
    <register addr="41200e28" rw_flags="R" width="4" name="PCM_READ_FIFO_3_37_I1" comment="Read from fifo 3"/>
    <register addr="41200e2c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_38_I1" comment="Read from fifo 3"/>
    <register addr="41200e30" rw_flags="R" width="4" name="PCM_READ_FIFO_3_39_I1" comment="Read from fifo 3"/>
    <register addr="41200e34" rw_flags="R" width="4" name="PCM_READ_FIFO_3_40_I1" comment="Read from fifo 3"/>
    <register addr="41200e38" rw_flags="R" width="4" name="PCM_READ_FIFO_3_41_I1" comment="Read from fifo 3"/>
    <register addr="41200e3c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_42_I1" comment="Read from fifo 3"/>
    <register addr="41200e40" rw_flags="R" width="4" name="PCM_READ_FIFO_3_43_I1" comment="Read from fifo 3"/>
    <register addr="41200e44" rw_flags="R" width="4" name="PCM_READ_FIFO_3_44_I1" comment="Read from fifo 3"/>
    <register addr="41200e48" rw_flags="R" width="4" name="PCM_READ_FIFO_3_45_I1" comment="Read from fifo 3"/>
    <register addr="41200e4c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_46_I1" comment="Read from fifo 3"/>
    <register addr="41200e50" rw_flags="R" width="4" name="PCM_READ_FIFO_3_47_I1" comment="Read from fifo 3"/>
    <register addr="41200e54" rw_flags="R" width="4" name="PCM_READ_FIFO_3_48_I1" comment="Read from fifo 3"/>
    <register addr="41200e58" rw_flags="R" width="4" name="PCM_READ_FIFO_3_49_I1" comment="Read from fifo 3"/>
    <register addr="41200e5c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_50_I1" comment="Read from fifo 3"/>
    <register addr="41200e60" rw_flags="R" width="4" name="PCM_READ_FIFO_3_51_I1" comment="Read from fifo 3"/>
    <register addr="41200e64" rw_flags="R" width="4" name="PCM_READ_FIFO_3_52_I1" comment="Read from fifo 3"/>
    <register addr="41200e68" rw_flags="R" width="4" name="PCM_READ_FIFO_3_53_I1" comment="Read from fifo 3"/>
    <register addr="41200e6c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_54_I1" comment="Read from fifo 3"/>
    <register addr="41200e70" rw_flags="R" width="4" name="PCM_READ_FIFO_3_55_I1" comment="Read from fifo 3"/>
    <register addr="41200e74" rw_flags="R" width="4" name="PCM_READ_FIFO_3_56_I1" comment="Read from fifo 3"/>
    <register addr="41200e78" rw_flags="R" width="4" name="PCM_READ_FIFO_3_57_I1" comment="Read from fifo 3"/>
    <register addr="41200e7c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_58_I1" comment="Read from fifo 3"/>
    <register addr="41200e80" rw_flags="R" width="4" name="PCM_READ_FIFO_3_59_I1" comment="Read from fifo 3"/>
    <register addr="41200e84" rw_flags="R" width="4" name="PCM_READ_FIFO_3_60_I1" comment="Read from fifo 3"/>
    <register addr="41200e88" rw_flags="R" width="4" name="PCM_READ_FIFO_3_61_I1" comment="Read from fifo 3"/>
    <register addr="41200e8c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_62_I1" comment="Read from fifo 3"/>
    <register addr="41200e90" rw_flags="R" width="4" name="PCM_READ_FIFO_3_63_I1" comment="Read from fifo 3"/>
    <register addr="41200e94" rw_flags="R" width="4" name="PCM_READ_FIFO_3_64_I1" comment="Read from fifo 3"/>
    <register addr="41200e98" rw_flags="R" width="4" name="PCM_READ_FIFO_3_65_I1" comment="Read from fifo 3"/>
    <register addr="41200e9c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_66_I1" comment="Read from fifo 3"/>
    <register addr="41200ea0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_67_I1" comment="Read from fifo 3"/>
    <register addr="41200ea4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_68_I1" comment="Read from fifo 3"/>
    <register addr="41200ea8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_69_I1" comment="Read from fifo 3"/>
    <register addr="41200eac" rw_flags="R" width="4" name="PCM_READ_FIFO_3_70_I1" comment="Read from fifo 3"/>
    <register addr="41200eb0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_71_I1" comment="Read from fifo 3"/>
    <register addr="41200eb4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_72_I1" comment="Read from fifo 3"/>
    <register addr="41200eb8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_73_I1" comment="Read from fifo 3"/>
    <register addr="41200ebc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_74_I1" comment="Read from fifo 3"/>
    <register addr="41200ec0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_75_I1" comment="Read from fifo 3"/>
    <register addr="41200ec4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_76_I1" comment="Read from fifo 3"/>
    <register addr="41200ec8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_77_I1" comment="Read from fifo 3"/>
    <register addr="41200ecc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_78_I1" comment="Read from fifo 3"/>
    <register addr="41200ed0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_79_I1" comment="Read from fifo 3"/>
    <register addr="41200ed4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_80_I1" comment="Read from fifo 3"/>
    <register addr="41200ed8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_81_I1" comment="Read from fifo 3"/>
    <register addr="41200edc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_82_I1" comment="Read from fifo 3"/>
    <register addr="41200ee0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_83_I1" comment="Read from fifo 3"/>
    <register addr="41200ee4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_84_I1" comment="Read from fifo 3"/>
    <register addr="41200ee8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_85_I1" comment="Read from fifo 3"/>
    <register addr="41200eec" rw_flags="R" width="4" name="PCM_READ_FIFO_3_86_I1" comment="Read from fifo 3"/>
    <register addr="41200ef0" rw_flags="R" width="4" name="PCM_READ_FIFO_3_87_I1" comment="Read from fifo 3"/>
    <register addr="41200ef4" rw_flags="R" width="4" name="PCM_READ_FIFO_3_88_I1" comment="Read from fifo 3"/>
    <register addr="41200ef8" rw_flags="R" width="4" name="PCM_READ_FIFO_3_89_I1" comment="Read from fifo 3"/>
    <register addr="41200efc" rw_flags="R" width="4" name="PCM_READ_FIFO_3_90_I1" comment="Read from fifo 3"/>
    <register addr="41200f00" rw_flags="R" width="4" name="PCM_READ_FIFO_3_91_I1" comment="Read from fifo 3"/>
    <register addr="41200f04" rw_flags="R" width="4" name="PCM_READ_FIFO_3_92_I1" comment="Read from fifo 3"/>
    <register addr="41200f08" rw_flags="R" width="4" name="PCM_READ_FIFO_3_93_I1" comment="Read from fifo 3"/>
    <register addr="41200f0c" rw_flags="R" width="4" name="PCM_READ_FIFO_3_94_I1" comment="Read from fifo 3"/>
    <register addr="41200f10" rw_flags="R" width="4" name="PCM_READ_FIFO_3_95_I1" comment="Read from fifo 3"/>
    <register addr="41200f14" rw_flags="R" width="4" name="PCM_READ_FIFO_4_0_I1" comment="Read from fifo 4"/>
    <register addr="41200f18" rw_flags="R" width="4" name="PCM_READ_FIFO_4_1_I1" comment="Read from fifo 4"/>
    <register addr="41200f1c" rw_flags="R" width="4" name="PCM_READ_FIFO_4_2_I1" comment="Read from fifo 4"/>
    <register addr="41200f20" rw_flags="R" width="4" name="PCM_READ_FIFO_4_3_I1" comment="Read from fifo 4"/>
    <register addr="41200f24" rw_flags="R" width="4" name="PCM_READ_FIFO_4_4_I1" comment="Read from fifo 4"/>
    <register addr="41200f28" rw_flags="R" width="4" name="PCM_READ_FIFO_4_5_I1" comment="Read from fifo 4"/>
    <register addr="41200f2c" rw_flags="R" width="4" name="PCM_READ_FIFO_4_6_I1" comment="Read from fifo 4"/>
    <register addr="41200f30" rw_flags="R" width="4" name="PCM_READ_FIFO_4_7_I1" comment="Read from fifo 4"/>
    <register addr="41200f34" rw_flags="R" width="4" name="PCM_READ_FIFO_4_8_I1" comment="Read from fifo 4"/>
    <register addr="41200f38" rw_flags="R" width="4" name="PCM_READ_FIFO_4_9_I1" comment="Read from fifo 4"/>
    <register addr="41200f3c" rw_flags="R" width="4" name="PCM_READ_FIFO_4_10_I1" comment="Read from fifo 4"/>
    <register addr="41200f40" rw_flags="R" width="4" name="PCM_READ_FIFO_4_11_I1" comment="Read from fifo 4"/>
    <register addr="41200f44" rw_flags="R" width="4" name="PCM_READ_FIFO_4_12_I1" comment="Read from fifo 4"/>
    <register addr="41200f48" rw_flags="R" width="4" name="PCM_READ_FIFO_4_13_I1" comment="Read from fifo 4"/>
    <register addr="41200f4c" rw_flags="R" width="4" name="PCM_READ_FIFO_4_14_I1" comment="Read from fifo 4"/>
    <register addr="41200f50" rw_flags="R" width="4" name="PCM_READ_FIFO_4_15_I1" comment="Read from fifo 4"/>
    <register addr="41200f54" rw_flags="R" width="4" name="PCM_READ_FIFO_5_0_I1" comment="Read from fifo 5"/>
    <register addr="41200f58" rw_flags="R" width="4" name="PCM_READ_FIFO_5_1_I1" comment="Read from fifo 5"/>
    <register addr="41200f5c" rw_flags="R" width="4" name="PCM_READ_FIFO_5_2_I1" comment="Read from fifo 5"/>
    <register addr="41200f60" rw_flags="R" width="4" name="PCM_READ_FIFO_5_3_I1" comment="Read from fifo 5"/>
    <register addr="41200f64" rw_flags="R" width="4" name="PCM_READ_FIFO_5_4_I1" comment="Read from fifo 5"/>
    <register addr="41200f68" rw_flags="R" width="4" name="PCM_READ_FIFO_5_5_I1" comment="Read from fifo 5"/>
    <register addr="41200f6c" rw_flags="R" width="4" name="PCM_READ_FIFO_5_6_I1" comment="Read from fifo 5"/>
    <register addr="41200f70" rw_flags="R" width="4" name="PCM_READ_FIFO_5_7_I1" comment="Read from fifo 5"/>
    <register addr="41200f74" rw_flags="R" width="4" name="PCM_READ_FIFO_5_8_I1" comment="Read from fifo 5"/>
    <register addr="41200f78" rw_flags="R" width="4" name="PCM_READ_FIFO_5_9_I1" comment="Read from fifo 5"/>
    <register addr="41200f7c" rw_flags="R" width="4" name="PCM_READ_FIFO_5_10_I1" comment="Read from fifo 5"/>
    <register addr="41200f80" rw_flags="R" width="4" name="PCM_READ_FIFO_5_11_I1" comment="Read from fifo 5"/>
    <register addr="41200f84" rw_flags="R" width="4" name="PCM_READ_FIFO_5_12_I1" comment="Read from fifo 5"/>
    <register addr="41200f88" rw_flags="R" width="4" name="PCM_READ_FIFO_5_13_I1" comment="Read from fifo 5"/>
    <register addr="41200f8c" rw_flags="R" width="4" name="PCM_READ_FIFO_5_14_I1" comment="Read from fifo 5"/>
    <register addr="41200f90" rw_flags="R" width="4" name="PCM_READ_FIFO_5_15_I1" comment="Read from fifo 5"/>
    <register addr="41200f94" rw_flags="W" width="1" name="PCM_FIFO_CMD_I1" comment="A set of instructions for the manulipation of FIFO's"/>
  </block>
  <block name="wpan_axi_monitor" comment="Monitor transactions on the AXI bus.">
    <register addr="41600000" rw_flags="RW" width="1" name="WPAN_AXI_MON_ENABLE" comment="Enable the AXI monitor. Enabled by default because turning it on at any point would mean probably missing something and getting out of sync."/>
    <register addr="41600004" rw_flags="RW" width="2" name="WPAN_AXI_MON_ID_WRITE_MASK" comment="Bitfield indicating from which AXI ID(s) bits to to check in burst transactions. If 0, all masters are monitored. If mask is non-zero then if a matching value in AXI_MON_ID_VALUE for the bits set here is true then monitoring occurs."/>
    <register addr="41600008" rw_flags="RW" width="2" name="WPAN_AXI_MON_ID_WRITE_VALUE" comment="Value to match the incoming AXI ID against."/>
    <register addr="4160000c" rw_flags="RW" width="2" name="WPAN_AXI_MON_ID_READ_MASK" comment="Bitfield indicating from which AXI ID(s) bits to to check in burst transactions. If 0, all masters are monitored. If mask is non-zero then if a matching value in AXI_MON_ID_VALUE for the bits set here is true then monitoring occurs."/>
    <register addr="41600010" rw_flags="RW" width="2" name="WPAN_AXI_MON_ID_READ_VALUE" comment="Value to match the incoming AXI ID against."/>
    <register addr="41600014" rw_flags="R" width="4" name="WPAN_AXI_MON_INST_READ_BURST_COUNT" comment="Count of the number of read burst transactions on the AXI read channel."/>
    <register addr="41600018" rw_flags="R" width="4" name="WPAN_AXI_MON_INST_READ_BYTE_COUNT" comment="Count of the number of bytes transferred in the read burst transactions on the AXI read channel."/>
    <register addr="4160001c" rw_flags="R" width="4" name="WPAN_AXI_MON_INST_WRITE_BURST_COUNT" comment="Count of the number of write burst transactions on the AXI read channel."/>
    <register addr="41600020" rw_flags="R" width="4" name="WPAN_AXI_MON_INST_WRITE_BYTE_COUNT" comment="Count of the number of bytes transferred in the write burst transactions on the AXI write channel."/>
    <register addr="41600024" rw_flags="R" width="4" name="WPAN_AXI_MON_DATA_READ_BURST_COUNT" comment="Count of the number of read burst transactions on the AXI read channel."/>
    <register addr="41600028" rw_flags="R" width="4" name="WPAN_AXI_MON_DATA_READ_BYTE_COUNT" comment="Count of the number of bytes transferred in the read burst transactions on the AXI read channel."/>
    <register addr="4160002c" rw_flags="R" width="4" name="WPAN_AXI_MON_DATA_WRITE_BURST_COUNT" comment="Count of the number of write burst transactions on the AXI read channel."/>
    <register addr="41600030" rw_flags="R" width="4" name="WPAN_AXI_MON_DATA_WRITE_BYTE_COUNT" comment="Count of the number of bytes transferred in the write burst transactions on the AXI write channel."/>
    <register addr="41600034" rw_flags="R" width="4" name="WPAN_AXI_MON_OUTSTANDING_STATUS" comment="Dynamic status of outstanding reads/writes"/>
    <register addr="41600038" rw_flags="R" width="4" name="WPAN_AXI_MON_OUTSTANDING_STATUS_MAX" comment="Maximum value of outstanding reads/writes since last clear."/>
    <register addr="4160003c" rw_flags="W" width="1" name="WPAN_AXI_MON_OUTSTANDING_STATUS_MAX_CLEAR" comment="Clear status of outstanding reads/writes"/>
  </block>
  <block name="wpan_pp" comment="WPAN processor platform registers.">
    <register addr="40000000" rw_flags="R" width="4" name="WPAN_PP_VERSION" comment="Dummy version string. LSbit is used in simulations for chip id (0 or 1)."/>
    <register addr="40000004" rw_flags="R" width="2" name="WPAN_PP_PERB_REGISTER_HASH" comment="Contains a 16-bit hash of all the PERB register tree source used in the IP."/>
    <register addr="40000008" rw_flags="RW" width="2" name="WPAN_PP_PIO_DRIVE" comment="PIO drive."/>
    <register addr="4000000c" rw_flags="RW" width="2" name="WPAN_PP_PIO_DRIVE_EN" comment="PIO drive enables."/>
    <register addr="40000010" rw_flags="R" width="2" name="WPAN_PP_PIO_STATUS" comment="PIO status."/>
    <register addr="40000014" rw_flags="RW" width="4" name="WPAN_PP_LOCAL" comment="Scratch register."/>
    <register addr="40000018" rw_flags="R" width="4" name="WPAN_PP_REGS_FAILED_ADDRESS" comment="Address of last register access that failed to complete successfully, usually resulting in a CPU abort of some sort."/>
    <register addr="4000001c" rw_flags="RW" width="1" name="WPAN_PP_REGS_STATUS" comment="Observe the APB bus failure status. Write to a field to clear it."/>
    <register addr="40000020" rw_flags="RW" width="2" name="WPAN_PP_CLK_REQ_EXTEND_CYCLES" comment="The number of clock cycles to extend the request for the various clock gates after the activity is complete."/>
    <register addr="40000024" rw_flags="RW" width="1" name="WPAN_PP_CLK_REQ_EN" comment="Clock gate enables"/>
    <register addr="40000028" rw_flags="RW" width="1" name="WPAN_PP_REMAP_REGION0_BOOT_EN" comment="Enable remapper region 0 to use the SYSREG remap boot offset."/>
    <register addr="4000002c" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_BASE[0]" comment="CPU Address Remapping Region N Start Address (4K address)"/>
    <register addr="40000030" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_BASE[1]" comment="CPU Address Remapping Region N Start Address (4K address)"/>
    <register addr="40000034" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_BASE[2]" comment="CPU Address Remapping Region N Start Address (4K address)"/>
    <register addr="40000038" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_BASE[3]" comment="CPU Address Remapping Region N Start Address (4K address)"/>
    <register addr="4000003c" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_BASE[4]" comment="CPU Address Remapping Region N Start Address (4K address)"/>
    <register addr="40000040" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_BASE[5]" comment="CPU Address Remapping Region N Start Address (4K address)"/>
    <register addr="40000044" rw_flags="RW" width="1" name="WPAN_PP_REMAP_REGION_SIZE[0]" comment="CPU Address Remapping Region N Size (multiples of 4K bytes)"/>
    <register addr="40000048" rw_flags="RW" width="1" name="WPAN_PP_REMAP_REGION_SIZE[1]" comment="CPU Address Remapping Region N Size (multiples of 4K bytes)"/>
    <register addr="4000004c" rw_flags="RW" width="1" name="WPAN_PP_REMAP_REGION_SIZE[2]" comment="CPU Address Remapping Region N Size (multiples of 4K bytes)"/>
    <register addr="40000050" rw_flags="RW" width="1" name="WPAN_PP_REMAP_REGION_SIZE[3]" comment="CPU Address Remapping Region N Size (multiples of 4K bytes)"/>
    <register addr="40000054" rw_flags="RW" width="1" name="WPAN_PP_REMAP_REGION_SIZE[4]" comment="CPU Address Remapping Region N Size (multiples of 4K bytes)"/>
    <register addr="40000058" rw_flags="RW" width="1" name="WPAN_PP_REMAP_REGION_SIZE[5]" comment="CPU Address Remapping Region N Size (multiples of 4K bytes)"/>
    <register addr="4000005c" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_OFFSET[0]" comment="CPU Address Remapping Region N Offset (4K bytes)"/>
    <register addr="40000060" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_OFFSET[1]" comment="CPU Address Remapping Region N Offset (4K bytes)"/>
    <register addr="40000064" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_OFFSET[2]" comment="CPU Address Remapping Region N Offset (4K bytes)"/>
    <register addr="40000068" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_OFFSET[3]" comment="CPU Address Remapping Region N Offset (4K bytes)"/>
    <register addr="4000006c" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_OFFSET[4]" comment="CPU Address Remapping Region N Offset (4K bytes)"/>
    <register addr="40000070" rw_flags="RW" width="4" name="WPAN_PP_REMAP_REGION_OFFSET[5]" comment="CPU Address Remapping Region N Offset (4K bytes)"/>
    <register addr="40000074" rw_flags="R" width="4" name="WPAN_PP_TCKR_VALUE" comment="Current value of the ticker"/>
    <register addr="40000078" rw_flags="RW" width="4" name="WPAN_PP_TCKR_ALARM[0]" comment="Set the Proc alarm value. As a side effect - clears the corresponding interrupt line"/>
    <register addr="4000007c" rw_flags="RW" width="4" name="WPAN_PP_TCKR_ALARM[1]" comment="Set the Proc alarm value. As a side effect - clears the corresponding interrupt line"/>
    <register addr="40000080" rw_flags="RW" width="4" name="WPAN_PP_TCKR_ALARM[2]" comment="Set the Proc alarm value. As a side effect - clears the corresponding interrupt line"/>
    <register addr="40000084" rw_flags="RW" width="1" name="WPAN_PP_TCKR_CTRL[0]" comment="The Proc alarm control register"/>
    <register addr="40000088" rw_flags="RW" width="1" name="WPAN_PP_TCKR_CTRL[1]" comment="The Proc alarm control register"/>
    <register addr="4000008c" rw_flags="RW" width="1" name="WPAN_PP_TCKR_CTRL[2]" comment="The Proc alarm control register"/>
    <register addr="40000090" rw_flags="RW" width="2" name="WPAN_IPC_OUT_CLEAR" comment="Inter-processor communication interrupt requests - Clear register bits/read register bits"/>
    <register addr="40000094" rw_flags="RW" width="2" name="WPAN_IPC_OUT_SET" comment="Inter-processor communication interrupt requests - Set register bits/read register bits"/>
    <register addr="40000098" rw_flags="R" width="2" name="WPAN_IPC_IN" comment="Inter-processor communication interrupt acknowledgements"/>
    <register addr="4000009c" rw_flags="RW" width="1" name="WPAN_PP_QOS" comment="QoS setting for the AXI port of the M7."/>
    <register addr="400000a0" rw_flags="RW" width="1" name="WPAN_PERT_CDC_BYPASS_EN" comment="Bypass the PERT AHB CDC block if the PMU and WPAN clocks are identical in frequency."/>
    <register addr="400000a4" rw_flags="RW" width="4" name="WPAN_SIM_MAILBOX[0]" comment="For simulation helpers"/>
    <register addr="400000a8" rw_flags="RW" width="4" name="WPAN_SIM_MAILBOX[1]" comment="For simulation helpers"/>
    <register addr="400000ac" rw_flags="RW" width="4" name="WPAN_SIM_MAILBOX[2]" comment="For simulation helpers"/>
    <register addr="400000b0" rw_flags="RW" width="4" name="WPAN_SIM_MAILBOX[3]" comment="For simulation helpers"/>
    <register addr="400000b4" rw_flags="RW" width="4" name="WPAN_PP_RAM_RETENTION_CONFIG_ITCM" comment="Config for allowing auto-retention of RAMBI."/>
    <register addr="400000b8" rw_flags="RW" width="4" name="WPAN_PP_RAM_RETENTION_CONFIG_DTCM0" comment="Config for allowing auto-retention of RAMBD."/>
    <register addr="400000bc" rw_flags="RW" width="4" name="WPAN_PP_RAM_RETENTION_CONFIG_DTCM1" comment="Config for allowing auto-retention of RAMBD."/>
    <register addr="400000c0" rw_flags="R" width="2" name="WPAN_PP_RANDOM_NUMBER" comment="Random number. Samples WPAN clock /2 with RTC."/>
    <register addr="400000c4" rw_flags="RW" width="1" name="WPAN_NIC_CTRL" comment="WPAN NIC-400 controls"/>
    <register addr="400000c8" rw_flags="RW" width="1" name="WPAN_PP_HCLK_CM7_AHBS_EN" comment="Force the CM7 HCLK on to enable clocking of AHBS when the CM7 is asleep."/>
  </block>
  <block name="wpan_security" comment="WPAN PD security registers.">
    <register addr="41500000" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_START[0]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500004" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_START[1]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500008" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_START[2]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="4150000c" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_START[3]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500010" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_START[4]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500014" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_START[5]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500018" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_END[0]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="4150001c" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_END[1]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500020" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_END[2]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500024" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_END[3]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500028" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_END[4]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="4150002c" rw_flags="RW" width="4" name="WPAN_LC_ADDR_CHECK_END[5]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500030" rw_flags="RW" width="1" name="WPAN_LC_ADDR_CHECK_EN" comment="Set a bit to 1 to enable the corresponding address check region."/>
    <register addr="41500034" rw_flags="R" width="1" name="WPAN_LC_ADDR_CHECK_STATUS" comment="Interrupt status of read address AXI channel."/>
    <register addr="41500038" rw_flags="W" width="1" name="WPAN_LC_ADDR_CHECK_CLEAR" comment="Write a 1 to clear the interrupt status."/>
    <register addr="4150003c" rw_flags="R" width="4" name="WPAN_LC_ADDR_CHECK_ERROR_ADDR" comment="The address which caused the error."/>
    <register addr="41500040" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_START[0]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500044" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_START[1]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500048" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_START[2]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="4150004c" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_START[3]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500050" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_START[4]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500054" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_START[5]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500058" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_END[0]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="4150005c" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_END[1]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500060" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_END[2]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500064" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_END[3]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500068" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_END[4]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="4150006c" rw_flags="RW" width="4" name="WPAN_CC_ADDR_CHECK_END[5]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500070" rw_flags="RW" width="1" name="WPAN_CC_ADDR_CHECK_EN" comment="Set a bit to 1 to enable the corresponding address check region."/>
    <register addr="41500074" rw_flags="R" width="1" name="WPAN_CC_ADDR_CHECK_STATUS" comment="Interrupt status of read address AXI channel."/>
    <register addr="41500078" rw_flags="W" width="1" name="WPAN_CC_ADDR_CHECK_CLEAR" comment="Write a 1 to clear the interrupt status."/>
    <register addr="4150007c" rw_flags="R" width="4" name="WPAN_CC_ADDR_CHECK_ERROR_ADDR" comment="The address which caused the error."/>
    <register addr="41500080" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_START[0]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500084" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_START[1]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500088" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_START[2]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="4150008c" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_START[3]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500090" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_START[4]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500094" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_START[5]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500098" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_END[0]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="4150009c" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_END[1]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000a0" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_END[2]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000a4" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_END[3]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000a8" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_END[4]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000ac" rw_flags="RW" width="4" name="WPAN_ENC_ADDR_CHECK_END[5]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000b0" rw_flags="RW" width="1" name="WPAN_ENC_ADDR_CHECK_EN" comment="Set a bit to 1 to enable the corresponding address check region."/>
    <register addr="415000b4" rw_flags="R" width="1" name="WPAN_ENC_ADDR_CHECK_STATUS" comment="Interrupt status of read address AXI channel."/>
    <register addr="415000b8" rw_flags="W" width="1" name="WPAN_ENC_ADDR_CHECK_CLEAR" comment="Write a 1 to clear the interrupt status."/>
    <register addr="415000bc" rw_flags="R" width="4" name="WPAN_ENC_ADDR_CHECK_ERROR_ADDR" comment="The address which caused the error."/>
    <register addr="415000c0" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_START[0]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="415000c4" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_START[1]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="415000c8" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_START[2]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="415000cc" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_START[3]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="415000d0" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_START[4]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="415000d4" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_START[5]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="415000d8" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_END[0]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000dc" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_END[1]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000e0" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_END[2]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000e4" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_END[3]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000e8" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_END[4]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000ec" rw_flags="RW" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_END[5]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="415000f0" rw_flags="RW" width="1" name="WPAN_IQ_CAPTURE_ADDR_CHECK_EN" comment="Set a bit to 1 to enable the corresponding address check region."/>
    <register addr="415000f4" rw_flags="R" width="1" name="WPAN_IQ_CAPTURE_ADDR_CHECK_STATUS" comment="Interrupt status of read address AXI channel."/>
    <register addr="415000f8" rw_flags="W" width="1" name="WPAN_IQ_CAPTURE_ADDR_CHECK_CLEAR" comment="Write a 1 to clear the interrupt status."/>
    <register addr="415000fc" rw_flags="R" width="4" name="WPAN_IQ_CAPTURE_ADDR_CHECK_ERROR_ADDR" comment="The address which caused the error."/>
    <register addr="41500100" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_START[0]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500104" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_START[1]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500108" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_START[2]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="4150010c" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_START[3]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500110" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_START[4]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500114" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_START[5]" comment="Start 4k page number for address checking. The logic checks for the address being greater than or equal to this number."/>
    <register addr="41500118" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_END[0]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="4150011c" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_END[1]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500120" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_END[2]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500124" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_END[3]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500128" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_END[4]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="4150012c" rw_flags="RW" width="4" name="WPAN_USB_ADDR_CHECK_END[5]" comment="End 4k page number for address checking. The logic checks for the address being lower than this number."/>
    <register addr="41500130" rw_flags="RW" width="1" name="WPAN_USB_ADDR_CHECK_EN" comment="Set a bit to 1 to enable the corresponding address check region."/>
    <register addr="41500134" rw_flags="R" width="1" name="WPAN_USB_ADDR_CHECK_STATUS" comment="Interrupt status of read address AXI channel."/>
    <register addr="41500138" rw_flags="W" width="1" name="WPAN_USB_ADDR_CHECK_CLEAR" comment="Write a 1 to clear the interrupt status."/>
    <register addr="4150013c" rw_flags="R" width="4" name="WPAN_USB_ADDR_CHECK_ERROR_ADDR" comment="The address which caused the error."/>
  </block>
</subsystem>
