

================================================================
== Vitis HLS Report for 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
================================================================
* Date:           Fri Nov 18 12:24:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        yuv_filter
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40008|  2457608|  0.400 ms|  24.576 ms|  40008|  2457608|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |    40006|  2457606|         8|          1|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_02 = alloca i32 1"   --->   Operation 11 'alloca' 'y_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 17 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %y_02"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 25 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln52 = add i32 %indvar_flatten_load, i32 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 26 'add' 'add_ln52' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc83.loopexit, void %for.end85.loopexit.exitStub" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 27 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%y_02_load = load i16 %y_02" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 28 'load' 'y_02_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.42ns)   --->   "%icmp_ln55 = icmp_eq  i16 %y_02_load, i16 %p_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 29 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.80ns)   --->   "%select_ln37 = select i1 %icmp_ln55, i16 0, i16 %y_02_load" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:37]   --->   Operation 30 'select' 'select_ln37' <Predicate = (!icmp_ln52)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%y = add i16 %select_ln37, i16 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 31 'add' 'y' <Predicate = (!icmp_ln52)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 %add_ln52, i32 %indvar_flatten" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 32 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln55 = store i16 %y, i16 %y_02" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 33 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.96>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 34 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.07ns)   --->   "%x_5 = add i16 %x_load, i16 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52]   --->   Operation 35 'add' 'x_5' <Predicate = (icmp_ln55)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.80ns)   --->   "%select_ln37_1 = select i1 %icmp_ln55, i16 %x_5, i16 %x_load" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:37]   --->   Operation 36 'select' 'select_ln37_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i16 %select_ln37_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 37 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i16 %select_ln37_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 38 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln57_1, i10 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln57, i8 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 40 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57 = add i22 %tmp, i22 %tmp_3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 41 'add' 'add_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i16 %select_ln37" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 42 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln57_1 = add i22 %add_ln57, i22 %zext_ln57" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 43 'add' 'add_ln57_1' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln55 = store i16 %select_ln37_1, i16 %x" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 44 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i22 %add_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 45 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 46 'getelementptr' 'in_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:59]   --->   Operation 47 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 48 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:59]   --->   Operation 49 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:58]   --->   Operation 50 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57]   --->   Operation 51 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 52 [2/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:58]   --->   Operation 52 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:59]   --->   Operation 53 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %R" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 54 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i8 %B" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 55 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60 = mul i13 %zext_ln60_6, i13 25" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 56 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [3/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i15 %zext_ln60, i15 32730" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 57 'mul' 'mul_ln61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [3/3] (1.05ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i15 %zext_ln60, i15 122" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 58 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 59 [1/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:58]   --->   Operation 59 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 60 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60 = mul i13 %zext_ln60_6, i13 25" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 60 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [2/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i15 %zext_ln60, i15 32730" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 61 'mul' 'mul_ln61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [2/3] (1.05ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i15 %zext_ln60, i15 122" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 62 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.27>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %G" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 63 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i8 %G" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 64 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60 = mul i13 %zext_ln60_6, i13 25" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 65 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln60_3 = add i9 %zext_ln60_4, i9 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 66 'add' 'add_ln60_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i9 %add_ln60_3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 67 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_4 = add i13 %zext_ln60_7, i13 %mul_ln60" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 68 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i15 %zext_ln60, i15 32730" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 69 'mul' 'mul_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%sext_ln61 = sext i15 %mul_ln61" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 70 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (4.17ns)   --->   "%mul_ln61_1 = mul i16 %zext_ln60_3, i16 65462" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 71 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %B, i7 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 72 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i15 %shl_ln1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 73 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %B, i4 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 74 'bitconcatenate' 'shl_ln61_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i12 %shl_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 75 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i12 %shl_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 76 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.94ns)   --->   "%sub_ln61 = sub i16 %zext_ln61, i16 %zext_ln61_2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 77 'sub' 'sub_ln61' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %sext_ln61, i16 %mul_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 78 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i15 %zext_ln60, i15 122" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 79 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%zext_ln62 = zext i15 %mul_ln62" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 80 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (4.17ns)   --->   "%mul_ln62_1 = mul i16 %zext_ln60_3, i16 65442" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 81 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.54ns)   --->   "%sub_ln62 = sub i13 0, i13 %zext_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 82 'sub' 'sub_ln62' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i13 %sub_ln62" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 83 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %B, i1 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 84 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i9 %shl_ln2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 85 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln62_1 = sub i14 %sext_ln62, i14 %zext_ln62_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 86 'sub' 'sub_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %zext_ln62, i16 %mul_ln62_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 87 'add' 'add_ln62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln62_1 = add i14 %sub_ln62_1, i14 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 88 'add' 'add_ln62_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %R, i6 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i14 %shl_ln" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 90 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 91 'bitconcatenate' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i9 %shl_ln60_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 92 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %G, i7 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 93 'bitconcatenate' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i15 %shl_ln60_2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 94 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.94ns)   --->   "%add_ln60 = add i16 %zext_ln60_2, i16 %zext_ln60_5" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 95 'add' 'add_ln60' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %zext_ln60_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 96 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_4 = add i13 %zext_ln60_7, i13 %mul_ln60" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 97 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i13 %add_ln60_4" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 98 'zext' 'zext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i16 %zext_ln60_8, i16 %add_ln60_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 99 'add' 'add_ln60_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln60_2, i32 8, i32 15" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 100 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %sext_ln61, i16 %mul_ln61_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 101 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_1 = add i16 %sub_ln61, i16 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 102 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln61_2 = add i16 %add_ln61_1, i16 %add_ln61" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 103 'add' 'add_ln61_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln61_2, i32 8, i32 15" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 104 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %zext_ln62, i16 %mul_ln62_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 105 'add' 'add_ln62' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i14 %add_ln62_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 106 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.07ns)   --->   "%add_ln62_2 = add i16 %sext_ln62_1, i16 %add_ln62" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 107 'add' 'add_ln62_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln62_2, i32 8, i32 15" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 108 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.16>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:37]   --->   Operation 112 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:63]   --->   Operation 113 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:64]   --->   Operation 114 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln57_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:65]   --->   Operation 115 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.91ns)   --->   "%Y = add i8 %trunc_ln, i8 16" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60]   --->   Operation 116 'add' 'Y' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.99ns)   --->   "%U = xor i8 %trunc_ln5, i8 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61]   --->   Operation 117 'xor' 'U' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.99ns)   --->   "%V = xor i8 %trunc_ln6, i8 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:62]   --->   Operation 118 'xor' 'V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln63 = store i8 %Y, i22 %out_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:63]   --->   Operation 119 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln64 = store i8 %U, i22 %out_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:64]   --->   Operation 120 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %V, i22 %out_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:65]   --->   Operation 121 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55]   --->   Operation 122 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [17]  (1.59 ns)

 <State 2>: 6.9ns
The critical path consists of the following:
	'load' operation ('y_02_load', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55) on local variable 'y' [28]  (0 ns)
	'icmp' operation ('icmp_ln55', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55) [33]  (2.43 ns)
	'select' operation ('select_ln37', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:37) [34]  (0.805 ns)
	'add' operation ('y', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55) [106]  (2.08 ns)
	'store' operation ('store_ln55', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55) of variable 'y', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:55 on local variable 'y' [109]  (1.59 ns)

 <State 3>: 6.96ns
The critical path consists of the following:
	'load' operation ('x_load', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52) on local variable 'x' [29]  (0 ns)
	'add' operation ('x', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:52) [30]  (2.08 ns)
	'select' operation ('select_ln37_1', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:37) [35]  (0.805 ns)
	'add' operation ('add_ln57', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57) [40]  (0 ns)
	'add' operation ('add_ln57_1', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57) [44]  (4.08 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_channels_ch1_addr', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57) [46]  (0 ns)
	'load' operation ('R', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:57) on array 'in_channels_ch1' [52]  (3.25 ns)

 <State 5>: 4.3ns
The critical path consists of the following:
	'load' operation ('B', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:59) on array 'in_channels_ch3' [54]  (3.25 ns)
	'mul' operation of DSP[70] ('mul_ln60', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60) [65]  (1.05 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('G', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:58) on array 'in_channels_ch2' [53]  (3.25 ns)

 <State 7>: 6.27ns
The critical path consists of the following:
	'mul' operation ('mul_ln61_1', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61) [77]  (4.17 ns)
	'add' operation of DSP[84] ('add_ln61', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:61) [84]  (2.1 ns)

 <State 8>: 6ns
The critical path consists of the following:
	'add' operation of DSP[70] ('add_ln60_4', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60) [70]  (2.1 ns)
	'add' operation ('add_ln60_2', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60) [72]  (3.9 ns)

 <State 9>: 5.17ns
The critical path consists of the following:
	'add' operation ('Y', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60) [74]  (1.92 ns)
	'store' operation ('store_ln63', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:63) of variable 'Y', ../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:60 on array 'out_channels_ch1' [103]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
