// Seed: 2611088219
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd2
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3
  );
  input wire _id_2;
  inout wire id_1;
  wire [1 : id_2] id_4;
endmodule
module module_2 #(
    parameter id_11 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  output wire _id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : id_11] id_12;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_7,
      id_7
  );
endmodule
