
lpms_me1_sample.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  08008638  08008638  00018638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a60  08008a60  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008a60  08008a60  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008a60  08008a60  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a60  08008a60  00018a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a64  08008a64  00018a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008a68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  200001dc  08008c44  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  08008c44  0002032c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e351  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022e3  00000000  00000000  0002e55d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b78  00000000  00000000  00030840  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a40  00000000  00000000  000313b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000198a7  00000000  00000000  00031df8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000aff0  00000000  00000000  0004b69f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008566d  00000000  00000000  0005668f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dbcfc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000404c  00000000  00000000  000dbd78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800861c 	.word	0x0800861c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800861c 	.word	0x0800861c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	f107 030c 	add.w	r3, r7, #12
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c9e:	4b23      	ldr	r3, [pc, #140]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	4a22      	ldr	r2, [pc, #136]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000ca4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ca8:	6153      	str	r3, [r2, #20]
 8000caa:	4b20      	ldr	r3, [pc, #128]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cb2:	60bb      	str	r3, [r7, #8]
 8000cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	4b1d      	ldr	r3, [pc, #116]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cb8:	695b      	ldr	r3, [r3, #20]
 8000cba:	4a1c      	ldr	r2, [pc, #112]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc0:	6153      	str	r3, [r2, #20]
 8000cc2:	4b1a      	ldr	r3, [pc, #104]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cc4:	695b      	ldr	r3, [r3, #20]
 8000cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cca:	607b      	str	r3, [r7, #4]
 8000ccc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cce:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	4a16      	ldr	r2, [pc, #88]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cd8:	6153      	str	r3, [r2, #20]
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ce2:	603b      	str	r3, [r7, #0]
 8000ce4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2108      	movs	r1, #8
 8000cea:	4811      	ldr	r0, [pc, #68]	; (8000d30 <MX_GPIO_Init+0xa8>)
 8000cec:	f000 ffbe 	bl	8001c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000cf0:	2308      	movs	r3, #8
 8000cf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d00:	f107 030c 	add.w	r3, r7, #12
 8000d04:	4619      	mov	r1, r3
 8000d06:	480a      	ldr	r0, [pc, #40]	; (8000d30 <MX_GPIO_Init+0xa8>)
 8000d08:	f000 fe3e 	bl	8001988 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d0c:	2310      	movs	r3, #16
 8000d0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d10:	2300      	movs	r3, #0
 8000d12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d18:	f107 030c 	add.w	r3, r7, #12
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4804      	ldr	r0, [pc, #16]	; (8000d30 <MX_GPIO_Init+0xa8>)
 8000d20:	f000 fe32 	bl	8001988 <HAL_GPIO_Init>

}
 8000d24:	bf00      	nop
 8000d26:	3720      	adds	r7, #32
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40021000 	.word	0x40021000
 8000d30:	48000400 	.word	0x48000400

08000d34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000d38:	4b1b      	ldr	r3, [pc, #108]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d3a:	4a1c      	ldr	r2, [pc, #112]	; (8000dac <MX_I2C1_Init+0x78>)
 8000d3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000d3e:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d40:	4a1b      	ldr	r2, [pc, #108]	; (8000db0 <MX_I2C1_Init+0x7c>)
 8000d42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d44:	4b18      	ldr	r3, [pc, #96]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d4a:	4b17      	ldr	r3, [pc, #92]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d50:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d56:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d5c:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d62:	4b11      	ldr	r3, [pc, #68]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d6e:	480e      	ldr	r0, [pc, #56]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d70:	f000 ffae 	bl	8001cd0 <HAL_I2C_Init>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d7a:	f000 faef 	bl	800135c <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4809      	ldr	r0, [pc, #36]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d82:	f001 fb17 	bl	80023b4 <HAL_I2CEx_ConfigAnalogFilter>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d8c:	f000 fae6 	bl	800135c <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d90:	2100      	movs	r1, #0
 8000d92:	4805      	ldr	r0, [pc, #20]	; (8000da8 <MX_I2C1_Init+0x74>)
 8000d94:	f001 fb59 	bl	800244a <HAL_I2CEx_ConfigDigitalFilter>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d9e:	f000 fadd 	bl	800135c <Error_Handler>
  }

}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20000204 	.word	0x20000204
 8000dac:	40005400 	.word	0x40005400
 8000db0:	2000090e 	.word	0x2000090e

08000db4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a17      	ldr	r2, [pc, #92]	; (8000e30 <HAL_I2C_MspInit+0x7c>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d127      	bne.n	8000e26 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd6:	4b17      	ldr	r3, [pc, #92]	; (8000e34 <HAL_I2C_MspInit+0x80>)
 8000dd8:	695b      	ldr	r3, [r3, #20]
 8000dda:	4a16      	ldr	r2, [pc, #88]	; (8000e34 <HAL_I2C_MspInit+0x80>)
 8000ddc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000de0:	6153      	str	r3, [r2, #20]
 8000de2:	4b14      	ldr	r3, [pc, #80]	; (8000e34 <HAL_I2C_MspInit+0x80>)
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000dee:	23c0      	movs	r3, #192	; 0xc0
 8000df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000df2:	2312      	movs	r3, #18
 8000df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000df6:	2301      	movs	r3, #1
 8000df8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dfe:	2304      	movs	r3, #4
 8000e00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	480b      	ldr	r0, [pc, #44]	; (8000e38 <HAL_I2C_MspInit+0x84>)
 8000e0a:	f000 fdbd 	bl	8001988 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e0e:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <HAL_I2C_MspInit+0x80>)
 8000e10:	69db      	ldr	r3, [r3, #28]
 8000e12:	4a08      	ldr	r2, [pc, #32]	; (8000e34 <HAL_I2C_MspInit+0x80>)
 8000e14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e18:	61d3      	str	r3, [r2, #28]
 8000e1a:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <HAL_I2C_MspInit+0x80>)
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000e26:	bf00      	nop
 8000e28:	3728      	adds	r7, #40	; 0x28
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40005400 	.word	0x40005400
 8000e34:	40021000 	.word	0x40021000
 8000e38:	48000400 	.word	0x48000400

08000e3c <lpme1_get_timestamp>:
  *@brief: Get system time stamp
  *@para: Pointer to float variable use to save read value
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_timestamp(float *time)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
    uint8_t buffer[4];
    if(lpme1_read_buffer(TIMESTAMP_0, buffer, 4) == LPME1_OK)
 8000e44:	f107 030c 	add.w	r3, r7, #12
 8000e48:	2204      	movs	r2, #4
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	2020      	movs	r0, #32
 8000e4e:	f000 f907 	bl	8001060 <lpme1_read_buffer>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d10b      	bne.n	8000e70 <lpme1_get_timestamp+0x34>
    {
        *time = uint8_to_float(buffer);
 8000e58:	f107 030c 	add.w	r3, r7, #12
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f000 f8de 	bl	800101e <uint8_to_float>
 8000e62:	eef0 7a40 	vmov.f32	s15, s0
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	edc3 7a00 	vstr	s15, [r3]
        return LPME1_OK;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	e000      	b.n	8000e72 <lpme1_get_timestamp+0x36>
    }
    else
        return LPME1_ERROR;
 8000e70:	2300      	movs	r3, #0
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3710      	adds	r7, #16
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <lpme1_get_acc>:
  *@brief: Get accelerometer data
  *@para: Pointer to float array that have 3 elements at least
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_acc(float *acc)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b086      	sub	sp, #24
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
    DataDecoder data[3];
    if(lpme1_read_buffer(ACC_X_0, (uint8_t *)data[0].u8vals, 12) == LPME1_OK)
 8000e82:	f107 0308 	add.w	r3, r7, #8
 8000e86:	220c      	movs	r2, #12
 8000e88:	4619      	mov	r1, r3
 8000e8a:	2024      	movs	r0, #36	; 0x24
 8000e8c:	f000 f8e8 	bl	8001060 <lpme1_read_buffer>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d116      	bne.n	8000ec4 <lpme1_get_acc+0x4a>
    {
        for(uint8_t i = 0; i<3; i++)
 8000e96:	2300      	movs	r3, #0
 8000e98:	75fb      	strb	r3, [r7, #23]
 8000e9a:	e00e      	b.n	8000eba <lpme1_get_acc+0x40>
        {
            *(acc+i) = data[i].fval;
 8000e9c:	7dfa      	ldrb	r2, [r7, #23]
 8000e9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	6879      	ldr	r1, [r7, #4]
 8000ea4:	440b      	add	r3, r1
 8000ea6:	0092      	lsls	r2, r2, #2
 8000ea8:	f107 0118 	add.w	r1, r7, #24
 8000eac:	440a      	add	r2, r1
 8000eae:	3a10      	subs	r2, #16
 8000eb0:	6812      	ldr	r2, [r2, #0]
 8000eb2:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i<3; i++)
 8000eb4:	7dfb      	ldrb	r3, [r7, #23]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	75fb      	strb	r3, [r7, #23]
 8000eba:	7dfb      	ldrb	r3, [r7, #23]
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d9ed      	bls.n	8000e9c <lpme1_get_acc+0x22>
        }
        return LPME1_OK;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e000      	b.n	8000ec6 <lpme1_get_acc+0x4c>
    }
    else
        return LPME1_ERROR;
 8000ec4:	2300      	movs	r3, #0

}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3718      	adds	r7, #24
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <lpme1_get_gyr>:
  *@brief: Get gyroscope data
  *@para: Pointer to float array that have 3 elements at least
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_gyr(float *gyr)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b086      	sub	sp, #24
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
    DataDecoder data[3];
    if(lpme1_read_buffer(GYR_X_0, (uint8_t *)data[0].u8vals, 12) == LPME1_OK)
 8000ed6:	f107 0308 	add.w	r3, r7, #8
 8000eda:	220c      	movs	r2, #12
 8000edc:	4619      	mov	r1, r3
 8000ede:	2030      	movs	r0, #48	; 0x30
 8000ee0:	f000 f8be 	bl	8001060 <lpme1_read_buffer>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d116      	bne.n	8000f18 <lpme1_get_gyr+0x4a>
    {
        for(uint8_t i = 0; i<3; i++)
 8000eea:	2300      	movs	r3, #0
 8000eec:	75fb      	strb	r3, [r7, #23]
 8000eee:	e00e      	b.n	8000f0e <lpme1_get_gyr+0x40>
        {
            *(gyr+i) = data[i].fval;
 8000ef0:	7dfa      	ldrb	r2, [r7, #23]
 8000ef2:	7dfb      	ldrb	r3, [r7, #23]
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	6879      	ldr	r1, [r7, #4]
 8000ef8:	440b      	add	r3, r1
 8000efa:	0092      	lsls	r2, r2, #2
 8000efc:	f107 0118 	add.w	r1, r7, #24
 8000f00:	440a      	add	r2, r1
 8000f02:	3a10      	subs	r2, #16
 8000f04:	6812      	ldr	r2, [r2, #0]
 8000f06:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i<3; i++)
 8000f08:	7dfb      	ldrb	r3, [r7, #23]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	75fb      	strb	r3, [r7, #23]
 8000f0e:	7dfb      	ldrb	r3, [r7, #23]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d9ed      	bls.n	8000ef0 <lpme1_get_gyr+0x22>
        }
        return LPME1_OK;
 8000f14:	2301      	movs	r3, #1
 8000f16:	e000      	b.n	8000f1a <lpme1_get_gyr+0x4c>
    }
    else
        return LPME1_ERROR;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3718      	adds	r7, #24
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <lpme1_get_mag>:
  *@brief: Get magnetometer data
  *@para: Pointer to float array that have 3 elements at least
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_mag(float *mag)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b086      	sub	sp, #24
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
    DataDecoder data[3];
    if(lpme1_read_buffer(MAG_X_0, (uint8_t *)data[0].u8vals, 12) == LPME1_OK)
 8000f2a:	f107 0308 	add.w	r3, r7, #8
 8000f2e:	220c      	movs	r2, #12
 8000f30:	4619      	mov	r1, r3
 8000f32:	203c      	movs	r0, #60	; 0x3c
 8000f34:	f000 f894 	bl	8001060 <lpme1_read_buffer>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d116      	bne.n	8000f6c <lpme1_get_mag+0x4a>
    {
        for(uint8_t i = 0; i<3; i++)
 8000f3e:	2300      	movs	r3, #0
 8000f40:	75fb      	strb	r3, [r7, #23]
 8000f42:	e00e      	b.n	8000f62 <lpme1_get_mag+0x40>
        {
            *(mag+i) = data[i].fval;
 8000f44:	7dfa      	ldrb	r2, [r7, #23]
 8000f46:	7dfb      	ldrb	r3, [r7, #23]
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	6879      	ldr	r1, [r7, #4]
 8000f4c:	440b      	add	r3, r1
 8000f4e:	0092      	lsls	r2, r2, #2
 8000f50:	f107 0118 	add.w	r1, r7, #24
 8000f54:	440a      	add	r2, r1
 8000f56:	3a10      	subs	r2, #16
 8000f58:	6812      	ldr	r2, [r2, #0]
 8000f5a:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i<3; i++)
 8000f5c:	7dfb      	ldrb	r3, [r7, #23]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	75fb      	strb	r3, [r7, #23]
 8000f62:	7dfb      	ldrb	r3, [r7, #23]
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d9ed      	bls.n	8000f44 <lpme1_get_mag+0x22>
        }
        return LPME1_OK;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e000      	b.n	8000f6e <lpme1_get_mag+0x4c>
    }
    else
        return LPME1_ERROR;
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3718      	adds	r7, #24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <lpme1_get_euler>:
  *@brief: Get euler angle
  *@para: Pointer to float array that have 3 elements at least
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_euler(float *euler)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b086      	sub	sp, #24
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
    DataDecoder data[3];
    if(lpme1_read_buffer(EULER_X_0, (uint8_t *)data[0].u8vals, 12) == LPME1_OK)
 8000f7e:	f107 0308 	add.w	r3, r7, #8
 8000f82:	220c      	movs	r2, #12
 8000f84:	4619      	mov	r1, r3
 8000f86:	2048      	movs	r0, #72	; 0x48
 8000f88:	f000 f86a 	bl	8001060 <lpme1_read_buffer>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d116      	bne.n	8000fc0 <lpme1_get_euler+0x4a>
    {
        for(uint8_t i = 0; i<3; i++)
 8000f92:	2300      	movs	r3, #0
 8000f94:	75fb      	strb	r3, [r7, #23]
 8000f96:	e00e      	b.n	8000fb6 <lpme1_get_euler+0x40>
        {
            *(euler+i) = data[i].fval;
 8000f98:	7dfa      	ldrb	r2, [r7, #23]
 8000f9a:	7dfb      	ldrb	r3, [r7, #23]
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	6879      	ldr	r1, [r7, #4]
 8000fa0:	440b      	add	r3, r1
 8000fa2:	0092      	lsls	r2, r2, #2
 8000fa4:	f107 0118 	add.w	r1, r7, #24
 8000fa8:	440a      	add	r2, r1
 8000faa:	3a10      	subs	r2, #16
 8000fac:	6812      	ldr	r2, [r2, #0]
 8000fae:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i<3; i++)
 8000fb0:	7dfb      	ldrb	r3, [r7, #23]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	75fb      	strb	r3, [r7, #23]
 8000fb6:	7dfb      	ldrb	r3, [r7, #23]
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d9ed      	bls.n	8000f98 <lpme1_get_euler+0x22>
        }
        return LPME1_OK;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e000      	b.n	8000fc2 <lpme1_get_euler+0x4c>
    }
    else
        return LPME1_ERROR;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3718      	adds	r7, #24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <lpme1_get_quat>:
  *@brief: Get quateration
  *@para: Pointer to float array that have 4 elements at least
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_quat(float *quat)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b088      	sub	sp, #32
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
    DataDecoder data[4];
    if(lpme1_read_buffer(QUAT_W_0, (uint8_t *)data[0].u8vals, 16) == LPME1_OK)
 8000fd2:	f107 030c 	add.w	r3, r7, #12
 8000fd6:	2210      	movs	r2, #16
 8000fd8:	4619      	mov	r1, r3
 8000fda:	2054      	movs	r0, #84	; 0x54
 8000fdc:	f000 f840 	bl	8001060 <lpme1_read_buffer>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d116      	bne.n	8001014 <lpme1_get_quat+0x4a>
    {
        for(uint8_t i = 0; i<4; i++)
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	77fb      	strb	r3, [r7, #31]
 8000fea:	e00e      	b.n	800100a <lpme1_get_quat+0x40>
        {
            *(quat+i) = data[i].fval;
 8000fec:	7ffa      	ldrb	r2, [r7, #31]
 8000fee:	7ffb      	ldrb	r3, [r7, #31]
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	6879      	ldr	r1, [r7, #4]
 8000ff4:	440b      	add	r3, r1
 8000ff6:	0092      	lsls	r2, r2, #2
 8000ff8:	f107 0120 	add.w	r1, r7, #32
 8000ffc:	440a      	add	r2, r1
 8000ffe:	3a14      	subs	r2, #20
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i<4; i++)
 8001004:	7ffb      	ldrb	r3, [r7, #31]
 8001006:	3301      	adds	r3, #1
 8001008:	77fb      	strb	r3, [r7, #31]
 800100a:	7ffb      	ldrb	r3, [r7, #31]
 800100c:	2b03      	cmp	r3, #3
 800100e:	d9ed      	bls.n	8000fec <lpme1_get_quat+0x22>
        }
        return LPME1_OK;
 8001010:	2301      	movs	r3, #1
 8001012:	e000      	b.n	8001016 <lpme1_get_quat+0x4c>
    }
    else
        return LPME1_ERROR;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	3720      	adds	r7, #32
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <uint8_to_float>:
  *@brief: Convert 4 uint8_t values to float value
  *@para: Pointer to uint8_t array[4];
  *@ret: float value
  */
float uint8_to_float(uint8_t *pu8vals)
{
 800101e:	b480      	push	{r7}
 8001020:	b085      	sub	sp, #20
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
    DataDecoder decoder;
    for(uint8_t i = 0; i < 4; i++)
 8001026:	2300      	movs	r3, #0
 8001028:	73fb      	strb	r3, [r7, #15]
 800102a:	e00c      	b.n	8001046 <uint8_to_float+0x28>
    {
        decoder.u8vals[i] = *(pu8vals +i);
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	441a      	add	r2, r3
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	7812      	ldrb	r2, [r2, #0]
 8001036:	f107 0110 	add.w	r1, r7, #16
 800103a:	440b      	add	r3, r1
 800103c:	f803 2c08 	strb.w	r2, [r3, #-8]
    for(uint8_t i = 0; i < 4; i++)
 8001040:	7bfb      	ldrb	r3, [r7, #15]
 8001042:	3301      	adds	r3, #1
 8001044:	73fb      	strb	r3, [r7, #15]
 8001046:	7bfb      	ldrb	r3, [r7, #15]
 8001048:	2b03      	cmp	r3, #3
 800104a:	d9ef      	bls.n	800102c <uint8_to_float+0xe>
    }
    return decoder.fval;
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	ee07 3a90 	vmov	s15, r3
}
 8001052:	eeb0 0a67 	vmov.f32	s0, s15
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <lpme1_read_buffer>:
  *@para: buf, Pointer to uint8_t array use to save read datas
  *@para: len, data length to be read
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_read_buffer(uint8_t regaddr,uint8_t *buf,uint8_t len)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af04      	add	r7, sp, #16
 8001066:	4603      	mov	r3, r0
 8001068:	6039      	str	r1, [r7, #0]
 800106a:	71fb      	strb	r3, [r7, #7]
 800106c:	4613      	mov	r3, r2
 800106e:	71bb      	strb	r3, [r7, #6]
#ifdef USE_IIC
    if(HAL_I2C_Mem_Read(&LPME1_HI2C, LPME1_I2C_ADRRESS, regaddr,
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	b299      	uxth	r1, r3
 8001074:	79bb      	ldrb	r3, [r7, #6]
 8001076:	b29b      	uxth	r3, r3
 8001078:	2264      	movs	r2, #100	; 0x64
 800107a:	9202      	str	r2, [sp, #8]
 800107c:	9301      	str	r3, [sp, #4]
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	460a      	mov	r2, r1
 8001086:	2164      	movs	r1, #100	; 0x64
 8001088:	4806      	ldr	r0, [pc, #24]	; (80010a4 <lpme1_read_buffer+0x44>)
 800108a:	f000 feb1 	bl	8001df0 <HAL_I2C_Mem_Read>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d101      	bne.n	8001098 <lpme1_read_buffer+0x38>
                        I2C_MEMADD_SIZE_8BIT, buf, len, LPME1_MAX_TIMEOUT)==HAL_OK)
        return LPME1_OK;
 8001094:	2301      	movs	r3, #1
 8001096:	e000      	b.n	800109a <lpme1_read_buffer+0x3a>
    else
        return LPME1_ERROR;
 8001098:	2300      	movs	r3, #0
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
	while(i--);
	
    return LPME1_OK;
#endif
}
 800109a:	4618      	mov	r0, r3
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000204 	.word	0x20000204

080010a8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80010b0:	1d39      	adds	r1, r7, #4
 80010b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010b6:	2201      	movs	r2, #1
 80010b8:	4803      	ldr	r0, [pc, #12]	; (80010c8 <__io_putchar+0x20>)
 80010ba:	f002 fcc5 	bl	8003a48 <HAL_UART_Transmit>
 return ch;
 80010be:	687b      	ldr	r3, [r7, #4]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	200002a4 	.word	0x200002a4

080010cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010d0:	b086      	sub	sp, #24
 80010d2:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010d4:	f000 faea 	bl	80016ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d8:	f000 f8ee 	bl	80012b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010dc:	f7ff fdd4 	bl	8000c88 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010e0:	f000 fa46 	bl	8001570 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80010e4:	f7ff fe26 	bl	8000d34 <MX_I2C1_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	if(lpme1_get_timestamp(&lpme1Data.time)==LPME1_OK) HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);	//For instant visual debug
 80010e8:	4865      	ldr	r0, [pc, #404]	; (8001280 <main+0x1b4>)
 80010ea:	f7ff fea7 	bl	8000e3c <lpme1_get_timestamp>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d103      	bne.n	80010fc <main+0x30>
 80010f4:	2108      	movs	r1, #8
 80010f6:	4863      	ldr	r0, [pc, #396]	; (8001284 <main+0x1b8>)
 80010f8:	f000 fdd0 	bl	8001c9c <HAL_GPIO_TogglePin>
	lpme1_get_acc(lpme1Data.acc);
 80010fc:	4862      	ldr	r0, [pc, #392]	; (8001288 <main+0x1bc>)
 80010fe:	f7ff febc 	bl	8000e7a <lpme1_get_acc>
	lpme1_get_gyr(lpme1Data.gyr);
 8001102:	4862      	ldr	r0, [pc, #392]	; (800128c <main+0x1c0>)
 8001104:	f7ff fee3 	bl	8000ece <lpme1_get_gyr>
	lpme1_get_mag(lpme1Data.mag);
 8001108:	4861      	ldr	r0, [pc, #388]	; (8001290 <main+0x1c4>)
 800110a:	f7ff ff0a 	bl	8000f22 <lpme1_get_mag>
	lpme1_get_euler(lpme1Data.euler);
 800110e:	4861      	ldr	r0, [pc, #388]	; (8001294 <main+0x1c8>)
 8001110:	f7ff ff31 	bl	8000f76 <lpme1_get_euler>
	lpme1_get_quat(lpme1Data.quat);
 8001114:	4860      	ldr	r0, [pc, #384]	; (8001298 <main+0x1cc>)
 8001116:	f7ff ff58 	bl	8000fca <lpme1_get_quat>
	 * When you use float type printf/scanf function, you need to be careful about MCU setting properties.
	 * In Project -> properties -> C/C++ Build -> Settings -> Tool Settings ->MCU settings,
	 * check "Use float with printf/scanf from newlib-nano".
	 */

	printf("Timestamp: %.3f \r\n",lpme1Data.time);
 800111a:	4b59      	ldr	r3, [pc, #356]	; (8001280 <main+0x1b4>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff fa12 	bl	8000548 <__aeabi_f2d>
 8001124:	4603      	mov	r3, r0
 8001126:	460c      	mov	r4, r1
 8001128:	461a      	mov	r2, r3
 800112a:	4623      	mov	r3, r4
 800112c:	485b      	ldr	r0, [pc, #364]	; (800129c <main+0x1d0>)
 800112e:	f003 fe7f 	bl	8004e30 <iprintf>
	printf("Acc[G]\tX: %.3f\tY: %.3f\tZ: %.3f\t \r\n",lpme1Data.acc[0],lpme1Data.acc[1],lpme1Data.acc[2]);
 8001132:	4b53      	ldr	r3, [pc, #332]	; (8001280 <main+0x1b4>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff fa06 	bl	8000548 <__aeabi_f2d>
 800113c:	4680      	mov	r8, r0
 800113e:	4689      	mov	r9, r1
 8001140:	4b4f      	ldr	r3, [pc, #316]	; (8001280 <main+0x1b4>)
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff f9ff 	bl	8000548 <__aeabi_f2d>
 800114a:	4604      	mov	r4, r0
 800114c:	460d      	mov	r5, r1
 800114e:	4b4c      	ldr	r3, [pc, #304]	; (8001280 <main+0x1b4>)
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff f9f8 	bl	8000548 <__aeabi_f2d>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001160:	e9cd 4500 	strd	r4, r5, [sp]
 8001164:	4642      	mov	r2, r8
 8001166:	464b      	mov	r3, r9
 8001168:	484d      	ldr	r0, [pc, #308]	; (80012a0 <main+0x1d4>)
 800116a:	f003 fe61 	bl	8004e30 <iprintf>
	printf("Gyr[rad/s]\tX: %.3f\tY: %.3f\tZ: %.3f\t \r\n",lpme1Data.gyr[0],lpme1Data.gyr[1],lpme1Data.gyr[2]);
 800116e:	4b44      	ldr	r3, [pc, #272]	; (8001280 <main+0x1b4>)
 8001170:	691b      	ldr	r3, [r3, #16]
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff f9e8 	bl	8000548 <__aeabi_f2d>
 8001178:	4680      	mov	r8, r0
 800117a:	4689      	mov	r9, r1
 800117c:	4b40      	ldr	r3, [pc, #256]	; (8001280 <main+0x1b4>)
 800117e:	695b      	ldr	r3, [r3, #20]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff f9e1 	bl	8000548 <__aeabi_f2d>
 8001186:	4604      	mov	r4, r0
 8001188:	460d      	mov	r5, r1
 800118a:	4b3d      	ldr	r3, [pc, #244]	; (8001280 <main+0x1b4>)
 800118c:	699b      	ldr	r3, [r3, #24]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff f9da 	bl	8000548 <__aeabi_f2d>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800119c:	e9cd 4500 	strd	r4, r5, [sp]
 80011a0:	4642      	mov	r2, r8
 80011a2:	464b      	mov	r3, r9
 80011a4:	483f      	ldr	r0, [pc, #252]	; (80012a4 <main+0x1d8>)
 80011a6:	f003 fe43 	bl	8004e30 <iprintf>
	printf("Mag[?]\tX: %.3f\tY: %.3f\tZ: %.3f\t \r\n",lpme1Data.mag[0],lpme1Data.mag[1],lpme1Data.mag[2]);
 80011aa:	4b35      	ldr	r3, [pc, #212]	; (8001280 <main+0x1b4>)
 80011ac:	69db      	ldr	r3, [r3, #28]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f9ca 	bl	8000548 <__aeabi_f2d>
 80011b4:	4680      	mov	r8, r0
 80011b6:	4689      	mov	r9, r1
 80011b8:	4b31      	ldr	r3, [pc, #196]	; (8001280 <main+0x1b4>)
 80011ba:	6a1b      	ldr	r3, [r3, #32]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff f9c3 	bl	8000548 <__aeabi_f2d>
 80011c2:	4604      	mov	r4, r0
 80011c4:	460d      	mov	r5, r1
 80011c6:	4b2e      	ldr	r3, [pc, #184]	; (8001280 <main+0x1b4>)
 80011c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff f9bc 	bl	8000548 <__aeabi_f2d>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80011d8:	e9cd 4500 	strd	r4, r5, [sp]
 80011dc:	4642      	mov	r2, r8
 80011de:	464b      	mov	r3, r9
 80011e0:	4831      	ldr	r0, [pc, #196]	; (80012a8 <main+0x1dc>)
 80011e2:	f003 fe25 	bl	8004e30 <iprintf>
	printf("Euler[rad]\tX: %f\tY: %f\tZ: %f\t \r\n",lpme1Data.euler[0],lpme1Data.euler[1],lpme1Data.euler[2]);
 80011e6:	4b26      	ldr	r3, [pc, #152]	; (8001280 <main+0x1b4>)
 80011e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff f9ac 	bl	8000548 <__aeabi_f2d>
 80011f0:	4680      	mov	r8, r0
 80011f2:	4689      	mov	r9, r1
 80011f4:	4b22      	ldr	r3, [pc, #136]	; (8001280 <main+0x1b4>)
 80011f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff f9a5 	bl	8000548 <__aeabi_f2d>
 80011fe:	4604      	mov	r4, r0
 8001200:	460d      	mov	r5, r1
 8001202:	4b1f      	ldr	r3, [pc, #124]	; (8001280 <main+0x1b4>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff f99e 	bl	8000548 <__aeabi_f2d>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001214:	e9cd 4500 	strd	r4, r5, [sp]
 8001218:	4642      	mov	r2, r8
 800121a:	464b      	mov	r3, r9
 800121c:	4823      	ldr	r0, [pc, #140]	; (80012ac <main+0x1e0>)
 800121e:	f003 fe07 	bl	8004e30 <iprintf>
	printf("Quat:\tW: %f\tX: %f\tY: %f\tZ: %f\t  \r\n",lpme1Data.quat[0],lpme1Data.quat[1],lpme1Data.quat[2],lpme1Data.quat[3]);
 8001222:	4b17      	ldr	r3, [pc, #92]	; (8001280 <main+0x1b4>)
 8001224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f98e 	bl	8000548 <__aeabi_f2d>
 800122c:	4682      	mov	sl, r0
 800122e:	468b      	mov	fp, r1
 8001230:	4b13      	ldr	r3, [pc, #76]	; (8001280 <main+0x1b4>)
 8001232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f987 	bl	8000548 <__aeabi_f2d>
 800123a:	4604      	mov	r4, r0
 800123c:	460d      	mov	r5, r1
 800123e:	4b10      	ldr	r3, [pc, #64]	; (8001280 <main+0x1b4>)
 8001240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f980 	bl	8000548 <__aeabi_f2d>
 8001248:	4680      	mov	r8, r0
 800124a:	4689      	mov	r9, r1
 800124c:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <main+0x1b4>)
 800124e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f979 	bl	8000548 <__aeabi_f2d>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800125e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001262:	e9cd 4500 	strd	r4, r5, [sp]
 8001266:	4652      	mov	r2, sl
 8001268:	465b      	mov	r3, fp
 800126a:	4811      	ldr	r0, [pc, #68]	; (80012b0 <main+0x1e4>)
 800126c:	f003 fde0 	bl	8004e30 <iprintf>
	printf("\r\n");
 8001270:	4810      	ldr	r0, [pc, #64]	; (80012b4 <main+0x1e8>)
 8001272:	f003 fe51 	bl	8004f18 <puts>
	HAL_Delay(1000);
 8001276:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800127a:	f000 fa7d 	bl	8001778 <HAL_Delay>
	if(lpme1_get_timestamp(&lpme1Data.time)==LPME1_OK) HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);	//For instant visual debug
 800127e:	e733      	b.n	80010e8 <main+0x1c>
 8001280:	20000250 	.word	0x20000250
 8001284:	48000400 	.word	0x48000400
 8001288:	20000254 	.word	0x20000254
 800128c:	20000260 	.word	0x20000260
 8001290:	2000026c 	.word	0x2000026c
 8001294:	20000278 	.word	0x20000278
 8001298:	20000284 	.word	0x20000284
 800129c:	08008638 	.word	0x08008638
 80012a0:	0800864c 	.word	0x0800864c
 80012a4:	08008670 	.word	0x08008670
 80012a8:	08008698 	.word	0x08008698
 80012ac:	080086bc 	.word	0x080086bc
 80012b0:	080086e0 	.word	0x080086e0
 80012b4:	08008704 	.word	0x08008704

080012b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b096      	sub	sp, #88	; 0x58
 80012bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012c2:	2228      	movs	r2, #40	; 0x28
 80012c4:	2100      	movs	r1, #0
 80012c6:	4618      	mov	r0, r3
 80012c8:	f002 ff6b 	bl	80041a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012cc:	f107 031c 	add.w	r3, r7, #28
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012dc:	1d3b      	adds	r3, r7, #4
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]
 80012ea:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012ec:	2302      	movs	r3, #2
 80012ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f0:	2301      	movs	r3, #1
 80012f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012f4:	2310      	movs	r3, #16
 80012f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001300:	4618      	mov	r0, r3
 8001302:	f001 f8ef 	bl	80024e4 <HAL_RCC_OscConfig>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800130c:	f000 f826 	bl	800135c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001310:	230f      	movs	r3, #15
 8001312:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001314:	2300      	movs	r3, #0
 8001316:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001318:	2300      	movs	r3, #0
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800131c:	2300      	movs	r3, #0
 800131e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001320:	2300      	movs	r3, #0
 8001322:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001324:	f107 031c 	add.w	r3, r7, #28
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f001 ffe2 	bl	80032f4 <HAL_RCC_ClockConfig>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001336:	f000 f811 	bl	800135c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800133a:	2320      	movs	r3, #32
 800133c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800133e:	2300      	movs	r3, #0
 8001340:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	4618      	mov	r0, r3
 8001346:	f002 fa0b 	bl	8003760 <HAL_RCCEx_PeriphCLKConfig>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001350:	f000 f804 	bl	800135c <Error_Handler>
  }
}
 8001354:	bf00      	nop
 8001356:	3758      	adds	r7, #88	; 0x58
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
	...

0800136c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001372:	4b0f      	ldr	r3, [pc, #60]	; (80013b0 <HAL_MspInit+0x44>)
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	4a0e      	ldr	r2, [pc, #56]	; (80013b0 <HAL_MspInit+0x44>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6193      	str	r3, [r2, #24]
 800137e:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <HAL_MspInit+0x44>)
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800138a:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <HAL_MspInit+0x44>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	4a08      	ldr	r2, [pc, #32]	; (80013b0 <HAL_MspInit+0x44>)
 8001390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001394:	61d3      	str	r3, [r2, #28]
 8001396:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <HAL_MspInit+0x44>)
 8001398:	69db      	ldr	r3, [r3, #28]
 800139a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139e:	603b      	str	r3, [r7, #0]
 80013a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40021000 	.word	0x40021000

080013b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80013b8:	bf00      	nop
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr

080013c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013c6:	e7fe      	b.n	80013c6 <HardFault_Handler+0x4>

080013c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <MemManage_Handler+0x4>

080013ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013d2:	e7fe      	b.n	80013d2 <BusFault_Handler+0x4>

080013d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d8:	e7fe      	b.n	80013d8 <UsageFault_Handler+0x4>

080013da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001408:	f000 f996 	bl	8001738 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}

08001410 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
 8001420:	e00a      	b.n	8001438 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001422:	f3af 8000 	nop.w
 8001426:	4601      	mov	r1, r0
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	1c5a      	adds	r2, r3, #1
 800142c:	60ba      	str	r2, [r7, #8]
 800142e:	b2ca      	uxtb	r2, r1
 8001430:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	3301      	adds	r3, #1
 8001436:	617b      	str	r3, [r7, #20]
 8001438:	697a      	ldr	r2, [r7, #20]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	429a      	cmp	r2, r3
 800143e:	dbf0      	blt.n	8001422 <_read+0x12>
	}

return len;
 8001440:	687b      	ldr	r3, [r7, #4]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3718      	adds	r7, #24
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af00      	add	r7, sp, #0
 8001450:	60f8      	str	r0, [r7, #12]
 8001452:	60b9      	str	r1, [r7, #8]
 8001454:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
 800145a:	e009      	b.n	8001470 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	1c5a      	adds	r2, r3, #1
 8001460:	60ba      	str	r2, [r7, #8]
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff fe1f 	bl	80010a8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	3301      	adds	r3, #1
 800146e:	617b      	str	r3, [r7, #20]
 8001470:	697a      	ldr	r2, [r7, #20]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	429a      	cmp	r2, r3
 8001476:	dbf1      	blt.n	800145c <_write+0x12>
	}
	return len;
 8001478:	687b      	ldr	r3, [r7, #4]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3718      	adds	r7, #24
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <_close>:

int _close(int file)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
	return -1;
 800148a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800149a:	b480      	push	{r7}
 800149c:	b083      	sub	sp, #12
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
 80014a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014aa:	605a      	str	r2, [r3, #4]
	return 0;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <_isatty>:

int _isatty(int file)
{
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
	return 1;
 80014c2:	2301      	movs	r3, #1
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
	return 0;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3714      	adds	r7, #20
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
	...

080014ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80014f4:	4b11      	ldr	r3, [pc, #68]	; (800153c <_sbrk+0x50>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d102      	bne.n	8001502 <_sbrk+0x16>
		heap_end = &end;
 80014fc:	4b0f      	ldr	r3, [pc, #60]	; (800153c <_sbrk+0x50>)
 80014fe:	4a10      	ldr	r2, [pc, #64]	; (8001540 <_sbrk+0x54>)
 8001500:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001502:	4b0e      	ldr	r3, [pc, #56]	; (800153c <_sbrk+0x50>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <_sbrk+0x50>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4413      	add	r3, r2
 8001510:	466a      	mov	r2, sp
 8001512:	4293      	cmp	r3, r2
 8001514:	d907      	bls.n	8001526 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001516:	f002 fe0f 	bl	8004138 <__errno>
 800151a:	4602      	mov	r2, r0
 800151c:	230c      	movs	r3, #12
 800151e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001520:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001524:	e006      	b.n	8001534 <_sbrk+0x48>
	}

	heap_end += incr;
 8001526:	4b05      	ldr	r3, [pc, #20]	; (800153c <_sbrk+0x50>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	4a03      	ldr	r2, [pc, #12]	; (800153c <_sbrk+0x50>)
 8001530:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001532:	68fb      	ldr	r3, [r7, #12]
}
 8001534:	4618      	mov	r0, r3
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	200001f8 	.word	0x200001f8
 8001540:	20000330 	.word	0x20000330

08001544 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001548:	4b08      	ldr	r3, [pc, #32]	; (800156c <SystemInit+0x28>)
 800154a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800154e:	4a07      	ldr	r2, [pc, #28]	; (800156c <SystemInit+0x28>)
 8001550:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001554:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001558:	4b04      	ldr	r3, [pc, #16]	; (800156c <SystemInit+0x28>)
 800155a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800155e:	609a      	str	r2, [r3, #8]
#endif
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001574:	4b14      	ldr	r3, [pc, #80]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 8001576:	4a15      	ldr	r2, [pc, #84]	; (80015cc <MX_USART2_UART_Init+0x5c>)
 8001578:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800157a:	4b13      	ldr	r3, [pc, #76]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 800157c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001580:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001582:	4b11      	ldr	r3, [pc, #68]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001588:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800158e:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 8001596:	220c      	movs	r2, #12
 8001598:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a0:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015a6:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015b2:	4805      	ldr	r0, [pc, #20]	; (80015c8 <MX_USART2_UART_Init+0x58>)
 80015b4:	f002 f9fa 	bl	80039ac <HAL_UART_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80015be:	f7ff fecd 	bl	800135c <Error_Handler>
  }

}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200002a4 	.word	0x200002a4
 80015cc:	40004400 	.word	0x40004400

080015d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	; 0x28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a18      	ldr	r2, [pc, #96]	; (8001650 <HAL_UART_MspInit+0x80>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d129      	bne.n	8001646 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015f2:	4b18      	ldr	r3, [pc, #96]	; (8001654 <HAL_UART_MspInit+0x84>)
 80015f4:	69db      	ldr	r3, [r3, #28]
 80015f6:	4a17      	ldr	r2, [pc, #92]	; (8001654 <HAL_UART_MspInit+0x84>)
 80015f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015fc:	61d3      	str	r3, [r2, #28]
 80015fe:	4b15      	ldr	r3, [pc, #84]	; (8001654 <HAL_UART_MspInit+0x84>)
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160a:	4b12      	ldr	r3, [pc, #72]	; (8001654 <HAL_UART_MspInit+0x84>)
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	4a11      	ldr	r2, [pc, #68]	; (8001654 <HAL_UART_MspInit+0x84>)
 8001610:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001614:	6153      	str	r3, [r2, #20]
 8001616:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <HAL_UART_MspInit+0x84>)
 8001618:	695b      	ldr	r3, [r3, #20]
 800161a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001622:	f248 0304 	movw	r3, #32772	; 0x8004
 8001626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001628:	2302      	movs	r3, #2
 800162a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001630:	2303      	movs	r3, #3
 8001632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001634:	2307      	movs	r3, #7
 8001636:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	4619      	mov	r1, r3
 800163e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001642:	f000 f9a1 	bl	8001988 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001646:	bf00      	nop
 8001648:	3728      	adds	r7, #40	; 0x28
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40004400 	.word	0x40004400
 8001654:	40021000 	.word	0x40021000

08001658 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001658:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001690 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800165c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800165e:	e003      	b.n	8001668 <LoopCopyDataInit>

08001660 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001660:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001662:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001664:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001666:	3104      	adds	r1, #4

08001668 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001668:	480b      	ldr	r0, [pc, #44]	; (8001698 <LoopForever+0xa>)
	ldr	r3, =_edata
 800166a:	4b0c      	ldr	r3, [pc, #48]	; (800169c <LoopForever+0xe>)
	adds	r2, r0, r1
 800166c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800166e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001670:	d3f6      	bcc.n	8001660 <CopyDataInit>
	ldr	r2, =_sbss
 8001672:	4a0b      	ldr	r2, [pc, #44]	; (80016a0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001674:	e002      	b.n	800167c <LoopFillZerobss>

08001676 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001676:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001678:	f842 3b04 	str.w	r3, [r2], #4

0800167c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <LoopForever+0x16>)
	cmp	r2, r3
 800167e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001680:	d3f9      	bcc.n	8001676 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001682:	f7ff ff5f 	bl	8001544 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001686:	f002 fd5d 	bl	8004144 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800168a:	f7ff fd1f 	bl	80010cc <main>

0800168e <LoopForever>:

LoopForever:
    b LoopForever
 800168e:	e7fe      	b.n	800168e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001690:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8001694:	08008a68 	.word	0x08008a68
	ldr	r0, =_sdata
 8001698:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800169c:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 80016a0:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 80016a4:	2000032c 	.word	0x2000032c

080016a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016a8:	e7fe      	b.n	80016a8 <ADC1_2_IRQHandler>
	...

080016ac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016b0:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <HAL_Init+0x28>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a07      	ldr	r2, [pc, #28]	; (80016d4 <HAL_Init+0x28>)
 80016b6:	f043 0310 	orr.w	r3, r3, #16
 80016ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016bc:	2003      	movs	r0, #3
 80016be:	f000 f92f 	bl	8001920 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016c2:	2000      	movs	r0, #0
 80016c4:	f000 f808 	bl	80016d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016c8:	f7ff fe50 	bl	800136c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40022000 	.word	0x40022000

080016d8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016e0:	4b12      	ldr	r3, [pc, #72]	; (800172c <HAL_InitTick+0x54>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <HAL_InitTick+0x58>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4619      	mov	r1, r3
 80016ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80016f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f6:	4618      	mov	r0, r3
 80016f8:	f000 f939 	bl	800196e <HAL_SYSTICK_Config>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e00e      	b.n	8001724 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b0f      	cmp	r3, #15
 800170a:	d80a      	bhi.n	8001722 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800170c:	2200      	movs	r2, #0
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001714:	f000 f90f 	bl	8001936 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001718:	4a06      	ldr	r2, [pc, #24]	; (8001734 <HAL_InitTick+0x5c>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800171e:	2300      	movs	r3, #0
 8001720:	e000      	b.n	8001724 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000000 	.word	0x20000000
 8001730:	20000008 	.word	0x20000008
 8001734:	20000004 	.word	0x20000004

08001738 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <HAL_IncTick+0x20>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	4b06      	ldr	r3, [pc, #24]	; (800175c <HAL_IncTick+0x24>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4413      	add	r3, r2
 8001748:	4a04      	ldr	r2, [pc, #16]	; (800175c <HAL_IncTick+0x24>)
 800174a:	6013      	str	r3, [r2, #0]
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	20000008 	.word	0x20000008
 800175c:	20000324 	.word	0x20000324

08001760 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return uwTick;  
 8001764:	4b03      	ldr	r3, [pc, #12]	; (8001774 <HAL_GetTick+0x14>)
 8001766:	681b      	ldr	r3, [r3, #0]
}
 8001768:	4618      	mov	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	20000324 	.word	0x20000324

08001778 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001780:	f7ff ffee 	bl	8001760 <HAL_GetTick>
 8001784:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001790:	d005      	beq.n	800179e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001792:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <HAL_Delay+0x40>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	461a      	mov	r2, r3
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	4413      	add	r3, r2
 800179c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800179e:	bf00      	nop
 80017a0:	f7ff ffde 	bl	8001760 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d8f7      	bhi.n	80017a0 <HAL_Delay+0x28>
  {
  }
}
 80017b0:	bf00      	nop
 80017b2:	3710      	adds	r7, #16
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000008 	.word	0x20000008

080017bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017cc:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <__NVIC_SetPriorityGrouping+0x44>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017d2:	68ba      	ldr	r2, [r7, #8]
 80017d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017d8:	4013      	ands	r3, r2
 80017da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ee:	4a04      	ldr	r2, [pc, #16]	; (8001800 <__NVIC_SetPriorityGrouping+0x44>)
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	60d3      	str	r3, [r2, #12]
}
 80017f4:	bf00      	nop
 80017f6:	3714      	adds	r7, #20
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001808:	4b04      	ldr	r3, [pc, #16]	; (800181c <__NVIC_GetPriorityGrouping+0x18>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	0a1b      	lsrs	r3, r3, #8
 800180e:	f003 0307 	and.w	r3, r3, #7
}
 8001812:	4618      	mov	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	6039      	str	r1, [r7, #0]
 800182a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800182c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001830:	2b00      	cmp	r3, #0
 8001832:	db0a      	blt.n	800184a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	b2da      	uxtb	r2, r3
 8001838:	490c      	ldr	r1, [pc, #48]	; (800186c <__NVIC_SetPriority+0x4c>)
 800183a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183e:	0112      	lsls	r2, r2, #4
 8001840:	b2d2      	uxtb	r2, r2
 8001842:	440b      	add	r3, r1
 8001844:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001848:	e00a      	b.n	8001860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	b2da      	uxtb	r2, r3
 800184e:	4908      	ldr	r1, [pc, #32]	; (8001870 <__NVIC_SetPriority+0x50>)
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	f003 030f 	and.w	r3, r3, #15
 8001856:	3b04      	subs	r3, #4
 8001858:	0112      	lsls	r2, r2, #4
 800185a:	b2d2      	uxtb	r2, r2
 800185c:	440b      	add	r3, r1
 800185e:	761a      	strb	r2, [r3, #24]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	e000e100 	.word	0xe000e100
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001874:	b480      	push	{r7}
 8001876:	b089      	sub	sp, #36	; 0x24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	f1c3 0307 	rsb	r3, r3, #7
 800188e:	2b04      	cmp	r3, #4
 8001890:	bf28      	it	cs
 8001892:	2304      	movcs	r3, #4
 8001894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	3304      	adds	r3, #4
 800189a:	2b06      	cmp	r3, #6
 800189c:	d902      	bls.n	80018a4 <NVIC_EncodePriority+0x30>
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3b03      	subs	r3, #3
 80018a2:	e000      	b.n	80018a6 <NVIC_EncodePriority+0x32>
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	fa02 f303 	lsl.w	r3, r2, r3
 80018b2:	43da      	mvns	r2, r3
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	401a      	ands	r2, r3
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	fa01 f303 	lsl.w	r3, r1, r3
 80018c6:	43d9      	mvns	r1, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018cc:	4313      	orrs	r3, r2
         );
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3724      	adds	r7, #36	; 0x24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
	...

080018dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018ec:	d301      	bcc.n	80018f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ee:	2301      	movs	r3, #1
 80018f0:	e00f      	b.n	8001912 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f2:	4a0a      	ldr	r2, [pc, #40]	; (800191c <SysTick_Config+0x40>)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3b01      	subs	r3, #1
 80018f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018fa:	210f      	movs	r1, #15
 80018fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001900:	f7ff ff8e 	bl	8001820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001904:	4b05      	ldr	r3, [pc, #20]	; (800191c <SysTick_Config+0x40>)
 8001906:	2200      	movs	r2, #0
 8001908:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800190a:	4b04      	ldr	r3, [pc, #16]	; (800191c <SysTick_Config+0x40>)
 800190c:	2207      	movs	r2, #7
 800190e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	e000e010 	.word	0xe000e010

08001920 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f7ff ff47 	bl	80017bc <__NVIC_SetPriorityGrouping>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b086      	sub	sp, #24
 800193a:	af00      	add	r7, sp, #0
 800193c:	4603      	mov	r3, r0
 800193e:	60b9      	str	r1, [r7, #8]
 8001940:	607a      	str	r2, [r7, #4]
 8001942:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001948:	f7ff ff5c 	bl	8001804 <__NVIC_GetPriorityGrouping>
 800194c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	68b9      	ldr	r1, [r7, #8]
 8001952:	6978      	ldr	r0, [r7, #20]
 8001954:	f7ff ff8e 	bl	8001874 <NVIC_EncodePriority>
 8001958:	4602      	mov	r2, r0
 800195a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800195e:	4611      	mov	r1, r2
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ff5d 	bl	8001820 <__NVIC_SetPriority>
}
 8001966:	bf00      	nop
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff ffb0 	bl	80018dc <SysTick_Config>
 800197c:	4603      	mov	r3, r0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
	...

08001988 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001988:	b480      	push	{r7}
 800198a:	b087      	sub	sp, #28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001996:	e14e      	b.n	8001c36 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	2101      	movs	r1, #1
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	fa01 f303 	lsl.w	r3, r1, r3
 80019a4:	4013      	ands	r3, r2
 80019a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f000 8140 	beq.w	8001c30 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d003      	beq.n	80019c0 <HAL_GPIO_Init+0x38>
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b12      	cmp	r3, #18
 80019be:	d123      	bne.n	8001a08 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	08da      	lsrs	r2, r3, #3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3208      	adds	r2, #8
 80019c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	220f      	movs	r2, #15
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	43db      	mvns	r3, r3
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	4013      	ands	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	691a      	ldr	r2, [r3, #16]
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	08da      	lsrs	r2, r3, #3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3208      	adds	r2, #8
 8001a02:	6939      	ldr	r1, [r7, #16]
 8001a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	2203      	movs	r2, #3
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 0203 	and.w	r2, r3, #3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d00b      	beq.n	8001a5c <HAL_GPIO_Init+0xd4>
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d007      	beq.n	8001a5c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a50:	2b11      	cmp	r3, #17
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b12      	cmp	r3, #18
 8001a5a:	d130      	bne.n	8001abe <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	2203      	movs	r2, #3
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	4013      	ands	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	68da      	ldr	r2, [r3, #12]
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a92:	2201      	movs	r2, #1
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	091b      	lsrs	r3, r3, #4
 8001aa8:	f003 0201 	and.w	r2, r3, #1
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	2203      	movs	r2, #3
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	689a      	ldr	r2, [r3, #8]
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f000 809a 	beq.w	8001c30 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afc:	4b55      	ldr	r3, [pc, #340]	; (8001c54 <HAL_GPIO_Init+0x2cc>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	4a54      	ldr	r2, [pc, #336]	; (8001c54 <HAL_GPIO_Init+0x2cc>)
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	6193      	str	r3, [r2, #24]
 8001b08:	4b52      	ldr	r3, [pc, #328]	; (8001c54 <HAL_GPIO_Init+0x2cc>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	f003 0301 	and.w	r3, r3, #1
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b14:	4a50      	ldr	r2, [pc, #320]	; (8001c58 <HAL_GPIO_Init+0x2d0>)
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	089b      	lsrs	r3, r3, #2
 8001b1a:	3302      	adds	r3, #2
 8001b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	f003 0303 	and.w	r3, r3, #3
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	220f      	movs	r2, #15
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b3e:	d013      	beq.n	8001b68 <HAL_GPIO_Init+0x1e0>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a46      	ldr	r2, [pc, #280]	; (8001c5c <HAL_GPIO_Init+0x2d4>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d00d      	beq.n	8001b64 <HAL_GPIO_Init+0x1dc>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a45      	ldr	r2, [pc, #276]	; (8001c60 <HAL_GPIO_Init+0x2d8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d007      	beq.n	8001b60 <HAL_GPIO_Init+0x1d8>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a44      	ldr	r2, [pc, #272]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d101      	bne.n	8001b5c <HAL_GPIO_Init+0x1d4>
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e006      	b.n	8001b6a <HAL_GPIO_Init+0x1e2>
 8001b5c:	2305      	movs	r3, #5
 8001b5e:	e004      	b.n	8001b6a <HAL_GPIO_Init+0x1e2>
 8001b60:	2302      	movs	r3, #2
 8001b62:	e002      	b.n	8001b6a <HAL_GPIO_Init+0x1e2>
 8001b64:	2301      	movs	r3, #1
 8001b66:	e000      	b.n	8001b6a <HAL_GPIO_Init+0x1e2>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	f002 0203 	and.w	r2, r2, #3
 8001b70:	0092      	lsls	r2, r2, #2
 8001b72:	4093      	lsls	r3, r2
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b7a:	4937      	ldr	r1, [pc, #220]	; (8001c58 <HAL_GPIO_Init+0x2d0>)
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	089b      	lsrs	r3, r3, #2
 8001b80:	3302      	adds	r3, #2
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b88:	4b37      	ldr	r3, [pc, #220]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	43db      	mvns	r3, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4013      	ands	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001bac:	4a2e      	ldr	r2, [pc, #184]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001bb2:	4b2d      	ldr	r3, [pc, #180]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001bd6:	4a24      	ldr	r2, [pc, #144]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bdc:	4b22      	ldr	r3, [pc, #136]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	43db      	mvns	r3, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4013      	ands	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d003      	beq.n	8001c00 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c00:	4a19      	ldr	r2, [pc, #100]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c06:	4b18      	ldr	r3, [pc, #96]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	4013      	ands	r3, r2
 8001c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c2a:	4a0f      	ldr	r2, [pc, #60]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	3301      	adds	r3, #1
 8001c34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f47f aea9 	bne.w	8001998 <HAL_GPIO_Init+0x10>
  }
}
 8001c46:	bf00      	nop
 8001c48:	371c      	adds	r7, #28
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40010000 	.word	0x40010000
 8001c5c:	48000400 	.word	0x48000400
 8001c60:	48000800 	.word	0x48000800
 8001c64:	48000c00 	.word	0x48000c00
 8001c68:	40010400 	.word	0x40010400

08001c6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	460b      	mov	r3, r1
 8001c76:	807b      	strh	r3, [r7, #2]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c7c:	787b      	ldrb	r3, [r7, #1]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c82:	887a      	ldrh	r2, [r7, #2]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c88:	e002      	b.n	8001c90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c8a:	887a      	ldrh	r2, [r7, #2]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	695a      	ldr	r2, [r3, #20]
 8001cac:	887b      	ldrh	r3, [r7, #2]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d004      	beq.n	8001cbe <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001cb4:	887b      	ldrh	r3, [r7, #2]
 8001cb6:	041a      	lsls	r2, r3, #16
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001cbc:	e002      	b.n	8001cc4 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cbe:	887a      	ldrh	r2, [r7, #2]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	619a      	str	r2, [r3, #24]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e081      	b.n	8001de6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d106      	bne.n	8001cfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff f85c 	bl	8000db4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2224      	movs	r2, #36	; 0x24
 8001d00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f022 0201 	bic.w	r2, r2, #1
 8001d12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685a      	ldr	r2, [r3, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d107      	bne.n	8001d4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689a      	ldr	r2, [r3, #8]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	e006      	b.n	8001d58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001d56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d104      	bne.n	8001d6a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	6812      	ldr	r2, [r2, #0]
 8001d74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d7c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d8c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	691a      	ldr	r2, [r3, #16]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	695b      	ldr	r3, [r3, #20]
 8001d96:	ea42 0103 	orr.w	r1, r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	021a      	lsls	r2, r3, #8
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	430a      	orrs	r2, r1
 8001da6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69d9      	ldr	r1, [r3, #28]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a1a      	ldr	r2, [r3, #32]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	430a      	orrs	r2, r1
 8001db6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f042 0201 	orr.w	r2, r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2220      	movs	r2, #32
 8001dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b088      	sub	sp, #32
 8001df4:	af02      	add	r7, sp, #8
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	4608      	mov	r0, r1
 8001dfa:	4611      	mov	r1, r2
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4603      	mov	r3, r0
 8001e00:	817b      	strh	r3, [r7, #10]
 8001e02:	460b      	mov	r3, r1
 8001e04:	813b      	strh	r3, [r7, #8]
 8001e06:	4613      	mov	r3, r2
 8001e08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b20      	cmp	r3, #32
 8001e14:	f040 80fd 	bne.w	8002012 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e18:	6a3b      	ldr	r3, [r7, #32]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d002      	beq.n	8001e24 <HAL_I2C_Mem_Read+0x34>
 8001e1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d105      	bne.n	8001e30 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e2a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0f1      	b.n	8002014 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d101      	bne.n	8001e3e <HAL_I2C_Mem_Read+0x4e>
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	e0ea      	b.n	8002014 <HAL_I2C_Mem_Read+0x224>
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e46:	f7ff fc8b 	bl	8001760 <HAL_GetTick>
 8001e4a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	9300      	str	r3, [sp, #0]
 8001e50:	2319      	movs	r3, #25
 8001e52:	2201      	movs	r2, #1
 8001e54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e58:	68f8      	ldr	r0, [r7, #12]
 8001e5a:	f000 f95b 	bl	8002114 <I2C_WaitOnFlagUntilTimeout>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e0d5      	b.n	8002014 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2222      	movs	r2, #34	; 0x22
 8001e6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2240      	movs	r2, #64	; 0x40
 8001e74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6a3a      	ldr	r2, [r7, #32]
 8001e82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e90:	88f8      	ldrh	r0, [r7, #6]
 8001e92:	893a      	ldrh	r2, [r7, #8]
 8001e94:	8979      	ldrh	r1, [r7, #10]
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	68f8      	ldr	r0, [r7, #12]
 8001ea2:	f000 f8bf 	bl	8002024 <I2C_RequestMemoryRead>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d005      	beq.n	8001eb8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e0ad      	b.n	8002014 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	2bff      	cmp	r3, #255	; 0xff
 8001ec0:	d90e      	bls.n	8001ee0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	22ff      	movs	r2, #255	; 0xff
 8001ec6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ecc:	b2da      	uxtb	r2, r3
 8001ece:	8979      	ldrh	r1, [r7, #10]
 8001ed0:	4b52      	ldr	r3, [pc, #328]	; (800201c <HAL_I2C_Mem_Read+0x22c>)
 8001ed2:	9300      	str	r3, [sp, #0]
 8001ed4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ed8:	68f8      	ldr	r0, [r7, #12]
 8001eda:	f000 fa3d 	bl	8002358 <I2C_TransferConfig>
 8001ede:	e00f      	b.n	8001f00 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	8979      	ldrh	r1, [r7, #10]
 8001ef2:	4b4a      	ldr	r3, [pc, #296]	; (800201c <HAL_I2C_Mem_Read+0x22c>)
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	f000 fa2c 	bl	8002358 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f06:	2200      	movs	r2, #0
 8001f08:	2104      	movs	r1, #4
 8001f0a:	68f8      	ldr	r0, [r7, #12]
 8001f0c:	f000 f902 	bl	8002114 <I2C_WaitOnFlagUntilTimeout>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e07c      	b.n	8002014 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f24:	b2d2      	uxtb	r2, r2
 8001f26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2c:	1c5a      	adds	r2, r3, #1
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f36:	3b01      	subs	r3, #1
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	3b01      	subs	r3, #1
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d034      	beq.n	8001fc0 <HAL_I2C_Mem_Read+0x1d0>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d130      	bne.n	8001fc0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f64:	2200      	movs	r2, #0
 8001f66:	2180      	movs	r1, #128	; 0x80
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	f000 f8d3 	bl	8002114 <I2C_WaitOnFlagUntilTimeout>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e04d      	b.n	8002014 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	2bff      	cmp	r3, #255	; 0xff
 8001f80:	d90e      	bls.n	8001fa0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	22ff      	movs	r2, #255	; 0xff
 8001f86:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f8c:	b2da      	uxtb	r2, r3
 8001f8e:	8979      	ldrh	r1, [r7, #10]
 8001f90:	2300      	movs	r3, #0
 8001f92:	9300      	str	r3, [sp, #0]
 8001f94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f98:	68f8      	ldr	r0, [r7, #12]
 8001f9a:	f000 f9dd 	bl	8002358 <I2C_TransferConfig>
 8001f9e:	e00f      	b.n	8001fc0 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fae:	b2da      	uxtb	r2, r3
 8001fb0:	8979      	ldrh	r1, [r7, #10]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f000 f9cc 	bl	8002358 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d19a      	bne.n	8001f00 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 f920 	bl	8002214 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e01a      	b.n	8002014 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2220      	movs	r2, #32
 8001fe4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6859      	ldr	r1, [r3, #4]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b0b      	ldr	r3, [pc, #44]	; (8002020 <HAL_I2C_Mem_Read+0x230>)
 8001ff2:	400b      	ands	r3, r1
 8001ff4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2200      	movs	r2, #0
 8002002:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	e000      	b.n	8002014 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002012:	2302      	movs	r3, #2
  }
}
 8002014:	4618      	mov	r0, r3
 8002016:	3718      	adds	r7, #24
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	80002400 	.word	0x80002400
 8002020:	fe00e800 	.word	0xfe00e800

08002024 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af02      	add	r7, sp, #8
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	4608      	mov	r0, r1
 800202e:	4611      	mov	r1, r2
 8002030:	461a      	mov	r2, r3
 8002032:	4603      	mov	r3, r0
 8002034:	817b      	strh	r3, [r7, #10]
 8002036:	460b      	mov	r3, r1
 8002038:	813b      	strh	r3, [r7, #8]
 800203a:	4613      	mov	r3, r2
 800203c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800203e:	88fb      	ldrh	r3, [r7, #6]
 8002040:	b2da      	uxtb	r2, r3
 8002042:	8979      	ldrh	r1, [r7, #10]
 8002044:	4b20      	ldr	r3, [pc, #128]	; (80020c8 <I2C_RequestMemoryRead+0xa4>)
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2300      	movs	r3, #0
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 f984 	bl	8002358 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002050:	69fa      	ldr	r2, [r7, #28]
 8002052:	69b9      	ldr	r1, [r7, #24]
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f000 f89d 	bl	8002194 <I2C_WaitOnTXISFlagUntilTimeout>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e02c      	b.n	80020be <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002064:	88fb      	ldrh	r3, [r7, #6]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d105      	bne.n	8002076 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800206a:	893b      	ldrh	r3, [r7, #8]
 800206c:	b2da      	uxtb	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	629a      	str	r2, [r3, #40]	; 0x28
 8002074:	e015      	b.n	80020a2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002076:	893b      	ldrh	r3, [r7, #8]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	b29b      	uxth	r3, r3
 800207c:	b2da      	uxtb	r2, r3
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002084:	69fa      	ldr	r2, [r7, #28]
 8002086:	69b9      	ldr	r1, [r7, #24]
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	f000 f883 	bl	8002194 <I2C_WaitOnTXISFlagUntilTimeout>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e012      	b.n	80020be <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002098:	893b      	ldrh	r3, [r7, #8]
 800209a:	b2da      	uxtb	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	2200      	movs	r2, #0
 80020aa:	2140      	movs	r1, #64	; 0x40
 80020ac:	68f8      	ldr	r0, [r7, #12]
 80020ae:	f000 f831 	bl	8002114 <I2C_WaitOnFlagUntilTimeout>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e000      	b.n	80020be <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	80002000 	.word	0x80002000

080020cc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d103      	bne.n	80020ea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2200      	movs	r2, #0
 80020e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	f003 0301 	and.w	r3, r3, #1
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d007      	beq.n	8002108 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	699a      	ldr	r2, [r3, #24]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f042 0201 	orr.w	r2, r2, #1
 8002106:	619a      	str	r2, [r3, #24]
  }
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	603b      	str	r3, [r7, #0]
 8002120:	4613      	mov	r3, r2
 8002122:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002124:	e022      	b.n	800216c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800212c:	d01e      	beq.n	800216c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800212e:	f7ff fb17 	bl	8001760 <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	429a      	cmp	r2, r3
 800213c:	d302      	bcc.n	8002144 <I2C_WaitOnFlagUntilTimeout+0x30>
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d113      	bne.n	800216c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002148:	f043 0220 	orr.w	r2, r3, #32
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2220      	movs	r2, #32
 8002154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e00f      	b.n	800218c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	699a      	ldr	r2, [r3, #24]
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	4013      	ands	r3, r2
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	429a      	cmp	r2, r3
 800217a:	bf0c      	ite	eq
 800217c:	2301      	moveq	r3, #1
 800217e:	2300      	movne	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	461a      	mov	r2, r3
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	429a      	cmp	r2, r3
 8002188:	d0cd      	beq.n	8002126 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021a0:	e02c      	b.n	80021fc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	68b9      	ldr	r1, [r7, #8]
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	f000 f870 	bl	800228c <I2C_IsAcknowledgeFailed>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e02a      	b.n	800220c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021bc:	d01e      	beq.n	80021fc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021be:	f7ff facf 	bl	8001760 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	68ba      	ldr	r2, [r7, #8]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d302      	bcc.n	80021d4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d113      	bne.n	80021fc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d8:	f043 0220 	orr.w	r2, r3, #32
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2220      	movs	r2, #32
 80021e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e007      	b.n	800220c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b02      	cmp	r3, #2
 8002208:	d1cb      	bne.n	80021a2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002220:	e028      	b.n	8002274 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	68b9      	ldr	r1, [r7, #8]
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f000 f830 	bl	800228c <I2C_IsAcknowledgeFailed>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e026      	b.n	8002284 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002236:	f7ff fa93 	bl	8001760 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	68ba      	ldr	r2, [r7, #8]
 8002242:	429a      	cmp	r2, r3
 8002244:	d302      	bcc.n	800224c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d113      	bne.n	8002274 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002250:	f043 0220 	orr.w	r2, r3, #32
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2220      	movs	r2, #32
 800225c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e007      	b.n	8002284 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	f003 0320 	and.w	r3, r3, #32
 800227e:	2b20      	cmp	r3, #32
 8002280:	d1cf      	bne.n	8002222 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002282:	2300      	movs	r3, #0
}
 8002284:	4618      	mov	r0, r3
 8002286:	3710      	adds	r7, #16
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	f003 0310 	and.w	r3, r3, #16
 80022a2:	2b10      	cmp	r3, #16
 80022a4:	d151      	bne.n	800234a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022a6:	e022      	b.n	80022ee <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022ae:	d01e      	beq.n	80022ee <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022b0:	f7ff fa56 	bl	8001760 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d302      	bcc.n	80022c6 <I2C_IsAcknowledgeFailed+0x3a>
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d113      	bne.n	80022ee <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ca:	f043 0220 	orr.w	r2, r3, #32
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2220      	movs	r2, #32
 80022d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e02e      	b.n	800234c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	f003 0320 	and.w	r3, r3, #32
 80022f8:	2b20      	cmp	r3, #32
 80022fa:	d1d5      	bne.n	80022a8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2210      	movs	r2, #16
 8002302:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2220      	movs	r2, #32
 800230a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f7ff fedd 	bl	80020cc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	6859      	ldr	r1, [r3, #4]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b0d      	ldr	r3, [pc, #52]	; (8002354 <I2C_IsAcknowledgeFailed+0xc8>)
 800231e:	400b      	ands	r3, r1
 8002320:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002326:	f043 0204 	orr.w	r2, r3, #4
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2220      	movs	r2, #32
 8002332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e000      	b.n	800234c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	fe00e800 	.word	0xfe00e800

08002358 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	607b      	str	r3, [r7, #4]
 8002362:	460b      	mov	r3, r1
 8002364:	817b      	strh	r3, [r7, #10]
 8002366:	4613      	mov	r3, r2
 8002368:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	685a      	ldr	r2, [r3, #4]
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	0d5b      	lsrs	r3, r3, #21
 8002374:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002378:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <I2C_TransferConfig+0x58>)
 800237a:	430b      	orrs	r3, r1
 800237c:	43db      	mvns	r3, r3
 800237e:	ea02 0103 	and.w	r1, r2, r3
 8002382:	897b      	ldrh	r3, [r7, #10]
 8002384:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002388:	7a7b      	ldrb	r3, [r7, #9]
 800238a:	041b      	lsls	r3, r3, #16
 800238c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002390:	431a      	orrs	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	431a      	orrs	r2, r3
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	431a      	orrs	r2, r3
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	430a      	orrs	r2, r1
 80023a0:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80023a2:	bf00      	nop
 80023a4:	3714      	adds	r7, #20
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	03ff63ff 	.word	0x03ff63ff

080023b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2b20      	cmp	r3, #32
 80023c8:	d138      	bne.n	800243c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d101      	bne.n	80023d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80023d4:	2302      	movs	r3, #2
 80023d6:	e032      	b.n	800243e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2224      	movs	r2, #36	; 0x24
 80023e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 0201 	bic.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002406:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6819      	ldr	r1, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	430a      	orrs	r2, r1
 8002416:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0201 	orr.w	r2, r2, #1
 8002426:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	e000      	b.n	800243e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800243c:	2302      	movs	r3, #2
  }
}
 800243e:	4618      	mov	r0, r3
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr

0800244a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800244a:	b480      	push	{r7}
 800244c:	b085      	sub	sp, #20
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
 8002452:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b20      	cmp	r3, #32
 800245e:	d139      	bne.n	80024d4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002466:	2b01      	cmp	r3, #1
 8002468:	d101      	bne.n	800246e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800246a:	2302      	movs	r3, #2
 800246c:	e033      	b.n	80024d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2224      	movs	r2, #36	; 0x24
 800247a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 0201 	bic.w	r2, r2, #1
 800248c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800249c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	021b      	lsls	r3, r3, #8
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 0201 	orr.w	r2, r2, #1
 80024be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2220      	movs	r2, #32
 80024c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80024d0:	2300      	movs	r3, #0
 80024d2:	e000      	b.n	80024d6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80024d4:	2302      	movs	r3, #2
  }
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3714      	adds	r7, #20
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
	...

080024e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	1d3b      	adds	r3, r7, #4
 80024ee:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d102      	bne.n	80024fe <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	f000 bef4 	b.w	80032e6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024fe:	1d3b      	adds	r3, r7, #4
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	2b00      	cmp	r3, #0
 800250a:	f000 816a 	beq.w	80027e2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800250e:	4bb3      	ldr	r3, [pc, #716]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	2b04      	cmp	r3, #4
 8002518:	d00c      	beq.n	8002534 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800251a:	4bb0      	ldr	r3, [pc, #704]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f003 030c 	and.w	r3, r3, #12
 8002522:	2b08      	cmp	r3, #8
 8002524:	d159      	bne.n	80025da <HAL_RCC_OscConfig+0xf6>
 8002526:	4bad      	ldr	r3, [pc, #692]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800252e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002532:	d152      	bne.n	80025da <HAL_RCC_OscConfig+0xf6>
 8002534:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002538:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002540:	fa93 f3a3 	rbit	r3, r3
 8002544:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002548:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800254c:	fab3 f383 	clz	r3, r3
 8002550:	b2db      	uxtb	r3, r3
 8002552:	095b      	lsrs	r3, r3, #5
 8002554:	b2db      	uxtb	r3, r3
 8002556:	f043 0301 	orr.w	r3, r3, #1
 800255a:	b2db      	uxtb	r3, r3
 800255c:	2b01      	cmp	r3, #1
 800255e:	d102      	bne.n	8002566 <HAL_RCC_OscConfig+0x82>
 8002560:	4b9e      	ldr	r3, [pc, #632]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	e015      	b.n	8002592 <HAL_RCC_OscConfig+0xae>
 8002566:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800256a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002572:	fa93 f3a3 	rbit	r3, r3
 8002576:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800257a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800257e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002582:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002586:	fa93 f3a3 	rbit	r3, r3
 800258a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800258e:	4b93      	ldr	r3, [pc, #588]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002592:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002596:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800259a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800259e:	fa92 f2a2 	rbit	r2, r2
 80025a2:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80025a6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80025aa:	fab2 f282 	clz	r2, r2
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	f042 0220 	orr.w	r2, r2, #32
 80025b4:	b2d2      	uxtb	r2, r2
 80025b6:	f002 021f 	and.w	r2, r2, #31
 80025ba:	2101      	movs	r1, #1
 80025bc:	fa01 f202 	lsl.w	r2, r1, r2
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 810c 	beq.w	80027e0 <HAL_RCC_OscConfig+0x2fc>
 80025c8:	1d3b      	adds	r3, r7, #4
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f040 8106 	bne.w	80027e0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	f000 be86 	b.w	80032e6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025da:	1d3b      	adds	r3, r7, #4
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025e4:	d106      	bne.n	80025f4 <HAL_RCC_OscConfig+0x110>
 80025e6:	4b7d      	ldr	r3, [pc, #500]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a7c      	ldr	r2, [pc, #496]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 80025ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f0:	6013      	str	r3, [r2, #0]
 80025f2:	e030      	b.n	8002656 <HAL_RCC_OscConfig+0x172>
 80025f4:	1d3b      	adds	r3, r7, #4
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d10c      	bne.n	8002618 <HAL_RCC_OscConfig+0x134>
 80025fe:	4b77      	ldr	r3, [pc, #476]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a76      	ldr	r2, [pc, #472]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002604:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	4b74      	ldr	r3, [pc, #464]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a73      	ldr	r2, [pc, #460]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002610:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	e01e      	b.n	8002656 <HAL_RCC_OscConfig+0x172>
 8002618:	1d3b      	adds	r3, r7, #4
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002622:	d10c      	bne.n	800263e <HAL_RCC_OscConfig+0x15a>
 8002624:	4b6d      	ldr	r3, [pc, #436]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a6c      	ldr	r2, [pc, #432]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 800262a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800262e:	6013      	str	r3, [r2, #0]
 8002630:	4b6a      	ldr	r3, [pc, #424]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a69      	ldr	r2, [pc, #420]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002636:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800263a:	6013      	str	r3, [r2, #0]
 800263c:	e00b      	b.n	8002656 <HAL_RCC_OscConfig+0x172>
 800263e:	4b67      	ldr	r3, [pc, #412]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a66      	ldr	r2, [pc, #408]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002644:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	4b64      	ldr	r3, [pc, #400]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a63      	ldr	r2, [pc, #396]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002650:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002654:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002656:	4b61      	ldr	r3, [pc, #388]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800265a:	f023 020f 	bic.w	r2, r3, #15
 800265e:	1d3b      	adds	r3, r7, #4
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	495d      	ldr	r1, [pc, #372]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002666:	4313      	orrs	r3, r2
 8002668:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800266a:	1d3b      	adds	r3, r7, #4
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d059      	beq.n	8002728 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002674:	f7ff f874 	bl	8001760 <HAL_GetTick>
 8002678:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800267c:	e00a      	b.n	8002694 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800267e:	f7ff f86f 	bl	8001760 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b64      	cmp	r3, #100	; 0x64
 800268c:	d902      	bls.n	8002694 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	f000 be29 	b.w	80032e6 <HAL_RCC_OscConfig+0xe02>
 8002694:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002698:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80026a0:	fa93 f3a3 	rbit	r3, r3
 80026a4:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80026a8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ac:	fab3 f383 	clz	r3, r3
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	f043 0301 	orr.w	r3, r3, #1
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d102      	bne.n	80026c6 <HAL_RCC_OscConfig+0x1e2>
 80026c0:	4b46      	ldr	r3, [pc, #280]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	e015      	b.n	80026f2 <HAL_RCC_OscConfig+0x20e>
 80026c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026ca:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ce:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80026d2:	fa93 f3a3 	rbit	r3, r3
 80026d6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80026da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026de:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80026e2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80026e6:	fa93 f3a3 	rbit	r3, r3
 80026ea:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80026ee:	4b3b      	ldr	r3, [pc, #236]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 80026f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026f6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80026fa:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80026fe:	fa92 f2a2 	rbit	r2, r2
 8002702:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002706:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800270a:	fab2 f282 	clz	r2, r2
 800270e:	b2d2      	uxtb	r2, r2
 8002710:	f042 0220 	orr.w	r2, r2, #32
 8002714:	b2d2      	uxtb	r2, r2
 8002716:	f002 021f 	and.w	r2, r2, #31
 800271a:	2101      	movs	r1, #1
 800271c:	fa01 f202 	lsl.w	r2, r1, r2
 8002720:	4013      	ands	r3, r2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d0ab      	beq.n	800267e <HAL_RCC_OscConfig+0x19a>
 8002726:	e05c      	b.n	80027e2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002728:	f7ff f81a 	bl	8001760 <HAL_GetTick>
 800272c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002730:	e00a      	b.n	8002748 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002732:	f7ff f815 	bl	8001760 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b64      	cmp	r3, #100	; 0x64
 8002740:	d902      	bls.n	8002748 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	f000 bdcf 	b.w	80032e6 <HAL_RCC_OscConfig+0xe02>
 8002748:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800274c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002750:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002754:	fa93 f3a3 	rbit	r3, r3
 8002758:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800275c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002760:	fab3 f383 	clz	r3, r3
 8002764:	b2db      	uxtb	r3, r3
 8002766:	095b      	lsrs	r3, r3, #5
 8002768:	b2db      	uxtb	r3, r3
 800276a:	f043 0301 	orr.w	r3, r3, #1
 800276e:	b2db      	uxtb	r3, r3
 8002770:	2b01      	cmp	r3, #1
 8002772:	d102      	bne.n	800277a <HAL_RCC_OscConfig+0x296>
 8002774:	4b19      	ldr	r3, [pc, #100]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	e015      	b.n	80027a6 <HAL_RCC_OscConfig+0x2c2>
 800277a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800277e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002782:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002786:	fa93 f3a3 	rbit	r3, r3
 800278a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800278e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002792:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002796:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800279a:	fa93 f3a3 	rbit	r3, r3
 800279e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80027a2:	4b0e      	ldr	r3, [pc, #56]	; (80027dc <HAL_RCC_OscConfig+0x2f8>)
 80027a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027aa:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80027ae:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80027b2:	fa92 f2a2 	rbit	r2, r2
 80027b6:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80027ba:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80027be:	fab2 f282 	clz	r2, r2
 80027c2:	b2d2      	uxtb	r2, r2
 80027c4:	f042 0220 	orr.w	r2, r2, #32
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	f002 021f 	and.w	r2, r2, #31
 80027ce:	2101      	movs	r1, #1
 80027d0:	fa01 f202 	lsl.w	r2, r1, r2
 80027d4:	4013      	ands	r3, r2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1ab      	bne.n	8002732 <HAL_RCC_OscConfig+0x24e>
 80027da:	e002      	b.n	80027e2 <HAL_RCC_OscConfig+0x2fe>
 80027dc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027e2:	1d3b      	adds	r3, r7, #4
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 816f 	beq.w	8002ad0 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027f2:	4bd0      	ldr	r3, [pc, #832]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f003 030c 	and.w	r3, r3, #12
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00b      	beq.n	8002816 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027fe:	4bcd      	ldr	r3, [pc, #820]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 030c 	and.w	r3, r3, #12
 8002806:	2b08      	cmp	r3, #8
 8002808:	d16c      	bne.n	80028e4 <HAL_RCC_OscConfig+0x400>
 800280a:	4bca      	ldr	r3, [pc, #808]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d166      	bne.n	80028e4 <HAL_RCC_OscConfig+0x400>
 8002816:	2302      	movs	r3, #2
 8002818:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002820:	fa93 f3a3 	rbit	r3, r3
 8002824:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002828:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800282c:	fab3 f383 	clz	r3, r3
 8002830:	b2db      	uxtb	r3, r3
 8002832:	095b      	lsrs	r3, r3, #5
 8002834:	b2db      	uxtb	r3, r3
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b01      	cmp	r3, #1
 800283e:	d102      	bne.n	8002846 <HAL_RCC_OscConfig+0x362>
 8002840:	4bbc      	ldr	r3, [pc, #752]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	e013      	b.n	800286e <HAL_RCC_OscConfig+0x38a>
 8002846:	2302      	movs	r3, #2
 8002848:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002850:	fa93 f3a3 	rbit	r3, r3
 8002854:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002858:	2302      	movs	r3, #2
 800285a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800285e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002862:	fa93 f3a3 	rbit	r3, r3
 8002866:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800286a:	4bb2      	ldr	r3, [pc, #712]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 800286c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286e:	2202      	movs	r2, #2
 8002870:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002874:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002878:	fa92 f2a2 	rbit	r2, r2
 800287c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002880:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002884:	fab2 f282 	clz	r2, r2
 8002888:	b2d2      	uxtb	r2, r2
 800288a:	f042 0220 	orr.w	r2, r2, #32
 800288e:	b2d2      	uxtb	r2, r2
 8002890:	f002 021f 	and.w	r2, r2, #31
 8002894:	2101      	movs	r1, #1
 8002896:	fa01 f202 	lsl.w	r2, r1, r2
 800289a:	4013      	ands	r3, r2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d007      	beq.n	80028b0 <HAL_RCC_OscConfig+0x3cc>
 80028a0:	1d3b      	adds	r3, r7, #4
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d002      	beq.n	80028b0 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	f000 bd1b 	b.w	80032e6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b0:	4ba0      	ldr	r3, [pc, #640]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028b8:	1d3b      	adds	r3, r7, #4
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	21f8      	movs	r1, #248	; 0xf8
 80028c0:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c4:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80028c8:	fa91 f1a1 	rbit	r1, r1
 80028cc:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80028d0:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80028d4:	fab1 f181 	clz	r1, r1
 80028d8:	b2c9      	uxtb	r1, r1
 80028da:	408b      	lsls	r3, r1
 80028dc:	4995      	ldr	r1, [pc, #596]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028e2:	e0f5      	b.n	8002ad0 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028e4:	1d3b      	adds	r3, r7, #4
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	f000 8085 	beq.w	80029fa <HAL_RCC_OscConfig+0x516>
 80028f0:	2301      	movs	r3, #1
 80028f2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80028fa:	fa93 f3a3 	rbit	r3, r3
 80028fe:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002902:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002906:	fab3 f383 	clz	r3, r3
 800290a:	b2db      	uxtb	r3, r3
 800290c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002910:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	461a      	mov	r2, r3
 8002918:	2301      	movs	r3, #1
 800291a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291c:	f7fe ff20 	bl	8001760 <HAL_GetTick>
 8002920:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002924:	e00a      	b.n	800293c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002926:	f7fe ff1b 	bl	8001760 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d902      	bls.n	800293c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	f000 bcd5 	b.w	80032e6 <HAL_RCC_OscConfig+0xe02>
 800293c:	2302      	movs	r3, #2
 800293e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002946:	fa93 f3a3 	rbit	r3, r3
 800294a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800294e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002952:	fab3 f383 	clz	r3, r3
 8002956:	b2db      	uxtb	r3, r3
 8002958:	095b      	lsrs	r3, r3, #5
 800295a:	b2db      	uxtb	r3, r3
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	b2db      	uxtb	r3, r3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d102      	bne.n	800296c <HAL_RCC_OscConfig+0x488>
 8002966:	4b73      	ldr	r3, [pc, #460]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	e013      	b.n	8002994 <HAL_RCC_OscConfig+0x4b0>
 800296c:	2302      	movs	r3, #2
 800296e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002972:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002976:	fa93 f3a3 	rbit	r3, r3
 800297a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800297e:	2302      	movs	r3, #2
 8002980:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002984:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002988:	fa93 f3a3 	rbit	r3, r3
 800298c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002990:	4b68      	ldr	r3, [pc, #416]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 8002992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002994:	2202      	movs	r2, #2
 8002996:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800299a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800299e:	fa92 f2a2 	rbit	r2, r2
 80029a2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80029a6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80029aa:	fab2 f282 	clz	r2, r2
 80029ae:	b2d2      	uxtb	r2, r2
 80029b0:	f042 0220 	orr.w	r2, r2, #32
 80029b4:	b2d2      	uxtb	r2, r2
 80029b6:	f002 021f 	and.w	r2, r2, #31
 80029ba:	2101      	movs	r1, #1
 80029bc:	fa01 f202 	lsl.w	r2, r1, r2
 80029c0:	4013      	ands	r3, r2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d0af      	beq.n	8002926 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c6:	4b5b      	ldr	r3, [pc, #364]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ce:	1d3b      	adds	r3, r7, #4
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	21f8      	movs	r1, #248	; 0xf8
 80029d6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029da:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80029de:	fa91 f1a1 	rbit	r1, r1
 80029e2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80029e6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80029ea:	fab1 f181 	clz	r1, r1
 80029ee:	b2c9      	uxtb	r1, r1
 80029f0:	408b      	lsls	r3, r1
 80029f2:	4950      	ldr	r1, [pc, #320]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	600b      	str	r3, [r1, #0]
 80029f8:	e06a      	b.n	8002ad0 <HAL_RCC_OscConfig+0x5ec>
 80029fa:	2301      	movs	r3, #1
 80029fc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a00:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002a04:	fa93 f3a3 	rbit	r3, r3
 8002a08:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002a0c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a10:	fab3 f383 	clz	r3, r3
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a1a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	461a      	mov	r2, r3
 8002a22:	2300      	movs	r3, #0
 8002a24:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a26:	f7fe fe9b 	bl	8001760 <HAL_GetTick>
 8002a2a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a2e:	e00a      	b.n	8002a46 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a30:	f7fe fe96 	bl	8001760 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d902      	bls.n	8002a46 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	f000 bc50 	b.w	80032e6 <HAL_RCC_OscConfig+0xe02>
 8002a46:	2302      	movs	r3, #2
 8002a48:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002a50:	fa93 f3a3 	rbit	r3, r3
 8002a54:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002a58:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a5c:	fab3 f383 	clz	r3, r3
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	095b      	lsrs	r3, r3, #5
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	f043 0301 	orr.w	r3, r3, #1
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d102      	bne.n	8002a76 <HAL_RCC_OscConfig+0x592>
 8002a70:	4b30      	ldr	r3, [pc, #192]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	e013      	b.n	8002a9e <HAL_RCC_OscConfig+0x5ba>
 8002a76:	2302      	movs	r3, #2
 8002a78:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002a80:	fa93 f3a3 	rbit	r3, r3
 8002a84:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002a88:	2302      	movs	r3, #2
 8002a8a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002a8e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002a92:	fa93 f3a3 	rbit	r3, r3
 8002a96:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002a9a:	4b26      	ldr	r3, [pc, #152]	; (8002b34 <HAL_RCC_OscConfig+0x650>)
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002aa4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002aa8:	fa92 f2a2 	rbit	r2, r2
 8002aac:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002ab0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002ab4:	fab2 f282 	clz	r2, r2
 8002ab8:	b2d2      	uxtb	r2, r2
 8002aba:	f042 0220 	orr.w	r2, r2, #32
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	f002 021f 	and.w	r2, r2, #31
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8002aca:	4013      	ands	r3, r2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1af      	bne.n	8002a30 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ad0:	1d3b      	adds	r3, r7, #4
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0308 	and.w	r3, r3, #8
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f000 80da 	beq.w	8002c94 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ae0:	1d3b      	adds	r3, r7, #4
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d069      	beq.n	8002bbe <HAL_RCC_OscConfig+0x6da>
 8002aea:	2301      	movs	r3, #1
 8002aec:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002af4:	fa93 f3a3 	rbit	r3, r3
 8002af8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002afc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b00:	fab3 f383 	clz	r3, r3
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	461a      	mov	r2, r3
 8002b08:	4b0b      	ldr	r3, [pc, #44]	; (8002b38 <HAL_RCC_OscConfig+0x654>)
 8002b0a:	4413      	add	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	461a      	mov	r2, r3
 8002b10:	2301      	movs	r3, #1
 8002b12:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b14:	f7fe fe24 	bl	8001760 <HAL_GetTick>
 8002b18:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b1c:	e00e      	b.n	8002b3c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b1e:	f7fe fe1f 	bl	8001760 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d906      	bls.n	8002b3c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e3d9      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
 8002b32:	bf00      	nop
 8002b34:	40021000 	.word	0x40021000
 8002b38:	10908120 	.word	0x10908120
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b42:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b46:	fa93 f3a3 	rbit	r3, r3
 8002b4a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002b4e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002b52:	2202      	movs	r2, #2
 8002b54:	601a      	str	r2, [r3, #0]
 8002b56:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	fa93 f2a3 	rbit	r2, r3
 8002b60:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	fa93 f2a3 	rbit	r2, r3
 8002b78:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002b7c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b7e:	4ba5      	ldr	r3, [pc, #660]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002b80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b82:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002b86:	2102      	movs	r1, #2
 8002b88:	6019      	str	r1, [r3, #0]
 8002b8a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	fa93 f1a3 	rbit	r1, r3
 8002b94:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b98:	6019      	str	r1, [r3, #0]
  return result;
 8002b9a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	fab3 f383 	clz	r3, r3
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	f003 031f 	and.w	r3, r3, #31
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d0b0      	beq.n	8002b1e <HAL_RCC_OscConfig+0x63a>
 8002bbc:	e06a      	b.n	8002c94 <HAL_RCC_OscConfig+0x7b0>
 8002bbe:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	fa93 f2a3 	rbit	r2, r3
 8002bd0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002bd4:	601a      	str	r2, [r3, #0]
  return result;
 8002bd6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002bda:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bdc:	fab3 f383 	clz	r3, r3
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	461a      	mov	r2, r3
 8002be4:	4b8c      	ldr	r3, [pc, #560]	; (8002e18 <HAL_RCC_OscConfig+0x934>)
 8002be6:	4413      	add	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	461a      	mov	r2, r3
 8002bec:	2300      	movs	r3, #0
 8002bee:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bf0:	f7fe fdb6 	bl	8001760 <HAL_GetTick>
 8002bf4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf8:	e009      	b.n	8002c0e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bfa:	f7fe fdb1 	bl	8001760 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e36b      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
 8002c0e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002c12:	2202      	movs	r2, #2
 8002c14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	fa93 f2a3 	rbit	r2, r3
 8002c20:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	fa93 f2a3 	rbit	r2, r3
 8002c38:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002c3c:	601a      	str	r2, [r3, #0]
 8002c3e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002c42:	2202      	movs	r2, #2
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	fa93 f2a3 	rbit	r2, r3
 8002c50:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c54:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c56:	4b6f      	ldr	r3, [pc, #444]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002c58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c5a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002c5e:	2102      	movs	r1, #2
 8002c60:	6019      	str	r1, [r3, #0]
 8002c62:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	fa93 f1a3 	rbit	r1, r3
 8002c6c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002c70:	6019      	str	r1, [r3, #0]
  return result;
 8002c72:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	fab3 f383 	clz	r3, r3
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	f003 031f 	and.w	r3, r3, #31
 8002c88:	2101      	movs	r1, #1
 8002c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8e:	4013      	ands	r3, r2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1b2      	bne.n	8002bfa <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f000 8158 	beq.w	8002f54 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002caa:	4b5a      	ldr	r3, [pc, #360]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d112      	bne.n	8002cdc <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb6:	4b57      	ldr	r3, [pc, #348]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	4a56      	ldr	r2, [pc, #344]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cc0:	61d3      	str	r3, [r2, #28]
 8002cc2:	4b54      	ldr	r3, [pc, #336]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002cca:	f107 0308 	add.w	r3, r7, #8
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	f107 0308 	add.w	r3, r7, #8
 8002cd4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cdc:	4b4f      	ldr	r3, [pc, #316]	; (8002e1c <HAL_RCC_OscConfig+0x938>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d11a      	bne.n	8002d1e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ce8:	4b4c      	ldr	r3, [pc, #304]	; (8002e1c <HAL_RCC_OscConfig+0x938>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a4b      	ldr	r2, [pc, #300]	; (8002e1c <HAL_RCC_OscConfig+0x938>)
 8002cee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cf2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cf4:	f7fe fd34 	bl	8001760 <HAL_GetTick>
 8002cf8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cfc:	e009      	b.n	8002d12 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cfe:	f7fe fd2f 	bl	8001760 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b64      	cmp	r3, #100	; 0x64
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e2e9      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d12:	4b42      	ldr	r3, [pc, #264]	; (8002e1c <HAL_RCC_OscConfig+0x938>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d0ef      	beq.n	8002cfe <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d1e:	1d3b      	adds	r3, r7, #4
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d106      	bne.n	8002d36 <HAL_RCC_OscConfig+0x852>
 8002d28:	4b3a      	ldr	r3, [pc, #232]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	4a39      	ldr	r2, [pc, #228]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	6213      	str	r3, [r2, #32]
 8002d34:	e02f      	b.n	8002d96 <HAL_RCC_OscConfig+0x8b2>
 8002d36:	1d3b      	adds	r3, r7, #4
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10c      	bne.n	8002d5a <HAL_RCC_OscConfig+0x876>
 8002d40:	4b34      	ldr	r3, [pc, #208]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	4a33      	ldr	r2, [pc, #204]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d46:	f023 0301 	bic.w	r3, r3, #1
 8002d4a:	6213      	str	r3, [r2, #32]
 8002d4c:	4b31      	ldr	r3, [pc, #196]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d4e:	6a1b      	ldr	r3, [r3, #32]
 8002d50:	4a30      	ldr	r2, [pc, #192]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d52:	f023 0304 	bic.w	r3, r3, #4
 8002d56:	6213      	str	r3, [r2, #32]
 8002d58:	e01d      	b.n	8002d96 <HAL_RCC_OscConfig+0x8b2>
 8002d5a:	1d3b      	adds	r3, r7, #4
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	2b05      	cmp	r3, #5
 8002d62:	d10c      	bne.n	8002d7e <HAL_RCC_OscConfig+0x89a>
 8002d64:	4b2b      	ldr	r3, [pc, #172]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	4a2a      	ldr	r2, [pc, #168]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d6a:	f043 0304 	orr.w	r3, r3, #4
 8002d6e:	6213      	str	r3, [r2, #32]
 8002d70:	4b28      	ldr	r3, [pc, #160]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	4a27      	ldr	r2, [pc, #156]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d76:	f043 0301 	orr.w	r3, r3, #1
 8002d7a:	6213      	str	r3, [r2, #32]
 8002d7c:	e00b      	b.n	8002d96 <HAL_RCC_OscConfig+0x8b2>
 8002d7e:	4b25      	ldr	r3, [pc, #148]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d80:	6a1b      	ldr	r3, [r3, #32]
 8002d82:	4a24      	ldr	r2, [pc, #144]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d84:	f023 0301 	bic.w	r3, r3, #1
 8002d88:	6213      	str	r3, [r2, #32]
 8002d8a:	4b22      	ldr	r3, [pc, #136]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	4a21      	ldr	r2, [pc, #132]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002d90:	f023 0304 	bic.w	r3, r3, #4
 8002d94:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d96:	1d3b      	adds	r3, r7, #4
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d06b      	beq.n	8002e78 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da0:	f7fe fcde 	bl	8001760 <HAL_GetTick>
 8002da4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da8:	e00b      	b.n	8002dc2 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002daa:	f7fe fcd9 	bl	8001760 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e291      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
 8002dc2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dca:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	fa93 f2a3 	rbit	r2, r3
 8002dd4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002dde:	2202      	movs	r2, #2
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	fa93 f2a3 	rbit	r2, r3
 8002dec:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002df0:	601a      	str	r2, [r3, #0]
  return result;
 8002df2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002df6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df8:	fab3 f383 	clz	r3, r3
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	f043 0302 	orr.w	r3, r3, #2
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d109      	bne.n	8002e20 <HAL_RCC_OscConfig+0x93c>
 8002e0c:	4b01      	ldr	r3, [pc, #4]	; (8002e14 <HAL_RCC_OscConfig+0x930>)
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	e014      	b.n	8002e3c <HAL_RCC_OscConfig+0x958>
 8002e12:	bf00      	nop
 8002e14:	40021000 	.word	0x40021000
 8002e18:	10908120 	.word	0x10908120
 8002e1c:	40007000 	.word	0x40007000
 8002e20:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002e24:	2202      	movs	r2, #2
 8002e26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e28:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	fa93 f2a3 	rbit	r2, r3
 8002e32:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	4bbb      	ldr	r3, [pc, #748]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002e40:	2102      	movs	r1, #2
 8002e42:	6011      	str	r1, [r2, #0]
 8002e44:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002e48:	6812      	ldr	r2, [r2, #0]
 8002e4a:	fa92 f1a2 	rbit	r1, r2
 8002e4e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002e52:	6011      	str	r1, [r2, #0]
  return result;
 8002e54:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002e58:	6812      	ldr	r2, [r2, #0]
 8002e5a:	fab2 f282 	clz	r2, r2
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	f002 021f 	and.w	r2, r2, #31
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e70:	4013      	ands	r3, r2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d099      	beq.n	8002daa <HAL_RCC_OscConfig+0x8c6>
 8002e76:	e063      	b.n	8002f40 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e78:	f7fe fc72 	bl	8001760 <HAL_GetTick>
 8002e7c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e80:	e00b      	b.n	8002e9a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e82:	f7fe fc6d 	bl	8001760 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e225      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
 8002e9a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	fa93 f2a3 	rbit	r2, r3
 8002eac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002eb0:	601a      	str	r2, [r3, #0]
 8002eb2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	fa93 f2a3 	rbit	r2, r3
 8002ec4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002ec8:	601a      	str	r2, [r3, #0]
  return result;
 8002eca:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002ece:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ed0:	fab3 f383 	clz	r3, r3
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	095b      	lsrs	r3, r3, #5
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	f043 0302 	orr.w	r3, r3, #2
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d102      	bne.n	8002eea <HAL_RCC_OscConfig+0xa06>
 8002ee4:	4b90      	ldr	r3, [pc, #576]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	e00d      	b.n	8002f06 <HAL_RCC_OscConfig+0xa22>
 8002eea:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002eee:	2202      	movs	r2, #2
 8002ef0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	fa93 f2a3 	rbit	r2, r3
 8002efc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002f00:	601a      	str	r2, [r3, #0]
 8002f02:	4b89      	ldr	r3, [pc, #548]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 8002f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f06:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002f0a:	2102      	movs	r1, #2
 8002f0c:	6011      	str	r1, [r2, #0]
 8002f0e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002f12:	6812      	ldr	r2, [r2, #0]
 8002f14:	fa92 f1a2 	rbit	r1, r2
 8002f18:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002f1c:	6011      	str	r1, [r2, #0]
  return result;
 8002f1e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002f22:	6812      	ldr	r2, [r2, #0]
 8002f24:	fab2 f282 	clz	r2, r2
 8002f28:	b2d2      	uxtb	r2, r2
 8002f2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	f002 021f 	and.w	r2, r2, #31
 8002f34:	2101      	movs	r1, #1
 8002f36:	fa01 f202 	lsl.w	r2, r1, r2
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d1a0      	bne.n	8002e82 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f40:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d105      	bne.n	8002f54 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f48:	4b77      	ldr	r3, [pc, #476]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 8002f4a:	69db      	ldr	r3, [r3, #28]
 8002f4c:	4a76      	ldr	r2, [pc, #472]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 8002f4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f52:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f54:	1d3b      	adds	r3, r7, #4
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f000 81c2 	beq.w	80032e4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f60:	4b71      	ldr	r3, [pc, #452]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f003 030c 	and.w	r3, r3, #12
 8002f68:	2b08      	cmp	r3, #8
 8002f6a:	f000 819c 	beq.w	80032a6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f6e:	1d3b      	adds	r3, r7, #4
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	f040 8114 	bne.w	80031a2 <HAL_RCC_OscConfig+0xcbe>
 8002f7a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002f7e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f84:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	fa93 f2a3 	rbit	r2, r3
 8002f8e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002f92:	601a      	str	r2, [r3, #0]
  return result;
 8002f94:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002f98:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f9a:	fab3 f383 	clz	r3, r3
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002fa4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	461a      	mov	r2, r3
 8002fac:	2300      	movs	r3, #0
 8002fae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb0:	f7fe fbd6 	bl	8001760 <HAL_GetTick>
 8002fb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb8:	e009      	b.n	8002fce <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fba:	f7fe fbd1 	bl	8001760 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e18b      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
 8002fce:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002fd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	fa93 f2a3 	rbit	r2, r3
 8002fe2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002fe6:	601a      	str	r2, [r3, #0]
  return result;
 8002fe8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002fec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fee:	fab3 f383 	clz	r3, r3
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	095b      	lsrs	r3, r3, #5
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d102      	bne.n	8003008 <HAL_RCC_OscConfig+0xb24>
 8003002:	4b49      	ldr	r3, [pc, #292]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	e01b      	b.n	8003040 <HAL_RCC_OscConfig+0xb5c>
 8003008:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800300c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003010:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003012:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	fa93 f2a3 	rbit	r2, r3
 800301c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003020:	601a      	str	r2, [r3, #0]
 8003022:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003026:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	fa93 f2a3 	rbit	r2, r3
 8003036:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	4b3a      	ldr	r3, [pc, #232]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 800303e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003040:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003044:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003048:	6011      	str	r1, [r2, #0]
 800304a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	fa92 f1a2 	rbit	r1, r2
 8003054:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003058:	6011      	str	r1, [r2, #0]
  return result;
 800305a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800305e:	6812      	ldr	r2, [r2, #0]
 8003060:	fab2 f282 	clz	r2, r2
 8003064:	b2d2      	uxtb	r2, r2
 8003066:	f042 0220 	orr.w	r2, r2, #32
 800306a:	b2d2      	uxtb	r2, r2
 800306c:	f002 021f 	and.w	r2, r2, #31
 8003070:	2101      	movs	r1, #1
 8003072:	fa01 f202 	lsl.w	r2, r1, r2
 8003076:	4013      	ands	r3, r2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d19e      	bne.n	8002fba <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800307c:	4b2a      	ldr	r3, [pc, #168]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003084:	1d3b      	adds	r3, r7, #4
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800308a:	1d3b      	adds	r3, r7, #4
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	430b      	orrs	r3, r1
 8003092:	4925      	ldr	r1, [pc, #148]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 8003094:	4313      	orrs	r3, r2
 8003096:	604b      	str	r3, [r1, #4]
 8003098:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800309c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80030a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	fa93 f2a3 	rbit	r2, r3
 80030ac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80030b0:	601a      	str	r2, [r3, #0]
  return result;
 80030b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80030b6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030b8:	fab3 f383 	clz	r3, r3
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030c2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	461a      	mov	r2, r3
 80030ca:	2301      	movs	r3, #1
 80030cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ce:	f7fe fb47 	bl	8001760 <HAL_GetTick>
 80030d2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030d6:	e009      	b.n	80030ec <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d8:	f7fe fb42 	bl	8001760 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d901      	bls.n	80030ec <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e0fc      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
 80030ec:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80030f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	fa93 f2a3 	rbit	r2, r3
 8003100:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003104:	601a      	str	r2, [r3, #0]
  return result;
 8003106:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800310a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800310c:	fab3 f383 	clz	r3, r3
 8003110:	b2db      	uxtb	r3, r3
 8003112:	095b      	lsrs	r3, r3, #5
 8003114:	b2db      	uxtb	r3, r3
 8003116:	f043 0301 	orr.w	r3, r3, #1
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b01      	cmp	r3, #1
 800311e:	d105      	bne.n	800312c <HAL_RCC_OscConfig+0xc48>
 8003120:	4b01      	ldr	r3, [pc, #4]	; (8003128 <HAL_RCC_OscConfig+0xc44>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	e01e      	b.n	8003164 <HAL_RCC_OscConfig+0xc80>
 8003126:	bf00      	nop
 8003128:	40021000 	.word	0x40021000
 800312c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003130:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003134:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003136:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	fa93 f2a3 	rbit	r2, r3
 8003140:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800314a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	fa93 f2a3 	rbit	r2, r3
 800315a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	4b63      	ldr	r3, [pc, #396]	; (80032f0 <HAL_RCC_OscConfig+0xe0c>)
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003168:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800316c:	6011      	str	r1, [r2, #0]
 800316e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003172:	6812      	ldr	r2, [r2, #0]
 8003174:	fa92 f1a2 	rbit	r1, r2
 8003178:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800317c:	6011      	str	r1, [r2, #0]
  return result;
 800317e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003182:	6812      	ldr	r2, [r2, #0]
 8003184:	fab2 f282 	clz	r2, r2
 8003188:	b2d2      	uxtb	r2, r2
 800318a:	f042 0220 	orr.w	r2, r2, #32
 800318e:	b2d2      	uxtb	r2, r2
 8003190:	f002 021f 	and.w	r2, r2, #31
 8003194:	2101      	movs	r1, #1
 8003196:	fa01 f202 	lsl.w	r2, r1, r2
 800319a:	4013      	ands	r3, r2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d09b      	beq.n	80030d8 <HAL_RCC_OscConfig+0xbf4>
 80031a0:	e0a0      	b.n	80032e4 <HAL_RCC_OscConfig+0xe00>
 80031a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80031a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	fa93 f2a3 	rbit	r2, r3
 80031b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031ba:	601a      	str	r2, [r3, #0]
  return result;
 80031bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031c0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c2:	fab3 f383 	clz	r3, r3
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80031cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	461a      	mov	r2, r3
 80031d4:	2300      	movs	r3, #0
 80031d6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d8:	f7fe fac2 	bl	8001760 <HAL_GetTick>
 80031dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031e0:	e009      	b.n	80031f6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031e2:	f7fe fabd 	bl	8001760 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e077      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
 80031f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003200:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	fa93 f2a3 	rbit	r2, r3
 800320a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800320e:	601a      	str	r2, [r3, #0]
  return result;
 8003210:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003214:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003216:	fab3 f383 	clz	r3, r3
 800321a:	b2db      	uxtb	r3, r3
 800321c:	095b      	lsrs	r3, r3, #5
 800321e:	b2db      	uxtb	r3, r3
 8003220:	f043 0301 	orr.w	r3, r3, #1
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b01      	cmp	r3, #1
 8003228:	d102      	bne.n	8003230 <HAL_RCC_OscConfig+0xd4c>
 800322a:	4b31      	ldr	r3, [pc, #196]	; (80032f0 <HAL_RCC_OscConfig+0xe0c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	e01b      	b.n	8003268 <HAL_RCC_OscConfig+0xd84>
 8003230:	f107 0320 	add.w	r3, r7, #32
 8003234:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003238:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323a:	f107 0320 	add.w	r3, r7, #32
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	fa93 f2a3 	rbit	r2, r3
 8003244:	f107 031c 	add.w	r3, r7, #28
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	f107 0318 	add.w	r3, r7, #24
 800324e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	f107 0318 	add.w	r3, r7, #24
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	fa93 f2a3 	rbit	r2, r3
 800325e:	f107 0314 	add.w	r3, r7, #20
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	4b22      	ldr	r3, [pc, #136]	; (80032f0 <HAL_RCC_OscConfig+0xe0c>)
 8003266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003268:	f107 0210 	add.w	r2, r7, #16
 800326c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003270:	6011      	str	r1, [r2, #0]
 8003272:	f107 0210 	add.w	r2, r7, #16
 8003276:	6812      	ldr	r2, [r2, #0]
 8003278:	fa92 f1a2 	rbit	r1, r2
 800327c:	f107 020c 	add.w	r2, r7, #12
 8003280:	6011      	str	r1, [r2, #0]
  return result;
 8003282:	f107 020c 	add.w	r2, r7, #12
 8003286:	6812      	ldr	r2, [r2, #0]
 8003288:	fab2 f282 	clz	r2, r2
 800328c:	b2d2      	uxtb	r2, r2
 800328e:	f042 0220 	orr.w	r2, r2, #32
 8003292:	b2d2      	uxtb	r2, r2
 8003294:	f002 021f 	and.w	r2, r2, #31
 8003298:	2101      	movs	r1, #1
 800329a:	fa01 f202 	lsl.w	r2, r1, r2
 800329e:	4013      	ands	r3, r2
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d19e      	bne.n	80031e2 <HAL_RCC_OscConfig+0xcfe>
 80032a4:	e01e      	b.n	80032e4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032a6:	1d3b      	adds	r3, r7, #4
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d101      	bne.n	80032b4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e018      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032b4:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <HAL_RCC_OscConfig+0xe0c>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80032bc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80032c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80032c4:	1d3b      	adds	r3, r7, #4
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d108      	bne.n	80032e0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80032ce:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80032d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032d6:	1d3b      	adds	r3, r7, #4
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80032dc:	429a      	cmp	r2, r3
 80032de:	d001      	beq.n	80032e4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e000      	b.n	80032e6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40021000 	.word	0x40021000

080032f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b09e      	sub	sp, #120	; 0x78
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032fe:	2300      	movs	r3, #0
 8003300:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e162      	b.n	80035d2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800330c:	4b90      	ldr	r3, [pc, #576]	; (8003550 <HAL_RCC_ClockConfig+0x25c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0307 	and.w	r3, r3, #7
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	429a      	cmp	r2, r3
 8003318:	d910      	bls.n	800333c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800331a:	4b8d      	ldr	r3, [pc, #564]	; (8003550 <HAL_RCC_ClockConfig+0x25c>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f023 0207 	bic.w	r2, r3, #7
 8003322:	498b      	ldr	r1, [pc, #556]	; (8003550 <HAL_RCC_ClockConfig+0x25c>)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	4313      	orrs	r3, r2
 8003328:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800332a:	4b89      	ldr	r3, [pc, #548]	; (8003550 <HAL_RCC_ClockConfig+0x25c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	429a      	cmp	r2, r3
 8003336:	d001      	beq.n	800333c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e14a      	b.n	80035d2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0302 	and.w	r3, r3, #2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d008      	beq.n	800335a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003348:	4b82      	ldr	r3, [pc, #520]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	497f      	ldr	r1, [pc, #508]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 8003356:	4313      	orrs	r3, r2
 8003358:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 80dc 	beq.w	8003520 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d13c      	bne.n	80033ea <HAL_RCC_ClockConfig+0xf6>
 8003370:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003374:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003376:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003378:	fa93 f3a3 	rbit	r3, r3
 800337c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800337e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003380:	fab3 f383 	clz	r3, r3
 8003384:	b2db      	uxtb	r3, r3
 8003386:	095b      	lsrs	r3, r3, #5
 8003388:	b2db      	uxtb	r3, r3
 800338a:	f043 0301 	orr.w	r3, r3, #1
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b01      	cmp	r3, #1
 8003392:	d102      	bne.n	800339a <HAL_RCC_ClockConfig+0xa6>
 8003394:	4b6f      	ldr	r3, [pc, #444]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	e00f      	b.n	80033ba <HAL_RCC_ClockConfig+0xc6>
 800339a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800339e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80033a2:	fa93 f3a3 	rbit	r3, r3
 80033a6:	667b      	str	r3, [r7, #100]	; 0x64
 80033a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033ac:	663b      	str	r3, [r7, #96]	; 0x60
 80033ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80033b0:	fa93 f3a3 	rbit	r3, r3
 80033b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80033b6:	4b67      	ldr	r3, [pc, #412]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 80033b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033be:	65ba      	str	r2, [r7, #88]	; 0x58
 80033c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80033c2:	fa92 f2a2 	rbit	r2, r2
 80033c6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80033c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80033ca:	fab2 f282 	clz	r2, r2
 80033ce:	b2d2      	uxtb	r2, r2
 80033d0:	f042 0220 	orr.w	r2, r2, #32
 80033d4:	b2d2      	uxtb	r2, r2
 80033d6:	f002 021f 	and.w	r2, r2, #31
 80033da:	2101      	movs	r1, #1
 80033dc:	fa01 f202 	lsl.w	r2, r1, r2
 80033e0:	4013      	ands	r3, r2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d17b      	bne.n	80034de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e0f3      	b.n	80035d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d13c      	bne.n	800346c <HAL_RCC_ClockConfig+0x178>
 80033f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033f6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033fa:	fa93 f3a3 	rbit	r3, r3
 80033fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003400:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003402:	fab3 f383 	clz	r3, r3
 8003406:	b2db      	uxtb	r3, r3
 8003408:	095b      	lsrs	r3, r3, #5
 800340a:	b2db      	uxtb	r3, r3
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b01      	cmp	r3, #1
 8003414:	d102      	bne.n	800341c <HAL_RCC_ClockConfig+0x128>
 8003416:	4b4f      	ldr	r3, [pc, #316]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	e00f      	b.n	800343c <HAL_RCC_ClockConfig+0x148>
 800341c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003420:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003422:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003424:	fa93 f3a3 	rbit	r3, r3
 8003428:	647b      	str	r3, [r7, #68]	; 0x44
 800342a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800342e:	643b      	str	r3, [r7, #64]	; 0x40
 8003430:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003432:	fa93 f3a3 	rbit	r3, r3
 8003436:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003438:	4b46      	ldr	r3, [pc, #280]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 800343a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003440:	63ba      	str	r2, [r7, #56]	; 0x38
 8003442:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003444:	fa92 f2a2 	rbit	r2, r2
 8003448:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800344a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800344c:	fab2 f282 	clz	r2, r2
 8003450:	b2d2      	uxtb	r2, r2
 8003452:	f042 0220 	orr.w	r2, r2, #32
 8003456:	b2d2      	uxtb	r2, r2
 8003458:	f002 021f 	and.w	r2, r2, #31
 800345c:	2101      	movs	r1, #1
 800345e:	fa01 f202 	lsl.w	r2, r1, r2
 8003462:	4013      	ands	r3, r2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d13a      	bne.n	80034de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e0b2      	b.n	80035d2 <HAL_RCC_ClockConfig+0x2de>
 800346c:	2302      	movs	r3, #2
 800346e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003472:	fa93 f3a3 	rbit	r3, r3
 8003476:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	095b      	lsrs	r3, r3, #5
 8003482:	b2db      	uxtb	r3, r3
 8003484:	f043 0301 	orr.w	r3, r3, #1
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b01      	cmp	r3, #1
 800348c:	d102      	bne.n	8003494 <HAL_RCC_ClockConfig+0x1a0>
 800348e:	4b31      	ldr	r3, [pc, #196]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	e00d      	b.n	80034b0 <HAL_RCC_ClockConfig+0x1bc>
 8003494:	2302      	movs	r3, #2
 8003496:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800349a:	fa93 f3a3 	rbit	r3, r3
 800349e:	627b      	str	r3, [r7, #36]	; 0x24
 80034a0:	2302      	movs	r3, #2
 80034a2:	623b      	str	r3, [r7, #32]
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	fa93 f3a3 	rbit	r3, r3
 80034aa:	61fb      	str	r3, [r7, #28]
 80034ac:	4b29      	ldr	r3, [pc, #164]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	2202      	movs	r2, #2
 80034b2:	61ba      	str	r2, [r7, #24]
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	fa92 f2a2 	rbit	r2, r2
 80034ba:	617a      	str	r2, [r7, #20]
  return result;
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	fab2 f282 	clz	r2, r2
 80034c2:	b2d2      	uxtb	r2, r2
 80034c4:	f042 0220 	orr.w	r2, r2, #32
 80034c8:	b2d2      	uxtb	r2, r2
 80034ca:	f002 021f 	and.w	r2, r2, #31
 80034ce:	2101      	movs	r1, #1
 80034d0:	fa01 f202 	lsl.w	r2, r1, r2
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e079      	b.n	80035d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034de:	4b1d      	ldr	r3, [pc, #116]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f023 0203 	bic.w	r2, r3, #3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	491a      	ldr	r1, [pc, #104]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034f0:	f7fe f936 	bl	8001760 <HAL_GetTick>
 80034f4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f6:	e00a      	b.n	800350e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f8:	f7fe f932 	bl	8001760 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	f241 3288 	movw	r2, #5000	; 0x1388
 8003506:	4293      	cmp	r3, r2
 8003508:	d901      	bls.n	800350e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e061      	b.n	80035d2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350e:	4b11      	ldr	r3, [pc, #68]	; (8003554 <HAL_RCC_ClockConfig+0x260>)
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 020c 	and.w	r2, r3, #12
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	429a      	cmp	r2, r3
 800351e:	d1eb      	bne.n	80034f8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003520:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <HAL_RCC_ClockConfig+0x25c>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0307 	and.w	r3, r3, #7
 8003528:	683a      	ldr	r2, [r7, #0]
 800352a:	429a      	cmp	r2, r3
 800352c:	d214      	bcs.n	8003558 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800352e:	4b08      	ldr	r3, [pc, #32]	; (8003550 <HAL_RCC_ClockConfig+0x25c>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f023 0207 	bic.w	r2, r3, #7
 8003536:	4906      	ldr	r1, [pc, #24]	; (8003550 <HAL_RCC_ClockConfig+0x25c>)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	4313      	orrs	r3, r2
 800353c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800353e:	4b04      	ldr	r3, [pc, #16]	; (8003550 <HAL_RCC_ClockConfig+0x25c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0307 	and.w	r3, r3, #7
 8003546:	683a      	ldr	r2, [r7, #0]
 8003548:	429a      	cmp	r2, r3
 800354a:	d005      	beq.n	8003558 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e040      	b.n	80035d2 <HAL_RCC_ClockConfig+0x2de>
 8003550:	40022000 	.word	0x40022000
 8003554:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0304 	and.w	r3, r3, #4
 8003560:	2b00      	cmp	r3, #0
 8003562:	d008      	beq.n	8003576 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003564:	4b1d      	ldr	r3, [pc, #116]	; (80035dc <HAL_RCC_ClockConfig+0x2e8>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	491a      	ldr	r1, [pc, #104]	; (80035dc <HAL_RCC_ClockConfig+0x2e8>)
 8003572:	4313      	orrs	r3, r2
 8003574:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0308 	and.w	r3, r3, #8
 800357e:	2b00      	cmp	r3, #0
 8003580:	d009      	beq.n	8003596 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003582:	4b16      	ldr	r3, [pc, #88]	; (80035dc <HAL_RCC_ClockConfig+0x2e8>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	4912      	ldr	r1, [pc, #72]	; (80035dc <HAL_RCC_ClockConfig+0x2e8>)
 8003592:	4313      	orrs	r3, r2
 8003594:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003596:	f000 f829 	bl	80035ec <HAL_RCC_GetSysClockFreq>
 800359a:	4601      	mov	r1, r0
 800359c:	4b0f      	ldr	r3, [pc, #60]	; (80035dc <HAL_RCC_ClockConfig+0x2e8>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035a4:	22f0      	movs	r2, #240	; 0xf0
 80035a6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	fa92 f2a2 	rbit	r2, r2
 80035ae:	60fa      	str	r2, [r7, #12]
  return result;
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	fab2 f282 	clz	r2, r2
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	40d3      	lsrs	r3, r2
 80035ba:	4a09      	ldr	r2, [pc, #36]	; (80035e0 <HAL_RCC_ClockConfig+0x2ec>)
 80035bc:	5cd3      	ldrb	r3, [r2, r3]
 80035be:	fa21 f303 	lsr.w	r3, r1, r3
 80035c2:	4a08      	ldr	r2, [pc, #32]	; (80035e4 <HAL_RCC_ClockConfig+0x2f0>)
 80035c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80035c6:	4b08      	ldr	r3, [pc, #32]	; (80035e8 <HAL_RCC_ClockConfig+0x2f4>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fe f884 	bl	80016d8 <HAL_InitTick>
  
  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3778      	adds	r7, #120	; 0x78
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40021000 	.word	0x40021000
 80035e0:	08008708 	.word	0x08008708
 80035e4:	20000000 	.word	0x20000000
 80035e8:	20000004 	.word	0x20000004

080035ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b08b      	sub	sp, #44	; 0x2c
 80035f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035f2:	2300      	movs	r3, #0
 80035f4:	61fb      	str	r3, [r7, #28]
 80035f6:	2300      	movs	r3, #0
 80035f8:	61bb      	str	r3, [r7, #24]
 80035fa:	2300      	movs	r3, #0
 80035fc:	627b      	str	r3, [r7, #36]	; 0x24
 80035fe:	2300      	movs	r3, #0
 8003600:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003602:	2300      	movs	r3, #0
 8003604:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003606:	4b29      	ldr	r3, [pc, #164]	; (80036ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	f003 030c 	and.w	r3, r3, #12
 8003612:	2b04      	cmp	r3, #4
 8003614:	d002      	beq.n	800361c <HAL_RCC_GetSysClockFreq+0x30>
 8003616:	2b08      	cmp	r3, #8
 8003618:	d003      	beq.n	8003622 <HAL_RCC_GetSysClockFreq+0x36>
 800361a:	e03c      	b.n	8003696 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800361c:	4b24      	ldr	r3, [pc, #144]	; (80036b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800361e:	623b      	str	r3, [r7, #32]
      break;
 8003620:	e03c      	b.n	800369c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003628:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800362c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	fa92 f2a2 	rbit	r2, r2
 8003634:	607a      	str	r2, [r7, #4]
  return result;
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	fab2 f282 	clz	r2, r2
 800363c:	b2d2      	uxtb	r2, r2
 800363e:	40d3      	lsrs	r3, r2
 8003640:	4a1c      	ldr	r2, [pc, #112]	; (80036b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003642:	5cd3      	ldrb	r3, [r2, r3]
 8003644:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003646:	4b19      	ldr	r3, [pc, #100]	; (80036ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8003648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800364a:	f003 030f 	and.w	r3, r3, #15
 800364e:	220f      	movs	r2, #15
 8003650:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	fa92 f2a2 	rbit	r2, r2
 8003658:	60fa      	str	r2, [r7, #12]
  return result;
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	fab2 f282 	clz	r2, r2
 8003660:	b2d2      	uxtb	r2, r2
 8003662:	40d3      	lsrs	r3, r2
 8003664:	4a14      	ldr	r2, [pc, #80]	; (80036b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003666:	5cd3      	ldrb	r3, [r2, r3]
 8003668:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d008      	beq.n	8003686 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003674:	4a0e      	ldr	r2, [pc, #56]	; (80036b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	fbb2 f2f3 	udiv	r2, r2, r3
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	fb02 f303 	mul.w	r3, r2, r3
 8003682:	627b      	str	r3, [r7, #36]	; 0x24
 8003684:	e004      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	4a0c      	ldr	r2, [pc, #48]	; (80036bc <HAL_RCC_GetSysClockFreq+0xd0>)
 800368a:	fb02 f303 	mul.w	r3, r2, r3
 800368e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003692:	623b      	str	r3, [r7, #32]
      break;
 8003694:	e002      	b.n	800369c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003696:	4b06      	ldr	r3, [pc, #24]	; (80036b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003698:	623b      	str	r3, [r7, #32]
      break;
 800369a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800369c:	6a3b      	ldr	r3, [r7, #32]
}
 800369e:	4618      	mov	r0, r3
 80036a0:	372c      	adds	r7, #44	; 0x2c
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	40021000 	.word	0x40021000
 80036b0:	007a1200 	.word	0x007a1200
 80036b4:	08008720 	.word	0x08008720
 80036b8:	08008730 	.word	0x08008730
 80036bc:	003d0900 	.word	0x003d0900

080036c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036c4:	4b03      	ldr	r3, [pc, #12]	; (80036d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036c6:	681b      	ldr	r3, [r3, #0]
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	20000000 	.word	0x20000000

080036d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80036de:	f7ff ffef 	bl	80036c0 <HAL_RCC_GetHCLKFreq>
 80036e2:	4601      	mov	r1, r0
 80036e4:	4b0b      	ldr	r3, [pc, #44]	; (8003714 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036ec:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80036f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	fa92 f2a2 	rbit	r2, r2
 80036f8:	603a      	str	r2, [r7, #0]
  return result;
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	fab2 f282 	clz	r2, r2
 8003700:	b2d2      	uxtb	r2, r2
 8003702:	40d3      	lsrs	r3, r2
 8003704:	4a04      	ldr	r2, [pc, #16]	; (8003718 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003706:	5cd3      	ldrb	r3, [r2, r3]
 8003708:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800370c:	4618      	mov	r0, r3
 800370e:	3708      	adds	r7, #8
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40021000 	.word	0x40021000
 8003718:	08008718 	.word	0x08008718

0800371c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003722:	f7ff ffcd 	bl	80036c0 <HAL_RCC_GetHCLKFreq>
 8003726:	4601      	mov	r1, r0
 8003728:	4b0b      	ldr	r3, [pc, #44]	; (8003758 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003730:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003734:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	fa92 f2a2 	rbit	r2, r2
 800373c:	603a      	str	r2, [r7, #0]
  return result;
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	fab2 f282 	clz	r2, r2
 8003744:	b2d2      	uxtb	r2, r2
 8003746:	40d3      	lsrs	r3, r2
 8003748:	4a04      	ldr	r2, [pc, #16]	; (800375c <HAL_RCC_GetPCLK2Freq+0x40>)
 800374a:	5cd3      	ldrb	r3, [r2, r3]
 800374c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003750:	4618      	mov	r0, r3
 8003752:	3708      	adds	r7, #8
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	40021000 	.word	0x40021000
 800375c:	08008718 	.word	0x08008718

08003760 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b092      	sub	sp, #72	; 0x48
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800376c:	2300      	movs	r3, #0
 800376e:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003778:	2b00      	cmp	r3, #0
 800377a:	f000 80d0 	beq.w	800391e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800377e:	2300      	movs	r3, #0
 8003780:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003784:	4b86      	ldr	r3, [pc, #536]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003786:	69db      	ldr	r3, [r3, #28]
 8003788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10e      	bne.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003790:	4b83      	ldr	r3, [pc, #524]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003792:	69db      	ldr	r3, [r3, #28]
 8003794:	4a82      	ldr	r2, [pc, #520]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800379a:	61d3      	str	r3, [r2, #28]
 800379c:	4b80      	ldr	r3, [pc, #512]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800379e:	69db      	ldr	r3, [r3, #28]
 80037a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037a4:	60bb      	str	r3, [r7, #8]
 80037a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037a8:	2301      	movs	r3, #1
 80037aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ae:	4b7d      	ldr	r3, [pc, #500]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d118      	bne.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037ba:	4b7a      	ldr	r3, [pc, #488]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a79      	ldr	r2, [pc, #484]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80037c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037c6:	f7fd ffcb 	bl	8001760 <HAL_GetTick>
 80037ca:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037cc:	e008      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ce:	f7fd ffc7 	bl	8001760 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b64      	cmp	r3, #100	; 0x64
 80037da:	d901      	bls.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e0db      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e0:	4b70      	ldr	r3, [pc, #448]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d0f0      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037ec:	4b6c      	ldr	r3, [pc, #432]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d07d      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003804:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003806:	429a      	cmp	r2, r3
 8003808:	d076      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800380a:	4b65      	ldr	r3, [pc, #404]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800380c:	6a1b      	ldr	r3, [r3, #32]
 800380e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003812:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003814:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003818:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800381c:	fa93 f3a3 	rbit	r3, r3
 8003820:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003824:	fab3 f383 	clz	r3, r3
 8003828:	b2db      	uxtb	r3, r3
 800382a:	461a      	mov	r2, r3
 800382c:	4b5e      	ldr	r3, [pc, #376]	; (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800382e:	4413      	add	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	461a      	mov	r2, r3
 8003834:	2301      	movs	r3, #1
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800383c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003840:	fa93 f3a3 	rbit	r3, r3
 8003844:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003848:	fab3 f383 	clz	r3, r3
 800384c:	b2db      	uxtb	r3, r3
 800384e:	461a      	mov	r2, r3
 8003850:	4b55      	ldr	r3, [pc, #340]	; (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003852:	4413      	add	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	461a      	mov	r2, r3
 8003858:	2300      	movs	r3, #0
 800385a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800385c:	4a50      	ldr	r2, [pc, #320]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800385e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003860:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	2b00      	cmp	r3, #0
 800386a:	d045      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386c:	f7fd ff78 	bl	8001760 <HAL_GetTick>
 8003870:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003872:	e00a      	b.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003874:	f7fd ff74 	bl	8001760 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003882:	4293      	cmp	r3, r2
 8003884:	d901      	bls.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e086      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x238>
 800388a:	2302      	movs	r3, #2
 800388c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003890:	fa93 f3a3 	rbit	r3, r3
 8003894:	627b      	str	r3, [r7, #36]	; 0x24
 8003896:	2302      	movs	r3, #2
 8003898:	623b      	str	r3, [r7, #32]
 800389a:	6a3b      	ldr	r3, [r7, #32]
 800389c:	fa93 f3a3 	rbit	r3, r3
 80038a0:	61fb      	str	r3, [r7, #28]
  return result;
 80038a2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a4:	fab3 f383 	clz	r3, r3
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	095b      	lsrs	r3, r3, #5
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	f043 0302 	orr.w	r3, r3, #2
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d102      	bne.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80038b8:	4b39      	ldr	r3, [pc, #228]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80038ba:	6a1b      	ldr	r3, [r3, #32]
 80038bc:	e007      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80038be:	2302      	movs	r3, #2
 80038c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	fa93 f3a3 	rbit	r3, r3
 80038c8:	617b      	str	r3, [r7, #20]
 80038ca:	4b35      	ldr	r3, [pc, #212]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80038cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ce:	2202      	movs	r2, #2
 80038d0:	613a      	str	r2, [r7, #16]
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	fa92 f2a2 	rbit	r2, r2
 80038d8:	60fa      	str	r2, [r7, #12]
  return result;
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	fab2 f282 	clz	r2, r2
 80038e0:	b2d2      	uxtb	r2, r2
 80038e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038e6:	b2d2      	uxtb	r2, r2
 80038e8:	f002 021f 	and.w	r2, r2, #31
 80038ec:	2101      	movs	r1, #1
 80038ee:	fa01 f202 	lsl.w	r2, r1, r2
 80038f2:	4013      	ands	r3, r2
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d0bd      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80038f8:	4b29      	ldr	r3, [pc, #164]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	4926      	ldr	r1, [pc, #152]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003906:	4313      	orrs	r3, r2
 8003908:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800390a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800390e:	2b01      	cmp	r3, #1
 8003910:	d105      	bne.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003912:	4b23      	ldr	r3, [pc, #140]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	4a22      	ldr	r2, [pc, #136]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003918:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800391c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b00      	cmp	r3, #0
 8003928:	d008      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800392a:	4b1d      	ldr	r3, [pc, #116]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800392c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392e:	f023 0203 	bic.w	r2, r3, #3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	491a      	ldr	r1, [pc, #104]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003938:	4313      	orrs	r3, r2
 800393a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0320 	and.w	r3, r3, #32
 8003944:	2b00      	cmp	r3, #0
 8003946:	d008      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003948:	4b15      	ldr	r3, [pc, #84]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800394a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394c:	f023 0210 	bic.w	r2, r3, #16
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	4912      	ldr	r1, [pc, #72]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003956:	4313      	orrs	r3, r2
 8003958:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003962:	2b00      	cmp	r3, #0
 8003964:	d008      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003966:	4b0e      	ldr	r3, [pc, #56]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800396a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	490b      	ldr	r1, [pc, #44]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003974:	4313      	orrs	r3, r2
 8003976:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d008      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003984:	4b06      	ldr	r3, [pc, #24]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003988:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	4903      	ldr	r1, [pc, #12]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003992:	4313      	orrs	r3, r2
 8003994:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3748      	adds	r7, #72	; 0x48
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	40021000 	.word	0x40021000
 80039a4:	40007000 	.word	0x40007000
 80039a8:	10908100 	.word	0x10908100

080039ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e040      	b.n	8003a40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d106      	bne.n	80039d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f7fd fdfe 	bl	80015d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2224      	movs	r2, #36	; 0x24
 80039d8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 0201 	bic.w	r2, r2, #1
 80039e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f8c0 	bl	8003b70 <UART_SetConfig>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d101      	bne.n	80039fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e022      	b.n	8003a40 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 fa36 	bl	8003e74 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685a      	ldr	r2, [r3, #4]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689a      	ldr	r2, [r3, #8]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 fabd 	bl	8003fb8 <UART_CheckIdleState>
 8003a3e:	4603      	mov	r3, r0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b08a      	sub	sp, #40	; 0x28
 8003a4c:	af02      	add	r7, sp, #8
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	603b      	str	r3, [r7, #0]
 8003a54:	4613      	mov	r3, r2
 8003a56:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a5c:	2b20      	cmp	r3, #32
 8003a5e:	f040 8081 	bne.w	8003b64 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d002      	beq.n	8003a6e <HAL_UART_Transmit+0x26>
 8003a68:	88fb      	ldrh	r3, [r7, #6]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e079      	b.n	8003b66 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_UART_Transmit+0x38>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e072      	b.n	8003b66 <HAL_UART_Transmit+0x11e>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2221      	movs	r2, #33	; 0x21
 8003a92:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003a94:	f7fd fe64 	bl	8001760 <HAL_GetTick>
 8003a98:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	88fa      	ldrh	r2, [r7, #6]
 8003a9e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	88fa      	ldrh	r2, [r7, #6]
 8003aa6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ab2:	d108      	bne.n	8003ac6 <HAL_UART_Transmit+0x7e>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d104      	bne.n	8003ac6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003abc:	2300      	movs	r3, #0
 8003abe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	61bb      	str	r3, [r7, #24]
 8003ac4:	e003      	b.n	8003ace <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003aca:	2300      	movs	r3, #0
 8003acc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ace:	e02d      	b.n	8003b2c <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2180      	movs	r1, #128	; 0x80
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 fab1 	bl	8004042 <UART_WaitOnFlagUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e03d      	b.n	8003b66 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10b      	bne.n	8003b08 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	881a      	ldrh	r2, [r3, #0]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003afc:	b292      	uxth	r2, r2
 8003afe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	3302      	adds	r3, #2
 8003b04:	61bb      	str	r3, [r7, #24]
 8003b06:	e008      	b.n	8003b1a <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	781a      	ldrb	r2, [r3, #0]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	b292      	uxth	r2, r2
 8003b12:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	3301      	adds	r3, #1
 8003b18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	3b01      	subs	r3, #1
 8003b24:	b29a      	uxth	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1cb      	bne.n	8003ad0 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	2140      	movs	r1, #64	; 0x40
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 fa7d 	bl	8004042 <UART_WaitOnFlagUntilTimeout>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e009      	b.n	8003b66 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2220      	movs	r2, #32
 8003b56:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8003b60:	2300      	movs	r3, #0
 8003b62:	e000      	b.n	8003b66 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003b64:	2302      	movs	r3, #2
  }
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3720      	adds	r7, #32
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b088      	sub	sp, #32
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	691b      	ldr	r3, [r3, #16]
 8003b88:	431a      	orrs	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	69db      	ldr	r3, [r3, #28]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	4ba2      	ldr	r3, [pc, #648]	; (8003e28 <UART_SetConfig+0x2b8>)
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6812      	ldr	r2, [r2, #0]
 8003ba6:	6939      	ldr	r1, [r7, #16]
 8003ba8:	430b      	orrs	r3, r1
 8003baa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68da      	ldr	r2, [r3, #12]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	693a      	ldr	r2, [r7, #16]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	430a      	orrs	r2, r1
 8003be4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a90      	ldr	r2, [pc, #576]	; (8003e2c <UART_SetConfig+0x2bc>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d121      	bne.n	8003c34 <UART_SetConfig+0xc4>
 8003bf0:	4b8f      	ldr	r3, [pc, #572]	; (8003e30 <UART_SetConfig+0x2c0>)
 8003bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf4:	f003 0303 	and.w	r3, r3, #3
 8003bf8:	2b03      	cmp	r3, #3
 8003bfa:	d817      	bhi.n	8003c2c <UART_SetConfig+0xbc>
 8003bfc:	a201      	add	r2, pc, #4	; (adr r2, 8003c04 <UART_SetConfig+0x94>)
 8003bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c02:	bf00      	nop
 8003c04:	08003c15 	.word	0x08003c15
 8003c08:	08003c21 	.word	0x08003c21
 8003c0c:	08003c27 	.word	0x08003c27
 8003c10:	08003c1b 	.word	0x08003c1b
 8003c14:	2300      	movs	r3, #0
 8003c16:	77fb      	strb	r3, [r7, #31]
 8003c18:	e01e      	b.n	8003c58 <UART_SetConfig+0xe8>
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	77fb      	strb	r3, [r7, #31]
 8003c1e:	e01b      	b.n	8003c58 <UART_SetConfig+0xe8>
 8003c20:	2304      	movs	r3, #4
 8003c22:	77fb      	strb	r3, [r7, #31]
 8003c24:	e018      	b.n	8003c58 <UART_SetConfig+0xe8>
 8003c26:	2308      	movs	r3, #8
 8003c28:	77fb      	strb	r3, [r7, #31]
 8003c2a:	e015      	b.n	8003c58 <UART_SetConfig+0xe8>
 8003c2c:	2310      	movs	r3, #16
 8003c2e:	77fb      	strb	r3, [r7, #31]
 8003c30:	bf00      	nop
 8003c32:	e011      	b.n	8003c58 <UART_SetConfig+0xe8>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a7e      	ldr	r2, [pc, #504]	; (8003e34 <UART_SetConfig+0x2c4>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d102      	bne.n	8003c44 <UART_SetConfig+0xd4>
 8003c3e:	2300      	movs	r3, #0
 8003c40:	77fb      	strb	r3, [r7, #31]
 8003c42:	e009      	b.n	8003c58 <UART_SetConfig+0xe8>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a7b      	ldr	r2, [pc, #492]	; (8003e38 <UART_SetConfig+0x2c8>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d102      	bne.n	8003c54 <UART_SetConfig+0xe4>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	77fb      	strb	r3, [r7, #31]
 8003c52:	e001      	b.n	8003c58 <UART_SetConfig+0xe8>
 8003c54:	2310      	movs	r3, #16
 8003c56:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c60:	f040 8082 	bne.w	8003d68 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8003c64:	7ffb      	ldrb	r3, [r7, #31]
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	d85e      	bhi.n	8003d28 <UART_SetConfig+0x1b8>
 8003c6a:	a201      	add	r2, pc, #4	; (adr r2, 8003c70 <UART_SetConfig+0x100>)
 8003c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c70:	08003c95 	.word	0x08003c95
 8003c74:	08003cb5 	.word	0x08003cb5
 8003c78:	08003cd5 	.word	0x08003cd5
 8003c7c:	08003d29 	.word	0x08003d29
 8003c80:	08003cf1 	.word	0x08003cf1
 8003c84:	08003d29 	.word	0x08003d29
 8003c88:	08003d29 	.word	0x08003d29
 8003c8c:	08003d29 	.word	0x08003d29
 8003c90:	08003d11 	.word	0x08003d11
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c94:	f7ff fd20 	bl	80036d8 <HAL_RCC_GetPCLK1Freq>
 8003c98:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	005a      	lsls	r2, r3, #1
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	085b      	lsrs	r3, r3, #1
 8003ca4:	441a      	add	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	61bb      	str	r3, [r7, #24]
        break;
 8003cb2:	e03c      	b.n	8003d2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cb4:	f7ff fd32 	bl	800371c <HAL_RCC_GetPCLK2Freq>
 8003cb8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	005a      	lsls	r2, r3, #1
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	085b      	lsrs	r3, r3, #1
 8003cc4:	441a      	add	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	61bb      	str	r3, [r7, #24]
        break;
 8003cd2:	e02c      	b.n	8003d2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	085b      	lsrs	r3, r3, #1
 8003cda:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003cde:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6852      	ldr	r2, [r2, #4]
 8003ce6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	61bb      	str	r3, [r7, #24]
        break;
 8003cee:	e01e      	b.n	8003d2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cf0:	f7ff fc7c 	bl	80035ec <HAL_RCC_GetSysClockFreq>
 8003cf4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	005a      	lsls	r2, r3, #1
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	085b      	lsrs	r3, r3, #1
 8003d00:	441a      	add	r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	61bb      	str	r3, [r7, #24]
        break;
 8003d0e:	e00e      	b.n	8003d2e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	085b      	lsrs	r3, r3, #1
 8003d16:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	61bb      	str	r3, [r7, #24]
        break;
 8003d26:	e002      	b.n	8003d2e <UART_SetConfig+0x1be>
      default:
        ret = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	75fb      	strb	r3, [r7, #23]
        break;
 8003d2c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	2b0f      	cmp	r3, #15
 8003d32:	d916      	bls.n	8003d62 <UART_SetConfig+0x1f2>
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d3a:	d212      	bcs.n	8003d62 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	f023 030f 	bic.w	r3, r3, #15
 8003d44:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	085b      	lsrs	r3, r3, #1
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	f003 0307 	and.w	r3, r3, #7
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	897b      	ldrh	r3, [r7, #10]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	897a      	ldrh	r2, [r7, #10]
 8003d5e:	60da      	str	r2, [r3, #12]
 8003d60:	e07d      	b.n	8003e5e <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	75fb      	strb	r3, [r7, #23]
 8003d66:	e07a      	b.n	8003e5e <UART_SetConfig+0x2ee>
    }
  }
  else
  {
    switch (clocksource)
 8003d68:	7ffb      	ldrb	r3, [r7, #31]
 8003d6a:	2b08      	cmp	r3, #8
 8003d6c:	d866      	bhi.n	8003e3c <UART_SetConfig+0x2cc>
 8003d6e:	a201      	add	r2, pc, #4	; (adr r2, 8003d74 <UART_SetConfig+0x204>)
 8003d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d74:	08003d99 	.word	0x08003d99
 8003d78:	08003db7 	.word	0x08003db7
 8003d7c:	08003dd5 	.word	0x08003dd5
 8003d80:	08003e3d 	.word	0x08003e3d
 8003d84:	08003df1 	.word	0x08003df1
 8003d88:	08003e3d 	.word	0x08003e3d
 8003d8c:	08003e3d 	.word	0x08003e3d
 8003d90:	08003e3d 	.word	0x08003e3d
 8003d94:	08003e0f 	.word	0x08003e0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d98:	f7ff fc9e 	bl	80036d8 <HAL_RCC_GetPCLK1Freq>
 8003d9c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	085a      	lsrs	r2, r3, #1
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	441a      	add	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	61bb      	str	r3, [r7, #24]
        break;
 8003db4:	e045      	b.n	8003e42 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003db6:	f7ff fcb1 	bl	800371c <HAL_RCC_GetPCLK2Freq>
 8003dba:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	085a      	lsrs	r2, r3, #1
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	441a      	add	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	61bb      	str	r3, [r7, #24]
        break;
 8003dd2:	e036      	b.n	8003e42 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	085b      	lsrs	r3, r3, #1
 8003dda:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003dde:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6852      	ldr	r2, [r2, #4]
 8003de6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	61bb      	str	r3, [r7, #24]
        break;
 8003dee:	e028      	b.n	8003e42 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003df0:	f7ff fbfc 	bl	80035ec <HAL_RCC_GetSysClockFreq>
 8003df4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	085a      	lsrs	r2, r3, #1
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	441a      	add	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	61bb      	str	r3, [r7, #24]
        break;
 8003e0c:	e019      	b.n	8003e42 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	085b      	lsrs	r3, r3, #1
 8003e14:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	61bb      	str	r3, [r7, #24]
        break;
 8003e24:	e00d      	b.n	8003e42 <UART_SetConfig+0x2d2>
 8003e26:	bf00      	nop
 8003e28:	efff69f3 	.word	0xefff69f3
 8003e2c:	40013800 	.word	0x40013800
 8003e30:	40021000 	.word	0x40021000
 8003e34:	40004400 	.word	0x40004400
 8003e38:	40004800 	.word	0x40004800
      default:
        ret = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	75fb      	strb	r3, [r7, #23]
        break;
 8003e40:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	2b0f      	cmp	r3, #15
 8003e46:	d908      	bls.n	8003e5a <UART_SetConfig+0x2ea>
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e4e:	d204      	bcs.n	8003e5a <UART_SetConfig+0x2ea>
    {
      huart->Instance->BRR = usartdiv;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	60da      	str	r2, [r3, #12]
 8003e58:	e001      	b.n	8003e5e <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3720      	adds	r7, #32
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	f003 0301 	and.w	r3, r3, #1
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d00a      	beq.n	8003e9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea2:	f003 0302 	and.w	r3, r3, #2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00a      	beq.n	8003ec0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00a      	beq.n	8003ee2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	f003 0308 	and.w	r3, r3, #8
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	430a      	orrs	r2, r1
 8003f02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f08:	f003 0310 	and.w	r3, r3, #16
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d00a      	beq.n	8003f26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2a:	f003 0320 	and.w	r3, r3, #32
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00a      	beq.n	8003f48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d01a      	beq.n	8003f8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f72:	d10a      	bne.n	8003f8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	430a      	orrs	r2, r1
 8003f88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00a      	beq.n	8003fac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	605a      	str	r2, [r3, #4]
  }
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af02      	add	r7, sp, #8
 8003fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003fc6:	f7fd fbcb 	bl	8001760 <HAL_GetTick>
 8003fca:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d10e      	bne.n	8003ff8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fda:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fde:	9300      	str	r3, [sp, #0]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 f82a 	bl	8004042 <UART_WaitOnFlagUntilTimeout>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e020      	b.n	800403a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0304 	and.w	r3, r3, #4
 8004002:	2b04      	cmp	r3, #4
 8004004:	d10e      	bne.n	8004024 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004006:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 f814 	bl	8004042 <UART_WaitOnFlagUntilTimeout>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e00a      	b.n	800403a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2220      	movs	r2, #32
 8004028:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2220      	movs	r2, #32
 800402e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3710      	adds	r7, #16
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b084      	sub	sp, #16
 8004046:	af00      	add	r7, sp, #0
 8004048:	60f8      	str	r0, [r7, #12]
 800404a:	60b9      	str	r1, [r7, #8]
 800404c:	603b      	str	r3, [r7, #0]
 800404e:	4613      	mov	r3, r2
 8004050:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004052:	e05d      	b.n	8004110 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800405a:	d059      	beq.n	8004110 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405c:	f7fd fb80 	bl	8001760 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	429a      	cmp	r2, r3
 800406a:	d302      	bcc.n	8004072 <UART_WaitOnFlagUntilTimeout+0x30>
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d11b      	bne.n	80040aa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004080:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	689a      	ldr	r2, [r3, #8]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f022 0201 	bic.w	r2, r2, #1
 8004090:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2220      	movs	r2, #32
 8004096:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2220      	movs	r2, #32
 800409c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e042      	b.n	8004130 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d02b      	beq.n	8004110 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040c6:	d123      	bne.n	8004110 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040d0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80040e0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0201 	bic.w	r2, r2, #1
 80040f0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2220      	movs	r2, #32
 80040f6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2220      	movs	r2, #32
 80040fc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2220      	movs	r2, #32
 8004102:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e00f      	b.n	8004130 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	69da      	ldr	r2, [r3, #28]
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	4013      	ands	r3, r2
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	429a      	cmp	r2, r3
 800411e:	bf0c      	ite	eq
 8004120:	2301      	moveq	r3, #1
 8004122:	2300      	movne	r3, #0
 8004124:	b2db      	uxtb	r3, r3
 8004126:	461a      	mov	r2, r3
 8004128:	79fb      	ldrb	r3, [r7, #7]
 800412a:	429a      	cmp	r2, r3
 800412c:	d092      	beq.n	8004054 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <__errno>:
 8004138:	4b01      	ldr	r3, [pc, #4]	; (8004140 <__errno+0x8>)
 800413a:	6818      	ldr	r0, [r3, #0]
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	2000000c 	.word	0x2000000c

08004144 <__libc_init_array>:
 8004144:	b570      	push	{r4, r5, r6, lr}
 8004146:	4e0d      	ldr	r6, [pc, #52]	; (800417c <__libc_init_array+0x38>)
 8004148:	4c0d      	ldr	r4, [pc, #52]	; (8004180 <__libc_init_array+0x3c>)
 800414a:	1ba4      	subs	r4, r4, r6
 800414c:	10a4      	asrs	r4, r4, #2
 800414e:	2500      	movs	r5, #0
 8004150:	42a5      	cmp	r5, r4
 8004152:	d109      	bne.n	8004168 <__libc_init_array+0x24>
 8004154:	4e0b      	ldr	r6, [pc, #44]	; (8004184 <__libc_init_array+0x40>)
 8004156:	4c0c      	ldr	r4, [pc, #48]	; (8004188 <__libc_init_array+0x44>)
 8004158:	f004 fa60 	bl	800861c <_init>
 800415c:	1ba4      	subs	r4, r4, r6
 800415e:	10a4      	asrs	r4, r4, #2
 8004160:	2500      	movs	r5, #0
 8004162:	42a5      	cmp	r5, r4
 8004164:	d105      	bne.n	8004172 <__libc_init_array+0x2e>
 8004166:	bd70      	pop	{r4, r5, r6, pc}
 8004168:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800416c:	4798      	blx	r3
 800416e:	3501      	adds	r5, #1
 8004170:	e7ee      	b.n	8004150 <__libc_init_array+0xc>
 8004172:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004176:	4798      	blx	r3
 8004178:	3501      	adds	r5, #1
 800417a:	e7f2      	b.n	8004162 <__libc_init_array+0x1e>
 800417c:	08008a60 	.word	0x08008a60
 8004180:	08008a60 	.word	0x08008a60
 8004184:	08008a60 	.word	0x08008a60
 8004188:	08008a64 	.word	0x08008a64

0800418c <memcpy>:
 800418c:	b510      	push	{r4, lr}
 800418e:	1e43      	subs	r3, r0, #1
 8004190:	440a      	add	r2, r1
 8004192:	4291      	cmp	r1, r2
 8004194:	d100      	bne.n	8004198 <memcpy+0xc>
 8004196:	bd10      	pop	{r4, pc}
 8004198:	f811 4b01 	ldrb.w	r4, [r1], #1
 800419c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041a0:	e7f7      	b.n	8004192 <memcpy+0x6>

080041a2 <memset>:
 80041a2:	4402      	add	r2, r0
 80041a4:	4603      	mov	r3, r0
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d100      	bne.n	80041ac <memset+0xa>
 80041aa:	4770      	bx	lr
 80041ac:	f803 1b01 	strb.w	r1, [r3], #1
 80041b0:	e7f9      	b.n	80041a6 <memset+0x4>

080041b2 <__cvt>:
 80041b2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041b6:	ec55 4b10 	vmov	r4, r5, d0
 80041ba:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80041bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80041c0:	2d00      	cmp	r5, #0
 80041c2:	460e      	mov	r6, r1
 80041c4:	4691      	mov	r9, r2
 80041c6:	4619      	mov	r1, r3
 80041c8:	bfb8      	it	lt
 80041ca:	4622      	movlt	r2, r4
 80041cc:	462b      	mov	r3, r5
 80041ce:	f027 0720 	bic.w	r7, r7, #32
 80041d2:	bfbb      	ittet	lt
 80041d4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80041d8:	461d      	movlt	r5, r3
 80041da:	2300      	movge	r3, #0
 80041dc:	232d      	movlt	r3, #45	; 0x2d
 80041de:	bfb8      	it	lt
 80041e0:	4614      	movlt	r4, r2
 80041e2:	2f46      	cmp	r7, #70	; 0x46
 80041e4:	700b      	strb	r3, [r1, #0]
 80041e6:	d004      	beq.n	80041f2 <__cvt+0x40>
 80041e8:	2f45      	cmp	r7, #69	; 0x45
 80041ea:	d100      	bne.n	80041ee <__cvt+0x3c>
 80041ec:	3601      	adds	r6, #1
 80041ee:	2102      	movs	r1, #2
 80041f0:	e000      	b.n	80041f4 <__cvt+0x42>
 80041f2:	2103      	movs	r1, #3
 80041f4:	ab03      	add	r3, sp, #12
 80041f6:	9301      	str	r3, [sp, #4]
 80041f8:	ab02      	add	r3, sp, #8
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	4632      	mov	r2, r6
 80041fe:	4653      	mov	r3, sl
 8004200:	ec45 4b10 	vmov	d0, r4, r5
 8004204:	f001 feb4 	bl	8005f70 <_dtoa_r>
 8004208:	2f47      	cmp	r7, #71	; 0x47
 800420a:	4680      	mov	r8, r0
 800420c:	d102      	bne.n	8004214 <__cvt+0x62>
 800420e:	f019 0f01 	tst.w	r9, #1
 8004212:	d026      	beq.n	8004262 <__cvt+0xb0>
 8004214:	2f46      	cmp	r7, #70	; 0x46
 8004216:	eb08 0906 	add.w	r9, r8, r6
 800421a:	d111      	bne.n	8004240 <__cvt+0x8e>
 800421c:	f898 3000 	ldrb.w	r3, [r8]
 8004220:	2b30      	cmp	r3, #48	; 0x30
 8004222:	d10a      	bne.n	800423a <__cvt+0x88>
 8004224:	2200      	movs	r2, #0
 8004226:	2300      	movs	r3, #0
 8004228:	4620      	mov	r0, r4
 800422a:	4629      	mov	r1, r5
 800422c:	f7fc fc4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8004230:	b918      	cbnz	r0, 800423a <__cvt+0x88>
 8004232:	f1c6 0601 	rsb	r6, r6, #1
 8004236:	f8ca 6000 	str.w	r6, [sl]
 800423a:	f8da 3000 	ldr.w	r3, [sl]
 800423e:	4499      	add	r9, r3
 8004240:	2200      	movs	r2, #0
 8004242:	2300      	movs	r3, #0
 8004244:	4620      	mov	r0, r4
 8004246:	4629      	mov	r1, r5
 8004248:	f7fc fc3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800424c:	b938      	cbnz	r0, 800425e <__cvt+0xac>
 800424e:	2230      	movs	r2, #48	; 0x30
 8004250:	9b03      	ldr	r3, [sp, #12]
 8004252:	454b      	cmp	r3, r9
 8004254:	d205      	bcs.n	8004262 <__cvt+0xb0>
 8004256:	1c59      	adds	r1, r3, #1
 8004258:	9103      	str	r1, [sp, #12]
 800425a:	701a      	strb	r2, [r3, #0]
 800425c:	e7f8      	b.n	8004250 <__cvt+0x9e>
 800425e:	f8cd 900c 	str.w	r9, [sp, #12]
 8004262:	9b03      	ldr	r3, [sp, #12]
 8004264:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004266:	eba3 0308 	sub.w	r3, r3, r8
 800426a:	4640      	mov	r0, r8
 800426c:	6013      	str	r3, [r2, #0]
 800426e:	b004      	add	sp, #16
 8004270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004274 <__exponent>:
 8004274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004276:	2900      	cmp	r1, #0
 8004278:	4604      	mov	r4, r0
 800427a:	bfba      	itte	lt
 800427c:	4249      	neglt	r1, r1
 800427e:	232d      	movlt	r3, #45	; 0x2d
 8004280:	232b      	movge	r3, #43	; 0x2b
 8004282:	2909      	cmp	r1, #9
 8004284:	f804 2b02 	strb.w	r2, [r4], #2
 8004288:	7043      	strb	r3, [r0, #1]
 800428a:	dd20      	ble.n	80042ce <__exponent+0x5a>
 800428c:	f10d 0307 	add.w	r3, sp, #7
 8004290:	461f      	mov	r7, r3
 8004292:	260a      	movs	r6, #10
 8004294:	fb91 f5f6 	sdiv	r5, r1, r6
 8004298:	fb06 1115 	mls	r1, r6, r5, r1
 800429c:	3130      	adds	r1, #48	; 0x30
 800429e:	2d09      	cmp	r5, #9
 80042a0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80042a4:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80042a8:	4629      	mov	r1, r5
 80042aa:	dc09      	bgt.n	80042c0 <__exponent+0x4c>
 80042ac:	3130      	adds	r1, #48	; 0x30
 80042ae:	3b02      	subs	r3, #2
 80042b0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80042b4:	42bb      	cmp	r3, r7
 80042b6:	4622      	mov	r2, r4
 80042b8:	d304      	bcc.n	80042c4 <__exponent+0x50>
 80042ba:	1a10      	subs	r0, r2, r0
 80042bc:	b003      	add	sp, #12
 80042be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042c0:	4613      	mov	r3, r2
 80042c2:	e7e7      	b.n	8004294 <__exponent+0x20>
 80042c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042c8:	f804 2b01 	strb.w	r2, [r4], #1
 80042cc:	e7f2      	b.n	80042b4 <__exponent+0x40>
 80042ce:	2330      	movs	r3, #48	; 0x30
 80042d0:	4419      	add	r1, r3
 80042d2:	7083      	strb	r3, [r0, #2]
 80042d4:	1d02      	adds	r2, r0, #4
 80042d6:	70c1      	strb	r1, [r0, #3]
 80042d8:	e7ef      	b.n	80042ba <__exponent+0x46>
	...

080042dc <_printf_float>:
 80042dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042e0:	b08d      	sub	sp, #52	; 0x34
 80042e2:	460c      	mov	r4, r1
 80042e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80042e8:	4616      	mov	r6, r2
 80042ea:	461f      	mov	r7, r3
 80042ec:	4605      	mov	r5, r0
 80042ee:	f003 f89d 	bl	800742c <_localeconv_r>
 80042f2:	6803      	ldr	r3, [r0, #0]
 80042f4:	9304      	str	r3, [sp, #16]
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fb ff6a 	bl	80001d0 <strlen>
 80042fc:	2300      	movs	r3, #0
 80042fe:	930a      	str	r3, [sp, #40]	; 0x28
 8004300:	f8d8 3000 	ldr.w	r3, [r8]
 8004304:	9005      	str	r0, [sp, #20]
 8004306:	3307      	adds	r3, #7
 8004308:	f023 0307 	bic.w	r3, r3, #7
 800430c:	f103 0208 	add.w	r2, r3, #8
 8004310:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004314:	f8d4 b000 	ldr.w	fp, [r4]
 8004318:	f8c8 2000 	str.w	r2, [r8]
 800431c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004320:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004324:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004328:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800432c:	9307      	str	r3, [sp, #28]
 800432e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004332:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004336:	4ba7      	ldr	r3, [pc, #668]	; (80045d4 <_printf_float+0x2f8>)
 8004338:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800433c:	f7fc fbf6 	bl	8000b2c <__aeabi_dcmpun>
 8004340:	bb70      	cbnz	r0, 80043a0 <_printf_float+0xc4>
 8004342:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004346:	4ba3      	ldr	r3, [pc, #652]	; (80045d4 <_printf_float+0x2f8>)
 8004348:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800434c:	f7fc fbd0 	bl	8000af0 <__aeabi_dcmple>
 8004350:	bb30      	cbnz	r0, 80043a0 <_printf_float+0xc4>
 8004352:	2200      	movs	r2, #0
 8004354:	2300      	movs	r3, #0
 8004356:	4640      	mov	r0, r8
 8004358:	4649      	mov	r1, r9
 800435a:	f7fc fbbf 	bl	8000adc <__aeabi_dcmplt>
 800435e:	b110      	cbz	r0, 8004366 <_printf_float+0x8a>
 8004360:	232d      	movs	r3, #45	; 0x2d
 8004362:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004366:	4a9c      	ldr	r2, [pc, #624]	; (80045d8 <_printf_float+0x2fc>)
 8004368:	4b9c      	ldr	r3, [pc, #624]	; (80045dc <_printf_float+0x300>)
 800436a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800436e:	bf8c      	ite	hi
 8004370:	4690      	movhi	r8, r2
 8004372:	4698      	movls	r8, r3
 8004374:	2303      	movs	r3, #3
 8004376:	f02b 0204 	bic.w	r2, fp, #4
 800437a:	6123      	str	r3, [r4, #16]
 800437c:	6022      	str	r2, [r4, #0]
 800437e:	f04f 0900 	mov.w	r9, #0
 8004382:	9700      	str	r7, [sp, #0]
 8004384:	4633      	mov	r3, r6
 8004386:	aa0b      	add	r2, sp, #44	; 0x2c
 8004388:	4621      	mov	r1, r4
 800438a:	4628      	mov	r0, r5
 800438c:	f000 f9e6 	bl	800475c <_printf_common>
 8004390:	3001      	adds	r0, #1
 8004392:	f040 808d 	bne.w	80044b0 <_printf_float+0x1d4>
 8004396:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800439a:	b00d      	add	sp, #52	; 0x34
 800439c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043a0:	4642      	mov	r2, r8
 80043a2:	464b      	mov	r3, r9
 80043a4:	4640      	mov	r0, r8
 80043a6:	4649      	mov	r1, r9
 80043a8:	f7fc fbc0 	bl	8000b2c <__aeabi_dcmpun>
 80043ac:	b110      	cbz	r0, 80043b4 <_printf_float+0xd8>
 80043ae:	4a8c      	ldr	r2, [pc, #560]	; (80045e0 <_printf_float+0x304>)
 80043b0:	4b8c      	ldr	r3, [pc, #560]	; (80045e4 <_printf_float+0x308>)
 80043b2:	e7da      	b.n	800436a <_printf_float+0x8e>
 80043b4:	6861      	ldr	r1, [r4, #4]
 80043b6:	1c4b      	adds	r3, r1, #1
 80043b8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80043bc:	a80a      	add	r0, sp, #40	; 0x28
 80043be:	d13e      	bne.n	800443e <_printf_float+0x162>
 80043c0:	2306      	movs	r3, #6
 80043c2:	6063      	str	r3, [r4, #4]
 80043c4:	2300      	movs	r3, #0
 80043c6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80043ca:	ab09      	add	r3, sp, #36	; 0x24
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	ec49 8b10 	vmov	d0, r8, r9
 80043d2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80043d6:	6022      	str	r2, [r4, #0]
 80043d8:	f8cd a004 	str.w	sl, [sp, #4]
 80043dc:	6861      	ldr	r1, [r4, #4]
 80043de:	4628      	mov	r0, r5
 80043e0:	f7ff fee7 	bl	80041b2 <__cvt>
 80043e4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80043e8:	2b47      	cmp	r3, #71	; 0x47
 80043ea:	4680      	mov	r8, r0
 80043ec:	d109      	bne.n	8004402 <_printf_float+0x126>
 80043ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043f0:	1cd8      	adds	r0, r3, #3
 80043f2:	db02      	blt.n	80043fa <_printf_float+0x11e>
 80043f4:	6862      	ldr	r2, [r4, #4]
 80043f6:	4293      	cmp	r3, r2
 80043f8:	dd47      	ble.n	800448a <_printf_float+0x1ae>
 80043fa:	f1aa 0a02 	sub.w	sl, sl, #2
 80043fe:	fa5f fa8a 	uxtb.w	sl, sl
 8004402:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004406:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004408:	d824      	bhi.n	8004454 <_printf_float+0x178>
 800440a:	3901      	subs	r1, #1
 800440c:	4652      	mov	r2, sl
 800440e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004412:	9109      	str	r1, [sp, #36]	; 0x24
 8004414:	f7ff ff2e 	bl	8004274 <__exponent>
 8004418:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800441a:	1813      	adds	r3, r2, r0
 800441c:	2a01      	cmp	r2, #1
 800441e:	4681      	mov	r9, r0
 8004420:	6123      	str	r3, [r4, #16]
 8004422:	dc02      	bgt.n	800442a <_printf_float+0x14e>
 8004424:	6822      	ldr	r2, [r4, #0]
 8004426:	07d1      	lsls	r1, r2, #31
 8004428:	d501      	bpl.n	800442e <_printf_float+0x152>
 800442a:	3301      	adds	r3, #1
 800442c:	6123      	str	r3, [r4, #16]
 800442e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0a5      	beq.n	8004382 <_printf_float+0xa6>
 8004436:	232d      	movs	r3, #45	; 0x2d
 8004438:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800443c:	e7a1      	b.n	8004382 <_printf_float+0xa6>
 800443e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004442:	f000 8177 	beq.w	8004734 <_printf_float+0x458>
 8004446:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800444a:	d1bb      	bne.n	80043c4 <_printf_float+0xe8>
 800444c:	2900      	cmp	r1, #0
 800444e:	d1b9      	bne.n	80043c4 <_printf_float+0xe8>
 8004450:	2301      	movs	r3, #1
 8004452:	e7b6      	b.n	80043c2 <_printf_float+0xe6>
 8004454:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004458:	d119      	bne.n	800448e <_printf_float+0x1b2>
 800445a:	2900      	cmp	r1, #0
 800445c:	6863      	ldr	r3, [r4, #4]
 800445e:	dd0c      	ble.n	800447a <_printf_float+0x19e>
 8004460:	6121      	str	r1, [r4, #16]
 8004462:	b913      	cbnz	r3, 800446a <_printf_float+0x18e>
 8004464:	6822      	ldr	r2, [r4, #0]
 8004466:	07d2      	lsls	r2, r2, #31
 8004468:	d502      	bpl.n	8004470 <_printf_float+0x194>
 800446a:	3301      	adds	r3, #1
 800446c:	440b      	add	r3, r1
 800446e:	6123      	str	r3, [r4, #16]
 8004470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004472:	65a3      	str	r3, [r4, #88]	; 0x58
 8004474:	f04f 0900 	mov.w	r9, #0
 8004478:	e7d9      	b.n	800442e <_printf_float+0x152>
 800447a:	b913      	cbnz	r3, 8004482 <_printf_float+0x1a6>
 800447c:	6822      	ldr	r2, [r4, #0]
 800447e:	07d0      	lsls	r0, r2, #31
 8004480:	d501      	bpl.n	8004486 <_printf_float+0x1aa>
 8004482:	3302      	adds	r3, #2
 8004484:	e7f3      	b.n	800446e <_printf_float+0x192>
 8004486:	2301      	movs	r3, #1
 8004488:	e7f1      	b.n	800446e <_printf_float+0x192>
 800448a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800448e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004492:	4293      	cmp	r3, r2
 8004494:	db05      	blt.n	80044a2 <_printf_float+0x1c6>
 8004496:	6822      	ldr	r2, [r4, #0]
 8004498:	6123      	str	r3, [r4, #16]
 800449a:	07d1      	lsls	r1, r2, #31
 800449c:	d5e8      	bpl.n	8004470 <_printf_float+0x194>
 800449e:	3301      	adds	r3, #1
 80044a0:	e7e5      	b.n	800446e <_printf_float+0x192>
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	bfd4      	ite	le
 80044a6:	f1c3 0302 	rsble	r3, r3, #2
 80044aa:	2301      	movgt	r3, #1
 80044ac:	4413      	add	r3, r2
 80044ae:	e7de      	b.n	800446e <_printf_float+0x192>
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	055a      	lsls	r2, r3, #21
 80044b4:	d407      	bmi.n	80044c6 <_printf_float+0x1ea>
 80044b6:	6923      	ldr	r3, [r4, #16]
 80044b8:	4642      	mov	r2, r8
 80044ba:	4631      	mov	r1, r6
 80044bc:	4628      	mov	r0, r5
 80044be:	47b8      	blx	r7
 80044c0:	3001      	adds	r0, #1
 80044c2:	d12b      	bne.n	800451c <_printf_float+0x240>
 80044c4:	e767      	b.n	8004396 <_printf_float+0xba>
 80044c6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80044ca:	f240 80dc 	bls.w	8004686 <_printf_float+0x3aa>
 80044ce:	2200      	movs	r2, #0
 80044d0:	2300      	movs	r3, #0
 80044d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80044d6:	f7fc faf7 	bl	8000ac8 <__aeabi_dcmpeq>
 80044da:	2800      	cmp	r0, #0
 80044dc:	d033      	beq.n	8004546 <_printf_float+0x26a>
 80044de:	2301      	movs	r3, #1
 80044e0:	4a41      	ldr	r2, [pc, #260]	; (80045e8 <_printf_float+0x30c>)
 80044e2:	4631      	mov	r1, r6
 80044e4:	4628      	mov	r0, r5
 80044e6:	47b8      	blx	r7
 80044e8:	3001      	adds	r0, #1
 80044ea:	f43f af54 	beq.w	8004396 <_printf_float+0xba>
 80044ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044f2:	429a      	cmp	r2, r3
 80044f4:	db02      	blt.n	80044fc <_printf_float+0x220>
 80044f6:	6823      	ldr	r3, [r4, #0]
 80044f8:	07d8      	lsls	r0, r3, #31
 80044fa:	d50f      	bpl.n	800451c <_printf_float+0x240>
 80044fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004500:	4631      	mov	r1, r6
 8004502:	4628      	mov	r0, r5
 8004504:	47b8      	blx	r7
 8004506:	3001      	adds	r0, #1
 8004508:	f43f af45 	beq.w	8004396 <_printf_float+0xba>
 800450c:	f04f 0800 	mov.w	r8, #0
 8004510:	f104 091a 	add.w	r9, r4, #26
 8004514:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004516:	3b01      	subs	r3, #1
 8004518:	4543      	cmp	r3, r8
 800451a:	dc09      	bgt.n	8004530 <_printf_float+0x254>
 800451c:	6823      	ldr	r3, [r4, #0]
 800451e:	079b      	lsls	r3, r3, #30
 8004520:	f100 8103 	bmi.w	800472a <_printf_float+0x44e>
 8004524:	68e0      	ldr	r0, [r4, #12]
 8004526:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004528:	4298      	cmp	r0, r3
 800452a:	bfb8      	it	lt
 800452c:	4618      	movlt	r0, r3
 800452e:	e734      	b.n	800439a <_printf_float+0xbe>
 8004530:	2301      	movs	r3, #1
 8004532:	464a      	mov	r2, r9
 8004534:	4631      	mov	r1, r6
 8004536:	4628      	mov	r0, r5
 8004538:	47b8      	blx	r7
 800453a:	3001      	adds	r0, #1
 800453c:	f43f af2b 	beq.w	8004396 <_printf_float+0xba>
 8004540:	f108 0801 	add.w	r8, r8, #1
 8004544:	e7e6      	b.n	8004514 <_printf_float+0x238>
 8004546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004548:	2b00      	cmp	r3, #0
 800454a:	dc2b      	bgt.n	80045a4 <_printf_float+0x2c8>
 800454c:	2301      	movs	r3, #1
 800454e:	4a26      	ldr	r2, [pc, #152]	; (80045e8 <_printf_float+0x30c>)
 8004550:	4631      	mov	r1, r6
 8004552:	4628      	mov	r0, r5
 8004554:	47b8      	blx	r7
 8004556:	3001      	adds	r0, #1
 8004558:	f43f af1d 	beq.w	8004396 <_printf_float+0xba>
 800455c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800455e:	b923      	cbnz	r3, 800456a <_printf_float+0x28e>
 8004560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004562:	b913      	cbnz	r3, 800456a <_printf_float+0x28e>
 8004564:	6823      	ldr	r3, [r4, #0]
 8004566:	07d9      	lsls	r1, r3, #31
 8004568:	d5d8      	bpl.n	800451c <_printf_float+0x240>
 800456a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800456e:	4631      	mov	r1, r6
 8004570:	4628      	mov	r0, r5
 8004572:	47b8      	blx	r7
 8004574:	3001      	adds	r0, #1
 8004576:	f43f af0e 	beq.w	8004396 <_printf_float+0xba>
 800457a:	f04f 0900 	mov.w	r9, #0
 800457e:	f104 0a1a 	add.w	sl, r4, #26
 8004582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004584:	425b      	negs	r3, r3
 8004586:	454b      	cmp	r3, r9
 8004588:	dc01      	bgt.n	800458e <_printf_float+0x2b2>
 800458a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800458c:	e794      	b.n	80044b8 <_printf_float+0x1dc>
 800458e:	2301      	movs	r3, #1
 8004590:	4652      	mov	r2, sl
 8004592:	4631      	mov	r1, r6
 8004594:	4628      	mov	r0, r5
 8004596:	47b8      	blx	r7
 8004598:	3001      	adds	r0, #1
 800459a:	f43f aefc 	beq.w	8004396 <_printf_float+0xba>
 800459e:	f109 0901 	add.w	r9, r9, #1
 80045a2:	e7ee      	b.n	8004582 <_printf_float+0x2a6>
 80045a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80045a8:	429a      	cmp	r2, r3
 80045aa:	bfa8      	it	ge
 80045ac:	461a      	movge	r2, r3
 80045ae:	2a00      	cmp	r2, #0
 80045b0:	4691      	mov	r9, r2
 80045b2:	dd07      	ble.n	80045c4 <_printf_float+0x2e8>
 80045b4:	4613      	mov	r3, r2
 80045b6:	4631      	mov	r1, r6
 80045b8:	4642      	mov	r2, r8
 80045ba:	4628      	mov	r0, r5
 80045bc:	47b8      	blx	r7
 80045be:	3001      	adds	r0, #1
 80045c0:	f43f aee9 	beq.w	8004396 <_printf_float+0xba>
 80045c4:	f104 031a 	add.w	r3, r4, #26
 80045c8:	f04f 0b00 	mov.w	fp, #0
 80045cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045d0:	9306      	str	r3, [sp, #24]
 80045d2:	e015      	b.n	8004600 <_printf_float+0x324>
 80045d4:	7fefffff 	.word	0x7fefffff
 80045d8:	08008748 	.word	0x08008748
 80045dc:	08008744 	.word	0x08008744
 80045e0:	08008750 	.word	0x08008750
 80045e4:	0800874c 	.word	0x0800874c
 80045e8:	08008754 	.word	0x08008754
 80045ec:	2301      	movs	r3, #1
 80045ee:	9a06      	ldr	r2, [sp, #24]
 80045f0:	4631      	mov	r1, r6
 80045f2:	4628      	mov	r0, r5
 80045f4:	47b8      	blx	r7
 80045f6:	3001      	adds	r0, #1
 80045f8:	f43f aecd 	beq.w	8004396 <_printf_float+0xba>
 80045fc:	f10b 0b01 	add.w	fp, fp, #1
 8004600:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004604:	ebaa 0309 	sub.w	r3, sl, r9
 8004608:	455b      	cmp	r3, fp
 800460a:	dcef      	bgt.n	80045ec <_printf_float+0x310>
 800460c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004610:	429a      	cmp	r2, r3
 8004612:	44d0      	add	r8, sl
 8004614:	db15      	blt.n	8004642 <_printf_float+0x366>
 8004616:	6823      	ldr	r3, [r4, #0]
 8004618:	07da      	lsls	r2, r3, #31
 800461a:	d412      	bmi.n	8004642 <_printf_float+0x366>
 800461c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800461e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004620:	eba3 020a 	sub.w	r2, r3, sl
 8004624:	eba3 0a01 	sub.w	sl, r3, r1
 8004628:	4592      	cmp	sl, r2
 800462a:	bfa8      	it	ge
 800462c:	4692      	movge	sl, r2
 800462e:	f1ba 0f00 	cmp.w	sl, #0
 8004632:	dc0e      	bgt.n	8004652 <_printf_float+0x376>
 8004634:	f04f 0800 	mov.w	r8, #0
 8004638:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800463c:	f104 091a 	add.w	r9, r4, #26
 8004640:	e019      	b.n	8004676 <_printf_float+0x39a>
 8004642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004646:	4631      	mov	r1, r6
 8004648:	4628      	mov	r0, r5
 800464a:	47b8      	blx	r7
 800464c:	3001      	adds	r0, #1
 800464e:	d1e5      	bne.n	800461c <_printf_float+0x340>
 8004650:	e6a1      	b.n	8004396 <_printf_float+0xba>
 8004652:	4653      	mov	r3, sl
 8004654:	4642      	mov	r2, r8
 8004656:	4631      	mov	r1, r6
 8004658:	4628      	mov	r0, r5
 800465a:	47b8      	blx	r7
 800465c:	3001      	adds	r0, #1
 800465e:	d1e9      	bne.n	8004634 <_printf_float+0x358>
 8004660:	e699      	b.n	8004396 <_printf_float+0xba>
 8004662:	2301      	movs	r3, #1
 8004664:	464a      	mov	r2, r9
 8004666:	4631      	mov	r1, r6
 8004668:	4628      	mov	r0, r5
 800466a:	47b8      	blx	r7
 800466c:	3001      	adds	r0, #1
 800466e:	f43f ae92 	beq.w	8004396 <_printf_float+0xba>
 8004672:	f108 0801 	add.w	r8, r8, #1
 8004676:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800467a:	1a9b      	subs	r3, r3, r2
 800467c:	eba3 030a 	sub.w	r3, r3, sl
 8004680:	4543      	cmp	r3, r8
 8004682:	dcee      	bgt.n	8004662 <_printf_float+0x386>
 8004684:	e74a      	b.n	800451c <_printf_float+0x240>
 8004686:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004688:	2a01      	cmp	r2, #1
 800468a:	dc01      	bgt.n	8004690 <_printf_float+0x3b4>
 800468c:	07db      	lsls	r3, r3, #31
 800468e:	d53a      	bpl.n	8004706 <_printf_float+0x42a>
 8004690:	2301      	movs	r3, #1
 8004692:	4642      	mov	r2, r8
 8004694:	4631      	mov	r1, r6
 8004696:	4628      	mov	r0, r5
 8004698:	47b8      	blx	r7
 800469a:	3001      	adds	r0, #1
 800469c:	f43f ae7b 	beq.w	8004396 <_printf_float+0xba>
 80046a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046a4:	4631      	mov	r1, r6
 80046a6:	4628      	mov	r0, r5
 80046a8:	47b8      	blx	r7
 80046aa:	3001      	adds	r0, #1
 80046ac:	f108 0801 	add.w	r8, r8, #1
 80046b0:	f43f ae71 	beq.w	8004396 <_printf_float+0xba>
 80046b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046b6:	2200      	movs	r2, #0
 80046b8:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 80046bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80046c0:	2300      	movs	r3, #0
 80046c2:	f7fc fa01 	bl	8000ac8 <__aeabi_dcmpeq>
 80046c6:	b9c8      	cbnz	r0, 80046fc <_printf_float+0x420>
 80046c8:	4653      	mov	r3, sl
 80046ca:	4642      	mov	r2, r8
 80046cc:	4631      	mov	r1, r6
 80046ce:	4628      	mov	r0, r5
 80046d0:	47b8      	blx	r7
 80046d2:	3001      	adds	r0, #1
 80046d4:	d10e      	bne.n	80046f4 <_printf_float+0x418>
 80046d6:	e65e      	b.n	8004396 <_printf_float+0xba>
 80046d8:	2301      	movs	r3, #1
 80046da:	4652      	mov	r2, sl
 80046dc:	4631      	mov	r1, r6
 80046de:	4628      	mov	r0, r5
 80046e0:	47b8      	blx	r7
 80046e2:	3001      	adds	r0, #1
 80046e4:	f43f ae57 	beq.w	8004396 <_printf_float+0xba>
 80046e8:	f108 0801 	add.w	r8, r8, #1
 80046ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046ee:	3b01      	subs	r3, #1
 80046f0:	4543      	cmp	r3, r8
 80046f2:	dcf1      	bgt.n	80046d8 <_printf_float+0x3fc>
 80046f4:	464b      	mov	r3, r9
 80046f6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80046fa:	e6de      	b.n	80044ba <_printf_float+0x1de>
 80046fc:	f04f 0800 	mov.w	r8, #0
 8004700:	f104 0a1a 	add.w	sl, r4, #26
 8004704:	e7f2      	b.n	80046ec <_printf_float+0x410>
 8004706:	2301      	movs	r3, #1
 8004708:	e7df      	b.n	80046ca <_printf_float+0x3ee>
 800470a:	2301      	movs	r3, #1
 800470c:	464a      	mov	r2, r9
 800470e:	4631      	mov	r1, r6
 8004710:	4628      	mov	r0, r5
 8004712:	47b8      	blx	r7
 8004714:	3001      	adds	r0, #1
 8004716:	f43f ae3e 	beq.w	8004396 <_printf_float+0xba>
 800471a:	f108 0801 	add.w	r8, r8, #1
 800471e:	68e3      	ldr	r3, [r4, #12]
 8004720:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004722:	1a9b      	subs	r3, r3, r2
 8004724:	4543      	cmp	r3, r8
 8004726:	dcf0      	bgt.n	800470a <_printf_float+0x42e>
 8004728:	e6fc      	b.n	8004524 <_printf_float+0x248>
 800472a:	f04f 0800 	mov.w	r8, #0
 800472e:	f104 0919 	add.w	r9, r4, #25
 8004732:	e7f4      	b.n	800471e <_printf_float+0x442>
 8004734:	2900      	cmp	r1, #0
 8004736:	f43f ae8b 	beq.w	8004450 <_printf_float+0x174>
 800473a:	2300      	movs	r3, #0
 800473c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004740:	ab09      	add	r3, sp, #36	; 0x24
 8004742:	9300      	str	r3, [sp, #0]
 8004744:	ec49 8b10 	vmov	d0, r8, r9
 8004748:	6022      	str	r2, [r4, #0]
 800474a:	f8cd a004 	str.w	sl, [sp, #4]
 800474e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004752:	4628      	mov	r0, r5
 8004754:	f7ff fd2d 	bl	80041b2 <__cvt>
 8004758:	4680      	mov	r8, r0
 800475a:	e648      	b.n	80043ee <_printf_float+0x112>

0800475c <_printf_common>:
 800475c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004760:	4691      	mov	r9, r2
 8004762:	461f      	mov	r7, r3
 8004764:	688a      	ldr	r2, [r1, #8]
 8004766:	690b      	ldr	r3, [r1, #16]
 8004768:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800476c:	4293      	cmp	r3, r2
 800476e:	bfb8      	it	lt
 8004770:	4613      	movlt	r3, r2
 8004772:	f8c9 3000 	str.w	r3, [r9]
 8004776:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800477a:	4606      	mov	r6, r0
 800477c:	460c      	mov	r4, r1
 800477e:	b112      	cbz	r2, 8004786 <_printf_common+0x2a>
 8004780:	3301      	adds	r3, #1
 8004782:	f8c9 3000 	str.w	r3, [r9]
 8004786:	6823      	ldr	r3, [r4, #0]
 8004788:	0699      	lsls	r1, r3, #26
 800478a:	bf42      	ittt	mi
 800478c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004790:	3302      	addmi	r3, #2
 8004792:	f8c9 3000 	strmi.w	r3, [r9]
 8004796:	6825      	ldr	r5, [r4, #0]
 8004798:	f015 0506 	ands.w	r5, r5, #6
 800479c:	d107      	bne.n	80047ae <_printf_common+0x52>
 800479e:	f104 0a19 	add.w	sl, r4, #25
 80047a2:	68e3      	ldr	r3, [r4, #12]
 80047a4:	f8d9 2000 	ldr.w	r2, [r9]
 80047a8:	1a9b      	subs	r3, r3, r2
 80047aa:	42ab      	cmp	r3, r5
 80047ac:	dc28      	bgt.n	8004800 <_printf_common+0xa4>
 80047ae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80047b2:	6822      	ldr	r2, [r4, #0]
 80047b4:	3300      	adds	r3, #0
 80047b6:	bf18      	it	ne
 80047b8:	2301      	movne	r3, #1
 80047ba:	0692      	lsls	r2, r2, #26
 80047bc:	d42d      	bmi.n	800481a <_printf_common+0xbe>
 80047be:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047c2:	4639      	mov	r1, r7
 80047c4:	4630      	mov	r0, r6
 80047c6:	47c0      	blx	r8
 80047c8:	3001      	adds	r0, #1
 80047ca:	d020      	beq.n	800480e <_printf_common+0xb2>
 80047cc:	6823      	ldr	r3, [r4, #0]
 80047ce:	68e5      	ldr	r5, [r4, #12]
 80047d0:	f8d9 2000 	ldr.w	r2, [r9]
 80047d4:	f003 0306 	and.w	r3, r3, #6
 80047d8:	2b04      	cmp	r3, #4
 80047da:	bf08      	it	eq
 80047dc:	1aad      	subeq	r5, r5, r2
 80047de:	68a3      	ldr	r3, [r4, #8]
 80047e0:	6922      	ldr	r2, [r4, #16]
 80047e2:	bf0c      	ite	eq
 80047e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047e8:	2500      	movne	r5, #0
 80047ea:	4293      	cmp	r3, r2
 80047ec:	bfc4      	itt	gt
 80047ee:	1a9b      	subgt	r3, r3, r2
 80047f0:	18ed      	addgt	r5, r5, r3
 80047f2:	f04f 0900 	mov.w	r9, #0
 80047f6:	341a      	adds	r4, #26
 80047f8:	454d      	cmp	r5, r9
 80047fa:	d11a      	bne.n	8004832 <_printf_common+0xd6>
 80047fc:	2000      	movs	r0, #0
 80047fe:	e008      	b.n	8004812 <_printf_common+0xb6>
 8004800:	2301      	movs	r3, #1
 8004802:	4652      	mov	r2, sl
 8004804:	4639      	mov	r1, r7
 8004806:	4630      	mov	r0, r6
 8004808:	47c0      	blx	r8
 800480a:	3001      	adds	r0, #1
 800480c:	d103      	bne.n	8004816 <_printf_common+0xba>
 800480e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004816:	3501      	adds	r5, #1
 8004818:	e7c3      	b.n	80047a2 <_printf_common+0x46>
 800481a:	18e1      	adds	r1, r4, r3
 800481c:	1c5a      	adds	r2, r3, #1
 800481e:	2030      	movs	r0, #48	; 0x30
 8004820:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004824:	4422      	add	r2, r4
 8004826:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800482a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800482e:	3302      	adds	r3, #2
 8004830:	e7c5      	b.n	80047be <_printf_common+0x62>
 8004832:	2301      	movs	r3, #1
 8004834:	4622      	mov	r2, r4
 8004836:	4639      	mov	r1, r7
 8004838:	4630      	mov	r0, r6
 800483a:	47c0      	blx	r8
 800483c:	3001      	adds	r0, #1
 800483e:	d0e6      	beq.n	800480e <_printf_common+0xb2>
 8004840:	f109 0901 	add.w	r9, r9, #1
 8004844:	e7d8      	b.n	80047f8 <_printf_common+0x9c>
	...

08004848 <_printf_i>:
 8004848:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800484c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004850:	460c      	mov	r4, r1
 8004852:	7e09      	ldrb	r1, [r1, #24]
 8004854:	b085      	sub	sp, #20
 8004856:	296e      	cmp	r1, #110	; 0x6e
 8004858:	4617      	mov	r7, r2
 800485a:	4606      	mov	r6, r0
 800485c:	4698      	mov	r8, r3
 800485e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004860:	f000 80b3 	beq.w	80049ca <_printf_i+0x182>
 8004864:	d822      	bhi.n	80048ac <_printf_i+0x64>
 8004866:	2963      	cmp	r1, #99	; 0x63
 8004868:	d036      	beq.n	80048d8 <_printf_i+0x90>
 800486a:	d80a      	bhi.n	8004882 <_printf_i+0x3a>
 800486c:	2900      	cmp	r1, #0
 800486e:	f000 80b9 	beq.w	80049e4 <_printf_i+0x19c>
 8004872:	2958      	cmp	r1, #88	; 0x58
 8004874:	f000 8083 	beq.w	800497e <_printf_i+0x136>
 8004878:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800487c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004880:	e032      	b.n	80048e8 <_printf_i+0xa0>
 8004882:	2964      	cmp	r1, #100	; 0x64
 8004884:	d001      	beq.n	800488a <_printf_i+0x42>
 8004886:	2969      	cmp	r1, #105	; 0x69
 8004888:	d1f6      	bne.n	8004878 <_printf_i+0x30>
 800488a:	6820      	ldr	r0, [r4, #0]
 800488c:	6813      	ldr	r3, [r2, #0]
 800488e:	0605      	lsls	r5, r0, #24
 8004890:	f103 0104 	add.w	r1, r3, #4
 8004894:	d52a      	bpl.n	80048ec <_printf_i+0xa4>
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6011      	str	r1, [r2, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	da03      	bge.n	80048a6 <_printf_i+0x5e>
 800489e:	222d      	movs	r2, #45	; 0x2d
 80048a0:	425b      	negs	r3, r3
 80048a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80048a6:	486f      	ldr	r0, [pc, #444]	; (8004a64 <_printf_i+0x21c>)
 80048a8:	220a      	movs	r2, #10
 80048aa:	e039      	b.n	8004920 <_printf_i+0xd8>
 80048ac:	2973      	cmp	r1, #115	; 0x73
 80048ae:	f000 809d 	beq.w	80049ec <_printf_i+0x1a4>
 80048b2:	d808      	bhi.n	80048c6 <_printf_i+0x7e>
 80048b4:	296f      	cmp	r1, #111	; 0x6f
 80048b6:	d020      	beq.n	80048fa <_printf_i+0xb2>
 80048b8:	2970      	cmp	r1, #112	; 0x70
 80048ba:	d1dd      	bne.n	8004878 <_printf_i+0x30>
 80048bc:	6823      	ldr	r3, [r4, #0]
 80048be:	f043 0320 	orr.w	r3, r3, #32
 80048c2:	6023      	str	r3, [r4, #0]
 80048c4:	e003      	b.n	80048ce <_printf_i+0x86>
 80048c6:	2975      	cmp	r1, #117	; 0x75
 80048c8:	d017      	beq.n	80048fa <_printf_i+0xb2>
 80048ca:	2978      	cmp	r1, #120	; 0x78
 80048cc:	d1d4      	bne.n	8004878 <_printf_i+0x30>
 80048ce:	2378      	movs	r3, #120	; 0x78
 80048d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80048d4:	4864      	ldr	r0, [pc, #400]	; (8004a68 <_printf_i+0x220>)
 80048d6:	e055      	b.n	8004984 <_printf_i+0x13c>
 80048d8:	6813      	ldr	r3, [r2, #0]
 80048da:	1d19      	adds	r1, r3, #4
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	6011      	str	r1, [r2, #0]
 80048e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048e8:	2301      	movs	r3, #1
 80048ea:	e08c      	b.n	8004a06 <_printf_i+0x1be>
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	6011      	str	r1, [r2, #0]
 80048f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80048f4:	bf18      	it	ne
 80048f6:	b21b      	sxthne	r3, r3
 80048f8:	e7cf      	b.n	800489a <_printf_i+0x52>
 80048fa:	6813      	ldr	r3, [r2, #0]
 80048fc:	6825      	ldr	r5, [r4, #0]
 80048fe:	1d18      	adds	r0, r3, #4
 8004900:	6010      	str	r0, [r2, #0]
 8004902:	0628      	lsls	r0, r5, #24
 8004904:	d501      	bpl.n	800490a <_printf_i+0xc2>
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	e002      	b.n	8004910 <_printf_i+0xc8>
 800490a:	0668      	lsls	r0, r5, #25
 800490c:	d5fb      	bpl.n	8004906 <_printf_i+0xbe>
 800490e:	881b      	ldrh	r3, [r3, #0]
 8004910:	4854      	ldr	r0, [pc, #336]	; (8004a64 <_printf_i+0x21c>)
 8004912:	296f      	cmp	r1, #111	; 0x6f
 8004914:	bf14      	ite	ne
 8004916:	220a      	movne	r2, #10
 8004918:	2208      	moveq	r2, #8
 800491a:	2100      	movs	r1, #0
 800491c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004920:	6865      	ldr	r5, [r4, #4]
 8004922:	60a5      	str	r5, [r4, #8]
 8004924:	2d00      	cmp	r5, #0
 8004926:	f2c0 8095 	blt.w	8004a54 <_printf_i+0x20c>
 800492a:	6821      	ldr	r1, [r4, #0]
 800492c:	f021 0104 	bic.w	r1, r1, #4
 8004930:	6021      	str	r1, [r4, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d13d      	bne.n	80049b2 <_printf_i+0x16a>
 8004936:	2d00      	cmp	r5, #0
 8004938:	f040 808e 	bne.w	8004a58 <_printf_i+0x210>
 800493c:	4665      	mov	r5, ip
 800493e:	2a08      	cmp	r2, #8
 8004940:	d10b      	bne.n	800495a <_printf_i+0x112>
 8004942:	6823      	ldr	r3, [r4, #0]
 8004944:	07db      	lsls	r3, r3, #31
 8004946:	d508      	bpl.n	800495a <_printf_i+0x112>
 8004948:	6923      	ldr	r3, [r4, #16]
 800494a:	6862      	ldr	r2, [r4, #4]
 800494c:	429a      	cmp	r2, r3
 800494e:	bfde      	ittt	le
 8004950:	2330      	movle	r3, #48	; 0x30
 8004952:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004956:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800495a:	ebac 0305 	sub.w	r3, ip, r5
 800495e:	6123      	str	r3, [r4, #16]
 8004960:	f8cd 8000 	str.w	r8, [sp]
 8004964:	463b      	mov	r3, r7
 8004966:	aa03      	add	r2, sp, #12
 8004968:	4621      	mov	r1, r4
 800496a:	4630      	mov	r0, r6
 800496c:	f7ff fef6 	bl	800475c <_printf_common>
 8004970:	3001      	adds	r0, #1
 8004972:	d14d      	bne.n	8004a10 <_printf_i+0x1c8>
 8004974:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004978:	b005      	add	sp, #20
 800497a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800497e:	4839      	ldr	r0, [pc, #228]	; (8004a64 <_printf_i+0x21c>)
 8004980:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004984:	6813      	ldr	r3, [r2, #0]
 8004986:	6821      	ldr	r1, [r4, #0]
 8004988:	1d1d      	adds	r5, r3, #4
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6015      	str	r5, [r2, #0]
 800498e:	060a      	lsls	r2, r1, #24
 8004990:	d50b      	bpl.n	80049aa <_printf_i+0x162>
 8004992:	07ca      	lsls	r2, r1, #31
 8004994:	bf44      	itt	mi
 8004996:	f041 0120 	orrmi.w	r1, r1, #32
 800499a:	6021      	strmi	r1, [r4, #0]
 800499c:	b91b      	cbnz	r3, 80049a6 <_printf_i+0x15e>
 800499e:	6822      	ldr	r2, [r4, #0]
 80049a0:	f022 0220 	bic.w	r2, r2, #32
 80049a4:	6022      	str	r2, [r4, #0]
 80049a6:	2210      	movs	r2, #16
 80049a8:	e7b7      	b.n	800491a <_printf_i+0xd2>
 80049aa:	064d      	lsls	r5, r1, #25
 80049ac:	bf48      	it	mi
 80049ae:	b29b      	uxthmi	r3, r3
 80049b0:	e7ef      	b.n	8004992 <_printf_i+0x14a>
 80049b2:	4665      	mov	r5, ip
 80049b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80049b8:	fb02 3311 	mls	r3, r2, r1, r3
 80049bc:	5cc3      	ldrb	r3, [r0, r3]
 80049be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80049c2:	460b      	mov	r3, r1
 80049c4:	2900      	cmp	r1, #0
 80049c6:	d1f5      	bne.n	80049b4 <_printf_i+0x16c>
 80049c8:	e7b9      	b.n	800493e <_printf_i+0xf6>
 80049ca:	6813      	ldr	r3, [r2, #0]
 80049cc:	6825      	ldr	r5, [r4, #0]
 80049ce:	6961      	ldr	r1, [r4, #20]
 80049d0:	1d18      	adds	r0, r3, #4
 80049d2:	6010      	str	r0, [r2, #0]
 80049d4:	0628      	lsls	r0, r5, #24
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	d501      	bpl.n	80049de <_printf_i+0x196>
 80049da:	6019      	str	r1, [r3, #0]
 80049dc:	e002      	b.n	80049e4 <_printf_i+0x19c>
 80049de:	066a      	lsls	r2, r5, #25
 80049e0:	d5fb      	bpl.n	80049da <_printf_i+0x192>
 80049e2:	8019      	strh	r1, [r3, #0]
 80049e4:	2300      	movs	r3, #0
 80049e6:	6123      	str	r3, [r4, #16]
 80049e8:	4665      	mov	r5, ip
 80049ea:	e7b9      	b.n	8004960 <_printf_i+0x118>
 80049ec:	6813      	ldr	r3, [r2, #0]
 80049ee:	1d19      	adds	r1, r3, #4
 80049f0:	6011      	str	r1, [r2, #0]
 80049f2:	681d      	ldr	r5, [r3, #0]
 80049f4:	6862      	ldr	r2, [r4, #4]
 80049f6:	2100      	movs	r1, #0
 80049f8:	4628      	mov	r0, r5
 80049fa:	f7fb fbf1 	bl	80001e0 <memchr>
 80049fe:	b108      	cbz	r0, 8004a04 <_printf_i+0x1bc>
 8004a00:	1b40      	subs	r0, r0, r5
 8004a02:	6060      	str	r0, [r4, #4]
 8004a04:	6863      	ldr	r3, [r4, #4]
 8004a06:	6123      	str	r3, [r4, #16]
 8004a08:	2300      	movs	r3, #0
 8004a0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a0e:	e7a7      	b.n	8004960 <_printf_i+0x118>
 8004a10:	6923      	ldr	r3, [r4, #16]
 8004a12:	462a      	mov	r2, r5
 8004a14:	4639      	mov	r1, r7
 8004a16:	4630      	mov	r0, r6
 8004a18:	47c0      	blx	r8
 8004a1a:	3001      	adds	r0, #1
 8004a1c:	d0aa      	beq.n	8004974 <_printf_i+0x12c>
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	079b      	lsls	r3, r3, #30
 8004a22:	d413      	bmi.n	8004a4c <_printf_i+0x204>
 8004a24:	68e0      	ldr	r0, [r4, #12]
 8004a26:	9b03      	ldr	r3, [sp, #12]
 8004a28:	4298      	cmp	r0, r3
 8004a2a:	bfb8      	it	lt
 8004a2c:	4618      	movlt	r0, r3
 8004a2e:	e7a3      	b.n	8004978 <_printf_i+0x130>
 8004a30:	2301      	movs	r3, #1
 8004a32:	464a      	mov	r2, r9
 8004a34:	4639      	mov	r1, r7
 8004a36:	4630      	mov	r0, r6
 8004a38:	47c0      	blx	r8
 8004a3a:	3001      	adds	r0, #1
 8004a3c:	d09a      	beq.n	8004974 <_printf_i+0x12c>
 8004a3e:	3501      	adds	r5, #1
 8004a40:	68e3      	ldr	r3, [r4, #12]
 8004a42:	9a03      	ldr	r2, [sp, #12]
 8004a44:	1a9b      	subs	r3, r3, r2
 8004a46:	42ab      	cmp	r3, r5
 8004a48:	dcf2      	bgt.n	8004a30 <_printf_i+0x1e8>
 8004a4a:	e7eb      	b.n	8004a24 <_printf_i+0x1dc>
 8004a4c:	2500      	movs	r5, #0
 8004a4e:	f104 0919 	add.w	r9, r4, #25
 8004a52:	e7f5      	b.n	8004a40 <_printf_i+0x1f8>
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1ac      	bne.n	80049b2 <_printf_i+0x16a>
 8004a58:	7803      	ldrb	r3, [r0, #0]
 8004a5a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a62:	e76c      	b.n	800493e <_printf_i+0xf6>
 8004a64:	08008756 	.word	0x08008756
 8004a68:	08008767 	.word	0x08008767

08004a6c <_scanf_float>:
 8004a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a70:	469a      	mov	sl, r3
 8004a72:	688b      	ldr	r3, [r1, #8]
 8004a74:	4616      	mov	r6, r2
 8004a76:	1e5a      	subs	r2, r3, #1
 8004a78:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004a7c:	b087      	sub	sp, #28
 8004a7e:	bf83      	ittte	hi
 8004a80:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8004a84:	189b      	addhi	r3, r3, r2
 8004a86:	9301      	strhi	r3, [sp, #4]
 8004a88:	2300      	movls	r3, #0
 8004a8a:	bf86      	itte	hi
 8004a8c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004a90:	608b      	strhi	r3, [r1, #8]
 8004a92:	9301      	strls	r3, [sp, #4]
 8004a94:	680b      	ldr	r3, [r1, #0]
 8004a96:	4688      	mov	r8, r1
 8004a98:	f04f 0b00 	mov.w	fp, #0
 8004a9c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004aa0:	f848 3b1c 	str.w	r3, [r8], #28
 8004aa4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8004aa8:	4607      	mov	r7, r0
 8004aaa:	460c      	mov	r4, r1
 8004aac:	4645      	mov	r5, r8
 8004aae:	465a      	mov	r2, fp
 8004ab0:	46d9      	mov	r9, fp
 8004ab2:	f8cd b008 	str.w	fp, [sp, #8]
 8004ab6:	68a1      	ldr	r1, [r4, #8]
 8004ab8:	b181      	cbz	r1, 8004adc <_scanf_float+0x70>
 8004aba:	6833      	ldr	r3, [r6, #0]
 8004abc:	781b      	ldrb	r3, [r3, #0]
 8004abe:	2b49      	cmp	r3, #73	; 0x49
 8004ac0:	d071      	beq.n	8004ba6 <_scanf_float+0x13a>
 8004ac2:	d84d      	bhi.n	8004b60 <_scanf_float+0xf4>
 8004ac4:	2b39      	cmp	r3, #57	; 0x39
 8004ac6:	d840      	bhi.n	8004b4a <_scanf_float+0xde>
 8004ac8:	2b31      	cmp	r3, #49	; 0x31
 8004aca:	f080 8088 	bcs.w	8004bde <_scanf_float+0x172>
 8004ace:	2b2d      	cmp	r3, #45	; 0x2d
 8004ad0:	f000 8090 	beq.w	8004bf4 <_scanf_float+0x188>
 8004ad4:	d815      	bhi.n	8004b02 <_scanf_float+0x96>
 8004ad6:	2b2b      	cmp	r3, #43	; 0x2b
 8004ad8:	f000 808c 	beq.w	8004bf4 <_scanf_float+0x188>
 8004adc:	f1b9 0f00 	cmp.w	r9, #0
 8004ae0:	d003      	beq.n	8004aea <_scanf_float+0x7e>
 8004ae2:	6823      	ldr	r3, [r4, #0]
 8004ae4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ae8:	6023      	str	r3, [r4, #0]
 8004aea:	3a01      	subs	r2, #1
 8004aec:	2a01      	cmp	r2, #1
 8004aee:	f200 80ea 	bhi.w	8004cc6 <_scanf_float+0x25a>
 8004af2:	4545      	cmp	r5, r8
 8004af4:	f200 80dc 	bhi.w	8004cb0 <_scanf_float+0x244>
 8004af8:	2601      	movs	r6, #1
 8004afa:	4630      	mov	r0, r6
 8004afc:	b007      	add	sp, #28
 8004afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b02:	2b2e      	cmp	r3, #46	; 0x2e
 8004b04:	f000 809f 	beq.w	8004c46 <_scanf_float+0x1da>
 8004b08:	2b30      	cmp	r3, #48	; 0x30
 8004b0a:	d1e7      	bne.n	8004adc <_scanf_float+0x70>
 8004b0c:	6820      	ldr	r0, [r4, #0]
 8004b0e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8004b12:	d064      	beq.n	8004bde <_scanf_float+0x172>
 8004b14:	9b01      	ldr	r3, [sp, #4]
 8004b16:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8004b1a:	6020      	str	r0, [r4, #0]
 8004b1c:	f109 0901 	add.w	r9, r9, #1
 8004b20:	b11b      	cbz	r3, 8004b2a <_scanf_float+0xbe>
 8004b22:	3b01      	subs	r3, #1
 8004b24:	3101      	adds	r1, #1
 8004b26:	9301      	str	r3, [sp, #4]
 8004b28:	60a1      	str	r1, [r4, #8]
 8004b2a:	68a3      	ldr	r3, [r4, #8]
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	60a3      	str	r3, [r4, #8]
 8004b30:	6923      	ldr	r3, [r4, #16]
 8004b32:	3301      	adds	r3, #1
 8004b34:	6123      	str	r3, [r4, #16]
 8004b36:	6873      	ldr	r3, [r6, #4]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	6073      	str	r3, [r6, #4]
 8004b3e:	f340 80ac 	ble.w	8004c9a <_scanf_float+0x22e>
 8004b42:	6833      	ldr	r3, [r6, #0]
 8004b44:	3301      	adds	r3, #1
 8004b46:	6033      	str	r3, [r6, #0]
 8004b48:	e7b5      	b.n	8004ab6 <_scanf_float+0x4a>
 8004b4a:	2b45      	cmp	r3, #69	; 0x45
 8004b4c:	f000 8085 	beq.w	8004c5a <_scanf_float+0x1ee>
 8004b50:	2b46      	cmp	r3, #70	; 0x46
 8004b52:	d06a      	beq.n	8004c2a <_scanf_float+0x1be>
 8004b54:	2b41      	cmp	r3, #65	; 0x41
 8004b56:	d1c1      	bne.n	8004adc <_scanf_float+0x70>
 8004b58:	2a01      	cmp	r2, #1
 8004b5a:	d1bf      	bne.n	8004adc <_scanf_float+0x70>
 8004b5c:	2202      	movs	r2, #2
 8004b5e:	e046      	b.n	8004bee <_scanf_float+0x182>
 8004b60:	2b65      	cmp	r3, #101	; 0x65
 8004b62:	d07a      	beq.n	8004c5a <_scanf_float+0x1ee>
 8004b64:	d818      	bhi.n	8004b98 <_scanf_float+0x12c>
 8004b66:	2b54      	cmp	r3, #84	; 0x54
 8004b68:	d066      	beq.n	8004c38 <_scanf_float+0x1cc>
 8004b6a:	d811      	bhi.n	8004b90 <_scanf_float+0x124>
 8004b6c:	2b4e      	cmp	r3, #78	; 0x4e
 8004b6e:	d1b5      	bne.n	8004adc <_scanf_float+0x70>
 8004b70:	2a00      	cmp	r2, #0
 8004b72:	d146      	bne.n	8004c02 <_scanf_float+0x196>
 8004b74:	f1b9 0f00 	cmp.w	r9, #0
 8004b78:	d145      	bne.n	8004c06 <_scanf_float+0x19a>
 8004b7a:	6821      	ldr	r1, [r4, #0]
 8004b7c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004b80:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004b84:	d13f      	bne.n	8004c06 <_scanf_float+0x19a>
 8004b86:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004b8a:	6021      	str	r1, [r4, #0]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	e02e      	b.n	8004bee <_scanf_float+0x182>
 8004b90:	2b59      	cmp	r3, #89	; 0x59
 8004b92:	d01e      	beq.n	8004bd2 <_scanf_float+0x166>
 8004b94:	2b61      	cmp	r3, #97	; 0x61
 8004b96:	e7de      	b.n	8004b56 <_scanf_float+0xea>
 8004b98:	2b6e      	cmp	r3, #110	; 0x6e
 8004b9a:	d0e9      	beq.n	8004b70 <_scanf_float+0x104>
 8004b9c:	d815      	bhi.n	8004bca <_scanf_float+0x15e>
 8004b9e:	2b66      	cmp	r3, #102	; 0x66
 8004ba0:	d043      	beq.n	8004c2a <_scanf_float+0x1be>
 8004ba2:	2b69      	cmp	r3, #105	; 0x69
 8004ba4:	d19a      	bne.n	8004adc <_scanf_float+0x70>
 8004ba6:	f1bb 0f00 	cmp.w	fp, #0
 8004baa:	d138      	bne.n	8004c1e <_scanf_float+0x1b2>
 8004bac:	f1b9 0f00 	cmp.w	r9, #0
 8004bb0:	d197      	bne.n	8004ae2 <_scanf_float+0x76>
 8004bb2:	6821      	ldr	r1, [r4, #0]
 8004bb4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004bb8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004bbc:	d195      	bne.n	8004aea <_scanf_float+0x7e>
 8004bbe:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004bc2:	6021      	str	r1, [r4, #0]
 8004bc4:	f04f 0b01 	mov.w	fp, #1
 8004bc8:	e011      	b.n	8004bee <_scanf_float+0x182>
 8004bca:	2b74      	cmp	r3, #116	; 0x74
 8004bcc:	d034      	beq.n	8004c38 <_scanf_float+0x1cc>
 8004bce:	2b79      	cmp	r3, #121	; 0x79
 8004bd0:	d184      	bne.n	8004adc <_scanf_float+0x70>
 8004bd2:	f1bb 0f07 	cmp.w	fp, #7
 8004bd6:	d181      	bne.n	8004adc <_scanf_float+0x70>
 8004bd8:	f04f 0b08 	mov.w	fp, #8
 8004bdc:	e007      	b.n	8004bee <_scanf_float+0x182>
 8004bde:	eb12 0f0b 	cmn.w	r2, fp
 8004be2:	f47f af7b 	bne.w	8004adc <_scanf_float+0x70>
 8004be6:	6821      	ldr	r1, [r4, #0]
 8004be8:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8004bec:	6021      	str	r1, [r4, #0]
 8004bee:	702b      	strb	r3, [r5, #0]
 8004bf0:	3501      	adds	r5, #1
 8004bf2:	e79a      	b.n	8004b2a <_scanf_float+0xbe>
 8004bf4:	6821      	ldr	r1, [r4, #0]
 8004bf6:	0608      	lsls	r0, r1, #24
 8004bf8:	f57f af70 	bpl.w	8004adc <_scanf_float+0x70>
 8004bfc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004c00:	e7f4      	b.n	8004bec <_scanf_float+0x180>
 8004c02:	2a02      	cmp	r2, #2
 8004c04:	d047      	beq.n	8004c96 <_scanf_float+0x22a>
 8004c06:	f1bb 0f01 	cmp.w	fp, #1
 8004c0a:	d003      	beq.n	8004c14 <_scanf_float+0x1a8>
 8004c0c:	f1bb 0f04 	cmp.w	fp, #4
 8004c10:	f47f af64 	bne.w	8004adc <_scanf_float+0x70>
 8004c14:	f10b 0b01 	add.w	fp, fp, #1
 8004c18:	fa5f fb8b 	uxtb.w	fp, fp
 8004c1c:	e7e7      	b.n	8004bee <_scanf_float+0x182>
 8004c1e:	f1bb 0f03 	cmp.w	fp, #3
 8004c22:	d0f7      	beq.n	8004c14 <_scanf_float+0x1a8>
 8004c24:	f1bb 0f05 	cmp.w	fp, #5
 8004c28:	e7f2      	b.n	8004c10 <_scanf_float+0x1a4>
 8004c2a:	f1bb 0f02 	cmp.w	fp, #2
 8004c2e:	f47f af55 	bne.w	8004adc <_scanf_float+0x70>
 8004c32:	f04f 0b03 	mov.w	fp, #3
 8004c36:	e7da      	b.n	8004bee <_scanf_float+0x182>
 8004c38:	f1bb 0f06 	cmp.w	fp, #6
 8004c3c:	f47f af4e 	bne.w	8004adc <_scanf_float+0x70>
 8004c40:	f04f 0b07 	mov.w	fp, #7
 8004c44:	e7d3      	b.n	8004bee <_scanf_float+0x182>
 8004c46:	6821      	ldr	r1, [r4, #0]
 8004c48:	0588      	lsls	r0, r1, #22
 8004c4a:	f57f af47 	bpl.w	8004adc <_scanf_float+0x70>
 8004c4e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004c52:	6021      	str	r1, [r4, #0]
 8004c54:	f8cd 9008 	str.w	r9, [sp, #8]
 8004c58:	e7c9      	b.n	8004bee <_scanf_float+0x182>
 8004c5a:	6821      	ldr	r1, [r4, #0]
 8004c5c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8004c60:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8004c64:	d006      	beq.n	8004c74 <_scanf_float+0x208>
 8004c66:	0548      	lsls	r0, r1, #21
 8004c68:	f57f af38 	bpl.w	8004adc <_scanf_float+0x70>
 8004c6c:	f1b9 0f00 	cmp.w	r9, #0
 8004c70:	f43f af3b 	beq.w	8004aea <_scanf_float+0x7e>
 8004c74:	0588      	lsls	r0, r1, #22
 8004c76:	bf58      	it	pl
 8004c78:	9802      	ldrpl	r0, [sp, #8]
 8004c7a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004c7e:	bf58      	it	pl
 8004c80:	eba9 0000 	subpl.w	r0, r9, r0
 8004c84:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8004c88:	bf58      	it	pl
 8004c8a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8004c8e:	6021      	str	r1, [r4, #0]
 8004c90:	f04f 0900 	mov.w	r9, #0
 8004c94:	e7ab      	b.n	8004bee <_scanf_float+0x182>
 8004c96:	2203      	movs	r2, #3
 8004c98:	e7a9      	b.n	8004bee <_scanf_float+0x182>
 8004c9a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004c9e:	9205      	str	r2, [sp, #20]
 8004ca0:	4631      	mov	r1, r6
 8004ca2:	4638      	mov	r0, r7
 8004ca4:	4798      	blx	r3
 8004ca6:	9a05      	ldr	r2, [sp, #20]
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	f43f af04 	beq.w	8004ab6 <_scanf_float+0x4a>
 8004cae:	e715      	b.n	8004adc <_scanf_float+0x70>
 8004cb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004cb4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004cb8:	4632      	mov	r2, r6
 8004cba:	4638      	mov	r0, r7
 8004cbc:	4798      	blx	r3
 8004cbe:	6923      	ldr	r3, [r4, #16]
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	6123      	str	r3, [r4, #16]
 8004cc4:	e715      	b.n	8004af2 <_scanf_float+0x86>
 8004cc6:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8004cca:	2b06      	cmp	r3, #6
 8004ccc:	d80a      	bhi.n	8004ce4 <_scanf_float+0x278>
 8004cce:	f1bb 0f02 	cmp.w	fp, #2
 8004cd2:	d968      	bls.n	8004da6 <_scanf_float+0x33a>
 8004cd4:	f1ab 0b03 	sub.w	fp, fp, #3
 8004cd8:	fa5f fb8b 	uxtb.w	fp, fp
 8004cdc:	eba5 0b0b 	sub.w	fp, r5, fp
 8004ce0:	455d      	cmp	r5, fp
 8004ce2:	d14b      	bne.n	8004d7c <_scanf_float+0x310>
 8004ce4:	6823      	ldr	r3, [r4, #0]
 8004ce6:	05da      	lsls	r2, r3, #23
 8004ce8:	d51f      	bpl.n	8004d2a <_scanf_float+0x2be>
 8004cea:	055b      	lsls	r3, r3, #21
 8004cec:	d468      	bmi.n	8004dc0 <_scanf_float+0x354>
 8004cee:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004cf2:	6923      	ldr	r3, [r4, #16]
 8004cf4:	2965      	cmp	r1, #101	; 0x65
 8004cf6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004cfa:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8004cfe:	6123      	str	r3, [r4, #16]
 8004d00:	d00d      	beq.n	8004d1e <_scanf_float+0x2b2>
 8004d02:	2945      	cmp	r1, #69	; 0x45
 8004d04:	d00b      	beq.n	8004d1e <_scanf_float+0x2b2>
 8004d06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004d0a:	4632      	mov	r2, r6
 8004d0c:	4638      	mov	r0, r7
 8004d0e:	4798      	blx	r3
 8004d10:	6923      	ldr	r3, [r4, #16]
 8004d12:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8004d16:	3b01      	subs	r3, #1
 8004d18:	f1a5 0b02 	sub.w	fp, r5, #2
 8004d1c:	6123      	str	r3, [r4, #16]
 8004d1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004d22:	4632      	mov	r2, r6
 8004d24:	4638      	mov	r0, r7
 8004d26:	4798      	blx	r3
 8004d28:	465d      	mov	r5, fp
 8004d2a:	6826      	ldr	r6, [r4, #0]
 8004d2c:	f016 0610 	ands.w	r6, r6, #16
 8004d30:	d17a      	bne.n	8004e28 <_scanf_float+0x3bc>
 8004d32:	702e      	strb	r6, [r5, #0]
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d3e:	d142      	bne.n	8004dc6 <_scanf_float+0x35a>
 8004d40:	9b02      	ldr	r3, [sp, #8]
 8004d42:	eba9 0303 	sub.w	r3, r9, r3
 8004d46:	425a      	negs	r2, r3
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d149      	bne.n	8004de0 <_scanf_float+0x374>
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	4641      	mov	r1, r8
 8004d50:	4638      	mov	r0, r7
 8004d52:	f000 ff21 	bl	8005b98 <_strtod_r>
 8004d56:	6825      	ldr	r5, [r4, #0]
 8004d58:	f8da 3000 	ldr.w	r3, [sl]
 8004d5c:	f015 0f02 	tst.w	r5, #2
 8004d60:	f103 0204 	add.w	r2, r3, #4
 8004d64:	ec59 8b10 	vmov	r8, r9, d0
 8004d68:	f8ca 2000 	str.w	r2, [sl]
 8004d6c:	d043      	beq.n	8004df6 <_scanf_float+0x38a>
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	e9c3 8900 	strd	r8, r9, [r3]
 8004d74:	68e3      	ldr	r3, [r4, #12]
 8004d76:	3301      	adds	r3, #1
 8004d78:	60e3      	str	r3, [r4, #12]
 8004d7a:	e6be      	b.n	8004afa <_scanf_float+0x8e>
 8004d7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004d80:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004d84:	4632      	mov	r2, r6
 8004d86:	4638      	mov	r0, r7
 8004d88:	4798      	blx	r3
 8004d8a:	6923      	ldr	r3, [r4, #16]
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	6123      	str	r3, [r4, #16]
 8004d90:	e7a6      	b.n	8004ce0 <_scanf_float+0x274>
 8004d92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004d96:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004d9a:	4632      	mov	r2, r6
 8004d9c:	4638      	mov	r0, r7
 8004d9e:	4798      	blx	r3
 8004da0:	6923      	ldr	r3, [r4, #16]
 8004da2:	3b01      	subs	r3, #1
 8004da4:	6123      	str	r3, [r4, #16]
 8004da6:	4545      	cmp	r5, r8
 8004da8:	d8f3      	bhi.n	8004d92 <_scanf_float+0x326>
 8004daa:	e6a5      	b.n	8004af8 <_scanf_float+0x8c>
 8004dac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004db0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004db4:	4632      	mov	r2, r6
 8004db6:	4638      	mov	r0, r7
 8004db8:	4798      	blx	r3
 8004dba:	6923      	ldr	r3, [r4, #16]
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	6123      	str	r3, [r4, #16]
 8004dc0:	4545      	cmp	r5, r8
 8004dc2:	d8f3      	bhi.n	8004dac <_scanf_float+0x340>
 8004dc4:	e698      	b.n	8004af8 <_scanf_float+0x8c>
 8004dc6:	9b03      	ldr	r3, [sp, #12]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0bf      	beq.n	8004d4c <_scanf_float+0x2e0>
 8004dcc:	9904      	ldr	r1, [sp, #16]
 8004dce:	230a      	movs	r3, #10
 8004dd0:	4632      	mov	r2, r6
 8004dd2:	3101      	adds	r1, #1
 8004dd4:	4638      	mov	r0, r7
 8004dd6:	f000 ff6b 	bl	8005cb0 <_strtol_r>
 8004dda:	9b03      	ldr	r3, [sp, #12]
 8004ddc:	9d04      	ldr	r5, [sp, #16]
 8004dde:	1ac2      	subs	r2, r0, r3
 8004de0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004de4:	429d      	cmp	r5, r3
 8004de6:	bf28      	it	cs
 8004de8:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8004dec:	490f      	ldr	r1, [pc, #60]	; (8004e2c <_scanf_float+0x3c0>)
 8004dee:	4628      	mov	r0, r5
 8004df0:	f000 f8a0 	bl	8004f34 <siprintf>
 8004df4:	e7aa      	b.n	8004d4c <_scanf_float+0x2e0>
 8004df6:	f015 0504 	ands.w	r5, r5, #4
 8004dfa:	d1b8      	bne.n	8004d6e <_scanf_float+0x302>
 8004dfc:	681f      	ldr	r7, [r3, #0]
 8004dfe:	ee10 2a10 	vmov	r2, s0
 8004e02:	464b      	mov	r3, r9
 8004e04:	ee10 0a10 	vmov	r0, s0
 8004e08:	4649      	mov	r1, r9
 8004e0a:	f7fb fe8f 	bl	8000b2c <__aeabi_dcmpun>
 8004e0e:	b128      	cbz	r0, 8004e1c <_scanf_float+0x3b0>
 8004e10:	4628      	mov	r0, r5
 8004e12:	f000 f889 	bl	8004f28 <nanf>
 8004e16:	ed87 0a00 	vstr	s0, [r7]
 8004e1a:	e7ab      	b.n	8004d74 <_scanf_float+0x308>
 8004e1c:	4640      	mov	r0, r8
 8004e1e:	4649      	mov	r1, r9
 8004e20:	f7fb fee2 	bl	8000be8 <__aeabi_d2f>
 8004e24:	6038      	str	r0, [r7, #0]
 8004e26:	e7a5      	b.n	8004d74 <_scanf_float+0x308>
 8004e28:	2600      	movs	r6, #0
 8004e2a:	e666      	b.n	8004afa <_scanf_float+0x8e>
 8004e2c:	08008778 	.word	0x08008778

08004e30 <iprintf>:
 8004e30:	b40f      	push	{r0, r1, r2, r3}
 8004e32:	4b0a      	ldr	r3, [pc, #40]	; (8004e5c <iprintf+0x2c>)
 8004e34:	b513      	push	{r0, r1, r4, lr}
 8004e36:	681c      	ldr	r4, [r3, #0]
 8004e38:	b124      	cbz	r4, 8004e44 <iprintf+0x14>
 8004e3a:	69a3      	ldr	r3, [r4, #24]
 8004e3c:	b913      	cbnz	r3, 8004e44 <iprintf+0x14>
 8004e3e:	4620      	mov	r0, r4
 8004e40:	f001 ff3e 	bl	8006cc0 <__sinit>
 8004e44:	ab05      	add	r3, sp, #20
 8004e46:	9a04      	ldr	r2, [sp, #16]
 8004e48:	68a1      	ldr	r1, [r4, #8]
 8004e4a:	9301      	str	r3, [sp, #4]
 8004e4c:	4620      	mov	r0, r4
 8004e4e:	f003 f9ab 	bl	80081a8 <_vfiprintf_r>
 8004e52:	b002      	add	sp, #8
 8004e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e58:	b004      	add	sp, #16
 8004e5a:	4770      	bx	lr
 8004e5c:	2000000c 	.word	0x2000000c

08004e60 <_puts_r>:
 8004e60:	b570      	push	{r4, r5, r6, lr}
 8004e62:	460e      	mov	r6, r1
 8004e64:	4605      	mov	r5, r0
 8004e66:	b118      	cbz	r0, 8004e70 <_puts_r+0x10>
 8004e68:	6983      	ldr	r3, [r0, #24]
 8004e6a:	b90b      	cbnz	r3, 8004e70 <_puts_r+0x10>
 8004e6c:	f001 ff28 	bl	8006cc0 <__sinit>
 8004e70:	69ab      	ldr	r3, [r5, #24]
 8004e72:	68ac      	ldr	r4, [r5, #8]
 8004e74:	b913      	cbnz	r3, 8004e7c <_puts_r+0x1c>
 8004e76:	4628      	mov	r0, r5
 8004e78:	f001 ff22 	bl	8006cc0 <__sinit>
 8004e7c:	4b23      	ldr	r3, [pc, #140]	; (8004f0c <_puts_r+0xac>)
 8004e7e:	429c      	cmp	r4, r3
 8004e80:	d117      	bne.n	8004eb2 <_puts_r+0x52>
 8004e82:	686c      	ldr	r4, [r5, #4]
 8004e84:	89a3      	ldrh	r3, [r4, #12]
 8004e86:	071b      	lsls	r3, r3, #28
 8004e88:	d51d      	bpl.n	8004ec6 <_puts_r+0x66>
 8004e8a:	6923      	ldr	r3, [r4, #16]
 8004e8c:	b1db      	cbz	r3, 8004ec6 <_puts_r+0x66>
 8004e8e:	3e01      	subs	r6, #1
 8004e90:	68a3      	ldr	r3, [r4, #8]
 8004e92:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004e96:	3b01      	subs	r3, #1
 8004e98:	60a3      	str	r3, [r4, #8]
 8004e9a:	b9e9      	cbnz	r1, 8004ed8 <_puts_r+0x78>
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	da2e      	bge.n	8004efe <_puts_r+0x9e>
 8004ea0:	4622      	mov	r2, r4
 8004ea2:	210a      	movs	r1, #10
 8004ea4:	4628      	mov	r0, r5
 8004ea6:	f000 ff15 	bl	8005cd4 <__swbuf_r>
 8004eaa:	3001      	adds	r0, #1
 8004eac:	d011      	beq.n	8004ed2 <_puts_r+0x72>
 8004eae:	200a      	movs	r0, #10
 8004eb0:	e011      	b.n	8004ed6 <_puts_r+0x76>
 8004eb2:	4b17      	ldr	r3, [pc, #92]	; (8004f10 <_puts_r+0xb0>)
 8004eb4:	429c      	cmp	r4, r3
 8004eb6:	d101      	bne.n	8004ebc <_puts_r+0x5c>
 8004eb8:	68ac      	ldr	r4, [r5, #8]
 8004eba:	e7e3      	b.n	8004e84 <_puts_r+0x24>
 8004ebc:	4b15      	ldr	r3, [pc, #84]	; (8004f14 <_puts_r+0xb4>)
 8004ebe:	429c      	cmp	r4, r3
 8004ec0:	bf08      	it	eq
 8004ec2:	68ec      	ldreq	r4, [r5, #12]
 8004ec4:	e7de      	b.n	8004e84 <_puts_r+0x24>
 8004ec6:	4621      	mov	r1, r4
 8004ec8:	4628      	mov	r0, r5
 8004eca:	f000 ff55 	bl	8005d78 <__swsetup_r>
 8004ece:	2800      	cmp	r0, #0
 8004ed0:	d0dd      	beq.n	8004e8e <_puts_r+0x2e>
 8004ed2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ed6:	bd70      	pop	{r4, r5, r6, pc}
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	da04      	bge.n	8004ee6 <_puts_r+0x86>
 8004edc:	69a2      	ldr	r2, [r4, #24]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	dc06      	bgt.n	8004ef0 <_puts_r+0x90>
 8004ee2:	290a      	cmp	r1, #10
 8004ee4:	d004      	beq.n	8004ef0 <_puts_r+0x90>
 8004ee6:	6823      	ldr	r3, [r4, #0]
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	6022      	str	r2, [r4, #0]
 8004eec:	7019      	strb	r1, [r3, #0]
 8004eee:	e7cf      	b.n	8004e90 <_puts_r+0x30>
 8004ef0:	4622      	mov	r2, r4
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	f000 feee 	bl	8005cd4 <__swbuf_r>
 8004ef8:	3001      	adds	r0, #1
 8004efa:	d1c9      	bne.n	8004e90 <_puts_r+0x30>
 8004efc:	e7e9      	b.n	8004ed2 <_puts_r+0x72>
 8004efe:	6823      	ldr	r3, [r4, #0]
 8004f00:	200a      	movs	r0, #10
 8004f02:	1c5a      	adds	r2, r3, #1
 8004f04:	6022      	str	r2, [r4, #0]
 8004f06:	7018      	strb	r0, [r3, #0]
 8004f08:	e7e5      	b.n	8004ed6 <_puts_r+0x76>
 8004f0a:	bf00      	nop
 8004f0c:	08008800 	.word	0x08008800
 8004f10:	08008820 	.word	0x08008820
 8004f14:	080087e0 	.word	0x080087e0

08004f18 <puts>:
 8004f18:	4b02      	ldr	r3, [pc, #8]	; (8004f24 <puts+0xc>)
 8004f1a:	4601      	mov	r1, r0
 8004f1c:	6818      	ldr	r0, [r3, #0]
 8004f1e:	f7ff bf9f 	b.w	8004e60 <_puts_r>
 8004f22:	bf00      	nop
 8004f24:	2000000c 	.word	0x2000000c

08004f28 <nanf>:
 8004f28:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004f30 <nanf+0x8>
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	7fc00000 	.word	0x7fc00000

08004f34 <siprintf>:
 8004f34:	b40e      	push	{r1, r2, r3}
 8004f36:	b500      	push	{lr}
 8004f38:	b09c      	sub	sp, #112	; 0x70
 8004f3a:	ab1d      	add	r3, sp, #116	; 0x74
 8004f3c:	9002      	str	r0, [sp, #8]
 8004f3e:	9006      	str	r0, [sp, #24]
 8004f40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004f44:	4809      	ldr	r0, [pc, #36]	; (8004f6c <siprintf+0x38>)
 8004f46:	9107      	str	r1, [sp, #28]
 8004f48:	9104      	str	r1, [sp, #16]
 8004f4a:	4909      	ldr	r1, [pc, #36]	; (8004f70 <siprintf+0x3c>)
 8004f4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f50:	9105      	str	r1, [sp, #20]
 8004f52:	6800      	ldr	r0, [r0, #0]
 8004f54:	9301      	str	r3, [sp, #4]
 8004f56:	a902      	add	r1, sp, #8
 8004f58:	f003 f804 	bl	8007f64 <_svfiprintf_r>
 8004f5c:	9b02      	ldr	r3, [sp, #8]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	701a      	strb	r2, [r3, #0]
 8004f62:	b01c      	add	sp, #112	; 0x70
 8004f64:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f68:	b003      	add	sp, #12
 8004f6a:	4770      	bx	lr
 8004f6c:	2000000c 	.word	0x2000000c
 8004f70:	ffff0208 	.word	0xffff0208

08004f74 <sulp>:
 8004f74:	b570      	push	{r4, r5, r6, lr}
 8004f76:	4604      	mov	r4, r0
 8004f78:	460d      	mov	r5, r1
 8004f7a:	ec45 4b10 	vmov	d0, r4, r5
 8004f7e:	4616      	mov	r6, r2
 8004f80:	f002 fdac 	bl	8007adc <__ulp>
 8004f84:	ec51 0b10 	vmov	r0, r1, d0
 8004f88:	b17e      	cbz	r6, 8004faa <sulp+0x36>
 8004f8a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004f8e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	dd09      	ble.n	8004faa <sulp+0x36>
 8004f96:	051b      	lsls	r3, r3, #20
 8004f98:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004f9c:	2400      	movs	r4, #0
 8004f9e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004fa2:	4622      	mov	r2, r4
 8004fa4:	462b      	mov	r3, r5
 8004fa6:	f7fb fb27 	bl	80005f8 <__aeabi_dmul>
 8004faa:	bd70      	pop	{r4, r5, r6, pc}
 8004fac:	0000      	movs	r0, r0
	...

08004fb0 <_strtod_l>:
 8004fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	461f      	mov	r7, r3
 8004fb6:	b0a1      	sub	sp, #132	; 0x84
 8004fb8:	2300      	movs	r3, #0
 8004fba:	4681      	mov	r9, r0
 8004fbc:	4638      	mov	r0, r7
 8004fbe:	460e      	mov	r6, r1
 8004fc0:	9217      	str	r2, [sp, #92]	; 0x5c
 8004fc2:	931c      	str	r3, [sp, #112]	; 0x70
 8004fc4:	f002 fa2f 	bl	8007426 <__localeconv_l>
 8004fc8:	4680      	mov	r8, r0
 8004fca:	6800      	ldr	r0, [r0, #0]
 8004fcc:	f7fb f900 	bl	80001d0 <strlen>
 8004fd0:	f04f 0a00 	mov.w	sl, #0
 8004fd4:	4604      	mov	r4, r0
 8004fd6:	f04f 0b00 	mov.w	fp, #0
 8004fda:	961b      	str	r6, [sp, #108]	; 0x6c
 8004fdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004fde:	781a      	ldrb	r2, [r3, #0]
 8004fe0:	2a0d      	cmp	r2, #13
 8004fe2:	d832      	bhi.n	800504a <_strtod_l+0x9a>
 8004fe4:	2a09      	cmp	r2, #9
 8004fe6:	d236      	bcs.n	8005056 <_strtod_l+0xa6>
 8004fe8:	2a00      	cmp	r2, #0
 8004fea:	d03e      	beq.n	800506a <_strtod_l+0xba>
 8004fec:	2300      	movs	r3, #0
 8004fee:	930d      	str	r3, [sp, #52]	; 0x34
 8004ff0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004ff2:	782b      	ldrb	r3, [r5, #0]
 8004ff4:	2b30      	cmp	r3, #48	; 0x30
 8004ff6:	f040 80ac 	bne.w	8005152 <_strtod_l+0x1a2>
 8004ffa:	786b      	ldrb	r3, [r5, #1]
 8004ffc:	2b58      	cmp	r3, #88	; 0x58
 8004ffe:	d001      	beq.n	8005004 <_strtod_l+0x54>
 8005000:	2b78      	cmp	r3, #120	; 0x78
 8005002:	d167      	bne.n	80050d4 <_strtod_l+0x124>
 8005004:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005006:	9301      	str	r3, [sp, #4]
 8005008:	ab1c      	add	r3, sp, #112	; 0x70
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	9702      	str	r7, [sp, #8]
 800500e:	ab1d      	add	r3, sp, #116	; 0x74
 8005010:	4a88      	ldr	r2, [pc, #544]	; (8005234 <_strtod_l+0x284>)
 8005012:	a91b      	add	r1, sp, #108	; 0x6c
 8005014:	4648      	mov	r0, r9
 8005016:	f001 ff2c 	bl	8006e72 <__gethex>
 800501a:	f010 0407 	ands.w	r4, r0, #7
 800501e:	4606      	mov	r6, r0
 8005020:	d005      	beq.n	800502e <_strtod_l+0x7e>
 8005022:	2c06      	cmp	r4, #6
 8005024:	d12b      	bne.n	800507e <_strtod_l+0xce>
 8005026:	3501      	adds	r5, #1
 8005028:	2300      	movs	r3, #0
 800502a:	951b      	str	r5, [sp, #108]	; 0x6c
 800502c:	930d      	str	r3, [sp, #52]	; 0x34
 800502e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005030:	2b00      	cmp	r3, #0
 8005032:	f040 859a 	bne.w	8005b6a <_strtod_l+0xbba>
 8005036:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005038:	b1e3      	cbz	r3, 8005074 <_strtod_l+0xc4>
 800503a:	4652      	mov	r2, sl
 800503c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005040:	ec43 2b10 	vmov	d0, r2, r3
 8005044:	b021      	add	sp, #132	; 0x84
 8005046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800504a:	2a2b      	cmp	r2, #43	; 0x2b
 800504c:	d015      	beq.n	800507a <_strtod_l+0xca>
 800504e:	2a2d      	cmp	r2, #45	; 0x2d
 8005050:	d004      	beq.n	800505c <_strtod_l+0xac>
 8005052:	2a20      	cmp	r2, #32
 8005054:	d1ca      	bne.n	8004fec <_strtod_l+0x3c>
 8005056:	3301      	adds	r3, #1
 8005058:	931b      	str	r3, [sp, #108]	; 0x6c
 800505a:	e7bf      	b.n	8004fdc <_strtod_l+0x2c>
 800505c:	2201      	movs	r2, #1
 800505e:	920d      	str	r2, [sp, #52]	; 0x34
 8005060:	1c5a      	adds	r2, r3, #1
 8005062:	921b      	str	r2, [sp, #108]	; 0x6c
 8005064:	785b      	ldrb	r3, [r3, #1]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1c2      	bne.n	8004ff0 <_strtod_l+0x40>
 800506a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800506c:	961b      	str	r6, [sp, #108]	; 0x6c
 800506e:	2b00      	cmp	r3, #0
 8005070:	f040 8579 	bne.w	8005b66 <_strtod_l+0xbb6>
 8005074:	4652      	mov	r2, sl
 8005076:	465b      	mov	r3, fp
 8005078:	e7e2      	b.n	8005040 <_strtod_l+0x90>
 800507a:	2200      	movs	r2, #0
 800507c:	e7ef      	b.n	800505e <_strtod_l+0xae>
 800507e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005080:	b13a      	cbz	r2, 8005092 <_strtod_l+0xe2>
 8005082:	2135      	movs	r1, #53	; 0x35
 8005084:	a81e      	add	r0, sp, #120	; 0x78
 8005086:	f002 fe21 	bl	8007ccc <__copybits>
 800508a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800508c:	4648      	mov	r0, r9
 800508e:	f002 fa8d 	bl	80075ac <_Bfree>
 8005092:	3c01      	subs	r4, #1
 8005094:	2c04      	cmp	r4, #4
 8005096:	d806      	bhi.n	80050a6 <_strtod_l+0xf6>
 8005098:	e8df f004 	tbb	[pc, r4]
 800509c:	1714030a 	.word	0x1714030a
 80050a0:	0a          	.byte	0x0a
 80050a1:	00          	.byte	0x00
 80050a2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80050a6:	0730      	lsls	r0, r6, #28
 80050a8:	d5c1      	bpl.n	800502e <_strtod_l+0x7e>
 80050aa:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80050ae:	e7be      	b.n	800502e <_strtod_l+0x7e>
 80050b0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80050b4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80050b6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80050ba:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80050be:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80050c2:	e7f0      	b.n	80050a6 <_strtod_l+0xf6>
 80050c4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8005238 <_strtod_l+0x288>
 80050c8:	e7ed      	b.n	80050a6 <_strtod_l+0xf6>
 80050ca:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80050ce:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80050d2:	e7e8      	b.n	80050a6 <_strtod_l+0xf6>
 80050d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050d6:	1c5a      	adds	r2, r3, #1
 80050d8:	921b      	str	r2, [sp, #108]	; 0x6c
 80050da:	785b      	ldrb	r3, [r3, #1]
 80050dc:	2b30      	cmp	r3, #48	; 0x30
 80050de:	d0f9      	beq.n	80050d4 <_strtod_l+0x124>
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d0a4      	beq.n	800502e <_strtod_l+0x7e>
 80050e4:	2301      	movs	r3, #1
 80050e6:	2500      	movs	r5, #0
 80050e8:	9306      	str	r3, [sp, #24]
 80050ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050ec:	9308      	str	r3, [sp, #32]
 80050ee:	9507      	str	r5, [sp, #28]
 80050f0:	9505      	str	r5, [sp, #20]
 80050f2:	220a      	movs	r2, #10
 80050f4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80050f6:	7807      	ldrb	r7, [r0, #0]
 80050f8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80050fc:	b2d9      	uxtb	r1, r3
 80050fe:	2909      	cmp	r1, #9
 8005100:	d929      	bls.n	8005156 <_strtod_l+0x1a6>
 8005102:	4622      	mov	r2, r4
 8005104:	f8d8 1000 	ldr.w	r1, [r8]
 8005108:	f003 f9b7 	bl	800847a <strncmp>
 800510c:	2800      	cmp	r0, #0
 800510e:	d031      	beq.n	8005174 <_strtod_l+0x1c4>
 8005110:	2000      	movs	r0, #0
 8005112:	9c05      	ldr	r4, [sp, #20]
 8005114:	9004      	str	r0, [sp, #16]
 8005116:	463b      	mov	r3, r7
 8005118:	4602      	mov	r2, r0
 800511a:	2b65      	cmp	r3, #101	; 0x65
 800511c:	d001      	beq.n	8005122 <_strtod_l+0x172>
 800511e:	2b45      	cmp	r3, #69	; 0x45
 8005120:	d114      	bne.n	800514c <_strtod_l+0x19c>
 8005122:	b924      	cbnz	r4, 800512e <_strtod_l+0x17e>
 8005124:	b910      	cbnz	r0, 800512c <_strtod_l+0x17c>
 8005126:	9b06      	ldr	r3, [sp, #24]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d09e      	beq.n	800506a <_strtod_l+0xba>
 800512c:	2400      	movs	r4, #0
 800512e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005130:	1c73      	adds	r3, r6, #1
 8005132:	931b      	str	r3, [sp, #108]	; 0x6c
 8005134:	7873      	ldrb	r3, [r6, #1]
 8005136:	2b2b      	cmp	r3, #43	; 0x2b
 8005138:	d078      	beq.n	800522c <_strtod_l+0x27c>
 800513a:	2b2d      	cmp	r3, #45	; 0x2d
 800513c:	d070      	beq.n	8005220 <_strtod_l+0x270>
 800513e:	f04f 0c00 	mov.w	ip, #0
 8005142:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8005146:	2f09      	cmp	r7, #9
 8005148:	d97c      	bls.n	8005244 <_strtod_l+0x294>
 800514a:	961b      	str	r6, [sp, #108]	; 0x6c
 800514c:	f04f 0e00 	mov.w	lr, #0
 8005150:	e09a      	b.n	8005288 <_strtod_l+0x2d8>
 8005152:	2300      	movs	r3, #0
 8005154:	e7c7      	b.n	80050e6 <_strtod_l+0x136>
 8005156:	9905      	ldr	r1, [sp, #20]
 8005158:	2908      	cmp	r1, #8
 800515a:	bfdd      	ittte	le
 800515c:	9907      	ldrle	r1, [sp, #28]
 800515e:	fb02 3301 	mlale	r3, r2, r1, r3
 8005162:	9307      	strle	r3, [sp, #28]
 8005164:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005168:	9b05      	ldr	r3, [sp, #20]
 800516a:	3001      	adds	r0, #1
 800516c:	3301      	adds	r3, #1
 800516e:	9305      	str	r3, [sp, #20]
 8005170:	901b      	str	r0, [sp, #108]	; 0x6c
 8005172:	e7bf      	b.n	80050f4 <_strtod_l+0x144>
 8005174:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005176:	191a      	adds	r2, r3, r4
 8005178:	921b      	str	r2, [sp, #108]	; 0x6c
 800517a:	9a05      	ldr	r2, [sp, #20]
 800517c:	5d1b      	ldrb	r3, [r3, r4]
 800517e:	2a00      	cmp	r2, #0
 8005180:	d037      	beq.n	80051f2 <_strtod_l+0x242>
 8005182:	9c05      	ldr	r4, [sp, #20]
 8005184:	4602      	mov	r2, r0
 8005186:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800518a:	2909      	cmp	r1, #9
 800518c:	d913      	bls.n	80051b6 <_strtod_l+0x206>
 800518e:	2101      	movs	r1, #1
 8005190:	9104      	str	r1, [sp, #16]
 8005192:	e7c2      	b.n	800511a <_strtod_l+0x16a>
 8005194:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	921b      	str	r2, [sp, #108]	; 0x6c
 800519a:	785b      	ldrb	r3, [r3, #1]
 800519c:	3001      	adds	r0, #1
 800519e:	2b30      	cmp	r3, #48	; 0x30
 80051a0:	d0f8      	beq.n	8005194 <_strtod_l+0x1e4>
 80051a2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80051a6:	2a08      	cmp	r2, #8
 80051a8:	f200 84e4 	bhi.w	8005b74 <_strtod_l+0xbc4>
 80051ac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80051ae:	9208      	str	r2, [sp, #32]
 80051b0:	4602      	mov	r2, r0
 80051b2:	2000      	movs	r0, #0
 80051b4:	4604      	mov	r4, r0
 80051b6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80051ba:	f100 0101 	add.w	r1, r0, #1
 80051be:	d012      	beq.n	80051e6 <_strtod_l+0x236>
 80051c0:	440a      	add	r2, r1
 80051c2:	eb00 0c04 	add.w	ip, r0, r4
 80051c6:	4621      	mov	r1, r4
 80051c8:	270a      	movs	r7, #10
 80051ca:	458c      	cmp	ip, r1
 80051cc:	d113      	bne.n	80051f6 <_strtod_l+0x246>
 80051ce:	1821      	adds	r1, r4, r0
 80051d0:	2908      	cmp	r1, #8
 80051d2:	f104 0401 	add.w	r4, r4, #1
 80051d6:	4404      	add	r4, r0
 80051d8:	dc19      	bgt.n	800520e <_strtod_l+0x25e>
 80051da:	9b07      	ldr	r3, [sp, #28]
 80051dc:	210a      	movs	r1, #10
 80051de:	fb01 e303 	mla	r3, r1, r3, lr
 80051e2:	9307      	str	r3, [sp, #28]
 80051e4:	2100      	movs	r1, #0
 80051e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051e8:	1c58      	adds	r0, r3, #1
 80051ea:	901b      	str	r0, [sp, #108]	; 0x6c
 80051ec:	785b      	ldrb	r3, [r3, #1]
 80051ee:	4608      	mov	r0, r1
 80051f0:	e7c9      	b.n	8005186 <_strtod_l+0x1d6>
 80051f2:	9805      	ldr	r0, [sp, #20]
 80051f4:	e7d3      	b.n	800519e <_strtod_l+0x1ee>
 80051f6:	2908      	cmp	r1, #8
 80051f8:	f101 0101 	add.w	r1, r1, #1
 80051fc:	dc03      	bgt.n	8005206 <_strtod_l+0x256>
 80051fe:	9b07      	ldr	r3, [sp, #28]
 8005200:	437b      	muls	r3, r7
 8005202:	9307      	str	r3, [sp, #28]
 8005204:	e7e1      	b.n	80051ca <_strtod_l+0x21a>
 8005206:	2910      	cmp	r1, #16
 8005208:	bfd8      	it	le
 800520a:	437d      	mulle	r5, r7
 800520c:	e7dd      	b.n	80051ca <_strtod_l+0x21a>
 800520e:	2c10      	cmp	r4, #16
 8005210:	bfdc      	itt	le
 8005212:	210a      	movle	r1, #10
 8005214:	fb01 e505 	mlale	r5, r1, r5, lr
 8005218:	e7e4      	b.n	80051e4 <_strtod_l+0x234>
 800521a:	2301      	movs	r3, #1
 800521c:	9304      	str	r3, [sp, #16]
 800521e:	e781      	b.n	8005124 <_strtod_l+0x174>
 8005220:	f04f 0c01 	mov.w	ip, #1
 8005224:	1cb3      	adds	r3, r6, #2
 8005226:	931b      	str	r3, [sp, #108]	; 0x6c
 8005228:	78b3      	ldrb	r3, [r6, #2]
 800522a:	e78a      	b.n	8005142 <_strtod_l+0x192>
 800522c:	f04f 0c00 	mov.w	ip, #0
 8005230:	e7f8      	b.n	8005224 <_strtod_l+0x274>
 8005232:	bf00      	nop
 8005234:	08008780 	.word	0x08008780
 8005238:	7ff00000 	.word	0x7ff00000
 800523c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800523e:	1c5f      	adds	r7, r3, #1
 8005240:	971b      	str	r7, [sp, #108]	; 0x6c
 8005242:	785b      	ldrb	r3, [r3, #1]
 8005244:	2b30      	cmp	r3, #48	; 0x30
 8005246:	d0f9      	beq.n	800523c <_strtod_l+0x28c>
 8005248:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800524c:	2f08      	cmp	r7, #8
 800524e:	f63f af7d 	bhi.w	800514c <_strtod_l+0x19c>
 8005252:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005256:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005258:	930a      	str	r3, [sp, #40]	; 0x28
 800525a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800525c:	1c5f      	adds	r7, r3, #1
 800525e:	971b      	str	r7, [sp, #108]	; 0x6c
 8005260:	785b      	ldrb	r3, [r3, #1]
 8005262:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8005266:	f1b8 0f09 	cmp.w	r8, #9
 800526a:	d937      	bls.n	80052dc <_strtod_l+0x32c>
 800526c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800526e:	1a7f      	subs	r7, r7, r1
 8005270:	2f08      	cmp	r7, #8
 8005272:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005276:	dc37      	bgt.n	80052e8 <_strtod_l+0x338>
 8005278:	45be      	cmp	lr, r7
 800527a:	bfa8      	it	ge
 800527c:	46be      	movge	lr, r7
 800527e:	f1bc 0f00 	cmp.w	ip, #0
 8005282:	d001      	beq.n	8005288 <_strtod_l+0x2d8>
 8005284:	f1ce 0e00 	rsb	lr, lr, #0
 8005288:	2c00      	cmp	r4, #0
 800528a:	d151      	bne.n	8005330 <_strtod_l+0x380>
 800528c:	2800      	cmp	r0, #0
 800528e:	f47f aece 	bne.w	800502e <_strtod_l+0x7e>
 8005292:	9a06      	ldr	r2, [sp, #24]
 8005294:	2a00      	cmp	r2, #0
 8005296:	f47f aeca 	bne.w	800502e <_strtod_l+0x7e>
 800529a:	9a04      	ldr	r2, [sp, #16]
 800529c:	2a00      	cmp	r2, #0
 800529e:	f47f aee4 	bne.w	800506a <_strtod_l+0xba>
 80052a2:	2b4e      	cmp	r3, #78	; 0x4e
 80052a4:	d027      	beq.n	80052f6 <_strtod_l+0x346>
 80052a6:	dc21      	bgt.n	80052ec <_strtod_l+0x33c>
 80052a8:	2b49      	cmp	r3, #73	; 0x49
 80052aa:	f47f aede 	bne.w	800506a <_strtod_l+0xba>
 80052ae:	49a0      	ldr	r1, [pc, #640]	; (8005530 <_strtod_l+0x580>)
 80052b0:	a81b      	add	r0, sp, #108	; 0x6c
 80052b2:	f002 f811 	bl	80072d8 <__match>
 80052b6:	2800      	cmp	r0, #0
 80052b8:	f43f aed7 	beq.w	800506a <_strtod_l+0xba>
 80052bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80052be:	499d      	ldr	r1, [pc, #628]	; (8005534 <_strtod_l+0x584>)
 80052c0:	3b01      	subs	r3, #1
 80052c2:	a81b      	add	r0, sp, #108	; 0x6c
 80052c4:	931b      	str	r3, [sp, #108]	; 0x6c
 80052c6:	f002 f807 	bl	80072d8 <__match>
 80052ca:	b910      	cbnz	r0, 80052d2 <_strtod_l+0x322>
 80052cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80052ce:	3301      	adds	r3, #1
 80052d0:	931b      	str	r3, [sp, #108]	; 0x6c
 80052d2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8005548 <_strtod_l+0x598>
 80052d6:	f04f 0a00 	mov.w	sl, #0
 80052da:	e6a8      	b.n	800502e <_strtod_l+0x7e>
 80052dc:	210a      	movs	r1, #10
 80052de:	fb01 3e0e 	mla	lr, r1, lr, r3
 80052e2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80052e6:	e7b8      	b.n	800525a <_strtod_l+0x2aa>
 80052e8:	46be      	mov	lr, r7
 80052ea:	e7c8      	b.n	800527e <_strtod_l+0x2ce>
 80052ec:	2b69      	cmp	r3, #105	; 0x69
 80052ee:	d0de      	beq.n	80052ae <_strtod_l+0x2fe>
 80052f0:	2b6e      	cmp	r3, #110	; 0x6e
 80052f2:	f47f aeba 	bne.w	800506a <_strtod_l+0xba>
 80052f6:	4990      	ldr	r1, [pc, #576]	; (8005538 <_strtod_l+0x588>)
 80052f8:	a81b      	add	r0, sp, #108	; 0x6c
 80052fa:	f001 ffed 	bl	80072d8 <__match>
 80052fe:	2800      	cmp	r0, #0
 8005300:	f43f aeb3 	beq.w	800506a <_strtod_l+0xba>
 8005304:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	2b28      	cmp	r3, #40	; 0x28
 800530a:	d10e      	bne.n	800532a <_strtod_l+0x37a>
 800530c:	aa1e      	add	r2, sp, #120	; 0x78
 800530e:	498b      	ldr	r1, [pc, #556]	; (800553c <_strtod_l+0x58c>)
 8005310:	a81b      	add	r0, sp, #108	; 0x6c
 8005312:	f001 fff5 	bl	8007300 <__hexnan>
 8005316:	2805      	cmp	r0, #5
 8005318:	d107      	bne.n	800532a <_strtod_l+0x37a>
 800531a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800531c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8005320:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005324:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005328:	e681      	b.n	800502e <_strtod_l+0x7e>
 800532a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8005550 <_strtod_l+0x5a0>
 800532e:	e7d2      	b.n	80052d6 <_strtod_l+0x326>
 8005330:	ebae 0302 	sub.w	r3, lr, r2
 8005334:	9306      	str	r3, [sp, #24]
 8005336:	9b05      	ldr	r3, [sp, #20]
 8005338:	9807      	ldr	r0, [sp, #28]
 800533a:	2b00      	cmp	r3, #0
 800533c:	bf08      	it	eq
 800533e:	4623      	moveq	r3, r4
 8005340:	2c10      	cmp	r4, #16
 8005342:	9305      	str	r3, [sp, #20]
 8005344:	46a0      	mov	r8, r4
 8005346:	bfa8      	it	ge
 8005348:	f04f 0810 	movge.w	r8, #16
 800534c:	f7fb f8da 	bl	8000504 <__aeabi_ui2d>
 8005350:	2c09      	cmp	r4, #9
 8005352:	4682      	mov	sl, r0
 8005354:	468b      	mov	fp, r1
 8005356:	dc13      	bgt.n	8005380 <_strtod_l+0x3d0>
 8005358:	9b06      	ldr	r3, [sp, #24]
 800535a:	2b00      	cmp	r3, #0
 800535c:	f43f ae67 	beq.w	800502e <_strtod_l+0x7e>
 8005360:	9b06      	ldr	r3, [sp, #24]
 8005362:	dd7a      	ble.n	800545a <_strtod_l+0x4aa>
 8005364:	2b16      	cmp	r3, #22
 8005366:	dc61      	bgt.n	800542c <_strtod_l+0x47c>
 8005368:	4a75      	ldr	r2, [pc, #468]	; (8005540 <_strtod_l+0x590>)
 800536a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800536e:	e9de 0100 	ldrd	r0, r1, [lr]
 8005372:	4652      	mov	r2, sl
 8005374:	465b      	mov	r3, fp
 8005376:	f7fb f93f 	bl	80005f8 <__aeabi_dmul>
 800537a:	4682      	mov	sl, r0
 800537c:	468b      	mov	fp, r1
 800537e:	e656      	b.n	800502e <_strtod_l+0x7e>
 8005380:	4b6f      	ldr	r3, [pc, #444]	; (8005540 <_strtod_l+0x590>)
 8005382:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005386:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800538a:	f7fb f935 	bl	80005f8 <__aeabi_dmul>
 800538e:	4606      	mov	r6, r0
 8005390:	4628      	mov	r0, r5
 8005392:	460f      	mov	r7, r1
 8005394:	f7fb f8b6 	bl	8000504 <__aeabi_ui2d>
 8005398:	4602      	mov	r2, r0
 800539a:	460b      	mov	r3, r1
 800539c:	4630      	mov	r0, r6
 800539e:	4639      	mov	r1, r7
 80053a0:	f7fa ff74 	bl	800028c <__adddf3>
 80053a4:	2c0f      	cmp	r4, #15
 80053a6:	4682      	mov	sl, r0
 80053a8:	468b      	mov	fp, r1
 80053aa:	ddd5      	ble.n	8005358 <_strtod_l+0x3a8>
 80053ac:	9b06      	ldr	r3, [sp, #24]
 80053ae:	eba4 0808 	sub.w	r8, r4, r8
 80053b2:	4498      	add	r8, r3
 80053b4:	f1b8 0f00 	cmp.w	r8, #0
 80053b8:	f340 8096 	ble.w	80054e8 <_strtod_l+0x538>
 80053bc:	f018 030f 	ands.w	r3, r8, #15
 80053c0:	d00a      	beq.n	80053d8 <_strtod_l+0x428>
 80053c2:	495f      	ldr	r1, [pc, #380]	; (8005540 <_strtod_l+0x590>)
 80053c4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80053c8:	4652      	mov	r2, sl
 80053ca:	465b      	mov	r3, fp
 80053cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053d0:	f7fb f912 	bl	80005f8 <__aeabi_dmul>
 80053d4:	4682      	mov	sl, r0
 80053d6:	468b      	mov	fp, r1
 80053d8:	f038 080f 	bics.w	r8, r8, #15
 80053dc:	d073      	beq.n	80054c6 <_strtod_l+0x516>
 80053de:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80053e2:	dd47      	ble.n	8005474 <_strtod_l+0x4c4>
 80053e4:	2400      	movs	r4, #0
 80053e6:	46a0      	mov	r8, r4
 80053e8:	9407      	str	r4, [sp, #28]
 80053ea:	9405      	str	r4, [sp, #20]
 80053ec:	2322      	movs	r3, #34	; 0x22
 80053ee:	f8df b158 	ldr.w	fp, [pc, #344]	; 8005548 <_strtod_l+0x598>
 80053f2:	f8c9 3000 	str.w	r3, [r9]
 80053f6:	f04f 0a00 	mov.w	sl, #0
 80053fa:	9b07      	ldr	r3, [sp, #28]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f43f ae16 	beq.w	800502e <_strtod_l+0x7e>
 8005402:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005404:	4648      	mov	r0, r9
 8005406:	f002 f8d1 	bl	80075ac <_Bfree>
 800540a:	9905      	ldr	r1, [sp, #20]
 800540c:	4648      	mov	r0, r9
 800540e:	f002 f8cd 	bl	80075ac <_Bfree>
 8005412:	4641      	mov	r1, r8
 8005414:	4648      	mov	r0, r9
 8005416:	f002 f8c9 	bl	80075ac <_Bfree>
 800541a:	9907      	ldr	r1, [sp, #28]
 800541c:	4648      	mov	r0, r9
 800541e:	f002 f8c5 	bl	80075ac <_Bfree>
 8005422:	4621      	mov	r1, r4
 8005424:	4648      	mov	r0, r9
 8005426:	f002 f8c1 	bl	80075ac <_Bfree>
 800542a:	e600      	b.n	800502e <_strtod_l+0x7e>
 800542c:	9a06      	ldr	r2, [sp, #24]
 800542e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005432:	4293      	cmp	r3, r2
 8005434:	dbba      	blt.n	80053ac <_strtod_l+0x3fc>
 8005436:	4d42      	ldr	r5, [pc, #264]	; (8005540 <_strtod_l+0x590>)
 8005438:	f1c4 040f 	rsb	r4, r4, #15
 800543c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005440:	4652      	mov	r2, sl
 8005442:	465b      	mov	r3, fp
 8005444:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005448:	f7fb f8d6 	bl	80005f8 <__aeabi_dmul>
 800544c:	9b06      	ldr	r3, [sp, #24]
 800544e:	1b1c      	subs	r4, r3, r4
 8005450:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005454:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005458:	e78d      	b.n	8005376 <_strtod_l+0x3c6>
 800545a:	f113 0f16 	cmn.w	r3, #22
 800545e:	dba5      	blt.n	80053ac <_strtod_l+0x3fc>
 8005460:	4a37      	ldr	r2, [pc, #220]	; (8005540 <_strtod_l+0x590>)
 8005462:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005466:	e9d2 2300 	ldrd	r2, r3, [r2]
 800546a:	4650      	mov	r0, sl
 800546c:	4659      	mov	r1, fp
 800546e:	f7fb f9ed 	bl	800084c <__aeabi_ddiv>
 8005472:	e782      	b.n	800537a <_strtod_l+0x3ca>
 8005474:	2300      	movs	r3, #0
 8005476:	4e33      	ldr	r6, [pc, #204]	; (8005544 <_strtod_l+0x594>)
 8005478:	ea4f 1828 	mov.w	r8, r8, asr #4
 800547c:	4650      	mov	r0, sl
 800547e:	4659      	mov	r1, fp
 8005480:	461d      	mov	r5, r3
 8005482:	f1b8 0f01 	cmp.w	r8, #1
 8005486:	dc21      	bgt.n	80054cc <_strtod_l+0x51c>
 8005488:	b10b      	cbz	r3, 800548e <_strtod_l+0x4de>
 800548a:	4682      	mov	sl, r0
 800548c:	468b      	mov	fp, r1
 800548e:	4b2d      	ldr	r3, [pc, #180]	; (8005544 <_strtod_l+0x594>)
 8005490:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005494:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005498:	4652      	mov	r2, sl
 800549a:	465b      	mov	r3, fp
 800549c:	e9d5 0100 	ldrd	r0, r1, [r5]
 80054a0:	f7fb f8aa 	bl	80005f8 <__aeabi_dmul>
 80054a4:	4b28      	ldr	r3, [pc, #160]	; (8005548 <_strtod_l+0x598>)
 80054a6:	460a      	mov	r2, r1
 80054a8:	400b      	ands	r3, r1
 80054aa:	4928      	ldr	r1, [pc, #160]	; (800554c <_strtod_l+0x59c>)
 80054ac:	428b      	cmp	r3, r1
 80054ae:	4682      	mov	sl, r0
 80054b0:	d898      	bhi.n	80053e4 <_strtod_l+0x434>
 80054b2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80054b6:	428b      	cmp	r3, r1
 80054b8:	bf86      	itte	hi
 80054ba:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005554 <_strtod_l+0x5a4>
 80054be:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80054c2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80054c6:	2300      	movs	r3, #0
 80054c8:	9304      	str	r3, [sp, #16]
 80054ca:	e077      	b.n	80055bc <_strtod_l+0x60c>
 80054cc:	f018 0f01 	tst.w	r8, #1
 80054d0:	d006      	beq.n	80054e0 <_strtod_l+0x530>
 80054d2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054da:	f7fb f88d 	bl	80005f8 <__aeabi_dmul>
 80054de:	2301      	movs	r3, #1
 80054e0:	3501      	adds	r5, #1
 80054e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80054e6:	e7cc      	b.n	8005482 <_strtod_l+0x4d2>
 80054e8:	d0ed      	beq.n	80054c6 <_strtod_l+0x516>
 80054ea:	f1c8 0800 	rsb	r8, r8, #0
 80054ee:	f018 020f 	ands.w	r2, r8, #15
 80054f2:	d00a      	beq.n	800550a <_strtod_l+0x55a>
 80054f4:	4b12      	ldr	r3, [pc, #72]	; (8005540 <_strtod_l+0x590>)
 80054f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054fa:	4650      	mov	r0, sl
 80054fc:	4659      	mov	r1, fp
 80054fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005502:	f7fb f9a3 	bl	800084c <__aeabi_ddiv>
 8005506:	4682      	mov	sl, r0
 8005508:	468b      	mov	fp, r1
 800550a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800550e:	d0da      	beq.n	80054c6 <_strtod_l+0x516>
 8005510:	f1b8 0f1f 	cmp.w	r8, #31
 8005514:	dd20      	ble.n	8005558 <_strtod_l+0x5a8>
 8005516:	2400      	movs	r4, #0
 8005518:	46a0      	mov	r8, r4
 800551a:	9407      	str	r4, [sp, #28]
 800551c:	9405      	str	r4, [sp, #20]
 800551e:	2322      	movs	r3, #34	; 0x22
 8005520:	f04f 0a00 	mov.w	sl, #0
 8005524:	f04f 0b00 	mov.w	fp, #0
 8005528:	f8c9 3000 	str.w	r3, [r9]
 800552c:	e765      	b.n	80053fa <_strtod_l+0x44a>
 800552e:	bf00      	nop
 8005530:	08008749 	.word	0x08008749
 8005534:	080087d3 	.word	0x080087d3
 8005538:	08008751 	.word	0x08008751
 800553c:	08008794 	.word	0x08008794
 8005540:	08008878 	.word	0x08008878
 8005544:	08008850 	.word	0x08008850
 8005548:	7ff00000 	.word	0x7ff00000
 800554c:	7ca00000 	.word	0x7ca00000
 8005550:	fff80000 	.word	0xfff80000
 8005554:	7fefffff 	.word	0x7fefffff
 8005558:	f018 0310 	ands.w	r3, r8, #16
 800555c:	bf18      	it	ne
 800555e:	236a      	movne	r3, #106	; 0x6a
 8005560:	4da0      	ldr	r5, [pc, #640]	; (80057e4 <_strtod_l+0x834>)
 8005562:	9304      	str	r3, [sp, #16]
 8005564:	4650      	mov	r0, sl
 8005566:	4659      	mov	r1, fp
 8005568:	2300      	movs	r3, #0
 800556a:	f1b8 0f00 	cmp.w	r8, #0
 800556e:	f300 810a 	bgt.w	8005786 <_strtod_l+0x7d6>
 8005572:	b10b      	cbz	r3, 8005578 <_strtod_l+0x5c8>
 8005574:	4682      	mov	sl, r0
 8005576:	468b      	mov	fp, r1
 8005578:	9b04      	ldr	r3, [sp, #16]
 800557a:	b1bb      	cbz	r3, 80055ac <_strtod_l+0x5fc>
 800557c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005580:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005584:	2b00      	cmp	r3, #0
 8005586:	4659      	mov	r1, fp
 8005588:	dd10      	ble.n	80055ac <_strtod_l+0x5fc>
 800558a:	2b1f      	cmp	r3, #31
 800558c:	f340 8107 	ble.w	800579e <_strtod_l+0x7ee>
 8005590:	2b34      	cmp	r3, #52	; 0x34
 8005592:	bfde      	ittt	le
 8005594:	3b20      	suble	r3, #32
 8005596:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800559a:	fa02 f303 	lslle.w	r3, r2, r3
 800559e:	f04f 0a00 	mov.w	sl, #0
 80055a2:	bfcc      	ite	gt
 80055a4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80055a8:	ea03 0b01 	andle.w	fp, r3, r1
 80055ac:	2200      	movs	r2, #0
 80055ae:	2300      	movs	r3, #0
 80055b0:	4650      	mov	r0, sl
 80055b2:	4659      	mov	r1, fp
 80055b4:	f7fb fa88 	bl	8000ac8 <__aeabi_dcmpeq>
 80055b8:	2800      	cmp	r0, #0
 80055ba:	d1ac      	bne.n	8005516 <_strtod_l+0x566>
 80055bc:	9b07      	ldr	r3, [sp, #28]
 80055be:	9300      	str	r3, [sp, #0]
 80055c0:	9a05      	ldr	r2, [sp, #20]
 80055c2:	9908      	ldr	r1, [sp, #32]
 80055c4:	4623      	mov	r3, r4
 80055c6:	4648      	mov	r0, r9
 80055c8:	f002 f842 	bl	8007650 <__s2b>
 80055cc:	9007      	str	r0, [sp, #28]
 80055ce:	2800      	cmp	r0, #0
 80055d0:	f43f af08 	beq.w	80053e4 <_strtod_l+0x434>
 80055d4:	9a06      	ldr	r2, [sp, #24]
 80055d6:	9b06      	ldr	r3, [sp, #24]
 80055d8:	2a00      	cmp	r2, #0
 80055da:	f1c3 0300 	rsb	r3, r3, #0
 80055de:	bfa8      	it	ge
 80055e0:	2300      	movge	r3, #0
 80055e2:	930e      	str	r3, [sp, #56]	; 0x38
 80055e4:	2400      	movs	r4, #0
 80055e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80055ea:	9316      	str	r3, [sp, #88]	; 0x58
 80055ec:	46a0      	mov	r8, r4
 80055ee:	9b07      	ldr	r3, [sp, #28]
 80055f0:	4648      	mov	r0, r9
 80055f2:	6859      	ldr	r1, [r3, #4]
 80055f4:	f001 ffa6 	bl	8007544 <_Balloc>
 80055f8:	9005      	str	r0, [sp, #20]
 80055fa:	2800      	cmp	r0, #0
 80055fc:	f43f aef6 	beq.w	80053ec <_strtod_l+0x43c>
 8005600:	9b07      	ldr	r3, [sp, #28]
 8005602:	691a      	ldr	r2, [r3, #16]
 8005604:	3202      	adds	r2, #2
 8005606:	f103 010c 	add.w	r1, r3, #12
 800560a:	0092      	lsls	r2, r2, #2
 800560c:	300c      	adds	r0, #12
 800560e:	f7fe fdbd 	bl	800418c <memcpy>
 8005612:	aa1e      	add	r2, sp, #120	; 0x78
 8005614:	a91d      	add	r1, sp, #116	; 0x74
 8005616:	ec4b ab10 	vmov	d0, sl, fp
 800561a:	4648      	mov	r0, r9
 800561c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8005620:	f002 fad2 	bl	8007bc8 <__d2b>
 8005624:	901c      	str	r0, [sp, #112]	; 0x70
 8005626:	2800      	cmp	r0, #0
 8005628:	f43f aee0 	beq.w	80053ec <_strtod_l+0x43c>
 800562c:	2101      	movs	r1, #1
 800562e:	4648      	mov	r0, r9
 8005630:	f002 f89a 	bl	8007768 <__i2b>
 8005634:	4680      	mov	r8, r0
 8005636:	2800      	cmp	r0, #0
 8005638:	f43f aed8 	beq.w	80053ec <_strtod_l+0x43c>
 800563c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800563e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005640:	2e00      	cmp	r6, #0
 8005642:	bfab      	itete	ge
 8005644:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005646:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005648:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800564a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800564c:	bfac      	ite	ge
 800564e:	18f7      	addge	r7, r6, r3
 8005650:	1b9d      	sublt	r5, r3, r6
 8005652:	9b04      	ldr	r3, [sp, #16]
 8005654:	1af6      	subs	r6, r6, r3
 8005656:	4416      	add	r6, r2
 8005658:	4b63      	ldr	r3, [pc, #396]	; (80057e8 <_strtod_l+0x838>)
 800565a:	3e01      	subs	r6, #1
 800565c:	429e      	cmp	r6, r3
 800565e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005662:	f280 80af 	bge.w	80057c4 <_strtod_l+0x814>
 8005666:	1b9b      	subs	r3, r3, r6
 8005668:	2b1f      	cmp	r3, #31
 800566a:	eba2 0203 	sub.w	r2, r2, r3
 800566e:	f04f 0101 	mov.w	r1, #1
 8005672:	f300 809b 	bgt.w	80057ac <_strtod_l+0x7fc>
 8005676:	fa01 f303 	lsl.w	r3, r1, r3
 800567a:	930f      	str	r3, [sp, #60]	; 0x3c
 800567c:	2300      	movs	r3, #0
 800567e:	930a      	str	r3, [sp, #40]	; 0x28
 8005680:	18be      	adds	r6, r7, r2
 8005682:	9b04      	ldr	r3, [sp, #16]
 8005684:	42b7      	cmp	r7, r6
 8005686:	4415      	add	r5, r2
 8005688:	441d      	add	r5, r3
 800568a:	463b      	mov	r3, r7
 800568c:	bfa8      	it	ge
 800568e:	4633      	movge	r3, r6
 8005690:	42ab      	cmp	r3, r5
 8005692:	bfa8      	it	ge
 8005694:	462b      	movge	r3, r5
 8005696:	2b00      	cmp	r3, #0
 8005698:	bfc2      	ittt	gt
 800569a:	1af6      	subgt	r6, r6, r3
 800569c:	1aed      	subgt	r5, r5, r3
 800569e:	1aff      	subgt	r7, r7, r3
 80056a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056a2:	b1bb      	cbz	r3, 80056d4 <_strtod_l+0x724>
 80056a4:	4641      	mov	r1, r8
 80056a6:	461a      	mov	r2, r3
 80056a8:	4648      	mov	r0, r9
 80056aa:	f002 f8fd 	bl	80078a8 <__pow5mult>
 80056ae:	4680      	mov	r8, r0
 80056b0:	2800      	cmp	r0, #0
 80056b2:	f43f ae9b 	beq.w	80053ec <_strtod_l+0x43c>
 80056b6:	4601      	mov	r1, r0
 80056b8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80056ba:	4648      	mov	r0, r9
 80056bc:	f002 f85d 	bl	800777a <__multiply>
 80056c0:	900c      	str	r0, [sp, #48]	; 0x30
 80056c2:	2800      	cmp	r0, #0
 80056c4:	f43f ae92 	beq.w	80053ec <_strtod_l+0x43c>
 80056c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80056ca:	4648      	mov	r0, r9
 80056cc:	f001 ff6e 	bl	80075ac <_Bfree>
 80056d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80056d2:	931c      	str	r3, [sp, #112]	; 0x70
 80056d4:	2e00      	cmp	r6, #0
 80056d6:	dc7a      	bgt.n	80057ce <_strtod_l+0x81e>
 80056d8:	9b06      	ldr	r3, [sp, #24]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	dd08      	ble.n	80056f0 <_strtod_l+0x740>
 80056de:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80056e0:	9905      	ldr	r1, [sp, #20]
 80056e2:	4648      	mov	r0, r9
 80056e4:	f002 f8e0 	bl	80078a8 <__pow5mult>
 80056e8:	9005      	str	r0, [sp, #20]
 80056ea:	2800      	cmp	r0, #0
 80056ec:	f43f ae7e 	beq.w	80053ec <_strtod_l+0x43c>
 80056f0:	2d00      	cmp	r5, #0
 80056f2:	dd08      	ble.n	8005706 <_strtod_l+0x756>
 80056f4:	462a      	mov	r2, r5
 80056f6:	9905      	ldr	r1, [sp, #20]
 80056f8:	4648      	mov	r0, r9
 80056fa:	f002 f923 	bl	8007944 <__lshift>
 80056fe:	9005      	str	r0, [sp, #20]
 8005700:	2800      	cmp	r0, #0
 8005702:	f43f ae73 	beq.w	80053ec <_strtod_l+0x43c>
 8005706:	2f00      	cmp	r7, #0
 8005708:	dd08      	ble.n	800571c <_strtod_l+0x76c>
 800570a:	4641      	mov	r1, r8
 800570c:	463a      	mov	r2, r7
 800570e:	4648      	mov	r0, r9
 8005710:	f002 f918 	bl	8007944 <__lshift>
 8005714:	4680      	mov	r8, r0
 8005716:	2800      	cmp	r0, #0
 8005718:	f43f ae68 	beq.w	80053ec <_strtod_l+0x43c>
 800571c:	9a05      	ldr	r2, [sp, #20]
 800571e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005720:	4648      	mov	r0, r9
 8005722:	f002 f97d 	bl	8007a20 <__mdiff>
 8005726:	4604      	mov	r4, r0
 8005728:	2800      	cmp	r0, #0
 800572a:	f43f ae5f 	beq.w	80053ec <_strtod_l+0x43c>
 800572e:	68c3      	ldr	r3, [r0, #12]
 8005730:	930c      	str	r3, [sp, #48]	; 0x30
 8005732:	2300      	movs	r3, #0
 8005734:	60c3      	str	r3, [r0, #12]
 8005736:	4641      	mov	r1, r8
 8005738:	f002 f958 	bl	80079ec <__mcmp>
 800573c:	2800      	cmp	r0, #0
 800573e:	da55      	bge.n	80057ec <_strtod_l+0x83c>
 8005740:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005742:	b9e3      	cbnz	r3, 800577e <_strtod_l+0x7ce>
 8005744:	f1ba 0f00 	cmp.w	sl, #0
 8005748:	d119      	bne.n	800577e <_strtod_l+0x7ce>
 800574a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800574e:	b9b3      	cbnz	r3, 800577e <_strtod_l+0x7ce>
 8005750:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005754:	0d1b      	lsrs	r3, r3, #20
 8005756:	051b      	lsls	r3, r3, #20
 8005758:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800575c:	d90f      	bls.n	800577e <_strtod_l+0x7ce>
 800575e:	6963      	ldr	r3, [r4, #20]
 8005760:	b913      	cbnz	r3, 8005768 <_strtod_l+0x7b8>
 8005762:	6923      	ldr	r3, [r4, #16]
 8005764:	2b01      	cmp	r3, #1
 8005766:	dd0a      	ble.n	800577e <_strtod_l+0x7ce>
 8005768:	4621      	mov	r1, r4
 800576a:	2201      	movs	r2, #1
 800576c:	4648      	mov	r0, r9
 800576e:	f002 f8e9 	bl	8007944 <__lshift>
 8005772:	4641      	mov	r1, r8
 8005774:	4604      	mov	r4, r0
 8005776:	f002 f939 	bl	80079ec <__mcmp>
 800577a:	2800      	cmp	r0, #0
 800577c:	dc67      	bgt.n	800584e <_strtod_l+0x89e>
 800577e:	9b04      	ldr	r3, [sp, #16]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d171      	bne.n	8005868 <_strtod_l+0x8b8>
 8005784:	e63d      	b.n	8005402 <_strtod_l+0x452>
 8005786:	f018 0f01 	tst.w	r8, #1
 800578a:	d004      	beq.n	8005796 <_strtod_l+0x7e6>
 800578c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005790:	f7fa ff32 	bl	80005f8 <__aeabi_dmul>
 8005794:	2301      	movs	r3, #1
 8005796:	ea4f 0868 	mov.w	r8, r8, asr #1
 800579a:	3508      	adds	r5, #8
 800579c:	e6e5      	b.n	800556a <_strtod_l+0x5ba>
 800579e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80057a2:	fa02 f303 	lsl.w	r3, r2, r3
 80057a6:	ea03 0a0a 	and.w	sl, r3, sl
 80057aa:	e6ff      	b.n	80055ac <_strtod_l+0x5fc>
 80057ac:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80057b0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80057b4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80057b8:	36e2      	adds	r6, #226	; 0xe2
 80057ba:	fa01 f306 	lsl.w	r3, r1, r6
 80057be:	930a      	str	r3, [sp, #40]	; 0x28
 80057c0:	910f      	str	r1, [sp, #60]	; 0x3c
 80057c2:	e75d      	b.n	8005680 <_strtod_l+0x6d0>
 80057c4:	2300      	movs	r3, #0
 80057c6:	930a      	str	r3, [sp, #40]	; 0x28
 80057c8:	2301      	movs	r3, #1
 80057ca:	930f      	str	r3, [sp, #60]	; 0x3c
 80057cc:	e758      	b.n	8005680 <_strtod_l+0x6d0>
 80057ce:	4632      	mov	r2, r6
 80057d0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80057d2:	4648      	mov	r0, r9
 80057d4:	f002 f8b6 	bl	8007944 <__lshift>
 80057d8:	901c      	str	r0, [sp, #112]	; 0x70
 80057da:	2800      	cmp	r0, #0
 80057dc:	f47f af7c 	bne.w	80056d8 <_strtod_l+0x728>
 80057e0:	e604      	b.n	80053ec <_strtod_l+0x43c>
 80057e2:	bf00      	nop
 80057e4:	080087a8 	.word	0x080087a8
 80057e8:	fffffc02 	.word	0xfffffc02
 80057ec:	465d      	mov	r5, fp
 80057ee:	f040 8086 	bne.w	80058fe <_strtod_l+0x94e>
 80057f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80057f8:	b32a      	cbz	r2, 8005846 <_strtod_l+0x896>
 80057fa:	4aaf      	ldr	r2, [pc, #700]	; (8005ab8 <_strtod_l+0xb08>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d153      	bne.n	80058a8 <_strtod_l+0x8f8>
 8005800:	9b04      	ldr	r3, [sp, #16]
 8005802:	4650      	mov	r0, sl
 8005804:	b1d3      	cbz	r3, 800583c <_strtod_l+0x88c>
 8005806:	4aad      	ldr	r2, [pc, #692]	; (8005abc <_strtod_l+0xb0c>)
 8005808:	402a      	ands	r2, r5
 800580a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800580e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005812:	d816      	bhi.n	8005842 <_strtod_l+0x892>
 8005814:	0d12      	lsrs	r2, r2, #20
 8005816:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800581a:	fa01 f303 	lsl.w	r3, r1, r3
 800581e:	4298      	cmp	r0, r3
 8005820:	d142      	bne.n	80058a8 <_strtod_l+0x8f8>
 8005822:	4ba7      	ldr	r3, [pc, #668]	; (8005ac0 <_strtod_l+0xb10>)
 8005824:	429d      	cmp	r5, r3
 8005826:	d102      	bne.n	800582e <_strtod_l+0x87e>
 8005828:	3001      	adds	r0, #1
 800582a:	f43f addf 	beq.w	80053ec <_strtod_l+0x43c>
 800582e:	4ba3      	ldr	r3, [pc, #652]	; (8005abc <_strtod_l+0xb0c>)
 8005830:	402b      	ands	r3, r5
 8005832:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005836:	f04f 0a00 	mov.w	sl, #0
 800583a:	e7a0      	b.n	800577e <_strtod_l+0x7ce>
 800583c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005840:	e7ed      	b.n	800581e <_strtod_l+0x86e>
 8005842:	460b      	mov	r3, r1
 8005844:	e7eb      	b.n	800581e <_strtod_l+0x86e>
 8005846:	bb7b      	cbnz	r3, 80058a8 <_strtod_l+0x8f8>
 8005848:	f1ba 0f00 	cmp.w	sl, #0
 800584c:	d12c      	bne.n	80058a8 <_strtod_l+0x8f8>
 800584e:	9904      	ldr	r1, [sp, #16]
 8005850:	4a9a      	ldr	r2, [pc, #616]	; (8005abc <_strtod_l+0xb0c>)
 8005852:	465b      	mov	r3, fp
 8005854:	b1f1      	cbz	r1, 8005894 <_strtod_l+0x8e4>
 8005856:	ea02 010b 	and.w	r1, r2, fp
 800585a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800585e:	dc19      	bgt.n	8005894 <_strtod_l+0x8e4>
 8005860:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005864:	f77f ae5b 	ble.w	800551e <_strtod_l+0x56e>
 8005868:	4a96      	ldr	r2, [pc, #600]	; (8005ac4 <_strtod_l+0xb14>)
 800586a:	2300      	movs	r3, #0
 800586c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005870:	4650      	mov	r0, sl
 8005872:	4659      	mov	r1, fp
 8005874:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005878:	f7fa febe 	bl	80005f8 <__aeabi_dmul>
 800587c:	4682      	mov	sl, r0
 800587e:	468b      	mov	fp, r1
 8005880:	2900      	cmp	r1, #0
 8005882:	f47f adbe 	bne.w	8005402 <_strtod_l+0x452>
 8005886:	2800      	cmp	r0, #0
 8005888:	f47f adbb 	bne.w	8005402 <_strtod_l+0x452>
 800588c:	2322      	movs	r3, #34	; 0x22
 800588e:	f8c9 3000 	str.w	r3, [r9]
 8005892:	e5b6      	b.n	8005402 <_strtod_l+0x452>
 8005894:	4013      	ands	r3, r2
 8005896:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800589a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800589e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80058a2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80058a6:	e76a      	b.n	800577e <_strtod_l+0x7ce>
 80058a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058aa:	b193      	cbz	r3, 80058d2 <_strtod_l+0x922>
 80058ac:	422b      	tst	r3, r5
 80058ae:	f43f af66 	beq.w	800577e <_strtod_l+0x7ce>
 80058b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058b4:	9a04      	ldr	r2, [sp, #16]
 80058b6:	4650      	mov	r0, sl
 80058b8:	4659      	mov	r1, fp
 80058ba:	b173      	cbz	r3, 80058da <_strtod_l+0x92a>
 80058bc:	f7ff fb5a 	bl	8004f74 <sulp>
 80058c0:	4602      	mov	r2, r0
 80058c2:	460b      	mov	r3, r1
 80058c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80058c8:	f7fa fce0 	bl	800028c <__adddf3>
 80058cc:	4682      	mov	sl, r0
 80058ce:	468b      	mov	fp, r1
 80058d0:	e755      	b.n	800577e <_strtod_l+0x7ce>
 80058d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058d4:	ea13 0f0a 	tst.w	r3, sl
 80058d8:	e7e9      	b.n	80058ae <_strtod_l+0x8fe>
 80058da:	f7ff fb4b 	bl	8004f74 <sulp>
 80058de:	4602      	mov	r2, r0
 80058e0:	460b      	mov	r3, r1
 80058e2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80058e6:	f7fa fccf 	bl	8000288 <__aeabi_dsub>
 80058ea:	2200      	movs	r2, #0
 80058ec:	2300      	movs	r3, #0
 80058ee:	4682      	mov	sl, r0
 80058f0:	468b      	mov	fp, r1
 80058f2:	f7fb f8e9 	bl	8000ac8 <__aeabi_dcmpeq>
 80058f6:	2800      	cmp	r0, #0
 80058f8:	f47f ae11 	bne.w	800551e <_strtod_l+0x56e>
 80058fc:	e73f      	b.n	800577e <_strtod_l+0x7ce>
 80058fe:	4641      	mov	r1, r8
 8005900:	4620      	mov	r0, r4
 8005902:	f002 f9b0 	bl	8007c66 <__ratio>
 8005906:	ec57 6b10 	vmov	r6, r7, d0
 800590a:	2200      	movs	r2, #0
 800590c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005910:	ee10 0a10 	vmov	r0, s0
 8005914:	4639      	mov	r1, r7
 8005916:	f7fb f8eb 	bl	8000af0 <__aeabi_dcmple>
 800591a:	2800      	cmp	r0, #0
 800591c:	d077      	beq.n	8005a0e <_strtod_l+0xa5e>
 800591e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005920:	2b00      	cmp	r3, #0
 8005922:	d04a      	beq.n	80059ba <_strtod_l+0xa0a>
 8005924:	4b68      	ldr	r3, [pc, #416]	; (8005ac8 <_strtod_l+0xb18>)
 8005926:	2200      	movs	r2, #0
 8005928:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800592c:	4f66      	ldr	r7, [pc, #408]	; (8005ac8 <_strtod_l+0xb18>)
 800592e:	2600      	movs	r6, #0
 8005930:	4b62      	ldr	r3, [pc, #392]	; (8005abc <_strtod_l+0xb0c>)
 8005932:	402b      	ands	r3, r5
 8005934:	930f      	str	r3, [sp, #60]	; 0x3c
 8005936:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005938:	4b64      	ldr	r3, [pc, #400]	; (8005acc <_strtod_l+0xb1c>)
 800593a:	429a      	cmp	r2, r3
 800593c:	f040 80ce 	bne.w	8005adc <_strtod_l+0xb2c>
 8005940:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005944:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005948:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800594c:	ec4b ab10 	vmov	d0, sl, fp
 8005950:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005954:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005958:	f002 f8c0 	bl	8007adc <__ulp>
 800595c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005960:	ec53 2b10 	vmov	r2, r3, d0
 8005964:	f7fa fe48 	bl	80005f8 <__aeabi_dmul>
 8005968:	4652      	mov	r2, sl
 800596a:	465b      	mov	r3, fp
 800596c:	f7fa fc8e 	bl	800028c <__adddf3>
 8005970:	460b      	mov	r3, r1
 8005972:	4952      	ldr	r1, [pc, #328]	; (8005abc <_strtod_l+0xb0c>)
 8005974:	4a56      	ldr	r2, [pc, #344]	; (8005ad0 <_strtod_l+0xb20>)
 8005976:	4019      	ands	r1, r3
 8005978:	4291      	cmp	r1, r2
 800597a:	4682      	mov	sl, r0
 800597c:	d95b      	bls.n	8005a36 <_strtod_l+0xa86>
 800597e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005980:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005984:	4293      	cmp	r3, r2
 8005986:	d103      	bne.n	8005990 <_strtod_l+0x9e0>
 8005988:	9b08      	ldr	r3, [sp, #32]
 800598a:	3301      	adds	r3, #1
 800598c:	f43f ad2e 	beq.w	80053ec <_strtod_l+0x43c>
 8005990:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8005ac0 <_strtod_l+0xb10>
 8005994:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8005998:	991c      	ldr	r1, [sp, #112]	; 0x70
 800599a:	4648      	mov	r0, r9
 800599c:	f001 fe06 	bl	80075ac <_Bfree>
 80059a0:	9905      	ldr	r1, [sp, #20]
 80059a2:	4648      	mov	r0, r9
 80059a4:	f001 fe02 	bl	80075ac <_Bfree>
 80059a8:	4641      	mov	r1, r8
 80059aa:	4648      	mov	r0, r9
 80059ac:	f001 fdfe 	bl	80075ac <_Bfree>
 80059b0:	4621      	mov	r1, r4
 80059b2:	4648      	mov	r0, r9
 80059b4:	f001 fdfa 	bl	80075ac <_Bfree>
 80059b8:	e619      	b.n	80055ee <_strtod_l+0x63e>
 80059ba:	f1ba 0f00 	cmp.w	sl, #0
 80059be:	d11a      	bne.n	80059f6 <_strtod_l+0xa46>
 80059c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80059c4:	b9eb      	cbnz	r3, 8005a02 <_strtod_l+0xa52>
 80059c6:	2200      	movs	r2, #0
 80059c8:	4b3f      	ldr	r3, [pc, #252]	; (8005ac8 <_strtod_l+0xb18>)
 80059ca:	4630      	mov	r0, r6
 80059cc:	4639      	mov	r1, r7
 80059ce:	f7fb f885 	bl	8000adc <__aeabi_dcmplt>
 80059d2:	b9c8      	cbnz	r0, 8005a08 <_strtod_l+0xa58>
 80059d4:	4630      	mov	r0, r6
 80059d6:	4639      	mov	r1, r7
 80059d8:	2200      	movs	r2, #0
 80059da:	4b3e      	ldr	r3, [pc, #248]	; (8005ad4 <_strtod_l+0xb24>)
 80059dc:	f7fa fe0c 	bl	80005f8 <__aeabi_dmul>
 80059e0:	4606      	mov	r6, r0
 80059e2:	460f      	mov	r7, r1
 80059e4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80059e8:	9618      	str	r6, [sp, #96]	; 0x60
 80059ea:	9319      	str	r3, [sp, #100]	; 0x64
 80059ec:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80059f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80059f4:	e79c      	b.n	8005930 <_strtod_l+0x980>
 80059f6:	f1ba 0f01 	cmp.w	sl, #1
 80059fa:	d102      	bne.n	8005a02 <_strtod_l+0xa52>
 80059fc:	2d00      	cmp	r5, #0
 80059fe:	f43f ad8e 	beq.w	800551e <_strtod_l+0x56e>
 8005a02:	2200      	movs	r2, #0
 8005a04:	4b34      	ldr	r3, [pc, #208]	; (8005ad8 <_strtod_l+0xb28>)
 8005a06:	e78f      	b.n	8005928 <_strtod_l+0x978>
 8005a08:	2600      	movs	r6, #0
 8005a0a:	4f32      	ldr	r7, [pc, #200]	; (8005ad4 <_strtod_l+0xb24>)
 8005a0c:	e7ea      	b.n	80059e4 <_strtod_l+0xa34>
 8005a0e:	4b31      	ldr	r3, [pc, #196]	; (8005ad4 <_strtod_l+0xb24>)
 8005a10:	4630      	mov	r0, r6
 8005a12:	4639      	mov	r1, r7
 8005a14:	2200      	movs	r2, #0
 8005a16:	f7fa fdef 	bl	80005f8 <__aeabi_dmul>
 8005a1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a1c:	4606      	mov	r6, r0
 8005a1e:	460f      	mov	r7, r1
 8005a20:	b933      	cbnz	r3, 8005a30 <_strtod_l+0xa80>
 8005a22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005a26:	9010      	str	r0, [sp, #64]	; 0x40
 8005a28:	9311      	str	r3, [sp, #68]	; 0x44
 8005a2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005a2e:	e7df      	b.n	80059f0 <_strtod_l+0xa40>
 8005a30:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8005a34:	e7f9      	b.n	8005a2a <_strtod_l+0xa7a>
 8005a36:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005a3a:	9b04      	ldr	r3, [sp, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d1ab      	bne.n	8005998 <_strtod_l+0x9e8>
 8005a40:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005a44:	0d1b      	lsrs	r3, r3, #20
 8005a46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a48:	051b      	lsls	r3, r3, #20
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	465d      	mov	r5, fp
 8005a4e:	d1a3      	bne.n	8005998 <_strtod_l+0x9e8>
 8005a50:	4639      	mov	r1, r7
 8005a52:	4630      	mov	r0, r6
 8005a54:	f7fb f880 	bl	8000b58 <__aeabi_d2iz>
 8005a58:	f7fa fd64 	bl	8000524 <__aeabi_i2d>
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	4602      	mov	r2, r0
 8005a60:	4639      	mov	r1, r7
 8005a62:	4630      	mov	r0, r6
 8005a64:	f7fa fc10 	bl	8000288 <__aeabi_dsub>
 8005a68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a6a:	4606      	mov	r6, r0
 8005a6c:	460f      	mov	r7, r1
 8005a6e:	b933      	cbnz	r3, 8005a7e <_strtod_l+0xace>
 8005a70:	f1ba 0f00 	cmp.w	sl, #0
 8005a74:	d103      	bne.n	8005a7e <_strtod_l+0xace>
 8005a76:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8005a7a:	2d00      	cmp	r5, #0
 8005a7c:	d06d      	beq.n	8005b5a <_strtod_l+0xbaa>
 8005a7e:	a30a      	add	r3, pc, #40	; (adr r3, 8005aa8 <_strtod_l+0xaf8>)
 8005a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a84:	4630      	mov	r0, r6
 8005a86:	4639      	mov	r1, r7
 8005a88:	f7fb f828 	bl	8000adc <__aeabi_dcmplt>
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	f47f acb8 	bne.w	8005402 <_strtod_l+0x452>
 8005a92:	a307      	add	r3, pc, #28	; (adr r3, 8005ab0 <_strtod_l+0xb00>)
 8005a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a98:	4630      	mov	r0, r6
 8005a9a:	4639      	mov	r1, r7
 8005a9c:	f7fb f83c 	bl	8000b18 <__aeabi_dcmpgt>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	f43f af79 	beq.w	8005998 <_strtod_l+0x9e8>
 8005aa6:	e4ac      	b.n	8005402 <_strtod_l+0x452>
 8005aa8:	94a03595 	.word	0x94a03595
 8005aac:	3fdfffff 	.word	0x3fdfffff
 8005ab0:	35afe535 	.word	0x35afe535
 8005ab4:	3fe00000 	.word	0x3fe00000
 8005ab8:	000fffff 	.word	0x000fffff
 8005abc:	7ff00000 	.word	0x7ff00000
 8005ac0:	7fefffff 	.word	0x7fefffff
 8005ac4:	39500000 	.word	0x39500000
 8005ac8:	3ff00000 	.word	0x3ff00000
 8005acc:	7fe00000 	.word	0x7fe00000
 8005ad0:	7c9fffff 	.word	0x7c9fffff
 8005ad4:	3fe00000 	.word	0x3fe00000
 8005ad8:	bff00000 	.word	0xbff00000
 8005adc:	9b04      	ldr	r3, [sp, #16]
 8005ade:	b333      	cbz	r3, 8005b2e <_strtod_l+0xb7e>
 8005ae0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ae2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005ae6:	d822      	bhi.n	8005b2e <_strtod_l+0xb7e>
 8005ae8:	a327      	add	r3, pc, #156	; (adr r3, 8005b88 <_strtod_l+0xbd8>)
 8005aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aee:	4630      	mov	r0, r6
 8005af0:	4639      	mov	r1, r7
 8005af2:	f7fa fffd 	bl	8000af0 <__aeabi_dcmple>
 8005af6:	b1a0      	cbz	r0, 8005b22 <_strtod_l+0xb72>
 8005af8:	4639      	mov	r1, r7
 8005afa:	4630      	mov	r0, r6
 8005afc:	f7fb f854 	bl	8000ba8 <__aeabi_d2uiz>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	bf08      	it	eq
 8005b04:	2001      	moveq	r0, #1
 8005b06:	f7fa fcfd 	bl	8000504 <__aeabi_ui2d>
 8005b0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b0c:	4606      	mov	r6, r0
 8005b0e:	460f      	mov	r7, r1
 8005b10:	bb03      	cbnz	r3, 8005b54 <_strtod_l+0xba4>
 8005b12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005b16:	9012      	str	r0, [sp, #72]	; 0x48
 8005b18:	9313      	str	r3, [sp, #76]	; 0x4c
 8005b1a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8005b1e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b26:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005b2a:	1a9b      	subs	r3, r3, r2
 8005b2c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b2e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8005b32:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8005b36:	f001 ffd1 	bl	8007adc <__ulp>
 8005b3a:	4650      	mov	r0, sl
 8005b3c:	ec53 2b10 	vmov	r2, r3, d0
 8005b40:	4659      	mov	r1, fp
 8005b42:	f7fa fd59 	bl	80005f8 <__aeabi_dmul>
 8005b46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005b4a:	f7fa fb9f 	bl	800028c <__adddf3>
 8005b4e:	4682      	mov	sl, r0
 8005b50:	468b      	mov	fp, r1
 8005b52:	e772      	b.n	8005a3a <_strtod_l+0xa8a>
 8005b54:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8005b58:	e7df      	b.n	8005b1a <_strtod_l+0xb6a>
 8005b5a:	a30d      	add	r3, pc, #52	; (adr r3, 8005b90 <_strtod_l+0xbe0>)
 8005b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b60:	f7fa ffbc 	bl	8000adc <__aeabi_dcmplt>
 8005b64:	e79c      	b.n	8005aa0 <_strtod_l+0xaf0>
 8005b66:	2300      	movs	r3, #0
 8005b68:	930d      	str	r3, [sp, #52]	; 0x34
 8005b6a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005b6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b6e:	6013      	str	r3, [r2, #0]
 8005b70:	f7ff ba61 	b.w	8005036 <_strtod_l+0x86>
 8005b74:	2b65      	cmp	r3, #101	; 0x65
 8005b76:	f04f 0200 	mov.w	r2, #0
 8005b7a:	f43f ab4e 	beq.w	800521a <_strtod_l+0x26a>
 8005b7e:	2101      	movs	r1, #1
 8005b80:	4614      	mov	r4, r2
 8005b82:	9104      	str	r1, [sp, #16]
 8005b84:	f7ff bacb 	b.w	800511e <_strtod_l+0x16e>
 8005b88:	ffc00000 	.word	0xffc00000
 8005b8c:	41dfffff 	.word	0x41dfffff
 8005b90:	94a03595 	.word	0x94a03595
 8005b94:	3fcfffff 	.word	0x3fcfffff

08005b98 <_strtod_r>:
 8005b98:	4b05      	ldr	r3, [pc, #20]	; (8005bb0 <_strtod_r+0x18>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	b410      	push	{r4}
 8005b9e:	6a1b      	ldr	r3, [r3, #32]
 8005ba0:	4c04      	ldr	r4, [pc, #16]	; (8005bb4 <_strtod_r+0x1c>)
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	bf08      	it	eq
 8005ba6:	4623      	moveq	r3, r4
 8005ba8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bac:	f7ff ba00 	b.w	8004fb0 <_strtod_l>
 8005bb0:	2000000c 	.word	0x2000000c
 8005bb4:	20000070 	.word	0x20000070

08005bb8 <_strtol_l.isra.0>:
 8005bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bbc:	4680      	mov	r8, r0
 8005bbe:	4689      	mov	r9, r1
 8005bc0:	4692      	mov	sl, r2
 8005bc2:	461e      	mov	r6, r3
 8005bc4:	460f      	mov	r7, r1
 8005bc6:	463d      	mov	r5, r7
 8005bc8:	9808      	ldr	r0, [sp, #32]
 8005bca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005bce:	f001 fc27 	bl	8007420 <__locale_ctype_ptr_l>
 8005bd2:	4420      	add	r0, r4
 8005bd4:	7843      	ldrb	r3, [r0, #1]
 8005bd6:	f013 0308 	ands.w	r3, r3, #8
 8005bda:	d132      	bne.n	8005c42 <_strtol_l.isra.0+0x8a>
 8005bdc:	2c2d      	cmp	r4, #45	; 0x2d
 8005bde:	d132      	bne.n	8005c46 <_strtol_l.isra.0+0x8e>
 8005be0:	787c      	ldrb	r4, [r7, #1]
 8005be2:	1cbd      	adds	r5, r7, #2
 8005be4:	2201      	movs	r2, #1
 8005be6:	2e00      	cmp	r6, #0
 8005be8:	d05d      	beq.n	8005ca6 <_strtol_l.isra.0+0xee>
 8005bea:	2e10      	cmp	r6, #16
 8005bec:	d109      	bne.n	8005c02 <_strtol_l.isra.0+0x4a>
 8005bee:	2c30      	cmp	r4, #48	; 0x30
 8005bf0:	d107      	bne.n	8005c02 <_strtol_l.isra.0+0x4a>
 8005bf2:	782b      	ldrb	r3, [r5, #0]
 8005bf4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005bf8:	2b58      	cmp	r3, #88	; 0x58
 8005bfa:	d14f      	bne.n	8005c9c <_strtol_l.isra.0+0xe4>
 8005bfc:	786c      	ldrb	r4, [r5, #1]
 8005bfe:	2610      	movs	r6, #16
 8005c00:	3502      	adds	r5, #2
 8005c02:	2a00      	cmp	r2, #0
 8005c04:	bf14      	ite	ne
 8005c06:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005c0a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005c0e:	2700      	movs	r7, #0
 8005c10:	fbb1 fcf6 	udiv	ip, r1, r6
 8005c14:	4638      	mov	r0, r7
 8005c16:	fb06 1e1c 	mls	lr, r6, ip, r1
 8005c1a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005c1e:	2b09      	cmp	r3, #9
 8005c20:	d817      	bhi.n	8005c52 <_strtol_l.isra.0+0x9a>
 8005c22:	461c      	mov	r4, r3
 8005c24:	42a6      	cmp	r6, r4
 8005c26:	dd23      	ble.n	8005c70 <_strtol_l.isra.0+0xb8>
 8005c28:	1c7b      	adds	r3, r7, #1
 8005c2a:	d007      	beq.n	8005c3c <_strtol_l.isra.0+0x84>
 8005c2c:	4584      	cmp	ip, r0
 8005c2e:	d31c      	bcc.n	8005c6a <_strtol_l.isra.0+0xb2>
 8005c30:	d101      	bne.n	8005c36 <_strtol_l.isra.0+0x7e>
 8005c32:	45a6      	cmp	lr, r4
 8005c34:	db19      	blt.n	8005c6a <_strtol_l.isra.0+0xb2>
 8005c36:	fb00 4006 	mla	r0, r0, r6, r4
 8005c3a:	2701      	movs	r7, #1
 8005c3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c40:	e7eb      	b.n	8005c1a <_strtol_l.isra.0+0x62>
 8005c42:	462f      	mov	r7, r5
 8005c44:	e7bf      	b.n	8005bc6 <_strtol_l.isra.0+0xe>
 8005c46:	2c2b      	cmp	r4, #43	; 0x2b
 8005c48:	bf04      	itt	eq
 8005c4a:	1cbd      	addeq	r5, r7, #2
 8005c4c:	787c      	ldrbeq	r4, [r7, #1]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	e7c9      	b.n	8005be6 <_strtol_l.isra.0+0x2e>
 8005c52:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005c56:	2b19      	cmp	r3, #25
 8005c58:	d801      	bhi.n	8005c5e <_strtol_l.isra.0+0xa6>
 8005c5a:	3c37      	subs	r4, #55	; 0x37
 8005c5c:	e7e2      	b.n	8005c24 <_strtol_l.isra.0+0x6c>
 8005c5e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005c62:	2b19      	cmp	r3, #25
 8005c64:	d804      	bhi.n	8005c70 <_strtol_l.isra.0+0xb8>
 8005c66:	3c57      	subs	r4, #87	; 0x57
 8005c68:	e7dc      	b.n	8005c24 <_strtol_l.isra.0+0x6c>
 8005c6a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005c6e:	e7e5      	b.n	8005c3c <_strtol_l.isra.0+0x84>
 8005c70:	1c7b      	adds	r3, r7, #1
 8005c72:	d108      	bne.n	8005c86 <_strtol_l.isra.0+0xce>
 8005c74:	2322      	movs	r3, #34	; 0x22
 8005c76:	f8c8 3000 	str.w	r3, [r8]
 8005c7a:	4608      	mov	r0, r1
 8005c7c:	f1ba 0f00 	cmp.w	sl, #0
 8005c80:	d107      	bne.n	8005c92 <_strtol_l.isra.0+0xda>
 8005c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c86:	b102      	cbz	r2, 8005c8a <_strtol_l.isra.0+0xd2>
 8005c88:	4240      	negs	r0, r0
 8005c8a:	f1ba 0f00 	cmp.w	sl, #0
 8005c8e:	d0f8      	beq.n	8005c82 <_strtol_l.isra.0+0xca>
 8005c90:	b10f      	cbz	r7, 8005c96 <_strtol_l.isra.0+0xde>
 8005c92:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8005c96:	f8ca 9000 	str.w	r9, [sl]
 8005c9a:	e7f2      	b.n	8005c82 <_strtol_l.isra.0+0xca>
 8005c9c:	2430      	movs	r4, #48	; 0x30
 8005c9e:	2e00      	cmp	r6, #0
 8005ca0:	d1af      	bne.n	8005c02 <_strtol_l.isra.0+0x4a>
 8005ca2:	2608      	movs	r6, #8
 8005ca4:	e7ad      	b.n	8005c02 <_strtol_l.isra.0+0x4a>
 8005ca6:	2c30      	cmp	r4, #48	; 0x30
 8005ca8:	d0a3      	beq.n	8005bf2 <_strtol_l.isra.0+0x3a>
 8005caa:	260a      	movs	r6, #10
 8005cac:	e7a9      	b.n	8005c02 <_strtol_l.isra.0+0x4a>
	...

08005cb0 <_strtol_r>:
 8005cb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005cb2:	4c06      	ldr	r4, [pc, #24]	; (8005ccc <_strtol_r+0x1c>)
 8005cb4:	4d06      	ldr	r5, [pc, #24]	; (8005cd0 <_strtol_r+0x20>)
 8005cb6:	6824      	ldr	r4, [r4, #0]
 8005cb8:	6a24      	ldr	r4, [r4, #32]
 8005cba:	2c00      	cmp	r4, #0
 8005cbc:	bf08      	it	eq
 8005cbe:	462c      	moveq	r4, r5
 8005cc0:	9400      	str	r4, [sp, #0]
 8005cc2:	f7ff ff79 	bl	8005bb8 <_strtol_l.isra.0>
 8005cc6:	b003      	add	sp, #12
 8005cc8:	bd30      	pop	{r4, r5, pc}
 8005cca:	bf00      	nop
 8005ccc:	2000000c 	.word	0x2000000c
 8005cd0:	20000070 	.word	0x20000070

08005cd4 <__swbuf_r>:
 8005cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd6:	460e      	mov	r6, r1
 8005cd8:	4614      	mov	r4, r2
 8005cda:	4605      	mov	r5, r0
 8005cdc:	b118      	cbz	r0, 8005ce6 <__swbuf_r+0x12>
 8005cde:	6983      	ldr	r3, [r0, #24]
 8005ce0:	b90b      	cbnz	r3, 8005ce6 <__swbuf_r+0x12>
 8005ce2:	f000 ffed 	bl	8006cc0 <__sinit>
 8005ce6:	4b21      	ldr	r3, [pc, #132]	; (8005d6c <__swbuf_r+0x98>)
 8005ce8:	429c      	cmp	r4, r3
 8005cea:	d12a      	bne.n	8005d42 <__swbuf_r+0x6e>
 8005cec:	686c      	ldr	r4, [r5, #4]
 8005cee:	69a3      	ldr	r3, [r4, #24]
 8005cf0:	60a3      	str	r3, [r4, #8]
 8005cf2:	89a3      	ldrh	r3, [r4, #12]
 8005cf4:	071a      	lsls	r2, r3, #28
 8005cf6:	d52e      	bpl.n	8005d56 <__swbuf_r+0x82>
 8005cf8:	6923      	ldr	r3, [r4, #16]
 8005cfa:	b363      	cbz	r3, 8005d56 <__swbuf_r+0x82>
 8005cfc:	6923      	ldr	r3, [r4, #16]
 8005cfe:	6820      	ldr	r0, [r4, #0]
 8005d00:	1ac0      	subs	r0, r0, r3
 8005d02:	6963      	ldr	r3, [r4, #20]
 8005d04:	b2f6      	uxtb	r6, r6
 8005d06:	4283      	cmp	r3, r0
 8005d08:	4637      	mov	r7, r6
 8005d0a:	dc04      	bgt.n	8005d16 <__swbuf_r+0x42>
 8005d0c:	4621      	mov	r1, r4
 8005d0e:	4628      	mov	r0, r5
 8005d10:	f000 ff6c 	bl	8006bec <_fflush_r>
 8005d14:	bb28      	cbnz	r0, 8005d62 <__swbuf_r+0x8e>
 8005d16:	68a3      	ldr	r3, [r4, #8]
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	60a3      	str	r3, [r4, #8]
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	1c5a      	adds	r2, r3, #1
 8005d20:	6022      	str	r2, [r4, #0]
 8005d22:	701e      	strb	r6, [r3, #0]
 8005d24:	6963      	ldr	r3, [r4, #20]
 8005d26:	3001      	adds	r0, #1
 8005d28:	4283      	cmp	r3, r0
 8005d2a:	d004      	beq.n	8005d36 <__swbuf_r+0x62>
 8005d2c:	89a3      	ldrh	r3, [r4, #12]
 8005d2e:	07db      	lsls	r3, r3, #31
 8005d30:	d519      	bpl.n	8005d66 <__swbuf_r+0x92>
 8005d32:	2e0a      	cmp	r6, #10
 8005d34:	d117      	bne.n	8005d66 <__swbuf_r+0x92>
 8005d36:	4621      	mov	r1, r4
 8005d38:	4628      	mov	r0, r5
 8005d3a:	f000 ff57 	bl	8006bec <_fflush_r>
 8005d3e:	b190      	cbz	r0, 8005d66 <__swbuf_r+0x92>
 8005d40:	e00f      	b.n	8005d62 <__swbuf_r+0x8e>
 8005d42:	4b0b      	ldr	r3, [pc, #44]	; (8005d70 <__swbuf_r+0x9c>)
 8005d44:	429c      	cmp	r4, r3
 8005d46:	d101      	bne.n	8005d4c <__swbuf_r+0x78>
 8005d48:	68ac      	ldr	r4, [r5, #8]
 8005d4a:	e7d0      	b.n	8005cee <__swbuf_r+0x1a>
 8005d4c:	4b09      	ldr	r3, [pc, #36]	; (8005d74 <__swbuf_r+0xa0>)
 8005d4e:	429c      	cmp	r4, r3
 8005d50:	bf08      	it	eq
 8005d52:	68ec      	ldreq	r4, [r5, #12]
 8005d54:	e7cb      	b.n	8005cee <__swbuf_r+0x1a>
 8005d56:	4621      	mov	r1, r4
 8005d58:	4628      	mov	r0, r5
 8005d5a:	f000 f80d 	bl	8005d78 <__swsetup_r>
 8005d5e:	2800      	cmp	r0, #0
 8005d60:	d0cc      	beq.n	8005cfc <__swbuf_r+0x28>
 8005d62:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005d66:	4638      	mov	r0, r7
 8005d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	08008800 	.word	0x08008800
 8005d70:	08008820 	.word	0x08008820
 8005d74:	080087e0 	.word	0x080087e0

08005d78 <__swsetup_r>:
 8005d78:	4b32      	ldr	r3, [pc, #200]	; (8005e44 <__swsetup_r+0xcc>)
 8005d7a:	b570      	push	{r4, r5, r6, lr}
 8005d7c:	681d      	ldr	r5, [r3, #0]
 8005d7e:	4606      	mov	r6, r0
 8005d80:	460c      	mov	r4, r1
 8005d82:	b125      	cbz	r5, 8005d8e <__swsetup_r+0x16>
 8005d84:	69ab      	ldr	r3, [r5, #24]
 8005d86:	b913      	cbnz	r3, 8005d8e <__swsetup_r+0x16>
 8005d88:	4628      	mov	r0, r5
 8005d8a:	f000 ff99 	bl	8006cc0 <__sinit>
 8005d8e:	4b2e      	ldr	r3, [pc, #184]	; (8005e48 <__swsetup_r+0xd0>)
 8005d90:	429c      	cmp	r4, r3
 8005d92:	d10f      	bne.n	8005db4 <__swsetup_r+0x3c>
 8005d94:	686c      	ldr	r4, [r5, #4]
 8005d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	0715      	lsls	r5, r2, #28
 8005d9e:	d42c      	bmi.n	8005dfa <__swsetup_r+0x82>
 8005da0:	06d0      	lsls	r0, r2, #27
 8005da2:	d411      	bmi.n	8005dc8 <__swsetup_r+0x50>
 8005da4:	2209      	movs	r2, #9
 8005da6:	6032      	str	r2, [r6, #0]
 8005da8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dac:	81a3      	strh	r3, [r4, #12]
 8005dae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005db2:	e03e      	b.n	8005e32 <__swsetup_r+0xba>
 8005db4:	4b25      	ldr	r3, [pc, #148]	; (8005e4c <__swsetup_r+0xd4>)
 8005db6:	429c      	cmp	r4, r3
 8005db8:	d101      	bne.n	8005dbe <__swsetup_r+0x46>
 8005dba:	68ac      	ldr	r4, [r5, #8]
 8005dbc:	e7eb      	b.n	8005d96 <__swsetup_r+0x1e>
 8005dbe:	4b24      	ldr	r3, [pc, #144]	; (8005e50 <__swsetup_r+0xd8>)
 8005dc0:	429c      	cmp	r4, r3
 8005dc2:	bf08      	it	eq
 8005dc4:	68ec      	ldreq	r4, [r5, #12]
 8005dc6:	e7e6      	b.n	8005d96 <__swsetup_r+0x1e>
 8005dc8:	0751      	lsls	r1, r2, #29
 8005dca:	d512      	bpl.n	8005df2 <__swsetup_r+0x7a>
 8005dcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005dce:	b141      	cbz	r1, 8005de2 <__swsetup_r+0x6a>
 8005dd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005dd4:	4299      	cmp	r1, r3
 8005dd6:	d002      	beq.n	8005dde <__swsetup_r+0x66>
 8005dd8:	4630      	mov	r0, r6
 8005dda:	f001 ffc1 	bl	8007d60 <_free_r>
 8005dde:	2300      	movs	r3, #0
 8005de0:	6363      	str	r3, [r4, #52]	; 0x34
 8005de2:	89a3      	ldrh	r3, [r4, #12]
 8005de4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005de8:	81a3      	strh	r3, [r4, #12]
 8005dea:	2300      	movs	r3, #0
 8005dec:	6063      	str	r3, [r4, #4]
 8005dee:	6923      	ldr	r3, [r4, #16]
 8005df0:	6023      	str	r3, [r4, #0]
 8005df2:	89a3      	ldrh	r3, [r4, #12]
 8005df4:	f043 0308 	orr.w	r3, r3, #8
 8005df8:	81a3      	strh	r3, [r4, #12]
 8005dfa:	6923      	ldr	r3, [r4, #16]
 8005dfc:	b94b      	cbnz	r3, 8005e12 <__swsetup_r+0x9a>
 8005dfe:	89a3      	ldrh	r3, [r4, #12]
 8005e00:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005e04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e08:	d003      	beq.n	8005e12 <__swsetup_r+0x9a>
 8005e0a:	4621      	mov	r1, r4
 8005e0c:	4630      	mov	r0, r6
 8005e0e:	f001 fb3f 	bl	8007490 <__smakebuf_r>
 8005e12:	89a2      	ldrh	r2, [r4, #12]
 8005e14:	f012 0301 	ands.w	r3, r2, #1
 8005e18:	d00c      	beq.n	8005e34 <__swsetup_r+0xbc>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60a3      	str	r3, [r4, #8]
 8005e1e:	6963      	ldr	r3, [r4, #20]
 8005e20:	425b      	negs	r3, r3
 8005e22:	61a3      	str	r3, [r4, #24]
 8005e24:	6923      	ldr	r3, [r4, #16]
 8005e26:	b953      	cbnz	r3, 8005e3e <__swsetup_r+0xc6>
 8005e28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e2c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005e30:	d1ba      	bne.n	8005da8 <__swsetup_r+0x30>
 8005e32:	bd70      	pop	{r4, r5, r6, pc}
 8005e34:	0792      	lsls	r2, r2, #30
 8005e36:	bf58      	it	pl
 8005e38:	6963      	ldrpl	r3, [r4, #20]
 8005e3a:	60a3      	str	r3, [r4, #8]
 8005e3c:	e7f2      	b.n	8005e24 <__swsetup_r+0xac>
 8005e3e:	2000      	movs	r0, #0
 8005e40:	e7f7      	b.n	8005e32 <__swsetup_r+0xba>
 8005e42:	bf00      	nop
 8005e44:	2000000c 	.word	0x2000000c
 8005e48:	08008800 	.word	0x08008800
 8005e4c:	08008820 	.word	0x08008820
 8005e50:	080087e0 	.word	0x080087e0

08005e54 <quorem>:
 8005e54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e58:	6903      	ldr	r3, [r0, #16]
 8005e5a:	690c      	ldr	r4, [r1, #16]
 8005e5c:	42a3      	cmp	r3, r4
 8005e5e:	4680      	mov	r8, r0
 8005e60:	f2c0 8082 	blt.w	8005f68 <quorem+0x114>
 8005e64:	3c01      	subs	r4, #1
 8005e66:	f101 0714 	add.w	r7, r1, #20
 8005e6a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005e6e:	f100 0614 	add.w	r6, r0, #20
 8005e72:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005e76:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005e7a:	eb06 030c 	add.w	r3, r6, ip
 8005e7e:	3501      	adds	r5, #1
 8005e80:	eb07 090c 	add.w	r9, r7, ip
 8005e84:	9301      	str	r3, [sp, #4]
 8005e86:	fbb0 f5f5 	udiv	r5, r0, r5
 8005e8a:	b395      	cbz	r5, 8005ef2 <quorem+0x9e>
 8005e8c:	f04f 0a00 	mov.w	sl, #0
 8005e90:	4638      	mov	r0, r7
 8005e92:	46b6      	mov	lr, r6
 8005e94:	46d3      	mov	fp, sl
 8005e96:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e9a:	b293      	uxth	r3, r2
 8005e9c:	fb05 a303 	mla	r3, r5, r3, sl
 8005ea0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	ebab 0303 	sub.w	r3, fp, r3
 8005eaa:	0c12      	lsrs	r2, r2, #16
 8005eac:	f8de b000 	ldr.w	fp, [lr]
 8005eb0:	fb05 a202 	mla	r2, r5, r2, sl
 8005eb4:	fa13 f38b 	uxtah	r3, r3, fp
 8005eb8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005ebc:	fa1f fb82 	uxth.w	fp, r2
 8005ec0:	f8de 2000 	ldr.w	r2, [lr]
 8005ec4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005ec8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ed2:	4581      	cmp	r9, r0
 8005ed4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005ed8:	f84e 3b04 	str.w	r3, [lr], #4
 8005edc:	d2db      	bcs.n	8005e96 <quorem+0x42>
 8005ede:	f856 300c 	ldr.w	r3, [r6, ip]
 8005ee2:	b933      	cbnz	r3, 8005ef2 <quorem+0x9e>
 8005ee4:	9b01      	ldr	r3, [sp, #4]
 8005ee6:	3b04      	subs	r3, #4
 8005ee8:	429e      	cmp	r6, r3
 8005eea:	461a      	mov	r2, r3
 8005eec:	d330      	bcc.n	8005f50 <quorem+0xfc>
 8005eee:	f8c8 4010 	str.w	r4, [r8, #16]
 8005ef2:	4640      	mov	r0, r8
 8005ef4:	f001 fd7a 	bl	80079ec <__mcmp>
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	db25      	blt.n	8005f48 <quorem+0xf4>
 8005efc:	3501      	adds	r5, #1
 8005efe:	4630      	mov	r0, r6
 8005f00:	f04f 0c00 	mov.w	ip, #0
 8005f04:	f857 2b04 	ldr.w	r2, [r7], #4
 8005f08:	f8d0 e000 	ldr.w	lr, [r0]
 8005f0c:	b293      	uxth	r3, r2
 8005f0e:	ebac 0303 	sub.w	r3, ip, r3
 8005f12:	0c12      	lsrs	r2, r2, #16
 8005f14:	fa13 f38e 	uxtah	r3, r3, lr
 8005f18:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005f1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f26:	45b9      	cmp	r9, r7
 8005f28:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005f2c:	f840 3b04 	str.w	r3, [r0], #4
 8005f30:	d2e8      	bcs.n	8005f04 <quorem+0xb0>
 8005f32:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005f36:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005f3a:	b92a      	cbnz	r2, 8005f48 <quorem+0xf4>
 8005f3c:	3b04      	subs	r3, #4
 8005f3e:	429e      	cmp	r6, r3
 8005f40:	461a      	mov	r2, r3
 8005f42:	d30b      	bcc.n	8005f5c <quorem+0x108>
 8005f44:	f8c8 4010 	str.w	r4, [r8, #16]
 8005f48:	4628      	mov	r0, r5
 8005f4a:	b003      	add	sp, #12
 8005f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f50:	6812      	ldr	r2, [r2, #0]
 8005f52:	3b04      	subs	r3, #4
 8005f54:	2a00      	cmp	r2, #0
 8005f56:	d1ca      	bne.n	8005eee <quorem+0x9a>
 8005f58:	3c01      	subs	r4, #1
 8005f5a:	e7c5      	b.n	8005ee8 <quorem+0x94>
 8005f5c:	6812      	ldr	r2, [r2, #0]
 8005f5e:	3b04      	subs	r3, #4
 8005f60:	2a00      	cmp	r2, #0
 8005f62:	d1ef      	bne.n	8005f44 <quorem+0xf0>
 8005f64:	3c01      	subs	r4, #1
 8005f66:	e7ea      	b.n	8005f3e <quorem+0xea>
 8005f68:	2000      	movs	r0, #0
 8005f6a:	e7ee      	b.n	8005f4a <quorem+0xf6>
 8005f6c:	0000      	movs	r0, r0
	...

08005f70 <_dtoa_r>:
 8005f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f74:	ec57 6b10 	vmov	r6, r7, d0
 8005f78:	b097      	sub	sp, #92	; 0x5c
 8005f7a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005f7c:	9106      	str	r1, [sp, #24]
 8005f7e:	4604      	mov	r4, r0
 8005f80:	920b      	str	r2, [sp, #44]	; 0x2c
 8005f82:	9312      	str	r3, [sp, #72]	; 0x48
 8005f84:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005f88:	e9cd 6700 	strd	r6, r7, [sp]
 8005f8c:	b93d      	cbnz	r5, 8005f9e <_dtoa_r+0x2e>
 8005f8e:	2010      	movs	r0, #16
 8005f90:	f001 fabe 	bl	8007510 <malloc>
 8005f94:	6260      	str	r0, [r4, #36]	; 0x24
 8005f96:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005f9a:	6005      	str	r5, [r0, #0]
 8005f9c:	60c5      	str	r5, [r0, #12]
 8005f9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fa0:	6819      	ldr	r1, [r3, #0]
 8005fa2:	b151      	cbz	r1, 8005fba <_dtoa_r+0x4a>
 8005fa4:	685a      	ldr	r2, [r3, #4]
 8005fa6:	604a      	str	r2, [r1, #4]
 8005fa8:	2301      	movs	r3, #1
 8005faa:	4093      	lsls	r3, r2
 8005fac:	608b      	str	r3, [r1, #8]
 8005fae:	4620      	mov	r0, r4
 8005fb0:	f001 fafc 	bl	80075ac <_Bfree>
 8005fb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	601a      	str	r2, [r3, #0]
 8005fba:	1e3b      	subs	r3, r7, #0
 8005fbc:	bfbb      	ittet	lt
 8005fbe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005fc2:	9301      	strlt	r3, [sp, #4]
 8005fc4:	2300      	movge	r3, #0
 8005fc6:	2201      	movlt	r2, #1
 8005fc8:	bfac      	ite	ge
 8005fca:	f8c8 3000 	strge.w	r3, [r8]
 8005fce:	f8c8 2000 	strlt.w	r2, [r8]
 8005fd2:	4baf      	ldr	r3, [pc, #700]	; (8006290 <_dtoa_r+0x320>)
 8005fd4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005fd8:	ea33 0308 	bics.w	r3, r3, r8
 8005fdc:	d114      	bne.n	8006008 <_dtoa_r+0x98>
 8005fde:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005fe0:	f242 730f 	movw	r3, #9999	; 0x270f
 8005fe4:	6013      	str	r3, [r2, #0]
 8005fe6:	9b00      	ldr	r3, [sp, #0]
 8005fe8:	b923      	cbnz	r3, 8005ff4 <_dtoa_r+0x84>
 8005fea:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005fee:	2800      	cmp	r0, #0
 8005ff0:	f000 8542 	beq.w	8006a78 <_dtoa_r+0xb08>
 8005ff4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ff6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80062a4 <_dtoa_r+0x334>
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	f000 8544 	beq.w	8006a88 <_dtoa_r+0xb18>
 8006000:	f10b 0303 	add.w	r3, fp, #3
 8006004:	f000 bd3e 	b.w	8006a84 <_dtoa_r+0xb14>
 8006008:	e9dd 6700 	ldrd	r6, r7, [sp]
 800600c:	2200      	movs	r2, #0
 800600e:	2300      	movs	r3, #0
 8006010:	4630      	mov	r0, r6
 8006012:	4639      	mov	r1, r7
 8006014:	f7fa fd58 	bl	8000ac8 <__aeabi_dcmpeq>
 8006018:	4681      	mov	r9, r0
 800601a:	b168      	cbz	r0, 8006038 <_dtoa_r+0xc8>
 800601c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800601e:	2301      	movs	r3, #1
 8006020:	6013      	str	r3, [r2, #0]
 8006022:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006024:	2b00      	cmp	r3, #0
 8006026:	f000 8524 	beq.w	8006a72 <_dtoa_r+0xb02>
 800602a:	4b9a      	ldr	r3, [pc, #616]	; (8006294 <_dtoa_r+0x324>)
 800602c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800602e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8006032:	6013      	str	r3, [r2, #0]
 8006034:	f000 bd28 	b.w	8006a88 <_dtoa_r+0xb18>
 8006038:	aa14      	add	r2, sp, #80	; 0x50
 800603a:	a915      	add	r1, sp, #84	; 0x54
 800603c:	ec47 6b10 	vmov	d0, r6, r7
 8006040:	4620      	mov	r0, r4
 8006042:	f001 fdc1 	bl	8007bc8 <__d2b>
 8006046:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800604a:	9004      	str	r0, [sp, #16]
 800604c:	2d00      	cmp	r5, #0
 800604e:	d07c      	beq.n	800614a <_dtoa_r+0x1da>
 8006050:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006054:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006058:	46b2      	mov	sl, r6
 800605a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800605e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006062:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8006066:	2200      	movs	r2, #0
 8006068:	4b8b      	ldr	r3, [pc, #556]	; (8006298 <_dtoa_r+0x328>)
 800606a:	4650      	mov	r0, sl
 800606c:	4659      	mov	r1, fp
 800606e:	f7fa f90b 	bl	8000288 <__aeabi_dsub>
 8006072:	a381      	add	r3, pc, #516	; (adr r3, 8006278 <_dtoa_r+0x308>)
 8006074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006078:	f7fa fabe 	bl	80005f8 <__aeabi_dmul>
 800607c:	a380      	add	r3, pc, #512	; (adr r3, 8006280 <_dtoa_r+0x310>)
 800607e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006082:	f7fa f903 	bl	800028c <__adddf3>
 8006086:	4606      	mov	r6, r0
 8006088:	4628      	mov	r0, r5
 800608a:	460f      	mov	r7, r1
 800608c:	f7fa fa4a 	bl	8000524 <__aeabi_i2d>
 8006090:	a37d      	add	r3, pc, #500	; (adr r3, 8006288 <_dtoa_r+0x318>)
 8006092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006096:	f7fa faaf 	bl	80005f8 <__aeabi_dmul>
 800609a:	4602      	mov	r2, r0
 800609c:	460b      	mov	r3, r1
 800609e:	4630      	mov	r0, r6
 80060a0:	4639      	mov	r1, r7
 80060a2:	f7fa f8f3 	bl	800028c <__adddf3>
 80060a6:	4606      	mov	r6, r0
 80060a8:	460f      	mov	r7, r1
 80060aa:	f7fa fd55 	bl	8000b58 <__aeabi_d2iz>
 80060ae:	2200      	movs	r2, #0
 80060b0:	4682      	mov	sl, r0
 80060b2:	2300      	movs	r3, #0
 80060b4:	4630      	mov	r0, r6
 80060b6:	4639      	mov	r1, r7
 80060b8:	f7fa fd10 	bl	8000adc <__aeabi_dcmplt>
 80060bc:	b148      	cbz	r0, 80060d2 <_dtoa_r+0x162>
 80060be:	4650      	mov	r0, sl
 80060c0:	f7fa fa30 	bl	8000524 <__aeabi_i2d>
 80060c4:	4632      	mov	r2, r6
 80060c6:	463b      	mov	r3, r7
 80060c8:	f7fa fcfe 	bl	8000ac8 <__aeabi_dcmpeq>
 80060cc:	b908      	cbnz	r0, 80060d2 <_dtoa_r+0x162>
 80060ce:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80060d2:	f1ba 0f16 	cmp.w	sl, #22
 80060d6:	d859      	bhi.n	800618c <_dtoa_r+0x21c>
 80060d8:	4970      	ldr	r1, [pc, #448]	; (800629c <_dtoa_r+0x32c>)
 80060da:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80060de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80060e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060e6:	f7fa fd17 	bl	8000b18 <__aeabi_dcmpgt>
 80060ea:	2800      	cmp	r0, #0
 80060ec:	d050      	beq.n	8006190 <_dtoa_r+0x220>
 80060ee:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80060f2:	2300      	movs	r3, #0
 80060f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80060f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80060f8:	1b5d      	subs	r5, r3, r5
 80060fa:	f1b5 0801 	subs.w	r8, r5, #1
 80060fe:	bf49      	itett	mi
 8006100:	f1c5 0301 	rsbmi	r3, r5, #1
 8006104:	2300      	movpl	r3, #0
 8006106:	9305      	strmi	r3, [sp, #20]
 8006108:	f04f 0800 	movmi.w	r8, #0
 800610c:	bf58      	it	pl
 800610e:	9305      	strpl	r3, [sp, #20]
 8006110:	f1ba 0f00 	cmp.w	sl, #0
 8006114:	db3e      	blt.n	8006194 <_dtoa_r+0x224>
 8006116:	2300      	movs	r3, #0
 8006118:	44d0      	add	r8, sl
 800611a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800611e:	9307      	str	r3, [sp, #28]
 8006120:	9b06      	ldr	r3, [sp, #24]
 8006122:	2b09      	cmp	r3, #9
 8006124:	f200 8090 	bhi.w	8006248 <_dtoa_r+0x2d8>
 8006128:	2b05      	cmp	r3, #5
 800612a:	bfc4      	itt	gt
 800612c:	3b04      	subgt	r3, #4
 800612e:	9306      	strgt	r3, [sp, #24]
 8006130:	9b06      	ldr	r3, [sp, #24]
 8006132:	f1a3 0302 	sub.w	r3, r3, #2
 8006136:	bfcc      	ite	gt
 8006138:	2500      	movgt	r5, #0
 800613a:	2501      	movle	r5, #1
 800613c:	2b03      	cmp	r3, #3
 800613e:	f200 808f 	bhi.w	8006260 <_dtoa_r+0x2f0>
 8006142:	e8df f003 	tbb	[pc, r3]
 8006146:	7f7d      	.short	0x7f7d
 8006148:	7131      	.short	0x7131
 800614a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800614e:	441d      	add	r5, r3
 8006150:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006154:	2820      	cmp	r0, #32
 8006156:	dd13      	ble.n	8006180 <_dtoa_r+0x210>
 8006158:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800615c:	9b00      	ldr	r3, [sp, #0]
 800615e:	fa08 f800 	lsl.w	r8, r8, r0
 8006162:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006166:	fa23 f000 	lsr.w	r0, r3, r0
 800616a:	ea48 0000 	orr.w	r0, r8, r0
 800616e:	f7fa f9c9 	bl	8000504 <__aeabi_ui2d>
 8006172:	2301      	movs	r3, #1
 8006174:	4682      	mov	sl, r0
 8006176:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800617a:	3d01      	subs	r5, #1
 800617c:	9313      	str	r3, [sp, #76]	; 0x4c
 800617e:	e772      	b.n	8006066 <_dtoa_r+0xf6>
 8006180:	9b00      	ldr	r3, [sp, #0]
 8006182:	f1c0 0020 	rsb	r0, r0, #32
 8006186:	fa03 f000 	lsl.w	r0, r3, r0
 800618a:	e7f0      	b.n	800616e <_dtoa_r+0x1fe>
 800618c:	2301      	movs	r3, #1
 800618e:	e7b1      	b.n	80060f4 <_dtoa_r+0x184>
 8006190:	900f      	str	r0, [sp, #60]	; 0x3c
 8006192:	e7b0      	b.n	80060f6 <_dtoa_r+0x186>
 8006194:	9b05      	ldr	r3, [sp, #20]
 8006196:	eba3 030a 	sub.w	r3, r3, sl
 800619a:	9305      	str	r3, [sp, #20]
 800619c:	f1ca 0300 	rsb	r3, sl, #0
 80061a0:	9307      	str	r3, [sp, #28]
 80061a2:	2300      	movs	r3, #0
 80061a4:	930e      	str	r3, [sp, #56]	; 0x38
 80061a6:	e7bb      	b.n	8006120 <_dtoa_r+0x1b0>
 80061a8:	2301      	movs	r3, #1
 80061aa:	930a      	str	r3, [sp, #40]	; 0x28
 80061ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	dd59      	ble.n	8006266 <_dtoa_r+0x2f6>
 80061b2:	9302      	str	r3, [sp, #8]
 80061b4:	4699      	mov	r9, r3
 80061b6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80061b8:	2200      	movs	r2, #0
 80061ba:	6072      	str	r2, [r6, #4]
 80061bc:	2204      	movs	r2, #4
 80061be:	f102 0014 	add.w	r0, r2, #20
 80061c2:	4298      	cmp	r0, r3
 80061c4:	6871      	ldr	r1, [r6, #4]
 80061c6:	d953      	bls.n	8006270 <_dtoa_r+0x300>
 80061c8:	4620      	mov	r0, r4
 80061ca:	f001 f9bb 	bl	8007544 <_Balloc>
 80061ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061d0:	6030      	str	r0, [r6, #0]
 80061d2:	f1b9 0f0e 	cmp.w	r9, #14
 80061d6:	f8d3 b000 	ldr.w	fp, [r3]
 80061da:	f200 80e6 	bhi.w	80063aa <_dtoa_r+0x43a>
 80061de:	2d00      	cmp	r5, #0
 80061e0:	f000 80e3 	beq.w	80063aa <_dtoa_r+0x43a>
 80061e4:	ed9d 7b00 	vldr	d7, [sp]
 80061e8:	f1ba 0f00 	cmp.w	sl, #0
 80061ec:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80061f0:	dd74      	ble.n	80062dc <_dtoa_r+0x36c>
 80061f2:	4a2a      	ldr	r2, [pc, #168]	; (800629c <_dtoa_r+0x32c>)
 80061f4:	f00a 030f 	and.w	r3, sl, #15
 80061f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80061fc:	ed93 7b00 	vldr	d7, [r3]
 8006200:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006204:	06f0      	lsls	r0, r6, #27
 8006206:	ed8d 7b08 	vstr	d7, [sp, #32]
 800620a:	d565      	bpl.n	80062d8 <_dtoa_r+0x368>
 800620c:	4b24      	ldr	r3, [pc, #144]	; (80062a0 <_dtoa_r+0x330>)
 800620e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006212:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006216:	f7fa fb19 	bl	800084c <__aeabi_ddiv>
 800621a:	e9cd 0100 	strd	r0, r1, [sp]
 800621e:	f006 060f 	and.w	r6, r6, #15
 8006222:	2503      	movs	r5, #3
 8006224:	4f1e      	ldr	r7, [pc, #120]	; (80062a0 <_dtoa_r+0x330>)
 8006226:	e04c      	b.n	80062c2 <_dtoa_r+0x352>
 8006228:	2301      	movs	r3, #1
 800622a:	930a      	str	r3, [sp, #40]	; 0x28
 800622c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800622e:	4453      	add	r3, sl
 8006230:	f103 0901 	add.w	r9, r3, #1
 8006234:	9302      	str	r3, [sp, #8]
 8006236:	464b      	mov	r3, r9
 8006238:	2b01      	cmp	r3, #1
 800623a:	bfb8      	it	lt
 800623c:	2301      	movlt	r3, #1
 800623e:	e7ba      	b.n	80061b6 <_dtoa_r+0x246>
 8006240:	2300      	movs	r3, #0
 8006242:	e7b2      	b.n	80061aa <_dtoa_r+0x23a>
 8006244:	2300      	movs	r3, #0
 8006246:	e7f0      	b.n	800622a <_dtoa_r+0x2ba>
 8006248:	2501      	movs	r5, #1
 800624a:	2300      	movs	r3, #0
 800624c:	9306      	str	r3, [sp, #24]
 800624e:	950a      	str	r5, [sp, #40]	; 0x28
 8006250:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006254:	9302      	str	r3, [sp, #8]
 8006256:	4699      	mov	r9, r3
 8006258:	2200      	movs	r2, #0
 800625a:	2312      	movs	r3, #18
 800625c:	920b      	str	r2, [sp, #44]	; 0x2c
 800625e:	e7aa      	b.n	80061b6 <_dtoa_r+0x246>
 8006260:	2301      	movs	r3, #1
 8006262:	930a      	str	r3, [sp, #40]	; 0x28
 8006264:	e7f4      	b.n	8006250 <_dtoa_r+0x2e0>
 8006266:	2301      	movs	r3, #1
 8006268:	9302      	str	r3, [sp, #8]
 800626a:	4699      	mov	r9, r3
 800626c:	461a      	mov	r2, r3
 800626e:	e7f5      	b.n	800625c <_dtoa_r+0x2ec>
 8006270:	3101      	adds	r1, #1
 8006272:	6071      	str	r1, [r6, #4]
 8006274:	0052      	lsls	r2, r2, #1
 8006276:	e7a2      	b.n	80061be <_dtoa_r+0x24e>
 8006278:	636f4361 	.word	0x636f4361
 800627c:	3fd287a7 	.word	0x3fd287a7
 8006280:	8b60c8b3 	.word	0x8b60c8b3
 8006284:	3fc68a28 	.word	0x3fc68a28
 8006288:	509f79fb 	.word	0x509f79fb
 800628c:	3fd34413 	.word	0x3fd34413
 8006290:	7ff00000 	.word	0x7ff00000
 8006294:	08008755 	.word	0x08008755
 8006298:	3ff80000 	.word	0x3ff80000
 800629c:	08008878 	.word	0x08008878
 80062a0:	08008850 	.word	0x08008850
 80062a4:	080087d9 	.word	0x080087d9
 80062a8:	07f1      	lsls	r1, r6, #31
 80062aa:	d508      	bpl.n	80062be <_dtoa_r+0x34e>
 80062ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062b4:	f7fa f9a0 	bl	80005f8 <__aeabi_dmul>
 80062b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80062bc:	3501      	adds	r5, #1
 80062be:	1076      	asrs	r6, r6, #1
 80062c0:	3708      	adds	r7, #8
 80062c2:	2e00      	cmp	r6, #0
 80062c4:	d1f0      	bne.n	80062a8 <_dtoa_r+0x338>
 80062c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80062ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062ce:	f7fa fabd 	bl	800084c <__aeabi_ddiv>
 80062d2:	e9cd 0100 	strd	r0, r1, [sp]
 80062d6:	e01a      	b.n	800630e <_dtoa_r+0x39e>
 80062d8:	2502      	movs	r5, #2
 80062da:	e7a3      	b.n	8006224 <_dtoa_r+0x2b4>
 80062dc:	f000 80a0 	beq.w	8006420 <_dtoa_r+0x4b0>
 80062e0:	f1ca 0600 	rsb	r6, sl, #0
 80062e4:	4b9f      	ldr	r3, [pc, #636]	; (8006564 <_dtoa_r+0x5f4>)
 80062e6:	4fa0      	ldr	r7, [pc, #640]	; (8006568 <_dtoa_r+0x5f8>)
 80062e8:	f006 020f 	and.w	r2, r6, #15
 80062ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062f8:	f7fa f97e 	bl	80005f8 <__aeabi_dmul>
 80062fc:	e9cd 0100 	strd	r0, r1, [sp]
 8006300:	1136      	asrs	r6, r6, #4
 8006302:	2300      	movs	r3, #0
 8006304:	2502      	movs	r5, #2
 8006306:	2e00      	cmp	r6, #0
 8006308:	d17f      	bne.n	800640a <_dtoa_r+0x49a>
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1e1      	bne.n	80062d2 <_dtoa_r+0x362>
 800630e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 8087 	beq.w	8006424 <_dtoa_r+0x4b4>
 8006316:	e9dd 6700 	ldrd	r6, r7, [sp]
 800631a:	2200      	movs	r2, #0
 800631c:	4b93      	ldr	r3, [pc, #588]	; (800656c <_dtoa_r+0x5fc>)
 800631e:	4630      	mov	r0, r6
 8006320:	4639      	mov	r1, r7
 8006322:	f7fa fbdb 	bl	8000adc <__aeabi_dcmplt>
 8006326:	2800      	cmp	r0, #0
 8006328:	d07c      	beq.n	8006424 <_dtoa_r+0x4b4>
 800632a:	f1b9 0f00 	cmp.w	r9, #0
 800632e:	d079      	beq.n	8006424 <_dtoa_r+0x4b4>
 8006330:	9b02      	ldr	r3, [sp, #8]
 8006332:	2b00      	cmp	r3, #0
 8006334:	dd35      	ble.n	80063a2 <_dtoa_r+0x432>
 8006336:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800633a:	9308      	str	r3, [sp, #32]
 800633c:	4639      	mov	r1, r7
 800633e:	2200      	movs	r2, #0
 8006340:	4b8b      	ldr	r3, [pc, #556]	; (8006570 <_dtoa_r+0x600>)
 8006342:	4630      	mov	r0, r6
 8006344:	f7fa f958 	bl	80005f8 <__aeabi_dmul>
 8006348:	e9cd 0100 	strd	r0, r1, [sp]
 800634c:	9f02      	ldr	r7, [sp, #8]
 800634e:	3501      	adds	r5, #1
 8006350:	4628      	mov	r0, r5
 8006352:	f7fa f8e7 	bl	8000524 <__aeabi_i2d>
 8006356:	e9dd 2300 	ldrd	r2, r3, [sp]
 800635a:	f7fa f94d 	bl	80005f8 <__aeabi_dmul>
 800635e:	2200      	movs	r2, #0
 8006360:	4b84      	ldr	r3, [pc, #528]	; (8006574 <_dtoa_r+0x604>)
 8006362:	f7f9 ff93 	bl	800028c <__adddf3>
 8006366:	4605      	mov	r5, r0
 8006368:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800636c:	2f00      	cmp	r7, #0
 800636e:	d15d      	bne.n	800642c <_dtoa_r+0x4bc>
 8006370:	2200      	movs	r2, #0
 8006372:	4b81      	ldr	r3, [pc, #516]	; (8006578 <_dtoa_r+0x608>)
 8006374:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006378:	f7f9 ff86 	bl	8000288 <__aeabi_dsub>
 800637c:	462a      	mov	r2, r5
 800637e:	4633      	mov	r3, r6
 8006380:	e9cd 0100 	strd	r0, r1, [sp]
 8006384:	f7fa fbc8 	bl	8000b18 <__aeabi_dcmpgt>
 8006388:	2800      	cmp	r0, #0
 800638a:	f040 8288 	bne.w	800689e <_dtoa_r+0x92e>
 800638e:	462a      	mov	r2, r5
 8006390:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006394:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006398:	f7fa fba0 	bl	8000adc <__aeabi_dcmplt>
 800639c:	2800      	cmp	r0, #0
 800639e:	f040 827c 	bne.w	800689a <_dtoa_r+0x92a>
 80063a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80063a6:	e9cd 2300 	strd	r2, r3, [sp]
 80063aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f2c0 8150 	blt.w	8006652 <_dtoa_r+0x6e2>
 80063b2:	f1ba 0f0e 	cmp.w	sl, #14
 80063b6:	f300 814c 	bgt.w	8006652 <_dtoa_r+0x6e2>
 80063ba:	4b6a      	ldr	r3, [pc, #424]	; (8006564 <_dtoa_r+0x5f4>)
 80063bc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80063c0:	ed93 7b00 	vldr	d7, [r3]
 80063c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80063cc:	f280 80d8 	bge.w	8006580 <_dtoa_r+0x610>
 80063d0:	f1b9 0f00 	cmp.w	r9, #0
 80063d4:	f300 80d4 	bgt.w	8006580 <_dtoa_r+0x610>
 80063d8:	f040 825e 	bne.w	8006898 <_dtoa_r+0x928>
 80063dc:	2200      	movs	r2, #0
 80063de:	4b66      	ldr	r3, [pc, #408]	; (8006578 <_dtoa_r+0x608>)
 80063e0:	ec51 0b17 	vmov	r0, r1, d7
 80063e4:	f7fa f908 	bl	80005f8 <__aeabi_dmul>
 80063e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063ec:	f7fa fb8a 	bl	8000b04 <__aeabi_dcmpge>
 80063f0:	464f      	mov	r7, r9
 80063f2:	464e      	mov	r6, r9
 80063f4:	2800      	cmp	r0, #0
 80063f6:	f040 8234 	bne.w	8006862 <_dtoa_r+0x8f2>
 80063fa:	2331      	movs	r3, #49	; 0x31
 80063fc:	f10b 0501 	add.w	r5, fp, #1
 8006400:	f88b 3000 	strb.w	r3, [fp]
 8006404:	f10a 0a01 	add.w	sl, sl, #1
 8006408:	e22f      	b.n	800686a <_dtoa_r+0x8fa>
 800640a:	07f2      	lsls	r2, r6, #31
 800640c:	d505      	bpl.n	800641a <_dtoa_r+0x4aa>
 800640e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006412:	f7fa f8f1 	bl	80005f8 <__aeabi_dmul>
 8006416:	3501      	adds	r5, #1
 8006418:	2301      	movs	r3, #1
 800641a:	1076      	asrs	r6, r6, #1
 800641c:	3708      	adds	r7, #8
 800641e:	e772      	b.n	8006306 <_dtoa_r+0x396>
 8006420:	2502      	movs	r5, #2
 8006422:	e774      	b.n	800630e <_dtoa_r+0x39e>
 8006424:	f8cd a020 	str.w	sl, [sp, #32]
 8006428:	464f      	mov	r7, r9
 800642a:	e791      	b.n	8006350 <_dtoa_r+0x3e0>
 800642c:	4b4d      	ldr	r3, [pc, #308]	; (8006564 <_dtoa_r+0x5f4>)
 800642e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006432:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006438:	2b00      	cmp	r3, #0
 800643a:	d047      	beq.n	80064cc <_dtoa_r+0x55c>
 800643c:	4602      	mov	r2, r0
 800643e:	460b      	mov	r3, r1
 8006440:	2000      	movs	r0, #0
 8006442:	494e      	ldr	r1, [pc, #312]	; (800657c <_dtoa_r+0x60c>)
 8006444:	f7fa fa02 	bl	800084c <__aeabi_ddiv>
 8006448:	462a      	mov	r2, r5
 800644a:	4633      	mov	r3, r6
 800644c:	f7f9 ff1c 	bl	8000288 <__aeabi_dsub>
 8006450:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006454:	465d      	mov	r5, fp
 8006456:	e9dd 0100 	ldrd	r0, r1, [sp]
 800645a:	f7fa fb7d 	bl	8000b58 <__aeabi_d2iz>
 800645e:	4606      	mov	r6, r0
 8006460:	f7fa f860 	bl	8000524 <__aeabi_i2d>
 8006464:	4602      	mov	r2, r0
 8006466:	460b      	mov	r3, r1
 8006468:	e9dd 0100 	ldrd	r0, r1, [sp]
 800646c:	f7f9 ff0c 	bl	8000288 <__aeabi_dsub>
 8006470:	3630      	adds	r6, #48	; 0x30
 8006472:	f805 6b01 	strb.w	r6, [r5], #1
 8006476:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800647a:	e9cd 0100 	strd	r0, r1, [sp]
 800647e:	f7fa fb2d 	bl	8000adc <__aeabi_dcmplt>
 8006482:	2800      	cmp	r0, #0
 8006484:	d163      	bne.n	800654e <_dtoa_r+0x5de>
 8006486:	e9dd 2300 	ldrd	r2, r3, [sp]
 800648a:	2000      	movs	r0, #0
 800648c:	4937      	ldr	r1, [pc, #220]	; (800656c <_dtoa_r+0x5fc>)
 800648e:	f7f9 fefb 	bl	8000288 <__aeabi_dsub>
 8006492:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006496:	f7fa fb21 	bl	8000adc <__aeabi_dcmplt>
 800649a:	2800      	cmp	r0, #0
 800649c:	f040 80b7 	bne.w	800660e <_dtoa_r+0x69e>
 80064a0:	eba5 030b 	sub.w	r3, r5, fp
 80064a4:	429f      	cmp	r7, r3
 80064a6:	f77f af7c 	ble.w	80063a2 <_dtoa_r+0x432>
 80064aa:	2200      	movs	r2, #0
 80064ac:	4b30      	ldr	r3, [pc, #192]	; (8006570 <_dtoa_r+0x600>)
 80064ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80064b2:	f7fa f8a1 	bl	80005f8 <__aeabi_dmul>
 80064b6:	2200      	movs	r2, #0
 80064b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80064bc:	4b2c      	ldr	r3, [pc, #176]	; (8006570 <_dtoa_r+0x600>)
 80064be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064c2:	f7fa f899 	bl	80005f8 <__aeabi_dmul>
 80064c6:	e9cd 0100 	strd	r0, r1, [sp]
 80064ca:	e7c4      	b.n	8006456 <_dtoa_r+0x4e6>
 80064cc:	462a      	mov	r2, r5
 80064ce:	4633      	mov	r3, r6
 80064d0:	f7fa f892 	bl	80005f8 <__aeabi_dmul>
 80064d4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80064d8:	eb0b 0507 	add.w	r5, fp, r7
 80064dc:	465e      	mov	r6, fp
 80064de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064e2:	f7fa fb39 	bl	8000b58 <__aeabi_d2iz>
 80064e6:	4607      	mov	r7, r0
 80064e8:	f7fa f81c 	bl	8000524 <__aeabi_i2d>
 80064ec:	3730      	adds	r7, #48	; 0x30
 80064ee:	4602      	mov	r2, r0
 80064f0:	460b      	mov	r3, r1
 80064f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064f6:	f7f9 fec7 	bl	8000288 <__aeabi_dsub>
 80064fa:	f806 7b01 	strb.w	r7, [r6], #1
 80064fe:	42ae      	cmp	r6, r5
 8006500:	e9cd 0100 	strd	r0, r1, [sp]
 8006504:	f04f 0200 	mov.w	r2, #0
 8006508:	d126      	bne.n	8006558 <_dtoa_r+0x5e8>
 800650a:	4b1c      	ldr	r3, [pc, #112]	; (800657c <_dtoa_r+0x60c>)
 800650c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006510:	f7f9 febc 	bl	800028c <__adddf3>
 8006514:	4602      	mov	r2, r0
 8006516:	460b      	mov	r3, r1
 8006518:	e9dd 0100 	ldrd	r0, r1, [sp]
 800651c:	f7fa fafc 	bl	8000b18 <__aeabi_dcmpgt>
 8006520:	2800      	cmp	r0, #0
 8006522:	d174      	bne.n	800660e <_dtoa_r+0x69e>
 8006524:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006528:	2000      	movs	r0, #0
 800652a:	4914      	ldr	r1, [pc, #80]	; (800657c <_dtoa_r+0x60c>)
 800652c:	f7f9 feac 	bl	8000288 <__aeabi_dsub>
 8006530:	4602      	mov	r2, r0
 8006532:	460b      	mov	r3, r1
 8006534:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006538:	f7fa fad0 	bl	8000adc <__aeabi_dcmplt>
 800653c:	2800      	cmp	r0, #0
 800653e:	f43f af30 	beq.w	80063a2 <_dtoa_r+0x432>
 8006542:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006546:	2b30      	cmp	r3, #48	; 0x30
 8006548:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800654c:	d002      	beq.n	8006554 <_dtoa_r+0x5e4>
 800654e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006552:	e04a      	b.n	80065ea <_dtoa_r+0x67a>
 8006554:	4615      	mov	r5, r2
 8006556:	e7f4      	b.n	8006542 <_dtoa_r+0x5d2>
 8006558:	4b05      	ldr	r3, [pc, #20]	; (8006570 <_dtoa_r+0x600>)
 800655a:	f7fa f84d 	bl	80005f8 <__aeabi_dmul>
 800655e:	e9cd 0100 	strd	r0, r1, [sp]
 8006562:	e7bc      	b.n	80064de <_dtoa_r+0x56e>
 8006564:	08008878 	.word	0x08008878
 8006568:	08008850 	.word	0x08008850
 800656c:	3ff00000 	.word	0x3ff00000
 8006570:	40240000 	.word	0x40240000
 8006574:	401c0000 	.word	0x401c0000
 8006578:	40140000 	.word	0x40140000
 800657c:	3fe00000 	.word	0x3fe00000
 8006580:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006584:	465d      	mov	r5, fp
 8006586:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800658a:	4630      	mov	r0, r6
 800658c:	4639      	mov	r1, r7
 800658e:	f7fa f95d 	bl	800084c <__aeabi_ddiv>
 8006592:	f7fa fae1 	bl	8000b58 <__aeabi_d2iz>
 8006596:	4680      	mov	r8, r0
 8006598:	f7f9 ffc4 	bl	8000524 <__aeabi_i2d>
 800659c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065a0:	f7fa f82a 	bl	80005f8 <__aeabi_dmul>
 80065a4:	4602      	mov	r2, r0
 80065a6:	460b      	mov	r3, r1
 80065a8:	4630      	mov	r0, r6
 80065aa:	4639      	mov	r1, r7
 80065ac:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80065b0:	f7f9 fe6a 	bl	8000288 <__aeabi_dsub>
 80065b4:	f805 6b01 	strb.w	r6, [r5], #1
 80065b8:	eba5 060b 	sub.w	r6, r5, fp
 80065bc:	45b1      	cmp	r9, r6
 80065be:	4602      	mov	r2, r0
 80065c0:	460b      	mov	r3, r1
 80065c2:	d139      	bne.n	8006638 <_dtoa_r+0x6c8>
 80065c4:	f7f9 fe62 	bl	800028c <__adddf3>
 80065c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065cc:	4606      	mov	r6, r0
 80065ce:	460f      	mov	r7, r1
 80065d0:	f7fa faa2 	bl	8000b18 <__aeabi_dcmpgt>
 80065d4:	b9c8      	cbnz	r0, 800660a <_dtoa_r+0x69a>
 80065d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065da:	4630      	mov	r0, r6
 80065dc:	4639      	mov	r1, r7
 80065de:	f7fa fa73 	bl	8000ac8 <__aeabi_dcmpeq>
 80065e2:	b110      	cbz	r0, 80065ea <_dtoa_r+0x67a>
 80065e4:	f018 0f01 	tst.w	r8, #1
 80065e8:	d10f      	bne.n	800660a <_dtoa_r+0x69a>
 80065ea:	9904      	ldr	r1, [sp, #16]
 80065ec:	4620      	mov	r0, r4
 80065ee:	f000 ffdd 	bl	80075ac <_Bfree>
 80065f2:	2300      	movs	r3, #0
 80065f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80065f6:	702b      	strb	r3, [r5, #0]
 80065f8:	f10a 0301 	add.w	r3, sl, #1
 80065fc:	6013      	str	r3, [r2, #0]
 80065fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006600:	2b00      	cmp	r3, #0
 8006602:	f000 8241 	beq.w	8006a88 <_dtoa_r+0xb18>
 8006606:	601d      	str	r5, [r3, #0]
 8006608:	e23e      	b.n	8006a88 <_dtoa_r+0xb18>
 800660a:	f8cd a020 	str.w	sl, [sp, #32]
 800660e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006612:	2a39      	cmp	r2, #57	; 0x39
 8006614:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8006618:	d108      	bne.n	800662c <_dtoa_r+0x6bc>
 800661a:	459b      	cmp	fp, r3
 800661c:	d10a      	bne.n	8006634 <_dtoa_r+0x6c4>
 800661e:	9b08      	ldr	r3, [sp, #32]
 8006620:	3301      	adds	r3, #1
 8006622:	9308      	str	r3, [sp, #32]
 8006624:	2330      	movs	r3, #48	; 0x30
 8006626:	f88b 3000 	strb.w	r3, [fp]
 800662a:	465b      	mov	r3, fp
 800662c:	781a      	ldrb	r2, [r3, #0]
 800662e:	3201      	adds	r2, #1
 8006630:	701a      	strb	r2, [r3, #0]
 8006632:	e78c      	b.n	800654e <_dtoa_r+0x5de>
 8006634:	461d      	mov	r5, r3
 8006636:	e7ea      	b.n	800660e <_dtoa_r+0x69e>
 8006638:	2200      	movs	r2, #0
 800663a:	4b9b      	ldr	r3, [pc, #620]	; (80068a8 <_dtoa_r+0x938>)
 800663c:	f7f9 ffdc 	bl	80005f8 <__aeabi_dmul>
 8006640:	2200      	movs	r2, #0
 8006642:	2300      	movs	r3, #0
 8006644:	4606      	mov	r6, r0
 8006646:	460f      	mov	r7, r1
 8006648:	f7fa fa3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800664c:	2800      	cmp	r0, #0
 800664e:	d09a      	beq.n	8006586 <_dtoa_r+0x616>
 8006650:	e7cb      	b.n	80065ea <_dtoa_r+0x67a>
 8006652:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006654:	2a00      	cmp	r2, #0
 8006656:	f000 808b 	beq.w	8006770 <_dtoa_r+0x800>
 800665a:	9a06      	ldr	r2, [sp, #24]
 800665c:	2a01      	cmp	r2, #1
 800665e:	dc6e      	bgt.n	800673e <_dtoa_r+0x7ce>
 8006660:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006662:	2a00      	cmp	r2, #0
 8006664:	d067      	beq.n	8006736 <_dtoa_r+0x7c6>
 8006666:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800666a:	9f07      	ldr	r7, [sp, #28]
 800666c:	9d05      	ldr	r5, [sp, #20]
 800666e:	9a05      	ldr	r2, [sp, #20]
 8006670:	2101      	movs	r1, #1
 8006672:	441a      	add	r2, r3
 8006674:	4620      	mov	r0, r4
 8006676:	9205      	str	r2, [sp, #20]
 8006678:	4498      	add	r8, r3
 800667a:	f001 f875 	bl	8007768 <__i2b>
 800667e:	4606      	mov	r6, r0
 8006680:	2d00      	cmp	r5, #0
 8006682:	dd0c      	ble.n	800669e <_dtoa_r+0x72e>
 8006684:	f1b8 0f00 	cmp.w	r8, #0
 8006688:	dd09      	ble.n	800669e <_dtoa_r+0x72e>
 800668a:	4545      	cmp	r5, r8
 800668c:	9a05      	ldr	r2, [sp, #20]
 800668e:	462b      	mov	r3, r5
 8006690:	bfa8      	it	ge
 8006692:	4643      	movge	r3, r8
 8006694:	1ad2      	subs	r2, r2, r3
 8006696:	9205      	str	r2, [sp, #20]
 8006698:	1aed      	subs	r5, r5, r3
 800669a:	eba8 0803 	sub.w	r8, r8, r3
 800669e:	9b07      	ldr	r3, [sp, #28]
 80066a0:	b1eb      	cbz	r3, 80066de <_dtoa_r+0x76e>
 80066a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d067      	beq.n	8006778 <_dtoa_r+0x808>
 80066a8:	b18f      	cbz	r7, 80066ce <_dtoa_r+0x75e>
 80066aa:	4631      	mov	r1, r6
 80066ac:	463a      	mov	r2, r7
 80066ae:	4620      	mov	r0, r4
 80066b0:	f001 f8fa 	bl	80078a8 <__pow5mult>
 80066b4:	9a04      	ldr	r2, [sp, #16]
 80066b6:	4601      	mov	r1, r0
 80066b8:	4606      	mov	r6, r0
 80066ba:	4620      	mov	r0, r4
 80066bc:	f001 f85d 	bl	800777a <__multiply>
 80066c0:	9904      	ldr	r1, [sp, #16]
 80066c2:	9008      	str	r0, [sp, #32]
 80066c4:	4620      	mov	r0, r4
 80066c6:	f000 ff71 	bl	80075ac <_Bfree>
 80066ca:	9b08      	ldr	r3, [sp, #32]
 80066cc:	9304      	str	r3, [sp, #16]
 80066ce:	9b07      	ldr	r3, [sp, #28]
 80066d0:	1bda      	subs	r2, r3, r7
 80066d2:	d004      	beq.n	80066de <_dtoa_r+0x76e>
 80066d4:	9904      	ldr	r1, [sp, #16]
 80066d6:	4620      	mov	r0, r4
 80066d8:	f001 f8e6 	bl	80078a8 <__pow5mult>
 80066dc:	9004      	str	r0, [sp, #16]
 80066de:	2101      	movs	r1, #1
 80066e0:	4620      	mov	r0, r4
 80066e2:	f001 f841 	bl	8007768 <__i2b>
 80066e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066e8:	4607      	mov	r7, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f000 81d0 	beq.w	8006a90 <_dtoa_r+0xb20>
 80066f0:	461a      	mov	r2, r3
 80066f2:	4601      	mov	r1, r0
 80066f4:	4620      	mov	r0, r4
 80066f6:	f001 f8d7 	bl	80078a8 <__pow5mult>
 80066fa:	9b06      	ldr	r3, [sp, #24]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	4607      	mov	r7, r0
 8006700:	dc40      	bgt.n	8006784 <_dtoa_r+0x814>
 8006702:	9b00      	ldr	r3, [sp, #0]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d139      	bne.n	800677c <_dtoa_r+0x80c>
 8006708:	9b01      	ldr	r3, [sp, #4]
 800670a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800670e:	2b00      	cmp	r3, #0
 8006710:	d136      	bne.n	8006780 <_dtoa_r+0x810>
 8006712:	9b01      	ldr	r3, [sp, #4]
 8006714:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006718:	0d1b      	lsrs	r3, r3, #20
 800671a:	051b      	lsls	r3, r3, #20
 800671c:	b12b      	cbz	r3, 800672a <_dtoa_r+0x7ba>
 800671e:	9b05      	ldr	r3, [sp, #20]
 8006720:	3301      	adds	r3, #1
 8006722:	9305      	str	r3, [sp, #20]
 8006724:	f108 0801 	add.w	r8, r8, #1
 8006728:	2301      	movs	r3, #1
 800672a:	9307      	str	r3, [sp, #28]
 800672c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800672e:	2b00      	cmp	r3, #0
 8006730:	d12a      	bne.n	8006788 <_dtoa_r+0x818>
 8006732:	2001      	movs	r0, #1
 8006734:	e030      	b.n	8006798 <_dtoa_r+0x828>
 8006736:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006738:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800673c:	e795      	b.n	800666a <_dtoa_r+0x6fa>
 800673e:	9b07      	ldr	r3, [sp, #28]
 8006740:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8006744:	42bb      	cmp	r3, r7
 8006746:	bfbf      	itttt	lt
 8006748:	9b07      	ldrlt	r3, [sp, #28]
 800674a:	9707      	strlt	r7, [sp, #28]
 800674c:	1afa      	sublt	r2, r7, r3
 800674e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006750:	bfbb      	ittet	lt
 8006752:	189b      	addlt	r3, r3, r2
 8006754:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006756:	1bdf      	subge	r7, r3, r7
 8006758:	2700      	movlt	r7, #0
 800675a:	f1b9 0f00 	cmp.w	r9, #0
 800675e:	bfb5      	itete	lt
 8006760:	9b05      	ldrlt	r3, [sp, #20]
 8006762:	9d05      	ldrge	r5, [sp, #20]
 8006764:	eba3 0509 	sublt.w	r5, r3, r9
 8006768:	464b      	movge	r3, r9
 800676a:	bfb8      	it	lt
 800676c:	2300      	movlt	r3, #0
 800676e:	e77e      	b.n	800666e <_dtoa_r+0x6fe>
 8006770:	9f07      	ldr	r7, [sp, #28]
 8006772:	9d05      	ldr	r5, [sp, #20]
 8006774:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006776:	e783      	b.n	8006680 <_dtoa_r+0x710>
 8006778:	9a07      	ldr	r2, [sp, #28]
 800677a:	e7ab      	b.n	80066d4 <_dtoa_r+0x764>
 800677c:	2300      	movs	r3, #0
 800677e:	e7d4      	b.n	800672a <_dtoa_r+0x7ba>
 8006780:	9b00      	ldr	r3, [sp, #0]
 8006782:	e7d2      	b.n	800672a <_dtoa_r+0x7ba>
 8006784:	2300      	movs	r3, #0
 8006786:	9307      	str	r3, [sp, #28]
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800678e:	6918      	ldr	r0, [r3, #16]
 8006790:	f000 ff9c 	bl	80076cc <__hi0bits>
 8006794:	f1c0 0020 	rsb	r0, r0, #32
 8006798:	4440      	add	r0, r8
 800679a:	f010 001f 	ands.w	r0, r0, #31
 800679e:	d047      	beq.n	8006830 <_dtoa_r+0x8c0>
 80067a0:	f1c0 0320 	rsb	r3, r0, #32
 80067a4:	2b04      	cmp	r3, #4
 80067a6:	dd3b      	ble.n	8006820 <_dtoa_r+0x8b0>
 80067a8:	9b05      	ldr	r3, [sp, #20]
 80067aa:	f1c0 001c 	rsb	r0, r0, #28
 80067ae:	4403      	add	r3, r0
 80067b0:	9305      	str	r3, [sp, #20]
 80067b2:	4405      	add	r5, r0
 80067b4:	4480      	add	r8, r0
 80067b6:	9b05      	ldr	r3, [sp, #20]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	dd05      	ble.n	80067c8 <_dtoa_r+0x858>
 80067bc:	461a      	mov	r2, r3
 80067be:	9904      	ldr	r1, [sp, #16]
 80067c0:	4620      	mov	r0, r4
 80067c2:	f001 f8bf 	bl	8007944 <__lshift>
 80067c6:	9004      	str	r0, [sp, #16]
 80067c8:	f1b8 0f00 	cmp.w	r8, #0
 80067cc:	dd05      	ble.n	80067da <_dtoa_r+0x86a>
 80067ce:	4639      	mov	r1, r7
 80067d0:	4642      	mov	r2, r8
 80067d2:	4620      	mov	r0, r4
 80067d4:	f001 f8b6 	bl	8007944 <__lshift>
 80067d8:	4607      	mov	r7, r0
 80067da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067dc:	b353      	cbz	r3, 8006834 <_dtoa_r+0x8c4>
 80067de:	4639      	mov	r1, r7
 80067e0:	9804      	ldr	r0, [sp, #16]
 80067e2:	f001 f903 	bl	80079ec <__mcmp>
 80067e6:	2800      	cmp	r0, #0
 80067e8:	da24      	bge.n	8006834 <_dtoa_r+0x8c4>
 80067ea:	2300      	movs	r3, #0
 80067ec:	220a      	movs	r2, #10
 80067ee:	9904      	ldr	r1, [sp, #16]
 80067f0:	4620      	mov	r0, r4
 80067f2:	f000 fef2 	bl	80075da <__multadd>
 80067f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f8:	9004      	str	r0, [sp, #16]
 80067fa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f000 814d 	beq.w	8006a9e <_dtoa_r+0xb2e>
 8006804:	2300      	movs	r3, #0
 8006806:	4631      	mov	r1, r6
 8006808:	220a      	movs	r2, #10
 800680a:	4620      	mov	r0, r4
 800680c:	f000 fee5 	bl	80075da <__multadd>
 8006810:	9b02      	ldr	r3, [sp, #8]
 8006812:	2b00      	cmp	r3, #0
 8006814:	4606      	mov	r6, r0
 8006816:	dc4f      	bgt.n	80068b8 <_dtoa_r+0x948>
 8006818:	9b06      	ldr	r3, [sp, #24]
 800681a:	2b02      	cmp	r3, #2
 800681c:	dd4c      	ble.n	80068b8 <_dtoa_r+0x948>
 800681e:	e011      	b.n	8006844 <_dtoa_r+0x8d4>
 8006820:	d0c9      	beq.n	80067b6 <_dtoa_r+0x846>
 8006822:	9a05      	ldr	r2, [sp, #20]
 8006824:	331c      	adds	r3, #28
 8006826:	441a      	add	r2, r3
 8006828:	9205      	str	r2, [sp, #20]
 800682a:	441d      	add	r5, r3
 800682c:	4498      	add	r8, r3
 800682e:	e7c2      	b.n	80067b6 <_dtoa_r+0x846>
 8006830:	4603      	mov	r3, r0
 8006832:	e7f6      	b.n	8006822 <_dtoa_r+0x8b2>
 8006834:	f1b9 0f00 	cmp.w	r9, #0
 8006838:	dc38      	bgt.n	80068ac <_dtoa_r+0x93c>
 800683a:	9b06      	ldr	r3, [sp, #24]
 800683c:	2b02      	cmp	r3, #2
 800683e:	dd35      	ble.n	80068ac <_dtoa_r+0x93c>
 8006840:	f8cd 9008 	str.w	r9, [sp, #8]
 8006844:	9b02      	ldr	r3, [sp, #8]
 8006846:	b963      	cbnz	r3, 8006862 <_dtoa_r+0x8f2>
 8006848:	4639      	mov	r1, r7
 800684a:	2205      	movs	r2, #5
 800684c:	4620      	mov	r0, r4
 800684e:	f000 fec4 	bl	80075da <__multadd>
 8006852:	4601      	mov	r1, r0
 8006854:	4607      	mov	r7, r0
 8006856:	9804      	ldr	r0, [sp, #16]
 8006858:	f001 f8c8 	bl	80079ec <__mcmp>
 800685c:	2800      	cmp	r0, #0
 800685e:	f73f adcc 	bgt.w	80063fa <_dtoa_r+0x48a>
 8006862:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006864:	465d      	mov	r5, fp
 8006866:	ea6f 0a03 	mvn.w	sl, r3
 800686a:	f04f 0900 	mov.w	r9, #0
 800686e:	4639      	mov	r1, r7
 8006870:	4620      	mov	r0, r4
 8006872:	f000 fe9b 	bl	80075ac <_Bfree>
 8006876:	2e00      	cmp	r6, #0
 8006878:	f43f aeb7 	beq.w	80065ea <_dtoa_r+0x67a>
 800687c:	f1b9 0f00 	cmp.w	r9, #0
 8006880:	d005      	beq.n	800688e <_dtoa_r+0x91e>
 8006882:	45b1      	cmp	r9, r6
 8006884:	d003      	beq.n	800688e <_dtoa_r+0x91e>
 8006886:	4649      	mov	r1, r9
 8006888:	4620      	mov	r0, r4
 800688a:	f000 fe8f 	bl	80075ac <_Bfree>
 800688e:	4631      	mov	r1, r6
 8006890:	4620      	mov	r0, r4
 8006892:	f000 fe8b 	bl	80075ac <_Bfree>
 8006896:	e6a8      	b.n	80065ea <_dtoa_r+0x67a>
 8006898:	2700      	movs	r7, #0
 800689a:	463e      	mov	r6, r7
 800689c:	e7e1      	b.n	8006862 <_dtoa_r+0x8f2>
 800689e:	f8dd a020 	ldr.w	sl, [sp, #32]
 80068a2:	463e      	mov	r6, r7
 80068a4:	e5a9      	b.n	80063fa <_dtoa_r+0x48a>
 80068a6:	bf00      	nop
 80068a8:	40240000 	.word	0x40240000
 80068ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ae:	f8cd 9008 	str.w	r9, [sp, #8]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f000 80fa 	beq.w	8006aac <_dtoa_r+0xb3c>
 80068b8:	2d00      	cmp	r5, #0
 80068ba:	dd05      	ble.n	80068c8 <_dtoa_r+0x958>
 80068bc:	4631      	mov	r1, r6
 80068be:	462a      	mov	r2, r5
 80068c0:	4620      	mov	r0, r4
 80068c2:	f001 f83f 	bl	8007944 <__lshift>
 80068c6:	4606      	mov	r6, r0
 80068c8:	9b07      	ldr	r3, [sp, #28]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d04c      	beq.n	8006968 <_dtoa_r+0x9f8>
 80068ce:	6871      	ldr	r1, [r6, #4]
 80068d0:	4620      	mov	r0, r4
 80068d2:	f000 fe37 	bl	8007544 <_Balloc>
 80068d6:	6932      	ldr	r2, [r6, #16]
 80068d8:	3202      	adds	r2, #2
 80068da:	4605      	mov	r5, r0
 80068dc:	0092      	lsls	r2, r2, #2
 80068de:	f106 010c 	add.w	r1, r6, #12
 80068e2:	300c      	adds	r0, #12
 80068e4:	f7fd fc52 	bl	800418c <memcpy>
 80068e8:	2201      	movs	r2, #1
 80068ea:	4629      	mov	r1, r5
 80068ec:	4620      	mov	r0, r4
 80068ee:	f001 f829 	bl	8007944 <__lshift>
 80068f2:	9b00      	ldr	r3, [sp, #0]
 80068f4:	f8cd b014 	str.w	fp, [sp, #20]
 80068f8:	f003 0301 	and.w	r3, r3, #1
 80068fc:	46b1      	mov	r9, r6
 80068fe:	9307      	str	r3, [sp, #28]
 8006900:	4606      	mov	r6, r0
 8006902:	4639      	mov	r1, r7
 8006904:	9804      	ldr	r0, [sp, #16]
 8006906:	f7ff faa5 	bl	8005e54 <quorem>
 800690a:	4649      	mov	r1, r9
 800690c:	4605      	mov	r5, r0
 800690e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006912:	9804      	ldr	r0, [sp, #16]
 8006914:	f001 f86a 	bl	80079ec <__mcmp>
 8006918:	4632      	mov	r2, r6
 800691a:	9000      	str	r0, [sp, #0]
 800691c:	4639      	mov	r1, r7
 800691e:	4620      	mov	r0, r4
 8006920:	f001 f87e 	bl	8007a20 <__mdiff>
 8006924:	68c3      	ldr	r3, [r0, #12]
 8006926:	4602      	mov	r2, r0
 8006928:	bb03      	cbnz	r3, 800696c <_dtoa_r+0x9fc>
 800692a:	4601      	mov	r1, r0
 800692c:	9008      	str	r0, [sp, #32]
 800692e:	9804      	ldr	r0, [sp, #16]
 8006930:	f001 f85c 	bl	80079ec <__mcmp>
 8006934:	9a08      	ldr	r2, [sp, #32]
 8006936:	4603      	mov	r3, r0
 8006938:	4611      	mov	r1, r2
 800693a:	4620      	mov	r0, r4
 800693c:	9308      	str	r3, [sp, #32]
 800693e:	f000 fe35 	bl	80075ac <_Bfree>
 8006942:	9b08      	ldr	r3, [sp, #32]
 8006944:	b9a3      	cbnz	r3, 8006970 <_dtoa_r+0xa00>
 8006946:	9a06      	ldr	r2, [sp, #24]
 8006948:	b992      	cbnz	r2, 8006970 <_dtoa_r+0xa00>
 800694a:	9a07      	ldr	r2, [sp, #28]
 800694c:	b982      	cbnz	r2, 8006970 <_dtoa_r+0xa00>
 800694e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006952:	d029      	beq.n	80069a8 <_dtoa_r+0xa38>
 8006954:	9b00      	ldr	r3, [sp, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	dd01      	ble.n	800695e <_dtoa_r+0x9ee>
 800695a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800695e:	9b05      	ldr	r3, [sp, #20]
 8006960:	1c5d      	adds	r5, r3, #1
 8006962:	f883 8000 	strb.w	r8, [r3]
 8006966:	e782      	b.n	800686e <_dtoa_r+0x8fe>
 8006968:	4630      	mov	r0, r6
 800696a:	e7c2      	b.n	80068f2 <_dtoa_r+0x982>
 800696c:	2301      	movs	r3, #1
 800696e:	e7e3      	b.n	8006938 <_dtoa_r+0x9c8>
 8006970:	9a00      	ldr	r2, [sp, #0]
 8006972:	2a00      	cmp	r2, #0
 8006974:	db04      	blt.n	8006980 <_dtoa_r+0xa10>
 8006976:	d125      	bne.n	80069c4 <_dtoa_r+0xa54>
 8006978:	9a06      	ldr	r2, [sp, #24]
 800697a:	bb1a      	cbnz	r2, 80069c4 <_dtoa_r+0xa54>
 800697c:	9a07      	ldr	r2, [sp, #28]
 800697e:	bb0a      	cbnz	r2, 80069c4 <_dtoa_r+0xa54>
 8006980:	2b00      	cmp	r3, #0
 8006982:	ddec      	ble.n	800695e <_dtoa_r+0x9ee>
 8006984:	2201      	movs	r2, #1
 8006986:	9904      	ldr	r1, [sp, #16]
 8006988:	4620      	mov	r0, r4
 800698a:	f000 ffdb 	bl	8007944 <__lshift>
 800698e:	4639      	mov	r1, r7
 8006990:	9004      	str	r0, [sp, #16]
 8006992:	f001 f82b 	bl	80079ec <__mcmp>
 8006996:	2800      	cmp	r0, #0
 8006998:	dc03      	bgt.n	80069a2 <_dtoa_r+0xa32>
 800699a:	d1e0      	bne.n	800695e <_dtoa_r+0x9ee>
 800699c:	f018 0f01 	tst.w	r8, #1
 80069a0:	d0dd      	beq.n	800695e <_dtoa_r+0x9ee>
 80069a2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80069a6:	d1d8      	bne.n	800695a <_dtoa_r+0x9ea>
 80069a8:	9b05      	ldr	r3, [sp, #20]
 80069aa:	9a05      	ldr	r2, [sp, #20]
 80069ac:	1c5d      	adds	r5, r3, #1
 80069ae:	2339      	movs	r3, #57	; 0x39
 80069b0:	7013      	strb	r3, [r2, #0]
 80069b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069b6:	2b39      	cmp	r3, #57	; 0x39
 80069b8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80069bc:	d04f      	beq.n	8006a5e <_dtoa_r+0xaee>
 80069be:	3301      	adds	r3, #1
 80069c0:	7013      	strb	r3, [r2, #0]
 80069c2:	e754      	b.n	800686e <_dtoa_r+0x8fe>
 80069c4:	9a05      	ldr	r2, [sp, #20]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	f102 0501 	add.w	r5, r2, #1
 80069cc:	dd06      	ble.n	80069dc <_dtoa_r+0xa6c>
 80069ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80069d2:	d0e9      	beq.n	80069a8 <_dtoa_r+0xa38>
 80069d4:	f108 0801 	add.w	r8, r8, #1
 80069d8:	9b05      	ldr	r3, [sp, #20]
 80069da:	e7c2      	b.n	8006962 <_dtoa_r+0x9f2>
 80069dc:	9a02      	ldr	r2, [sp, #8]
 80069de:	f805 8c01 	strb.w	r8, [r5, #-1]
 80069e2:	eba5 030b 	sub.w	r3, r5, fp
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d021      	beq.n	8006a2e <_dtoa_r+0xabe>
 80069ea:	2300      	movs	r3, #0
 80069ec:	220a      	movs	r2, #10
 80069ee:	9904      	ldr	r1, [sp, #16]
 80069f0:	4620      	mov	r0, r4
 80069f2:	f000 fdf2 	bl	80075da <__multadd>
 80069f6:	45b1      	cmp	r9, r6
 80069f8:	9004      	str	r0, [sp, #16]
 80069fa:	f04f 0300 	mov.w	r3, #0
 80069fe:	f04f 020a 	mov.w	r2, #10
 8006a02:	4649      	mov	r1, r9
 8006a04:	4620      	mov	r0, r4
 8006a06:	d105      	bne.n	8006a14 <_dtoa_r+0xaa4>
 8006a08:	f000 fde7 	bl	80075da <__multadd>
 8006a0c:	4681      	mov	r9, r0
 8006a0e:	4606      	mov	r6, r0
 8006a10:	9505      	str	r5, [sp, #20]
 8006a12:	e776      	b.n	8006902 <_dtoa_r+0x992>
 8006a14:	f000 fde1 	bl	80075da <__multadd>
 8006a18:	4631      	mov	r1, r6
 8006a1a:	4681      	mov	r9, r0
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	220a      	movs	r2, #10
 8006a20:	4620      	mov	r0, r4
 8006a22:	f000 fdda 	bl	80075da <__multadd>
 8006a26:	4606      	mov	r6, r0
 8006a28:	e7f2      	b.n	8006a10 <_dtoa_r+0xaa0>
 8006a2a:	f04f 0900 	mov.w	r9, #0
 8006a2e:	2201      	movs	r2, #1
 8006a30:	9904      	ldr	r1, [sp, #16]
 8006a32:	4620      	mov	r0, r4
 8006a34:	f000 ff86 	bl	8007944 <__lshift>
 8006a38:	4639      	mov	r1, r7
 8006a3a:	9004      	str	r0, [sp, #16]
 8006a3c:	f000 ffd6 	bl	80079ec <__mcmp>
 8006a40:	2800      	cmp	r0, #0
 8006a42:	dcb6      	bgt.n	80069b2 <_dtoa_r+0xa42>
 8006a44:	d102      	bne.n	8006a4c <_dtoa_r+0xadc>
 8006a46:	f018 0f01 	tst.w	r8, #1
 8006a4a:	d1b2      	bne.n	80069b2 <_dtoa_r+0xa42>
 8006a4c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a50:	2b30      	cmp	r3, #48	; 0x30
 8006a52:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006a56:	f47f af0a 	bne.w	800686e <_dtoa_r+0x8fe>
 8006a5a:	4615      	mov	r5, r2
 8006a5c:	e7f6      	b.n	8006a4c <_dtoa_r+0xadc>
 8006a5e:	4593      	cmp	fp, r2
 8006a60:	d105      	bne.n	8006a6e <_dtoa_r+0xafe>
 8006a62:	2331      	movs	r3, #49	; 0x31
 8006a64:	f10a 0a01 	add.w	sl, sl, #1
 8006a68:	f88b 3000 	strb.w	r3, [fp]
 8006a6c:	e6ff      	b.n	800686e <_dtoa_r+0x8fe>
 8006a6e:	4615      	mov	r5, r2
 8006a70:	e79f      	b.n	80069b2 <_dtoa_r+0xa42>
 8006a72:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006ad8 <_dtoa_r+0xb68>
 8006a76:	e007      	b.n	8006a88 <_dtoa_r+0xb18>
 8006a78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a7a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006adc <_dtoa_r+0xb6c>
 8006a7e:	b11b      	cbz	r3, 8006a88 <_dtoa_r+0xb18>
 8006a80:	f10b 0308 	add.w	r3, fp, #8
 8006a84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	4658      	mov	r0, fp
 8006a8a:	b017      	add	sp, #92	; 0x5c
 8006a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a90:	9b06      	ldr	r3, [sp, #24]
 8006a92:	2b01      	cmp	r3, #1
 8006a94:	f77f ae35 	ble.w	8006702 <_dtoa_r+0x792>
 8006a98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a9a:	9307      	str	r3, [sp, #28]
 8006a9c:	e649      	b.n	8006732 <_dtoa_r+0x7c2>
 8006a9e:	9b02      	ldr	r3, [sp, #8]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	dc03      	bgt.n	8006aac <_dtoa_r+0xb3c>
 8006aa4:	9b06      	ldr	r3, [sp, #24]
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	f73f aecc 	bgt.w	8006844 <_dtoa_r+0x8d4>
 8006aac:	465d      	mov	r5, fp
 8006aae:	4639      	mov	r1, r7
 8006ab0:	9804      	ldr	r0, [sp, #16]
 8006ab2:	f7ff f9cf 	bl	8005e54 <quorem>
 8006ab6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006aba:	f805 8b01 	strb.w	r8, [r5], #1
 8006abe:	9a02      	ldr	r2, [sp, #8]
 8006ac0:	eba5 030b 	sub.w	r3, r5, fp
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	ddb0      	ble.n	8006a2a <_dtoa_r+0xaba>
 8006ac8:	2300      	movs	r3, #0
 8006aca:	220a      	movs	r2, #10
 8006acc:	9904      	ldr	r1, [sp, #16]
 8006ace:	4620      	mov	r0, r4
 8006ad0:	f000 fd83 	bl	80075da <__multadd>
 8006ad4:	9004      	str	r0, [sp, #16]
 8006ad6:	e7ea      	b.n	8006aae <_dtoa_r+0xb3e>
 8006ad8:	08008754 	.word	0x08008754
 8006adc:	080087d0 	.word	0x080087d0

08006ae0 <__sflush_r>:
 8006ae0:	898a      	ldrh	r2, [r1, #12]
 8006ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ae6:	4605      	mov	r5, r0
 8006ae8:	0710      	lsls	r0, r2, #28
 8006aea:	460c      	mov	r4, r1
 8006aec:	d458      	bmi.n	8006ba0 <__sflush_r+0xc0>
 8006aee:	684b      	ldr	r3, [r1, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	dc05      	bgt.n	8006b00 <__sflush_r+0x20>
 8006af4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	dc02      	bgt.n	8006b00 <__sflush_r+0x20>
 8006afa:	2000      	movs	r0, #0
 8006afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b02:	2e00      	cmp	r6, #0
 8006b04:	d0f9      	beq.n	8006afa <__sflush_r+0x1a>
 8006b06:	2300      	movs	r3, #0
 8006b08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006b0c:	682f      	ldr	r7, [r5, #0]
 8006b0e:	6a21      	ldr	r1, [r4, #32]
 8006b10:	602b      	str	r3, [r5, #0]
 8006b12:	d032      	beq.n	8006b7a <__sflush_r+0x9a>
 8006b14:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006b16:	89a3      	ldrh	r3, [r4, #12]
 8006b18:	075a      	lsls	r2, r3, #29
 8006b1a:	d505      	bpl.n	8006b28 <__sflush_r+0x48>
 8006b1c:	6863      	ldr	r3, [r4, #4]
 8006b1e:	1ac0      	subs	r0, r0, r3
 8006b20:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b22:	b10b      	cbz	r3, 8006b28 <__sflush_r+0x48>
 8006b24:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b26:	1ac0      	subs	r0, r0, r3
 8006b28:	2300      	movs	r3, #0
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b2e:	6a21      	ldr	r1, [r4, #32]
 8006b30:	4628      	mov	r0, r5
 8006b32:	47b0      	blx	r6
 8006b34:	1c43      	adds	r3, r0, #1
 8006b36:	89a3      	ldrh	r3, [r4, #12]
 8006b38:	d106      	bne.n	8006b48 <__sflush_r+0x68>
 8006b3a:	6829      	ldr	r1, [r5, #0]
 8006b3c:	291d      	cmp	r1, #29
 8006b3e:	d848      	bhi.n	8006bd2 <__sflush_r+0xf2>
 8006b40:	4a29      	ldr	r2, [pc, #164]	; (8006be8 <__sflush_r+0x108>)
 8006b42:	40ca      	lsrs	r2, r1
 8006b44:	07d6      	lsls	r6, r2, #31
 8006b46:	d544      	bpl.n	8006bd2 <__sflush_r+0xf2>
 8006b48:	2200      	movs	r2, #0
 8006b4a:	6062      	str	r2, [r4, #4]
 8006b4c:	04d9      	lsls	r1, r3, #19
 8006b4e:	6922      	ldr	r2, [r4, #16]
 8006b50:	6022      	str	r2, [r4, #0]
 8006b52:	d504      	bpl.n	8006b5e <__sflush_r+0x7e>
 8006b54:	1c42      	adds	r2, r0, #1
 8006b56:	d101      	bne.n	8006b5c <__sflush_r+0x7c>
 8006b58:	682b      	ldr	r3, [r5, #0]
 8006b5a:	b903      	cbnz	r3, 8006b5e <__sflush_r+0x7e>
 8006b5c:	6560      	str	r0, [r4, #84]	; 0x54
 8006b5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b60:	602f      	str	r7, [r5, #0]
 8006b62:	2900      	cmp	r1, #0
 8006b64:	d0c9      	beq.n	8006afa <__sflush_r+0x1a>
 8006b66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b6a:	4299      	cmp	r1, r3
 8006b6c:	d002      	beq.n	8006b74 <__sflush_r+0x94>
 8006b6e:	4628      	mov	r0, r5
 8006b70:	f001 f8f6 	bl	8007d60 <_free_r>
 8006b74:	2000      	movs	r0, #0
 8006b76:	6360      	str	r0, [r4, #52]	; 0x34
 8006b78:	e7c0      	b.n	8006afc <__sflush_r+0x1c>
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	4628      	mov	r0, r5
 8006b7e:	47b0      	blx	r6
 8006b80:	1c41      	adds	r1, r0, #1
 8006b82:	d1c8      	bne.n	8006b16 <__sflush_r+0x36>
 8006b84:	682b      	ldr	r3, [r5, #0]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d0c5      	beq.n	8006b16 <__sflush_r+0x36>
 8006b8a:	2b1d      	cmp	r3, #29
 8006b8c:	d001      	beq.n	8006b92 <__sflush_r+0xb2>
 8006b8e:	2b16      	cmp	r3, #22
 8006b90:	d101      	bne.n	8006b96 <__sflush_r+0xb6>
 8006b92:	602f      	str	r7, [r5, #0]
 8006b94:	e7b1      	b.n	8006afa <__sflush_r+0x1a>
 8006b96:	89a3      	ldrh	r3, [r4, #12]
 8006b98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b9c:	81a3      	strh	r3, [r4, #12]
 8006b9e:	e7ad      	b.n	8006afc <__sflush_r+0x1c>
 8006ba0:	690f      	ldr	r7, [r1, #16]
 8006ba2:	2f00      	cmp	r7, #0
 8006ba4:	d0a9      	beq.n	8006afa <__sflush_r+0x1a>
 8006ba6:	0793      	lsls	r3, r2, #30
 8006ba8:	680e      	ldr	r6, [r1, #0]
 8006baa:	bf08      	it	eq
 8006bac:	694b      	ldreq	r3, [r1, #20]
 8006bae:	600f      	str	r7, [r1, #0]
 8006bb0:	bf18      	it	ne
 8006bb2:	2300      	movne	r3, #0
 8006bb4:	eba6 0807 	sub.w	r8, r6, r7
 8006bb8:	608b      	str	r3, [r1, #8]
 8006bba:	f1b8 0f00 	cmp.w	r8, #0
 8006bbe:	dd9c      	ble.n	8006afa <__sflush_r+0x1a>
 8006bc0:	4643      	mov	r3, r8
 8006bc2:	463a      	mov	r2, r7
 8006bc4:	6a21      	ldr	r1, [r4, #32]
 8006bc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006bc8:	4628      	mov	r0, r5
 8006bca:	47b0      	blx	r6
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	dc06      	bgt.n	8006bde <__sflush_r+0xfe>
 8006bd0:	89a3      	ldrh	r3, [r4, #12]
 8006bd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bd6:	81a3      	strh	r3, [r4, #12]
 8006bd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bdc:	e78e      	b.n	8006afc <__sflush_r+0x1c>
 8006bde:	4407      	add	r7, r0
 8006be0:	eba8 0800 	sub.w	r8, r8, r0
 8006be4:	e7e9      	b.n	8006bba <__sflush_r+0xda>
 8006be6:	bf00      	nop
 8006be8:	20400001 	.word	0x20400001

08006bec <_fflush_r>:
 8006bec:	b538      	push	{r3, r4, r5, lr}
 8006bee:	690b      	ldr	r3, [r1, #16]
 8006bf0:	4605      	mov	r5, r0
 8006bf2:	460c      	mov	r4, r1
 8006bf4:	b1db      	cbz	r3, 8006c2e <_fflush_r+0x42>
 8006bf6:	b118      	cbz	r0, 8006c00 <_fflush_r+0x14>
 8006bf8:	6983      	ldr	r3, [r0, #24]
 8006bfa:	b90b      	cbnz	r3, 8006c00 <_fflush_r+0x14>
 8006bfc:	f000 f860 	bl	8006cc0 <__sinit>
 8006c00:	4b0c      	ldr	r3, [pc, #48]	; (8006c34 <_fflush_r+0x48>)
 8006c02:	429c      	cmp	r4, r3
 8006c04:	d109      	bne.n	8006c1a <_fflush_r+0x2e>
 8006c06:	686c      	ldr	r4, [r5, #4]
 8006c08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c0c:	b17b      	cbz	r3, 8006c2e <_fflush_r+0x42>
 8006c0e:	4621      	mov	r1, r4
 8006c10:	4628      	mov	r0, r5
 8006c12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c16:	f7ff bf63 	b.w	8006ae0 <__sflush_r>
 8006c1a:	4b07      	ldr	r3, [pc, #28]	; (8006c38 <_fflush_r+0x4c>)
 8006c1c:	429c      	cmp	r4, r3
 8006c1e:	d101      	bne.n	8006c24 <_fflush_r+0x38>
 8006c20:	68ac      	ldr	r4, [r5, #8]
 8006c22:	e7f1      	b.n	8006c08 <_fflush_r+0x1c>
 8006c24:	4b05      	ldr	r3, [pc, #20]	; (8006c3c <_fflush_r+0x50>)
 8006c26:	429c      	cmp	r4, r3
 8006c28:	bf08      	it	eq
 8006c2a:	68ec      	ldreq	r4, [r5, #12]
 8006c2c:	e7ec      	b.n	8006c08 <_fflush_r+0x1c>
 8006c2e:	2000      	movs	r0, #0
 8006c30:	bd38      	pop	{r3, r4, r5, pc}
 8006c32:	bf00      	nop
 8006c34:	08008800 	.word	0x08008800
 8006c38:	08008820 	.word	0x08008820
 8006c3c:	080087e0 	.word	0x080087e0

08006c40 <std>:
 8006c40:	2300      	movs	r3, #0
 8006c42:	b510      	push	{r4, lr}
 8006c44:	4604      	mov	r4, r0
 8006c46:	e9c0 3300 	strd	r3, r3, [r0]
 8006c4a:	6083      	str	r3, [r0, #8]
 8006c4c:	8181      	strh	r1, [r0, #12]
 8006c4e:	6643      	str	r3, [r0, #100]	; 0x64
 8006c50:	81c2      	strh	r2, [r0, #14]
 8006c52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c56:	6183      	str	r3, [r0, #24]
 8006c58:	4619      	mov	r1, r3
 8006c5a:	2208      	movs	r2, #8
 8006c5c:	305c      	adds	r0, #92	; 0x5c
 8006c5e:	f7fd faa0 	bl	80041a2 <memset>
 8006c62:	4b05      	ldr	r3, [pc, #20]	; (8006c78 <std+0x38>)
 8006c64:	6263      	str	r3, [r4, #36]	; 0x24
 8006c66:	4b05      	ldr	r3, [pc, #20]	; (8006c7c <std+0x3c>)
 8006c68:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c6a:	4b05      	ldr	r3, [pc, #20]	; (8006c80 <std+0x40>)
 8006c6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c6e:	4b05      	ldr	r3, [pc, #20]	; (8006c84 <std+0x44>)
 8006c70:	6224      	str	r4, [r4, #32]
 8006c72:	6323      	str	r3, [r4, #48]	; 0x30
 8006c74:	bd10      	pop	{r4, pc}
 8006c76:	bf00      	nop
 8006c78:	080083f5 	.word	0x080083f5
 8006c7c:	08008417 	.word	0x08008417
 8006c80:	0800844f 	.word	0x0800844f
 8006c84:	08008473 	.word	0x08008473

08006c88 <_cleanup_r>:
 8006c88:	4901      	ldr	r1, [pc, #4]	; (8006c90 <_cleanup_r+0x8>)
 8006c8a:	f000 b885 	b.w	8006d98 <_fwalk_reent>
 8006c8e:	bf00      	nop
 8006c90:	08006bed 	.word	0x08006bed

08006c94 <__sfmoreglue>:
 8006c94:	b570      	push	{r4, r5, r6, lr}
 8006c96:	1e4a      	subs	r2, r1, #1
 8006c98:	2568      	movs	r5, #104	; 0x68
 8006c9a:	4355      	muls	r5, r2
 8006c9c:	460e      	mov	r6, r1
 8006c9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006ca2:	f001 f8ab 	bl	8007dfc <_malloc_r>
 8006ca6:	4604      	mov	r4, r0
 8006ca8:	b140      	cbz	r0, 8006cbc <__sfmoreglue+0x28>
 8006caa:	2100      	movs	r1, #0
 8006cac:	e9c0 1600 	strd	r1, r6, [r0]
 8006cb0:	300c      	adds	r0, #12
 8006cb2:	60a0      	str	r0, [r4, #8]
 8006cb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006cb8:	f7fd fa73 	bl	80041a2 <memset>
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	bd70      	pop	{r4, r5, r6, pc}

08006cc0 <__sinit>:
 8006cc0:	6983      	ldr	r3, [r0, #24]
 8006cc2:	b510      	push	{r4, lr}
 8006cc4:	4604      	mov	r4, r0
 8006cc6:	bb33      	cbnz	r3, 8006d16 <__sinit+0x56>
 8006cc8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006ccc:	6503      	str	r3, [r0, #80]	; 0x50
 8006cce:	4b12      	ldr	r3, [pc, #72]	; (8006d18 <__sinit+0x58>)
 8006cd0:	4a12      	ldr	r2, [pc, #72]	; (8006d1c <__sinit+0x5c>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	6282      	str	r2, [r0, #40]	; 0x28
 8006cd6:	4298      	cmp	r0, r3
 8006cd8:	bf04      	itt	eq
 8006cda:	2301      	moveq	r3, #1
 8006cdc:	6183      	streq	r3, [r0, #24]
 8006cde:	f000 f81f 	bl	8006d20 <__sfp>
 8006ce2:	6060      	str	r0, [r4, #4]
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f000 f81b 	bl	8006d20 <__sfp>
 8006cea:	60a0      	str	r0, [r4, #8]
 8006cec:	4620      	mov	r0, r4
 8006cee:	f000 f817 	bl	8006d20 <__sfp>
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	60e0      	str	r0, [r4, #12]
 8006cf6:	2104      	movs	r1, #4
 8006cf8:	6860      	ldr	r0, [r4, #4]
 8006cfa:	f7ff ffa1 	bl	8006c40 <std>
 8006cfe:	2201      	movs	r2, #1
 8006d00:	2109      	movs	r1, #9
 8006d02:	68a0      	ldr	r0, [r4, #8]
 8006d04:	f7ff ff9c 	bl	8006c40 <std>
 8006d08:	2202      	movs	r2, #2
 8006d0a:	2112      	movs	r1, #18
 8006d0c:	68e0      	ldr	r0, [r4, #12]
 8006d0e:	f7ff ff97 	bl	8006c40 <std>
 8006d12:	2301      	movs	r3, #1
 8006d14:	61a3      	str	r3, [r4, #24]
 8006d16:	bd10      	pop	{r4, pc}
 8006d18:	08008740 	.word	0x08008740
 8006d1c:	08006c89 	.word	0x08006c89

08006d20 <__sfp>:
 8006d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d22:	4b1b      	ldr	r3, [pc, #108]	; (8006d90 <__sfp+0x70>)
 8006d24:	681e      	ldr	r6, [r3, #0]
 8006d26:	69b3      	ldr	r3, [r6, #24]
 8006d28:	4607      	mov	r7, r0
 8006d2a:	b913      	cbnz	r3, 8006d32 <__sfp+0x12>
 8006d2c:	4630      	mov	r0, r6
 8006d2e:	f7ff ffc7 	bl	8006cc0 <__sinit>
 8006d32:	3648      	adds	r6, #72	; 0x48
 8006d34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	d503      	bpl.n	8006d44 <__sfp+0x24>
 8006d3c:	6833      	ldr	r3, [r6, #0]
 8006d3e:	b133      	cbz	r3, 8006d4e <__sfp+0x2e>
 8006d40:	6836      	ldr	r6, [r6, #0]
 8006d42:	e7f7      	b.n	8006d34 <__sfp+0x14>
 8006d44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006d48:	b16d      	cbz	r5, 8006d66 <__sfp+0x46>
 8006d4a:	3468      	adds	r4, #104	; 0x68
 8006d4c:	e7f4      	b.n	8006d38 <__sfp+0x18>
 8006d4e:	2104      	movs	r1, #4
 8006d50:	4638      	mov	r0, r7
 8006d52:	f7ff ff9f 	bl	8006c94 <__sfmoreglue>
 8006d56:	6030      	str	r0, [r6, #0]
 8006d58:	2800      	cmp	r0, #0
 8006d5a:	d1f1      	bne.n	8006d40 <__sfp+0x20>
 8006d5c:	230c      	movs	r3, #12
 8006d5e:	603b      	str	r3, [r7, #0]
 8006d60:	4604      	mov	r4, r0
 8006d62:	4620      	mov	r0, r4
 8006d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d66:	4b0b      	ldr	r3, [pc, #44]	; (8006d94 <__sfp+0x74>)
 8006d68:	6665      	str	r5, [r4, #100]	; 0x64
 8006d6a:	e9c4 5500 	strd	r5, r5, [r4]
 8006d6e:	60a5      	str	r5, [r4, #8]
 8006d70:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006d74:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006d78:	2208      	movs	r2, #8
 8006d7a:	4629      	mov	r1, r5
 8006d7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d80:	f7fd fa0f 	bl	80041a2 <memset>
 8006d84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006d88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006d8c:	e7e9      	b.n	8006d62 <__sfp+0x42>
 8006d8e:	bf00      	nop
 8006d90:	08008740 	.word	0x08008740
 8006d94:	ffff0001 	.word	0xffff0001

08006d98 <_fwalk_reent>:
 8006d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d9c:	4680      	mov	r8, r0
 8006d9e:	4689      	mov	r9, r1
 8006da0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006da4:	2600      	movs	r6, #0
 8006da6:	b914      	cbnz	r4, 8006dae <_fwalk_reent+0x16>
 8006da8:	4630      	mov	r0, r6
 8006daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006db2:	3f01      	subs	r7, #1
 8006db4:	d501      	bpl.n	8006dba <_fwalk_reent+0x22>
 8006db6:	6824      	ldr	r4, [r4, #0]
 8006db8:	e7f5      	b.n	8006da6 <_fwalk_reent+0xe>
 8006dba:	89ab      	ldrh	r3, [r5, #12]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d907      	bls.n	8006dd0 <_fwalk_reent+0x38>
 8006dc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	d003      	beq.n	8006dd0 <_fwalk_reent+0x38>
 8006dc8:	4629      	mov	r1, r5
 8006dca:	4640      	mov	r0, r8
 8006dcc:	47c8      	blx	r9
 8006dce:	4306      	orrs	r6, r0
 8006dd0:	3568      	adds	r5, #104	; 0x68
 8006dd2:	e7ee      	b.n	8006db2 <_fwalk_reent+0x1a>

08006dd4 <rshift>:
 8006dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dd6:	6906      	ldr	r6, [r0, #16]
 8006dd8:	114b      	asrs	r3, r1, #5
 8006dda:	429e      	cmp	r6, r3
 8006ddc:	f100 0414 	add.w	r4, r0, #20
 8006de0:	dd30      	ble.n	8006e44 <rshift+0x70>
 8006de2:	f011 011f 	ands.w	r1, r1, #31
 8006de6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006dea:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8006dee:	d108      	bne.n	8006e02 <rshift+0x2e>
 8006df0:	4621      	mov	r1, r4
 8006df2:	42b2      	cmp	r2, r6
 8006df4:	460b      	mov	r3, r1
 8006df6:	d211      	bcs.n	8006e1c <rshift+0x48>
 8006df8:	f852 3b04 	ldr.w	r3, [r2], #4
 8006dfc:	f841 3b04 	str.w	r3, [r1], #4
 8006e00:	e7f7      	b.n	8006df2 <rshift+0x1e>
 8006e02:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8006e06:	f1c1 0c20 	rsb	ip, r1, #32
 8006e0a:	40cd      	lsrs	r5, r1
 8006e0c:	3204      	adds	r2, #4
 8006e0e:	4623      	mov	r3, r4
 8006e10:	42b2      	cmp	r2, r6
 8006e12:	4617      	mov	r7, r2
 8006e14:	d30c      	bcc.n	8006e30 <rshift+0x5c>
 8006e16:	601d      	str	r5, [r3, #0]
 8006e18:	b105      	cbz	r5, 8006e1c <rshift+0x48>
 8006e1a:	3304      	adds	r3, #4
 8006e1c:	1b1a      	subs	r2, r3, r4
 8006e1e:	42a3      	cmp	r3, r4
 8006e20:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006e24:	bf08      	it	eq
 8006e26:	2300      	moveq	r3, #0
 8006e28:	6102      	str	r2, [r0, #16]
 8006e2a:	bf08      	it	eq
 8006e2c:	6143      	streq	r3, [r0, #20]
 8006e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e30:	683f      	ldr	r7, [r7, #0]
 8006e32:	fa07 f70c 	lsl.w	r7, r7, ip
 8006e36:	433d      	orrs	r5, r7
 8006e38:	f843 5b04 	str.w	r5, [r3], #4
 8006e3c:	f852 5b04 	ldr.w	r5, [r2], #4
 8006e40:	40cd      	lsrs	r5, r1
 8006e42:	e7e5      	b.n	8006e10 <rshift+0x3c>
 8006e44:	4623      	mov	r3, r4
 8006e46:	e7e9      	b.n	8006e1c <rshift+0x48>

08006e48 <__hexdig_fun>:
 8006e48:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006e4c:	2b09      	cmp	r3, #9
 8006e4e:	d802      	bhi.n	8006e56 <__hexdig_fun+0xe>
 8006e50:	3820      	subs	r0, #32
 8006e52:	b2c0      	uxtb	r0, r0
 8006e54:	4770      	bx	lr
 8006e56:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006e5a:	2b05      	cmp	r3, #5
 8006e5c:	d801      	bhi.n	8006e62 <__hexdig_fun+0x1a>
 8006e5e:	3847      	subs	r0, #71	; 0x47
 8006e60:	e7f7      	b.n	8006e52 <__hexdig_fun+0xa>
 8006e62:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006e66:	2b05      	cmp	r3, #5
 8006e68:	d801      	bhi.n	8006e6e <__hexdig_fun+0x26>
 8006e6a:	3827      	subs	r0, #39	; 0x27
 8006e6c:	e7f1      	b.n	8006e52 <__hexdig_fun+0xa>
 8006e6e:	2000      	movs	r0, #0
 8006e70:	4770      	bx	lr

08006e72 <__gethex>:
 8006e72:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e76:	b08b      	sub	sp, #44	; 0x2c
 8006e78:	468a      	mov	sl, r1
 8006e7a:	9002      	str	r0, [sp, #8]
 8006e7c:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006e7e:	9306      	str	r3, [sp, #24]
 8006e80:	4690      	mov	r8, r2
 8006e82:	f000 fad0 	bl	8007426 <__localeconv_l>
 8006e86:	6803      	ldr	r3, [r0, #0]
 8006e88:	9303      	str	r3, [sp, #12]
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f7f9 f9a0 	bl	80001d0 <strlen>
 8006e90:	9b03      	ldr	r3, [sp, #12]
 8006e92:	9001      	str	r0, [sp, #4]
 8006e94:	4403      	add	r3, r0
 8006e96:	f04f 0b00 	mov.w	fp, #0
 8006e9a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006e9e:	9307      	str	r3, [sp, #28]
 8006ea0:	f8da 3000 	ldr.w	r3, [sl]
 8006ea4:	3302      	adds	r3, #2
 8006ea6:	461f      	mov	r7, r3
 8006ea8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006eac:	2830      	cmp	r0, #48	; 0x30
 8006eae:	d06c      	beq.n	8006f8a <__gethex+0x118>
 8006eb0:	f7ff ffca 	bl	8006e48 <__hexdig_fun>
 8006eb4:	4604      	mov	r4, r0
 8006eb6:	2800      	cmp	r0, #0
 8006eb8:	d16a      	bne.n	8006f90 <__gethex+0x11e>
 8006eba:	9a01      	ldr	r2, [sp, #4]
 8006ebc:	9903      	ldr	r1, [sp, #12]
 8006ebe:	4638      	mov	r0, r7
 8006ec0:	f001 fadb 	bl	800847a <strncmp>
 8006ec4:	2800      	cmp	r0, #0
 8006ec6:	d166      	bne.n	8006f96 <__gethex+0x124>
 8006ec8:	9b01      	ldr	r3, [sp, #4]
 8006eca:	5cf8      	ldrb	r0, [r7, r3]
 8006ecc:	18fe      	adds	r6, r7, r3
 8006ece:	f7ff ffbb 	bl	8006e48 <__hexdig_fun>
 8006ed2:	2800      	cmp	r0, #0
 8006ed4:	d062      	beq.n	8006f9c <__gethex+0x12a>
 8006ed6:	4633      	mov	r3, r6
 8006ed8:	7818      	ldrb	r0, [r3, #0]
 8006eda:	2830      	cmp	r0, #48	; 0x30
 8006edc:	461f      	mov	r7, r3
 8006ede:	f103 0301 	add.w	r3, r3, #1
 8006ee2:	d0f9      	beq.n	8006ed8 <__gethex+0x66>
 8006ee4:	f7ff ffb0 	bl	8006e48 <__hexdig_fun>
 8006ee8:	fab0 f580 	clz	r5, r0
 8006eec:	096d      	lsrs	r5, r5, #5
 8006eee:	4634      	mov	r4, r6
 8006ef0:	f04f 0b01 	mov.w	fp, #1
 8006ef4:	463a      	mov	r2, r7
 8006ef6:	4616      	mov	r6, r2
 8006ef8:	3201      	adds	r2, #1
 8006efa:	7830      	ldrb	r0, [r6, #0]
 8006efc:	f7ff ffa4 	bl	8006e48 <__hexdig_fun>
 8006f00:	2800      	cmp	r0, #0
 8006f02:	d1f8      	bne.n	8006ef6 <__gethex+0x84>
 8006f04:	9a01      	ldr	r2, [sp, #4]
 8006f06:	9903      	ldr	r1, [sp, #12]
 8006f08:	4630      	mov	r0, r6
 8006f0a:	f001 fab6 	bl	800847a <strncmp>
 8006f0e:	b950      	cbnz	r0, 8006f26 <__gethex+0xb4>
 8006f10:	b954      	cbnz	r4, 8006f28 <__gethex+0xb6>
 8006f12:	9b01      	ldr	r3, [sp, #4]
 8006f14:	18f4      	adds	r4, r6, r3
 8006f16:	4622      	mov	r2, r4
 8006f18:	4616      	mov	r6, r2
 8006f1a:	3201      	adds	r2, #1
 8006f1c:	7830      	ldrb	r0, [r6, #0]
 8006f1e:	f7ff ff93 	bl	8006e48 <__hexdig_fun>
 8006f22:	2800      	cmp	r0, #0
 8006f24:	d1f8      	bne.n	8006f18 <__gethex+0xa6>
 8006f26:	b10c      	cbz	r4, 8006f2c <__gethex+0xba>
 8006f28:	1ba4      	subs	r4, r4, r6
 8006f2a:	00a4      	lsls	r4, r4, #2
 8006f2c:	7833      	ldrb	r3, [r6, #0]
 8006f2e:	2b50      	cmp	r3, #80	; 0x50
 8006f30:	d001      	beq.n	8006f36 <__gethex+0xc4>
 8006f32:	2b70      	cmp	r3, #112	; 0x70
 8006f34:	d140      	bne.n	8006fb8 <__gethex+0x146>
 8006f36:	7873      	ldrb	r3, [r6, #1]
 8006f38:	2b2b      	cmp	r3, #43	; 0x2b
 8006f3a:	d031      	beq.n	8006fa0 <__gethex+0x12e>
 8006f3c:	2b2d      	cmp	r3, #45	; 0x2d
 8006f3e:	d033      	beq.n	8006fa8 <__gethex+0x136>
 8006f40:	1c71      	adds	r1, r6, #1
 8006f42:	f04f 0900 	mov.w	r9, #0
 8006f46:	7808      	ldrb	r0, [r1, #0]
 8006f48:	f7ff ff7e 	bl	8006e48 <__hexdig_fun>
 8006f4c:	1e43      	subs	r3, r0, #1
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b18      	cmp	r3, #24
 8006f52:	d831      	bhi.n	8006fb8 <__gethex+0x146>
 8006f54:	f1a0 0210 	sub.w	r2, r0, #16
 8006f58:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006f5c:	f7ff ff74 	bl	8006e48 <__hexdig_fun>
 8006f60:	1e43      	subs	r3, r0, #1
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	2b18      	cmp	r3, #24
 8006f66:	d922      	bls.n	8006fae <__gethex+0x13c>
 8006f68:	f1b9 0f00 	cmp.w	r9, #0
 8006f6c:	d000      	beq.n	8006f70 <__gethex+0xfe>
 8006f6e:	4252      	negs	r2, r2
 8006f70:	4414      	add	r4, r2
 8006f72:	f8ca 1000 	str.w	r1, [sl]
 8006f76:	b30d      	cbz	r5, 8006fbc <__gethex+0x14a>
 8006f78:	f1bb 0f00 	cmp.w	fp, #0
 8006f7c:	bf0c      	ite	eq
 8006f7e:	2706      	moveq	r7, #6
 8006f80:	2700      	movne	r7, #0
 8006f82:	4638      	mov	r0, r7
 8006f84:	b00b      	add	sp, #44	; 0x2c
 8006f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f8a:	f10b 0b01 	add.w	fp, fp, #1
 8006f8e:	e78a      	b.n	8006ea6 <__gethex+0x34>
 8006f90:	2500      	movs	r5, #0
 8006f92:	462c      	mov	r4, r5
 8006f94:	e7ae      	b.n	8006ef4 <__gethex+0x82>
 8006f96:	463e      	mov	r6, r7
 8006f98:	2501      	movs	r5, #1
 8006f9a:	e7c7      	b.n	8006f2c <__gethex+0xba>
 8006f9c:	4604      	mov	r4, r0
 8006f9e:	e7fb      	b.n	8006f98 <__gethex+0x126>
 8006fa0:	f04f 0900 	mov.w	r9, #0
 8006fa4:	1cb1      	adds	r1, r6, #2
 8006fa6:	e7ce      	b.n	8006f46 <__gethex+0xd4>
 8006fa8:	f04f 0901 	mov.w	r9, #1
 8006fac:	e7fa      	b.n	8006fa4 <__gethex+0x132>
 8006fae:	230a      	movs	r3, #10
 8006fb0:	fb03 0202 	mla	r2, r3, r2, r0
 8006fb4:	3a10      	subs	r2, #16
 8006fb6:	e7cf      	b.n	8006f58 <__gethex+0xe6>
 8006fb8:	4631      	mov	r1, r6
 8006fba:	e7da      	b.n	8006f72 <__gethex+0x100>
 8006fbc:	1bf3      	subs	r3, r6, r7
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	2b07      	cmp	r3, #7
 8006fc4:	dc49      	bgt.n	800705a <__gethex+0x1e8>
 8006fc6:	9802      	ldr	r0, [sp, #8]
 8006fc8:	f000 fabc 	bl	8007544 <_Balloc>
 8006fcc:	9b01      	ldr	r3, [sp, #4]
 8006fce:	f100 0914 	add.w	r9, r0, #20
 8006fd2:	f04f 0b00 	mov.w	fp, #0
 8006fd6:	f1c3 0301 	rsb	r3, r3, #1
 8006fda:	4605      	mov	r5, r0
 8006fdc:	f8cd 9010 	str.w	r9, [sp, #16]
 8006fe0:	46da      	mov	sl, fp
 8006fe2:	9308      	str	r3, [sp, #32]
 8006fe4:	42b7      	cmp	r7, r6
 8006fe6:	d33b      	bcc.n	8007060 <__gethex+0x1ee>
 8006fe8:	9804      	ldr	r0, [sp, #16]
 8006fea:	f840 ab04 	str.w	sl, [r0], #4
 8006fee:	eba0 0009 	sub.w	r0, r0, r9
 8006ff2:	1080      	asrs	r0, r0, #2
 8006ff4:	6128      	str	r0, [r5, #16]
 8006ff6:	0147      	lsls	r7, r0, #5
 8006ff8:	4650      	mov	r0, sl
 8006ffa:	f000 fb67 	bl	80076cc <__hi0bits>
 8006ffe:	f8d8 6000 	ldr.w	r6, [r8]
 8007002:	1a3f      	subs	r7, r7, r0
 8007004:	42b7      	cmp	r7, r6
 8007006:	dd64      	ble.n	80070d2 <__gethex+0x260>
 8007008:	1bbf      	subs	r7, r7, r6
 800700a:	4639      	mov	r1, r7
 800700c:	4628      	mov	r0, r5
 800700e:	f000 fe77 	bl	8007d00 <__any_on>
 8007012:	4682      	mov	sl, r0
 8007014:	b178      	cbz	r0, 8007036 <__gethex+0x1c4>
 8007016:	1e7b      	subs	r3, r7, #1
 8007018:	1159      	asrs	r1, r3, #5
 800701a:	f003 021f 	and.w	r2, r3, #31
 800701e:	f04f 0a01 	mov.w	sl, #1
 8007022:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007026:	fa0a f202 	lsl.w	r2, sl, r2
 800702a:	420a      	tst	r2, r1
 800702c:	d003      	beq.n	8007036 <__gethex+0x1c4>
 800702e:	4553      	cmp	r3, sl
 8007030:	dc46      	bgt.n	80070c0 <__gethex+0x24e>
 8007032:	f04f 0a02 	mov.w	sl, #2
 8007036:	4639      	mov	r1, r7
 8007038:	4628      	mov	r0, r5
 800703a:	f7ff fecb 	bl	8006dd4 <rshift>
 800703e:	443c      	add	r4, r7
 8007040:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007044:	42a3      	cmp	r3, r4
 8007046:	da52      	bge.n	80070ee <__gethex+0x27c>
 8007048:	4629      	mov	r1, r5
 800704a:	9802      	ldr	r0, [sp, #8]
 800704c:	f000 faae 	bl	80075ac <_Bfree>
 8007050:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007052:	2300      	movs	r3, #0
 8007054:	6013      	str	r3, [r2, #0]
 8007056:	27a3      	movs	r7, #163	; 0xa3
 8007058:	e793      	b.n	8006f82 <__gethex+0x110>
 800705a:	3101      	adds	r1, #1
 800705c:	105b      	asrs	r3, r3, #1
 800705e:	e7b0      	b.n	8006fc2 <__gethex+0x150>
 8007060:	1e73      	subs	r3, r6, #1
 8007062:	9305      	str	r3, [sp, #20]
 8007064:	9a07      	ldr	r2, [sp, #28]
 8007066:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800706a:	4293      	cmp	r3, r2
 800706c:	d018      	beq.n	80070a0 <__gethex+0x22e>
 800706e:	f1bb 0f20 	cmp.w	fp, #32
 8007072:	d107      	bne.n	8007084 <__gethex+0x212>
 8007074:	9b04      	ldr	r3, [sp, #16]
 8007076:	f8c3 a000 	str.w	sl, [r3]
 800707a:	3304      	adds	r3, #4
 800707c:	f04f 0a00 	mov.w	sl, #0
 8007080:	9304      	str	r3, [sp, #16]
 8007082:	46d3      	mov	fp, sl
 8007084:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007088:	f7ff fede 	bl	8006e48 <__hexdig_fun>
 800708c:	f000 000f 	and.w	r0, r0, #15
 8007090:	fa00 f00b 	lsl.w	r0, r0, fp
 8007094:	ea4a 0a00 	orr.w	sl, sl, r0
 8007098:	f10b 0b04 	add.w	fp, fp, #4
 800709c:	9b05      	ldr	r3, [sp, #20]
 800709e:	e00d      	b.n	80070bc <__gethex+0x24a>
 80070a0:	9b05      	ldr	r3, [sp, #20]
 80070a2:	9a08      	ldr	r2, [sp, #32]
 80070a4:	4413      	add	r3, r2
 80070a6:	42bb      	cmp	r3, r7
 80070a8:	d3e1      	bcc.n	800706e <__gethex+0x1fc>
 80070aa:	4618      	mov	r0, r3
 80070ac:	9a01      	ldr	r2, [sp, #4]
 80070ae:	9903      	ldr	r1, [sp, #12]
 80070b0:	9309      	str	r3, [sp, #36]	; 0x24
 80070b2:	f001 f9e2 	bl	800847a <strncmp>
 80070b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070b8:	2800      	cmp	r0, #0
 80070ba:	d1d8      	bne.n	800706e <__gethex+0x1fc>
 80070bc:	461e      	mov	r6, r3
 80070be:	e791      	b.n	8006fe4 <__gethex+0x172>
 80070c0:	1eb9      	subs	r1, r7, #2
 80070c2:	4628      	mov	r0, r5
 80070c4:	f000 fe1c 	bl	8007d00 <__any_on>
 80070c8:	2800      	cmp	r0, #0
 80070ca:	d0b2      	beq.n	8007032 <__gethex+0x1c0>
 80070cc:	f04f 0a03 	mov.w	sl, #3
 80070d0:	e7b1      	b.n	8007036 <__gethex+0x1c4>
 80070d2:	da09      	bge.n	80070e8 <__gethex+0x276>
 80070d4:	1bf7      	subs	r7, r6, r7
 80070d6:	4629      	mov	r1, r5
 80070d8:	463a      	mov	r2, r7
 80070da:	9802      	ldr	r0, [sp, #8]
 80070dc:	f000 fc32 	bl	8007944 <__lshift>
 80070e0:	1be4      	subs	r4, r4, r7
 80070e2:	4605      	mov	r5, r0
 80070e4:	f100 0914 	add.w	r9, r0, #20
 80070e8:	f04f 0a00 	mov.w	sl, #0
 80070ec:	e7a8      	b.n	8007040 <__gethex+0x1ce>
 80070ee:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80070f2:	42a0      	cmp	r0, r4
 80070f4:	dd6a      	ble.n	80071cc <__gethex+0x35a>
 80070f6:	1b04      	subs	r4, r0, r4
 80070f8:	42a6      	cmp	r6, r4
 80070fa:	dc2e      	bgt.n	800715a <__gethex+0x2e8>
 80070fc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007100:	2b02      	cmp	r3, #2
 8007102:	d022      	beq.n	800714a <__gethex+0x2d8>
 8007104:	2b03      	cmp	r3, #3
 8007106:	d024      	beq.n	8007152 <__gethex+0x2e0>
 8007108:	2b01      	cmp	r3, #1
 800710a:	d115      	bne.n	8007138 <__gethex+0x2c6>
 800710c:	42a6      	cmp	r6, r4
 800710e:	d113      	bne.n	8007138 <__gethex+0x2c6>
 8007110:	2e01      	cmp	r6, #1
 8007112:	dc0b      	bgt.n	800712c <__gethex+0x2ba>
 8007114:	9a06      	ldr	r2, [sp, #24]
 8007116:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800711a:	6013      	str	r3, [r2, #0]
 800711c:	2301      	movs	r3, #1
 800711e:	612b      	str	r3, [r5, #16]
 8007120:	f8c9 3000 	str.w	r3, [r9]
 8007124:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007126:	2762      	movs	r7, #98	; 0x62
 8007128:	601d      	str	r5, [r3, #0]
 800712a:	e72a      	b.n	8006f82 <__gethex+0x110>
 800712c:	1e71      	subs	r1, r6, #1
 800712e:	4628      	mov	r0, r5
 8007130:	f000 fde6 	bl	8007d00 <__any_on>
 8007134:	2800      	cmp	r0, #0
 8007136:	d1ed      	bne.n	8007114 <__gethex+0x2a2>
 8007138:	4629      	mov	r1, r5
 800713a:	9802      	ldr	r0, [sp, #8]
 800713c:	f000 fa36 	bl	80075ac <_Bfree>
 8007140:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007142:	2300      	movs	r3, #0
 8007144:	6013      	str	r3, [r2, #0]
 8007146:	2750      	movs	r7, #80	; 0x50
 8007148:	e71b      	b.n	8006f82 <__gethex+0x110>
 800714a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800714c:	2b00      	cmp	r3, #0
 800714e:	d0e1      	beq.n	8007114 <__gethex+0x2a2>
 8007150:	e7f2      	b.n	8007138 <__gethex+0x2c6>
 8007152:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1dd      	bne.n	8007114 <__gethex+0x2a2>
 8007158:	e7ee      	b.n	8007138 <__gethex+0x2c6>
 800715a:	1e67      	subs	r7, r4, #1
 800715c:	f1ba 0f00 	cmp.w	sl, #0
 8007160:	d131      	bne.n	80071c6 <__gethex+0x354>
 8007162:	b127      	cbz	r7, 800716e <__gethex+0x2fc>
 8007164:	4639      	mov	r1, r7
 8007166:	4628      	mov	r0, r5
 8007168:	f000 fdca 	bl	8007d00 <__any_on>
 800716c:	4682      	mov	sl, r0
 800716e:	117a      	asrs	r2, r7, #5
 8007170:	2301      	movs	r3, #1
 8007172:	f007 071f 	and.w	r7, r7, #31
 8007176:	fa03 f707 	lsl.w	r7, r3, r7
 800717a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800717e:	4621      	mov	r1, r4
 8007180:	421f      	tst	r7, r3
 8007182:	4628      	mov	r0, r5
 8007184:	bf18      	it	ne
 8007186:	f04a 0a02 	orrne.w	sl, sl, #2
 800718a:	1b36      	subs	r6, r6, r4
 800718c:	f7ff fe22 	bl	8006dd4 <rshift>
 8007190:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8007194:	2702      	movs	r7, #2
 8007196:	f1ba 0f00 	cmp.w	sl, #0
 800719a:	d048      	beq.n	800722e <__gethex+0x3bc>
 800719c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80071a0:	2b02      	cmp	r3, #2
 80071a2:	d015      	beq.n	80071d0 <__gethex+0x35e>
 80071a4:	2b03      	cmp	r3, #3
 80071a6:	d017      	beq.n	80071d8 <__gethex+0x366>
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d109      	bne.n	80071c0 <__gethex+0x34e>
 80071ac:	f01a 0f02 	tst.w	sl, #2
 80071b0:	d006      	beq.n	80071c0 <__gethex+0x34e>
 80071b2:	f8d9 3000 	ldr.w	r3, [r9]
 80071b6:	ea4a 0a03 	orr.w	sl, sl, r3
 80071ba:	f01a 0f01 	tst.w	sl, #1
 80071be:	d10e      	bne.n	80071de <__gethex+0x36c>
 80071c0:	f047 0710 	orr.w	r7, r7, #16
 80071c4:	e033      	b.n	800722e <__gethex+0x3bc>
 80071c6:	f04f 0a01 	mov.w	sl, #1
 80071ca:	e7d0      	b.n	800716e <__gethex+0x2fc>
 80071cc:	2701      	movs	r7, #1
 80071ce:	e7e2      	b.n	8007196 <__gethex+0x324>
 80071d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071d2:	f1c3 0301 	rsb	r3, r3, #1
 80071d6:	9315      	str	r3, [sp, #84]	; 0x54
 80071d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d0f0      	beq.n	80071c0 <__gethex+0x34e>
 80071de:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80071e2:	f105 0314 	add.w	r3, r5, #20
 80071e6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80071ea:	eb03 010a 	add.w	r1, r3, sl
 80071ee:	f04f 0c00 	mov.w	ip, #0
 80071f2:	4618      	mov	r0, r3
 80071f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80071f8:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80071fc:	d01c      	beq.n	8007238 <__gethex+0x3c6>
 80071fe:	3201      	adds	r2, #1
 8007200:	6002      	str	r2, [r0, #0]
 8007202:	2f02      	cmp	r7, #2
 8007204:	f105 0314 	add.w	r3, r5, #20
 8007208:	d138      	bne.n	800727c <__gethex+0x40a>
 800720a:	f8d8 2000 	ldr.w	r2, [r8]
 800720e:	3a01      	subs	r2, #1
 8007210:	42b2      	cmp	r2, r6
 8007212:	d10a      	bne.n	800722a <__gethex+0x3b8>
 8007214:	1171      	asrs	r1, r6, #5
 8007216:	2201      	movs	r2, #1
 8007218:	f006 061f 	and.w	r6, r6, #31
 800721c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007220:	fa02 f606 	lsl.w	r6, r2, r6
 8007224:	421e      	tst	r6, r3
 8007226:	bf18      	it	ne
 8007228:	4617      	movne	r7, r2
 800722a:	f047 0720 	orr.w	r7, r7, #32
 800722e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007230:	601d      	str	r5, [r3, #0]
 8007232:	9b06      	ldr	r3, [sp, #24]
 8007234:	601c      	str	r4, [r3, #0]
 8007236:	e6a4      	b.n	8006f82 <__gethex+0x110>
 8007238:	4299      	cmp	r1, r3
 800723a:	f843 cc04 	str.w	ip, [r3, #-4]
 800723e:	d8d8      	bhi.n	80071f2 <__gethex+0x380>
 8007240:	68ab      	ldr	r3, [r5, #8]
 8007242:	4599      	cmp	r9, r3
 8007244:	db12      	blt.n	800726c <__gethex+0x3fa>
 8007246:	6869      	ldr	r1, [r5, #4]
 8007248:	9802      	ldr	r0, [sp, #8]
 800724a:	3101      	adds	r1, #1
 800724c:	f000 f97a 	bl	8007544 <_Balloc>
 8007250:	692a      	ldr	r2, [r5, #16]
 8007252:	3202      	adds	r2, #2
 8007254:	f105 010c 	add.w	r1, r5, #12
 8007258:	4683      	mov	fp, r0
 800725a:	0092      	lsls	r2, r2, #2
 800725c:	300c      	adds	r0, #12
 800725e:	f7fc ff95 	bl	800418c <memcpy>
 8007262:	4629      	mov	r1, r5
 8007264:	9802      	ldr	r0, [sp, #8]
 8007266:	f000 f9a1 	bl	80075ac <_Bfree>
 800726a:	465d      	mov	r5, fp
 800726c:	692b      	ldr	r3, [r5, #16]
 800726e:	1c5a      	adds	r2, r3, #1
 8007270:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007274:	612a      	str	r2, [r5, #16]
 8007276:	2201      	movs	r2, #1
 8007278:	615a      	str	r2, [r3, #20]
 800727a:	e7c2      	b.n	8007202 <__gethex+0x390>
 800727c:	692a      	ldr	r2, [r5, #16]
 800727e:	454a      	cmp	r2, r9
 8007280:	dd0b      	ble.n	800729a <__gethex+0x428>
 8007282:	2101      	movs	r1, #1
 8007284:	4628      	mov	r0, r5
 8007286:	f7ff fda5 	bl	8006dd4 <rshift>
 800728a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800728e:	3401      	adds	r4, #1
 8007290:	42a3      	cmp	r3, r4
 8007292:	f6ff aed9 	blt.w	8007048 <__gethex+0x1d6>
 8007296:	2701      	movs	r7, #1
 8007298:	e7c7      	b.n	800722a <__gethex+0x3b8>
 800729a:	f016 061f 	ands.w	r6, r6, #31
 800729e:	d0fa      	beq.n	8007296 <__gethex+0x424>
 80072a0:	449a      	add	sl, r3
 80072a2:	f1c6 0620 	rsb	r6, r6, #32
 80072a6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80072aa:	f000 fa0f 	bl	80076cc <__hi0bits>
 80072ae:	42b0      	cmp	r0, r6
 80072b0:	dbe7      	blt.n	8007282 <__gethex+0x410>
 80072b2:	e7f0      	b.n	8007296 <__gethex+0x424>

080072b4 <L_shift>:
 80072b4:	f1c2 0208 	rsb	r2, r2, #8
 80072b8:	0092      	lsls	r2, r2, #2
 80072ba:	b570      	push	{r4, r5, r6, lr}
 80072bc:	f1c2 0620 	rsb	r6, r2, #32
 80072c0:	6843      	ldr	r3, [r0, #4]
 80072c2:	6804      	ldr	r4, [r0, #0]
 80072c4:	fa03 f506 	lsl.w	r5, r3, r6
 80072c8:	432c      	orrs	r4, r5
 80072ca:	40d3      	lsrs	r3, r2
 80072cc:	6004      	str	r4, [r0, #0]
 80072ce:	f840 3f04 	str.w	r3, [r0, #4]!
 80072d2:	4288      	cmp	r0, r1
 80072d4:	d3f4      	bcc.n	80072c0 <L_shift+0xc>
 80072d6:	bd70      	pop	{r4, r5, r6, pc}

080072d8 <__match>:
 80072d8:	b530      	push	{r4, r5, lr}
 80072da:	6803      	ldr	r3, [r0, #0]
 80072dc:	3301      	adds	r3, #1
 80072de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072e2:	b914      	cbnz	r4, 80072ea <__match+0x12>
 80072e4:	6003      	str	r3, [r0, #0]
 80072e6:	2001      	movs	r0, #1
 80072e8:	bd30      	pop	{r4, r5, pc}
 80072ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072ee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80072f2:	2d19      	cmp	r5, #25
 80072f4:	bf98      	it	ls
 80072f6:	3220      	addls	r2, #32
 80072f8:	42a2      	cmp	r2, r4
 80072fa:	d0f0      	beq.n	80072de <__match+0x6>
 80072fc:	2000      	movs	r0, #0
 80072fe:	e7f3      	b.n	80072e8 <__match+0x10>

08007300 <__hexnan>:
 8007300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007304:	680b      	ldr	r3, [r1, #0]
 8007306:	6801      	ldr	r1, [r0, #0]
 8007308:	115f      	asrs	r7, r3, #5
 800730a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800730e:	f013 031f 	ands.w	r3, r3, #31
 8007312:	b087      	sub	sp, #28
 8007314:	bf18      	it	ne
 8007316:	3704      	addne	r7, #4
 8007318:	2500      	movs	r5, #0
 800731a:	1f3e      	subs	r6, r7, #4
 800731c:	4682      	mov	sl, r0
 800731e:	4690      	mov	r8, r2
 8007320:	9301      	str	r3, [sp, #4]
 8007322:	f847 5c04 	str.w	r5, [r7, #-4]
 8007326:	46b1      	mov	r9, r6
 8007328:	4634      	mov	r4, r6
 800732a:	9502      	str	r5, [sp, #8]
 800732c:	46ab      	mov	fp, r5
 800732e:	784a      	ldrb	r2, [r1, #1]
 8007330:	1c4b      	adds	r3, r1, #1
 8007332:	9303      	str	r3, [sp, #12]
 8007334:	b342      	cbz	r2, 8007388 <__hexnan+0x88>
 8007336:	4610      	mov	r0, r2
 8007338:	9105      	str	r1, [sp, #20]
 800733a:	9204      	str	r2, [sp, #16]
 800733c:	f7ff fd84 	bl	8006e48 <__hexdig_fun>
 8007340:	2800      	cmp	r0, #0
 8007342:	d143      	bne.n	80073cc <__hexnan+0xcc>
 8007344:	9a04      	ldr	r2, [sp, #16]
 8007346:	9905      	ldr	r1, [sp, #20]
 8007348:	2a20      	cmp	r2, #32
 800734a:	d818      	bhi.n	800737e <__hexnan+0x7e>
 800734c:	9b02      	ldr	r3, [sp, #8]
 800734e:	459b      	cmp	fp, r3
 8007350:	dd13      	ble.n	800737a <__hexnan+0x7a>
 8007352:	454c      	cmp	r4, r9
 8007354:	d206      	bcs.n	8007364 <__hexnan+0x64>
 8007356:	2d07      	cmp	r5, #7
 8007358:	dc04      	bgt.n	8007364 <__hexnan+0x64>
 800735a:	462a      	mov	r2, r5
 800735c:	4649      	mov	r1, r9
 800735e:	4620      	mov	r0, r4
 8007360:	f7ff ffa8 	bl	80072b4 <L_shift>
 8007364:	4544      	cmp	r4, r8
 8007366:	d944      	bls.n	80073f2 <__hexnan+0xf2>
 8007368:	2300      	movs	r3, #0
 800736a:	f1a4 0904 	sub.w	r9, r4, #4
 800736e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007372:	f8cd b008 	str.w	fp, [sp, #8]
 8007376:	464c      	mov	r4, r9
 8007378:	461d      	mov	r5, r3
 800737a:	9903      	ldr	r1, [sp, #12]
 800737c:	e7d7      	b.n	800732e <__hexnan+0x2e>
 800737e:	2a29      	cmp	r2, #41	; 0x29
 8007380:	d14a      	bne.n	8007418 <__hexnan+0x118>
 8007382:	3102      	adds	r1, #2
 8007384:	f8ca 1000 	str.w	r1, [sl]
 8007388:	f1bb 0f00 	cmp.w	fp, #0
 800738c:	d044      	beq.n	8007418 <__hexnan+0x118>
 800738e:	454c      	cmp	r4, r9
 8007390:	d206      	bcs.n	80073a0 <__hexnan+0xa0>
 8007392:	2d07      	cmp	r5, #7
 8007394:	dc04      	bgt.n	80073a0 <__hexnan+0xa0>
 8007396:	462a      	mov	r2, r5
 8007398:	4649      	mov	r1, r9
 800739a:	4620      	mov	r0, r4
 800739c:	f7ff ff8a 	bl	80072b4 <L_shift>
 80073a0:	4544      	cmp	r4, r8
 80073a2:	d928      	bls.n	80073f6 <__hexnan+0xf6>
 80073a4:	4643      	mov	r3, r8
 80073a6:	f854 2b04 	ldr.w	r2, [r4], #4
 80073aa:	f843 2b04 	str.w	r2, [r3], #4
 80073ae:	42a6      	cmp	r6, r4
 80073b0:	d2f9      	bcs.n	80073a6 <__hexnan+0xa6>
 80073b2:	2200      	movs	r2, #0
 80073b4:	f843 2b04 	str.w	r2, [r3], #4
 80073b8:	429e      	cmp	r6, r3
 80073ba:	d2fb      	bcs.n	80073b4 <__hexnan+0xb4>
 80073bc:	6833      	ldr	r3, [r6, #0]
 80073be:	b91b      	cbnz	r3, 80073c8 <__hexnan+0xc8>
 80073c0:	4546      	cmp	r6, r8
 80073c2:	d127      	bne.n	8007414 <__hexnan+0x114>
 80073c4:	2301      	movs	r3, #1
 80073c6:	6033      	str	r3, [r6, #0]
 80073c8:	2005      	movs	r0, #5
 80073ca:	e026      	b.n	800741a <__hexnan+0x11a>
 80073cc:	3501      	adds	r5, #1
 80073ce:	2d08      	cmp	r5, #8
 80073d0:	f10b 0b01 	add.w	fp, fp, #1
 80073d4:	dd06      	ble.n	80073e4 <__hexnan+0xe4>
 80073d6:	4544      	cmp	r4, r8
 80073d8:	d9cf      	bls.n	800737a <__hexnan+0x7a>
 80073da:	2300      	movs	r3, #0
 80073dc:	f844 3c04 	str.w	r3, [r4, #-4]
 80073e0:	2501      	movs	r5, #1
 80073e2:	3c04      	subs	r4, #4
 80073e4:	6822      	ldr	r2, [r4, #0]
 80073e6:	f000 000f 	and.w	r0, r0, #15
 80073ea:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80073ee:	6020      	str	r0, [r4, #0]
 80073f0:	e7c3      	b.n	800737a <__hexnan+0x7a>
 80073f2:	2508      	movs	r5, #8
 80073f4:	e7c1      	b.n	800737a <__hexnan+0x7a>
 80073f6:	9b01      	ldr	r3, [sp, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0df      	beq.n	80073bc <__hexnan+0xbc>
 80073fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007400:	f1c3 0320 	rsb	r3, r3, #32
 8007404:	fa22 f303 	lsr.w	r3, r2, r3
 8007408:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800740c:	401a      	ands	r2, r3
 800740e:	f847 2c04 	str.w	r2, [r7, #-4]
 8007412:	e7d3      	b.n	80073bc <__hexnan+0xbc>
 8007414:	3e04      	subs	r6, #4
 8007416:	e7d1      	b.n	80073bc <__hexnan+0xbc>
 8007418:	2004      	movs	r0, #4
 800741a:	b007      	add	sp, #28
 800741c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007420 <__locale_ctype_ptr_l>:
 8007420:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007424:	4770      	bx	lr

08007426 <__localeconv_l>:
 8007426:	30f0      	adds	r0, #240	; 0xf0
 8007428:	4770      	bx	lr
	...

0800742c <_localeconv_r>:
 800742c:	4b04      	ldr	r3, [pc, #16]	; (8007440 <_localeconv_r+0x14>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	6a18      	ldr	r0, [r3, #32]
 8007432:	4b04      	ldr	r3, [pc, #16]	; (8007444 <_localeconv_r+0x18>)
 8007434:	2800      	cmp	r0, #0
 8007436:	bf08      	it	eq
 8007438:	4618      	moveq	r0, r3
 800743a:	30f0      	adds	r0, #240	; 0xf0
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	2000000c 	.word	0x2000000c
 8007444:	20000070 	.word	0x20000070

08007448 <__swhatbuf_r>:
 8007448:	b570      	push	{r4, r5, r6, lr}
 800744a:	460e      	mov	r6, r1
 800744c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007450:	2900      	cmp	r1, #0
 8007452:	b096      	sub	sp, #88	; 0x58
 8007454:	4614      	mov	r4, r2
 8007456:	461d      	mov	r5, r3
 8007458:	da07      	bge.n	800746a <__swhatbuf_r+0x22>
 800745a:	2300      	movs	r3, #0
 800745c:	602b      	str	r3, [r5, #0]
 800745e:	89b3      	ldrh	r3, [r6, #12]
 8007460:	061a      	lsls	r2, r3, #24
 8007462:	d410      	bmi.n	8007486 <__swhatbuf_r+0x3e>
 8007464:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007468:	e00e      	b.n	8007488 <__swhatbuf_r+0x40>
 800746a:	466a      	mov	r2, sp
 800746c:	f001 f846 	bl	80084fc <_fstat_r>
 8007470:	2800      	cmp	r0, #0
 8007472:	dbf2      	blt.n	800745a <__swhatbuf_r+0x12>
 8007474:	9a01      	ldr	r2, [sp, #4]
 8007476:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800747a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800747e:	425a      	negs	r2, r3
 8007480:	415a      	adcs	r2, r3
 8007482:	602a      	str	r2, [r5, #0]
 8007484:	e7ee      	b.n	8007464 <__swhatbuf_r+0x1c>
 8007486:	2340      	movs	r3, #64	; 0x40
 8007488:	2000      	movs	r0, #0
 800748a:	6023      	str	r3, [r4, #0]
 800748c:	b016      	add	sp, #88	; 0x58
 800748e:	bd70      	pop	{r4, r5, r6, pc}

08007490 <__smakebuf_r>:
 8007490:	898b      	ldrh	r3, [r1, #12]
 8007492:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007494:	079d      	lsls	r5, r3, #30
 8007496:	4606      	mov	r6, r0
 8007498:	460c      	mov	r4, r1
 800749a:	d507      	bpl.n	80074ac <__smakebuf_r+0x1c>
 800749c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80074a0:	6023      	str	r3, [r4, #0]
 80074a2:	6123      	str	r3, [r4, #16]
 80074a4:	2301      	movs	r3, #1
 80074a6:	6163      	str	r3, [r4, #20]
 80074a8:	b002      	add	sp, #8
 80074aa:	bd70      	pop	{r4, r5, r6, pc}
 80074ac:	ab01      	add	r3, sp, #4
 80074ae:	466a      	mov	r2, sp
 80074b0:	f7ff ffca 	bl	8007448 <__swhatbuf_r>
 80074b4:	9900      	ldr	r1, [sp, #0]
 80074b6:	4605      	mov	r5, r0
 80074b8:	4630      	mov	r0, r6
 80074ba:	f000 fc9f 	bl	8007dfc <_malloc_r>
 80074be:	b948      	cbnz	r0, 80074d4 <__smakebuf_r+0x44>
 80074c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074c4:	059a      	lsls	r2, r3, #22
 80074c6:	d4ef      	bmi.n	80074a8 <__smakebuf_r+0x18>
 80074c8:	f023 0303 	bic.w	r3, r3, #3
 80074cc:	f043 0302 	orr.w	r3, r3, #2
 80074d0:	81a3      	strh	r3, [r4, #12]
 80074d2:	e7e3      	b.n	800749c <__smakebuf_r+0xc>
 80074d4:	4b0d      	ldr	r3, [pc, #52]	; (800750c <__smakebuf_r+0x7c>)
 80074d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80074d8:	89a3      	ldrh	r3, [r4, #12]
 80074da:	6020      	str	r0, [r4, #0]
 80074dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074e0:	81a3      	strh	r3, [r4, #12]
 80074e2:	9b00      	ldr	r3, [sp, #0]
 80074e4:	6163      	str	r3, [r4, #20]
 80074e6:	9b01      	ldr	r3, [sp, #4]
 80074e8:	6120      	str	r0, [r4, #16]
 80074ea:	b15b      	cbz	r3, 8007504 <__smakebuf_r+0x74>
 80074ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074f0:	4630      	mov	r0, r6
 80074f2:	f001 f815 	bl	8008520 <_isatty_r>
 80074f6:	b128      	cbz	r0, 8007504 <__smakebuf_r+0x74>
 80074f8:	89a3      	ldrh	r3, [r4, #12]
 80074fa:	f023 0303 	bic.w	r3, r3, #3
 80074fe:	f043 0301 	orr.w	r3, r3, #1
 8007502:	81a3      	strh	r3, [r4, #12]
 8007504:	89a3      	ldrh	r3, [r4, #12]
 8007506:	431d      	orrs	r5, r3
 8007508:	81a5      	strh	r5, [r4, #12]
 800750a:	e7cd      	b.n	80074a8 <__smakebuf_r+0x18>
 800750c:	08006c89 	.word	0x08006c89

08007510 <malloc>:
 8007510:	4b02      	ldr	r3, [pc, #8]	; (800751c <malloc+0xc>)
 8007512:	4601      	mov	r1, r0
 8007514:	6818      	ldr	r0, [r3, #0]
 8007516:	f000 bc71 	b.w	8007dfc <_malloc_r>
 800751a:	bf00      	nop
 800751c:	2000000c 	.word	0x2000000c

08007520 <__ascii_mbtowc>:
 8007520:	b082      	sub	sp, #8
 8007522:	b901      	cbnz	r1, 8007526 <__ascii_mbtowc+0x6>
 8007524:	a901      	add	r1, sp, #4
 8007526:	b142      	cbz	r2, 800753a <__ascii_mbtowc+0x1a>
 8007528:	b14b      	cbz	r3, 800753e <__ascii_mbtowc+0x1e>
 800752a:	7813      	ldrb	r3, [r2, #0]
 800752c:	600b      	str	r3, [r1, #0]
 800752e:	7812      	ldrb	r2, [r2, #0]
 8007530:	1c10      	adds	r0, r2, #0
 8007532:	bf18      	it	ne
 8007534:	2001      	movne	r0, #1
 8007536:	b002      	add	sp, #8
 8007538:	4770      	bx	lr
 800753a:	4610      	mov	r0, r2
 800753c:	e7fb      	b.n	8007536 <__ascii_mbtowc+0x16>
 800753e:	f06f 0001 	mvn.w	r0, #1
 8007542:	e7f8      	b.n	8007536 <__ascii_mbtowc+0x16>

08007544 <_Balloc>:
 8007544:	b570      	push	{r4, r5, r6, lr}
 8007546:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007548:	4604      	mov	r4, r0
 800754a:	460e      	mov	r6, r1
 800754c:	b93d      	cbnz	r5, 800755e <_Balloc+0x1a>
 800754e:	2010      	movs	r0, #16
 8007550:	f7ff ffde 	bl	8007510 <malloc>
 8007554:	6260      	str	r0, [r4, #36]	; 0x24
 8007556:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800755a:	6005      	str	r5, [r0, #0]
 800755c:	60c5      	str	r5, [r0, #12]
 800755e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007560:	68eb      	ldr	r3, [r5, #12]
 8007562:	b183      	cbz	r3, 8007586 <_Balloc+0x42>
 8007564:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800756c:	b9b8      	cbnz	r0, 800759e <_Balloc+0x5a>
 800756e:	2101      	movs	r1, #1
 8007570:	fa01 f506 	lsl.w	r5, r1, r6
 8007574:	1d6a      	adds	r2, r5, #5
 8007576:	0092      	lsls	r2, r2, #2
 8007578:	4620      	mov	r0, r4
 800757a:	f000 fbe2 	bl	8007d42 <_calloc_r>
 800757e:	b160      	cbz	r0, 800759a <_Balloc+0x56>
 8007580:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007584:	e00e      	b.n	80075a4 <_Balloc+0x60>
 8007586:	2221      	movs	r2, #33	; 0x21
 8007588:	2104      	movs	r1, #4
 800758a:	4620      	mov	r0, r4
 800758c:	f000 fbd9 	bl	8007d42 <_calloc_r>
 8007590:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007592:	60e8      	str	r0, [r5, #12]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d1e4      	bne.n	8007564 <_Balloc+0x20>
 800759a:	2000      	movs	r0, #0
 800759c:	bd70      	pop	{r4, r5, r6, pc}
 800759e:	6802      	ldr	r2, [r0, #0]
 80075a0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80075a4:	2300      	movs	r3, #0
 80075a6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075aa:	e7f7      	b.n	800759c <_Balloc+0x58>

080075ac <_Bfree>:
 80075ac:	b570      	push	{r4, r5, r6, lr}
 80075ae:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80075b0:	4606      	mov	r6, r0
 80075b2:	460d      	mov	r5, r1
 80075b4:	b93c      	cbnz	r4, 80075c6 <_Bfree+0x1a>
 80075b6:	2010      	movs	r0, #16
 80075b8:	f7ff ffaa 	bl	8007510 <malloc>
 80075bc:	6270      	str	r0, [r6, #36]	; 0x24
 80075be:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075c2:	6004      	str	r4, [r0, #0]
 80075c4:	60c4      	str	r4, [r0, #12]
 80075c6:	b13d      	cbz	r5, 80075d8 <_Bfree+0x2c>
 80075c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80075ca:	686a      	ldr	r2, [r5, #4]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075d2:	6029      	str	r1, [r5, #0]
 80075d4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80075d8:	bd70      	pop	{r4, r5, r6, pc}

080075da <__multadd>:
 80075da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075de:	690d      	ldr	r5, [r1, #16]
 80075e0:	461f      	mov	r7, r3
 80075e2:	4606      	mov	r6, r0
 80075e4:	460c      	mov	r4, r1
 80075e6:	f101 0c14 	add.w	ip, r1, #20
 80075ea:	2300      	movs	r3, #0
 80075ec:	f8dc 0000 	ldr.w	r0, [ip]
 80075f0:	b281      	uxth	r1, r0
 80075f2:	fb02 7101 	mla	r1, r2, r1, r7
 80075f6:	0c0f      	lsrs	r7, r1, #16
 80075f8:	0c00      	lsrs	r0, r0, #16
 80075fa:	fb02 7000 	mla	r0, r2, r0, r7
 80075fe:	b289      	uxth	r1, r1
 8007600:	3301      	adds	r3, #1
 8007602:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007606:	429d      	cmp	r5, r3
 8007608:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800760c:	f84c 1b04 	str.w	r1, [ip], #4
 8007610:	dcec      	bgt.n	80075ec <__multadd+0x12>
 8007612:	b1d7      	cbz	r7, 800764a <__multadd+0x70>
 8007614:	68a3      	ldr	r3, [r4, #8]
 8007616:	42ab      	cmp	r3, r5
 8007618:	dc12      	bgt.n	8007640 <__multadd+0x66>
 800761a:	6861      	ldr	r1, [r4, #4]
 800761c:	4630      	mov	r0, r6
 800761e:	3101      	adds	r1, #1
 8007620:	f7ff ff90 	bl	8007544 <_Balloc>
 8007624:	6922      	ldr	r2, [r4, #16]
 8007626:	3202      	adds	r2, #2
 8007628:	f104 010c 	add.w	r1, r4, #12
 800762c:	4680      	mov	r8, r0
 800762e:	0092      	lsls	r2, r2, #2
 8007630:	300c      	adds	r0, #12
 8007632:	f7fc fdab 	bl	800418c <memcpy>
 8007636:	4621      	mov	r1, r4
 8007638:	4630      	mov	r0, r6
 800763a:	f7ff ffb7 	bl	80075ac <_Bfree>
 800763e:	4644      	mov	r4, r8
 8007640:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007644:	3501      	adds	r5, #1
 8007646:	615f      	str	r7, [r3, #20]
 8007648:	6125      	str	r5, [r4, #16]
 800764a:	4620      	mov	r0, r4
 800764c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007650 <__s2b>:
 8007650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007654:	460c      	mov	r4, r1
 8007656:	4615      	mov	r5, r2
 8007658:	461f      	mov	r7, r3
 800765a:	2209      	movs	r2, #9
 800765c:	3308      	adds	r3, #8
 800765e:	4606      	mov	r6, r0
 8007660:	fb93 f3f2 	sdiv	r3, r3, r2
 8007664:	2100      	movs	r1, #0
 8007666:	2201      	movs	r2, #1
 8007668:	429a      	cmp	r2, r3
 800766a:	db20      	blt.n	80076ae <__s2b+0x5e>
 800766c:	4630      	mov	r0, r6
 800766e:	f7ff ff69 	bl	8007544 <_Balloc>
 8007672:	9b08      	ldr	r3, [sp, #32]
 8007674:	6143      	str	r3, [r0, #20]
 8007676:	2d09      	cmp	r5, #9
 8007678:	f04f 0301 	mov.w	r3, #1
 800767c:	6103      	str	r3, [r0, #16]
 800767e:	dd19      	ble.n	80076b4 <__s2b+0x64>
 8007680:	f104 0809 	add.w	r8, r4, #9
 8007684:	46c1      	mov	r9, r8
 8007686:	442c      	add	r4, r5
 8007688:	f819 3b01 	ldrb.w	r3, [r9], #1
 800768c:	4601      	mov	r1, r0
 800768e:	3b30      	subs	r3, #48	; 0x30
 8007690:	220a      	movs	r2, #10
 8007692:	4630      	mov	r0, r6
 8007694:	f7ff ffa1 	bl	80075da <__multadd>
 8007698:	45a1      	cmp	r9, r4
 800769a:	d1f5      	bne.n	8007688 <__s2b+0x38>
 800769c:	eb08 0405 	add.w	r4, r8, r5
 80076a0:	3c08      	subs	r4, #8
 80076a2:	1b2d      	subs	r5, r5, r4
 80076a4:	1963      	adds	r3, r4, r5
 80076a6:	42bb      	cmp	r3, r7
 80076a8:	db07      	blt.n	80076ba <__s2b+0x6a>
 80076aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076ae:	0052      	lsls	r2, r2, #1
 80076b0:	3101      	adds	r1, #1
 80076b2:	e7d9      	b.n	8007668 <__s2b+0x18>
 80076b4:	340a      	adds	r4, #10
 80076b6:	2509      	movs	r5, #9
 80076b8:	e7f3      	b.n	80076a2 <__s2b+0x52>
 80076ba:	f814 3b01 	ldrb.w	r3, [r4], #1
 80076be:	4601      	mov	r1, r0
 80076c0:	3b30      	subs	r3, #48	; 0x30
 80076c2:	220a      	movs	r2, #10
 80076c4:	4630      	mov	r0, r6
 80076c6:	f7ff ff88 	bl	80075da <__multadd>
 80076ca:	e7eb      	b.n	80076a4 <__s2b+0x54>

080076cc <__hi0bits>:
 80076cc:	0c02      	lsrs	r2, r0, #16
 80076ce:	0412      	lsls	r2, r2, #16
 80076d0:	4603      	mov	r3, r0
 80076d2:	b9b2      	cbnz	r2, 8007702 <__hi0bits+0x36>
 80076d4:	0403      	lsls	r3, r0, #16
 80076d6:	2010      	movs	r0, #16
 80076d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80076dc:	bf04      	itt	eq
 80076de:	021b      	lsleq	r3, r3, #8
 80076e0:	3008      	addeq	r0, #8
 80076e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80076e6:	bf04      	itt	eq
 80076e8:	011b      	lsleq	r3, r3, #4
 80076ea:	3004      	addeq	r0, #4
 80076ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80076f0:	bf04      	itt	eq
 80076f2:	009b      	lsleq	r3, r3, #2
 80076f4:	3002      	addeq	r0, #2
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	db06      	blt.n	8007708 <__hi0bits+0x3c>
 80076fa:	005b      	lsls	r3, r3, #1
 80076fc:	d503      	bpl.n	8007706 <__hi0bits+0x3a>
 80076fe:	3001      	adds	r0, #1
 8007700:	4770      	bx	lr
 8007702:	2000      	movs	r0, #0
 8007704:	e7e8      	b.n	80076d8 <__hi0bits+0xc>
 8007706:	2020      	movs	r0, #32
 8007708:	4770      	bx	lr

0800770a <__lo0bits>:
 800770a:	6803      	ldr	r3, [r0, #0]
 800770c:	f013 0207 	ands.w	r2, r3, #7
 8007710:	4601      	mov	r1, r0
 8007712:	d00b      	beq.n	800772c <__lo0bits+0x22>
 8007714:	07da      	lsls	r2, r3, #31
 8007716:	d423      	bmi.n	8007760 <__lo0bits+0x56>
 8007718:	0798      	lsls	r0, r3, #30
 800771a:	bf49      	itett	mi
 800771c:	085b      	lsrmi	r3, r3, #1
 800771e:	089b      	lsrpl	r3, r3, #2
 8007720:	2001      	movmi	r0, #1
 8007722:	600b      	strmi	r3, [r1, #0]
 8007724:	bf5c      	itt	pl
 8007726:	600b      	strpl	r3, [r1, #0]
 8007728:	2002      	movpl	r0, #2
 800772a:	4770      	bx	lr
 800772c:	b298      	uxth	r0, r3
 800772e:	b9a8      	cbnz	r0, 800775c <__lo0bits+0x52>
 8007730:	0c1b      	lsrs	r3, r3, #16
 8007732:	2010      	movs	r0, #16
 8007734:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007738:	bf04      	itt	eq
 800773a:	0a1b      	lsreq	r3, r3, #8
 800773c:	3008      	addeq	r0, #8
 800773e:	071a      	lsls	r2, r3, #28
 8007740:	bf04      	itt	eq
 8007742:	091b      	lsreq	r3, r3, #4
 8007744:	3004      	addeq	r0, #4
 8007746:	079a      	lsls	r2, r3, #30
 8007748:	bf04      	itt	eq
 800774a:	089b      	lsreq	r3, r3, #2
 800774c:	3002      	addeq	r0, #2
 800774e:	07da      	lsls	r2, r3, #31
 8007750:	d402      	bmi.n	8007758 <__lo0bits+0x4e>
 8007752:	085b      	lsrs	r3, r3, #1
 8007754:	d006      	beq.n	8007764 <__lo0bits+0x5a>
 8007756:	3001      	adds	r0, #1
 8007758:	600b      	str	r3, [r1, #0]
 800775a:	4770      	bx	lr
 800775c:	4610      	mov	r0, r2
 800775e:	e7e9      	b.n	8007734 <__lo0bits+0x2a>
 8007760:	2000      	movs	r0, #0
 8007762:	4770      	bx	lr
 8007764:	2020      	movs	r0, #32
 8007766:	4770      	bx	lr

08007768 <__i2b>:
 8007768:	b510      	push	{r4, lr}
 800776a:	460c      	mov	r4, r1
 800776c:	2101      	movs	r1, #1
 800776e:	f7ff fee9 	bl	8007544 <_Balloc>
 8007772:	2201      	movs	r2, #1
 8007774:	6144      	str	r4, [r0, #20]
 8007776:	6102      	str	r2, [r0, #16]
 8007778:	bd10      	pop	{r4, pc}

0800777a <__multiply>:
 800777a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800777e:	4614      	mov	r4, r2
 8007780:	690a      	ldr	r2, [r1, #16]
 8007782:	6923      	ldr	r3, [r4, #16]
 8007784:	429a      	cmp	r2, r3
 8007786:	bfb8      	it	lt
 8007788:	460b      	movlt	r3, r1
 800778a:	4688      	mov	r8, r1
 800778c:	bfbc      	itt	lt
 800778e:	46a0      	movlt	r8, r4
 8007790:	461c      	movlt	r4, r3
 8007792:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007796:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800779a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800779e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80077a2:	eb07 0609 	add.w	r6, r7, r9
 80077a6:	42b3      	cmp	r3, r6
 80077a8:	bfb8      	it	lt
 80077aa:	3101      	addlt	r1, #1
 80077ac:	f7ff feca 	bl	8007544 <_Balloc>
 80077b0:	f100 0514 	add.w	r5, r0, #20
 80077b4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80077b8:	462b      	mov	r3, r5
 80077ba:	2200      	movs	r2, #0
 80077bc:	4573      	cmp	r3, lr
 80077be:	d316      	bcc.n	80077ee <__multiply+0x74>
 80077c0:	f104 0214 	add.w	r2, r4, #20
 80077c4:	f108 0114 	add.w	r1, r8, #20
 80077c8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80077cc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80077d0:	9300      	str	r3, [sp, #0]
 80077d2:	9b00      	ldr	r3, [sp, #0]
 80077d4:	9201      	str	r2, [sp, #4]
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d80c      	bhi.n	80077f4 <__multiply+0x7a>
 80077da:	2e00      	cmp	r6, #0
 80077dc:	dd03      	ble.n	80077e6 <__multiply+0x6c>
 80077de:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d05d      	beq.n	80078a2 <__multiply+0x128>
 80077e6:	6106      	str	r6, [r0, #16]
 80077e8:	b003      	add	sp, #12
 80077ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ee:	f843 2b04 	str.w	r2, [r3], #4
 80077f2:	e7e3      	b.n	80077bc <__multiply+0x42>
 80077f4:	f8b2 b000 	ldrh.w	fp, [r2]
 80077f8:	f1bb 0f00 	cmp.w	fp, #0
 80077fc:	d023      	beq.n	8007846 <__multiply+0xcc>
 80077fe:	4689      	mov	r9, r1
 8007800:	46ac      	mov	ip, r5
 8007802:	f04f 0800 	mov.w	r8, #0
 8007806:	f859 4b04 	ldr.w	r4, [r9], #4
 800780a:	f8dc a000 	ldr.w	sl, [ip]
 800780e:	b2a3      	uxth	r3, r4
 8007810:	fa1f fa8a 	uxth.w	sl, sl
 8007814:	fb0b a303 	mla	r3, fp, r3, sl
 8007818:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800781c:	f8dc 4000 	ldr.w	r4, [ip]
 8007820:	4443      	add	r3, r8
 8007822:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007826:	fb0b 840a 	mla	r4, fp, sl, r8
 800782a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800782e:	46e2      	mov	sl, ip
 8007830:	b29b      	uxth	r3, r3
 8007832:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007836:	454f      	cmp	r7, r9
 8007838:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800783c:	f84a 3b04 	str.w	r3, [sl], #4
 8007840:	d82b      	bhi.n	800789a <__multiply+0x120>
 8007842:	f8cc 8004 	str.w	r8, [ip, #4]
 8007846:	9b01      	ldr	r3, [sp, #4]
 8007848:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800784c:	3204      	adds	r2, #4
 800784e:	f1ba 0f00 	cmp.w	sl, #0
 8007852:	d020      	beq.n	8007896 <__multiply+0x11c>
 8007854:	682b      	ldr	r3, [r5, #0]
 8007856:	4689      	mov	r9, r1
 8007858:	46a8      	mov	r8, r5
 800785a:	f04f 0b00 	mov.w	fp, #0
 800785e:	f8b9 c000 	ldrh.w	ip, [r9]
 8007862:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007866:	fb0a 440c 	mla	r4, sl, ip, r4
 800786a:	445c      	add	r4, fp
 800786c:	46c4      	mov	ip, r8
 800786e:	b29b      	uxth	r3, r3
 8007870:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007874:	f84c 3b04 	str.w	r3, [ip], #4
 8007878:	f859 3b04 	ldr.w	r3, [r9], #4
 800787c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007880:	0c1b      	lsrs	r3, r3, #16
 8007882:	fb0a b303 	mla	r3, sl, r3, fp
 8007886:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800788a:	454f      	cmp	r7, r9
 800788c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007890:	d805      	bhi.n	800789e <__multiply+0x124>
 8007892:	f8c8 3004 	str.w	r3, [r8, #4]
 8007896:	3504      	adds	r5, #4
 8007898:	e79b      	b.n	80077d2 <__multiply+0x58>
 800789a:	46d4      	mov	ip, sl
 800789c:	e7b3      	b.n	8007806 <__multiply+0x8c>
 800789e:	46e0      	mov	r8, ip
 80078a0:	e7dd      	b.n	800785e <__multiply+0xe4>
 80078a2:	3e01      	subs	r6, #1
 80078a4:	e799      	b.n	80077da <__multiply+0x60>
	...

080078a8 <__pow5mult>:
 80078a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078ac:	4615      	mov	r5, r2
 80078ae:	f012 0203 	ands.w	r2, r2, #3
 80078b2:	4606      	mov	r6, r0
 80078b4:	460f      	mov	r7, r1
 80078b6:	d007      	beq.n	80078c8 <__pow5mult+0x20>
 80078b8:	3a01      	subs	r2, #1
 80078ba:	4c21      	ldr	r4, [pc, #132]	; (8007940 <__pow5mult+0x98>)
 80078bc:	2300      	movs	r3, #0
 80078be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80078c2:	f7ff fe8a 	bl	80075da <__multadd>
 80078c6:	4607      	mov	r7, r0
 80078c8:	10ad      	asrs	r5, r5, #2
 80078ca:	d035      	beq.n	8007938 <__pow5mult+0x90>
 80078cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80078ce:	b93c      	cbnz	r4, 80078e0 <__pow5mult+0x38>
 80078d0:	2010      	movs	r0, #16
 80078d2:	f7ff fe1d 	bl	8007510 <malloc>
 80078d6:	6270      	str	r0, [r6, #36]	; 0x24
 80078d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80078dc:	6004      	str	r4, [r0, #0]
 80078de:	60c4      	str	r4, [r0, #12]
 80078e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80078e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80078e8:	b94c      	cbnz	r4, 80078fe <__pow5mult+0x56>
 80078ea:	f240 2171 	movw	r1, #625	; 0x271
 80078ee:	4630      	mov	r0, r6
 80078f0:	f7ff ff3a 	bl	8007768 <__i2b>
 80078f4:	2300      	movs	r3, #0
 80078f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80078fa:	4604      	mov	r4, r0
 80078fc:	6003      	str	r3, [r0, #0]
 80078fe:	f04f 0800 	mov.w	r8, #0
 8007902:	07eb      	lsls	r3, r5, #31
 8007904:	d50a      	bpl.n	800791c <__pow5mult+0x74>
 8007906:	4639      	mov	r1, r7
 8007908:	4622      	mov	r2, r4
 800790a:	4630      	mov	r0, r6
 800790c:	f7ff ff35 	bl	800777a <__multiply>
 8007910:	4639      	mov	r1, r7
 8007912:	4681      	mov	r9, r0
 8007914:	4630      	mov	r0, r6
 8007916:	f7ff fe49 	bl	80075ac <_Bfree>
 800791a:	464f      	mov	r7, r9
 800791c:	106d      	asrs	r5, r5, #1
 800791e:	d00b      	beq.n	8007938 <__pow5mult+0x90>
 8007920:	6820      	ldr	r0, [r4, #0]
 8007922:	b938      	cbnz	r0, 8007934 <__pow5mult+0x8c>
 8007924:	4622      	mov	r2, r4
 8007926:	4621      	mov	r1, r4
 8007928:	4630      	mov	r0, r6
 800792a:	f7ff ff26 	bl	800777a <__multiply>
 800792e:	6020      	str	r0, [r4, #0]
 8007930:	f8c0 8000 	str.w	r8, [r0]
 8007934:	4604      	mov	r4, r0
 8007936:	e7e4      	b.n	8007902 <__pow5mult+0x5a>
 8007938:	4638      	mov	r0, r7
 800793a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800793e:	bf00      	nop
 8007940:	08008940 	.word	0x08008940

08007944 <__lshift>:
 8007944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007948:	460c      	mov	r4, r1
 800794a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800794e:	6923      	ldr	r3, [r4, #16]
 8007950:	6849      	ldr	r1, [r1, #4]
 8007952:	eb0a 0903 	add.w	r9, sl, r3
 8007956:	68a3      	ldr	r3, [r4, #8]
 8007958:	4607      	mov	r7, r0
 800795a:	4616      	mov	r6, r2
 800795c:	f109 0501 	add.w	r5, r9, #1
 8007960:	42ab      	cmp	r3, r5
 8007962:	db32      	blt.n	80079ca <__lshift+0x86>
 8007964:	4638      	mov	r0, r7
 8007966:	f7ff fded 	bl	8007544 <_Balloc>
 800796a:	2300      	movs	r3, #0
 800796c:	4680      	mov	r8, r0
 800796e:	f100 0114 	add.w	r1, r0, #20
 8007972:	461a      	mov	r2, r3
 8007974:	4553      	cmp	r3, sl
 8007976:	db2b      	blt.n	80079d0 <__lshift+0x8c>
 8007978:	6920      	ldr	r0, [r4, #16]
 800797a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800797e:	f104 0314 	add.w	r3, r4, #20
 8007982:	f016 021f 	ands.w	r2, r6, #31
 8007986:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800798a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800798e:	d025      	beq.n	80079dc <__lshift+0x98>
 8007990:	f1c2 0e20 	rsb	lr, r2, #32
 8007994:	2000      	movs	r0, #0
 8007996:	681e      	ldr	r6, [r3, #0]
 8007998:	468a      	mov	sl, r1
 800799a:	4096      	lsls	r6, r2
 800799c:	4330      	orrs	r0, r6
 800799e:	f84a 0b04 	str.w	r0, [sl], #4
 80079a2:	f853 0b04 	ldr.w	r0, [r3], #4
 80079a6:	459c      	cmp	ip, r3
 80079a8:	fa20 f00e 	lsr.w	r0, r0, lr
 80079ac:	d814      	bhi.n	80079d8 <__lshift+0x94>
 80079ae:	6048      	str	r0, [r1, #4]
 80079b0:	b108      	cbz	r0, 80079b6 <__lshift+0x72>
 80079b2:	f109 0502 	add.w	r5, r9, #2
 80079b6:	3d01      	subs	r5, #1
 80079b8:	4638      	mov	r0, r7
 80079ba:	f8c8 5010 	str.w	r5, [r8, #16]
 80079be:	4621      	mov	r1, r4
 80079c0:	f7ff fdf4 	bl	80075ac <_Bfree>
 80079c4:	4640      	mov	r0, r8
 80079c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ca:	3101      	adds	r1, #1
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	e7c7      	b.n	8007960 <__lshift+0x1c>
 80079d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80079d4:	3301      	adds	r3, #1
 80079d6:	e7cd      	b.n	8007974 <__lshift+0x30>
 80079d8:	4651      	mov	r1, sl
 80079da:	e7dc      	b.n	8007996 <__lshift+0x52>
 80079dc:	3904      	subs	r1, #4
 80079de:	f853 2b04 	ldr.w	r2, [r3], #4
 80079e2:	f841 2f04 	str.w	r2, [r1, #4]!
 80079e6:	459c      	cmp	ip, r3
 80079e8:	d8f9      	bhi.n	80079de <__lshift+0x9a>
 80079ea:	e7e4      	b.n	80079b6 <__lshift+0x72>

080079ec <__mcmp>:
 80079ec:	6903      	ldr	r3, [r0, #16]
 80079ee:	690a      	ldr	r2, [r1, #16]
 80079f0:	1a9b      	subs	r3, r3, r2
 80079f2:	b530      	push	{r4, r5, lr}
 80079f4:	d10c      	bne.n	8007a10 <__mcmp+0x24>
 80079f6:	0092      	lsls	r2, r2, #2
 80079f8:	3014      	adds	r0, #20
 80079fa:	3114      	adds	r1, #20
 80079fc:	1884      	adds	r4, r0, r2
 80079fe:	4411      	add	r1, r2
 8007a00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007a04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a08:	4295      	cmp	r5, r2
 8007a0a:	d003      	beq.n	8007a14 <__mcmp+0x28>
 8007a0c:	d305      	bcc.n	8007a1a <__mcmp+0x2e>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	4618      	mov	r0, r3
 8007a12:	bd30      	pop	{r4, r5, pc}
 8007a14:	42a0      	cmp	r0, r4
 8007a16:	d3f3      	bcc.n	8007a00 <__mcmp+0x14>
 8007a18:	e7fa      	b.n	8007a10 <__mcmp+0x24>
 8007a1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a1e:	e7f7      	b.n	8007a10 <__mcmp+0x24>

08007a20 <__mdiff>:
 8007a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a24:	460d      	mov	r5, r1
 8007a26:	4607      	mov	r7, r0
 8007a28:	4611      	mov	r1, r2
 8007a2a:	4628      	mov	r0, r5
 8007a2c:	4614      	mov	r4, r2
 8007a2e:	f7ff ffdd 	bl	80079ec <__mcmp>
 8007a32:	1e06      	subs	r6, r0, #0
 8007a34:	d108      	bne.n	8007a48 <__mdiff+0x28>
 8007a36:	4631      	mov	r1, r6
 8007a38:	4638      	mov	r0, r7
 8007a3a:	f7ff fd83 	bl	8007544 <_Balloc>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a48:	bfa4      	itt	ge
 8007a4a:	4623      	movge	r3, r4
 8007a4c:	462c      	movge	r4, r5
 8007a4e:	4638      	mov	r0, r7
 8007a50:	6861      	ldr	r1, [r4, #4]
 8007a52:	bfa6      	itte	ge
 8007a54:	461d      	movge	r5, r3
 8007a56:	2600      	movge	r6, #0
 8007a58:	2601      	movlt	r6, #1
 8007a5a:	f7ff fd73 	bl	8007544 <_Balloc>
 8007a5e:	692b      	ldr	r3, [r5, #16]
 8007a60:	60c6      	str	r6, [r0, #12]
 8007a62:	6926      	ldr	r6, [r4, #16]
 8007a64:	f105 0914 	add.w	r9, r5, #20
 8007a68:	f104 0214 	add.w	r2, r4, #20
 8007a6c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007a70:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007a74:	f100 0514 	add.w	r5, r0, #20
 8007a78:	f04f 0e00 	mov.w	lr, #0
 8007a7c:	f852 ab04 	ldr.w	sl, [r2], #4
 8007a80:	f859 4b04 	ldr.w	r4, [r9], #4
 8007a84:	fa1e f18a 	uxtah	r1, lr, sl
 8007a88:	b2a3      	uxth	r3, r4
 8007a8a:	1ac9      	subs	r1, r1, r3
 8007a8c:	0c23      	lsrs	r3, r4, #16
 8007a8e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007a92:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007a96:	b289      	uxth	r1, r1
 8007a98:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007a9c:	45c8      	cmp	r8, r9
 8007a9e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007aa2:	4694      	mov	ip, r2
 8007aa4:	f845 3b04 	str.w	r3, [r5], #4
 8007aa8:	d8e8      	bhi.n	8007a7c <__mdiff+0x5c>
 8007aaa:	45bc      	cmp	ip, r7
 8007aac:	d304      	bcc.n	8007ab8 <__mdiff+0x98>
 8007aae:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007ab2:	b183      	cbz	r3, 8007ad6 <__mdiff+0xb6>
 8007ab4:	6106      	str	r6, [r0, #16]
 8007ab6:	e7c5      	b.n	8007a44 <__mdiff+0x24>
 8007ab8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007abc:	fa1e f381 	uxtah	r3, lr, r1
 8007ac0:	141a      	asrs	r2, r3, #16
 8007ac2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007acc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007ad0:	f845 3b04 	str.w	r3, [r5], #4
 8007ad4:	e7e9      	b.n	8007aaa <__mdiff+0x8a>
 8007ad6:	3e01      	subs	r6, #1
 8007ad8:	e7e9      	b.n	8007aae <__mdiff+0x8e>
	...

08007adc <__ulp>:
 8007adc:	4b12      	ldr	r3, [pc, #72]	; (8007b28 <__ulp+0x4c>)
 8007ade:	ee10 2a90 	vmov	r2, s1
 8007ae2:	401a      	ands	r2, r3
 8007ae4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	dd04      	ble.n	8007af6 <__ulp+0x1a>
 8007aec:	2000      	movs	r0, #0
 8007aee:	4619      	mov	r1, r3
 8007af0:	ec41 0b10 	vmov	d0, r0, r1
 8007af4:	4770      	bx	lr
 8007af6:	425b      	negs	r3, r3
 8007af8:	151b      	asrs	r3, r3, #20
 8007afa:	2b13      	cmp	r3, #19
 8007afc:	f04f 0000 	mov.w	r0, #0
 8007b00:	f04f 0100 	mov.w	r1, #0
 8007b04:	dc04      	bgt.n	8007b10 <__ulp+0x34>
 8007b06:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007b0a:	fa42 f103 	asr.w	r1, r2, r3
 8007b0e:	e7ef      	b.n	8007af0 <__ulp+0x14>
 8007b10:	3b14      	subs	r3, #20
 8007b12:	2b1e      	cmp	r3, #30
 8007b14:	f04f 0201 	mov.w	r2, #1
 8007b18:	bfda      	itte	le
 8007b1a:	f1c3 031f 	rsble	r3, r3, #31
 8007b1e:	fa02 f303 	lslle.w	r3, r2, r3
 8007b22:	4613      	movgt	r3, r2
 8007b24:	4618      	mov	r0, r3
 8007b26:	e7e3      	b.n	8007af0 <__ulp+0x14>
 8007b28:	7ff00000 	.word	0x7ff00000

08007b2c <__b2d>:
 8007b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b2e:	6905      	ldr	r5, [r0, #16]
 8007b30:	f100 0714 	add.w	r7, r0, #20
 8007b34:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007b38:	1f2e      	subs	r6, r5, #4
 8007b3a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007b3e:	4620      	mov	r0, r4
 8007b40:	f7ff fdc4 	bl	80076cc <__hi0bits>
 8007b44:	f1c0 0320 	rsb	r3, r0, #32
 8007b48:	280a      	cmp	r0, #10
 8007b4a:	600b      	str	r3, [r1, #0]
 8007b4c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8007bc4 <__b2d+0x98>
 8007b50:	dc14      	bgt.n	8007b7c <__b2d+0x50>
 8007b52:	f1c0 0e0b 	rsb	lr, r0, #11
 8007b56:	fa24 f10e 	lsr.w	r1, r4, lr
 8007b5a:	42b7      	cmp	r7, r6
 8007b5c:	ea41 030c 	orr.w	r3, r1, ip
 8007b60:	bf34      	ite	cc
 8007b62:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007b66:	2100      	movcs	r1, #0
 8007b68:	3015      	adds	r0, #21
 8007b6a:	fa04 f000 	lsl.w	r0, r4, r0
 8007b6e:	fa21 f10e 	lsr.w	r1, r1, lr
 8007b72:	ea40 0201 	orr.w	r2, r0, r1
 8007b76:	ec43 2b10 	vmov	d0, r2, r3
 8007b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b7c:	42b7      	cmp	r7, r6
 8007b7e:	bf3a      	itte	cc
 8007b80:	f1a5 0608 	subcc.w	r6, r5, #8
 8007b84:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007b88:	2100      	movcs	r1, #0
 8007b8a:	380b      	subs	r0, #11
 8007b8c:	d015      	beq.n	8007bba <__b2d+0x8e>
 8007b8e:	4084      	lsls	r4, r0
 8007b90:	f1c0 0520 	rsb	r5, r0, #32
 8007b94:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007b98:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007b9c:	42be      	cmp	r6, r7
 8007b9e:	fa21 fc05 	lsr.w	ip, r1, r5
 8007ba2:	ea44 030c 	orr.w	r3, r4, ip
 8007ba6:	bf8c      	ite	hi
 8007ba8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007bac:	2400      	movls	r4, #0
 8007bae:	fa01 f000 	lsl.w	r0, r1, r0
 8007bb2:	40ec      	lsrs	r4, r5
 8007bb4:	ea40 0204 	orr.w	r2, r0, r4
 8007bb8:	e7dd      	b.n	8007b76 <__b2d+0x4a>
 8007bba:	ea44 030c 	orr.w	r3, r4, ip
 8007bbe:	460a      	mov	r2, r1
 8007bc0:	e7d9      	b.n	8007b76 <__b2d+0x4a>
 8007bc2:	bf00      	nop
 8007bc4:	3ff00000 	.word	0x3ff00000

08007bc8 <__d2b>:
 8007bc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bcc:	460e      	mov	r6, r1
 8007bce:	2101      	movs	r1, #1
 8007bd0:	ec59 8b10 	vmov	r8, r9, d0
 8007bd4:	4615      	mov	r5, r2
 8007bd6:	f7ff fcb5 	bl	8007544 <_Balloc>
 8007bda:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007bde:	4607      	mov	r7, r0
 8007be0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007be4:	bb34      	cbnz	r4, 8007c34 <__d2b+0x6c>
 8007be6:	9301      	str	r3, [sp, #4]
 8007be8:	f1b8 0300 	subs.w	r3, r8, #0
 8007bec:	d027      	beq.n	8007c3e <__d2b+0x76>
 8007bee:	a802      	add	r0, sp, #8
 8007bf0:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007bf4:	f7ff fd89 	bl	800770a <__lo0bits>
 8007bf8:	9900      	ldr	r1, [sp, #0]
 8007bfa:	b1f0      	cbz	r0, 8007c3a <__d2b+0x72>
 8007bfc:	9a01      	ldr	r2, [sp, #4]
 8007bfe:	f1c0 0320 	rsb	r3, r0, #32
 8007c02:	fa02 f303 	lsl.w	r3, r2, r3
 8007c06:	430b      	orrs	r3, r1
 8007c08:	40c2      	lsrs	r2, r0
 8007c0a:	617b      	str	r3, [r7, #20]
 8007c0c:	9201      	str	r2, [sp, #4]
 8007c0e:	9b01      	ldr	r3, [sp, #4]
 8007c10:	61bb      	str	r3, [r7, #24]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	bf14      	ite	ne
 8007c16:	2102      	movne	r1, #2
 8007c18:	2101      	moveq	r1, #1
 8007c1a:	6139      	str	r1, [r7, #16]
 8007c1c:	b1c4      	cbz	r4, 8007c50 <__d2b+0x88>
 8007c1e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007c22:	4404      	add	r4, r0
 8007c24:	6034      	str	r4, [r6, #0]
 8007c26:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c2a:	6028      	str	r0, [r5, #0]
 8007c2c:	4638      	mov	r0, r7
 8007c2e:	b003      	add	sp, #12
 8007c30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c38:	e7d5      	b.n	8007be6 <__d2b+0x1e>
 8007c3a:	6179      	str	r1, [r7, #20]
 8007c3c:	e7e7      	b.n	8007c0e <__d2b+0x46>
 8007c3e:	a801      	add	r0, sp, #4
 8007c40:	f7ff fd63 	bl	800770a <__lo0bits>
 8007c44:	9b01      	ldr	r3, [sp, #4]
 8007c46:	617b      	str	r3, [r7, #20]
 8007c48:	2101      	movs	r1, #1
 8007c4a:	6139      	str	r1, [r7, #16]
 8007c4c:	3020      	adds	r0, #32
 8007c4e:	e7e5      	b.n	8007c1c <__d2b+0x54>
 8007c50:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007c54:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c58:	6030      	str	r0, [r6, #0]
 8007c5a:	6918      	ldr	r0, [r3, #16]
 8007c5c:	f7ff fd36 	bl	80076cc <__hi0bits>
 8007c60:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007c64:	e7e1      	b.n	8007c2a <__d2b+0x62>

08007c66 <__ratio>:
 8007c66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6a:	4688      	mov	r8, r1
 8007c6c:	4669      	mov	r1, sp
 8007c6e:	4681      	mov	r9, r0
 8007c70:	f7ff ff5c 	bl	8007b2c <__b2d>
 8007c74:	a901      	add	r1, sp, #4
 8007c76:	4640      	mov	r0, r8
 8007c78:	ec57 6b10 	vmov	r6, r7, d0
 8007c7c:	f7ff ff56 	bl	8007b2c <__b2d>
 8007c80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c84:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007c88:	eba3 0c02 	sub.w	ip, r3, r2
 8007c8c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007c90:	1a9b      	subs	r3, r3, r2
 8007c92:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007c96:	ec5b ab10 	vmov	sl, fp, d0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	bfce      	itee	gt
 8007c9e:	463a      	movgt	r2, r7
 8007ca0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007ca4:	465a      	movle	r2, fp
 8007ca6:	4659      	mov	r1, fp
 8007ca8:	463d      	mov	r5, r7
 8007caa:	bfd4      	ite	le
 8007cac:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8007cb0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8007cb4:	4630      	mov	r0, r6
 8007cb6:	ee10 2a10 	vmov	r2, s0
 8007cba:	460b      	mov	r3, r1
 8007cbc:	4629      	mov	r1, r5
 8007cbe:	f7f8 fdc5 	bl	800084c <__aeabi_ddiv>
 8007cc2:	ec41 0b10 	vmov	d0, r0, r1
 8007cc6:	b003      	add	sp, #12
 8007cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ccc <__copybits>:
 8007ccc:	3901      	subs	r1, #1
 8007cce:	b510      	push	{r4, lr}
 8007cd0:	1149      	asrs	r1, r1, #5
 8007cd2:	6914      	ldr	r4, [r2, #16]
 8007cd4:	3101      	adds	r1, #1
 8007cd6:	f102 0314 	add.w	r3, r2, #20
 8007cda:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007cde:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007ce2:	42a3      	cmp	r3, r4
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	d303      	bcc.n	8007cf0 <__copybits+0x24>
 8007ce8:	2300      	movs	r3, #0
 8007cea:	428a      	cmp	r2, r1
 8007cec:	d305      	bcc.n	8007cfa <__copybits+0x2e>
 8007cee:	bd10      	pop	{r4, pc}
 8007cf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cf4:	f840 2b04 	str.w	r2, [r0], #4
 8007cf8:	e7f3      	b.n	8007ce2 <__copybits+0x16>
 8007cfa:	f842 3b04 	str.w	r3, [r2], #4
 8007cfe:	e7f4      	b.n	8007cea <__copybits+0x1e>

08007d00 <__any_on>:
 8007d00:	f100 0214 	add.w	r2, r0, #20
 8007d04:	6900      	ldr	r0, [r0, #16]
 8007d06:	114b      	asrs	r3, r1, #5
 8007d08:	4298      	cmp	r0, r3
 8007d0a:	b510      	push	{r4, lr}
 8007d0c:	db11      	blt.n	8007d32 <__any_on+0x32>
 8007d0e:	dd0a      	ble.n	8007d26 <__any_on+0x26>
 8007d10:	f011 011f 	ands.w	r1, r1, #31
 8007d14:	d007      	beq.n	8007d26 <__any_on+0x26>
 8007d16:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007d1a:	fa24 f001 	lsr.w	r0, r4, r1
 8007d1e:	fa00 f101 	lsl.w	r1, r0, r1
 8007d22:	428c      	cmp	r4, r1
 8007d24:	d10b      	bne.n	8007d3e <__any_on+0x3e>
 8007d26:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d803      	bhi.n	8007d36 <__any_on+0x36>
 8007d2e:	2000      	movs	r0, #0
 8007d30:	bd10      	pop	{r4, pc}
 8007d32:	4603      	mov	r3, r0
 8007d34:	e7f7      	b.n	8007d26 <__any_on+0x26>
 8007d36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d3a:	2900      	cmp	r1, #0
 8007d3c:	d0f5      	beq.n	8007d2a <__any_on+0x2a>
 8007d3e:	2001      	movs	r0, #1
 8007d40:	e7f6      	b.n	8007d30 <__any_on+0x30>

08007d42 <_calloc_r>:
 8007d42:	b538      	push	{r3, r4, r5, lr}
 8007d44:	fb02 f401 	mul.w	r4, r2, r1
 8007d48:	4621      	mov	r1, r4
 8007d4a:	f000 f857 	bl	8007dfc <_malloc_r>
 8007d4e:	4605      	mov	r5, r0
 8007d50:	b118      	cbz	r0, 8007d5a <_calloc_r+0x18>
 8007d52:	4622      	mov	r2, r4
 8007d54:	2100      	movs	r1, #0
 8007d56:	f7fc fa24 	bl	80041a2 <memset>
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	bd38      	pop	{r3, r4, r5, pc}
	...

08007d60 <_free_r>:
 8007d60:	b538      	push	{r3, r4, r5, lr}
 8007d62:	4605      	mov	r5, r0
 8007d64:	2900      	cmp	r1, #0
 8007d66:	d045      	beq.n	8007df4 <_free_r+0x94>
 8007d68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d6c:	1f0c      	subs	r4, r1, #4
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	bfb8      	it	lt
 8007d72:	18e4      	addlt	r4, r4, r3
 8007d74:	f000 fc0f 	bl	8008596 <__malloc_lock>
 8007d78:	4a1f      	ldr	r2, [pc, #124]	; (8007df8 <_free_r+0x98>)
 8007d7a:	6813      	ldr	r3, [r2, #0]
 8007d7c:	4610      	mov	r0, r2
 8007d7e:	b933      	cbnz	r3, 8007d8e <_free_r+0x2e>
 8007d80:	6063      	str	r3, [r4, #4]
 8007d82:	6014      	str	r4, [r2, #0]
 8007d84:	4628      	mov	r0, r5
 8007d86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d8a:	f000 bc05 	b.w	8008598 <__malloc_unlock>
 8007d8e:	42a3      	cmp	r3, r4
 8007d90:	d90c      	bls.n	8007dac <_free_r+0x4c>
 8007d92:	6821      	ldr	r1, [r4, #0]
 8007d94:	1862      	adds	r2, r4, r1
 8007d96:	4293      	cmp	r3, r2
 8007d98:	bf04      	itt	eq
 8007d9a:	681a      	ldreq	r2, [r3, #0]
 8007d9c:	685b      	ldreq	r3, [r3, #4]
 8007d9e:	6063      	str	r3, [r4, #4]
 8007da0:	bf04      	itt	eq
 8007da2:	1852      	addeq	r2, r2, r1
 8007da4:	6022      	streq	r2, [r4, #0]
 8007da6:	6004      	str	r4, [r0, #0]
 8007da8:	e7ec      	b.n	8007d84 <_free_r+0x24>
 8007daa:	4613      	mov	r3, r2
 8007dac:	685a      	ldr	r2, [r3, #4]
 8007dae:	b10a      	cbz	r2, 8007db4 <_free_r+0x54>
 8007db0:	42a2      	cmp	r2, r4
 8007db2:	d9fa      	bls.n	8007daa <_free_r+0x4a>
 8007db4:	6819      	ldr	r1, [r3, #0]
 8007db6:	1858      	adds	r0, r3, r1
 8007db8:	42a0      	cmp	r0, r4
 8007dba:	d10b      	bne.n	8007dd4 <_free_r+0x74>
 8007dbc:	6820      	ldr	r0, [r4, #0]
 8007dbe:	4401      	add	r1, r0
 8007dc0:	1858      	adds	r0, r3, r1
 8007dc2:	4282      	cmp	r2, r0
 8007dc4:	6019      	str	r1, [r3, #0]
 8007dc6:	d1dd      	bne.n	8007d84 <_free_r+0x24>
 8007dc8:	6810      	ldr	r0, [r2, #0]
 8007dca:	6852      	ldr	r2, [r2, #4]
 8007dcc:	605a      	str	r2, [r3, #4]
 8007dce:	4401      	add	r1, r0
 8007dd0:	6019      	str	r1, [r3, #0]
 8007dd2:	e7d7      	b.n	8007d84 <_free_r+0x24>
 8007dd4:	d902      	bls.n	8007ddc <_free_r+0x7c>
 8007dd6:	230c      	movs	r3, #12
 8007dd8:	602b      	str	r3, [r5, #0]
 8007dda:	e7d3      	b.n	8007d84 <_free_r+0x24>
 8007ddc:	6820      	ldr	r0, [r4, #0]
 8007dde:	1821      	adds	r1, r4, r0
 8007de0:	428a      	cmp	r2, r1
 8007de2:	bf04      	itt	eq
 8007de4:	6811      	ldreq	r1, [r2, #0]
 8007de6:	6852      	ldreq	r2, [r2, #4]
 8007de8:	6062      	str	r2, [r4, #4]
 8007dea:	bf04      	itt	eq
 8007dec:	1809      	addeq	r1, r1, r0
 8007dee:	6021      	streq	r1, [r4, #0]
 8007df0:	605c      	str	r4, [r3, #4]
 8007df2:	e7c7      	b.n	8007d84 <_free_r+0x24>
 8007df4:	bd38      	pop	{r3, r4, r5, pc}
 8007df6:	bf00      	nop
 8007df8:	200001fc 	.word	0x200001fc

08007dfc <_malloc_r>:
 8007dfc:	b570      	push	{r4, r5, r6, lr}
 8007dfe:	1ccd      	adds	r5, r1, #3
 8007e00:	f025 0503 	bic.w	r5, r5, #3
 8007e04:	3508      	adds	r5, #8
 8007e06:	2d0c      	cmp	r5, #12
 8007e08:	bf38      	it	cc
 8007e0a:	250c      	movcc	r5, #12
 8007e0c:	2d00      	cmp	r5, #0
 8007e0e:	4606      	mov	r6, r0
 8007e10:	db01      	blt.n	8007e16 <_malloc_r+0x1a>
 8007e12:	42a9      	cmp	r1, r5
 8007e14:	d903      	bls.n	8007e1e <_malloc_r+0x22>
 8007e16:	230c      	movs	r3, #12
 8007e18:	6033      	str	r3, [r6, #0]
 8007e1a:	2000      	movs	r0, #0
 8007e1c:	bd70      	pop	{r4, r5, r6, pc}
 8007e1e:	f000 fbba 	bl	8008596 <__malloc_lock>
 8007e22:	4a21      	ldr	r2, [pc, #132]	; (8007ea8 <_malloc_r+0xac>)
 8007e24:	6814      	ldr	r4, [r2, #0]
 8007e26:	4621      	mov	r1, r4
 8007e28:	b991      	cbnz	r1, 8007e50 <_malloc_r+0x54>
 8007e2a:	4c20      	ldr	r4, [pc, #128]	; (8007eac <_malloc_r+0xb0>)
 8007e2c:	6823      	ldr	r3, [r4, #0]
 8007e2e:	b91b      	cbnz	r3, 8007e38 <_malloc_r+0x3c>
 8007e30:	4630      	mov	r0, r6
 8007e32:	f000 facf 	bl	80083d4 <_sbrk_r>
 8007e36:	6020      	str	r0, [r4, #0]
 8007e38:	4629      	mov	r1, r5
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	f000 faca 	bl	80083d4 <_sbrk_r>
 8007e40:	1c43      	adds	r3, r0, #1
 8007e42:	d124      	bne.n	8007e8e <_malloc_r+0x92>
 8007e44:	230c      	movs	r3, #12
 8007e46:	6033      	str	r3, [r6, #0]
 8007e48:	4630      	mov	r0, r6
 8007e4a:	f000 fba5 	bl	8008598 <__malloc_unlock>
 8007e4e:	e7e4      	b.n	8007e1a <_malloc_r+0x1e>
 8007e50:	680b      	ldr	r3, [r1, #0]
 8007e52:	1b5b      	subs	r3, r3, r5
 8007e54:	d418      	bmi.n	8007e88 <_malloc_r+0x8c>
 8007e56:	2b0b      	cmp	r3, #11
 8007e58:	d90f      	bls.n	8007e7a <_malloc_r+0x7e>
 8007e5a:	600b      	str	r3, [r1, #0]
 8007e5c:	50cd      	str	r5, [r1, r3]
 8007e5e:	18cc      	adds	r4, r1, r3
 8007e60:	4630      	mov	r0, r6
 8007e62:	f000 fb99 	bl	8008598 <__malloc_unlock>
 8007e66:	f104 000b 	add.w	r0, r4, #11
 8007e6a:	1d23      	adds	r3, r4, #4
 8007e6c:	f020 0007 	bic.w	r0, r0, #7
 8007e70:	1ac3      	subs	r3, r0, r3
 8007e72:	d0d3      	beq.n	8007e1c <_malloc_r+0x20>
 8007e74:	425a      	negs	r2, r3
 8007e76:	50e2      	str	r2, [r4, r3]
 8007e78:	e7d0      	b.n	8007e1c <_malloc_r+0x20>
 8007e7a:	428c      	cmp	r4, r1
 8007e7c:	684b      	ldr	r3, [r1, #4]
 8007e7e:	bf16      	itet	ne
 8007e80:	6063      	strne	r3, [r4, #4]
 8007e82:	6013      	streq	r3, [r2, #0]
 8007e84:	460c      	movne	r4, r1
 8007e86:	e7eb      	b.n	8007e60 <_malloc_r+0x64>
 8007e88:	460c      	mov	r4, r1
 8007e8a:	6849      	ldr	r1, [r1, #4]
 8007e8c:	e7cc      	b.n	8007e28 <_malloc_r+0x2c>
 8007e8e:	1cc4      	adds	r4, r0, #3
 8007e90:	f024 0403 	bic.w	r4, r4, #3
 8007e94:	42a0      	cmp	r0, r4
 8007e96:	d005      	beq.n	8007ea4 <_malloc_r+0xa8>
 8007e98:	1a21      	subs	r1, r4, r0
 8007e9a:	4630      	mov	r0, r6
 8007e9c:	f000 fa9a 	bl	80083d4 <_sbrk_r>
 8007ea0:	3001      	adds	r0, #1
 8007ea2:	d0cf      	beq.n	8007e44 <_malloc_r+0x48>
 8007ea4:	6025      	str	r5, [r4, #0]
 8007ea6:	e7db      	b.n	8007e60 <_malloc_r+0x64>
 8007ea8:	200001fc 	.word	0x200001fc
 8007eac:	20000200 	.word	0x20000200

08007eb0 <__ssputs_r>:
 8007eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007eb4:	688e      	ldr	r6, [r1, #8]
 8007eb6:	429e      	cmp	r6, r3
 8007eb8:	4682      	mov	sl, r0
 8007eba:	460c      	mov	r4, r1
 8007ebc:	4690      	mov	r8, r2
 8007ebe:	4699      	mov	r9, r3
 8007ec0:	d837      	bhi.n	8007f32 <__ssputs_r+0x82>
 8007ec2:	898a      	ldrh	r2, [r1, #12]
 8007ec4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007ec8:	d031      	beq.n	8007f2e <__ssputs_r+0x7e>
 8007eca:	6825      	ldr	r5, [r4, #0]
 8007ecc:	6909      	ldr	r1, [r1, #16]
 8007ece:	1a6f      	subs	r7, r5, r1
 8007ed0:	6965      	ldr	r5, [r4, #20]
 8007ed2:	2302      	movs	r3, #2
 8007ed4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ed8:	fb95 f5f3 	sdiv	r5, r5, r3
 8007edc:	f109 0301 	add.w	r3, r9, #1
 8007ee0:	443b      	add	r3, r7
 8007ee2:	429d      	cmp	r5, r3
 8007ee4:	bf38      	it	cc
 8007ee6:	461d      	movcc	r5, r3
 8007ee8:	0553      	lsls	r3, r2, #21
 8007eea:	d530      	bpl.n	8007f4e <__ssputs_r+0x9e>
 8007eec:	4629      	mov	r1, r5
 8007eee:	f7ff ff85 	bl	8007dfc <_malloc_r>
 8007ef2:	4606      	mov	r6, r0
 8007ef4:	b950      	cbnz	r0, 8007f0c <__ssputs_r+0x5c>
 8007ef6:	230c      	movs	r3, #12
 8007ef8:	f8ca 3000 	str.w	r3, [sl]
 8007efc:	89a3      	ldrh	r3, [r4, #12]
 8007efe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f02:	81a3      	strh	r3, [r4, #12]
 8007f04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f0c:	463a      	mov	r2, r7
 8007f0e:	6921      	ldr	r1, [r4, #16]
 8007f10:	f7fc f93c 	bl	800418c <memcpy>
 8007f14:	89a3      	ldrh	r3, [r4, #12]
 8007f16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007f1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f1e:	81a3      	strh	r3, [r4, #12]
 8007f20:	6126      	str	r6, [r4, #16]
 8007f22:	6165      	str	r5, [r4, #20]
 8007f24:	443e      	add	r6, r7
 8007f26:	1bed      	subs	r5, r5, r7
 8007f28:	6026      	str	r6, [r4, #0]
 8007f2a:	60a5      	str	r5, [r4, #8]
 8007f2c:	464e      	mov	r6, r9
 8007f2e:	454e      	cmp	r6, r9
 8007f30:	d900      	bls.n	8007f34 <__ssputs_r+0x84>
 8007f32:	464e      	mov	r6, r9
 8007f34:	4632      	mov	r2, r6
 8007f36:	4641      	mov	r1, r8
 8007f38:	6820      	ldr	r0, [r4, #0]
 8007f3a:	f000 fb13 	bl	8008564 <memmove>
 8007f3e:	68a3      	ldr	r3, [r4, #8]
 8007f40:	1b9b      	subs	r3, r3, r6
 8007f42:	60a3      	str	r3, [r4, #8]
 8007f44:	6823      	ldr	r3, [r4, #0]
 8007f46:	441e      	add	r6, r3
 8007f48:	6026      	str	r6, [r4, #0]
 8007f4a:	2000      	movs	r0, #0
 8007f4c:	e7dc      	b.n	8007f08 <__ssputs_r+0x58>
 8007f4e:	462a      	mov	r2, r5
 8007f50:	f000 fb23 	bl	800859a <_realloc_r>
 8007f54:	4606      	mov	r6, r0
 8007f56:	2800      	cmp	r0, #0
 8007f58:	d1e2      	bne.n	8007f20 <__ssputs_r+0x70>
 8007f5a:	6921      	ldr	r1, [r4, #16]
 8007f5c:	4650      	mov	r0, sl
 8007f5e:	f7ff feff 	bl	8007d60 <_free_r>
 8007f62:	e7c8      	b.n	8007ef6 <__ssputs_r+0x46>

08007f64 <_svfiprintf_r>:
 8007f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f68:	461d      	mov	r5, r3
 8007f6a:	898b      	ldrh	r3, [r1, #12]
 8007f6c:	061f      	lsls	r7, r3, #24
 8007f6e:	b09d      	sub	sp, #116	; 0x74
 8007f70:	4680      	mov	r8, r0
 8007f72:	460c      	mov	r4, r1
 8007f74:	4616      	mov	r6, r2
 8007f76:	d50f      	bpl.n	8007f98 <_svfiprintf_r+0x34>
 8007f78:	690b      	ldr	r3, [r1, #16]
 8007f7a:	b96b      	cbnz	r3, 8007f98 <_svfiprintf_r+0x34>
 8007f7c:	2140      	movs	r1, #64	; 0x40
 8007f7e:	f7ff ff3d 	bl	8007dfc <_malloc_r>
 8007f82:	6020      	str	r0, [r4, #0]
 8007f84:	6120      	str	r0, [r4, #16]
 8007f86:	b928      	cbnz	r0, 8007f94 <_svfiprintf_r+0x30>
 8007f88:	230c      	movs	r3, #12
 8007f8a:	f8c8 3000 	str.w	r3, [r8]
 8007f8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f92:	e0c8      	b.n	8008126 <_svfiprintf_r+0x1c2>
 8007f94:	2340      	movs	r3, #64	; 0x40
 8007f96:	6163      	str	r3, [r4, #20]
 8007f98:	2300      	movs	r3, #0
 8007f9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f9c:	2320      	movs	r3, #32
 8007f9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007fa2:	2330      	movs	r3, #48	; 0x30
 8007fa4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007fa8:	9503      	str	r5, [sp, #12]
 8007faa:	f04f 0b01 	mov.w	fp, #1
 8007fae:	4637      	mov	r7, r6
 8007fb0:	463d      	mov	r5, r7
 8007fb2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007fb6:	b10b      	cbz	r3, 8007fbc <_svfiprintf_r+0x58>
 8007fb8:	2b25      	cmp	r3, #37	; 0x25
 8007fba:	d13e      	bne.n	800803a <_svfiprintf_r+0xd6>
 8007fbc:	ebb7 0a06 	subs.w	sl, r7, r6
 8007fc0:	d00b      	beq.n	8007fda <_svfiprintf_r+0x76>
 8007fc2:	4653      	mov	r3, sl
 8007fc4:	4632      	mov	r2, r6
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	4640      	mov	r0, r8
 8007fca:	f7ff ff71 	bl	8007eb0 <__ssputs_r>
 8007fce:	3001      	adds	r0, #1
 8007fd0:	f000 80a4 	beq.w	800811c <_svfiprintf_r+0x1b8>
 8007fd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fd6:	4453      	add	r3, sl
 8007fd8:	9309      	str	r3, [sp, #36]	; 0x24
 8007fda:	783b      	ldrb	r3, [r7, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 809d 	beq.w	800811c <_svfiprintf_r+0x1b8>
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fe8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fec:	9304      	str	r3, [sp, #16]
 8007fee:	9307      	str	r3, [sp, #28]
 8007ff0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ff4:	931a      	str	r3, [sp, #104]	; 0x68
 8007ff6:	462f      	mov	r7, r5
 8007ff8:	2205      	movs	r2, #5
 8007ffa:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007ffe:	4850      	ldr	r0, [pc, #320]	; (8008140 <_svfiprintf_r+0x1dc>)
 8008000:	f7f8 f8ee 	bl	80001e0 <memchr>
 8008004:	9b04      	ldr	r3, [sp, #16]
 8008006:	b9d0      	cbnz	r0, 800803e <_svfiprintf_r+0xda>
 8008008:	06d9      	lsls	r1, r3, #27
 800800a:	bf44      	itt	mi
 800800c:	2220      	movmi	r2, #32
 800800e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008012:	071a      	lsls	r2, r3, #28
 8008014:	bf44      	itt	mi
 8008016:	222b      	movmi	r2, #43	; 0x2b
 8008018:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800801c:	782a      	ldrb	r2, [r5, #0]
 800801e:	2a2a      	cmp	r2, #42	; 0x2a
 8008020:	d015      	beq.n	800804e <_svfiprintf_r+0xea>
 8008022:	9a07      	ldr	r2, [sp, #28]
 8008024:	462f      	mov	r7, r5
 8008026:	2000      	movs	r0, #0
 8008028:	250a      	movs	r5, #10
 800802a:	4639      	mov	r1, r7
 800802c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008030:	3b30      	subs	r3, #48	; 0x30
 8008032:	2b09      	cmp	r3, #9
 8008034:	d94d      	bls.n	80080d2 <_svfiprintf_r+0x16e>
 8008036:	b1b8      	cbz	r0, 8008068 <_svfiprintf_r+0x104>
 8008038:	e00f      	b.n	800805a <_svfiprintf_r+0xf6>
 800803a:	462f      	mov	r7, r5
 800803c:	e7b8      	b.n	8007fb0 <_svfiprintf_r+0x4c>
 800803e:	4a40      	ldr	r2, [pc, #256]	; (8008140 <_svfiprintf_r+0x1dc>)
 8008040:	1a80      	subs	r0, r0, r2
 8008042:	fa0b f000 	lsl.w	r0, fp, r0
 8008046:	4318      	orrs	r0, r3
 8008048:	9004      	str	r0, [sp, #16]
 800804a:	463d      	mov	r5, r7
 800804c:	e7d3      	b.n	8007ff6 <_svfiprintf_r+0x92>
 800804e:	9a03      	ldr	r2, [sp, #12]
 8008050:	1d11      	adds	r1, r2, #4
 8008052:	6812      	ldr	r2, [r2, #0]
 8008054:	9103      	str	r1, [sp, #12]
 8008056:	2a00      	cmp	r2, #0
 8008058:	db01      	blt.n	800805e <_svfiprintf_r+0xfa>
 800805a:	9207      	str	r2, [sp, #28]
 800805c:	e004      	b.n	8008068 <_svfiprintf_r+0x104>
 800805e:	4252      	negs	r2, r2
 8008060:	f043 0302 	orr.w	r3, r3, #2
 8008064:	9207      	str	r2, [sp, #28]
 8008066:	9304      	str	r3, [sp, #16]
 8008068:	783b      	ldrb	r3, [r7, #0]
 800806a:	2b2e      	cmp	r3, #46	; 0x2e
 800806c:	d10c      	bne.n	8008088 <_svfiprintf_r+0x124>
 800806e:	787b      	ldrb	r3, [r7, #1]
 8008070:	2b2a      	cmp	r3, #42	; 0x2a
 8008072:	d133      	bne.n	80080dc <_svfiprintf_r+0x178>
 8008074:	9b03      	ldr	r3, [sp, #12]
 8008076:	1d1a      	adds	r2, r3, #4
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	9203      	str	r2, [sp, #12]
 800807c:	2b00      	cmp	r3, #0
 800807e:	bfb8      	it	lt
 8008080:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008084:	3702      	adds	r7, #2
 8008086:	9305      	str	r3, [sp, #20]
 8008088:	4d2e      	ldr	r5, [pc, #184]	; (8008144 <_svfiprintf_r+0x1e0>)
 800808a:	7839      	ldrb	r1, [r7, #0]
 800808c:	2203      	movs	r2, #3
 800808e:	4628      	mov	r0, r5
 8008090:	f7f8 f8a6 	bl	80001e0 <memchr>
 8008094:	b138      	cbz	r0, 80080a6 <_svfiprintf_r+0x142>
 8008096:	2340      	movs	r3, #64	; 0x40
 8008098:	1b40      	subs	r0, r0, r5
 800809a:	fa03 f000 	lsl.w	r0, r3, r0
 800809e:	9b04      	ldr	r3, [sp, #16]
 80080a0:	4303      	orrs	r3, r0
 80080a2:	3701      	adds	r7, #1
 80080a4:	9304      	str	r3, [sp, #16]
 80080a6:	7839      	ldrb	r1, [r7, #0]
 80080a8:	4827      	ldr	r0, [pc, #156]	; (8008148 <_svfiprintf_r+0x1e4>)
 80080aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080ae:	2206      	movs	r2, #6
 80080b0:	1c7e      	adds	r6, r7, #1
 80080b2:	f7f8 f895 	bl	80001e0 <memchr>
 80080b6:	2800      	cmp	r0, #0
 80080b8:	d038      	beq.n	800812c <_svfiprintf_r+0x1c8>
 80080ba:	4b24      	ldr	r3, [pc, #144]	; (800814c <_svfiprintf_r+0x1e8>)
 80080bc:	bb13      	cbnz	r3, 8008104 <_svfiprintf_r+0x1a0>
 80080be:	9b03      	ldr	r3, [sp, #12]
 80080c0:	3307      	adds	r3, #7
 80080c2:	f023 0307 	bic.w	r3, r3, #7
 80080c6:	3308      	adds	r3, #8
 80080c8:	9303      	str	r3, [sp, #12]
 80080ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080cc:	444b      	add	r3, r9
 80080ce:	9309      	str	r3, [sp, #36]	; 0x24
 80080d0:	e76d      	b.n	8007fae <_svfiprintf_r+0x4a>
 80080d2:	fb05 3202 	mla	r2, r5, r2, r3
 80080d6:	2001      	movs	r0, #1
 80080d8:	460f      	mov	r7, r1
 80080da:	e7a6      	b.n	800802a <_svfiprintf_r+0xc6>
 80080dc:	2300      	movs	r3, #0
 80080de:	3701      	adds	r7, #1
 80080e0:	9305      	str	r3, [sp, #20]
 80080e2:	4619      	mov	r1, r3
 80080e4:	250a      	movs	r5, #10
 80080e6:	4638      	mov	r0, r7
 80080e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080ec:	3a30      	subs	r2, #48	; 0x30
 80080ee:	2a09      	cmp	r2, #9
 80080f0:	d903      	bls.n	80080fa <_svfiprintf_r+0x196>
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d0c8      	beq.n	8008088 <_svfiprintf_r+0x124>
 80080f6:	9105      	str	r1, [sp, #20]
 80080f8:	e7c6      	b.n	8008088 <_svfiprintf_r+0x124>
 80080fa:	fb05 2101 	mla	r1, r5, r1, r2
 80080fe:	2301      	movs	r3, #1
 8008100:	4607      	mov	r7, r0
 8008102:	e7f0      	b.n	80080e6 <_svfiprintf_r+0x182>
 8008104:	ab03      	add	r3, sp, #12
 8008106:	9300      	str	r3, [sp, #0]
 8008108:	4622      	mov	r2, r4
 800810a:	4b11      	ldr	r3, [pc, #68]	; (8008150 <_svfiprintf_r+0x1ec>)
 800810c:	a904      	add	r1, sp, #16
 800810e:	4640      	mov	r0, r8
 8008110:	f7fc f8e4 	bl	80042dc <_printf_float>
 8008114:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008118:	4681      	mov	r9, r0
 800811a:	d1d6      	bne.n	80080ca <_svfiprintf_r+0x166>
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	065b      	lsls	r3, r3, #25
 8008120:	f53f af35 	bmi.w	8007f8e <_svfiprintf_r+0x2a>
 8008124:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008126:	b01d      	add	sp, #116	; 0x74
 8008128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800812c:	ab03      	add	r3, sp, #12
 800812e:	9300      	str	r3, [sp, #0]
 8008130:	4622      	mov	r2, r4
 8008132:	4b07      	ldr	r3, [pc, #28]	; (8008150 <_svfiprintf_r+0x1ec>)
 8008134:	a904      	add	r1, sp, #16
 8008136:	4640      	mov	r0, r8
 8008138:	f7fc fb86 	bl	8004848 <_printf_i>
 800813c:	e7ea      	b.n	8008114 <_svfiprintf_r+0x1b0>
 800813e:	bf00      	nop
 8008140:	0800894c 	.word	0x0800894c
 8008144:	08008952 	.word	0x08008952
 8008148:	08008956 	.word	0x08008956
 800814c:	080042dd 	.word	0x080042dd
 8008150:	08007eb1 	.word	0x08007eb1

08008154 <__sfputc_r>:
 8008154:	6893      	ldr	r3, [r2, #8]
 8008156:	3b01      	subs	r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	b410      	push	{r4}
 800815c:	6093      	str	r3, [r2, #8]
 800815e:	da08      	bge.n	8008172 <__sfputc_r+0x1e>
 8008160:	6994      	ldr	r4, [r2, #24]
 8008162:	42a3      	cmp	r3, r4
 8008164:	db01      	blt.n	800816a <__sfputc_r+0x16>
 8008166:	290a      	cmp	r1, #10
 8008168:	d103      	bne.n	8008172 <__sfputc_r+0x1e>
 800816a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800816e:	f7fd bdb1 	b.w	8005cd4 <__swbuf_r>
 8008172:	6813      	ldr	r3, [r2, #0]
 8008174:	1c58      	adds	r0, r3, #1
 8008176:	6010      	str	r0, [r2, #0]
 8008178:	7019      	strb	r1, [r3, #0]
 800817a:	4608      	mov	r0, r1
 800817c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008180:	4770      	bx	lr

08008182 <__sfputs_r>:
 8008182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008184:	4606      	mov	r6, r0
 8008186:	460f      	mov	r7, r1
 8008188:	4614      	mov	r4, r2
 800818a:	18d5      	adds	r5, r2, r3
 800818c:	42ac      	cmp	r4, r5
 800818e:	d101      	bne.n	8008194 <__sfputs_r+0x12>
 8008190:	2000      	movs	r0, #0
 8008192:	e007      	b.n	80081a4 <__sfputs_r+0x22>
 8008194:	463a      	mov	r2, r7
 8008196:	f814 1b01 	ldrb.w	r1, [r4], #1
 800819a:	4630      	mov	r0, r6
 800819c:	f7ff ffda 	bl	8008154 <__sfputc_r>
 80081a0:	1c43      	adds	r3, r0, #1
 80081a2:	d1f3      	bne.n	800818c <__sfputs_r+0xa>
 80081a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080081a8 <_vfiprintf_r>:
 80081a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ac:	460c      	mov	r4, r1
 80081ae:	b09d      	sub	sp, #116	; 0x74
 80081b0:	4617      	mov	r7, r2
 80081b2:	461d      	mov	r5, r3
 80081b4:	4606      	mov	r6, r0
 80081b6:	b118      	cbz	r0, 80081c0 <_vfiprintf_r+0x18>
 80081b8:	6983      	ldr	r3, [r0, #24]
 80081ba:	b90b      	cbnz	r3, 80081c0 <_vfiprintf_r+0x18>
 80081bc:	f7fe fd80 	bl	8006cc0 <__sinit>
 80081c0:	4b7c      	ldr	r3, [pc, #496]	; (80083b4 <_vfiprintf_r+0x20c>)
 80081c2:	429c      	cmp	r4, r3
 80081c4:	d158      	bne.n	8008278 <_vfiprintf_r+0xd0>
 80081c6:	6874      	ldr	r4, [r6, #4]
 80081c8:	89a3      	ldrh	r3, [r4, #12]
 80081ca:	0718      	lsls	r0, r3, #28
 80081cc:	d55e      	bpl.n	800828c <_vfiprintf_r+0xe4>
 80081ce:	6923      	ldr	r3, [r4, #16]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d05b      	beq.n	800828c <_vfiprintf_r+0xe4>
 80081d4:	2300      	movs	r3, #0
 80081d6:	9309      	str	r3, [sp, #36]	; 0x24
 80081d8:	2320      	movs	r3, #32
 80081da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081de:	2330      	movs	r3, #48	; 0x30
 80081e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081e4:	9503      	str	r5, [sp, #12]
 80081e6:	f04f 0b01 	mov.w	fp, #1
 80081ea:	46b8      	mov	r8, r7
 80081ec:	4645      	mov	r5, r8
 80081ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80081f2:	b10b      	cbz	r3, 80081f8 <_vfiprintf_r+0x50>
 80081f4:	2b25      	cmp	r3, #37	; 0x25
 80081f6:	d154      	bne.n	80082a2 <_vfiprintf_r+0xfa>
 80081f8:	ebb8 0a07 	subs.w	sl, r8, r7
 80081fc:	d00b      	beq.n	8008216 <_vfiprintf_r+0x6e>
 80081fe:	4653      	mov	r3, sl
 8008200:	463a      	mov	r2, r7
 8008202:	4621      	mov	r1, r4
 8008204:	4630      	mov	r0, r6
 8008206:	f7ff ffbc 	bl	8008182 <__sfputs_r>
 800820a:	3001      	adds	r0, #1
 800820c:	f000 80c2 	beq.w	8008394 <_vfiprintf_r+0x1ec>
 8008210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008212:	4453      	add	r3, sl
 8008214:	9309      	str	r3, [sp, #36]	; 0x24
 8008216:	f898 3000 	ldrb.w	r3, [r8]
 800821a:	2b00      	cmp	r3, #0
 800821c:	f000 80ba 	beq.w	8008394 <_vfiprintf_r+0x1ec>
 8008220:	2300      	movs	r3, #0
 8008222:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008226:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800822a:	9304      	str	r3, [sp, #16]
 800822c:	9307      	str	r3, [sp, #28]
 800822e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008232:	931a      	str	r3, [sp, #104]	; 0x68
 8008234:	46a8      	mov	r8, r5
 8008236:	2205      	movs	r2, #5
 8008238:	f818 1b01 	ldrb.w	r1, [r8], #1
 800823c:	485e      	ldr	r0, [pc, #376]	; (80083b8 <_vfiprintf_r+0x210>)
 800823e:	f7f7 ffcf 	bl	80001e0 <memchr>
 8008242:	9b04      	ldr	r3, [sp, #16]
 8008244:	bb78      	cbnz	r0, 80082a6 <_vfiprintf_r+0xfe>
 8008246:	06d9      	lsls	r1, r3, #27
 8008248:	bf44      	itt	mi
 800824a:	2220      	movmi	r2, #32
 800824c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008250:	071a      	lsls	r2, r3, #28
 8008252:	bf44      	itt	mi
 8008254:	222b      	movmi	r2, #43	; 0x2b
 8008256:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800825a:	782a      	ldrb	r2, [r5, #0]
 800825c:	2a2a      	cmp	r2, #42	; 0x2a
 800825e:	d02a      	beq.n	80082b6 <_vfiprintf_r+0x10e>
 8008260:	9a07      	ldr	r2, [sp, #28]
 8008262:	46a8      	mov	r8, r5
 8008264:	2000      	movs	r0, #0
 8008266:	250a      	movs	r5, #10
 8008268:	4641      	mov	r1, r8
 800826a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800826e:	3b30      	subs	r3, #48	; 0x30
 8008270:	2b09      	cmp	r3, #9
 8008272:	d969      	bls.n	8008348 <_vfiprintf_r+0x1a0>
 8008274:	b360      	cbz	r0, 80082d0 <_vfiprintf_r+0x128>
 8008276:	e024      	b.n	80082c2 <_vfiprintf_r+0x11a>
 8008278:	4b50      	ldr	r3, [pc, #320]	; (80083bc <_vfiprintf_r+0x214>)
 800827a:	429c      	cmp	r4, r3
 800827c:	d101      	bne.n	8008282 <_vfiprintf_r+0xda>
 800827e:	68b4      	ldr	r4, [r6, #8]
 8008280:	e7a2      	b.n	80081c8 <_vfiprintf_r+0x20>
 8008282:	4b4f      	ldr	r3, [pc, #316]	; (80083c0 <_vfiprintf_r+0x218>)
 8008284:	429c      	cmp	r4, r3
 8008286:	bf08      	it	eq
 8008288:	68f4      	ldreq	r4, [r6, #12]
 800828a:	e79d      	b.n	80081c8 <_vfiprintf_r+0x20>
 800828c:	4621      	mov	r1, r4
 800828e:	4630      	mov	r0, r6
 8008290:	f7fd fd72 	bl	8005d78 <__swsetup_r>
 8008294:	2800      	cmp	r0, #0
 8008296:	d09d      	beq.n	80081d4 <_vfiprintf_r+0x2c>
 8008298:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800829c:	b01d      	add	sp, #116	; 0x74
 800829e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a2:	46a8      	mov	r8, r5
 80082a4:	e7a2      	b.n	80081ec <_vfiprintf_r+0x44>
 80082a6:	4a44      	ldr	r2, [pc, #272]	; (80083b8 <_vfiprintf_r+0x210>)
 80082a8:	1a80      	subs	r0, r0, r2
 80082aa:	fa0b f000 	lsl.w	r0, fp, r0
 80082ae:	4318      	orrs	r0, r3
 80082b0:	9004      	str	r0, [sp, #16]
 80082b2:	4645      	mov	r5, r8
 80082b4:	e7be      	b.n	8008234 <_vfiprintf_r+0x8c>
 80082b6:	9a03      	ldr	r2, [sp, #12]
 80082b8:	1d11      	adds	r1, r2, #4
 80082ba:	6812      	ldr	r2, [r2, #0]
 80082bc:	9103      	str	r1, [sp, #12]
 80082be:	2a00      	cmp	r2, #0
 80082c0:	db01      	blt.n	80082c6 <_vfiprintf_r+0x11e>
 80082c2:	9207      	str	r2, [sp, #28]
 80082c4:	e004      	b.n	80082d0 <_vfiprintf_r+0x128>
 80082c6:	4252      	negs	r2, r2
 80082c8:	f043 0302 	orr.w	r3, r3, #2
 80082cc:	9207      	str	r2, [sp, #28]
 80082ce:	9304      	str	r3, [sp, #16]
 80082d0:	f898 3000 	ldrb.w	r3, [r8]
 80082d4:	2b2e      	cmp	r3, #46	; 0x2e
 80082d6:	d10e      	bne.n	80082f6 <_vfiprintf_r+0x14e>
 80082d8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80082dc:	2b2a      	cmp	r3, #42	; 0x2a
 80082de:	d138      	bne.n	8008352 <_vfiprintf_r+0x1aa>
 80082e0:	9b03      	ldr	r3, [sp, #12]
 80082e2:	1d1a      	adds	r2, r3, #4
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	9203      	str	r2, [sp, #12]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	bfb8      	it	lt
 80082ec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80082f0:	f108 0802 	add.w	r8, r8, #2
 80082f4:	9305      	str	r3, [sp, #20]
 80082f6:	4d33      	ldr	r5, [pc, #204]	; (80083c4 <_vfiprintf_r+0x21c>)
 80082f8:	f898 1000 	ldrb.w	r1, [r8]
 80082fc:	2203      	movs	r2, #3
 80082fe:	4628      	mov	r0, r5
 8008300:	f7f7 ff6e 	bl	80001e0 <memchr>
 8008304:	b140      	cbz	r0, 8008318 <_vfiprintf_r+0x170>
 8008306:	2340      	movs	r3, #64	; 0x40
 8008308:	1b40      	subs	r0, r0, r5
 800830a:	fa03 f000 	lsl.w	r0, r3, r0
 800830e:	9b04      	ldr	r3, [sp, #16]
 8008310:	4303      	orrs	r3, r0
 8008312:	f108 0801 	add.w	r8, r8, #1
 8008316:	9304      	str	r3, [sp, #16]
 8008318:	f898 1000 	ldrb.w	r1, [r8]
 800831c:	482a      	ldr	r0, [pc, #168]	; (80083c8 <_vfiprintf_r+0x220>)
 800831e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008322:	2206      	movs	r2, #6
 8008324:	f108 0701 	add.w	r7, r8, #1
 8008328:	f7f7 ff5a 	bl	80001e0 <memchr>
 800832c:	2800      	cmp	r0, #0
 800832e:	d037      	beq.n	80083a0 <_vfiprintf_r+0x1f8>
 8008330:	4b26      	ldr	r3, [pc, #152]	; (80083cc <_vfiprintf_r+0x224>)
 8008332:	bb1b      	cbnz	r3, 800837c <_vfiprintf_r+0x1d4>
 8008334:	9b03      	ldr	r3, [sp, #12]
 8008336:	3307      	adds	r3, #7
 8008338:	f023 0307 	bic.w	r3, r3, #7
 800833c:	3308      	adds	r3, #8
 800833e:	9303      	str	r3, [sp, #12]
 8008340:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008342:	444b      	add	r3, r9
 8008344:	9309      	str	r3, [sp, #36]	; 0x24
 8008346:	e750      	b.n	80081ea <_vfiprintf_r+0x42>
 8008348:	fb05 3202 	mla	r2, r5, r2, r3
 800834c:	2001      	movs	r0, #1
 800834e:	4688      	mov	r8, r1
 8008350:	e78a      	b.n	8008268 <_vfiprintf_r+0xc0>
 8008352:	2300      	movs	r3, #0
 8008354:	f108 0801 	add.w	r8, r8, #1
 8008358:	9305      	str	r3, [sp, #20]
 800835a:	4619      	mov	r1, r3
 800835c:	250a      	movs	r5, #10
 800835e:	4640      	mov	r0, r8
 8008360:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008364:	3a30      	subs	r2, #48	; 0x30
 8008366:	2a09      	cmp	r2, #9
 8008368:	d903      	bls.n	8008372 <_vfiprintf_r+0x1ca>
 800836a:	2b00      	cmp	r3, #0
 800836c:	d0c3      	beq.n	80082f6 <_vfiprintf_r+0x14e>
 800836e:	9105      	str	r1, [sp, #20]
 8008370:	e7c1      	b.n	80082f6 <_vfiprintf_r+0x14e>
 8008372:	fb05 2101 	mla	r1, r5, r1, r2
 8008376:	2301      	movs	r3, #1
 8008378:	4680      	mov	r8, r0
 800837a:	e7f0      	b.n	800835e <_vfiprintf_r+0x1b6>
 800837c:	ab03      	add	r3, sp, #12
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	4622      	mov	r2, r4
 8008382:	4b13      	ldr	r3, [pc, #76]	; (80083d0 <_vfiprintf_r+0x228>)
 8008384:	a904      	add	r1, sp, #16
 8008386:	4630      	mov	r0, r6
 8008388:	f7fb ffa8 	bl	80042dc <_printf_float>
 800838c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008390:	4681      	mov	r9, r0
 8008392:	d1d5      	bne.n	8008340 <_vfiprintf_r+0x198>
 8008394:	89a3      	ldrh	r3, [r4, #12]
 8008396:	065b      	lsls	r3, r3, #25
 8008398:	f53f af7e 	bmi.w	8008298 <_vfiprintf_r+0xf0>
 800839c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800839e:	e77d      	b.n	800829c <_vfiprintf_r+0xf4>
 80083a0:	ab03      	add	r3, sp, #12
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	4622      	mov	r2, r4
 80083a6:	4b0a      	ldr	r3, [pc, #40]	; (80083d0 <_vfiprintf_r+0x228>)
 80083a8:	a904      	add	r1, sp, #16
 80083aa:	4630      	mov	r0, r6
 80083ac:	f7fc fa4c 	bl	8004848 <_printf_i>
 80083b0:	e7ec      	b.n	800838c <_vfiprintf_r+0x1e4>
 80083b2:	bf00      	nop
 80083b4:	08008800 	.word	0x08008800
 80083b8:	0800894c 	.word	0x0800894c
 80083bc:	08008820 	.word	0x08008820
 80083c0:	080087e0 	.word	0x080087e0
 80083c4:	08008952 	.word	0x08008952
 80083c8:	08008956 	.word	0x08008956
 80083cc:	080042dd 	.word	0x080042dd
 80083d0:	08008183 	.word	0x08008183

080083d4 <_sbrk_r>:
 80083d4:	b538      	push	{r3, r4, r5, lr}
 80083d6:	4c06      	ldr	r4, [pc, #24]	; (80083f0 <_sbrk_r+0x1c>)
 80083d8:	2300      	movs	r3, #0
 80083da:	4605      	mov	r5, r0
 80083dc:	4608      	mov	r0, r1
 80083de:	6023      	str	r3, [r4, #0]
 80083e0:	f7f9 f884 	bl	80014ec <_sbrk>
 80083e4:	1c43      	adds	r3, r0, #1
 80083e6:	d102      	bne.n	80083ee <_sbrk_r+0x1a>
 80083e8:	6823      	ldr	r3, [r4, #0]
 80083ea:	b103      	cbz	r3, 80083ee <_sbrk_r+0x1a>
 80083ec:	602b      	str	r3, [r5, #0]
 80083ee:	bd38      	pop	{r3, r4, r5, pc}
 80083f0:	20000328 	.word	0x20000328

080083f4 <__sread>:
 80083f4:	b510      	push	{r4, lr}
 80083f6:	460c      	mov	r4, r1
 80083f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083fc:	f000 f8f4 	bl	80085e8 <_read_r>
 8008400:	2800      	cmp	r0, #0
 8008402:	bfab      	itete	ge
 8008404:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008406:	89a3      	ldrhlt	r3, [r4, #12]
 8008408:	181b      	addge	r3, r3, r0
 800840a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800840e:	bfac      	ite	ge
 8008410:	6563      	strge	r3, [r4, #84]	; 0x54
 8008412:	81a3      	strhlt	r3, [r4, #12]
 8008414:	bd10      	pop	{r4, pc}

08008416 <__swrite>:
 8008416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800841a:	461f      	mov	r7, r3
 800841c:	898b      	ldrh	r3, [r1, #12]
 800841e:	05db      	lsls	r3, r3, #23
 8008420:	4605      	mov	r5, r0
 8008422:	460c      	mov	r4, r1
 8008424:	4616      	mov	r6, r2
 8008426:	d505      	bpl.n	8008434 <__swrite+0x1e>
 8008428:	2302      	movs	r3, #2
 800842a:	2200      	movs	r2, #0
 800842c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008430:	f000 f886 	bl	8008540 <_lseek_r>
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800843a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800843e:	81a3      	strh	r3, [r4, #12]
 8008440:	4632      	mov	r2, r6
 8008442:	463b      	mov	r3, r7
 8008444:	4628      	mov	r0, r5
 8008446:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800844a:	f000 b835 	b.w	80084b8 <_write_r>

0800844e <__sseek>:
 800844e:	b510      	push	{r4, lr}
 8008450:	460c      	mov	r4, r1
 8008452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008456:	f000 f873 	bl	8008540 <_lseek_r>
 800845a:	1c43      	adds	r3, r0, #1
 800845c:	89a3      	ldrh	r3, [r4, #12]
 800845e:	bf15      	itete	ne
 8008460:	6560      	strne	r0, [r4, #84]	; 0x54
 8008462:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008466:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800846a:	81a3      	strheq	r3, [r4, #12]
 800846c:	bf18      	it	ne
 800846e:	81a3      	strhne	r3, [r4, #12]
 8008470:	bd10      	pop	{r4, pc}

08008472 <__sclose>:
 8008472:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008476:	f000 b831 	b.w	80084dc <_close_r>

0800847a <strncmp>:
 800847a:	b510      	push	{r4, lr}
 800847c:	b16a      	cbz	r2, 800849a <strncmp+0x20>
 800847e:	3901      	subs	r1, #1
 8008480:	1884      	adds	r4, r0, r2
 8008482:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008486:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800848a:	4293      	cmp	r3, r2
 800848c:	d103      	bne.n	8008496 <strncmp+0x1c>
 800848e:	42a0      	cmp	r0, r4
 8008490:	d001      	beq.n	8008496 <strncmp+0x1c>
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1f5      	bne.n	8008482 <strncmp+0x8>
 8008496:	1a98      	subs	r0, r3, r2
 8008498:	bd10      	pop	{r4, pc}
 800849a:	4610      	mov	r0, r2
 800849c:	e7fc      	b.n	8008498 <strncmp+0x1e>

0800849e <__ascii_wctomb>:
 800849e:	b149      	cbz	r1, 80084b4 <__ascii_wctomb+0x16>
 80084a0:	2aff      	cmp	r2, #255	; 0xff
 80084a2:	bf85      	ittet	hi
 80084a4:	238a      	movhi	r3, #138	; 0x8a
 80084a6:	6003      	strhi	r3, [r0, #0]
 80084a8:	700a      	strbls	r2, [r1, #0]
 80084aa:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80084ae:	bf98      	it	ls
 80084b0:	2001      	movls	r0, #1
 80084b2:	4770      	bx	lr
 80084b4:	4608      	mov	r0, r1
 80084b6:	4770      	bx	lr

080084b8 <_write_r>:
 80084b8:	b538      	push	{r3, r4, r5, lr}
 80084ba:	4c07      	ldr	r4, [pc, #28]	; (80084d8 <_write_r+0x20>)
 80084bc:	4605      	mov	r5, r0
 80084be:	4608      	mov	r0, r1
 80084c0:	4611      	mov	r1, r2
 80084c2:	2200      	movs	r2, #0
 80084c4:	6022      	str	r2, [r4, #0]
 80084c6:	461a      	mov	r2, r3
 80084c8:	f7f8 ffbf 	bl	800144a <_write>
 80084cc:	1c43      	adds	r3, r0, #1
 80084ce:	d102      	bne.n	80084d6 <_write_r+0x1e>
 80084d0:	6823      	ldr	r3, [r4, #0]
 80084d2:	b103      	cbz	r3, 80084d6 <_write_r+0x1e>
 80084d4:	602b      	str	r3, [r5, #0]
 80084d6:	bd38      	pop	{r3, r4, r5, pc}
 80084d8:	20000328 	.word	0x20000328

080084dc <_close_r>:
 80084dc:	b538      	push	{r3, r4, r5, lr}
 80084de:	4c06      	ldr	r4, [pc, #24]	; (80084f8 <_close_r+0x1c>)
 80084e0:	2300      	movs	r3, #0
 80084e2:	4605      	mov	r5, r0
 80084e4:	4608      	mov	r0, r1
 80084e6:	6023      	str	r3, [r4, #0]
 80084e8:	f7f8 ffcb 	bl	8001482 <_close>
 80084ec:	1c43      	adds	r3, r0, #1
 80084ee:	d102      	bne.n	80084f6 <_close_r+0x1a>
 80084f0:	6823      	ldr	r3, [r4, #0]
 80084f2:	b103      	cbz	r3, 80084f6 <_close_r+0x1a>
 80084f4:	602b      	str	r3, [r5, #0]
 80084f6:	bd38      	pop	{r3, r4, r5, pc}
 80084f8:	20000328 	.word	0x20000328

080084fc <_fstat_r>:
 80084fc:	b538      	push	{r3, r4, r5, lr}
 80084fe:	4c07      	ldr	r4, [pc, #28]	; (800851c <_fstat_r+0x20>)
 8008500:	2300      	movs	r3, #0
 8008502:	4605      	mov	r5, r0
 8008504:	4608      	mov	r0, r1
 8008506:	4611      	mov	r1, r2
 8008508:	6023      	str	r3, [r4, #0]
 800850a:	f7f8 ffc6 	bl	800149a <_fstat>
 800850e:	1c43      	adds	r3, r0, #1
 8008510:	d102      	bne.n	8008518 <_fstat_r+0x1c>
 8008512:	6823      	ldr	r3, [r4, #0]
 8008514:	b103      	cbz	r3, 8008518 <_fstat_r+0x1c>
 8008516:	602b      	str	r3, [r5, #0]
 8008518:	bd38      	pop	{r3, r4, r5, pc}
 800851a:	bf00      	nop
 800851c:	20000328 	.word	0x20000328

08008520 <_isatty_r>:
 8008520:	b538      	push	{r3, r4, r5, lr}
 8008522:	4c06      	ldr	r4, [pc, #24]	; (800853c <_isatty_r+0x1c>)
 8008524:	2300      	movs	r3, #0
 8008526:	4605      	mov	r5, r0
 8008528:	4608      	mov	r0, r1
 800852a:	6023      	str	r3, [r4, #0]
 800852c:	f7f8 ffc5 	bl	80014ba <_isatty>
 8008530:	1c43      	adds	r3, r0, #1
 8008532:	d102      	bne.n	800853a <_isatty_r+0x1a>
 8008534:	6823      	ldr	r3, [r4, #0]
 8008536:	b103      	cbz	r3, 800853a <_isatty_r+0x1a>
 8008538:	602b      	str	r3, [r5, #0]
 800853a:	bd38      	pop	{r3, r4, r5, pc}
 800853c:	20000328 	.word	0x20000328

08008540 <_lseek_r>:
 8008540:	b538      	push	{r3, r4, r5, lr}
 8008542:	4c07      	ldr	r4, [pc, #28]	; (8008560 <_lseek_r+0x20>)
 8008544:	4605      	mov	r5, r0
 8008546:	4608      	mov	r0, r1
 8008548:	4611      	mov	r1, r2
 800854a:	2200      	movs	r2, #0
 800854c:	6022      	str	r2, [r4, #0]
 800854e:	461a      	mov	r2, r3
 8008550:	f7f8 ffbe 	bl	80014d0 <_lseek>
 8008554:	1c43      	adds	r3, r0, #1
 8008556:	d102      	bne.n	800855e <_lseek_r+0x1e>
 8008558:	6823      	ldr	r3, [r4, #0]
 800855a:	b103      	cbz	r3, 800855e <_lseek_r+0x1e>
 800855c:	602b      	str	r3, [r5, #0]
 800855e:	bd38      	pop	{r3, r4, r5, pc}
 8008560:	20000328 	.word	0x20000328

08008564 <memmove>:
 8008564:	4288      	cmp	r0, r1
 8008566:	b510      	push	{r4, lr}
 8008568:	eb01 0302 	add.w	r3, r1, r2
 800856c:	d807      	bhi.n	800857e <memmove+0x1a>
 800856e:	1e42      	subs	r2, r0, #1
 8008570:	4299      	cmp	r1, r3
 8008572:	d00a      	beq.n	800858a <memmove+0x26>
 8008574:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008578:	f802 4f01 	strb.w	r4, [r2, #1]!
 800857c:	e7f8      	b.n	8008570 <memmove+0xc>
 800857e:	4283      	cmp	r3, r0
 8008580:	d9f5      	bls.n	800856e <memmove+0xa>
 8008582:	1881      	adds	r1, r0, r2
 8008584:	1ad2      	subs	r2, r2, r3
 8008586:	42d3      	cmn	r3, r2
 8008588:	d100      	bne.n	800858c <memmove+0x28>
 800858a:	bd10      	pop	{r4, pc}
 800858c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008590:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008594:	e7f7      	b.n	8008586 <memmove+0x22>

08008596 <__malloc_lock>:
 8008596:	4770      	bx	lr

08008598 <__malloc_unlock>:
 8008598:	4770      	bx	lr

0800859a <_realloc_r>:
 800859a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800859c:	4607      	mov	r7, r0
 800859e:	4614      	mov	r4, r2
 80085a0:	460e      	mov	r6, r1
 80085a2:	b921      	cbnz	r1, 80085ae <_realloc_r+0x14>
 80085a4:	4611      	mov	r1, r2
 80085a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80085aa:	f7ff bc27 	b.w	8007dfc <_malloc_r>
 80085ae:	b922      	cbnz	r2, 80085ba <_realloc_r+0x20>
 80085b0:	f7ff fbd6 	bl	8007d60 <_free_r>
 80085b4:	4625      	mov	r5, r4
 80085b6:	4628      	mov	r0, r5
 80085b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085ba:	f000 f827 	bl	800860c <_malloc_usable_size_r>
 80085be:	42a0      	cmp	r0, r4
 80085c0:	d20f      	bcs.n	80085e2 <_realloc_r+0x48>
 80085c2:	4621      	mov	r1, r4
 80085c4:	4638      	mov	r0, r7
 80085c6:	f7ff fc19 	bl	8007dfc <_malloc_r>
 80085ca:	4605      	mov	r5, r0
 80085cc:	2800      	cmp	r0, #0
 80085ce:	d0f2      	beq.n	80085b6 <_realloc_r+0x1c>
 80085d0:	4631      	mov	r1, r6
 80085d2:	4622      	mov	r2, r4
 80085d4:	f7fb fdda 	bl	800418c <memcpy>
 80085d8:	4631      	mov	r1, r6
 80085da:	4638      	mov	r0, r7
 80085dc:	f7ff fbc0 	bl	8007d60 <_free_r>
 80085e0:	e7e9      	b.n	80085b6 <_realloc_r+0x1c>
 80085e2:	4635      	mov	r5, r6
 80085e4:	e7e7      	b.n	80085b6 <_realloc_r+0x1c>
	...

080085e8 <_read_r>:
 80085e8:	b538      	push	{r3, r4, r5, lr}
 80085ea:	4c07      	ldr	r4, [pc, #28]	; (8008608 <_read_r+0x20>)
 80085ec:	4605      	mov	r5, r0
 80085ee:	4608      	mov	r0, r1
 80085f0:	4611      	mov	r1, r2
 80085f2:	2200      	movs	r2, #0
 80085f4:	6022      	str	r2, [r4, #0]
 80085f6:	461a      	mov	r2, r3
 80085f8:	f7f8 ff0a 	bl	8001410 <_read>
 80085fc:	1c43      	adds	r3, r0, #1
 80085fe:	d102      	bne.n	8008606 <_read_r+0x1e>
 8008600:	6823      	ldr	r3, [r4, #0]
 8008602:	b103      	cbz	r3, 8008606 <_read_r+0x1e>
 8008604:	602b      	str	r3, [r5, #0]
 8008606:	bd38      	pop	{r3, r4, r5, pc}
 8008608:	20000328 	.word	0x20000328

0800860c <_malloc_usable_size_r>:
 800860c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008610:	1f18      	subs	r0, r3, #4
 8008612:	2b00      	cmp	r3, #0
 8008614:	bfbc      	itt	lt
 8008616:	580b      	ldrlt	r3, [r1, r0]
 8008618:	18c0      	addlt	r0, r0, r3
 800861a:	4770      	bx	lr

0800861c <_init>:
 800861c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861e:	bf00      	nop
 8008620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008622:	bc08      	pop	{r3}
 8008624:	469e      	mov	lr, r3
 8008626:	4770      	bx	lr

08008628 <_fini>:
 8008628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862a:	bf00      	nop
 800862c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862e:	bc08      	pop	{r3}
 8008630:	469e      	mov	lr, r3
 8008632:	4770      	bx	lr
