// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        E_address0,
        E_ce0,
        E_q0,
        E_address1,
        E_ce1,
        E_q1,
        F_address0,
        F_ce0,
        F_q0,
        F_address1,
        F_ce1,
        F_q1,
        G_address0,
        G_ce0,
        G_we0,
        G_d0,
        grp_fu_66_p_din0,
        grp_fu_66_p_din1,
        grp_fu_66_p_dout0,
        grp_fu_66_p_ce,
        grp_fu_70_p_din0,
        grp_fu_70_p_din1,
        grp_fu_70_p_dout0,
        grp_fu_70_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] E_address0;
output   E_ce0;
input  [31:0] E_q0;
output  [8:0] E_address1;
output   E_ce1;
input  [31:0] E_q1;
output  [8:0] F_address0;
output   F_ce0;
input  [31:0] F_q0;
output  [8:0] F_address1;
output   F_ce1;
input  [31:0] F_q1;
output  [8:0] G_address0;
output   G_ce0;
output   G_we0;
output  [31:0] G_d0;
output  [31:0] grp_fu_66_p_din0;
output  [31:0] grp_fu_66_p_din1;
input  [47:0] grp_fu_66_p_dout0;
output   grp_fu_66_p_ce;
output  [31:0] grp_fu_70_p_din0;
output  [31:0] grp_fu_70_p_din1;
input  [47:0] grp_fu_70_p_dout0;
output   grp_fu_70_p_ce;

reg ap_idle;
reg[8:0] E_address0;
reg E_ce0;
reg[8:0] E_address1;
reg E_ce1;
reg[8:0] F_address0;
reg F_ce0;
reg[8:0] F_address1;
reg F_ce1;
reg G_ce0;
reg G_we0;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln44_reg_1646;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_subdone;
reg   [31:0] reg_473;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_477;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] reg_481;
reg   [31:0] reg_485;
reg   [31:0] reg_490;
reg   [47:0] reg_494;
reg   [47:0] reg_498;
reg   [4:0] i_1_reg_1639;
wire   [0:0] icmp_ln44_fu_523_p2;
wire   [4:0] add_ln44_fu_538_p2;
reg   [4:0] add_ln44_reg_1650;
wire   [0:0] icmp_ln45_fu_544_p2;
reg   [0:0] icmp_ln45_reg_1657;
wire   [4:0] select_ln44_fu_550_p3;
reg   [4:0] select_ln44_reg_1663;
wire   [8:0] select_ln44_2_fu_616_p3;
reg   [8:0] select_ln44_2_reg_1678;
wire   [6:0] zext_ln49_22_fu_639_p1;
reg   [6:0] zext_ln49_22_reg_1708;
wire  signed [47:0] sext_ln44_fu_707_p1;
wire  signed [47:0] sext_ln44_1_fu_712_p1;
wire   [7:0] zext_ln49_21_fu_737_p1;
reg   [7:0] zext_ln49_21_reg_1766;
wire  signed [47:0] sext_ln49_fu_762_p1;
wire  signed [47:0] sext_ln49_1_fu_767_p1;
wire  signed [47:0] sext_ln44_2_fu_772_p1;
wire  signed [47:0] sext_ln44_3_fu_777_p1;
reg   [31:0] tmp_4_reg_1822;
wire  signed [47:0] sext_ln49_2_fu_832_p1;
wire  signed [47:0] sext_ln49_3_fu_837_p1;
wire  signed [47:0] sext_ln44_4_fu_842_p1;
wire  signed [47:0] sext_ln44_5_fu_847_p1;
reg   [31:0] tmp_5_reg_1867;
wire  signed [47:0] sext_ln49_4_fu_923_p1;
wire  signed [47:0] sext_ln49_5_fu_928_p1;
wire  signed [47:0] sext_ln44_6_fu_933_p1;
wire  signed [47:0] sext_ln44_7_fu_938_p1;
wire   [8:0] zext_ln49_20_fu_963_p1;
reg   [8:0] zext_ln49_20_reg_1902;
reg   [31:0] tmp_7_reg_1921;
wire  signed [47:0] sext_ln49_6_fu_1035_p1;
wire  signed [47:0] sext_ln49_7_fu_1040_p1;
wire  signed [47:0] sext_ln44_8_fu_1045_p1;
wire  signed [47:0] sext_ln44_9_fu_1050_p1;
reg   [31:0] tmp_9_reg_1966;
wire  signed [47:0] sext_ln49_8_fu_1142_p1;
wire  signed [47:0] sext_ln49_9_fu_1147_p1;
wire   [4:0] select_ln44_1_fu_1152_p3;
reg   [4:0] select_ln44_1_reg_1981;
wire  signed [47:0] sext_ln44_10_fu_1157_p1;
wire  signed [47:0] sext_ln44_11_fu_1162_p1;
wire   [8:0] add_ln44_15_fu_1187_p2;
reg   [8:0] add_ln44_15_reg_2006;
wire   [8:0] add_ln44_16_fu_1192_p2;
reg   [8:0] add_ln44_16_reg_2011;
reg   [31:0] tmp_11_reg_2026;
wire  signed [47:0] sext_ln49_10_fu_1264_p1;
wire  signed [47:0] sext_ln49_11_fu_1269_p1;
wire  signed [47:0] sext_ln44_12_fu_1292_p1;
wire  signed [47:0] sext_ln44_13_fu_1297_p1;
reg   [31:0] tmp_13_reg_2071;
wire  signed [47:0] sext_ln49_12_fu_1369_p1;
wire  signed [47:0] sext_ln49_13_fu_1374_p1;
wire  signed [47:0] sext_ln44_14_fu_1379_p1;
wire  signed [47:0] sext_ln44_15_fu_1384_p1;
reg   [31:0] tmp_15_reg_2096;
wire  signed [47:0] sext_ln49_14_fu_1436_p1;
wire  signed [47:0] sext_ln49_15_fu_1441_p1;
wire  signed [47:0] sext_ln44_16_fu_1446_p1;
wire  signed [47:0] sext_ln44_17_fu_1451_p1;
reg   [31:0] tmp_17_reg_2121;
wire  signed [47:0] sext_ln49_16_fu_1503_p1;
wire  signed [47:0] sext_ln49_17_fu_1508_p1;
wire   [8:0] grp_fu_1611_p3;
reg   [8:0] add_ln47_reg_2136;
reg   [31:0] tmp_19_reg_2141;
reg   [31:0] trunc_ln49_s_reg_2146;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] j_2_cast_fu_558_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln49_2_fu_623_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln49_3_fu_634_p1;
wire   [63:0] zext_ln49_24_fu_651_p1;
wire   [63:0] zext_ln49_25_fu_662_p1;
wire   [63:0] zext_ln49_4_fu_672_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln49_5_fu_682_p1;
wire   [63:0] zext_ln49_26_fu_692_p1;
wire   [63:0] zext_ln49_27_fu_702_p1;
wire   [63:0] zext_ln49_6_fu_722_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln49_7_fu_732_p1;
wire   [63:0] zext_ln49_28_fu_746_p1;
wire   [63:0] zext_ln49_29_fu_757_p1;
wire   [63:0] zext_ln49_8_fu_787_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln49_9_fu_797_p1;
wire   [63:0] zext_ln49_30_fu_807_p1;
wire   [63:0] zext_ln49_31_fu_817_p1;
wire   [63:0] zext_ln49_10_fu_857_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln49_11_fu_867_p1;
wire   [63:0] zext_ln49_32_fu_881_p1;
wire   [63:0] zext_ln49_33_fu_895_p1;
wire   [63:0] zext_ln49_12_fu_948_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln49_13_fu_958_p1;
wire   [63:0] zext_ln49_34_fu_972_p1;
wire   [63:0] zext_ln49_35_fu_983_p1;
wire   [63:0] zext_ln49_14_fu_1060_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln49_15_fu_1070_p1;
wire   [63:0] zext_ln49_36_fu_1080_p1;
wire   [63:0] zext_ln49_37_fu_1090_p1;
wire   [63:0] zext_ln49_16_fu_1172_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln49_17_fu_1182_p1;
wire   [63:0] zext_ln49_38_fu_1202_p1;
wire   [63:0] zext_ln49_40_fu_1212_p1;
wire   [63:0] zext_ln49_18_fu_1302_p1;
wire   [63:0] zext_ln49_19_fu_1306_p1;
wire   [63:0] zext_ln49_39_fu_1317_p1;
wire   [63:0] zext_ln47_fu_1607_p1;
reg   [4:0] j_fu_134;
wire   [4:0] add_ln45_fu_1274_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [4:0] i_fu_138;
reg   [4:0] ap_sig_allocacmp_i_1;
reg   [8:0] indvar_flatten83_fu_142;
wire   [8:0] add_ln44_17_fu_529_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten83_load;
reg  signed [31:0] grp_fu_465_p0;
reg  signed [31:0] grp_fu_465_p1;
reg  signed [31:0] grp_fu_469_p0;
reg  signed [31:0] grp_fu_469_p1;
wire   [5:0] tmp_1_fu_575_p3;
wire   [8:0] tmp_s_fu_568_p3;
wire   [8:0] zext_ln49_fu_582_p1;
wire   [5:0] tmp_3_fu_599_p3;
wire   [8:0] tmp_2_fu_592_p3;
wire   [8:0] zext_ln49_1_fu_606_p1;
wire   [8:0] add_ln49_18_fu_610_p2;
wire   [8:0] add_ln49_17_fu_586_p2;
wire   [8:0] or_ln44_fu_628_p2;
wire   [5:0] zext_ln49_23_fu_642_p1;
wire   [5:0] add_ln49_19_fu_645_p2;
wire   [6:0] add_ln49_20_fu_656_p2;
wire   [8:0] add_ln44_1_fu_667_p2;
wire   [8:0] add_ln44_2_fu_677_p2;
wire   [6:0] add_ln49_21_fu_687_p2;
wire   [6:0] add_ln49_22_fu_697_p2;
wire   [8:0] add_ln44_3_fu_717_p2;
wire   [8:0] add_ln44_4_fu_727_p2;
wire   [7:0] add_ln49_23_fu_740_p2;
wire   [7:0] add_ln49_24_fu_751_p2;
wire   [8:0] add_ln44_5_fu_782_p2;
wire   [8:0] add_ln44_6_fu_792_p2;
wire   [7:0] add_ln49_25_fu_802_p2;
wire   [7:0] add_ln49_26_fu_812_p2;
wire   [8:0] add_ln44_7_fu_852_p2;
wire   [8:0] add_ln44_8_fu_862_p2;
wire   [6:0] add_ln49_27_fu_872_p2;
wire  signed [7:0] sext_ln49_18_fu_877_p1;
wire   [6:0] add_ln49_28_fu_886_p2;
wire  signed [7:0] sext_ln49_19_fu_891_p1;
wire   [47:0] shl_ln2_fu_900_p3;
wire   [47:0] add_ln49_fu_907_p2;
wire   [8:0] add_ln44_9_fu_943_p2;
wire   [8:0] add_ln44_10_fu_953_p2;
wire   [8:0] add_ln49_29_fu_966_p2;
wire   [8:0] add_ln49_30_fu_977_p2;
wire   [47:0] shl_ln49_1_fu_988_p3;
wire   [47:0] add_ln49_1_fu_995_p2;
wire   [31:0] tmp_6_fu_1001_p4;
wire   [47:0] shl_ln49_2_fu_1011_p3;
wire   [47:0] add_ln49_2_fu_1019_p2;
wire   [8:0] add_ln44_11_fu_1055_p2;
wire   [8:0] add_ln44_12_fu_1065_p2;
wire   [8:0] add_ln49_31_fu_1075_p2;
wire   [8:0] add_ln49_32_fu_1085_p2;
wire   [47:0] shl_ln49_3_fu_1095_p3;
wire   [47:0] add_ln49_3_fu_1102_p2;
wire   [31:0] tmp_8_fu_1108_p4;
wire   [47:0] shl_ln49_4_fu_1118_p3;
wire   [47:0] add_ln49_4_fu_1126_p2;
wire   [8:0] add_ln44_13_fu_1167_p2;
wire   [8:0] add_ln44_14_fu_1177_p2;
wire   [8:0] add_ln49_33_fu_1197_p2;
wire   [8:0] add_ln49_34_fu_1207_p2;
wire   [47:0] shl_ln49_5_fu_1217_p3;
wire   [47:0] add_ln49_5_fu_1224_p2;
wire   [31:0] tmp_10_fu_1230_p4;
wire   [47:0] shl_ln49_6_fu_1240_p3;
wire   [47:0] add_ln49_6_fu_1248_p2;
wire   [8:0] tmp_58_cast_fu_1310_p3;
wire   [47:0] shl_ln49_7_fu_1322_p3;
wire   [47:0] add_ln49_7_fu_1329_p2;
wire   [31:0] tmp_12_fu_1335_p4;
wire   [47:0] shl_ln49_8_fu_1345_p3;
wire   [47:0] add_ln49_8_fu_1353_p2;
wire   [47:0] shl_ln49_9_fu_1389_p3;
wire   [47:0] add_ln49_9_fu_1396_p2;
wire   [31:0] tmp_14_fu_1402_p4;
wire   [47:0] shl_ln49_s_fu_1412_p3;
wire   [47:0] add_ln49_10_fu_1420_p2;
wire   [47:0] shl_ln49_10_fu_1456_p3;
wire   [47:0] add_ln49_11_fu_1463_p2;
wire   [31:0] tmp_16_fu_1469_p4;
wire   [47:0] shl_ln49_11_fu_1479_p3;
wire   [47:0] add_ln49_12_fu_1487_p2;
wire   [47:0] shl_ln49_12_fu_1513_p3;
wire   [47:0] add_ln49_13_fu_1520_p2;
wire   [31:0] tmp_18_fu_1526_p4;
wire   [47:0] shl_ln49_13_fu_1536_p3;
wire   [47:0] add_ln49_14_fu_1544_p2;
wire   [47:0] shl_ln49_14_fu_1560_p3;
wire   [47:0] add_ln49_15_fu_1567_p2;
wire   [31:0] tmp_20_fu_1573_p4;
wire   [47:0] shl_ln49_15_fu_1583_p3;
wire   [47:0] add_ln49_16_fu_1591_p2;
wire   [4:0] grp_fu_1611_p0;
wire   [4:0] grp_fu_1611_p1;
wire   [4:0] grp_fu_1611_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_1611_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_3mm_mac_muladd_5ns_5ns_5ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mac_muladd_5ns_5ns_5ns_9_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1611_p0),
    .din1(grp_fu_1611_p1),
    .din2(grp_fu_1611_p2),
    .ce(1'b1),
    .dout(grp_fu_1611_p3)
);

kernel_3mm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_138 <= 5'd0;
    end else if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        i_fu_138 <= select_ln44_1_fu_1152_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln44_fu_523_p2 == 1'd0))) begin
            indvar_flatten83_fu_142 <= add_ln44_17_fu_529_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten83_fu_142 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_134 <= 5'd0;
    end else if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        j_fu_134 <= add_ln45_fu_1274_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_485 <= F_q0;
    end else if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_485 <= F_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln44_15_reg_2006[8 : 1] <= add_ln44_15_fu_1187_p2[8 : 1];
        add_ln44_16_reg_2011[8 : 1] <= add_ln44_16_fu_1192_p2[8 : 1];
        select_ln44_1_reg_1981 <= select_ln44_1_fu_1152_p3;
        tmp_11_reg_2026 <= {{add_ln49_6_fu_1248_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln44_fu_523_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln44_reg_1650 <= add_ln44_fu_538_p2;
        icmp_ln45_reg_1657 <= icmp_ln45_fu_544_p2;
        select_ln44_reg_1663 <= select_ln44_fu_550_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln47_reg_2136 <= grp_fu_1611_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_1639 <= ap_sig_allocacmp_i_1;
        icmp_ln44_reg_1646 <= icmp_ln44_fu_523_p2;
        tmp_13_reg_2071 <= {{add_ln49_8_fu_1353_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_473 <= F_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_477 <= E_q1;
        reg_481 <= E_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_490 <= F_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_494 <= grp_fu_70_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_498 <= grp_fu_66_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln44_2_reg_1678[8 : 1] <= select_ln44_2_fu_616_p3[8 : 1];
        zext_ln49_22_reg_1708[4 : 0] <= zext_ln49_22_fu_639_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_15_reg_2096 <= {{add_ln49_10_fu_1420_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_17_reg_2121 <= {{add_ln49_12_fu_1487_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_19_reg_2141 <= {{add_ln49_14_fu_1544_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_4_reg_1822 <= {{grp_fu_66_p_dout0[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_5_reg_1867 <= {{add_ln49_fu_907_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_7_reg_1921 <= {{add_ln49_2_fu_1019_p2[47:16]}};
        zext_ln49_20_reg_1902[4 : 0] <= zext_ln49_20_fu_963_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_9_reg_1966 <= {{add_ln49_4_fu_1126_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln49_s_reg_2146 <= {{add_ln49_16_fu_1591_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_reg_1646 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        zext_ln49_21_reg_1766[4 : 0] <= zext_ln49_21_fu_737_p1[4 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        E_address0 = zext_ln49_19_fu_1306_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        E_address0 = zext_ln49_17_fu_1182_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        E_address0 = zext_ln49_15_fu_1070_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        E_address0 = zext_ln49_13_fu_958_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        E_address0 = zext_ln49_11_fu_867_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        E_address0 = zext_ln49_9_fu_797_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        E_address0 = zext_ln49_7_fu_732_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        E_address0 = zext_ln49_5_fu_682_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        E_address0 = zext_ln49_3_fu_634_p1;
    end else begin
        E_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        E_address1 = zext_ln49_18_fu_1302_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        E_address1 = zext_ln49_16_fu_1172_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        E_address1 = zext_ln49_14_fu_1060_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        E_address1 = zext_ln49_12_fu_948_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        E_address1 = zext_ln49_10_fu_857_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        E_address1 = zext_ln49_8_fu_787_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        E_address1 = zext_ln49_6_fu_722_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        E_address1 = zext_ln49_4_fu_672_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        E_address1 = zext_ln49_2_fu_623_p1;
    end else begin
        E_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        E_ce0 = 1'b1;
    end else begin
        E_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        E_ce1 = 1'b1;
    end else begin
        E_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        F_address0 = zext_ln49_39_fu_1317_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        F_address0 = zext_ln49_40_fu_1212_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        F_address0 = zext_ln49_37_fu_1090_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        F_address0 = zext_ln49_35_fu_983_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        F_address0 = zext_ln49_33_fu_895_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        F_address0 = zext_ln49_31_fu_817_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        F_address0 = zext_ln49_29_fu_757_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        F_address0 = zext_ln49_27_fu_702_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        F_address0 = zext_ln49_25_fu_662_p1;
    end else begin
        F_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            F_address1 = zext_ln49_38_fu_1202_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            F_address1 = zext_ln49_36_fu_1080_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            F_address1 = zext_ln49_34_fu_972_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            F_address1 = zext_ln49_32_fu_881_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            F_address1 = zext_ln49_30_fu_807_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            F_address1 = zext_ln49_28_fu_746_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            F_address1 = zext_ln49_26_fu_692_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            F_address1 = zext_ln49_24_fu_651_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            F_address1 = j_2_cast_fu_558_p1;
        end else begin
            F_address1 = 'bx;
        end
    end else begin
        F_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        F_ce0 = 1'b1;
    end else begin
        F_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        F_ce1 = 1'b1;
    end else begin
        F_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        G_ce0 = 1'b1;
    end else begin
        G_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        G_we0 = 1'b1;
    end else begin
        G_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln44_reg_1646 == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_138;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten83_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten83_load = indvar_flatten83_fu_142;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_465_p0 = sext_ln49_16_fu_1503_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_465_p0 = sext_ln49_14_fu_1436_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_465_p0 = sext_ln49_12_fu_1369_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_465_p0 = sext_ln49_10_fu_1264_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_465_p0 = sext_ln49_8_fu_1142_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_465_p0 = sext_ln49_6_fu_1035_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_465_p0 = sext_ln49_4_fu_923_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_465_p0 = sext_ln49_2_fu_832_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_465_p0 = sext_ln49_fu_762_p1;
    end else begin
        grp_fu_465_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_465_p1 = sext_ln44_16_fu_1446_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_465_p1 = sext_ln44_14_fu_1379_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_465_p1 = sext_ln44_12_fu_1292_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_465_p1 = sext_ln44_10_fu_1157_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_465_p1 = sext_ln44_8_fu_1045_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_465_p1 = sext_ln44_6_fu_933_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_465_p1 = sext_ln44_4_fu_842_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_465_p1 = sext_ln44_2_fu_772_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_465_p1 = sext_ln44_fu_707_p1;
    end else begin
        grp_fu_465_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_469_p0 = sext_ln49_17_fu_1508_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_469_p0 = sext_ln49_15_fu_1441_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_469_p0 = sext_ln49_13_fu_1374_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_469_p0 = sext_ln49_11_fu_1269_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_469_p0 = sext_ln49_9_fu_1147_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_469_p0 = sext_ln49_7_fu_1040_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_469_p0 = sext_ln49_5_fu_928_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_469_p0 = sext_ln49_3_fu_837_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_469_p0 = sext_ln49_1_fu_767_p1;
    end else begin
        grp_fu_469_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_469_p1 = sext_ln44_17_fu_1451_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_469_p1 = sext_ln44_15_fu_1384_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_469_p1 = sext_ln44_13_fu_1297_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_469_p1 = sext_ln44_11_fu_1162_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_469_p1 = sext_ln44_9_fu_1050_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_469_p1 = sext_ln44_7_fu_938_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_469_p1 = sext_ln44_5_fu_847_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_469_p1 = sext_ln44_3_fu_777_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_469_p1 = sext_ln44_1_fu_712_p1;
    end else begin
        grp_fu_469_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign G_address0 = zext_ln47_fu_1607_p1;

assign G_d0 = trunc_ln49_s_reg_2146;

assign add_ln44_10_fu_953_p2 = (select_ln44_2_reg_1678 + 9'd11);

assign add_ln44_11_fu_1055_p2 = (select_ln44_2_reg_1678 + 9'd12);

assign add_ln44_12_fu_1065_p2 = (select_ln44_2_reg_1678 + 9'd13);

assign add_ln44_13_fu_1167_p2 = (select_ln44_2_reg_1678 + 9'd14);

assign add_ln44_14_fu_1177_p2 = (select_ln44_2_reg_1678 + 9'd15);

assign add_ln44_15_fu_1187_p2 = (select_ln44_2_reg_1678 + 9'd16);

assign add_ln44_16_fu_1192_p2 = (select_ln44_2_reg_1678 + 9'd17);

assign add_ln44_17_fu_529_p2 = (ap_sig_allocacmp_indvar_flatten83_load + 9'd1);

assign add_ln44_1_fu_667_p2 = (select_ln44_2_reg_1678 + 9'd2);

assign add_ln44_2_fu_677_p2 = (select_ln44_2_reg_1678 + 9'd3);

assign add_ln44_3_fu_717_p2 = (select_ln44_2_reg_1678 + 9'd4);

assign add_ln44_4_fu_727_p2 = (select_ln44_2_reg_1678 + 9'd5);

assign add_ln44_5_fu_782_p2 = (select_ln44_2_reg_1678 + 9'd6);

assign add_ln44_6_fu_792_p2 = (select_ln44_2_reg_1678 + 9'd7);

assign add_ln44_7_fu_852_p2 = (select_ln44_2_reg_1678 + 9'd8);

assign add_ln44_8_fu_862_p2 = (select_ln44_2_reg_1678 + 9'd9);

assign add_ln44_9_fu_943_p2 = (select_ln44_2_reg_1678 + 9'd10);

assign add_ln44_fu_538_p2 = (ap_sig_allocacmp_i_1 + 5'd1);

assign add_ln45_fu_1274_p2 = (select_ln44_reg_1663 + 5'd1);

assign add_ln49_10_fu_1420_p2 = (shl_ln49_s_fu_1412_p3 + reg_494);

assign add_ln49_11_fu_1463_p2 = (shl_ln49_10_fu_1456_p3 + reg_498);

assign add_ln49_12_fu_1487_p2 = (shl_ln49_11_fu_1479_p3 + reg_494);

assign add_ln49_13_fu_1520_p2 = (shl_ln49_12_fu_1513_p3 + reg_498);

assign add_ln49_14_fu_1544_p2 = (shl_ln49_13_fu_1536_p3 + reg_494);

assign add_ln49_15_fu_1567_p2 = (shl_ln49_14_fu_1560_p3 + reg_498);

assign add_ln49_16_fu_1591_p2 = (shl_ln49_15_fu_1583_p3 + reg_494);

assign add_ln49_17_fu_586_p2 = (tmp_s_fu_568_p3 + zext_ln49_fu_582_p1);

assign add_ln49_18_fu_610_p2 = (tmp_2_fu_592_p3 + zext_ln49_1_fu_606_p1);

assign add_ln49_19_fu_645_p2 = (zext_ln49_23_fu_642_p1 + 6'd22);

assign add_ln49_1_fu_995_p2 = (shl_ln49_1_fu_988_p3 + reg_498);

assign add_ln49_20_fu_656_p2 = (zext_ln49_22_fu_639_p1 + 7'd44);

assign add_ln49_21_fu_687_p2 = ($signed(zext_ln49_22_reg_1708) + $signed(7'd66));

assign add_ln49_22_fu_697_p2 = ($signed(zext_ln49_22_reg_1708) + $signed(7'd88));

assign add_ln49_23_fu_740_p2 = (zext_ln49_21_fu_737_p1 + 8'd110);

assign add_ln49_24_fu_751_p2 = ($signed(zext_ln49_21_fu_737_p1) + $signed(8'd132));

assign add_ln49_25_fu_802_p2 = ($signed(zext_ln49_21_reg_1766) + $signed(8'd154));

assign add_ln49_26_fu_812_p2 = ($signed(zext_ln49_21_reg_1766) + $signed(8'd176));

assign add_ln49_27_fu_872_p2 = ($signed(zext_ln49_22_reg_1708) + $signed(7'd70));

assign add_ln49_28_fu_886_p2 = ($signed(zext_ln49_22_reg_1708) + $signed(7'd92));

assign add_ln49_29_fu_966_p2 = (zext_ln49_20_fu_963_p1 + 9'd242);

assign add_ln49_2_fu_1019_p2 = (shl_ln49_2_fu_1011_p3 + reg_494);

assign add_ln49_30_fu_977_p2 = ($signed(zext_ln49_20_fu_963_p1) + $signed(9'd264));

assign add_ln49_31_fu_1075_p2 = ($signed(zext_ln49_20_reg_1902) + $signed(9'd286));

assign add_ln49_32_fu_1085_p2 = ($signed(zext_ln49_20_reg_1902) + $signed(9'd308));

assign add_ln49_33_fu_1197_p2 = ($signed(zext_ln49_20_reg_1902) + $signed(9'd330));

assign add_ln49_34_fu_1207_p2 = ($signed(zext_ln49_20_reg_1902) + $signed(9'd374));

assign add_ln49_3_fu_1102_p2 = (shl_ln49_3_fu_1095_p3 + reg_498);

assign add_ln49_4_fu_1126_p2 = (shl_ln49_4_fu_1118_p3 + reg_494);

assign add_ln49_5_fu_1224_p2 = (shl_ln49_5_fu_1217_p3 + reg_498);

assign add_ln49_6_fu_1248_p2 = (shl_ln49_6_fu_1240_p3 + reg_494);

assign add_ln49_7_fu_1329_p2 = (shl_ln49_7_fu_1322_p3 + reg_498);

assign add_ln49_8_fu_1353_p2 = (shl_ln49_8_fu_1345_p3 + reg_494);

assign add_ln49_9_fu_1396_p2 = (shl_ln49_9_fu_1389_p3 + reg_498);

assign add_ln49_fu_907_p2 = (shl_ln2_fu_900_p3 + reg_494);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign grp_fu_1611_p0 = grp_fu_1611_p00;

assign grp_fu_1611_p00 = select_ln44_1_reg_1981;

assign grp_fu_1611_p1 = 9'd22;

assign grp_fu_1611_p2 = zext_ln49_20_reg_1902;

assign grp_fu_66_p_ce = 1'b1;

assign grp_fu_66_p_din0 = grp_fu_465_p0;

assign grp_fu_66_p_din1 = grp_fu_465_p1;

assign grp_fu_70_p_ce = 1'b1;

assign grp_fu_70_p_din0 = grp_fu_469_p0;

assign grp_fu_70_p_din1 = grp_fu_469_p1;

assign icmp_ln44_fu_523_p2 = ((ap_sig_allocacmp_indvar_flatten83_load == 9'd352) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_544_p2 = ((ap_sig_allocacmp_j_load == 5'd22) ? 1'b1 : 1'b0);

assign j_2_cast_fu_558_p1 = select_ln44_fu_550_p3;

assign or_ln44_fu_628_p2 = (select_ln44_2_fu_616_p3 | 9'd1);

assign select_ln44_1_fu_1152_p3 = ((icmp_ln45_reg_1657[0:0] == 1'b1) ? add_ln44_reg_1650 : i_1_reg_1639);

assign select_ln44_2_fu_616_p3 = ((icmp_ln45_reg_1657[0:0] == 1'b1) ? add_ln49_18_fu_610_p2 : add_ln49_17_fu_586_p2);

assign select_ln44_fu_550_p3 = ((icmp_ln45_fu_544_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign sext_ln44_10_fu_1157_p1 = $signed(reg_477);

assign sext_ln44_11_fu_1162_p1 = $signed(reg_481);

assign sext_ln44_12_fu_1292_p1 = $signed(reg_477);

assign sext_ln44_13_fu_1297_p1 = $signed(reg_481);

assign sext_ln44_14_fu_1379_p1 = $signed(reg_477);

assign sext_ln44_15_fu_1384_p1 = $signed(reg_481);

assign sext_ln44_16_fu_1446_p1 = $signed(reg_477);

assign sext_ln44_17_fu_1451_p1 = $signed(reg_481);

assign sext_ln44_1_fu_712_p1 = $signed(reg_481);

assign sext_ln44_2_fu_772_p1 = $signed(reg_477);

assign sext_ln44_3_fu_777_p1 = $signed(reg_481);

assign sext_ln44_4_fu_842_p1 = $signed(reg_477);

assign sext_ln44_5_fu_847_p1 = $signed(reg_481);

assign sext_ln44_6_fu_933_p1 = $signed(reg_477);

assign sext_ln44_7_fu_938_p1 = $signed(reg_481);

assign sext_ln44_8_fu_1045_p1 = $signed(reg_477);

assign sext_ln44_9_fu_1050_p1 = $signed(reg_481);

assign sext_ln44_fu_707_p1 = $signed(reg_477);

assign sext_ln49_10_fu_1264_p1 = $signed(reg_490);

assign sext_ln49_11_fu_1269_p1 = $signed(reg_473);

assign sext_ln49_12_fu_1369_p1 = $signed(reg_485);

assign sext_ln49_13_fu_1374_p1 = $signed(reg_473);

assign sext_ln49_14_fu_1436_p1 = $signed(reg_490);

assign sext_ln49_15_fu_1441_p1 = $signed(reg_473);

assign sext_ln49_16_fu_1503_p1 = $signed(reg_490);

assign sext_ln49_17_fu_1508_p1 = $signed(reg_485);

assign sext_ln49_18_fu_877_p1 = $signed(add_ln49_27_fu_872_p2);

assign sext_ln49_19_fu_891_p1 = $signed(add_ln49_28_fu_886_p2);

assign sext_ln49_1_fu_767_p1 = $signed(reg_485);

assign sext_ln49_2_fu_832_p1 = $signed(reg_490);

assign sext_ln49_3_fu_837_p1 = $signed(reg_473);

assign sext_ln49_4_fu_923_p1 = $signed(reg_485);

assign sext_ln49_5_fu_928_p1 = $signed(reg_473);

assign sext_ln49_6_fu_1035_p1 = $signed(reg_490);

assign sext_ln49_7_fu_1040_p1 = $signed(reg_473);

assign sext_ln49_8_fu_1142_p1 = $signed(reg_485);

assign sext_ln49_9_fu_1147_p1 = $signed(reg_473);

assign sext_ln49_fu_762_p1 = $signed(reg_473);

assign shl_ln2_fu_900_p3 = {{tmp_4_reg_1822}, {16'd0}};

assign shl_ln49_10_fu_1456_p3 = {{tmp_15_reg_2096}, {16'd0}};

assign shl_ln49_11_fu_1479_p3 = {{tmp_16_fu_1469_p4}, {16'd0}};

assign shl_ln49_12_fu_1513_p3 = {{tmp_17_reg_2121}, {16'd0}};

assign shl_ln49_13_fu_1536_p3 = {{tmp_18_fu_1526_p4}, {16'd0}};

assign shl_ln49_14_fu_1560_p3 = {{tmp_19_reg_2141}, {16'd0}};

assign shl_ln49_15_fu_1583_p3 = {{tmp_20_fu_1573_p4}, {16'd0}};

assign shl_ln49_1_fu_988_p3 = {{tmp_5_reg_1867}, {16'd0}};

assign shl_ln49_2_fu_1011_p3 = {{tmp_6_fu_1001_p4}, {16'd0}};

assign shl_ln49_3_fu_1095_p3 = {{tmp_7_reg_1921}, {16'd0}};

assign shl_ln49_4_fu_1118_p3 = {{tmp_8_fu_1108_p4}, {16'd0}};

assign shl_ln49_5_fu_1217_p3 = {{tmp_9_reg_1966}, {16'd0}};

assign shl_ln49_6_fu_1240_p3 = {{tmp_10_fu_1230_p4}, {16'd0}};

assign shl_ln49_7_fu_1322_p3 = {{tmp_11_reg_2026}, {16'd0}};

assign shl_ln49_8_fu_1345_p3 = {{tmp_12_fu_1335_p4}, {16'd0}};

assign shl_ln49_9_fu_1389_p3 = {{tmp_13_reg_2071}, {16'd0}};

assign shl_ln49_s_fu_1412_p3 = {{tmp_14_fu_1402_p4}, {16'd0}};

assign tmp_10_fu_1230_p4 = {{add_ln49_5_fu_1224_p2[47:16]}};

assign tmp_12_fu_1335_p4 = {{add_ln49_7_fu_1329_p2[47:16]}};

assign tmp_14_fu_1402_p4 = {{add_ln49_9_fu_1396_p2[47:16]}};

assign tmp_16_fu_1469_p4 = {{add_ln49_11_fu_1463_p2[47:16]}};

assign tmp_18_fu_1526_p4 = {{add_ln49_13_fu_1520_p2[47:16]}};

assign tmp_1_fu_575_p3 = {{i_1_reg_1639}, {1'd0}};

assign tmp_20_fu_1573_p4 = {{add_ln49_15_fu_1567_p2[47:16]}};

assign tmp_2_fu_592_p3 = {{add_ln44_reg_1650}, {4'd0}};

assign tmp_3_fu_599_p3 = {{add_ln44_reg_1650}, {1'd0}};

assign tmp_58_cast_fu_1310_p3 = {{4'd11}, {select_ln44_reg_1663}};

assign tmp_6_fu_1001_p4 = {{add_ln49_1_fu_995_p2[47:16]}};

assign tmp_8_fu_1108_p4 = {{add_ln49_3_fu_1102_p2[47:16]}};

assign tmp_s_fu_568_p3 = {{i_1_reg_1639}, {4'd0}};

assign zext_ln47_fu_1607_p1 = add_ln47_reg_2136;

assign zext_ln49_10_fu_857_p1 = add_ln44_7_fu_852_p2;

assign zext_ln49_11_fu_867_p1 = add_ln44_8_fu_862_p2;

assign zext_ln49_12_fu_948_p1 = add_ln44_9_fu_943_p2;

assign zext_ln49_13_fu_958_p1 = add_ln44_10_fu_953_p2;

assign zext_ln49_14_fu_1060_p1 = add_ln44_11_fu_1055_p2;

assign zext_ln49_15_fu_1070_p1 = add_ln44_12_fu_1065_p2;

assign zext_ln49_16_fu_1172_p1 = add_ln44_13_fu_1167_p2;

assign zext_ln49_17_fu_1182_p1 = add_ln44_14_fu_1177_p2;

assign zext_ln49_18_fu_1302_p1 = add_ln44_15_reg_2006;

assign zext_ln49_19_fu_1306_p1 = add_ln44_16_reg_2011;

assign zext_ln49_1_fu_606_p1 = tmp_3_fu_599_p3;

assign zext_ln49_20_fu_963_p1 = select_ln44_reg_1663;

assign zext_ln49_21_fu_737_p1 = select_ln44_reg_1663;

assign zext_ln49_22_fu_639_p1 = select_ln44_reg_1663;

assign zext_ln49_23_fu_642_p1 = select_ln44_reg_1663;

assign zext_ln49_24_fu_651_p1 = add_ln49_19_fu_645_p2;

assign zext_ln49_25_fu_662_p1 = add_ln49_20_fu_656_p2;

assign zext_ln49_26_fu_692_p1 = add_ln49_21_fu_687_p2;

assign zext_ln49_27_fu_702_p1 = add_ln49_22_fu_697_p2;

assign zext_ln49_28_fu_746_p1 = add_ln49_23_fu_740_p2;

assign zext_ln49_29_fu_757_p1 = add_ln49_24_fu_751_p2;

assign zext_ln49_2_fu_623_p1 = select_ln44_2_fu_616_p3;

assign zext_ln49_30_fu_807_p1 = add_ln49_25_fu_802_p2;

assign zext_ln49_31_fu_817_p1 = add_ln49_26_fu_812_p2;

assign zext_ln49_32_fu_881_p1 = $unsigned(sext_ln49_18_fu_877_p1);

assign zext_ln49_33_fu_895_p1 = $unsigned(sext_ln49_19_fu_891_p1);

assign zext_ln49_34_fu_972_p1 = add_ln49_29_fu_966_p2;

assign zext_ln49_35_fu_983_p1 = add_ln49_30_fu_977_p2;

assign zext_ln49_36_fu_1080_p1 = add_ln49_31_fu_1075_p2;

assign zext_ln49_37_fu_1090_p1 = add_ln49_32_fu_1085_p2;

assign zext_ln49_38_fu_1202_p1 = add_ln49_33_fu_1197_p2;

assign zext_ln49_39_fu_1317_p1 = tmp_58_cast_fu_1310_p3;

assign zext_ln49_3_fu_634_p1 = or_ln44_fu_628_p2;

assign zext_ln49_40_fu_1212_p1 = add_ln49_34_fu_1207_p2;

assign zext_ln49_4_fu_672_p1 = add_ln44_1_fu_667_p2;

assign zext_ln49_5_fu_682_p1 = add_ln44_2_fu_677_p2;

assign zext_ln49_6_fu_722_p1 = add_ln44_3_fu_717_p2;

assign zext_ln49_7_fu_732_p1 = add_ln44_4_fu_727_p2;

assign zext_ln49_8_fu_787_p1 = add_ln44_5_fu_782_p2;

assign zext_ln49_9_fu_797_p1 = add_ln44_6_fu_792_p2;

assign zext_ln49_fu_582_p1 = tmp_1_fu_575_p3;

always @ (posedge ap_clk) begin
    select_ln44_2_reg_1678[0] <= 1'b0;
    zext_ln49_22_reg_1708[6:5] <= 2'b00;
    zext_ln49_21_reg_1766[7:5] <= 3'b000;
    zext_ln49_20_reg_1902[8:5] <= 4'b0000;
    add_ln44_15_reg_2006[0] <= 1'b0;
    add_ln44_16_reg_2011[0] <= 1'b1;
end

endmodule //kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8
