\doxysection{TIMx\+\_\+\+Reg\+\_\+\+Typedef Struct Reference}
\hypertarget{struct_t_i_mx___reg___typedef}{}\label{struct_t_i_mx___reg___typedef}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}


{\ttfamily \#include $<$timer\+\_\+reg.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a19374316b87e19757316da1366651d8a}{CR1}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a68d8ad677bf57eef5d11bedd41222d9d}{CR2}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a30232c279589bc9a0c4bd874c7621343}{SMCR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_ac36d4f4713a76de2b6a1d6a2adbd1fe2}{DIER}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_abc4ad942448742ec5839c7147526f27a}{SR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a70d681c6b2b8cbc8dd1a5d8262bbd8a0}{EGR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a5f1c52ac67687e0fb97c5d563f854652}{CCMR1}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a16073da95b60b80acbfb71720485cddd}{CCMR2}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a3695d2304d560c3a01deac3186450aec}{CCER}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a70f0688ccb75095117b61e7f4af6f933}{CNT}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a1b699cd816c185574d94c15a3569349b}{PSC}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a593f73f910cfeb3a9bb4389b9bef763a}{ARR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a563d756471c24ff38a02ce704fd68ca6}{RCR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a0906b457ab8c316c12592988978bc89b}{CCR1}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_abd99a344187ff64452c4572da9671ba5}{CCR2}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a4c1aa3ba66c66bf6d655a9fb2a1ba255}{CCR3}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a6bb1340b723b455ff5f4d296b691f4ca}{CCR4}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_ab8093a7f8bacbbedac5fc46e93b92d61}{BDTR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_abe5d6775ef93f64e26daabc993ad7979}{DCR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a9db39fb61a8e2591c8dd1c8d878ae43d}{DMAR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_i_mx___reg___typedef_a0f4521b6c8944768b9853e1f09e5eaa6}{OR}}
\end{DoxyCompactItemize}


\label{doc-variable-members}
\Hypertarget{struct_t_i_mx___reg___typedef_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_t_i_mx___reg___typedef_a593f73f910cfeb3a9bb4389b9bef763a}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!ARR@{ARR}}
\index{ARR@{ARR}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{ARR}{ARR}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a593f73f910cfeb3a9bb4389b9bef763a} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+ARR}

0x2C\+: Auto-\/reload register (All timers; width depends on timer) \Hypertarget{struct_t_i_mx___reg___typedef_ab8093a7f8bacbbedac5fc46e93b92d61}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!BDTR@{BDTR}}
\index{BDTR@{BDTR}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{BDTR}{BDTR}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_ab8093a7f8bacbbedac5fc46e93b92d61} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+BDTR}

0x44\+: Break and dead-\/time register (Only TIM1, TIM8 — reserved otherwise) \Hypertarget{struct_t_i_mx___reg___typedef_a3695d2304d560c3a01deac3186450aec}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CCER@{CCER}}
\index{CCER@{CCER}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CCER}{CCER}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a3695d2304d560c3a01deac3186450aec} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CCER}

0x20\+: Capture/\+Compare enable register (All except TIM6, TIM7 — reserved) \Hypertarget{struct_t_i_mx___reg___typedef_a5f1c52ac67687e0fb97c5d563f854652}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CCMR1@{CCMR1}}
\index{CCMR1@{CCMR1}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CCMR1}{CCMR1}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a5f1c52ac67687e0fb97c5d563f854652} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CCMR1}

0x18\+: Capture/\+Compare mode register 1 (All except TIM6, TIM7 — reserved) \Hypertarget{struct_t_i_mx___reg___typedef_a16073da95b60b80acbfb71720485cddd}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CCMR2@{CCMR2}}
\index{CCMR2@{CCMR2}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CCMR2}{CCMR2}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a16073da95b60b80acbfb71720485cddd} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CCMR2}

0x1C\+: Capture/\+Compare mode register 2 (All except TIM6, TIM7 — reserved) \Hypertarget{struct_t_i_mx___reg___typedef_a0906b457ab8c316c12592988978bc89b}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CCR1@{CCR1}}
\index{CCR1@{CCR1}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CCR1}{CCR1}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a0906b457ab8c316c12592988978bc89b} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CCR1}

0x34\+: Capture/\+Compare register 1 (All except TIM6, TIM7 — reserved) \Hypertarget{struct_t_i_mx___reg___typedef_abd99a344187ff64452c4572da9671ba5}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CCR2@{CCR2}}
\index{CCR2@{CCR2}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CCR2}{CCR2}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_abd99a344187ff64452c4572da9671ba5} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CCR2}

0x38\+: Capture/\+Compare register 2 (All except TIM6, TIM7 — reserved) \Hypertarget{struct_t_i_mx___reg___typedef_a4c1aa3ba66c66bf6d655a9fb2a1ba255}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CCR3@{CCR3}}
\index{CCR3@{CCR3}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CCR3}{CCR3}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a4c1aa3ba66c66bf6d655a9fb2a1ba255} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CCR3}

0x3C\+: Capture/\+Compare register 3 (Only TIM1–\+TIM5, TIM8; reserved otherwise) \Hypertarget{struct_t_i_mx___reg___typedef_a6bb1340b723b455ff5f4d296b691f4ca}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CCR4@{CCR4}}
\index{CCR4@{CCR4}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CCR4}{CCR4}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a6bb1340b723b455ff5f4d296b691f4ca} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CCR4}

0x40\+: Capture/\+Compare register 4 (Only TIM1–\+TIM5, TIM8; reserved otherwise) \Hypertarget{struct_t_i_mx___reg___typedef_a70f0688ccb75095117b61e7f4af6f933}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CNT@{CNT}}
\index{CNT@{CNT}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a70f0688ccb75095117b61e7f4af6f933} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CNT}

0x24\+: Counter (All timers; width depends on timer\+: TIM2/\+TIM5=32-\/bit, others=16-\/bit) \Hypertarget{struct_t_i_mx___reg___typedef_a19374316b87e19757316da1366651d8a}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CR1@{CR1}}
\index{CR1@{CR1}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a19374316b87e19757316da1366651d8a} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CR1}

0x00\+: Control register 1 (All timers) \Hypertarget{struct_t_i_mx___reg___typedef_a68d8ad677bf57eef5d11bedd41222d9d}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!CR2@{CR2}}
\index{CR2@{CR2}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a68d8ad677bf57eef5d11bedd41222d9d} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+CR2}

0x04\+: Control register 2 (All timers; basic timers use only some bits) \Hypertarget{struct_t_i_mx___reg___typedef_abe5d6775ef93f64e26daabc993ad7979}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!DCR@{DCR}}
\index{DCR@{DCR}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{DCR}{DCR}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_abe5d6775ef93f64e26daabc993ad7979} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+DCR}

0x48\+: DMA control register (All timers except TIM6, TIM7) \Hypertarget{struct_t_i_mx___reg___typedef_ac36d4f4713a76de2b6a1d6a2adbd1fe2}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!DIER@{DIER}}
\index{DIER@{DIER}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{DIER}{DIER}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_ac36d4f4713a76de2b6a1d6a2adbd1fe2} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+DIER}

0x0C\+: DMA/\+Interrupt enable register (All timers) \Hypertarget{struct_t_i_mx___reg___typedef_a9db39fb61a8e2591c8dd1c8d878ae43d}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!DMAR@{DMAR}}
\index{DMAR@{DMAR}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{DMAR}{DMAR}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a9db39fb61a8e2591c8dd1c8d878ae43d} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+DMAR}

0x4C\+: DMA address for full transfer (All timers except TIM6, TIM7) \Hypertarget{struct_t_i_mx___reg___typedef_a70d681c6b2b8cbc8dd1a5d8262bbd8a0}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!EGR@{EGR}}
\index{EGR@{EGR}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{EGR}{EGR}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a70d681c6b2b8cbc8dd1a5d8262bbd8a0} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+EGR}

0x14\+: Event generation register (All timers) \Hypertarget{struct_t_i_mx___reg___typedef_a0f4521b6c8944768b9853e1f09e5eaa6}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!OR@{OR}}
\index{OR@{OR}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a0f4521b6c8944768b9853e1f09e5eaa6} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+OR}

0x50\+: Option register (Only TIM2, TIM5, TIM9–\+TIM11; reserved otherwise) \Hypertarget{struct_t_i_mx___reg___typedef_a1b699cd816c185574d94c15a3569349b}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!PSC@{PSC}}
\index{PSC@{PSC}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{PSC}{PSC}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a1b699cd816c185574d94c15a3569349b} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+PSC}

0x28\+: Prescaler (All timers) \Hypertarget{struct_t_i_mx___reg___typedef_a563d756471c24ff38a02ce704fd68ca6}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!RCR@{RCR}}
\index{RCR@{RCR}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{RCR}{RCR}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a563d756471c24ff38a02ce704fd68ca6} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+RCR}

0x30\+: Repetition counter register (Only TIM1, TIM8, TIM9–\+TIM11; reserved otherwise) \Hypertarget{struct_t_i_mx___reg___typedef_a30232c279589bc9a0c4bd874c7621343}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!SMCR@{SMCR}}
\index{SMCR@{SMCR}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{SMCR}{SMCR}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_a30232c279589bc9a0c4bd874c7621343} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+SMCR}

0x08\+: Slave mode control register (All except TIM6, TIM7 — reserved) \Hypertarget{struct_t_i_mx___reg___typedef_abc4ad942448742ec5839c7147526f27a}\index{TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}!SR@{SR}}
\index{SR@{SR}!TIMx\_Reg\_Typedef@{TIMx\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_t_i_mx___reg___typedef_abc4ad942448742ec5839c7147526f27a} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMx\+\_\+\+Reg\+\_\+\+Typedef\+::\+SR}

0x10\+: Status register (All timers) 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/core/cortex-\/m4/\mbox{\hyperlink{timer__reg_8h}{timer\+\_\+reg.\+h}}\end{DoxyCompactItemize}
