<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Pc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Pc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Pc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Pc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Pc.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Pc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Pc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Pc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Pc_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pc_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Pc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Pc_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/Pc_synthesis.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Pc_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Pc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_Pc_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Pc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476145178" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1476145178">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145448" xil_pn:in_ck="-2216559145929312411" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476145448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="test_Pc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476145456" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6109718261465132786" xil_pn:start_ts="1476145456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145456" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7720803761522032716" xil_pn:start_ts="1476145456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145178" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6895847594242016617" xil_pn:start_ts="1476145178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145456" xil_pn:in_ck="-2216559145929312411" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476145456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="test_Pc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476145461" xil_pn:in_ck="-2216559145929312411" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4548704957087795324" xil_pn:start_ts="1476145456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_Pc_beh.prj"/>
      <outfile xil_pn:name="test_Pc_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476145462" xil_pn:in_ck="-943032953416447" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7175358697785958433" xil_pn:start_ts="1476145461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_Pc_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1476145062" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1476145062">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145062" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5242444406493817086" xil_pn:start_ts="1476145062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145062" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6895847594242016617" xil_pn:start_ts="1476145062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145062" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1476145062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145062" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-780970241085584128" xil_pn:start_ts="1476145062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145062" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1476145062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145062" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5740114755643680819" xil_pn:start_ts="1476145062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145074" xil_pn:in_ck="3250022755" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1501181661611461328" xil_pn:start_ts="1476145062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Pc.lso"/>
      <outfile xil_pn:name="Pc.ngc"/>
      <outfile xil_pn:name="Pc.ngr"/>
      <outfile xil_pn:name="Pc.prj"/>
      <outfile xil_pn:name="Pc.stx"/>
      <outfile xil_pn:name="Pc.syr"/>
      <outfile xil_pn:name="Pc.xst"/>
      <outfile xil_pn:name="Pc_vhdl.prj"/>
      <outfile xil_pn:name="Pc_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1476145074" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3293168011544014251" xil_pn:start_ts="1476145074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476145078" xil_pn:in_ck="3250014009" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="2259771506706692775" xil_pn:start_ts="1476145074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Pc_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Pc_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
