/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = !(celloutsig_1_0z[3] ? celloutsig_1_8z : celloutsig_1_10z);
  assign celloutsig_1_12z = ~((celloutsig_1_10z | celloutsig_1_5z) & (celloutsig_1_9z | celloutsig_1_9z));
  assign celloutsig_0_1z = in_data[31] | ~(celloutsig_0_0z);
  assign celloutsig_0_47z = celloutsig_0_11z[1] ^ celloutsig_0_1z;
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_1z[0];
  assign celloutsig_1_10z = celloutsig_1_2z[4] ^ celloutsig_1_9z;
  assign celloutsig_1_19z = ~(celloutsig_1_16z[1] ^ celloutsig_1_9z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_46z = celloutsig_0_20z[2:0] / { 1'h1, celloutsig_0_24z[1:0] };
  assign celloutsig_1_6z = celloutsig_1_0z[3:0] / { 1'h1, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_0_2z = { in_data[92:91], celloutsig_0_0z } || { in_data[6:5], celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_0z[4], celloutsig_1_2z } < in_data[126:120];
  assign celloutsig_0_3z = { in_data[71], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } * { in_data[3:0], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[103] ? { in_data[107:104], 1'h1, in_data[102:100] } : { celloutsig_1_0z[5:4], celloutsig_1_0z };
  assign celloutsig_1_18z = - { celloutsig_1_13z[16:15], celloutsig_1_7z };
  assign celloutsig_0_12z = ~ _00_[3:0];
  assign celloutsig_1_8z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z[3] };
  assign celloutsig_1_14z = & celloutsig_1_2z[5:2];
  assign celloutsig_0_0z = & in_data[65:59];
  assign celloutsig_0_5z = | { in_data[66:52], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_9z = | { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z[4:0] };
  assign celloutsig_0_4z = ~^ { in_data[57:56], celloutsig_0_0z };
  assign celloutsig_0_7z = ~^ { in_data[34:32], celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_13z[4:0], celloutsig_0_0z, celloutsig_0_5z } >> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[5:0] << celloutsig_1_0z;
  assign celloutsig_1_16z = celloutsig_1_13z[9:4] << { celloutsig_1_13z[11:8], celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_1_0z = in_data[186:181] >>> in_data[166:161];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z } >>> { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_6z[3:1] >>> { celloutsig_1_6z[1], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_4z[11:3], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_7z } >>> { celloutsig_1_4z[6:2], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_8z = celloutsig_0_3z[4:2] >>> in_data[4:2];
  assign celloutsig_0_13z = { in_data[42:41], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z } - { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, _00_, celloutsig_0_5z };
  assign celloutsig_0_16z = celloutsig_0_8z ~^ celloutsig_0_13z[2:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { in_data[22:21], celloutsig_0_5z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_20z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_20z = celloutsig_0_12z;
  assign { out_data[132:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
