Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan  9 16:37:12 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_tx_timing_summary_routed.rpt -pb uart_tx_timing_summary_routed.pb -rpx uart_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_tx
| Device       : 7a200t-fbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (10)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: i_100M_clk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: i_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   25          inf        0.000                      0                   25           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/bits_left_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.660ns  (logic 2.684ns (57.592%)  route 1.976ns (42.408%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE                         0.000     0.000 r  control/bits_left_reg[2]/C
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.341     0.341 f  control/bits_left_reg[2]/Q
                         net (fo=9, routed)           0.778     1.119    control/bits_left_reg_n_0_[2]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.097     1.216 r  control/o_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.198     2.414    o_tx_OBUF
    R14                  OBUF (Prop_obuf_I_O)         2.246     4.660 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.660    o_tx
    R14                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/bits_left_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.529ns  (logic 2.679ns (59.167%)  route 1.849ns (40.833%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE                         0.000     0.000 r  control/bits_left_reg[1]/C
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  control/bits_left_reg[1]/Q
                         net (fo=9, routed)           0.661     1.002    control/bits_left_reg_n_0_[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I0_O)        0.097     1.099 r  control/o_busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.188     2.287    o_busy_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.241     4.529 r  o_busy_OBUF_inst/O
                         net (fo=0)                   0.000     4.529    o_busy
    R18                                                               r  o_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            piso/shiftreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.734ns  (logic 1.002ns (36.639%)  route 1.732ns (63.361%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.808     0.808 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.718     1.525    control/i_start_IBUF
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.097     1.622 r  control/shiftreg[7]_i_2/O
                         net (fo=7, routed)           1.014     2.637    control/shiftreg[7]_i_2_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I1_O)        0.097     2.734 r  control/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.734    piso/D[4]
    SLICE_X0Y104         FDRE                                         r  piso/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            piso/shiftreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.734ns  (logic 1.002ns (36.639%)  route 1.732ns (63.361%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.808     0.808 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.718     1.525    control/i_start_IBUF
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.097     1.622 r  control/shiftreg[7]_i_2/O
                         net (fo=7, routed)           1.014     2.637    control/shiftreg[7]_i_2_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I1_O)        0.097     2.734 r  control/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.734    piso/D[5]
    SLICE_X0Y104         FDRE                                         r  piso/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            piso/shiftreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.642ns  (logic 1.006ns (38.056%)  route 1.637ns (61.944%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.808     0.808 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.718     1.525    control/i_start_IBUF
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.097     1.622 r  control/shiftreg[7]_i_2/O
                         net (fo=7, routed)           0.919     2.541    control/shiftreg[7]_i_2_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I1_O)        0.101     2.642 r  control/shiftreg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.642    piso/D[3]
    SLICE_X0Y104         FDRE                                         r  piso/shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            piso/shiftreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.638ns  (logic 1.002ns (37.962%)  route 1.637ns (62.038%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.808     0.808 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.718     1.525    control/i_start_IBUF
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.097     1.622 r  control/shiftreg[7]_i_2/O
                         net (fo=7, routed)           0.919     2.541    control/shiftreg[7]_i_2_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I1_O)        0.097     2.638 r  control/shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.638    piso/D[2]
    SLICE_X0Y104         FDRE                                         r  piso/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            piso/shiftreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 1.006ns (39.718%)  route 1.526ns (60.282%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.808     0.808 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.718     1.525    control/i_start_IBUF
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.097     1.622 r  control/shiftreg[7]_i_2/O
                         net (fo=7, routed)           0.808     2.431    control/shiftreg[7]_i_2_n_0
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.101     2.532 r  control/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.532    piso/D[7]
    SLICE_X0Y105         FDRE                                         r  piso/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            piso/shiftreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.528ns  (logic 1.002ns (39.623%)  route 1.526ns (60.377%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.808     0.808 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.718     1.525    control/i_start_IBUF
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.097     1.622 r  control/shiftreg[7]_i_2/O
                         net (fo=7, routed)           0.808     2.431    control/shiftreg[7]_i_2_n_0
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.097     2.528 r  control/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.528    piso/D[6]
    SLICE_X0Y105         FDRE                                         r  piso/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            piso/shiftreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 1.002ns (40.171%)  route 1.492ns (59.829%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.808     0.808 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.718     1.525    control/i_start_IBUF
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.097     1.622 r  control/shiftreg[7]_i_2/O
                         net (fo=7, routed)           0.774     2.396    control/shiftreg[7]_i_2_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I1_O)        0.097     2.493 r  control/shiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.493    piso/D[1]
    SLICE_X0Y104         FDRE                                         r  piso/shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            control/bits_left_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.119ns  (logic 0.915ns (43.166%)  route 1.204ns (56.834%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.808     0.808 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           0.718     1.525    control/i_start_IBUF
    SLICE_X0Y109         LUT5 (Prop_lut5_I4_O)        0.107     1.632 r  control/bits_left[1]_i_1/O
                         net (fo=1, routed)           0.486     2.119    control/bits_left[1]
    SLICE_X0Y109         FDCE                                         r  control/bits_left_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/bits_left_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            piso/shiftreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.186ns (69.261%)  route 0.083ns (30.739%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE                         0.000     0.000 r  control/bits_left_reg[2]/C
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control/bits_left_reg[2]/Q
                         net (fo=9, routed)           0.083     0.224    control/bits_left_reg_n_0_[2]
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.045     0.269 r  control/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.269    piso/D[8]
    SLICE_X1Y109         FDRE                                         r  piso/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.663%)  route 0.069ns (23.337%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  count_reg[1]/Q
                         net (fo=3, routed)           0.069     0.197    count[1]
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.099     0.296 r  i_clk_i_1/O
                         net (fo=1, routed)           0.000     0.296    i_clk_i_1_n_0
    SLICE_X0Y107         FDCE                                         r  i_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piso/shiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            piso/shiftreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.667%)  route 0.116ns (38.333%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  piso/shiftreg_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  piso/shiftreg_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    control/Q[2]
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.045     0.302 r  control/shiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    piso/D[1]
    SLICE_X0Y104         FDRE                                         r  piso/shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/bits_left_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            piso/shiftreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE                         0.000     0.000 r  control/bits_left_reg[1]/C
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control/bits_left_reg[1]/Q
                         net (fo=9, routed)           0.156     0.297    control/bits_left_reg_n_0_[1]
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  control/shiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    piso/D[0]
    SLICE_X1Y109         FDRE                                         r  piso/shiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.183ns (53.344%)  route 0.160ns (46.656%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=2, routed)           0.160     0.301    count[0]
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.042     0.343 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    count[1]_i_1_n_0
    SLICE_X0Y107         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.749%)  route 0.160ns (46.251%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=2, routed)           0.160     0.301    count[0]
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.045     0.346 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.346    count[0]_i_1_n_0
    SLICE_X0Y107         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/bits_left_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control/bits_left_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.183ns (50.237%)  route 0.181ns (49.763%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE                         0.000     0.000 r  control/bits_left_reg[0]/C
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control/bits_left_reg[0]/Q
                         net (fo=9, routed)           0.181     0.322    control/bits_left_reg_n_0_[0]
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.042     0.364 r  control/bits_left[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    control/bits_left[3]
    SLICE_X0Y109         FDCE                                         r  control/bits_left_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/bits_left_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control/bits_left_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.644%)  route 0.181ns (49.356%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE                         0.000     0.000 r  control/bits_left_reg[0]/C
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  control/bits_left_reg[0]/Q
                         net (fo=9, routed)           0.181     0.322    control/bits_left_reg_n_0_[0]
    SLICE_X0Y109         LUT4 (Prop_lut4_I3_O)        0.045     0.367 r  control/bits_left[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    control/bits_left[0]_i_1_n_0
    SLICE_X0Y109         FDCE                                         r  control/bits_left_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piso/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            piso/shiftreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.227ns (60.543%)  route 0.148ns (39.457%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  piso/shiftreg_reg[3]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  piso/shiftreg_reg[3]/Q
                         net (fo=1, routed)           0.148     0.276    control/Q[3]
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.099     0.375 r  control/shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    piso/D[2]
    SLICE_X0Y104         FDRE                                         r  piso/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piso/shiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            piso/shiftreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.793%)  route 0.195ns (51.207%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  piso/shiftreg_reg[6]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  piso/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.195     0.336    control/Q[6]
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.045     0.381 r  control/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.381    piso/D[5]
    SLICE_X0Y104         FDRE                                         r  piso/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------





