{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571745725500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571745725501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 20:02:05 2019 " "Processing started: Tue Oct 22 20:02:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571745725501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571745725501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571745725501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1571745725872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745725926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745725926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745725929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745725929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu2.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU2 " "Found entity 1: MCU2" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745725934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745725934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745725940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745725940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745725944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745725944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU2 " "Elaborating entity \"MCU2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571745726064 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Macc MCU2.v(6) " "Output port \"Macc\" at MCU2.v(6) has no driver" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1571745726066 "|MCU2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MaccH MCU2.v(7) " "Output port \"MaccH\" at MCU2.v(7) has no driver" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1571745726066 "|MCU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:myRam " "Elaborating entity \"Ram\" for hierarchy \"Ram:myRam\"" {  } { { "MCU2.v" "myRam" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:ProgramMemory " "Elaborating entity \"Rom\" for hierarchy \"Rom:ProgramMemory\"" {  } { { "MCU2.v" "ProgramMemory" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i Rom.v(14) " "Verilog HDL or VHDL warning at Rom.v(14): object \"i\" assigned a value but never read" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571745726072 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 255 Rom.v(20) " "Verilog HDL warning at Rom.v(20): number of words (11) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1571745726073 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Rom.v(16) " "Net \"rom.data_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1571745726081 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Rom.v(16) " "Net \"rom.waddr_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1571745726081 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Rom.v(16) " "Net \"rom.we_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1571745726081 "|MCU2|Rom:ProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MainALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MainALU\"" {  } { { "MCU2.v" "MainALU" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726097 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataAcc ALU.v(12) " "Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"dataAcc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571745726099 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[0\] ALU.v(12) " "Inferred latch for \"dataAcc\[0\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726099 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[1\] ALU.v(12) " "Inferred latch for \"dataAcc\[1\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726099 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[2\] ALU.v(12) " "Inferred latch for \"dataAcc\[2\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726099 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[3\] ALU.v(12) " "Inferred latch for \"dataAcc\[3\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726099 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[4\] ALU.v(12) " "Inferred latch for \"dataAcc\[4\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726099 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[5\] ALU.v(12) " "Inferred latch for \"dataAcc\[5\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726099 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[6\] ALU.v(12) " "Inferred latch for \"dataAcc\[6\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726099 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[7\] ALU.v(12) " "Inferred latch for \"dataAcc\[7\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726099 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[8\] ALU.v(12) " "Inferred latch for \"dataAcc\[8\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[9\] ALU.v(12) " "Inferred latch for \"dataAcc\[9\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[10\] ALU.v(12) " "Inferred latch for \"dataAcc\[10\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[11\] ALU.v(12) " "Inferred latch for \"dataAcc\[11\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[12\] ALU.v(12) " "Inferred latch for \"dataAcc\[12\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[13\] ALU.v(12) " "Inferred latch for \"dataAcc\[13\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[14\] ALU.v(12) " "Inferred latch for \"dataAcc\[14\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[15\] ALU.v(12) " "Inferred latch for \"dataAcc\[15\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[16\] ALU.v(12) " "Inferred latch for \"dataAcc\[16\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[17\] ALU.v(12) " "Inferred latch for \"dataAcc\[17\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[18\] ALU.v(12) " "Inferred latch for \"dataAcc\[18\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[19\] ALU.v(12) " "Inferred latch for \"dataAcc\[19\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[20\] ALU.v(12) " "Inferred latch for \"dataAcc\[20\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[21\] ALU.v(12) " "Inferred latch for \"dataAcc\[21\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[22\] ALU.v(12) " "Inferred latch for \"dataAcc\[22\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726100 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[23\] ALU.v(12) " "Inferred latch for \"dataAcc\[23\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726101 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[24\] ALU.v(12) " "Inferred latch for \"dataAcc\[24\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726101 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[25\] ALU.v(12) " "Inferred latch for \"dataAcc\[25\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726101 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[26\] ALU.v(12) " "Inferred latch for \"dataAcc\[26\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726101 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[27\] ALU.v(12) " "Inferred latch for \"dataAcc\[27\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726101 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[28\] ALU.v(12) " "Inferred latch for \"dataAcc\[28\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726101 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[29\] ALU.v(12) " "Inferred latch for \"dataAcc\[29\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726101 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[30\] ALU.v(12) " "Inferred latch for \"dataAcc\[30\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726101 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[31\] ALU.v(12) " "Inferred latch for \"dataAcc\[31\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571745726101 "|MCU2|ALU:MainALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:MainController " "Elaborating entity \"controller\" for hierarchy \"controller:MainController\"" {  } { { "MCU2.v" "MainController" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ar32 controller.v(47) " "Verilog HDL or VHDL warning at controller.v(47): object \"ar32\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571745726104 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br32 controller.v(47) " "Verilog HDL or VHDL warning at controller.v(47): object \"br32\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571745726104 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(99) " "Verilog HDL Case Statement warning at controller.v(99): case item expression covers a value already covered by a previous case item" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 99 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1571745726105 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(148) " "Verilog HDL Case Statement warning at controller.v(148): case item expression covers a value already covered by a previous case item" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 148 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1571745726106 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(149) " "Verilog HDL Case Statement warning at controller.v(149): case item expression covers a value already covered by a previous case item" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 149 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1571745726106 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 controller.v(231) " "Verilog HDL assignment warning at controller.v(231): truncated value with size 32 to match size of target (8)" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1571745726107 "|MCU2|controller:MainController"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Ram:myRam\|ram_rtl_0 " "Inferred dual-clock RAM node \"Ram:myRam\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1571745726531 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram:myRam\|ram " "RAM logic \"Ram:myRam\|ram\" is uninferred due to asynchronous read logic" {  } { { "Ram.v" "ram" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/Ram.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1571745726531 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1571745726531 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Rom:ProgramMemory\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Rom:ProgramMemory\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MCU2.ram0_Rom_15fa0.hdl.mif " "Parameter INIT_FILE set to db/MCU2.ram0_Rom_15fa0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Ram:myRam\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Ram:myRam\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1571745726825 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1571745726825 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1571745726825 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:MainALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:MainALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745726827 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:MainALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:MainALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745726827 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1571745726827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom:ProgramMemory\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"Rom:ProgramMemory\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom:ProgramMemory\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"Rom:ProgramMemory\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MCU2.ram0_Rom_15fa0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MCU2.ram0_Rom_15fa0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745726902 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571745726902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u61 " "Found entity 1: altsyncram_0u61" {  } { { "db/altsyncram_0u61.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/altsyncram_0u61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745726996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745726996 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/MCU2.ram0_Rom_15fa0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/MCU2.ram0_Rom_15fa0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1571745727006 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/MCU2.ram0_Rom_15fa0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/MCU2.ram0_Rom_15fa0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1571745727008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram:myRam\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Ram:myRam\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745727063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram:myRam\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Ram:myRam\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727064 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571745727064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87d1 " "Found entity 1: altsyncram_87d1" {  } { { "db/altsyncram_87d1.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/altsyncram_87d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745727146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745727146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745727196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:MainALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727197 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571745727197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745727260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745727260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745727290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:MainALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727290 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571745727290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fom.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fom " "Found entity 1: lpm_divide_fom" {  } { { "db/lpm_divide_fom.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/lpm_divide_fom.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745727357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745727357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745727375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745727375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ef " "Found entity 1: alt_u_div_8ef" {  } { { "db/alt_u_div_8ef.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/alt_u_div_8ef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745727419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745727419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745727488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745727488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745727552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745727552 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1571745727680 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1571745727680 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block output node \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 42 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745727680 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1 " "DSP block multiplier node \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 42 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745727680 ""}  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 24 -1 0 } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 42 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727680 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1571745727680 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1571745727680 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1571745727680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727750 ""}  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571745727750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_r2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_r2h1 " "Found entity 1: mac_mult_r2h1" {  } { { "db/mac_mult_r2h1.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mac_mult_r2h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745727807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745727807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jul " "Found entity 1: mult_jul" {  } { { "db/mult_jul.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_jul.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745727940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745727940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745727976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"ALU:MainALU\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571745727977 ""}  } { { "db/mult_1ht.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mult_1ht.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1571745727977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/mac_out_kv82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571745728031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571745728031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1571745728204 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "496 " "Ignored 496 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1571745728224 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "480 " "Ignored 480 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1571745728224 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1571745728224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[0\] " "Latch ALU:MainALU\|dataAcc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728228 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[1\] " "Latch ALU:MainALU\|dataAcc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728228 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[2\] " "Latch ALU:MainALU\|dataAcc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728228 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[3\] " "Latch ALU:MainALU\|dataAcc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728229 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[4\] " "Latch ALU:MainALU\|dataAcc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728229 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[5\] " "Latch ALU:MainALU\|dataAcc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728229 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[6\] " "Latch ALU:MainALU\|dataAcc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728229 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[7\] " "Latch ALU:MainALU\|dataAcc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728229 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[8\] " "Latch ALU:MainALU\|dataAcc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728229 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[9\] " "Latch ALU:MainALU\|dataAcc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728229 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[10\] " "Latch ALU:MainALU\|dataAcc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728229 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[11\] " "Latch ALU:MainALU\|dataAcc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728230 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[12\] " "Latch ALU:MainALU\|dataAcc\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728230 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[13\] " "Latch ALU:MainALU\|dataAcc\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728230 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[14\] " "Latch ALU:MainALU\|dataAcc\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728230 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[15\] " "Latch ALU:MainALU\|dataAcc\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728230 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[16\] " "Latch ALU:MainALU\|dataAcc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728230 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[17\] " "Latch ALU:MainALU\|dataAcc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728231 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[18\] " "Latch ALU:MainALU\|dataAcc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728231 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[19\] " "Latch ALU:MainALU\|dataAcc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728231 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[20\] " "Latch ALU:MainALU\|dataAcc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728232 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[21\] " "Latch ALU:MainALU\|dataAcc\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728232 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[22\] " "Latch ALU:MainALU\|dataAcc\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728232 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[23\] " "Latch ALU:MainALU\|dataAcc\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728232 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[24\] " "Latch ALU:MainALU\|dataAcc\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728232 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[25\] " "Latch ALU:MainALU\|dataAcc\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728232 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[26\] " "Latch ALU:MainALU\|dataAcc\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728232 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[27\] " "Latch ALU:MainALU\|dataAcc\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728232 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[28\] " "Latch ALU:MainALU\|dataAcc\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728233 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[29\] " "Latch ALU:MainALU\|dataAcc\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728233 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[30\] " "Latch ALU:MainALU\|dataAcc\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728233 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[31\] " "Latch ALU:MainALU\|dataAcc\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571745728233 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571745728233 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[0\] GND " "Pin \"Macc\[0\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[1\] GND " "Pin \"Macc\[1\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[2\] GND " "Pin \"Macc\[2\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[3\] GND " "Pin \"Macc\[3\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[4\] GND " "Pin \"Macc\[4\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[5\] GND " "Pin \"Macc\[5\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[6\] GND " "Pin \"Macc\[6\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[7\] GND " "Pin \"Macc\[7\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[8\] GND " "Pin \"Macc\[8\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[9\] GND " "Pin \"Macc\[9\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[10\] GND " "Pin \"Macc\[10\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[11\] GND " "Pin \"Macc\[11\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[12\] GND " "Pin \"Macc\[12\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[13\] GND " "Pin \"Macc\[13\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[14\] GND " "Pin \"Macc\[14\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Macc\[15\] GND " "Pin \"Macc\[15\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|Macc[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[0\] GND " "Pin \"MaccH\[0\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[1\] GND " "Pin \"MaccH\[1\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[2\] GND " "Pin \"MaccH\[2\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[3\] GND " "Pin \"MaccH\[3\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[4\] GND " "Pin \"MaccH\[4\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[5\] GND " "Pin \"MaccH\[5\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[6\] GND " "Pin \"MaccH\[6\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[7\] GND " "Pin \"MaccH\[7\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[8\] GND " "Pin \"MaccH\[8\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[9\] GND " "Pin \"MaccH\[9\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[10\] GND " "Pin \"MaccH\[10\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[11\] GND " "Pin \"MaccH\[11\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[12\] GND " "Pin \"MaccH\[12\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[13\] GND " "Pin \"MaccH\[13\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[14\] GND " "Pin \"MaccH\[14\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MaccH\[15\] GND " "Pin \"MaccH\[15\]\" is stuck at GND" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571745729170 "|MCU2|MaccH[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1571745729170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1571745729316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1571745730612 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Ram:myRam\|altsyncram:ram_rtl_0\|altsyncram_87d1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"Ram:myRam\|altsyncram:ram_rtl_0\|altsyncram_87d1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_87d1.tdf" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/db/altsyncram_87d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 38 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745730618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571745730908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745730908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571745731088 "|MCU2|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1571745731088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1383 " "Implemented 1383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571745731088 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571745731088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1253 " "Implemented 1253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1571745731088 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1571745731088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571745731088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571745731142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 20:02:11 2019 " "Processing ended: Tue Oct 22 20:02:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571745731142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571745731142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571745731142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571745731142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571745732717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571745732718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 20:02:12 2019 " "Processing started: Tue Oct 22 20:02:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571745732718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571745732718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571745732718 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571745732804 ""}
{ "Info" "0" "" "Project  = MCU2" {  } {  } 0 0 "Project  = MCU2" 0 0 "Fitter" 0 0 1571745732805 ""}
{ "Info" "0" "" "Revision = MCU2" {  } {  } 0 0 "Revision = MCU2" 0 0 "Fitter" 0 0 1571745732805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1571745732899 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MCU2 EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design MCU2" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1571745733060 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1571745733060 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1571745733095 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1571745733095 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571745733234 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571745733464 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571745733464 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2810 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571745733467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2812 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571745733467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2814 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571745733467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2816 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571745733467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2818 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571745733467 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571745733467 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571745733469 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1571745733471 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[0\] " "Pin portOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[1\] " "Pin portOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[2\] " "Pin portOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[3\] " "Pin portOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[4\] " "Pin portOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[5\] " "Pin portOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[6\] " "Pin portOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[7\] " "Pin portOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[8\] " "Pin portOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[9\] " "Pin portOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[10\] " "Pin portOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[11\] " "Pin portOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[12\] " "Pin portOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[13\] " "Pin portOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[14\] " "Pin portOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portOut\[15\] " "Pin portOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portOut[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[0\] " "Pin Macc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[1\] " "Pin Macc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[2\] " "Pin Macc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[3\] " "Pin Macc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[4\] " "Pin Macc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[5\] " "Pin Macc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[6\] " "Pin Macc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[7\] " "Pin Macc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[8\] " "Pin Macc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[9\] " "Pin Macc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[10\] " "Pin Macc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[11\] " "Pin Macc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[12\] " "Pin Macc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[13\] " "Pin Macc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[14\] " "Pin Macc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Macc\[15\] " "Pin Macc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Macc[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Macc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[0\] " "Pin MaccH\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[1\] " "Pin MaccH\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[2\] " "Pin MaccH\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[3\] " "Pin MaccH\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[4\] " "Pin MaccH\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[5\] " "Pin MaccH\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[6\] " "Pin MaccH\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[7\] " "Pin MaccH\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[8\] " "Pin MaccH\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[9\] " "Pin MaccH\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[10\] " "Pin MaccH\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[11\] " "Pin MaccH\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[12\] " "Pin MaccH\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[13\] " "Pin MaccH\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[14\] " "Pin MaccH\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MaccH\[15\] " "Pin MaccH\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MaccH[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MaccH[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[0\] " "Pin testout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[1\] " "Pin testout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[2\] " "Pin testout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[3\] " "Pin testout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[4\] " "Pin testout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[5\] " "Pin testout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[6\] " "Pin testout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[7\] " "Pin testout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[8\] " "Pin testout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[9\] " "Pin testout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[10\] " "Pin testout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[11\] " "Pin testout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[12\] " "Pin testout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[13\] " "Pin testout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[14\] " "Pin testout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testout\[15\] " "Pin testout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { testout[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[0\] " "Pin McodeOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[1\] " "Pin McodeOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[2\] " "Pin McodeOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[3\] " "Pin McodeOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[4\] " "Pin McodeOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[5\] " "Pin McodeOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[6\] " "Pin McodeOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[7\] " "Pin McodeOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[8\] " "Pin McodeOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[9\] " "Pin McodeOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[10\] " "Pin McodeOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[11\] " "Pin McodeOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[12\] " "Pin McodeOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[13\] " "Pin McodeOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[14\] " "Pin McodeOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "McodeOut\[15\] " "Pin McodeOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { McodeOut[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { McodeOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[0\] " "Pin portIn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[0] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[1\] " "Pin portIn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[1] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[2\] " "Pin portIn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[2] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[3\] " "Pin portIn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[3] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[4\] " "Pin portIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[4] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[5\] " "Pin portIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[5] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[6\] " "Pin portIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[6] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[7\] " "Pin portIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[7] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[8\] " "Pin portIn\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[8] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[9\] " "Pin portIn\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[9] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[10\] " "Pin portIn\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[10] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[11\] " "Pin portIn\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[11] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[12\] " "Pin portIn\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[12] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[13\] " "Pin portIn\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[13] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[14\] " "Pin portIn\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[14] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portIn\[15\] " "Pin portIn\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { portIn[15] } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571745733815 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1571745733815 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1571745734345 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU2.sdc " "Synopsys Design Constraints File file not found: 'MCU2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571745734347 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571745734347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571745734357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571745734358 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571745734359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571745734419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:MainController\|functionSelect\[3\] " "Destination node controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|functionSelect[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571745734419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:MainController\|functionSelect\[2\] " "Destination node controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|functionSelect[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571745734419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:MainController\|functionSelect\[1\] " "Destination node controller:MainController\|functionSelect\[1\]" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|functionSelect[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571745734419 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1571745734419 ""}  } { { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2791 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571745734419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:MainALU\|WideOr0~0  " "Automatically promoted node ALU:MainALU\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571745734420 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/ALU.v" 12 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:MainALU|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 1536 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571745734420 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:MainController\|ram_re  " "Automatically promoted node controller:MainController\|ram_re " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571745734420 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:MainController\|Selector94~0 " "Destination node controller:MainController\|Selector94~0" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|Selector94~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571745734420 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:MainController\|Selector94~1 " "Destination node controller:MainController\|Selector94~1" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|Selector94~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2159 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571745734420 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1571745734420 ""}  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|ram_re } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571745734420 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:MainController\|ram_we  " "Automatically promoted node controller:MainController\|ram_we " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571745734421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:MainController\|Selector95~0 " "Destination node controller:MainController\|Selector95~0" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|Selector95~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2156 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571745734421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:MainController\|Selector95~1 " "Destination node controller:MainController\|Selector95~1" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|Selector95~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2157 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571745734421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1571745734421 ""}  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 11 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|ram_we } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 343 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571745734421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:MainController\|re  " "Automatically promoted node controller:MainController\|re " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571745734421 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:MainController\|Selector37~0 " "Destination node controller:MainController\|Selector37~0" {  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 72 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|Selector37~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 2078 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571745734421 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1571745734421 ""}  } { { "controller.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/controller.v" 8 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:MainController|re } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571745734421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571745735088 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571745735089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571745735089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571745735091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571745735092 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571745735092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571745735093 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571745735093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571745735139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1571745735140 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571745735140 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 2.5V 17 80 0 " "Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 17 input, 80 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1571745735143 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1571745735143 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1571745735143 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571745735143 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1571745735143 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1571745735143 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571745735261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571745736721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571745737039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571745737049 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571745740890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571745740890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571745741632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X26_Y21 X38_Y30 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30" {  } { { "loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30"} 26 21 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1571745743403 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571745743403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571745746508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1571745746508 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571745746508 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.47 " "Total time spent on timing analysis during the Fitter is 1.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1571745746548 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571745746653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571745747072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571745747155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571745747526 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571745748205 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V M10 " "Pin clk uses I/O standard 2.5 V at M10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "MCU2.v" "" { Text "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/MCU2.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1571745748616 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1571745748616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/output_files/MCU2.fit.smsg " "Generated suppressed messages file C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/output_files/MCU2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571745748750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5299 " "Peak virtual memory: 5299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571745749315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 20:02:29 2019 " "Processing ended: Tue Oct 22 20:02:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571745749315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571745749315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571745749315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571745749315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571745750777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571745750777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 20:02:30 2019 " "Processing started: Tue Oct 22 20:02:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571745750777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571745750777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571745750777 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1571745751899 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571745751940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571745752403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 20:02:32 2019 " "Processing ended: Tue Oct 22 20:02:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571745752403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571745752403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571745752403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571745752403 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571745753004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571745753992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571745753992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 20:02:33 2019 " "Processing started: Tue Oct 22 20:02:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571745753992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571745753992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MCU2 -c MCU2 " "Command: quartus_sta MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571745753993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1571745754094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1571745754291 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1571745754331 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1571745754331 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1571745754668 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU2.sdc " "Synopsys Design Constraints File file not found: 'MCU2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1571745754775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1571745754776 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:MainController\|re controller:MainController\|re " "create_clock -period 1.000 -name controller:MainController\|re controller:MainController\|re" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:MainController\|ram_we controller:MainController\|ram_we " "create_clock -period 1.000 -name controller:MainController\|ram_we controller:MainController\|ram_we" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:MainController\|ram_re controller:MainController\|ram_re " "create_clock -period 1.000 -name controller:MainController\|ram_re controller:MainController\|ram_re" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:MainController\|functionSelect\[0\] controller:MainController\|functionSelect\[0\] " "create_clock -period 1.000 -name controller:MainController\|functionSelect\[0\] controller:MainController\|functionSelect\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754779 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754779 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1571745754900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754901 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1571745754902 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1571745754911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1571745754960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1571745754960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.523 " "Worst-case setup slack is -40.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.523            -593.010 controller:MainController\|functionSelect\[0\]  " "  -40.523            -593.010 controller:MainController\|functionSelect\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.255            -274.563 clk  " "   -4.255            -274.563 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -0.347 controller:MainController\|re  " "   -0.347              -0.347 controller:MainController\|re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 controller:MainController\|ram_we  " "    0.225               0.000 controller:MainController\|ram_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571745754965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.633 " "Worst-case hold slack is -0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633             -11.569 controller:MainController\|functionSelect\[0\]  " "   -0.633             -11.569 controller:MainController\|functionSelect\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.122 clk  " "   -0.106              -0.122 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 controller:MainController\|ram_we  " "    0.095               0.000 controller:MainController\|ram_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 controller:MainController\|re  " "    0.113               0.000 controller:MainController\|re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571745754976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571745754981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571745754987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -141.000 clk  " "   -3.000            -141.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -4.348 controller:MainController\|ram_we  " "   -2.174              -4.348 controller:MainController\|ram_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -2.174 controller:MainController\|ram_re  " "   -2.174              -2.174 controller:MainController\|ram_re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -2.174 controller:MainController\|re  " "   -2.174              -2.174 controller:MainController\|re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 controller:MainController\|functionSelect\[0\]  " "    0.421               0.000 controller:MainController\|functionSelect\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745754992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571745754992 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1571745755244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1571745755271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1571745755724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755814 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1571745755836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1571745755836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.197 " "Worst-case setup slack is -36.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.197            -530.684 controller:MainController\|functionSelect\[0\]  " "  -36.197            -530.684 controller:MainController\|functionSelect\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.728            -233.394 clk  " "   -3.728            -233.394 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225              -0.225 controller:MainController\|re  " "   -0.225              -0.225 controller:MainController\|re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 controller:MainController\|ram_we  " "    0.294               0.000 controller:MainController\|ram_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571745755847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.513 " "Worst-case hold slack is -0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -8.649 controller:MainController\|functionSelect\[0\]  " "   -0.513              -8.649 controller:MainController\|functionSelect\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.060 clk  " "   -0.060              -0.060 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 controller:MainController\|ram_we  " "    0.110               0.000 controller:MainController\|ram_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 controller:MainController\|re  " "    0.127               0.000 controller:MainController\|re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571745755862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571745755870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571745755878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -141.000 clk  " "   -3.000            -141.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -4.348 controller:MainController\|ram_we  " "   -2.174              -4.348 controller:MainController\|ram_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -2.174 controller:MainController\|ram_re  " "   -2.174              -2.174 controller:MainController\|ram_re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -2.174 controller:MainController\|re  " "   -2.174              -2.174 controller:MainController\|re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 controller:MainController\|functionSelect\[0\]  " "    0.448               0.000 controller:MainController\|functionSelect\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745755887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571745755887 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1571745756177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1571745756505 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1571745756505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.467 " "Worst-case setup slack is -22.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.467            -327.205 controller:MainController\|functionSelect\[0\]  " "  -22.467            -327.205 controller:MainController\|functionSelect\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811            -102.285 clk  " "   -1.811            -102.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 controller:MainController\|re  " "    0.246               0.000 controller:MainController\|re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 controller:MainController\|ram_we  " "    0.516               0.000 controller:MainController\|ram_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571745756516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.544 " "Worst-case hold slack is -0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544             -11.798 controller:MainController\|functionSelect\[0\]  " "   -0.544             -11.798 controller:MainController\|functionSelect\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -0.489 clk  " "   -0.208              -0.489 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.021 controller:MainController\|ram_we  " "   -0.021              -0.021 controller:MainController\|ram_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.008 controller:MainController\|re  " "   -0.008              -0.008 controller:MainController\|re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571745756533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571745756543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571745756556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -145.320 clk  " "   -3.000            -145.320 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 controller:MainController\|ram_we  " "   -1.000              -2.000 controller:MainController\|ram_we " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 controller:MainController\|ram_re  " "   -1.000              -1.000 controller:MainController\|ram_re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 controller:MainController\|re  " "   -1.000              -1.000 controller:MainController\|re " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 controller:MainController\|functionSelect\[0\]  " "    0.355               0.000 controller:MainController\|functionSelect\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571745756569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571745756569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1571745757647 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1571745757647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571745757797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 20:02:37 2019 " "Processing ended: Tue Oct 22 20:02:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571745757797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571745757797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571745757797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571745757797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571745759240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571745759241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 20:02:39 2019 " "Processing started: Tue Oct 22 20:02:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571745759241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571745759241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571745759241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MCU2.vo C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/simulation/qsim// simulation " "Generated file MCU2.vo in folder \"C:/Users/84368/EE/FPGA_Project/ElectronicDesignProject/MCU2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571745759977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571745760046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 20:02:40 2019 " "Processing ended: Tue Oct 22 20:02:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571745760046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571745760046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571745760046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571745760046 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Quartus II Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571745760680 ""}
