/**
 * Copyright (c) 2026 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/*!
 * \file copy_l1_to_l0_mx.h
 * \brief MX Matmul Scene Scale Data L1 to L0 Interface Implementation (Ascend 950PR/Ascend 950DT)
 */

#ifndef TILEOP_TILE_OPERATOR_ARCH35_COPY_L1_TO_L0_MX_IMPL__H
#define TILEOP_TILE_OPERATOR_ARCH35_COPY_L1_TO_L0_MX_IMPL__H

#include "../cube_utils.h"

// Copy data from L1 to L0A_MX scale buffer or L0B_MX scale buffer
template <typename Coord, typename DstTileData, typename SrcTileData>
INLINE void TExtractMXImpl(DstTileData& dst, SrcTileData& src, const Coord& coord)
{
    constexpr uint64_t shapeSize = Std::tuple_size<typename DstTileData::Shape>::value;
    static_assert(shapeSize == SHAPE_DIM3 || shapeSize == SHAPE_DIM4 || shapeSize == MX_SCALE_MAX_DIM,
                  "Shape dim size should be 3, 4 or 5");
    static_assert((DstTileData::FORMAT == Hardware::L0A_MX || DstTileData::FORMAT == Hardware::L0B_MX) &&
                  SrcTileData::FORMAT == Hardware::L1);
    // batch 前导维由构图层保证 shape=1、offset=0，矩阵主体取尾 3 维
    int64_t offset0 = TileOp::GetTupleElement<Coord, shapeSize - SHAPE_DIM3, shapeSize, 0>(coord);
    int64_t offset1 = TileOp::GetTupleElement<Coord, shapeSize - SHAPE_DIM2, shapeSize, 0>(coord);
    constexpr auto staticL1H = Std::tuple_element<shapeSize - SHAPE_DIM3, typename SrcTileData::TileShape>::type::value;
    constexpr auto staticL1W = Std::tuple_element<shapeSize - SHAPE_DIM2, typename SrcTileData::TileShape>::type::value;
    constexpr auto staticL0H = Std::tuple_element<shapeSize - SHAPE_DIM3, typename DstTileData::TileShape>::type::value;
    constexpr auto staticL0W = Std::tuple_element<shapeSize - SHAPE_DIM2, typename DstTileData::TileShape>::type::value;
    int64_t dstShape0 = GetTailShape<SHAPE_DIM2>(dst);
    int64_t dstShape1 = GetTailShape<1>(dst);
    int64_t srcShape0 = GetTailShape<SHAPE_DIM2>(src);
    int64_t srcShape1 = GetTailShape<1>(src);
    using tileL1Tensor = std::conditional_t<
        DstTileData::FORMAT == Hardware::L0A_MX,
        pto::Tile<pto::TileType::Mat, typename SrcTileData::Type, staticL1H, staticL1W * SHAPE_DIM2,
                  pto::BLayout::RowMajor, -1, -1, pto::SLayout::RowMajor, pto::TileConfig::alignedSize>,
        pto::Tile<pto::TileType::Mat, typename SrcTileData::Type, staticL1H * SHAPE_DIM2, staticL1W,
                  pto::BLayout::ColMajor, -1, -1, pto::SLayout::ColMajor, pto::TileConfig::alignedSize>>;
    using tileL0MXTensor = std::conditional_t<
        DstTileData::FORMAT == Hardware::L0A_MX,
        pto::TileLeftScaleCompact<typename DstTileData::Type, staticL0H, staticL0W * SHAPE_DIM2, -1, -1>,
        pto::TileRightScaleCompact<typename DstTileData::Type, staticL0H * SHAPE_DIM2, staticL0W, -1, -1>>;
    if constexpr (DstTileData::FORMAT == Hardware::L0A_MX) {
        tileL1Tensor l1Tile(srcShape0, srcShape1 * SHAPE_DIM2);
        tileL0MXTensor l0MXTile(dstShape0, dstShape1 * SHAPE_DIM2);
        pto::TASSIGN(l1Tile, static_cast<uint64_t>(src.GetAddr()));
        pto::TASSIGN(l0MXTile, static_cast<uint64_t>(dst.GetAddr()));
        pto::TEXTRACT(l0MXTile, l1Tile, offset0, offset1 * SHAPE_DIM2);
    } else {
        tileL1Tensor l1Tile(srcShape0 * SHAPE_DIM2, srcShape1);
        tileL0MXTensor l0MXTile(dstShape0 * SHAPE_DIM2, dstShape1);
        pto::TASSIGN(l1Tile, static_cast<uint64_t>(src.GetAddr()));
        pto::TASSIGN(l0MXTile, static_cast<uint64_t>(dst.GetAddr()));
        pto::TEXTRACT(l0MXTile, l1Tile, offset0 * SHAPE_DIM2, offset1);
    }
}

#endif // TILEOP_TILE_OPERATOR_ARCH35_COPY_L1_TO_L0_MX_IMPL__H
