Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)

Date      :  Mon Sep  2 17:36:19 2024
Project   :  C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM
Component :  SFSRAM_sb
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/SFSRAM_sb.v
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/SFSRAM_sb.v
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/CCC_0/SFSRAM_sb_CCC_0_FCCC.v
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/FABOSC_0/SFSRAM_sb_FABOSC_0_OSC.v
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/SFSRAM_sb.v
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb_MSS/SFSRAM_sb_MSS.v

HDL source files for Synopsys SynplifyPro Synthesis tool:
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/Actel/SgCore/OSC/2.0.101/osc_comps.v
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb_MSS/SFSRAM_sb_MSS_syn.v

HDL source files for Mentor Precision Synthesis tool:
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.v
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb_MSS/SFSRAM_sb_MSS_pre.v

Stimulus files for all Simulation tools:
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/subsystem.bfm
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/subsystem.bfm
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb/subsystem.bfm
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb_MSS/CM3_compile_bfm.tcl
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb_MSS/user.bfm
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb_MSS/test.bfm
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm

Firmware files for all Software IDE tools:
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb_MSS/sys_config_mss_clocks.h

Constraint files:
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb\CCC_0\SFSRAM_sb_CCC_0_FCCC.sdc
    C:/Users/Clara/STM32CubeIDE/workspace_1.16.0/nascerr/libero_project/SmartFusionSRAM/component/work/SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.sdc
