

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x113445c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e731218..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e731210..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e73120c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e731208..

GPGPU-Sim PTX: cudaLaunch for 0x0x402b6a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvm6PtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvm6PtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvm6PtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvm6PtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvm6PtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvm6PtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvm6PtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x60a8 (sad.1.sm_70.ptx:3803) @%p3 bra BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68a0 (sad.1.sm_70.ptx:4108) neg.s32 %r28, %r8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6180 (sad.1.sm_70.ptx:3831) @%p4 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6218 (sad.1.sm_70.ptx:3863) setp.ge.u32%p5, %r258, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6220 (sad.1.sm_70.ptx:3864) @%p5 bra BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68a0 (sad.1.sm_70.ptx:4108) neg.s32 %r28, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x66d8 (sad.1.sm_70.ptx:4018) @%p6 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66e0 (sad.1.sm_70.ptx:4020) @%p5 bra BB12_17;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x66e0 (sad.1.sm_70.ptx:4020) @%p5 bra BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68a0 (sad.1.sm_70.ptx:4108) neg.s32 %r28, %r8;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6730 (sad.1.sm_70.ptx:4031) @%p9 bra BB12_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6810 (sad.1.sm_70.ptx:4077) setp.lt.u32%p12, %r19, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6740 (sad.1.sm_70.ptx:4034) @%p10 bra BB12_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67d8 (sad.1.sm_70.ptx:4066) cvt.s64.s32%rd49, %r258;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6750 (sad.1.sm_70.ptx:4037) @%p11 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67a0 (sad.1.sm_70.ptx:4055) cvt.s64.s32%rd45, %r18;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6758 (sad.1.sm_70.ptx:4038) bra.uni BB12_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6770 (sad.1.sm_70.ptx:4045) cvt.u64.u32%rd41, %r258;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6768 (sad.1.sm_70.ptx:4042) bra.uni BB12_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67a0 (sad.1.sm_70.ptx:4055) cvt.s64.s32%rd45, %r18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6818 (sad.1.sm_70.ptx:4078) @%p12 bra BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68a0 (sad.1.sm_70.ptx:4108) neg.s32 %r28, %r8;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6898 (sad.1.sm_70.ptx:4105) @%p13 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68a0 (sad.1.sm_70.ptx:4108) neg.s32 %r28, %r8;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x68e0 (sad.1.sm_70.ptx:4122) @%p14 bra BB12_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6968 (sad.1.sm_70.ptx:4152) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvm6PtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvm6PtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvm6PtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvm6PtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvm6PtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 195215
gpu_sim_insn = 230030064
gpu_ipc =    1178.3422
gpu_tot_sim_cycle = 195215
gpu_tot_sim_insn = 230030064
gpu_tot_ipc =    1178.3422
gpu_tot_issued_cta = 1584
gpu_occupancy = 39.5187% 
gpu_tot_occupancy = 39.5187% 
max_total_param_size = 0
gpu_stall_dramfull = 199685
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      20.2577
partiton_level_parallism_total  =      20.2577
partiton_level_parallism_util =      21.1139
partiton_level_parallism_util_total  =      21.1139
L2_BW  =     742.3136 GB/Sec
L2_BW_total  =     742.3136 GB/Sec
gpu_total_sim_rate=135630
############## bottleneck_stats #############
cycles: core 195215, icnt 195215, l2 195215, dram 146583
gpu_ipc	1178.342
gpu_tot_issued_cta = 1584, average cycles = 123
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 98497 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.123	80
L1D data util	0.513	80	0.521	68
L1D tag util	0.169	80	0.171	56
L2 data util	0.173	64	0.177	46
L2 tag util	0.288	64	0.290	48
n_l2_access	 3594903
icnt s2m util	0.000	0	0.000	48	flits per packet: -nan
icnt m2s util	0.000	0	0.000	48	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.057	32	0.058	23

latency_l1_hit:	15762605, num_l1_reqs:	788129
L1 hit latency:	20
latency_l2_hit:	1230672579, num_l2_reqs:	1769203
L2 hit latency:	695
latency_dram:	487155124, num_dram_reqs:	1825700
DRAM latency:	266

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	0.500
TB slot    	0.500
L1I tag util	0.250	80	0.253	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.127	80	0.128	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.137	80	0.138	0

smem port	0.000	0

n_reg_bank	16
reg port	0.196	16	0.210	8
L1D tag util	0.169	80	0.171	56
L1D fill util	0.005	80	0.006	68
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.008	80
L1D hit rate	0.298
L1D miss rate	0.701
L1D rsfail rate	0.000
L2 tag util	0.288	64	0.290	48
L2 fill util	0.000	0	0.000	48
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	48
L2 missq util	0.000	64	0.000	46
L2 hit rate	0.492
L2 miss rate	0.508
L2 rsfail rate	0.000

dram activity	0.105	32	0.108	15

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.333

run 0.030, fetch 0.000, sync 0.068, control 0.000, data 0.899, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33340, Miss = 23439, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33340, Miss = 23319, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[2]: Access = 33340, Miss = 23494, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[3]: Access = 33340, Miss = 23459, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33340, Miss = 23474, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33340, Miss = 23421, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 31673, Miss = 22190, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[7]: Access = 33340, Miss = 23358, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[8]: Access = 33340, Miss = 23477, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 31673, Miss = 22157, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 33340, Miss = 23429, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 33340, Miss = 23551, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 33340, Miss = 23333, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 33340, Miss = 23504, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[14]: Access = 33340, Miss = 23360, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[15]: Access = 33340, Miss = 23428, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[16]: Access = 33340, Miss = 23257, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33340, Miss = 23405, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[18]: Access = 33340, Miss = 23347, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[19]: Access = 33340, Miss = 23366, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 33340, Miss = 23233, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 33340, Miss = 23299, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 33340, Miss = 23386, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33340, Miss = 23385, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[24]: Access = 33340, Miss = 23446, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 31673, Miss = 22216, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[26]: Access = 31673, Miss = 22098, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 33340, Miss = 23471, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[28]: Access = 33340, Miss = 23392, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 33340, Miss = 23359, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[30]: Access = 33340, Miss = 23371, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[31]: Access = 33340, Miss = 23533, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 33340, Miss = 23252, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[33]: Access = 33340, Miss = 23476, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 33340, Miss = 23471, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[35]: Access = 33340, Miss = 23335, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 33340, Miss = 23367, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 33340, Miss = 23313, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[38]: Access = 33340, Miss = 23389, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[39]: Access = 33340, Miss = 23393, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 33340, Miss = 23420, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 31673, Miss = 22114, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 33340, Miss = 23448, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 33340, Miss = 23454, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 33340, Miss = 23356, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[45]: Access = 33340, Miss = 23427, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 33340, Miss = 23325, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[47]: Access = 33340, Miss = 23416, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 33340, Miss = 23404, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 33340, Miss = 23351, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 30006, Miss = 20933, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[51]: Access = 33340, Miss = 23533, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 33340, Miss = 23369, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 33340, Miss = 23484, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[54]: Access = 31673, Miss = 22251, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[55]: Access = 33340, Miss = 23443, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33340, Miss = 23337, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[57]: Access = 31673, Miss = 22090, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[58]: Access = 33340, Miss = 23374, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[59]: Access = 33340, Miss = 23376, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33340, Miss = 23369, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[61]: Access = 31673, Miss = 22167, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 31673, Miss = 22207, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 31673, Miss = 22207, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[64]: Access = 33340, Miss = 23270, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[65]: Access = 33340, Miss = 23504, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[66]: Access = 33340, Miss = 23289, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 33340, Miss = 23448, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[68]: Access = 33340, Miss = 23498, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 33340, Miss = 23377, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 33340, Miss = 23511, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 31673, Miss = 22201, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 33340, Miss = 23328, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 33340, Miss = 23333, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[74]: Access = 33340, Miss = 23383, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 33340, Miss = 23425, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 33340, Miss = 23395, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 31673, Miss = 22121, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 31673, Miss = 22341, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 31673, Miss = 22167, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_total_cache_accesses = 2640528
	L1D_total_cache_misses = 1852399
	L1D_total_cache_miss_rate = 0.7015
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 830
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15267
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8160006
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 788129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47905
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8160006
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15267
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1728144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1728144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 81
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 749
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4882, 4814, 4882, 4814, 4882, 4814, 4882, 4814, 2441, 2407, 2441, 2407, 2441, 2407, 2441, 2407, 2441, 2407, 2441, 2407, 2441, 2407, 2441, 2407, 2441, 2407, 2441, 2407, 2441, 2407, 2441, 2407, 
gpgpu_n_tot_thrd_icount = 245735424
gpgpu_n_tot_w_icount = 7679232
gpgpu_n_stall_shd_mem = 11309772
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77547
gpgpu_n_mem_write_global = 3861792
gpgpu_n_mem_texture = 15267
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 3556080
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1668055
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2067120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28156575	W0_Idle:1979591	W0_Scoreboard:22008318	W1:53856	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1823184	W29:1989504	W30:0	W31:0	W32:3812688
single_issue_nums: WS0:1930831	WS1:1903937	WS2:1935713	WS3:1908751	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 620376 {8:77547,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 86194944 {8:2133648,40:1728144,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 122136 {8:15267,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3101880 {40:77547,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30894336 {8:3861792,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2442720 {40:61068,}
maxmflatency = 4875 
max_icnt2mem_latency = 3729 
maxmrqlatency = 155 
max_icnt2sh_latency = 605 
averagemflatency = 560 
avg_icnt2mem_latency = 280 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 44 
mrq_lat_table:10647 	10505 	13596 	25031 	27487 	10366 	857 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1644378 	761050 	926318 	623127 	44101 	1433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	88743 	80276 	82530 	1214101 	516564 	272558 	323182 	429513 	764030 	172284 	10825 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1539220 	274020 	315563 	389968 	481146 	550276 	369975 	79529 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	179 	72 	101 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        56        58        58        56        56        58        58        58        58        58        58        57        58        59        58 
dram[1]:        56        56        58        58        57        56        58        58        58        57        59        58        56        56        58        58 
dram[2]:        58        57        58        58        58        58        59        59        58        59        58        58        57        56        58        58 
dram[3]:        58        58        58        58        58        59        58        58        58        58        58        58        58        58        58        58 
dram[4]:        58        59        56        56        58        58        58        58        58        58        58        58        58        58        57        57 
dram[5]:        58        58        56        56        58        58        57        57        58        58        56        56        59        59        56        56 
dram[6]:        56        58        58        58        58        58        58        58        59        59        56        56        58        58        57        57 
dram[7]:        56        58        58        58        57        58        59        58        58        58        58        58        58        58        58        58 
dram[8]:        56        57        59        58        56        56        58        58        58        58        58        58        57        58        58        58 
dram[9]:        56        56        58        58        57        56        58        58        58        57        58        58        56        56        59        59 
dram[10]:        58        57        58        58        58        58        58        58        58        58        58        59        57        56        58        58 
dram[11]:        56        58        58        58        58        58        58        59        58        59        58        58        58        58        58        58 
dram[12]:        57        58        56        56        59        59        58        58        58        58        58        58        58        58        57        57 
dram[13]:        59        59        56        56        58        58        57        57        58        58        56        56        58        58        56        56 
dram[14]:        58        58        58        58        58        58        58        58        58        58        56        56        59        58        57        57 
dram[15]:        58        58        58        58        57        58        58        58        59        58        58        58        58        58        58        58 
dram[16]:        59        57        58        58        56        56        59        59        58        58        58        58        57        58        58        58 
dram[17]:        61        56        58        59        57        56        58        58        58        57        58        58        56        56        58        58 
dram[18]:        58        57        58        58        58        58        58        58        58        58        58        58        56        56        58        59 
dram[19]:        58        58        58        58        58        58        58        58        58        58        58        59        59        58        58        58 
dram[20]:        58        58        56        56        58        58        58        59        59        59        58        58        58        58        57        57 
dram[21]:        58        58        56        56        59        58        57        57        58        58        56        56        58        58        56        56 
dram[22]:        59        58        58        58        58        58        58        58        58        58        56        56        58        58        57        56 
dram[23]:        58        58        58        58        57        58        58        58        58        58        58        57        59        58        58        59 
dram[24]:        56        57        58        58        56        56        58        58        59        58        58        59        57        58        58        58 
dram[25]:        56        56        58        58        56        56        58        59        58        57        58        58        56        56        58        58 
dram[26]:        57        57        58        59        59        58        58        58        58        58        58        58        56        56        58        58 
dram[27]:        59        58        58        58        58        58        58        58        58        58        58        58        58        58        58        59 
dram[28]:        58        58        56        56        58        58        58        58        58        58        58        59        59        58        57        57 
dram[29]:        58        58        56        56        58        58        57        58        59        58        56        56        58        58        56        56 
dram[30]:        58        58        58        57        59        58        58        59        58        58        56        56        58        58        57        56 
dram[31]:        59        58        58        59        57        58        58        58        58        58        58        57        58        58        58        58 
maximum service time to same row:
dram[0]:    108189    107418    107465    108807     92955     92473     94015     93991     93893     93609     97149     99201     98634     98856    100815     98350 
dram[1]:     97968    107402    107453    108786     92943     92468     93995     93984     93882     93106     97134     99157     98624     99248    100795     98346 
dram[2]:     97988    107394    107449    108770     92934     94352     93978     93976     93874     93095     97118     99136    100882     99240    100788     99786 
dram[3]:     98219    107389    109168    108762     92927     94347     93958     93970     93869     93086     96442     99667    100863     99232    100788     99770 
dram[4]:    102576    107498    109160    108747     92923     94340     93945     93665     94641     93078     96435     99659    100850     98342    100376     99746 
dram[5]:    103274    107490    109143    109127     93691     92852     94245     93657     94628     93071     96427     99643    100835     98334    100365     99734 
dram[6]:    106138    107482    109132    110155     93683     92846     94249     93652     94613     93444     96422     99619     99924     98326    100341    100819 
dram[7]:    107754    107478    109124    110147     93675     92838     94235     93645     94380     93432     96414     99815     99888     98317    100332    100814 
dram[8]:    107743    109859    109199    110139     93669     92824     94219     93363     92797     93410     95439     99786     99882     98313    100224    100802 
dram[9]:    107735    109851    109188    110501     94962     92813     93394     93355     92786     93396     95431     99755     99867    100598    100216     99517 
dram[10]:    107726    109842    109180    110417     94954     92809     93387     93347     92781     93287     95423     99738     99842    100682    100206     99505 
dram[11]:    101040    109827    109177    110402     94949     92954     93380     93339     92773     93279     95416    100381     99826    100673    100198     99477 
dram[12]:    100929    108727    109851    110394     94942     92947     93372     93328     92769     93272     94511    101589     99811    100661    100193     99447 
dram[13]:    107702    108719    109842    110386     94810     92939     93371     93397     93802     93264     94503    101573     99799     99654     99328     99398 
dram[14]:     99712    108711    109828    108989     94785     92938     93810     93384     93790     93260     94491     97953     99791     99639     99312     99393 
dram[15]:    100348    107069    109820    108981     94760     93086     93790     93372     93460     93315     94479     97944     97930     99620     99301    100843 
dram[16]:     99912    107057    109814    108973     94526     93078     93766     93367     92749     93307     94463     97934     97916     99597     99293    100835 
dram[17]:     98544    107037    110220    108642     94499     93071     93762     94131     92741     93296     94202     97922     97908     99590     99289    100827 
dram[18]:     97920    107014    110212    108621     94468     93070     93640     94123     92729     93292     94183     97915     97899     99707     99458    100392 
dram[19]:     97977    107000    110204    108606     94448     93133     93633     94115     92714     93335     94172     97907     97888     99686     99446    100384 
dram[20]:     98063    106996    110201    108597     94014     93127     93625     94146     92701     93319     94159     97900     99671     99680     99433     99620 
dram[21]:     97606    107093    110573    108590     94007     93120     93620     94432     93854     93312     99850     97891     99664     99546     99429     99601 
dram[22]:    103871    107085    110564    108589     93999     93113     93921     94411     93837     93613     99839     97871     99658     99521    100819     99570 
dram[23]:    104764    107076    110557    108715     93991     92689     94280     94415     93825     93608     99899     97868     99650     99499    100810     99558 
dram[24]:    106755    107069    108762    109129     93987     92682     94273     94396     94091     93600     99890    100377    100502     99481    100108    100131 
dram[25]:    108160    108360    108739    109119     93945     92674     94263     94672     94084     93593     99890    100348    100495     98820     99855    100115 
dram[26]:    108152    108490    108722    107719     93938     92669     94251     94901     94078     93589     99402    100328    100489     98812     99839    100099 
dram[27]:    108149    108483    108711    107711     93930     92911     93356     94882     94067     94376     99381    100304    100479     98789     99828    100080 
dram[28]:    108486    108474    108707    107703     93513     92906     93348     94621     94569     94371     99362    100288     98843     98771     99807    100726 
dram[29]:    108470    108473    110288    107695     92496     92898     93343     94139     93640     94363     99347    100265     98831     98748     98393    100714 
dram[30]:    107562    109551    110280    107477     92488     92891     93335     94131     93628     94356     99224    100253     98819     98670     98378    100697 
dram[31]:    107430    109534    110272    107471     92480     92883     93331     94126     93617     93902     99213    100249     98807     98652     98366    100694 
average row accesses per activate:
dram[0]: 56.666668 56.666668 57.333332 57.333332 53.500000 55.250000 57.000000 57.000000 53.500000 51.750000 57.000000 57.333332 56.666668 56.666668 57.333332 57.333332 
dram[1]: 49.500000 56.666668 57.000000 57.333332 53.500000 55.250000 56.750000 56.750000 53.500000 51.500000 57.666668 57.333332 56.666668 57.000000 57.333332 57.333332 
dram[2]: 56.000000 57.000000 56.666668 56.666668 53.500000 55.250000 57.250000 57.250000 53.000000 51.500000 57.000000 57.333332 57.000000 56.666668 56.666668 57.000000 
dram[3]: 56.750000 57.333332 56.666668 56.666668 53.500000 55.250000 57.000000 57.000000 53.500000 51.500000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[4]: 28.625000 57.333332 57.000000 56.666668 53.500000 55.250000 57.000000 57.000000 53.500000 51.750000 56.666668 56.666668 57.000000 57.000000 56.666668 56.666668 
dram[5]: 23.100000 57.333332 56.666668 56.666668 53.250000 55.000000 57.000000 57.000000 53.250000 51.500000 56.666668 56.666668 57.666668 57.666668 57.000000 56.666668 
dram[6]: 11.789474 56.666668 57.333332 57.333332 53.000000 55.000000 57.000000 57.000000 53.750000 52.000000 57.000000 56.666668 57.000000 57.000000 57.000000 57.000000 
dram[7]: 22.500000 56.666668 57.000000 57.333332 53.750000 55.250000 57.000000 57.000000 53.500000 51.750000 57.333332 57.333332 56.666668 56.666668 57.333332 57.333332 
dram[8]: 18.916666 56.666668 57.666668 57.333332 53.500000 55.500000 57.000000 57.000000 53.500000 51.750000 57.000000 57.333332 56.666668 56.666668 57.000000 57.000000 
dram[9]: 56.500000 57.000000 57.000000 57.333332 53.500000 55.250000 56.750000 56.750000 53.500000 51.500000 57.333332 57.000000 56.666668 56.666668 57.666668 57.666668 
dram[10]: 38.500000 57.000000 56.666668 56.666668 53.500000 55.250000 57.000000 57.000000 53.000000 51.250000 57.333332 57.666668 57.000000 57.000000 56.666668 57.000000 
dram[11]: 17.307692 57.333332 56.666668 56.666668 53.250000 55.000000 57.000000 57.250000 53.500000 51.750000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[12]: 29.000000 57.000000 56.666668 56.666668 53.750000 55.500000 57.250000 57.000000 53.500000 51.750000 56.666668 56.666668 57.000000 57.000000 56.666668 56.666668 
dram[13]: 32.857143 57.666668 57.000000 56.666668 53.250000 55.000000 57.000000 57.000000 53.250000 51.500000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[14]: 19.538462 56.666668 57.333332 57.333332 53.000000 55.000000 57.000000 57.000000 53.500000 51.750000 56.666668 56.666668 57.333332 57.333332 57.333332 57.000000 
dram[15]: 17.000000 56.666668 57.000000 57.333332 53.500000 55.250000 56.750000 56.750000 52.500000 51.750000 57.666668 57.333332 56.666668 56.666668 57.333332 57.333332 
dram[16]: 38.142857 56.666668 57.333332 57.000000 53.750000 55.250000 57.250000 57.250000 51.750000 52.000000 57.000000 57.333332 56.666668 56.666668 57.000000 57.000000 
dram[17]: 51.599998 56.666668 57.333332 57.666668 53.500000 55.500000 56.750000 56.750000 51.500000 51.500000 57.333332 57.000000 56.666668 56.666668 57.333332 57.333332 
dram[18]: 51.799999 57.333332 56.666668 56.666668 53.500000 55.250000 57.000000 57.000000 51.250000 51.250000 57.333332 57.333332 56.666668 56.666668 57.000000 57.333332 
dram[19]: 24.181818 57.333332 56.666668 56.666668 53.250000 55.000000 57.000000 57.000000 51.500000 51.500000 56.666668 57.000000 57.666668 57.666668 56.666668 56.666668 
dram[20]: 24.000000 57.000000 56.666668 56.666668 54.750000 55.250000 57.000000 57.250000 52.000000 52.000000 56.666668 56.666668 57.000000 57.000000 56.666668 56.666668 
dram[21]: 20.846153 57.333332 56.666668 56.666668 55.250000 55.250000 57.250000 57.000000 51.500000 51.500000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[22]: 30.555555 57.000000 57.666668 57.333332 55.000000 55.000000 57.000000 57.000000 51.750000 51.750000 56.666668 56.666668 57.000000 57.333332 57.000000 56.666668 
dram[23]: 31.444445 56.666668 57.000000 57.333332 55.250000 55.250000 56.750000 56.750000 51.750000 51.750000 57.333332 57.000000 57.000000 56.666668 57.666668 57.666668 
dram[24]: 14.157895 56.666668 57.333332 57.000000 55.250000 55.250000 57.000000 57.000000 52.000000 51.750000 57.333332 57.666668 56.666668 56.666668 57.000000 57.000000 
dram[25]: 17.000000 56.666668 57.333332 57.333332 55.250000 55.250000 57.000000 57.000000 51.500000 51.750000 57.333332 57.000000 56.666668 56.666668 57.333332 57.333332 
dram[26]: 14.000000 57.000000 56.666668 57.000000 55.500000 55.500000 57.000000 57.000000 51.250000 51.250000 57.333332 57.333332 56.666668 56.666668 57.000000 57.000000 
dram[27]: 57.666668 57.666668 56.666668 56.666668 55.000000 55.000000 57.000000 57.000000 51.500000 51.500000 56.666668 56.666668 57.333332 57.333332 56.666668 57.000000 
dram[28]: 57.000000 57.000000 56.666668 56.666668 55.250000 55.250000 57.000000 57.000000 51.750000 51.750000 56.666668 57.000000 57.333332 57.333332 56.666668 56.666668 
dram[29]: 57.333332 57.333332 56.666668 56.666668 55.000000 55.250000 57.000000 57.000000 51.750000 51.750000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[30]: 56.666668 57.000000 57.333332 57.000000 55.250000 55.000000 57.250000 57.250000 51.750000 51.750000 56.666668 56.666668 57.000000 57.333332 57.000000 56.666668 
dram[31]: 57.000000 56.666668 57.333332 57.666668 55.250000 55.250000 56.750000 56.750000 51.750000 51.750000 57.333332 57.000000 56.666668 56.666668 57.333332 57.333332 
average row locality = 98497/1906 = 51.677334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       458       458       460       460       574       593       612       612       574       555       459       460       458       458       460       460 
dram[1]:       547       458       459       460       574       593       611       611       574       554       461       460       458       459       460       460 
dram[2]:       618       459       458       458       574       593       613       613       572       554       459       460       459       458       458       459 
dram[3]:       615       460       458       458       574       593       612       612       574       554       458       458       460       460       458       458 
dram[4]:       661       460       459       458       574       593       612       612       574       555       458       458       459       459       458       458 
dram[5]:       680       460       458       458       573       592       612       612       573       554       458       458       461       461       459       458 
dram[6]:       648       458       460       460       572       592       612       612       575       556       459       458       459       459       459       459 
dram[7]:       657       458       459       460       575       593       612       612       574       555       460       460       458       458       460       460 
dram[8]:       656       458       461       460       574       594       612       612       574       555       459       460       458       458       459       459 
dram[9]:       659       459       459       460       574       593       611       611       574       554       460       459       458       458       461       461 
dram[10]:       686       459       458       458       574       593       612       612       572       553       460       461       459       459       458       459 
dram[11]:       649       460       458       458       573       592       612       613       574       555       458       458       460       460       458       458 
dram[12]:       686       459       458       458       575       594       613       612       574       555       458       458       459       459       458       458 
dram[13]:       670       461       459       458       573       592       612       612       573       554       458       458       460       460       458       458 
dram[14]:       717       458       460       460       572       592       612       612       574       555       458       458       460       460       460       459 
dram[15]:       723       458       459       460       574       593       611       611       559       555       461       460       458       458       460       460 
dram[16]:       793       458       460       459       575       593       613       613       555       556       459       460       458       458       459       459 
dram[17]:       761       458       460       461       574       594       611       611       554       554       460       459       458       458       460       460 
dram[18]:       747       460       458       458       574       593       612       612       553       553       460       460       458       458       459       460 
dram[19]:       789       460       458       458       573       592       612       612       554       554       458       459       461       461       458       458 
dram[20]:       768       459       458       458       588       593       612       613       556       556       458       458       459       459       458       458 
dram[21]:       808       460       458       458       593       593       613       612       554       554       458       458       460       460       458       458 
dram[22]:       827       459       461       460       592       592       612       612       555       555       458       458       459       460       459       458 
dram[23]:       853       458       459       460       593       593       611       611       555       555       460       459       459       458       461       461 
dram[24]:       778       458       460       459       593       593       612       612       556       555       460       461       458       458       459       459 
dram[25]:       775       458       460       460       593       593       612       612       554       555       460       459       458       458       460       460 
dram[26]:       505       459       458       459       594       594       612       612       553       553       460       460       458       458       459       459 
dram[27]:       461       461       458       458       592       592       612       612       554       554       458       458       460       460       458       459 
dram[28]:       459       459       458       458       593       593       612       612       555       555       458       459       460       460       458       458 
dram[29]:       460       460       458       458       592       593       612       612       555       555       458       458       460       460       458       458 
dram[30]:       458       459       460       459       593       592       613       613       555       555       458       458       459       460       459       458 
dram[31]:       459       458       460       461       593       593       611       611       555       555       460       459       458       458       460       460 
total dram writes = 265721
bank skew: 853/458 = 1.86
chip skew: 8506/8107 = 1.05
average mf latency per bank:
dram[0]:      27331     24962      6562      6593      6982      5931      6490      6279      6218      6042      6057      6424      5921      5724      6896      6780
dram[1]:      22986     24486      6824      6461      6877      5985      6314      6079      6317      5820      5948      6534      6182      5391      6897      6742
dram[2]:      20278     25424      6647      6437      6368      6352      6371      6689      6466      6080      6144      6504      6104      6184      6894      7116
dram[3]:      20463     25196      6554      6405      6132      5925      6391      6733      6854      6098      6363      6273      6661      6129      7112      7143
dram[4]:      19133     25164      6307      6332      6234      5813      6317      6426      7066      6287      6145      6410      6949      6085      7131      7401
dram[5]:      18704     25033      6211      6404      6332      6197      6176      6948      7141      6185      6108      6392      6752      6258      7401      6967
dram[6]:      20075     25291      6147      7125      6491      6387      6076      7086      7112      6561      6238      6316      6748      6245      7074      7063
dram[7]:      19523     25072      6024      7092      6259      6653      6138      7112      7070      6667      6251      6444      6928      6075      6909      6596
dram[8]:      19424     24483      5895      6490      5877      6640      6223      7061      6667      6634      6285      6611      6734      6369      6918      6652
dram[9]:      18960     25235      6154      6548      5734      6665      6317      7093      6718      6723      6828      6246      6820      6391      6911      7050
dram[10]:      18084     25303      5929      7018      5672      6802      6026      7081      6312      6760      6942      6584      6698      6620      6605      6724
dram[11]:      19429     24603      6239      6842      6000      6747      5890      7032      6025      6447      6825      6221      6287      6712      6550      6706
dram[12]:      18373     24697      6184      6423      6283      6791      5975      7194      6138      6349      6735      6314      6107      6440      6585      6245
dram[13]:      19237     24024      6456      6247      6230      6372      5831      6933      6085      6260      6431      6508      6241      6758      6450      6210
dram[14]:      17784     24348      6938      5873      6158      6206      5936      6591      6260      6299      5923      6279      5986      6453      6516      6121
dram[15]:      17652     24052      7224      5631      6088      6154      6073      6359      6378      6451      5700      6117      6024      6451      6813      6271
dram[16]:      16221     24029      7363      6125      6264      6293      6064      5918      6339      6782      5692      6099      5938      6578      6776      6160
dram[17]:      16133     24541      7592      6300      6569      6103      6053      6110      6099      6726      5819      6134      5886      6269      6925      6317
dram[18]:      16953     24199      7229      6146      6634      6191      5939      6098      6171      6940      6002      6234      5771      6561      7070      6493
dram[19]:      16260     24596      6858      6189      6737      6923      6105      6177      5954      7119      5703      6013      5783      6512      7040      6779
dram[20]:      16637     24869      6915      6297      6693      6999      6199      6197      5927      7080      5687      6041      6035      6650      6983      6811
dram[21]:      15538     24930      6387      6261      6490      6687      5913      6228      6081      7006      5626      6007      5869      6464      6519      6983
dram[22]:      15096     25676      6415      6268      6503      6771      6157      6232      6387      6983      5773      6053      5969      6290      6522      6957
dram[23]:      14874     25292      6427      6437      6523      6749      6700      6308      6240      6895      5687      6100      6195      6224      6500      6846
dram[24]:      16503     25049      6317      5986      6411      6787      6913      6427      6339      6454      5645      6045      6472      5932      6719      6576
dram[25]:      16216     26286      6278      5847      6207      6744      6833      6383      6505      6513      5728      6433      6731      6043      6908      7003
dram[26]:      25900     25138      6662      5563      6209      6356      7019      6153      6324      6355      5843      6063      6822      5581      6947      6791
dram[27]:      27224     25999      6782      5688      6415      6520      6653      6224      6253      6683      5973      6258      6826      5514      6832      6841
dram[28]:      26875     25342      6781      5775      6189      6177      6696      5882      6309      6597      5861      6165      6192      5356      6723      6642
dram[29]:      26754     25006      6821      5797      5936      6365      6651      6051      6224      6528      5664      6075      6116      5157      6482      6728
dram[30]:      26401     24946      6754      5810      5814      6606      6683      6137      6055      6421      5683      5930      5729      5511      6611      6704
dram[31]:      25860     25901      6468      6064      5782      6678      6575      6101      6133      6104      6317      6012      5722      5875      6543      6789
maximum mf latency per bank:
dram[0]:       4275      3461      1437      1587      1594      1558      1629      1420      1595      1522      1535      1567      1451      1630      1601      1548
dram[1]:       4320      3363      1512      1582      1653      1597      1654      1481      1537      1525      1555      1565      1452      1472      1596      1516
dram[2]:       4304      3397      1686      1693      1903      1585      1659      1578      1601      1513      1523      1538      1473      1664      1619      1737
dram[3]:       4286      3485      1727      1717      1818      1683      1676      1684      1586      1411      1630      1616      1626      1698      1598      1618
dram[4]:       4395      3351      1693      1690      1756      1801      1676      1694      1596      1880      1533      1581      1648      1726      1574      1644
dram[5]:       4397      3348      1640      1769      1715      1865      1773      1781      1637      1934      1601      1523      1539      1517      1584      1677
dram[6]:       4410      3360      1524      1802      1718      1906      1659      1758      1601      1901      1498      1546      1690      1555      1564      1578
dram[7]:       4396      3348      1346      1683      1463      1848      1722      1643      1478      1935      1564      1584      1543      1631      1560      1679
dram[8]:       4552      3219      1562      1796      1469      1941      1629      1686      1439      1996      1524      1482      1491      1509      1586      1544
dram[9]:       4395      3347      1619      1881      1452      1513      1714      1768      1500      1501      1548      1488      1482      1606      1641      1507
dram[10]:       4416      3354      1447      1756      1527      1686      1510      1632      1504      1505      1607      1546      1509      1673      1629      1759
dram[11]:       4540      3188      1466      1844      1493      1637      1533      1687      1497      1489      1634      1564      1536      1559      1657      1622
dram[12]:       4435      3314      1469      2041      1523      1556      1574      1690      1610      1484      1688      1555      1524      1550      1632      1519
dram[13]:       4504      3162      1682      1554      1616      1584      1592      1594      1668      1574      1712      1589      1529      1608      1813      1687
dram[14]:       4559      3318      1763      1517      1614      1569      1597      1602      1616      1433      1667      1461      1711      1599      1710      1665
dram[15]:       4526      3274      1784      1357      1665      1495      1609      1599      1612      1492      1705      1589      1747      1573      1753      1434
dram[16]:       4837      3143      1658      1365      1483      1464      1479      1467      1499      1488      1513      1367      1514      1621      1641      1507
dram[17]:       4381      3373      1696      1512      1543      1460      1500      1492      1490      1502      1622      1421      1500      1410      1654      1507
dram[18]:       4564      3314      1646      1492      1497      1566      1522      1581      1471      1645      1625      1419      1492      1457      1624      1486
dram[19]:       4875      3214      1657      1542      1537      1878      1555      1655      1537      1711      1634      1413      1498      1387      1722      1727
dram[20]:       4552      3252      1664      1500      1454      1693      1462      1577      1547      1727      1647      1690      1448      1385      1619      1598
dram[21]:       4409      3318      1591      1546      1401      1588      1575      1619      1598      1700      1679      1525      1536      1644      1618      1465
dram[22]:       4245      3357      1684      1543      1388      1552      1607      1493      1585      1505      1740      1556      1540      1478      1680      1475
dram[23]:       4422      3252      1555      1502      1486      1669      1596      1609      1560      1587      1706      1520      1612      1529      1675      1551
dram[24]:       4462      3279      1418      1537      1467      1706      1609      1559      1559      1510      1697      1493      1695      1456      1589      1581
dram[25]:       3863      3678      1404      1549      1569      1603      1592      1564      1547      1530      1691      1425      1672      1370      1707      1525
dram[26]:       4462      3178      1459      1462      1553      1588      1574      1561      1539      1472      1577      1504      1581      1367      1633      1497
dram[27]:       3866      3676      1430      1460      1445      1588      1545      1569      1576      1491      1577      1507      1622      1411      1742      1550
dram[28]:       3877      3628      1391      1477      1496      1567      1519      1518      1428      1491      1460      1466      1506      1412      1616      1516
dram[29]:       3883      3626      1530      1522      1483      1690      1615      1533      1501      1579      1517      1485      1480      1452      1616      1708
dram[30]:       3890      3628      1466      1495      1452      1709      1551      1592      1543      1577      1557      1429      1574      1561      1627      1695
dram[31]:       3858      3682      1493      1511      1487      1593      1444      1514      1535      1485      1577      1495      1535      1455      1537      1610
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138388 n_act=54 n_pre=38 n_ref_event=0 n_req=3023 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8111 bw_util=0.05533
n_activity=16798 dram_eff=0.4829
bk0: 0a 145780i bk1: 0a 145730i bk2: 0a 145794i bk3: 0a 145724i bk4: 0a 145598i bk5: 0a 145520i bk6: 0a 145467i bk7: 0a 145547i bk8: 0a 145574i bk9: 0a 145554i bk10: 0a 145762i bk11: 0a 145797i bk12: 0a 145756i bk13: 0a 145801i bk14: 0a 145798i bk15: 0a 145701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982137
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982137
Bank_Level_Parallism = 1.176852
Bank_Level_Parallism_Col = 1.173805
Bank_Level_Parallism_Ready = 1.060165
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.125641 

BW Util details:
bwutil = 0.055334 
total_CMD = 146583 
util_bw = 8111 
Wasted_Col = 6361 
Wasted_Row = 354 
Idle = 131757 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 429 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6264 
rwq = 0 
CCDLc_limit_alone = 6264 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138388 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8111 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3023 
total_req = 8111 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8111 
Row_Bus_Util =  0.000628 
CoL_Bus_Util = 0.055334 
Either_Row_CoL_Bus_Util = 0.055907 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.000976 
queue_avg = 0.228001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.228001
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138305 n_act=55 n_pre=39 n_ref_event=0 n_req=3050 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8199 bw_util=0.05593
n_activity=16881 dram_eff=0.4857
bk0: 0a 145627i bk1: 0a 145749i bk2: 0a 145777i bk3: 0a 145754i bk4: 0a 145533i bk5: 0a 145561i bk6: 0a 145536i bk7: 0a 145484i bk8: 0a 145587i bk9: 0a 145581i bk10: 0a 145751i bk11: 0a 145766i bk12: 0a 145787i bk13: 0a 145774i bk14: 0a 145734i bk15: 0a 145649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981967
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.981967
Bank_Level_Parallism = 1.193403
Bank_Level_Parallism_Col = 1.190575
Bank_Level_Parallism_Ready = 1.072692
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.142620 

BW Util details:
bwutil = 0.055934 
total_CMD = 146583 
util_bw = 8199 
Wasted_Col = 6294 
Wasted_Row = 362 
Idle = 131728 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 430 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6153 
rwq = 0 
CCDLc_limit_alone = 6153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138305 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8199 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3050 
total_req = 8199 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 8199 
Row_Bus_Util =  0.000641 
CoL_Bus_Util = 0.055934 
Either_Row_CoL_Bus_Util = 0.056473 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.001812 
queue_avg = 0.228990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.22899
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138237 n_act=55 n_pre=39 n_ref_event=0 n_req=3071 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8265 bw_util=0.05638
n_activity=17113 dram_eff=0.483
bk0: 0a 145497i bk1: 0a 145756i bk2: 0a 145771i bk3: 0a 145756i bk4: 0a 145587i bk5: 0a 145572i bk6: 0a 145496i bk7: 0a 145511i bk8: 0a 145551i bk9: 0a 145548i bk10: 0a 145788i bk11: 0a 145801i bk12: 0a 145731i bk13: 0a 145796i bk14: 0a 145749i bk15: 0a 145741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982091
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982091
Bank_Level_Parallism = 1.181782
Bank_Level_Parallism_Col = 1.179589
Bank_Level_Parallism_Ready = 1.066425
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.138356 

BW Util details:
bwutil = 0.056384 
total_CMD = 146583 
util_bw = 8265 
Wasted_Col = 6379 
Wasted_Row = 374 
Idle = 131565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 435 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6268 
rwq = 0 
CCDLc_limit_alone = 6268 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138237 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8265 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3071 
total_req = 8265 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 8265 
Row_Bus_Util =  0.000641 
CoL_Bus_Util = 0.056384 
Either_Row_CoL_Bus_Util = 0.056937 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001558 
queue_avg = 0.228444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.228444
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138237 n_act=55 n_pre=39 n_ref_event=0 n_req=3074 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8262 bw_util=0.05636
n_activity=17240 dram_eff=0.4792
bk0: 0a 145551i bk1: 0a 145761i bk2: 0a 145751i bk3: 0a 145791i bk4: 0a 145592i bk5: 0a 145543i bk6: 0a 145498i bk7: 0a 145534i bk8: 0a 145571i bk9: 0a 145515i bk10: 0a 145793i bk11: 0a 145815i bk12: 0a 145751i bk13: 0a 145798i bk14: 0a 145718i bk15: 0a 145777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982108
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982108
Bank_Level_Parallism = 1.172682
Bank_Level_Parallism_Col = 1.169559
Bank_Level_Parallism_Ready = 1.056887
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.130346 

BW Util details:
bwutil = 0.056364 
total_CMD = 146583 
util_bw = 8262 
Wasted_Col = 6418 
Wasted_Row = 365 
Idle = 131538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 428 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6298 
rwq = 0 
CCDLc_limit_alone = 6298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138237 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8262 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3074 
total_req = 8262 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 8262 
Row_Bus_Util =  0.000641 
CoL_Bus_Util = 0.056364 
Either_Row_CoL_Bus_Util = 0.056937 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.001198 
queue_avg = 0.225456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.225456
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138187 n_act=59 n_pre=43 n_ref_event=0 n_req=3076 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8308 bw_util=0.05668
n_activity=17458 dram_eff=0.4759
bk0: 0a 145305i bk1: 0a 145798i bk2: 0a 145796i bk3: 0a 145811i bk4: 0a 145564i bk5: 0a 145506i bk6: 0a 145499i bk7: 0a 145538i bk8: 0a 145561i bk9: 0a 145562i bk10: 0a 145765i bk11: 0a 145823i bk12: 0a 145771i bk13: 0a 145802i bk14: 0a 145760i bk15: 0a 145763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980819
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.980819
Bank_Level_Parallism = 1.163765
Bank_Level_Parallism_Col = 1.162396
Bank_Level_Parallism_Ready = 1.057776
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.131837 

BW Util details:
bwutil = 0.056678 
total_CMD = 146583 
util_bw = 8308 
Wasted_Col = 6530 
Wasted_Row = 440 
Idle = 131305 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 469 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6275 
rwq = 0 
CCDLc_limit_alone = 6275 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138187 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8308 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 3076 
total_req = 8308 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 8308 
Row_Bus_Util =  0.000696 
CoL_Bus_Util = 0.056678 
Either_Row_CoL_Bus_Util = 0.057278 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.001667 
queue_avg = 0.228089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.228089
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138161 n_act=61 n_pre=45 n_ref_event=0 n_req=3078 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8327 bw_util=0.05681
n_activity=17692 dram_eff=0.4707
bk0: 0a 145269i bk1: 0a 145778i bk2: 0a 145789i bk3: 0a 145806i bk4: 0a 145570i bk5: 0a 145513i bk6: 0a 145483i bk7: 0a 145537i bk8: 0a 145617i bk9: 0a 145506i bk10: 0a 145790i bk11: 0a 145777i bk12: 0a 145800i bk13: 0a 145765i bk14: 0a 145742i bk15: 0a 145750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980182
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.980182
Bank_Level_Parallism = 1.162115
Bank_Level_Parallism_Col = 1.162155
Bank_Level_Parallism_Ready = 1.063648
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.132330 

BW Util details:
bwutil = 0.056807 
total_CMD = 146583 
util_bw = 8327 
Wasted_Col = 6612 
Wasted_Row = 476 
Idle = 131168 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 488 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6317 
rwq = 0 
CCDLc_limit_alone = 6317 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138161 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8327 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 3078 
total_req = 8327 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 8327 
Row_Bus_Util =  0.000723 
CoL_Bus_Util = 0.056807 
Either_Row_CoL_Bus_Util = 0.057456 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.001306 
queue_avg = 0.222106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.222106
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138174 n_act=70 n_pre=54 n_ref_event=0 n_req=3074 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8298 bw_util=0.05661
n_activity=17889 dram_eff=0.4639
bk0: 0a 145086i bk1: 0a 145792i bk2: 0a 145792i bk3: 0a 145796i bk4: 0a 145510i bk5: 0a 145522i bk6: 0a 145456i bk7: 0a 145503i bk8: 0a 145609i bk9: 0a 145589i bk10: 0a 145807i bk11: 0a 145775i bk12: 0a 145800i bk13: 0a 145773i bk14: 0a 145716i bk15: 0a 145759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977228
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.977228
Bank_Level_Parallism = 1.162837
Bank_Level_Parallism_Col = 1.160198
Bank_Level_Parallism_Ready = 1.065678
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.127409 

BW Util details:
bwutil = 0.056610 
total_CMD = 146583 
util_bw = 8298 
Wasted_Col = 6701 
Wasted_Row = 581 
Idle = 131003 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 556 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6392 
rwq = 0 
CCDLc_limit_alone = 6392 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8298 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 3074 
total_req = 8298 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 8298 
Row_Bus_Util =  0.000846 
CoL_Bus_Util = 0.056610 
Either_Row_CoL_Bus_Util = 0.057367 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001546 
queue_avg = 0.225701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.225701
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138181 n_act=61 n_pre=45 n_ref_event=0 n_req=3079 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8311 bw_util=0.0567
n_activity=17457 dram_eff=0.4761
bk0: 0a 145319i bk1: 0a 145817i bk2: 0a 145768i bk3: 0a 145803i bk4: 0a 145541i bk5: 0a 145498i bk6: 0a 145485i bk7: 0a 145472i bk8: 0a 145577i bk9: 0a 145629i bk10: 0a 145809i bk11: 0a 145774i bk12: 0a 145784i bk13: 0a 145804i bk14: 0a 145739i bk15: 0a 145768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980188
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.980188
Bank_Level_Parallism = 1.172060
Bank_Level_Parallism_Col = 1.167821
Bank_Level_Parallism_Ready = 1.062808
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.140858 

BW Util details:
bwutil = 0.056698 
total_CMD = 146583 
util_bw = 8311 
Wasted_Col = 6457 
Wasted_Row = 436 
Idle = 131379 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 457 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6213 
rwq = 0 
CCDLc_limit_alone = 6213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138181 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8311 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 3079 
total_req = 8311 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 8311 
Row_Bus_Util =  0.000723 
CoL_Bus_Util = 0.056698 
Either_Row_CoL_Bus_Util = 0.057319 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.001785 
queue_avg = 0.222359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.222359
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138178 n_act=63 n_pre=47 n_ref_event=0 n_req=3080 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8309 bw_util=0.05668
n_activity=17758 dram_eff=0.4679
bk0: 0a 145308i bk1: 0a 145803i bk2: 0a 145795i bk3: 0a 145798i bk4: 0a 145559i bk5: 0a 145513i bk6: 0a 145474i bk7: 0a 145506i bk8: 0a 145611i bk9: 0a 145585i bk10: 0a 145712i bk11: 0a 145804i bk12: 0a 145821i bk13: 0a 145814i bk14: 0a 145760i bk15: 0a 145788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979545
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.979545
Bank_Level_Parallism = 1.159830
Bank_Level_Parallism_Col = 1.156884
Bank_Level_Parallism_Ready = 1.059694
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.138491 

BW Util details:
bwutil = 0.056685 
total_CMD = 146583 
util_bw = 8309 
Wasted_Col = 6525 
Wasted_Row = 476 
Idle = 131273 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 483 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6192 
rwq = 0 
CCDLc_limit_alone = 6192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138178 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8309 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 3080 
total_req = 8309 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 8309 
Row_Bus_Util =  0.000750 
CoL_Bus_Util = 0.056685 
Either_Row_CoL_Bus_Util = 0.057340 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.001666 
queue_avg = 0.216246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.216246
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138190 n_act=55 n_pre=39 n_ref_event=0 n_req=3078 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8311 bw_util=0.0567
n_activity=17725 dram_eff=0.4689
bk0: 0a 145470i bk1: 0a 145766i bk2: 0a 145794i bk3: 0a 145800i bk4: 0a 145586i bk5: 0a 145511i bk6: 0a 145489i bk7: 0a 145527i bk8: 0a 145586i bk9: 0a 145537i bk10: 0a 145709i bk11: 0a 145805i bk12: 0a 145803i bk13: 0a 145820i bk14: 0a 145785i bk15: 0a 145770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982131
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982131
Bank_Level_Parallism = 1.150456
Bank_Level_Parallism_Col = 1.145811
Bank_Level_Parallism_Ready = 1.064252
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.125335 

BW Util details:
bwutil = 0.056698 
total_CMD = 146583 
util_bw = 8311 
Wasted_Col = 6672 
Wasted_Row = 357 
Idle = 131243 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 430 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6415 
rwq = 0 
CCDLc_limit_alone = 6415 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138190 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8311 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3078 
total_req = 8311 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 8311 
Row_Bus_Util =  0.000641 
CoL_Bus_Util = 0.056698 
Either_Row_CoL_Bus_Util = 0.057258 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001430 
queue_avg = 0.211723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211723
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138163 n_act=57 n_pre=41 n_ref_event=0 n_req=3078 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8333 bw_util=0.05685
n_activity=17915 dram_eff=0.4651
bk0: 0a 145396i bk1: 0a 145735i bk2: 0a 145802i bk3: 0a 145792i bk4: 0a 145595i bk5: 0a 145500i bk6: 0a 145516i bk7: 0a 145534i bk8: 0a 145604i bk9: 0a 145482i bk10: 0a 145760i bk11: 0a 145807i bk12: 0a 145762i bk13: 0a 145787i bk14: 0a 145784i bk15: 0a 145780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.981481
Bank_Level_Parallism = 1.143721
Bank_Level_Parallism_Col = 1.142393
Bank_Level_Parallism_Ready = 1.057482
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.114047 

BW Util details:
bwutil = 0.056848 
total_CMD = 146583 
util_bw = 8333 
Wasted_Col = 6777 
Wasted_Row = 427 
Idle = 131046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 458 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6543 
rwq = 0 
CCDLc_limit_alone = 6543 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138163 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8333 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 3078 
total_req = 8333 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 8333 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.056848 
Either_Row_CoL_Bus_Util = 0.057442 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.001306 
queue_avg = 0.218845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.218845
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138181 n_act=64 n_pre=48 n_ref_event=0 n_req=3072 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8296 bw_util=0.0566
n_activity=17884 dram_eff=0.4639
bk0: 0a 145265i bk1: 0a 145786i bk2: 0a 145810i bk3: 0a 145776i bk4: 0a 145560i bk5: 0a 145522i bk6: 0a 145520i bk7: 0a 145546i bk8: 0a 145566i bk9: 0a 145491i bk10: 0a 145788i bk11: 0a 145802i bk12: 0a 145762i bk13: 0a 145808i bk14: 0a 145774i bk15: 0a 145722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.155490
Bank_Level_Parallism_Col = 1.152644
Bank_Level_Parallism_Ready = 1.062922
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.120526 

BW Util details:
bwutil = 0.056596 
total_CMD = 146583 
util_bw = 8296 
Wasted_Col = 6734 
Wasted_Row = 463 
Idle = 131090 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 529 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6420 
rwq = 0 
CCDLc_limit_alone = 6420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138181 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8296 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 3072 
total_req = 8296 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 8296 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.056596 
Either_Row_CoL_Bus_Util = 0.057319 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000714 
queue_avg = 0.225510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.22551
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138156 n_act=59 n_pre=43 n_ref_event=0 n_req=3080 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8334 bw_util=0.05686
n_activity=17691 dram_eff=0.4711
bk0: 0a 145334i bk1: 0a 145751i bk2: 0a 145777i bk3: 0a 145761i bk4: 0a 145584i bk5: 0a 145526i bk6: 0a 145527i bk7: 0a 145540i bk8: 0a 145453i bk9: 0a 145497i bk10: 0a 145812i bk11: 0a 145786i bk12: 0a 145711i bk13: 0a 145805i bk14: 0a 145801i bk15: 0a 145795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980844
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.980844
Bank_Level_Parallism = 1.168946
Bank_Level_Parallism_Col = 1.167540
Bank_Level_Parallism_Ready = 1.060475
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.122312 

BW Util details:
bwutil = 0.056855 
total_CMD = 146583 
util_bw = 8334 
Wasted_Col = 6595 
Wasted_Row = 425 
Idle = 131229 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 484 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6370 
rwq = 0 
CCDLc_limit_alone = 6370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8334 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 3080 
total_req = 8334 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 8334 
Row_Bus_Util =  0.000696 
CoL_Bus_Util = 0.056855 
Either_Row_CoL_Bus_Util = 0.057490 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001068 
queue_avg = 0.227618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.227618
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138179 n_act=58 n_pre=42 n_ref_event=0 n_req=3076 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8316 bw_util=0.05673
n_activity=17778 dram_eff=0.4678
bk0: 0a 145349i bk1: 0a 145790i bk2: 0a 145809i bk3: 0a 145764i bk4: 0a 145566i bk5: 0a 145468i bk6: 0a 145550i bk7: 0a 145514i bk8: 0a 145528i bk9: 0a 145507i bk10: 0a 145814i bk11: 0a 145814i bk12: 0a 145762i bk13: 0a 145818i bk14: 0a 145804i bk15: 0a 145784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981144
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.981144
Bank_Level_Parallism = 1.147629
Bank_Level_Parallism_Col = 1.144331
Bank_Level_Parallism_Ready = 1.052790
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.111178 

BW Util details:
bwutil = 0.056732 
total_CMD = 146583 
util_bw = 8316 
Wasted_Col = 6754 
Wasted_Row = 408 
Idle = 131105 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 486 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6452 
rwq = 0 
CCDLc_limit_alone = 6452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138179 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8316 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 3076 
total_req = 8316 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 8316 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.056732 
Either_Row_CoL_Bus_Util = 0.057333 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001428 
queue_avg = 0.221376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.221376
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138119 n_act=64 n_pre=48 n_ref_event=0 n_req=3104 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8367 bw_util=0.05708
n_activity=18297 dram_eff=0.4573
bk0: 0a 145185i bk1: 0a 145778i bk2: 0a 145761i bk3: 0a 145781i bk4: 0a 145581i bk5: 0a 145444i bk6: 0a 145555i bk7: 0a 145497i bk8: 0a 145542i bk9: 0a 145618i bk10: 0a 145757i bk11: 0a 145815i bk12: 0a 145771i bk13: 0a 145818i bk14: 0a 145780i bk15: 0a 145798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979381
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.979381
Bank_Level_Parallism = 1.141485
Bank_Level_Parallism_Col = 1.140644
Bank_Level_Parallism_Ready = 1.053544
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.105961 

BW Util details:
bwutil = 0.057080 
total_CMD = 146583 
util_bw = 8367 
Wasted_Col = 6853 
Wasted_Row = 506 
Idle = 130857 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 524 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6529 
rwq = 0 
CCDLc_limit_alone = 6529 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8367 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 3104 
total_req = 8367 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 8367 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.057080 
Either_Row_CoL_Bus_Util = 0.057742 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.001772 
queue_avg = 0.217576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.217576
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138116 n_act=66 n_pre=50 n_ref_event=0 n_req=3103 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8360 bw_util=0.05703
n_activity=18186 dram_eff=0.4597
bk0: 0a 145104i bk1: 0a 145794i bk2: 0a 145751i bk3: 0a 145753i bk4: 0a 145523i bk5: 0a 145439i bk6: 0a 145555i bk7: 0a 145513i bk8: 0a 145498i bk9: 0a 145539i bk10: 0a 145773i bk11: 0a 145791i bk12: 0a 145733i bk13: 0a 145758i bk14: 0a 145771i bk15: 0a 145714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978730
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.978730
Bank_Level_Parallism = 1.167057
Bank_Level_Parallism_Col = 1.164172
Bank_Level_Parallism_Ready = 1.078110
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.106013 

BW Util details:
bwutil = 0.057033 
total_CMD = 146583 
util_bw = 8360 
Wasted_Col = 6927 
Wasted_Row = 498 
Idle = 130798 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 518 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6818 
rwq = 0 
CCDLc_limit_alone = 6818 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138116 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8360 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 3103 
total_req = 8360 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 8360 
Row_Bus_Util =  0.000791 
CoL_Bus_Util = 0.057033 
Either_Row_CoL_Bus_Util = 0.057762 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001063 
queue_avg = 0.232203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.232203
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138064 n_act=58 n_pre=42 n_ref_event=0 n_req=3114 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8428 bw_util=0.0575
n_activity=17749 dram_eff=0.4748
bk0: 0a 145166i bk1: 0a 145753i bk2: 0a 145734i bk3: 0a 145769i bk4: 0a 145529i bk5: 0a 145504i bk6: 0a 145521i bk7: 0a 145496i bk8: 0a 145622i bk9: 0a 145535i bk10: 0a 145683i bk11: 0a 145759i bk12: 0a 145770i bk13: 0a 145734i bk14: 0a 145711i bk15: 0a 145689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981374
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.981374
Bank_Level_Parallism = 1.193961
Bank_Level_Parallism_Col = 1.191522
Bank_Level_Parallism_Ready = 1.086972
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.129101 

BW Util details:
bwutil = 0.057496 
total_CMD = 146583 
util_bw = 8428 
Wasted_Col = 6645 
Wasted_Row = 394 
Idle = 131116 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 463 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6603 
rwq = 0 
CCDLc_limit_alone = 6603 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8428 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 3114 
total_req = 8428 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 8428 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.057496 
Either_Row_CoL_Bus_Util = 0.058117 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001056 
queue_avg = 0.233704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.233704
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138108 n_act=56 n_pre=40 n_ref_event=0 n_req=3102 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8393 bw_util=0.05726
n_activity=17747 dram_eff=0.4729
bk0: 0a 145263i bk1: 0a 145804i bk2: 0a 145732i bk3: 0a 145780i bk4: 0a 145553i bk5: 0a 145508i bk6: 0a 145519i bk7: 0a 145483i bk8: 0a 145624i bk9: 0a 145539i bk10: 0a 145802i bk11: 0a 145795i bk12: 0a 145764i bk13: 0a 145747i bk14: 0a 145765i bk15: 0a 145718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981947
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.981947
Bank_Level_Parallism = 1.164761
Bank_Level_Parallism_Col = 1.159960
Bank_Level_Parallism_Ready = 1.060169
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.110507 

BW Util details:
bwutil = 0.057258 
total_CMD = 146583 
util_bw = 8393 
Wasted_Col = 6733 
Wasted_Row = 357 
Idle = 131100 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 432 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6629 
rwq = 0 
CCDLc_limit_alone = 6629 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138108 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8393 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 3102 
total_req = 8393 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 8393 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.057258 
Either_Row_CoL_Bus_Util = 0.057817 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.001652 
queue_avg = 0.226261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.226261
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138121 n_act=56 n_pre=40 n_ref_event=0 n_req=3099 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8375 bw_util=0.05713
n_activity=17523 dram_eff=0.4779
bk0: 0a 145288i bk1: 0a 145798i bk2: 0a 145755i bk3: 0a 145764i bk4: 0a 145575i bk5: 0a 145552i bk6: 0a 145508i bk7: 0a 145434i bk8: 0a 145623i bk9: 0a 145565i bk10: 0a 145780i bk11: 0a 145734i bk12: 0a 145789i bk13: 0a 145775i bk14: 0a 145741i bk15: 0a 145757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981930
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.981930
Bank_Level_Parallism = 1.166905
Bank_Level_Parallism_Col = 1.159591
Bank_Level_Parallism_Ready = 1.058030
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.110225 

BW Util details:
bwutil = 0.057135 
total_CMD = 146583 
util_bw = 8375 
Wasted_Col = 6717 
Wasted_Row = 324 
Idle = 131167 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 435 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6643 
rwq = 0 
CCDLc_limit_alone = 6643 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138121 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8375 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 3099 
total_req = 8375 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 8375 
Row_Bus_Util =  0.000655 
CoL_Bus_Util = 0.057135 
Either_Row_CoL_Bus_Util = 0.057728 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001064 
queue_avg = 0.225504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.225504
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138070 n_act=62 n_pre=46 n_ref_event=0 n_req=3106 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8417 bw_util=0.05742
n_activity=17684 dram_eff=0.476
bk0: 0a 145001i bk1: 0a 145787i bk2: 0a 145745i bk3: 0a 145766i bk4: 0a 145561i bk5: 0a 145544i bk6: 0a 145520i bk7: 0a 145489i bk8: 0a 145622i bk9: 0a 145557i bk10: 0a 145793i bk11: 0a 145764i bk12: 0a 145740i bk13: 0a 145810i bk14: 0a 145711i bk15: 0a 145788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980039
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.980039
Bank_Level_Parallism = 1.181012
Bank_Level_Parallism_Col = 1.174436
Bank_Level_Parallism_Ready = 1.060592
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.126753 

BW Util details:
bwutil = 0.057421 
total_CMD = 146583 
util_bw = 8417 
Wasted_Col = 6604 
Wasted_Row = 420 
Idle = 131142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 483 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6443 
rwq = 0 
CCDLc_limit_alone = 6443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138070 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8417 
n_act = 62 
n_pre = 46 
n_ref = 0 
n_req = 3106 
total_req = 8417 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 8417 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.057421 
Either_Row_CoL_Bus_Util = 0.058076 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001410 
queue_avg = 0.221062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.221062
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138087 n_act=62 n_pre=46 n_ref_event=0 n_req=3110 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8411 bw_util=0.05738
n_activity=17716 dram_eff=0.4748
bk0: 0a 145116i bk1: 0a 145810i bk2: 0a 145762i bk3: 0a 145777i bk4: 0a 145549i bk5: 0a 145553i bk6: 0a 145519i bk7: 0a 145486i bk8: 0a 145608i bk9: 0a 145541i bk10: 0a 145798i bk11: 0a 145771i bk12: 0a 145768i bk13: 0a 145802i bk14: 0a 145729i bk15: 0a 145813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980064
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.980064
Bank_Level_Parallism = 1.170257
Bank_Level_Parallism_Col = 1.162061
Bank_Level_Parallism_Ready = 1.054809
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.127687 

BW Util details:
bwutil = 0.057380 
total_CMD = 146583 
util_bw = 8411 
Wasted_Col = 6616 
Wasted_Row = 385 
Idle = 131171 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 484 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6383 
rwq = 0 
CCDLc_limit_alone = 6383 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138087 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8411 
n_act = 62 
n_pre = 46 
n_ref = 0 
n_req = 3110 
total_req = 8411 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 8411 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.057380 
Either_Row_CoL_Bus_Util = 0.057960 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.002707 
queue_avg = 0.219050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.21905
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138037 n_act=64 n_pre=48 n_ref_event=0 n_req=3118 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8455 bw_util=0.05768
n_activity=17760 dram_eff=0.4761
bk0: 0a 145000i bk1: 0a 145795i bk2: 0a 145751i bk3: 0a 145806i bk4: 0a 145553i bk5: 0a 145578i bk6: 0a 145518i bk7: 0a 145490i bk8: 0a 145553i bk9: 0a 145545i bk10: 0a 145817i bk11: 0a 145777i bk12: 0a 145773i bk13: 0a 145814i bk14: 0a 145808i bk15: 0a 145762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979474
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.979474
Bank_Level_Parallism = 1.172441
Bank_Level_Parallism_Col = 1.163624
Bank_Level_Parallism_Ready = 1.049911
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.131046 

BW Util details:
bwutil = 0.057681 
total_CMD = 146583 
util_bw = 8455 
Wasted_Col = 6602 
Wasted_Row = 386 
Idle = 131140 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 487 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6386 
rwq = 0 
CCDLc_limit_alone = 6386 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138037 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8455 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 3118 
total_req = 8455 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 8455 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.057681 
Either_Row_CoL_Bus_Util = 0.058301 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.002457 
queue_avg = 0.222625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.222625
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138018 n_act=60 n_pre=44 n_ref_event=0 n_req=3125 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8477 bw_util=0.05783
n_activity=17921 dram_eff=0.473
bk0: 0a 145043i bk1: 0a 145791i bk2: 0a 145796i bk3: 0a 145806i bk4: 0a 145558i bk5: 0a 145577i bk6: 0a 145548i bk7: 0a 145484i bk8: 0a 145536i bk9: 0a 145520i bk10: 0a 145808i bk11: 0a 145813i bk12: 0a 145776i bk13: 0a 145810i bk14: 0a 145761i bk15: 0a 145739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980800
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.980800
Bank_Level_Parallism = 1.163975
Bank_Level_Parallism_Col = 1.156318
Bank_Level_Parallism_Ready = 1.052967
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.124909 

BW Util details:
bwutil = 0.057831 
total_CMD = 146583 
util_bw = 8477 
Wasted_Col = 6692 
Wasted_Row = 370 
Idle = 131044 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 456 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6473 
rwq = 0 
CCDLc_limit_alone = 6473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138018 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8477 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 3125 
total_req = 8477 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 8477 
Row_Bus_Util =  0.000709 
CoL_Bus_Util = 0.057831 
Either_Row_CoL_Bus_Util = 0.058431 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.001868 
queue_avg = 0.224194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.224194
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=137986 n_act=60 n_pre=44 n_ref_event=0 n_req=3136 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8506 bw_util=0.05803
n_activity=18240 dram_eff=0.4663
bk0: 0a 145059i bk1: 0a 145781i bk2: 0a 145813i bk3: 0a 145801i bk4: 0a 145538i bk5: 0a 145573i bk6: 0a 145517i bk7: 0a 145472i bk8: 0a 145634i bk9: 0a 145593i bk10: 0a 145723i bk11: 0a 145788i bk12: 0a 145797i bk13: 0a 145810i bk14: 0a 145774i bk15: 0a 145809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980867
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.980867
Bank_Level_Parallism = 1.144184
Bank_Level_Parallism_Col = 1.138276
Bank_Level_Parallism_Ready = 1.044909
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.115961 

BW Util details:
bwutil = 0.058029 
total_CMD = 146583 
util_bw = 8506 
Wasted_Col = 6819 
Wasted_Row = 391 
Idle = 130867 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 458 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6499 
rwq = 0 
CCDLc_limit_alone = 6499 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 137986 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8506 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 3136 
total_req = 8506 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 8506 
Row_Bus_Util =  0.000709 
CoL_Bus_Util = 0.058029 
Either_Row_CoL_Bus_Util = 0.058649 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.001512 
queue_avg = 0.221260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.22126
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138052 n_act=70 n_pre=54 n_ref_event=0 n_req=3122 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8431 bw_util=0.05752
n_activity=18159 dram_eff=0.4643
bk0: 0a 145003i bk1: 0a 145812i bk2: 0a 145805i bk3: 0a 145786i bk4: 0a 145525i bk5: 0a 145550i bk6: 0a 145507i bk7: 0a 145533i bk8: 0a 145596i bk9: 0a 145558i bk10: 0a 145732i bk11: 0a 145773i bk12: 0a 145790i bk13: 0a 145788i bk14: 0a 145721i bk15: 0a 145802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977578
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.977578
Bank_Level_Parallism = 1.158737
Bank_Level_Parallism_Col = 1.149875
Bank_Level_Parallism_Ready = 1.052070
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.119478 

BW Util details:
bwutil = 0.057517 
total_CMD = 146583 
util_bw = 8431 
Wasted_Col = 6784 
Wasted_Row = 465 
Idle = 130903 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 534 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6497 
rwq = 0 
CCDLc_limit_alone = 6497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8431 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 3122 
total_req = 8431 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 8431 
Row_Bus_Util =  0.000846 
CoL_Bus_Util = 0.057517 
Either_Row_CoL_Bus_Util = 0.058199 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.002813 
queue_avg = 0.225688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.225688
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138060 n_act=67 n_pre=51 n_ref_event=0 n_req=3124 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8427 bw_util=0.05749
n_activity=18192 dram_eff=0.4632
bk0: 0a 145026i bk1: 0a 145781i bk2: 0a 145810i bk3: 0a 145777i bk4: 0a 145535i bk5: 0a 145580i bk6: 0a 145525i bk7: 0a 145547i bk8: 0a 145570i bk9: 0a 145545i bk10: 0a 145697i bk11: 0a 145763i bk12: 0a 145776i bk13: 0a 145760i bk14: 0a 145605i bk15: 0a 145816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978553
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.978553
Bank_Level_Parallism = 1.162830
Bank_Level_Parallism_Col = 1.156563
Bank_Level_Parallism_Ready = 1.066097
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.111410 

BW Util details:
bwutil = 0.057490 
total_CMD = 146583 
util_bw = 8427 
Wasted_Col = 6883 
Wasted_Row = 461 
Idle = 130812 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 527 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6668 
rwq = 0 
CCDLc_limit_alone = 6668 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138060 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8427 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 3124 
total_req = 8427 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 8427 
Row_Bus_Util =  0.000805 
CoL_Bus_Util = 0.057490 
Either_Row_CoL_Bus_Util = 0.058145 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.002581 
queue_avg = 0.225265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.225265
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138330 n_act=65 n_pre=49 n_ref_event=0 n_req=3044 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8153 bw_util=0.05562
n_activity=17713 dram_eff=0.4603
bk0: 0a 145474i bk1: 0a 145786i bk2: 0a 145792i bk3: 0a 145804i bk4: 0a 145543i bk5: 0a 145582i bk6: 0a 145531i bk7: 0a 145536i bk8: 0a 145580i bk9: 0a 145545i bk10: 0a 145739i bk11: 0a 145738i bk12: 0a 145810i bk13: 0a 145814i bk14: 0a 145712i bk15: 0a 145814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978647
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.978647
Bank_Level_Parallism = 1.132873
Bank_Level_Parallism_Col = 1.129953
Bank_Level_Parallism_Ready = 1.046363
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.092604 

BW Util details:
bwutil = 0.055620 
total_CMD = 146583 
util_bw = 8153 
Wasted_Col = 6867 
Wasted_Row = 491 
Idle = 131072 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 518 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6622 
rwq = 0 
CCDLc_limit_alone = 6622 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8153 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 3044 
total_req = 8153 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 8153 
Row_Bus_Util =  0.000778 
CoL_Bus_Util = 0.055620 
Either_Row_CoL_Bus_Util = 0.056303 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.001696 
queue_avg = 0.224392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.224392
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138394 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05531
n_activity=17000 dram_eff=0.4769
bk0: 0a 145769i bk1: 0a 145783i bk2: 0a 145807i bk3: 0a 145817i bk4: 0a 145543i bk5: 0a 145564i bk6: 0a 145531i bk7: 0a 145490i bk8: 0a 145592i bk9: 0a 145533i bk10: 0a 145789i bk11: 0a 145778i bk12: 0a 145793i bk13: 0a 145812i bk14: 0a 145815i bk15: 0a 145812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.140734
Bank_Level_Parallism_Col = 1.138304
Bank_Level_Parallism_Ready = 1.043419
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.118155 

BW Util details:
bwutil = 0.055307 
total_CMD = 146583 
util_bw = 8107 
Wasted_Col = 6529 
Wasted_Row = 371 
Idle = 131576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 434 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6229 
rwq = 0 
CCDLc_limit_alone = 6229 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138394 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000628 
CoL_Bus_Util = 0.055307 
Either_Row_CoL_Bus_Util = 0.055866 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.001221 
queue_avg = 0.220892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.220892
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138389 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05531
n_activity=17060 dram_eff=0.4752
bk0: 0a 145818i bk1: 0a 145763i bk2: 0a 145813i bk3: 0a 145799i bk4: 0a 145519i bk5: 0a 145540i bk6: 0a 145535i bk7: 0a 145438i bk8: 0a 145584i bk9: 0a 145561i bk10: 0a 145758i bk11: 0a 145786i bk12: 0a 145796i bk13: 0a 145771i bk14: 0a 145791i bk15: 0a 145808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.154211
Bank_Level_Parallism_Col = 1.154222
Bank_Level_Parallism_Ready = 1.056001
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.127084 

BW Util details:
bwutil = 0.055307 
total_CMD = 146583 
util_bw = 8107 
Wasted_Col = 6459 
Wasted_Row = 394 
Idle = 131623 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 451 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6161 
rwq = 0 
CCDLc_limit_alone = 6161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000628 
CoL_Bus_Util = 0.055307 
Either_Row_CoL_Bus_Util = 0.055900 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000610 
queue_avg = 0.220708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.220708
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138393 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05531
n_activity=17040 dram_eff=0.4758
bk0: 0a 145762i bk1: 0a 145743i bk2: 0a 145796i bk3: 0a 145794i bk4: 0a 145506i bk5: 0a 145535i bk6: 0a 145507i bk7: 0a 145461i bk8: 0a 145585i bk9: 0a 145536i bk10: 0a 145763i bk11: 0a 145799i bk12: 0a 145700i bk13: 0a 145803i bk14: 0a 145753i bk15: 0a 145764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.168165
Bank_Level_Parallism_Col = 1.167650
Bank_Level_Parallism_Ready = 1.070063
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.117732 

BW Util details:
bwutil = 0.055307 
total_CMD = 146583 
util_bw = 8107 
Wasted_Col = 6525 
Wasted_Row = 383 
Idle = 131568 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 459 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6359 
rwq = 0 
CCDLc_limit_alone = 6359 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138393 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000628 
CoL_Bus_Util = 0.055307 
Either_Row_CoL_Bus_Util = 0.055873 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001099 
queue_avg = 0.220639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.220639
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138384 n_act=54 n_pre=38 n_ref_event=0 n_req=3021 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8109 bw_util=0.05532
n_activity=17113 dram_eff=0.4739
bk0: 0a 145712i bk1: 0a 145776i bk2: 0a 145780i bk3: 0a 145762i bk4: 0a 145501i bk5: 0a 145463i bk6: 0a 145515i bk7: 0a 145480i bk8: 0a 145574i bk9: 0a 145504i bk10: 0a 145724i bk11: 0a 145787i bk12: 0a 145733i bk13: 0a 145803i bk14: 0a 145711i bk15: 0a 145735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982125
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982125
Bank_Level_Parallism = 1.180033
Bank_Level_Parallism_Col = 1.182521
Bank_Level_Parallism_Ready = 1.083857
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.116001 

BW Util details:
bwutil = 0.055320 
total_CMD = 146583 
util_bw = 8109 
Wasted_Col = 6554 
Wasted_Row = 412 
Idle = 131508 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 474 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6463 
rwq = 0 
CCDLc_limit_alone = 6463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138384 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8109 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3021 
total_req = 8109 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8109 
Row_Bus_Util =  0.000628 
CoL_Bus_Util = 0.055320 
Either_Row_CoL_Bus_Util = 0.055934 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000244 
queue_avg = 0.226015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.226015
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146583 n_nop=138387 n_act=54 n_pre=38 n_ref_event=0 n_req=3023 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8111 bw_util=0.05533
n_activity=17093 dram_eff=0.4745
bk0: 0a 145711i bk1: 0a 145773i bk2: 0a 145764i bk3: 0a 145765i bk4: 0a 145542i bk5: 0a 145572i bk6: 0a 145510i bk7: 0a 145495i bk8: 0a 145527i bk9: 0a 145589i bk10: 0a 145763i bk11: 0a 145753i bk12: 0a 145760i bk13: 0a 145816i bk14: 0a 145682i bk15: 0a 145721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982137
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982137
Bank_Level_Parallism = 1.167175
Bank_Level_Parallism_Col = 1.167657
Bank_Level_Parallism_Ready = 1.072124
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.113023 

BW Util details:
bwutil = 0.055334 
total_CMD = 146583 
util_bw = 8111 
Wasted_Col = 6579 
Wasted_Row = 396 
Idle = 131497 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 457 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6476 
rwq = 0 
CCDLc_limit_alone = 6476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146583 
n_nop = 138387 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8111 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3023 
total_req = 8111 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8111 
Row_Bus_Util =  0.000628 
CoL_Bus_Util = 0.055334 
Either_Row_CoL_Bus_Util = 0.055914 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000854 
queue_avg = 0.227673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.227673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56188, Miss = 28472, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56315, Miss = 28487, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 56251, Miss = 28571, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56248, Miss = 28472, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 56384, Miss = 28673, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56164, Miss = 28471, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 56306, Miss = 28669, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56281, Miss = 28470, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56292, Miss = 28664, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56235, Miss = 28477, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 56266, Miss = 28665, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56297, Miss = 28470, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 56171, Miss = 28664, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56359, Miss = 28471, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 56217, Miss = 28672, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56308, Miss = 28466, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 56204, Miss = 28664, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56240, Miss = 28480, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 56229, Miss = 28664, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 55965, Miss = 28479, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 56327, Miss = 28662, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 55780, Miss = 28471, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 56334, Miss = 28675, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 55922, Miss = 28471, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 56301, Miss = 28652, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 55928, Miss = 28470, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 56384, Miss = 28664, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 55864, Miss = 28477, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 56395, Miss = 28615, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 55886, Miss = 28471, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 56319, Miss = 28509, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 55916, Miss = 28472, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56186, Miss = 28475, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 55958, Miss = 28466, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56174, Miss = 28473, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 55951, Miss = 28486, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56245, Miss = 28471, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 55900, Miss = 28471, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56232, Miss = 28483, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 55860, Miss = 28471, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56481, Miss = 28592, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 55899, Miss = 28471, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56511, Miss = 28605, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 55832, Miss = 28477, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56513, Miss = 28607, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 55909, Miss = 28471, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56581, Miss = 28614, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 55971, Miss = 28472, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 56597, Miss = 28614, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 55839, Miss = 28472, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 56532, Miss = 28607, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56040, Miss = 28472, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56359, Miss = 28504, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 55944, Miss = 28478, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56213, Miss = 28470, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 55967, Miss = 28471, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 56191, Miss = 28477, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 55960, Miss = 28471, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 56210, Miss = 28470, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56001, Miss = 28471, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 56265, Miss = 28465, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 55995, Miss = 28478, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 56274, Miss = 28473, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56037, Miss = 28472, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3594903
L2_total_cache_misses = 1825700
L2_total_cache_miss_rate = 0.5079
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 61068
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1630588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1797973
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 77547
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 61068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3456288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.163
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4000407
icnt_total_pkts_simt_to_mem=3954606
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3954606
Req_Network_cycles = 195215
Req_Network_injected_packets_per_cycle =      20.2577 
Req_Network_conflicts_per_cycle =      11.7506
Req_Network_conflicts_per_cycle_util =      12.2490
Req_Bank_Level_Parallism =      21.1169
Req_Network_in_buffer_full_per_cycle =       1.6402
Req_Network_in_buffer_avg_util =      65.2685
Req_Network_out_buffer_full_per_cycle =       0.0151
Req_Network_out_buffer_avg_util =       4.8322

Reply_Network_injected_packets_num = 4000407
Reply_Network_cycles = 195215
Reply_Network_injected_packets_per_cycle =       20.4923
Reply_Network_conflicts_per_cycle =       14.8805
Reply_Network_conflicts_per_cycle_util =      15.4469
Reply_Bank_Level_Parallism =      21.2723
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      13.7581
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2562
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 16 sec (1696 sec)
gpgpu_simulation_rate = 135630 (inst/sec)
gpgpu_simulation_rate = 115 (cycle/sec)
gpgpu_silicon_slowdown = 9843478x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
