
Bai7_TouchScreen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079ec  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003088  08007b74  08007b74  00017b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abfc  0800abfc  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800abfc  0800abfc  0001abfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac04  0800ac04  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac04  0800ac04  0001ac04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac08  0800ac08  0001ac08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  0800ac0c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200b0  2**0
                  CONTENTS
 10 .bss          00000434  200000b0  200000b0  000200b0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004e4  200004e4  000200b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015185  00000000  00000000  00020123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003c67  00000000  00000000  000352a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001448  00000000  00000000  00038f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000fab  00000000  00000000  0003a358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025983  00000000  00000000  0003b303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001c13c  00000000  00000000  00060c86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dd602  00000000  00000000  0007cdc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005704  00000000  00000000  0015a3c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0015fac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b0 	.word	0x200000b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007b5c 	.word	0x08007b5c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b4 	.word	0x200000b4
 80001c4:	08007b5c 	.word	0x08007b5c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2uiz>:
 8000aa0:	004a      	lsls	r2, r1, #1
 8000aa2:	d211      	bcs.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d211      	bcs.n	8000ace <__aeabi_d2uiz+0x2e>
 8000aaa:	d50d      	bpl.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d40e      	bmi.n	8000ad4 <__aeabi_d2uiz+0x34>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_d2uiz+0x3a>
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0000 	mov.w	r0, #0
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_uldivmod>:
 8000ae0:	b953      	cbnz	r3, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae2:	b94a      	cbnz	r2, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae4:	2900      	cmp	r1, #0
 8000ae6:	bf08      	it	eq
 8000ae8:	2800      	cmpeq	r0, #0
 8000aea:	bf1c      	itt	ne
 8000aec:	f04f 31ff 	movne.w	r1, #4294967295
 8000af0:	f04f 30ff 	movne.w	r0, #4294967295
 8000af4:	f000 b970 	b.w	8000dd8 <__aeabi_idiv0>
 8000af8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000afc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b00:	f000 f806 	bl	8000b10 <__udivmoddi4>
 8000b04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b0c:	b004      	add	sp, #16
 8000b0e:	4770      	bx	lr

08000b10 <__udivmoddi4>:
 8000b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b14:	9e08      	ldr	r6, [sp, #32]
 8000b16:	460d      	mov	r5, r1
 8000b18:	4604      	mov	r4, r0
 8000b1a:	460f      	mov	r7, r1
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d14a      	bne.n	8000bb6 <__udivmoddi4+0xa6>
 8000b20:	428a      	cmp	r2, r1
 8000b22:	4694      	mov	ip, r2
 8000b24:	d965      	bls.n	8000bf2 <__udivmoddi4+0xe2>
 8000b26:	fab2 f382 	clz	r3, r2
 8000b2a:	b143      	cbz	r3, 8000b3e <__udivmoddi4+0x2e>
 8000b2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b30:	f1c3 0220 	rsb	r2, r3, #32
 8000b34:	409f      	lsls	r7, r3
 8000b36:	fa20 f202 	lsr.w	r2, r0, r2
 8000b3a:	4317      	orrs	r7, r2
 8000b3c:	409c      	lsls	r4, r3
 8000b3e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b42:	fa1f f58c 	uxth.w	r5, ip
 8000b46:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b4a:	0c22      	lsrs	r2, r4, #16
 8000b4c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b50:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b54:	fb01 f005 	mul.w	r0, r1, r5
 8000b58:	4290      	cmp	r0, r2
 8000b5a:	d90a      	bls.n	8000b72 <__udivmoddi4+0x62>
 8000b5c:	eb1c 0202 	adds.w	r2, ip, r2
 8000b60:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b64:	f080 811c 	bcs.w	8000da0 <__udivmoddi4+0x290>
 8000b68:	4290      	cmp	r0, r2
 8000b6a:	f240 8119 	bls.w	8000da0 <__udivmoddi4+0x290>
 8000b6e:	3902      	subs	r1, #2
 8000b70:	4462      	add	r2, ip
 8000b72:	1a12      	subs	r2, r2, r0
 8000b74:	b2a4      	uxth	r4, r4
 8000b76:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b7a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b7e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b82:	fb00 f505 	mul.w	r5, r0, r5
 8000b86:	42a5      	cmp	r5, r4
 8000b88:	d90a      	bls.n	8000ba0 <__udivmoddi4+0x90>
 8000b8a:	eb1c 0404 	adds.w	r4, ip, r4
 8000b8e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b92:	f080 8107 	bcs.w	8000da4 <__udivmoddi4+0x294>
 8000b96:	42a5      	cmp	r5, r4
 8000b98:	f240 8104 	bls.w	8000da4 <__udivmoddi4+0x294>
 8000b9c:	4464      	add	r4, ip
 8000b9e:	3802      	subs	r0, #2
 8000ba0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ba4:	1b64      	subs	r4, r4, r5
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	b11e      	cbz	r6, 8000bb2 <__udivmoddi4+0xa2>
 8000baa:	40dc      	lsrs	r4, r3
 8000bac:	2300      	movs	r3, #0
 8000bae:	e9c6 4300 	strd	r4, r3, [r6]
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d908      	bls.n	8000bcc <__udivmoddi4+0xbc>
 8000bba:	2e00      	cmp	r6, #0
 8000bbc:	f000 80ed 	beq.w	8000d9a <__udivmoddi4+0x28a>
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	e9c6 0500 	strd	r0, r5, [r6]
 8000bc6:	4608      	mov	r0, r1
 8000bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bcc:	fab3 f183 	clz	r1, r3
 8000bd0:	2900      	cmp	r1, #0
 8000bd2:	d149      	bne.n	8000c68 <__udivmoddi4+0x158>
 8000bd4:	42ab      	cmp	r3, r5
 8000bd6:	d302      	bcc.n	8000bde <__udivmoddi4+0xce>
 8000bd8:	4282      	cmp	r2, r0
 8000bda:	f200 80f8 	bhi.w	8000dce <__udivmoddi4+0x2be>
 8000bde:	1a84      	subs	r4, r0, r2
 8000be0:	eb65 0203 	sbc.w	r2, r5, r3
 8000be4:	2001      	movs	r0, #1
 8000be6:	4617      	mov	r7, r2
 8000be8:	2e00      	cmp	r6, #0
 8000bea:	d0e2      	beq.n	8000bb2 <__udivmoddi4+0xa2>
 8000bec:	e9c6 4700 	strd	r4, r7, [r6]
 8000bf0:	e7df      	b.n	8000bb2 <__udivmoddi4+0xa2>
 8000bf2:	b902      	cbnz	r2, 8000bf6 <__udivmoddi4+0xe6>
 8000bf4:	deff      	udf	#255	; 0xff
 8000bf6:	fab2 f382 	clz	r3, r2
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	f040 8090 	bne.w	8000d20 <__udivmoddi4+0x210>
 8000c00:	1a8a      	subs	r2, r1, r2
 8000c02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c06:	fa1f fe8c 	uxth.w	lr, ip
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c10:	fb07 2015 	mls	r0, r7, r5, r2
 8000c14:	0c22      	lsrs	r2, r4, #16
 8000c16:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c1a:	fb0e f005 	mul.w	r0, lr, r5
 8000c1e:	4290      	cmp	r0, r2
 8000c20:	d908      	bls.n	8000c34 <__udivmoddi4+0x124>
 8000c22:	eb1c 0202 	adds.w	r2, ip, r2
 8000c26:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c2a:	d202      	bcs.n	8000c32 <__udivmoddi4+0x122>
 8000c2c:	4290      	cmp	r0, r2
 8000c2e:	f200 80cb 	bhi.w	8000dc8 <__udivmoddi4+0x2b8>
 8000c32:	4645      	mov	r5, r8
 8000c34:	1a12      	subs	r2, r2, r0
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c3c:	fb07 2210 	mls	r2, r7, r0, r2
 8000c40:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c44:	fb0e fe00 	mul.w	lr, lr, r0
 8000c48:	45a6      	cmp	lr, r4
 8000c4a:	d908      	bls.n	8000c5e <__udivmoddi4+0x14e>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c54:	d202      	bcs.n	8000c5c <__udivmoddi4+0x14c>
 8000c56:	45a6      	cmp	lr, r4
 8000c58:	f200 80bb 	bhi.w	8000dd2 <__udivmoddi4+0x2c2>
 8000c5c:	4610      	mov	r0, r2
 8000c5e:	eba4 040e 	sub.w	r4, r4, lr
 8000c62:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c66:	e79f      	b.n	8000ba8 <__udivmoddi4+0x98>
 8000c68:	f1c1 0720 	rsb	r7, r1, #32
 8000c6c:	408b      	lsls	r3, r1
 8000c6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c76:	fa05 f401 	lsl.w	r4, r5, r1
 8000c7a:	fa20 f307 	lsr.w	r3, r0, r7
 8000c7e:	40fd      	lsrs	r5, r7
 8000c80:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c84:	4323      	orrs	r3, r4
 8000c86:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c8a:	fa1f fe8c 	uxth.w	lr, ip
 8000c8e:	fb09 5518 	mls	r5, r9, r8, r5
 8000c92:	0c1c      	lsrs	r4, r3, #16
 8000c94:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c98:	fb08 f50e 	mul.w	r5, r8, lr
 8000c9c:	42a5      	cmp	r5, r4
 8000c9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ca2:	fa00 f001 	lsl.w	r0, r0, r1
 8000ca6:	d90b      	bls.n	8000cc0 <__udivmoddi4+0x1b0>
 8000ca8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cb0:	f080 8088 	bcs.w	8000dc4 <__udivmoddi4+0x2b4>
 8000cb4:	42a5      	cmp	r5, r4
 8000cb6:	f240 8085 	bls.w	8000dc4 <__udivmoddi4+0x2b4>
 8000cba:	f1a8 0802 	sub.w	r8, r8, #2
 8000cbe:	4464      	add	r4, ip
 8000cc0:	1b64      	subs	r4, r4, r5
 8000cc2:	b29d      	uxth	r5, r3
 8000cc4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cc8:	fb09 4413 	mls	r4, r9, r3, r4
 8000ccc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cd0:	fb03 fe0e 	mul.w	lr, r3, lr
 8000cd4:	45a6      	cmp	lr, r4
 8000cd6:	d908      	bls.n	8000cea <__udivmoddi4+0x1da>
 8000cd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cdc:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ce0:	d26c      	bcs.n	8000dbc <__udivmoddi4+0x2ac>
 8000ce2:	45a6      	cmp	lr, r4
 8000ce4:	d96a      	bls.n	8000dbc <__udivmoddi4+0x2ac>
 8000ce6:	3b02      	subs	r3, #2
 8000ce8:	4464      	add	r4, ip
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fba3 9502 	umull	r9, r5, r3, r2
 8000cf2:	eba4 040e 	sub.w	r4, r4, lr
 8000cf6:	42ac      	cmp	r4, r5
 8000cf8:	46c8      	mov	r8, r9
 8000cfa:	46ae      	mov	lr, r5
 8000cfc:	d356      	bcc.n	8000dac <__udivmoddi4+0x29c>
 8000cfe:	d053      	beq.n	8000da8 <__udivmoddi4+0x298>
 8000d00:	b156      	cbz	r6, 8000d18 <__udivmoddi4+0x208>
 8000d02:	ebb0 0208 	subs.w	r2, r0, r8
 8000d06:	eb64 040e 	sbc.w	r4, r4, lr
 8000d0a:	fa04 f707 	lsl.w	r7, r4, r7
 8000d0e:	40ca      	lsrs	r2, r1
 8000d10:	40cc      	lsrs	r4, r1
 8000d12:	4317      	orrs	r7, r2
 8000d14:	e9c6 7400 	strd	r7, r4, [r6]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d20:	f1c3 0120 	rsb	r1, r3, #32
 8000d24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d28:	fa20 f201 	lsr.w	r2, r0, r1
 8000d2c:	fa25 f101 	lsr.w	r1, r5, r1
 8000d30:	409d      	lsls	r5, r3
 8000d32:	432a      	orrs	r2, r5
 8000d34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d38:	fa1f fe8c 	uxth.w	lr, ip
 8000d3c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d40:	fb07 1510 	mls	r5, r7, r0, r1
 8000d44:	0c11      	lsrs	r1, r2, #16
 8000d46:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d4a:	fb00 f50e 	mul.w	r5, r0, lr
 8000d4e:	428d      	cmp	r5, r1
 8000d50:	fa04 f403 	lsl.w	r4, r4, r3
 8000d54:	d908      	bls.n	8000d68 <__udivmoddi4+0x258>
 8000d56:	eb1c 0101 	adds.w	r1, ip, r1
 8000d5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d5e:	d22f      	bcs.n	8000dc0 <__udivmoddi4+0x2b0>
 8000d60:	428d      	cmp	r5, r1
 8000d62:	d92d      	bls.n	8000dc0 <__udivmoddi4+0x2b0>
 8000d64:	3802      	subs	r0, #2
 8000d66:	4461      	add	r1, ip
 8000d68:	1b49      	subs	r1, r1, r5
 8000d6a:	b292      	uxth	r2, r2
 8000d6c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d70:	fb07 1115 	mls	r1, r7, r5, r1
 8000d74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d78:	fb05 f10e 	mul.w	r1, r5, lr
 8000d7c:	4291      	cmp	r1, r2
 8000d7e:	d908      	bls.n	8000d92 <__udivmoddi4+0x282>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d88:	d216      	bcs.n	8000db8 <__udivmoddi4+0x2a8>
 8000d8a:	4291      	cmp	r1, r2
 8000d8c:	d914      	bls.n	8000db8 <__udivmoddi4+0x2a8>
 8000d8e:	3d02      	subs	r5, #2
 8000d90:	4462      	add	r2, ip
 8000d92:	1a52      	subs	r2, r2, r1
 8000d94:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d98:	e738      	b.n	8000c0c <__udivmoddi4+0xfc>
 8000d9a:	4631      	mov	r1, r6
 8000d9c:	4630      	mov	r0, r6
 8000d9e:	e708      	b.n	8000bb2 <__udivmoddi4+0xa2>
 8000da0:	4639      	mov	r1, r7
 8000da2:	e6e6      	b.n	8000b72 <__udivmoddi4+0x62>
 8000da4:	4610      	mov	r0, r2
 8000da6:	e6fb      	b.n	8000ba0 <__udivmoddi4+0x90>
 8000da8:	4548      	cmp	r0, r9
 8000daa:	d2a9      	bcs.n	8000d00 <__udivmoddi4+0x1f0>
 8000dac:	ebb9 0802 	subs.w	r8, r9, r2
 8000db0:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000db4:	3b01      	subs	r3, #1
 8000db6:	e7a3      	b.n	8000d00 <__udivmoddi4+0x1f0>
 8000db8:	4645      	mov	r5, r8
 8000dba:	e7ea      	b.n	8000d92 <__udivmoddi4+0x282>
 8000dbc:	462b      	mov	r3, r5
 8000dbe:	e794      	b.n	8000cea <__udivmoddi4+0x1da>
 8000dc0:	4640      	mov	r0, r8
 8000dc2:	e7d1      	b.n	8000d68 <__udivmoddi4+0x258>
 8000dc4:	46d0      	mov	r8, sl
 8000dc6:	e77b      	b.n	8000cc0 <__udivmoddi4+0x1b0>
 8000dc8:	3d02      	subs	r5, #2
 8000dca:	4462      	add	r2, ip
 8000dcc:	e732      	b.n	8000c34 <__udivmoddi4+0x124>
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e70a      	b.n	8000be8 <__udivmoddi4+0xd8>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	e742      	b.n	8000c5e <__udivmoddi4+0x14e>

08000dd8 <__aeabi_idiv0>:
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop

08000ddc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000de2:	463b      	mov	r3, r7
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000dee:	4b3d      	ldr	r3, [pc, #244]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000df0:	4a3d      	ldr	r2, [pc, #244]	; (8000ee8 <MX_ADC1_Init+0x10c>)
 8000df2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000df4:	4b3b      	ldr	r3, [pc, #236]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dfa:	4b3a      	ldr	r3, [pc, #232]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000e00:	4b38      	ldr	r3, [pc, #224]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e02:	2201      	movs	r2, #1
 8000e04:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e06:	4b37      	ldr	r3, [pc, #220]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e0c:	4b35      	ldr	r3, [pc, #212]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e14:	4b33      	ldr	r3, [pc, #204]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e1a:	4b32      	ldr	r3, [pc, #200]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e1c:	4a33      	ldr	r2, [pc, #204]	; (8000eec <MX_ADC1_Init+0x110>)
 8000e1e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e20:	4b30      	ldr	r3, [pc, #192]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000e26:	4b2f      	ldr	r3, [pc, #188]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e28:	2205      	movs	r2, #5
 8000e2a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e2c:	4b2d      	ldr	r3, [pc, #180]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e34:	4b2b      	ldr	r3, [pc, #172]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e36:	2201      	movs	r2, #1
 8000e38:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e3a:	482a      	ldr	r0, [pc, #168]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e3c:	f002 fdda 	bl	80039f4 <HAL_ADC_Init>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e46:	f001 fb3f 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e4a:	2308      	movs	r3, #8
 8000e4c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e52:	2300      	movs	r3, #0
 8000e54:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e56:	463b      	mov	r3, r7
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4822      	ldr	r0, [pc, #136]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e5c:	f002 fe0e 	bl	8003a7c <HAL_ADC_ConfigChannel>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e66:	f001 fb2f 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e6a:	2309      	movs	r3, #9
 8000e6c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e72:	463b      	mov	r3, r7
 8000e74:	4619      	mov	r1, r3
 8000e76:	481b      	ldr	r0, [pc, #108]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e78:	f002 fe00 	bl	8003a7c <HAL_ADC_ConfigChannel>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000e82:	f001 fb21 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000e86:	230a      	movs	r3, #10
 8000e88:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4619      	mov	r1, r3
 8000e92:	4814      	ldr	r0, [pc, #80]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000e94:	f002 fdf2 	bl	8003a7c <HAL_ADC_ConfigChannel>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000e9e:	f001 fb13 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000ea2:	230b      	movs	r3, #11
 8000ea4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000ea6:	2304      	movs	r3, #4
 8000ea8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eaa:	463b      	mov	r3, r7
 8000eac:	4619      	mov	r1, r3
 8000eae:	480d      	ldr	r0, [pc, #52]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000eb0:	f002 fde4 	bl	8003a7c <HAL_ADC_ConfigChannel>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000eba:	f001 fb05 	bl	80024c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000ebe:	230c      	movs	r3, #12
 8000ec0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000ec2:	2305      	movs	r3, #5
 8000ec4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ec6:	463b      	mov	r3, r7
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4806      	ldr	r0, [pc, #24]	; (8000ee4 <MX_ADC1_Init+0x108>)
 8000ecc:	f002 fdd6 	bl	8003a7c <HAL_ADC_ConfigChannel>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000ed6:	f001 faf7 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200000cc 	.word	0x200000cc
 8000ee8:	40012000 	.word	0x40012000
 8000eec:	0f000001 	.word	0x0f000001

08000ef0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08a      	sub	sp, #40	; 0x28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]
 8000f06:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a3c      	ldr	r2, [pc, #240]	; (8001000 <HAL_ADC_MspInit+0x110>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d171      	bne.n	8000ff6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	4b3b      	ldr	r3, [pc, #236]	; (8001004 <HAL_ADC_MspInit+0x114>)
 8000f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1a:	4a3a      	ldr	r2, [pc, #232]	; (8001004 <HAL_ADC_MspInit+0x114>)
 8000f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f20:	6453      	str	r3, [r2, #68]	; 0x44
 8000f22:	4b38      	ldr	r3, [pc, #224]	; (8001004 <HAL_ADC_MspInit+0x114>)
 8000f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b34      	ldr	r3, [pc, #208]	; (8001004 <HAL_ADC_MspInit+0x114>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f36:	4a33      	ldr	r2, [pc, #204]	; (8001004 <HAL_ADC_MspInit+0x114>)
 8000f38:	f043 0304 	orr.w	r3, r3, #4
 8000f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3e:	4b31      	ldr	r3, [pc, #196]	; (8001004 <HAL_ADC_MspInit+0x114>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f42:	f003 0304 	and.w	r3, r3, #4
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	4b2d      	ldr	r3, [pc, #180]	; (8001004 <HAL_ADC_MspInit+0x114>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	4a2c      	ldr	r2, [pc, #176]	; (8001004 <HAL_ADC_MspInit+0x114>)
 8000f54:	f043 0302 	orr.w	r3, r3, #2
 8000f58:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5a:	4b2a      	ldr	r3, [pc, #168]	; (8001004 <HAL_ADC_MspInit+0x114>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000f66:	2307      	movs	r3, #7
 8000f68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	4619      	mov	r1, r3
 8000f78:	4823      	ldr	r0, [pc, #140]	; (8001008 <HAL_ADC_MspInit+0x118>)
 8000f7a:	f003 fb99 	bl	80046b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f82:	2303      	movs	r3, #3
 8000f84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	2300      	movs	r3, #0
 8000f88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f8a:	f107 0314 	add.w	r3, r7, #20
 8000f8e:	4619      	mov	r1, r3
 8000f90:	481e      	ldr	r0, [pc, #120]	; (800100c <HAL_ADC_MspInit+0x11c>)
 8000f92:	f003 fb8d 	bl	80046b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f96:	4b1e      	ldr	r3, [pc, #120]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000f98:	4a1e      	ldr	r2, [pc, #120]	; (8001014 <HAL_ADC_MspInit+0x124>)
 8000f9a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f9c:	4b1c      	ldr	r3, [pc, #112]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fa2:	4b1b      	ldr	r3, [pc, #108]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fa8:	4b19      	ldr	r3, [pc, #100]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000fae:	4b18      	ldr	r3, [pc, #96]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000fb0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fb4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fb6:	4b16      	ldr	r3, [pc, #88]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000fb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fbc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fbe:	4b14      	ldr	r3, [pc, #80]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000fc0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fc4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000fc6:	4b12      	ldr	r3, [pc, #72]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000fc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fcc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000fce:	4b10      	ldr	r3, [pc, #64]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fd4:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fda:	480d      	ldr	r0, [pc, #52]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000fdc:	f003 f87e 	bl	80040dc <HAL_DMA_Init>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000fe6:	f001 fa6f 	bl	80024c8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a08      	ldr	r2, [pc, #32]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000fee:	639a      	str	r2, [r3, #56]	; 0x38
 8000ff0:	4a07      	ldr	r2, [pc, #28]	; (8001010 <HAL_ADC_MspInit+0x120>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	3728      	adds	r7, #40	; 0x28
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40012000 	.word	0x40012000
 8001004:	40023800 	.word	0x40023800
 8001008:	40020800 	.word	0x40020800
 800100c:	40020400 	.word	0x40020400
 8001010:	20000114 	.word	0x20000114
 8001014:	40026410 	.word	0x40026410

08001018 <at24c_init>:


static uint8_t at24c_Check(void);

void at24c_init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	at24c_Check();
 800101c:	f000 f83c 	bl	8001098 <at24c_Check>
}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}

08001024 <at24c_ReadOneByte>:

uint8_t at24c_ReadOneByte(uint16_t ReadAddr)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af04      	add	r7, sp, #16
 800102a:	4603      	mov	r3, r0
 800102c:	80fb      	strh	r3, [r7, #6]
	uint8_t temp=0;
 800102e:	2300      	movs	r3, #0
 8001030:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, 0xA0, ReadAddr, I2C_MEMADD_SIZE_16BIT, &temp, 1, 10);
 8001032:	88fa      	ldrh	r2, [r7, #6]
 8001034:	230a      	movs	r3, #10
 8001036:	9302      	str	r3, [sp, #8]
 8001038:	2301      	movs	r3, #1
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	f107 030f 	add.w	r3, r7, #15
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2310      	movs	r3, #16
 8001044:	21a0      	movs	r1, #160	; 0xa0
 8001046:	4804      	ldr	r0, [pc, #16]	; (8001058 <at24c_ReadOneByte+0x34>)
 8001048:	f003 ff58 	bl	8004efc <HAL_I2C_Mem_Read>
	return temp;
 800104c:	7bfb      	ldrb	r3, [r7, #15]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200001c8 	.word	0x200001c8

0800105c <at24c_WriteOneByte>:

void at24c_WriteOneByte(uint16_t WriteAddr,uint8_t DataToWrite)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af04      	add	r7, sp, #16
 8001062:	4603      	mov	r3, r0
 8001064:	460a      	mov	r2, r1
 8001066:	80fb      	strh	r3, [r7, #6]
 8001068:	4613      	mov	r3, r2
 800106a:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, 0xA0, WriteAddr, I2C_MEMADD_SIZE_16BIT, &DataToWrite, 1, 10);
 800106c:	88fa      	ldrh	r2, [r7, #6]
 800106e:	230a      	movs	r3, #10
 8001070:	9302      	str	r3, [sp, #8]
 8001072:	2301      	movs	r3, #1
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	1d7b      	adds	r3, r7, #5
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2310      	movs	r3, #16
 800107c:	21a0      	movs	r1, #160	; 0xa0
 800107e:	4805      	ldr	r0, [pc, #20]	; (8001094 <at24c_WriteOneByte+0x38>)
 8001080:	f003 fe42 	bl	8004d08 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8001084:	2005      	movs	r0, #5
 8001086:	f002 fc91 	bl	80039ac <HAL_Delay>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	200001c8 	.word	0x200001c8

08001098 <at24c_Check>:

uint8_t at24c_Check(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
	uint8_t temp;
	temp=at24c_ReadOneByte(65535);
 800109e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80010a2:	f7ff ffbf 	bl	8001024 <at24c_ReadOneByte>
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
	if(temp==0X55)return 0;
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	2b55      	cmp	r3, #85	; 0x55
 80010ae:	d101      	bne.n	80010b4 <at24c_Check+0x1c>
 80010b0:	2300      	movs	r3, #0
 80010b2:	e010      	b.n	80010d6 <at24c_Check+0x3e>
	else
	{
		at24c_WriteOneByte(65535,0X55);
 80010b4:	2155      	movs	r1, #85	; 0x55
 80010b6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80010ba:	f7ff ffcf 	bl	800105c <at24c_WriteOneByte>
	    temp=at24c_ReadOneByte(65535);
 80010be:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80010c2:	f7ff ffaf 	bl	8001024 <at24c_ReadOneByte>
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
		if(temp==0X55)return 0;
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	2b55      	cmp	r3, #85	; 0x55
 80010ce:	d101      	bne.n	80010d4 <at24c_Check+0x3c>
 80010d0:	2300      	movs	r3, #0
 80010d2:	e000      	b.n	80010d6 <at24c_Check+0x3e>
	}
	return 1;
 80010d4:	2301      	movs	r3, #1
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <at24c_Read>:


void at24c_Read(uint16_t ReadAddr,uint8_t *pBuffer,uint16_t NumToRead)
{
 80010de:	b590      	push	{r4, r7, lr}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	6039      	str	r1, [r7, #0]
 80010e8:	80fb      	strh	r3, [r7, #6]
 80010ea:	4613      	mov	r3, r2
 80010ec:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 80010ee:	e00d      	b.n	800110c <at24c_Read+0x2e>
	{
		*pBuffer++=at24c_ReadOneByte(ReadAddr++);
 80010f0:	88fb      	ldrh	r3, [r7, #6]
 80010f2:	1c5a      	adds	r2, r3, #1
 80010f4:	80fa      	strh	r2, [r7, #6]
 80010f6:	683c      	ldr	r4, [r7, #0]
 80010f8:	1c62      	adds	r2, r4, #1
 80010fa:	603a      	str	r2, [r7, #0]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff ff91 	bl	8001024 <at24c_ReadOneByte>
 8001102:	4603      	mov	r3, r0
 8001104:	7023      	strb	r3, [r4, #0]
		NumToRead--;
 8001106:	88bb      	ldrh	r3, [r7, #4]
 8001108:	3b01      	subs	r3, #1
 800110a:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 800110c:	88bb      	ldrh	r3, [r7, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1ee      	bne.n	80010f0 <at24c_Read+0x12>
	}
}
 8001112:	bf00      	nop
 8001114:	bf00      	nop
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	bd90      	pop	{r4, r7, pc}

0800111c <at24c_Write>:

void at24c_Write(uint16_t WriteAddr,uint8_t *pBuffer,uint16_t NumToWrite)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	6039      	str	r1, [r7, #0]
 8001126:	80fb      	strh	r3, [r7, #6]
 8001128:	4613      	mov	r3, r2
 800112a:	80bb      	strh	r3, [r7, #4]
	while(NumToWrite--)
 800112c:	e00c      	b.n	8001148 <at24c_Write+0x2c>
	{
		at24c_WriteOneByte(WriteAddr,*pBuffer);
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	781a      	ldrb	r2, [r3, #0]
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	4611      	mov	r1, r2
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff ff90 	bl	800105c <at24c_WriteOneByte>
		WriteAddr++;
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	3301      	adds	r3, #1
 8001140:	80fb      	strh	r3, [r7, #6]
		pBuffer++;
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	3301      	adds	r3, #1
 8001146:	603b      	str	r3, [r7, #0]
	while(NumToWrite--)
 8001148:	88bb      	ldrh	r3, [r7, #4]
 800114a:	1e5a      	subs	r2, r3, #1
 800114c:	80ba      	strh	r2, [r7, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1ed      	bne.n	800112e <at24c_Write+0x12>
	}
}
 8001152:	bf00      	nop
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001160:	2201      	movs	r2, #1
 8001162:	2108      	movs	r1, #8
 8001164:	4802      	ldr	r0, [pc, #8]	; (8001170 <button_init+0x14>)
 8001166:	f003 fc57 	bl	8004a18 <HAL_GPIO_WritePin>
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40020c00 	.word	0x40020c00

08001174 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	607b      	str	r3, [r7, #4]
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <MX_DMA_Init+0x3c>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	4a0b      	ldr	r2, [pc, #44]	; (80011b0 <MX_DMA_Init+0x3c>)
 8001184:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001188:	6313      	str	r3, [r2, #48]	; 0x30
 800118a:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <MX_DMA_Init+0x3c>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001192:	607b      	str	r3, [r7, #4]
 8001194:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	2100      	movs	r1, #0
 800119a:	2038      	movs	r0, #56	; 0x38
 800119c:	f002 ff67 	bl	800406e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011a0:	2038      	movs	r0, #56	; 0x38
 80011a2:	f002 ff80 	bl	80040a6 <HAL_NVIC_EnableIRQ>

}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40023800 	.word	0x40023800

080011b4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08e      	sub	sp, #56	; 0x38
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	611a      	str	r2, [r3, #16]
 80011ca:	615a      	str	r2, [r3, #20]
 80011cc:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80011ce:	463b      	mov	r3, r7
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
 80011dc:	615a      	str	r2, [r3, #20]
 80011de:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80011e0:	4b2f      	ldr	r3, [pc, #188]	; (80012a0 <MX_FSMC_Init+0xec>)
 80011e2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80011e6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80011e8:	4b2d      	ldr	r3, [pc, #180]	; (80012a0 <MX_FSMC_Init+0xec>)
 80011ea:	4a2e      	ldr	r2, [pc, #184]	; (80012a4 <MX_FSMC_Init+0xf0>)
 80011ec:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80011ee:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <MX_FSMC_Init+0xec>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80011f4:	4b2a      	ldr	r3, [pc, #168]	; (80012a0 <MX_FSMC_Init+0xec>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80011fa:	4b29      	ldr	r3, [pc, #164]	; (80012a0 <MX_FSMC_Init+0xec>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001200:	4b27      	ldr	r3, [pc, #156]	; (80012a0 <MX_FSMC_Init+0xec>)
 8001202:	2210      	movs	r2, #16
 8001204:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001206:	4b26      	ldr	r3, [pc, #152]	; (80012a0 <MX_FSMC_Init+0xec>)
 8001208:	2200      	movs	r2, #0
 800120a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800120c:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <MX_FSMC_Init+0xec>)
 800120e:	2200      	movs	r2, #0
 8001210:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001212:	4b23      	ldr	r3, [pc, #140]	; (80012a0 <MX_FSMC_Init+0xec>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001218:	4b21      	ldr	r3, [pc, #132]	; (80012a0 <MX_FSMC_Init+0xec>)
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800121e:	4b20      	ldr	r3, [pc, #128]	; (80012a0 <MX_FSMC_Init+0xec>)
 8001220:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001224:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001226:	4b1e      	ldr	r3, [pc, #120]	; (80012a0 <MX_FSMC_Init+0xec>)
 8001228:	2200      	movs	r2, #0
 800122a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800122c:	4b1c      	ldr	r3, [pc, #112]	; (80012a0 <MX_FSMC_Init+0xec>)
 800122e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001232:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001234:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <MX_FSMC_Init+0xec>)
 8001236:	2200      	movs	r2, #0
 8001238:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800123a:	4b19      	ldr	r3, [pc, #100]	; (80012a0 <MX_FSMC_Init+0xec>)
 800123c:	2200      	movs	r2, #0
 800123e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001240:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <MX_FSMC_Init+0xec>)
 8001242:	2200      	movs	r2, #0
 8001244:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001246:	230f      	movs	r3, #15
 8001248:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800124a:	230f      	movs	r3, #15
 800124c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800124e:	233c      	movs	r3, #60	; 0x3c
 8001250:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001256:	2310      	movs	r3, #16
 8001258:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800125a:	2311      	movs	r3, #17
 800125c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800125e:	2300      	movs	r3, #0
 8001260:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001262:	2308      	movs	r3, #8
 8001264:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001266:	230f      	movs	r3, #15
 8001268:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800126a:	2309      	movs	r3, #9
 800126c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001272:	2310      	movs	r3, #16
 8001274:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001276:	2311      	movs	r3, #17
 8001278:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800127a:	2300      	movs	r3, #0
 800127c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800127e:	463a      	mov	r2, r7
 8001280:	f107 031c 	add.w	r3, r7, #28
 8001284:	4619      	mov	r1, r3
 8001286:	4806      	ldr	r0, [pc, #24]	; (80012a0 <MX_FSMC_Init+0xec>)
 8001288:	f005 face 	bl	8006828 <HAL_SRAM_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001292:	f001 f919 	bl	80024c8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001296:	bf00      	nop
 8001298:	3738      	adds	r7, #56	; 0x38
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000174 	.word	0x20000174
 80012a4:	a0000104 	.word	0xa0000104

080012a8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80012bc:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <HAL_FSMC_MspInit+0x88>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d131      	bne.n	8001328 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80012c4:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <HAL_FSMC_MspInit+0x88>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
 80012ce:	4b19      	ldr	r3, [pc, #100]	; (8001334 <HAL_FSMC_MspInit+0x8c>)
 80012d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012d2:	4a18      	ldr	r2, [pc, #96]	; (8001334 <HAL_FSMC_MspInit+0x8c>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6393      	str	r3, [r2, #56]	; 0x38
 80012da:	4b16      	ldr	r3, [pc, #88]	; (8001334 <HAL_FSMC_MspInit+0x8c>)
 80012dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80012e6:	f64f 7388 	movw	r3, #65416	; 0xff88
 80012ea:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ec:	2302      	movs	r3, #2
 80012ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f4:	2303      	movs	r3, #3
 80012f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80012f8:	230c      	movs	r3, #12
 80012fa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4619      	mov	r1, r3
 8001300:	480d      	ldr	r0, [pc, #52]	; (8001338 <HAL_FSMC_MspInit+0x90>)
 8001302:	f003 f9d5 	bl	80046b0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001306:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800130a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001314:	2303      	movs	r3, #3
 8001316:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001318:	230c      	movs	r3, #12
 800131a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	4619      	mov	r1, r3
 8001320:	4806      	ldr	r0, [pc, #24]	; (800133c <HAL_FSMC_MspInit+0x94>)
 8001322:	f003 f9c5 	bl	80046b0 <HAL_GPIO_Init>
 8001326:	e000      	b.n	800132a <HAL_FSMC_MspInit+0x82>
    return;
 8001328:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200001c4 	.word	0x200001c4
 8001334:	40023800 	.word	0x40023800
 8001338:	40021000 	.word	0x40021000
 800133c:	40020c00 	.word	0x40020c00

08001340 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001348:	f7ff ffae 	bl	80012a8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08e      	sub	sp, #56	; 0x38
 8001358:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	623b      	str	r3, [r7, #32]
 800136e:	4b7e      	ldr	r3, [pc, #504]	; (8001568 <MX_GPIO_Init+0x214>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	4a7d      	ldr	r2, [pc, #500]	; (8001568 <MX_GPIO_Init+0x214>)
 8001374:	f043 0310 	orr.w	r3, r3, #16
 8001378:	6313      	str	r3, [r2, #48]	; 0x30
 800137a:	4b7b      	ldr	r3, [pc, #492]	; (8001568 <MX_GPIO_Init+0x214>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	f003 0310 	and.w	r3, r3, #16
 8001382:	623b      	str	r3, [r7, #32]
 8001384:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
 800138a:	4b77      	ldr	r3, [pc, #476]	; (8001568 <MX_GPIO_Init+0x214>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	4a76      	ldr	r2, [pc, #472]	; (8001568 <MX_GPIO_Init+0x214>)
 8001390:	f043 0304 	orr.w	r3, r3, #4
 8001394:	6313      	str	r3, [r2, #48]	; 0x30
 8001396:	4b74      	ldr	r3, [pc, #464]	; (8001568 <MX_GPIO_Init+0x214>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	f003 0304 	and.w	r3, r3, #4
 800139e:	61fb      	str	r3, [r7, #28]
 80013a0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	61bb      	str	r3, [r7, #24]
 80013a6:	4b70      	ldr	r3, [pc, #448]	; (8001568 <MX_GPIO_Init+0x214>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	4a6f      	ldr	r2, [pc, #444]	; (8001568 <MX_GPIO_Init+0x214>)
 80013ac:	f043 0320 	orr.w	r3, r3, #32
 80013b0:	6313      	str	r3, [r2, #48]	; 0x30
 80013b2:	4b6d      	ldr	r3, [pc, #436]	; (8001568 <MX_GPIO_Init+0x214>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	f003 0320 	and.w	r3, r3, #32
 80013ba:	61bb      	str	r3, [r7, #24]
 80013bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
 80013c2:	4b69      	ldr	r3, [pc, #420]	; (8001568 <MX_GPIO_Init+0x214>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a68      	ldr	r2, [pc, #416]	; (8001568 <MX_GPIO_Init+0x214>)
 80013c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4b66      	ldr	r3, [pc, #408]	; (8001568 <MX_GPIO_Init+0x214>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013d6:	617b      	str	r3, [r7, #20]
 80013d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
 80013de:	4b62      	ldr	r3, [pc, #392]	; (8001568 <MX_GPIO_Init+0x214>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	4a61      	ldr	r2, [pc, #388]	; (8001568 <MX_GPIO_Init+0x214>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ea:	4b5f      	ldr	r3, [pc, #380]	; (8001568 <MX_GPIO_Init+0x214>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	613b      	str	r3, [r7, #16]
 80013f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	4b5b      	ldr	r3, [pc, #364]	; (8001568 <MX_GPIO_Init+0x214>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	4a5a      	ldr	r2, [pc, #360]	; (8001568 <MX_GPIO_Init+0x214>)
 8001400:	f043 0302 	orr.w	r3, r3, #2
 8001404:	6313      	str	r3, [r2, #48]	; 0x30
 8001406:	4b58      	ldr	r3, [pc, #352]	; (8001568 <MX_GPIO_Init+0x214>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
 8001416:	4b54      	ldr	r3, [pc, #336]	; (8001568 <MX_GPIO_Init+0x214>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	4a53      	ldr	r2, [pc, #332]	; (8001568 <MX_GPIO_Init+0x214>)
 800141c:	f043 0308 	orr.w	r3, r3, #8
 8001420:	6313      	str	r3, [r2, #48]	; 0x30
 8001422:	4b51      	ldr	r3, [pc, #324]	; (8001568 <MX_GPIO_Init+0x214>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	60bb      	str	r3, [r7, #8]
 800142c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	607b      	str	r3, [r7, #4]
 8001432:	4b4d      	ldr	r3, [pc, #308]	; (8001568 <MX_GPIO_Init+0x214>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	4a4c      	ldr	r2, [pc, #304]	; (8001568 <MX_GPIO_Init+0x214>)
 8001438:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800143c:	6313      	str	r3, [r2, #48]	; 0x30
 800143e:	4b4a      	ldr	r3, [pc, #296]	; (8001568 <MX_GPIO_Init+0x214>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	2170      	movs	r1, #112	; 0x70
 800144e:	4847      	ldr	r0, [pc, #284]	; (800156c <MX_GPIO_Init+0x218>)
 8001450:	f003 fae2 	bl	8004a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 8001454:	2200      	movs	r2, #0
 8001456:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 800145a:	4845      	ldr	r0, [pc, #276]	; (8001570 <MX_GPIO_Init+0x21c>)
 800145c:	f003 fadc 	bl	8004a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 8001460:	2200      	movs	r2, #0
 8001462:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001466:	4843      	ldr	r0, [pc, #268]	; (8001574 <MX_GPIO_Init+0x220>)
 8001468:	f003 fad6 	bl	8004a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 800146c:	2200      	movs	r2, #0
 800146e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001472:	4841      	ldr	r0, [pc, #260]	; (8001578 <MX_GPIO_Init+0x224>)
 8001474:	f003 fad0 	bl	8004a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001478:	2200      	movs	r2, #0
 800147a:	2108      	movs	r1, #8
 800147c:	483f      	ldr	r0, [pc, #252]	; (800157c <MX_GPIO_Init+0x228>)
 800147e:	f003 facb 	bl	8004a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001482:	2370      	movs	r3, #112	; 0x70
 8001484:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001486:	2301      	movs	r3, #1
 8001488:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148e:	2300      	movs	r3, #0
 8001490:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001492:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001496:	4619      	mov	r1, r3
 8001498:	4834      	ldr	r0, [pc, #208]	; (800156c <MX_GPIO_Init+0x218>)
 800149a:	f003 f909 	bl	80046b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 800149e:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 80014a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a4:	2301      	movs	r3, #1
 80014a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ac:	2300      	movs	r3, #0
 80014ae:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b4:	4619      	mov	r1, r3
 80014b6:	482e      	ldr	r0, [pc, #184]	; (8001570 <MX_GPIO_Init+0x21c>)
 80014b8:	f003 f8fa 	bl	80046b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80014bc:	23c0      	movs	r3, #192	; 0xc0
 80014be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c0:	2300      	movs	r3, #0
 80014c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014cc:	4619      	mov	r1, r3
 80014ce:	482a      	ldr	r0, [pc, #168]	; (8001578 <MX_GPIO_Init+0x224>)
 80014d0:	f003 f8ee 	bl	80046b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80014d4:	2330      	movs	r3, #48	; 0x30
 80014d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014d8:	2300      	movs	r3, #0
 80014da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e4:	4619      	mov	r1, r3
 80014e6:	4822      	ldr	r0, [pc, #136]	; (8001570 <MX_GPIO_Init+0x21c>)
 80014e8:	f003 f8e2 	bl	80046b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 80014ec:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f2:	2301      	movs	r3, #1
 80014f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fa:	2300      	movs	r3, #0
 80014fc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001502:	4619      	mov	r1, r3
 8001504:	481b      	ldr	r0, [pc, #108]	; (8001574 <MX_GPIO_Init+0x220>)
 8001506:	f003 f8d3 	bl	80046b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 800150a:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 800150e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001510:	2300      	movs	r3, #0
 8001512:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001514:	2301      	movs	r3, #1
 8001516:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001518:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151c:	4619      	mov	r1, r3
 800151e:	4814      	ldr	r0, [pc, #80]	; (8001570 <MX_GPIO_Init+0x21c>)
 8001520:	f003 f8c6 	bl	80046b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001524:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001528:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152a:	2301      	movs	r3, #1
 800152c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001532:	2300      	movs	r3, #0
 8001534:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001536:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153a:	4619      	mov	r1, r3
 800153c:	480e      	ldr	r0, [pc, #56]	; (8001578 <MX_GPIO_Init+0x224>)
 800153e:	f003 f8b7 	bl	80046b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001542:	2308      	movs	r3, #8
 8001544:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001546:	2301      	movs	r3, #1
 8001548:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154e:	2300      	movs	r3, #0
 8001550:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001552:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001556:	4619      	mov	r1, r3
 8001558:	4808      	ldr	r0, [pc, #32]	; (800157c <MX_GPIO_Init+0x228>)
 800155a:	f003 f8a9 	bl	80046b0 <HAL_GPIO_Init>

}
 800155e:	bf00      	nop
 8001560:	3738      	adds	r7, #56	; 0x38
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800
 800156c:	40021000 	.word	0x40021000
 8001570:	40020800 	.word	0x40020800
 8001574:	40021800 	.word	0x40021800
 8001578:	40020000 	.word	0x40020000
 800157c:	40020c00 	.word	0x40020c00

08001580 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <MX_I2C1_Init+0x50>)
 8001586:	4a13      	ldr	r2, [pc, #76]	; (80015d4 <MX_I2C1_Init+0x54>)
 8001588:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800158a:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_I2C1_Init+0x50>)
 800158c:	4a12      	ldr	r2, [pc, #72]	; (80015d8 <MX_I2C1_Init+0x58>)
 800158e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <MX_I2C1_Init+0x50>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001596:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <MX_I2C1_Init+0x50>)
 8001598:	2200      	movs	r2, #0
 800159a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800159c:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <MX_I2C1_Init+0x50>)
 800159e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015a4:	4b0a      	ldr	r3, [pc, #40]	; (80015d0 <MX_I2C1_Init+0x50>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <MX_I2C1_Init+0x50>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015b0:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <MX_I2C1_Init+0x50>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015b6:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <MX_I2C1_Init+0x50>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015bc:	4804      	ldr	r0, [pc, #16]	; (80015d0 <MX_I2C1_Init+0x50>)
 80015be:	f003 fa5f 	bl	8004a80 <HAL_I2C_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015c8:	f000 ff7e 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	200001c8 	.word	0x200001c8
 80015d4:	40005400 	.word	0x40005400
 80015d8:	000186a0 	.word	0x000186a0

080015dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08a      	sub	sp, #40	; 0x28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a19      	ldr	r2, [pc, #100]	; (8001660 <HAL_I2C_MspInit+0x84>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d12b      	bne.n	8001656 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
 8001602:	4b18      	ldr	r3, [pc, #96]	; (8001664 <HAL_I2C_MspInit+0x88>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	4a17      	ldr	r2, [pc, #92]	; (8001664 <HAL_I2C_MspInit+0x88>)
 8001608:	f043 0302 	orr.w	r3, r3, #2
 800160c:	6313      	str	r3, [r2, #48]	; 0x30
 800160e:	4b15      	ldr	r3, [pc, #84]	; (8001664 <HAL_I2C_MspInit+0x88>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800161a:	23c0      	movs	r3, #192	; 0xc0
 800161c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800161e:	2312      	movs	r3, #18
 8001620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001626:	2303      	movs	r3, #3
 8001628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800162a:	2304      	movs	r3, #4
 800162c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800162e:	f107 0314 	add.w	r3, r7, #20
 8001632:	4619      	mov	r1, r3
 8001634:	480c      	ldr	r0, [pc, #48]	; (8001668 <HAL_I2C_MspInit+0x8c>)
 8001636:	f003 f83b 	bl	80046b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	4b09      	ldr	r3, [pc, #36]	; (8001664 <HAL_I2C_MspInit+0x88>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	4a08      	ldr	r2, [pc, #32]	; (8001664 <HAL_I2C_MspInit+0x88>)
 8001644:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001648:	6413      	str	r3, [r2, #64]	; 0x40
 800164a:	4b06      	ldr	r3, [pc, #24]	; (8001664 <HAL_I2C_MspInit+0x88>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001656:	bf00      	nop
 8001658:	3728      	adds	r7, #40	; 0x28
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40005400 	.word	0x40005400
 8001664:	40023800 	.word	0x40023800
 8001668:	40020400 	.word	0x40020400

0800166c <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001676:	4a04      	ldr	r2, [pc, #16]	; (8001688 <LCD_WR_REG+0x1c>)
 8001678:	88fb      	ldrh	r3, [r7, #6]
 800167a:	8013      	strh	r3, [r2, #0]
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	600ffffe 	.word	0x600ffffe

0800168c <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001696:	4a04      	ldr	r2, [pc, #16]	; (80016a8 <LCD_WR_DATA+0x1c>)
 8001698:	88fb      	ldrh	r3, [r7, #6]
 800169a:	8053      	strh	r3, [r2, #2]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	600ffffe 	.word	0x600ffffe

080016ac <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <LCD_RD_DATA+0x20>)
 80016b4:	885b      	ldrh	r3, [r3, #2]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	80fb      	strh	r3, [r7, #6]
	return ram;
 80016ba:	88fb      	ldrh	r3, [r7, #6]
 80016bc:	b29b      	uxth	r3, r3
}
 80016be:	4618      	mov	r0, r3
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	600ffffe 	.word	0x600ffffe

080016d0 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80016d0:	b590      	push	{r4, r7, lr}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4604      	mov	r4, r0
 80016d8:	4608      	mov	r0, r1
 80016da:	4611      	mov	r1, r2
 80016dc:	461a      	mov	r2, r3
 80016de:	4623      	mov	r3, r4
 80016e0:	80fb      	strh	r3, [r7, #6]
 80016e2:	4603      	mov	r3, r0
 80016e4:	80bb      	strh	r3, [r7, #4]
 80016e6:	460b      	mov	r3, r1
 80016e8:	807b      	strh	r3, [r7, #2]
 80016ea:	4613      	mov	r3, r2
 80016ec:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80016ee:	202a      	movs	r0, #42	; 0x2a
 80016f0:	f7ff ffbc 	bl	800166c <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80016f4:	88fb      	ldrh	r3, [r7, #6]
 80016f6:	0a1b      	lsrs	r3, r3, #8
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff ffc6 	bl	800168c <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001700:	88fb      	ldrh	r3, [r7, #6]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	b29b      	uxth	r3, r3
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff ffc0 	bl	800168c <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 800170c:	887b      	ldrh	r3, [r7, #2]
 800170e:	0a1b      	lsrs	r3, r3, #8
 8001710:	b29b      	uxth	r3, r3
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff ffba 	bl	800168c <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001718:	887b      	ldrh	r3, [r7, #2]
 800171a:	b2db      	uxtb	r3, r3
 800171c:	b29b      	uxth	r3, r3
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ffb4 	bl	800168c <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001724:	202b      	movs	r0, #43	; 0x2b
 8001726:	f7ff ffa1 	bl	800166c <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 800172a:	88bb      	ldrh	r3, [r7, #4]
 800172c:	0a1b      	lsrs	r3, r3, #8
 800172e:	b29b      	uxth	r3, r3
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff ffab 	bl	800168c <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001736:	88bb      	ldrh	r3, [r7, #4]
 8001738:	b2db      	uxtb	r3, r3
 800173a:	b29b      	uxth	r3, r3
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ffa5 	bl	800168c <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001742:	883b      	ldrh	r3, [r7, #0]
 8001744:	0a1b      	lsrs	r3, r3, #8
 8001746:	b29b      	uxth	r3, r3
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff9f 	bl	800168c <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 800174e:	883b      	ldrh	r3, [r7, #0]
 8001750:	b2db      	uxtb	r3, r3
 8001752:	b29b      	uxth	r3, r3
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ff99 	bl	800168c <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 800175a:	202c      	movs	r0, #44	; 0x2c
 800175c:	f7ff ff86 	bl	800166c <LCD_WR_REG>
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	bd90      	pop	{r4, r7, pc}

08001768 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001772:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <lcd_Clear+0x60>)
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	3b01      	subs	r3, #1
 8001778:	b29a      	uxth	r2, r3
 800177a:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <lcd_Clear+0x60>)
 800177c:	885b      	ldrh	r3, [r3, #2]
 800177e:	3b01      	subs	r3, #1
 8001780:	b29b      	uxth	r3, r3
 8001782:	2100      	movs	r1, #0
 8001784:	2000      	movs	r0, #0
 8001786:	f7ff ffa3 	bl	80016d0 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 800178a:	2300      	movs	r3, #0
 800178c:	81fb      	strh	r3, [r7, #14]
 800178e:	e011      	b.n	80017b4 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001790:	2300      	movs	r3, #0
 8001792:	81bb      	strh	r3, [r7, #12]
 8001794:	e006      	b.n	80017a4 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001796:	88fb      	ldrh	r3, [r7, #6]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff77 	bl	800168c <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 800179e:	89bb      	ldrh	r3, [r7, #12]
 80017a0:	3301      	adds	r3, #1
 80017a2:	81bb      	strh	r3, [r7, #12]
 80017a4:	4b08      	ldr	r3, [pc, #32]	; (80017c8 <lcd_Clear+0x60>)
 80017a6:	885b      	ldrh	r3, [r3, #2]
 80017a8:	89ba      	ldrh	r2, [r7, #12]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d3f3      	bcc.n	8001796 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 80017ae:	89fb      	ldrh	r3, [r7, #14]
 80017b0:	3301      	adds	r3, #1
 80017b2:	81fb      	strh	r3, [r7, #14]
 80017b4:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <lcd_Clear+0x60>)
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	89fa      	ldrh	r2, [r7, #14]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d3e8      	bcc.n	8001790 <lcd_Clear+0x28>
		}
	}
}
 80017be:	bf00      	nop
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	2000021c 	.word	0x2000021c

080017cc <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 80017cc:	b590      	push	{r4, r7, lr}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4604      	mov	r4, r0
 80017d4:	4608      	mov	r0, r1
 80017d6:	4611      	mov	r1, r2
 80017d8:	461a      	mov	r2, r3
 80017da:	4623      	mov	r3, r4
 80017dc:	80fb      	strh	r3, [r7, #6]
 80017de:	4603      	mov	r3, r0
 80017e0:	80bb      	strh	r3, [r7, #4]
 80017e2:	460b      	mov	r3, r1
 80017e4:	807b      	strh	r3, [r7, #2]
 80017e6:	4613      	mov	r3, r2
 80017e8:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	3b01      	subs	r3, #1
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	883b      	ldrh	r3, [r7, #0]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	88b9      	ldrh	r1, [r7, #4]
 80017f8:	88f8      	ldrh	r0, [r7, #6]
 80017fa:	f7ff ff69 	bl	80016d0 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80017fe:	88bb      	ldrh	r3, [r7, #4]
 8001800:	81fb      	strh	r3, [r7, #14]
 8001802:	e010      	b.n	8001826 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8001804:	88fb      	ldrh	r3, [r7, #6]
 8001806:	81bb      	strh	r3, [r7, #12]
 8001808:	e006      	b.n	8001818 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 800180a:	8c3b      	ldrh	r3, [r7, #32]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff ff3d 	bl	800168c <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8001812:	89bb      	ldrh	r3, [r7, #12]
 8001814:	3301      	adds	r3, #1
 8001816:	81bb      	strh	r3, [r7, #12]
 8001818:	89ba      	ldrh	r2, [r7, #12]
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	429a      	cmp	r2, r3
 800181e:	d3f4      	bcc.n	800180a <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8001820:	89fb      	ldrh	r3, [r7, #14]
 8001822:	3301      	adds	r3, #1
 8001824:	81fb      	strh	r3, [r7, #14]
 8001826:	89fa      	ldrh	r2, [r7, #14]
 8001828:	883b      	ldrh	r3, [r7, #0]
 800182a:	429a      	cmp	r2, r3
 800182c:	d3ea      	bcc.n	8001804 <lcd_Fill+0x38>
		}
	}
}
 800182e:	bf00      	nop
 8001830:	bf00      	nop
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	bd90      	pop	{r4, r7, pc}

08001838 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	80fb      	strh	r3, [r7, #6]
 8001842:	460b      	mov	r3, r1
 8001844:	80bb      	strh	r3, [r7, #4]
 8001846:	4613      	mov	r3, r2
 8001848:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 800184a:	88bb      	ldrh	r3, [r7, #4]
 800184c:	88fa      	ldrh	r2, [r7, #6]
 800184e:	88b9      	ldrh	r1, [r7, #4]
 8001850:	88f8      	ldrh	r0, [r7, #6]
 8001852:	f7ff ff3d 	bl	80016d0 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001856:	887b      	ldrh	r3, [r7, #2]
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff ff17 	bl	800168c <LCD_WR_DATA>
}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8001866:	b590      	push	{r4, r7, lr}
 8001868:	b08d      	sub	sp, #52	; 0x34
 800186a:	af00      	add	r7, sp, #0
 800186c:	4604      	mov	r4, r0
 800186e:	4608      	mov	r0, r1
 8001870:	4611      	mov	r1, r2
 8001872:	461a      	mov	r2, r3
 8001874:	4623      	mov	r3, r4
 8001876:	80fb      	strh	r3, [r7, #6]
 8001878:	4603      	mov	r3, r0
 800187a:	80bb      	strh	r3, [r7, #4]
 800187c:	460b      	mov	r3, r1
 800187e:	807b      	strh	r3, [r7, #2]
 8001880:	4613      	mov	r3, r2
 8001882:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001884:	2300      	movs	r3, #0
 8001886:	62bb      	str	r3, [r7, #40]	; 0x28
 8001888:	2300      	movs	r3, #0
 800188a:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 800188c:	887a      	ldrh	r2, [r7, #2]
 800188e:	88fb      	ldrh	r3, [r7, #6]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8001894:	883a      	ldrh	r2, [r7, #0]
 8001896:	88bb      	ldrh	r3, [r7, #4]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 800189c:	88fb      	ldrh	r3, [r7, #6]
 800189e:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 80018a0:	88bb      	ldrh	r3, [r7, #4]
 80018a2:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 80018a4:	6a3b      	ldr	r3, [r7, #32]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	dd02      	ble.n	80018b0 <lcd_DrawLine+0x4a>
 80018aa:	2301      	movs	r3, #1
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	e00b      	b.n	80018c8 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 80018b0:	6a3b      	ldr	r3, [r7, #32]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d102      	bne.n	80018bc <lcd_DrawLine+0x56>
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
 80018ba:	e005      	b.n	80018c8 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 80018bc:	f04f 33ff 	mov.w	r3, #4294967295
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	6a3b      	ldr	r3, [r7, #32]
 80018c4:	425b      	negs	r3, r3
 80018c6:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	dd02      	ble.n	80018d4 <lcd_DrawLine+0x6e>
 80018ce:	2301      	movs	r3, #1
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	e00b      	b.n	80018ec <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d102      	bne.n	80018e0 <lcd_DrawLine+0x7a>
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
 80018de:	e005      	b.n	80018ec <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 80018e0:	f04f 33ff 	mov.w	r3, #4294967295
 80018e4:	613b      	str	r3, [r7, #16]
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	425b      	negs	r3, r3
 80018ea:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 80018ec:	6a3a      	ldr	r2, [r7, #32]
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	dd02      	ble.n	80018fa <lcd_DrawLine+0x94>
 80018f4:	6a3b      	ldr	r3, [r7, #32]
 80018f6:	61bb      	str	r3, [r7, #24]
 80018f8:	e001      	b.n	80018fe <lcd_DrawLine+0x98>
	else distance=delta_y;
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 80018fe:	2300      	movs	r3, #0
 8001900:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001902:	e02b      	b.n	800195c <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	b29b      	uxth	r3, r3
 8001908:	68ba      	ldr	r2, [r7, #8]
 800190a:	b291      	uxth	r1, r2
 800190c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff91 	bl	8001838 <lcd_DrawPoint>
		xerr+=delta_x;
 8001916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001918:	6a3b      	ldr	r3, [r7, #32]
 800191a:	4413      	add	r3, r2
 800191c:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 800191e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	4413      	add	r3, r2
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 8001926:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	429a      	cmp	r2, r3
 800192c:	dd07      	ble.n	800193e <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 800192e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	4413      	add	r3, r2
 800193c:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 800193e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	429a      	cmp	r2, r3
 8001944:	dd07      	ble.n	8001956 <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 8001946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	4413      	add	r3, r2
 8001954:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 8001956:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001958:	3301      	adds	r3, #1
 800195a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800195c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	429a      	cmp	r2, r3
 8001962:	dacf      	bge.n	8001904 <lcd_DrawLine+0x9e>
		}
	}
}
 8001964:	bf00      	nop
 8001966:	bf00      	nop
 8001968:	3734      	adds	r7, #52	; 0x34
 800196a:	46bd      	mov	sp, r7
 800196c:	bd90      	pop	{r4, r7, pc}
	...

08001970 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
 8001976:	4604      	mov	r4, r0
 8001978:	4608      	mov	r0, r1
 800197a:	4611      	mov	r1, r2
 800197c:	461a      	mov	r2, r3
 800197e:	4623      	mov	r3, r4
 8001980:	80fb      	strh	r3, [r7, #6]
 8001982:	4603      	mov	r3, r0
 8001984:	80bb      	strh	r3, [r7, #4]
 8001986:	460b      	mov	r3, r1
 8001988:	70fb      	strb	r3, [r7, #3]
 800198a:	4613      	mov	r3, r2
 800198c:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 800198e:	2300      	movs	r3, #0
 8001990:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001992:	88fb      	ldrh	r3, [r7, #6]
 8001994:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001996:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800199a:	085b      	lsrs	r3, r3, #1
 800199c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 800199e:	7bfb      	ldrb	r3, [r7, #15]
 80019a0:	08db      	lsrs	r3, r3, #3
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	461a      	mov	r2, r3
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	bf14      	ite	ne
 80019b2:	2301      	movne	r3, #1
 80019b4:	2300      	moveq	r3, #0
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	4413      	add	r3, r2
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	fb12 f303 	smulbb	r3, r2, r3
 80019c6:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 80019c8:	78fb      	ldrb	r3, [r7, #3]
 80019ca:	3b20      	subs	r3, #32
 80019cc:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 80019ce:	7bfb      	ldrb	r3, [r7, #15]
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	88fb      	ldrh	r3, [r7, #6]
 80019d4:	4413      	add	r3, r2
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	3b01      	subs	r3, #1
 80019da:	b29c      	uxth	r4, r3
 80019dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	88bb      	ldrh	r3, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	3b01      	subs	r3, #1
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	88b9      	ldrh	r1, [r7, #4]
 80019ee:	88f8      	ldrh	r0, [r7, #6]
 80019f0:	4622      	mov	r2, r4
 80019f2:	f7ff fe6d 	bl	80016d0 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	827b      	strh	r3, [r7, #18]
 80019fa:	e07a      	b.n	8001af2 <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80019fc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a00:	2b0c      	cmp	r3, #12
 8001a02:	d028      	beq.n	8001a56 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001a04:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a08:	2b10      	cmp	r3, #16
 8001a0a:	d108      	bne.n	8001a1e <lcd_ShowChar+0xae>
 8001a0c:	78fa      	ldrb	r2, [r7, #3]
 8001a0e:	8a7b      	ldrh	r3, [r7, #18]
 8001a10:	493c      	ldr	r1, [pc, #240]	; (8001b04 <lcd_ShowChar+0x194>)
 8001a12:	0112      	lsls	r2, r2, #4
 8001a14:	440a      	add	r2, r1
 8001a16:	4413      	add	r3, r2
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	75fb      	strb	r3, [r7, #23]
 8001a1c:	e01b      	b.n	8001a56 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001a1e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a22:	2b18      	cmp	r3, #24
 8001a24:	d10b      	bne.n	8001a3e <lcd_ShowChar+0xce>
 8001a26:	78fa      	ldrb	r2, [r7, #3]
 8001a28:	8a79      	ldrh	r1, [r7, #18]
 8001a2a:	4837      	ldr	r0, [pc, #220]	; (8001b08 <lcd_ShowChar+0x198>)
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	4413      	add	r3, r2
 8001a32:	011b      	lsls	r3, r3, #4
 8001a34:	4403      	add	r3, r0
 8001a36:	440b      	add	r3, r1
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	75fb      	strb	r3, [r7, #23]
 8001a3c:	e00b      	b.n	8001a56 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001a3e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a42:	2b20      	cmp	r3, #32
 8001a44:	d15a      	bne.n	8001afc <lcd_ShowChar+0x18c>
 8001a46:	78fa      	ldrb	r2, [r7, #3]
 8001a48:	8a7b      	ldrh	r3, [r7, #18]
 8001a4a:	4930      	ldr	r1, [pc, #192]	; (8001b0c <lcd_ShowChar+0x19c>)
 8001a4c:	0192      	lsls	r2, r2, #6
 8001a4e:	440a      	add	r2, r1
 8001a50:	4413      	add	r3, r2
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001a56:	2300      	movs	r3, #0
 8001a58:	75bb      	strb	r3, [r7, #22]
 8001a5a:	e044      	b.n	8001ae6 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001a5c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d120      	bne.n	8001aa6 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001a64:	7dfa      	ldrb	r2, [r7, #23]
 8001a66:	7dbb      	ldrb	r3, [r7, #22]
 8001a68:	fa42 f303 	asr.w	r3, r2, r3
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d004      	beq.n	8001a7e <lcd_ShowChar+0x10e>
 8001a74:	883b      	ldrh	r3, [r7, #0]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff fe08 	bl	800168c <LCD_WR_DATA>
 8001a7c:	e003      	b.n	8001a86 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001a7e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fe03 	bl	800168c <LCD_WR_DATA>
				m++;
 8001a86:	7d7b      	ldrb	r3, [r7, #21]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001a8c:	7d7b      	ldrb	r3, [r7, #21]
 8001a8e:	7bfa      	ldrb	r2, [r7, #15]
 8001a90:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a94:	fb01 f202 	mul.w	r2, r1, r2
 8001a98:	1a9b      	subs	r3, r3, r2
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d11f      	bne.n	8001ae0 <lcd_ShowChar+0x170>
				{
					m=0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	757b      	strb	r3, [r7, #21]
					break;
 8001aa4:	e022      	b.n	8001aec <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001aa6:	7dfa      	ldrb	r2, [r7, #23]
 8001aa8:	7dbb      	ldrb	r3, [r7, #22]
 8001aaa:	fa42 f303 	asr.w	r3, r2, r3
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d005      	beq.n	8001ac2 <lcd_ShowChar+0x152>
 8001ab6:	883a      	ldrh	r2, [r7, #0]
 8001ab8:	88b9      	ldrh	r1, [r7, #4]
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff febb 	bl	8001838 <lcd_DrawPoint>
				x++;
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001ac8:	88fa      	ldrh	r2, [r7, #6]
 8001aca:	8a3b      	ldrh	r3, [r7, #16]
 8001acc:	1ad2      	subs	r2, r2, r3
 8001ace:	7bfb      	ldrb	r3, [r7, #15]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d105      	bne.n	8001ae0 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001ad4:	8a3b      	ldrh	r3, [r7, #16]
 8001ad6:	80fb      	strh	r3, [r7, #6]
					y++;
 8001ad8:	88bb      	ldrh	r3, [r7, #4]
 8001ada:	3301      	adds	r3, #1
 8001adc:	80bb      	strh	r3, [r7, #4]
					break;
 8001ade:	e005      	b.n	8001aec <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001ae0:	7dbb      	ldrb	r3, [r7, #22]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	75bb      	strb	r3, [r7, #22]
 8001ae6:	7dbb      	ldrb	r3, [r7, #22]
 8001ae8:	2b07      	cmp	r3, #7
 8001aea:	d9b7      	bls.n	8001a5c <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001aec:	8a7b      	ldrh	r3, [r7, #18]
 8001aee:	3301      	adds	r3, #1
 8001af0:	827b      	strh	r3, [r7, #18]
 8001af2:	8a7a      	ldrh	r2, [r7, #18]
 8001af4:	89bb      	ldrh	r3, [r7, #12]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d380      	bcc.n	80019fc <lcd_ShowChar+0x8c>
 8001afa:	e000      	b.n	8001afe <lcd_ShowChar+0x18e>
		else return;
 8001afc:	bf00      	nop
				}
			}
		}
	}
}
 8001afe:	371c      	adds	r7, #28
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd90      	pop	{r4, r7, pc}
 8001b04:	08007c5c 	.word	0x08007c5c
 8001b08:	0800824c 	.word	0x0800824c
 8001b0c:	0800941c 	.word	0x0800941c

08001b10 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	091b      	lsrs	r3, r3, #4
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	f003 0303 	and.w	r3, r3, #3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d007      	beq.n	8001b3a <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001b2a:	4b0a      	ldr	r3, [pc, #40]	; (8001b54 <lcd_SetDir+0x44>)
 8001b2c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001b30:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001b32:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <lcd_SetDir+0x44>)
 8001b34:	22f0      	movs	r2, #240	; 0xf0
 8001b36:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001b38:	e006      	b.n	8001b48 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001b3a:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <lcd_SetDir+0x44>)
 8001b3c:	22f0      	movs	r2, #240	; 0xf0
 8001b3e:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001b40:	4b04      	ldr	r3, [pc, #16]	; (8001b54 <lcd_SetDir+0x44>)
 8001b42:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001b46:	805a      	strh	r2, [r3, #2]
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	2000021c 	.word	0x2000021c

08001b58 <lcd_init>:


void lcd_init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b62:	48aa      	ldr	r0, [pc, #680]	; (8001e0c <lcd_init+0x2b4>)
 8001b64:	f002 ff58 	bl	8004a18 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001b68:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b6c:	f001 ff1e 	bl	80039ac <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001b70:	2201      	movs	r2, #1
 8001b72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b76:	48a5      	ldr	r0, [pc, #660]	; (8001e0c <lcd_init+0x2b4>)
 8001b78:	f002 ff4e 	bl	8004a18 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001b7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b80:	f001 ff14 	bl	80039ac <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001b84:	2000      	movs	r0, #0
 8001b86:	f7ff ffc3 	bl	8001b10 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001b8a:	20d3      	movs	r0, #211	; 0xd3
 8001b8c:	f7ff fd6e 	bl	800166c <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001b90:	f7ff fd8c 	bl	80016ac <LCD_RD_DATA>
 8001b94:	4603      	mov	r3, r0
 8001b96:	461a      	mov	r2, r3
 8001b98:	4b9d      	ldr	r3, [pc, #628]	; (8001e10 <lcd_init+0x2b8>)
 8001b9a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001b9c:	f7ff fd86 	bl	80016ac <LCD_RD_DATA>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4b9a      	ldr	r3, [pc, #616]	; (8001e10 <lcd_init+0x2b8>)
 8001ba6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001ba8:	f7ff fd80 	bl	80016ac <LCD_RD_DATA>
 8001bac:	4603      	mov	r3, r0
 8001bae:	461a      	mov	r2, r3
 8001bb0:	4b97      	ldr	r3, [pc, #604]	; (8001e10 <lcd_init+0x2b8>)
 8001bb2:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001bb4:	4b96      	ldr	r3, [pc, #600]	; (8001e10 <lcd_init+0x2b8>)
 8001bb6:	889b      	ldrh	r3, [r3, #4]
 8001bb8:	021b      	lsls	r3, r3, #8
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	4b94      	ldr	r3, [pc, #592]	; (8001e10 <lcd_init+0x2b8>)
 8001bbe:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001bc0:	f7ff fd74 	bl	80016ac <LCD_RD_DATA>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4b91      	ldr	r3, [pc, #580]	; (8001e10 <lcd_init+0x2b8>)
 8001bca:	889b      	ldrh	r3, [r3, #4]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	b29a      	uxth	r2, r3
 8001bd0:	4b8f      	ldr	r3, [pc, #572]	; (8001e10 <lcd_init+0x2b8>)
 8001bd2:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001bd4:	20cf      	movs	r0, #207	; 0xcf
 8001bd6:	f7ff fd49 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f7ff fd56 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001be0:	20c1      	movs	r0, #193	; 0xc1
 8001be2:	f7ff fd53 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001be6:	2030      	movs	r0, #48	; 0x30
 8001be8:	f7ff fd50 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001bec:	20ed      	movs	r0, #237	; 0xed
 8001bee:	f7ff fd3d 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001bf2:	2064      	movs	r0, #100	; 0x64
 8001bf4:	f7ff fd4a 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001bf8:	2003      	movs	r0, #3
 8001bfa:	f7ff fd47 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001bfe:	2012      	movs	r0, #18
 8001c00:	f7ff fd44 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001c04:	2081      	movs	r0, #129	; 0x81
 8001c06:	f7ff fd41 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001c0a:	20e8      	movs	r0, #232	; 0xe8
 8001c0c:	f7ff fd2e 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001c10:	2085      	movs	r0, #133	; 0x85
 8001c12:	f7ff fd3b 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001c16:	2010      	movs	r0, #16
 8001c18:	f7ff fd38 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001c1c:	207a      	movs	r0, #122	; 0x7a
 8001c1e:	f7ff fd35 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001c22:	20cb      	movs	r0, #203	; 0xcb
 8001c24:	f7ff fd22 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001c28:	2039      	movs	r0, #57	; 0x39
 8001c2a:	f7ff fd2f 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001c2e:	202c      	movs	r0, #44	; 0x2c
 8001c30:	f7ff fd2c 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001c34:	2000      	movs	r0, #0
 8001c36:	f7ff fd29 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001c3a:	2034      	movs	r0, #52	; 0x34
 8001c3c:	f7ff fd26 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001c40:	2002      	movs	r0, #2
 8001c42:	f7ff fd23 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001c46:	20f7      	movs	r0, #247	; 0xf7
 8001c48:	f7ff fd10 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001c4c:	2020      	movs	r0, #32
 8001c4e:	f7ff fd1d 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001c52:	20ea      	movs	r0, #234	; 0xea
 8001c54:	f7ff fd0a 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f7ff fd17 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f7ff fd14 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001c64:	20c0      	movs	r0, #192	; 0xc0
 8001c66:	f7ff fd01 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001c6a:	201b      	movs	r0, #27
 8001c6c:	f7ff fd0e 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001c70:	20c1      	movs	r0, #193	; 0xc1
 8001c72:	f7ff fcfb 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001c76:	2001      	movs	r0, #1
 8001c78:	f7ff fd08 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001c7c:	20c5      	movs	r0, #197	; 0xc5
 8001c7e:	f7ff fcf5 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001c82:	2030      	movs	r0, #48	; 0x30
 8001c84:	f7ff fd02 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001c88:	2030      	movs	r0, #48	; 0x30
 8001c8a:	f7ff fcff 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001c8e:	20c7      	movs	r0, #199	; 0xc7
 8001c90:	f7ff fcec 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001c94:	20b7      	movs	r0, #183	; 0xb7
 8001c96:	f7ff fcf9 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001c9a:	2036      	movs	r0, #54	; 0x36
 8001c9c:	f7ff fce6 	bl	800166c <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001ca0:	2008      	movs	r0, #8
 8001ca2:	f7ff fcf3 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001ca6:	203a      	movs	r0, #58	; 0x3a
 8001ca8:	f7ff fce0 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001cac:	2055      	movs	r0, #85	; 0x55
 8001cae:	f7ff fced 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001cb2:	20b1      	movs	r0, #177	; 0xb1
 8001cb4:	f7ff fcda 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cb8:	2000      	movs	r0, #0
 8001cba:	f7ff fce7 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001cbe:	201a      	movs	r0, #26
 8001cc0:	f7ff fce4 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001cc4:	20b6      	movs	r0, #182	; 0xb6
 8001cc6:	f7ff fcd1 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001cca:	200a      	movs	r0, #10
 8001ccc:	f7ff fcde 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001cd0:	20a2      	movs	r0, #162	; 0xa2
 8001cd2:	f7ff fcdb 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001cd6:	20f2      	movs	r0, #242	; 0xf2
 8001cd8:	f7ff fcc8 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f7ff fcd5 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001ce2:	2026      	movs	r0, #38	; 0x26
 8001ce4:	f7ff fcc2 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001ce8:	2001      	movs	r0, #1
 8001cea:	f7ff fccf 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001cee:	20e0      	movs	r0, #224	; 0xe0
 8001cf0:	f7ff fcbc 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001cf4:	200f      	movs	r0, #15
 8001cf6:	f7ff fcc9 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001cfa:	202a      	movs	r0, #42	; 0x2a
 8001cfc:	f7ff fcc6 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001d00:	2028      	movs	r0, #40	; 0x28
 8001d02:	f7ff fcc3 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001d06:	2008      	movs	r0, #8
 8001d08:	f7ff fcc0 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001d0c:	200e      	movs	r0, #14
 8001d0e:	f7ff fcbd 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001d12:	2008      	movs	r0, #8
 8001d14:	f7ff fcba 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001d18:	2054      	movs	r0, #84	; 0x54
 8001d1a:	f7ff fcb7 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001d1e:	20a9      	movs	r0, #169	; 0xa9
 8001d20:	f7ff fcb4 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001d24:	2043      	movs	r0, #67	; 0x43
 8001d26:	f7ff fcb1 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001d2a:	200a      	movs	r0, #10
 8001d2c:	f7ff fcae 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001d30:	200f      	movs	r0, #15
 8001d32:	f7ff fcab 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d36:	2000      	movs	r0, #0
 8001d38:	f7ff fca8 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f7ff fca5 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d42:	2000      	movs	r0, #0
 8001d44:	f7ff fca2 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f7ff fc9f 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001d4e:	20e1      	movs	r0, #225	; 0xe1
 8001d50:	f7ff fc8c 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d54:	2000      	movs	r0, #0
 8001d56:	f7ff fc99 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001d5a:	2015      	movs	r0, #21
 8001d5c:	f7ff fc96 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001d60:	2017      	movs	r0, #23
 8001d62:	f7ff fc93 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001d66:	2007      	movs	r0, #7
 8001d68:	f7ff fc90 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001d6c:	2011      	movs	r0, #17
 8001d6e:	f7ff fc8d 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001d72:	2006      	movs	r0, #6
 8001d74:	f7ff fc8a 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001d78:	202b      	movs	r0, #43	; 0x2b
 8001d7a:	f7ff fc87 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001d7e:	2056      	movs	r0, #86	; 0x56
 8001d80:	f7ff fc84 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001d84:	203c      	movs	r0, #60	; 0x3c
 8001d86:	f7ff fc81 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001d8a:	2005      	movs	r0, #5
 8001d8c:	f7ff fc7e 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001d90:	2010      	movs	r0, #16
 8001d92:	f7ff fc7b 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001d96:	200f      	movs	r0, #15
 8001d98:	f7ff fc78 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001d9c:	203f      	movs	r0, #63	; 0x3f
 8001d9e:	f7ff fc75 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001da2:	203f      	movs	r0, #63	; 0x3f
 8001da4:	f7ff fc72 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001da8:	200f      	movs	r0, #15
 8001daa:	f7ff fc6f 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001dae:	202b      	movs	r0, #43	; 0x2b
 8001db0:	f7ff fc5c 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001db4:	2000      	movs	r0, #0
 8001db6:	f7ff fc69 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dba:	2000      	movs	r0, #0
 8001dbc:	f7ff fc66 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001dc0:	2001      	movs	r0, #1
 8001dc2:	f7ff fc63 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001dc6:	203f      	movs	r0, #63	; 0x3f
 8001dc8:	f7ff fc60 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001dcc:	202a      	movs	r0, #42	; 0x2a
 8001dce:	f7ff fc4d 	bl	800166c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f7ff fc5a 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f7ff fc57 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7ff fc54 	bl	800168c <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001de4:	20ef      	movs	r0, #239	; 0xef
 8001de6:	f7ff fc51 	bl	800168c <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001dea:	2011      	movs	r0, #17
 8001dec:	f7ff fc3e 	bl	800166c <LCD_WR_REG>
	HAL_Delay(120);
 8001df0:	2078      	movs	r0, #120	; 0x78
 8001df2:	f001 fddb 	bl	80039ac <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001df6:	2029      	movs	r0, #41	; 0x29
 8001df8:	f7ff fc38 	bl	800166c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e02:	4804      	ldr	r0, [pc, #16]	; (8001e14 <lcd_init+0x2bc>)
 8001e04:	f002 fe08 	bl	8004a18 <HAL_GPIO_WritePin>
}
 8001e08:	bf00      	nop
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40020800 	.word	0x40020800
 8001e10:	2000021c 	.word	0x2000021c
 8001e14:	40020000 	.word	0x40020000

08001e18 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
 8001e24:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	4413      	add	r3, r2
 8001e30:	b298      	uxth	r0, r3
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	b29a      	uxth	r2, r3
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	4413      	add	r3, r2
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	8b3a      	ldrh	r2, [r7, #24]
 8001e40:	4619      	mov	r1, r3
 8001e42:	f7ff fcf9 	bl	8001838 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	b298      	uxth	r0, r3
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	8b3a      	ldrh	r2, [r7, #24]
 8001e60:	4619      	mov	r1, r3
 8001e62:	f7ff fce9 	bl	8001838 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	4413      	add	r3, r2
 8001e70:	b298      	uxth	r0, r3
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	8b3a      	ldrh	r2, [r7, #24]
 8001e80:	4619      	mov	r1, r3
 8001e82:	f7ff fcd9 	bl	8001838 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	b298      	uxth	r0, r3
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	8b3a      	ldrh	r2, [r7, #24]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f7ff fcc9 	bl	8001838 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	4413      	add	r3, r2
 8001eb0:	b298      	uxth	r0, r3
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	4413      	add	r3, r2
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	8b3a      	ldrh	r2, [r7, #24]
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	f7ff fcb9 	bl	8001838 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	b298      	uxth	r0, r3
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	4413      	add	r3, r2
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	8b3a      	ldrh	r2, [r7, #24]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f7ff fca9 	bl	8001838 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	4413      	add	r3, r2
 8001ef0:	b298      	uxth	r0, r3
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	b29a      	uxth	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	8b3a      	ldrh	r2, [r7, #24]
 8001f00:	4619      	mov	r1, r3
 8001f02:	f7ff fc99 	bl	8001838 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	b29a      	uxth	r2, r3
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	b298      	uxth	r0, r3
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	8b3a      	ldrh	r2, [r7, #24]
 8001f20:	4619      	mov	r1, r3
 8001f22:	f7ff fc89 	bl	8001838 <lcd_DrawPoint>
}
 8001f26:	bf00      	nop
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b08a      	sub	sp, #40	; 0x28
 8001f32:	af02      	add	r7, sp, #8
 8001f34:	60f8      	str	r0, [r7, #12]
 8001f36:	60b9      	str	r1, [r7, #8]
 8001f38:	603b      	str	r3, [r7, #0]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61fb      	str	r3, [r7, #28]
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	f1c3 0303 	rsb	r3, r3, #3
 8001f4e:	613b      	str	r3, [r7, #16]


	if (fill)
 8001f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d04f      	beq.n	8001ff6 <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 8001f56:	e029      	b.n	8001fac <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	e00a      	b.n	8001f74 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8001f5e:	88fb      	ldrh	r3, [r7, #6]
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	69fa      	ldr	r2, [r7, #28]
 8001f66:	68b9      	ldr	r1, [r7, #8]
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	f7ff ff55 	bl	8001e18 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	3301      	adds	r3, #1
 8001f72:	617b      	str	r3, [r7, #20]
 8001f74:	697a      	ldr	r2, [r7, #20]
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	ddf0      	ble.n	8001f5e <lcd_DrawCircle+0x30>

			if (d < 0) {
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	da06      	bge.n	8001f90 <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	009a      	lsls	r2, r3, #2
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4413      	add	r3, r2
 8001f8a:	3306      	adds	r3, #6
 8001f8c:	613b      	str	r3, [r7, #16]
 8001f8e:	e00a      	b.n	8001fa6 <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8001f90:	69fa      	ldr	r2, [r7, #28]
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	009a      	lsls	r2, r3, #2
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	330a      	adds	r3, #10
 8001f9e:	613b      	str	r3, [r7, #16]
				y--;
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001fac:	69fa      	ldr	r2, [r7, #28]
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	ddd1      	ble.n	8001f58 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8001fb4:	e023      	b.n	8001ffe <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8001fb6:	88fb      	ldrh	r3, [r7, #6]
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	69fa      	ldr	r2, [r7, #28]
 8001fbe:	68b9      	ldr	r1, [r7, #8]
 8001fc0:	68f8      	ldr	r0, [r7, #12]
 8001fc2:	f7ff ff29 	bl	8001e18 <_draw_circle_8>
			if (d < 0) {
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	da06      	bge.n	8001fda <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	009a      	lsls	r2, r3, #2
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	3306      	adds	r3, #6
 8001fd6:	613b      	str	r3, [r7, #16]
 8001fd8:	e00a      	b.n	8001ff0 <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 8001fda:	69fa      	ldr	r2, [r7, #28]
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	009a      	lsls	r2, r3, #2
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	330a      	adds	r3, #10
 8001fe8:	613b      	str	r3, [r7, #16]
				y--;
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	3b01      	subs	r3, #1
 8001fee:	61bb      	str	r3, [r7, #24]
			x++;
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001ff6:	69fa      	ldr	r2, [r7, #28]
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	dddb      	ble.n	8001fb6 <lcd_DrawCircle+0x88>
}
 8001ffe:	bf00      	nop
 8002000:	3720      	adds	r7, #32
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002008:	b590      	push	{r4, r7, lr}
 800200a:	b08b      	sub	sp, #44	; 0x2c
 800200c:	af04      	add	r7, sp, #16
 800200e:	60ba      	str	r2, [r7, #8]
 8002010:	461a      	mov	r2, r3
 8002012:	4603      	mov	r3, r0
 8002014:	81fb      	strh	r3, [r7, #14]
 8002016:	460b      	mov	r3, r1
 8002018:	81bb      	strh	r3, [r7, #12]
 800201a:	4613      	mov	r3, r2
 800201c:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800201e:	89fb      	ldrh	r3, [r7, #14]
 8002020:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 8002022:	2300      	movs	r3, #0
 8002024:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002026:	e048      	b.n	80020ba <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002028:	7dfb      	ldrb	r3, [r7, #23]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d145      	bne.n	80020ba <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800202e:	89fa      	ldrh	r2, [r7, #14]
 8002030:	4b26      	ldr	r3, [pc, #152]	; (80020cc <lcd_ShowStr+0xc4>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	4619      	mov	r1, r3
 8002036:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800203a:	085b      	lsrs	r3, r3, #1
 800203c:	b2db      	uxtb	r3, r3
 800203e:	1acb      	subs	r3, r1, r3
 8002040:	429a      	cmp	r2, r3
 8002042:	dc3f      	bgt.n	80020c4 <lcd_ShowStr+0xbc>
 8002044:	89ba      	ldrh	r2, [r7, #12]
 8002046:	4b21      	ldr	r3, [pc, #132]	; (80020cc <lcd_ShowStr+0xc4>)
 8002048:	885b      	ldrh	r3, [r3, #2]
 800204a:	4619      	mov	r1, r3
 800204c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002050:	1acb      	subs	r3, r1, r3
 8002052:	429a      	cmp	r2, r3
 8002054:	dc36      	bgt.n	80020c4 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b80      	cmp	r3, #128	; 0x80
 800205c:	d902      	bls.n	8002064 <lcd_ShowStr+0x5c>
 800205e:	2301      	movs	r3, #1
 8002060:	75fb      	strb	r3, [r7, #23]
 8002062:	e02a      	b.n	80020ba <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b0d      	cmp	r3, #13
 800206a:	d10b      	bne.n	8002084 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 800206c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002070:	b29a      	uxth	r2, r3
 8002072:	89bb      	ldrh	r3, [r7, #12]
 8002074:	4413      	add	r3, r2
 8002076:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002078:	8abb      	ldrh	r3, [r7, #20]
 800207a:	81fb      	strh	r3, [r7, #14]
					str++;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	3301      	adds	r3, #1
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	e017      	b.n	80020b4 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	781a      	ldrb	r2, [r3, #0]
 8002088:	88fc      	ldrh	r4, [r7, #6]
 800208a:	89b9      	ldrh	r1, [r7, #12]
 800208c:	89f8      	ldrh	r0, [r7, #14]
 800208e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002092:	9302      	str	r3, [sp, #8]
 8002094:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002098:	9301      	str	r3, [sp, #4]
 800209a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	4623      	mov	r3, r4
 80020a0:	f7ff fc66 	bl	8001970 <lcd_ShowChar>
					x+=sizey/2;
 80020a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020a8:	085b      	lsrs	r3, r3, #1
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	89fb      	ldrh	r3, [r7, #14]
 80020b0:	4413      	add	r3, r2
 80020b2:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	3301      	adds	r3, #1
 80020b8:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1b2      	bne.n	8002028 <lcd_ShowStr+0x20>
 80020c2:	e000      	b.n	80020c6 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80020c4:	bf00      	nop
			}
		}
	}
}
 80020c6:	371c      	adds	r7, #28
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd90      	pop	{r4, r7, pc}
 80020cc:	2000021c 	.word	0x2000021c

080020d0 <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80020d4:	4b3f      	ldr	r3, [pc, #252]	; (80021d4 <led7_Scan+0x104>)
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	b29a      	uxth	r2, r3
 80020dc:	4b3d      	ldr	r3, [pc, #244]	; (80021d4 <led7_Scan+0x104>)
 80020de:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80020e0:	4b3d      	ldr	r3, [pc, #244]	; (80021d8 <led7_Scan+0x108>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a3d      	ldr	r2, [pc, #244]	; (80021dc <led7_Scan+0x10c>)
 80020e6:	5cd3      	ldrb	r3, [r2, r3]
 80020e8:	021b      	lsls	r3, r3, #8
 80020ea:	b21a      	sxth	r2, r3
 80020ec:	4b39      	ldr	r3, [pc, #228]	; (80021d4 <led7_Scan+0x104>)
 80020ee:	881b      	ldrh	r3, [r3, #0]
 80020f0:	b21b      	sxth	r3, r3
 80020f2:	4313      	orrs	r3, r2
 80020f4:	b21b      	sxth	r3, r3
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	4b36      	ldr	r3, [pc, #216]	; (80021d4 <led7_Scan+0x104>)
 80020fa:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80020fc:	4b36      	ldr	r3, [pc, #216]	; (80021d8 <led7_Scan+0x108>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b03      	cmp	r3, #3
 8002102:	d847      	bhi.n	8002194 <led7_Scan+0xc4>
 8002104:	a201      	add	r2, pc, #4	; (adr r2, 800210c <led7_Scan+0x3c>)
 8002106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800210a:	bf00      	nop
 800210c:	0800211d 	.word	0x0800211d
 8002110:	0800213b 	.word	0x0800213b
 8002114:	08002159 	.word	0x08002159
 8002118:	08002177 	.word	0x08002177
	case 0:
		spi_buffer |= 0x00b0;
 800211c:	4b2d      	ldr	r3, [pc, #180]	; (80021d4 <led7_Scan+0x104>)
 800211e:	881b      	ldrh	r3, [r3, #0]
 8002120:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002124:	b29a      	uxth	r2, r3
 8002126:	4b2b      	ldr	r3, [pc, #172]	; (80021d4 <led7_Scan+0x104>)
 8002128:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 800212a:	4b2a      	ldr	r3, [pc, #168]	; (80021d4 <led7_Scan+0x104>)
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002132:	b29a      	uxth	r2, r3
 8002134:	4b27      	ldr	r3, [pc, #156]	; (80021d4 <led7_Scan+0x104>)
 8002136:	801a      	strh	r2, [r3, #0]
		break;
 8002138:	e02d      	b.n	8002196 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 800213a:	4b26      	ldr	r3, [pc, #152]	; (80021d4 <led7_Scan+0x104>)
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 8002142:	b29a      	uxth	r2, r3
 8002144:	4b23      	ldr	r3, [pc, #140]	; (80021d4 <led7_Scan+0x104>)
 8002146:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002148:	4b22      	ldr	r3, [pc, #136]	; (80021d4 <led7_Scan+0x104>)
 800214a:	881b      	ldrh	r3, [r3, #0]
 800214c:	f023 0320 	bic.w	r3, r3, #32
 8002150:	b29a      	uxth	r2, r3
 8002152:	4b20      	ldr	r3, [pc, #128]	; (80021d4 <led7_Scan+0x104>)
 8002154:	801a      	strh	r2, [r3, #0]
		break;
 8002156:	e01e      	b.n	8002196 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8002158:	4b1e      	ldr	r3, [pc, #120]	; (80021d4 <led7_Scan+0x104>)
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8002160:	b29a      	uxth	r2, r3
 8002162:	4b1c      	ldr	r3, [pc, #112]	; (80021d4 <led7_Scan+0x104>)
 8002164:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8002166:	4b1b      	ldr	r3, [pc, #108]	; (80021d4 <led7_Scan+0x104>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	f023 0310 	bic.w	r3, r3, #16
 800216e:	b29a      	uxth	r2, r3
 8002170:	4b18      	ldr	r3, [pc, #96]	; (80021d4 <led7_Scan+0x104>)
 8002172:	801a      	strh	r2, [r3, #0]
		break;
 8002174:	e00f      	b.n	8002196 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8002176:	4b17      	ldr	r3, [pc, #92]	; (80021d4 <led7_Scan+0x104>)
 8002178:	881b      	ldrh	r3, [r3, #0]
 800217a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800217e:	b29a      	uxth	r2, r3
 8002180:	4b14      	ldr	r3, [pc, #80]	; (80021d4 <led7_Scan+0x104>)
 8002182:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002184:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <led7_Scan+0x104>)
 8002186:	881b      	ldrh	r3, [r3, #0]
 8002188:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800218c:	b29a      	uxth	r2, r3
 800218e:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <led7_Scan+0x104>)
 8002190:	801a      	strh	r2, [r3, #0]
		break;
 8002192:	e000      	b.n	8002196 <led7_Scan+0xc6>
	default:
		break;
 8002194:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8002196:	4b10      	ldr	r3, [pc, #64]	; (80021d8 <led7_Scan+0x108>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	3301      	adds	r3, #1
 800219c:	425a      	negs	r2, r3
 800219e:	f003 0303 	and.w	r3, r3, #3
 80021a2:	f002 0203 	and.w	r2, r2, #3
 80021a6:	bf58      	it	pl
 80021a8:	4253      	negpl	r3, r2
 80021aa:	4a0b      	ldr	r2, [pc, #44]	; (80021d8 <led7_Scan+0x108>)
 80021ac:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80021ae:	2200      	movs	r2, #0
 80021b0:	2140      	movs	r1, #64	; 0x40
 80021b2:	480b      	ldr	r0, [pc, #44]	; (80021e0 <led7_Scan+0x110>)
 80021b4:	f002 fc30 	bl	8004a18 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80021b8:	2301      	movs	r3, #1
 80021ba:	2202      	movs	r2, #2
 80021bc:	4905      	ldr	r1, [pc, #20]	; (80021d4 <led7_Scan+0x104>)
 80021be:	4809      	ldr	r0, [pc, #36]	; (80021e4 <led7_Scan+0x114>)
 80021c0:	f004 f92b 	bl	800641a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80021c4:	2201      	movs	r2, #1
 80021c6:	2140      	movs	r1, #64	; 0x40
 80021c8:	4805      	ldr	r0, [pc, #20]	; (80021e0 <led7_Scan+0x110>)
 80021ca:	f002 fc25 	bl	8004a18 <HAL_GPIO_WritePin>
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	20000004 	.word	0x20000004
 80021d8:	20000224 	.word	0x20000224
 80021dc:	20000000 	.word	0x20000000
 80021e0:	40021800 	.word	0x40021800
 80021e4:	20000278 	.word	0x20000278

080021e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021e8:	b598      	push	{r3, r4, r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021ec:	f001 fb6c 	bl	80038c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021f0:	f000 f842 	bl	8002278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021f4:	f7ff f8ae 	bl	8001354 <MX_GPIO_Init>
  MX_TIM2_Init();
 80021f8:	f000 fb3c 	bl	8002874 <MX_TIM2_Init>
  MX_SPI1_Init();
 80021fc:	f000 f9f4 	bl	80025e8 <MX_SPI1_Init>
  MX_FSMC_Init();
 8002200:	f7fe ffd8 	bl	80011b4 <MX_FSMC_Init>
  MX_I2C1_Init();
 8002204:	f7ff f9bc 	bl	8001580 <MX_I2C1_Init>
  MX_TIM13_Init();
 8002208:	f000 fb80 	bl	800290c <MX_TIM13_Init>
  MX_DMA_Init();
 800220c:	f7fe ffb2 	bl	8001174 <MX_DMA_Init>
  MX_ADC1_Init();
 8002210:	f7fe fde4 	bl	8000ddc <MX_ADC1_Init>
  MX_TIM1_Init();
 8002214:	f000 fade 	bl	80027d4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8002218:	f000 f898 	bl	800234c <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 touch_Adjust();
 800221c:	f000 ff14 	bl	8003048 <touch_Adjust>
 lcd_Clear(BLACK);
 8002220:	2000      	movs	r0, #0
 8002222:	f7ff faa1 	bl	8001768 <lcd_Clear>
 while (1)
  {
	  //scan touch screen
	  touch_Scan();
 8002226:	f001 faf1 	bl	800380c <touch_Scan>
	  //check if touch screen is touched
	  if(touch_IsTouched() && draw_Status == DRAW){
 800222a:	f001 faf9 	bl	8003820 <touch_IsTouched>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d010      	beq.n	8002256 <main+0x6e>
 8002234:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <main+0x88>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d10c      	bne.n	8002256 <main+0x6e>
            //draw a point at the touch position
		  lcd_DrawPoint(touch_GetX(), touch_GetY(), RED);
 800223c:	f001 fb02 	bl	8003844 <touch_GetX>
 8002240:	4603      	mov	r3, r0
 8002242:	461c      	mov	r4, r3
 8002244:	f001 fb0a 	bl	800385c <touch_GetY>
 8002248:	4603      	mov	r3, r0
 800224a:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800224e:	4619      	mov	r1, r3
 8002250:	4620      	mov	r0, r4
 8002252:	f7ff faf1 	bl	8001838 <lcd_DrawPoint>
	  }
	  // 50ms task
	  if(flag_timer2[1] == 1){
 8002256:	4b07      	ldr	r3, [pc, #28]	; (8002274 <main+0x8c>)
 8002258:	885b      	ldrh	r3, [r3, #2]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d1e3      	bne.n	8002226 <main+0x3e>
		  flag_timer2[1] = 0;
 800225e:	4b05      	ldr	r3, [pc, #20]	; (8002274 <main+0x8c>)
 8002260:	2200      	movs	r2, #0
 8002262:	805a      	strh	r2, [r3, #2]
		  touchProcess();
 8002264:	f000 f8ca 	bl	80023fc <touchProcess>
		  test_LedDebug();
 8002268:	f000 f880 	bl	800236c <test_LedDebug>
	  touch_Scan();
 800226c:	e7db      	b.n	8002226 <main+0x3e>
 800226e:	bf00      	nop
 8002270:	20000228 	.word	0x20000228
 8002274:	20000230 	.word	0x20000230

08002278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b094      	sub	sp, #80	; 0x50
 800227c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800227e:	f107 0320 	add.w	r3, r7, #32
 8002282:	2230      	movs	r2, #48	; 0x30
 8002284:	2100      	movs	r1, #0
 8002286:	4618      	mov	r0, r3
 8002288:	f005 fb30 	bl	80078ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800228c:	f107 030c 	add.w	r3, r7, #12
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
 800229a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800229c:	2300      	movs	r3, #0
 800229e:	60bb      	str	r3, [r7, #8]
 80022a0:	4b28      	ldr	r3, [pc, #160]	; (8002344 <SystemClock_Config+0xcc>)
 80022a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a4:	4a27      	ldr	r2, [pc, #156]	; (8002344 <SystemClock_Config+0xcc>)
 80022a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022aa:	6413      	str	r3, [r2, #64]	; 0x40
 80022ac:	4b25      	ldr	r3, [pc, #148]	; (8002344 <SystemClock_Config+0xcc>)
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022b8:	2300      	movs	r3, #0
 80022ba:	607b      	str	r3, [r7, #4]
 80022bc:	4b22      	ldr	r3, [pc, #136]	; (8002348 <SystemClock_Config+0xd0>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a21      	ldr	r2, [pc, #132]	; (8002348 <SystemClock_Config+0xd0>)
 80022c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022c6:	6013      	str	r3, [r2, #0]
 80022c8:	4b1f      	ldr	r3, [pc, #124]	; (8002348 <SystemClock_Config+0xd0>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022d0:	607b      	str	r3, [r7, #4]
 80022d2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022d4:	2302      	movs	r3, #2
 80022d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022d8:	2301      	movs	r3, #1
 80022da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022dc:	2310      	movs	r3, #16
 80022de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022e0:	2302      	movs	r3, #2
 80022e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022e4:	2300      	movs	r3, #0
 80022e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022e8:	2308      	movs	r3, #8
 80022ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80022ec:	23a8      	movs	r3, #168	; 0xa8
 80022ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022f0:	2302      	movs	r3, #2
 80022f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022f4:	2304      	movs	r3, #4
 80022f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022f8:	f107 0320 	add.w	r3, r7, #32
 80022fc:	4618      	mov	r0, r3
 80022fe:	f003 fb7f 	bl	8005a00 <HAL_RCC_OscConfig>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002308:	f000 f8de 	bl	80024c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800230c:	230f      	movs	r3, #15
 800230e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002310:	2302      	movs	r3, #2
 8002312:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002314:	2300      	movs	r3, #0
 8002316:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002318:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800231c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800231e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002322:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	2105      	movs	r1, #5
 800232a:	4618      	mov	r0, r3
 800232c:	f003 fde0 	bl	8005ef0 <HAL_RCC_ClockConfig>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002336:	f000 f8c7 	bl	80024c8 <Error_Handler>
  }
}
 800233a:	bf00      	nop
 800233c:	3750      	adds	r7, #80	; 0x50
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40023800 	.word	0x40023800
 8002348:	40007000 	.word	0x40007000

0800234c <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	  timer_init();
 8002350:	f000 f8c0 	bl	80024d4 <timer_init>
	  button_init();
 8002354:	f7fe ff02 	bl	800115c <button_init>
	  lcd_init();
 8002358:	f7ff fbfe 	bl	8001b58 <lcd_init>
	  touch_init();
 800235c:	f001 fa46 	bl	80037ec <touch_init>
	  setTimer2(50,1);
 8002360:	2101      	movs	r1, #1
 8002362:	2032      	movs	r0, #50	; 0x32
 8002364:	f000 f8c0 	bl	80024e8 <setTimer2>
}
 8002368:	bf00      	nop
 800236a:	bd80      	pop	{r7, pc}

0800236c <test_LedDebug>:

uint8_t count_led_debug = 0;

void test_LedDebug(){
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1)%20;
 8002370:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <test_LedDebug+0x3c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	1c5a      	adds	r2, r3, #1
 8002376:	4b0d      	ldr	r3, [pc, #52]	; (80023ac <test_LedDebug+0x40>)
 8002378:	fb83 1302 	smull	r1, r3, r3, r2
 800237c:	10d9      	asrs	r1, r3, #3
 800237e:	17d3      	asrs	r3, r2, #31
 8002380:	1ac9      	subs	r1, r1, r3
 8002382:	460b      	mov	r3, r1
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	1ad1      	subs	r1, r2, r3
 800238c:	b2ca      	uxtb	r2, r1
 800238e:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <test_LedDebug+0x3c>)
 8002390:	701a      	strb	r2, [r3, #0]
	if(count_led_debug == 0){
 8002392:	4b05      	ldr	r3, [pc, #20]	; (80023a8 <test_LedDebug+0x3c>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d103      	bne.n	80023a2 <test_LedDebug+0x36>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 800239a:	2110      	movs	r1, #16
 800239c:	4804      	ldr	r0, [pc, #16]	; (80023b0 <test_LedDebug+0x44>)
 800239e:	f002 fb54 	bl	8004a4a <HAL_GPIO_TogglePin>
	}
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	2000022c 	.word	0x2000022c
 80023ac:	66666667 	.word	0x66666667
 80023b0:	40021000 	.word	0x40021000

080023b4 <isButtonClear>:

uint8_t isButtonClear(){
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 80023b8:	f001 fa32 	bl	8003820 <touch_IsTouched>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <isButtonClear+0x12>
 80023c2:	2300      	movs	r3, #0
 80023c4:	e017      	b.n	80023f6 <isButtonClear+0x42>
	return touch_GetX() > 60 && touch_GetX() < 180 && touch_GetY() > 10 && touch_GetY() < 60;
 80023c6:	f001 fa3d 	bl	8003844 <touch_GetX>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b3c      	cmp	r3, #60	; 0x3c
 80023ce:	d910      	bls.n	80023f2 <isButtonClear+0x3e>
 80023d0:	f001 fa38 	bl	8003844 <touch_GetX>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2bb3      	cmp	r3, #179	; 0xb3
 80023d8:	d80b      	bhi.n	80023f2 <isButtonClear+0x3e>
 80023da:	f001 fa3f 	bl	800385c <touch_GetY>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b0a      	cmp	r3, #10
 80023e2:	d906      	bls.n	80023f2 <isButtonClear+0x3e>
 80023e4:	f001 fa3a 	bl	800385c <touch_GetY>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b3b      	cmp	r3, #59	; 0x3b
 80023ec:	d801      	bhi.n	80023f2 <isButtonClear+0x3e>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <isButtonClear+0x40>
 80023f2:	2300      	movs	r3, #0
 80023f4:	b2db      	uxtb	r3, r3
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	bd80      	pop	{r7, pc}
	...

080023fc <touchProcess>:

void touchProcess(){
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af04      	add	r7, sp, #16
	switch (draw_Status) {
 8002402:	4b2f      	ldr	r3, [pc, #188]	; (80024c0 <touchProcess+0xc4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d048      	beq.n	800249c <touchProcess+0xa0>
 800240a:	2b02      	cmp	r3, #2
 800240c:	dc4f      	bgt.n	80024ae <touchProcess+0xb2>
 800240e:	2b00      	cmp	r3, #0
 8002410:	d002      	beq.n	8002418 <touchProcess+0x1c>
 8002412:	2b01      	cmp	r3, #1
 8002414:	d01a      	beq.n	800244c <touchProcess+0x50>
			break;
		case CLEAR:
			if(!touch_IsTouched()) draw_Status = INIT;
			break;
		default:
			break;
 8002416:	e04a      	b.n	80024ae <touchProcess+0xb2>
			lcd_Fill(60, 10, 180, 60, GBLUE);
 8002418:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	233c      	movs	r3, #60	; 0x3c
 8002420:	22b4      	movs	r2, #180	; 0xb4
 8002422:	210a      	movs	r1, #10
 8002424:	203c      	movs	r0, #60	; 0x3c
 8002426:	f7ff f9d1 	bl	80017cc <lcd_Fill>
			lcd_ShowStr(90, 20, "CLEAR", RED, BLACK, 24, 1);
 800242a:	2301      	movs	r3, #1
 800242c:	9302      	str	r3, [sp, #8]
 800242e:	2318      	movs	r3, #24
 8002430:	9301      	str	r3, [sp, #4]
 8002432:	2300      	movs	r3, #0
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800243a:	4a22      	ldr	r2, [pc, #136]	; (80024c4 <touchProcess+0xc8>)
 800243c:	2114      	movs	r1, #20
 800243e:	205a      	movs	r0, #90	; 0x5a
 8002440:	f7ff fde2 	bl	8002008 <lcd_ShowStr>
			draw_Status = DRAW;
 8002444:	4b1e      	ldr	r3, [pc, #120]	; (80024c0 <touchProcess+0xc4>)
 8002446:	2201      	movs	r2, #1
 8002448:	601a      	str	r2, [r3, #0]
			break;
 800244a:	e035      	b.n	80024b8 <touchProcess+0xbc>
			if(isButtonClear()){
 800244c:	f7ff ffb2 	bl	80023b4 <isButtonClear>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d02d      	beq.n	80024b2 <touchProcess+0xb6>
				draw_Status = CLEAR;
 8002456:	4b1a      	ldr	r3, [pc, #104]	; (80024c0 <touchProcess+0xc4>)
 8002458:	2202      	movs	r2, #2
 800245a:	601a      	str	r2, [r3, #0]
				lcd_Fill(0, 60, 240, 320, BLACK);
 800245c:	2300      	movs	r3, #0
 800245e:	9300      	str	r3, [sp, #0]
 8002460:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002464:	22f0      	movs	r2, #240	; 0xf0
 8002466:	213c      	movs	r1, #60	; 0x3c
 8002468:	2000      	movs	r0, #0
 800246a:	f7ff f9af 	bl	80017cc <lcd_Fill>
				lcd_Fill(60, 10, 180, 60, GREEN);
 800246e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002472:	9300      	str	r3, [sp, #0]
 8002474:	233c      	movs	r3, #60	; 0x3c
 8002476:	22b4      	movs	r2, #180	; 0xb4
 8002478:	210a      	movs	r1, #10
 800247a:	203c      	movs	r0, #60	; 0x3c
 800247c:	f7ff f9a6 	bl	80017cc <lcd_Fill>
				lcd_ShowStr(90, 20, "CLEAR", RED, BLACK, 24, 1);
 8002480:	2301      	movs	r3, #1
 8002482:	9302      	str	r3, [sp, #8]
 8002484:	2318      	movs	r3, #24
 8002486:	9301      	str	r3, [sp, #4]
 8002488:	2300      	movs	r3, #0
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002490:	4a0c      	ldr	r2, [pc, #48]	; (80024c4 <touchProcess+0xc8>)
 8002492:	2114      	movs	r1, #20
 8002494:	205a      	movs	r0, #90	; 0x5a
 8002496:	f7ff fdb7 	bl	8002008 <lcd_ShowStr>
			break;
 800249a:	e00a      	b.n	80024b2 <touchProcess+0xb6>
			if(!touch_IsTouched()) draw_Status = INIT;
 800249c:	f001 f9c0 	bl	8003820 <touch_IsTouched>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d107      	bne.n	80024b6 <touchProcess+0xba>
 80024a6:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <touchProcess+0xc4>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
			break;
 80024ac:	e003      	b.n	80024b6 <touchProcess+0xba>
			break;
 80024ae:	bf00      	nop
 80024b0:	e002      	b.n	80024b8 <touchProcess+0xbc>
			break;
 80024b2:	bf00      	nop
 80024b4:	e000      	b.n	80024b8 <touchProcess+0xbc>
			break;
 80024b6:	bf00      	nop
	}
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000228 	.word	0x20000228
 80024c4:	08007b74 	.word	0x08007b74

080024c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024cc:	b672      	cpsid	i
}
 80024ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024d0:	e7fe      	b.n	80024d0 <Error_Handler+0x8>
	...

080024d4 <timer_init>:
/**
  * @brief  Init timer interrupt
  * @param  None
  * @retval None
  */
void timer_init(){
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80024d8:	4802      	ldr	r0, [pc, #8]	; (80024e4 <timer_init+0x10>)
 80024da:	f004 fa39 	bl	8006950 <HAL_TIM_Base_Start_IT>
}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000318 	.word	0x20000318

080024e8 <setTimer2>:
/**
  * @brief  Set duration of software timer interrupt
  * @param  duration Duration of software timer interrupt
  * @retval None
  */
void setTimer2(uint16_t duration, int tim2_arr_pos){
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	6039      	str	r1, [r7, #0]
 80024f2:	80fb      	strh	r3, [r7, #6]
	timer2_MUL[tim2_arr_pos] = duration/TIMER_CYCLE_2;
 80024f4:	490b      	ldr	r1, [pc, #44]	; (8002524 <setTimer2+0x3c>)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	88fa      	ldrh	r2, [r7, #6]
 80024fa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	timer2_counter[tim2_arr_pos] = timer2_MUL[tim2_arr_pos];
 80024fe:	4a09      	ldr	r2, [pc, #36]	; (8002524 <setTimer2+0x3c>)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002506:	4a08      	ldr	r2, [pc, #32]	; (8002528 <setTimer2+0x40>)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	flag_timer2[tim2_arr_pos] = 0;
 800250e:	4a07      	ldr	r2, [pc, #28]	; (800252c <setTimer2+0x44>)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	2100      	movs	r1, #0
 8002514:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	20000260 	.word	0x20000260
 8002528:	20000248 	.word	0x20000248
 800252c:	20000230 	.word	0x20000230

08002530 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Timer interrupt routine
  * @param  htim TIM Base handle
  * @note	This callback function is called by system
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002540:	d12d      	bne.n	800259e <HAL_TIM_PeriodElapsedCallback+0x6e>
		for(int i = 0; i < 12; i++)
 8002542:	2300      	movs	r3, #0
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	e025      	b.n	8002594 <HAL_TIM_PeriodElapsedCallback+0x64>
		{
			if(timer2_counter[i] > 0){
 8002548:	4a17      	ldr	r2, [pc, #92]	; (80025a8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d01c      	beq.n	800258e <HAL_TIM_PeriodElapsedCallback+0x5e>
				timer2_counter[i]--;
 8002554:	4a14      	ldr	r2, [pc, #80]	; (80025a8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800255c:	3b01      	subs	r3, #1
 800255e:	b299      	uxth	r1, r3
 8002560:	4a11      	ldr	r2, [pc, #68]	; (80025a8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(timer2_counter[i] == 0) {
 8002568:	4a0f      	ldr	r2, [pc, #60]	; (80025a8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10c      	bne.n	800258e <HAL_TIM_PeriodElapsedCallback+0x5e>
					flag_timer2[i] = 1;
 8002574:	4a0d      	ldr	r2, [pc, #52]	; (80025ac <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2101      	movs	r1, #1
 800257a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					timer2_counter[i] = timer2_MUL[i];
 800257e:	4a0c      	ldr	r2, [pc, #48]	; (80025b0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002586:	4a08      	ldr	r2, [pc, #32]	; (80025a8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < 12; i++)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	3301      	adds	r3, #1
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2b0b      	cmp	r3, #11
 8002598:	ddd6      	ble.n	8002548 <HAL_TIM_PeriodElapsedCallback+0x18>
				}
			}
		}
		// 1ms interrupt here
		led7_Scan();
 800259a:	f7ff fd99 	bl	80020d0 <led7_Scan>
	}
}
 800259e:	bf00      	nop
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000248 	.word	0x20000248
 80025ac:	20000230 	.word	0x20000230
 80025b0:	20000260 	.word	0x20000260

080025b4 <delay_us>:

void delay_us (uint16_t us)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 80025be:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <delay_us+0x30>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2200      	movs	r2, #0
 80025c4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 80025c6:	bf00      	nop
 80025c8:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <delay_us+0x30>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025ce:	88fb      	ldrh	r3, [r7, #6]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d3f9      	bcc.n	80025c8 <delay_us+0x14>
}
 80025d4:	bf00      	nop
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	200002d0 	.word	0x200002d0

080025e8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80025ec:	4b17      	ldr	r3, [pc, #92]	; (800264c <MX_SPI1_Init+0x64>)
 80025ee:	4a18      	ldr	r2, [pc, #96]	; (8002650 <MX_SPI1_Init+0x68>)
 80025f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025f2:	4b16      	ldr	r3, [pc, #88]	; (800264c <MX_SPI1_Init+0x64>)
 80025f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80025fa:	4b14      	ldr	r3, [pc, #80]	; (800264c <MX_SPI1_Init+0x64>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002600:	4b12      	ldr	r3, [pc, #72]	; (800264c <MX_SPI1_Init+0x64>)
 8002602:	2200      	movs	r2, #0
 8002604:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002606:	4b11      	ldr	r3, [pc, #68]	; (800264c <MX_SPI1_Init+0x64>)
 8002608:	2200      	movs	r2, #0
 800260a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800260c:	4b0f      	ldr	r3, [pc, #60]	; (800264c <MX_SPI1_Init+0x64>)
 800260e:	2200      	movs	r2, #0
 8002610:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002612:	4b0e      	ldr	r3, [pc, #56]	; (800264c <MX_SPI1_Init+0x64>)
 8002614:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002618:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800261a:	4b0c      	ldr	r3, [pc, #48]	; (800264c <MX_SPI1_Init+0x64>)
 800261c:	2200      	movs	r2, #0
 800261e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002620:	4b0a      	ldr	r3, [pc, #40]	; (800264c <MX_SPI1_Init+0x64>)
 8002622:	2200      	movs	r2, #0
 8002624:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002626:	4b09      	ldr	r3, [pc, #36]	; (800264c <MX_SPI1_Init+0x64>)
 8002628:	2200      	movs	r2, #0
 800262a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800262c:	4b07      	ldr	r3, [pc, #28]	; (800264c <MX_SPI1_Init+0x64>)
 800262e:	2200      	movs	r2, #0
 8002630:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002632:	4b06      	ldr	r3, [pc, #24]	; (800264c <MX_SPI1_Init+0x64>)
 8002634:	220a      	movs	r2, #10
 8002636:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002638:	4804      	ldr	r0, [pc, #16]	; (800264c <MX_SPI1_Init+0x64>)
 800263a:	f003 fe65 	bl	8006308 <HAL_SPI_Init>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002644:	f7ff ff40 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002648:	bf00      	nop
 800264a:	bd80      	pop	{r7, pc}
 800264c:	20000278 	.word	0x20000278
 8002650:	40013000 	.word	0x40013000

08002654 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08a      	sub	sp, #40	; 0x28
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800265c:	f107 0314 	add.w	r3, r7, #20
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	605a      	str	r2, [r3, #4]
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a19      	ldr	r2, [pc, #100]	; (80026d8 <HAL_SPI_MspInit+0x84>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d12b      	bne.n	80026ce <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	613b      	str	r3, [r7, #16]
 800267a:	4b18      	ldr	r3, [pc, #96]	; (80026dc <HAL_SPI_MspInit+0x88>)
 800267c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267e:	4a17      	ldr	r2, [pc, #92]	; (80026dc <HAL_SPI_MspInit+0x88>)
 8002680:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002684:	6453      	str	r3, [r2, #68]	; 0x44
 8002686:	4b15      	ldr	r3, [pc, #84]	; (80026dc <HAL_SPI_MspInit+0x88>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800268e:	613b      	str	r3, [r7, #16]
 8002690:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	60fb      	str	r3, [r7, #12]
 8002696:	4b11      	ldr	r3, [pc, #68]	; (80026dc <HAL_SPI_MspInit+0x88>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	4a10      	ldr	r2, [pc, #64]	; (80026dc <HAL_SPI_MspInit+0x88>)
 800269c:	f043 0302 	orr.w	r3, r3, #2
 80026a0:	6313      	str	r3, [r2, #48]	; 0x30
 80026a2:	4b0e      	ldr	r3, [pc, #56]	; (80026dc <HAL_SPI_MspInit+0x88>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80026ae:	2338      	movs	r3, #56	; 0x38
 80026b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b2:	2302      	movs	r3, #2
 80026b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ba:	2303      	movs	r3, #3
 80026bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80026be:	2305      	movs	r3, #5
 80026c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c2:	f107 0314 	add.w	r3, r7, #20
 80026c6:	4619      	mov	r1, r3
 80026c8:	4805      	ldr	r0, [pc, #20]	; (80026e0 <HAL_SPI_MspInit+0x8c>)
 80026ca:	f001 fff1 	bl	80046b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80026ce:	bf00      	nop
 80026d0:	3728      	adds	r7, #40	; 0x28
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	40013000 	.word	0x40013000
 80026dc:	40023800 	.word	0x40023800
 80026e0:	40020400 	.word	0x40020400

080026e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ea:	2300      	movs	r3, #0
 80026ec:	607b      	str	r3, [r7, #4]
 80026ee:	4b10      	ldr	r3, [pc, #64]	; (8002730 <HAL_MspInit+0x4c>)
 80026f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f2:	4a0f      	ldr	r2, [pc, #60]	; (8002730 <HAL_MspInit+0x4c>)
 80026f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026f8:	6453      	str	r3, [r2, #68]	; 0x44
 80026fa:	4b0d      	ldr	r3, [pc, #52]	; (8002730 <HAL_MspInit+0x4c>)
 80026fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002702:	607b      	str	r3, [r7, #4]
 8002704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	603b      	str	r3, [r7, #0]
 800270a:	4b09      	ldr	r3, [pc, #36]	; (8002730 <HAL_MspInit+0x4c>)
 800270c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270e:	4a08      	ldr	r2, [pc, #32]	; (8002730 <HAL_MspInit+0x4c>)
 8002710:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002714:	6413      	str	r3, [r2, #64]	; 0x40
 8002716:	4b06      	ldr	r3, [pc, #24]	; (8002730 <HAL_MspInit+0x4c>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271e:	603b      	str	r3, [r7, #0]
 8002720:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800

08002734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002738:	e7fe      	b.n	8002738 <NMI_Handler+0x4>

0800273a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800273a:	b480      	push	{r7}
 800273c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800273e:	e7fe      	b.n	800273e <HardFault_Handler+0x4>

08002740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002744:	e7fe      	b.n	8002744 <MemManage_Handler+0x4>

08002746 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002746:	b480      	push	{r7}
 8002748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800274a:	e7fe      	b.n	800274a <BusFault_Handler+0x4>

0800274c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002750:	e7fe      	b.n	8002750 <UsageFault_Handler+0x4>

08002752 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002752:	b480      	push	{r7}
 8002754:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002756:	bf00      	nop
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002764:	bf00      	nop
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800276e:	b480      	push	{r7}
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002772:	bf00      	nop
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002780:	f001 f8f4 	bl	800396c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002784:	bf00      	nop
 8002786:	bd80      	pop	{r7, pc}

08002788 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800278c:	4802      	ldr	r0, [pc, #8]	; (8002798 <TIM2_IRQHandler+0x10>)
 800278e:	f004 f9a8 	bl	8006ae2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000318 	.word	0x20000318

0800279c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80027a0:	4802      	ldr	r0, [pc, #8]	; (80027ac <DMA2_Stream0_IRQHandler+0x10>)
 80027a2:	f001 fd49 	bl	8004238 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80027a6:	bf00      	nop
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	20000114 	.word	0x20000114

080027b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027b4:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <SystemInit+0x20>)
 80027b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ba:	4a05      	ldr	r2, [pc, #20]	; (80027d0 <SystemInit+0x20>)
 80027bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	e000ed00 	.word	0xe000ed00

080027d4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027da:	f107 0308 	add.w	r3, r7, #8
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e8:	463b      	mov	r3, r7
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027f0:	4b1e      	ldr	r3, [pc, #120]	; (800286c <MX_TIM1_Init+0x98>)
 80027f2:	4a1f      	ldr	r2, [pc, #124]	; (8002870 <MX_TIM1_Init+0x9c>)
 80027f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80027f6:	4b1d      	ldr	r3, [pc, #116]	; (800286c <MX_TIM1_Init+0x98>)
 80027f8:	2253      	movs	r2, #83	; 0x53
 80027fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027fc:	4b1b      	ldr	r3, [pc, #108]	; (800286c <MX_TIM1_Init+0x98>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002802:	4b1a      	ldr	r3, [pc, #104]	; (800286c <MX_TIM1_Init+0x98>)
 8002804:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002808:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800280a:	4b18      	ldr	r3, [pc, #96]	; (800286c <MX_TIM1_Init+0x98>)
 800280c:	2200      	movs	r2, #0
 800280e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002810:	4b16      	ldr	r3, [pc, #88]	; (800286c <MX_TIM1_Init+0x98>)
 8002812:	2200      	movs	r2, #0
 8002814:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002816:	4b15      	ldr	r3, [pc, #84]	; (800286c <MX_TIM1_Init+0x98>)
 8002818:	2200      	movs	r2, #0
 800281a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800281c:	4813      	ldr	r0, [pc, #76]	; (800286c <MX_TIM1_Init+0x98>)
 800281e:	f004 f847 	bl	80068b0 <HAL_TIM_Base_Init>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002828:	f7ff fe4e 	bl	80024c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800282c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002830:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002832:	f107 0308 	add.w	r3, r7, #8
 8002836:	4619      	mov	r1, r3
 8002838:	480c      	ldr	r0, [pc, #48]	; (800286c <MX_TIM1_Init+0x98>)
 800283a:	f004 fb1d 	bl	8006e78 <HAL_TIM_ConfigClockSource>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002844:	f7ff fe40 	bl	80024c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002848:	2300      	movs	r3, #0
 800284a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800284c:	2300      	movs	r3, #0
 800284e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002850:	463b      	mov	r3, r7
 8002852:	4619      	mov	r1, r3
 8002854:	4805      	ldr	r0, [pc, #20]	; (800286c <MX_TIM1_Init+0x98>)
 8002856:	f004 fee9 	bl	800762c <HAL_TIMEx_MasterConfigSynchronization>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002860:	f7ff fe32 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002864:	bf00      	nop
 8002866:	3718      	adds	r7, #24
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	200002d0 	.word	0x200002d0
 8002870:	40010000 	.word	0x40010000

08002874 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800287a:	f107 0308 	add.w	r3, r7, #8
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	605a      	str	r2, [r3, #4]
 8002884:	609a      	str	r2, [r3, #8]
 8002886:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002888:	463b      	mov	r3, r7
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
 800288e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002890:	4b1d      	ldr	r3, [pc, #116]	; (8002908 <MX_TIM2_Init+0x94>)
 8002892:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002896:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002898:	4b1b      	ldr	r3, [pc, #108]	; (8002908 <MX_TIM2_Init+0x94>)
 800289a:	f240 3247 	movw	r2, #839	; 0x347
 800289e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a0:	4b19      	ldr	r3, [pc, #100]	; (8002908 <MX_TIM2_Init+0x94>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80028a6:	4b18      	ldr	r3, [pc, #96]	; (8002908 <MX_TIM2_Init+0x94>)
 80028a8:	2263      	movs	r2, #99	; 0x63
 80028aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ac:	4b16      	ldr	r3, [pc, #88]	; (8002908 <MX_TIM2_Init+0x94>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028b2:	4b15      	ldr	r3, [pc, #84]	; (8002908 <MX_TIM2_Init+0x94>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028b8:	4813      	ldr	r0, [pc, #76]	; (8002908 <MX_TIM2_Init+0x94>)
 80028ba:	f003 fff9 	bl	80068b0 <HAL_TIM_Base_Init>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80028c4:	f7ff fe00 	bl	80024c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028ce:	f107 0308 	add.w	r3, r7, #8
 80028d2:	4619      	mov	r1, r3
 80028d4:	480c      	ldr	r0, [pc, #48]	; (8002908 <MX_TIM2_Init+0x94>)
 80028d6:	f004 facf 	bl	8006e78 <HAL_TIM_ConfigClockSource>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80028e0:	f7ff fdf2 	bl	80024c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028e4:	2300      	movs	r3, #0
 80028e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028ec:	463b      	mov	r3, r7
 80028ee:	4619      	mov	r1, r3
 80028f0:	4805      	ldr	r0, [pc, #20]	; (8002908 <MX_TIM2_Init+0x94>)
 80028f2:	f004 fe9b 	bl	800762c <HAL_TIMEx_MasterConfigSynchronization>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80028fc:	f7ff fde4 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002900:	bf00      	nop
 8002902:	3718      	adds	r7, #24
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000318 	.word	0x20000318

0800290c <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b088      	sub	sp, #32
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002912:	1d3b      	adds	r3, r7, #4
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	605a      	str	r2, [r3, #4]
 800291a:	609a      	str	r2, [r3, #8]
 800291c:	60da      	str	r2, [r3, #12]
 800291e:	611a      	str	r2, [r3, #16]
 8002920:	615a      	str	r2, [r3, #20]
 8002922:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002924:	4b1e      	ldr	r3, [pc, #120]	; (80029a0 <MX_TIM13_Init+0x94>)
 8002926:	4a1f      	ldr	r2, [pc, #124]	; (80029a4 <MX_TIM13_Init+0x98>)
 8002928:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 800292a:	4b1d      	ldr	r3, [pc, #116]	; (80029a0 <MX_TIM13_Init+0x94>)
 800292c:	f240 3247 	movw	r2, #839	; 0x347
 8002930:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002932:	4b1b      	ldr	r3, [pc, #108]	; (80029a0 <MX_TIM13_Init+0x94>)
 8002934:	2200      	movs	r2, #0
 8002936:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002938:	4b19      	ldr	r3, [pc, #100]	; (80029a0 <MX_TIM13_Init+0x94>)
 800293a:	2263      	movs	r2, #99	; 0x63
 800293c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800293e:	4b18      	ldr	r3, [pc, #96]	; (80029a0 <MX_TIM13_Init+0x94>)
 8002940:	2200      	movs	r2, #0
 8002942:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002944:	4b16      	ldr	r3, [pc, #88]	; (80029a0 <MX_TIM13_Init+0x94>)
 8002946:	2200      	movs	r2, #0
 8002948:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800294a:	4815      	ldr	r0, [pc, #84]	; (80029a0 <MX_TIM13_Init+0x94>)
 800294c:	f003 ffb0 	bl	80068b0 <HAL_TIM_Base_Init>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002956:	f7ff fdb7 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 800295a:	4811      	ldr	r0, [pc, #68]	; (80029a0 <MX_TIM13_Init+0x94>)
 800295c:	f004 f868 	bl	8006a30 <HAL_TIM_PWM_Init>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002966:	f7ff fdaf 	bl	80024c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800296a:	2360      	movs	r3, #96	; 0x60
 800296c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800296e:	2300      	movs	r3, #0
 8002970:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002976:	2300      	movs	r3, #0
 8002978:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800297a:	1d3b      	adds	r3, r7, #4
 800297c:	2200      	movs	r2, #0
 800297e:	4619      	mov	r1, r3
 8002980:	4807      	ldr	r0, [pc, #28]	; (80029a0 <MX_TIM13_Init+0x94>)
 8002982:	f004 f9b7 	bl	8006cf4 <HAL_TIM_PWM_ConfigChannel>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 800298c:	f7ff fd9c 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002990:	4803      	ldr	r0, [pc, #12]	; (80029a0 <MX_TIM13_Init+0x94>)
 8002992:	f000 f85b 	bl	8002a4c <HAL_TIM_MspPostInit>

}
 8002996:	bf00      	nop
 8002998:	3720      	adds	r7, #32
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000360 	.word	0x20000360
 80029a4:	40001c00 	.word	0x40001c00

080029a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a22      	ldr	r2, [pc, #136]	; (8002a40 <HAL_TIM_Base_MspInit+0x98>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d10e      	bne.n	80029d8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	4b21      	ldr	r3, [pc, #132]	; (8002a44 <HAL_TIM_Base_MspInit+0x9c>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c2:	4a20      	ldr	r2, [pc, #128]	; (8002a44 <HAL_TIM_Base_MspInit+0x9c>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6453      	str	r3, [r2, #68]	; 0x44
 80029ca:	4b1e      	ldr	r3, [pc, #120]	; (8002a44 <HAL_TIM_Base_MspInit+0x9c>)
 80029cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	617b      	str	r3, [r7, #20]
 80029d4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 80029d6:	e02e      	b.n	8002a36 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029e0:	d116      	bne.n	8002a10 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029e2:	2300      	movs	r3, #0
 80029e4:	613b      	str	r3, [r7, #16]
 80029e6:	4b17      	ldr	r3, [pc, #92]	; (8002a44 <HAL_TIM_Base_MspInit+0x9c>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	4a16      	ldr	r2, [pc, #88]	; (8002a44 <HAL_TIM_Base_MspInit+0x9c>)
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	6413      	str	r3, [r2, #64]	; 0x40
 80029f2:	4b14      	ldr	r3, [pc, #80]	; (8002a44 <HAL_TIM_Base_MspInit+0x9c>)
 80029f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	613b      	str	r3, [r7, #16]
 80029fc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80029fe:	2200      	movs	r2, #0
 8002a00:	2100      	movs	r1, #0
 8002a02:	201c      	movs	r0, #28
 8002a04:	f001 fb33 	bl	800406e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a08:	201c      	movs	r0, #28
 8002a0a:	f001 fb4c 	bl	80040a6 <HAL_NVIC_EnableIRQ>
}
 8002a0e:	e012      	b.n	8002a36 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a0c      	ldr	r2, [pc, #48]	; (8002a48 <HAL_TIM_Base_MspInit+0xa0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d10d      	bne.n	8002a36 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	4b09      	ldr	r3, [pc, #36]	; (8002a44 <HAL_TIM_Base_MspInit+0x9c>)
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	4a08      	ldr	r2, [pc, #32]	; (8002a44 <HAL_TIM_Base_MspInit+0x9c>)
 8002a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a28:	6413      	str	r3, [r2, #64]	; 0x40
 8002a2a:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <HAL_TIM_Base_MspInit+0x9c>)
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	68fb      	ldr	r3, [r7, #12]
}
 8002a36:	bf00      	nop
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40010000 	.word	0x40010000
 8002a44:	40023800 	.word	0x40023800
 8002a48:	40001c00 	.word	0x40001c00

08002a4c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b088      	sub	sp, #32
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a54:	f107 030c 	add.w	r3, r7, #12
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	605a      	str	r2, [r3, #4]
 8002a5e:	609a      	str	r2, [r3, #8]
 8002a60:	60da      	str	r2, [r3, #12]
 8002a62:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a12      	ldr	r2, [pc, #72]	; (8002ab4 <HAL_TIM_MspPostInit+0x68>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d11e      	bne.n	8002aac <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60bb      	str	r3, [r7, #8]
 8002a72:	4b11      	ldr	r3, [pc, #68]	; (8002ab8 <HAL_TIM_MspPostInit+0x6c>)
 8002a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a76:	4a10      	ldr	r2, [pc, #64]	; (8002ab8 <HAL_TIM_MspPostInit+0x6c>)
 8002a78:	f043 0320 	orr.w	r3, r3, #32
 8002a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a7e:	4b0e      	ldr	r3, [pc, #56]	; (8002ab8 <HAL_TIM_MspPostInit+0x6c>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a82:	f003 0320 	and.w	r3, r3, #32
 8002a86:	60bb      	str	r3, [r7, #8]
 8002a88:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a8e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a90:	2302      	movs	r3, #2
 8002a92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002a9c:	2309      	movs	r3, #9
 8002a9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002aa0:	f107 030c 	add.w	r3, r7, #12
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4805      	ldr	r0, [pc, #20]	; (8002abc <HAL_TIM_MspPostInit+0x70>)
 8002aa8:	f001 fe02 	bl	80046b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002aac:	bf00      	nop
 8002aae:	3720      	adds	r7, #32
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40001c00 	.word	0x40001c00
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	40021400 	.word	0x40021400

08002ac0 <TP_Write_Byte>:
uint8_t CMD_RDX=0XD0;
uint8_t CMD_RDY=0X90;
#endif

static void TP_Write_Byte(uint8_t num)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	73fb      	strb	r3, [r7, #15]
	for(count=0;count<8;count++)
 8002ace:	2300      	movs	r3, #0
 8002ad0:	73fb      	strb	r3, [r7, #15]
 8002ad2:	e025      	b.n	8002b20 <TP_Write_Byte+0x60>
	{
		if(num&0x80) HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 1);
 8002ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	da06      	bge.n	8002aea <TP_Write_Byte+0x2a>
 8002adc:	2201      	movs	r2, #1
 8002ade:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ae2:	4813      	ldr	r0, [pc, #76]	; (8002b30 <TP_Write_Byte+0x70>)
 8002ae4:	f001 ff98 	bl	8004a18 <HAL_GPIO_WritePin>
 8002ae8:	e005      	b.n	8002af6 <TP_Write_Byte+0x36>
		else HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 8002aea:	2200      	movs	r2, #0
 8002aec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002af0:	480f      	ldr	r0, [pc, #60]	; (8002b30 <TP_Write_Byte+0x70>)
 8002af2:	f001 ff91 	bl	8004a18 <HAL_GPIO_WritePin>
		num<<=1;
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8002afc:	2200      	movs	r2, #0
 8002afe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b02:	480c      	ldr	r0, [pc, #48]	; (8002b34 <TP_Write_Byte+0x74>)
 8002b04:	f001 ff88 	bl	8004a18 <HAL_GPIO_WritePin>
		delay_us(1);
 8002b08:	2001      	movs	r0, #1
 8002b0a:	f7ff fd53 	bl	80025b4 <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b14:	4807      	ldr	r0, [pc, #28]	; (8002b34 <TP_Write_Byte+0x74>)
 8002b16:	f001 ff7f 	bl	8004a18 <HAL_GPIO_WritePin>
	for(count=0;count<8;count++)
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	73fb      	strb	r3, [r7, #15]
 8002b20:	7bfb      	ldrb	r3, [r7, #15]
 8002b22:	2b07      	cmp	r3, #7
 8002b24:	d9d6      	bls.n	8002ad4 <TP_Write_Byte+0x14>
	}
}
 8002b26:	bf00      	nop
 8002b28:	bf00      	nop
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40020800 	.word	0x40020800
 8002b34:	40021800 	.word	0x40021800

08002b38 <TP_Read_AD>:

static uint16_t TP_Read_AD(uint8_t CMD)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	73fb      	strb	r3, [r7, #15]
	uint16_t Num=0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b50:	482f      	ldr	r0, [pc, #188]	; (8002c10 <TP_Read_AD+0xd8>)
 8002b52:	f001 ff61 	bl	8004a18 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 8002b56:	2200      	movs	r2, #0
 8002b58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b5c:	482d      	ldr	r0, [pc, #180]	; (8002c14 <TP_Read_AD+0xdc>)
 8002b5e:	f001 ff5b 	bl	8004a18 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 0);
 8002b62:	2200      	movs	r2, #0
 8002b64:	2180      	movs	r1, #128	; 0x80
 8002b66:	482a      	ldr	r0, [pc, #168]	; (8002c10 <TP_Read_AD+0xd8>)
 8002b68:	f001 ff56 	bl	8004a18 <HAL_GPIO_WritePin>
	TP_Write_Byte(CMD);
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7ff ffa6 	bl	8002ac0 <TP_Write_Byte>
	delay_us(6);
 8002b74:	2006      	movs	r0, #6
 8002b76:	f7ff fd1d 	bl	80025b4 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b80:	4823      	ldr	r0, [pc, #140]	; (8002c10 <TP_Read_AD+0xd8>)
 8002b82:	f001 ff49 	bl	8004a18 <HAL_GPIO_WritePin>
	delay_us(1);
 8002b86:	2001      	movs	r0, #1
 8002b88:	f7ff fd14 	bl	80025b4 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b92:	481f      	ldr	r0, [pc, #124]	; (8002c10 <TP_Read_AD+0xd8>)
 8002b94:	f001 ff40 	bl	8004a18 <HAL_GPIO_WritePin>
	delay_us(1);
 8002b98:	2001      	movs	r0, #1
 8002b9a:	f7ff fd0b 	bl	80025b4 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ba4:	481a      	ldr	r0, [pc, #104]	; (8002c10 <TP_Read_AD+0xd8>)
 8002ba6:	f001 ff37 	bl	8004a18 <HAL_GPIO_WritePin>
	for(count=0;count<16;count++)
 8002baa:	2300      	movs	r3, #0
 8002bac:	73fb      	strb	r3, [r7, #15]
 8002bae:	e01f      	b.n	8002bf0 <TP_Read_AD+0xb8>
	{
		Num<<=1;
 8002bb0:	89bb      	ldrh	r3, [r7, #12]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	81bb      	strh	r3, [r7, #12]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bbc:	4814      	ldr	r0, [pc, #80]	; (8002c10 <TP_Read_AD+0xd8>)
 8002bbe:	f001 ff2b 	bl	8004a18 <HAL_GPIO_WritePin>
		delay_us(1);
 8002bc2:	2001      	movs	r0, #1
 8002bc4:	f7ff fcf6 	bl	80025b4 <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bce:	4810      	ldr	r0, [pc, #64]	; (8002c10 <TP_Read_AD+0xd8>)
 8002bd0:	f001 ff22 	bl	8004a18 <HAL_GPIO_WritePin>
 		if(HAL_GPIO_ReadPin(T_MISO_GPIO_Port, T_MISO_Pin) != 0)Num++;
 8002bd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bd8:	480e      	ldr	r0, [pc, #56]	; (8002c14 <TP_Read_AD+0xdc>)
 8002bda:	f001 ff05 	bl	80049e8 <HAL_GPIO_ReadPin>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d002      	beq.n	8002bea <TP_Read_AD+0xb2>
 8002be4:	89bb      	ldrh	r3, [r7, #12]
 8002be6:	3301      	adds	r3, #1
 8002be8:	81bb      	strh	r3, [r7, #12]
	for(count=0;count<16;count++)
 8002bea:	7bfb      	ldrb	r3, [r7, #15]
 8002bec:	3301      	adds	r3, #1
 8002bee:	73fb      	strb	r3, [r7, #15]
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
 8002bf2:	2b0f      	cmp	r3, #15
 8002bf4:	d9dc      	bls.n	8002bb0 <TP_Read_AD+0x78>
	}
	Num>>=4;
 8002bf6:	89bb      	ldrh	r3, [r7, #12]
 8002bf8:	091b      	lsrs	r3, r3, #4
 8002bfa:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 1);
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	2180      	movs	r1, #128	; 0x80
 8002c00:	4803      	ldr	r0, [pc, #12]	; (8002c10 <TP_Read_AD+0xd8>)
 8002c02:	f001 ff09 	bl	8004a18 <HAL_GPIO_WritePin>
	return(Num);
 8002c06:	89bb      	ldrh	r3, [r7, #12]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	40021800 	.word	0x40021800
 8002c14:	40020800 	.word	0x40020800

08002c18 <TP_Read_XOY>:

#define READ_TIMES 5
#define LOST_VAL 1
static uint16_t TP_Read_XOY(uint8_t xy)
{
 8002c18:	b590      	push	{r4, r7, lr}
 8002c1a:	b089      	sub	sp, #36	; 0x24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	4603      	mov	r3, r0
 8002c20:	71fb      	strb	r3, [r7, #7]
	uint16_t i, j;
	uint16_t buf[READ_TIMES];
	uint16_t sum=0;
 8002c22:	2300      	movs	r3, #0
 8002c24:	837b      	strh	r3, [r7, #26]
	uint16_t temp;
	for(i=0;i<READ_TIMES;i++)buf[i]=TP_Read_AD(xy);
 8002c26:	2300      	movs	r3, #0
 8002c28:	83fb      	strh	r3, [r7, #30]
 8002c2a:	e00e      	b.n	8002c4a <TP_Read_XOY+0x32>
 8002c2c:	8bfc      	ldrh	r4, [r7, #30]
 8002c2e:	79fb      	ldrb	r3, [r7, #7]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ff81 	bl	8002b38 <TP_Read_AD>
 8002c36:	4603      	mov	r3, r0
 8002c38:	461a      	mov	r2, r3
 8002c3a:	0063      	lsls	r3, r4, #1
 8002c3c:	3320      	adds	r3, #32
 8002c3e:	443b      	add	r3, r7
 8002c40:	f823 2c14 	strh.w	r2, [r3, #-20]
 8002c44:	8bfb      	ldrh	r3, [r7, #30]
 8002c46:	3301      	adds	r3, #1
 8002c48:	83fb      	strh	r3, [r7, #30]
 8002c4a:	8bfb      	ldrh	r3, [r7, #30]
 8002c4c:	2b04      	cmp	r3, #4
 8002c4e:	d9ed      	bls.n	8002c2c <TP_Read_XOY+0x14>
	for(i=0;i<READ_TIMES-1; i++)
 8002c50:	2300      	movs	r3, #0
 8002c52:	83fb      	strh	r3, [r7, #30]
 8002c54:	e035      	b.n	8002cc2 <TP_Read_XOY+0xaa>
	{
		for(j=i+1;j<READ_TIMES;j++)
 8002c56:	8bfb      	ldrh	r3, [r7, #30]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	83bb      	strh	r3, [r7, #28]
 8002c5c:	e02b      	b.n	8002cb6 <TP_Read_XOY+0x9e>
		{
			if(buf[i]>buf[j])
 8002c5e:	8bfb      	ldrh	r3, [r7, #30]
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	3320      	adds	r3, #32
 8002c64:	443b      	add	r3, r7
 8002c66:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8002c6a:	8bbb      	ldrh	r3, [r7, #28]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	3320      	adds	r3, #32
 8002c70:	443b      	add	r3, r7
 8002c72:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d91a      	bls.n	8002cb0 <TP_Read_XOY+0x98>
			{
				temp=buf[i];
 8002c7a:	8bfb      	ldrh	r3, [r7, #30]
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	3320      	adds	r3, #32
 8002c80:	443b      	add	r3, r7
 8002c82:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002c86:	833b      	strh	r3, [r7, #24]
				buf[i]=buf[j];
 8002c88:	8bbb      	ldrh	r3, [r7, #28]
 8002c8a:	8bfa      	ldrh	r2, [r7, #30]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	3320      	adds	r3, #32
 8002c90:	443b      	add	r3, r7
 8002c92:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 8002c96:	0053      	lsls	r3, r2, #1
 8002c98:	3320      	adds	r3, #32
 8002c9a:	443b      	add	r3, r7
 8002c9c:	460a      	mov	r2, r1
 8002c9e:	f823 2c14 	strh.w	r2, [r3, #-20]
				buf[j]=temp;
 8002ca2:	8bbb      	ldrh	r3, [r7, #28]
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	3320      	adds	r3, #32
 8002ca8:	443b      	add	r3, r7
 8002caa:	8b3a      	ldrh	r2, [r7, #24]
 8002cac:	f823 2c14 	strh.w	r2, [r3, #-20]
		for(j=i+1;j<READ_TIMES;j++)
 8002cb0:	8bbb      	ldrh	r3, [r7, #28]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	83bb      	strh	r3, [r7, #28]
 8002cb6:	8bbb      	ldrh	r3, [r7, #28]
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d9d0      	bls.n	8002c5e <TP_Read_XOY+0x46>
	for(i=0;i<READ_TIMES-1; i++)
 8002cbc:	8bfb      	ldrh	r3, [r7, #30]
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	83fb      	strh	r3, [r7, #30]
 8002cc2:	8bfb      	ldrh	r3, [r7, #30]
 8002cc4:	2b03      	cmp	r3, #3
 8002cc6:	d9c6      	bls.n	8002c56 <TP_Read_XOY+0x3e>
			}
		}
	}
	sum=0;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	837b      	strh	r3, [r7, #26]
	for(i=LOST_VAL;i<READ_TIMES-LOST_VAL;i++)sum+=buf[i];
 8002ccc:	2301      	movs	r3, #1
 8002cce:	83fb      	strh	r3, [r7, #30]
 8002cd0:	e00b      	b.n	8002cea <TP_Read_XOY+0xd2>
 8002cd2:	8bfb      	ldrh	r3, [r7, #30]
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	3320      	adds	r3, #32
 8002cd8:	443b      	add	r3, r7
 8002cda:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8002cde:	8b7b      	ldrh	r3, [r7, #26]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	837b      	strh	r3, [r7, #26]
 8002ce4:	8bfb      	ldrh	r3, [r7, #30]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	83fb      	strh	r3, [r7, #30]
 8002cea:	8bfb      	ldrh	r3, [r7, #30]
 8002cec:	2b03      	cmp	r3, #3
 8002cee:	d9f0      	bls.n	8002cd2 <TP_Read_XOY+0xba>
	temp=sum/(READ_TIMES-2*LOST_VAL);
 8002cf0:	8b7b      	ldrh	r3, [r7, #26]
 8002cf2:	4a05      	ldr	r2, [pc, #20]	; (8002d08 <TP_Read_XOY+0xf0>)
 8002cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf8:	085b      	lsrs	r3, r3, #1
 8002cfa:	833b      	strh	r3, [r7, #24]
	return temp;
 8002cfc:	8b3b      	ldrh	r3, [r7, #24]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3724      	adds	r7, #36	; 0x24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd90      	pop	{r4, r7, pc}
 8002d06:	bf00      	nop
 8002d08:	aaaaaaab 	.word	0xaaaaaaab

08002d0c <TP_Read_XY>:

static uint8_t TP_Read_XY(uint16_t *x,uint16_t *y)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
	uint16_t xtemp,ytemp;
	xtemp=TP_Read_XOY(CMD_RDX);
 8002d16:	4b0c      	ldr	r3, [pc, #48]	; (8002d48 <TP_Read_XY+0x3c>)
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff ff7c 	bl	8002c18 <TP_Read_XOY>
 8002d20:	4603      	mov	r3, r0
 8002d22:	81fb      	strh	r3, [r7, #14]
	ytemp=TP_Read_XOY(CMD_RDY);
 8002d24:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <TP_Read_XY+0x40>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff ff75 	bl	8002c18 <TP_Read_XOY>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	81bb      	strh	r3, [r7, #12]
	*x=xtemp;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	89fa      	ldrh	r2, [r7, #14]
 8002d36:	801a      	strh	r2, [r3, #0]
	*y=ytemp;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	89ba      	ldrh	r2, [r7, #12]
 8002d3c:	801a      	strh	r2, [r3, #0]
	return 1;
 8002d3e:	2301      	movs	r3, #1
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	20000040 	.word	0x20000040
 8002d4c:	20000041 	.word	0x20000041

08002d50 <TP_Read_XY2>:

#define ERR_RANGE 100
static uint8_t TP_Read_XY2(uint16_t *x,uint16_t *y)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
	uint16_t x1,y1;
 	uint16_t x2,y2;
 	uint8_t flag;
	flag=TP_Read_XY(&x1,&y1);
 8002d5a:	f107 0212 	add.w	r2, r7, #18
 8002d5e:	f107 0314 	add.w	r3, r7, #20
 8002d62:	4611      	mov	r1, r2
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff ffd1 	bl	8002d0c <TP_Read_XY>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 8002d6e:	7dfb      	ldrb	r3, [r7, #23]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d101      	bne.n	8002d78 <TP_Read_XY2+0x28>
 8002d74:	2300      	movs	r3, #0
 8002d76:	e049      	b.n	8002e0c <TP_Read_XY2+0xbc>
	flag=TP_Read_XY(&x2,&y2);
 8002d78:	f107 020e 	add.w	r2, r7, #14
 8002d7c:	f107 0310 	add.w	r3, r7, #16
 8002d80:	4611      	mov	r1, r2
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff ffc2 	bl	8002d0c <TP_Read_XY>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 8002d8c:	7dfb      	ldrb	r3, [r7, #23]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <TP_Read_XY2+0x46>
 8002d92:	2300      	movs	r3, #0
 8002d94:	e03a      	b.n	8002e0c <TP_Read_XY2+0xbc>
	if(((x2<=x1&&x1<x2+ERR_RANGE)||(x1<=x2&&x2<x1+ERR_RANGE))//前后两次采样在+-50内
 8002d96:	8a3a      	ldrh	r2, [r7, #16]
 8002d98:	8abb      	ldrh	r3, [r7, #20]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d804      	bhi.n	8002da8 <TP_Read_XY2+0x58>
 8002d9e:	8a3b      	ldrh	r3, [r7, #16]
 8002da0:	3363      	adds	r3, #99	; 0x63
 8002da2:	8aba      	ldrh	r2, [r7, #20]
 8002da4:	4293      	cmp	r3, r2
 8002da6:	da08      	bge.n	8002dba <TP_Read_XY2+0x6a>
 8002da8:	8aba      	ldrh	r2, [r7, #20]
 8002daa:	8a3b      	ldrh	r3, [r7, #16]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d82c      	bhi.n	8002e0a <TP_Read_XY2+0xba>
 8002db0:	8abb      	ldrh	r3, [r7, #20]
 8002db2:	3363      	adds	r3, #99	; 0x63
 8002db4:	8a3a      	ldrh	r2, [r7, #16]
 8002db6:	4293      	cmp	r3, r2
 8002db8:	db27      	blt.n	8002e0a <TP_Read_XY2+0xba>
	&&((y2<=y1&&y1<y2+ERR_RANGE)||(y1<=y2&&y2<y1+ERR_RANGE)))
 8002dba:	89fa      	ldrh	r2, [r7, #14]
 8002dbc:	8a7b      	ldrh	r3, [r7, #18]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d804      	bhi.n	8002dcc <TP_Read_XY2+0x7c>
 8002dc2:	89fb      	ldrh	r3, [r7, #14]
 8002dc4:	3363      	adds	r3, #99	; 0x63
 8002dc6:	8a7a      	ldrh	r2, [r7, #18]
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	da08      	bge.n	8002dde <TP_Read_XY2+0x8e>
 8002dcc:	8a7a      	ldrh	r2, [r7, #18]
 8002dce:	89fb      	ldrh	r3, [r7, #14]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d81a      	bhi.n	8002e0a <TP_Read_XY2+0xba>
 8002dd4:	8a7b      	ldrh	r3, [r7, #18]
 8002dd6:	3363      	adds	r3, #99	; 0x63
 8002dd8:	89fa      	ldrh	r2, [r7, #14]
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	db15      	blt.n	8002e0a <TP_Read_XY2+0xba>
	{
		*x=(x1+x2)/2;
 8002dde:	8abb      	ldrh	r3, [r7, #20]
 8002de0:	461a      	mov	r2, r3
 8002de2:	8a3b      	ldrh	r3, [r7, #16]
 8002de4:	4413      	add	r3, r2
 8002de6:	0fda      	lsrs	r2, r3, #31
 8002de8:	4413      	add	r3, r2
 8002dea:	105b      	asrs	r3, r3, #1
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	801a      	strh	r2, [r3, #0]
		*y=(y1+y2)/2;
 8002df2:	8a7b      	ldrh	r3, [r7, #18]
 8002df4:	461a      	mov	r2, r3
 8002df6:	89fb      	ldrh	r3, [r7, #14]
 8002df8:	4413      	add	r3, r2
 8002dfa:	0fda      	lsrs	r2, r3, #31
 8002dfc:	4413      	add	r3, r2
 8002dfe:	105b      	asrs	r3, r3, #1
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	801a      	strh	r2, [r3, #0]
		return 1;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <TP_Read_XY2+0xbc>
	}else return 0;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <TP_Drow_Touch_Point>:

static void TP_Drow_Touch_Point(uint16_t x,uint16_t y,uint16_t color)
{
 8002e14:	b590      	push	{r4, r7, lr}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af02      	add	r7, sp, #8
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	80fb      	strh	r3, [r7, #6]
 8002e1e:	460b      	mov	r3, r1
 8002e20:	80bb      	strh	r3, [r7, #4]
 8002e22:	4613      	mov	r3, r2
 8002e24:	807b      	strh	r3, [r7, #2]
	lcd_DrawLine(x-12,y,x+13,y,color);
 8002e26:	88fb      	ldrh	r3, [r7, #6]
 8002e28:	3b0c      	subs	r3, #12
 8002e2a:	b298      	uxth	r0, r3
 8002e2c:	88fb      	ldrh	r3, [r7, #6]
 8002e2e:	330d      	adds	r3, #13
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	88bc      	ldrh	r4, [r7, #4]
 8002e34:	88b9      	ldrh	r1, [r7, #4]
 8002e36:	887b      	ldrh	r3, [r7, #2]
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	4623      	mov	r3, r4
 8002e3c:	f7fe fd13 	bl	8001866 <lcd_DrawLine>
	lcd_DrawLine(x,y-12,x,y+13,color);
 8002e40:	88bb      	ldrh	r3, [r7, #4]
 8002e42:	3b0c      	subs	r3, #12
 8002e44:	b299      	uxth	r1, r3
 8002e46:	88bb      	ldrh	r3, [r7, #4]
 8002e48:	330d      	adds	r3, #13
 8002e4a:	b29c      	uxth	r4, r3
 8002e4c:	88fa      	ldrh	r2, [r7, #6]
 8002e4e:	88f8      	ldrh	r0, [r7, #6]
 8002e50:	887b      	ldrh	r3, [r7, #2]
 8002e52:	9300      	str	r3, [sp, #0]
 8002e54:	4623      	mov	r3, r4
 8002e56:	f7fe fd06 	bl	8001866 <lcd_DrawLine>
	lcd_DrawPoint(x+1,y+1,color);
 8002e5a:	88fb      	ldrh	r3, [r7, #6]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	b298      	uxth	r0, r3
 8002e60:	88bb      	ldrh	r3, [r7, #4]
 8002e62:	3301      	adds	r3, #1
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	887a      	ldrh	r2, [r7, #2]
 8002e68:	4619      	mov	r1, r3
 8002e6a:	f7fe fce5 	bl	8001838 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y+1,color);
 8002e6e:	88fb      	ldrh	r3, [r7, #6]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	b298      	uxth	r0, r3
 8002e74:	88bb      	ldrh	r3, [r7, #4]
 8002e76:	3301      	adds	r3, #1
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	887a      	ldrh	r2, [r7, #2]
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	f7fe fcdb 	bl	8001838 <lcd_DrawPoint>
	lcd_DrawPoint(x+1,y-1,color);
 8002e82:	88fb      	ldrh	r3, [r7, #6]
 8002e84:	3301      	adds	r3, #1
 8002e86:	b298      	uxth	r0, r3
 8002e88:	88bb      	ldrh	r3, [r7, #4]
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	887a      	ldrh	r2, [r7, #2]
 8002e90:	4619      	mov	r1, r3
 8002e92:	f7fe fcd1 	bl	8001838 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y-1,color);
 8002e96:	88fb      	ldrh	r3, [r7, #6]
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	b298      	uxth	r0, r3
 8002e9c:	88bb      	ldrh	r3, [r7, #4]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	887a      	ldrh	r2, [r7, #2]
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	f7fe fcc7 	bl	8001838 <lcd_DrawPoint>
	lcd_DrawCircle(x,y,color,6, 0);
 8002eaa:	88f8      	ldrh	r0, [r7, #6]
 8002eac:	88b9      	ldrh	r1, [r7, #4]
 8002eae:	887a      	ldrh	r2, [r7, #2]
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	2306      	movs	r3, #6
 8002eb6:	f7ff f83a 	bl	8001f2e <lcd_DrawCircle>
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd90      	pop	{r4, r7, pc}
	...

08002ec4 <TP_Scan>:
		}
	}
}

static uint8_t TP_Scan(uint8_t tp)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == GPIO_PIN_RESET)
 8002ece:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ed2:	4843      	ldr	r0, [pc, #268]	; (8002fe0 <TP_Scan+0x11c>)
 8002ed4:	f001 fd88 	bl	80049e8 <HAL_GPIO_ReadPin>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d157      	bne.n	8002f8e <TP_Scan+0xca>
	{
		if(tp)TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]);
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d004      	beq.n	8002eee <TP_Scan+0x2a>
 8002ee4:	493f      	ldr	r1, [pc, #252]	; (8002fe4 <TP_Scan+0x120>)
 8002ee6:	4840      	ldr	r0, [pc, #256]	; (8002fe8 <TP_Scan+0x124>)
 8002ee8:	f7ff ff32 	bl	8002d50 <TP_Read_XY2>
 8002eec:	e03c      	b.n	8002f68 <TP_Scan+0xa4>
		else if(TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]))
 8002eee:	493d      	ldr	r1, [pc, #244]	; (8002fe4 <TP_Scan+0x120>)
 8002ef0:	483d      	ldr	r0, [pc, #244]	; (8002fe8 <TP_Scan+0x124>)
 8002ef2:	f7ff ff2d 	bl	8002d50 <TP_Read_XY2>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d035      	beq.n	8002f68 <TP_Scan+0xa4>
		{
	 		tp_dev.x[0]=tp_dev.xfac*tp_dev.x[0]+tp_dev.xoff;
 8002efc:	4b3b      	ldr	r3, [pc, #236]	; (8002fec <TP_Scan+0x128>)
 8002efe:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002f02:	4b3a      	ldr	r3, [pc, #232]	; (8002fec <TP_Scan+0x128>)
 8002f04:	899b      	ldrh	r3, [r3, #12]
 8002f06:	ee07 3a90 	vmov	s15, r3
 8002f0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f12:	4b36      	ldr	r3, [pc, #216]	; (8002fec <TP_Scan+0x128>)
 8002f14:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8002f18:	ee07 3a90 	vmov	s15, r3
 8002f1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f28:	ee17 3a90 	vmov	r3, s15
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	4b2f      	ldr	r3, [pc, #188]	; (8002fec <TP_Scan+0x128>)
 8002f30:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=tp_dev.yfac*tp_dev.y[0]+tp_dev.yoff;
 8002f32:	4b2e      	ldr	r3, [pc, #184]	; (8002fec <TP_Scan+0x128>)
 8002f34:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002f38:	4b2c      	ldr	r3, [pc, #176]	; (8002fec <TP_Scan+0x128>)
 8002f3a:	8adb      	ldrh	r3, [r3, #22]
 8002f3c:	ee07 3a90 	vmov	s15, r3
 8002f40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f48:	4b28      	ldr	r3, [pc, #160]	; (8002fec <TP_Scan+0x128>)
 8002f4a:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8002f4e:	ee07 3a90 	vmov	s15, r3
 8002f52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f5e:	ee17 3a90 	vmov	r3, s15
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	4b21      	ldr	r3, [pc, #132]	; (8002fec <TP_Scan+0x128>)
 8002f66:	82da      	strh	r2, [r3, #22]
	 	}
		if((tp_dev.sta&TP_PRES_DOWN)==0)
 8002f68:	4b20      	ldr	r3, [pc, #128]	; (8002fec <TP_Scan+0x128>)
 8002f6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f6e:	b25b      	sxtb	r3, r3
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	db2a      	blt.n	8002fca <TP_Scan+0x106>
		{
			tp_dev.sta=TP_PRES_DOWN|TP_CATH_PRES;
 8002f74:	4b1d      	ldr	r3, [pc, #116]	; (8002fec <TP_Scan+0x128>)
 8002f76:	22c0      	movs	r2, #192	; 0xc0
 8002f78:	f883 2020 	strb.w	r2, [r3, #32]
			tp_dev.x[4]=tp_dev.x[0];
 8002f7c:	4b1b      	ldr	r3, [pc, #108]	; (8002fec <TP_Scan+0x128>)
 8002f7e:	899a      	ldrh	r2, [r3, #12]
 8002f80:	4b1a      	ldr	r3, [pc, #104]	; (8002fec <TP_Scan+0x128>)
 8002f82:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=tp_dev.y[0];
 8002f84:	4b19      	ldr	r3, [pc, #100]	; (8002fec <TP_Scan+0x128>)
 8002f86:	8ada      	ldrh	r2, [r3, #22]
 8002f88:	4b18      	ldr	r3, [pc, #96]	; (8002fec <TP_Scan+0x128>)
 8002f8a:	83da      	strh	r2, [r3, #30]
 8002f8c:	e01d      	b.n	8002fca <TP_Scan+0x106>
		}
	}else
	{
		if(tp_dev.sta&TP_PRES_DOWN)
 8002f8e:	4b17      	ldr	r3, [pc, #92]	; (8002fec <TP_Scan+0x128>)
 8002f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f94:	b25b      	sxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	da09      	bge.n	8002fae <TP_Scan+0xea>
		{
			tp_dev.sta&=~(1<<7);
 8002f9a:	4b14      	ldr	r3, [pc, #80]	; (8002fec <TP_Scan+0x128>)
 8002f9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	4b11      	ldr	r3, [pc, #68]	; (8002fec <TP_Scan+0x128>)
 8002fa8:	f883 2020 	strb.w	r2, [r3, #32]
 8002fac:	e00d      	b.n	8002fca <TP_Scan+0x106>
		}else
		{
			tp_dev.x[4]=0;
 8002fae:	4b0f      	ldr	r3, [pc, #60]	; (8002fec <TP_Scan+0x128>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=0;
 8002fb4:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <TP_Scan+0x128>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	83da      	strh	r2, [r3, #30]
			tp_dev.x[0]=0xffff;
 8002fba:	4b0c      	ldr	r3, [pc, #48]	; (8002fec <TP_Scan+0x128>)
 8002fbc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fc0:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=0xffff;
 8002fc2:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <TP_Scan+0x128>)
 8002fc4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fc8:	82da      	strh	r2, [r3, #22]
		}
	}
	return tp_dev.sta&TP_PRES_DOWN;
 8002fca:	4b08      	ldr	r3, [pc, #32]	; (8002fec <TP_Scan+0x128>)
 8002fcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fd0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002fd4:	b2db      	uxtb	r3, r3
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40020800 	.word	0x40020800
 8002fe4:	20000022 	.word	0x20000022
 8002fe8:	20000018 	.word	0x20000018
 8002fec:	2000000c 	.word	0x2000000c

08002ff0 <TP_Save_Adjdata>:


#define SAVE_ADDR_BASE 0

static void TP_Save_Adjdata(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
	at24c_Write(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 8002ff4:	220e      	movs	r2, #14
 8002ff6:	4905      	ldr	r1, [pc, #20]	; (800300c <TP_Save_Adjdata+0x1c>)
 8002ff8:	2000      	movs	r0, #0
 8002ffa:	f7fe f88f 	bl	800111c <at24c_Write>
	at24c_WriteOneByte(SAVE_ADDR_BASE+14,DFT_SCAN_DIR);
 8002ffe:	2100      	movs	r1, #0
 8003000:	200e      	movs	r0, #14
 8003002:	f7fe f82b 	bl	800105c <at24c_WriteOneByte>
}
 8003006:	bf00      	nop
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	20000030 	.word	0x20000030

08003010 <TP_Get_Adjdata>:

static uint8_t TP_Get_Adjdata(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
	uint8_t temp = 0;
 8003016:	2300      	movs	r3, #0
 8003018:	71fb      	strb	r3, [r7, #7]
	temp=at24c_ReadOneByte(SAVE_ADDR_BASE+14);
 800301a:	200e      	movs	r0, #14
 800301c:	f7fe f802 	bl	8001024 <at24c_ReadOneByte>
 8003020:	4603      	mov	r3, r0
 8003022:	71fb      	strb	r3, [r7, #7]

	if(temp==DFT_SCAN_DIR)
 8003024:	79fb      	ldrb	r3, [r7, #7]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d106      	bne.n	8003038 <TP_Get_Adjdata+0x28>
 	{
		at24c_Read(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 800302a:	220e      	movs	r2, #14
 800302c:	4905      	ldr	r1, [pc, #20]	; (8003044 <TP_Get_Adjdata+0x34>)
 800302e:	2000      	movs	r0, #0
 8003030:	f7fe f855 	bl	80010de <at24c_Read>
		return 1;
 8003034:	2301      	movs	r3, #1
 8003036:	e000      	b.n	800303a <TP_Get_Adjdata+0x2a>
	}
	return 0;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	20000030 	.word	0x20000030

08003048 <touch_Adjust>:


void touch_Adjust(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b08e      	sub	sp, #56	; 0x38
 800304c:	af04      	add	r7, sp, #16
	uint16_t pos_temp[4][2];
	uint8_t  cnt=0;
 800304e:	2300      	movs	r3, #0
 8003050:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t d1,d2;
	uint32_t tem1,tem2;
	double fac;
 	cnt=0;
 8003054:	2300      	movs	r3, #0
 8003056:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 	lcd_Fill(0,0,lcddev.width,lcddev.height,WHITE);
 800305a:	4b5f      	ldr	r3, [pc, #380]	; (80031d8 <touch_Adjust+0x190>)
 800305c:	881a      	ldrh	r2, [r3, #0]
 800305e:	4b5e      	ldr	r3, [pc, #376]	; (80031d8 <touch_Adjust+0x190>)
 8003060:	885b      	ldrh	r3, [r3, #2]
 8003062:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003066:	9100      	str	r1, [sp, #0]
 8003068:	2100      	movs	r1, #0
 800306a:	2000      	movs	r0, #0
 800306c:	f7fe fbae 	bl	80017cc <lcd_Fill>
 	lcd_ShowStr(5,40,"Please adjust the screen",RED,WHITE,16,0);
 8003070:	2300      	movs	r3, #0
 8003072:	9302      	str	r3, [sp, #8]
 8003074:	2310      	movs	r3, #16
 8003076:	9301      	str	r3, [sp, #4]
 8003078:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003082:	4a56      	ldr	r2, [pc, #344]	; (80031dc <touch_Adjust+0x194>)
 8003084:	2128      	movs	r1, #40	; 0x28
 8003086:	2005      	movs	r0, #5
 8003088:	f7fe ffbe 	bl	8002008 <lcd_ShowStr>
 	lcd_ShowStr(5,65,"by touching the marked",RED,WHITE,16,0);
 800308c:	2300      	movs	r3, #0
 800308e:	9302      	str	r3, [sp, #8]
 8003090:	2310      	movs	r3, #16
 8003092:	9301      	str	r3, [sp, #4]
 8003094:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800309e:	4a50      	ldr	r2, [pc, #320]	; (80031e0 <touch_Adjust+0x198>)
 80030a0:	2141      	movs	r1, #65	; 0x41
 80030a2:	2005      	movs	r0, #5
 80030a4:	f7fe ffb0 	bl	8002008 <lcd_ShowStr>
 	lcd_ShowStr(5,90,"points one by one",RED,WHITE,16,0);
 80030a8:	2300      	movs	r3, #0
 80030aa:	9302      	str	r3, [sp, #8]
 80030ac:	2310      	movs	r3, #16
 80030ae:	9301      	str	r3, [sp, #4]
 80030b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80030ba:	4a4a      	ldr	r2, [pc, #296]	; (80031e4 <touch_Adjust+0x19c>)
 80030bc:	215a      	movs	r1, #90	; 0x5a
 80030be:	2005      	movs	r0, #5
 80030c0:	f7fe ffa2 	bl	8002008 <lcd_ShowStr>
	TP_Drow_Touch_Point(20,20,RED);
 80030c4:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80030c8:	2114      	movs	r1, #20
 80030ca:	2014      	movs	r0, #20
 80030cc:	f7ff fea2 	bl	8002e14 <TP_Drow_Touch_Point>
	tp_dev.sta=0;
 80030d0:	4b45      	ldr	r3, [pc, #276]	; (80031e8 <touch_Adjust+0x1a0>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2020 	strb.w	r2, [r3, #32]
	tp_dev.xfac=0;
 80030d8:	4b43      	ldr	r3, [pc, #268]	; (80031e8 <touch_Adjust+0x1a0>)
 80030da:	f04f 0200 	mov.w	r2, #0
 80030de:	625a      	str	r2, [r3, #36]	; 0x24
	while(1)
	{
		HAL_Delay(50);
 80030e0:	2032      	movs	r0, #50	; 0x32
 80030e2:	f000 fc63 	bl	80039ac <HAL_Delay>
		tp_dev.scan(1);
 80030e6:	4b40      	ldr	r3, [pc, #256]	; (80031e8 <touch_Adjust+0x1a0>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	2001      	movs	r0, #1
 80030ec:	4798      	blx	r3
		if((tp_dev.sta&0xc0)==TP_CATH_PRES)
 80030ee:	4b3e      	ldr	r3, [pc, #248]	; (80031e8 <touch_Adjust+0x1a0>)
 80030f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80030f8:	2b40      	cmp	r3, #64	; 0x40
 80030fa:	d1f1      	bne.n	80030e0 <touch_Adjust+0x98>
		{
			tp_dev.sta&=~(1<<6);
 80030fc:	4b3a      	ldr	r3, [pc, #232]	; (80031e8 <touch_Adjust+0x1a0>)
 80030fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003102:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003106:	b2da      	uxtb	r2, r3
 8003108:	4b37      	ldr	r3, [pc, #220]	; (80031e8 <touch_Adjust+0x1a0>)
 800310a:	f883 2020 	strb.w	r2, [r3, #32]

			pos_temp[cnt][0]=tp_dev.x[0];
 800310e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003112:	4a35      	ldr	r2, [pc, #212]	; (80031e8 <touch_Adjust+0x1a0>)
 8003114:	8992      	ldrh	r2, [r2, #12]
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	3328      	adds	r3, #40	; 0x28
 800311a:	443b      	add	r3, r7
 800311c:	f823 2c28 	strh.w	r2, [r3, #-40]
			pos_temp[cnt][1]=tp_dev.y[0];
 8003120:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003124:	4a30      	ldr	r2, [pc, #192]	; (80031e8 <touch_Adjust+0x1a0>)
 8003126:	8ad2      	ldrh	r2, [r2, #22]
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	3328      	adds	r3, #40	; 0x28
 800312c:	443b      	add	r3, r7
 800312e:	f823 2c26 	strh.w	r2, [r3, #-38]
			cnt++;
 8003132:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003136:	3301      	adds	r3, #1
 8003138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			switch(cnt)
 800313c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003140:	3b01      	subs	r3, #1
 8003142:	2b03      	cmp	r3, #3
 8003144:	d8cc      	bhi.n	80030e0 <touch_Adjust+0x98>
 8003146:	a201      	add	r2, pc, #4	; (adr r2, 800314c <touch_Adjust+0x104>)
 8003148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314c:	0800315d 	.word	0x0800315d
 8003150:	0800317f 	.word	0x0800317f
 8003154:	080031a9 	.word	0x080031a9
 8003158:	080031ed 	.word	0x080031ed
			{
				case 1:
					TP_Drow_Touch_Point(20,20,WHITE);
 800315c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003160:	2114      	movs	r1, #20
 8003162:	2014      	movs	r0, #20
 8003164:	f7ff fe56 	bl	8002e14 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(lcddev.width-20,20,RED);
 8003168:	4b1b      	ldr	r3, [pc, #108]	; (80031d8 <touch_Adjust+0x190>)
 800316a:	881b      	ldrh	r3, [r3, #0]
 800316c:	3b14      	subs	r3, #20
 800316e:	b29b      	uxth	r3, r3
 8003170:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003174:	2114      	movs	r1, #20
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff fe4c 	bl	8002e14 <TP_Drow_Touch_Point>
					break;
 800317c:	e319      	b.n	80037b2 <touch_Adjust+0x76a>
				case 2:
 					TP_Drow_Touch_Point(lcddev.width-20,20,WHITE);
 800317e:	4b16      	ldr	r3, [pc, #88]	; (80031d8 <touch_Adjust+0x190>)
 8003180:	881b      	ldrh	r3, [r3, #0]
 8003182:	3b14      	subs	r3, #20
 8003184:	b29b      	uxth	r3, r3
 8003186:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800318a:	2114      	movs	r1, #20
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff fe41 	bl	8002e14 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20,lcddev.height-20,RED);
 8003192:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <touch_Adjust+0x190>)
 8003194:	885b      	ldrh	r3, [r3, #2]
 8003196:	3b14      	subs	r3, #20
 8003198:	b29b      	uxth	r3, r3
 800319a:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800319e:	4619      	mov	r1, r3
 80031a0:	2014      	movs	r0, #20
 80031a2:	f7ff fe37 	bl	8002e14 <TP_Drow_Touch_Point>
					break;
 80031a6:	e304      	b.n	80037b2 <touch_Adjust+0x76a>
				case 3:
 					TP_Drow_Touch_Point(20,lcddev.height-20,WHITE);
 80031a8:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <touch_Adjust+0x190>)
 80031aa:	885b      	ldrh	r3, [r3, #2]
 80031ac:	3b14      	subs	r3, #20
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031b4:	4619      	mov	r1, r3
 80031b6:	2014      	movs	r0, #20
 80031b8:	f7ff fe2c 	bl	8002e14 <TP_Drow_Touch_Point>
 					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,RED);
 80031bc:	4b06      	ldr	r3, [pc, #24]	; (80031d8 <touch_Adjust+0x190>)
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	3b14      	subs	r3, #20
 80031c2:	b298      	uxth	r0, r3
 80031c4:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <touch_Adjust+0x190>)
 80031c6:	885b      	ldrh	r3, [r3, #2]
 80031c8:	3b14      	subs	r3, #20
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80031d0:	4619      	mov	r1, r3
 80031d2:	f7ff fe1f 	bl	8002e14 <TP_Drow_Touch_Point>
					break;
 80031d6:	e2ec      	b.n	80037b2 <touch_Adjust+0x76a>
 80031d8:	2000021c 	.word	0x2000021c
 80031dc:	08007b7c 	.word	0x08007b7c
 80031e0:	08007b98 	.word	0x08007b98
 80031e4:	08007bb0 	.word	0x08007bb0
 80031e8:	2000000c 	.word	0x2000000c
				case 4:
					tem1=abs(pos_temp[0][0]-pos_temp[1][0]);
 80031ec:	883b      	ldrh	r3, [r7, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	88bb      	ldrh	r3, [r7, #4]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	bfb8      	it	lt
 80031f8:	425b      	neglt	r3, r3
 80031fa:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[1][1]);
 80031fc:	887b      	ldrh	r3, [r7, #2]
 80031fe:	461a      	mov	r2, r3
 8003200:	88fb      	ldrh	r3, [r7, #6]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	2b00      	cmp	r3, #0
 8003206:	bfb8      	it	lt
 8003208:	425b      	neglt	r3, r3
 800320a:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 800320c:	6a3b      	ldr	r3, [r7, #32]
 800320e:	fb03 f303 	mul.w	r3, r3, r3
 8003212:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	fb03 f303 	mul.w	r3, r3, r3
 800321a:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 800321c:	6a3a      	ldr	r2, [r7, #32]
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	4413      	add	r3, r2
 8003222:	4618      	mov	r0, r3
 8003224:	f7fd f912 	bl	800044c <__aeabi_ui2d>
 8003228:	4602      	mov	r2, r0
 800322a:	460b      	mov	r3, r1
 800322c:	ec43 2b10 	vmov	d0, r2, r3
 8003230:	f004 fb8e 	bl	8007950 <sqrt>
 8003234:	ec53 2b10 	vmov	r2, r3, d0
 8003238:	4610      	mov	r0, r2
 800323a:	4619      	mov	r1, r3
 800323c:	f7fd fc30 	bl	8000aa0 <__aeabi_d2uiz>
 8003240:	4603      	mov	r3, r0
 8003242:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[2][0]-pos_temp[3][0]);
 8003244:	893b      	ldrh	r3, [r7, #8]
 8003246:	461a      	mov	r2, r3
 8003248:	89bb      	ldrh	r3, [r7, #12]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b00      	cmp	r3, #0
 800324e:	bfb8      	it	lt
 8003250:	425b      	neglt	r3, r3
 8003252:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[2][1]-pos_temp[3][1]);
 8003254:	897b      	ldrh	r3, [r7, #10]
 8003256:	461a      	mov	r2, r3
 8003258:	89fb      	ldrh	r3, [r7, #14]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b00      	cmp	r3, #0
 800325e:	bfb8      	it	lt
 8003260:	425b      	neglt	r3, r3
 8003262:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003264:	6a3b      	ldr	r3, [r7, #32]
 8003266:	fb03 f303 	mul.w	r3, r3, r3
 800326a:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	fb03 f303 	mul.w	r3, r3, r3
 8003272:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8003274:	6a3a      	ldr	r2, [r7, #32]
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	4413      	add	r3, r2
 800327a:	4618      	mov	r0, r3
 800327c:	f7fd f8e6 	bl	800044c <__aeabi_ui2d>
 8003280:	4602      	mov	r2, r0
 8003282:	460b      	mov	r3, r1
 8003284:	ec43 2b10 	vmov	d0, r2, r3
 8003288:	f004 fb62 	bl	8007950 <sqrt>
 800328c:	ec53 2b10 	vmov	r2, r3, d0
 8003290:	4610      	mov	r0, r2
 8003292:	4619      	mov	r1, r3
 8003294:	f7fd fc04 	bl	8000aa0 <__aeabi_d2uiz>
 8003298:	4603      	mov	r3, r0
 800329a:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 800329c:	8b7b      	ldrh	r3, [r7, #26]
 800329e:	ee07 3a90 	vmov	s15, r3
 80032a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032a6:	8b3b      	ldrh	r3, [r7, #24]
 80032a8:	ee07 3a90 	vmov	s15, r3
 80032ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032b0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80032b4:	ee16 0a90 	vmov	r0, s13
 80032b8:	f7fd f8ea 	bl	8000490 <__aeabi_f2d>
 80032bc:	4602      	mov	r2, r0
 80032be:	460b      	mov	r3, r1
 80032c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05||d1==0||d2==0)
 80032c4:	a384      	add	r3, pc, #528	; (adr r3, 80034d8 <touch_Adjust+0x490>)
 80032c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80032ce:	f7fd fba9 	bl	8000a24 <__aeabi_dcmplt>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d10f      	bne.n	80032f8 <touch_Adjust+0x2b0>
 80032d8:	a381      	add	r3, pc, #516	; (adr r3, 80034e0 <touch_Adjust+0x498>)
 80032da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032de:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80032e2:	f7fd fbbd 	bl	8000a60 <__aeabi_dcmpgt>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d105      	bne.n	80032f8 <touch_Adjust+0x2b0>
 80032ec:	8b7b      	ldrh	r3, [r7, #26]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <touch_Adjust+0x2b0>
 80032f2:	8b3b      	ldrh	r3, [r7, #24]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d136      	bne.n	8003366 <touch_Adjust+0x31e>
					{
						cnt=0;
 80032f8:	2300      	movs	r3, #0
 80032fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 80032fe:	4b7a      	ldr	r3, [pc, #488]	; (80034e8 <touch_Adjust+0x4a0>)
 8003300:	881b      	ldrh	r3, [r3, #0]
 8003302:	3b14      	subs	r3, #20
 8003304:	b298      	uxth	r0, r3
 8003306:	4b78      	ldr	r3, [pc, #480]	; (80034e8 <touch_Adjust+0x4a0>)
 8003308:	885b      	ldrh	r3, [r3, #2]
 800330a:	3b14      	subs	r3, #20
 800330c:	b29b      	uxth	r3, r3
 800330e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003312:	4619      	mov	r1, r3
 8003314:	f7ff fd7e 	bl	8002e14 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003318:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800331c:	2114      	movs	r1, #20
 800331e:	2014      	movs	r0, #20
 8003320:	f7ff fd78 	bl	8002e14 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003324:	2300      	movs	r3, #0
 8003326:	9302      	str	r3, [sp, #8]
 8003328:	2310      	movs	r3, #16
 800332a:	9301      	str	r3, [sp, #4]
 800332c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003336:	4a6d      	ldr	r2, [pc, #436]	; (80034ec <touch_Adjust+0x4a4>)
 8003338:	2128      	movs	r1, #40	; 0x28
 800333a:	2005      	movs	r0, #5
 800333c:	f7fe fe64 	bl	8002008 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8003340:	2300      	movs	r3, #0
 8003342:	9302      	str	r3, [sp, #8]
 8003344:	2310      	movs	r3, #16
 8003346:	9301      	str	r3, [sp, #4]
 8003348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800334c:	9300      	str	r3, [sp, #0]
 800334e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003352:	4a67      	ldr	r2, [pc, #412]	; (80034f0 <touch_Adjust+0x4a8>)
 8003354:	213c      	movs	r1, #60	; 0x3c
 8003356:	2005      	movs	r0, #5
 8003358:	f7fe fe56 	bl	8002008 <lcd_ShowStr>
						HAL_Delay(1000);
 800335c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003360:	f000 fb24 	bl	80039ac <HAL_Delay>
 						continue;
 8003364:	e225      	b.n	80037b2 <touch_Adjust+0x76a>
					}
					tem1=abs(pos_temp[0][0]-pos_temp[2][0]);
 8003366:	883b      	ldrh	r3, [r7, #0]
 8003368:	461a      	mov	r2, r3
 800336a:	893b      	ldrh	r3, [r7, #8]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	bfb8      	it	lt
 8003372:	425b      	neglt	r3, r3
 8003374:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[2][1]);
 8003376:	887b      	ldrh	r3, [r7, #2]
 8003378:	461a      	mov	r2, r3
 800337a:	897b      	ldrh	r3, [r7, #10]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	bfb8      	it	lt
 8003382:	425b      	neglt	r3, r3
 8003384:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003386:	6a3b      	ldr	r3, [r7, #32]
 8003388:	fb03 f303 	mul.w	r3, r3, r3
 800338c:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	fb03 f303 	mul.w	r3, r3, r3
 8003394:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8003396:	6a3a      	ldr	r2, [r7, #32]
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	4413      	add	r3, r2
 800339c:	4618      	mov	r0, r3
 800339e:	f7fd f855 	bl	800044c <__aeabi_ui2d>
 80033a2:	4602      	mov	r2, r0
 80033a4:	460b      	mov	r3, r1
 80033a6:	ec43 2b10 	vmov	d0, r2, r3
 80033aa:	f004 fad1 	bl	8007950 <sqrt>
 80033ae:	ec53 2b10 	vmov	r2, r3, d0
 80033b2:	4610      	mov	r0, r2
 80033b4:	4619      	mov	r1, r3
 80033b6:	f7fd fb73 	bl	8000aa0 <__aeabi_d2uiz>
 80033ba:	4603      	mov	r3, r0
 80033bc:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[1][0]-pos_temp[3][0]);
 80033be:	88bb      	ldrh	r3, [r7, #4]
 80033c0:	461a      	mov	r2, r3
 80033c2:	89bb      	ldrh	r3, [r7, #12]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	bfb8      	it	lt
 80033ca:	425b      	neglt	r3, r3
 80033cc:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[3][1]);
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	461a      	mov	r2, r3
 80033d2:	89fb      	ldrh	r3, [r7, #14]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	bfb8      	it	lt
 80033da:	425b      	neglt	r3, r3
 80033dc:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 80033de:	6a3b      	ldr	r3, [r7, #32]
 80033e0:	fb03 f303 	mul.w	r3, r3, r3
 80033e4:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	fb03 f303 	mul.w	r3, r3, r3
 80033ec:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 80033ee:	6a3a      	ldr	r2, [r7, #32]
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	4413      	add	r3, r2
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7fd f829 	bl	800044c <__aeabi_ui2d>
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	ec43 2b10 	vmov	d0, r2, r3
 8003402:	f004 faa5 	bl	8007950 <sqrt>
 8003406:	ec53 2b10 	vmov	r2, r3, d0
 800340a:	4610      	mov	r0, r2
 800340c:	4619      	mov	r1, r3
 800340e:	f7fd fb47 	bl	8000aa0 <__aeabi_d2uiz>
 8003412:	4603      	mov	r3, r0
 8003414:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8003416:	8b7b      	ldrh	r3, [r7, #26]
 8003418:	ee07 3a90 	vmov	s15, r3
 800341c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003420:	8b3b      	ldrh	r3, [r7, #24]
 8003422:	ee07 3a90 	vmov	s15, r3
 8003426:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800342a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800342e:	ee16 0a90 	vmov	r0, s13
 8003432:	f7fd f82d 	bl	8000490 <__aeabi_f2d>
 8003436:	4602      	mov	r2, r0
 8003438:	460b      	mov	r3, r1
 800343a:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 800343e:	a326      	add	r3, pc, #152	; (adr r3, 80034d8 <touch_Adjust+0x490>)
 8003440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003444:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003448:	f7fd faec 	bl	8000a24 <__aeabi_dcmplt>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d109      	bne.n	8003466 <touch_Adjust+0x41e>
 8003452:	a323      	add	r3, pc, #140	; (adr r3, 80034e0 <touch_Adjust+0x498>)
 8003454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003458:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800345c:	f7fd fb00 	bl	8000a60 <__aeabi_dcmpgt>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d046      	beq.n	80034f4 <touch_Adjust+0x4ac>
					{
						cnt=0;
 8003466:	2300      	movs	r3, #0
 8003468:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 800346c:	4b1e      	ldr	r3, [pc, #120]	; (80034e8 <touch_Adjust+0x4a0>)
 800346e:	881b      	ldrh	r3, [r3, #0]
 8003470:	3b14      	subs	r3, #20
 8003472:	b298      	uxth	r0, r3
 8003474:	4b1c      	ldr	r3, [pc, #112]	; (80034e8 <touch_Adjust+0x4a0>)
 8003476:	885b      	ldrh	r3, [r3, #2]
 8003478:	3b14      	subs	r3, #20
 800347a:	b29b      	uxth	r3, r3
 800347c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003480:	4619      	mov	r1, r3
 8003482:	f7ff fcc7 	bl	8002e14 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003486:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800348a:	2114      	movs	r1, #20
 800348c:	2014      	movs	r0, #20
 800348e:	f7ff fcc1 	bl	8002e14 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003492:	2300      	movs	r3, #0
 8003494:	9302      	str	r3, [sp, #8]
 8003496:	2310      	movs	r3, #16
 8003498:	9301      	str	r3, [sp, #4]
 800349a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80034a4:	4a11      	ldr	r2, [pc, #68]	; (80034ec <touch_Adjust+0x4a4>)
 80034a6:	2128      	movs	r1, #40	; 0x28
 80034a8:	2005      	movs	r0, #5
 80034aa:	f7fe fdad 	bl	8002008 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 80034ae:	2300      	movs	r3, #0
 80034b0:	9302      	str	r3, [sp, #8]
 80034b2:	2310      	movs	r3, #16
 80034b4:	9301      	str	r3, [sp, #4]
 80034b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80034c0:	4a0b      	ldr	r2, [pc, #44]	; (80034f0 <touch_Adjust+0x4a8>)
 80034c2:	213c      	movs	r1, #60	; 0x3c
 80034c4:	2005      	movs	r0, #5
 80034c6:	f7fe fd9f 	bl	8002008 <lcd_ShowStr>
						HAL_Delay(1000);
 80034ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80034ce:	f000 fa6d 	bl	80039ac <HAL_Delay>
						continue;
 80034d2:	e16e      	b.n	80037b2 <touch_Adjust+0x76a>
 80034d4:	f3af 8000 	nop.w
 80034d8:	66666666 	.word	0x66666666
 80034dc:	3fee6666 	.word	0x3fee6666
 80034e0:	cccccccd 	.word	0xcccccccd
 80034e4:	3ff0cccc 	.word	0x3ff0cccc
 80034e8:	2000021c 	.word	0x2000021c
 80034ec:	08007bc4 	.word	0x08007bc4
 80034f0:	08007be4 	.word	0x08007be4
					}

					tem1=abs(pos_temp[1][0]-pos_temp[2][0]);
 80034f4:	88bb      	ldrh	r3, [r7, #4]
 80034f6:	461a      	mov	r2, r3
 80034f8:	893b      	ldrh	r3, [r7, #8]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	bfb8      	it	lt
 8003500:	425b      	neglt	r3, r3
 8003502:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[2][1]);
 8003504:	88fb      	ldrh	r3, [r7, #6]
 8003506:	461a      	mov	r2, r3
 8003508:	897b      	ldrh	r3, [r7, #10]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b00      	cmp	r3, #0
 800350e:	bfb8      	it	lt
 8003510:	425b      	neglt	r3, r3
 8003512:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003514:	6a3b      	ldr	r3, [r7, #32]
 8003516:	fb03 f303 	mul.w	r3, r3, r3
 800351a:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	fb03 f303 	mul.w	r3, r3, r3
 8003522:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8003524:	6a3a      	ldr	r2, [r7, #32]
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	4413      	add	r3, r2
 800352a:	4618      	mov	r0, r3
 800352c:	f7fc ff8e 	bl	800044c <__aeabi_ui2d>
 8003530:	4602      	mov	r2, r0
 8003532:	460b      	mov	r3, r1
 8003534:	ec43 2b10 	vmov	d0, r2, r3
 8003538:	f004 fa0a 	bl	8007950 <sqrt>
 800353c:	ec53 2b10 	vmov	r2, r3, d0
 8003540:	4610      	mov	r0, r2
 8003542:	4619      	mov	r1, r3
 8003544:	f7fd faac 	bl	8000aa0 <__aeabi_d2uiz>
 8003548:	4603      	mov	r3, r0
 800354a:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[0][0]-pos_temp[3][0]);
 800354c:	883b      	ldrh	r3, [r7, #0]
 800354e:	461a      	mov	r2, r3
 8003550:	89bb      	ldrh	r3, [r7, #12]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b00      	cmp	r3, #0
 8003556:	bfb8      	it	lt
 8003558:	425b      	neglt	r3, r3
 800355a:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[3][1]);
 800355c:	887b      	ldrh	r3, [r7, #2]
 800355e:	461a      	mov	r2, r3
 8003560:	89fb      	ldrh	r3, [r7, #14]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b00      	cmp	r3, #0
 8003566:	bfb8      	it	lt
 8003568:	425b      	neglt	r3, r3
 800356a:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 800356c:	6a3b      	ldr	r3, [r7, #32]
 800356e:	fb03 f303 	mul.w	r3, r3, r3
 8003572:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	fb03 f303 	mul.w	r3, r3, r3
 800357a:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 800357c:	6a3a      	ldr	r2, [r7, #32]
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	4413      	add	r3, r2
 8003582:	4618      	mov	r0, r3
 8003584:	f7fc ff62 	bl	800044c <__aeabi_ui2d>
 8003588:	4602      	mov	r2, r0
 800358a:	460b      	mov	r3, r1
 800358c:	ec43 2b10 	vmov	d0, r2, r3
 8003590:	f004 f9de 	bl	8007950 <sqrt>
 8003594:	ec53 2b10 	vmov	r2, r3, d0
 8003598:	4610      	mov	r0, r2
 800359a:	4619      	mov	r1, r3
 800359c:	f7fd fa80 	bl	8000aa0 <__aeabi_d2uiz>
 80035a0:	4603      	mov	r3, r0
 80035a2:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 80035a4:	8b7b      	ldrh	r3, [r7, #26]
 80035a6:	ee07 3a90 	vmov	s15, r3
 80035aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80035ae:	8b3b      	ldrh	r3, [r7, #24]
 80035b0:	ee07 3a90 	vmov	s15, r3
 80035b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035b8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80035bc:	ee16 0a90 	vmov	r0, s13
 80035c0:	f7fc ff66 	bl	8000490 <__aeabi_f2d>
 80035c4:	4602      	mov	r2, r0
 80035c6:	460b      	mov	r3, r1
 80035c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 80035cc:	a383      	add	r3, pc, #524	; (adr r3, 80037dc <touch_Adjust+0x794>)
 80035ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80035d6:	f7fd fa25 	bl	8000a24 <__aeabi_dcmplt>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d109      	bne.n	80035f4 <touch_Adjust+0x5ac>
 80035e0:	a380      	add	r3, pc, #512	; (adr r3, 80037e4 <touch_Adjust+0x79c>)
 80035e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80035ea:	f7fd fa39 	bl	8000a60 <__aeabi_dcmpgt>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d036      	beq.n	8003662 <touch_Adjust+0x61a>
					{
						cnt=0;
 80035f4:	2300      	movs	r3, #0
 80035f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 80035fa:	4b71      	ldr	r3, [pc, #452]	; (80037c0 <touch_Adjust+0x778>)
 80035fc:	881b      	ldrh	r3, [r3, #0]
 80035fe:	3b14      	subs	r3, #20
 8003600:	b298      	uxth	r0, r3
 8003602:	4b6f      	ldr	r3, [pc, #444]	; (80037c0 <touch_Adjust+0x778>)
 8003604:	885b      	ldrh	r3, [r3, #2]
 8003606:	3b14      	subs	r3, #20
 8003608:	b29b      	uxth	r3, r3
 800360a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800360e:	4619      	mov	r1, r3
 8003610:	f7ff fc00 	bl	8002e14 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003614:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003618:	2114      	movs	r1, #20
 800361a:	2014      	movs	r0, #20
 800361c:	f7ff fbfa 	bl	8002e14 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003620:	2300      	movs	r3, #0
 8003622:	9302      	str	r3, [sp, #8]
 8003624:	2310      	movs	r3, #16
 8003626:	9301      	str	r3, [sp, #4]
 8003628:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003632:	4a64      	ldr	r2, [pc, #400]	; (80037c4 <touch_Adjust+0x77c>)
 8003634:	2128      	movs	r1, #40	; 0x28
 8003636:	2005      	movs	r0, #5
 8003638:	f7fe fce6 	bl	8002008 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 800363c:	2300      	movs	r3, #0
 800363e:	9302      	str	r3, [sp, #8]
 8003640:	2310      	movs	r3, #16
 8003642:	9301      	str	r3, [sp, #4]
 8003644:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800364e:	4a5e      	ldr	r2, [pc, #376]	; (80037c8 <touch_Adjust+0x780>)
 8003650:	213c      	movs	r1, #60	; 0x3c
 8003652:	2005      	movs	r0, #5
 8003654:	f7fe fcd8 	bl	8002008 <lcd_ShowStr>

						HAL_Delay(1000);
 8003658:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800365c:	f000 f9a6 	bl	80039ac <HAL_Delay>
 							continue;
 8003660:	e0a7      	b.n	80037b2 <touch_Adjust+0x76a>
					}
					tp_dev.xfac=(float)(lcddev.width-40)/(pos_temp[1][0]-pos_temp[0][0]);
 8003662:	4b57      	ldr	r3, [pc, #348]	; (80037c0 <touch_Adjust+0x778>)
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	3b28      	subs	r3, #40	; 0x28
 8003668:	ee07 3a90 	vmov	s15, r3
 800366c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003670:	88bb      	ldrh	r3, [r7, #4]
 8003672:	461a      	mov	r2, r3
 8003674:	883b      	ldrh	r3, [r7, #0]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	ee07 3a90 	vmov	s15, r3
 800367c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003680:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003684:	4b51      	ldr	r3, [pc, #324]	; (80037cc <touch_Adjust+0x784>)
 8003686:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					tp_dev.xoff=(lcddev.width-tp_dev.xfac*(pos_temp[1][0]+pos_temp[0][0]))/2;
 800368a:	4b4d      	ldr	r3, [pc, #308]	; (80037c0 <touch_Adjust+0x778>)
 800368c:	881b      	ldrh	r3, [r3, #0]
 800368e:	ee07 3a90 	vmov	s15, r3
 8003692:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003696:	4b4d      	ldr	r3, [pc, #308]	; (80037cc <touch_Adjust+0x784>)
 8003698:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800369c:	88bb      	ldrh	r3, [r7, #4]
 800369e:	461a      	mov	r2, r3
 80036a0:	883b      	ldrh	r3, [r7, #0]
 80036a2:	4413      	add	r3, r2
 80036a4:	ee07 3a90 	vmov	s15, r3
 80036a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036b4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80036b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036c0:	ee17 3a90 	vmov	r3, s15
 80036c4:	b21a      	sxth	r2, r3
 80036c6:	4b41      	ldr	r3, [pc, #260]	; (80037cc <touch_Adjust+0x784>)
 80036c8:	859a      	strh	r2, [r3, #44]	; 0x2c

					tp_dev.yfac=(float)(lcddev.height-40)/(pos_temp[2][1]-pos_temp[0][1]);
 80036ca:	4b3d      	ldr	r3, [pc, #244]	; (80037c0 <touch_Adjust+0x778>)
 80036cc:	885b      	ldrh	r3, [r3, #2]
 80036ce:	3b28      	subs	r3, #40	; 0x28
 80036d0:	ee07 3a90 	vmov	s15, r3
 80036d4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80036d8:	897b      	ldrh	r3, [r7, #10]
 80036da:	461a      	mov	r2, r3
 80036dc:	887b      	ldrh	r3, [r7, #2]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	ee07 3a90 	vmov	s15, r3
 80036e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036ec:	4b37      	ldr	r3, [pc, #220]	; (80037cc <touch_Adjust+0x784>)
 80036ee:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
					tp_dev.yoff=(lcddev.height-tp_dev.yfac*(pos_temp[2][1]+pos_temp[0][1]))/2;
 80036f2:	4b33      	ldr	r3, [pc, #204]	; (80037c0 <touch_Adjust+0x778>)
 80036f4:	885b      	ldrh	r3, [r3, #2]
 80036f6:	ee07 3a90 	vmov	s15, r3
 80036fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036fe:	4b33      	ldr	r3, [pc, #204]	; (80037cc <touch_Adjust+0x784>)
 8003700:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8003704:	897b      	ldrh	r3, [r7, #10]
 8003706:	461a      	mov	r2, r3
 8003708:	887b      	ldrh	r3, [r7, #2]
 800370a:	4413      	add	r3, r2
 800370c:	ee07 3a90 	vmov	s15, r3
 8003710:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003714:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003718:	ee37 7a67 	vsub.f32	s14, s14, s15
 800371c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003720:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003724:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003728:	ee17 3a90 	vmov	r3, s15
 800372c:	b21a      	sxth	r2, r3
 800372e:	4b27      	ldr	r3, [pc, #156]	; (80037cc <touch_Adjust+0x784>)
 8003730:	85da      	strh	r2, [r3, #46]	; 0x2e

					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8003732:	4b23      	ldr	r3, [pc, #140]	; (80037c0 <touch_Adjust+0x778>)
 8003734:	881b      	ldrh	r3, [r3, #0]
 8003736:	3b14      	subs	r3, #20
 8003738:	b298      	uxth	r0, r3
 800373a:	4b21      	ldr	r3, [pc, #132]	; (80037c0 <touch_Adjust+0x778>)
 800373c:	885b      	ldrh	r3, [r3, #2]
 800373e:	3b14      	subs	r3, #20
 8003740:	b29b      	uxth	r3, r3
 8003742:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003746:	4619      	mov	r1, r3
 8003748:	f7ff fb64 	bl	8002e14 <TP_Drow_Touch_Point>
					lcd_ShowStr(5,40,"Touch Screen Adjust OK!      ",RED,WHITE,16,0);
 800374c:	2300      	movs	r3, #0
 800374e:	9302      	str	r3, [sp, #8]
 8003750:	2310      	movs	r3, #16
 8003752:	9301      	str	r3, [sp, #4]
 8003754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800375e:	4a1c      	ldr	r2, [pc, #112]	; (80037d0 <touch_Adjust+0x788>)
 8003760:	2128      	movs	r1, #40	; 0x28
 8003762:	2005      	movs	r0, #5
 8003764:	f7fe fc50 	bl	8002008 <lcd_ShowStr>
					lcd_ShowStr(5,60,"                             ",RED,WHITE,16,0);
 8003768:	2300      	movs	r3, #0
 800376a:	9302      	str	r3, [sp, #8]
 800376c:	2310      	movs	r3, #16
 800376e:	9301      	str	r3, [sp, #4]
 8003770:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800377a:	4a16      	ldr	r2, [pc, #88]	; (80037d4 <touch_Adjust+0x78c>)
 800377c:	213c      	movs	r1, #60	; 0x3c
 800377e:	2005      	movs	r0, #5
 8003780:	f7fe fc42 	bl	8002008 <lcd_ShowStr>
					HAL_Delay(1000);
 8003784:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003788:	f000 f910 	bl	80039ac <HAL_Delay>
 					lcd_ShowStr(5,40,"                       ",RED,WHITE,16,0);
 800378c:	2300      	movs	r3, #0
 800378e:	9302      	str	r3, [sp, #8]
 8003790:	2310      	movs	r3, #16
 8003792:	9301      	str	r3, [sp, #4]
 8003794:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800379e:	4a0e      	ldr	r2, [pc, #56]	; (80037d8 <touch_Adjust+0x790>)
 80037a0:	2128      	movs	r1, #40	; 0x28
 80037a2:	2005      	movs	r0, #5
 80037a4:	f7fe fc30 	bl	8002008 <lcd_ShowStr>
					TP_Save_Adjdata();
 80037a8:	f7ff fc22 	bl	8002ff0 <TP_Save_Adjdata>
					TP_Get_Adjdata();
 80037ac:	f7ff fc30 	bl	8003010 <TP_Get_Adjdata>
					return;
 80037b0:	e000      	b.n	80037b4 <touch_Adjust+0x76c>
		HAL_Delay(50);
 80037b2:	e495      	b.n	80030e0 <touch_Adjust+0x98>
			}
		}
 	}
}
 80037b4:	3728      	adds	r7, #40	; 0x28
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	f3af 8000 	nop.w
 80037c0:	2000021c 	.word	0x2000021c
 80037c4:	08007bc4 	.word	0x08007bc4
 80037c8:	08007be4 	.word	0x08007be4
 80037cc:	2000000c 	.word	0x2000000c
 80037d0:	08007c04 	.word	0x08007c04
 80037d4:	08007c24 	.word	0x08007c24
 80037d8:	08007c44 	.word	0x08007c44
 80037dc:	66666666 	.word	0x66666666
 80037e0:	3fee6666 	.word	0x3fee6666
 80037e4:	cccccccd 	.word	0xcccccccd
 80037e8:	3ff0cccc 	.word	0x3ff0cccc

080037ec <touch_init>:

void touch_init(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
	TP_Read_XY(&tp_dev.x[0],&tp_dev.y[0]);
 80037f0:	4904      	ldr	r1, [pc, #16]	; (8003804 <touch_init+0x18>)
 80037f2:	4805      	ldr	r0, [pc, #20]	; (8003808 <touch_init+0x1c>)
 80037f4:	f7ff fa8a 	bl	8002d0c <TP_Read_XY>
	at24c_init();
 80037f8:	f7fd fc0e 	bl	8001018 <at24c_init>
	TP_Get_Adjdata();
 80037fc:	f7ff fc08 	bl	8003010 <TP_Get_Adjdata>
}
 8003800:	bf00      	nop
 8003802:	bd80      	pop	{r7, pc}
 8003804:	20000022 	.word	0x20000022
 8003808:	20000018 	.word	0x20000018

0800380c <touch_Scan>:

void touch_Scan(){
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
	  tp_dev.scan(0);
 8003810:	4b02      	ldr	r3, [pc, #8]	; (800381c <touch_Scan+0x10>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	2000      	movs	r0, #0
 8003816:	4798      	blx	r3
}
 8003818:	bf00      	nop
 800381a:	bd80      	pop	{r7, pc}
 800381c:	2000000c 	.word	0x2000000c

08003820 <touch_IsTouched>:

uint8_t touch_IsTouched(){
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == 0;
 8003824:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003828:	4805      	ldr	r0, [pc, #20]	; (8003840 <touch_IsTouched+0x20>)
 800382a:	f001 f8dd 	bl	80049e8 <HAL_GPIO_ReadPin>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	bf0c      	ite	eq
 8003834:	2301      	moveq	r3, #1
 8003836:	2300      	movne	r3, #0
 8003838:	b2db      	uxtb	r3, r3
}
 800383a:	4618      	mov	r0, r3
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	40020800 	.word	0x40020800

08003844 <touch_GetX>:

uint16_t touch_GetX(){
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
	return tp_dev.x[0];
 8003848:	4b03      	ldr	r3, [pc, #12]	; (8003858 <touch_GetX+0x14>)
 800384a:	899b      	ldrh	r3, [r3, #12]
}
 800384c:	4618      	mov	r0, r3
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	2000000c 	.word	0x2000000c

0800385c <touch_GetY>:

uint16_t touch_GetY(){
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
	return tp_dev.y[0];
 8003860:	4b03      	ldr	r3, [pc, #12]	; (8003870 <touch_GetY+0x14>)
 8003862:	8adb      	ldrh	r3, [r3, #22]
}
 8003864:	4618      	mov	r0, r3
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	2000000c 	.word	0x2000000c

08003874 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003874:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003878:	480d      	ldr	r0, [pc, #52]	; (80038b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800387a:	490e      	ldr	r1, [pc, #56]	; (80038b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800387c:	4a0e      	ldr	r2, [pc, #56]	; (80038b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800387e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003880:	e002      	b.n	8003888 <LoopCopyDataInit>

08003882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003886:	3304      	adds	r3, #4

08003888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800388a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800388c:	d3f9      	bcc.n	8003882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800388e:	4a0b      	ldr	r2, [pc, #44]	; (80038bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003890:	4c0b      	ldr	r4, [pc, #44]	; (80038c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003894:	e001      	b.n	800389a <LoopFillZerobss>

08003896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003898:	3204      	adds	r2, #4

0800389a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800389a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800389c:	d3fb      	bcc.n	8003896 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800389e:	f7fe ff87 	bl	80027b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038a2:	f004 f831 	bl	8007908 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038a6:	f7fe fc9f 	bl	80021e8 <main>
  bx  lr    
 80038aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80038ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038b4:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 80038b8:	0800ac0c 	.word	0x0800ac0c
  ldr r2, =_sbss
 80038bc:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 80038c0:	200004e4 	.word	0x200004e4

080038c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038c4:	e7fe      	b.n	80038c4 <ADC_IRQHandler>
	...

080038c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80038cc:	4b0e      	ldr	r3, [pc, #56]	; (8003908 <HAL_Init+0x40>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a0d      	ldr	r2, [pc, #52]	; (8003908 <HAL_Init+0x40>)
 80038d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80038d8:	4b0b      	ldr	r3, [pc, #44]	; (8003908 <HAL_Init+0x40>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a0a      	ldr	r2, [pc, #40]	; (8003908 <HAL_Init+0x40>)
 80038de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038e4:	4b08      	ldr	r3, [pc, #32]	; (8003908 <HAL_Init+0x40>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a07      	ldr	r2, [pc, #28]	; (8003908 <HAL_Init+0x40>)
 80038ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038f0:	2003      	movs	r0, #3
 80038f2:	f000 fbb1 	bl	8004058 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038f6:	200f      	movs	r0, #15
 80038f8:	f000 f808 	bl	800390c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038fc:	f7fe fef2 	bl	80026e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40023c00 	.word	0x40023c00

0800390c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003914:	4b12      	ldr	r3, [pc, #72]	; (8003960 <HAL_InitTick+0x54>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	4b12      	ldr	r3, [pc, #72]	; (8003964 <HAL_InitTick+0x58>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	4619      	mov	r1, r3
 800391e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003922:	fbb3 f3f1 	udiv	r3, r3, r1
 8003926:	fbb2 f3f3 	udiv	r3, r2, r3
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fbc9 	bl	80040c2 <HAL_SYSTICK_Config>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e00e      	b.n	8003958 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b0f      	cmp	r3, #15
 800393e:	d80a      	bhi.n	8003956 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003940:	2200      	movs	r2, #0
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	f04f 30ff 	mov.w	r0, #4294967295
 8003948:	f000 fb91 	bl	800406e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800394c:	4a06      	ldr	r2, [pc, #24]	; (8003968 <HAL_InitTick+0x5c>)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
 8003954:	e000      	b.n	8003958 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
}
 8003958:	4618      	mov	r0, r3
 800395a:	3708      	adds	r7, #8
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	20000008 	.word	0x20000008
 8003964:	20000048 	.word	0x20000048
 8003968:	20000044 	.word	0x20000044

0800396c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003970:	4b06      	ldr	r3, [pc, #24]	; (800398c <HAL_IncTick+0x20>)
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	461a      	mov	r2, r3
 8003976:	4b06      	ldr	r3, [pc, #24]	; (8003990 <HAL_IncTick+0x24>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4413      	add	r3, r2
 800397c:	4a04      	ldr	r2, [pc, #16]	; (8003990 <HAL_IncTick+0x24>)
 800397e:	6013      	str	r3, [r2, #0]
}
 8003980:	bf00      	nop
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	20000048 	.word	0x20000048
 8003990:	200003a8 	.word	0x200003a8

08003994 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  return uwTick;
 8003998:	4b03      	ldr	r3, [pc, #12]	; (80039a8 <HAL_GetTick+0x14>)
 800399a:	681b      	ldr	r3, [r3, #0]
}
 800399c:	4618      	mov	r0, r3
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop
 80039a8:	200003a8 	.word	0x200003a8

080039ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039b4:	f7ff ffee 	bl	8003994 <HAL_GetTick>
 80039b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c4:	d005      	beq.n	80039d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039c6:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <HAL_Delay+0x44>)
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	461a      	mov	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4413      	add	r3, r2
 80039d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039d2:	bf00      	nop
 80039d4:	f7ff ffde 	bl	8003994 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d8f7      	bhi.n	80039d4 <HAL_Delay+0x28>
  {
  }
}
 80039e4:	bf00      	nop
 80039e6:	bf00      	nop
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20000048 	.word	0x20000048

080039f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e033      	b.n	8003a72 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d109      	bne.n	8003a26 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7fd fa6c 	bl	8000ef0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	f003 0310 	and.w	r3, r3, #16
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d118      	bne.n	8003a64 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a3a:	f023 0302 	bic.w	r3, r3, #2
 8003a3e:	f043 0202 	orr.w	r2, r3, #2
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f93a 	bl	8003cc0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	f023 0303 	bic.w	r3, r3, #3
 8003a5a:	f043 0201 	orr.w	r2, r3, #1
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	641a      	str	r2, [r3, #64]	; 0x40
 8003a62:	e001      	b.n	8003a68 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
	...

08003a7c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d101      	bne.n	8003a98 <HAL_ADC_ConfigChannel+0x1c>
 8003a94:	2302      	movs	r3, #2
 8003a96:	e105      	b.n	8003ca4 <HAL_ADC_ConfigChannel+0x228>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2b09      	cmp	r3, #9
 8003aa6:	d925      	bls.n	8003af4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68d9      	ldr	r1, [r3, #12]
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	4413      	add	r3, r2
 8003abc:	3b1e      	subs	r3, #30
 8003abe:	2207      	movs	r2, #7
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43da      	mvns	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	400a      	ands	r2, r1
 8003acc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	68d9      	ldr	r1, [r3, #12]
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	4618      	mov	r0, r3
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	4403      	add	r3, r0
 8003ae6:	3b1e      	subs	r3, #30
 8003ae8:	409a      	lsls	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	60da      	str	r2, [r3, #12]
 8003af2:	e022      	b.n	8003b3a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6919      	ldr	r1, [r3, #16]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	461a      	mov	r2, r3
 8003b02:	4613      	mov	r3, r2
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	4413      	add	r3, r2
 8003b08:	2207      	movs	r2, #7
 8003b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0e:	43da      	mvns	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	400a      	ands	r2, r1
 8003b16:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	6919      	ldr	r1, [r3, #16]
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	689a      	ldr	r2, [r3, #8]
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	4618      	mov	r0, r3
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	4403      	add	r3, r0
 8003b30:	409a      	lsls	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	430a      	orrs	r2, r1
 8003b38:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b06      	cmp	r3, #6
 8003b40:	d824      	bhi.n	8003b8c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	3b05      	subs	r3, #5
 8003b54:	221f      	movs	r2, #31
 8003b56:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5a:	43da      	mvns	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	400a      	ands	r2, r1
 8003b62:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	4618      	mov	r0, r3
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	3b05      	subs	r3, #5
 8003b7e:	fa00 f203 	lsl.w	r2, r0, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	635a      	str	r2, [r3, #52]	; 0x34
 8003b8a:	e04c      	b.n	8003c26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	2b0c      	cmp	r3, #12
 8003b92:	d824      	bhi.n	8003bde <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	4413      	add	r3, r2
 8003ba4:	3b23      	subs	r3, #35	; 0x23
 8003ba6:	221f      	movs	r2, #31
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	43da      	mvns	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	400a      	ands	r2, r1
 8003bb4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685a      	ldr	r2, [r3, #4]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	3b23      	subs	r3, #35	; 0x23
 8003bd0:	fa00 f203 	lsl.w	r2, r0, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	631a      	str	r2, [r3, #48]	; 0x30
 8003bdc:	e023      	b.n	8003c26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	3b41      	subs	r3, #65	; 0x41
 8003bf0:	221f      	movs	r2, #31
 8003bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf6:	43da      	mvns	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	400a      	ands	r2, r1
 8003bfe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685a      	ldr	r2, [r3, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	3b41      	subs	r3, #65	; 0x41
 8003c1a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c26:	4b22      	ldr	r3, [pc, #136]	; (8003cb0 <HAL_ADC_ConfigChannel+0x234>)
 8003c28:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a21      	ldr	r2, [pc, #132]	; (8003cb4 <HAL_ADC_ConfigChannel+0x238>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d109      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x1cc>
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b12      	cmp	r3, #18
 8003c3a:	d105      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a19      	ldr	r2, [pc, #100]	; (8003cb4 <HAL_ADC_ConfigChannel+0x238>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d123      	bne.n	8003c9a <HAL_ADC_ConfigChannel+0x21e>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2b10      	cmp	r3, #16
 8003c58:	d003      	beq.n	8003c62 <HAL_ADC_ConfigChannel+0x1e6>
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2b11      	cmp	r3, #17
 8003c60:	d11b      	bne.n	8003c9a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2b10      	cmp	r3, #16
 8003c74:	d111      	bne.n	8003c9a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c76:	4b10      	ldr	r3, [pc, #64]	; (8003cb8 <HAL_ADC_ConfigChannel+0x23c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a10      	ldr	r2, [pc, #64]	; (8003cbc <HAL_ADC_ConfigChannel+0x240>)
 8003c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c80:	0c9a      	lsrs	r2, r3, #18
 8003c82:	4613      	mov	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	4413      	add	r3, r2
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c8c:	e002      	b.n	8003c94 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	3b01      	subs	r3, #1
 8003c92:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1f9      	bne.n	8003c8e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3714      	adds	r7, #20
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	40012300 	.word	0x40012300
 8003cb4:	40012000 	.word	0x40012000
 8003cb8:	20000008 	.word	0x20000008
 8003cbc:	431bde83 	.word	0x431bde83

08003cc0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cc8:	4b79      	ldr	r3, [pc, #484]	; (8003eb0 <ADC_Init+0x1f0>)
 8003cca:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cf4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6859      	ldr	r1, [r3, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	021a      	lsls	r2, r3, #8
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	685a      	ldr	r2, [r3, #4]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003d18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	6859      	ldr	r1, [r3, #4]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689a      	ldr	r2, [r3, #8]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689a      	ldr	r2, [r3, #8]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	6899      	ldr	r1, [r3, #8]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68da      	ldr	r2, [r3, #12]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d52:	4a58      	ldr	r2, [pc, #352]	; (8003eb4 <ADC_Init+0x1f4>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d022      	beq.n	8003d9e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689a      	ldr	r2, [r3, #8]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d66:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6899      	ldr	r1, [r3, #8]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6899      	ldr	r1, [r3, #8]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	e00f      	b.n	8003dbe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003dac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003dbc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0202 	bic.w	r2, r2, #2
 8003dcc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	6899      	ldr	r1, [r3, #8]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	7e1b      	ldrb	r3, [r3, #24]
 8003dd8:	005a      	lsls	r2, r3, #1
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	430a      	orrs	r2, r1
 8003de0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d01b      	beq.n	8003e24 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dfa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	685a      	ldr	r2, [r3, #4]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003e0a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6859      	ldr	r1, [r3, #4]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e16:	3b01      	subs	r3, #1
 8003e18:	035a      	lsls	r2, r3, #13
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	605a      	str	r2, [r3, #4]
 8003e22:	e007      	b.n	8003e34 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e32:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003e42:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	051a      	lsls	r2, r3, #20
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	430a      	orrs	r2, r1
 8003e58:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6899      	ldr	r1, [r3, #8]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e76:	025a      	lsls	r2, r3, #9
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689a      	ldr	r2, [r3, #8]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6899      	ldr	r1, [r3, #8]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	029a      	lsls	r2, r3, #10
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	609a      	str	r2, [r3, #8]
}
 8003ea4:	bf00      	nop
 8003ea6:	3714      	adds	r7, #20
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr
 8003eb0:	40012300 	.word	0x40012300
 8003eb4:	0f000001 	.word	0x0f000001

08003eb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f003 0307 	and.w	r3, r3, #7
 8003ec6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ec8:	4b0c      	ldr	r3, [pc, #48]	; (8003efc <__NVIC_SetPriorityGrouping+0x44>)
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ece:	68ba      	ldr	r2, [r7, #8]
 8003ed0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ee0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ee4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ee8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003eea:	4a04      	ldr	r2, [pc, #16]	; (8003efc <__NVIC_SetPriorityGrouping+0x44>)
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	60d3      	str	r3, [r2, #12]
}
 8003ef0:	bf00      	nop
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr
 8003efc:	e000ed00 	.word	0xe000ed00

08003f00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f04:	4b04      	ldr	r3, [pc, #16]	; (8003f18 <__NVIC_GetPriorityGrouping+0x18>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	0a1b      	lsrs	r3, r3, #8
 8003f0a:	f003 0307 	and.w	r3, r3, #7
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	e000ed00 	.word	0xe000ed00

08003f1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	db0b      	blt.n	8003f46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f2e:	79fb      	ldrb	r3, [r7, #7]
 8003f30:	f003 021f 	and.w	r2, r3, #31
 8003f34:	4907      	ldr	r1, [pc, #28]	; (8003f54 <__NVIC_EnableIRQ+0x38>)
 8003f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f3a:	095b      	lsrs	r3, r3, #5
 8003f3c:	2001      	movs	r0, #1
 8003f3e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f46:	bf00      	nop
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	e000e100 	.word	0xe000e100

08003f58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	4603      	mov	r3, r0
 8003f60:	6039      	str	r1, [r7, #0]
 8003f62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	db0a      	blt.n	8003f82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	490c      	ldr	r1, [pc, #48]	; (8003fa4 <__NVIC_SetPriority+0x4c>)
 8003f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f76:	0112      	lsls	r2, r2, #4
 8003f78:	b2d2      	uxtb	r2, r2
 8003f7a:	440b      	add	r3, r1
 8003f7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f80:	e00a      	b.n	8003f98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	4908      	ldr	r1, [pc, #32]	; (8003fa8 <__NVIC_SetPriority+0x50>)
 8003f88:	79fb      	ldrb	r3, [r7, #7]
 8003f8a:	f003 030f 	and.w	r3, r3, #15
 8003f8e:	3b04      	subs	r3, #4
 8003f90:	0112      	lsls	r2, r2, #4
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	440b      	add	r3, r1
 8003f96:	761a      	strb	r2, [r3, #24]
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	e000e100 	.word	0xe000e100
 8003fa8:	e000ed00 	.word	0xe000ed00

08003fac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b089      	sub	sp, #36	; 0x24
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f003 0307 	and.w	r3, r3, #7
 8003fbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	f1c3 0307 	rsb	r3, r3, #7
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	bf28      	it	cs
 8003fca:	2304      	movcs	r3, #4
 8003fcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	3304      	adds	r3, #4
 8003fd2:	2b06      	cmp	r3, #6
 8003fd4:	d902      	bls.n	8003fdc <NVIC_EncodePriority+0x30>
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	3b03      	subs	r3, #3
 8003fda:	e000      	b.n	8003fde <NVIC_EncodePriority+0x32>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fea:	43da      	mvns	r2, r3
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	401a      	ands	r2, r3
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ff4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffe:	43d9      	mvns	r1, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004004:	4313      	orrs	r3, r2
         );
}
 8004006:	4618      	mov	r0, r3
 8004008:	3724      	adds	r7, #36	; 0x24
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
	...

08004014 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	3b01      	subs	r3, #1
 8004020:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004024:	d301      	bcc.n	800402a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004026:	2301      	movs	r3, #1
 8004028:	e00f      	b.n	800404a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800402a:	4a0a      	ldr	r2, [pc, #40]	; (8004054 <SysTick_Config+0x40>)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	3b01      	subs	r3, #1
 8004030:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004032:	210f      	movs	r1, #15
 8004034:	f04f 30ff 	mov.w	r0, #4294967295
 8004038:	f7ff ff8e 	bl	8003f58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800403c:	4b05      	ldr	r3, [pc, #20]	; (8004054 <SysTick_Config+0x40>)
 800403e:	2200      	movs	r2, #0
 8004040:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004042:	4b04      	ldr	r3, [pc, #16]	; (8004054 <SysTick_Config+0x40>)
 8004044:	2207      	movs	r2, #7
 8004046:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004048:	2300      	movs	r3, #0
}
 800404a:	4618      	mov	r0, r3
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	e000e010 	.word	0xe000e010

08004058 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f7ff ff29 	bl	8003eb8 <__NVIC_SetPriorityGrouping>
}
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800406e:	b580      	push	{r7, lr}
 8004070:	b086      	sub	sp, #24
 8004072:	af00      	add	r7, sp, #0
 8004074:	4603      	mov	r3, r0
 8004076:	60b9      	str	r1, [r7, #8]
 8004078:	607a      	str	r2, [r7, #4]
 800407a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800407c:	2300      	movs	r3, #0
 800407e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004080:	f7ff ff3e 	bl	8003f00 <__NVIC_GetPriorityGrouping>
 8004084:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	68b9      	ldr	r1, [r7, #8]
 800408a:	6978      	ldr	r0, [r7, #20]
 800408c:	f7ff ff8e 	bl	8003fac <NVIC_EncodePriority>
 8004090:	4602      	mov	r2, r0
 8004092:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004096:	4611      	mov	r1, r2
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff ff5d 	bl	8003f58 <__NVIC_SetPriority>
}
 800409e:	bf00      	nop
 80040a0:	3718      	adds	r7, #24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b082      	sub	sp, #8
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	4603      	mov	r3, r0
 80040ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7ff ff31 	bl	8003f1c <__NVIC_EnableIRQ>
}
 80040ba:	bf00      	nop
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b082      	sub	sp, #8
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7ff ffa2 	bl	8004014 <SysTick_Config>
 80040d0:	4603      	mov	r3, r0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
	...

080040dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b086      	sub	sp, #24
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80040e8:	f7ff fc54 	bl	8003994 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e099      	b.n	800422c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2202      	movs	r2, #2
 80040fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0201 	bic.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004118:	e00f      	b.n	800413a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800411a:	f7ff fc3b 	bl	8003994 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2b05      	cmp	r3, #5
 8004126:	d908      	bls.n	800413a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2220      	movs	r2, #32
 800412c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2203      	movs	r2, #3
 8004132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e078      	b.n	800422c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1e8      	bne.n	800411a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	4b38      	ldr	r3, [pc, #224]	; (8004234 <HAL_DMA_Init+0x158>)
 8004154:	4013      	ands	r3, r2
 8004156:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004166:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	691b      	ldr	r3, [r3, #16]
 800416c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004172:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800417e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a1b      	ldr	r3, [r3, #32]
 8004184:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004186:	697a      	ldr	r2, [r7, #20]
 8004188:	4313      	orrs	r3, r2
 800418a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004190:	2b04      	cmp	r3, #4
 8004192:	d107      	bne.n	80041a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419c:	4313      	orrs	r3, r2
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f023 0307 	bic.w	r3, r3, #7
 80041ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	2b04      	cmp	r3, #4
 80041cc:	d117      	bne.n	80041fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00e      	beq.n	80041fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f9e9 	bl	80045b8 <DMA_CheckFifoParam>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d008      	beq.n	80041fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2240      	movs	r2, #64	; 0x40
 80041f0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80041fa:	2301      	movs	r3, #1
 80041fc:	e016      	b.n	800422c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f9a0 	bl	800454c <DMA_CalcBaseAndBitshift>
 800420c:	4603      	mov	r3, r0
 800420e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004214:	223f      	movs	r2, #63	; 0x3f
 8004216:	409a      	lsls	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	f010803f 	.word	0xf010803f

08004238 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004244:	4b8e      	ldr	r3, [pc, #568]	; (8004480 <HAL_DMA_IRQHandler+0x248>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a8e      	ldr	r2, [pc, #568]	; (8004484 <HAL_DMA_IRQHandler+0x24c>)
 800424a:	fba2 2303 	umull	r2, r3, r2, r3
 800424e:	0a9b      	lsrs	r3, r3, #10
 8004250:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004256:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004262:	2208      	movs	r2, #8
 8004264:	409a      	lsls	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	4013      	ands	r3, r2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d01a      	beq.n	80042a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b00      	cmp	r3, #0
 800427a:	d013      	beq.n	80042a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0204 	bic.w	r2, r2, #4
 800428a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004290:	2208      	movs	r2, #8
 8004292:	409a      	lsls	r2, r3
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800429c:	f043 0201 	orr.w	r2, r3, #1
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a8:	2201      	movs	r2, #1
 80042aa:	409a      	lsls	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	4013      	ands	r3, r2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d012      	beq.n	80042da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00b      	beq.n	80042da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c6:	2201      	movs	r2, #1
 80042c8:	409a      	lsls	r2, r3
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d2:	f043 0202 	orr.w	r2, r3, #2
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042de:	2204      	movs	r2, #4
 80042e0:	409a      	lsls	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	4013      	ands	r3, r2
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d012      	beq.n	8004310 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00b      	beq.n	8004310 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042fc:	2204      	movs	r2, #4
 80042fe:	409a      	lsls	r2, r3
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004308:	f043 0204 	orr.w	r2, r3, #4
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004314:	2210      	movs	r2, #16
 8004316:	409a      	lsls	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	4013      	ands	r3, r2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d043      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0308 	and.w	r3, r3, #8
 800432a:	2b00      	cmp	r3, #0
 800432c:	d03c      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004332:	2210      	movs	r2, #16
 8004334:	409a      	lsls	r2, r3
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d018      	beq.n	800437a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d108      	bne.n	8004368 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435a:	2b00      	cmp	r3, #0
 800435c:	d024      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	4798      	blx	r3
 8004366:	e01f      	b.n	80043a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800436c:	2b00      	cmp	r3, #0
 800436e:	d01b      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	4798      	blx	r3
 8004378:	e016      	b.n	80043a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004384:	2b00      	cmp	r3, #0
 8004386:	d107      	bne.n	8004398 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0208 	bic.w	r2, r2, #8
 8004396:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ac:	2220      	movs	r2, #32
 80043ae:	409a      	lsls	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	4013      	ands	r3, r2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 808f 	beq.w	80044d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0310 	and.w	r3, r3, #16
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f000 8087 	beq.w	80044d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ce:	2220      	movs	r2, #32
 80043d0:	409a      	lsls	r2, r3
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b05      	cmp	r3, #5
 80043e0:	d136      	bne.n	8004450 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f022 0216 	bic.w	r2, r2, #22
 80043f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004400:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d103      	bne.n	8004412 <HAL_DMA_IRQHandler+0x1da>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800440e:	2b00      	cmp	r3, #0
 8004410:	d007      	beq.n	8004422 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0208 	bic.w	r2, r2, #8
 8004420:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004426:	223f      	movs	r2, #63	; 0x3f
 8004428:	409a      	lsls	r2, r3
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004442:	2b00      	cmp	r3, #0
 8004444:	d07e      	beq.n	8004544 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	4798      	blx	r3
        }
        return;
 800444e:	e079      	b.n	8004544 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d01d      	beq.n	800449a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10d      	bne.n	8004488 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004470:	2b00      	cmp	r3, #0
 8004472:	d031      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	4798      	blx	r3
 800447c:	e02c      	b.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
 800447e:	bf00      	nop
 8004480:	20000008 	.word	0x20000008
 8004484:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d023      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	4798      	blx	r3
 8004498:	e01e      	b.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10f      	bne.n	80044c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f022 0210 	bic.w	r2, r2, #16
 80044b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d003      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d032      	beq.n	8004546 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d022      	beq.n	8004532 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2205      	movs	r2, #5
 80044f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f022 0201 	bic.w	r2, r2, #1
 8004502:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	3301      	adds	r3, #1
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	429a      	cmp	r2, r3
 800450e:	d307      	bcc.n	8004520 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f2      	bne.n	8004504 <HAL_DMA_IRQHandler+0x2cc>
 800451e:	e000      	b.n	8004522 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004520:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004536:	2b00      	cmp	r3, #0
 8004538:	d005      	beq.n	8004546 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	4798      	blx	r3
 8004542:	e000      	b.n	8004546 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004544:	bf00      	nop
    }
  }
}
 8004546:	3718      	adds	r7, #24
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	b2db      	uxtb	r3, r3
 800455a:	3b10      	subs	r3, #16
 800455c:	4a14      	ldr	r2, [pc, #80]	; (80045b0 <DMA_CalcBaseAndBitshift+0x64>)
 800455e:	fba2 2303 	umull	r2, r3, r2, r3
 8004562:	091b      	lsrs	r3, r3, #4
 8004564:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004566:	4a13      	ldr	r2, [pc, #76]	; (80045b4 <DMA_CalcBaseAndBitshift+0x68>)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4413      	add	r3, r2
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	461a      	mov	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2b03      	cmp	r3, #3
 8004578:	d909      	bls.n	800458e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004582:	f023 0303 	bic.w	r3, r3, #3
 8004586:	1d1a      	adds	r2, r3, #4
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	659a      	str	r2, [r3, #88]	; 0x58
 800458c:	e007      	b.n	800459e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004596:	f023 0303 	bic.w	r3, r3, #3
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	aaaaaaab 	.word	0xaaaaaaab
 80045b4:	0800abf4 	.word	0x0800abf4

080045b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b085      	sub	sp, #20
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045c0:	2300      	movs	r3, #0
 80045c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d11f      	bne.n	8004612 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	2b03      	cmp	r3, #3
 80045d6:	d856      	bhi.n	8004686 <DMA_CheckFifoParam+0xce>
 80045d8:	a201      	add	r2, pc, #4	; (adr r2, 80045e0 <DMA_CheckFifoParam+0x28>)
 80045da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045de:	bf00      	nop
 80045e0:	080045f1 	.word	0x080045f1
 80045e4:	08004603 	.word	0x08004603
 80045e8:	080045f1 	.word	0x080045f1
 80045ec:	08004687 	.word	0x08004687
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d046      	beq.n	800468a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004600:	e043      	b.n	800468a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004606:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800460a:	d140      	bne.n	800468e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004610:	e03d      	b.n	800468e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800461a:	d121      	bne.n	8004660 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	2b03      	cmp	r3, #3
 8004620:	d837      	bhi.n	8004692 <DMA_CheckFifoParam+0xda>
 8004622:	a201      	add	r2, pc, #4	; (adr r2, 8004628 <DMA_CheckFifoParam+0x70>)
 8004624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004628:	08004639 	.word	0x08004639
 800462c:	0800463f 	.word	0x0800463f
 8004630:	08004639 	.word	0x08004639
 8004634:	08004651 	.word	0x08004651
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	73fb      	strb	r3, [r7, #15]
      break;
 800463c:	e030      	b.n	80046a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004642:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d025      	beq.n	8004696 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800464e:	e022      	b.n	8004696 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004654:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004658:	d11f      	bne.n	800469a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800465e:	e01c      	b.n	800469a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	2b02      	cmp	r3, #2
 8004664:	d903      	bls.n	800466e <DMA_CheckFifoParam+0xb6>
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	2b03      	cmp	r3, #3
 800466a:	d003      	beq.n	8004674 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800466c:	e018      	b.n	80046a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	73fb      	strb	r3, [r7, #15]
      break;
 8004672:	e015      	b.n	80046a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004678:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00e      	beq.n	800469e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	73fb      	strb	r3, [r7, #15]
      break;
 8004684:	e00b      	b.n	800469e <DMA_CheckFifoParam+0xe6>
      break;
 8004686:	bf00      	nop
 8004688:	e00a      	b.n	80046a0 <DMA_CheckFifoParam+0xe8>
      break;
 800468a:	bf00      	nop
 800468c:	e008      	b.n	80046a0 <DMA_CheckFifoParam+0xe8>
      break;
 800468e:	bf00      	nop
 8004690:	e006      	b.n	80046a0 <DMA_CheckFifoParam+0xe8>
      break;
 8004692:	bf00      	nop
 8004694:	e004      	b.n	80046a0 <DMA_CheckFifoParam+0xe8>
      break;
 8004696:	bf00      	nop
 8004698:	e002      	b.n	80046a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800469a:	bf00      	nop
 800469c:	e000      	b.n	80046a0 <DMA_CheckFifoParam+0xe8>
      break;
 800469e:	bf00      	nop
    }
  } 
  
  return status; 
 80046a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3714      	adds	r7, #20
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop

080046b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b089      	sub	sp, #36	; 0x24
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046be:	2300      	movs	r3, #0
 80046c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046c2:	2300      	movs	r3, #0
 80046c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046c6:	2300      	movs	r3, #0
 80046c8:	61fb      	str	r3, [r7, #28]
 80046ca:	e16b      	b.n	80049a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046cc:	2201      	movs	r2, #1
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	fa02 f303 	lsl.w	r3, r2, r3
 80046d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	4013      	ands	r3, r2
 80046de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	f040 815a 	bne.w	800499e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f003 0303 	and.w	r3, r3, #3
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d005      	beq.n	8004702 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d130      	bne.n	8004764 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	2203      	movs	r2, #3
 800470e:	fa02 f303 	lsl.w	r3, r2, r3
 8004712:	43db      	mvns	r3, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	4013      	ands	r3, r2
 8004718:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	68da      	ldr	r2, [r3, #12]
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	005b      	lsls	r3, r3, #1
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	4313      	orrs	r3, r2
 800472a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	69ba      	ldr	r2, [r7, #24]
 8004730:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004738:	2201      	movs	r2, #1
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	fa02 f303 	lsl.w	r3, r2, r3
 8004740:	43db      	mvns	r3, r3
 8004742:	69ba      	ldr	r2, [r7, #24]
 8004744:	4013      	ands	r3, r2
 8004746:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	091b      	lsrs	r3, r3, #4
 800474e:	f003 0201 	and.w	r2, r3, #1
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	fa02 f303 	lsl.w	r3, r2, r3
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	4313      	orrs	r3, r2
 800475c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f003 0303 	and.w	r3, r3, #3
 800476c:	2b03      	cmp	r3, #3
 800476e:	d017      	beq.n	80047a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	005b      	lsls	r3, r3, #1
 800477a:	2203      	movs	r2, #3
 800477c:	fa02 f303 	lsl.w	r3, r2, r3
 8004780:	43db      	mvns	r3, r3
 8004782:	69ba      	ldr	r2, [r7, #24]
 8004784:	4013      	ands	r3, r2
 8004786:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	689a      	ldr	r2, [r3, #8]
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	fa02 f303 	lsl.w	r3, r2, r3
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	4313      	orrs	r3, r2
 8004798:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f003 0303 	and.w	r3, r3, #3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d123      	bne.n	80047f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	08da      	lsrs	r2, r3, #3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	3208      	adds	r2, #8
 80047b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	220f      	movs	r2, #15
 80047c4:	fa02 f303 	lsl.w	r3, r2, r3
 80047c8:	43db      	mvns	r3, r3
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	4013      	ands	r3, r2
 80047ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	691a      	ldr	r2, [r3, #16]
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	fa02 f303 	lsl.w	r3, r2, r3
 80047e0:	69ba      	ldr	r2, [r7, #24]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	08da      	lsrs	r2, r3, #3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	3208      	adds	r2, #8
 80047ee:	69b9      	ldr	r1, [r7, #24]
 80047f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	005b      	lsls	r3, r3, #1
 80047fe:	2203      	movs	r2, #3
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4013      	ands	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f003 0203 	and.w	r2, r3, #3
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	4313      	orrs	r3, r2
 8004820:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69ba      	ldr	r2, [r7, #24]
 8004826:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004830:	2b00      	cmp	r3, #0
 8004832:	f000 80b4 	beq.w	800499e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004836:	2300      	movs	r3, #0
 8004838:	60fb      	str	r3, [r7, #12]
 800483a:	4b60      	ldr	r3, [pc, #384]	; (80049bc <HAL_GPIO_Init+0x30c>)
 800483c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483e:	4a5f      	ldr	r2, [pc, #380]	; (80049bc <HAL_GPIO_Init+0x30c>)
 8004840:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004844:	6453      	str	r3, [r2, #68]	; 0x44
 8004846:	4b5d      	ldr	r3, [pc, #372]	; (80049bc <HAL_GPIO_Init+0x30c>)
 8004848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800484a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004852:	4a5b      	ldr	r2, [pc, #364]	; (80049c0 <HAL_GPIO_Init+0x310>)
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	089b      	lsrs	r3, r3, #2
 8004858:	3302      	adds	r3, #2
 800485a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800485e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	f003 0303 	and.w	r3, r3, #3
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	220f      	movs	r2, #15
 800486a:	fa02 f303 	lsl.w	r3, r2, r3
 800486e:	43db      	mvns	r3, r3
 8004870:	69ba      	ldr	r2, [r7, #24]
 8004872:	4013      	ands	r3, r2
 8004874:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a52      	ldr	r2, [pc, #328]	; (80049c4 <HAL_GPIO_Init+0x314>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d02b      	beq.n	80048d6 <HAL_GPIO_Init+0x226>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a51      	ldr	r2, [pc, #324]	; (80049c8 <HAL_GPIO_Init+0x318>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d025      	beq.n	80048d2 <HAL_GPIO_Init+0x222>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a50      	ldr	r2, [pc, #320]	; (80049cc <HAL_GPIO_Init+0x31c>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d01f      	beq.n	80048ce <HAL_GPIO_Init+0x21e>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a4f      	ldr	r2, [pc, #316]	; (80049d0 <HAL_GPIO_Init+0x320>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d019      	beq.n	80048ca <HAL_GPIO_Init+0x21a>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a4e      	ldr	r2, [pc, #312]	; (80049d4 <HAL_GPIO_Init+0x324>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d013      	beq.n	80048c6 <HAL_GPIO_Init+0x216>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a4d      	ldr	r2, [pc, #308]	; (80049d8 <HAL_GPIO_Init+0x328>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d00d      	beq.n	80048c2 <HAL_GPIO_Init+0x212>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a4c      	ldr	r2, [pc, #304]	; (80049dc <HAL_GPIO_Init+0x32c>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d007      	beq.n	80048be <HAL_GPIO_Init+0x20e>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a4b      	ldr	r2, [pc, #300]	; (80049e0 <HAL_GPIO_Init+0x330>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d101      	bne.n	80048ba <HAL_GPIO_Init+0x20a>
 80048b6:	2307      	movs	r3, #7
 80048b8:	e00e      	b.n	80048d8 <HAL_GPIO_Init+0x228>
 80048ba:	2308      	movs	r3, #8
 80048bc:	e00c      	b.n	80048d8 <HAL_GPIO_Init+0x228>
 80048be:	2306      	movs	r3, #6
 80048c0:	e00a      	b.n	80048d8 <HAL_GPIO_Init+0x228>
 80048c2:	2305      	movs	r3, #5
 80048c4:	e008      	b.n	80048d8 <HAL_GPIO_Init+0x228>
 80048c6:	2304      	movs	r3, #4
 80048c8:	e006      	b.n	80048d8 <HAL_GPIO_Init+0x228>
 80048ca:	2303      	movs	r3, #3
 80048cc:	e004      	b.n	80048d8 <HAL_GPIO_Init+0x228>
 80048ce:	2302      	movs	r3, #2
 80048d0:	e002      	b.n	80048d8 <HAL_GPIO_Init+0x228>
 80048d2:	2301      	movs	r3, #1
 80048d4:	e000      	b.n	80048d8 <HAL_GPIO_Init+0x228>
 80048d6:	2300      	movs	r3, #0
 80048d8:	69fa      	ldr	r2, [r7, #28]
 80048da:	f002 0203 	and.w	r2, r2, #3
 80048de:	0092      	lsls	r2, r2, #2
 80048e0:	4093      	lsls	r3, r2
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048e8:	4935      	ldr	r1, [pc, #212]	; (80049c0 <HAL_GPIO_Init+0x310>)
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	089b      	lsrs	r3, r3, #2
 80048ee:	3302      	adds	r3, #2
 80048f0:	69ba      	ldr	r2, [r7, #24]
 80048f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048f6:	4b3b      	ldr	r3, [pc, #236]	; (80049e4 <HAL_GPIO_Init+0x334>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	43db      	mvns	r3, r3
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	4013      	ands	r3, r2
 8004904:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d003      	beq.n	800491a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	4313      	orrs	r3, r2
 8004918:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800491a:	4a32      	ldr	r2, [pc, #200]	; (80049e4 <HAL_GPIO_Init+0x334>)
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004920:	4b30      	ldr	r3, [pc, #192]	; (80049e4 <HAL_GPIO_Init+0x334>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	43db      	mvns	r3, r3
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	4013      	ands	r3, r2
 800492e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d003      	beq.n	8004944 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800493c:	69ba      	ldr	r2, [r7, #24]
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	4313      	orrs	r3, r2
 8004942:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004944:	4a27      	ldr	r2, [pc, #156]	; (80049e4 <HAL_GPIO_Init+0x334>)
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800494a:	4b26      	ldr	r3, [pc, #152]	; (80049e4 <HAL_GPIO_Init+0x334>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	43db      	mvns	r3, r3
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	4013      	ands	r3, r2
 8004958:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004966:	69ba      	ldr	r2, [r7, #24]
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	4313      	orrs	r3, r2
 800496c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800496e:	4a1d      	ldr	r2, [pc, #116]	; (80049e4 <HAL_GPIO_Init+0x334>)
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004974:	4b1b      	ldr	r3, [pc, #108]	; (80049e4 <HAL_GPIO_Init+0x334>)
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	43db      	mvns	r3, r3
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	4013      	ands	r3, r2
 8004982:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d003      	beq.n	8004998 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	4313      	orrs	r3, r2
 8004996:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004998:	4a12      	ldr	r2, [pc, #72]	; (80049e4 <HAL_GPIO_Init+0x334>)
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	3301      	adds	r3, #1
 80049a2:	61fb      	str	r3, [r7, #28]
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	2b0f      	cmp	r3, #15
 80049a8:	f67f ae90 	bls.w	80046cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049ac:	bf00      	nop
 80049ae:	bf00      	nop
 80049b0:	3724      	adds	r7, #36	; 0x24
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40023800 	.word	0x40023800
 80049c0:	40013800 	.word	0x40013800
 80049c4:	40020000 	.word	0x40020000
 80049c8:	40020400 	.word	0x40020400
 80049cc:	40020800 	.word	0x40020800
 80049d0:	40020c00 	.word	0x40020c00
 80049d4:	40021000 	.word	0x40021000
 80049d8:	40021400 	.word	0x40021400
 80049dc:	40021800 	.word	0x40021800
 80049e0:	40021c00 	.word	0x40021c00
 80049e4:	40013c00 	.word	0x40013c00

080049e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	460b      	mov	r3, r1
 80049f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	691a      	ldr	r2, [r3, #16]
 80049f8:	887b      	ldrh	r3, [r7, #2]
 80049fa:	4013      	ands	r3, r2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d002      	beq.n	8004a06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a00:	2301      	movs	r3, #1
 8004a02:	73fb      	strb	r3, [r7, #15]
 8004a04:	e001      	b.n	8004a0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a06:	2300      	movs	r3, #0
 8004a08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3714      	adds	r7, #20
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	460b      	mov	r3, r1
 8004a22:	807b      	strh	r3, [r7, #2]
 8004a24:	4613      	mov	r3, r2
 8004a26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a28:	787b      	ldrb	r3, [r7, #1]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d003      	beq.n	8004a36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a2e:	887a      	ldrh	r2, [r7, #2]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a34:	e003      	b.n	8004a3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a36:	887b      	ldrh	r3, [r7, #2]
 8004a38:	041a      	lsls	r2, r3, #16
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	619a      	str	r2, [r3, #24]
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr

08004a4a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b085      	sub	sp, #20
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
 8004a52:	460b      	mov	r3, r1
 8004a54:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a5c:	887a      	ldrh	r2, [r7, #2]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	4013      	ands	r3, r2
 8004a62:	041a      	lsls	r2, r3, #16
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	43d9      	mvns	r1, r3
 8004a68:	887b      	ldrh	r3, [r7, #2]
 8004a6a:	400b      	ands	r3, r1
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	619a      	str	r2, [r3, #24]
}
 8004a72:	bf00      	nop
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
	...

08004a80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e12b      	b.n	8004cea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d106      	bne.n	8004aac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7fc fd98 	bl	80015dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2224      	movs	r2, #36	; 0x24
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f022 0201 	bic.w	r2, r2, #1
 8004ac2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ad2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ae2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ae4:	f001 fbfc 	bl	80062e0 <HAL_RCC_GetPCLK1Freq>
 8004ae8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	4a81      	ldr	r2, [pc, #516]	; (8004cf4 <HAL_I2C_Init+0x274>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d807      	bhi.n	8004b04 <HAL_I2C_Init+0x84>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	4a80      	ldr	r2, [pc, #512]	; (8004cf8 <HAL_I2C_Init+0x278>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	bf94      	ite	ls
 8004afc:	2301      	movls	r3, #1
 8004afe:	2300      	movhi	r3, #0
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	e006      	b.n	8004b12 <HAL_I2C_Init+0x92>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	4a7d      	ldr	r2, [pc, #500]	; (8004cfc <HAL_I2C_Init+0x27c>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	bf94      	ite	ls
 8004b0c:	2301      	movls	r3, #1
 8004b0e:	2300      	movhi	r3, #0
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e0e7      	b.n	8004cea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4a78      	ldr	r2, [pc, #480]	; (8004d00 <HAL_I2C_Init+0x280>)
 8004b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b22:	0c9b      	lsrs	r3, r3, #18
 8004b24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	430a      	orrs	r2, r1
 8004b38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	4a6a      	ldr	r2, [pc, #424]	; (8004cf4 <HAL_I2C_Init+0x274>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d802      	bhi.n	8004b54 <HAL_I2C_Init+0xd4>
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	3301      	adds	r3, #1
 8004b52:	e009      	b.n	8004b68 <HAL_I2C_Init+0xe8>
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b5a:	fb02 f303 	mul.w	r3, r2, r3
 8004b5e:	4a69      	ldr	r2, [pc, #420]	; (8004d04 <HAL_I2C_Init+0x284>)
 8004b60:	fba2 2303 	umull	r2, r3, r2, r3
 8004b64:	099b      	lsrs	r3, r3, #6
 8004b66:	3301      	adds	r3, #1
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	6812      	ldr	r2, [r2, #0]
 8004b6c:	430b      	orrs	r3, r1
 8004b6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004b7a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	495c      	ldr	r1, [pc, #368]	; (8004cf4 <HAL_I2C_Init+0x274>)
 8004b84:	428b      	cmp	r3, r1
 8004b86:	d819      	bhi.n	8004bbc <HAL_I2C_Init+0x13c>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	1e59      	subs	r1, r3, #1
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	005b      	lsls	r3, r3, #1
 8004b92:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b96:	1c59      	adds	r1, r3, #1
 8004b98:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004b9c:	400b      	ands	r3, r1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00a      	beq.n	8004bb8 <HAL_I2C_Init+0x138>
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	1e59      	subs	r1, r3, #1
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	005b      	lsls	r3, r3, #1
 8004bac:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bb6:	e051      	b.n	8004c5c <HAL_I2C_Init+0x1dc>
 8004bb8:	2304      	movs	r3, #4
 8004bba:	e04f      	b.n	8004c5c <HAL_I2C_Init+0x1dc>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d111      	bne.n	8004be8 <HAL_I2C_Init+0x168>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	1e58      	subs	r0, r3, #1
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6859      	ldr	r1, [r3, #4]
 8004bcc:	460b      	mov	r3, r1
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	440b      	add	r3, r1
 8004bd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	bf0c      	ite	eq
 8004be0:	2301      	moveq	r3, #1
 8004be2:	2300      	movne	r3, #0
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	e012      	b.n	8004c0e <HAL_I2C_Init+0x18e>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	1e58      	subs	r0, r3, #1
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6859      	ldr	r1, [r3, #4]
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	440b      	add	r3, r1
 8004bf6:	0099      	lsls	r1, r3, #2
 8004bf8:	440b      	add	r3, r1
 8004bfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bfe:	3301      	adds	r3, #1
 8004c00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	bf0c      	ite	eq
 8004c08:	2301      	moveq	r3, #1
 8004c0a:	2300      	movne	r3, #0
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d001      	beq.n	8004c16 <HAL_I2C_Init+0x196>
 8004c12:	2301      	movs	r3, #1
 8004c14:	e022      	b.n	8004c5c <HAL_I2C_Init+0x1dc>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10e      	bne.n	8004c3c <HAL_I2C_Init+0x1bc>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	1e58      	subs	r0, r3, #1
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6859      	ldr	r1, [r3, #4]
 8004c26:	460b      	mov	r3, r1
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	440b      	add	r3, r1
 8004c2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c30:	3301      	adds	r3, #1
 8004c32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c3a:	e00f      	b.n	8004c5c <HAL_I2C_Init+0x1dc>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	1e58      	subs	r0, r3, #1
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6859      	ldr	r1, [r3, #4]
 8004c44:	460b      	mov	r3, r1
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	0099      	lsls	r1, r3, #2
 8004c4c:	440b      	add	r3, r1
 8004c4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c52:	3301      	adds	r3, #1
 8004c54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c5c:	6879      	ldr	r1, [r7, #4]
 8004c5e:	6809      	ldr	r1, [r1, #0]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	69da      	ldr	r2, [r3, #28]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004c8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6911      	ldr	r1, [r2, #16]
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	68d2      	ldr	r2, [r2, #12]
 8004c96:	4311      	orrs	r1, r2
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	430b      	orrs	r3, r1
 8004c9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	695a      	ldr	r2, [r3, #20]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f042 0201 	orr.w	r2, r2, #1
 8004cca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2220      	movs	r2, #32
 8004cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	000186a0 	.word	0x000186a0
 8004cf8:	001e847f 	.word	0x001e847f
 8004cfc:	003d08ff 	.word	0x003d08ff
 8004d00:	431bde83 	.word	0x431bde83
 8004d04:	10624dd3 	.word	0x10624dd3

08004d08 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b088      	sub	sp, #32
 8004d0c:	af02      	add	r7, sp, #8
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	4608      	mov	r0, r1
 8004d12:	4611      	mov	r1, r2
 8004d14:	461a      	mov	r2, r3
 8004d16:	4603      	mov	r3, r0
 8004d18:	817b      	strh	r3, [r7, #10]
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	813b      	strh	r3, [r7, #8]
 8004d1e:	4613      	mov	r3, r2
 8004d20:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d22:	f7fe fe37 	bl	8003994 <HAL_GetTick>
 8004d26:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b20      	cmp	r3, #32
 8004d32:	f040 80d9 	bne.w	8004ee8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	9300      	str	r3, [sp, #0]
 8004d3a:	2319      	movs	r3, #25
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	496d      	ldr	r1, [pc, #436]	; (8004ef4 <HAL_I2C_Mem_Write+0x1ec>)
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f000 fc7f 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d001      	beq.n	8004d50 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	e0cc      	b.n	8004eea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d101      	bne.n	8004d5e <HAL_I2C_Mem_Write+0x56>
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	e0c5      	b.n	8004eea <HAL_I2C_Mem_Write+0x1e2>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d007      	beq.n	8004d84 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f042 0201 	orr.w	r2, r2, #1
 8004d82:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d92:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2221      	movs	r2, #33	; 0x21
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2240      	movs	r2, #64	; 0x40
 8004da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6a3a      	ldr	r2, [r7, #32]
 8004dae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004db4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	4a4d      	ldr	r2, [pc, #308]	; (8004ef8 <HAL_I2C_Mem_Write+0x1f0>)
 8004dc4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004dc6:	88f8      	ldrh	r0, [r7, #6]
 8004dc8:	893a      	ldrh	r2, [r7, #8]
 8004dca:	8979      	ldrh	r1, [r7, #10]
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	9301      	str	r3, [sp, #4]
 8004dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd2:	9300      	str	r3, [sp, #0]
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f000 fab6 	bl	8005348 <I2C_RequestMemoryWrite>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d052      	beq.n	8004e88 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e081      	b.n	8004eea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 fd00 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00d      	beq.n	8004e12 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	d107      	bne.n	8004e0e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e0c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e06b      	b.n	8004eea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e16:	781a      	ldrb	r2, [r3, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e22:	1c5a      	adds	r2, r3, #1
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	f003 0304 	and.w	r3, r3, #4
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	d11b      	bne.n	8004e88 <HAL_I2C_Mem_Write+0x180>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d017      	beq.n	8004e88 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5c:	781a      	ldrb	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e68:	1c5a      	adds	r2, r3, #1
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	3b01      	subs	r3, #1
 8004e82:	b29a      	uxth	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1aa      	bne.n	8004de6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e90:	697a      	ldr	r2, [r7, #20]
 8004e92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f000 fcec 	bl	8005872 <I2C_WaitOnBTFFlagUntilTimeout>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00d      	beq.n	8004ebc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d107      	bne.n	8004eb8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eb6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e016      	b.n	8004eea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2220      	movs	r2, #32
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	e000      	b.n	8004eea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004ee8:	2302      	movs	r3, #2
  }
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3718      	adds	r7, #24
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	00100002 	.word	0x00100002
 8004ef8:	ffff0000 	.word	0xffff0000

08004efc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08c      	sub	sp, #48	; 0x30
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	4608      	mov	r0, r1
 8004f06:	4611      	mov	r1, r2
 8004f08:	461a      	mov	r2, r3
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	817b      	strh	r3, [r7, #10]
 8004f0e:	460b      	mov	r3, r1
 8004f10:	813b      	strh	r3, [r7, #8]
 8004f12:	4613      	mov	r3, r2
 8004f14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f16:	f7fe fd3d 	bl	8003994 <HAL_GetTick>
 8004f1a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b20      	cmp	r3, #32
 8004f26:	f040 8208 	bne.w	800533a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	2319      	movs	r3, #25
 8004f30:	2201      	movs	r2, #1
 8004f32:	497b      	ldr	r1, [pc, #492]	; (8005120 <HAL_I2C_Mem_Read+0x224>)
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f000 fb85 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004f40:	2302      	movs	r3, #2
 8004f42:	e1fb      	b.n	800533c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d101      	bne.n	8004f52 <HAL_I2C_Mem_Read+0x56>
 8004f4e:	2302      	movs	r3, #2
 8004f50:	e1f4      	b.n	800533c <HAL_I2C_Mem_Read+0x440>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2201      	movs	r2, #1
 8004f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0301 	and.w	r3, r3, #1
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d007      	beq.n	8004f78 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2222      	movs	r2, #34	; 0x22
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2240      	movs	r2, #64	; 0x40
 8004f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fa2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004fa8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4a5b      	ldr	r2, [pc, #364]	; (8005124 <HAL_I2C_Mem_Read+0x228>)
 8004fb8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fba:	88f8      	ldrh	r0, [r7, #6]
 8004fbc:	893a      	ldrh	r2, [r7, #8]
 8004fbe:	8979      	ldrh	r1, [r7, #10]
 8004fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc2:	9301      	str	r3, [sp, #4]
 8004fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	4603      	mov	r3, r0
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 fa52 	bl	8005474 <I2C_RequestMemoryRead>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e1b0      	b.n	800533c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d113      	bne.n	800500a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	623b      	str	r3, [r7, #32]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	623b      	str	r3, [r7, #32]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	623b      	str	r3, [r7, #32]
 8004ff6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	e184      	b.n	8005314 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500e:	2b01      	cmp	r3, #1
 8005010:	d11b      	bne.n	800504a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005020:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005022:	2300      	movs	r3, #0
 8005024:	61fb      	str	r3, [r7, #28]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	695b      	ldr	r3, [r3, #20]
 800502c:	61fb      	str	r3, [r7, #28]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	699b      	ldr	r3, [r3, #24]
 8005034:	61fb      	str	r3, [r7, #28]
 8005036:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005046:	601a      	str	r2, [r3, #0]
 8005048:	e164      	b.n	8005314 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800504e:	2b02      	cmp	r3, #2
 8005050:	d11b      	bne.n	800508a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005060:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005070:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005072:	2300      	movs	r3, #0
 8005074:	61bb      	str	r3, [r7, #24]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	61bb      	str	r3, [r7, #24]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	61bb      	str	r3, [r7, #24]
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	e144      	b.n	8005314 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800508a:	2300      	movs	r3, #0
 800508c:	617b      	str	r3, [r7, #20]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	695b      	ldr	r3, [r3, #20]
 8005094:	617b      	str	r3, [r7, #20]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	617b      	str	r3, [r7, #20]
 800509e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80050a0:	e138      	b.n	8005314 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050a6:	2b03      	cmp	r3, #3
 80050a8:	f200 80f1 	bhi.w	800528e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d123      	bne.n	80050fc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f000 fc1b 	bl	80058f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e139      	b.n	800533c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	691a      	ldr	r2, [r3, #16]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d2:	b2d2      	uxtb	r2, r2
 80050d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050da:	1c5a      	adds	r2, r3, #1
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050e4:	3b01      	subs	r3, #1
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050fa:	e10b      	b.n	8005314 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005100:	2b02      	cmp	r3, #2
 8005102:	d14e      	bne.n	80051a2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800510a:	2200      	movs	r2, #0
 800510c:	4906      	ldr	r1, [pc, #24]	; (8005128 <HAL_I2C_Mem_Read+0x22c>)
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 fa98 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d008      	beq.n	800512c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e10e      	b.n	800533c <HAL_I2C_Mem_Read+0x440>
 800511e:	bf00      	nop
 8005120:	00100002 	.word	0x00100002
 8005124:	ffff0000 	.word	0xffff0000
 8005128:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800513a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	691a      	ldr	r2, [r3, #16]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005146:	b2d2      	uxtb	r2, r2
 8005148:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514e:	1c5a      	adds	r2, r3, #1
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005158:	3b01      	subs	r3, #1
 800515a:	b29a      	uxth	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005164:	b29b      	uxth	r3, r3
 8005166:	3b01      	subs	r3, #1
 8005168:	b29a      	uxth	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	691a      	ldr	r2, [r3, #16]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005178:	b2d2      	uxtb	r2, r2
 800517a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005180:	1c5a      	adds	r2, r3, #1
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800518a:	3b01      	subs	r3, #1
 800518c:	b29a      	uxth	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005196:	b29b      	uxth	r3, r3
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051a0:	e0b8      	b.n	8005314 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a8:	2200      	movs	r2, #0
 80051aa:	4966      	ldr	r1, [pc, #408]	; (8005344 <HAL_I2C_Mem_Read+0x448>)
 80051ac:	68f8      	ldr	r0, [r7, #12]
 80051ae:	f000 fa49 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e0bf      	b.n	800533c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	691a      	ldr	r2, [r3, #16]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051de:	1c5a      	adds	r2, r3, #1
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e8:	3b01      	subs	r3, #1
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	3b01      	subs	r3, #1
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005200:	9300      	str	r3, [sp, #0]
 8005202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005204:	2200      	movs	r2, #0
 8005206:	494f      	ldr	r1, [pc, #316]	; (8005344 <HAL_I2C_Mem_Read+0x448>)
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 fa1b 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e091      	b.n	800533c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005226:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005250:	b29b      	uxth	r3, r3
 8005252:	3b01      	subs	r3, #1
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	691a      	ldr	r2, [r3, #16]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005264:	b2d2      	uxtb	r2, r2
 8005266:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526c:	1c5a      	adds	r2, r3, #1
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005276:	3b01      	subs	r3, #1
 8005278:	b29a      	uxth	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005282:	b29b      	uxth	r3, r3
 8005284:	3b01      	subs	r3, #1
 8005286:	b29a      	uxth	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800528c:	e042      	b.n	8005314 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800528e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005290:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f000 fb2e 	bl	80058f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e04c      	b.n	800533c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	691a      	ldr	r2, [r3, #16]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ac:	b2d2      	uxtb	r2, r2
 80052ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b4:	1c5a      	adds	r2, r3, #1
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052be:	3b01      	subs	r3, #1
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	3b01      	subs	r3, #1
 80052ce:	b29a      	uxth	r2, r3
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	f003 0304 	and.w	r3, r3, #4
 80052de:	2b04      	cmp	r3, #4
 80052e0:	d118      	bne.n	8005314 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	691a      	ldr	r2, [r3, #16]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	b2d2      	uxtb	r2, r2
 80052ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	1c5a      	adds	r2, r3, #1
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800530a:	b29b      	uxth	r3, r3
 800530c:	3b01      	subs	r3, #1
 800530e:	b29a      	uxth	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005318:	2b00      	cmp	r3, #0
 800531a:	f47f aec2 	bne.w	80050a2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2220      	movs	r2, #32
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005336:	2300      	movs	r3, #0
 8005338:	e000      	b.n	800533c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800533a:	2302      	movs	r3, #2
  }
}
 800533c:	4618      	mov	r0, r3
 800533e:	3728      	adds	r7, #40	; 0x28
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	00010004 	.word	0x00010004

08005348 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b088      	sub	sp, #32
 800534c:	af02      	add	r7, sp, #8
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	4608      	mov	r0, r1
 8005352:	4611      	mov	r1, r2
 8005354:	461a      	mov	r2, r3
 8005356:	4603      	mov	r3, r0
 8005358:	817b      	strh	r3, [r7, #10]
 800535a:	460b      	mov	r3, r1
 800535c:	813b      	strh	r3, [r7, #8]
 800535e:	4613      	mov	r3, r2
 8005360:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005370:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	2200      	movs	r2, #0
 800537a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f000 f960 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00d      	beq.n	80053a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005394:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005398:	d103      	bne.n	80053a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e05f      	b.n	8005466 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053a6:	897b      	ldrh	r3, [r7, #10]
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	461a      	mov	r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b8:	6a3a      	ldr	r2, [r7, #32]
 80053ba:	492d      	ldr	r1, [pc, #180]	; (8005470 <I2C_RequestMemoryWrite+0x128>)
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	f000 f998 	bl	80056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d001      	beq.n	80053cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e04c      	b.n	8005466 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053cc:	2300      	movs	r3, #0
 80053ce:	617b      	str	r3, [r7, #20]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	617b      	str	r3, [r7, #20]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	617b      	str	r3, [r7, #20]
 80053e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053e4:	6a39      	ldr	r1, [r7, #32]
 80053e6:	68f8      	ldr	r0, [r7, #12]
 80053e8:	f000 fa02 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00d      	beq.n	800540e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f6:	2b04      	cmp	r3, #4
 80053f8:	d107      	bne.n	800540a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005408:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e02b      	b.n	8005466 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800540e:	88fb      	ldrh	r3, [r7, #6]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d105      	bne.n	8005420 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005414:	893b      	ldrh	r3, [r7, #8]
 8005416:	b2da      	uxtb	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	611a      	str	r2, [r3, #16]
 800541e:	e021      	b.n	8005464 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005420:	893b      	ldrh	r3, [r7, #8]
 8005422:	0a1b      	lsrs	r3, r3, #8
 8005424:	b29b      	uxth	r3, r3
 8005426:	b2da      	uxtb	r2, r3
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800542e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005430:	6a39      	ldr	r1, [r7, #32]
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f000 f9dc 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00d      	beq.n	800545a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	2b04      	cmp	r3, #4
 8005444:	d107      	bne.n	8005456 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005454:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e005      	b.n	8005466 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800545a:	893b      	ldrh	r3, [r7, #8]
 800545c:	b2da      	uxtb	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3718      	adds	r7, #24
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	00010002 	.word	0x00010002

08005474 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b088      	sub	sp, #32
 8005478:	af02      	add	r7, sp, #8
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	4608      	mov	r0, r1
 800547e:	4611      	mov	r1, r2
 8005480:	461a      	mov	r2, r3
 8005482:	4603      	mov	r3, r0
 8005484:	817b      	strh	r3, [r7, #10]
 8005486:	460b      	mov	r3, r1
 8005488:	813b      	strh	r3, [r7, #8]
 800548a:	4613      	mov	r3, r2
 800548c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800549c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	6a3b      	ldr	r3, [r7, #32]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f000 f8c2 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00d      	beq.n	80054e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054d4:	d103      	bne.n	80054de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	e0aa      	b.n	8005638 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054e2:	897b      	ldrh	r3, [r7, #10]
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	461a      	mov	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f4:	6a3a      	ldr	r2, [r7, #32]
 80054f6:	4952      	ldr	r1, [pc, #328]	; (8005640 <I2C_RequestMemoryRead+0x1cc>)
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f000 f8fa 	bl	80056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e097      	b.n	8005638 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005508:	2300      	movs	r3, #0
 800550a:	617b      	str	r3, [r7, #20]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	617b      	str	r3, [r7, #20]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	617b      	str	r3, [r7, #20]
 800551c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800551e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005520:	6a39      	ldr	r1, [r7, #32]
 8005522:	68f8      	ldr	r0, [r7, #12]
 8005524:	f000 f964 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00d      	beq.n	800554a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	2b04      	cmp	r3, #4
 8005534:	d107      	bne.n	8005546 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005544:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e076      	b.n	8005638 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800554a:	88fb      	ldrh	r3, [r7, #6]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d105      	bne.n	800555c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005550:	893b      	ldrh	r3, [r7, #8]
 8005552:	b2da      	uxtb	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	611a      	str	r2, [r3, #16]
 800555a:	e021      	b.n	80055a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800555c:	893b      	ldrh	r3, [r7, #8]
 800555e:	0a1b      	lsrs	r3, r3, #8
 8005560:	b29b      	uxth	r3, r3
 8005562:	b2da      	uxtb	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800556a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800556c:	6a39      	ldr	r1, [r7, #32]
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f000 f93e 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00d      	beq.n	8005596 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557e:	2b04      	cmp	r3, #4
 8005580:	d107      	bne.n	8005592 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005590:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e050      	b.n	8005638 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005596:	893b      	ldrh	r3, [r7, #8]
 8005598:	b2da      	uxtb	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055a2:	6a39      	ldr	r1, [r7, #32]
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 f923 	bl	80057f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00d      	beq.n	80055cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b4:	2b04      	cmp	r3, #4
 80055b6:	d107      	bne.n	80055c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e035      	b.n	8005638 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055e8:	68f8      	ldr	r0, [r7, #12]
 80055ea:	f000 f82b 	bl	8005644 <I2C_WaitOnFlagUntilTimeout>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00d      	beq.n	8005610 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005602:	d103      	bne.n	800560c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f44f 7200 	mov.w	r2, #512	; 0x200
 800560a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e013      	b.n	8005638 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005610:	897b      	ldrh	r3, [r7, #10]
 8005612:	b2db      	uxtb	r3, r3
 8005614:	f043 0301 	orr.w	r3, r3, #1
 8005618:	b2da      	uxtb	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005622:	6a3a      	ldr	r2, [r7, #32]
 8005624:	4906      	ldr	r1, [pc, #24]	; (8005640 <I2C_RequestMemoryRead+0x1cc>)
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 f863 	bl	80056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e000      	b.n	8005638 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3718      	adds	r7, #24
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	00010002 	.word	0x00010002

08005644 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	603b      	str	r3, [r7, #0]
 8005650:	4613      	mov	r3, r2
 8005652:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005654:	e025      	b.n	80056a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800565c:	d021      	beq.n	80056a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800565e:	f7fe f999 	bl	8003994 <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	683a      	ldr	r2, [r7, #0]
 800566a:	429a      	cmp	r2, r3
 800566c:	d302      	bcc.n	8005674 <I2C_WaitOnFlagUntilTimeout+0x30>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d116      	bne.n	80056a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2220      	movs	r2, #32
 800567e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568e:	f043 0220 	orr.w	r2, r3, #32
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e023      	b.n	80056ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	0c1b      	lsrs	r3, r3, #16
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d10d      	bne.n	80056c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	43da      	mvns	r2, r3
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	4013      	ands	r3, r2
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	bf0c      	ite	eq
 80056be:	2301      	moveq	r3, #1
 80056c0:	2300      	movne	r3, #0
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	461a      	mov	r2, r3
 80056c6:	e00c      	b.n	80056e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	43da      	mvns	r2, r3
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	4013      	ands	r3, r2
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	bf0c      	ite	eq
 80056da:	2301      	moveq	r3, #1
 80056dc:	2300      	movne	r3, #0
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	461a      	mov	r2, r3
 80056e2:	79fb      	ldrb	r3, [r7, #7]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d0b6      	beq.n	8005656 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}

080056f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80056f2:	b580      	push	{r7, lr}
 80056f4:	b084      	sub	sp, #16
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	60f8      	str	r0, [r7, #12]
 80056fa:	60b9      	str	r1, [r7, #8]
 80056fc:	607a      	str	r2, [r7, #4]
 80056fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005700:	e051      	b.n	80057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800570c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005710:	d123      	bne.n	800575a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005720:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800572a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2220      	movs	r2, #32
 8005736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005746:	f043 0204 	orr.w	r2, r3, #4
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e046      	b.n	80057e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005760:	d021      	beq.n	80057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005762:	f7fe f917 	bl	8003994 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	429a      	cmp	r2, r3
 8005770:	d302      	bcc.n	8005778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d116      	bne.n	80057a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2220      	movs	r2, #32
 8005782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005792:	f043 0220 	orr.w	r2, r3, #32
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e020      	b.n	80057e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	0c1b      	lsrs	r3, r3, #16
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d10c      	bne.n	80057ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	43da      	mvns	r2, r3
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	4013      	ands	r3, r2
 80057bc:	b29b      	uxth	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	bf14      	ite	ne
 80057c2:	2301      	movne	r3, #1
 80057c4:	2300      	moveq	r3, #0
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	e00b      	b.n	80057e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	43da      	mvns	r2, r3
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	4013      	ands	r3, r2
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	bf14      	ite	ne
 80057dc:	2301      	movne	r3, #1
 80057de:	2300      	moveq	r3, #0
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d18d      	bne.n	8005702 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057fc:	e02d      	b.n	800585a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 f8ce 	bl	80059a0 <I2C_IsAcknowledgeFailed>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e02d      	b.n	800586a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005814:	d021      	beq.n	800585a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005816:	f7fe f8bd 	bl	8003994 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	429a      	cmp	r2, r3
 8005824:	d302      	bcc.n	800582c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d116      	bne.n	800585a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2220      	movs	r2, #32
 8005836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005846:	f043 0220 	orr.w	r2, r3, #32
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e007      	b.n	800586a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005864:	2b80      	cmp	r3, #128	; 0x80
 8005866:	d1ca      	bne.n	80057fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b084      	sub	sp, #16
 8005876:	af00      	add	r7, sp, #0
 8005878:	60f8      	str	r0, [r7, #12]
 800587a:	60b9      	str	r1, [r7, #8]
 800587c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800587e:	e02d      	b.n	80058dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f000 f88d 	bl	80059a0 <I2C_IsAcknowledgeFailed>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d001      	beq.n	8005890 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e02d      	b.n	80058ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005896:	d021      	beq.n	80058dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005898:	f7fe f87c 	bl	8003994 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d302      	bcc.n	80058ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d116      	bne.n	80058dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2220      	movs	r2, #32
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c8:	f043 0220 	orr.w	r2, r3, #32
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e007      	b.n	80058ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	695b      	ldr	r3, [r3, #20]
 80058e2:	f003 0304 	and.w	r3, r3, #4
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	d1ca      	bne.n	8005880 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3710      	adds	r7, #16
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005900:	e042      	b.n	8005988 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	f003 0310 	and.w	r3, r3, #16
 800590c:	2b10      	cmp	r3, #16
 800590e:	d119      	bne.n	8005944 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0210 	mvn.w	r2, #16
 8005918:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e029      	b.n	8005998 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005944:	f7fe f826 	bl	8003994 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	429a      	cmp	r2, r3
 8005952:	d302      	bcc.n	800595a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d116      	bne.n	8005988 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2220      	movs	r2, #32
 8005964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005974:	f043 0220 	orr.w	r2, r3, #32
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e007      	b.n	8005998 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005992:	2b40      	cmp	r3, #64	; 0x40
 8005994:	d1b5      	bne.n	8005902 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059b6:	d11b      	bne.n	80059f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2220      	movs	r2, #32
 80059cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059dc:	f043 0204 	orr.w	r2, r3, #4
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
	...

08005a00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d101      	bne.n	8005a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e267      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d075      	beq.n	8005b0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a1e:	4b88      	ldr	r3, [pc, #544]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f003 030c 	and.w	r3, r3, #12
 8005a26:	2b04      	cmp	r3, #4
 8005a28:	d00c      	beq.n	8005a44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a2a:	4b85      	ldr	r3, [pc, #532]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a32:	2b08      	cmp	r3, #8
 8005a34:	d112      	bne.n	8005a5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a36:	4b82      	ldr	r3, [pc, #520]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a42:	d10b      	bne.n	8005a5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a44:	4b7e      	ldr	r3, [pc, #504]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d05b      	beq.n	8005b08 <HAL_RCC_OscConfig+0x108>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d157      	bne.n	8005b08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e242      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a64:	d106      	bne.n	8005a74 <HAL_RCC_OscConfig+0x74>
 8005a66:	4b76      	ldr	r3, [pc, #472]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a75      	ldr	r2, [pc, #468]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a70:	6013      	str	r3, [r2, #0]
 8005a72:	e01d      	b.n	8005ab0 <HAL_RCC_OscConfig+0xb0>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a7c:	d10c      	bne.n	8005a98 <HAL_RCC_OscConfig+0x98>
 8005a7e:	4b70      	ldr	r3, [pc, #448]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a6f      	ldr	r2, [pc, #444]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a88:	6013      	str	r3, [r2, #0]
 8005a8a:	4b6d      	ldr	r3, [pc, #436]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a6c      	ldr	r2, [pc, #432]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a94:	6013      	str	r3, [r2, #0]
 8005a96:	e00b      	b.n	8005ab0 <HAL_RCC_OscConfig+0xb0>
 8005a98:	4b69      	ldr	r3, [pc, #420]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a68      	ldr	r2, [pc, #416]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005a9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005aa2:	6013      	str	r3, [r2, #0]
 8005aa4:	4b66      	ldr	r3, [pc, #408]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a65      	ldr	r2, [pc, #404]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005aaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005aae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d013      	beq.n	8005ae0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab8:	f7fd ff6c 	bl	8003994 <HAL_GetTick>
 8005abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ac0:	f7fd ff68 	bl	8003994 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b64      	cmp	r3, #100	; 0x64
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e207      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ad2:	4b5b      	ldr	r3, [pc, #364]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d0f0      	beq.n	8005ac0 <HAL_RCC_OscConfig+0xc0>
 8005ade:	e014      	b.n	8005b0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ae0:	f7fd ff58 	bl	8003994 <HAL_GetTick>
 8005ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ae8:	f7fd ff54 	bl	8003994 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b64      	cmp	r3, #100	; 0x64
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e1f3      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005afa:	4b51      	ldr	r3, [pc, #324]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1f0      	bne.n	8005ae8 <HAL_RCC_OscConfig+0xe8>
 8005b06:	e000      	b.n	8005b0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0302 	and.w	r3, r3, #2
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d063      	beq.n	8005bde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b16:	4b4a      	ldr	r3, [pc, #296]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f003 030c 	and.w	r3, r3, #12
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00b      	beq.n	8005b3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b22:	4b47      	ldr	r3, [pc, #284]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b2a:	2b08      	cmp	r3, #8
 8005b2c:	d11c      	bne.n	8005b68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b2e:	4b44      	ldr	r3, [pc, #272]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d116      	bne.n	8005b68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b3a:	4b41      	ldr	r3, [pc, #260]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d005      	beq.n	8005b52 <HAL_RCC_OscConfig+0x152>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d001      	beq.n	8005b52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e1c7      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b52:	4b3b      	ldr	r3, [pc, #236]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	00db      	lsls	r3, r3, #3
 8005b60:	4937      	ldr	r1, [pc, #220]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005b62:	4313      	orrs	r3, r2
 8005b64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b66:	e03a      	b.n	8005bde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d020      	beq.n	8005bb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b70:	4b34      	ldr	r3, [pc, #208]	; (8005c44 <HAL_RCC_OscConfig+0x244>)
 8005b72:	2201      	movs	r2, #1
 8005b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b76:	f7fd ff0d 	bl	8003994 <HAL_GetTick>
 8005b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b7c:	e008      	b.n	8005b90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b7e:	f7fd ff09 	bl	8003994 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d901      	bls.n	8005b90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	e1a8      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b90:	4b2b      	ldr	r3, [pc, #172]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0302 	and.w	r3, r3, #2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d0f0      	beq.n	8005b7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b9c:	4b28      	ldr	r3, [pc, #160]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	00db      	lsls	r3, r3, #3
 8005baa:	4925      	ldr	r1, [pc, #148]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	600b      	str	r3, [r1, #0]
 8005bb0:	e015      	b.n	8005bde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bb2:	4b24      	ldr	r3, [pc, #144]	; (8005c44 <HAL_RCC_OscConfig+0x244>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bb8:	f7fd feec 	bl	8003994 <HAL_GetTick>
 8005bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bbe:	e008      	b.n	8005bd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bc0:	f7fd fee8 	bl	8003994 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d901      	bls.n	8005bd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	e187      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bd2:	4b1b      	ldr	r3, [pc, #108]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0302 	and.w	r3, r3, #2
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1f0      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0308 	and.w	r3, r3, #8
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d036      	beq.n	8005c58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d016      	beq.n	8005c20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bf2:	4b15      	ldr	r3, [pc, #84]	; (8005c48 <HAL_RCC_OscConfig+0x248>)
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf8:	f7fd fecc 	bl	8003994 <HAL_GetTick>
 8005bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bfe:	e008      	b.n	8005c12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c00:	f7fd fec8 	bl	8003994 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e167      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c12:	4b0b      	ldr	r3, [pc, #44]	; (8005c40 <HAL_RCC_OscConfig+0x240>)
 8005c14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d0f0      	beq.n	8005c00 <HAL_RCC_OscConfig+0x200>
 8005c1e:	e01b      	b.n	8005c58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c20:	4b09      	ldr	r3, [pc, #36]	; (8005c48 <HAL_RCC_OscConfig+0x248>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c26:	f7fd feb5 	bl	8003994 <HAL_GetTick>
 8005c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c2c:	e00e      	b.n	8005c4c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c2e:	f7fd feb1 	bl	8003994 <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	d907      	bls.n	8005c4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c3c:	2303      	movs	r3, #3
 8005c3e:	e150      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
 8005c40:	40023800 	.word	0x40023800
 8005c44:	42470000 	.word	0x42470000
 8005c48:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c4c:	4b88      	ldr	r3, [pc, #544]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005c4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1ea      	bne.n	8005c2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0304 	and.w	r3, r3, #4
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f000 8097 	beq.w	8005d94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c66:	2300      	movs	r3, #0
 8005c68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c6a:	4b81      	ldr	r3, [pc, #516]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10f      	bne.n	8005c96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c76:	2300      	movs	r3, #0
 8005c78:	60bb      	str	r3, [r7, #8]
 8005c7a:	4b7d      	ldr	r3, [pc, #500]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7e:	4a7c      	ldr	r2, [pc, #496]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005c80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c84:	6413      	str	r3, [r2, #64]	; 0x40
 8005c86:	4b7a      	ldr	r3, [pc, #488]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c8e:	60bb      	str	r3, [r7, #8]
 8005c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c92:	2301      	movs	r3, #1
 8005c94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c96:	4b77      	ldr	r3, [pc, #476]	; (8005e74 <HAL_RCC_OscConfig+0x474>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d118      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ca2:	4b74      	ldr	r3, [pc, #464]	; (8005e74 <HAL_RCC_OscConfig+0x474>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a73      	ldr	r2, [pc, #460]	; (8005e74 <HAL_RCC_OscConfig+0x474>)
 8005ca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cae:	f7fd fe71 	bl	8003994 <HAL_GetTick>
 8005cb2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cb4:	e008      	b.n	8005cc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cb6:	f7fd fe6d 	bl	8003994 <HAL_GetTick>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	d901      	bls.n	8005cc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e10c      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cc8:	4b6a      	ldr	r3, [pc, #424]	; (8005e74 <HAL_RCC_OscConfig+0x474>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d0f0      	beq.n	8005cb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d106      	bne.n	8005cea <HAL_RCC_OscConfig+0x2ea>
 8005cdc:	4b64      	ldr	r3, [pc, #400]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ce0:	4a63      	ldr	r2, [pc, #396]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005ce2:	f043 0301 	orr.w	r3, r3, #1
 8005ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8005ce8:	e01c      	b.n	8005d24 <HAL_RCC_OscConfig+0x324>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	2b05      	cmp	r3, #5
 8005cf0:	d10c      	bne.n	8005d0c <HAL_RCC_OscConfig+0x30c>
 8005cf2:	4b5f      	ldr	r3, [pc, #380]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf6:	4a5e      	ldr	r2, [pc, #376]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005cf8:	f043 0304 	orr.w	r3, r3, #4
 8005cfc:	6713      	str	r3, [r2, #112]	; 0x70
 8005cfe:	4b5c      	ldr	r3, [pc, #368]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d02:	4a5b      	ldr	r2, [pc, #364]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d04:	f043 0301 	orr.w	r3, r3, #1
 8005d08:	6713      	str	r3, [r2, #112]	; 0x70
 8005d0a:	e00b      	b.n	8005d24 <HAL_RCC_OscConfig+0x324>
 8005d0c:	4b58      	ldr	r3, [pc, #352]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d10:	4a57      	ldr	r2, [pc, #348]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d12:	f023 0301 	bic.w	r3, r3, #1
 8005d16:	6713      	str	r3, [r2, #112]	; 0x70
 8005d18:	4b55      	ldr	r3, [pc, #340]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d1c:	4a54      	ldr	r2, [pc, #336]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d1e:	f023 0304 	bic.w	r3, r3, #4
 8005d22:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d015      	beq.n	8005d58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d2c:	f7fd fe32 	bl	8003994 <HAL_GetTick>
 8005d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d32:	e00a      	b.n	8005d4a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d34:	f7fd fe2e 	bl	8003994 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d901      	bls.n	8005d4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e0cb      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d4a:	4b49      	ldr	r3, [pc, #292]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d4e:	f003 0302 	and.w	r3, r3, #2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d0ee      	beq.n	8005d34 <HAL_RCC_OscConfig+0x334>
 8005d56:	e014      	b.n	8005d82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d58:	f7fd fe1c 	bl	8003994 <HAL_GetTick>
 8005d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d5e:	e00a      	b.n	8005d76 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d60:	f7fd fe18 	bl	8003994 <HAL_GetTick>
 8005d64:	4602      	mov	r2, r0
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d901      	bls.n	8005d76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e0b5      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d76:	4b3e      	ldr	r3, [pc, #248]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d7a:	f003 0302 	and.w	r3, r3, #2
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1ee      	bne.n	8005d60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d82:	7dfb      	ldrb	r3, [r7, #23]
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d105      	bne.n	8005d94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d88:	4b39      	ldr	r3, [pc, #228]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d8c:	4a38      	ldr	r2, [pc, #224]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005d8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d92:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	699b      	ldr	r3, [r3, #24]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	f000 80a1 	beq.w	8005ee0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d9e:	4b34      	ldr	r3, [pc, #208]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f003 030c 	and.w	r3, r3, #12
 8005da6:	2b08      	cmp	r3, #8
 8005da8:	d05c      	beq.n	8005e64 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d141      	bne.n	8005e36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005db2:	4b31      	ldr	r3, [pc, #196]	; (8005e78 <HAL_RCC_OscConfig+0x478>)
 8005db4:	2200      	movs	r2, #0
 8005db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db8:	f7fd fdec 	bl	8003994 <HAL_GetTick>
 8005dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dbe:	e008      	b.n	8005dd2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dc0:	f7fd fde8 	bl	8003994 <HAL_GetTick>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d901      	bls.n	8005dd2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e087      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dd2:	4b27      	ldr	r3, [pc, #156]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d1f0      	bne.n	8005dc0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	69da      	ldr	r2, [r3, #28]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	431a      	orrs	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dec:	019b      	lsls	r3, r3, #6
 8005dee:	431a      	orrs	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df4:	085b      	lsrs	r3, r3, #1
 8005df6:	3b01      	subs	r3, #1
 8005df8:	041b      	lsls	r3, r3, #16
 8005dfa:	431a      	orrs	r2, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e00:	061b      	lsls	r3, r3, #24
 8005e02:	491b      	ldr	r1, [pc, #108]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e08:	4b1b      	ldr	r3, [pc, #108]	; (8005e78 <HAL_RCC_OscConfig+0x478>)
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e0e:	f7fd fdc1 	bl	8003994 <HAL_GetTick>
 8005e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e14:	e008      	b.n	8005e28 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e16:	f7fd fdbd 	bl	8003994 <HAL_GetTick>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	2b02      	cmp	r3, #2
 8005e22:	d901      	bls.n	8005e28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e24:	2303      	movs	r3, #3
 8005e26:	e05c      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e28:	4b11      	ldr	r3, [pc, #68]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d0f0      	beq.n	8005e16 <HAL_RCC_OscConfig+0x416>
 8005e34:	e054      	b.n	8005ee0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e36:	4b10      	ldr	r3, [pc, #64]	; (8005e78 <HAL_RCC_OscConfig+0x478>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e3c:	f7fd fdaa 	bl	8003994 <HAL_GetTick>
 8005e40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e42:	e008      	b.n	8005e56 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e44:	f7fd fda6 	bl	8003994 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e045      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e56:	4b06      	ldr	r3, [pc, #24]	; (8005e70 <HAL_RCC_OscConfig+0x470>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1f0      	bne.n	8005e44 <HAL_RCC_OscConfig+0x444>
 8005e62:	e03d      	b.n	8005ee0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	699b      	ldr	r3, [r3, #24]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d107      	bne.n	8005e7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e038      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
 8005e70:	40023800 	.word	0x40023800
 8005e74:	40007000 	.word	0x40007000
 8005e78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e7c:	4b1b      	ldr	r3, [pc, #108]	; (8005eec <HAL_RCC_OscConfig+0x4ec>)
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	699b      	ldr	r3, [r3, #24]
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d028      	beq.n	8005edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d121      	bne.n	8005edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d11a      	bne.n	8005edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005eac:	4013      	ands	r3, r2
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005eb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d111      	bne.n	8005edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec2:	085b      	lsrs	r3, r3, #1
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d107      	bne.n	8005edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d001      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e000      	b.n	8005ee2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3718      	adds	r7, #24
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	40023800 	.word	0x40023800

08005ef0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d101      	bne.n	8005f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e0cc      	b.n	800609e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f04:	4b68      	ldr	r3, [pc, #416]	; (80060a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0307 	and.w	r3, r3, #7
 8005f0c:	683a      	ldr	r2, [r7, #0]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d90c      	bls.n	8005f2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f12:	4b65      	ldr	r3, [pc, #404]	; (80060a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005f14:	683a      	ldr	r2, [r7, #0]
 8005f16:	b2d2      	uxtb	r2, r2
 8005f18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f1a:	4b63      	ldr	r3, [pc, #396]	; (80060a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0307 	and.w	r3, r3, #7
 8005f22:	683a      	ldr	r2, [r7, #0]
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d001      	beq.n	8005f2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e0b8      	b.n	800609e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0302 	and.w	r3, r3, #2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d020      	beq.n	8005f7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0304 	and.w	r3, r3, #4
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d005      	beq.n	8005f50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f44:	4b59      	ldr	r3, [pc, #356]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	4a58      	ldr	r2, [pc, #352]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005f4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0308 	and.w	r3, r3, #8
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d005      	beq.n	8005f68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f5c:	4b53      	ldr	r3, [pc, #332]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	4a52      	ldr	r2, [pc, #328]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005f62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f68:	4b50      	ldr	r3, [pc, #320]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	494d      	ldr	r1, [pc, #308]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005f76:	4313      	orrs	r3, r2
 8005f78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0301 	and.w	r3, r3, #1
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d044      	beq.n	8006010 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d107      	bne.n	8005f9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f8e:	4b47      	ldr	r3, [pc, #284]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d119      	bne.n	8005fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e07f      	b.n	800609e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d003      	beq.n	8005fae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005faa:	2b03      	cmp	r3, #3
 8005fac:	d107      	bne.n	8005fbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fae:	4b3f      	ldr	r3, [pc, #252]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d109      	bne.n	8005fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e06f      	b.n	800609e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fbe:	4b3b      	ldr	r3, [pc, #236]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 0302 	and.w	r3, r3, #2
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e067      	b.n	800609e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fce:	4b37      	ldr	r3, [pc, #220]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	f023 0203 	bic.w	r2, r3, #3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	4934      	ldr	r1, [pc, #208]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fe0:	f7fd fcd8 	bl	8003994 <HAL_GetTick>
 8005fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fe6:	e00a      	b.n	8005ffe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fe8:	f7fd fcd4 	bl	8003994 <HAL_GetTick>
 8005fec:	4602      	mov	r2, r0
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e04f      	b.n	800609e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ffe:	4b2b      	ldr	r3, [pc, #172]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f003 020c 	and.w	r2, r3, #12
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	429a      	cmp	r2, r3
 800600e:	d1eb      	bne.n	8005fe8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006010:	4b25      	ldr	r3, [pc, #148]	; (80060a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0307 	and.w	r3, r3, #7
 8006018:	683a      	ldr	r2, [r7, #0]
 800601a:	429a      	cmp	r2, r3
 800601c:	d20c      	bcs.n	8006038 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800601e:	4b22      	ldr	r3, [pc, #136]	; (80060a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006020:	683a      	ldr	r2, [r7, #0]
 8006022:	b2d2      	uxtb	r2, r2
 8006024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006026:	4b20      	ldr	r3, [pc, #128]	; (80060a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0307 	and.w	r3, r3, #7
 800602e:	683a      	ldr	r2, [r7, #0]
 8006030:	429a      	cmp	r2, r3
 8006032:	d001      	beq.n	8006038 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e032      	b.n	800609e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0304 	and.w	r3, r3, #4
 8006040:	2b00      	cmp	r3, #0
 8006042:	d008      	beq.n	8006056 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006044:	4b19      	ldr	r3, [pc, #100]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	4916      	ldr	r1, [pc, #88]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8006052:	4313      	orrs	r3, r2
 8006054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0308 	and.w	r3, r3, #8
 800605e:	2b00      	cmp	r3, #0
 8006060:	d009      	beq.n	8006076 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006062:	4b12      	ldr	r3, [pc, #72]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	00db      	lsls	r3, r3, #3
 8006070:	490e      	ldr	r1, [pc, #56]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 8006072:	4313      	orrs	r3, r2
 8006074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006076:	f000 f821 	bl	80060bc <HAL_RCC_GetSysClockFreq>
 800607a:	4602      	mov	r2, r0
 800607c:	4b0b      	ldr	r3, [pc, #44]	; (80060ac <HAL_RCC_ClockConfig+0x1bc>)
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	091b      	lsrs	r3, r3, #4
 8006082:	f003 030f 	and.w	r3, r3, #15
 8006086:	490a      	ldr	r1, [pc, #40]	; (80060b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006088:	5ccb      	ldrb	r3, [r1, r3]
 800608a:	fa22 f303 	lsr.w	r3, r2, r3
 800608e:	4a09      	ldr	r2, [pc, #36]	; (80060b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006092:	4b09      	ldr	r3, [pc, #36]	; (80060b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4618      	mov	r0, r3
 8006098:	f7fd fc38 	bl	800390c <HAL_InitTick>

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3710      	adds	r7, #16
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	40023c00 	.word	0x40023c00
 80060ac:	40023800 	.word	0x40023800
 80060b0:	0800abdc 	.word	0x0800abdc
 80060b4:	20000008 	.word	0x20000008
 80060b8:	20000044 	.word	0x20000044

080060bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060c0:	b094      	sub	sp, #80	; 0x50
 80060c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80060c4:	2300      	movs	r3, #0
 80060c6:	647b      	str	r3, [r7, #68]	; 0x44
 80060c8:	2300      	movs	r3, #0
 80060ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060cc:	2300      	movs	r3, #0
 80060ce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80060d0:	2300      	movs	r3, #0
 80060d2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060d4:	4b79      	ldr	r3, [pc, #484]	; (80062bc <HAL_RCC_GetSysClockFreq+0x200>)
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 030c 	and.w	r3, r3, #12
 80060dc:	2b08      	cmp	r3, #8
 80060de:	d00d      	beq.n	80060fc <HAL_RCC_GetSysClockFreq+0x40>
 80060e0:	2b08      	cmp	r3, #8
 80060e2:	f200 80e1 	bhi.w	80062a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d002      	beq.n	80060f0 <HAL_RCC_GetSysClockFreq+0x34>
 80060ea:	2b04      	cmp	r3, #4
 80060ec:	d003      	beq.n	80060f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80060ee:	e0db      	b.n	80062a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060f0:	4b73      	ldr	r3, [pc, #460]	; (80062c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80060f2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80060f4:	e0db      	b.n	80062ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060f6:	4b73      	ldr	r3, [pc, #460]	; (80062c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80060f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80060fa:	e0d8      	b.n	80062ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060fc:	4b6f      	ldr	r3, [pc, #444]	; (80062bc <HAL_RCC_GetSysClockFreq+0x200>)
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006104:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006106:	4b6d      	ldr	r3, [pc, #436]	; (80062bc <HAL_RCC_GetSysClockFreq+0x200>)
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d063      	beq.n	80061da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006112:	4b6a      	ldr	r3, [pc, #424]	; (80062bc <HAL_RCC_GetSysClockFreq+0x200>)
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	099b      	lsrs	r3, r3, #6
 8006118:	2200      	movs	r2, #0
 800611a:	63bb      	str	r3, [r7, #56]	; 0x38
 800611c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800611e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006124:	633b      	str	r3, [r7, #48]	; 0x30
 8006126:	2300      	movs	r3, #0
 8006128:	637b      	str	r3, [r7, #52]	; 0x34
 800612a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800612e:	4622      	mov	r2, r4
 8006130:	462b      	mov	r3, r5
 8006132:	f04f 0000 	mov.w	r0, #0
 8006136:	f04f 0100 	mov.w	r1, #0
 800613a:	0159      	lsls	r1, r3, #5
 800613c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006140:	0150      	lsls	r0, r2, #5
 8006142:	4602      	mov	r2, r0
 8006144:	460b      	mov	r3, r1
 8006146:	4621      	mov	r1, r4
 8006148:	1a51      	subs	r1, r2, r1
 800614a:	6139      	str	r1, [r7, #16]
 800614c:	4629      	mov	r1, r5
 800614e:	eb63 0301 	sbc.w	r3, r3, r1
 8006152:	617b      	str	r3, [r7, #20]
 8006154:	f04f 0200 	mov.w	r2, #0
 8006158:	f04f 0300 	mov.w	r3, #0
 800615c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006160:	4659      	mov	r1, fp
 8006162:	018b      	lsls	r3, r1, #6
 8006164:	4651      	mov	r1, sl
 8006166:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800616a:	4651      	mov	r1, sl
 800616c:	018a      	lsls	r2, r1, #6
 800616e:	4651      	mov	r1, sl
 8006170:	ebb2 0801 	subs.w	r8, r2, r1
 8006174:	4659      	mov	r1, fp
 8006176:	eb63 0901 	sbc.w	r9, r3, r1
 800617a:	f04f 0200 	mov.w	r2, #0
 800617e:	f04f 0300 	mov.w	r3, #0
 8006182:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006186:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800618a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800618e:	4690      	mov	r8, r2
 8006190:	4699      	mov	r9, r3
 8006192:	4623      	mov	r3, r4
 8006194:	eb18 0303 	adds.w	r3, r8, r3
 8006198:	60bb      	str	r3, [r7, #8]
 800619a:	462b      	mov	r3, r5
 800619c:	eb49 0303 	adc.w	r3, r9, r3
 80061a0:	60fb      	str	r3, [r7, #12]
 80061a2:	f04f 0200 	mov.w	r2, #0
 80061a6:	f04f 0300 	mov.w	r3, #0
 80061aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80061ae:	4629      	mov	r1, r5
 80061b0:	024b      	lsls	r3, r1, #9
 80061b2:	4621      	mov	r1, r4
 80061b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80061b8:	4621      	mov	r1, r4
 80061ba:	024a      	lsls	r2, r1, #9
 80061bc:	4610      	mov	r0, r2
 80061be:	4619      	mov	r1, r3
 80061c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061c2:	2200      	movs	r2, #0
 80061c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80061c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80061cc:	f7fa fc88 	bl	8000ae0 <__aeabi_uldivmod>
 80061d0:	4602      	mov	r2, r0
 80061d2:	460b      	mov	r3, r1
 80061d4:	4613      	mov	r3, r2
 80061d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061d8:	e058      	b.n	800628c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061da:	4b38      	ldr	r3, [pc, #224]	; (80062bc <HAL_RCC_GetSysClockFreq+0x200>)
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	099b      	lsrs	r3, r3, #6
 80061e0:	2200      	movs	r2, #0
 80061e2:	4618      	mov	r0, r3
 80061e4:	4611      	mov	r1, r2
 80061e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80061ea:	623b      	str	r3, [r7, #32]
 80061ec:	2300      	movs	r3, #0
 80061ee:	627b      	str	r3, [r7, #36]	; 0x24
 80061f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80061f4:	4642      	mov	r2, r8
 80061f6:	464b      	mov	r3, r9
 80061f8:	f04f 0000 	mov.w	r0, #0
 80061fc:	f04f 0100 	mov.w	r1, #0
 8006200:	0159      	lsls	r1, r3, #5
 8006202:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006206:	0150      	lsls	r0, r2, #5
 8006208:	4602      	mov	r2, r0
 800620a:	460b      	mov	r3, r1
 800620c:	4641      	mov	r1, r8
 800620e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006212:	4649      	mov	r1, r9
 8006214:	eb63 0b01 	sbc.w	fp, r3, r1
 8006218:	f04f 0200 	mov.w	r2, #0
 800621c:	f04f 0300 	mov.w	r3, #0
 8006220:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006224:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006228:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800622c:	ebb2 040a 	subs.w	r4, r2, sl
 8006230:	eb63 050b 	sbc.w	r5, r3, fp
 8006234:	f04f 0200 	mov.w	r2, #0
 8006238:	f04f 0300 	mov.w	r3, #0
 800623c:	00eb      	lsls	r3, r5, #3
 800623e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006242:	00e2      	lsls	r2, r4, #3
 8006244:	4614      	mov	r4, r2
 8006246:	461d      	mov	r5, r3
 8006248:	4643      	mov	r3, r8
 800624a:	18e3      	adds	r3, r4, r3
 800624c:	603b      	str	r3, [r7, #0]
 800624e:	464b      	mov	r3, r9
 8006250:	eb45 0303 	adc.w	r3, r5, r3
 8006254:	607b      	str	r3, [r7, #4]
 8006256:	f04f 0200 	mov.w	r2, #0
 800625a:	f04f 0300 	mov.w	r3, #0
 800625e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006262:	4629      	mov	r1, r5
 8006264:	028b      	lsls	r3, r1, #10
 8006266:	4621      	mov	r1, r4
 8006268:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800626c:	4621      	mov	r1, r4
 800626e:	028a      	lsls	r2, r1, #10
 8006270:	4610      	mov	r0, r2
 8006272:	4619      	mov	r1, r3
 8006274:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006276:	2200      	movs	r2, #0
 8006278:	61bb      	str	r3, [r7, #24]
 800627a:	61fa      	str	r2, [r7, #28]
 800627c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006280:	f7fa fc2e 	bl	8000ae0 <__aeabi_uldivmod>
 8006284:	4602      	mov	r2, r0
 8006286:	460b      	mov	r3, r1
 8006288:	4613      	mov	r3, r2
 800628a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800628c:	4b0b      	ldr	r3, [pc, #44]	; (80062bc <HAL_RCC_GetSysClockFreq+0x200>)
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	0c1b      	lsrs	r3, r3, #16
 8006292:	f003 0303 	and.w	r3, r3, #3
 8006296:	3301      	adds	r3, #1
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800629c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800629e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80062a6:	e002      	b.n	80062ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062a8:	4b05      	ldr	r3, [pc, #20]	; (80062c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80062aa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80062ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3750      	adds	r7, #80	; 0x50
 80062b4:	46bd      	mov	sp, r7
 80062b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062ba:	bf00      	nop
 80062bc:	40023800 	.word	0x40023800
 80062c0:	00f42400 	.word	0x00f42400
 80062c4:	007a1200 	.word	0x007a1200

080062c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062c8:	b480      	push	{r7}
 80062ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062cc:	4b03      	ldr	r3, [pc, #12]	; (80062dc <HAL_RCC_GetHCLKFreq+0x14>)
 80062ce:	681b      	ldr	r3, [r3, #0]
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop
 80062dc:	20000008 	.word	0x20000008

080062e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80062e4:	f7ff fff0 	bl	80062c8 <HAL_RCC_GetHCLKFreq>
 80062e8:	4602      	mov	r2, r0
 80062ea:	4b05      	ldr	r3, [pc, #20]	; (8006300 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	0a9b      	lsrs	r3, r3, #10
 80062f0:	f003 0307 	and.w	r3, r3, #7
 80062f4:	4903      	ldr	r1, [pc, #12]	; (8006304 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062f6:	5ccb      	ldrb	r3, [r1, r3]
 80062f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	bd80      	pop	{r7, pc}
 8006300:	40023800 	.word	0x40023800
 8006304:	0800abec 	.word	0x0800abec

08006308 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d101      	bne.n	800631a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e07b      	b.n	8006412 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631e:	2b00      	cmp	r3, #0
 8006320:	d108      	bne.n	8006334 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800632a:	d009      	beq.n	8006340 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	61da      	str	r2, [r3, #28]
 8006332:	e005      	b.n	8006340 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800634c:	b2db      	uxtb	r3, r3
 800634e:	2b00      	cmp	r3, #0
 8006350:	d106      	bne.n	8006360 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f7fc f97a 	bl	8002654 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2202      	movs	r2, #2
 8006364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006376:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006388:	431a      	orrs	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006392:	431a      	orrs	r2, r3
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	f003 0302 	and.w	r3, r3, #2
 800639c:	431a      	orrs	r2, r3
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	f003 0301 	and.w	r3, r3, #1
 80063a6:	431a      	orrs	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063b0:	431a      	orrs	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	69db      	ldr	r3, [r3, #28]
 80063b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063ba:	431a      	orrs	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c4:	ea42 0103 	orr.w	r1, r2, r3
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	430a      	orrs	r2, r1
 80063d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	0c1b      	lsrs	r3, r3, #16
 80063de:	f003 0104 	and.w	r1, r3, #4
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e6:	f003 0210 	and.w	r2, r3, #16
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	430a      	orrs	r2, r1
 80063f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	69da      	ldr	r2, [r3, #28]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006400:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006410:	2300      	movs	r3, #0
}
 8006412:	4618      	mov	r0, r3
 8006414:	3708      	adds	r7, #8
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}

0800641a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800641a:	b580      	push	{r7, lr}
 800641c:	b088      	sub	sp, #32
 800641e:	af00      	add	r7, sp, #0
 8006420:	60f8      	str	r0, [r7, #12]
 8006422:	60b9      	str	r1, [r7, #8]
 8006424:	603b      	str	r3, [r7, #0]
 8006426:	4613      	mov	r3, r2
 8006428:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800642a:	2300      	movs	r3, #0
 800642c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006434:	2b01      	cmp	r3, #1
 8006436:	d101      	bne.n	800643c <HAL_SPI_Transmit+0x22>
 8006438:	2302      	movs	r3, #2
 800643a:	e126      	b.n	800668a <HAL_SPI_Transmit+0x270>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006444:	f7fd faa6 	bl	8003994 <HAL_GetTick>
 8006448:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800644a:	88fb      	ldrh	r3, [r7, #6]
 800644c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b01      	cmp	r3, #1
 8006458:	d002      	beq.n	8006460 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800645a:	2302      	movs	r3, #2
 800645c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800645e:	e10b      	b.n	8006678 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <HAL_SPI_Transmit+0x52>
 8006466:	88fb      	ldrh	r3, [r7, #6]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d102      	bne.n	8006472 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006470:	e102      	b.n	8006678 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2203      	movs	r2, #3
 8006476:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	68ba      	ldr	r2, [r7, #8]
 8006484:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	88fa      	ldrh	r2, [r7, #6]
 800648a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	88fa      	ldrh	r2, [r7, #6]
 8006490:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2200      	movs	r2, #0
 80064ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064b8:	d10f      	bne.n	80064da <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80064d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064e4:	2b40      	cmp	r3, #64	; 0x40
 80064e6:	d007      	beq.n	80064f8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006500:	d14b      	bne.n	800659a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d002      	beq.n	8006510 <HAL_SPI_Transmit+0xf6>
 800650a:	8afb      	ldrh	r3, [r7, #22]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d13e      	bne.n	800658e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006514:	881a      	ldrh	r2, [r3, #0]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006520:	1c9a      	adds	r2, r3, #2
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800652a:	b29b      	uxth	r3, r3
 800652c:	3b01      	subs	r3, #1
 800652e:	b29a      	uxth	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006534:	e02b      	b.n	800658e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	2b02      	cmp	r3, #2
 8006542:	d112      	bne.n	800656a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006548:	881a      	ldrh	r2, [r3, #0]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006554:	1c9a      	adds	r2, r3, #2
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800655e:	b29b      	uxth	r3, r3
 8006560:	3b01      	subs	r3, #1
 8006562:	b29a      	uxth	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	86da      	strh	r2, [r3, #54]	; 0x36
 8006568:	e011      	b.n	800658e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800656a:	f7fd fa13 	bl	8003994 <HAL_GetTick>
 800656e:	4602      	mov	r2, r0
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	1ad3      	subs	r3, r2, r3
 8006574:	683a      	ldr	r2, [r7, #0]
 8006576:	429a      	cmp	r2, r3
 8006578:	d803      	bhi.n	8006582 <HAL_SPI_Transmit+0x168>
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006580:	d102      	bne.n	8006588 <HAL_SPI_Transmit+0x16e>
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d102      	bne.n	800658e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006588:	2303      	movs	r3, #3
 800658a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800658c:	e074      	b.n	8006678 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006592:	b29b      	uxth	r3, r3
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1ce      	bne.n	8006536 <HAL_SPI_Transmit+0x11c>
 8006598:	e04c      	b.n	8006634 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d002      	beq.n	80065a8 <HAL_SPI_Transmit+0x18e>
 80065a2:	8afb      	ldrh	r3, [r7, #22]
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d140      	bne.n	800662a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	330c      	adds	r3, #12
 80065b2:	7812      	ldrb	r2, [r2, #0]
 80065b4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ba:	1c5a      	adds	r2, r3, #1
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	3b01      	subs	r3, #1
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80065ce:	e02c      	b.n	800662a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d113      	bne.n	8006606 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	330c      	adds	r3, #12
 80065e8:	7812      	ldrb	r2, [r2, #0]
 80065ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f0:	1c5a      	adds	r2, r3, #1
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	3b01      	subs	r3, #1
 80065fe:	b29a      	uxth	r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	86da      	strh	r2, [r3, #54]	; 0x36
 8006604:	e011      	b.n	800662a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006606:	f7fd f9c5 	bl	8003994 <HAL_GetTick>
 800660a:	4602      	mov	r2, r0
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	1ad3      	subs	r3, r2, r3
 8006610:	683a      	ldr	r2, [r7, #0]
 8006612:	429a      	cmp	r2, r3
 8006614:	d803      	bhi.n	800661e <HAL_SPI_Transmit+0x204>
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800661c:	d102      	bne.n	8006624 <HAL_SPI_Transmit+0x20a>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d102      	bne.n	800662a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006624:	2303      	movs	r3, #3
 8006626:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006628:	e026      	b.n	8006678 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800662e:	b29b      	uxth	r3, r3
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1cd      	bne.n	80065d0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006634:	69ba      	ldr	r2, [r7, #24]
 8006636:	6839      	ldr	r1, [r7, #0]
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	f000 f8b3 	bl	80067a4 <SPI_EndRxTxTransaction>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d002      	beq.n	800664a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2220      	movs	r2, #32
 8006648:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d10a      	bne.n	8006668 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006652:	2300      	movs	r3, #0
 8006654:	613b      	str	r3, [r7, #16]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	613b      	str	r3, [r7, #16]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	613b      	str	r3, [r7, #16]
 8006666:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800666c:	2b00      	cmp	r3, #0
 800666e:	d002      	beq.n	8006676 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	77fb      	strb	r3, [r7, #31]
 8006674:	e000      	b.n	8006678 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006676:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006688:	7ffb      	ldrb	r3, [r7, #31]
}
 800668a:	4618      	mov	r0, r3
 800668c:	3720      	adds	r7, #32
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
	...

08006694 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b088      	sub	sp, #32
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	603b      	str	r3, [r7, #0]
 80066a0:	4613      	mov	r3, r2
 80066a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80066a4:	f7fd f976 	bl	8003994 <HAL_GetTick>
 80066a8:	4602      	mov	r2, r0
 80066aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ac:	1a9b      	subs	r3, r3, r2
 80066ae:	683a      	ldr	r2, [r7, #0]
 80066b0:	4413      	add	r3, r2
 80066b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80066b4:	f7fd f96e 	bl	8003994 <HAL_GetTick>
 80066b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80066ba:	4b39      	ldr	r3, [pc, #228]	; (80067a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	015b      	lsls	r3, r3, #5
 80066c0:	0d1b      	lsrs	r3, r3, #20
 80066c2:	69fa      	ldr	r2, [r7, #28]
 80066c4:	fb02 f303 	mul.w	r3, r2, r3
 80066c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066ca:	e054      	b.n	8006776 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d2:	d050      	beq.n	8006776 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066d4:	f7fd f95e 	bl	8003994 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	69fa      	ldr	r2, [r7, #28]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d902      	bls.n	80066ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d13d      	bne.n	8006766 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685a      	ldr	r2, [r3, #4]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80066f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006702:	d111      	bne.n	8006728 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800670c:	d004      	beq.n	8006718 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006716:	d107      	bne.n	8006728 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006726:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800672c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006730:	d10f      	bne.n	8006752 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006740:	601a      	str	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006750:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e017      	b.n	8006796 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d101      	bne.n	8006770 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800676c:	2300      	movs	r3, #0
 800676e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	3b01      	subs	r3, #1
 8006774:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	689a      	ldr	r2, [r3, #8]
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	4013      	ands	r3, r2
 8006780:	68ba      	ldr	r2, [r7, #8]
 8006782:	429a      	cmp	r2, r3
 8006784:	bf0c      	ite	eq
 8006786:	2301      	moveq	r3, #1
 8006788:	2300      	movne	r3, #0
 800678a:	b2db      	uxtb	r3, r3
 800678c:	461a      	mov	r2, r3
 800678e:	79fb      	ldrb	r3, [r7, #7]
 8006790:	429a      	cmp	r2, r3
 8006792:	d19b      	bne.n	80066cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3720      	adds	r7, #32
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	20000008 	.word	0x20000008

080067a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b088      	sub	sp, #32
 80067a8:	af02      	add	r7, sp, #8
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80067b0:	4b1b      	ldr	r3, [pc, #108]	; (8006820 <SPI_EndRxTxTransaction+0x7c>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a1b      	ldr	r2, [pc, #108]	; (8006824 <SPI_EndRxTxTransaction+0x80>)
 80067b6:	fba2 2303 	umull	r2, r3, r2, r3
 80067ba:	0d5b      	lsrs	r3, r3, #21
 80067bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80067c0:	fb02 f303 	mul.w	r3, r2, r3
 80067c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067ce:	d112      	bne.n	80067f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	9300      	str	r3, [sp, #0]
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	2200      	movs	r2, #0
 80067d8:	2180      	movs	r1, #128	; 0x80
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f7ff ff5a 	bl	8006694 <SPI_WaitFlagStateUntilTimeout>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d016      	beq.n	8006814 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ea:	f043 0220 	orr.w	r2, r3, #32
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e00f      	b.n	8006816 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d00a      	beq.n	8006812 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	3b01      	subs	r3, #1
 8006800:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800680c:	2b80      	cmp	r3, #128	; 0x80
 800680e:	d0f2      	beq.n	80067f6 <SPI_EndRxTxTransaction+0x52>
 8006810:	e000      	b.n	8006814 <SPI_EndRxTxTransaction+0x70>
        break;
 8006812:	bf00      	nop
  }

  return HAL_OK;
 8006814:	2300      	movs	r3, #0
}
 8006816:	4618      	mov	r0, r3
 8006818:	3718      	adds	r7, #24
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	20000008 	.word	0x20000008
 8006824:	165e9f81 	.word	0x165e9f81

08006828 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e034      	b.n	80068a8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d106      	bne.n	8006858 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f7fa fd74 	bl	8001340 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	3308      	adds	r3, #8
 8006860:	4619      	mov	r1, r3
 8006862:	4610      	mov	r0, r2
 8006864:	f000 ff72 	bl	800774c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6818      	ldr	r0, [r3, #0]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	461a      	mov	r2, r3
 8006872:	68b9      	ldr	r1, [r7, #8]
 8006874:	f000 ffbc 	bl	80077f0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6858      	ldr	r0, [r3, #4]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006884:	6879      	ldr	r1, [r7, #4]
 8006886:	f000 fff1 	bl	800786c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	6892      	ldr	r2, [r2, #8]
 8006892:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	6892      	ldr	r2, [r2, #8]
 800689e:	f041 0101 	orr.w	r1, r1, #1
 80068a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d101      	bne.n	80068c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e041      	b.n	8006946 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d106      	bne.n	80068dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f7fc f866 	bl	80029a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	3304      	adds	r3, #4
 80068ec:	4619      	mov	r1, r3
 80068ee:	4610      	mov	r0, r2
 80068f0:	f000 fbb2 	bl	8007058 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3708      	adds	r7, #8
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
	...

08006950 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006950:	b480      	push	{r7}
 8006952:	b085      	sub	sp, #20
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800695e:	b2db      	uxtb	r3, r3
 8006960:	2b01      	cmp	r3, #1
 8006962:	d001      	beq.n	8006968 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e04e      	b.n	8006a06 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2202      	movs	r2, #2
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68da      	ldr	r2, [r3, #12]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f042 0201 	orr.w	r2, r2, #1
 800697e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a23      	ldr	r2, [pc, #140]	; (8006a14 <HAL_TIM_Base_Start_IT+0xc4>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d022      	beq.n	80069d0 <HAL_TIM_Base_Start_IT+0x80>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006992:	d01d      	beq.n	80069d0 <HAL_TIM_Base_Start_IT+0x80>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a1f      	ldr	r2, [pc, #124]	; (8006a18 <HAL_TIM_Base_Start_IT+0xc8>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d018      	beq.n	80069d0 <HAL_TIM_Base_Start_IT+0x80>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a1e      	ldr	r2, [pc, #120]	; (8006a1c <HAL_TIM_Base_Start_IT+0xcc>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d013      	beq.n	80069d0 <HAL_TIM_Base_Start_IT+0x80>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a1c      	ldr	r2, [pc, #112]	; (8006a20 <HAL_TIM_Base_Start_IT+0xd0>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d00e      	beq.n	80069d0 <HAL_TIM_Base_Start_IT+0x80>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a1b      	ldr	r2, [pc, #108]	; (8006a24 <HAL_TIM_Base_Start_IT+0xd4>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d009      	beq.n	80069d0 <HAL_TIM_Base_Start_IT+0x80>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a19      	ldr	r2, [pc, #100]	; (8006a28 <HAL_TIM_Base_Start_IT+0xd8>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d004      	beq.n	80069d0 <HAL_TIM_Base_Start_IT+0x80>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a18      	ldr	r2, [pc, #96]	; (8006a2c <HAL_TIM_Base_Start_IT+0xdc>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d111      	bne.n	80069f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2b06      	cmp	r3, #6
 80069e0:	d010      	beq.n	8006a04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f042 0201 	orr.w	r2, r2, #1
 80069f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069f2:	e007      	b.n	8006a04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f042 0201 	orr.w	r2, r2, #1
 8006a02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3714      	adds	r7, #20
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	40010000 	.word	0x40010000
 8006a18:	40000400 	.word	0x40000400
 8006a1c:	40000800 	.word	0x40000800
 8006a20:	40000c00 	.word	0x40000c00
 8006a24:	40010400 	.word	0x40010400
 8006a28:	40014000 	.word	0x40014000
 8006a2c:	40001800 	.word	0x40001800

08006a30 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b082      	sub	sp, #8
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e041      	b.n	8006ac6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d106      	bne.n	8006a5c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 f839 	bl	8006ace <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2202      	movs	r2, #2
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	3304      	adds	r3, #4
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	4610      	mov	r0, r2
 8006a70:	f000 faf2 	bl	8007058 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3708      	adds	r7, #8
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ace:	b480      	push	{r7}
 8006ad0:	b083      	sub	sp, #12
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006ad6:	bf00      	nop
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr

08006ae2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ae2:	b580      	push	{r7, lr}
 8006ae4:	b082      	sub	sp, #8
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	691b      	ldr	r3, [r3, #16]
 8006af0:	f003 0302 	and.w	r3, r3, #2
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d122      	bne.n	8006b3e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68db      	ldr	r3, [r3, #12]
 8006afe:	f003 0302 	and.w	r3, r3, #2
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	d11b      	bne.n	8006b3e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f06f 0202 	mvn.w	r2, #2
 8006b0e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	f003 0303 	and.w	r3, r3, #3
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d003      	beq.n	8006b2c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fa78 	bl	800701a <HAL_TIM_IC_CaptureCallback>
 8006b2a:	e005      	b.n	8006b38 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 fa6a 	bl	8007006 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 fa7b 	bl	800702e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	691b      	ldr	r3, [r3, #16]
 8006b44:	f003 0304 	and.w	r3, r3, #4
 8006b48:	2b04      	cmp	r3, #4
 8006b4a:	d122      	bne.n	8006b92 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	f003 0304 	and.w	r3, r3, #4
 8006b56:	2b04      	cmp	r3, #4
 8006b58:	d11b      	bne.n	8006b92 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f06f 0204 	mvn.w	r2, #4
 8006b62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2202      	movs	r2, #2
 8006b68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d003      	beq.n	8006b80 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 fa4e 	bl	800701a <HAL_TIM_IC_CaptureCallback>
 8006b7e:	e005      	b.n	8006b8c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f000 fa40 	bl	8007006 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 fa51 	bl	800702e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	f003 0308 	and.w	r3, r3, #8
 8006b9c:	2b08      	cmp	r3, #8
 8006b9e:	d122      	bne.n	8006be6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	f003 0308 	and.w	r3, r3, #8
 8006baa:	2b08      	cmp	r3, #8
 8006bac:	d11b      	bne.n	8006be6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f06f 0208 	mvn.w	r2, #8
 8006bb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2204      	movs	r2, #4
 8006bbc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	69db      	ldr	r3, [r3, #28]
 8006bc4:	f003 0303 	and.w	r3, r3, #3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d003      	beq.n	8006bd4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f000 fa24 	bl	800701a <HAL_TIM_IC_CaptureCallback>
 8006bd2:	e005      	b.n	8006be0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 fa16 	bl	8007006 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 fa27 	bl	800702e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	f003 0310 	and.w	r3, r3, #16
 8006bf0:	2b10      	cmp	r3, #16
 8006bf2:	d122      	bne.n	8006c3a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	f003 0310 	and.w	r3, r3, #16
 8006bfe:	2b10      	cmp	r3, #16
 8006c00:	d11b      	bne.n	8006c3a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f06f 0210 	mvn.w	r2, #16
 8006c0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2208      	movs	r2, #8
 8006c10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	69db      	ldr	r3, [r3, #28]
 8006c18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d003      	beq.n	8006c28 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 f9fa 	bl	800701a <HAL_TIM_IC_CaptureCallback>
 8006c26:	e005      	b.n	8006c34 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 f9ec 	bl	8007006 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 f9fd 	bl	800702e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	691b      	ldr	r3, [r3, #16]
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d10e      	bne.n	8006c66 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	f003 0301 	and.w	r3, r3, #1
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d107      	bne.n	8006c66 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f06f 0201 	mvn.w	r2, #1
 8006c5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f7fb fc65 	bl	8002530 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c70:	2b80      	cmp	r3, #128	; 0x80
 8006c72:	d10e      	bne.n	8006c92 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c7e:	2b80      	cmp	r3, #128	; 0x80
 8006c80:	d107      	bne.n	8006c92 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 fd53 	bl	8007738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c9c:	2b40      	cmp	r3, #64	; 0x40
 8006c9e:	d10e      	bne.n	8006cbe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006caa:	2b40      	cmp	r3, #64	; 0x40
 8006cac:	d107      	bne.n	8006cbe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006cb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 f9c2 	bl	8007042 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	f003 0320 	and.w	r3, r3, #32
 8006cc8:	2b20      	cmp	r3, #32
 8006cca:	d10e      	bne.n	8006cea <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	f003 0320 	and.w	r3, r3, #32
 8006cd6:	2b20      	cmp	r3, #32
 8006cd8:	d107      	bne.n	8006cea <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f06f 0220 	mvn.w	r2, #32
 8006ce2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 fd1d 	bl	8007724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cea:	bf00      	nop
 8006cec:	3708      	adds	r7, #8
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
	...

08006cf4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d00:	2300      	movs	r3, #0
 8006d02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d101      	bne.n	8006d12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d0e:	2302      	movs	r3, #2
 8006d10:	e0ae      	b.n	8006e70 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b0c      	cmp	r3, #12
 8006d1e:	f200 809f 	bhi.w	8006e60 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006d22:	a201      	add	r2, pc, #4	; (adr r2, 8006d28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d28:	08006d5d 	.word	0x08006d5d
 8006d2c:	08006e61 	.word	0x08006e61
 8006d30:	08006e61 	.word	0x08006e61
 8006d34:	08006e61 	.word	0x08006e61
 8006d38:	08006d9d 	.word	0x08006d9d
 8006d3c:	08006e61 	.word	0x08006e61
 8006d40:	08006e61 	.word	0x08006e61
 8006d44:	08006e61 	.word	0x08006e61
 8006d48:	08006ddf 	.word	0x08006ddf
 8006d4c:	08006e61 	.word	0x08006e61
 8006d50:	08006e61 	.word	0x08006e61
 8006d54:	08006e61 	.word	0x08006e61
 8006d58:	08006e1f 	.word	0x08006e1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	68b9      	ldr	r1, [r7, #8]
 8006d62:	4618      	mov	r0, r3
 8006d64:	f000 fa18 	bl	8007198 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	699a      	ldr	r2, [r3, #24]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f042 0208 	orr.w	r2, r2, #8
 8006d76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	699a      	ldr	r2, [r3, #24]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f022 0204 	bic.w	r2, r2, #4
 8006d86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	6999      	ldr	r1, [r3, #24]
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	691a      	ldr	r2, [r3, #16]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	430a      	orrs	r2, r1
 8006d98:	619a      	str	r2, [r3, #24]
      break;
 8006d9a:	e064      	b.n	8006e66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68b9      	ldr	r1, [r7, #8]
 8006da2:	4618      	mov	r0, r3
 8006da4:	f000 fa68 	bl	8007278 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	699a      	ldr	r2, [r3, #24]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006db6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	699a      	ldr	r2, [r3, #24]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	6999      	ldr	r1, [r3, #24]
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	021a      	lsls	r2, r3, #8
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	430a      	orrs	r2, r1
 8006dda:	619a      	str	r2, [r3, #24]
      break;
 8006ddc:	e043      	b.n	8006e66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68b9      	ldr	r1, [r7, #8]
 8006de4:	4618      	mov	r0, r3
 8006de6:	f000 fabd 	bl	8007364 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	69da      	ldr	r2, [r3, #28]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f042 0208 	orr.w	r2, r2, #8
 8006df8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	69da      	ldr	r2, [r3, #28]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f022 0204 	bic.w	r2, r2, #4
 8006e08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	69d9      	ldr	r1, [r3, #28]
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	691a      	ldr	r2, [r3, #16]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	430a      	orrs	r2, r1
 8006e1a:	61da      	str	r2, [r3, #28]
      break;
 8006e1c:	e023      	b.n	8006e66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68b9      	ldr	r1, [r7, #8]
 8006e24:	4618      	mov	r0, r3
 8006e26:	f000 fb11 	bl	800744c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69da      	ldr	r2, [r3, #28]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	69da      	ldr	r2, [r3, #28]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	69d9      	ldr	r1, [r3, #28]
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	021a      	lsls	r2, r3, #8
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	430a      	orrs	r2, r1
 8006e5c:	61da      	str	r2, [r3, #28]
      break;
 8006e5e:	e002      	b.n	8006e66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	75fb      	strb	r3, [r7, #23]
      break;
 8006e64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3718      	adds	r7, #24
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e82:	2300      	movs	r3, #0
 8006e84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d101      	bne.n	8006e94 <HAL_TIM_ConfigClockSource+0x1c>
 8006e90:	2302      	movs	r3, #2
 8006e92:	e0b4      	b.n	8006ffe <HAL_TIM_ConfigClockSource+0x186>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006eb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006eba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	68ba      	ldr	r2, [r7, #8]
 8006ec2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ecc:	d03e      	beq.n	8006f4c <HAL_TIM_ConfigClockSource+0xd4>
 8006ece:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ed2:	f200 8087 	bhi.w	8006fe4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ed6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eda:	f000 8086 	beq.w	8006fea <HAL_TIM_ConfigClockSource+0x172>
 8006ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ee2:	d87f      	bhi.n	8006fe4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ee4:	2b70      	cmp	r3, #112	; 0x70
 8006ee6:	d01a      	beq.n	8006f1e <HAL_TIM_ConfigClockSource+0xa6>
 8006ee8:	2b70      	cmp	r3, #112	; 0x70
 8006eea:	d87b      	bhi.n	8006fe4 <HAL_TIM_ConfigClockSource+0x16c>
 8006eec:	2b60      	cmp	r3, #96	; 0x60
 8006eee:	d050      	beq.n	8006f92 <HAL_TIM_ConfigClockSource+0x11a>
 8006ef0:	2b60      	cmp	r3, #96	; 0x60
 8006ef2:	d877      	bhi.n	8006fe4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ef4:	2b50      	cmp	r3, #80	; 0x50
 8006ef6:	d03c      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0xfa>
 8006ef8:	2b50      	cmp	r3, #80	; 0x50
 8006efa:	d873      	bhi.n	8006fe4 <HAL_TIM_ConfigClockSource+0x16c>
 8006efc:	2b40      	cmp	r3, #64	; 0x40
 8006efe:	d058      	beq.n	8006fb2 <HAL_TIM_ConfigClockSource+0x13a>
 8006f00:	2b40      	cmp	r3, #64	; 0x40
 8006f02:	d86f      	bhi.n	8006fe4 <HAL_TIM_ConfigClockSource+0x16c>
 8006f04:	2b30      	cmp	r3, #48	; 0x30
 8006f06:	d064      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x15a>
 8006f08:	2b30      	cmp	r3, #48	; 0x30
 8006f0a:	d86b      	bhi.n	8006fe4 <HAL_TIM_ConfigClockSource+0x16c>
 8006f0c:	2b20      	cmp	r3, #32
 8006f0e:	d060      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x15a>
 8006f10:	2b20      	cmp	r3, #32
 8006f12:	d867      	bhi.n	8006fe4 <HAL_TIM_ConfigClockSource+0x16c>
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d05c      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x15a>
 8006f18:	2b10      	cmp	r3, #16
 8006f1a:	d05a      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x15a>
 8006f1c:	e062      	b.n	8006fe4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6818      	ldr	r0, [r3, #0]
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	6899      	ldr	r1, [r3, #8]
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	685a      	ldr	r2, [r3, #4]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	68db      	ldr	r3, [r3, #12]
 8006f2e:	f000 fb5d 	bl	80075ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	68ba      	ldr	r2, [r7, #8]
 8006f48:	609a      	str	r2, [r3, #8]
      break;
 8006f4a:	e04f      	b.n	8006fec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6818      	ldr	r0, [r3, #0]
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	6899      	ldr	r1, [r3, #8]
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	f000 fb46 	bl	80075ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	689a      	ldr	r2, [r3, #8]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f6e:	609a      	str	r2, [r3, #8]
      break;
 8006f70:	e03c      	b.n	8006fec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6818      	ldr	r0, [r3, #0]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	6859      	ldr	r1, [r3, #4]
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	461a      	mov	r2, r3
 8006f80:	f000 faba 	bl	80074f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	2150      	movs	r1, #80	; 0x50
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f000 fb13 	bl	80075b6 <TIM_ITRx_SetConfig>
      break;
 8006f90:	e02c      	b.n	8006fec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6818      	ldr	r0, [r3, #0]
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	6859      	ldr	r1, [r3, #4]
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	f000 fad9 	bl	8007556 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2160      	movs	r1, #96	; 0x60
 8006faa:	4618      	mov	r0, r3
 8006fac:	f000 fb03 	bl	80075b6 <TIM_ITRx_SetConfig>
      break;
 8006fb0:	e01c      	b.n	8006fec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6818      	ldr	r0, [r3, #0]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	6859      	ldr	r1, [r3, #4]
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f000 fa9a 	bl	80074f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2140      	movs	r1, #64	; 0x40
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f000 faf3 	bl	80075b6 <TIM_ITRx_SetConfig>
      break;
 8006fd0:	e00c      	b.n	8006fec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4619      	mov	r1, r3
 8006fdc:	4610      	mov	r0, r2
 8006fde:	f000 faea 	bl	80075b6 <TIM_ITRx_SetConfig>
      break;
 8006fe2:	e003      	b.n	8006fec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	73fb      	strb	r3, [r7, #15]
      break;
 8006fe8:	e000      	b.n	8006fec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006fea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}

08007006 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007006:	b480      	push	{r7}
 8007008:	b083      	sub	sp, #12
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800700e:	bf00      	nop
 8007010:	370c      	adds	r7, #12
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800701a:	b480      	push	{r7}
 800701c:	b083      	sub	sp, #12
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007022:	bf00      	nop
 8007024:	370c      	adds	r7, #12
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr

0800702e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800702e:	b480      	push	{r7}
 8007030:	b083      	sub	sp, #12
 8007032:	af00      	add	r7, sp, #0
 8007034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007036:	bf00      	nop
 8007038:	370c      	adds	r7, #12
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr

08007042 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007042:	b480      	push	{r7}
 8007044:	b083      	sub	sp, #12
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800704a:	bf00      	nop
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
	...

08007058 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007058:	b480      	push	{r7}
 800705a:	b085      	sub	sp, #20
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a40      	ldr	r2, [pc, #256]	; (800716c <TIM_Base_SetConfig+0x114>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d013      	beq.n	8007098 <TIM_Base_SetConfig+0x40>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007076:	d00f      	beq.n	8007098 <TIM_Base_SetConfig+0x40>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a3d      	ldr	r2, [pc, #244]	; (8007170 <TIM_Base_SetConfig+0x118>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d00b      	beq.n	8007098 <TIM_Base_SetConfig+0x40>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a3c      	ldr	r2, [pc, #240]	; (8007174 <TIM_Base_SetConfig+0x11c>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d007      	beq.n	8007098 <TIM_Base_SetConfig+0x40>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a3b      	ldr	r2, [pc, #236]	; (8007178 <TIM_Base_SetConfig+0x120>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d003      	beq.n	8007098 <TIM_Base_SetConfig+0x40>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a3a      	ldr	r2, [pc, #232]	; (800717c <TIM_Base_SetConfig+0x124>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d108      	bne.n	80070aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800709e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	68fa      	ldr	r2, [r7, #12]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a2f      	ldr	r2, [pc, #188]	; (800716c <TIM_Base_SetConfig+0x114>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d02b      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070b8:	d027      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4a2c      	ldr	r2, [pc, #176]	; (8007170 <TIM_Base_SetConfig+0x118>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d023      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a2b      	ldr	r2, [pc, #172]	; (8007174 <TIM_Base_SetConfig+0x11c>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d01f      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4a2a      	ldr	r2, [pc, #168]	; (8007178 <TIM_Base_SetConfig+0x120>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d01b      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	4a29      	ldr	r2, [pc, #164]	; (800717c <TIM_Base_SetConfig+0x124>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d017      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	4a28      	ldr	r2, [pc, #160]	; (8007180 <TIM_Base_SetConfig+0x128>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d013      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	4a27      	ldr	r2, [pc, #156]	; (8007184 <TIM_Base_SetConfig+0x12c>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d00f      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	4a26      	ldr	r2, [pc, #152]	; (8007188 <TIM_Base_SetConfig+0x130>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d00b      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	4a25      	ldr	r2, [pc, #148]	; (800718c <TIM_Base_SetConfig+0x134>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d007      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a24      	ldr	r2, [pc, #144]	; (8007190 <TIM_Base_SetConfig+0x138>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d003      	beq.n	800710a <TIM_Base_SetConfig+0xb2>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a23      	ldr	r2, [pc, #140]	; (8007194 <TIM_Base_SetConfig+0x13c>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d108      	bne.n	800711c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007110:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	68fa      	ldr	r2, [r7, #12]
 8007118:	4313      	orrs	r3, r2
 800711a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	4313      	orrs	r3, r2
 8007128:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	689a      	ldr	r2, [r3, #8]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a0a      	ldr	r2, [pc, #40]	; (800716c <TIM_Base_SetConfig+0x114>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d003      	beq.n	8007150 <TIM_Base_SetConfig+0xf8>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a0c      	ldr	r2, [pc, #48]	; (800717c <TIM_Base_SetConfig+0x124>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d103      	bne.n	8007158 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	691a      	ldr	r2, [r3, #16]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	615a      	str	r2, [r3, #20]
}
 800715e:	bf00      	nop
 8007160:	3714      	adds	r7, #20
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop
 800716c:	40010000 	.word	0x40010000
 8007170:	40000400 	.word	0x40000400
 8007174:	40000800 	.word	0x40000800
 8007178:	40000c00 	.word	0x40000c00
 800717c:	40010400 	.word	0x40010400
 8007180:	40014000 	.word	0x40014000
 8007184:	40014400 	.word	0x40014400
 8007188:	40014800 	.word	0x40014800
 800718c:	40001800 	.word	0x40001800
 8007190:	40001c00 	.word	0x40001c00
 8007194:	40002000 	.word	0x40002000

08007198 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007198:	b480      	push	{r7}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	f023 0201 	bic.w	r2, r3, #1
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f023 0303 	bic.w	r3, r3, #3
 80071ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68fa      	ldr	r2, [r7, #12]
 80071d6:	4313      	orrs	r3, r2
 80071d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	f023 0302 	bic.w	r3, r3, #2
 80071e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	697a      	ldr	r2, [r7, #20]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	4a20      	ldr	r2, [pc, #128]	; (8007270 <TIM_OC1_SetConfig+0xd8>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d003      	beq.n	80071fc <TIM_OC1_SetConfig+0x64>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	4a1f      	ldr	r2, [pc, #124]	; (8007274 <TIM_OC1_SetConfig+0xdc>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d10c      	bne.n	8007216 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	f023 0308 	bic.w	r3, r3, #8
 8007202:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	4313      	orrs	r3, r2
 800720c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f023 0304 	bic.w	r3, r3, #4
 8007214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a15      	ldr	r2, [pc, #84]	; (8007270 <TIM_OC1_SetConfig+0xd8>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d003      	beq.n	8007226 <TIM_OC1_SetConfig+0x8e>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a14      	ldr	r2, [pc, #80]	; (8007274 <TIM_OC1_SetConfig+0xdc>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d111      	bne.n	800724a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800722c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007234:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	693a      	ldr	r2, [r7, #16]
 800723c:	4313      	orrs	r3, r2
 800723e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	699b      	ldr	r3, [r3, #24]
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	4313      	orrs	r3, r2
 8007248:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	697a      	ldr	r2, [r7, #20]
 8007262:	621a      	str	r2, [r3, #32]
}
 8007264:	bf00      	nop
 8007266:	371c      	adds	r7, #28
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr
 8007270:	40010000 	.word	0x40010000
 8007274:	40010400 	.word	0x40010400

08007278 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	f023 0210 	bic.w	r2, r3, #16
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a1b      	ldr	r3, [r3, #32]
 8007292:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	699b      	ldr	r3, [r3, #24]
 800729e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	021b      	lsls	r3, r3, #8
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	f023 0320 	bic.w	r3, r3, #32
 80072c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	011b      	lsls	r3, r3, #4
 80072ca:	697a      	ldr	r2, [r7, #20]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a22      	ldr	r2, [pc, #136]	; (800735c <TIM_OC2_SetConfig+0xe4>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d003      	beq.n	80072e0 <TIM_OC2_SetConfig+0x68>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a21      	ldr	r2, [pc, #132]	; (8007360 <TIM_OC2_SetConfig+0xe8>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d10d      	bne.n	80072fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	011b      	lsls	r3, r3, #4
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a17      	ldr	r2, [pc, #92]	; (800735c <TIM_OC2_SetConfig+0xe4>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d003      	beq.n	800730c <TIM_OC2_SetConfig+0x94>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a16      	ldr	r2, [pc, #88]	; (8007360 <TIM_OC2_SetConfig+0xe8>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d113      	bne.n	8007334 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007312:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800731a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	695b      	ldr	r3, [r3, #20]
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	693a      	ldr	r2, [r7, #16]
 8007324:	4313      	orrs	r3, r2
 8007326:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	699b      	ldr	r3, [r3, #24]
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	693a      	ldr	r2, [r7, #16]
 8007330:	4313      	orrs	r3, r2
 8007332:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68fa      	ldr	r2, [r7, #12]
 800733e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	685a      	ldr	r2, [r3, #4]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	697a      	ldr	r2, [r7, #20]
 800734c:	621a      	str	r2, [r3, #32]
}
 800734e:	bf00      	nop
 8007350:	371c      	adds	r7, #28
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	40010000 	.word	0x40010000
 8007360:	40010400 	.word	0x40010400

08007364 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007364:	b480      	push	{r7}
 8007366:	b087      	sub	sp, #28
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a1b      	ldr	r3, [r3, #32]
 8007372:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6a1b      	ldr	r3, [r3, #32]
 800737e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	69db      	ldr	r3, [r3, #28]
 800738a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f023 0303 	bic.w	r3, r3, #3
 800739a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	021b      	lsls	r3, r3, #8
 80073b4:	697a      	ldr	r2, [r7, #20]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a21      	ldr	r2, [pc, #132]	; (8007444 <TIM_OC3_SetConfig+0xe0>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d003      	beq.n	80073ca <TIM_OC3_SetConfig+0x66>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a20      	ldr	r2, [pc, #128]	; (8007448 <TIM_OC3_SetConfig+0xe4>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d10d      	bne.n	80073e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80073d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	021b      	lsls	r3, r3, #8
 80073d8:	697a      	ldr	r2, [r7, #20]
 80073da:	4313      	orrs	r3, r2
 80073dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80073e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a16      	ldr	r2, [pc, #88]	; (8007444 <TIM_OC3_SetConfig+0xe0>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d003      	beq.n	80073f6 <TIM_OC3_SetConfig+0x92>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a15      	ldr	r2, [pc, #84]	; (8007448 <TIM_OC3_SetConfig+0xe4>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d113      	bne.n	800741e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007404:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	695b      	ldr	r3, [r3, #20]
 800740a:	011b      	lsls	r3, r3, #4
 800740c:	693a      	ldr	r2, [r7, #16]
 800740e:	4313      	orrs	r3, r2
 8007410:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	699b      	ldr	r3, [r3, #24]
 8007416:	011b      	lsls	r3, r3, #4
 8007418:	693a      	ldr	r2, [r7, #16]
 800741a:	4313      	orrs	r3, r2
 800741c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	693a      	ldr	r2, [r7, #16]
 8007422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	68fa      	ldr	r2, [r7, #12]
 8007428:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	685a      	ldr	r2, [r3, #4]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	697a      	ldr	r2, [r7, #20]
 8007436:	621a      	str	r2, [r3, #32]
}
 8007438:	bf00      	nop
 800743a:	371c      	adds	r7, #28
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr
 8007444:	40010000 	.word	0x40010000
 8007448:	40010400 	.word	0x40010400

0800744c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800744c:	b480      	push	{r7}
 800744e:	b087      	sub	sp, #28
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6a1b      	ldr	r3, [r3, #32]
 800745a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a1b      	ldr	r3, [r3, #32]
 8007466:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	69db      	ldr	r3, [r3, #28]
 8007472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800747a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007482:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	021b      	lsls	r3, r3, #8
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	4313      	orrs	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007496:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	031b      	lsls	r3, r3, #12
 800749e:	693a      	ldr	r2, [r7, #16]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4a12      	ldr	r2, [pc, #72]	; (80074f0 <TIM_OC4_SetConfig+0xa4>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d003      	beq.n	80074b4 <TIM_OC4_SetConfig+0x68>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	4a11      	ldr	r2, [pc, #68]	; (80074f4 <TIM_OC4_SetConfig+0xa8>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d109      	bne.n	80074c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80074ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	695b      	ldr	r3, [r3, #20]
 80074c0:	019b      	lsls	r3, r3, #6
 80074c2:	697a      	ldr	r2, [r7, #20]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	697a      	ldr	r2, [r7, #20]
 80074cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	685a      	ldr	r2, [r3, #4]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	693a      	ldr	r2, [r7, #16]
 80074e0:	621a      	str	r2, [r3, #32]
}
 80074e2:	bf00      	nop
 80074e4:	371c      	adds	r7, #28
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	40010000 	.word	0x40010000
 80074f4:	40010400 	.word	0x40010400

080074f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b087      	sub	sp, #28
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6a1b      	ldr	r3, [r3, #32]
 8007508:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	6a1b      	ldr	r3, [r3, #32]
 800750e:	f023 0201 	bic.w	r2, r3, #1
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007522:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	011b      	lsls	r3, r3, #4
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	4313      	orrs	r3, r2
 800752c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	f023 030a 	bic.w	r3, r3, #10
 8007534:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	4313      	orrs	r3, r2
 800753c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	693a      	ldr	r2, [r7, #16]
 8007542:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	697a      	ldr	r2, [r7, #20]
 8007548:	621a      	str	r2, [r3, #32]
}
 800754a:	bf00      	nop
 800754c:	371c      	adds	r7, #28
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr

08007556 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007556:	b480      	push	{r7}
 8007558:	b087      	sub	sp, #28
 800755a:	af00      	add	r7, sp, #0
 800755c:	60f8      	str	r0, [r7, #12]
 800755e:	60b9      	str	r1, [r7, #8]
 8007560:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6a1b      	ldr	r3, [r3, #32]
 8007566:	f023 0210 	bic.w	r2, r3, #16
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6a1b      	ldr	r3, [r3, #32]
 8007578:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007580:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	031b      	lsls	r3, r3, #12
 8007586:	697a      	ldr	r2, [r7, #20]
 8007588:	4313      	orrs	r3, r2
 800758a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007592:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	011b      	lsls	r3, r3, #4
 8007598:	693a      	ldr	r2, [r7, #16]
 800759a:	4313      	orrs	r3, r2
 800759c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	697a      	ldr	r2, [r7, #20]
 80075a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	693a      	ldr	r2, [r7, #16]
 80075a8:	621a      	str	r2, [r3, #32]
}
 80075aa:	bf00      	nop
 80075ac:	371c      	adds	r7, #28
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr

080075b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80075b6:	b480      	push	{r7}
 80075b8:	b085      	sub	sp, #20
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
 80075be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075ce:	683a      	ldr	r2, [r7, #0]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	f043 0307 	orr.w	r3, r3, #7
 80075d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	609a      	str	r2, [r3, #8]
}
 80075e0:	bf00      	nop
 80075e2:	3714      	adds	r7, #20
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b087      	sub	sp, #28
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
 80075f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007606:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	021a      	lsls	r2, r3, #8
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	431a      	orrs	r2, r3
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	4313      	orrs	r3, r2
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	4313      	orrs	r3, r2
 8007618:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	697a      	ldr	r2, [r7, #20]
 800761e:	609a      	str	r2, [r3, #8]
}
 8007620:	bf00      	nop
 8007622:	371c      	adds	r7, #28
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800763c:	2b01      	cmp	r3, #1
 800763e:	d101      	bne.n	8007644 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007640:	2302      	movs	r3, #2
 8007642:	e05a      	b.n	80076fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2202      	movs	r2, #2
 8007650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800766a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	4313      	orrs	r3, r2
 8007674:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4a21      	ldr	r2, [pc, #132]	; (8007708 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d022      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007690:	d01d      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a1d      	ldr	r2, [pc, #116]	; (800770c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d018      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a1b      	ldr	r2, [pc, #108]	; (8007710 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d013      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a1a      	ldr	r2, [pc, #104]	; (8007714 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d00e      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a18      	ldr	r2, [pc, #96]	; (8007718 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d009      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a17      	ldr	r2, [pc, #92]	; (800771c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d004      	beq.n	80076ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a15      	ldr	r2, [pc, #84]	; (8007720 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d10c      	bne.n	80076e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	4313      	orrs	r3, r2
 80076de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076f8:	2300      	movs	r3, #0
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3714      	adds	r7, #20
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	40010000 	.word	0x40010000
 800770c:	40000400 	.word	0x40000400
 8007710:	40000800 	.word	0x40000800
 8007714:	40000c00 	.word	0x40000c00
 8007718:	40010400 	.word	0x40010400
 800771c:	40014000 	.word	0x40014000
 8007720:	40001800 	.word	0x40001800

08007724 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800772c:	bf00      	nop
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007740:	bf00      	nop
 8007742:	370c      	adds	r7, #12
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800774c:	b480      	push	{r7}
 800774e:	b085      	sub	sp, #20
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8007756:	2300      	movs	r3, #0
 8007758:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007764:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	4b20      	ldr	r3, [pc, #128]	; (80077ec <FSMC_NORSRAM_Init+0xa0>)
 800776a:	4013      	ands	r3, r2
 800776c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007776:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800777c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8007782:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8007788:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800778e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8007794:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800779a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80077a0:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 80077a6:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 80077ac:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 80077b2:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 80077b8:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80077ba:	68fa      	ldr	r2, [r7, #12]
 80077bc:	4313      	orrs	r3, r2
 80077be:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	2b08      	cmp	r3, #8
 80077c6:	d103      	bne.n	80077d0 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077ce:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	68f9      	ldr	r1, [r7, #12]
 80077d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3714      	adds	r7, #20
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	fff00080 	.word	0xfff00080

080077f0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80077fc:	2300      	movs	r3, #0
 80077fe:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	1c5a      	adds	r2, r3, #1
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800780a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007812:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800781e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007826:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800782e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	3b01      	subs	r3, #1
 8007836:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007838:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	695b      	ldr	r3, [r3, #20]
 800783e:	3b02      	subs	r3, #2
 8007840:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007842:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007848:	4313      	orrs	r3, r2
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	4313      	orrs	r3, r2
 800784e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	1c5a      	adds	r2, r3, #1
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	6979      	ldr	r1, [r7, #20]
 8007858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800785c:	2300      	movs	r3, #0
}
 800785e:	4618      	mov	r0, r3
 8007860:	371c      	adds	r7, #28
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
	...

0800786c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800786c:	b480      	push	{r7}
 800786e:	b087      	sub	sp, #28
 8007870:	af00      	add	r7, sp, #0
 8007872:	60f8      	str	r0, [r7, #12]
 8007874:	60b9      	str	r1, [r7, #8]
 8007876:	607a      	str	r2, [r7, #4]
 8007878:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800787a:	2300      	movs	r3, #0
 800787c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007884:	d122      	bne.n	80078cc <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800788e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007890:	697a      	ldr	r2, [r7, #20]
 8007892:	4b15      	ldr	r3, [pc, #84]	; (80078e8 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8007894:	4013      	ands	r3, r2
 8007896:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80078a2:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80078aa:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80078b2:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80078b8:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80078ba:	697a      	ldr	r2, [r7, #20]
 80078bc:	4313      	orrs	r3, r2
 80078be:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	6979      	ldr	r1, [r7, #20]
 80078c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80078ca:	e005      	b.n	80078d8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80078d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80078d8:	2300      	movs	r3, #0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	371c      	adds	r7, #28
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr
 80078e6:	bf00      	nop
 80078e8:	cff00000 	.word	0xcff00000

080078ec <memset>:
 80078ec:	4402      	add	r2, r0
 80078ee:	4603      	mov	r3, r0
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d100      	bne.n	80078f6 <memset+0xa>
 80078f4:	4770      	bx	lr
 80078f6:	f803 1b01 	strb.w	r1, [r3], #1
 80078fa:	e7f9      	b.n	80078f0 <memset+0x4>

080078fc <__errno>:
 80078fc:	4b01      	ldr	r3, [pc, #4]	; (8007904 <__errno+0x8>)
 80078fe:	6818      	ldr	r0, [r3, #0]
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	20000098 	.word	0x20000098

08007908 <__libc_init_array>:
 8007908:	b570      	push	{r4, r5, r6, lr}
 800790a:	4d0d      	ldr	r5, [pc, #52]	; (8007940 <__libc_init_array+0x38>)
 800790c:	4c0d      	ldr	r4, [pc, #52]	; (8007944 <__libc_init_array+0x3c>)
 800790e:	1b64      	subs	r4, r4, r5
 8007910:	10a4      	asrs	r4, r4, #2
 8007912:	2600      	movs	r6, #0
 8007914:	42a6      	cmp	r6, r4
 8007916:	d109      	bne.n	800792c <__libc_init_array+0x24>
 8007918:	4d0b      	ldr	r5, [pc, #44]	; (8007948 <__libc_init_array+0x40>)
 800791a:	4c0c      	ldr	r4, [pc, #48]	; (800794c <__libc_init_array+0x44>)
 800791c:	f000 f91e 	bl	8007b5c <_init>
 8007920:	1b64      	subs	r4, r4, r5
 8007922:	10a4      	asrs	r4, r4, #2
 8007924:	2600      	movs	r6, #0
 8007926:	42a6      	cmp	r6, r4
 8007928:	d105      	bne.n	8007936 <__libc_init_array+0x2e>
 800792a:	bd70      	pop	{r4, r5, r6, pc}
 800792c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007930:	4798      	blx	r3
 8007932:	3601      	adds	r6, #1
 8007934:	e7ee      	b.n	8007914 <__libc_init_array+0xc>
 8007936:	f855 3b04 	ldr.w	r3, [r5], #4
 800793a:	4798      	blx	r3
 800793c:	3601      	adds	r6, #1
 800793e:	e7f2      	b.n	8007926 <__libc_init_array+0x1e>
 8007940:	0800ac04 	.word	0x0800ac04
 8007944:	0800ac04 	.word	0x0800ac04
 8007948:	0800ac04 	.word	0x0800ac04
 800794c:	0800ac08 	.word	0x0800ac08

08007950 <sqrt>:
 8007950:	b538      	push	{r3, r4, r5, lr}
 8007952:	ed2d 8b02 	vpush	{d8}
 8007956:	ec55 4b10 	vmov	r4, r5, d0
 800795a:	f000 f825 	bl	80079a8 <__ieee754_sqrt>
 800795e:	4622      	mov	r2, r4
 8007960:	462b      	mov	r3, r5
 8007962:	4620      	mov	r0, r4
 8007964:	4629      	mov	r1, r5
 8007966:	eeb0 8a40 	vmov.f32	s16, s0
 800796a:	eef0 8a60 	vmov.f32	s17, s1
 800796e:	f7f9 f881 	bl	8000a74 <__aeabi_dcmpun>
 8007972:	b990      	cbnz	r0, 800799a <sqrt+0x4a>
 8007974:	2200      	movs	r2, #0
 8007976:	2300      	movs	r3, #0
 8007978:	4620      	mov	r0, r4
 800797a:	4629      	mov	r1, r5
 800797c:	f7f9 f852 	bl	8000a24 <__aeabi_dcmplt>
 8007980:	b158      	cbz	r0, 800799a <sqrt+0x4a>
 8007982:	f7ff ffbb 	bl	80078fc <__errno>
 8007986:	2321      	movs	r3, #33	; 0x21
 8007988:	6003      	str	r3, [r0, #0]
 800798a:	2200      	movs	r2, #0
 800798c:	2300      	movs	r3, #0
 800798e:	4610      	mov	r0, r2
 8007990:	4619      	mov	r1, r3
 8007992:	f7f8 feff 	bl	8000794 <__aeabi_ddiv>
 8007996:	ec41 0b18 	vmov	d8, r0, r1
 800799a:	eeb0 0a48 	vmov.f32	s0, s16
 800799e:	eef0 0a68 	vmov.f32	s1, s17
 80079a2:	ecbd 8b02 	vpop	{d8}
 80079a6:	bd38      	pop	{r3, r4, r5, pc}

080079a8 <__ieee754_sqrt>:
 80079a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ac:	ec55 4b10 	vmov	r4, r5, d0
 80079b0:	4e67      	ldr	r6, [pc, #412]	; (8007b50 <__ieee754_sqrt+0x1a8>)
 80079b2:	43ae      	bics	r6, r5
 80079b4:	ee10 0a10 	vmov	r0, s0
 80079b8:	ee10 2a10 	vmov	r2, s0
 80079bc:	4629      	mov	r1, r5
 80079be:	462b      	mov	r3, r5
 80079c0:	d10d      	bne.n	80079de <__ieee754_sqrt+0x36>
 80079c2:	f7f8 fdbd 	bl	8000540 <__aeabi_dmul>
 80079c6:	4602      	mov	r2, r0
 80079c8:	460b      	mov	r3, r1
 80079ca:	4620      	mov	r0, r4
 80079cc:	4629      	mov	r1, r5
 80079ce:	f7f8 fc01 	bl	80001d4 <__adddf3>
 80079d2:	4604      	mov	r4, r0
 80079d4:	460d      	mov	r5, r1
 80079d6:	ec45 4b10 	vmov	d0, r4, r5
 80079da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079de:	2d00      	cmp	r5, #0
 80079e0:	dc0b      	bgt.n	80079fa <__ieee754_sqrt+0x52>
 80079e2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80079e6:	4326      	orrs	r6, r4
 80079e8:	d0f5      	beq.n	80079d6 <__ieee754_sqrt+0x2e>
 80079ea:	b135      	cbz	r5, 80079fa <__ieee754_sqrt+0x52>
 80079ec:	f7f8 fbf0 	bl	80001d0 <__aeabi_dsub>
 80079f0:	4602      	mov	r2, r0
 80079f2:	460b      	mov	r3, r1
 80079f4:	f7f8 fece 	bl	8000794 <__aeabi_ddiv>
 80079f8:	e7eb      	b.n	80079d2 <__ieee754_sqrt+0x2a>
 80079fa:	1509      	asrs	r1, r1, #20
 80079fc:	f000 808d 	beq.w	8007b1a <__ieee754_sqrt+0x172>
 8007a00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a04:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8007a08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a0c:	07c9      	lsls	r1, r1, #31
 8007a0e:	bf5c      	itt	pl
 8007a10:	005b      	lslpl	r3, r3, #1
 8007a12:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8007a16:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007a1a:	bf58      	it	pl
 8007a1c:	0052      	lslpl	r2, r2, #1
 8007a1e:	2500      	movs	r5, #0
 8007a20:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007a24:	1076      	asrs	r6, r6, #1
 8007a26:	0052      	lsls	r2, r2, #1
 8007a28:	f04f 0e16 	mov.w	lr, #22
 8007a2c:	46ac      	mov	ip, r5
 8007a2e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a32:	eb0c 0001 	add.w	r0, ip, r1
 8007a36:	4298      	cmp	r0, r3
 8007a38:	bfde      	ittt	le
 8007a3a:	1a1b      	suble	r3, r3, r0
 8007a3c:	eb00 0c01 	addle.w	ip, r0, r1
 8007a40:	186d      	addle	r5, r5, r1
 8007a42:	005b      	lsls	r3, r3, #1
 8007a44:	f1be 0e01 	subs.w	lr, lr, #1
 8007a48:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007a4c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007a50:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007a54:	d1ed      	bne.n	8007a32 <__ieee754_sqrt+0x8a>
 8007a56:	4674      	mov	r4, lr
 8007a58:	2720      	movs	r7, #32
 8007a5a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007a5e:	4563      	cmp	r3, ip
 8007a60:	eb01 000e 	add.w	r0, r1, lr
 8007a64:	dc02      	bgt.n	8007a6c <__ieee754_sqrt+0xc4>
 8007a66:	d113      	bne.n	8007a90 <__ieee754_sqrt+0xe8>
 8007a68:	4290      	cmp	r0, r2
 8007a6a:	d811      	bhi.n	8007a90 <__ieee754_sqrt+0xe8>
 8007a6c:	2800      	cmp	r0, #0
 8007a6e:	eb00 0e01 	add.w	lr, r0, r1
 8007a72:	da57      	bge.n	8007b24 <__ieee754_sqrt+0x17c>
 8007a74:	f1be 0f00 	cmp.w	lr, #0
 8007a78:	db54      	blt.n	8007b24 <__ieee754_sqrt+0x17c>
 8007a7a:	f10c 0801 	add.w	r8, ip, #1
 8007a7e:	eba3 030c 	sub.w	r3, r3, ip
 8007a82:	4290      	cmp	r0, r2
 8007a84:	bf88      	it	hi
 8007a86:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007a8a:	1a12      	subs	r2, r2, r0
 8007a8c:	440c      	add	r4, r1
 8007a8e:	46c4      	mov	ip, r8
 8007a90:	005b      	lsls	r3, r3, #1
 8007a92:	3f01      	subs	r7, #1
 8007a94:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007a98:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007a9c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007aa0:	d1dd      	bne.n	8007a5e <__ieee754_sqrt+0xb6>
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	d01b      	beq.n	8007ade <__ieee754_sqrt+0x136>
 8007aa6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8007b54 <__ieee754_sqrt+0x1ac>
 8007aaa:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8007b58 <__ieee754_sqrt+0x1b0>
 8007aae:	e9da 0100 	ldrd	r0, r1, [sl]
 8007ab2:	e9db 2300 	ldrd	r2, r3, [fp]
 8007ab6:	f7f8 fb8b 	bl	80001d0 <__aeabi_dsub>
 8007aba:	e9da 8900 	ldrd	r8, r9, [sl]
 8007abe:	4602      	mov	r2, r0
 8007ac0:	460b      	mov	r3, r1
 8007ac2:	4640      	mov	r0, r8
 8007ac4:	4649      	mov	r1, r9
 8007ac6:	f7f8 ffb7 	bl	8000a38 <__aeabi_dcmple>
 8007aca:	b140      	cbz	r0, 8007ade <__ieee754_sqrt+0x136>
 8007acc:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007ad0:	e9da 0100 	ldrd	r0, r1, [sl]
 8007ad4:	e9db 2300 	ldrd	r2, r3, [fp]
 8007ad8:	d126      	bne.n	8007b28 <__ieee754_sqrt+0x180>
 8007ada:	3501      	adds	r5, #1
 8007adc:	463c      	mov	r4, r7
 8007ade:	106a      	asrs	r2, r5, #1
 8007ae0:	0863      	lsrs	r3, r4, #1
 8007ae2:	07e9      	lsls	r1, r5, #31
 8007ae4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007ae8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007aec:	bf48      	it	mi
 8007aee:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007af2:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8007af6:	461c      	mov	r4, r3
 8007af8:	e76d      	b.n	80079d6 <__ieee754_sqrt+0x2e>
 8007afa:	0ad3      	lsrs	r3, r2, #11
 8007afc:	3815      	subs	r0, #21
 8007afe:	0552      	lsls	r2, r2, #21
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d0fa      	beq.n	8007afa <__ieee754_sqrt+0x152>
 8007b04:	02dc      	lsls	r4, r3, #11
 8007b06:	d50a      	bpl.n	8007b1e <__ieee754_sqrt+0x176>
 8007b08:	f1c1 0420 	rsb	r4, r1, #32
 8007b0c:	fa22 f404 	lsr.w	r4, r2, r4
 8007b10:	1e4d      	subs	r5, r1, #1
 8007b12:	408a      	lsls	r2, r1
 8007b14:	4323      	orrs	r3, r4
 8007b16:	1b41      	subs	r1, r0, r5
 8007b18:	e772      	b.n	8007a00 <__ieee754_sqrt+0x58>
 8007b1a:	4608      	mov	r0, r1
 8007b1c:	e7f0      	b.n	8007b00 <__ieee754_sqrt+0x158>
 8007b1e:	005b      	lsls	r3, r3, #1
 8007b20:	3101      	adds	r1, #1
 8007b22:	e7ef      	b.n	8007b04 <__ieee754_sqrt+0x15c>
 8007b24:	46e0      	mov	r8, ip
 8007b26:	e7aa      	b.n	8007a7e <__ieee754_sqrt+0xd6>
 8007b28:	f7f8 fb54 	bl	80001d4 <__adddf3>
 8007b2c:	e9da 8900 	ldrd	r8, r9, [sl]
 8007b30:	4602      	mov	r2, r0
 8007b32:	460b      	mov	r3, r1
 8007b34:	4640      	mov	r0, r8
 8007b36:	4649      	mov	r1, r9
 8007b38:	f7f8 ff74 	bl	8000a24 <__aeabi_dcmplt>
 8007b3c:	b120      	cbz	r0, 8007b48 <__ieee754_sqrt+0x1a0>
 8007b3e:	1ca0      	adds	r0, r4, #2
 8007b40:	bf08      	it	eq
 8007b42:	3501      	addeq	r5, #1
 8007b44:	3402      	adds	r4, #2
 8007b46:	e7ca      	b.n	8007ade <__ieee754_sqrt+0x136>
 8007b48:	3401      	adds	r4, #1
 8007b4a:	f024 0401 	bic.w	r4, r4, #1
 8007b4e:	e7c6      	b.n	8007ade <__ieee754_sqrt+0x136>
 8007b50:	7ff00000 	.word	0x7ff00000
 8007b54:	200000a0 	.word	0x200000a0
 8007b58:	200000a8 	.word	0x200000a8

08007b5c <_init>:
 8007b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b5e:	bf00      	nop
 8007b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b62:	bc08      	pop	{r3}
 8007b64:	469e      	mov	lr, r3
 8007b66:	4770      	bx	lr

08007b68 <_fini>:
 8007b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6a:	bf00      	nop
 8007b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b6e:	bc08      	pop	{r3}
 8007b70:	469e      	mov	lr, r3
 8007b72:	4770      	bx	lr
