<root><simulation><result_generated_time />2023-05-16 18:38:51<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />307200<total_data_size_element />{'W': 12288, 'I': 12800, 'O': 600}<total_data_reuse />{'W': 25, 'I': 24.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />13/16</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [64, 1, 1], 'O': [12, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 2), ('K', 12)], [('C', 32)]], [], []]<I />[[[('K', 12)], []], [[('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('K', 12)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('C', 2), ('K', 2), ('OY', 5)], [('C', 2), ('C', 2)], []]<I />[[('OX', 5), ('C', 2), ('K', 2)], [('OY', 5), ('C', 2), ('C', 2)], []]<O />[[('OX', 5), ('C', 2)], [('K', 2), ('OY', 5), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [12.0, 2.0, 1.0, 1.0], 'O': [64.0, 2, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 98304, 98304], 'I': [80, 102400, 102400], 'O': [40, 4800, 4800], 'O_partial': [40, 4800, 0], 'O_final': [0, 0, 4800]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.16, 0.0, 0.0], 'O': [0.08, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.01, 0.0], 'I': [0.16, 0.01, 0.0], 'O': [0.08, 0.01, 0.0]}<effective_mem_size_bit />{'W': [32, 49152, 98304], 'I': [80, 51200, 102400], 'O': [40, 4800, 4800], 'O_partial': [40, 4800, 0], 'O_final': [0, 0, 4800]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 64, 1, 1], 'O': [768, 12, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [64, 64, 1, 1], 'O': [12, 12, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [12.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[61440, 12288], [12288, 12288], [12288, 0]]<I />[[25600, 12800], [12800, 12800], [12800, 0]]<O />[[(4200, 4800), (2400, 1800)], [(1800, 2400), (600, 0)], [(0, 600), (0, 0)]]<O_partial />[[(4200, 4800), (2400, 1800)], [(1800, 2400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (600, 0)], [(0, 600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[7680, 1536], [192, 192], [48, 0]]<I />[[3200, 1600], [200, 200], [50, 0]]<O />[[(525, 600), (300, 225)], [(28, 38), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([525, 600], [300, 225]), ([28, 38], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />307200<idle />102400</mac_count></basic_info><energy><total_energy />676883.3<mem_energy_breakdown><W />[3.1, 38.1, 63.9]<I />[1.7, 39.6, 66.6]<O />[0.6, 7.4, 3.1]</mem_energy_breakdown><MAC_energy><active_MAC />671539.2<idle_MAC />5120.0<total />676659.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3741<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.4988<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />802<latency_cycle_without_data_loading />400<ideal_computing_cycle />400<data_loading><load_cycle_total />402<load_cycle_individual />{'W': [48, 192, 0], 'I': [10, 200, 0]}<load_cycle_combined />{'W': 192, 'I': 200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-399], [-300, -156], [-400, -400]], 'I': [[-399], [-361, -190], [-400, -400]], 'O': [[-400], [-360, -360], [-391, -398]]}<mem_stall_cycle_shared />{'W': [[-399], [-300, 0], [0, 0]], 'I': [[-399], [-361, 0], [0, 0]], 'O': [[-400], [-360, -360], [-391, -398]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 98304, 98304], 'I': [80, 102400, 102400], 'O': [40, 4800, 4800], 'O_partial': [40, 4800, 0], 'O_final': [0, 0, 4800]}<data_size_each_level_total />{'W': [24576, 98304, 98304], 'I': [5120, 102400, 102400], 'O': [480, 4800, 4800]}<loop_cycles_each_level />{'W': [100, 400, 400], 'I': [20, 400, 400], 'O': [10, 400, 400]}<top_ir_loop_size />{'W': [5, 1, 1], 'I': [2, 1, 1], 'O': [2, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [245.8, 245.8], [245.8, 245.8]], 'I': [[8.0, 4.0], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 4.0], [48.0, 12.0], [12.0, 12.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [1228.8, 245.8], [245.8, 245.8]], 'I': [[8.0, 8.0], [512.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 8.0], [96.0, 48.0], [48.0, 12.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [245.8, 245.8], [245.8, 0]], 'I': [[8.0, 4.0], [256.0, 256.0], [256.0, 0]], 'O': [[8.0, 4.0], [48.0, 12.0], [12.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [561.8, 549.8], [501.8, 12.0]], 'I': [[8.0, 4.0], [561.8, 549.8], [501.8, 12.0]], 'O': [[8.0, 4.0], [561.8, 549.8], [501.8, 12.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 400], [100, 100, 4], [400, 400, 1]], 'I': [[1, 1, 400], [20, 20, 20], [400, 400, 1]], 'O': [[1, 1, 400], [10, 10, 40], [400, 400, 1]]}<trans_time_real />{'W': [[0, 1, 400], [[0, 100, 4], [48, 100, 4]], [[192, 400, 1], [48, 400, 1]]], 'I': [[0, 1, 400], [[1, 20, 20], [10, 20, 20]], [[200, 400, 1], [50, 400, 1]]], 'O': [[0, 1, 400], [[1, 10, 40], [1, 10, 40]], [[9, 400, 1], [2, 400, 1]]]}<single_stall_cycle />{'W': [[-1], [-100, -52], [-208, -352]], 'I': [[-1], [-19, -10], [-200, -350]], 'O': [[-1], [-9, -9], [-391, -398]]}<single_stall_count />{'W': [399, 3, 0], 'I': [399, 19, 0], 'O': [400, 40, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}, 1: {'W': [144, 0], 'I': [190, 0], 'O': [40, 9]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-400, -400], [-391, -400]], 1: [[-26, -400], [-360, -391]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>