% =============================================================================

\vspace*{\fill}

\begin{figure}[!h]
\begin{lstlisting}[style={block},language={scala}]
class AESVanilla32 extends Config (
  new freechips.rocketchip.subsystem.WithNoMMIOPort ++
  new freechips.rocketchip.subsystem.WithNoSlavePort ++
  new freechips.rocketchip.subsystem.WithInclusiveCache ++
  new freechips.rocketchip.subsystem.WithRV32 ++
  new freechips.rocketchip.subsystem.WithNExtTopInterrupts(0) ++
  new freechips.rocketchip.subsystem.WithNBigCores(1) ++
  new freechips.rocketchip.subsystem.WithoutFPU ++
  new freechips.rocketchip.system.BaseConfig
)
\end{lstlisting}
\caption{$32$-bit \CORE{1} core configuration.}
\label{fig:rocket:32}
\end{figure}

\begin{figure}[!h]
\begin{lstlisting}[style={block},language={scala}]
class AESVanilla64 extends Config(
  new freechips.rocketchip.subsystem.WithNoMMIOPort ++
  new freechips.rocketchip.subsystem.WithNoSlavePort ++
  new freechips.rocketchip.subsystem.WithInclusiveCache ++
  new freechips.rocketchip.subsystem.WithNExtTopInterrupts(0) ++
  new freechips.rocketchip.subsystem.WithNBigCores(1) ++
  new freechips.rocketchip.subsystem.WithoutFPU ++
  new freechips.rocketchip.system.BaseConfig
)
\end{lstlisting}
\caption{$64$-bit \CORE{1} core configuration.}
\label{fig:rocket:64}
\end{figure}

\vspace*{\fill}

% =============================================================================
