##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_UI_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
		5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_MIC_theACLK            | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_MIC_theACLK(routed)    | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_UI_IntClock            | Frequency: 22.88 MHz  | Target: 1.00 MHz   | 
Clock: ADC_UI_IntClock(routed)    | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_1                    | Frequency: 52.17 MHz  | Target: 0.25 MHz   | 
Clock: Clock_2                    | Frequency: 65.27 MHz  | Target: 0.25 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 61.91 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_UI_IntClock  ADC_UI_IntClock  1e+006           956300      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_UI_IntClock  CyBUS_CLK        16666.7          10081       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          4e+006           3980832     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          4e+006           3984679     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_UI_IntClock  16666.7          10749       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        16666.7          514         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase             
---------------  ------------  ---------------------------  
MIDI_OUT(0)_PAD  28910         Clock_2:R                    
SCL(0)_PAD:out   25374         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out   25004         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_UI_IntClock
*********************************************
Clock: ADC_UI_IntClock
Frequency: 22.88 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 956300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41243
-------------------------------------   ----- 
End-of-path arrival time (ps)           41243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell74  21780  41243  956300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.17 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3980832p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                      macrocell27      875    875  3980832  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_0           macrocell3      9365  10240  3980832  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      2345  12585  3980832  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2252  14838  3980832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 65.27 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10991
-------------------------------------   ----- 
End-of-path arrival time (ps)           10991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                      macrocell129      875    875  3984679  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_0           macrocell23      4860   5735  3984679  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345   8080  3984679  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2911  10991  3984679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.91 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13192
-------------------------------------   ----- 
End-of-path arrival time (ps)           13192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3992   7292    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10882    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10882    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  13192    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  13192    514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13192
-------------------------------------   ----- 
End-of-path arrival time (ps)           13192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3992   7292    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10882    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10882    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  13192    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  13192    514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1072/main_0
Capture Clock  : Net_1072/clock_0
Path slack     : 10749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10749  RISE       1
Net_1072/main_0                      macrocell123   2586   3461  10749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1


5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10081p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1072/q                                macrocell123    875    875  10081  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   3253   4128  10081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1


5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 956300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41243
-------------------------------------   ----- 
End-of-path arrival time (ps)           41243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell74  21780  41243  956300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10991
-------------------------------------   ----- 
End-of-path arrival time (ps)           10991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                      macrocell129      875    875  3984679  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_0           macrocell23      4860   5735  3984679  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345   8080  3984679  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2911  10991  3984679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3980832p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                      macrocell27      875    875  3980832  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_0           macrocell3      9365  10240  3980832  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      2345  12585  3980832  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2252  14838  3980832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13192
-------------------------------------   ----- 
End-of-path arrival time (ps)           13192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3992   7292    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10882    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10882    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  13192    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  13192    514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12553
-------------------------------------   ----- 
End-of-path arrival time (ps)           12553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3353   6653   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10243   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10243   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12553   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12553   1154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 2824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3992   7292    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10882    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10882   2824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3353   6653   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10243   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10243   3464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock
Path slack     : 5005p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11312
-------------------------------------   ----- 
End-of-path arrival time (ps)           11312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    530    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8    850   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   1920   3300   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/main_1         macrocell18     3371   6671   5005  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/q              macrocell18     2345   9016   5005  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2296  11312   5005  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3992   7292   5134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_UI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 5256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    530    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11    850   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   1920   3300    514  RISE       1
\TIMER_UI:TimerUDB:status_tc\/main_1         macrocell21      3102   6402   5256  RISE       1
\TIMER_UI:TimerUDB:status_tc\/q              macrocell21      2345   8747   5256  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2314  11061   5256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 5633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6794
-------------------------------------   ---- 
End-of-path arrival time (ps)           6794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3494   6794   5633  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3353   6653   5774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 6038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3089   6389   6038  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    514  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2938   6238   6188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1154  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2612   5912   6515  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 7271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5156
-------------------------------------   ---- 
End-of-path arrival time (ps)           5156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   2651  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   4309   5156   7271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 7958p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4237  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3622   4469   7958  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   2651  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   3390   4237   8189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 8357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   2651  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3222   4069   8357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:Sync:genblk1[0]:INST\/out
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:Sync:genblk1[0]:INST\/out         synccell        710    710   8426  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell124   5074   5784   8426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4237  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   2729   3576   8850  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8857p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4237  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2722   3569   8857  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10081p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1072/q                                macrocell123    875    875  10081  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   3253   4128  10081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell124    875    875  10747  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell124   2588   3463  10747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1072/main_0
Capture Clock  : Net_1072/clock_0
Path slack     : 10749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10749  RISE       1
Net_1072/main_0                      macrocell123   2586   3461  10749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 10749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10749  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/main_0     macrocell125   2586   3461  10749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 956300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41243
-------------------------------------   ----- 
End-of-path arrival time (ps)           41243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell74  21780  41243  956300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 956300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41243
-------------------------------------   ----- 
End-of-path arrival time (ps)           41243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell81  21780  41243  956300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 956300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41243
-------------------------------------   ----- 
End-of-path arrival time (ps)           41243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell98  21780  41243  956300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 956300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41243
-------------------------------------   ----- 
End-of-path arrival time (ps)           41243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell122  21780  41243  956300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 956301p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41242
-------------------------------------   ----- 
End-of-path arrival time (ps)           41242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell65  21778  41242  956301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 956301p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41242
-------------------------------------   ----- 
End-of-path arrival time (ps)           41242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell87  21778  41242  956301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 956447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41096
-------------------------------------   ----- 
End-of-path arrival time (ps)           41096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell89  21632  41096  956447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 956909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40634
-------------------------------------   ----- 
End-of-path arrival time (ps)           40634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell97  21170  40634  956909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 956909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40634
-------------------------------------   ----- 
End-of-path arrival time (ps)           40634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell107  21170  40634  956909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 956909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40634
-------------------------------------   ----- 
End-of-path arrival time (ps)           40634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell120  21170  40634  956909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 956918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40625
-------------------------------------   ----- 
End-of-path arrival time (ps)           40625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell78  21162  40625  956918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 956918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40625
-------------------------------------   ----- 
End-of-path arrival time (ps)           40625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell91  21162  40625  956918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 956918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40625
-------------------------------------   ----- 
End-of-path arrival time (ps)           40625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell95  21162  40625  956918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 956943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40600
-------------------------------------   ----- 
End-of-path arrival time (ps)           40600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell64  21136  40600  956943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 956963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40580
-------------------------------------   ----- 
End-of-path arrival time (ps)           40580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell86  21116  40580  956963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 956963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40580
-------------------------------------   ----- 
End-of-path arrival time (ps)           40580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell88  21116  40580  956963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 957000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40543
-------------------------------------   ----- 
End-of-path arrival time (ps)           40543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell115  21079  40543  957000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 957975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39568
-------------------------------------   ----- 
End-of-path arrival time (ps)           39568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell76  20104  39568  957975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 957975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39568
-------------------------------------   ----- 
End-of-path arrival time (ps)           39568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell101  20104  39568  957975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 958401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39142
-------------------------------------   ----- 
End-of-path arrival time (ps)           39142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell92  19678  39142  958401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 958401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39142
-------------------------------------   ----- 
End-of-path arrival time (ps)           39142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell112  19678  39142  958401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 959306p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38237
-------------------------------------   ----- 
End-of-path arrival time (ps)           38237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell67  18773  38237  959306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 959306p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38237
-------------------------------------   ----- 
End-of-path arrival time (ps)           38237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell84  18773  38237  959306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 959990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37553
-------------------------------------   ----- 
End-of-path arrival time (ps)           37553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell70  18090  37553  959990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 959990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37553
-------------------------------------   ----- 
End-of-path arrival time (ps)           37553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell73  18090  37553  959990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 959990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37553
-------------------------------------   ----- 
End-of-path arrival time (ps)           37553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell117  18090  37553  959990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 960005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37538
-------------------------------------   ----- 
End-of-path arrival time (ps)           37538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell69  18074  37538  960005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 960005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37538
-------------------------------------   ----- 
End-of-path arrival time (ps)           37538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell90  18074  37538  960005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 960005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37538
-------------------------------------   ----- 
End-of-path arrival time (ps)           37538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell121  18074  37538  960005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 960828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36715
-------------------------------------   ----- 
End-of-path arrival time (ps)           36715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell93  17251  36715  960828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 960828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36715
-------------------------------------   ----- 
End-of-path arrival time (ps)           36715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell94  17251  36715  960828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 960828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36715
-------------------------------------   ----- 
End-of-path arrival time (ps)           36715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell108  17251  36715  960828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 961492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36051
-------------------------------------   ----- 
End-of-path arrival time (ps)           36051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell82  16587  36051  961492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 961492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36051
-------------------------------------   ----- 
End-of-path arrival time (ps)           36051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell99  16587  36051  961492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 961492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36051
-------------------------------------   ----- 
End-of-path arrival time (ps)           36051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell100  16587  36051  961492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 961750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35793
-------------------------------------   ----- 
End-of-path arrival time (ps)           35793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell102  16329  35793  961750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 961750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35793
-------------------------------------   ----- 
End-of-path arrival time (ps)           35793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell110  16329  35793  961750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 961750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35793
-------------------------------------   ----- 
End-of-path arrival time (ps)           35793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell116  16329  35793  961750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 962379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35164
-------------------------------------   ----- 
End-of-path arrival time (ps)           35164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell63  15700  35164  962379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 962379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35164
-------------------------------------   ----- 
End-of-path arrival time (ps)           35164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell68  15700  35164  962379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 962379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35164
-------------------------------------   ----- 
End-of-path arrival time (ps)           35164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell109  15700  35164  962379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 962379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35164
-------------------------------------   ----- 
End-of-path arrival time (ps)           35164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell113  15700  35164  962379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 962935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34608
-------------------------------------   ----- 
End-of-path arrival time (ps)           34608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell96  15144  34608  962935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 962935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34608
-------------------------------------   ----- 
End-of-path arrival time (ps)           34608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell103  15144  34608  962935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 965935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31608
-------------------------------------   ----- 
End-of-path arrival time (ps)           31608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell66  12144  31608  965935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 965935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31608
-------------------------------------   ----- 
End-of-path arrival time (ps)           31608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell77  12144  31608  965935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 965935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31608
-------------------------------------   ----- 
End-of-path arrival time (ps)           31608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell85  12144  31608  965935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 965935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31608
-------------------------------------   ----- 
End-of-path arrival time (ps)           31608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell104  12144  31608  965935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 967293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30250
-------------------------------------   ----- 
End-of-path arrival time (ps)           30250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell71  10786  30250  967293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 967293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30250
-------------------------------------   ----- 
End-of-path arrival time (ps)           30250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell83  10786  30250  967293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 967293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30250
-------------------------------------   ----- 
End-of-path arrival time (ps)           30250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell114  10786  30250  967293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 968695p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28848
-------------------------------------   ----- 
End-of-path arrival time (ps)           28848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell66  27973  28848  968695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 968695p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28848
-------------------------------------   ----- 
End-of-path arrival time (ps)           28848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell77  27973  28848  968695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 968695p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28848
-------------------------------------   ----- 
End-of-path arrival time (ps)           28848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell85  27973  28848  968695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 968695p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28848
-------------------------------------   ----- 
End-of-path arrival time (ps)           28848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell104  27973  28848  968695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 968698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28845
-------------------------------------   ----- 
End-of-path arrival time (ps)           28845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell71  27970  28845  968698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 968698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28845
-------------------------------------   ----- 
End-of-path arrival time (ps)           28845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell83  27970  28845  968698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 968698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28845
-------------------------------------   ----- 
End-of-path arrival time (ps)           28845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell114  27970  28845  968698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 969437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28106
-------------------------------------   ----- 
End-of-path arrival time (ps)           28106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell102  27231  28106  969437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 969437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28106
-------------------------------------   ----- 
End-of-path arrival time (ps)           28106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell110  27231  28106  969437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 969437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28106
-------------------------------------   ----- 
End-of-path arrival time (ps)           28106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell116  27231  28106  969437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 969681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27862
-------------------------------------   ----- 
End-of-path arrival time (ps)           27862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell79   8398  27862  969681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 969681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27862
-------------------------------------   ----- 
End-of-path arrival time (ps)           27862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell106   8398  27862  969681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 969681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27862
-------------------------------------   ----- 
End-of-path arrival time (ps)           27862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell118   8398  27862  969681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 969749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27794
-------------------------------------   ----- 
End-of-path arrival time (ps)           27794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell96  26919  27794  969749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 969749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27794
-------------------------------------   ----- 
End-of-path arrival time (ps)           27794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell103  26919  27794  969749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 969772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27771
-------------------------------------   ----- 
End-of-path arrival time (ps)           27771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell63  26896  27771  969772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 969772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27771
-------------------------------------   ----- 
End-of-path arrival time (ps)           27771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell68  26896  27771  969772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 969772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27771
-------------------------------------   ----- 
End-of-path arrival time (ps)           27771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell109  26896  27771  969772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 969772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27771
-------------------------------------   ----- 
End-of-path arrival time (ps)           27771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell113  26896  27771  969772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 970005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27538
-------------------------------------   ----- 
End-of-path arrival time (ps)           27538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell82  26663  27538  970005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 970005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27538
-------------------------------------   ----- 
End-of-path arrival time (ps)           27538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell99  26663  27538  970005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 970005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27538
-------------------------------------   ----- 
End-of-path arrival time (ps)           27538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell100  26663  27538  970005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 970121p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27422
-------------------------------------   ----- 
End-of-path arrival time (ps)           27422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell105   7958  27422  970121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 970679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26864
-------------------------------------   ----- 
End-of-path arrival time (ps)           26864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell59   7400  26864  970679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 970679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26864
-------------------------------------   ----- 
End-of-path arrival time (ps)           26864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell60   7400  26864  970679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 970829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26714
-------------------------------------   ----- 
End-of-path arrival time (ps)           26714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell93  25839  26714  970829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 970829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26714
-------------------------------------   ----- 
End-of-path arrival time (ps)           26714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell94  25839  26714  970829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 970829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26714
-------------------------------------   ----- 
End-of-path arrival time (ps)           26714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell108  25839  26714  970829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 970879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26664
-------------------------------------   ----- 
End-of-path arrival time (ps)           26664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell75   7200  26664  970879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 970879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26664
-------------------------------------   ----- 
End-of-path arrival time (ps)           26664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell111   7200  26664  970879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 971686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25857
-------------------------------------   ----- 
End-of-path arrival time (ps)           25857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell92  24982  25857  971686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 971686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25857
-------------------------------------   ----- 
End-of-path arrival time (ps)           25857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell112  24982  25857  971686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 971687p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25856
-------------------------------------   ----- 
End-of-path arrival time (ps)           25856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell67  24981  25856  971687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 971687p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25856
-------------------------------------   ----- 
End-of-path arrival time (ps)           25856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell84  24981  25856  971687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 971796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25747
-------------------------------------   ----- 
End-of-path arrival time (ps)           25747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell64  24872  25747  971796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 971816p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25727
-------------------------------------   ----- 
End-of-path arrival time (ps)           25727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell86  24852  25727  971816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 971816p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25727
-------------------------------------   ----- 
End-of-path arrival time (ps)           25727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell88  24852  25727  971816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 972545p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24998
-------------------------------------   ----- 
End-of-path arrival time (ps)           24998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell119   5534  24998  972545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 973280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24263
-------------------------------------   ----- 
End-of-path arrival time (ps)           24263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell76  23388  24263  973280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 973280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24263
-------------------------------------   ----- 
End-of-path arrival time (ps)           24263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell101  23388  24263  973280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 973628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23915
-------------------------------------   ----- 
End-of-path arrival time (ps)           23915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell61   4451  23915  973628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 973628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23915
-------------------------------------   ----- 
End-of-path arrival time (ps)           23915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell62   4451  23915  973628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 973628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23915
-------------------------------------   ----- 
End-of-path arrival time (ps)           23915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell72   4451  23915  973628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 973628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23915
-------------------------------------   ----- 
End-of-path arrival time (ps)           23915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11614  12489  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14834  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2284  17119  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  19464  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell80   4451  23915  973628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 974776p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22767
-------------------------------------   ----- 
End-of-path arrival time (ps)           22767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell78  21892  22767  974776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 974776p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22767
-------------------------------------   ----- 
End-of-path arrival time (ps)           22767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell91  21892  22767  974776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 974776p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22767
-------------------------------------   ----- 
End-of-path arrival time (ps)           22767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell95  21892  22767  974776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 974776p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22767
-------------------------------------   ----- 
End-of-path arrival time (ps)           22767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell97  21892  22767  974776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 974776p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22767
-------------------------------------   ----- 
End-of-path arrival time (ps)           22767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell107  21892  22767  974776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 974776p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22767
-------------------------------------   ----- 
End-of-path arrival time (ps)           22767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell120  21892  22767  974776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 974803p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22740
-------------------------------------   ----- 
End-of-path arrival time (ps)           22740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell97  21865  22740  974803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 974803p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22740
-------------------------------------   ----- 
End-of-path arrival time (ps)           22740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell107  21865  22740  974803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 974803p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22740
-------------------------------------   ----- 
End-of-path arrival time (ps)           22740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell120  21865  22740  974803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 974812p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22731
-------------------------------------   ----- 
End-of-path arrival time (ps)           22731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell78  21856  22731  974812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 974812p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22731
-------------------------------------   ----- 
End-of-path arrival time (ps)           22731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell91  21856  22731  974812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 974812p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22731
-------------------------------------   ----- 
End-of-path arrival time (ps)           22731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell95  21856  22731  974812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 975238p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22305
-------------------------------------   ----- 
End-of-path arrival time (ps)           22305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell65  21430  22305  975238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 975238p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22305
-------------------------------------   ----- 
End-of-path arrival time (ps)           22305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell87  21430  22305  975238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 975241p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22302
-------------------------------------   ----- 
End-of-path arrival time (ps)           22302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell74  21427  22302  975241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 975241p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22302
-------------------------------------   ----- 
End-of-path arrival time (ps)           22302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell81  21427  22302  975241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 975241p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22302
-------------------------------------   ----- 
End-of-path arrival time (ps)           22302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell98  21427  22302  975241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 975241p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22302
-------------------------------------   ----- 
End-of-path arrival time (ps)           22302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell122  21427  22302  975241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 975265p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22278
-------------------------------------   ----- 
End-of-path arrival time (ps)           22278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell89  21403  22278  975265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 975268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22275
-------------------------------------   ----- 
End-of-path arrival time (ps)           22275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell115  21400  22275  975268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 975365p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22178
-------------------------------------   ----- 
End-of-path arrival time (ps)           22178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell71  21303  22178  975365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 975365p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22178
-------------------------------------   ----- 
End-of-path arrival time (ps)           22178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell83  21303  22178  975365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 975365p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22178
-------------------------------------   ----- 
End-of-path arrival time (ps)           22178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell114  21303  22178  975365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 975924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21619
-------------------------------------   ----- 
End-of-path arrival time (ps)           21619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell66  20744  21619  975924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 975924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21619
-------------------------------------   ----- 
End-of-path arrival time (ps)           21619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell77  20744  21619  975924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 975924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21619
-------------------------------------   ----- 
End-of-path arrival time (ps)           21619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell85  20744  21619  975924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 975924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21619
-------------------------------------   ----- 
End-of-path arrival time (ps)           21619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell104  20744  21619  975924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 976279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21264
-------------------------------------   ----- 
End-of-path arrival time (ps)           21264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell93  20389  21264  976279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 976279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21264
-------------------------------------   ----- 
End-of-path arrival time (ps)           21264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell94  20389  21264  976279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 976279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21264
-------------------------------------   ----- 
End-of-path arrival time (ps)           21264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell108  20389  21264  976279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 976648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20895
-------------------------------------   ----- 
End-of-path arrival time (ps)           20895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell70  20020  20895  976648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 976648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20895
-------------------------------------   ----- 
End-of-path arrival time (ps)           20895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell73  20020  20895  976648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 976648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20895
-------------------------------------   ----- 
End-of-path arrival time (ps)           20895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell117  20020  20895  976648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 976668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20875
-------------------------------------   ----- 
End-of-path arrival time (ps)           20875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell69  20000  20875  976668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 976668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20875
-------------------------------------   ----- 
End-of-path arrival time (ps)           20875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell90  20000  20875  976668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 976668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20875
-------------------------------------   ----- 
End-of-path arrival time (ps)           20875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell121  20000  20875  976668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 976912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20631
-------------------------------------   ----- 
End-of-path arrival time (ps)           20631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell76  19756  20631  976912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 976912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20631
-------------------------------------   ----- 
End-of-path arrival time (ps)           20631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell101  19756  20631  976912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 977146p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20397
-------------------------------------   ----- 
End-of-path arrival time (ps)           20397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell67  19522  20397  977146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 977146p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20397
-------------------------------------   ----- 
End-of-path arrival time (ps)           20397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell84  19522  20397  977146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 977147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20396
-------------------------------------   ----- 
End-of-path arrival time (ps)           20396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell92  19521  20396  977147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 977147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20396
-------------------------------------   ----- 
End-of-path arrival time (ps)           20396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell112  19521  20396  977147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 977723p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19820
-------------------------------------   ----- 
End-of-path arrival time (ps)           19820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell96  18945  19820  977723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 977723p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19820
-------------------------------------   ----- 
End-of-path arrival time (ps)           19820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell103  18945  19820  977723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 977730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19813
-------------------------------------   ----- 
End-of-path arrival time (ps)           19813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell102  18938  19813  977730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 977730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19813
-------------------------------------   ----- 
End-of-path arrival time (ps)           19813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell110  18938  19813  977730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 977730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19813
-------------------------------------   ----- 
End-of-path arrival time (ps)           19813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell116  18938  19813  977730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 977739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19804
-------------------------------------   ----- 
End-of-path arrival time (ps)           19804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell63  18929  19804  977739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 977739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19804
-------------------------------------   ----- 
End-of-path arrival time (ps)           19804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell68  18929  19804  977739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 977739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19804
-------------------------------------   ----- 
End-of-path arrival time (ps)           19804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell109  18929  19804  977739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 977739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19804
-------------------------------------   ----- 
End-of-path arrival time (ps)           19804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell113  18929  19804  977739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 977749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19794
-------------------------------------   ----- 
End-of-path arrival time (ps)           19794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell82  18919  19794  977749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 977749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19794
-------------------------------------   ----- 
End-of-path arrival time (ps)           19794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell99  18919  19794  977749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 977749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19794
-------------------------------------   ----- 
End-of-path arrival time (ps)           19794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell100  18919  19794  977749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 977887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19656
-------------------------------------   ----- 
End-of-path arrival time (ps)           19656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell92  18781  19656  977887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 977887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19656
-------------------------------------   ----- 
End-of-path arrival time (ps)           19656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell112  18781  19656  977887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 977889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19654
-------------------------------------   ----- 
End-of-path arrival time (ps)           19654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell67  18779  19654  977889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 977889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19654
-------------------------------------   ----- 
End-of-path arrival time (ps)           19654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell84  18779  19654  977889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 978459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19084
-------------------------------------   ----- 
End-of-path arrival time (ps)           19084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell86  18209  19084  978459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 978459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19084
-------------------------------------   ----- 
End-of-path arrival time (ps)           19084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell88  18209  19084  978459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 978470p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19073
-------------------------------------   ----- 
End-of-path arrival time (ps)           19073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell64  18198  19073  978470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 978740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18803
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell93  17928  18803  978740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 978740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18803
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell94  17928  18803  978740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 978740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18803
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell108  17928  18803  978740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 978809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18734
-------------------------------------   ----- 
End-of-path arrival time (ps)           18734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell64  17859  18734  978809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 978828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18715
-------------------------------------   ----- 
End-of-path arrival time (ps)           18715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell86  17840  18715  978828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 978828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18715
-------------------------------------   ----- 
End-of-path arrival time (ps)           18715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell88  17840  18715  978828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 979515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18028
-------------------------------------   ----- 
End-of-path arrival time (ps)           18028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell67  17153  18028  979515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 979515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18028
-------------------------------------   ----- 
End-of-path arrival time (ps)           18028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell84  17153  18028  979515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 979560p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17983
-------------------------------------   ----- 
End-of-path arrival time (ps)           17983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell82  17108  17983  979560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 979560p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17983
-------------------------------------   ----- 
End-of-path arrival time (ps)           17983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell99  17108  17983  979560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 979560p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17983
-------------------------------------   ----- 
End-of-path arrival time (ps)           17983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell100  17108  17983  979560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 979568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17975
-------------------------------------   ----- 
End-of-path arrival time (ps)           17975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell102  17100  17975  979568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 979568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17975
-------------------------------------   ----- 
End-of-path arrival time (ps)           17975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell110  17100  17975  979568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 979568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17975
-------------------------------------   ----- 
End-of-path arrival time (ps)           17975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell116  17100  17975  979568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 979743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17800
-------------------------------------   ----- 
End-of-path arrival time (ps)           17800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell93  16925  17800  979743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 979743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17800
-------------------------------------   ----- 
End-of-path arrival time (ps)           17800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell94  16925  17800  979743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 979743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17800
-------------------------------------   ----- 
End-of-path arrival time (ps)           17800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell108  16925  17800  979743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 979887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17656
-------------------------------------   ----- 
End-of-path arrival time (ps)           17656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell76  16781  17656  979887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 979887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17656
-------------------------------------   ----- 
End-of-path arrival time (ps)           17656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell101  16781  17656  979887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 980027p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17516
-------------------------------------   ----- 
End-of-path arrival time (ps)           17516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell96  16641  17516  980027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 980027p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17516
-------------------------------------   ----- 
End-of-path arrival time (ps)           17516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell103  16641  17516  980027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 980058p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17485
-------------------------------------   ----- 
End-of-path arrival time (ps)           17485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell97  16610  17485  980058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 980058p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17485
-------------------------------------   ----- 
End-of-path arrival time (ps)           17485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell107  16610  17485  980058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 980058p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17485
-------------------------------------   ----- 
End-of-path arrival time (ps)           17485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell120  16610  17485  980058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 980065p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17478
-------------------------------------   ----- 
End-of-path arrival time (ps)           17478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell78  16603  17478  980065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 980065p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17478
-------------------------------------   ----- 
End-of-path arrival time (ps)           17478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell91  16603  17478  980065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 980065p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17478
-------------------------------------   ----- 
End-of-path arrival time (ps)           17478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell95  16603  17478  980065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 980069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17474
-------------------------------------   ----- 
End-of-path arrival time (ps)           17474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell92  16599  17474  980069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 980069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17474
-------------------------------------   ----- 
End-of-path arrival time (ps)           17474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell112  16599  17474  980069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 980533p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17010
-------------------------------------   ----- 
End-of-path arrival time (ps)           17010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell105  16135  17010  980533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 980538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17005
-------------------------------------   ----- 
End-of-path arrival time (ps)           17005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell79  16130  17005  980538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 980538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17005
-------------------------------------   ----- 
End-of-path arrival time (ps)           17005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell106  16130  17005  980538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 980538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17005
-------------------------------------   ----- 
End-of-path arrival time (ps)           17005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell118  16130  17005  980538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 980557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16986
-------------------------------------   ----- 
End-of-path arrival time (ps)           16986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell59  16111  16986  980557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 980557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16986
-------------------------------------   ----- 
End-of-path arrival time (ps)           16986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell60  16111  16986  980557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 980740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16803
-------------------------------------   ----- 
End-of-path arrival time (ps)           16803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell97  15928  16803  980740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 980740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16803
-------------------------------------   ----- 
End-of-path arrival time (ps)           16803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell107  15928  16803  980740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 980740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16803
-------------------------------------   ----- 
End-of-path arrival time (ps)           16803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell120  15928  16803  980740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 980752p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell78  15916  16791  980752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 980752p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell91  15916  16791  980752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 980752p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell95  15916  16791  980752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 981067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16476
-------------------------------------   ----- 
End-of-path arrival time (ps)           16476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell63  15601  16476  981067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 981067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16476
-------------------------------------   ----- 
End-of-path arrival time (ps)           16476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell68  15601  16476  981067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 981067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16476
-------------------------------------   ----- 
End-of-path arrival time (ps)           16476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell109  15601  16476  981067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 981067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16476
-------------------------------------   ----- 
End-of-path arrival time (ps)           16476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell113  15601  16476  981067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 981078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16465
-------------------------------------   ----- 
End-of-path arrival time (ps)           16465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell69  15590  16465  981078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 981078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16465
-------------------------------------   ----- 
End-of-path arrival time (ps)           16465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell90  15590  16465  981078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 981078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16465
-------------------------------------   ----- 
End-of-path arrival time (ps)           16465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell121  15590  16465  981078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 981382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16161
-------------------------------------   ----- 
End-of-path arrival time (ps)           16161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell70  15286  16161  981382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 981382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16161
-------------------------------------   ----- 
End-of-path arrival time (ps)           16161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell73  15286  16161  981382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 981382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16161
-------------------------------------   ----- 
End-of-path arrival time (ps)           16161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell117  15286  16161  981382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 981783p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15760
-------------------------------------   ----- 
End-of-path arrival time (ps)           15760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell66  14885  15760  981783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 981783p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15760
-------------------------------------   ----- 
End-of-path arrival time (ps)           15760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell77  14885  15760  981783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 981783p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15760
-------------------------------------   ----- 
End-of-path arrival time (ps)           15760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell85  14885  15760  981783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 981783p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15760
-------------------------------------   ----- 
End-of-path arrival time (ps)           15760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell104  14885  15760  981783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 981788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15755
-------------------------------------   ----- 
End-of-path arrival time (ps)           15755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell71  14880  15755  981788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 981788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15755
-------------------------------------   ----- 
End-of-path arrival time (ps)           15755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell83  14880  15755  981788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 981788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15755
-------------------------------------   ----- 
End-of-path arrival time (ps)           15755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell114  14880  15755  981788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 981880p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15663
-------------------------------------   ----- 
End-of-path arrival time (ps)           15663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell64  14788  15663  981880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 981917p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15626
-------------------------------------   ----- 
End-of-path arrival time (ps)           15626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell76  14751  15626  981917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 981917p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15626
-------------------------------------   ----- 
End-of-path arrival time (ps)           15626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell101  14751  15626  981917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 982765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14778
-------------------------------------   ----- 
End-of-path arrival time (ps)           14778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell65  13903  14778  982765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14778
-------------------------------------   ----- 
End-of-path arrival time (ps)           14778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell87  13903  14778  982765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 982818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14725
-------------------------------------   ----- 
End-of-path arrival time (ps)           14725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell89  13850  14725  982818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982835p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14708
-------------------------------------   ----- 
End-of-path arrival time (ps)           14708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell86  13833  14708  982835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982835p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14708
-------------------------------------   ----- 
End-of-path arrival time (ps)           14708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell88  13833  14708  982835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 982845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell96  13823  14698  982845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 982845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell103  13823  14698  982845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983337p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell74  13331  14206  983337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 983337p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell81  13331  14206  983337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 983337p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell98  13331  14206  983337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 983337p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14206
-------------------------------------   ----- 
End-of-path arrival time (ps)           14206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell122  13331  14206  983337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 983381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14162
-------------------------------------   ----- 
End-of-path arrival time (ps)           14162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell115  13287  14162  983381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14130
-------------------------------------   ----- 
End-of-path arrival time (ps)           14130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell63  13255  14130  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14130
-------------------------------------   ----- 
End-of-path arrival time (ps)           14130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell68  13255  14130  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14130
-------------------------------------   ----- 
End-of-path arrival time (ps)           14130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell109  13255  14130  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 983413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14130
-------------------------------------   ----- 
End-of-path arrival time (ps)           14130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell113  13255  14130  983413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 983566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13977
-------------------------------------   ----- 
End-of-path arrival time (ps)           13977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell59  13102  13977  983566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 983566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13977
-------------------------------------   ----- 
End-of-path arrival time (ps)           13977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell60  13102  13977  983566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 983663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell97  13005  13880  983663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 983663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell107  13005  13880  983663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 983663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell120  13005  13880  983663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell78  12996  13871  983672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell91  12996  13871  983672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 983672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell95  12996  13871  983672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 983743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13800
-------------------------------------   ----- 
End-of-path arrival time (ps)           13800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell66  12925  13800  983743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 983743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13800
-------------------------------------   ----- 
End-of-path arrival time (ps)           13800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell77  12925  13800  983743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 983743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13800
-------------------------------------   ----- 
End-of-path arrival time (ps)           13800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell85  12925  13800  983743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 983743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13800
-------------------------------------   ----- 
End-of-path arrival time (ps)           13800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell104  12925  13800  983743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 983745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13798
-------------------------------------   ----- 
End-of-path arrival time (ps)           13798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell71  12923  13798  983745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13798
-------------------------------------   ----- 
End-of-path arrival time (ps)           13798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell83  12923  13798  983745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13798
-------------------------------------   ----- 
End-of-path arrival time (ps)           13798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell114  12923  13798  983745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 983771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13772
-------------------------------------   ----- 
End-of-path arrival time (ps)           13772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell105  12897  13772  983771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13667
-------------------------------------   ----- 
End-of-path arrival time (ps)           13667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell67  12792  13667  983876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 983876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13667
-------------------------------------   ----- 
End-of-path arrival time (ps)           13667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell84  12792  13667  983876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 983878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell92  12790  13665  983878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 983878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell112  12790  13665  983878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984345p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13198
-------------------------------------   ----- 
End-of-path arrival time (ps)           13198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell59  12323  13198  984345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 984345p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13198
-------------------------------------   ----- 
End-of-path arrival time (ps)           13198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell60  12323  13198  984345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13141
-------------------------------------   ----- 
End-of-path arrival time (ps)           13141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell79  12266  13141  984402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13141
-------------------------------------   ----- 
End-of-path arrival time (ps)           13141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell106  12266  13141  984402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 984402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13141
-------------------------------------   ----- 
End-of-path arrival time (ps)           13141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell118  12266  13141  984402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13135
-------------------------------------   ----- 
End-of-path arrival time (ps)           13135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell105  12260  13135  984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 984491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell75  12177  13052  984491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 984491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell111  12177  13052  984491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 984493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13050
-------------------------------------   ----- 
End-of-path arrival time (ps)           13050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell119  12175  13050  984493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 984503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13040
-------------------------------------   ----- 
End-of-path arrival time (ps)           13040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell61  12165  13040  984503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13040
-------------------------------------   ----- 
End-of-path arrival time (ps)           13040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell62  12165  13040  984503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13040
-------------------------------------   ----- 
End-of-path arrival time (ps)           13040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell72  12165  13040  984503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 984503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13040
-------------------------------------   ----- 
End-of-path arrival time (ps)           13040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell80  12165  13040  984503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 984534p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13009
-------------------------------------   ----- 
End-of-path arrival time (ps)           13009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell75  12134  13009  984534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 984534p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13009
-------------------------------------   ----- 
End-of-path arrival time (ps)           13009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell111  12134  13009  984534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 984710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12833
-------------------------------------   ----- 
End-of-path arrival time (ps)           12833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell97  11958  12833  984710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12833
-------------------------------------   ----- 
End-of-path arrival time (ps)           12833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell107  11958  12833  984710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 984710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12833
-------------------------------------   ----- 
End-of-path arrival time (ps)           12833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell120  11958  12833  984710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 984721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12822
-------------------------------------   ----- 
End-of-path arrival time (ps)           12822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell78  11947  12822  984721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 984721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12822
-------------------------------------   ----- 
End-of-path arrival time (ps)           12822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell91  11947  12822  984721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12822
-------------------------------------   ----- 
End-of-path arrival time (ps)           12822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell95  11947  12822  984721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12756
-------------------------------------   ----- 
End-of-path arrival time (ps)           12756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell79  11881  12756  984787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12756
-------------------------------------   ----- 
End-of-path arrival time (ps)           12756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell106  11881  12756  984787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 984787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12756
-------------------------------------   ----- 
End-of-path arrival time (ps)           12756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell118  11881  12756  984787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell61  11581  12456  985087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 985087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell62  11581  12456  985087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell72  11581  12456  985087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell80  11581  12456  985087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 985089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12454
-------------------------------------   ----- 
End-of-path arrival time (ps)           12454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell75  11579  12454  985089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 985089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12454
-------------------------------------   ----- 
End-of-path arrival time (ps)           12454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell111  11579  12454  985089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 985138p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12405
-------------------------------------   ----- 
End-of-path arrival time (ps)           12405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell67  11530  12405  985138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985138p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12405
-------------------------------------   ----- 
End-of-path arrival time (ps)           12405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell84  11530  12405  985138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 985158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12385
-------------------------------------   ----- 
End-of-path arrival time (ps)           12385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell82  11510  12385  985158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12385
-------------------------------------   ----- 
End-of-path arrival time (ps)           12385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell99  11510  12385  985158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12385
-------------------------------------   ----- 
End-of-path arrival time (ps)           12385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell100  11510  12385  985158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985167p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12376
-------------------------------------   ----- 
End-of-path arrival time (ps)           12376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell102  11501  12376  985167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985167p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12376
-------------------------------------   ----- 
End-of-path arrival time (ps)           12376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell110  11501  12376  985167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985167p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12376
-------------------------------------   ----- 
End-of-path arrival time (ps)           12376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell116  11501  12376  985167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12097
-------------------------------------   ----- 
End-of-path arrival time (ps)           12097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell61  11222  12097  985446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 985446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12097
-------------------------------------   ----- 
End-of-path arrival time (ps)           12097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell62  11222  12097  985446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12097
-------------------------------------   ----- 
End-of-path arrival time (ps)           12097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell72  11222  12097  985446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12097
-------------------------------------   ----- 
End-of-path arrival time (ps)           12097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell80  11222  12097  985446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985476p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell86  11192  12067  985476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 985476p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell88  11192  12067  985476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 985532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12011
-------------------------------------   ----- 
End-of-path arrival time (ps)           12011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell76  11136  12011  985532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 985532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12011
-------------------------------------   ----- 
End-of-path arrival time (ps)           12011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell101  11136  12011  985532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 985553p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell70  11115  11990  985553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985553p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell73  11115  11990  985553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985553p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell117  11115  11990  985553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985565p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11978
-------------------------------------   ----- 
End-of-path arrival time (ps)           11978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell93  11103  11978  985565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985565p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11978
-------------------------------------   ----- 
End-of-path arrival time (ps)           11978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell94  11103  11978  985565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985565p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11978
-------------------------------------   ----- 
End-of-path arrival time (ps)           11978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell108  11103  11978  985565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell119  10752  11627  985916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11521
-------------------------------------   ----- 
End-of-path arrival time (ps)           11521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell93  10646  11521  986022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11521
-------------------------------------   ----- 
End-of-path arrival time (ps)           11521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell94  10646  11521  986022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11521
-------------------------------------   ----- 
End-of-path arrival time (ps)           11521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell108  10646  11521  986022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11508
-------------------------------------   ----- 
End-of-path arrival time (ps)           11508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell64  10633  11508  986035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11434
-------------------------------------   ----- 
End-of-path arrival time (ps)           11434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell69  10559  11434  986109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 986109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11434
-------------------------------------   ----- 
End-of-path arrival time (ps)           11434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell90  10559  11434  986109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11434
-------------------------------------   ----- 
End-of-path arrival time (ps)           11434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell121  10559  11434  986109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell69  10406  11281  986262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 986262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell90  10406  11281  986262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell121  10406  11281  986262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986352p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11191
-------------------------------------   ----- 
End-of-path arrival time (ps)           11191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell119  10316  11191  986352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell70  10231  11106  986437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 986437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell73  10231  11106  986437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 986437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell117  10231  11106  986437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 986480p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11063
-------------------------------------   ----- 
End-of-path arrival time (ps)           11063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell63  10188  11063  986480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986480p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11063
-------------------------------------   ----- 
End-of-path arrival time (ps)           11063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell68  10188  11063  986480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986480p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11063
-------------------------------------   ----- 
End-of-path arrival time (ps)           11063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell109  10188  11063  986480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986480p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11063
-------------------------------------   ----- 
End-of-path arrival time (ps)           11063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell113  10188  11063  986480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 986487p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11056
-------------------------------------   ----- 
End-of-path arrival time (ps)           11056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell96  10181  11056  986487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986487p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11056
-------------------------------------   ----- 
End-of-path arrival time (ps)           11056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell103  10181  11056  986487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10976
-------------------------------------   ----- 
End-of-path arrival time (ps)           10976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell76  10101  10976  986567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10976
-------------------------------------   ----- 
End-of-path arrival time (ps)           10976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell101  10101  10976  986567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10921
-------------------------------------   ----- 
End-of-path arrival time (ps)           10921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell71  10046  10921  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10921
-------------------------------------   ----- 
End-of-path arrival time (ps)           10921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell83  10046  10921  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 986622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10921
-------------------------------------   ----- 
End-of-path arrival time (ps)           10921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell114  10046  10921  986622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986647p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell92  10021  10896  986647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986647p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell112  10021  10896  986647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10359
-------------------------------------   ----- 
End-of-path arrival time (ps)           10359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell115   9484  10359  987184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell89   9479  10354  987189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987383p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10160
-------------------------------------   ----- 
End-of-path arrival time (ps)           10160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell89   9285  10160  987383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 987386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2840
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997160

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9774
-------------------------------------   ---- 
End-of-path arrival time (ps)           9774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1      controlcell2    847    847  987386  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/main_1      macrocell20    4266   5113  987386  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/q           macrocell20    2345   7458  987386  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/enable  count7cell     2316   9774  987386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10157
-------------------------------------   ----- 
End-of-path arrival time (ps)           10157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell115   9282  10157  987386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987405p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10138
-------------------------------------   ----- 
End-of-path arrival time (ps)           10138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell65   9263  10138  987405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987405p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10138
-------------------------------------   ----- 
End-of-path arrival time (ps)           10138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell87   9263  10138  987405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell74   9260  10135  987408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell81   9260  10135  987408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell98   9260  10135  987408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell122   9260  10135  987408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell86   9187  10062  987481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell88   9187  10062  987481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10049
-------------------------------------   ----- 
End-of-path arrival time (ps)           10049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell64   9174  10049  987494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell66   9089   9964  987579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 987579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell77   9089   9964  987579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 987579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell85   9089   9964  987579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell104   9089   9964  987579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 987660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1360   1360  960232  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell57   8523   9883  987660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987703p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9840
-------------------------------------   ---- 
End-of-path arrival time (ps)           9840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell82   8965   9840  987703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987703p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9840
-------------------------------------   ---- 
End-of-path arrival time (ps)           9840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell99   8965   9840  987703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 987703p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9840
-------------------------------------   ---- 
End-of-path arrival time (ps)           9840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell100   8965   9840  987703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell102   8933   9808  987735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 987735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell110   8933   9808  987735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 987735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell116   8933   9808  987735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 988163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9380
-------------------------------------   ---- 
End-of-path arrival time (ps)           9380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell69   8505   9380  988163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 988163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9380
-------------------------------------   ---- 
End-of-path arrival time (ps)           9380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell90   8505   9380  988163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9380
-------------------------------------   ---- 
End-of-path arrival time (ps)           9380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell121   8505   9380  988163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell70   8497   9372  988171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell73   8497   9372  988171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell117   8497   9372  988171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988913p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8630
-------------------------------------   ---- 
End-of-path arrival time (ps)           8630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell59   7755   8630  988913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988913p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8630
-------------------------------------   ---- 
End-of-path arrival time (ps)           8630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell60   7755   8630  988913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8498
-------------------------------------   ---- 
End-of-path arrival time (ps)           8498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell96   7623   8498  989045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 989045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8498
-------------------------------------   ---- 
End-of-path arrival time (ps)           8498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell103   7623   8498  989045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 989104p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8439
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1360   1360  960351  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell53   7079   8439  989104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell79   7493   8368  989175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 989175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell106   7493   8368  989175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 989175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell118   7493   8368  989175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 989247p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell115   7421   8296  989247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 989351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1360   1360  960599  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell56   6832   8192  989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 989387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8156
-------------------------------------   ---- 
End-of-path arrival time (ps)           8156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell69   7281   8156  989387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8156
-------------------------------------   ---- 
End-of-path arrival time (ps)           8156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell90   7281   8156  989387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 989387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8156
-------------------------------------   ---- 
End-of-path arrival time (ps)           8156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell121   7281   8156  989387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989397p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell70   7271   8146  989397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989397p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell73   7271   8146  989397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989397p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell117   7271   8146  989397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 989464p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8079
-------------------------------------   ---- 
End-of-path arrival time (ps)           8079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell74   7204   8079  989464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 989464p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8079
-------------------------------------   ---- 
End-of-path arrival time (ps)           8079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell81   7204   8079  989464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 989464p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8079
-------------------------------------   ---- 
End-of-path arrival time (ps)           8079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell98   7204   8079  989464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989464p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8079
-------------------------------------   ---- 
End-of-path arrival time (ps)           8079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell122   7204   8079  989464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989465p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell65   7203   8078  989465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 989465p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  957033  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell87   7203   8078  989465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 989617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell63   7051   7926  989617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 989617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell68   7051   7926  989617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 989617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell109   7051   7926  989617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 989617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell113   7051   7926  989617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell79   6947   7822  989721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 989721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell106   6947   7822  989721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 989721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell118   6947   7822  989721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell105   6947   7822  989721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell82   6871   7746  989797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 989797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell99   6871   7746  989797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell100   6871   7746  989797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989807p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7736
-------------------------------------   ---- 
End-of-path arrival time (ps)           7736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell75   6861   7736  989807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989807p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7736
-------------------------------------   ---- 
End-of-path arrival time (ps)           7736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell111   6861   7736  989807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 989818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7725
-------------------------------------   ---- 
End-of-path arrival time (ps)           7725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell89   6850   7725  989818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell119   6826   7701  989842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell61   6606   7481  990062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell62   6606   7481  990062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 990062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell72   6606   7481  990062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell80   6606   7481  990062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 990100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell102   6568   7443  990100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 990100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell110   6568   7443  990100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell116   6568   7443  990100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 990160p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1360   1360  959761  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell58   6023   7383  990160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 990237p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell75   6431   7306  990237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990237p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell111   6431   7306  990237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990353p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7190
-------------------------------------   ---- 
End-of-path arrival time (ps)           7190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell59   6315   7190  990353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990353p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7190
-------------------------------------   ---- 
End-of-path arrival time (ps)           7190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell60   6315   7190  990353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell105   6307   7182  990361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell65   6287   7162  990381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell87   6287   7162  990381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 990534p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1    controlcell2    847    847  987386  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/load  count7cell     4859   5706  990534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell74   5880   6755  990788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 990788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell81   5880   6755  990788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell98   5880   6755  990788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell122   5880   6755  990788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell61   5880   6755  990788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell62   5880   6755  990788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 990788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell72   5880   6755  990788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  961633  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell80   5880   6755  990788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell61   5510   6385  991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 991158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell62   5510   6385  991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell72   5510   6385  991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 991158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell80   5510   6385  991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991219p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell119   5449   6324  991219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell119   5194   6069  991474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 991497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell71   5171   6046  991497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell83   5171   6046  991497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell114   5171   6046  991497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell66   5168   6043  991500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 991500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell77   5168   6043  991500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell85   5168   6043  991500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell104   5168   6043  991500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell65   4978   5853  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell87   4978   5853  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 992275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell74   4393   5268  992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 992275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell81   4393   5268  992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 992275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell98   4393   5268  992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 992275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell122   4393   5268  992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 992280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell89   4388   5263  992280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 992282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956300  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell115   4386   5261  992282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 992382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1360   1360  960365  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell54   3801   5161  992382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 992581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell75   4087   4962  992581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 992581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  962721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell111   4087   4962  992581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 992679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5851
-------------------------------------   ---- 
End-of-path arrival time (ps)           5851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992679  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clk_en      statuscell1    5004   5851  992679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 992686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1360   1360  960481  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell55   3497   4857  992686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 992722p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_1072/q                         macrocell123    875    875  992722  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/status_0  statuscell1    6053   6928  992722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/tc
Path End       : \ADC_UI:soc_out\/main_5
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 993156p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/tc  count7cell     1440   1440  993156  RISE       1
\ADC_UI:soc_out\/main_5              macrocell126   2947   4387  993156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:soc_out\/q
Path End       : \ADC_UI:soc_out\/main_0
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 993185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:soc_out\/q       macrocell126    875    875  993185  RISE       1
\ADC_UI:soc_out\/main_0  macrocell126   3483   4358  993185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:soc_out\/q
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 993185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:soc_out\/q                macrocell126    875    875  993185  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_0  macrocell127   3483   4358  993185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 993592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell79   3076   3951  993592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 993592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell106   3076   3951  993592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 993592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell118   3076   3951  993592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 993594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell105   3074   3949  993594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 993730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell59   2938   3813  993730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 993730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962057  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell60   2938   3813  993730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:soc_out\/main_2
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 994060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1  controlcell2    847    847  987386  RISE       1
\ADC_UI:soc_out\/main_2              macrocell126   2636   3483  994060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 994060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1  controlcell2    847    847  987386  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_2     macrocell127   2636   3483  994060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 994273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0      controlcell2    847    847  992679  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3410   4257  994273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:state_1\/q
Path End       : \ADC_UI:soc_out\/main_4
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 994363p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:state_1\/q  macrocell127    875    875  994363  RISE       1
\ADC_UI:soc_out\/main_4      macrocell126   2305   3180  994363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:state_1\/q
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_3
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 994363p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:state_1\/q       macrocell127    875    875  994363  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_3  macrocell127   2305   3180  994363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1072/main_1
Capture Clock  : Net_1072/clock_0
Path slack     : 994369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:nrq_reg\/q  macrocell125    875    875  994369  RISE       1
Net_1072/main_1              macrocell123   2299   3174  994369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_2
Path End       : \ADC_UI:soc_out\/main_3
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 994380p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           3163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_2  controlcell2    847    847  994380  RISE       1
\ADC_UI:soc_out\/main_3              macrocell126   2316   3163  994380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1072/clk_en
Capture Clock  : Net_1072/clock_0
Path slack     : 995071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992679  RISE       1
Net_1072/clk_en                      macrocell123   2612   3459  995071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 995071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992679  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clk_en     macrocell125   2612   3459  995071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:soc_out\/clk_en
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 995071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992679  RISE       1
\ADC_UI:soc_out\/clk_en              macrocell126   2612   3459  995071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 995071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992679  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clk_en     macrocell127   2612   3459  995071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3980832p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                      macrocell27      875    875  3980832  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_0           macrocell3      9365  10240  3980832  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      2345  12585  3980832  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2252  14838  3980832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3981278p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14962
-------------------------------------   ----- 
End-of-path arrival time (ps)           14962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell31    875    875  3981278  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_0  macrocell7    9414  10289  3981278  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell7    2345  12634  3981278  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2328  14962  3981278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3981315p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14925
-------------------------------------   ----- 
End-of-path arrival time (ps)           14925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell31    875    875  3981278  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/main_0  macrocell15   8776   9651  3981315  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/q       macrocell15   2345  11996  3981315  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/load   count7cell    2929  14925  3981315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3984144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11646
-------------------------------------   ----- 
End-of-path arrival time (ps)           11646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3984144  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell4      4619   6379  3984144  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/q           macrocell4      2345   8724  3984144  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   2922  11646  3984144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3984445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15205
-------------------------------------   ----- 
End-of-path arrival time (ps)           15205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q        macrocell27     875    875  3980832  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_0  macrocell5     9060   9935  3984445  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q       macrocell5     2345  12280  3984445  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0  statusicell1   2925  15205  3984445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3984520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell27      875    875  3980832  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1  10395  11270  3984520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10991
-------------------------------------   ----- 
End-of-path arrival time (ps)           10991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                      macrocell129      875    875  3984679  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_0           macrocell23      4860   5735  3984679  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345   8080  3984679  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2911  10991  3984679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3984801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14849
-------------------------------------   ----- 
End-of-path arrival time (ps)           14849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q      macrocell33     875    875  3984801  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_0  macrocell8     7099   7974  3984801  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q       macrocell8     2345  10319  3984801  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4  statusicell2   4531  14849  3984801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3984856p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12714
-------------------------------------   ----- 
End-of-path arrival time (ps)           12714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q                      macrocell26      875    875  3984856  RISE       1
Net_86/main_0                                 macrocell2      3369   4244  3984856  RISE       1
Net_86/q                                      macrocell2      2345   6589  3984856  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6126  12714  3984856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3985539p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10251
-------------------------------------   ----- 
End-of-path arrival time (ps)           10251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3981278  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9376  10251  3985539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3985596p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11947
-------------------------------------   ----- 
End-of-path arrival time (ps)           11947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell33  11072  11947  3985596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3985596p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11947
-------------------------------------   ----- 
End-of-path arrival time (ps)           11947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1    macrocell35  11072  11947  3985596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3985608p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11935
-------------------------------------   ----- 
End-of-path arrival time (ps)           11935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3981278  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell37  11060  11935  3985608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3986248p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9542
-------------------------------------   ---- 
End-of-path arrival time (ps)           9542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3986248  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell12     3121   4881  3986248  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/q           macrocell12     2345   7226  3986248  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2317   9542  3986248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3986300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                      macrocell41      875    875  3986300  RISE       1
\MIDI2_UART:BUART:counter_load_not\/main_0           macrocell11     3914   4789  3986300  RISE       1
\MIDI2_UART:BUART:counter_load_not\/q                macrocell11     2345   7134  3986300  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2236   9370  3986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3986692p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10851
-------------------------------------   ----- 
End-of-path arrival time (ps)           10851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell34   9976  10851  3986692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI1_UART:BUART:txn\/main_3
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3986865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10678
-------------------------------------   ----- 
End-of-path arrival time (ps)           10678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  3986865  RISE       1
\MIDI1_UART:BUART:txn\/main_3                macrocell26     7618  10678  3986865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3986973p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell36      875    875  3986973  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   7942   8817  3986973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987008p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10562
-------------------------------------   ----- 
End-of-path arrival time (ps)           10562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q                      macrocell40      875    875  3987008  RISE       1
Net_693/main_0                                macrocell10     4429   5304  3987008  RISE       1
Net_693/q                                     macrocell10     2345   7649  3987008  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2913  10562  3987008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987018p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell32      875    875  3985374  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   7897   8772  3987018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3987254p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10289
-------------------------------------   ----- 
End-of-path arrival time (ps)           10289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1    macrocell32   9414  10289  3987254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3987254p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10289
-------------------------------------   ----- 
End-of-path arrival time (ps)           10289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1   macrocell38   9414  10289  3987254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3987372p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10171
-------------------------------------   ----- 
End-of-path arrival time (ps)           10171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3981278  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_0  macrocell50   9296  10171  3987372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3987469p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           12181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q        macrocell41     875    875  3986300  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_0  macrocell13    6023   6898  3987469  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q       macrocell13    2345   9243  3987469  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0  statusicell3   2938  12181  3987469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3987608p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9935
-------------------------------------   ---- 
End-of-path arrival time (ps)           9935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3980832  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell28   9060   9935  3987608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3987892p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_0   macrocell51   8776   9651  3987892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3988108p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11542
-------------------------------------   ----- 
End-of-path arrival time (ps)           11542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  3988108  RISE       1
\MIDI2_UART:BUART:rx_status_4\/main_1                 macrocell16     2294   4804  3988108  RISE       1
\MIDI2_UART:BUART:rx_status_4\/q                      macrocell16     2345   7149  3988108  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_4                 statusicell4    4393  11542  3988108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3988192p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9351
-------------------------------------   ---- 
End-of-path arrival time (ps)           9351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3980832  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell29   8476   9351  3988192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3988453p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                macrocell41      875    875  3986300  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6462   7337  3988453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MIDITX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxSts\/clock
Path slack     : 3988528p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11122
-------------------------------------   ----- 
End-of-path arrival time (ps)           11122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3988528  RISE       1
\UART_MIDITX:BUART:tx_status_0\/main_3                 macrocell24      3953   6463  3988528  RISE       1
\UART_MIDITX:BUART:tx_status_0\/q                      macrocell24      2345   8808  3988528  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/status_0                 statusicell7     2314  11122  3988528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:txn\/main_4
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3989080p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8463
-------------------------------------   ---- 
End-of-path arrival time (ps)           8463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell29    875    875  3987014  RISE       1
\MIDI1_UART:BUART:txn\/main_4    macrocell26   7588   8463  3989080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989082p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                macrocell42      875    875  3986916  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5833   6708  3989082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:txn\/main_2
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3989200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell28    875    875  3984545  RISE       1
\MIDI1_UART:BUART:txn\/main_2    macrocell26   7468   8343  3989200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3989357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985822  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell27   7311   8186  3989357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                macrocell129      875    875  3984679  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   5547   6422  3989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:txn\/main_1
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3989645p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7898
-------------------------------------   ---- 
End-of-path arrival time (ps)           7898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q  macrocell41    875    875  3986300  RISE       1
\MIDI2_UART:BUART:txn\/main_1    macrocell40   7023   7898  3989645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:txn\/main_1
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3989840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell27    875    875  3980832  RISE       1
\MIDI1_UART:BUART:txn\/main_1    macrocell26   6828   7703  3989840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3989937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7606
-------------------------------------   ---- 
End-of-path arrival time (ps)           7606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3986774  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2                  macrocell28     5096   7606  3989937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3989999p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3987014  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2  macrocell27   6669   7544  3989999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3990014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3987732  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_2                  macrocell42     5019   7529  3990014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3990123p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3984545  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell27   6545   7420  3990123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:txn\/main_5
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3990224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell30    875    875  3985822  RISE       1
\MIDI1_UART:BUART:txn\/main_5   macrocell26   6444   7319  3990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell32    875    875  3985374  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell33   6249   7124  3990419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3985374  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2  macrocell35   6249   7124  3990419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990572p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q          macrocell49      875    875  3990572  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4343   5218  3990572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3990680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell38     875    875  3990680  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell2   8095   8970  3990680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990721p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell33      875    875  3984801  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   6214   7089  3990721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3990726p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3980832  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell27   5942   6817  3990726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990831p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3981278  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4084   4959  3990831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:txn\/main_2
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3990841p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q  macrocell42    875    875  3986916  RISE       1
\MIDI2_UART:BUART:txn\/main_2    macrocell40   5827   6702  3990841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3991122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3984679  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_0  macrocell131   5546   6421  3991122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:txn\/main_4
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3991125p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q  macrocell43    875    875  3987068  RISE       1
\MIDI2_UART:BUART:txn\/main_4    macrocell40   5543   6418  3991125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q                macrocell130      875    875  3985759  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3785   4660  3991130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3991199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3988528  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_3                  macrocell130     3834   6344  3991199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3985374  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2  macrocell32   5318   6193  3991350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell32    875    875  3985374  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell38   5318   6193  3991350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell32    875    875  3985374  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell37   5234   6109  3991434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985822  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell28   5223   6098  3991445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991491p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3986067  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell34   5177   6052  3991491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3991493p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q                macrocell45      875    875  3986666  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3422   4297  3991493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MIDITX:BUART:txn\/main_3
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3991595p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   3060   3060  3991595  RISE       1
\UART_MIDITX:BUART:txn\/main_3                macrocell128     2888   5948  3991595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991703p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell28      875    875  3984545  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3212   4087  3991703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3987014  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3  macrocell28   4870   5745  3991798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_0    macrocell45   4854   5729  3991814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_0  macrocell46   4854   5729  3991814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_0    macrocell47   4854   5729  3991814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3981278  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_0    macrocell48   4854   5729  3991814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3984545  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell29   4762   5637  3991906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992001p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell36    875    875  3986973  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell33   4667   5542  3992001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992001p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3986973  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3   macrocell35   4667   5542  3992001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992043p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3986067  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5  macrocell32   4625   5500  3992043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992043p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell35    875    875  3986067  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell38   4625   5500  3992043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI2_UART:BUART:txn\/main_3
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3992173p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  3992173  RISE       1
\MIDI2_UART:BUART:txn\/main_3                macrocell40     2310   5370  3992173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992219p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3985374  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell34   4449   5324  3992219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992220p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3986300  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_0  macrocell42   4448   5323  3992220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3984856  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0  macrocell32   4446   5321  3992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q               macrocell26    875    875  3984856  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0  macrocell38   4446   5321  3992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3987008  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_1  macrocell45   4446   5321  3992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3987008  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_1  macrocell48   4446   5321  3992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 3992242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q           macrocell26    875    875  3984856  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell39   4426   5301  3992242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:txn\/main_5
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3992249p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q  macrocell44    875    875  3986448  RISE       1
\MIDI2_UART:BUART:txn\/main_5   macrocell40   4419   5294  3992249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q               macrocell45    875    875  3986666  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_1  macrocell50   4351   5226  3992317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3992388p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           3402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987004  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   3272   3402  3992388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:txn\/main_4
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q  macrocell131    875    875  3985893  RISE       1
\UART_MIDITX:BUART:txn\/main_4    macrocell128   4274   5149  3992394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3992394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3985893  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_3  macrocell129   4274   5149  3992394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3992403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3985893  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_4  macrocell130   4265   5140  3992403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3992403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q      macrocell131    875    875  3985893  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_3  macrocell132   4265   5140  3992403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992434  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell33   3749   5109  3992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992434  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell35   3749   5109  3992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992455  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell33   3728   5088  3992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992455  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9         macrocell35   3728   5088  3992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992459p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992459  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell33   3724   5084  3992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992459p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992459  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell35   3724   5084  3992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3992470p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3985893  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_3  macrocell131   4198   5073  3992470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992507p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q               macrocell47    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_2  macrocell50   4161   5036  3992507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q               macrocell48    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_3  macrocell50   4160   5035  3992508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3992532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_load_fifo\/q            macrocell46      875    875  3988184  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4403   5278  3992532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992593p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3986973  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3   macrocell32   4075   4950  3992593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992593p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3986973  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell38   4075   4950  3992593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992593p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3986973  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell34   4075   4950  3992593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3984144  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0                 macrocell30     3131   4891  3992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3992664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3992664  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_5  macrocell130   4004   4879  3992664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3992712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3992664  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_5  macrocell131   3956   4831  3992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992778p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell34    875    875  3987894  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell33   3890   4765  3992778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992778p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3987894  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell35   3890   4765  3992778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992788p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell34    875    875  3987894  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell37   3880   4755  3992788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3992913p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3985759  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_1  macrocell131   3755   4630  3992913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987004  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_2               macrocell129     4357   4487  3993056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993067p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987004  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_2               macrocell130     4346   4476  3993067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3993067p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987004  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_2                macrocell132     4346   4476  3993067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993155p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3986448  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_3  macrocell41   3513   4388  3993155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993155p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3986448  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_3  macrocell43   3513   4388  3993155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993182p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985822  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell29   3486   4361  3993182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:txn\/main_6
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993208p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q  macrocell132    875    875  3992664  RISE       1
\UART_MIDITX:BUART:txn\/main_6   macrocell128   3460   4335  3993208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993208p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3992664  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_5  macrocell129   3460   4335  3993208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993236  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_2   macrocell49   2947   4307  3993236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4303
-------------------------------------   ---- 
End-of-path arrival time (ps)           4303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993240  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_0   macrocell49   2943   4303  3993240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993243p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q        macrocell45    875    875  3986666  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_2  macrocell51   3425   4300  3993243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3990572  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_3   macrocell45   3422   4297  3993246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q   macrocell49    875    875  3990572  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_2  macrocell46   3422   4297  3993246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3990572  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_2   macrocell47   3422   4297  3993246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3990572  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_3   macrocell48   3422   4297  3993246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993248p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993248  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_1   macrocell49   2935   4295  3993248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_last\/clock_0
Path slack     : 3993297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q           macrocell40    875    875  3987008  RISE       1
\MIDI2_UART:BUART:rx_last\/main_0  macrocell52   3371   4246  3993297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993313p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q               macrocell40    875    875  3987008  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_1  macrocell51   3355   4230  3993313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993320p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3984856  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0  macrocell35   3348   4223  3993320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992434  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell34   2824   4184  3993359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993375p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992455  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8         macrocell32   2808   4168  3993375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993376p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992459  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell32   2807   4167  3993376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993376p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3986916  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_1  macrocell41   3292   4167  3993376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993376p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3986916  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_1  macrocell43   3292   4167  3993376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993381p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992455  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell34   2802   4162  3993381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993384p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992459  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell34   2799   4159  3993384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993397p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992434  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell32   2786   4146  3993397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q        macrocell48    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_5  macrocell51   3233   4108  3993435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q        macrocell47    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_4  macrocell51   3233   4108  3993435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3987068  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_3  macrocell42   3163   4038  3993505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993507p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3986916  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_1  macrocell42   3161   4036  3993507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993513p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3987068  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_2  macrocell41   3155   4030  3993513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993513p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3987068  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_2  macrocell43   3155   4030  3993513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3986448  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_4  macrocell42   3148   4023  3993520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993522p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3986300  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_0  macrocell41   3146   4021  3993522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993522p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3986300  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_0  macrocell43   3146   4021  3993522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3993535p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3986248  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_0                 macrocell44     2248   4008  3993535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:txn\/main_5
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993584  RISE       1
\UART_MIDITX:BUART:txn\/main_5                      macrocell128     3829   3959  3993584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993584  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_4               macrocell129     3829   3959  3993584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993740p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell39    875    875  3993740  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6  macrocell35   2928   3803  3993740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_10
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993749p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_last\/q           macrocell52    875    875  3993749  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_10  macrocell48   2919   3794  3993749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8         macrocell45   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_7       macrocell46   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_7         macrocell47   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_8         macrocell48   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3987894  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell32   2798   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell34    875    875  3987894  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell38   2798   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3671
-------------------------------------   ---- 
End-of-path arrival time (ps)           3671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993872  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell36   2311   3671  3993872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993876p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3667
-------------------------------------   ---- 
End-of-path arrival time (ps)           3667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993876  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell36   2307   3667  3993876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993878  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_9         macrocell45   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993878  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_8       macrocell46   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993878  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_8         macrocell47   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993878  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_9         macrocell48   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993878  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_7         macrocell45   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993878  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_6       macrocell46   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993878  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_6         macrocell47   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993878  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_7         macrocell48   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell35    875    875  3986067  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell33   2790   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3986067  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell35   2790   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993880p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993880  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_6         macrocell45   2303   3663  3993880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993880p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993880  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_5       macrocell46   2303   3663  3993880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993880p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993880  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_5         macrocell47   2303   3663  3993880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993880p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993880  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_6         macrocell48   2303   3663  3993880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993881p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3662
-------------------------------------   ---- 
End-of-path arrival time (ps)           3662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell35    875    875  3986067  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell37   2787   3662  3993881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993885p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3658
-------------------------------------   ---- 
End-of-path arrival time (ps)           3658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993885  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell36   2298   3658  3993885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993889p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3987894  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell34   2779   3654  3993889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993964p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3579
-------------------------------------   ---- 
End-of-path arrival time (ps)           3579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3984679  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_0  macrocell130   2704   3579  3993964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3993964p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3579
-------------------------------------   ---- 
End-of-path arrival time (ps)           3579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q      macrocell129    875    875  3984679  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_0  macrocell132   2704   3579  3993964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:txn\/main_1
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993983p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q  macrocell129    875    875  3984679  RISE       1
\UART_MIDITX:BUART:txn\/main_1    macrocell128   2685   3560  3993983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993983p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3984679  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_0  macrocell129   2685   3560  3993983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3994038p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3990572  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_3  macrocell51   2630   3505  3994038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3986666  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_2  macrocell45   2623   3498  3994045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3994045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q         macrocell45    875    875  3986666  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_1  macrocell46   2623   3498  3994045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3986666  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_1  macrocell47   2623   3498  3994045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3986666  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_2  macrocell48   2623   3498  3994045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3994120p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3423
-------------------------------------   ---- 
End-of-path arrival time (ps)           3423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987004  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_2               macrocell131     3293   3423  3994120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:txn\/q
Path End       : \UART_MIDITX:BUART:txn\/main_0
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3994130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3413
-------------------------------------   ---- 
End-of-path arrival time (ps)           3413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:txn\/q       macrocell128    875    875  3994130  RISE       1
\UART_MIDITX:BUART:txn\/main_0  macrocell128   2538   3413  3994130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3994135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3985759  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_1  macrocell130   2533   3408  3994135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3994135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q      macrocell130    875    875  3985759  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_1  macrocell132   2533   3408  3994135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:txn\/main_2
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3994135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q  macrocell130    875    875  3985759  RISE       1
\UART_MIDITX:BUART:txn\/main_2    macrocell128   2533   3408  3994135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3994135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3985759  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_1  macrocell129   2533   3408  3994135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994358p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_5  macrocell45   2310   3185  3994358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3994358p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q         macrocell48    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_4  macrocell46   2310   3185  3994358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994358p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_4  macrocell47   2310   3185  3994358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994358p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_5  macrocell48   2310   3185  3994358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_4  macrocell45   2309   3184  3994359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3994359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q         macrocell47    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_3  macrocell46   2309   3184  3994359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_3  macrocell47   2309   3184  3994359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3986858  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_4  macrocell48   2309   3184  3994359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:txn\/main_0
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3994369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q       macrocell40    875    875  3987008  RISE       1
\MIDI2_UART:BUART:txn\/main_0  macrocell40   2299   3174  3994369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3994375p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3987014  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2  macrocell29   2293   3168  3994375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:txn\/main_0
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3994377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q       macrocell26    875    875  3984856  RISE       1
\MIDI1_UART:BUART:txn\/main_0  macrocell26   2291   3166  3994377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3994377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3984545  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell28   2291   3166  3994377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3994474p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3069
-------------------------------------   ---- 
End-of-path arrival time (ps)           3069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993584  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_4               macrocell131     2939   3069  3994474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_status_3\/q
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3995881p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_status_3\/q       macrocell51     875    875  3995881  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_3  statusicell4   2894   3769  3995881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

