{
    "xlen" : 32,

    "Comment" : "Rounding mode is forced to round-to-nearest-even regardless of FRM CSR.",
    "force_rounding_mode" : "rne",

    "Comment" : "Round after multiply operation in fused mutliply-add/sub instructions.",
    "round_after_fused_multiply" : "true",

    "Comment" : "Replace subnormal floating point results with zero.",
    "force_subnormal_to_zero" : "true",

    "enable_zfh" : "true",

    "enable_zba" : "true",
    "enable_zbb" : "true",

    "Comment" : "Use ABI register names in log file (e.g. sp instead of x2).",
    "abi_names" : "true",
    
    "Comment" : "Print memory addres of ld/st instructions in trace log.",
    "print_load_store_address" : "true",

    "Comment" : "2 performance counters implemented (mhpmcount3 and 4), rest (5 to 31) hardwired to 0",
    "num_mmode_perf_regs" : 2,

    "csr" : {
	"misa" : {
	    "reset-comment" : "imabfv",
	    "reset" : "0x40201123",
	    "mask-comment" : "Misa is not writable by CSR instructions",
	    "mask" : "0x0"
	},

	"mstatus" : {
	    "reset" : "0xffffffff",
	    "mask" : "0xffffffff"
	},

	"mepc" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"mcause" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"mtval" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tselect" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tdata1" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tdata2" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tdata3" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"dcsr" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"dpc" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"dscratch" : {
	    "Comment" : "Hardwired to 0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"dscratch1" : {
	    "Comment" : "Hardwired to 0",
	    "number" : "0x7b3",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"cfg" : {
	    "number" : "0x7c0",
	    "reset" : "0x0",
	    "mask" : "0xffffffff"
	},

	"pmacfg0" : {
	    "number" : "0x7c1",
	    "reset" : "0x0",
	    "mask" : "0xffffffff"
	},

	"pmacfg1" : {
	    "number" : "0x7c2",
	    "reset" : "0x0",
	    "mask" : "0xffffffff"
	},

	"tt_cfg_Qstatus" : {
	    "number" : "0xfc0",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tt_cfg_Bstatus" : {
	    "number" : "0xfc1",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tt_cfg_Sstatus0" : {
	    "number" : "0xfc2",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tt_cfg_Sstatus1" : {
	    "number" : "0xfc3",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tt_cfg_Sstatus2" : {
	    "number" : "0xfc4",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tt_cfg_Sstatus3" : {
	    "number" : "0xfc5",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tt_cfg_Sstatus4" : {
	    "number" : "0xfc6",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tt_cfg_Sstatus5" : {
	    "number" : "0xfc7",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tt_cfg_Sstatus6" : {
	    "number" : "0xfc8",
	    "reset" : "0x0",
	    "mask" : "0x0"
	},

	"tt_cfg_Sstatus7" : {
	    "number" : "0xfc9",
	    "reset" : "0x0",
	    "mask" : "0x0"
	}

    },

    "vector" : {
	"bytes_per_vec" : 16,
	"max_bytes_per_elem" : 8
    }
}
