0.6
2019.1
May 24 2019
15:06:07
F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.srcs/sim_1/new/adder_sub_tb.v,1693457924,verilog,,,,adder_sub_tb,,,,,,,,
F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.srcs/sources_1/new/full_adder_1bit.v,1693316814,verilog,,F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.srcs/sources_1/new/top_adder.v,,full_adder_1bit,,,,,,,,
F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.srcs/sources_1/new/top_adder.v,1693497950,verilog,,F:/ELD2023/Lab1_FA_HW/Lab1_FA_HW.srcs/sim_1/new/adder_sub_tb.v,,top_adder,,,,,,,,
