Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May  4 19:53:24 2019
| Host         : DESKTOP-I4SG0E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file CNN_top_module_wrapper_timing_summary_postroute_physopted.rpt -pb CNN_top_module_wrapper_timing_summary_postroute_physopted.pb -rpx CNN_top_module_wrapper_timing_summary_postroute_physopted.rpx
| Design       : CNN_top_module_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                19291        0.054        0.000                      0                19291        6.519        0.000                       0                  6294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.499}      14.999          66.671          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.001        0.000                      0                19291        0.054        0.000                      0                19291        6.519        0.000                       0                  6294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.545ns  (logic 5.456ns (31.098%)  route 12.089ns (68.902%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.199ns = ( 21.198 - 14.999 ) 
    Source Clock Delay      (SCD):    3.524ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.707     3.524    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X0Y63          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.518     4.042 r  CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/Q
                         net (fo=6, routed)           1.648     5.690    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_22__5_1[9]
    SLICE_X18Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.814 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_149__15/O
                         net (fo=9, routed)           1.686     7.500    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_52__31_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I2_O)        0.154     7.654 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_111__14/O
                         net (fo=4, routed)           0.681     8.335    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__33
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.353     8.688 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_85__18/O
                         net (fo=2, routed)           0.666     9.354    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/counter_reg[3]_rep__19_8
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.326     9.680 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__41/O
                         net (fo=1, routed)           2.241    11.922    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__41_n_0
    SLICE_X17Y27         LUT2 (Prop_lut2_I0_O)        0.117    12.039 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_9__60/O
                         net (fo=1, routed)           0.844    12.883    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_9__60_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[9]_P[34])
                                                      3.864    16.747 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[34]
                         net (fo=1, routed)           4.322    21.069    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[34]
    SLICE_X10Y28         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    21.198    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y28         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[34]/C
                         clock pessimism              0.163    21.361    
                         clock uncertainty           -0.228    21.133    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.064    21.069    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[34]
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                         -21.069    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.517ns  (logic 5.224ns (29.822%)  route 12.293ns (70.178%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns = ( 21.186 - 14.999 ) 
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.663     3.480    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X33Y94         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     3.936 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__8/Q
                         net (fo=123, routed)         2.065     6.001    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem_i_84__16
    SLICE_X15Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.125 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem_i_121__16/O
                         net (fo=7, routed)           1.433     7.558    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_44__40
    SLICE_X14Y61         LUT3 (Prop_lut3_I0_O)        0.152     7.710 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_79__26/O
                         net (fo=4, routed)           0.965     8.675    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_41__41_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.332     9.007 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_79__14/O
                         net (fo=2, routed)           0.942     9.949    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/counter_reg[3]_rep__17_5
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.124    10.073 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_41__42/O
                         net (fo=1, routed)           1.798    11.872    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_41__42_n_0
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.149    12.021 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_5__54/O
                         net (fo=1, routed)           0.832    12.853    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_5__54_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      3.887    16.740 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem/P[1]
                         net (fo=1, routed)           4.257    20.997    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w26[1]
    SLICE_X32Y25         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.486    21.186    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y25         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[1]/C
                         clock pessimism              0.163    21.349    
                         clock uncertainty           -0.228    21.121    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.027    21.094    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[1]
  -------------------------------------------------------------------
                         required time                         21.094    
                         arrival time                         -20.997    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.585ns  (logic 4.546ns (25.851%)  route 13.039ns (74.149%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 21.273 - 14.999 ) 
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.663     3.480    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X32Y94         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.518     3.998 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__7/Q
                         net (fo=124, routed)         4.829     8.827    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_72__29
    SLICE_X4Y35          LUT3 (Prop_lut3_I1_O)        0.124     8.951 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_111__15/O
                         net (fo=3, routed)           1.015     9.966    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_119
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124    10.090 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_47__52/O
                         net (fo=2, routed)           0.940    11.030    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_31
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.124    11.154 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46/O
                         net (fo=1, routed)           1.887    13.040    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[18])
                                                      3.656    16.696 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/P[18]
                         net (fo=1, routed)           4.369    21.065    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w11[18]
    SLICE_X38Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.573    21.273    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X38Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[18]/C
                         clock pessimism              0.163    21.436    
                         clock uncertainty           -0.228    21.208    
    SLICE_X38Y14         FDRE (Setup_fdre_C_D)       -0.045    21.163    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[18]
  -------------------------------------------------------------------
                         required time                         21.163    
                         arrival time                         -21.065    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.401ns  (logic 5.190ns (29.826%)  route 12.211ns (70.174%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.199ns = ( 21.198 - 14.999 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.677     3.494    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X9Y37          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     3.950 r  CNN_top_module_i/axi_cnn_0/inst/reg3_reg[3]/Q
                         net (fo=6, routed)           1.733     5.683    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_22__5_4[3]
    SLICE_X26Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.807 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_210__8/O
                         net (fo=9, routed)           1.974     7.781    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_107__9_0
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.150     7.931 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem_i_176__5/O
                         net (fo=2, routed)           0.994     8.924    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_53__42
    SLICE_X42Y64         LUT3 (Prop_lut3_I0_O)        0.352     9.276 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_107__9/O
                         net (fo=2, routed)           0.483     9.760    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/counter_reg[3]_rep__18_39
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.328    10.088 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31/O
                         net (fo=1, routed)           2.009    12.097    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_57__31_n_0
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.221 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57/O
                         net (fo=1, routed)           0.870    13.091    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem_i_15__57_n_0
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[17])
                                                      3.656    16.747 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult8/outMem/P[17]
                         net (fo=1, routed)           4.148    20.895    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w8[17]
    SLICE_X32Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    21.198    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[17]/C
                         clock pessimism              0.163    21.361    
                         clock uncertainty           -0.228    21.133    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)       -0.028    21.105    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_8_reg[17]
  -------------------------------------------------------------------
                         required time                         21.105    
                         arrival time                         -20.895    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 5.456ns (31.448%)  route 11.893ns (68.552%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.194ns = ( 21.193 - 14.999 ) 
    Source Clock Delay      (SCD):    3.524ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.707     3.524    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X0Y63          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.518     4.042 r  CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/Q
                         net (fo=6, routed)           1.648     5.690    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_22__5_1[9]
    SLICE_X18Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.814 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_149__15/O
                         net (fo=9, routed)           1.686     7.500    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_52__31_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I2_O)        0.154     7.654 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_111__14/O
                         net (fo=4, routed)           0.681     8.335    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__33
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.353     8.688 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_85__18/O
                         net (fo=2, routed)           0.666     9.354    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/counter_reg[3]_rep__19_8
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.326     9.680 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__41/O
                         net (fo=1, routed)           2.241    11.922    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__41_n_0
    SLICE_X17Y27         LUT2 (Prop_lut2_I0_O)        0.117    12.039 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_9__60/O
                         net (fo=1, routed)           0.844    12.883    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_9__60_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[9]_P[22])
                                                      3.864    16.747 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[22]
                         net (fo=1, routed)           4.126    20.873    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[22]
    SLICE_X8Y24          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.493    21.193    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X8Y24          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[22]/C
                         clock pessimism              0.163    21.356    
                         clock uncertainty           -0.228    21.128    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)       -0.028    21.100    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[22]
  -------------------------------------------------------------------
                         required time                         21.100    
                         arrival time                         -20.873    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.355ns  (logic 5.456ns (31.437%)  route 11.899ns (68.563%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.199ns = ( 21.198 - 14.999 ) 
    Source Clock Delay      (SCD):    3.524ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.707     3.524    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X0Y63          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.518     4.042 r  CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/Q
                         net (fo=6, routed)           1.648     5.690    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_22__5_1[9]
    SLICE_X18Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.814 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_149__15/O
                         net (fo=9, routed)           1.686     7.500    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_52__31_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I2_O)        0.154     7.654 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_111__14/O
                         net (fo=4, routed)           0.681     8.335    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__33
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.353     8.688 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_85__18/O
                         net (fo=2, routed)           0.666     9.354    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/counter_reg[3]_rep__19_8
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.326     9.680 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__41/O
                         net (fo=1, routed)           2.241    11.922    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__41_n_0
    SLICE_X17Y27         LUT2 (Prop_lut2_I0_O)        0.117    12.039 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_9__60/O
                         net (fo=1, routed)           0.844    12.883    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_9__60_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[9]_P[9])
                                                      3.864    16.747 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[9]
                         net (fo=1, routed)           4.132    20.879    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[9]
    SLICE_X10Y28         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    21.198    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y28         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[9]/C
                         clock pessimism              0.163    21.361    
                         clock uncertainty           -0.228    21.133    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.027    21.106    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[9]
  -------------------------------------------------------------------
                         required time                         21.106    
                         arrival time                         -20.879    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.288ns  (logic 4.546ns (26.295%)  route 12.742ns (73.705%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.199ns = ( 21.198 - 14.999 ) 
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.663     3.480    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X32Y94         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.518     3.998 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__7/Q
                         net (fo=124, routed)         4.829     8.827    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_72__29
    SLICE_X4Y35          LUT3 (Prop_lut3_I1_O)        0.124     8.951 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult3/outMem_i_111__15/O
                         net (fo=3, routed)           1.015     9.966    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_119
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124    10.090 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_47__52/O
                         net (fo=2, routed)           0.940    11.030    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_31
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.124    11.154 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46/O
                         net (fo=1, routed)           1.887    13.040    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem_i_16__46_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[16])
                                                      3.656    16.696 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult11/outMem/P[16]
                         net (fo=1, routed)           4.072    20.768    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w11[16]
    SLICE_X32Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.498    21.198    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[16]/C
                         clock pessimism              0.163    21.361    
                         clock uncertainty           -0.228    21.133    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)       -0.031    21.102    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_11_reg[16]
  -------------------------------------------------------------------
                         required time                         21.102    
                         arrival time                         -20.768    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg14_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.173ns  (logic 5.250ns (30.571%)  route 11.923ns (69.429%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.196ns = ( 21.195 - 14.999 ) 
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.646     3.463    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X32Y72         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg14_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.981 r  CNN_top_module_i/axi_cnn_0/inst/reg14_reg[14]/Q
                         net (fo=6, routed)           2.200     6.181    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_78__25_2[14]
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult53/outMem_i_84__24/O
                         net (fo=6, routed)           0.806     7.111    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem_i_23__31_1
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.150     7.261 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult57/outMem_i_78__29/O
                         net (fo=6, routed)           1.420     8.680    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_43__33_2
    SLICE_X43Y86         LUT3 (Prop_lut3_I2_O)        0.352     9.032 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_73__27/O
                         net (fo=2, routed)           0.726     9.758    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/counter_reg[3]_rep__17_11
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.326    10.084 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_42__46/O
                         net (fo=1, routed)           2.145    12.229    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_42__46_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.353 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_4__60/O
                         net (fo=1, routed)           1.117    13.470    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem_i_4__60_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_B[14]_P[15])
                                                      3.656    17.126 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/P[15]
                         net (fo=1, routed)           3.510    20.636    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w9[15]
    SLICE_X32Y17         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.495    21.195    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y17         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[15]/C
                         clock pessimism              0.163    21.358    
                         clock uncertainty           -0.228    21.130    
    SLICE_X32Y17         FDRE (Setup_fdre_C_D)       -0.013    21.117    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[15]
  -------------------------------------------------------------------
                         required time                         21.117    
                         arrival time                         -20.636    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.089ns  (logic 5.456ns (31.927%)  route 11.633ns (68.073%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.200ns = ( 21.199 - 14.999 ) 
    Source Clock Delay      (SCD):    3.524ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.707     3.524    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X0Y63          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.518     4.042 r  CNN_top_module_i/axi_cnn_0/inst/reg6_reg[9]/Q
                         net (fo=6, routed)           1.648     5.690    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_22__5_1[9]
    SLICE_X18Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.814 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult56/outMem_i_149__15/O
                         net (fo=9, routed)           1.686     7.500    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_52__31_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I2_O)        0.154     7.654 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult44/outMem_i_111__14/O
                         net (fo=4, routed)           0.681     8.335    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__33
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.353     8.688 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_85__18/O
                         net (fo=2, routed)           0.666     9.354    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/counter_reg[3]_rep__19_8
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.326     9.680 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__41/O
                         net (fo=1, routed)           2.241    11.922    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_50__41_n_0
    SLICE_X17Y27         LUT2 (Prop_lut2_I0_O)        0.117    12.039 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_9__60/O
                         net (fo=1, routed)           0.844    12.883    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem_i_9__60_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[9]_P[19])
                                                      3.864    16.747 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[19]
                         net (fo=1, routed)           3.866    20.613    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[19]
    SLICE_X10Y30         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.499    21.199    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y30         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[19]/C
                         clock pessimism              0.163    21.362    
                         clock uncertainty           -0.228    21.134    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.026    21.108    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[19]
  -------------------------------------------------------------------
                         required time                         21.108    
                         arrival time                         -20.613    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.076ns  (logic 5.224ns (30.592%)  route 11.852ns (69.408%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.193ns = ( 21.192 - 14.999 ) 
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.663     3.480    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X33Y94         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     3.936 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__8/Q
                         net (fo=123, routed)         2.065     6.001    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem_i_84__16
    SLICE_X15Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.125 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult34/outMem_i_121__16/O
                         net (fo=7, routed)           1.433     7.558    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_44__40
    SLICE_X14Y61         LUT3 (Prop_lut3_I0_O)        0.152     7.710 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_79__26/O
                         net (fo=4, routed)           0.965     8.675    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_41__41_5
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.332     9.007 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_79__14/O
                         net (fo=2, routed)           0.942     9.949    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/counter_reg[3]_rep__17_5
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.124    10.073 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_41__42/O
                         net (fo=1, routed)           1.798    11.872    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_41__42_n_0
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.149    12.021 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_5__54/O
                         net (fo=1, routed)           0.832    12.853    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem_i_5__54_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[13]_P[35])
                                                      3.887    16.740 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult26/outMem/P[35]
                         net (fo=1, routed)           3.816    20.556    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w26[35]
    SLICE_X33Y29         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.191 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133    16.324    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.415 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    16.562    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.653 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.032    18.685    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.120    18.805 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.635    19.441    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    19.700 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.492    21.192    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X33Y29         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[35]/C
                         clock pessimism              0.163    21.355    
                         clock uncertainty           -0.228    21.127    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)       -0.069    21.058    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_26_reg[35]
  -------------------------------------------------------------------
                         required time                         21.058    
                         arrival time                         -20.556    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.471ns (37.788%)  route 2.422ns (62.212%))
  Logic Levels:           0  
  Clock Path Skew:        3.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.081ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.583     3.237    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/aclk
    DSP48_X1Y6           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      1.471     4.708 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/P[34]
                         net (fo=1, routed)           2.422     7.130    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w10[34]
    SLICE_X37Y18         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.744     7.081    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X37Y18         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[34]/C
                         clock pessimism             -0.163     6.918    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.158     7.076    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[34]
  -------------------------------------------------------------------
                         required time                         -7.076    
                         arrival time                           7.130    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.471ns (38.001%)  route 2.400ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        3.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.001ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.585     3.239    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/aclk
    DSP48_X0Y11          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      1.471     4.710 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult28/outMem/P[2]
                         net (fo=1, routed)           2.400     7.110    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w28[2]
    SLICE_X10Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.664     7.001    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[2]/C
                         clock pessimism             -0.163     6.838    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.218     7.056    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_28_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.056    
                         arrival time                           7.110    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_13_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.471ns (37.764%)  route 2.424ns (62.236%))
  Logic Levels:           0  
  Clock Path Skew:        3.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.002ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.578     3.232    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/aclk
    DSP48_X1Y8           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      1.471     4.703 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult13/outMem/P[23]
                         net (fo=1, routed)           2.424     7.127    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w13[23]
    SLICE_X32Y19         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_13_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.665     7.002    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X32Y19         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_13_reg[23]/C
                         clock pessimism             -0.163     6.839    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.234     7.073    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_13_reg[23]
  -------------------------------------------------------------------
                         required time                         -7.073    
                         arrival time                           7.127    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.471ns (38.072%)  route 2.393ns (61.928%))
  Logic Levels:           0  
  Clock Path Skew:        3.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.009ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.580     3.234    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/aclk
    DSP48_X1Y7           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.471     4.705 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult9/outMem/P[22]
                         net (fo=1, routed)           2.393     7.098    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w9[22]
    SLICE_X35Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.672     7.009    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X35Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[22]/C
                         clock pessimism             -0.163     6.846    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.196     7.042    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_9_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                           7.098    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_18_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.471ns (37.855%)  route 2.415ns (62.145%))
  Logic Levels:           0  
  Clock Path Skew:        3.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.017ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.592     3.246    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/aclk
    DSP48_X0Y5           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      1.471     4.717 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/P[10]
                         net (fo=1, routed)           2.415     7.132    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w18[10]
    SLICE_X10Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_18_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.680     7.017    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_18_reg[10]/C
                         clock pessimism             -0.163     6.854    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.222     7.076    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_18_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.076    
                         arrival time                           7.132    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.471ns (38.449%)  route 2.355ns (61.551%))
  Logic Levels:           0  
  Clock Path Skew:        3.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.001ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.575     3.229    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/aclk
    DSP48_X1Y10          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      1.471     4.700 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult12/outMem/P[21]
                         net (fo=1, routed)           2.355     7.055    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w12[21]
    SLICE_X35Y20         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.664     7.001    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X35Y20         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[21]/C
                         clock pessimism             -0.163     6.838    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.161     6.999    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_12_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.999    
                         arrival time                           7.055    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_16_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.471ns (37.865%)  route 2.414ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        3.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.010ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.587     3.241    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/aclk
    DSP48_X0Y7           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      1.471     4.712 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult16/outMem/P[32]
                         net (fo=1, routed)           2.414     7.126    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w16[32]
    SLICE_X10Y18         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_16_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.673     7.010    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X10Y18         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_16_reg[32]/C
                         clock pessimism             -0.163     6.847    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.222     7.069    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_16_reg[32]
  -------------------------------------------------------------------
                         required time                         -7.069    
                         arrival time                           7.126    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.471ns (37.903%)  route 2.410ns (62.097%))
  Logic Levels:           0  
  Clock Path Skew:        3.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.994ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.580     3.234    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/aclk
    DSP48_X1Y12          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      1.471     4.705 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/P[13]
                         net (fo=1, routed)           2.410     7.115    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w17[13]
    SLICE_X28Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.657     6.994    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X28Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[13]/C
                         clock pessimism             -0.163     6.831    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.225     7.056    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.056    
                         arrival time                           7.115    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.471ns (38.086%)  route 2.391ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        3.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.006ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.583     3.237    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/aclk
    DSP48_X1Y6           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      1.471     4.708 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult10/outMem/P[24]
                         net (fo=1, routed)           2.391     7.099    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w10[24]
    SLICE_X35Y16         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.669     7.006    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X35Y16         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[24]/C
                         clock pessimism             -0.163     6.843    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.197     7.040    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_10_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.040    
                         arrival time                           7.099    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.471ns (37.623%)  route 2.439ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        3.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.997ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.133     1.325    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.416 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147     1.563    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.654 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        1.580     3.234    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/aclk
    DSP48_X1Y12          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      1.471     4.705 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult17/outMem/P[11]
                         net (fo=1, routed)           2.439     7.144    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w17[11]
    SLICE_X28Y22         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=2, routed)           0.146     1.454    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.555 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.716    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.817 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2841, routed)        2.338     4.155    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X23Y48         LUT2 (Prop_lut2_I1_O)        0.149     4.304 r  CNN_top_module_i/axi_cnn_0/inst/outMem_i_20__34/O
                         net (fo=1, routed)           0.724     5.028    CNN_top_module_i/axi_cnn_0/inst_n_4
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.309     5.337 r  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/O
                         net (fo=3462, routed)        1.660     6.997    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/processedClock
    SLICE_X28Y22         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[11]/C
                         clock pessimism             -0.163     6.834    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.250     7.084    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/w0_17_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.084    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.499 }
Period(ns):         14.999
Sources:            { CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         14.999      12.844     BUFGCTRL_X0Y0   CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/I
Min Period        n/a     BUFG/I       n/a            2.155         14.999      12.844     BUFGCTRL_X0Y1   CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/I
Min Period        n/a     BUFG/I       n/a            2.155         14.999      12.844     BUFGCTRL_X0Y16  CNN_top_module_i/axi_cnn_0/outMem_i_1__62/I
Min Period        n/a     BUFG/I       n/a            2.155         14.999      12.844     BUFGCTRL_X0Y15  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y13     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y22     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y15     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult5/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y23     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y1      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.999      12.845     DSP48_X0Y35     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y50     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y32     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y32     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y32     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y32     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y41     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y44     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y33     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y33     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y33     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y33     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         7.499       6.519      SLICE_X4Y17     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         7.499       6.519      SLICE_X4Y17     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         7.499       6.519      SLICE_X4Y17     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         7.499       6.519      SLICE_X4Y17     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y23     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.499       6.519      SLICE_X0Y23     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



