{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413830841413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413830841413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 16:47:21 2014 " "Processing started: Mon Oct 20 16:47:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413830841413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413830841413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder5out -c decoder5out " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder5out -c decoder5out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413830841413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1413830841756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux5to1-comport " "Found design unit 1: Mux5to1-comport" {  } { { "Mux5to1.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/Mux5to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux5to1 " "Found entity 1: Mux5to1" {  } { { "Mux5to1.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/Mux5to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codec7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec7s-comport " "Found design unit 1: codec7s-comport" {  } { { "codec7s.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/codec7s.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec7s " "Found entity 1: codec7s" {  } { { "codec7s.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/codec7s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder5out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5out-comport " "Found design unit 1: decoder5out-comport" {  } { { "decoder5out.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/decoder5out.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5out " "Found entity 1: decoder5out" {  } { { "decoder5out.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/decoder5out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hello.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hello-comport " "Found design unit 1: hello-comport" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""} { "Info" "ISGN_ENTITY_NAME" "1 hello " "Found entity 1: hello" {  } { { "hello.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterpattern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file characterpattern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 characterPattern-comport " "Found design unit 1: characterPattern-comport" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""} { "Info" "ISGN_ENTITY_NAME" "1 characterPattern " "Found entity 1: characterPattern" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413830842318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "characterPattern " "Elaborating entity \"characterPattern\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413830842365 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d0 characterPattern.vhd(12) " "VHDL Signal Declaration warning at characterPattern.vhd(12): used implicit default value for signal \"d0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d1 characterPattern.vhd(12) " "VHDL Signal Declaration warning at characterPattern.vhd(12): used implicit default value for signal \"d1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d2 characterPattern.vhd(12) " "VHDL Signal Declaration warning at characterPattern.vhd(12): used implicit default value for signal \"d2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d3 characterPattern.vhd(12) " "VHDL Signal Declaration warning at characterPattern.vhd(12): used implicit default value for signal \"d3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d4 characterPattern.vhd(12) " "VHDL Signal Declaration warning at characterPattern.vhd(12): used implicit default value for signal \"d4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d5 characterPattern.vhd(12) " "VHDL Signal Declaration warning at characterPattern.vhd(12): used implicit default value for signal \"d5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d6 characterPattern.vhd(12) " "VHDL Signal Declaration warning at characterPattern.vhd(12): used implicit default value for signal \"d6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d7 characterPattern.vhd(12) " "VHDL Signal Declaration warning at characterPattern.vhd(12): used implicit default value for signal \"d7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h0 characterPattern.vhd(31) " "Verilog HDL or VHDL warning at characterPattern.vhd(31): object \"h0\" assigned a value but never read" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h1 characterPattern.vhd(31) " "Verilog HDL or VHDL warning at characterPattern.vhd(31): object \"h1\" assigned a value but never read" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h2 characterPattern.vhd(31) " "Verilog HDL or VHDL warning at characterPattern.vhd(31): object \"h2\" assigned a value but never read" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h3 characterPattern.vhd(31) " "Verilog HDL or VHDL warning at characterPattern.vhd(31): object \"h3\" assigned a value but never read" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h4 characterPattern.vhd(31) " "Verilog HDL or VHDL warning at characterPattern.vhd(31): object \"h4\" assigned a value but never read" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413830842365 "|characterPattern"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello hello:h " "Elaborating entity \"hello\" for hierarchy \"hello:h\"" {  } { { "characterPattern.vhd" "h" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413830842365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5out hello:h\|decoder5out:dec0 " "Elaborating entity \"decoder5out\" for hierarchy \"hello:h\|decoder5out:dec0\"" {  } { { "hello.vhd" "dec0" { Text "D:/gitHub/Circuitos/decoder5/hello.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413830842365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5to1 hello:h\|decoder5out:dec0\|Mux5to1:mux0 " "Elaborating entity \"Mux5to1\" for hierarchy \"hello:h\|decoder5out:dec0\|Mux5to1:mux0\"" {  } { { "decoder5out.vhd" "mux0" { Text "D:/gitHub/Circuitos/decoder5/decoder5out.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413830842365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec7s hello:h\|decoder5out:dec0\|codec7s:h0 " "Elaborating entity \"codec7s\" for hierarchy \"hello:h\|decoder5out:dec0\|codec7s:h0\"" {  } { { "decoder5out.vhd" "h0" { Text "D:/gitHub/Circuitos/decoder5/decoder5out.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413830842380 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[6\] GND " "Pin \"d0\[6\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[5\] GND " "Pin \"d0\[5\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[4\] GND " "Pin \"d0\[4\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[3\] GND " "Pin \"d0\[3\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[2\] GND " "Pin \"d0\[2\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[1\] GND " "Pin \"d0\[1\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[0\] GND " "Pin \"d0\[0\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[6\] GND " "Pin \"d1\[6\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[5\] GND " "Pin \"d1\[5\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[4\] GND " "Pin \"d1\[4\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[3\] GND " "Pin \"d1\[3\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[2\] GND " "Pin \"d1\[2\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[1\] GND " "Pin \"d1\[1\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[0\] GND " "Pin \"d1\[0\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[6\] GND " "Pin \"d2\[6\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[5\] GND " "Pin \"d2\[5\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[4\] GND " "Pin \"d2\[4\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[3\] GND " "Pin \"d2\[3\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[2\] GND " "Pin \"d2\[2\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[1\] GND " "Pin \"d2\[1\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[0\] GND " "Pin \"d2\[0\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[6\] GND " "Pin \"d3\[6\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[5\] GND " "Pin \"d3\[5\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[4\] GND " "Pin \"d3\[4\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[3\] GND " "Pin \"d3\[3\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[2\] GND " "Pin \"d3\[2\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] GND " "Pin \"d3\[1\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[0\] GND " "Pin \"d3\[0\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[6\] GND " "Pin \"d4\[6\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[5\] GND " "Pin \"d4\[5\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[4\] GND " "Pin \"d4\[4\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[3\] GND " "Pin \"d4\[3\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[2\] GND " "Pin \"d4\[2\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[1\] GND " "Pin \"d4\[1\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[0\] GND " "Pin \"d4\[0\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[6\] GND " "Pin \"d5\[6\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[5\] GND " "Pin \"d5\[5\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[4\] GND " "Pin \"d5\[4\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[3\] GND " "Pin \"d5\[3\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[2\] GND " "Pin \"d5\[2\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[1\] GND " "Pin \"d5\[1\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[0\] GND " "Pin \"d5\[0\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[6\] GND " "Pin \"d6\[6\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[5\] GND " "Pin \"d6\[5\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[4\] GND " "Pin \"d6\[4\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[3\] GND " "Pin \"d6\[3\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[2\] GND " "Pin \"d6\[2\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[1\] GND " "Pin \"d6\[1\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d6\[0\] GND " "Pin \"d6\[0\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[6\] GND " "Pin \"d7\[6\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[5\] GND " "Pin \"d7\[5\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[4\] GND " "Pin \"d7\[4\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[3\] GND " "Pin \"d7\[3\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[2\] GND " "Pin \"d7\[2\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[1\] GND " "Pin \"d7\[1\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[0\] GND " "Pin \"d7\[0\]\" is stuck at GND" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413830842880 "|characterPattern|d7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1413830842880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413830843004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843004 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "No output dependent on input pin \"input\[14\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[13\] " "No output dependent on input pin \"input\[13\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[12\] " "No output dependent on input pin \"input\[12\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[11\] " "No output dependent on input pin \"input\[11\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[10\] " "No output dependent on input pin \"input\[10\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[9\] " "No output dependent on input pin \"input\[9\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[8\] " "No output dependent on input pin \"input\[8\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "No output dependent on input pin \"input\[2\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "No output dependent on input pin \"input\[0\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[2\] " "No output dependent on input pin \"s\[2\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|s[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[1\] " "No output dependent on input pin \"s\[1\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|s[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[0\] " "No output dependent on input pin \"s\[0\]\"" {  } { { "characterPattern.vhd" "" { Text "D:/gitHub/Circuitos/decoder5/characterPattern.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413830843036 "|characterPattern|s[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1413830843036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413830843036 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413830843036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413830843036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413830843051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 20 16:47:23 2014 " "Processing ended: Mon Oct 20 16:47:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413830843051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413830843051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413830843051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413830843051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413830845166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413830845166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 16:47:24 2014 " "Processing started: Mon Oct 20 16:47:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413830845166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1413830845166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off decoder5out -c decoder5out " "Command: quartus_fit --read_settings_files=off --write_settings_files=off decoder5out -c decoder5out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1413830845166 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1413830845257 ""}
{ "Info" "0" "" "Project  = decoder5out" {  } {  } 0 0 "Project  = decoder5out" 0 0 "Fitter" 0 0 1413830845257 ""}
{ "Info" "0" "" "Revision = decoder5out" {  } {  } 0 0 "Revision = decoder5out" 0 0 "Fitter" 0 0 1413830845257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1413830845366 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "decoder5out EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"decoder5out\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1413830845366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1413830845444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1413830845444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1413830845444 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1413830846271 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1413830846287 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413830846380 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1413830846380 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/decoder5/" { { 0 { 0 ""} 0 182 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/decoder5/" { { 0 { 0 ""} 0 184 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/decoder5/" { { 0 { 0 ""} 0 186 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/decoder5/" { { 0 { 0 ""} 0 188 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413830846380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/gitHub/Circuitos/decoder5/" { { 0 { 0 ""} 0 190 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413830846380 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1413830846380 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1413830846380 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 74 " "No exact pin location assignment(s) for 74 pins of 74 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1413830847394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "decoder5out.sdc " "Synopsys Design Constraints File file not found: 'decoder5out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1413830847706 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1413830847706 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1413830847706 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1413830847706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1413830847706 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1413830847706 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1413830847706 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1413830847706 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1413830847706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1413830847706 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1413830847706 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1413830847706 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1413830847706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1413830847706 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1413830847706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1413830847706 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1413830847706 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1413830847706 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "74 unused 2.5V 18 56 0 " "Number of I/O pins in group: 74 (unused VREF, 2.5V VCCIO, 18 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1413830847722 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1413830847722 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1413830847722 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413830847722 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413830847722 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413830847722 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413830847722 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413830847722 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413830847722 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413830847722 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1413830847722 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1413830847722 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1413830847722 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413830847800 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1413830847800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1413830851388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413830851528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1413830851575 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1413830852184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413830852184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1413830852480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/gitHub/Circuitos/decoder5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1413830856848 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1413830856848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413830857068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1413830857068 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1413830857068 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1413830857068 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1413830857078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1413830857168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1413830857598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1413830857668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1413830858098 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413830858588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/gitHub/Circuitos/decoder5/output_files/decoder5out.fit.smsg " "Generated suppressed messages file D:/gitHub/Circuitos/decoder5/output_files/decoder5out.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1413830859132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1458 " "Peak virtual memory: 1458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413830859460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 20 16:47:39 2014 " "Processing ended: Mon Oct 20 16:47:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413830859460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413830859460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413830859460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1413830859460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1413830861444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413830861444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 16:47:41 2014 " "Processing started: Mon Oct 20 16:47:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413830861444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1413830861444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off decoder5out -c decoder5out " "Command: quartus_asm --read_settings_files=off --write_settings_files=off decoder5out -c decoder5out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1413830861444 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1413830865978 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1413830866118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413830867413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 20 16:47:47 2014 " "Processing ended: Mon Oct 20 16:47:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413830867413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413830867413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413830867413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1413830867413 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1413830868146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1413830869536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413830869536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 16:47:49 2014 " "Processing started: Mon Oct 20 16:47:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413830869536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413830869536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta decoder5out -c decoder5out " "Command: quartus_sta decoder5out -c decoder5out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413830869536 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1413830869636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1413830869796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1413830869796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1413830869876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1413830869876 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "decoder5out.sdc " "Synopsys Design Constraints File file not found: 'decoder5out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1413830870208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1413830870208 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1413830870208 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1413830870208 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1413830870208 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1413830870208 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1413830870208 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1413830870208 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1413830870223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830870223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830870223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830870223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830870223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830870223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830870239 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1413830870239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1413830870270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1413830871534 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1413830871549 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1413830871549 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1413830871549 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1413830871549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871565 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1413830871581 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1413830871752 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1413830871752 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1413830871752 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1413830871752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413830871768 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1413830872205 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1413830872205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413830872251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 20 16:47:52 2014 " "Processing ended: Mon Oct 20 16:47:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413830872251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413830872251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413830872251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413830872251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413830874293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413830874293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 16:47:54 2014 " "Processing started: Mon Oct 20 16:47:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413830874293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413830874293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off decoder5out -c decoder5out " "Command: quartus_eda --read_settings_files=off --write_settings_files=off decoder5out -c decoder5out" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413830874293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decoder5out.vo D:/gitHub/Circuitos/decoder5/simulation/qsim// simulation " "Generated file decoder5out.vo in folder \"D:/gitHub/Circuitos/decoder5/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1413830874763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413830874813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 20 16:47:54 2014 " "Processing ended: Mon Oct 20 16:47:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413830874813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413830874813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413830874813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413830874813 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus II Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413830875498 ""}
