# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../../Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/basic_elements.sv" \
"../../../../../../../../Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/core.sv" \
"../../../../TD4E.ip_user_files/bd/design_1/ip/design_1_core_0_0/sim/design_1_core_0_0.sv" \

verilog xil_defaultlib  \
"../../../../TD4E.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  \
"../../../../TD4E.srcs/sim_1/new/TD4E_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
