m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Ealu
Z1 w1512478875
Z2 DPx8 lib_core 17 riscv_core_config 0 22 z[eP>];kkBPFjBg`N7n;J2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
Z9 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5c;63
33
Z11 !s110 1512482050
!i10b 1
Z12 !s108 1512482050.000000
Z13 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
Z14 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
VMQ=aM3nTdidD]D?TUXXM61
!s100 DWW@_>D;TzBf3UHJ>EF1S1
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Edecode
Z17 w1512486784
R2
R3
R4
R5
R6
R7
R0
Z18 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z19 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
VT?cd2iDU=6Mh?DVMB[m3e1
!s100 M3W;?_e8L[f^dEg07_DF41
R10
33
Z20 !s110 1512487103
!i10b 1
Z21 !s108 1512487103.000000
Z22 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z23 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 T?cd2iDU=6Mh?DVMB[m3e1
l43
L29
V<5TXmckaaR1H>3>9Ud73o2
!s100 C[NUA81Yz<b6N0liLJJRW2
R10
33
R20
!i10b 1
R21
R22
R23
!i113 1
R15
R16
Eexecute
Z24 w1512486914
R2
R3
R4
R5
R6
R7
R0
Z25 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
Z26 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
l0
L9
V_?zcd`i0W6SZ5MP_1G8N32
!s100 MbHf@40UDYHhC_TW`L6_70
R10
33
R20
!i10b 1
R21
Z27 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
Z28 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 _?zcd`i0W6SZ5MP_1G8N32
l52
L28
VL4bS?Qe:gRQ:?KAIA5N=Z2
!s100 PkDgBDgk]hVBR:0mTejKi2
R10
33
R20
!i10b 1
R21
R27
R28
!i113 1
R15
R16
Eregisterfile
Z29 w1511774635
R2
R3
R4
R5
R6
R7
R0
Z30 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z31 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V1L<hIm:I5OB<l6U62fQ_C0
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
33
R11
!i10b 1
R12
Z32 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z33 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 1L<hIm:I5OB<l6U62fQ_C0
l24
L20
VoEahZ`8d^R5P`g?C4gIol3
!s100 ;g7Rla4?olj3?VWWnF81@0
R10
33
R11
!i10b 1
R12
R32
R33
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
w1512482047
R0
8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
Vz[eP>];kkBPFjBg`N7n;J2
!s100 9849ZBJBY?cRhY1RBdEDz2
R10
33
R11
!i10b 1
R12
!s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
Z34 w1512491097
R2
R3
R4
R5
R6
R7
R0
Z35 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
Z36 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
l0
L9
VK7l_KjfMQ>`0Nh2FZ2ULI0
!s100 z?0MB8OzZCaC>9_oj_z8:3
R10
33
Z37 !s110 1512491118
!i10b 1
Z38 !s108 1512491118.000000
Z39 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
Z40 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 K7l_KjfMQ>`0Nh2FZ2ULI0
l22
L21
VKaTJl5f9I^Z53C?MMHeV:3
!s100 GYkW;VGInUbbo[8VT53AP3
R10
33
R37
!i10b 1
R38
R39
R40
!i113 1
R15
R16
