Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,137
design__inferred_latch__count,0
design__instance__count,4825
design__instance__area,39097.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,31
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002875185338780284
power__switching__total,0.002007033908739686
power__leakage__total,4.7661618651773097E-8
power__total,0.004882266744971275
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4808693579435738
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4865803453437634
timing__hold__ws__corner:nom_tt_025C_1v80,0.3154346872984598
timing__setup__ws__corner:nom_tt_025C_1v80,3.9042752358419084
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315435
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.904275
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,56
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,31
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6459105655376327
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6512495171917485
timing__hold__ws__corner:nom_ss_100C_1v60,0.7495302368694197
timing__setup__ws__corner:nom_ss_100C_1v60,-5.138861925888392
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-194.20814661694496
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.138861925888392
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.869093
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,203
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-5.138862
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,203
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,31
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.40925028413383563
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4143271676355768
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11162027174041564
timing__setup__ws__corner:nom_ff_n40C_1v95,5.112885370912755
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111620
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,5.464851
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,83
design__max_fanout_violation__count,31
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.40417981217024296
clock__skew__worst_setup,0.4078614228463255
timing__hold__ws,0.10896278632236281
timing__setup__ws,-5.480430486769527
timing__hold__tns,0.0
timing__setup__tns,-261.23292002319477
timing__hold__wns,0
timing__setup__wns,-5.480430486769527
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108963
timing__hold_r2r_vio__count,0
timing__setup_vio__count,603
timing__setup_r2r__ws,-5.480431
timing__setup_r2r_vio__count,603
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4825
design__instance__area__stdcell,39097.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.538796
design__instance__utilization__stdcell,0.538796
design__instance__count__class:buffer,8
design__instance__count__class:inverter,47
design__instance__count__class:sequential_cell,525
design__instance__count__class:multi_input_combinational_cell,2294
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4341
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,104076
design__violations,0
design__instance__count__class:timing_repair_buffer,829
design__instance__count__class:clock_buffer,42
design__instance__count__class:clock_inverter,29
design__instance__count__setup_buffer,52
design__instance__count__hold_buffer,461
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,14
design__instance__count__class:antenna_cell,14
route__net,3761
route__net__special,2
route__drc_errors__iter:1,2603
route__wirelength__iter:1,122028
route__drc_errors__iter:2,1303
route__wirelength__iter:2,120859
route__drc_errors__iter:3,1396
route__wirelength__iter:3,120617
route__drc_errors__iter:4,265
route__wirelength__iter:4,120358
route__drc_errors__iter:5,3
route__wirelength__iter:5,120346
route__drc_errors__iter:6,0
route__wirelength__iter:6,120348
route__drc_errors,0
route__wirelength,120348
route__vias,28940
route__vias__singlecut,28940
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,441.14
timing__unannotated_net__count__corner:nom_tt_025C_1v80,60
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,60
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,60
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,31
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4739749837879678
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.47828853342753946
timing__hold__ws__corner:min_tt_025C_1v80,0.31137465709373136
timing__setup__ws__corner:min_tt_025C_1v80,4.105063072326924
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.311375
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,4.105063
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,60
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,26
design__max_fanout_violation__count__corner:min_ss_100C_1v60,31
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6337506254719142
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.638096815669333
timing__hold__ws__corner:min_ss_100C_1v60,0.781867592799937
timing__setup__ws__corner:min_ss_100C_1v60,-4.737989690246657
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-137.02916522661485
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.737989690246657
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.861847
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,151
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-4.737990
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,151
timing__unannotated_net__count__corner:min_ss_100C_1v60,60
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,31
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.40417981217024296
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4078614228463255
timing__hold__ws__corner:min_ff_n40C_1v95,0.10896278632236281
timing__setup__ws__corner:min_ff_n40C_1v95,5.0994361288120755
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108963
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,5.511543
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,60
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,31
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.48851235550585703
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.49714234136494595
timing__hold__ws__corner:max_tt_025C_1v80,0.31960290873999786
timing__setup__ws__corner:max_tt_025C_1v80,3.7000439315263267
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319603
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.700044
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,60
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,83
design__max_fanout_violation__count__corner:max_ss_100C_1v60,31
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6590714827106628
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6673194408161738
timing__hold__ws__corner:max_ss_100C_1v60,0.7196493604726619
timing__setup__ws__corner:max_ss_100C_1v60,-5.480430486769527
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-261.23292002319477
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-5.480430486769527
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.876733
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,249
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-5.480431
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,249
timing__unannotated_net__count__corner:max_ss_100C_1v60,60
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,31
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4151310246392913
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4231956294070998
timing__hold__ws__corner:max_ff_n40C_1v95,0.11470985597187316
timing__setup__ws__corner:max_ff_n40C_1v95,5.127405312128665
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114710
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,5.424297
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,60
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,60
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000111561
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000125729
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000209121
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000125729
design_powergrid__voltage__worst,0.000125729
design_powergrid__voltage__worst__net:VPWR,1.79989
design_powergrid__drop__worst,0.000125729
design_powergrid__drop__worst__net:VPWR,0.000111561
design_powergrid__voltage__worst__net:VGND,0.000125729
design_powergrid__drop__worst__net:VGND,0.000125729
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001819999999999999854114092479040465377693180926144123077392578125
ir__drop__worst,0.000111999999999999998319920313516462329062051139771938323974609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
