Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 13 20:42:20 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : report_utilization -file softMC_top_utilization_placed.rpt -pb softMC_top_utilization_placed.pb
| Design       : softMC_top
| Device       : xcvu095ffvb2104-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  8450 |     0 |    537600 |  1.57 |
|   LUT as Logic             |  8304 |     0 |    537600 |  1.54 |
|   LUT as Memory            |   146 |     0 |     76800 |  0.19 |
|     LUT as Distributed RAM |    96 |     0 |           |       |
|     LUT as Shift Register  |    50 |     0 |           |       |
| CLB Registers              | 12413 |     0 |   1075200 |  1.15 |
|   Register as Flip Flop    | 12412 |     0 |   1075200 |  1.15 |
|   Register as Latch        |     0 |     0 |   1075200 |  0.00 |
|   Register as AND/OR       |     1 |     0 |   1075200 | <0.01 |
| CARRY8                     |    63 |     0 |     67200 |  0.09 |
| F7 Muxes                   |   297 |     0 |    268800 |  0.11 |
| F8 Muxes                   |     0 |     0 |    134400 |  0.00 |
| F9 Muxes                   |     0 |     0 |     67200 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 43    |          Yes |           - |          Set |
| 184   |          Yes |           - |        Reset |
| 591   |          Yes |         Set |            - |
| 11594 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  1942 |     0 |     67200 |  2.89 |
|   CLBL                                     |  1743 |     0 |           |       |
|   CLBM                                     |   199 |     0 |           |       |
| LUT as Logic                               |  8304 |     0 |    537600 |  1.54 |
|   using O5 output only                     |   119 |       |           |       |
|   using O6 output only                     |  5556 |       |           |       |
|   using O5 and O6                          |  2629 |       |           |       |
| LUT as Memory                              |   146 |     0 |     76800 |  0.19 |
|   LUT as Distributed RAM                   |    96 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    96 |       |           |       |
|   LUT as Shift Register                    |    50 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    15 |       |           |       |
|     using O5 and O6                        |    35 |       |           |       |
| CLB Registers                              | 12413 |     0 |   1075200 |  1.15 |
|   Register driven from within the CLB      |  6585 |       |           |       |
|   Register driven from outside the CLB     |  5828 |       |           |       |
|     LUT in front of the register is unused |  4157 |       |           |       |
|     LUT in front of the register is used   |  1671 |       |           |       |
| Unique Control Sets                        |   372 |       |    134400 |  0.28 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 27.5 |     0 |      1728 |  1.59 |
|   RAMB36/FIFO*    |   27 |     0 |      1728 |  1.56 |
|     RAMB36E2 only |   27 |       |           |       |
|   RAMB18          |    1 |     0 |      3456 |  0.03 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       768 |  0.39 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  136 |   118 |       702 | 19.37 |
| HPIOB            |  135 |   117 |       650 | 20.77 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |   45 |       |           |       |
|   BIDIR          |   88 |       |           |       |
| HRIO             |    1 |     1 |        52 |  1.92 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    9 |     9 |       360 |  2.50 |
|   DIFFINBUF      |    9 |     9 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       360 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        24 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        24 |  0.00 |
| BITSLICE_CONTROL |   22 |     0 |       128 | 17.19 |
| BITSLICE_RX_TX   |  105 |   105 |       832 | 12.62 |
|   RXTX_BITSLICE  |  105 |   105 |           |       |
| BITSLICE_TX      |   22 |     0 |       128 | 17.19 |
| RIU_OR           |   11 |     0 |        64 | 17.19 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       960 |  0.52 |
|   BUFGCE             |    5 |     0 |       384 |  1.30 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |    0 |     0 |       384 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    3 |     0 |        32 |  9.38 |
| MMCME3_ADV           |    1 |     1 |        16 |  6.25 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |         8 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        32 |  0.00 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        32 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        32 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 11594 |            Register |
| LUT6             |  3294 |                 CLB |
| LUT3             |  2750 |                 CLB |
| LUT4             |  2577 |                 CLB |
| LUT5             |  1406 |                 CLB |
| LUT2             |   774 |                 CLB |
| FDSE             |   591 |            Register |
| MUXF7            |   297 |                 CLB |
| FDCE             |   184 |            Register |
| RAMD32           |   152 |                 CLB |
| LUT1             |   132 |                 CLB |
| RXTX_BITSLICE    |   105 |                 I/O |
| SRL16E           |    84 |                 CLB |
| IBUFCTRL         |    82 |              Others |
| INBUF            |    73 |                 I/O |
| OBUFT_DCIEN      |    72 |                 I/O |
| CARRY8           |    63 |                 CLB |
| FDPE             |    43 |            Register |
| RAMS32           |    40 |                 CLB |
| OBUFT            |    33 |                 I/O |
| OBUF             |    28 |                 I/O |
| RAMB36E2         |    27 |            BLOCKRAM |
| TX_BITSLICE_TRI  |    22 |                 I/O |
| BITSLICE_CONTROL |    22 |                 I/O |
| RIU_OR           |    11 |                 I/O |
| INV              |     9 |                 CLB |
| DIFFINBUF        |     9 |                 I/O |
| HPIO_VREF        |     8 |                 I/O |
| BUFGCE           |     5 |               Clock |
| PLLE3_ADV        |     3 |               Clock |
| DSP48E2          |     3 |          Arithmetic |
| SRLC32E          |     1 |                 CLB |
| RAMB18E2         |     1 |            BLOCKRAM |
| MMCME3_ADV       |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------+------+
|   Ref Name  | Used |
+-------------+------+
| instr_fifo  |    2 |
| rdback_fifo |    1 |
| ddr4_0_phy  |    1 |
| ddr4_0      |    1 |
| dbg_hub     |    1 |
+-------------+------+


