$date
	Mon Jan  6 09:58:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LFSR_tb $end
$var wire 3 ! out_tb [2:0] $end
$var reg 1 " clk_tb $end
$var reg 1 # rst_tb $end
$var reg 1 $ valid_tb $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 % feedback $end
$var wire 1 # rst $end
$var wire 1 $ valid $end
$var reg 3 & out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
1%
1$
1#
1"
b0 !
$end
#5000
0"
#10000
1"
#15000
0"
0#
#20000
b1 !
b1 &
1"
#25000
0"
#30000
0%
b11 !
b11 &
1"
0$
#35000
0"
#40000
1%
b110 !
b110 &
1"
#45000
0"
#50000
0%
b101 !
b101 &
1"
#55000
0"
#60000
b10 !
b10 &
1"
#65000
0"
#70000
b100 !
b100 &
1"
#75000
0"
#80000
1%
b0 !
b0 &
1"
#85000
0"
#90000
b1 !
b1 &
1"
#95000
0"
#100000
0%
b11 !
b11 &
1"
#105000
0"
#110000
1%
b110 !
b110 &
1"
#115000
0"
#120000
0%
b101 !
b101 &
1"
#125000
0"
#130000
b10 !
b10 &
1"
#135000
0"
#140000
b100 !
b100 &
1"
#145000
0"
#150000
1%
b0 !
b0 &
1"
#155000
0"
#160000
b1 !
b1 &
1"
#165000
0"
#170000
0%
b11 !
b11 &
1"
#175000
0"
#180000
1%
b110 !
b110 &
1"
#185000
0"
#190000
0%
b101 !
b101 &
1"
#195000
0"
#200000
b10 !
b10 &
1"
#205000
0"
#210000
b100 !
b100 &
1"
#215000
0"
#220000
1%
b0 !
b0 &
1"
#225000
0"
#230000
b1 !
b1 &
1"
#235000
0"
#240000
0%
b11 !
b11 &
1"
#245000
0"
#250000
1%
b110 !
b110 &
1"
#255000
0"
#260000
0%
b101 !
b101 &
1"
#265000
0"
#270000
b10 !
b10 &
1"
#275000
0"
#280000
b100 !
b100 &
1"
#285000
0"
#290000
1%
b0 !
b0 &
1"
#295000
0"
#300000
b1 !
b1 &
1"
#305000
0"
#310000
0%
b11 !
b11 &
1"
#315000
0"
#320000
1%
b110 !
b110 &
1"
#325000
0"
#330000
0%
b101 !
b101 &
1"
#335000
0"
#340000
b10 !
b10 &
1"
#345000
0"
#350000
b100 !
b100 &
1"
#355000
0"
#360000
1%
b0 !
b0 &
1"
#365000
0"
#370000
b1 !
b1 &
1"
#375000
0"
#380000
0%
b11 !
b11 &
1"
#385000
0"
#390000
1%
b110 !
b110 &
1"
#395000
0"
#400000
0%
b101 !
b101 &
1"
#405000
0"
#410000
b10 !
b10 &
1"
#415000
0"
#420000
b100 !
b100 &
1"
#425000
0"
#430000
1%
b0 !
b0 &
1"
