PPA Report for fifo_parity.v (Module: fifo_parity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 144
IO Count: 154
Cell Count: 324

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 909.09 MHz
Reg-to-Reg Critical Path Delay: 0.901 ns

POWER METRICS:
-------------
Total Power Consumption: 0.561 W
