#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n14510.Q[0] (.latch clocked by pclk)
Endpoint  : n10051.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14510.clk[0] (.latch)                                           1.014     1.014
n14510.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15671.in[1] (.names)                                            1.014     2.070
n15671.out[0] (.names)                                           0.261     2.331
n15674.in[1] (.names)                                            1.014     3.344
n15674.out[0] (.names)                                           0.261     3.605
n15676.in[0] (.names)                                            1.014     4.619
n15676.out[0] (.names)                                           0.261     4.880
n15672.in[0] (.names)                                            1.014     5.894
n15672.out[0] (.names)                                           0.261     6.155
n15673.in[0] (.names)                                            1.014     7.169
n15673.out[0] (.names)                                           0.261     7.430
n15678.in[1] (.names)                                            1.014     8.444
n15678.out[0] (.names)                                           0.261     8.705
n15679.in[1] (.names)                                            1.014     9.719
n15679.out[0] (.names)                                           0.261     9.980
n15680.in[0] (.names)                                            1.014    10.993
n15680.out[0] (.names)                                           0.261    11.254
n15681.in[2] (.names)                                            1.014    12.268
n15681.out[0] (.names)                                           0.261    12.529
n15682.in[0] (.names)                                            1.014    13.543
n15682.out[0] (.names)                                           0.261    13.804
n15688.in[1] (.names)                                            1.014    14.818
n15688.out[0] (.names)                                           0.261    15.079
n15689.in[0] (.names)                                            1.014    16.093
n15689.out[0] (.names)                                           0.261    16.354
n15492.in[0] (.names)                                            1.014    17.367
n15492.out[0] (.names)                                           0.261    17.628
n15493.in[1] (.names)                                            1.014    18.642
n15493.out[0] (.names)                                           0.261    18.903
n15497.in[1] (.names)                                            1.014    19.917
n15497.out[0] (.names)                                           0.261    20.178
n15498.in[1] (.names)                                            1.014    21.192
n15498.out[0] (.names)                                           0.261    21.453
n15501.in[1] (.names)                                            1.014    22.467
n15501.out[0] (.names)                                           0.261    22.728
n15502.in[0] (.names)                                            1.014    23.742
n15502.out[0] (.names)                                           0.261    24.003
n15503.in[0] (.names)                                            1.014    25.016
n15503.out[0] (.names)                                           0.261    25.277
n15504.in[0] (.names)                                            1.014    26.291
n15504.out[0] (.names)                                           0.261    26.552
n15491.in[0] (.names)                                            1.014    27.566
n15491.out[0] (.names)                                           0.261    27.827
n15485.in[0] (.names)                                            1.014    28.841
n15485.out[0] (.names)                                           0.261    29.102
n15508.in[0] (.names)                                            1.014    30.116
n15508.out[0] (.names)                                           0.261    30.377
n15509.in[1] (.names)                                            1.014    31.390
n15509.out[0] (.names)                                           0.261    31.651
n15511.in[1] (.names)                                            1.014    32.665
n15511.out[0] (.names)                                           0.261    32.926
n15499.in[1] (.names)                                            1.014    33.940
n15499.out[0] (.names)                                           0.261    34.201
n10028.in[0] (.names)                                            1.014    35.215
n10028.out[0] (.names)                                           0.261    35.476
n10029.in[1] (.names)                                            1.014    36.490
n10029.out[0] (.names)                                           0.261    36.751
n10032.in[3] (.names)                                            1.014    37.765
n10032.out[0] (.names)                                           0.261    38.026
n10035.in[2] (.names)                                            1.014    39.039
n10035.out[0] (.names)                                           0.261    39.300
n10037.in[1] (.names)                                            1.014    40.314
n10037.out[0] (.names)                                           0.261    40.575
n10039.in[1] (.names)                                            1.014    41.589
n10039.out[0] (.names)                                           0.261    41.850
n10040.in[1] (.names)                                            1.014    42.864
n10040.out[0] (.names)                                           0.261    43.125
n10049.in[0] (.names)                                            1.014    44.139
n10049.out[0] (.names)                                           0.261    44.400
n10050.in[0] (.names)                                            1.014    45.413
n10050.out[0] (.names)                                           0.261    45.674
n8680.in[0] (.names)                                             1.014    46.688
n8680.out[0] (.names)                                            0.261    46.949
n10052.in[1] (.names)                                            1.014    47.963
n10052.out[0] (.names)                                           0.261    48.224
n8555.in[0] (.names)                                             1.014    49.238
n8555.out[0] (.names)                                            0.261    49.499
n10055.in[0] (.names)                                            1.014    50.513
n10055.out[0] (.names)                                           0.261    50.774
n8636.in[1] (.names)                                             1.014    51.787
n8636.out[0] (.names)                                            0.261    52.048
n10051.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10051.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n14510.Q[0] (.latch clocked by pclk)
Endpoint  : n8637.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14510.clk[0] (.latch)                                           1.014     1.014
n14510.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15671.in[1] (.names)                                            1.014     2.070
n15671.out[0] (.names)                                           0.261     2.331
n15674.in[1] (.names)                                            1.014     3.344
n15674.out[0] (.names)                                           0.261     3.605
n15676.in[0] (.names)                                            1.014     4.619
n15676.out[0] (.names)                                           0.261     4.880
n15672.in[0] (.names)                                            1.014     5.894
n15672.out[0] (.names)                                           0.261     6.155
n15673.in[0] (.names)                                            1.014     7.169
n15673.out[0] (.names)                                           0.261     7.430
n15678.in[1] (.names)                                            1.014     8.444
n15678.out[0] (.names)                                           0.261     8.705
n15679.in[1] (.names)                                            1.014     9.719
n15679.out[0] (.names)                                           0.261     9.980
n15680.in[0] (.names)                                            1.014    10.993
n15680.out[0] (.names)                                           0.261    11.254
n15681.in[2] (.names)                                            1.014    12.268
n15681.out[0] (.names)                                           0.261    12.529
n15682.in[0] (.names)                                            1.014    13.543
n15682.out[0] (.names)                                           0.261    13.804
n15688.in[1] (.names)                                            1.014    14.818
n15688.out[0] (.names)                                           0.261    15.079
n15689.in[0] (.names)                                            1.014    16.093
n15689.out[0] (.names)                                           0.261    16.354
n15492.in[0] (.names)                                            1.014    17.367
n15492.out[0] (.names)                                           0.261    17.628
n15493.in[1] (.names)                                            1.014    18.642
n15493.out[0] (.names)                                           0.261    18.903
n15497.in[1] (.names)                                            1.014    19.917
n15497.out[0] (.names)                                           0.261    20.178
n15498.in[1] (.names)                                            1.014    21.192
n15498.out[0] (.names)                                           0.261    21.453
n15501.in[1] (.names)                                            1.014    22.467
n15501.out[0] (.names)                                           0.261    22.728
n15502.in[0] (.names)                                            1.014    23.742
n15502.out[0] (.names)                                           0.261    24.003
n15503.in[0] (.names)                                            1.014    25.016
n15503.out[0] (.names)                                           0.261    25.277
n15504.in[0] (.names)                                            1.014    26.291
n15504.out[0] (.names)                                           0.261    26.552
n15491.in[0] (.names)                                            1.014    27.566
n15491.out[0] (.names)                                           0.261    27.827
n15485.in[0] (.names)                                            1.014    28.841
n15485.out[0] (.names)                                           0.261    29.102
n15508.in[0] (.names)                                            1.014    30.116
n15508.out[0] (.names)                                           0.261    30.377
n15509.in[1] (.names)                                            1.014    31.390
n15509.out[0] (.names)                                           0.261    31.651
n15511.in[1] (.names)                                            1.014    32.665
n15511.out[0] (.names)                                           0.261    32.926
n15499.in[1] (.names)                                            1.014    33.940
n15499.out[0] (.names)                                           0.261    34.201
n10028.in[0] (.names)                                            1.014    35.215
n10028.out[0] (.names)                                           0.261    35.476
n10029.in[1] (.names)                                            1.014    36.490
n10029.out[0] (.names)                                           0.261    36.751
n10032.in[3] (.names)                                            1.014    37.765
n10032.out[0] (.names)                                           0.261    38.026
n10035.in[2] (.names)                                            1.014    39.039
n10035.out[0] (.names)                                           0.261    39.300
n10037.in[1] (.names)                                            1.014    40.314
n10037.out[0] (.names)                                           0.261    40.575
n10039.in[1] (.names)                                            1.014    41.589
n10039.out[0] (.names)                                           0.261    41.850
n10040.in[1] (.names)                                            1.014    42.864
n10040.out[0] (.names)                                           0.261    43.125
n10049.in[0] (.names)                                            1.014    44.139
n10049.out[0] (.names)                                           0.261    44.400
n10050.in[0] (.names)                                            1.014    45.413
n10050.out[0] (.names)                                           0.261    45.674
n8680.in[0] (.names)                                             1.014    46.688
n8680.out[0] (.names)                                            0.261    46.949
n10052.in[1] (.names)                                            1.014    47.963
n10052.out[0] (.names)                                           0.261    48.224
n8555.in[0] (.names)                                             1.014    49.238
n8555.out[0] (.names)                                            0.261    49.499
n10055.in[0] (.names)                                            1.014    50.513
n10055.out[0] (.names)                                           0.261    50.774
n8636.in[1] (.names)                                             1.014    51.787
n8636.out[0] (.names)                                            0.261    52.048
n8637.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8637.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n8677.Q[0] (.latch clocked by pclk)
Endpoint  : n3463.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8677.clk[0] (.latch)                                            1.014     1.014
n8677.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9381.in[0] (.names)                                             1.014     2.070
n9381.out[0] (.names)                                            0.261     2.331
n9760.in[2] (.names)                                             1.014     3.344
n9760.out[0] (.names)                                            0.261     3.605
n9761.in[1] (.names)                                             1.014     4.619
n9761.out[0] (.names)                                            0.261     4.880
n9750.in[0] (.names)                                             1.014     5.894
n9750.out[0] (.names)                                            0.261     6.155
n9751.in[3] (.names)                                             1.014     7.169
n9751.out[0] (.names)                                            0.261     7.430
n9752.in[0] (.names)                                             1.014     8.444
n9752.out[0] (.names)                                            0.261     8.705
n9754.in[1] (.names)                                             1.014     9.719
n9754.out[0] (.names)                                            0.261     9.980
n9694.in[0] (.names)                                             1.014    10.993
n9694.out[0] (.names)                                            0.261    11.254
n9699.in[1] (.names)                                             1.014    12.268
n9699.out[0] (.names)                                            0.261    12.529
n9702.in[0] (.names)                                             1.014    13.543
n9702.out[0] (.names)                                            0.261    13.804
n9703.in[0] (.names)                                             1.014    14.818
n9703.out[0] (.names)                                            0.261    15.079
n9704.in[0] (.names)                                             1.014    16.093
n9704.out[0] (.names)                                            0.261    16.354
n9705.in[1] (.names)                                             1.014    17.367
n9705.out[0] (.names)                                            0.261    17.628
n9706.in[1] (.names)                                             1.014    18.642
n9706.out[0] (.names)                                            0.261    18.903
n9707.in[0] (.names)                                             1.014    19.917
n9707.out[0] (.names)                                            0.261    20.178
n9692.in[1] (.names)                                             1.014    21.192
n9692.out[0] (.names)                                            0.261    21.453
n9695.in[0] (.names)                                             1.014    22.467
n9695.out[0] (.names)                                            0.261    22.728
n9696.in[0] (.names)                                             1.014    23.742
n9696.out[0] (.names)                                            0.261    24.003
n9711.in[2] (.names)                                             1.014    25.016
n9711.out[0] (.names)                                            0.261    25.277
n9691.in[0] (.names)                                             1.014    26.291
n9691.out[0] (.names)                                            0.261    26.552
n9693.in[0] (.names)                                             1.014    27.566
n9693.out[0] (.names)                                            0.261    27.827
n9730.in[2] (.names)                                             1.014    28.841
n9730.out[0] (.names)                                            0.261    29.102
n9731.in[1] (.names)                                             1.014    30.116
n9731.out[0] (.names)                                            0.261    30.377
n9732.in[0] (.names)                                             1.014    31.390
n9732.out[0] (.names)                                            0.261    31.651
n3545.in[2] (.names)                                             1.014    32.665
n3545.out[0] (.names)                                            0.261    32.926
n3546.in[1] (.names)                                             1.014    33.940
n3546.out[0] (.names)                                            0.261    34.201
n3547.in[1] (.names)                                             1.014    35.215
n3547.out[0] (.names)                                            0.261    35.476
n3549.in[1] (.names)                                             1.014    36.490
n3549.out[0] (.names)                                            0.261    36.751
n3550.in[1] (.names)                                             1.014    37.765
n3550.out[0] (.names)                                            0.261    38.026
n3551.in[0] (.names)                                             1.014    39.039
n3551.out[0] (.names)                                            0.261    39.300
n3552.in[0] (.names)                                             1.014    40.314
n3552.out[0] (.names)                                            0.261    40.575
n3555.in[0] (.names)                                             1.014    41.589
n3555.out[0] (.names)                                            0.261    41.850
n3556.in[1] (.names)                                             1.014    42.864
n3556.out[0] (.names)                                            0.261    43.125
n3557.in[0] (.names)                                             1.014    44.139
n3557.out[0] (.names)                                            0.261    44.400
n3539.in[0] (.names)                                             1.014    45.413
n3539.out[0] (.names)                                            0.261    45.674
n3540.in[3] (.names)                                             1.014    46.688
n3540.out[0] (.names)                                            0.261    46.949
n3543.in[1] (.names)                                             1.014    47.963
n3543.out[0] (.names)                                            0.261    48.224
n3544.in[0] (.names)                                             1.014    49.238
n3544.out[0] (.names)                                            0.261    49.499
n3464.in[1] (.names)                                             1.014    50.513
n3464.out[0] (.names)                                            0.261    50.774
n3462.in[0] (.names)                                             1.014    51.787
n3462.out[0] (.names)                                            0.261    52.048
n3463.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3463.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n6988.Q[0] (.latch clocked by pclk)
Endpoint  : n6032.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6988.clk[0] (.latch)                                            1.014     1.014
n6988.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6994.in[0] (.names)                                             1.014     2.070
n6994.out[0] (.names)                                            0.261     2.331
n6980.in[0] (.names)                                             1.014     3.344
n6980.out[0] (.names)                                            0.261     3.605
n6981.in[0] (.names)                                             1.014     4.619
n6981.out[0] (.names)                                            0.261     4.880
n6984.in[2] (.names)                                             1.014     5.894
n6984.out[0] (.names)                                            0.261     6.155
n6985.in[0] (.names)                                             1.014     7.169
n6985.out[0] (.names)                                            0.261     7.430
n6986.in[1] (.names)                                             1.014     8.444
n6986.out[0] (.names)                                            0.261     8.705
n6987.in[0] (.names)                                             1.014     9.719
n6987.out[0] (.names)                                            0.261     9.980
n6989.in[2] (.names)                                             1.014    10.993
n6989.out[0] (.names)                                            0.261    11.254
n6990.in[0] (.names)                                             1.014    12.268
n6990.out[0] (.names)                                            0.261    12.529
n6991.in[1] (.names)                                             1.014    13.543
n6991.out[0] (.names)                                            0.261    13.804
n6992.in[0] (.names)                                             1.014    14.818
n6992.out[0] (.names)                                            0.261    15.079
n6993.in[0] (.names)                                             1.014    16.093
n6993.out[0] (.names)                                            0.261    16.354
n6024.in[1] (.names)                                             1.014    17.367
n6024.out[0] (.names)                                            0.261    17.628
n6025.in[0] (.names)                                             1.014    18.642
n6025.out[0] (.names)                                            0.261    18.903
n6026.in[0] (.names)                                             1.014    19.917
n6026.out[0] (.names)                                            0.261    20.178
n6016.in[0] (.names)                                             1.014    21.192
n6016.out[0] (.names)                                            0.261    21.453
n6021.in[0] (.names)                                             1.014    22.467
n6021.out[0] (.names)                                            0.261    22.728
n6022.in[1] (.names)                                             1.014    23.742
n6022.out[0] (.names)                                            0.261    24.003
n6023.in[1] (.names)                                             1.014    25.016
n6023.out[0] (.names)                                            0.261    25.277
n6005.in[2] (.names)                                             1.014    26.291
n6005.out[0] (.names)                                            0.261    26.552
n6027.in[2] (.names)                                             1.014    27.566
n6027.out[0] (.names)                                            0.261    27.827
n6028.in[2] (.names)                                             1.014    28.841
n6028.out[0] (.names)                                            0.261    29.102
n6029.in[0] (.names)                                             1.014    30.116
n6029.out[0] (.names)                                            0.261    30.377
n6030.in[0] (.names)                                             1.014    31.390
n6030.out[0] (.names)                                            0.261    31.651
n6034.in[3] (.names)                                             1.014    32.665
n6034.out[0] (.names)                                            0.261    32.926
n6035.in[3] (.names)                                             1.014    33.940
n6035.out[0] (.names)                                            0.261    34.201
n6040.in[2] (.names)                                             1.014    35.215
n6040.out[0] (.names)                                            0.261    35.476
n6041.in[1] (.names)                                             1.014    36.490
n6041.out[0] (.names)                                            0.261    36.751
n6036.in[0] (.names)                                             1.014    37.765
n6036.out[0] (.names)                                            0.261    38.026
n6037.in[0] (.names)                                             1.014    39.039
n6037.out[0] (.names)                                            0.261    39.300
n6039.in[1] (.names)                                             1.014    40.314
n6039.out[0] (.names)                                            0.261    40.575
n6045.in[3] (.names)                                             1.014    41.589
n6045.out[0] (.names)                                            0.261    41.850
n6046.in[1] (.names)                                             1.014    42.864
n6046.out[0] (.names)                                            0.261    43.125
n6053.in[1] (.names)                                             1.014    44.139
n6053.out[0] (.names)                                            0.261    44.400
n6055.in[0] (.names)                                             1.014    45.413
n6055.out[0] (.names)                                            0.261    45.674
n5991.in[1] (.names)                                             1.014    46.688
n5991.out[0] (.names)                                            0.261    46.949
n6052.in[0] (.names)                                             1.014    47.963
n6052.out[0] (.names)                                            0.261    48.224
n5876.in[0] (.names)                                             1.014    49.238
n5876.out[0] (.names)                                            0.261    49.499
n6031.in[1] (.names)                                             1.014    50.513
n6031.out[0] (.names)                                            0.261    50.774
n5882.in[0] (.names)                                             1.014    51.787
n5882.out[0] (.names)                                            0.261    52.048
n6032.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6032.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n6988.Q[0] (.latch clocked by pclk)
Endpoint  : n5883.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6988.clk[0] (.latch)                                            1.014     1.014
n6988.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6994.in[0] (.names)                                             1.014     2.070
n6994.out[0] (.names)                                            0.261     2.331
n6980.in[0] (.names)                                             1.014     3.344
n6980.out[0] (.names)                                            0.261     3.605
n6981.in[0] (.names)                                             1.014     4.619
n6981.out[0] (.names)                                            0.261     4.880
n6984.in[2] (.names)                                             1.014     5.894
n6984.out[0] (.names)                                            0.261     6.155
n6985.in[0] (.names)                                             1.014     7.169
n6985.out[0] (.names)                                            0.261     7.430
n6986.in[1] (.names)                                             1.014     8.444
n6986.out[0] (.names)                                            0.261     8.705
n6987.in[0] (.names)                                             1.014     9.719
n6987.out[0] (.names)                                            0.261     9.980
n6989.in[2] (.names)                                             1.014    10.993
n6989.out[0] (.names)                                            0.261    11.254
n6990.in[0] (.names)                                             1.014    12.268
n6990.out[0] (.names)                                            0.261    12.529
n6991.in[1] (.names)                                             1.014    13.543
n6991.out[0] (.names)                                            0.261    13.804
n6992.in[0] (.names)                                             1.014    14.818
n6992.out[0] (.names)                                            0.261    15.079
n6993.in[0] (.names)                                             1.014    16.093
n6993.out[0] (.names)                                            0.261    16.354
n6024.in[1] (.names)                                             1.014    17.367
n6024.out[0] (.names)                                            0.261    17.628
n6025.in[0] (.names)                                             1.014    18.642
n6025.out[0] (.names)                                            0.261    18.903
n6026.in[0] (.names)                                             1.014    19.917
n6026.out[0] (.names)                                            0.261    20.178
n6016.in[0] (.names)                                             1.014    21.192
n6016.out[0] (.names)                                            0.261    21.453
n6021.in[0] (.names)                                             1.014    22.467
n6021.out[0] (.names)                                            0.261    22.728
n6022.in[1] (.names)                                             1.014    23.742
n6022.out[0] (.names)                                            0.261    24.003
n6023.in[1] (.names)                                             1.014    25.016
n6023.out[0] (.names)                                            0.261    25.277
n6005.in[2] (.names)                                             1.014    26.291
n6005.out[0] (.names)                                            0.261    26.552
n6027.in[2] (.names)                                             1.014    27.566
n6027.out[0] (.names)                                            0.261    27.827
n6028.in[2] (.names)                                             1.014    28.841
n6028.out[0] (.names)                                            0.261    29.102
n6029.in[0] (.names)                                             1.014    30.116
n6029.out[0] (.names)                                            0.261    30.377
n6030.in[0] (.names)                                             1.014    31.390
n6030.out[0] (.names)                                            0.261    31.651
n6034.in[3] (.names)                                             1.014    32.665
n6034.out[0] (.names)                                            0.261    32.926
n6035.in[3] (.names)                                             1.014    33.940
n6035.out[0] (.names)                                            0.261    34.201
n6040.in[2] (.names)                                             1.014    35.215
n6040.out[0] (.names)                                            0.261    35.476
n6041.in[1] (.names)                                             1.014    36.490
n6041.out[0] (.names)                                            0.261    36.751
n6036.in[0] (.names)                                             1.014    37.765
n6036.out[0] (.names)                                            0.261    38.026
n6037.in[0] (.names)                                             1.014    39.039
n6037.out[0] (.names)                                            0.261    39.300
n6039.in[1] (.names)                                             1.014    40.314
n6039.out[0] (.names)                                            0.261    40.575
n6045.in[3] (.names)                                             1.014    41.589
n6045.out[0] (.names)                                            0.261    41.850
n6046.in[1] (.names)                                             1.014    42.864
n6046.out[0] (.names)                                            0.261    43.125
n6053.in[1] (.names)                                             1.014    44.139
n6053.out[0] (.names)                                            0.261    44.400
n6055.in[0] (.names)                                             1.014    45.413
n6055.out[0] (.names)                                            0.261    45.674
n5991.in[1] (.names)                                             1.014    46.688
n5991.out[0] (.names)                                            0.261    46.949
n6052.in[0] (.names)                                             1.014    47.963
n6052.out[0] (.names)                                            0.261    48.224
n5876.in[0] (.names)                                             1.014    49.238
n5876.out[0] (.names)                                            0.261    49.499
n6031.in[1] (.names)                                             1.014    50.513
n6031.out[0] (.names)                                            0.261    50.774
n5882.in[0] (.names)                                             1.014    51.787
n5882.out[0] (.names)                                            0.261    52.048
n5883.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5883.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n5133.Q[0] (.latch clocked by pclk)
Endpoint  : n5826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5133.clk[0] (.latch)                                            1.014     1.014
n5133.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5134.in[0] (.names)                                             1.014     2.070
n5134.out[0] (.names)                                            0.261     2.331
n5135.in[1] (.names)                                             1.014     3.344
n5135.out[0] (.names)                                            0.261     3.605
n5125.in[0] (.names)                                             1.014     4.619
n5125.out[0] (.names)                                            0.261     4.880
n5126.in[0] (.names)                                             1.014     5.894
n5126.out[0] (.names)                                            0.261     6.155
n5127.in[1] (.names)                                             1.014     7.169
n5127.out[0] (.names)                                            0.261     7.430
n5132.in[0] (.names)                                             1.014     8.444
n5132.out[0] (.names)                                            0.261     8.705
n5142.in[0] (.names)                                             1.014     9.719
n5142.out[0] (.names)                                            0.261     9.980
n5145.in[0] (.names)                                             1.014    10.993
n5145.out[0] (.names)                                            0.261    11.254
n5146.in[0] (.names)                                             1.014    12.268
n5146.out[0] (.names)                                            0.261    12.529
n5147.in[0] (.names)                                             1.014    13.543
n5147.out[0] (.names)                                            0.261    13.804
n5139.in[0] (.names)                                             1.014    14.818
n5139.out[0] (.names)                                            0.261    15.079
n5140.in[1] (.names)                                             1.014    16.093
n5140.out[0] (.names)                                            0.261    16.354
n5150.in[1] (.names)                                             1.014    17.367
n5150.out[0] (.names)                                            0.261    17.628
n5157.in[1] (.names)                                             1.014    18.642
n5157.out[0] (.names)                                            0.261    18.903
n5149.in[1] (.names)                                             1.014    19.917
n5149.out[0] (.names)                                            0.261    20.178
n5151.in[0] (.names)                                             1.014    21.192
n5151.out[0] (.names)                                            0.261    21.453
n7041.in[1] (.names)                                             1.014    22.467
n7041.out[0] (.names)                                            0.261    22.728
n7042.in[1] (.names)                                             1.014    23.742
n7042.out[0] (.names)                                            0.261    24.003
n7002.in[0] (.names)                                             1.014    25.016
n7002.out[0] (.names)                                            0.261    25.277
n6996.in[2] (.names)                                             1.014    26.291
n6996.out[0] (.names)                                            0.261    26.552
n7012.in[1] (.names)                                             1.014    27.566
n7012.out[0] (.names)                                            0.261    27.827
n7013.in[0] (.names)                                             1.014    28.841
n7013.out[0] (.names)                                            0.261    29.102
n7016.in[0] (.names)                                             1.014    30.116
n7016.out[0] (.names)                                            0.261    30.377
n7018.in[1] (.names)                                             1.014    31.390
n7018.out[0] (.names)                                            0.261    31.651
n7021.in[0] (.names)                                             1.014    32.665
n7021.out[0] (.names)                                            0.261    32.926
n7024.in[1] (.names)                                             1.014    33.940
n7024.out[0] (.names)                                            0.261    34.201
n7025.in[0] (.names)                                             1.014    35.215
n7025.out[0] (.names)                                            0.261    35.476
n7026.in[0] (.names)                                             1.014    36.490
n7026.out[0] (.names)                                            0.261    36.751
n7027.in[0] (.names)                                             1.014    37.765
n7027.out[0] (.names)                                            0.261    38.026
n7028.in[0] (.names)                                             1.014    39.039
n7028.out[0] (.names)                                            0.261    39.300
n7029.in[1] (.names)                                             1.014    40.314
n7029.out[0] (.names)                                            0.261    40.575
n7031.in[0] (.names)                                             1.014    41.589
n7031.out[0] (.names)                                            0.261    41.850
n7032.in[0] (.names)                                             1.014    42.864
n7032.out[0] (.names)                                            0.261    43.125
n7033.in[1] (.names)                                             1.014    44.139
n7033.out[0] (.names)                                            0.261    44.400
n7034.in[0] (.names)                                             1.014    45.413
n7034.out[0] (.names)                                            0.261    45.674
n7038.in[1] (.names)                                             1.014    46.688
n7038.out[0] (.names)                                            0.261    46.949
n7039.in[0] (.names)                                             1.014    47.963
n7039.out[0] (.names)                                            0.261    48.224
n7035.in[0] (.names)                                             1.014    49.238
n7035.out[0] (.names)                                            0.261    49.499
n5814.in[0] (.names)                                             1.014    50.513
n5814.out[0] (.names)                                            0.261    50.774
n5825.in[0] (.names)                                             1.014    51.787
n5825.out[0] (.names)                                            0.261    52.048
n5826.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5826.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n5133.Q[0] (.latch clocked by pclk)
Endpoint  : n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5133.clk[0] (.latch)                                            1.014     1.014
n5133.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5134.in[0] (.names)                                             1.014     2.070
n5134.out[0] (.names)                                            0.261     2.331
n5135.in[1] (.names)                                             1.014     3.344
n5135.out[0] (.names)                                            0.261     3.605
n5125.in[0] (.names)                                             1.014     4.619
n5125.out[0] (.names)                                            0.261     4.880
n5126.in[0] (.names)                                             1.014     5.894
n5126.out[0] (.names)                                            0.261     6.155
n5127.in[1] (.names)                                             1.014     7.169
n5127.out[0] (.names)                                            0.261     7.430
n5132.in[0] (.names)                                             1.014     8.444
n5132.out[0] (.names)                                            0.261     8.705
n5142.in[0] (.names)                                             1.014     9.719
n5142.out[0] (.names)                                            0.261     9.980
n5145.in[0] (.names)                                             1.014    10.993
n5145.out[0] (.names)                                            0.261    11.254
n5146.in[0] (.names)                                             1.014    12.268
n5146.out[0] (.names)                                            0.261    12.529
n5147.in[0] (.names)                                             1.014    13.543
n5147.out[0] (.names)                                            0.261    13.804
n5139.in[0] (.names)                                             1.014    14.818
n5139.out[0] (.names)                                            0.261    15.079
n5140.in[1] (.names)                                             1.014    16.093
n5140.out[0] (.names)                                            0.261    16.354
n5150.in[1] (.names)                                             1.014    17.367
n5150.out[0] (.names)                                            0.261    17.628
n5157.in[1] (.names)                                             1.014    18.642
n5157.out[0] (.names)                                            0.261    18.903
n5149.in[1] (.names)                                             1.014    19.917
n5149.out[0] (.names)                                            0.261    20.178
n5151.in[0] (.names)                                             1.014    21.192
n5151.out[0] (.names)                                            0.261    21.453
n7041.in[1] (.names)                                             1.014    22.467
n7041.out[0] (.names)                                            0.261    22.728
n7042.in[1] (.names)                                             1.014    23.742
n7042.out[0] (.names)                                            0.261    24.003
n7002.in[0] (.names)                                             1.014    25.016
n7002.out[0] (.names)                                            0.261    25.277
n6996.in[2] (.names)                                             1.014    26.291
n6996.out[0] (.names)                                            0.261    26.552
n7012.in[1] (.names)                                             1.014    27.566
n7012.out[0] (.names)                                            0.261    27.827
n7013.in[0] (.names)                                             1.014    28.841
n7013.out[0] (.names)                                            0.261    29.102
n7016.in[0] (.names)                                             1.014    30.116
n7016.out[0] (.names)                                            0.261    30.377
n7018.in[1] (.names)                                             1.014    31.390
n7018.out[0] (.names)                                            0.261    31.651
n7021.in[0] (.names)                                             1.014    32.665
n7021.out[0] (.names)                                            0.261    32.926
n7024.in[1] (.names)                                             1.014    33.940
n7024.out[0] (.names)                                            0.261    34.201
n7025.in[0] (.names)                                             1.014    35.215
n7025.out[0] (.names)                                            0.261    35.476
n7026.in[0] (.names)                                             1.014    36.490
n7026.out[0] (.names)                                            0.261    36.751
n7027.in[0] (.names)                                             1.014    37.765
n7027.out[0] (.names)                                            0.261    38.026
n7028.in[0] (.names)                                             1.014    39.039
n7028.out[0] (.names)                                            0.261    39.300
n7029.in[1] (.names)                                             1.014    40.314
n7029.out[0] (.names)                                            0.261    40.575
n7031.in[0] (.names)                                             1.014    41.589
n7031.out[0] (.names)                                            0.261    41.850
n7032.in[0] (.names)                                             1.014    42.864
n7032.out[0] (.names)                                            0.261    43.125
n7033.in[1] (.names)                                             1.014    44.139
n7033.out[0] (.names)                                            0.261    44.400
n7034.in[0] (.names)                                             1.014    45.413
n7034.out[0] (.names)                                            0.261    45.674
n7038.in[1] (.names)                                             1.014    46.688
n7038.out[0] (.names)                                            0.261    46.949
n7039.in[0] (.names)                                             1.014    47.963
n7039.out[0] (.names)                                            0.261    48.224
n7035.in[0] (.names)                                             1.014    49.238
n7035.out[0] (.names)                                            0.261    49.499
n7036.in[1] (.names)                                             1.014    50.513
n7036.out[0] (.names)                                            0.261    50.774
n4857.in[1] (.names)                                             1.014    51.787
n4857.out[0] (.names)                                            0.261    52.048
n4288.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4288.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n5133.Q[0] (.latch clocked by pclk)
Endpoint  : n159.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5133.clk[0] (.latch)                                            1.014     1.014
n5133.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5134.in[0] (.names)                                             1.014     2.070
n5134.out[0] (.names)                                            0.261     2.331
n5135.in[1] (.names)                                             1.014     3.344
n5135.out[0] (.names)                                            0.261     3.605
n5125.in[0] (.names)                                             1.014     4.619
n5125.out[0] (.names)                                            0.261     4.880
n5126.in[0] (.names)                                             1.014     5.894
n5126.out[0] (.names)                                            0.261     6.155
n5127.in[1] (.names)                                             1.014     7.169
n5127.out[0] (.names)                                            0.261     7.430
n5132.in[0] (.names)                                             1.014     8.444
n5132.out[0] (.names)                                            0.261     8.705
n5142.in[0] (.names)                                             1.014     9.719
n5142.out[0] (.names)                                            0.261     9.980
n5145.in[0] (.names)                                             1.014    10.993
n5145.out[0] (.names)                                            0.261    11.254
n5146.in[0] (.names)                                             1.014    12.268
n5146.out[0] (.names)                                            0.261    12.529
n5147.in[0] (.names)                                             1.014    13.543
n5147.out[0] (.names)                                            0.261    13.804
n5139.in[0] (.names)                                             1.014    14.818
n5139.out[0] (.names)                                            0.261    15.079
n5140.in[1] (.names)                                             1.014    16.093
n5140.out[0] (.names)                                            0.261    16.354
n5150.in[1] (.names)                                             1.014    17.367
n5150.out[0] (.names)                                            0.261    17.628
n5157.in[1] (.names)                                             1.014    18.642
n5157.out[0] (.names)                                            0.261    18.903
n5149.in[1] (.names)                                             1.014    19.917
n5149.out[0] (.names)                                            0.261    20.178
n5151.in[0] (.names)                                             1.014    21.192
n5151.out[0] (.names)                                            0.261    21.453
n7041.in[1] (.names)                                             1.014    22.467
n7041.out[0] (.names)                                            0.261    22.728
n7042.in[1] (.names)                                             1.014    23.742
n7042.out[0] (.names)                                            0.261    24.003
n7002.in[0] (.names)                                             1.014    25.016
n7002.out[0] (.names)                                            0.261    25.277
n6996.in[2] (.names)                                             1.014    26.291
n6996.out[0] (.names)                                            0.261    26.552
n7012.in[1] (.names)                                             1.014    27.566
n7012.out[0] (.names)                                            0.261    27.827
n7013.in[0] (.names)                                             1.014    28.841
n7013.out[0] (.names)                                            0.261    29.102
n7016.in[0] (.names)                                             1.014    30.116
n7016.out[0] (.names)                                            0.261    30.377
n7018.in[1] (.names)                                             1.014    31.390
n7018.out[0] (.names)                                            0.261    31.651
n7021.in[0] (.names)                                             1.014    32.665
n7021.out[0] (.names)                                            0.261    32.926
n7024.in[1] (.names)                                             1.014    33.940
n7024.out[0] (.names)                                            0.261    34.201
n7025.in[0] (.names)                                             1.014    35.215
n7025.out[0] (.names)                                            0.261    35.476
n7026.in[0] (.names)                                             1.014    36.490
n7026.out[0] (.names)                                            0.261    36.751
n7027.in[0] (.names)                                             1.014    37.765
n7027.out[0] (.names)                                            0.261    38.026
n7028.in[0] (.names)                                             1.014    39.039
n7028.out[0] (.names)                                            0.261    39.300
n7029.in[1] (.names)                                             1.014    40.314
n7029.out[0] (.names)                                            0.261    40.575
n7031.in[0] (.names)                                             1.014    41.589
n7031.out[0] (.names)                                            0.261    41.850
n7032.in[0] (.names)                                             1.014    42.864
n7032.out[0] (.names)                                            0.261    43.125
n7033.in[1] (.names)                                             1.014    44.139
n7033.out[0] (.names)                                            0.261    44.400
n7034.in[0] (.names)                                             1.014    45.413
n7034.out[0] (.names)                                            0.261    45.674
n7038.in[1] (.names)                                             1.014    46.688
n7038.out[0] (.names)                                            0.261    46.949
n7039.in[0] (.names)                                             1.014    47.963
n7039.out[0] (.names)                                            0.261    48.224
n7035.in[0] (.names)                                             1.014    49.238
n7035.out[0] (.names)                                            0.261    49.499
n7036.in[1] (.names)                                             1.014    50.513
n7036.out[0] (.names)                                            0.261    50.774
n4857.in[1] (.names)                                             1.014    51.787
n4857.out[0] (.names)                                            0.261    52.048
n159.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n159.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n3155.Q[0] (.latch clocked by pclk)
Endpoint  : n289.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3155.clk[0] (.latch)                                            1.014     1.014
n3155.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3144.in[0] (.names)                                             1.014     2.070
n3144.out[0] (.names)                                            0.261     2.331
n3146.in[0] (.names)                                             1.014     3.344
n3146.out[0] (.names)                                            0.261     3.605
n3147.in[2] (.names)                                             1.014     4.619
n3147.out[0] (.names)                                            0.261     4.880
n3148.in[0] (.names)                                             1.014     5.894
n3148.out[0] (.names)                                            0.261     6.155
n3150.in[2] (.names)                                             1.014     7.169
n3150.out[0] (.names)                                            0.261     7.430
n3143.in[1] (.names)                                             1.014     8.444
n3143.out[0] (.names)                                            0.261     8.705
n3145.in[0] (.names)                                             1.014     9.719
n3145.out[0] (.names)                                            0.261     9.980
n3156.in[0] (.names)                                             1.014    10.993
n3156.out[0] (.names)                                            0.261    11.254
n3157.in[0] (.names)                                             1.014    12.268
n3157.out[0] (.names)                                            0.261    12.529
n3160.in[0] (.names)                                             1.014    13.543
n3160.out[0] (.names)                                            0.261    13.804
n3161.in[0] (.names)                                             1.014    14.818
n3161.out[0] (.names)                                            0.261    15.079
n3165.in[0] (.names)                                             1.014    16.093
n3165.out[0] (.names)                                            0.261    16.354
n3162.in[0] (.names)                                             1.014    17.367
n3162.out[0] (.names)                                            0.261    17.628
n3163.in[0] (.names)                                             1.014    18.642
n3163.out[0] (.names)                                            0.261    18.903
n3158.in[1] (.names)                                             1.014    19.917
n3158.out[0] (.names)                                            0.261    20.178
n1096.in[0] (.names)                                             1.014    21.192
n1096.out[0] (.names)                                            0.261    21.453
n1101.in[1] (.names)                                             1.014    22.467
n1101.out[0] (.names)                                            0.261    22.728
n1112.in[1] (.names)                                             1.014    23.742
n1112.out[0] (.names)                                            0.261    24.003
n1122.in[2] (.names)                                             1.014    25.016
n1122.out[0] (.names)                                            0.261    25.277
n1123.in[2] (.names)                                             1.014    26.291
n1123.out[0] (.names)                                            0.261    26.552
n1108.in[0] (.names)                                             1.014    27.566
n1108.out[0] (.names)                                            0.261    27.827
n1132.in[2] (.names)                                             1.014    28.841
n1132.out[0] (.names)                                            0.261    29.102
n1133.in[0] (.names)                                             1.014    30.116
n1133.out[0] (.names)                                            0.261    30.377
n1134.in[1] (.names)                                             1.014    31.390
n1134.out[0] (.names)                                            0.261    31.651
n1136.in[0] (.names)                                             1.014    32.665
n1136.out[0] (.names)                                            0.261    32.926
n1138.in[1] (.names)                                             1.014    33.940
n1138.out[0] (.names)                                            0.261    34.201
n1110.in[0] (.names)                                             1.014    35.215
n1110.out[0] (.names)                                            0.261    35.476
n1111.in[2] (.names)                                             1.014    36.490
n1111.out[0] (.names)                                            0.261    36.751
n1114.in[2] (.names)                                             1.014    37.765
n1114.out[0] (.names)                                            0.261    38.026
n1117.in[2] (.names)                                             1.014    39.039
n1117.out[0] (.names)                                            0.261    39.300
n1118.in[0] (.names)                                             1.014    40.314
n1118.out[0] (.names)                                            0.261    40.575
n1119.in[0] (.names)                                             1.014    41.589
n1119.out[0] (.names)                                            0.261    41.850
n1120.in[0] (.names)                                             1.014    42.864
n1120.out[0] (.names)                                            0.261    43.125
n1121.in[0] (.names)                                             1.014    44.139
n1121.out[0] (.names)                                            0.261    44.400
n1125.in[3] (.names)                                             1.014    45.413
n1125.out[0] (.names)                                            0.261    45.674
n1126.in[2] (.names)                                             1.014    46.688
n1126.out[0] (.names)                                            0.261    46.949
n1127.in[1] (.names)                                             1.014    47.963
n1127.out[0] (.names)                                            0.261    48.224
n1129.in[1] (.names)                                             1.014    49.238
n1129.out[0] (.names)                                            0.261    49.499
n399.in[0] (.names)                                              1.014    50.513
n399.out[0] (.names)                                             0.261    50.774
n288.in[0] (.names)                                              1.014    51.787
n288.out[0] (.names)                                             0.261    52.048
n289.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n289.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n5875.Q[0] (.latch clocked by pclk)
Endpoint  : n6214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5875.clk[0] (.latch)                                            1.014     1.014
n5875.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5935.in[0] (.names)                                             1.014     2.070
n5935.out[0] (.names)                                            0.261     2.331
n5936.in[1] (.names)                                             1.014     3.344
n5936.out[0] (.names)                                            0.261     3.605
n5937.in[0] (.names)                                             1.014     4.619
n5937.out[0] (.names)                                            0.261     4.880
n5940.in[0] (.names)                                             1.014     5.894
n5940.out[0] (.names)                                            0.261     6.155
n5941.in[0] (.names)                                             1.014     7.169
n5941.out[0] (.names)                                            0.261     7.430
n5944.in[0] (.names)                                             1.014     8.444
n5944.out[0] (.names)                                            0.261     8.705
n5945.in[2] (.names)                                             1.014     9.719
n5945.out[0] (.names)                                            0.261     9.980
n5946.in[2] (.names)                                             1.014    10.993
n5946.out[0] (.names)                                            0.261    11.254
n5932.in[0] (.names)                                             1.014    12.268
n5932.out[0] (.names)                                            0.261    12.529
n5933.in[0] (.names)                                             1.014    13.543
n5933.out[0] (.names)                                            0.261    13.804
n6311.in[2] (.names)                                             1.014    14.818
n6311.out[0] (.names)                                            0.261    15.079
n6136.in[1] (.names)                                             1.014    16.093
n6136.out[0] (.names)                                            0.261    16.354
n6141.in[0] (.names)                                             1.014    17.367
n6141.out[0] (.names)                                            0.261    17.628
n6142.in[2] (.names)                                             1.014    18.642
n6142.out[0] (.names)                                            0.261    18.903
n6143.in[1] (.names)                                             1.014    19.917
n6143.out[0] (.names)                                            0.261    20.178
n6144.in[1] (.names)                                             1.014    21.192
n6144.out[0] (.names)                                            0.261    21.453
n6145.in[0] (.names)                                             1.014    22.467
n6145.out[0] (.names)                                            0.261    22.728
n6135.in[0] (.names)                                             1.014    23.742
n6135.out[0] (.names)                                            0.261    24.003
n6149.in[0] (.names)                                             1.014    25.016
n6149.out[0] (.names)                                            0.261    25.277
n6152.in[1] (.names)                                             1.014    26.291
n6152.out[0] (.names)                                            0.261    26.552
n6153.in[1] (.names)                                             1.014    27.566
n6153.out[0] (.names)                                            0.261    27.827
n6154.in[1] (.names)                                             1.014    28.841
n6154.out[0] (.names)                                            0.261    29.102
n6155.in[0] (.names)                                             1.014    30.116
n6155.out[0] (.names)                                            0.261    30.377
n6156.in[0] (.names)                                             1.014    31.390
n6156.out[0] (.names)                                            0.261    31.651
n6134.in[0] (.names)                                             1.014    32.665
n6134.out[0] (.names)                                            0.261    32.926
n6157.in[0] (.names)                                             1.014    33.940
n6157.out[0] (.names)                                            0.261    34.201
n6159.in[2] (.names)                                             1.014    35.215
n6159.out[0] (.names)                                            0.261    35.476
n6160.in[0] (.names)                                             1.014    36.490
n6160.out[0] (.names)                                            0.261    36.751
n6163.in[0] (.names)                                             1.014    37.765
n6163.out[0] (.names)                                            0.261    38.026
n6164.in[1] (.names)                                             1.014    39.039
n6164.out[0] (.names)                                            0.261    39.300
n6166.in[0] (.names)                                             1.014    40.314
n6166.out[0] (.names)                                            0.261    40.575
n6167.in[0] (.names)                                             1.014    41.589
n6167.out[0] (.names)                                            0.261    41.850
n6168.in[0] (.names)                                             1.014    42.864
n6168.out[0] (.names)                                            0.261    43.125
n6223.in[1] (.names)                                             1.014    44.139
n6223.out[0] (.names)                                            0.261    44.400
n6228.in[1] (.names)                                             1.014    45.413
n6228.out[0] (.names)                                            0.261    45.674
n6220.in[1] (.names)                                             1.014    46.688
n6220.out[0] (.names)                                            0.261    46.949
n5906.in[0] (.names)                                             1.014    47.963
n5906.out[0] (.names)                                            0.261    48.224
n6221.in[0] (.names)                                             1.014    49.238
n6221.out[0] (.names)                                            0.261    49.499
n5947.in[0] (.names)                                             1.014    50.513
n5947.out[0] (.names)                                            0.261    50.774
n6214.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6214.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n4078.Q[0] (.latch clocked by pclk)
Endpoint  : n4200.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4078.clk[0] (.latch)                                            1.014     1.014
n4078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4075.in[0] (.names)                                             1.014     2.070
n4075.out[0] (.names)                                            0.261     2.331
n4073.in[0] (.names)                                             1.014     3.344
n4073.out[0] (.names)                                            0.261     3.605
n4017.in[0] (.names)                                             1.014     4.619
n4017.out[0] (.names)                                            0.261     4.880
n4101.in[1] (.names)                                             1.014     5.894
n4101.out[0] (.names)                                            0.261     6.155
n4102.in[0] (.names)                                             1.014     7.169
n4102.out[0] (.names)                                            0.261     7.430
n4103.in[1] (.names)                                             1.014     8.444
n4103.out[0] (.names)                                            0.261     8.705
n4131.in[0] (.names)                                             1.014     9.719
n4131.out[0] (.names)                                            0.261     9.980
n4120.in[2] (.names)                                             1.014    10.993
n4120.out[0] (.names)                                            0.261    11.254
n4160.in[2] (.names)                                             1.014    12.268
n4160.out[0] (.names)                                            0.261    12.529
n4162.in[0] (.names)                                             1.014    13.543
n4162.out[0] (.names)                                            0.261    13.804
n4116.in[0] (.names)                                             1.014    14.818
n4116.out[0] (.names)                                            0.261    15.079
n4164.in[0] (.names)                                             1.014    16.093
n4164.out[0] (.names)                                            0.261    16.354
n4165.in[2] (.names)                                             1.014    17.367
n4165.out[0] (.names)                                            0.261    17.628
n4174.in[0] (.names)                                             1.014    18.642
n4174.out[0] (.names)                                            0.261    18.903
n4175.in[1] (.names)                                             1.014    19.917
n4175.out[0] (.names)                                            0.261    20.178
n4177.in[1] (.names)                                             1.014    21.192
n4177.out[0] (.names)                                            0.261    21.453
n4178.in[0] (.names)                                             1.014    22.467
n4178.out[0] (.names)                                            0.261    22.728
n4179.in[1] (.names)                                             1.014    23.742
n4179.out[0] (.names)                                            0.261    24.003
n4112.in[0] (.names)                                             1.014    25.016
n4112.out[0] (.names)                                            0.261    25.277
n4183.in[2] (.names)                                             1.014    26.291
n4183.out[0] (.names)                                            0.261    26.552
n4184.in[0] (.names)                                             1.014    27.566
n4184.out[0] (.names)                                            0.261    27.827
n4185.in[0] (.names)                                             1.014    28.841
n4185.out[0] (.names)                                            0.261    29.102
n4186.in[0] (.names)                                             1.014    30.116
n4186.out[0] (.names)                                            0.261    30.377
n4187.in[0] (.names)                                             1.014    31.390
n4187.out[0] (.names)                                            0.261    31.651
n4188.in[0] (.names)                                             1.014    32.665
n4188.out[0] (.names)                                            0.261    32.926
n4189.in[0] (.names)                                             1.014    33.940
n4189.out[0] (.names)                                            0.261    34.201
n4190.in[2] (.names)                                             1.014    35.215
n4190.out[0] (.names)                                            0.261    35.476
n4196.in[0] (.names)                                             1.014    36.490
n4196.out[0] (.names)                                            0.261    36.751
n4197.in[0] (.names)                                             1.014    37.765
n4197.out[0] (.names)                                            0.261    38.026
n4198.in[0] (.names)                                             1.014    39.039
n4198.out[0] (.names)                                            0.261    39.300
n4193.in[0] (.names)                                             1.014    40.314
n4193.out[0] (.names)                                            0.261    40.575
n4194.in[1] (.names)                                             1.014    41.589
n4194.out[0] (.names)                                            0.261    41.850
n4204.in[0] (.names)                                             1.014    42.864
n4204.out[0] (.names)                                            0.261    43.125
n4205.in[1] (.names)                                             1.014    44.139
n4205.out[0] (.names)                                            0.261    44.400
n4206.in[0] (.names)                                             1.014    45.413
n4206.out[0] (.names)                                            0.261    45.674
n4207.in[0] (.names)                                             1.014    46.688
n4207.out[0] (.names)                                            0.261    46.949
n4208.in[1] (.names)                                             1.014    47.963
n4208.out[0] (.names)                                            0.261    48.224
n4209.in[0] (.names)                                             1.014    49.238
n4209.out[0] (.names)                                            0.261    49.499
n4199.in[1] (.names)                                             1.014    50.513
n4199.out[0] (.names)                                            0.261    50.774
n4200.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4200.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n5875.Q[0] (.latch clocked by pclk)
Endpoint  : n5948.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5875.clk[0] (.latch)                                            1.014     1.014
n5875.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5935.in[0] (.names)                                             1.014     2.070
n5935.out[0] (.names)                                            0.261     2.331
n5936.in[1] (.names)                                             1.014     3.344
n5936.out[0] (.names)                                            0.261     3.605
n5937.in[0] (.names)                                             1.014     4.619
n5937.out[0] (.names)                                            0.261     4.880
n5940.in[0] (.names)                                             1.014     5.894
n5940.out[0] (.names)                                            0.261     6.155
n5941.in[0] (.names)                                             1.014     7.169
n5941.out[0] (.names)                                            0.261     7.430
n5944.in[0] (.names)                                             1.014     8.444
n5944.out[0] (.names)                                            0.261     8.705
n5945.in[2] (.names)                                             1.014     9.719
n5945.out[0] (.names)                                            0.261     9.980
n5946.in[2] (.names)                                             1.014    10.993
n5946.out[0] (.names)                                            0.261    11.254
n5932.in[0] (.names)                                             1.014    12.268
n5932.out[0] (.names)                                            0.261    12.529
n5933.in[0] (.names)                                             1.014    13.543
n5933.out[0] (.names)                                            0.261    13.804
n6311.in[2] (.names)                                             1.014    14.818
n6311.out[0] (.names)                                            0.261    15.079
n6136.in[1] (.names)                                             1.014    16.093
n6136.out[0] (.names)                                            0.261    16.354
n6141.in[0] (.names)                                             1.014    17.367
n6141.out[0] (.names)                                            0.261    17.628
n6142.in[2] (.names)                                             1.014    18.642
n6142.out[0] (.names)                                            0.261    18.903
n6143.in[1] (.names)                                             1.014    19.917
n6143.out[0] (.names)                                            0.261    20.178
n6144.in[1] (.names)                                             1.014    21.192
n6144.out[0] (.names)                                            0.261    21.453
n6145.in[0] (.names)                                             1.014    22.467
n6145.out[0] (.names)                                            0.261    22.728
n6135.in[0] (.names)                                             1.014    23.742
n6135.out[0] (.names)                                            0.261    24.003
n6149.in[0] (.names)                                             1.014    25.016
n6149.out[0] (.names)                                            0.261    25.277
n6152.in[1] (.names)                                             1.014    26.291
n6152.out[0] (.names)                                            0.261    26.552
n6153.in[1] (.names)                                             1.014    27.566
n6153.out[0] (.names)                                            0.261    27.827
n6154.in[1] (.names)                                             1.014    28.841
n6154.out[0] (.names)                                            0.261    29.102
n6155.in[0] (.names)                                             1.014    30.116
n6155.out[0] (.names)                                            0.261    30.377
n6156.in[0] (.names)                                             1.014    31.390
n6156.out[0] (.names)                                            0.261    31.651
n6134.in[0] (.names)                                             1.014    32.665
n6134.out[0] (.names)                                            0.261    32.926
n6157.in[0] (.names)                                             1.014    33.940
n6157.out[0] (.names)                                            0.261    34.201
n6159.in[2] (.names)                                             1.014    35.215
n6159.out[0] (.names)                                            0.261    35.476
n6160.in[0] (.names)                                             1.014    36.490
n6160.out[0] (.names)                                            0.261    36.751
n6163.in[0] (.names)                                             1.014    37.765
n6163.out[0] (.names)                                            0.261    38.026
n6164.in[1] (.names)                                             1.014    39.039
n6164.out[0] (.names)                                            0.261    39.300
n6166.in[0] (.names)                                             1.014    40.314
n6166.out[0] (.names)                                            0.261    40.575
n6167.in[0] (.names)                                             1.014    41.589
n6167.out[0] (.names)                                            0.261    41.850
n6168.in[0] (.names)                                             1.014    42.864
n6168.out[0] (.names)                                            0.261    43.125
n6223.in[1] (.names)                                             1.014    44.139
n6223.out[0] (.names)                                            0.261    44.400
n6228.in[1] (.names)                                             1.014    45.413
n6228.out[0] (.names)                                            0.261    45.674
n6220.in[1] (.names)                                             1.014    46.688
n6220.out[0] (.names)                                            0.261    46.949
n5906.in[0] (.names)                                             1.014    47.963
n5906.out[0] (.names)                                            0.261    48.224
n6221.in[0] (.names)                                             1.014    49.238
n6221.out[0] (.names)                                            0.261    49.499
n5947.in[0] (.names)                                             1.014    50.513
n5947.out[0] (.names)                                            0.261    50.774
n5948.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5948.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n3461.Q[0] (.latch clocked by pclk)
Endpoint  : n4884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3461.clk[0] (.latch)                                            1.014     1.014
n3461.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5571.in[0] (.names)                                             1.014     2.070
n5571.out[0] (.names)                                            0.261     2.331
n5572.in[3] (.names)                                             1.014     3.344
n5572.out[0] (.names)                                            0.261     3.605
n5573.in[2] (.names)                                             1.014     4.619
n5573.out[0] (.names)                                            0.261     4.880
n5575.in[2] (.names)                                             1.014     5.894
n5575.out[0] (.names)                                            0.261     6.155
n5576.in[1] (.names)                                             1.014     7.169
n5576.out[0] (.names)                                            0.261     7.430
n5239.in[0] (.names)                                             1.014     8.444
n5239.out[0] (.names)                                            0.261     8.705
n5512.in[0] (.names)                                             1.014     9.719
n5512.out[0] (.names)                                            0.261     9.980
n5514.in[2] (.names)                                             1.014    10.993
n5514.out[0] (.names)                                            0.261    11.254
n5516.in[0] (.names)                                             1.014    12.268
n5516.out[0] (.names)                                            0.261    12.529
n5517.in[0] (.names)                                             1.014    13.543
n5517.out[0] (.names)                                            0.261    13.804
n5518.in[1] (.names)                                             1.014    14.818
n5518.out[0] (.names)                                            0.261    15.079
n5488.in[0] (.names)                                             1.014    16.093
n5488.out[0] (.names)                                            0.261    16.354
n5525.in[2] (.names)                                             1.014    17.367
n5525.out[0] (.names)                                            0.261    17.628
n5526.in[1] (.names)                                             1.014    18.642
n5526.out[0] (.names)                                            0.261    18.903
n5528.in[2] (.names)                                             1.014    19.917
n5528.out[0] (.names)                                            0.261    20.178
n5529.in[0] (.names)                                             1.014    21.192
n5529.out[0] (.names)                                            0.261    21.453
n5419.in[0] (.names)                                             1.014    22.467
n5419.out[0] (.names)                                            0.261    22.728
n5484.in[0] (.names)                                             1.014    23.742
n5484.out[0] (.names)                                            0.261    24.003
n5485.in[0] (.names)                                             1.014    25.016
n5485.out[0] (.names)                                            0.261    25.277
n5502.in[0] (.names)                                             1.014    26.291
n5502.out[0] (.names)                                            0.261    26.552
n5503.in[0] (.names)                                             1.014    27.566
n5503.out[0] (.names)                                            0.261    27.827
n5507.in[1] (.names)                                             1.014    28.841
n5507.out[0] (.names)                                            0.261    29.102
n5505.in[0] (.names)                                             1.014    30.116
n5505.out[0] (.names)                                            0.261    30.377
n5487.in[0] (.names)                                             1.014    31.390
n5487.out[0] (.names)                                            0.261    31.651
n5489.in[0] (.names)                                             1.014    32.665
n5489.out[0] (.names)                                            0.261    32.926
n5557.in[2] (.names)                                             1.014    33.940
n5557.out[0] (.names)                                            0.261    34.201
n5558.in[2] (.names)                                             1.014    35.215
n5558.out[0] (.names)                                            0.261    35.476
n5565.in[1] (.names)                                             1.014    36.490
n5565.out[0] (.names)                                            0.261    36.751
n5566.in[0] (.names)                                             1.014    37.765
n5566.out[0] (.names)                                            0.261    38.026
n5493.in[0] (.names)                                             1.014    39.039
n5493.out[0] (.names)                                            0.261    39.300
n5491.in[0] (.names)                                             1.014    40.314
n5491.out[0] (.names)                                            0.261    40.575
n5497.in[1] (.names)                                             1.014    41.589
n5497.out[0] (.names)                                            0.261    41.850
n5498.in[1] (.names)                                             1.014    42.864
n5498.out[0] (.names)                                            0.261    43.125
n5499.in[0] (.names)                                             1.014    44.139
n5499.out[0] (.names)                                            0.261    44.400
n5495.in[1] (.names)                                             1.014    45.413
n5495.out[0] (.names)                                            0.261    45.674
n5496.in[0] (.names)                                             1.014    46.688
n5496.out[0] (.names)                                            0.261    46.949
n5490.in[0] (.names)                                             1.014    47.963
n5490.out[0] (.names)                                            0.261    48.224
n4899.in[0] (.names)                                             1.014    49.238
n4899.out[0] (.names)                                            0.261    49.499
n4883.in[1] (.names)                                             1.014    50.513
n4883.out[0] (.names)                                            0.261    50.774
n4884.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4884.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n5133.Q[0] (.latch clocked by pclk)
Endpoint  : n5258.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5133.clk[0] (.latch)                                            1.014     1.014
n5133.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5134.in[0] (.names)                                             1.014     2.070
n5134.out[0] (.names)                                            0.261     2.331
n5135.in[1] (.names)                                             1.014     3.344
n5135.out[0] (.names)                                            0.261     3.605
n5125.in[0] (.names)                                             1.014     4.619
n5125.out[0] (.names)                                            0.261     4.880
n5126.in[0] (.names)                                             1.014     5.894
n5126.out[0] (.names)                                            0.261     6.155
n5127.in[1] (.names)                                             1.014     7.169
n5127.out[0] (.names)                                            0.261     7.430
n5132.in[0] (.names)                                             1.014     8.444
n5132.out[0] (.names)                                            0.261     8.705
n5142.in[0] (.names)                                             1.014     9.719
n5142.out[0] (.names)                                            0.261     9.980
n5145.in[0] (.names)                                             1.014    10.993
n5145.out[0] (.names)                                            0.261    11.254
n5146.in[0] (.names)                                             1.014    12.268
n5146.out[0] (.names)                                            0.261    12.529
n5147.in[0] (.names)                                             1.014    13.543
n5147.out[0] (.names)                                            0.261    13.804
n5139.in[0] (.names)                                             1.014    14.818
n5139.out[0] (.names)                                            0.261    15.079
n5140.in[1] (.names)                                             1.014    16.093
n5140.out[0] (.names)                                            0.261    16.354
n5150.in[1] (.names)                                             1.014    17.367
n5150.out[0] (.names)                                            0.261    17.628
n5157.in[1] (.names)                                             1.014    18.642
n5157.out[0] (.names)                                            0.261    18.903
n5149.in[1] (.names)                                             1.014    19.917
n5149.out[0] (.names)                                            0.261    20.178
n5151.in[0] (.names)                                             1.014    21.192
n5151.out[0] (.names)                                            0.261    21.453
n7041.in[1] (.names)                                             1.014    22.467
n7041.out[0] (.names)                                            0.261    22.728
n7042.in[1] (.names)                                             1.014    23.742
n7042.out[0] (.names)                                            0.261    24.003
n7002.in[0] (.names)                                             1.014    25.016
n7002.out[0] (.names)                                            0.261    25.277
n6996.in[2] (.names)                                             1.014    26.291
n6996.out[0] (.names)                                            0.261    26.552
n7012.in[1] (.names)                                             1.014    27.566
n7012.out[0] (.names)                                            0.261    27.827
n7013.in[0] (.names)                                             1.014    28.841
n7013.out[0] (.names)                                            0.261    29.102
n7016.in[0] (.names)                                             1.014    30.116
n7016.out[0] (.names)                                            0.261    30.377
n7018.in[1] (.names)                                             1.014    31.390
n7018.out[0] (.names)                                            0.261    31.651
n7021.in[0] (.names)                                             1.014    32.665
n7021.out[0] (.names)                                            0.261    32.926
n7024.in[1] (.names)                                             1.014    33.940
n7024.out[0] (.names)                                            0.261    34.201
n7025.in[0] (.names)                                             1.014    35.215
n7025.out[0] (.names)                                            0.261    35.476
n7026.in[0] (.names)                                             1.014    36.490
n7026.out[0] (.names)                                            0.261    36.751
n7027.in[0] (.names)                                             1.014    37.765
n7027.out[0] (.names)                                            0.261    38.026
n7028.in[0] (.names)                                             1.014    39.039
n7028.out[0] (.names)                                            0.261    39.300
n7029.in[1] (.names)                                             1.014    40.314
n7029.out[0] (.names)                                            0.261    40.575
n7031.in[0] (.names)                                             1.014    41.589
n7031.out[0] (.names)                                            0.261    41.850
n7032.in[0] (.names)                                             1.014    42.864
n7032.out[0] (.names)                                            0.261    43.125
n7033.in[1] (.names)                                             1.014    44.139
n7033.out[0] (.names)                                            0.261    44.400
n7034.in[0] (.names)                                             1.014    45.413
n7034.out[0] (.names)                                            0.261    45.674
n7038.in[1] (.names)                                             1.014    46.688
n7038.out[0] (.names)                                            0.261    46.949
n7039.in[0] (.names)                                             1.014    47.963
n7039.out[0] (.names)                                            0.261    48.224
n7035.in[0] (.names)                                             1.014    49.238
n7035.out[0] (.names)                                            0.261    49.499
n5814.in[0] (.names)                                             1.014    50.513
n5814.out[0] (.names)                                            0.261    50.774
n5258.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5258.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n4914.Q[0] (.latch clocked by pclk)
Endpoint  : n5067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4914.clk[0] (.latch)                                            1.014     1.014
n4914.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4956.in[0] (.names)                                             1.014     2.070
n4956.out[0] (.names)                                            0.261     2.331
n4957.in[0] (.names)                                             1.014     3.344
n4957.out[0] (.names)                                            0.261     3.605
n5069.in[2] (.names)                                             1.014     4.619
n5069.out[0] (.names)                                            0.261     4.880
n5071.in[3] (.names)                                             1.014     5.894
n5071.out[0] (.names)                                            0.261     6.155
n5072.in[1] (.names)                                             1.014     7.169
n5072.out[0] (.names)                                            0.261     7.430
n5073.in[1] (.names)                                             1.014     8.444
n5073.out[0] (.names)                                            0.261     8.705
n4959.in[1] (.names)                                             1.014     9.719
n4959.out[0] (.names)                                            0.261     9.980
n4963.in[1] (.names)                                             1.014    10.993
n4963.out[0] (.names)                                            0.261    11.254
n4965.in[0] (.names)                                             1.014    12.268
n4965.out[0] (.names)                                            0.261    12.529
n4966.in[0] (.names)                                             1.014    13.543
n4966.out[0] (.names)                                            0.261    13.804
n4980.in[1] (.names)                                             1.014    14.818
n4980.out[0] (.names)                                            0.261    15.079
n4978.in[1] (.names)                                             1.014    16.093
n4978.out[0] (.names)                                            0.261    16.354
n4979.in[0] (.names)                                             1.014    17.367
n4979.out[0] (.names)                                            0.261    17.628
n4981.in[1] (.names)                                             1.014    18.642
n4981.out[0] (.names)                                            0.261    18.903
n4982.in[0] (.names)                                             1.014    19.917
n4982.out[0] (.names)                                            0.261    20.178
n4984.in[1] (.names)                                             1.014    21.192
n4984.out[0] (.names)                                            0.261    21.453
n4985.in[1] (.names)                                             1.014    22.467
n4985.out[0] (.names)                                            0.261    22.728
n4986.in[0] (.names)                                             1.014    23.742
n4986.out[0] (.names)                                            0.261    24.003
n4987.in[3] (.names)                                             1.014    25.016
n4987.out[0] (.names)                                            0.261    25.277
n4988.in[0] (.names)                                             1.014    26.291
n4988.out[0] (.names)                                            0.261    26.552
n4989.in[0] (.names)                                             1.014    27.566
n4989.out[0] (.names)                                            0.261    27.827
n4990.in[0] (.names)                                             1.014    28.841
n4990.out[0] (.names)                                            0.261    29.102
n4994.in[3] (.names)                                             1.014    30.116
n4994.out[0] (.names)                                            0.261    30.377
n5039.in[0] (.names)                                             1.014    31.390
n5039.out[0] (.names)                                            0.261    31.651
n5040.in[0] (.names)                                             1.014    32.665
n5040.out[0] (.names)                                            0.261    32.926
n5041.in[0] (.names)                                             1.014    33.940
n5041.out[0] (.names)                                            0.261    34.201
n5054.in[0] (.names)                                             1.014    35.215
n5054.out[0] (.names)                                            0.261    35.476
n5055.in[0] (.names)                                             1.014    36.490
n5055.out[0] (.names)                                            0.261    36.751
n5044.in[1] (.names)                                             1.014    37.765
n5044.out[0] (.names)                                            0.261    38.026
n5043.in[0] (.names)                                             1.014    39.039
n5043.out[0] (.names)                                            0.261    39.300
n4907.in[0] (.names)                                             1.014    40.314
n4907.out[0] (.names)                                            0.261    40.575
n5049.in[2] (.names)                                             1.014    41.589
n5049.out[0] (.names)                                            0.261    41.850
n5050.in[0] (.names)                                             1.014    42.864
n5050.out[0] (.names)                                            0.261    43.125
n4881.in[2] (.names)                                             1.014    44.139
n4881.out[0] (.names)                                            0.261    44.400
n5060.in[2] (.names)                                             1.014    45.413
n5060.out[0] (.names)                                            0.261    45.674
n5058.in[1] (.names)                                             1.014    46.688
n5058.out[0] (.names)                                            0.261    46.949
n4905.in[1] (.names)                                             1.014    47.963
n4905.out[0] (.names)                                            0.261    48.224
n5066.in[1] (.names)                                             1.014    49.238
n5066.out[0] (.names)                                            0.261    49.499
n4885.in[0] (.names)                                             1.014    50.513
n4885.out[0] (.names)                                            0.261    50.774
n5067.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5067.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n4914.Q[0] (.latch clocked by pclk)
Endpoint  : n4886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4914.clk[0] (.latch)                                            1.014     1.014
n4914.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4956.in[0] (.names)                                             1.014     2.070
n4956.out[0] (.names)                                            0.261     2.331
n4957.in[0] (.names)                                             1.014     3.344
n4957.out[0] (.names)                                            0.261     3.605
n5069.in[2] (.names)                                             1.014     4.619
n5069.out[0] (.names)                                            0.261     4.880
n5071.in[3] (.names)                                             1.014     5.894
n5071.out[0] (.names)                                            0.261     6.155
n5072.in[1] (.names)                                             1.014     7.169
n5072.out[0] (.names)                                            0.261     7.430
n5073.in[1] (.names)                                             1.014     8.444
n5073.out[0] (.names)                                            0.261     8.705
n4959.in[1] (.names)                                             1.014     9.719
n4959.out[0] (.names)                                            0.261     9.980
n4963.in[1] (.names)                                             1.014    10.993
n4963.out[0] (.names)                                            0.261    11.254
n4965.in[0] (.names)                                             1.014    12.268
n4965.out[0] (.names)                                            0.261    12.529
n4966.in[0] (.names)                                             1.014    13.543
n4966.out[0] (.names)                                            0.261    13.804
n4980.in[1] (.names)                                             1.014    14.818
n4980.out[0] (.names)                                            0.261    15.079
n4978.in[1] (.names)                                             1.014    16.093
n4978.out[0] (.names)                                            0.261    16.354
n4979.in[0] (.names)                                             1.014    17.367
n4979.out[0] (.names)                                            0.261    17.628
n4981.in[1] (.names)                                             1.014    18.642
n4981.out[0] (.names)                                            0.261    18.903
n4982.in[0] (.names)                                             1.014    19.917
n4982.out[0] (.names)                                            0.261    20.178
n4984.in[1] (.names)                                             1.014    21.192
n4984.out[0] (.names)                                            0.261    21.453
n4985.in[1] (.names)                                             1.014    22.467
n4985.out[0] (.names)                                            0.261    22.728
n4986.in[0] (.names)                                             1.014    23.742
n4986.out[0] (.names)                                            0.261    24.003
n4987.in[3] (.names)                                             1.014    25.016
n4987.out[0] (.names)                                            0.261    25.277
n4988.in[0] (.names)                                             1.014    26.291
n4988.out[0] (.names)                                            0.261    26.552
n4989.in[0] (.names)                                             1.014    27.566
n4989.out[0] (.names)                                            0.261    27.827
n4990.in[0] (.names)                                             1.014    28.841
n4990.out[0] (.names)                                            0.261    29.102
n4994.in[3] (.names)                                             1.014    30.116
n4994.out[0] (.names)                                            0.261    30.377
n5039.in[0] (.names)                                             1.014    31.390
n5039.out[0] (.names)                                            0.261    31.651
n5040.in[0] (.names)                                             1.014    32.665
n5040.out[0] (.names)                                            0.261    32.926
n5041.in[0] (.names)                                             1.014    33.940
n5041.out[0] (.names)                                            0.261    34.201
n5054.in[0] (.names)                                             1.014    35.215
n5054.out[0] (.names)                                            0.261    35.476
n5055.in[0] (.names)                                             1.014    36.490
n5055.out[0] (.names)                                            0.261    36.751
n5044.in[1] (.names)                                             1.014    37.765
n5044.out[0] (.names)                                            0.261    38.026
n5043.in[0] (.names)                                             1.014    39.039
n5043.out[0] (.names)                                            0.261    39.300
n4907.in[0] (.names)                                             1.014    40.314
n4907.out[0] (.names)                                            0.261    40.575
n5049.in[2] (.names)                                             1.014    41.589
n5049.out[0] (.names)                                            0.261    41.850
n5050.in[0] (.names)                                             1.014    42.864
n5050.out[0] (.names)                                            0.261    43.125
n4881.in[2] (.names)                                             1.014    44.139
n4881.out[0] (.names)                                            0.261    44.400
n5060.in[2] (.names)                                             1.014    45.413
n5060.out[0] (.names)                                            0.261    45.674
n5058.in[1] (.names)                                             1.014    46.688
n5058.out[0] (.names)                                            0.261    46.949
n4905.in[1] (.names)                                             1.014    47.963
n4905.out[0] (.names)                                            0.261    48.224
n5066.in[1] (.names)                                             1.014    49.238
n5066.out[0] (.names)                                            0.261    49.499
n4885.in[0] (.names)                                             1.014    50.513
n4885.out[0] (.names)                                            0.261    50.774
n4886.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4886.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n4890.Q[0] (.latch clocked by pclk)
Endpoint  : n5750.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4890.clk[0] (.latch)                                            1.014     1.014
n4890.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5158.in[1] (.names)                                             1.014     2.070
n5158.out[0] (.names)                                            0.261     2.331
n5388.in[1] (.names)                                             1.014     3.344
n5388.out[0] (.names)                                            0.261     3.605
n5404.in[1] (.names)                                             1.014     4.619
n5404.out[0] (.names)                                            0.261     4.880
n5407.in[0] (.names)                                             1.014     5.894
n5407.out[0] (.names)                                            0.261     6.155
n5408.in[0] (.names)                                             1.014     7.169
n5408.out[0] (.names)                                            0.261     7.430
n5409.in[0] (.names)                                             1.014     8.444
n5409.out[0] (.names)                                            0.261     8.705
n5410.in[3] (.names)                                             1.014     9.719
n5410.out[0] (.names)                                            0.261     9.980
n5411.in[1] (.names)                                             1.014    10.993
n5411.out[0] (.names)                                            0.261    11.254
n5389.in[0] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5365.in[0] (.names)                                             1.014    13.543
n5365.out[0] (.names)                                            0.261    13.804
n5366.in[3] (.names)                                             1.014    14.818
n5366.out[0] (.names)                                            0.261    15.079
n5370.in[1] (.names)                                             1.014    16.093
n5370.out[0] (.names)                                            0.261    16.354
n5371.in[0] (.names)                                             1.014    17.367
n5371.out[0] (.names)                                            0.261    17.628
n5341.in[1] (.names)                                             1.014    18.642
n5341.out[0] (.names)                                            0.261    18.903
n5340.in[0] (.names)                                             1.014    19.917
n5340.out[0] (.names)                                            0.261    20.178
n5342.in[0] (.names)                                             1.014    21.192
n5342.out[0] (.names)                                            0.261    21.453
n5343.in[1] (.names)                                             1.014    22.467
n5343.out[0] (.names)                                            0.261    22.728
n5344.in[0] (.names)                                             1.014    23.742
n5344.out[0] (.names)                                            0.261    24.003
n5345.in[0] (.names)                                             1.014    25.016
n5345.out[0] (.names)                                            0.261    25.277
n5347.in[0] (.names)                                             1.014    26.291
n5347.out[0] (.names)                                            0.261    26.552
n5349.in[1] (.names)                                             1.014    27.566
n5349.out[0] (.names)                                            0.261    27.827
n5350.in[1] (.names)                                             1.014    28.841
n5350.out[0] (.names)                                            0.261    29.102
n5386.in[1] (.names)                                             1.014    30.116
n5386.out[0] (.names)                                            0.261    30.377
n5387.in[0] (.names)                                             1.014    31.390
n5387.out[0] (.names)                                            0.261    31.651
n5368.in[0] (.names)                                             1.014    32.665
n5368.out[0] (.names)                                            0.261    32.926
n5766.in[1] (.names)                                             1.014    33.940
n5766.out[0] (.names)                                            0.261    34.201
n5767.in[1] (.names)                                             1.014    35.215
n5767.out[0] (.names)                                            0.261    35.476
n5757.in[1] (.names)                                             1.014    36.490
n5757.out[0] (.names)                                            0.261    36.751
n5758.in[2] (.names)                                             1.014    37.765
n5758.out[0] (.names)                                            0.261    38.026
n5761.in[0] (.names)                                             1.014    39.039
n5761.out[0] (.names)                                            0.261    39.300
n5770.in[0] (.names)                                             1.014    40.314
n5770.out[0] (.names)                                            0.261    40.575
n5774.in[0] (.names)                                             1.014    41.589
n5774.out[0] (.names)                                            0.261    41.850
n5775.in[1] (.names)                                             1.014    42.864
n5775.out[0] (.names)                                            0.261    43.125
n5739.in[0] (.names)                                             1.014    44.139
n5739.out[0] (.names)                                            0.261    44.400
n5740.in[1] (.names)                                             1.014    45.413
n5740.out[0] (.names)                                            0.261    45.674
n5751.in[2] (.names)                                             1.014    46.688
n5751.out[0] (.names)                                            0.261    46.949
n4909.in[0] (.names)                                             1.014    47.963
n4909.out[0] (.names)                                            0.261    48.224
n189.in[0] (.names)                                              1.014    49.238
n189.out[0] (.names)                                             0.261    49.499
n198.in[0] (.names)                                              1.014    50.513
n198.out[0] (.names)                                             0.261    50.774
n5750.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5750.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n4890.Q[0] (.latch clocked by pclk)
Endpoint  : n169.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4890.clk[0] (.latch)                                            1.014     1.014
n4890.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5158.in[1] (.names)                                             1.014     2.070
n5158.out[0] (.names)                                            0.261     2.331
n5388.in[1] (.names)                                             1.014     3.344
n5388.out[0] (.names)                                            0.261     3.605
n5404.in[1] (.names)                                             1.014     4.619
n5404.out[0] (.names)                                            0.261     4.880
n5407.in[0] (.names)                                             1.014     5.894
n5407.out[0] (.names)                                            0.261     6.155
n5408.in[0] (.names)                                             1.014     7.169
n5408.out[0] (.names)                                            0.261     7.430
n5409.in[0] (.names)                                             1.014     8.444
n5409.out[0] (.names)                                            0.261     8.705
n5410.in[3] (.names)                                             1.014     9.719
n5410.out[0] (.names)                                            0.261     9.980
n5411.in[1] (.names)                                             1.014    10.993
n5411.out[0] (.names)                                            0.261    11.254
n5389.in[0] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5365.in[0] (.names)                                             1.014    13.543
n5365.out[0] (.names)                                            0.261    13.804
n5366.in[3] (.names)                                             1.014    14.818
n5366.out[0] (.names)                                            0.261    15.079
n5370.in[1] (.names)                                             1.014    16.093
n5370.out[0] (.names)                                            0.261    16.354
n5371.in[0] (.names)                                             1.014    17.367
n5371.out[0] (.names)                                            0.261    17.628
n5341.in[1] (.names)                                             1.014    18.642
n5341.out[0] (.names)                                            0.261    18.903
n5340.in[0] (.names)                                             1.014    19.917
n5340.out[0] (.names)                                            0.261    20.178
n5342.in[0] (.names)                                             1.014    21.192
n5342.out[0] (.names)                                            0.261    21.453
n5343.in[1] (.names)                                             1.014    22.467
n5343.out[0] (.names)                                            0.261    22.728
n5344.in[0] (.names)                                             1.014    23.742
n5344.out[0] (.names)                                            0.261    24.003
n5345.in[0] (.names)                                             1.014    25.016
n5345.out[0] (.names)                                            0.261    25.277
n5347.in[0] (.names)                                             1.014    26.291
n5347.out[0] (.names)                                            0.261    26.552
n5349.in[1] (.names)                                             1.014    27.566
n5349.out[0] (.names)                                            0.261    27.827
n5350.in[1] (.names)                                             1.014    28.841
n5350.out[0] (.names)                                            0.261    29.102
n5386.in[1] (.names)                                             1.014    30.116
n5386.out[0] (.names)                                            0.261    30.377
n5387.in[0] (.names)                                             1.014    31.390
n5387.out[0] (.names)                                            0.261    31.651
n5368.in[0] (.names)                                             1.014    32.665
n5368.out[0] (.names)                                            0.261    32.926
n5766.in[1] (.names)                                             1.014    33.940
n5766.out[0] (.names)                                            0.261    34.201
n5767.in[1] (.names)                                             1.014    35.215
n5767.out[0] (.names)                                            0.261    35.476
n5757.in[1] (.names)                                             1.014    36.490
n5757.out[0] (.names)                                            0.261    36.751
n5758.in[2] (.names)                                             1.014    37.765
n5758.out[0] (.names)                                            0.261    38.026
n5761.in[0] (.names)                                             1.014    39.039
n5761.out[0] (.names)                                            0.261    39.300
n5770.in[0] (.names)                                             1.014    40.314
n5770.out[0] (.names)                                            0.261    40.575
n5774.in[0] (.names)                                             1.014    41.589
n5774.out[0] (.names)                                            0.261    41.850
n5775.in[1] (.names)                                             1.014    42.864
n5775.out[0] (.names)                                            0.261    43.125
n5739.in[0] (.names)                                             1.014    44.139
n5739.out[0] (.names)                                            0.261    44.400
n5740.in[1] (.names)                                             1.014    45.413
n5740.out[0] (.names)                                            0.261    45.674
n5751.in[2] (.names)                                             1.014    46.688
n5751.out[0] (.names)                                            0.261    46.949
n4909.in[0] (.names)                                             1.014    47.963
n4909.out[0] (.names)                                            0.261    48.224
n189.in[0] (.names)                                              1.014    49.238
n189.out[0] (.names)                                             0.261    49.499
n198.in[0] (.names)                                              1.014    50.513
n198.out[0] (.names)                                             0.261    50.774
n169.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n169.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n3155.Q[0] (.latch clocked by pclk)
Endpoint  : n400.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3155.clk[0] (.latch)                                            1.014     1.014
n3155.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3144.in[0] (.names)                                             1.014     2.070
n3144.out[0] (.names)                                            0.261     2.331
n3146.in[0] (.names)                                             1.014     3.344
n3146.out[0] (.names)                                            0.261     3.605
n3147.in[2] (.names)                                             1.014     4.619
n3147.out[0] (.names)                                            0.261     4.880
n3148.in[0] (.names)                                             1.014     5.894
n3148.out[0] (.names)                                            0.261     6.155
n3150.in[2] (.names)                                             1.014     7.169
n3150.out[0] (.names)                                            0.261     7.430
n3143.in[1] (.names)                                             1.014     8.444
n3143.out[0] (.names)                                            0.261     8.705
n3145.in[0] (.names)                                             1.014     9.719
n3145.out[0] (.names)                                            0.261     9.980
n3156.in[0] (.names)                                             1.014    10.993
n3156.out[0] (.names)                                            0.261    11.254
n3157.in[0] (.names)                                             1.014    12.268
n3157.out[0] (.names)                                            0.261    12.529
n3160.in[0] (.names)                                             1.014    13.543
n3160.out[0] (.names)                                            0.261    13.804
n3161.in[0] (.names)                                             1.014    14.818
n3161.out[0] (.names)                                            0.261    15.079
n3165.in[0] (.names)                                             1.014    16.093
n3165.out[0] (.names)                                            0.261    16.354
n3162.in[0] (.names)                                             1.014    17.367
n3162.out[0] (.names)                                            0.261    17.628
n3163.in[0] (.names)                                             1.014    18.642
n3163.out[0] (.names)                                            0.261    18.903
n3158.in[1] (.names)                                             1.014    19.917
n3158.out[0] (.names)                                            0.261    20.178
n1096.in[0] (.names)                                             1.014    21.192
n1096.out[0] (.names)                                            0.261    21.453
n1101.in[1] (.names)                                             1.014    22.467
n1101.out[0] (.names)                                            0.261    22.728
n1112.in[1] (.names)                                             1.014    23.742
n1112.out[0] (.names)                                            0.261    24.003
n1122.in[2] (.names)                                             1.014    25.016
n1122.out[0] (.names)                                            0.261    25.277
n1123.in[2] (.names)                                             1.014    26.291
n1123.out[0] (.names)                                            0.261    26.552
n1108.in[0] (.names)                                             1.014    27.566
n1108.out[0] (.names)                                            0.261    27.827
n1132.in[2] (.names)                                             1.014    28.841
n1132.out[0] (.names)                                            0.261    29.102
n1133.in[0] (.names)                                             1.014    30.116
n1133.out[0] (.names)                                            0.261    30.377
n1134.in[1] (.names)                                             1.014    31.390
n1134.out[0] (.names)                                            0.261    31.651
n1136.in[0] (.names)                                             1.014    32.665
n1136.out[0] (.names)                                            0.261    32.926
n1138.in[1] (.names)                                             1.014    33.940
n1138.out[0] (.names)                                            0.261    34.201
n1110.in[0] (.names)                                             1.014    35.215
n1110.out[0] (.names)                                            0.261    35.476
n1111.in[2] (.names)                                             1.014    36.490
n1111.out[0] (.names)                                            0.261    36.751
n1114.in[2] (.names)                                             1.014    37.765
n1114.out[0] (.names)                                            0.261    38.026
n1117.in[2] (.names)                                             1.014    39.039
n1117.out[0] (.names)                                            0.261    39.300
n1118.in[0] (.names)                                             1.014    40.314
n1118.out[0] (.names)                                            0.261    40.575
n1119.in[0] (.names)                                             1.014    41.589
n1119.out[0] (.names)                                            0.261    41.850
n1120.in[0] (.names)                                             1.014    42.864
n1120.out[0] (.names)                                            0.261    43.125
n1121.in[0] (.names)                                             1.014    44.139
n1121.out[0] (.names)                                            0.261    44.400
n1125.in[3] (.names)                                             1.014    45.413
n1125.out[0] (.names)                                            0.261    45.674
n1126.in[2] (.names)                                             1.014    46.688
n1126.out[0] (.names)                                            0.261    46.949
n1127.in[1] (.names)                                             1.014    47.963
n1127.out[0] (.names)                                            0.261    48.224
n1129.in[1] (.names)                                             1.014    49.238
n1129.out[0] (.names)                                            0.261    49.499
n399.in[0] (.names)                                              1.014    50.513
n399.out[0] (.names)                                             0.261    50.774
n400.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n679.Q[0] (.latch clocked by pclk)
Endpoint  : n559.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n679.clk[0] (.latch)                                             1.014     1.014
n679.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n680.in[0] (.names)                                              1.014     2.070
n680.out[0] (.names)                                             0.261     2.331
n671.in[0] (.names)                                              1.014     3.344
n671.out[0] (.names)                                             0.261     3.605
n403.in[0] (.names)                                              1.014     4.619
n403.out[0] (.names)                                             0.261     4.880
n407.in[0] (.names)                                              1.014     5.894
n407.out[0] (.names)                                             0.261     6.155
n462.in[0] (.names)                                              1.014     7.169
n462.out[0] (.names)                                             0.261     7.430
n465.in[2] (.names)                                              1.014     8.444
n465.out[0] (.names)                                             0.261     8.705
n485.in[0] (.names)                                              1.014     9.719
n485.out[0] (.names)                                             0.261     9.980
n486.in[1] (.names)                                              1.014    10.993
n486.out[0] (.names)                                             0.261    11.254
n487.in[0] (.names)                                              1.014    12.268
n487.out[0] (.names)                                             0.261    12.529
n489.in[0] (.names)                                              1.014    13.543
n489.out[0] (.names)                                             0.261    13.804
n491.in[0] (.names)                                              1.014    14.818
n491.out[0] (.names)                                             0.261    15.079
n492.in[0] (.names)                                              1.014    16.093
n492.out[0] (.names)                                             0.261    16.354
n457.in[0] (.names)                                              1.014    17.367
n457.out[0] (.names)                                             0.261    17.628
n459.in[1] (.names)                                              1.014    18.642
n459.out[0] (.names)                                             0.261    18.903
n460.in[3] (.names)                                              1.014    19.917
n460.out[0] (.names)                                             0.261    20.178
n479.in[1] (.names)                                              1.014    21.192
n479.out[0] (.names)                                             0.261    21.453
n480.in[0] (.names)                                              1.014    22.467
n480.out[0] (.names)                                             0.261    22.728
n481.in[0] (.names)                                              1.014    23.742
n481.out[0] (.names)                                             0.261    24.003
n482.in[0] (.names)                                              1.014    25.016
n482.out[0] (.names)                                             0.261    25.277
n536.in[2] (.names)                                              1.014    26.291
n536.out[0] (.names)                                             0.261    26.552
n542.in[1] (.names)                                              1.014    27.566
n542.out[0] (.names)                                             0.261    27.827
n543.in[0] (.names)                                              1.014    28.841
n543.out[0] (.names)                                             0.261    29.102
n545.in[1] (.names)                                              1.014    30.116
n545.out[0] (.names)                                             0.261    30.377
n546.in[0] (.names)                                              1.014    31.390
n546.out[0] (.names)                                             0.261    31.651
n547.in[1] (.names)                                              1.014    32.665
n547.out[0] (.names)                                             0.261    32.926
n548.in[0] (.names)                                              1.014    33.940
n548.out[0] (.names)                                             0.261    34.201
n549.in[2] (.names)                                              1.014    35.215
n549.out[0] (.names)                                             0.261    35.476
n550.in[0] (.names)                                              1.014    36.490
n550.out[0] (.names)                                             0.261    36.751
n523.in[0] (.names)                                              1.014    37.765
n523.out[0] (.names)                                             0.261    38.026
n551.in[0] (.names)                                              1.014    39.039
n551.out[0] (.names)                                             0.261    39.300
n552.in[2] (.names)                                              1.014    40.314
n552.out[0] (.names)                                             0.261    40.575
n553.in[0] (.names)                                              1.014    41.589
n553.out[0] (.names)                                             0.261    41.850
n554.in[0] (.names)                                              1.014    42.864
n554.out[0] (.names)                                             0.261    43.125
n555.in[0] (.names)                                              1.014    44.139
n555.out[0] (.names)                                             0.261    44.400
n556.in[0] (.names)                                              1.014    45.413
n556.out[0] (.names)                                             0.261    45.674
n565.in[0] (.names)                                              1.014    46.688
n565.out[0] (.names)                                             0.261    46.949
n505.in[1] (.names)                                              1.014    47.963
n505.out[0] (.names)                                             0.261    48.224
n366.in[1] (.names)                                              1.014    49.238
n366.out[0] (.names)                                             0.261    49.499
n557.in[0] (.names)                                              1.014    50.513
n557.out[0] (.names)                                             0.261    50.774
n559.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n559.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n679.Q[0] (.latch clocked by pclk)
Endpoint  : n507.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n679.clk[0] (.latch)                                             1.014     1.014
n679.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n680.in[0] (.names)                                              1.014     2.070
n680.out[0] (.names)                                             0.261     2.331
n671.in[0] (.names)                                              1.014     3.344
n671.out[0] (.names)                                             0.261     3.605
n403.in[0] (.names)                                              1.014     4.619
n403.out[0] (.names)                                             0.261     4.880
n407.in[0] (.names)                                              1.014     5.894
n407.out[0] (.names)                                             0.261     6.155
n462.in[0] (.names)                                              1.014     7.169
n462.out[0] (.names)                                             0.261     7.430
n465.in[2] (.names)                                              1.014     8.444
n465.out[0] (.names)                                             0.261     8.705
n485.in[0] (.names)                                              1.014     9.719
n485.out[0] (.names)                                             0.261     9.980
n486.in[1] (.names)                                              1.014    10.993
n486.out[0] (.names)                                             0.261    11.254
n487.in[0] (.names)                                              1.014    12.268
n487.out[0] (.names)                                             0.261    12.529
n489.in[0] (.names)                                              1.014    13.543
n489.out[0] (.names)                                             0.261    13.804
n491.in[0] (.names)                                              1.014    14.818
n491.out[0] (.names)                                             0.261    15.079
n492.in[0] (.names)                                              1.014    16.093
n492.out[0] (.names)                                             0.261    16.354
n457.in[0] (.names)                                              1.014    17.367
n457.out[0] (.names)                                             0.261    17.628
n459.in[1] (.names)                                              1.014    18.642
n459.out[0] (.names)                                             0.261    18.903
n460.in[3] (.names)                                              1.014    19.917
n460.out[0] (.names)                                             0.261    20.178
n479.in[1] (.names)                                              1.014    21.192
n479.out[0] (.names)                                             0.261    21.453
n480.in[0] (.names)                                              1.014    22.467
n480.out[0] (.names)                                             0.261    22.728
n481.in[0] (.names)                                              1.014    23.742
n481.out[0] (.names)                                             0.261    24.003
n482.in[0] (.names)                                              1.014    25.016
n482.out[0] (.names)                                             0.261    25.277
n536.in[2] (.names)                                              1.014    26.291
n536.out[0] (.names)                                             0.261    26.552
n542.in[1] (.names)                                              1.014    27.566
n542.out[0] (.names)                                             0.261    27.827
n543.in[0] (.names)                                              1.014    28.841
n543.out[0] (.names)                                             0.261    29.102
n545.in[1] (.names)                                              1.014    30.116
n545.out[0] (.names)                                             0.261    30.377
n546.in[0] (.names)                                              1.014    31.390
n546.out[0] (.names)                                             0.261    31.651
n547.in[1] (.names)                                              1.014    32.665
n547.out[0] (.names)                                             0.261    32.926
n548.in[0] (.names)                                              1.014    33.940
n548.out[0] (.names)                                             0.261    34.201
n549.in[2] (.names)                                              1.014    35.215
n549.out[0] (.names)                                             0.261    35.476
n550.in[0] (.names)                                              1.014    36.490
n550.out[0] (.names)                                             0.261    36.751
n523.in[0] (.names)                                              1.014    37.765
n523.out[0] (.names)                                             0.261    38.026
n551.in[0] (.names)                                              1.014    39.039
n551.out[0] (.names)                                             0.261    39.300
n552.in[2] (.names)                                              1.014    40.314
n552.out[0] (.names)                                             0.261    40.575
n553.in[0] (.names)                                              1.014    41.589
n553.out[0] (.names)                                             0.261    41.850
n554.in[0] (.names)                                              1.014    42.864
n554.out[0] (.names)                                             0.261    43.125
n555.in[0] (.names)                                              1.014    44.139
n555.out[0] (.names)                                             0.261    44.400
n556.in[0] (.names)                                              1.014    45.413
n556.out[0] (.names)                                             0.261    45.674
n565.in[0] (.names)                                              1.014    46.688
n565.out[0] (.names)                                             0.261    46.949
n505.in[1] (.names)                                              1.014    47.963
n505.out[0] (.names)                                             0.261    48.224
n366.in[1] (.names)                                              1.014    49.238
n366.out[0] (.names)                                             0.261    49.499
n506.in[1] (.names)                                              1.014    50.513
n506.out[0] (.names)                                             0.261    50.774
n507.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n507.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n7160.Q[0] (.latch clocked by pclk)
Endpoint  : n7168.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7160.clk[0] (.latch)                                            1.014     1.014
n7160.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7436.in[0] (.names)                                             1.014     2.070
n7436.out[0] (.names)                                            0.261     2.331
n7437.in[2] (.names)                                             1.014     3.344
n7437.out[0] (.names)                                            0.261     3.605
n7438.in[2] (.names)                                             1.014     4.619
n7438.out[0] (.names)                                            0.261     4.880
n7439.in[1] (.names)                                             1.014     5.894
n7439.out[0] (.names)                                            0.261     6.155
n7440.in[1] (.names)                                             1.014     7.169
n7440.out[0] (.names)                                            0.261     7.430
n7441.in[0] (.names)                                             1.014     8.444
n7441.out[0] (.names)                                            0.261     8.705
n7442.in[0] (.names)                                             1.014     9.719
n7442.out[0] (.names)                                            0.261     9.980
n7263.in[1] (.names)                                             1.014    10.993
n7263.out[0] (.names)                                            0.261    11.254
n7492.in[0] (.names)                                             1.014    12.268
n7492.out[0] (.names)                                            0.261    12.529
n7493.in[0] (.names)                                             1.014    13.543
n7493.out[0] (.names)                                            0.261    13.804
n7494.in[2] (.names)                                             1.014    14.818
n7494.out[0] (.names)                                            0.261    15.079
n7495.in[0] (.names)                                             1.014    16.093
n7495.out[0] (.names)                                            0.261    16.354
n7483.in[0] (.names)                                             1.014    17.367
n7483.out[0] (.names)                                            0.261    17.628
n7496.in[1] (.names)                                             1.014    18.642
n7496.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7464.in[0] (.names)                                             1.014    21.192
n7464.out[0] (.names)                                            0.261    21.453
n7469.in[1] (.names)                                             1.014    22.467
n7469.out[0] (.names)                                            0.261    22.728
n7466.in[1] (.names)                                             1.014    23.742
n7466.out[0] (.names)                                            0.261    24.003
n7463.in[0] (.names)                                             1.014    25.016
n7463.out[0] (.names)                                            0.261    25.277
n7462.in[1] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7500.in[2] (.names)                                             1.014    27.566
n7500.out[0] (.names)                                            0.261    27.827
n7706.in[1] (.names)                                             1.014    28.841
n7706.out[0] (.names)                                            0.261    29.102
n7707.in[0] (.names)                                             1.014    30.116
n7707.out[0] (.names)                                            0.261    30.377
n7664.in[1] (.names)                                             1.014    31.390
n7664.out[0] (.names)                                            0.261    31.651
n7710.in[1] (.names)                                             1.014    32.665
n7710.out[0] (.names)                                            0.261    32.926
n7712.in[1] (.names)                                             1.014    33.940
n7712.out[0] (.names)                                            0.261    34.201
n7727.in[1] (.names)                                             1.014    35.215
n7727.out[0] (.names)                                            0.261    35.476
n7728.in[0] (.names)                                             1.014    36.490
n7728.out[0] (.names)                                            0.261    36.751
n7729.in[0] (.names)                                             1.014    37.765
n7729.out[0] (.names)                                            0.261    38.026
n7734.in[0] (.names)                                             1.014    39.039
n7734.out[0] (.names)                                            0.261    39.300
n7739.in[1] (.names)                                             1.014    40.314
n7739.out[0] (.names)                                            0.261    40.575
n7740.in[2] (.names)                                             1.014    41.589
n7740.out[0] (.names)                                            0.261    41.850
n7735.in[0] (.names)                                             1.014    42.864
n7735.out[0] (.names)                                            0.261    43.125
n7741.in[0] (.names)                                             1.014    44.139
n7741.out[0] (.names)                                            0.261    44.400
n7742.in[0] (.names)                                             1.014    45.413
n7742.out[0] (.names)                                            0.261    45.674
n7745.in[0] (.names)                                             1.014    46.688
n7745.out[0] (.names)                                            0.261    46.949
n7732.in[0] (.names)                                             1.014    47.963
n7732.out[0] (.names)                                            0.261    48.224
n7746.in[2] (.names)                                             1.014    49.238
n7746.out[0] (.names)                                            0.261    49.499
n7167.in[1] (.names)                                             1.014    50.513
n7167.out[0] (.names)                                            0.261    50.774
n7168.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7168.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n14510.Q[0] (.latch clocked by pclk)
Endpoint  : n15567.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14510.clk[0] (.latch)                                           1.014     1.014
n14510.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15671.in[1] (.names)                                            1.014     2.070
n15671.out[0] (.names)                                           0.261     2.331
n15674.in[1] (.names)                                            1.014     3.344
n15674.out[0] (.names)                                           0.261     3.605
n15676.in[0] (.names)                                            1.014     4.619
n15676.out[0] (.names)                                           0.261     4.880
n15672.in[0] (.names)                                            1.014     5.894
n15672.out[0] (.names)                                           0.261     6.155
n15673.in[0] (.names)                                            1.014     7.169
n15673.out[0] (.names)                                           0.261     7.430
n15678.in[1] (.names)                                            1.014     8.444
n15678.out[0] (.names)                                           0.261     8.705
n15679.in[1] (.names)                                            1.014     9.719
n15679.out[0] (.names)                                           0.261     9.980
n15680.in[0] (.names)                                            1.014    10.993
n15680.out[0] (.names)                                           0.261    11.254
n15681.in[2] (.names)                                            1.014    12.268
n15681.out[0] (.names)                                           0.261    12.529
n15682.in[0] (.names)                                            1.014    13.543
n15682.out[0] (.names)                                           0.261    13.804
n15688.in[1] (.names)                                            1.014    14.818
n15688.out[0] (.names)                                           0.261    15.079
n15689.in[0] (.names)                                            1.014    16.093
n15689.out[0] (.names)                                           0.261    16.354
n15492.in[0] (.names)                                            1.014    17.367
n15492.out[0] (.names)                                           0.261    17.628
n15493.in[1] (.names)                                            1.014    18.642
n15493.out[0] (.names)                                           0.261    18.903
n15497.in[1] (.names)                                            1.014    19.917
n15497.out[0] (.names)                                           0.261    20.178
n15498.in[1] (.names)                                            1.014    21.192
n15498.out[0] (.names)                                           0.261    21.453
n15501.in[1] (.names)                                            1.014    22.467
n15501.out[0] (.names)                                           0.261    22.728
n15502.in[0] (.names)                                            1.014    23.742
n15502.out[0] (.names)                                           0.261    24.003
n15503.in[0] (.names)                                            1.014    25.016
n15503.out[0] (.names)                                           0.261    25.277
n15504.in[0] (.names)                                            1.014    26.291
n15504.out[0] (.names)                                           0.261    26.552
n15491.in[0] (.names)                                            1.014    27.566
n15491.out[0] (.names)                                           0.261    27.827
n15485.in[0] (.names)                                            1.014    28.841
n15485.out[0] (.names)                                           0.261    29.102
n15516.in[0] (.names)                                            1.014    30.116
n15516.out[0] (.names)                                           0.261    30.377
n15515.in[0] (.names)                                            1.014    31.390
n15515.out[0] (.names)                                           0.261    31.651
n15519.in[0] (.names)                                            1.014    32.665
n15519.out[0] (.names)                                           0.261    32.926
n15520.in[0] (.names)                                            1.014    33.940
n15520.out[0] (.names)                                           0.261    34.201
n15521.in[2] (.names)                                            1.014    35.215
n15521.out[0] (.names)                                           0.261    35.476
n14855.in[1] (.names)                                            1.014    36.490
n14855.out[0] (.names)                                           0.261    36.751
n15522.in[0] (.names)                                            1.014    37.765
n15522.out[0] (.names)                                           0.261    38.026
n15526.in[3] (.names)                                            1.014    39.039
n15526.out[0] (.names)                                           0.261    39.300
n15552.in[3] (.names)                                            1.014    40.314
n15552.out[0] (.names)                                           0.261    40.575
n15554.in[2] (.names)                                            1.014    41.589
n15554.out[0] (.names)                                           0.261    41.850
n15555.in[2] (.names)                                            1.014    42.864
n15555.out[0] (.names)                                           0.261    43.125
n15557.in[1] (.names)                                            1.014    44.139
n15557.out[0] (.names)                                           0.261    44.400
n15558.in[0] (.names)                                            1.014    45.413
n15558.out[0] (.names)                                           0.261    45.674
n15560.in[1] (.names)                                            1.014    46.688
n15560.out[0] (.names)                                           0.261    46.949
n15561.in[0] (.names)                                            1.014    47.963
n15561.out[0] (.names)                                           0.261    48.224
n15562.in[0] (.names)                                            1.014    49.238
n15562.out[0] (.names)                                           0.261    49.499
n13761.in[1] (.names)                                            1.014    50.513
n13761.out[0] (.names)                                           0.261    50.774
n15567.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15567.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n14510.Q[0] (.latch clocked by pclk)
Endpoint  : n13762.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14510.clk[0] (.latch)                                           1.014     1.014
n14510.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15671.in[1] (.names)                                            1.014     2.070
n15671.out[0] (.names)                                           0.261     2.331
n15674.in[1] (.names)                                            1.014     3.344
n15674.out[0] (.names)                                           0.261     3.605
n15676.in[0] (.names)                                            1.014     4.619
n15676.out[0] (.names)                                           0.261     4.880
n15672.in[0] (.names)                                            1.014     5.894
n15672.out[0] (.names)                                           0.261     6.155
n15673.in[0] (.names)                                            1.014     7.169
n15673.out[0] (.names)                                           0.261     7.430
n15678.in[1] (.names)                                            1.014     8.444
n15678.out[0] (.names)                                           0.261     8.705
n15679.in[1] (.names)                                            1.014     9.719
n15679.out[0] (.names)                                           0.261     9.980
n15680.in[0] (.names)                                            1.014    10.993
n15680.out[0] (.names)                                           0.261    11.254
n15681.in[2] (.names)                                            1.014    12.268
n15681.out[0] (.names)                                           0.261    12.529
n15682.in[0] (.names)                                            1.014    13.543
n15682.out[0] (.names)                                           0.261    13.804
n15688.in[1] (.names)                                            1.014    14.818
n15688.out[0] (.names)                                           0.261    15.079
n15689.in[0] (.names)                                            1.014    16.093
n15689.out[0] (.names)                                           0.261    16.354
n15492.in[0] (.names)                                            1.014    17.367
n15492.out[0] (.names)                                           0.261    17.628
n15493.in[1] (.names)                                            1.014    18.642
n15493.out[0] (.names)                                           0.261    18.903
n15497.in[1] (.names)                                            1.014    19.917
n15497.out[0] (.names)                                           0.261    20.178
n15498.in[1] (.names)                                            1.014    21.192
n15498.out[0] (.names)                                           0.261    21.453
n15501.in[1] (.names)                                            1.014    22.467
n15501.out[0] (.names)                                           0.261    22.728
n15502.in[0] (.names)                                            1.014    23.742
n15502.out[0] (.names)                                           0.261    24.003
n15503.in[0] (.names)                                            1.014    25.016
n15503.out[0] (.names)                                           0.261    25.277
n15504.in[0] (.names)                                            1.014    26.291
n15504.out[0] (.names)                                           0.261    26.552
n15491.in[0] (.names)                                            1.014    27.566
n15491.out[0] (.names)                                           0.261    27.827
n15485.in[0] (.names)                                            1.014    28.841
n15485.out[0] (.names)                                           0.261    29.102
n15516.in[0] (.names)                                            1.014    30.116
n15516.out[0] (.names)                                           0.261    30.377
n15515.in[0] (.names)                                            1.014    31.390
n15515.out[0] (.names)                                           0.261    31.651
n15519.in[0] (.names)                                            1.014    32.665
n15519.out[0] (.names)                                           0.261    32.926
n15520.in[0] (.names)                                            1.014    33.940
n15520.out[0] (.names)                                           0.261    34.201
n15521.in[2] (.names)                                            1.014    35.215
n15521.out[0] (.names)                                           0.261    35.476
n14855.in[1] (.names)                                            1.014    36.490
n14855.out[0] (.names)                                           0.261    36.751
n15522.in[0] (.names)                                            1.014    37.765
n15522.out[0] (.names)                                           0.261    38.026
n15526.in[3] (.names)                                            1.014    39.039
n15526.out[0] (.names)                                           0.261    39.300
n15552.in[3] (.names)                                            1.014    40.314
n15552.out[0] (.names)                                           0.261    40.575
n15554.in[2] (.names)                                            1.014    41.589
n15554.out[0] (.names)                                           0.261    41.850
n15555.in[2] (.names)                                            1.014    42.864
n15555.out[0] (.names)                                           0.261    43.125
n15557.in[1] (.names)                                            1.014    44.139
n15557.out[0] (.names)                                           0.261    44.400
n15558.in[0] (.names)                                            1.014    45.413
n15558.out[0] (.names)                                           0.261    45.674
n15560.in[1] (.names)                                            1.014    46.688
n15560.out[0] (.names)                                           0.261    46.949
n15561.in[0] (.names)                                            1.014    47.963
n15561.out[0] (.names)                                           0.261    48.224
n15562.in[0] (.names)                                            1.014    49.238
n15562.out[0] (.names)                                           0.261    49.499
n13761.in[1] (.names)                                            1.014    50.513
n13761.out[0] (.names)                                           0.261    50.774
n13762.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13762.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n14510.Q[0] (.latch clocked by pclk)
Endpoint  : n15467.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14510.clk[0] (.latch)                                           1.014     1.014
n14510.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15671.in[1] (.names)                                            1.014     2.070
n15671.out[0] (.names)                                           0.261     2.331
n15674.in[1] (.names)                                            1.014     3.344
n15674.out[0] (.names)                                           0.261     3.605
n15676.in[0] (.names)                                            1.014     4.619
n15676.out[0] (.names)                                           0.261     4.880
n15672.in[0] (.names)                                            1.014     5.894
n15672.out[0] (.names)                                           0.261     6.155
n15673.in[0] (.names)                                            1.014     7.169
n15673.out[0] (.names)                                           0.261     7.430
n15678.in[1] (.names)                                            1.014     8.444
n15678.out[0] (.names)                                           0.261     8.705
n15679.in[1] (.names)                                            1.014     9.719
n15679.out[0] (.names)                                           0.261     9.980
n15680.in[0] (.names)                                            1.014    10.993
n15680.out[0] (.names)                                           0.261    11.254
n15681.in[2] (.names)                                            1.014    12.268
n15681.out[0] (.names)                                           0.261    12.529
n15682.in[0] (.names)                                            1.014    13.543
n15682.out[0] (.names)                                           0.261    13.804
n15688.in[1] (.names)                                            1.014    14.818
n15688.out[0] (.names)                                           0.261    15.079
n15689.in[0] (.names)                                            1.014    16.093
n15689.out[0] (.names)                                           0.261    16.354
n15492.in[0] (.names)                                            1.014    17.367
n15492.out[0] (.names)                                           0.261    17.628
n15493.in[1] (.names)                                            1.014    18.642
n15493.out[0] (.names)                                           0.261    18.903
n15497.in[1] (.names)                                            1.014    19.917
n15497.out[0] (.names)                                           0.261    20.178
n15498.in[1] (.names)                                            1.014    21.192
n15498.out[0] (.names)                                           0.261    21.453
n15501.in[1] (.names)                                            1.014    22.467
n15501.out[0] (.names)                                           0.261    22.728
n15502.in[0] (.names)                                            1.014    23.742
n15502.out[0] (.names)                                           0.261    24.003
n15503.in[0] (.names)                                            1.014    25.016
n15503.out[0] (.names)                                           0.261    25.277
n15504.in[0] (.names)                                            1.014    26.291
n15504.out[0] (.names)                                           0.261    26.552
n15491.in[0] (.names)                                            1.014    27.566
n15491.out[0] (.names)                                           0.261    27.827
n15485.in[0] (.names)                                            1.014    28.841
n15485.out[0] (.names)                                           0.261    29.102
n15253.in[1] (.names)                                            1.014    30.116
n15253.out[0] (.names)                                           0.261    30.377
n15254.in[2] (.names)                                            1.014    31.390
n15254.out[0] (.names)                                           0.261    31.651
n15266.in[0] (.names)                                            1.014    32.665
n15266.out[0] (.names)                                           0.261    32.926
n15267.in[1] (.names)                                            1.014    33.940
n15267.out[0] (.names)                                           0.261    34.201
n15272.in[0] (.names)                                            1.014    35.215
n15272.out[0] (.names)                                           0.261    35.476
n15273.in[0] (.names)                                            1.014    36.490
n15273.out[0] (.names)                                           0.261    36.751
n15260.in[0] (.names)                                            1.014    37.765
n15260.out[0] (.names)                                           0.261    38.026
n15257.in[0] (.names)                                            1.014    39.039
n15257.out[0] (.names)                                           0.261    39.300
n15259.in[0] (.names)                                            1.014    40.314
n15259.out[0] (.names)                                           0.261    40.575
n15261.in[1] (.names)                                            1.014    41.589
n15261.out[0] (.names)                                           0.261    41.850
n15264.in[1] (.names)                                            1.014    42.864
n15264.out[0] (.names)                                           0.261    43.125
n15274.in[1] (.names)                                            1.014    44.139
n15274.out[0] (.names)                                           0.261    44.400
n15275.in[0] (.names)                                            1.014    45.413
n15275.out[0] (.names)                                           0.261    45.674
n14875.in[2] (.names)                                            1.014    46.688
n14875.out[0] (.names)                                           0.261    46.949
n15472.in[0] (.names)                                            1.014    47.963
n15472.out[0] (.names)                                           0.261    48.224
n15474.in[0] (.names)                                            1.014    49.238
n15474.out[0] (.names)                                           0.261    49.499
n13791.in[0] (.names)                                            1.014    50.513
n13791.out[0] (.names)                                           0.261    50.774
n15467.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15467.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n7160.Q[0] (.latch clocked by pclk)
Endpoint  : n7158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7160.clk[0] (.latch)                                            1.014     1.014
n7160.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7436.in[0] (.names)                                             1.014     2.070
n7436.out[0] (.names)                                            0.261     2.331
n7437.in[2] (.names)                                             1.014     3.344
n7437.out[0] (.names)                                            0.261     3.605
n7438.in[2] (.names)                                             1.014     4.619
n7438.out[0] (.names)                                            0.261     4.880
n7439.in[1] (.names)                                             1.014     5.894
n7439.out[0] (.names)                                            0.261     6.155
n7440.in[1] (.names)                                             1.014     7.169
n7440.out[0] (.names)                                            0.261     7.430
n7441.in[0] (.names)                                             1.014     8.444
n7441.out[0] (.names)                                            0.261     8.705
n7442.in[0] (.names)                                             1.014     9.719
n7442.out[0] (.names)                                            0.261     9.980
n7263.in[1] (.names)                                             1.014    10.993
n7263.out[0] (.names)                                            0.261    11.254
n7492.in[0] (.names)                                             1.014    12.268
n7492.out[0] (.names)                                            0.261    12.529
n7493.in[0] (.names)                                             1.014    13.543
n7493.out[0] (.names)                                            0.261    13.804
n7494.in[2] (.names)                                             1.014    14.818
n7494.out[0] (.names)                                            0.261    15.079
n7495.in[0] (.names)                                             1.014    16.093
n7495.out[0] (.names)                                            0.261    16.354
n7483.in[0] (.names)                                             1.014    17.367
n7483.out[0] (.names)                                            0.261    17.628
n7496.in[1] (.names)                                             1.014    18.642
n7496.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7464.in[0] (.names)                                             1.014    21.192
n7464.out[0] (.names)                                            0.261    21.453
n7469.in[1] (.names)                                             1.014    22.467
n7469.out[0] (.names)                                            0.261    22.728
n7466.in[1] (.names)                                             1.014    23.742
n7466.out[0] (.names)                                            0.261    24.003
n7463.in[0] (.names)                                             1.014    25.016
n7463.out[0] (.names)                                            0.261    25.277
n7462.in[1] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7500.in[2] (.names)                                             1.014    27.566
n7500.out[0] (.names)                                            0.261    27.827
n7706.in[1] (.names)                                             1.014    28.841
n7706.out[0] (.names)                                            0.261    29.102
n7707.in[0] (.names)                                             1.014    30.116
n7707.out[0] (.names)                                            0.261    30.377
n7664.in[1] (.names)                                             1.014    31.390
n7664.out[0] (.names)                                            0.261    31.651
n7710.in[1] (.names)                                             1.014    32.665
n7710.out[0] (.names)                                            0.261    32.926
n7712.in[1] (.names)                                             1.014    33.940
n7712.out[0] (.names)                                            0.261    34.201
n7714.in[1] (.names)                                             1.014    35.215
n7714.out[0] (.names)                                            0.261    35.476
n7715.in[0] (.names)                                             1.014    36.490
n7715.out[0] (.names)                                            0.261    36.751
n7652.in[0] (.names)                                             1.014    37.765
n7652.out[0] (.names)                                            0.261    38.026
n7475.in[2] (.names)                                             1.014    39.039
n7475.out[0] (.names)                                            0.261    39.300
n7476.in[2] (.names)                                             1.014    40.314
n7476.out[0] (.names)                                            0.261    40.575
n7477.in[0] (.names)                                             1.014    41.589
n7477.out[0] (.names)                                            0.261    41.850
n7478.in[0] (.names)                                             1.014    42.864
n7478.out[0] (.names)                                            0.261    43.125
n7479.in[0] (.names)                                             1.014    44.139
n7479.out[0] (.names)                                            0.261    44.400
n7480.in[0] (.names)                                             1.014    45.413
n7480.out[0] (.names)                                            0.261    45.674
n7474.in[1] (.names)                                             1.014    46.688
n7474.out[0] (.names)                                            0.261    46.949
n7471.in[0] (.names)                                             1.014    47.963
n7471.out[0] (.names)                                            0.261    48.224
n7473.in[0] (.names)                                             1.014    49.238
n7473.out[0] (.names)                                            0.261    49.499
n7157.in[1] (.names)                                             1.014    50.513
n7157.out[0] (.names)                                            0.261    50.774
n7158.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7158.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n14510.Q[0] (.latch clocked by pclk)
Endpoint  : n13792.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14510.clk[0] (.latch)                                           1.014     1.014
n14510.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15671.in[1] (.names)                                            1.014     2.070
n15671.out[0] (.names)                                           0.261     2.331
n15674.in[1] (.names)                                            1.014     3.344
n15674.out[0] (.names)                                           0.261     3.605
n15676.in[0] (.names)                                            1.014     4.619
n15676.out[0] (.names)                                           0.261     4.880
n15672.in[0] (.names)                                            1.014     5.894
n15672.out[0] (.names)                                           0.261     6.155
n15673.in[0] (.names)                                            1.014     7.169
n15673.out[0] (.names)                                           0.261     7.430
n15678.in[1] (.names)                                            1.014     8.444
n15678.out[0] (.names)                                           0.261     8.705
n15679.in[1] (.names)                                            1.014     9.719
n15679.out[0] (.names)                                           0.261     9.980
n15680.in[0] (.names)                                            1.014    10.993
n15680.out[0] (.names)                                           0.261    11.254
n15681.in[2] (.names)                                            1.014    12.268
n15681.out[0] (.names)                                           0.261    12.529
n15682.in[0] (.names)                                            1.014    13.543
n15682.out[0] (.names)                                           0.261    13.804
n15688.in[1] (.names)                                            1.014    14.818
n15688.out[0] (.names)                                           0.261    15.079
n15689.in[0] (.names)                                            1.014    16.093
n15689.out[0] (.names)                                           0.261    16.354
n15492.in[0] (.names)                                            1.014    17.367
n15492.out[0] (.names)                                           0.261    17.628
n15493.in[1] (.names)                                            1.014    18.642
n15493.out[0] (.names)                                           0.261    18.903
n15497.in[1] (.names)                                            1.014    19.917
n15497.out[0] (.names)                                           0.261    20.178
n15498.in[1] (.names)                                            1.014    21.192
n15498.out[0] (.names)                                           0.261    21.453
n15501.in[1] (.names)                                            1.014    22.467
n15501.out[0] (.names)                                           0.261    22.728
n15502.in[0] (.names)                                            1.014    23.742
n15502.out[0] (.names)                                           0.261    24.003
n15503.in[0] (.names)                                            1.014    25.016
n15503.out[0] (.names)                                           0.261    25.277
n15504.in[0] (.names)                                            1.014    26.291
n15504.out[0] (.names)                                           0.261    26.552
n15491.in[0] (.names)                                            1.014    27.566
n15491.out[0] (.names)                                           0.261    27.827
n15485.in[0] (.names)                                            1.014    28.841
n15485.out[0] (.names)                                           0.261    29.102
n15253.in[1] (.names)                                            1.014    30.116
n15253.out[0] (.names)                                           0.261    30.377
n15254.in[2] (.names)                                            1.014    31.390
n15254.out[0] (.names)                                           0.261    31.651
n15266.in[0] (.names)                                            1.014    32.665
n15266.out[0] (.names)                                           0.261    32.926
n15267.in[1] (.names)                                            1.014    33.940
n15267.out[0] (.names)                                           0.261    34.201
n15272.in[0] (.names)                                            1.014    35.215
n15272.out[0] (.names)                                           0.261    35.476
n15273.in[0] (.names)                                            1.014    36.490
n15273.out[0] (.names)                                           0.261    36.751
n15260.in[0] (.names)                                            1.014    37.765
n15260.out[0] (.names)                                           0.261    38.026
n15257.in[0] (.names)                                            1.014    39.039
n15257.out[0] (.names)                                           0.261    39.300
n15259.in[0] (.names)                                            1.014    40.314
n15259.out[0] (.names)                                           0.261    40.575
n15261.in[1] (.names)                                            1.014    41.589
n15261.out[0] (.names)                                           0.261    41.850
n15264.in[1] (.names)                                            1.014    42.864
n15264.out[0] (.names)                                           0.261    43.125
n15274.in[1] (.names)                                            1.014    44.139
n15274.out[0] (.names)                                           0.261    44.400
n15275.in[0] (.names)                                            1.014    45.413
n15275.out[0] (.names)                                           0.261    45.674
n14875.in[2] (.names)                                            1.014    46.688
n14875.out[0] (.names)                                           0.261    46.949
n15472.in[0] (.names)                                            1.014    47.963
n15472.out[0] (.names)                                           0.261    48.224
n15474.in[0] (.names)                                            1.014    49.238
n15474.out[0] (.names)                                           0.261    49.499
n13791.in[0] (.names)                                            1.014    50.513
n13791.out[0] (.names)                                           0.261    50.774
n13792.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13792.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n4873.Q[0] (.latch clocked by pclk)
Endpoint  : n8527.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
n4873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14484.in[0] (.names)                                            1.014     3.344
n14484.out[0] (.names)                                           0.261     3.605
n14481.in[2] (.names)                                            1.014     4.619
n14481.out[0] (.names)                                           0.261     4.880
n14482.in[0] (.names)                                            1.014     5.894
n14482.out[0] (.names)                                           0.261     6.155
n14120.in[1] (.names)                                            1.014     7.169
n14120.out[0] (.names)                                           0.261     7.430
n14209.in[1] (.names)                                            1.014     8.444
n14209.out[0] (.names)                                           0.261     8.705
n14210.in[0] (.names)                                            1.014     9.719
n14210.out[0] (.names)                                           0.261     9.980
n14211.in[1] (.names)                                            1.014    10.993
n14211.out[0] (.names)                                           0.261    11.254
n14213.in[1] (.names)                                            1.014    12.268
n14213.out[0] (.names)                                           0.261    12.529
n14214.in[0] (.names)                                            1.014    13.543
n14214.out[0] (.names)                                           0.261    13.804
n14217.in[0] (.names)                                            1.014    14.818
n14217.out[0] (.names)                                           0.261    15.079
n14219.in[1] (.names)                                            1.014    16.093
n14219.out[0] (.names)                                           0.261    16.354
n14221.in[1] (.names)                                            1.014    17.367
n14221.out[0] (.names)                                           0.261    17.628
n14222.in[0] (.names)                                            1.014    18.642
n14222.out[0] (.names)                                           0.261    18.903
n14215.in[0] (.names)                                            1.014    19.917
n14215.out[0] (.names)                                           0.261    20.178
n14173.in[0] (.names)                                            1.014    21.192
n14173.out[0] (.names)                                           0.261    21.453
n14146.in[0] (.names)                                            1.014    22.467
n14146.out[0] (.names)                                           0.261    22.728
n14174.in[0] (.names)                                            1.014    23.742
n14174.out[0] (.names)                                           0.261    24.003
n14175.in[0] (.names)                                            1.014    25.016
n14175.out[0] (.names)                                           0.261    25.277
n14180.in[1] (.names)                                            1.014    26.291
n14180.out[0] (.names)                                           0.261    26.552
n14148.in[0] (.names)                                            1.014    27.566
n14148.out[0] (.names)                                           0.261    27.827
n14149.in[1] (.names)                                            1.014    28.841
n14149.out[0] (.names)                                           0.261    29.102
n14153.in[1] (.names)                                            1.014    30.116
n14153.out[0] (.names)                                           0.261    30.377
n14154.in[0] (.names)                                            1.014    31.390
n14154.out[0] (.names)                                           0.261    31.651
n14150.in[0] (.names)                                            1.014    32.665
n14150.out[0] (.names)                                           0.261    32.926
n14151.in[0] (.names)                                            1.014    33.940
n14151.out[0] (.names)                                           0.261    34.201
n14155.in[0] (.names)                                            1.014    35.215
n14155.out[0] (.names)                                           0.261    35.476
n14156.in[0] (.names)                                            1.014    36.490
n14156.out[0] (.names)                                           0.261    36.751
n14158.in[0] (.names)                                            1.014    37.765
n14158.out[0] (.names)                                           0.261    38.026
n14159.in[0] (.names)                                            1.014    39.039
n14159.out[0] (.names)                                           0.261    39.300
n14160.in[0] (.names)                                            1.014    40.314
n14160.out[0] (.names)                                           0.261    40.575
n14161.in[0] (.names)                                            1.014    41.589
n14161.out[0] (.names)                                           0.261    41.850
n13789.in[0] (.names)                                            1.014    42.864
n13789.out[0] (.names)                                           0.261    43.125
n14162.in[1] (.names)                                            1.014    44.139
n14162.out[0] (.names)                                           0.261    44.400
n14163.in[0] (.names)                                            1.014    45.413
n14163.out[0] (.names)                                           0.261    45.674
n14164.in[0] (.names)                                            1.014    46.688
n14164.out[0] (.names)                                           0.261    46.949
n14165.in[0] (.names)                                            1.014    47.963
n14165.out[0] (.names)                                           0.261    48.224
n223.in[0] (.names)                                              1.014    49.238
n223.out[0] (.names)                                             0.261    49.499
n8526.in[1] (.names)                                             1.014    50.513
n8526.out[0] (.names)                                            0.261    50.774
n8527.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8527.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n12264.Q[0] (.latch clocked by pclk)
Endpoint  : n12393.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12264.clk[0] (.latch)                                           1.014     1.014
n12264.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12265.in[0] (.names)                                            1.014     2.070
n12265.out[0] (.names)                                           0.261     2.331
n12266.in[0] (.names)                                            1.014     3.344
n12266.out[0] (.names)                                           0.261     3.605
n12267.in[0] (.names)                                            1.014     4.619
n12267.out[0] (.names)                                           0.261     4.880
n12268.in[0] (.names)                                            1.014     5.894
n12268.out[0] (.names)                                           0.261     6.155
n12255.in[0] (.names)                                            1.014     7.169
n12255.out[0] (.names)                                           0.261     7.430
n12303.in[1] (.names)                                            1.014     8.444
n12303.out[0] (.names)                                           0.261     8.705
n12304.in[1] (.names)                                            1.014     9.719
n12304.out[0] (.names)                                           0.261     9.980
n12305.in[1] (.names)                                            1.014    10.993
n12305.out[0] (.names)                                           0.261    11.254
n12311.in[3] (.names)                                            1.014    12.268
n12311.out[0] (.names)                                           0.261    12.529
n12312.in[0] (.names)                                            1.014    13.543
n12312.out[0] (.names)                                           0.261    13.804
n12313.in[1] (.names)                                            1.014    14.818
n12313.out[0] (.names)                                           0.261    15.079
n12309.in[0] (.names)                                            1.014    16.093
n12309.out[0] (.names)                                           0.261    16.354
n12306.in[0] (.names)                                            1.014    17.367
n12306.out[0] (.names)                                           0.261    17.628
n12356.in[1] (.names)                                            1.014    18.642
n12356.out[0] (.names)                                           0.261    18.903
n12360.in[0] (.names)                                            1.014    19.917
n12360.out[0] (.names)                                           0.261    20.178
n12361.in[0] (.names)                                            1.014    21.192
n12361.out[0] (.names)                                           0.261    21.453
n12348.in[0] (.names)                                            1.014    22.467
n12348.out[0] (.names)                                           0.261    22.728
n12351.in[0] (.names)                                            1.014    23.742
n12351.out[0] (.names)                                           0.261    24.003
n12335.in[2] (.names)                                            1.014    25.016
n12335.out[0] (.names)                                           0.261    25.277
n12338.in[0] (.names)                                            1.014    26.291
n12338.out[0] (.names)                                           0.261    26.552
n12398.in[0] (.names)                                            1.014    27.566
n12398.out[0] (.names)                                           0.261    27.827
n12399.in[1] (.names)                                            1.014    28.841
n12399.out[0] (.names)                                           0.261    29.102
n12400.in[2] (.names)                                            1.014    30.116
n12400.out[0] (.names)                                           0.261    30.377
n12212.in[0] (.names)                                            1.014    31.390
n12212.out[0] (.names)                                           0.261    31.651
n12366.in[0] (.names)                                            1.014    32.665
n12366.out[0] (.names)                                           0.261    32.926
n12367.in[1] (.names)                                            1.014    33.940
n12367.out[0] (.names)                                           0.261    34.201
n12369.in[0] (.names)                                            1.014    35.215
n12369.out[0] (.names)                                           0.261    35.476
n12371.in[0] (.names)                                            1.014    36.490
n12371.out[0] (.names)                                           0.261    36.751
n12372.in[0] (.names)                                            1.014    37.765
n12372.out[0] (.names)                                           0.261    38.026
n12383.in[0] (.names)                                            1.014    39.039
n12383.out[0] (.names)                                           0.261    39.300
n12384.in[1] (.names)                                            1.014    40.314
n12384.out[0] (.names)                                           0.261    40.575
n12385.in[0] (.names)                                            1.014    41.589
n12385.out[0] (.names)                                           0.261    41.850
n10820.in[0] (.names)                                            1.014    42.864
n10820.out[0] (.names)                                           0.261    43.125
n12386.in[1] (.names)                                            1.014    44.139
n12386.out[0] (.names)                                           0.261    44.400
n12389.in[1] (.names)                                            1.014    45.413
n12389.out[0] (.names)                                           0.261    45.674
n12387.in[0] (.names)                                            1.014    46.688
n12387.out[0] (.names)                                           0.261    46.949
n12388.in[0] (.names)                                            1.014    47.963
n12388.out[0] (.names)                                           0.261    48.224
n12390.in[1] (.names)                                            1.014    49.238
n12390.out[0] (.names)                                           0.261    49.499
n12391.in[1] (.names)                                            1.014    50.513
n12391.out[0] (.names)                                           0.261    50.774
n12393.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12393.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n8677.Q[0] (.latch clocked by pclk)
Endpoint  : n3465.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8677.clk[0] (.latch)                                            1.014     1.014
n8677.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9381.in[0] (.names)                                             1.014     2.070
n9381.out[0] (.names)                                            0.261     2.331
n9760.in[2] (.names)                                             1.014     3.344
n9760.out[0] (.names)                                            0.261     3.605
n9761.in[1] (.names)                                             1.014     4.619
n9761.out[0] (.names)                                            0.261     4.880
n9750.in[0] (.names)                                             1.014     5.894
n9750.out[0] (.names)                                            0.261     6.155
n9751.in[3] (.names)                                             1.014     7.169
n9751.out[0] (.names)                                            0.261     7.430
n9752.in[0] (.names)                                             1.014     8.444
n9752.out[0] (.names)                                            0.261     8.705
n9754.in[1] (.names)                                             1.014     9.719
n9754.out[0] (.names)                                            0.261     9.980
n9694.in[0] (.names)                                             1.014    10.993
n9694.out[0] (.names)                                            0.261    11.254
n9699.in[1] (.names)                                             1.014    12.268
n9699.out[0] (.names)                                            0.261    12.529
n9702.in[0] (.names)                                             1.014    13.543
n9702.out[0] (.names)                                            0.261    13.804
n9703.in[0] (.names)                                             1.014    14.818
n9703.out[0] (.names)                                            0.261    15.079
n9704.in[0] (.names)                                             1.014    16.093
n9704.out[0] (.names)                                            0.261    16.354
n9705.in[1] (.names)                                             1.014    17.367
n9705.out[0] (.names)                                            0.261    17.628
n9706.in[1] (.names)                                             1.014    18.642
n9706.out[0] (.names)                                            0.261    18.903
n9707.in[0] (.names)                                             1.014    19.917
n9707.out[0] (.names)                                            0.261    20.178
n9692.in[1] (.names)                                             1.014    21.192
n9692.out[0] (.names)                                            0.261    21.453
n9695.in[0] (.names)                                             1.014    22.467
n9695.out[0] (.names)                                            0.261    22.728
n9696.in[0] (.names)                                             1.014    23.742
n9696.out[0] (.names)                                            0.261    24.003
n9711.in[2] (.names)                                             1.014    25.016
n9711.out[0] (.names)                                            0.261    25.277
n9691.in[0] (.names)                                             1.014    26.291
n9691.out[0] (.names)                                            0.261    26.552
n9693.in[0] (.names)                                             1.014    27.566
n9693.out[0] (.names)                                            0.261    27.827
n9730.in[2] (.names)                                             1.014    28.841
n9730.out[0] (.names)                                            0.261    29.102
n9731.in[1] (.names)                                             1.014    30.116
n9731.out[0] (.names)                                            0.261    30.377
n9732.in[0] (.names)                                             1.014    31.390
n9732.out[0] (.names)                                            0.261    31.651
n3545.in[2] (.names)                                             1.014    32.665
n3545.out[0] (.names)                                            0.261    32.926
n3546.in[1] (.names)                                             1.014    33.940
n3546.out[0] (.names)                                            0.261    34.201
n3547.in[1] (.names)                                             1.014    35.215
n3547.out[0] (.names)                                            0.261    35.476
n3549.in[1] (.names)                                             1.014    36.490
n3549.out[0] (.names)                                            0.261    36.751
n3550.in[1] (.names)                                             1.014    37.765
n3550.out[0] (.names)                                            0.261    38.026
n3551.in[0] (.names)                                             1.014    39.039
n3551.out[0] (.names)                                            0.261    39.300
n3552.in[0] (.names)                                             1.014    40.314
n3552.out[0] (.names)                                            0.261    40.575
n3555.in[0] (.names)                                             1.014    41.589
n3555.out[0] (.names)                                            0.261    41.850
n3556.in[1] (.names)                                             1.014    42.864
n3556.out[0] (.names)                                            0.261    43.125
n3557.in[0] (.names)                                             1.014    44.139
n3557.out[0] (.names)                                            0.261    44.400
n3539.in[0] (.names)                                             1.014    45.413
n3539.out[0] (.names)                                            0.261    45.674
n3540.in[3] (.names)                                             1.014    46.688
n3540.out[0] (.names)                                            0.261    46.949
n3543.in[1] (.names)                                             1.014    47.963
n3543.out[0] (.names)                                            0.261    48.224
n3544.in[0] (.names)                                             1.014    49.238
n3544.out[0] (.names)                                            0.261    49.499
n3464.in[1] (.names)                                             1.014    50.513
n3464.out[0] (.names)                                            0.261    50.774
n3465.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3465.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n8605.Q[0] (.latch clocked by pclk)
Endpoint  : n8892.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8605.clk[0] (.latch)                                            1.014     1.014
n8605.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8753.in[0] (.names)                                             1.014     2.070
n8753.out[0] (.names)                                            0.261     2.331
n8754.in[2] (.names)                                             1.014     3.344
n8754.out[0] (.names)                                            0.261     3.605
n8755.in[0] (.names)                                             1.014     4.619
n8755.out[0] (.names)                                            0.261     4.880
n8756.in[0] (.names)                                             1.014     5.894
n8756.out[0] (.names)                                            0.261     6.155
n8757.in[0] (.names)                                             1.014     7.169
n8757.out[0] (.names)                                            0.261     7.430
n8758.in[0] (.names)                                             1.014     8.444
n8758.out[0] (.names)                                            0.261     8.705
n8846.in[1] (.names)                                             1.014     9.719
n8846.out[0] (.names)                                            0.261     9.980
n8895.in[1] (.names)                                             1.014    10.993
n8895.out[0] (.names)                                            0.261    11.254
n8760.in[1] (.names)                                             1.014    12.268
n8760.out[0] (.names)                                            0.261    12.529
n8847.in[2] (.names)                                             1.014    13.543
n8847.out[0] (.names)                                            0.261    13.804
n8848.in[2] (.names)                                             1.014    14.818
n8848.out[0] (.names)                                            0.261    15.079
n8849.in[0] (.names)                                             1.014    16.093
n8849.out[0] (.names)                                            0.261    16.354
n8851.in[0] (.names)                                             1.014    17.367
n8851.out[0] (.names)                                            0.261    17.628
n8853.in[1] (.names)                                             1.014    18.642
n8853.out[0] (.names)                                            0.261    18.903
n8855.in[0] (.names)                                             1.014    19.917
n8855.out[0] (.names)                                            0.261    20.178
n8856.in[0] (.names)                                             1.014    21.192
n8856.out[0] (.names)                                            0.261    21.453
n8857.in[0] (.names)                                             1.014    22.467
n8857.out[0] (.names)                                            0.261    22.728
n8858.in[2] (.names)                                             1.014    23.742
n8858.out[0] (.names)                                            0.261    24.003
n8861.in[0] (.names)                                             1.014    25.016
n8861.out[0] (.names)                                            0.261    25.277
n8864.in[1] (.names)                                             1.014    26.291
n8864.out[0] (.names)                                            0.261    26.552
n8865.in[0] (.names)                                             1.014    27.566
n8865.out[0] (.names)                                            0.261    27.827
n8875.in[0] (.names)                                             1.014    28.841
n8875.out[0] (.names)                                            0.261    29.102
n8882.in[1] (.names)                                             1.014    30.116
n8882.out[0] (.names)                                            0.261    30.377
n8884.in[1] (.names)                                             1.014    31.390
n8884.out[0] (.names)                                            0.261    31.651
n8878.in[0] (.names)                                             1.014    32.665
n8878.out[0] (.names)                                            0.261    32.926
n8879.in[0] (.names)                                             1.014    33.940
n8879.out[0] (.names)                                            0.261    34.201
n8881.in[1] (.names)                                             1.014    35.215
n8881.out[0] (.names)                                            0.261    35.476
n8868.in[1] (.names)                                             1.014    36.490
n8868.out[0] (.names)                                            0.261    36.751
n8869.in[2] (.names)                                             1.014    37.765
n8869.out[0] (.names)                                            0.261    38.026
n8870.in[0] (.names)                                             1.014    39.039
n8870.out[0] (.names)                                            0.261    39.300
n8662.in[0] (.names)                                             1.014    40.314
n8662.out[0] (.names)                                            0.261    40.575
n8901.in[2] (.names)                                             1.014    41.589
n8901.out[0] (.names)                                            0.261    41.850
n8902.in[0] (.names)                                             1.014    42.864
n8902.out[0] (.names)                                            0.261    43.125
n8903.in[0] (.names)                                             1.014    44.139
n8903.out[0] (.names)                                            0.261    44.400
n8904.in[0] (.names)                                             1.014    45.413
n8904.out[0] (.names)                                            0.261    45.674
n8905.in[2] (.names)                                             1.014    46.688
n8905.out[0] (.names)                                            0.261    46.949
n8640.in[0] (.names)                                             1.014    47.963
n8640.out[0] (.names)                                            0.261    48.224
n8889.in[2] (.names)                                             1.014    49.238
n8889.out[0] (.names)                                            0.261    49.499
n8891.in[1] (.names)                                             1.014    50.513
n8891.out[0] (.names)                                            0.261    50.774
n8892.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8892.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 32
Startpoint: n7160.Q[0] (.latch clocked by pclk)
Endpoint  : n4864.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7160.clk[0] (.latch)                                            1.014     1.014
n7160.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7436.in[0] (.names)                                             1.014     2.070
n7436.out[0] (.names)                                            0.261     2.331
n7437.in[2] (.names)                                             1.014     3.344
n7437.out[0] (.names)                                            0.261     3.605
n7438.in[2] (.names)                                             1.014     4.619
n7438.out[0] (.names)                                            0.261     4.880
n7439.in[1] (.names)                                             1.014     5.894
n7439.out[0] (.names)                                            0.261     6.155
n7440.in[1] (.names)                                             1.014     7.169
n7440.out[0] (.names)                                            0.261     7.430
n7441.in[0] (.names)                                             1.014     8.444
n7441.out[0] (.names)                                            0.261     8.705
n7442.in[0] (.names)                                             1.014     9.719
n7442.out[0] (.names)                                            0.261     9.980
n7263.in[1] (.names)                                             1.014    10.993
n7263.out[0] (.names)                                            0.261    11.254
n7492.in[0] (.names)                                             1.014    12.268
n7492.out[0] (.names)                                            0.261    12.529
n7493.in[0] (.names)                                             1.014    13.543
n7493.out[0] (.names)                                            0.261    13.804
n7494.in[2] (.names)                                             1.014    14.818
n7494.out[0] (.names)                                            0.261    15.079
n7495.in[0] (.names)                                             1.014    16.093
n7495.out[0] (.names)                                            0.261    16.354
n7483.in[0] (.names)                                             1.014    17.367
n7483.out[0] (.names)                                            0.261    17.628
n7496.in[1] (.names)                                             1.014    18.642
n7496.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7464.in[0] (.names)                                             1.014    21.192
n7464.out[0] (.names)                                            0.261    21.453
n7469.in[1] (.names)                                             1.014    22.467
n7469.out[0] (.names)                                            0.261    22.728
n7466.in[1] (.names)                                             1.014    23.742
n7466.out[0] (.names)                                            0.261    24.003
n7463.in[0] (.names)                                             1.014    25.016
n7463.out[0] (.names)                                            0.261    25.277
n7462.in[1] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7500.in[2] (.names)                                             1.014    27.566
n7500.out[0] (.names)                                            0.261    27.827
n7706.in[1] (.names)                                             1.014    28.841
n7706.out[0] (.names)                                            0.261    29.102
n7707.in[0] (.names)                                             1.014    30.116
n7707.out[0] (.names)                                            0.261    30.377
n7664.in[1] (.names)                                             1.014    31.390
n7664.out[0] (.names)                                            0.261    31.651
n7710.in[1] (.names)                                             1.014    32.665
n7710.out[0] (.names)                                            0.261    32.926
n7712.in[1] (.names)                                             1.014    33.940
n7712.out[0] (.names)                                            0.261    34.201
n7714.in[1] (.names)                                             1.014    35.215
n7714.out[0] (.names)                                            0.261    35.476
n7715.in[0] (.names)                                             1.014    36.490
n7715.out[0] (.names)                                            0.261    36.751
n7652.in[0] (.names)                                             1.014    37.765
n7652.out[0] (.names)                                            0.261    38.026
n7475.in[2] (.names)                                             1.014    39.039
n7475.out[0] (.names)                                            0.261    39.300
n7781.in[0] (.names)                                             1.014    40.314
n7781.out[0] (.names)                                            0.261    40.575
n7774.in[2] (.names)                                             1.014    41.589
n7774.out[0] (.names)                                            0.261    41.850
n7775.in[0] (.names)                                             1.014    42.864
n7775.out[0] (.names)                                            0.261    43.125
n7776.in[0] (.names)                                             1.014    44.139
n7776.out[0] (.names)                                            0.261    44.400
n7772.in[1] (.names)                                             1.014    45.413
n7772.out[0] (.names)                                            0.261    45.674
n7773.in[0] (.names)                                             1.014    46.688
n7773.out[0] (.names)                                            0.261    46.949
n7777.in[1] (.names)                                             1.014    47.963
n7777.out[0] (.names)                                            0.261    48.224
n7778.in[1] (.names)                                             1.014    49.238
n7778.out[0] (.names)                                            0.261    49.499
n4863.in[1] (.names)                                             1.014    50.513
n4863.out[0] (.names)                                            0.261    50.774
n4864.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4864.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 33
Startpoint: n3990.Q[0] (.latch clocked by pclk)
Endpoint  : n4355.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3990.clk[0] (.latch)                                            1.014     1.014
n3990.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4817.in[0] (.names)                                             1.014     2.070
n4817.out[0] (.names)                                            0.261     2.331
n4818.in[1] (.names)                                             1.014     3.344
n4818.out[0] (.names)                                            0.261     3.605
n4806.in[0] (.names)                                             1.014     4.619
n4806.out[0] (.names)                                            0.261     4.880
n4822.in[0] (.names)                                             1.014     5.894
n4822.out[0] (.names)                                            0.261     6.155
n4742.in[0] (.names)                                             1.014     7.169
n4742.out[0] (.names)                                            0.261     7.430
n4743.in[2] (.names)                                             1.014     8.444
n4743.out[0] (.names)                                            0.261     8.705
n4246.in[3] (.names)                                             1.014     9.719
n4246.out[0] (.names)                                            0.261     9.980
n4775.in[0] (.names)                                             1.014    10.993
n4775.out[0] (.names)                                            0.261    11.254
n4776.in[0] (.names)                                             1.014    12.268
n4776.out[0] (.names)                                            0.261    12.529
n4777.in[1] (.names)                                             1.014    13.543
n4777.out[0] (.names)                                            0.261    13.804
n4783.in[0] (.names)                                             1.014    14.818
n4783.out[0] (.names)                                            0.261    15.079
n4784.in[0] (.names)                                             1.014    16.093
n4784.out[0] (.names)                                            0.261    16.354
n4788.in[0] (.names)                                             1.014    17.367
n4788.out[0] (.names)                                            0.261    17.628
n4789.in[0] (.names)                                             1.014    18.642
n4789.out[0] (.names)                                            0.261    18.903
n4793.in[1] (.names)                                             1.014    19.917
n4793.out[0] (.names)                                            0.261    20.178
n4794.in[1] (.names)                                             1.014    21.192
n4794.out[0] (.names)                                            0.261    21.453
n4795.in[0] (.names)                                             1.014    22.467
n4795.out[0] (.names)                                            0.261    22.728
n4759.in[1] (.names)                                             1.014    23.742
n4759.out[0] (.names)                                            0.261    24.003
n4760.in[1] (.names)                                             1.014    25.016
n4760.out[0] (.names)                                            0.261    25.277
n4761.in[0] (.names)                                             1.014    26.291
n4761.out[0] (.names)                                            0.261    26.552
n4762.in[0] (.names)                                             1.014    27.566
n4762.out[0] (.names)                                            0.261    27.827
n4749.in[0] (.names)                                             1.014    28.841
n4749.out[0] (.names)                                            0.261    29.102
n4303.in[0] (.names)                                             1.014    30.116
n4303.out[0] (.names)                                            0.261    30.377
n4305.in[1] (.names)                                             1.014    31.390
n4305.out[0] (.names)                                            0.261    31.651
n4307.in[1] (.names)                                             1.014    32.665
n4307.out[0] (.names)                                            0.261    32.926
n4308.in[0] (.names)                                             1.014    33.940
n4308.out[0] (.names)                                            0.261    34.201
n4312.in[0] (.names)                                             1.014    35.215
n4312.out[0] (.names)                                            0.261    35.476
n4313.in[1] (.names)                                             1.014    36.490
n4313.out[0] (.names)                                            0.261    36.751
n4306.in[1] (.names)                                             1.014    37.765
n4306.out[0] (.names)                                            0.261    38.026
n4349.in[2] (.names)                                             1.014    39.039
n4349.out[0] (.names)                                            0.261    39.300
n4350.in[0] (.names)                                             1.014    40.314
n4350.out[0] (.names)                                            0.261    40.575
n4351.in[0] (.names)                                             1.014    41.589
n4351.out[0] (.names)                                            0.261    41.850
n4347.in[0] (.names)                                             1.014    42.864
n4347.out[0] (.names)                                            0.261    43.125
n4348.in[1] (.names)                                             1.014    44.139
n4348.out[0] (.names)                                            0.261    44.400
n4360.in[0] (.names)                                             1.014    45.413
n4360.out[0] (.names)                                            0.261    45.674
n4361.in[0] (.names)                                             1.014    46.688
n4361.out[0] (.names)                                            0.261    46.949
n4353.in[0] (.names)                                             1.014    47.963
n4353.out[0] (.names)                                            0.261    48.224
n4354.in[2] (.names)                                             1.014    49.238
n4354.out[0] (.names)                                            0.261    49.499
n4355.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4355.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 34
Startpoint: n5875.Q[0] (.latch clocked by pclk)
Endpoint  : n2349.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5875.clk[0] (.latch)                                            1.014     1.014
n5875.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5935.in[0] (.names)                                             1.014     2.070
n5935.out[0] (.names)                                            0.261     2.331
n5936.in[1] (.names)                                             1.014     3.344
n5936.out[0] (.names)                                            0.261     3.605
n5937.in[0] (.names)                                             1.014     4.619
n5937.out[0] (.names)                                            0.261     4.880
n5940.in[0] (.names)                                             1.014     5.894
n5940.out[0] (.names)                                            0.261     6.155
n5941.in[0] (.names)                                             1.014     7.169
n5941.out[0] (.names)                                            0.261     7.430
n5944.in[0] (.names)                                             1.014     8.444
n5944.out[0] (.names)                                            0.261     8.705
n5945.in[2] (.names)                                             1.014     9.719
n5945.out[0] (.names)                                            0.261     9.980
n5946.in[2] (.names)                                             1.014    10.993
n5946.out[0] (.names)                                            0.261    11.254
n5932.in[0] (.names)                                             1.014    12.268
n5932.out[0] (.names)                                            0.261    12.529
n5933.in[0] (.names)                                             1.014    13.543
n5933.out[0] (.names)                                            0.261    13.804
n6311.in[2] (.names)                                             1.014    14.818
n6311.out[0] (.names)                                            0.261    15.079
n6136.in[1] (.names)                                             1.014    16.093
n6136.out[0] (.names)                                            0.261    16.354
n6141.in[0] (.names)                                             1.014    17.367
n6141.out[0] (.names)                                            0.261    17.628
n6142.in[2] (.names)                                             1.014    18.642
n6142.out[0] (.names)                                            0.261    18.903
n6143.in[1] (.names)                                             1.014    19.917
n6143.out[0] (.names)                                            0.261    20.178
n6144.in[1] (.names)                                             1.014    21.192
n6144.out[0] (.names)                                            0.261    21.453
n6145.in[0] (.names)                                             1.014    22.467
n6145.out[0] (.names)                                            0.261    22.728
n6135.in[0] (.names)                                             1.014    23.742
n6135.out[0] (.names)                                            0.261    24.003
n6173.in[0] (.names)                                             1.014    25.016
n6173.out[0] (.names)                                            0.261    25.277
n6174.in[2] (.names)                                             1.014    26.291
n6174.out[0] (.names)                                            0.261    26.552
n6176.in[1] (.names)                                             1.014    27.566
n6176.out[0] (.names)                                            0.261    27.827
n6178.in[1] (.names)                                             1.014    28.841
n6178.out[0] (.names)                                            0.261    29.102
n6181.in[0] (.names)                                             1.014    30.116
n6181.out[0] (.names)                                            0.261    30.377
n6182.in[0] (.names)                                             1.014    31.390
n6182.out[0] (.names)                                            0.261    31.651
n6183.in[0] (.names)                                             1.014    32.665
n6183.out[0] (.names)                                            0.261    32.926
n6185.in[0] (.names)                                             1.014    33.940
n6185.out[0] (.names)                                            0.261    34.201
n6186.in[0] (.names)                                             1.014    35.215
n6186.out[0] (.names)                                            0.261    35.476
n6131.in[3] (.names)                                             1.014    36.490
n6131.out[0] (.names)                                            0.261    36.751
n6132.in[1] (.names)                                             1.014    37.765
n6132.out[0] (.names)                                            0.261    38.026
n6133.in[0] (.names)                                             1.014    39.039
n6133.out[0] (.names)                                            0.261    39.300
n6325.in[0] (.names)                                             1.014    40.314
n6325.out[0] (.names)                                            0.261    40.575
n6326.in[0] (.names)                                             1.014    41.589
n6326.out[0] (.names)                                            0.261    41.850
n6327.in[0] (.names)                                             1.014    42.864
n6327.out[0] (.names)                                            0.261    43.125
n6329.in[1] (.names)                                             1.014    44.139
n6329.out[0] (.names)                                            0.261    44.400
n5888.in[0] (.names)                                             1.014    45.413
n5888.out[0] (.names)                                            0.261    45.674
n6309.in[0] (.names)                                             1.014    46.688
n6309.out[0] (.names)                                            0.261    46.949
n6331.in[1] (.names)                                             1.014    47.963
n6331.out[0] (.names)                                            0.261    48.224
n4853.in[1] (.names)                                             1.014    49.238
n4853.out[0] (.names)                                            0.261    49.499
n2349.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2349.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 35
Startpoint: n3990.Q[0] (.latch clocked by pclk)
Endpoint  : n149.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3990.clk[0] (.latch)                                            1.014     1.014
n3990.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4817.in[0] (.names)                                             1.014     2.070
n4817.out[0] (.names)                                            0.261     2.331
n4818.in[1] (.names)                                             1.014     3.344
n4818.out[0] (.names)                                            0.261     3.605
n4806.in[0] (.names)                                             1.014     4.619
n4806.out[0] (.names)                                            0.261     4.880
n4822.in[0] (.names)                                             1.014     5.894
n4822.out[0] (.names)                                            0.261     6.155
n4742.in[0] (.names)                                             1.014     7.169
n4742.out[0] (.names)                                            0.261     7.430
n4743.in[2] (.names)                                             1.014     8.444
n4743.out[0] (.names)                                            0.261     8.705
n4246.in[3] (.names)                                             1.014     9.719
n4246.out[0] (.names)                                            0.261     9.980
n4775.in[0] (.names)                                             1.014    10.993
n4775.out[0] (.names)                                            0.261    11.254
n4776.in[0] (.names)                                             1.014    12.268
n4776.out[0] (.names)                                            0.261    12.529
n4777.in[1] (.names)                                             1.014    13.543
n4777.out[0] (.names)                                            0.261    13.804
n4783.in[0] (.names)                                             1.014    14.818
n4783.out[0] (.names)                                            0.261    15.079
n4784.in[0] (.names)                                             1.014    16.093
n4784.out[0] (.names)                                            0.261    16.354
n4788.in[0] (.names)                                             1.014    17.367
n4788.out[0] (.names)                                            0.261    17.628
n4789.in[0] (.names)                                             1.014    18.642
n4789.out[0] (.names)                                            0.261    18.903
n4793.in[1] (.names)                                             1.014    19.917
n4793.out[0] (.names)                                            0.261    20.178
n4794.in[1] (.names)                                             1.014    21.192
n4794.out[0] (.names)                                            0.261    21.453
n4795.in[0] (.names)                                             1.014    22.467
n4795.out[0] (.names)                                            0.261    22.728
n4759.in[1] (.names)                                             1.014    23.742
n4759.out[0] (.names)                                            0.261    24.003
n4760.in[1] (.names)                                             1.014    25.016
n4760.out[0] (.names)                                            0.261    25.277
n4761.in[0] (.names)                                             1.014    26.291
n4761.out[0] (.names)                                            0.261    26.552
n4762.in[0] (.names)                                             1.014    27.566
n4762.out[0] (.names)                                            0.261    27.827
n4749.in[0] (.names)                                             1.014    28.841
n4749.out[0] (.names)                                            0.261    29.102
n4303.in[0] (.names)                                             1.014    30.116
n4303.out[0] (.names)                                            0.261    30.377
n4305.in[1] (.names)                                             1.014    31.390
n4305.out[0] (.names)                                            0.261    31.651
n4307.in[1] (.names)                                             1.014    32.665
n4307.out[0] (.names)                                            0.261    32.926
n4308.in[0] (.names)                                             1.014    33.940
n4308.out[0] (.names)                                            0.261    34.201
n4312.in[0] (.names)                                             1.014    35.215
n4312.out[0] (.names)                                            0.261    35.476
n4313.in[1] (.names)                                             1.014    36.490
n4313.out[0] (.names)                                            0.261    36.751
n4306.in[1] (.names)                                             1.014    37.765
n4306.out[0] (.names)                                            0.261    38.026
n4349.in[2] (.names)                                             1.014    39.039
n4349.out[0] (.names)                                            0.261    39.300
n4350.in[0] (.names)                                             1.014    40.314
n4350.out[0] (.names)                                            0.261    40.575
n4351.in[0] (.names)                                             1.014    41.589
n4351.out[0] (.names)                                            0.261    41.850
n4347.in[0] (.names)                                             1.014    42.864
n4347.out[0] (.names)                                            0.261    43.125
n4348.in[1] (.names)                                             1.014    44.139
n4348.out[0] (.names)                                            0.261    44.400
n4360.in[0] (.names)                                             1.014    45.413
n4360.out[0] (.names)                                            0.261    45.674
n4361.in[0] (.names)                                             1.014    46.688
n4361.out[0] (.names)                                            0.261    46.949
n4353.in[0] (.names)                                             1.014    47.963
n4353.out[0] (.names)                                            0.261    48.224
n3438.in[0] (.names)                                             1.014    49.238
n3438.out[0] (.names)                                            0.261    49.499
n149.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n149.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 36
Startpoint: n4078.Q[0] (.latch clocked by pclk)
Endpoint  : n4137.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4078.clk[0] (.latch)                                            1.014     1.014
n4078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4075.in[0] (.names)                                             1.014     2.070
n4075.out[0] (.names)                                            0.261     2.331
n4073.in[0] (.names)                                             1.014     3.344
n4073.out[0] (.names)                                            0.261     3.605
n4017.in[0] (.names)                                             1.014     4.619
n4017.out[0] (.names)                                            0.261     4.880
n4101.in[1] (.names)                                             1.014     5.894
n4101.out[0] (.names)                                            0.261     6.155
n4102.in[0] (.names)                                             1.014     7.169
n4102.out[0] (.names)                                            0.261     7.430
n4103.in[1] (.names)                                             1.014     8.444
n4103.out[0] (.names)                                            0.261     8.705
n4131.in[0] (.names)                                             1.014     9.719
n4131.out[0] (.names)                                            0.261     9.980
n4120.in[2] (.names)                                             1.014    10.993
n4120.out[0] (.names)                                            0.261    11.254
n4160.in[2] (.names)                                             1.014    12.268
n4160.out[0] (.names)                                            0.261    12.529
n4162.in[0] (.names)                                             1.014    13.543
n4162.out[0] (.names)                                            0.261    13.804
n4116.in[0] (.names)                                             1.014    14.818
n4116.out[0] (.names)                                            0.261    15.079
n4164.in[0] (.names)                                             1.014    16.093
n4164.out[0] (.names)                                            0.261    16.354
n4165.in[2] (.names)                                             1.014    17.367
n4165.out[0] (.names)                                            0.261    17.628
n4174.in[0] (.names)                                             1.014    18.642
n4174.out[0] (.names)                                            0.261    18.903
n4175.in[1] (.names)                                             1.014    19.917
n4175.out[0] (.names)                                            0.261    20.178
n4177.in[1] (.names)                                             1.014    21.192
n4177.out[0] (.names)                                            0.261    21.453
n4178.in[0] (.names)                                             1.014    22.467
n4178.out[0] (.names)                                            0.261    22.728
n4179.in[1] (.names)                                             1.014    23.742
n4179.out[0] (.names)                                            0.261    24.003
n4112.in[0] (.names)                                             1.014    25.016
n4112.out[0] (.names)                                            0.261    25.277
n4183.in[2] (.names)                                             1.014    26.291
n4183.out[0] (.names)                                            0.261    26.552
n4184.in[0] (.names)                                             1.014    27.566
n4184.out[0] (.names)                                            0.261    27.827
n4185.in[0] (.names)                                             1.014    28.841
n4185.out[0] (.names)                                            0.261    29.102
n4186.in[0] (.names)                                             1.014    30.116
n4186.out[0] (.names)                                            0.261    30.377
n4187.in[0] (.names)                                             1.014    31.390
n4187.out[0] (.names)                                            0.261    31.651
n4188.in[0] (.names)                                             1.014    32.665
n4188.out[0] (.names)                                            0.261    32.926
n4189.in[0] (.names)                                             1.014    33.940
n4189.out[0] (.names)                                            0.261    34.201
n4190.in[2] (.names)                                             1.014    35.215
n4190.out[0] (.names)                                            0.261    35.476
n4196.in[0] (.names)                                             1.014    36.490
n4196.out[0] (.names)                                            0.261    36.751
n4197.in[0] (.names)                                             1.014    37.765
n4197.out[0] (.names)                                            0.261    38.026
n4198.in[0] (.names)                                             1.014    39.039
n4198.out[0] (.names)                                            0.261    39.300
n4193.in[0] (.names)                                             1.014    40.314
n4193.out[0] (.names)                                            0.261    40.575
n4194.in[1] (.names)                                             1.014    41.589
n4194.out[0] (.names)                                            0.261    41.850
n4204.in[0] (.names)                                             1.014    42.864
n4204.out[0] (.names)                                            0.261    43.125
n4205.in[1] (.names)                                             1.014    44.139
n4205.out[0] (.names)                                            0.261    44.400
n4206.in[0] (.names)                                             1.014    45.413
n4206.out[0] (.names)                                            0.261    45.674
n4212.in[1] (.names)                                             1.014    46.688
n4212.out[0] (.names)                                            0.261    46.949
n3981.in[0] (.names)                                             1.014    47.963
n3981.out[0] (.names)                                            0.261    48.224
n4210.in[0] (.names)                                             1.014    49.238
n4210.out[0] (.names)                                            0.261    49.499
n4137.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4137.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 37
Startpoint: n4535.Q[0] (.latch clocked by pclk)
Endpoint  : n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4535.clk[0] (.latch)                                            1.014     1.014
n4535.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4384.in[0] (.names)                                             1.014     2.070
n4384.out[0] (.names)                                            0.261     2.331
n4544.in[1] (.names)                                             1.014     3.344
n4544.out[0] (.names)                                            0.261     3.605
n4545.in[0] (.names)                                             1.014     4.619
n4545.out[0] (.names)                                            0.261     4.880
n4546.in[0] (.names)                                             1.014     5.894
n4546.out[0] (.names)                                            0.261     6.155
n4548.in[0] (.names)                                             1.014     7.169
n4548.out[0] (.names)                                            0.261     7.430
n4542.in[0] (.names)                                             1.014     8.444
n4542.out[0] (.names)                                            0.261     8.705
n4543.in[0] (.names)                                             1.014     9.719
n4543.out[0] (.names)                                            0.261     9.980
n4592.in[1] (.names)                                             1.014    10.993
n4592.out[0] (.names)                                            0.261    11.254
n4593.in[1] (.names)                                             1.014    12.268
n4593.out[0] (.names)                                            0.261    12.529
n4596.in[1] (.names)                                             1.014    13.543
n4596.out[0] (.names)                                            0.261    13.804
n4597.in[2] (.names)                                             1.014    14.818
n4597.out[0] (.names)                                            0.261    15.079
n4599.in[2] (.names)                                             1.014    16.093
n4599.out[0] (.names)                                            0.261    16.354
n4600.in[0] (.names)                                             1.014    17.367
n4600.out[0] (.names)                                            0.261    17.628
n4601.in[0] (.names)                                             1.014    18.642
n4601.out[0] (.names)                                            0.261    18.903
n4536.in[0] (.names)                                             1.014    19.917
n4536.out[0] (.names)                                            0.261    20.178
n4577.in[2] (.names)                                             1.014    21.192
n4577.out[0] (.names)                                            0.261    21.453
n4608.in[0] (.names)                                             1.014    22.467
n4608.out[0] (.names)                                            0.261    22.728
n4616.in[0] (.names)                                             1.014    23.742
n4616.out[0] (.names)                                            0.261    24.003
n4613.in[0] (.names)                                             1.014    25.016
n4613.out[0] (.names)                                            0.261    25.277
n4614.in[0] (.names)                                             1.014    26.291
n4614.out[0] (.names)                                            0.261    26.552
n4618.in[0] (.names)                                             1.014    27.566
n4618.out[0] (.names)                                            0.261    27.827
n4619.in[0] (.names)                                             1.014    28.841
n4619.out[0] (.names)                                            0.261    29.102
n4609.in[2] (.names)                                             1.014    30.116
n4609.out[0] (.names)                                            0.261    30.377
n4610.in[0] (.names)                                             1.014    31.390
n4610.out[0] (.names)                                            0.261    31.651
n4626.in[0] (.names)                                             1.014    32.665
n4626.out[0] (.names)                                            0.261    32.926
n4611.in[3] (.names)                                             1.014    33.940
n4611.out[0] (.names)                                            0.261    34.201
n4629.in[1] (.names)                                             1.014    35.215
n4629.out[0] (.names)                                            0.261    35.476
n4630.in[0] (.names)                                             1.014    36.490
n4630.out[0] (.names)                                            0.261    36.751
n4631.in[1] (.names)                                             1.014    37.765
n4631.out[0] (.names)                                            0.261    38.026
n4554.in[3] (.names)                                             1.014    39.039
n4554.out[0] (.names)                                            0.261    39.300
n4642.in[2] (.names)                                             1.014    40.314
n4642.out[0] (.names)                                            0.261    40.575
n4644.in[2] (.names)                                             1.014    41.589
n4644.out[0] (.names)                                            0.261    41.850
n4645.in[1] (.names)                                             1.014    42.864
n4645.out[0] (.names)                                            0.261    43.125
n3434.in[1] (.names)                                             1.014    44.139
n3434.out[0] (.names)                                            0.261    44.400
n4646.in[0] (.names)                                             1.014    45.413
n4646.out[0] (.names)                                            0.261    45.674
n4652.in[0] (.names)                                             1.014    46.688
n4652.out[0] (.names)                                            0.261    46.949
n4008.in[0] (.names)                                             1.014    47.963
n4008.out[0] (.names)                                            0.261    48.224
n3987.in[0] (.names)                                             1.014    49.238
n3987.out[0] (.names)                                            0.261    49.499
n3988.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3988.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 38
Startpoint: n4790.Q[0] (.latch clocked by pclk)
Endpoint  : n3447.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4790.clk[0] (.latch)                                            1.014     1.014
n4790.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4510.in[0] (.names)                                             1.014     2.070
n4510.out[0] (.names)                                            0.261     2.331
n4511.in[0] (.names)                                             1.014     3.344
n4511.out[0] (.names)                                            0.261     3.605
n4372.in[1] (.names)                                             1.014     4.619
n4372.out[0] (.names)                                            0.261     4.880
n4405.in[1] (.names)                                             1.014     5.894
n4405.out[0] (.names)                                            0.261     6.155
n4409.in[2] (.names)                                             1.014     7.169
n4409.out[0] (.names)                                            0.261     7.430
n4411.in[0] (.names)                                             1.014     8.444
n4411.out[0] (.names)                                            0.261     8.705
n4413.in[1] (.names)                                             1.014     9.719
n4413.out[0] (.names)                                            0.261     9.980
n4472.in[2] (.names)                                             1.014    10.993
n4472.out[0] (.names)                                            0.261    11.254
n4481.in[2] (.names)                                             1.014    12.268
n4481.out[0] (.names)                                            0.261    12.529
n4506.in[1] (.names)                                             1.014    13.543
n4506.out[0] (.names)                                            0.261    13.804
n4507.in[1] (.names)                                             1.014    14.818
n4507.out[0] (.names)                                            0.261    15.079
n4505.in[1] (.names)                                             1.014    16.093
n4505.out[0] (.names)                                            0.261    16.354
n4471.in[0] (.names)                                             1.014    17.367
n4471.out[0] (.names)                                            0.261    17.628
n4447.in[1] (.names)                                             1.014    18.642
n4447.out[0] (.names)                                            0.261    18.903
n4473.in[2] (.names)                                             1.014    19.917
n4473.out[0] (.names)                                            0.261    20.178
n4474.in[1] (.names)                                             1.014    21.192
n4474.out[0] (.names)                                            0.261    21.453
n4476.in[1] (.names)                                             1.014    22.467
n4476.out[0] (.names)                                            0.261    22.728
n4477.in[0] (.names)                                             1.014    23.742
n4477.out[0] (.names)                                            0.261    24.003
n4478.in[0] (.names)                                             1.014    25.016
n4478.out[0] (.names)                                            0.261    25.277
n4479.in[1] (.names)                                             1.014    26.291
n4479.out[0] (.names)                                            0.261    26.552
n4482.in[3] (.names)                                             1.014    27.566
n4482.out[0] (.names)                                            0.261    27.827
n4484.in[1] (.names)                                             1.014    28.841
n4484.out[0] (.names)                                            0.261    29.102
n4485.in[0] (.names)                                             1.014    30.116
n4485.out[0] (.names)                                            0.261    30.377
n4486.in[0] (.names)                                             1.014    31.390
n4486.out[0] (.names)                                            0.261    31.651
n4487.in[0] (.names)                                             1.014    32.665
n4487.out[0] (.names)                                            0.261    32.926
n4488.in[1] (.names)                                             1.014    33.940
n4488.out[0] (.names)                                            0.261    34.201
n4489.in[0] (.names)                                             1.014    35.215
n4489.out[0] (.names)                                            0.261    35.476
n4490.in[0] (.names)                                             1.014    36.490
n4490.out[0] (.names)                                            0.261    36.751
n4491.in[0] (.names)                                             1.014    37.765
n4491.out[0] (.names)                                            0.261    38.026
n4492.in[0] (.names)                                             1.014    39.039
n4492.out[0] (.names)                                            0.261    39.300
n4493.in[0] (.names)                                             1.014    40.314
n4493.out[0] (.names)                                            0.261    40.575
n4494.in[0] (.names)                                             1.014    41.589
n4494.out[0] (.names)                                            0.261    41.850
n4496.in[0] (.names)                                             1.014    42.864
n4496.out[0] (.names)                                            0.261    43.125
n4498.in[0] (.names)                                             1.014    44.139
n4498.out[0] (.names)                                            0.261    44.400
n4499.in[1] (.names)                                             1.014    45.413
n4499.out[0] (.names)                                            0.261    45.674
n4500.in[1] (.names)                                             1.014    46.688
n4500.out[0] (.names)                                            0.261    46.949
n4011.in[0] (.names)                                             1.014    47.963
n4011.out[0] (.names)                                            0.261    48.224
n3446.in[0] (.names)                                             1.014    49.238
n3446.out[0] (.names)                                            0.261    49.499
n3447.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3447.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 39
Startpoint: n4873.Q[0] (.latch clocked by pclk)
Endpoint  : n5175.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
n4873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5168.in[0] (.names)                                             1.014     2.070
n5168.out[0] (.names)                                            0.261     2.331
n5169.in[1] (.names)                                             1.014     3.344
n5169.out[0] (.names)                                            0.261     3.605
n5170.in[0] (.names)                                             1.014     4.619
n5170.out[0] (.names)                                            0.261     4.880
n5171.in[0] (.names)                                             1.014     5.894
n5171.out[0] (.names)                                            0.261     6.155
n5242.in[0] (.names)                                             1.014     7.169
n5242.out[0] (.names)                                            0.261     7.430
n5178.in[0] (.names)                                             1.014     8.444
n5178.out[0] (.names)                                            0.261     8.705
n5243.in[2] (.names)                                             1.014     9.719
n5243.out[0] (.names)                                            0.261     9.980
n5213.in[0] (.names)                                             1.014    10.993
n5213.out[0] (.names)                                            0.261    11.254
n5173.in[0] (.names)                                             1.014    12.268
n5173.out[0] (.names)                                            0.261    12.529
n5210.in[0] (.names)                                             1.014    13.543
n5210.out[0] (.names)                                            0.261    13.804
n5182.in[0] (.names)                                             1.014    14.818
n5182.out[0] (.names)                                            0.261    15.079
n5180.in[1] (.names)                                             1.014    16.093
n5180.out[0] (.names)                                            0.261    16.354
n5181.in[0] (.names)                                             1.014    17.367
n5181.out[0] (.names)                                            0.261    17.628
n5183.in[1] (.names)                                             1.014    18.642
n5183.out[0] (.names)                                            0.261    18.903
n5185.in[0] (.names)                                             1.014    19.917
n5185.out[0] (.names)                                            0.261    20.178
n5186.in[0] (.names)                                             1.014    21.192
n5186.out[0] (.names)                                            0.261    21.453
n5187.in[0] (.names)                                             1.014    22.467
n5187.out[0] (.names)                                            0.261    22.728
n5188.in[0] (.names)                                             1.014    23.742
n5188.out[0] (.names)                                            0.261    24.003
n5189.in[0] (.names)                                             1.014    25.016
n5189.out[0] (.names)                                            0.261    25.277
n5193.in[2] (.names)                                             1.014    26.291
n5193.out[0] (.names)                                            0.261    26.552
n5195.in[0] (.names)                                             1.014    27.566
n5195.out[0] (.names)                                            0.261    27.827
n5196.in[0] (.names)                                             1.014    28.841
n5196.out[0] (.names)                                            0.261    29.102
n5197.in[1] (.names)                                             1.014    30.116
n5197.out[0] (.names)                                            0.261    30.377
n5219.in[0] (.names)                                             1.014    31.390
n5219.out[0] (.names)                                            0.261    31.651
n5225.in[1] (.names)                                             1.014    32.665
n5225.out[0] (.names)                                            0.261    32.926
n5228.in[0] (.names)                                             1.014    33.940
n5228.out[0] (.names)                                            0.261    34.201
n5230.in[0] (.names)                                             1.014    35.215
n5230.out[0] (.names)                                            0.261    35.476
n5231.in[0] (.names)                                             1.014    36.490
n5231.out[0] (.names)                                            0.261    36.751
n5221.in[1] (.names)                                             1.014    37.765
n5221.out[0] (.names)                                            0.261    38.026
n5222.in[0] (.names)                                             1.014    39.039
n5222.out[0] (.names)                                            0.261    39.300
n5223.in[1] (.names)                                             1.014    40.314
n5223.out[0] (.names)                                            0.261    40.575
n5232.in[2] (.names)                                             1.014    41.589
n5232.out[0] (.names)                                            0.261    41.850
n5236.in[0] (.names)                                             1.014    42.864
n5236.out[0] (.names)                                            0.261    43.125
n4856.in[1] (.names)                                             1.014    44.139
n4856.out[0] (.names)                                            0.261    44.400
n5237.in[0] (.names)                                             1.014    45.413
n5237.out[0] (.names)                                            0.261    45.674
n4891.in[1] (.names)                                             1.014    46.688
n4891.out[0] (.names)                                            0.261    46.949
n5224.in[2] (.names)                                             1.014    47.963
n5224.out[0] (.names)                                            0.261    48.224
n245.in[1] (.names)                                              1.014    49.238
n245.out[0] (.names)                                             0.261    49.499
n5175.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5175.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 40
Startpoint: n4890.Q[0] (.latch clocked by pclk)
Endpoint  : n168.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4890.clk[0] (.latch)                                            1.014     1.014
n4890.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5158.in[1] (.names)                                             1.014     2.070
n5158.out[0] (.names)                                            0.261     2.331
n5388.in[1] (.names)                                             1.014     3.344
n5388.out[0] (.names)                                            0.261     3.605
n5404.in[1] (.names)                                             1.014     4.619
n5404.out[0] (.names)                                            0.261     4.880
n5407.in[0] (.names)                                             1.014     5.894
n5407.out[0] (.names)                                            0.261     6.155
n5408.in[0] (.names)                                             1.014     7.169
n5408.out[0] (.names)                                            0.261     7.430
n5409.in[0] (.names)                                             1.014     8.444
n5409.out[0] (.names)                                            0.261     8.705
n5410.in[3] (.names)                                             1.014     9.719
n5410.out[0] (.names)                                            0.261     9.980
n5411.in[1] (.names)                                             1.014    10.993
n5411.out[0] (.names)                                            0.261    11.254
n5389.in[0] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5365.in[0] (.names)                                             1.014    13.543
n5365.out[0] (.names)                                            0.261    13.804
n5366.in[3] (.names)                                             1.014    14.818
n5366.out[0] (.names)                                            0.261    15.079
n5370.in[1] (.names)                                             1.014    16.093
n5370.out[0] (.names)                                            0.261    16.354
n5371.in[0] (.names)                                             1.014    17.367
n5371.out[0] (.names)                                            0.261    17.628
n5341.in[1] (.names)                                             1.014    18.642
n5341.out[0] (.names)                                            0.261    18.903
n5340.in[0] (.names)                                             1.014    19.917
n5340.out[0] (.names)                                            0.261    20.178
n5342.in[0] (.names)                                             1.014    21.192
n5342.out[0] (.names)                                            0.261    21.453
n5343.in[1] (.names)                                             1.014    22.467
n5343.out[0] (.names)                                            0.261    22.728
n5344.in[0] (.names)                                             1.014    23.742
n5344.out[0] (.names)                                            0.261    24.003
n5345.in[0] (.names)                                             1.014    25.016
n5345.out[0] (.names)                                            0.261    25.277
n5347.in[0] (.names)                                             1.014    26.291
n5347.out[0] (.names)                                            0.261    26.552
n5349.in[1] (.names)                                             1.014    27.566
n5349.out[0] (.names)                                            0.261    27.827
n5350.in[1] (.names)                                             1.014    28.841
n5350.out[0] (.names)                                            0.261    29.102
n5386.in[1] (.names)                                             1.014    30.116
n5386.out[0] (.names)                                            0.261    30.377
n5387.in[0] (.names)                                             1.014    31.390
n5387.out[0] (.names)                                            0.261    31.651
n5368.in[0] (.names)                                             1.014    32.665
n5368.out[0] (.names)                                            0.261    32.926
n5766.in[1] (.names)                                             1.014    33.940
n5766.out[0] (.names)                                            0.261    34.201
n5767.in[1] (.names)                                             1.014    35.215
n5767.out[0] (.names)                                            0.261    35.476
n5757.in[1] (.names)                                             1.014    36.490
n5757.out[0] (.names)                                            0.261    36.751
n5758.in[2] (.names)                                             1.014    37.765
n5758.out[0] (.names)                                            0.261    38.026
n5761.in[0] (.names)                                             1.014    39.039
n5761.out[0] (.names)                                            0.261    39.300
n5770.in[0] (.names)                                             1.014    40.314
n5770.out[0] (.names)                                            0.261    40.575
n5774.in[0] (.names)                                             1.014    41.589
n5774.out[0] (.names)                                            0.261    41.850
n5775.in[1] (.names)                                             1.014    42.864
n5775.out[0] (.names)                                            0.261    43.125
n5739.in[0] (.names)                                             1.014    44.139
n5739.out[0] (.names)                                            0.261    44.400
n5740.in[1] (.names)                                             1.014    45.413
n5740.out[0] (.names)                                            0.261    45.674
n5751.in[2] (.names)                                             1.014    46.688
n5751.out[0] (.names)                                            0.261    46.949
n4909.in[0] (.names)                                             1.014    47.963
n4909.out[0] (.names)                                            0.261    48.224
n189.in[0] (.names)                                              1.014    49.238
n189.out[0] (.names)                                             0.261    49.499
n168.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n168.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n4890.Q[0] (.latch clocked by pclk)
Endpoint  : n5124.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4890.clk[0] (.latch)                                            1.014     1.014
n4890.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5158.in[1] (.names)                                             1.014     2.070
n5158.out[0] (.names)                                            0.261     2.331
n5388.in[1] (.names)                                             1.014     3.344
n5388.out[0] (.names)                                            0.261     3.605
n5404.in[1] (.names)                                             1.014     4.619
n5404.out[0] (.names)                                            0.261     4.880
n5407.in[0] (.names)                                             1.014     5.894
n5407.out[0] (.names)                                            0.261     6.155
n5408.in[0] (.names)                                             1.014     7.169
n5408.out[0] (.names)                                            0.261     7.430
n5409.in[0] (.names)                                             1.014     8.444
n5409.out[0] (.names)                                            0.261     8.705
n5410.in[3] (.names)                                             1.014     9.719
n5410.out[0] (.names)                                            0.261     9.980
n5411.in[1] (.names)                                             1.014    10.993
n5411.out[0] (.names)                                            0.261    11.254
n5389.in[0] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5365.in[0] (.names)                                             1.014    13.543
n5365.out[0] (.names)                                            0.261    13.804
n5366.in[3] (.names)                                             1.014    14.818
n5366.out[0] (.names)                                            0.261    15.079
n5370.in[1] (.names)                                             1.014    16.093
n5370.out[0] (.names)                                            0.261    16.354
n5371.in[0] (.names)                                             1.014    17.367
n5371.out[0] (.names)                                            0.261    17.628
n5341.in[1] (.names)                                             1.014    18.642
n5341.out[0] (.names)                                            0.261    18.903
n5340.in[0] (.names)                                             1.014    19.917
n5340.out[0] (.names)                                            0.261    20.178
n5342.in[0] (.names)                                             1.014    21.192
n5342.out[0] (.names)                                            0.261    21.453
n5343.in[1] (.names)                                             1.014    22.467
n5343.out[0] (.names)                                            0.261    22.728
n5344.in[0] (.names)                                             1.014    23.742
n5344.out[0] (.names)                                            0.261    24.003
n5345.in[0] (.names)                                             1.014    25.016
n5345.out[0] (.names)                                            0.261    25.277
n5347.in[0] (.names)                                             1.014    26.291
n5347.out[0] (.names)                                            0.261    26.552
n5349.in[1] (.names)                                             1.014    27.566
n5349.out[0] (.names)                                            0.261    27.827
n5350.in[1] (.names)                                             1.014    28.841
n5350.out[0] (.names)                                            0.261    29.102
n5386.in[1] (.names)                                             1.014    30.116
n5386.out[0] (.names)                                            0.261    30.377
n5387.in[0] (.names)                                             1.014    31.390
n5387.out[0] (.names)                                            0.261    31.651
n5368.in[0] (.names)                                             1.014    32.665
n5368.out[0] (.names)                                            0.261    32.926
n5766.in[1] (.names)                                             1.014    33.940
n5766.out[0] (.names)                                            0.261    34.201
n5767.in[1] (.names)                                             1.014    35.215
n5767.out[0] (.names)                                            0.261    35.476
n5757.in[1] (.names)                                             1.014    36.490
n5757.out[0] (.names)                                            0.261    36.751
n5758.in[2] (.names)                                             1.014    37.765
n5758.out[0] (.names)                                            0.261    38.026
n5761.in[0] (.names)                                             1.014    39.039
n5761.out[0] (.names)                                            0.261    39.300
n5770.in[0] (.names)                                             1.014    40.314
n5770.out[0] (.names)                                            0.261    40.575
n5774.in[0] (.names)                                             1.014    41.589
n5774.out[0] (.names)                                            0.261    41.850
n5775.in[1] (.names)                                             1.014    42.864
n5775.out[0] (.names)                                            0.261    43.125
n5739.in[0] (.names)                                             1.014    44.139
n5739.out[0] (.names)                                            0.261    44.400
n5779.in[1] (.names)                                             1.014    45.413
n5779.out[0] (.names)                                            0.261    45.674
n5782.in[0] (.names)                                             1.014    46.688
n5782.out[0] (.names)                                            0.261    46.949
n4921.in[1] (.names)                                             1.014    47.963
n4921.out[0] (.names)                                            0.261    48.224
n5123.in[0] (.names)                                             1.014    49.238
n5123.out[0] (.names)                                            0.261    49.499
n5124.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5124.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n4914.Q[0] (.latch clocked by pclk)
Endpoint  : n4890.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4914.clk[0] (.latch)                                            1.014     1.014
n4914.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4956.in[0] (.names)                                             1.014     2.070
n4956.out[0] (.names)                                            0.261     2.331
n4957.in[0] (.names)                                             1.014     3.344
n4957.out[0] (.names)                                            0.261     3.605
n5069.in[2] (.names)                                             1.014     4.619
n5069.out[0] (.names)                                            0.261     4.880
n5071.in[3] (.names)                                             1.014     5.894
n5071.out[0] (.names)                                            0.261     6.155
n5072.in[1] (.names)                                             1.014     7.169
n5072.out[0] (.names)                                            0.261     7.430
n5073.in[1] (.names)                                             1.014     8.444
n5073.out[0] (.names)                                            0.261     8.705
n4959.in[1] (.names)                                             1.014     9.719
n4959.out[0] (.names)                                            0.261     9.980
n5110.in[1] (.names)                                             1.014    10.993
n5110.out[0] (.names)                                            0.261    11.254
n5111.in[0] (.names)                                             1.014    12.268
n5111.out[0] (.names)                                            0.261    12.529
n5113.in[0] (.names)                                             1.014    13.543
n5113.out[0] (.names)                                            0.261    13.804
n5019.in[0] (.names)                                             1.014    14.818
n5019.out[0] (.names)                                            0.261    15.079
n5020.in[0] (.names)                                             1.014    16.093
n5020.out[0] (.names)                                            0.261    16.354
n5021.in[0] (.names)                                             1.014    17.367
n5021.out[0] (.names)                                            0.261    17.628
n5013.in[0] (.names)                                             1.014    18.642
n5013.out[0] (.names)                                            0.261    18.903
n5015.in[0] (.names)                                             1.014    19.917
n5015.out[0] (.names)                                            0.261    20.178
n5016.in[0] (.names)                                             1.014    21.192
n5016.out[0] (.names)                                            0.261    21.453
n5023.in[0] (.names)                                             1.014    22.467
n5023.out[0] (.names)                                            0.261    22.728
n5024.in[0] (.names)                                             1.014    23.742
n5024.out[0] (.names)                                            0.261    24.003
n5025.in[0] (.names)                                             1.014    25.016
n5025.out[0] (.names)                                            0.261    25.277
n5026.in[1] (.names)                                             1.014    26.291
n5026.out[0] (.names)                                            0.261    26.552
n5027.in[0] (.names)                                             1.014    27.566
n5027.out[0] (.names)                                            0.261    27.827
n5028.in[0] (.names)                                             1.014    28.841
n5028.out[0] (.names)                                            0.261    29.102
n5030.in[1] (.names)                                             1.014    30.116
n5030.out[0] (.names)                                            0.261    30.377
n5034.in[2] (.names)                                             1.014    31.390
n5034.out[0] (.names)                                            0.261    31.651
n5035.in[0] (.names)                                             1.014    32.665
n5035.out[0] (.names)                                            0.261    32.926
n5036.in[0] (.names)                                             1.014    33.940
n5036.out[0] (.names)                                            0.261    34.201
n5029.in[0] (.names)                                             1.014    35.215
n5029.out[0] (.names)                                            0.261    35.476
n5031.in[0] (.names)                                             1.014    36.490
n5031.out[0] (.names)                                            0.261    36.751
n4992.in[0] (.names)                                             1.014    37.765
n4992.out[0] (.names)                                            0.261    38.026
n4993.in[3] (.names)                                             1.014    39.039
n4993.out[0] (.names)                                            0.261    39.300
n4995.in[2] (.names)                                             1.014    40.314
n4995.out[0] (.names)                                            0.261    40.575
n4996.in[0] (.names)                                             1.014    41.589
n4996.out[0] (.names)                                            0.261    41.850
n4997.in[0] (.names)                                             1.014    42.864
n4997.out[0] (.names)                                            0.261    43.125
n4998.in[0] (.names)                                             1.014    44.139
n4998.out[0] (.names)                                            0.261    44.400
n4999.in[0] (.names)                                             1.014    45.413
n4999.out[0] (.names)                                            0.261    45.674
n5104.in[2] (.names)                                             1.014    46.688
n5104.out[0] (.names)                                            0.261    46.949
n5105.in[0] (.names)                                             1.014    47.963
n5105.out[0] (.names)                                            0.261    48.224
n4889.in[0] (.names)                                             1.014    49.238
n4889.out[0] (.names)                                            0.261    49.499
n4890.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4890.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n5133.Q[0] (.latch clocked by pclk)
Endpoint  : n5847.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5133.clk[0] (.latch)                                            1.014     1.014
n5133.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5134.in[0] (.names)                                             1.014     2.070
n5134.out[0] (.names)                                            0.261     2.331
n5135.in[1] (.names)                                             1.014     3.344
n5135.out[0] (.names)                                            0.261     3.605
n5125.in[0] (.names)                                             1.014     4.619
n5125.out[0] (.names)                                            0.261     4.880
n5126.in[0] (.names)                                             1.014     5.894
n5126.out[0] (.names)                                            0.261     6.155
n5127.in[1] (.names)                                             1.014     7.169
n5127.out[0] (.names)                                            0.261     7.430
n5132.in[0] (.names)                                             1.014     8.444
n5132.out[0] (.names)                                            0.261     8.705
n5142.in[0] (.names)                                             1.014     9.719
n5142.out[0] (.names)                                            0.261     9.980
n5145.in[0] (.names)                                             1.014    10.993
n5145.out[0] (.names)                                            0.261    11.254
n5146.in[0] (.names)                                             1.014    12.268
n5146.out[0] (.names)                                            0.261    12.529
n5147.in[0] (.names)                                             1.014    13.543
n5147.out[0] (.names)                                            0.261    13.804
n5139.in[0] (.names)                                             1.014    14.818
n5139.out[0] (.names)                                            0.261    15.079
n5140.in[1] (.names)                                             1.014    16.093
n5140.out[0] (.names)                                            0.261    16.354
n5150.in[1] (.names)                                             1.014    17.367
n5150.out[0] (.names)                                            0.261    17.628
n5157.in[1] (.names)                                             1.014    18.642
n5157.out[0] (.names)                                            0.261    18.903
n5149.in[1] (.names)                                             1.014    19.917
n5149.out[0] (.names)                                            0.261    20.178
n5151.in[0] (.names)                                             1.014    21.192
n5151.out[0] (.names)                                            0.261    21.453
n7041.in[1] (.names)                                             1.014    22.467
n7041.out[0] (.names)                                            0.261    22.728
n7042.in[1] (.names)                                             1.014    23.742
n7042.out[0] (.names)                                            0.261    24.003
n7002.in[0] (.names)                                             1.014    25.016
n7002.out[0] (.names)                                            0.261    25.277
n6996.in[2] (.names)                                             1.014    26.291
n6996.out[0] (.names)                                            0.261    26.552
n6997.in[0] (.names)                                             1.014    27.566
n6997.out[0] (.names)                                            0.261    27.827
n7006.in[2] (.names)                                             1.014    28.841
n7006.out[0] (.names)                                            0.261    29.102
n7007.in[0] (.names)                                             1.014    30.116
n7007.out[0] (.names)                                            0.261    30.377
n7010.in[0] (.names)                                             1.014    31.390
n7010.out[0] (.names)                                            0.261    31.651
n7008.in[0] (.names)                                             1.014    32.665
n7008.out[0] (.names)                                            0.261    32.926
n7009.in[0] (.names)                                             1.014    33.940
n7009.out[0] (.names)                                            0.261    34.201
n7004.in[0] (.names)                                             1.014    35.215
n7004.out[0] (.names)                                            0.261    35.476
n7003.in[0] (.names)                                             1.014    36.490
n7003.out[0] (.names)                                            0.261    36.751
n6998.in[1] (.names)                                             1.014    37.765
n6998.out[0] (.names)                                            0.261    38.026
n7005.in[1] (.names)                                             1.014    39.039
n7005.out[0] (.names)                                            0.261    39.300
n7062.in[2] (.names)                                             1.014    40.314
n7062.out[0] (.names)                                            0.261    40.575
n7063.in[1] (.names)                                             1.014    41.589
n7063.out[0] (.names)                                            0.261    41.850
n7067.in[2] (.names)                                             1.014    42.864
n7067.out[0] (.names)                                            0.261    43.125
n7064.in[2] (.names)                                             1.014    44.139
n7064.out[0] (.names)                                            0.261    44.400
n7065.in[1] (.names)                                             1.014    45.413
n7065.out[0] (.names)                                            0.261    45.674
n7069.in[1] (.names)                                             1.014    46.688
n7069.out[0] (.names)                                            0.261    46.949
n5841.in[1] (.names)                                             1.014    47.963
n5841.out[0] (.names)                                            0.261    48.224
n5846.in[1] (.names)                                             1.014    49.238
n5846.out[0] (.names)                                            0.261    49.499
n5847.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5847.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n3461.Q[0] (.latch clocked by pclk)
Endpoint  : n147.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3461.clk[0] (.latch)                                            1.014     1.014
n3461.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5571.in[0] (.names)                                             1.014     2.070
n5571.out[0] (.names)                                            0.261     2.331
n5572.in[3] (.names)                                             1.014     3.344
n5572.out[0] (.names)                                            0.261     3.605
n5573.in[2] (.names)                                             1.014     4.619
n5573.out[0] (.names)                                            0.261     4.880
n5575.in[2] (.names)                                             1.014     5.894
n5575.out[0] (.names)                                            0.261     6.155
n5576.in[1] (.names)                                             1.014     7.169
n5576.out[0] (.names)                                            0.261     7.430
n5239.in[0] (.names)                                             1.014     8.444
n5239.out[0] (.names)                                            0.261     8.705
n5512.in[0] (.names)                                             1.014     9.719
n5512.out[0] (.names)                                            0.261     9.980
n5514.in[2] (.names)                                             1.014    10.993
n5514.out[0] (.names)                                            0.261    11.254
n5516.in[0] (.names)                                             1.014    12.268
n5516.out[0] (.names)                                            0.261    12.529
n5517.in[0] (.names)                                             1.014    13.543
n5517.out[0] (.names)                                            0.261    13.804
n5518.in[1] (.names)                                             1.014    14.818
n5518.out[0] (.names)                                            0.261    15.079
n5488.in[0] (.names)                                             1.014    16.093
n5488.out[0] (.names)                                            0.261    16.354
n5525.in[2] (.names)                                             1.014    17.367
n5525.out[0] (.names)                                            0.261    17.628
n5526.in[1] (.names)                                             1.014    18.642
n5526.out[0] (.names)                                            0.261    18.903
n5528.in[2] (.names)                                             1.014    19.917
n5528.out[0] (.names)                                            0.261    20.178
n5529.in[0] (.names)                                             1.014    21.192
n5529.out[0] (.names)                                            0.261    21.453
n5419.in[0] (.names)                                             1.014    22.467
n5419.out[0] (.names)                                            0.261    22.728
n5420.in[0] (.names)                                             1.014    23.742
n5420.out[0] (.names)                                            0.261    24.003
n5421.in[0] (.names)                                             1.014    25.016
n5421.out[0] (.names)                                            0.261    25.277
n5422.in[2] (.names)                                             1.014    26.291
n5422.out[0] (.names)                                            0.261    26.552
n5424.in[0] (.names)                                             1.014    27.566
n5424.out[0] (.names)                                            0.261    27.827
n5425.in[0] (.names)                                             1.014    28.841
n5425.out[0] (.names)                                            0.261    29.102
n5426.in[1] (.names)                                             1.014    30.116
n5426.out[0] (.names)                                            0.261    30.377
n5427.in[1] (.names)                                             1.014    31.390
n5427.out[0] (.names)                                            0.261    31.651
n5428.in[0] (.names)                                             1.014    32.665
n5428.out[0] (.names)                                            0.261    32.926
n5429.in[0] (.names)                                             1.014    33.940
n5429.out[0] (.names)                                            0.261    34.201
n5434.in[1] (.names)                                             1.014    35.215
n5434.out[0] (.names)                                            0.261    35.476
n5437.in[1] (.names)                                             1.014    36.490
n5437.out[0] (.names)                                            0.261    36.751
n5438.in[0] (.names)                                             1.014    37.765
n5438.out[0] (.names)                                            0.261    38.026
n5440.in[0] (.names)                                             1.014    39.039
n5440.out[0] (.names)                                            0.261    39.300
n5441.in[0] (.names)                                             1.014    40.314
n5441.out[0] (.names)                                            0.261    40.575
n5443.in[1] (.names)                                             1.014    41.589
n5443.out[0] (.names)                                            0.261    41.850
n5445.in[0] (.names)                                             1.014    42.864
n5445.out[0] (.names)                                            0.261    43.125
n5448.in[1] (.names)                                             1.014    44.139
n5448.out[0] (.names)                                            0.261    44.400
n5564.in[1] (.names)                                             1.014    45.413
n5564.out[0] (.names)                                            0.261    45.674
n5567.in[0] (.names)                                             1.014    46.688
n5567.out[0] (.names)                                            0.261    46.949
n5492.in[1] (.names)                                             1.014    47.963
n5492.out[0] (.names)                                            0.261    48.224
n4867.in[0] (.names)                                             1.014    49.238
n4867.out[0] (.names)                                            0.261    49.499
n147.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n147.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n3461.Q[0] (.latch clocked by pclk)
Endpoint  : n4900.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3461.clk[0] (.latch)                                            1.014     1.014
n3461.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5571.in[0] (.names)                                             1.014     2.070
n5571.out[0] (.names)                                            0.261     2.331
n5572.in[3] (.names)                                             1.014     3.344
n5572.out[0] (.names)                                            0.261     3.605
n5573.in[2] (.names)                                             1.014     4.619
n5573.out[0] (.names)                                            0.261     4.880
n5575.in[2] (.names)                                             1.014     5.894
n5575.out[0] (.names)                                            0.261     6.155
n5576.in[1] (.names)                                             1.014     7.169
n5576.out[0] (.names)                                            0.261     7.430
n5239.in[0] (.names)                                             1.014     8.444
n5239.out[0] (.names)                                            0.261     8.705
n5512.in[0] (.names)                                             1.014     9.719
n5512.out[0] (.names)                                            0.261     9.980
n5514.in[2] (.names)                                             1.014    10.993
n5514.out[0] (.names)                                            0.261    11.254
n5516.in[0] (.names)                                             1.014    12.268
n5516.out[0] (.names)                                            0.261    12.529
n5517.in[0] (.names)                                             1.014    13.543
n5517.out[0] (.names)                                            0.261    13.804
n5518.in[1] (.names)                                             1.014    14.818
n5518.out[0] (.names)                                            0.261    15.079
n5488.in[0] (.names)                                             1.014    16.093
n5488.out[0] (.names)                                            0.261    16.354
n5525.in[2] (.names)                                             1.014    17.367
n5525.out[0] (.names)                                            0.261    17.628
n5526.in[1] (.names)                                             1.014    18.642
n5526.out[0] (.names)                                            0.261    18.903
n5528.in[2] (.names)                                             1.014    19.917
n5528.out[0] (.names)                                            0.261    20.178
n5529.in[0] (.names)                                             1.014    21.192
n5529.out[0] (.names)                                            0.261    21.453
n5419.in[0] (.names)                                             1.014    22.467
n5419.out[0] (.names)                                            0.261    22.728
n5484.in[0] (.names)                                             1.014    23.742
n5484.out[0] (.names)                                            0.261    24.003
n5485.in[0] (.names)                                             1.014    25.016
n5485.out[0] (.names)                                            0.261    25.277
n5502.in[0] (.names)                                             1.014    26.291
n5502.out[0] (.names)                                            0.261    26.552
n5503.in[0] (.names)                                             1.014    27.566
n5503.out[0] (.names)                                            0.261    27.827
n5507.in[1] (.names)                                             1.014    28.841
n5507.out[0] (.names)                                            0.261    29.102
n5505.in[0] (.names)                                             1.014    30.116
n5505.out[0] (.names)                                            0.261    30.377
n5487.in[0] (.names)                                             1.014    31.390
n5487.out[0] (.names)                                            0.261    31.651
n5489.in[0] (.names)                                             1.014    32.665
n5489.out[0] (.names)                                            0.261    32.926
n5557.in[2] (.names)                                             1.014    33.940
n5557.out[0] (.names)                                            0.261    34.201
n5558.in[2] (.names)                                             1.014    35.215
n5558.out[0] (.names)                                            0.261    35.476
n5565.in[1] (.names)                                             1.014    36.490
n5565.out[0] (.names)                                            0.261    36.751
n5566.in[0] (.names)                                             1.014    37.765
n5566.out[0] (.names)                                            0.261    38.026
n5493.in[0] (.names)                                             1.014    39.039
n5493.out[0] (.names)                                            0.261    39.300
n5491.in[0] (.names)                                             1.014    40.314
n5491.out[0] (.names)                                            0.261    40.575
n5497.in[1] (.names)                                             1.014    41.589
n5497.out[0] (.names)                                            0.261    41.850
n5498.in[1] (.names)                                             1.014    42.864
n5498.out[0] (.names)                                            0.261    43.125
n5499.in[0] (.names)                                             1.014    44.139
n5499.out[0] (.names)                                            0.261    44.400
n5495.in[1] (.names)                                             1.014    45.413
n5495.out[0] (.names)                                            0.261    45.674
n5496.in[0] (.names)                                             1.014    46.688
n5496.out[0] (.names)                                            0.261    46.949
n5490.in[0] (.names)                                             1.014    47.963
n5490.out[0] (.names)                                            0.261    48.224
n4899.in[0] (.names)                                             1.014    49.238
n4899.out[0] (.names)                                            0.261    49.499
n4900.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4900.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n224.Q[0] (.latch clocked by pclk)
Endpoint  : n3873.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n224.clk[0] (.latch)                                             1.014     1.014
n224.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3948.in[0] (.names)                                             1.014     2.070
n3948.out[0] (.names)                                            0.261     2.331
n3949.in[1] (.names)                                             1.014     3.344
n3949.out[0] (.names)                                            0.261     3.605
n3950.in[0] (.names)                                             1.014     4.619
n3950.out[0] (.names)                                            0.261     4.880
n3951.in[1] (.names)                                             1.014     5.894
n3951.out[0] (.names)                                            0.261     6.155
n3952.in[0] (.names)                                             1.014     7.169
n3952.out[0] (.names)                                            0.261     7.430
n3953.in[0] (.names)                                             1.014     8.444
n3953.out[0] (.names)                                            0.261     8.705
n3682.in[1] (.names)                                             1.014     9.719
n3682.out[0] (.names)                                            0.261     9.980
n3715.in[3] (.names)                                             1.014    10.993
n3715.out[0] (.names)                                            0.261    11.254
n3724.in[0] (.names)                                             1.014    12.268
n3724.out[0] (.names)                                            0.261    12.529
n3726.in[0] (.names)                                             1.014    13.543
n3726.out[0] (.names)                                            0.261    13.804
n3727.in[2] (.names)                                             1.014    14.818
n3727.out[0] (.names)                                            0.261    15.079
n3728.in[0] (.names)                                             1.014    16.093
n3728.out[0] (.names)                                            0.261    16.354
n3711.in[0] (.names)                                             1.014    17.367
n3711.out[0] (.names)                                            0.261    17.628
n3712.in[0] (.names)                                             1.014    18.642
n3712.out[0] (.names)                                            0.261    18.903
n3708.in[0] (.names)                                             1.014    19.917
n3708.out[0] (.names)                                            0.261    20.178
n3699.in[0] (.names)                                             1.014    21.192
n3699.out[0] (.names)                                            0.261    21.453
n3698.in[0] (.names)                                             1.014    22.467
n3698.out[0] (.names)                                            0.261    22.728
n3705.in[0] (.names)                                             1.014    23.742
n3705.out[0] (.names)                                            0.261    24.003
n3684.in[0] (.names)                                             1.014    25.016
n3684.out[0] (.names)                                            0.261    25.277
n3731.in[3] (.names)                                             1.014    26.291
n3731.out[0] (.names)                                            0.261    26.552
n3732.in[0] (.names)                                             1.014    27.566
n3732.out[0] (.names)                                            0.261    27.827
n3733.in[0] (.names)                                             1.014    28.841
n3733.out[0] (.names)                                            0.261    29.102
n3680.in[0] (.names)                                             1.014    30.116
n3680.out[0] (.names)                                            0.261    30.377
n3857.in[1] (.names)                                             1.014    31.390
n3857.out[0] (.names)                                            0.261    31.651
n3847.in[1] (.names)                                             1.014    32.665
n3847.out[0] (.names)                                            0.261    32.926
n3828.in[0] (.names)                                             1.014    33.940
n3828.out[0] (.names)                                            0.261    34.201
n3829.in[0] (.names)                                             1.014    35.215
n3829.out[0] (.names)                                            0.261    35.476
n3831.in[0] (.names)                                             1.014    36.490
n3831.out[0] (.names)                                            0.261    36.751
n3834.in[1] (.names)                                             1.014    37.765
n3834.out[0] (.names)                                            0.261    38.026
n3843.in[2] (.names)                                             1.014    39.039
n3843.out[0] (.names)                                            0.261    39.300
n3845.in[0] (.names)                                             1.014    40.314
n3845.out[0] (.names)                                            0.261    40.575
n3841.in[0] (.names)                                             1.014    41.589
n3841.out[0] (.names)                                            0.261    41.850
n257.in[0] (.names)                                              1.014    42.864
n257.out[0] (.names)                                             0.261    43.125
n3862.in[1] (.names)                                             1.014    44.139
n3862.out[0] (.names)                                            0.261    44.400
n3867.in[2] (.names)                                             1.014    45.413
n3867.out[0] (.names)                                            0.261    45.674
n3869.in[0] (.names)                                             1.014    46.688
n3869.out[0] (.names)                                            0.261    46.949
n3871.in[0] (.names)                                             1.014    47.963
n3871.out[0] (.names)                                            0.261    48.224
n3872.in[0] (.names)                                             1.014    49.238
n3872.out[0] (.names)                                            0.261    49.499
n3873.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3873.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n1726.Q[0] (.latch clocked by pclk)
Endpoint  : n2712.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1726.clk[0] (.latch)                                            1.014     1.014
n1726.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2584.in[0] (.names)                                             1.014     2.070
n2584.out[0] (.names)                                            0.261     2.331
n2587.in[0] (.names)                                             1.014     3.344
n2587.out[0] (.names)                                            0.261     3.605
n2588.in[0] (.names)                                             1.014     4.619
n2588.out[0] (.names)                                            0.261     4.880
n2591.in[1] (.names)                                             1.014     5.894
n2591.out[0] (.names)                                            0.261     6.155
n2594.in[0] (.names)                                             1.014     7.169
n2594.out[0] (.names)                                            0.261     7.430
n2595.in[0] (.names)                                             1.014     8.444
n2595.out[0] (.names)                                            0.261     8.705
n2592.in[1] (.names)                                             1.014     9.719
n2592.out[0] (.names)                                            0.261     9.980
n2582.in[0] (.names)                                             1.014    10.993
n2582.out[0] (.names)                                            0.261    11.254
n2583.in[0] (.names)                                             1.014    12.268
n2583.out[0] (.names)                                            0.261    12.529
n2691.in[1] (.names)                                             1.014    13.543
n2691.out[0] (.names)                                            0.261    13.804
n2694.in[2] (.names)                                             1.014    14.818
n2694.out[0] (.names)                                            0.261    15.079
n2697.in[3] (.names)                                             1.014    16.093
n2697.out[0] (.names)                                            0.261    16.354
n2698.in[0] (.names)                                             1.014    17.367
n2698.out[0] (.names)                                            0.261    17.628
n2645.in[1] (.names)                                             1.014    18.642
n2645.out[0] (.names)                                            0.261    18.903
n2699.in[0] (.names)                                             1.014    19.917
n2699.out[0] (.names)                                            0.261    20.178
n2703.in[0] (.names)                                             1.014    21.192
n2703.out[0] (.names)                                            0.261    21.453
n2700.in[1] (.names)                                             1.014    22.467
n2700.out[0] (.names)                                            0.261    22.728
n2701.in[0] (.names)                                             1.014    23.742
n2701.out[0] (.names)                                            0.261    24.003
n2704.in[1] (.names)                                             1.014    25.016
n2704.out[0] (.names)                                            0.261    25.277
n2705.in[3] (.names)                                             1.014    26.291
n2705.out[0] (.names)                                            0.261    26.552
n2706.in[0] (.names)                                             1.014    27.566
n2706.out[0] (.names)                                            0.261    27.827
n2707.in[0] (.names)                                             1.014    28.841
n2707.out[0] (.names)                                            0.261    29.102
n2627.in[0] (.names)                                             1.014    30.116
n2627.out[0] (.names)                                            0.261    30.377
n2708.in[0] (.names)                                             1.014    31.390
n2708.out[0] (.names)                                            0.261    31.651
n2709.in[0] (.names)                                             1.014    32.665
n2709.out[0] (.names)                                            0.261    32.926
n2715.in[3] (.names)                                             1.014    33.940
n2715.out[0] (.names)                                            0.261    34.201
n2739.in[0] (.names)                                             1.014    35.215
n2739.out[0] (.names)                                            0.261    35.476
n2734.in[0] (.names)                                             1.014    36.490
n2734.out[0] (.names)                                            0.261    36.751
n2735.in[0] (.names)                                             1.014    37.765
n2735.out[0] (.names)                                            0.261    38.026
n2736.in[0] (.names)                                             1.014    39.039
n2736.out[0] (.names)                                            0.261    39.300
n2732.in[0] (.names)                                             1.014    40.314
n2732.out[0] (.names)                                            0.261    40.575
n2733.in[0] (.names)                                             1.014    41.589
n2733.out[0] (.names)                                            0.261    41.850
n2738.in[1] (.names)                                             1.014    42.864
n2738.out[0] (.names)                                            0.261    43.125
n2743.in[1] (.names)                                             1.014    44.139
n2743.out[0] (.names)                                            0.261    44.400
n2744.in[0] (.names)                                             1.014    45.413
n2744.out[0] (.names)                                            0.261    45.674
n2745.in[1] (.names)                                             1.014    46.688
n2745.out[0] (.names)                                            0.261    46.949
n2746.in[0] (.names)                                             1.014    47.963
n2746.out[0] (.names)                                            0.261    48.224
n2028.in[0] (.names)                                             1.014    49.238
n2028.out[0] (.names)                                            0.261    49.499
n2712.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2712.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n1726.Q[0] (.latch clocked by pclk)
Endpoint  : n2029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1726.clk[0] (.latch)                                            1.014     1.014
n1726.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2584.in[0] (.names)                                             1.014     2.070
n2584.out[0] (.names)                                            0.261     2.331
n2587.in[0] (.names)                                             1.014     3.344
n2587.out[0] (.names)                                            0.261     3.605
n2588.in[0] (.names)                                             1.014     4.619
n2588.out[0] (.names)                                            0.261     4.880
n2591.in[1] (.names)                                             1.014     5.894
n2591.out[0] (.names)                                            0.261     6.155
n2594.in[0] (.names)                                             1.014     7.169
n2594.out[0] (.names)                                            0.261     7.430
n2595.in[0] (.names)                                             1.014     8.444
n2595.out[0] (.names)                                            0.261     8.705
n2592.in[1] (.names)                                             1.014     9.719
n2592.out[0] (.names)                                            0.261     9.980
n2582.in[0] (.names)                                             1.014    10.993
n2582.out[0] (.names)                                            0.261    11.254
n2583.in[0] (.names)                                             1.014    12.268
n2583.out[0] (.names)                                            0.261    12.529
n2691.in[1] (.names)                                             1.014    13.543
n2691.out[0] (.names)                                            0.261    13.804
n2694.in[2] (.names)                                             1.014    14.818
n2694.out[0] (.names)                                            0.261    15.079
n2697.in[3] (.names)                                             1.014    16.093
n2697.out[0] (.names)                                            0.261    16.354
n2698.in[0] (.names)                                             1.014    17.367
n2698.out[0] (.names)                                            0.261    17.628
n2645.in[1] (.names)                                             1.014    18.642
n2645.out[0] (.names)                                            0.261    18.903
n2699.in[0] (.names)                                             1.014    19.917
n2699.out[0] (.names)                                            0.261    20.178
n2703.in[0] (.names)                                             1.014    21.192
n2703.out[0] (.names)                                            0.261    21.453
n2700.in[1] (.names)                                             1.014    22.467
n2700.out[0] (.names)                                            0.261    22.728
n2701.in[0] (.names)                                             1.014    23.742
n2701.out[0] (.names)                                            0.261    24.003
n2704.in[1] (.names)                                             1.014    25.016
n2704.out[0] (.names)                                            0.261    25.277
n2705.in[3] (.names)                                             1.014    26.291
n2705.out[0] (.names)                                            0.261    26.552
n2706.in[0] (.names)                                             1.014    27.566
n2706.out[0] (.names)                                            0.261    27.827
n2707.in[0] (.names)                                             1.014    28.841
n2707.out[0] (.names)                                            0.261    29.102
n2627.in[0] (.names)                                             1.014    30.116
n2627.out[0] (.names)                                            0.261    30.377
n2708.in[0] (.names)                                             1.014    31.390
n2708.out[0] (.names)                                            0.261    31.651
n2709.in[0] (.names)                                             1.014    32.665
n2709.out[0] (.names)                                            0.261    32.926
n2715.in[3] (.names)                                             1.014    33.940
n2715.out[0] (.names)                                            0.261    34.201
n2739.in[0] (.names)                                             1.014    35.215
n2739.out[0] (.names)                                            0.261    35.476
n2734.in[0] (.names)                                             1.014    36.490
n2734.out[0] (.names)                                            0.261    36.751
n2735.in[0] (.names)                                             1.014    37.765
n2735.out[0] (.names)                                            0.261    38.026
n2736.in[0] (.names)                                             1.014    39.039
n2736.out[0] (.names)                                            0.261    39.300
n2732.in[0] (.names)                                             1.014    40.314
n2732.out[0] (.names)                                            0.261    40.575
n2733.in[0] (.names)                                             1.014    41.589
n2733.out[0] (.names)                                            0.261    41.850
n2738.in[1] (.names)                                             1.014    42.864
n2738.out[0] (.names)                                            0.261    43.125
n2743.in[1] (.names)                                             1.014    44.139
n2743.out[0] (.names)                                            0.261    44.400
n2744.in[0] (.names)                                             1.014    45.413
n2744.out[0] (.names)                                            0.261    45.674
n2745.in[1] (.names)                                             1.014    46.688
n2745.out[0] (.names)                                            0.261    46.949
n2746.in[0] (.names)                                             1.014    47.963
n2746.out[0] (.names)                                            0.261    48.224
n2028.in[0] (.names)                                             1.014    49.238
n2028.out[0] (.names)                                            0.261    49.499
n2029.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2029.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n724.Q[0] (.latch clocked by pclk)
Endpoint  : n361.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n724.clk[0] (.latch)                                             1.014     1.014
n724.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n725.in[0] (.names)                                              1.014     2.070
n725.out[0] (.names)                                             0.261     2.331
n728.in[0] (.names)                                              1.014     3.344
n728.out[0] (.names)                                             0.261     3.605
n716.in[0] (.names)                                              1.014     4.619
n716.out[0] (.names)                                             0.261     4.880
n714.in[0] (.names)                                              1.014     5.894
n714.out[0] (.names)                                             0.261     6.155
n921.in[1] (.names)                                              1.014     7.169
n921.out[0] (.names)                                             0.261     7.430
n922.in[1] (.names)                                              1.014     8.444
n922.out[0] (.names)                                             0.261     8.705
n924.in[2] (.names)                                              1.014     9.719
n924.out[0] (.names)                                             0.261     9.980
n925.in[0] (.names)                                              1.014    10.993
n925.out[0] (.names)                                             0.261    11.254
n926.in[0] (.names)                                              1.014    12.268
n926.out[0] (.names)                                             0.261    12.529
n927.in[1] (.names)                                              1.014    13.543
n927.out[0] (.names)                                             0.261    13.804
n928.in[2] (.names)                                              1.014    14.818
n928.out[0] (.names)                                             0.261    15.079
n933.in[1] (.names)                                              1.014    16.093
n933.out[0] (.names)                                             0.261    16.354
n903.in[1] (.names)                                              1.014    17.367
n903.out[0] (.names)                                             0.261    17.628
n888.in[1] (.names)                                              1.014    18.642
n888.out[0] (.names)                                             0.261    18.903
n889.in[1] (.names)                                              1.014    19.917
n889.out[0] (.names)                                             0.261    20.178
n887.in[0] (.names)                                              1.014    21.192
n887.out[0] (.names)                                             0.261    21.453
n847.in[0] (.names)                                              1.014    22.467
n847.out[0] (.names)                                             0.261    22.728
n848.in[3] (.names)                                              1.014    23.742
n848.out[0] (.names)                                             0.261    24.003
n849.in[0] (.names)                                              1.014    25.016
n849.out[0] (.names)                                             0.261    25.277
n850.in[0] (.names)                                              1.014    26.291
n850.out[0] (.names)                                             0.261    26.552
n852.in[0] (.names)                                              1.014    27.566
n852.out[0] (.names)                                             0.261    27.827
n856.in[2] (.names)                                              1.014    28.841
n856.out[0] (.names)                                             0.261    29.102
n857.in[0] (.names)                                              1.014    30.116
n857.out[0] (.names)                                             0.261    30.377
n858.in[0] (.names)                                              1.014    31.390
n858.out[0] (.names)                                             0.261    31.651
n861.in[3] (.names)                                              1.014    32.665
n861.out[0] (.names)                                             0.261    32.926
n863.in[2] (.names)                                              1.014    33.940
n863.out[0] (.names)                                             0.261    34.201
n864.in[1] (.names)                                              1.014    35.215
n864.out[0] (.names)                                             0.261    35.476
n865.in[1] (.names)                                              1.014    36.490
n865.out[0] (.names)                                             0.261    36.751
n866.in[2] (.names)                                              1.014    37.765
n866.out[0] (.names)                                             0.261    38.026
n867.in[2] (.names)                                              1.014    39.039
n867.out[0] (.names)                                             0.261    39.300
n383.in[0] (.names)                                              1.014    40.314
n383.out[0] (.names)                                             0.261    40.575
n720.in[2] (.names)                                              1.014    41.589
n720.out[0] (.names)                                             0.261    41.850
n871.in[2] (.names)                                              1.014    42.864
n871.out[0] (.names)                                             0.261    43.125
n876.in[1] (.names)                                              1.014    44.139
n876.out[0] (.names)                                             0.261    44.400
n877.in[2] (.names)                                              1.014    45.413
n877.out[0] (.names)                                             0.261    45.674
n878.in[0] (.names)                                              1.014    46.688
n878.out[0] (.names)                                             0.261    46.949
n379.in[0] (.names)                                              1.014    47.963
n379.out[0] (.names)                                             0.261    48.224
n360.in[0] (.names)                                              1.014    49.238
n360.out[0] (.names)                                             0.261    49.499
n361.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n361.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n1666.Q[0] (.latch clocked by pclk)
Endpoint  : n1666.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1666.clk[0] (.latch)                                            1.014     1.014
n1666.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1640.in[0] (.names)                                             1.014     2.070
n1640.out[0] (.names)                                            0.261     2.331
n1641.in[3] (.names)                                             1.014     3.344
n1641.out[0] (.names)                                            0.261     3.605
n1644.in[1] (.names)                                             1.014     4.619
n1644.out[0] (.names)                                            0.261     4.880
n1645.in[0] (.names)                                             1.014     5.894
n1645.out[0] (.names)                                            0.261     6.155
n1580.in[0] (.names)                                             1.014     7.169
n1580.out[0] (.names)                                            0.261     7.430
n1551.in[0] (.names)                                             1.014     8.444
n1551.out[0] (.names)                                            0.261     8.705
n1612.in[1] (.names)                                             1.014     9.719
n1612.out[0] (.names)                                            0.261     9.980
n1613.in[0] (.names)                                             1.014    10.993
n1613.out[0] (.names)                                            0.261    11.254
n1615.in[0] (.names)                                             1.014    12.268
n1615.out[0] (.names)                                            0.261    12.529
n1616.in[0] (.names)                                             1.014    13.543
n1616.out[0] (.names)                                            0.261    13.804
n1617.in[1] (.names)                                             1.014    14.818
n1617.out[0] (.names)                                            0.261    15.079
n1618.in[0] (.names)                                             1.014    16.093
n1618.out[0] (.names)                                            0.261    16.354
n1619.in[0] (.names)                                             1.014    17.367
n1619.out[0] (.names)                                            0.261    17.628
n1626.in[1] (.names)                                             1.014    18.642
n1626.out[0] (.names)                                            0.261    18.903
n1627.in[0] (.names)                                             1.014    19.917
n1627.out[0] (.names)                                            0.261    20.178
n1629.in[0] (.names)                                             1.014    21.192
n1629.out[0] (.names)                                            0.261    21.453
n1596.in[0] (.names)                                             1.014    22.467
n1596.out[0] (.names)                                            0.261    22.728
n1513.in[1] (.names)                                             1.014    23.742
n1513.out[0] (.names)                                            0.261    24.003
n1514.in[0] (.names)                                             1.014    25.016
n1514.out[0] (.names)                                            0.261    25.277
n1515.in[2] (.names)                                             1.014    26.291
n1515.out[0] (.names)                                            0.261    26.552
n1517.in[0] (.names)                                             1.014    27.566
n1517.out[0] (.names)                                            0.261    27.827
n1520.in[1] (.names)                                             1.014    28.841
n1520.out[0] (.names)                                            0.261    29.102
n1522.in[2] (.names)                                             1.014    30.116
n1522.out[0] (.names)                                            0.261    30.377
n1523.in[0] (.names)                                             1.014    31.390
n1523.out[0] (.names)                                            0.261    31.651
n1524.in[0] (.names)                                             1.014    32.665
n1524.out[0] (.names)                                            0.261    32.926
n1525.in[0] (.names)                                             1.014    33.940
n1525.out[0] (.names)                                            0.261    34.201
n1527.in[0] (.names)                                             1.014    35.215
n1527.out[0] (.names)                                            0.261    35.476
n1528.in[0] (.names)                                             1.014    36.490
n1528.out[0] (.names)                                            0.261    36.751
n1669.in[3] (.names)                                             1.014    37.765
n1669.out[0] (.names)                                            0.261    38.026
n1670.in[1] (.names)                                             1.014    39.039
n1670.out[0] (.names)                                            0.261    39.300
n1671.in[1] (.names)                                             1.014    40.314
n1671.out[0] (.names)                                            0.261    40.575
n1672.in[0] (.names)                                             1.014    41.589
n1672.out[0] (.names)                                            0.261    41.850
n1673.in[0] (.names)                                             1.014    42.864
n1673.out[0] (.names)                                            0.261    43.125
n1659.in[1] (.names)                                             1.014    44.139
n1659.out[0] (.names)                                            0.261    44.400
n1660.in[1] (.names)                                             1.014    45.413
n1660.out[0] (.names)                                            0.261    45.674
n1661.in[0] (.names)                                             1.014    46.688
n1661.out[0] (.names)                                            0.261    46.949
n1662.in[0] (.names)                                             1.014    47.963
n1662.out[0] (.names)                                            0.261    48.224
n1665.in[0] (.names)                                             1.014    49.238
n1665.out[0] (.names)                                            0.261    49.499
n1666.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1666.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n1666.Q[0] (.latch clocked by pclk)
Endpoint  : n346.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1666.clk[0] (.latch)                                            1.014     1.014
n1666.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1640.in[0] (.names)                                             1.014     2.070
n1640.out[0] (.names)                                            0.261     2.331
n1641.in[3] (.names)                                             1.014     3.344
n1641.out[0] (.names)                                            0.261     3.605
n1644.in[1] (.names)                                             1.014     4.619
n1644.out[0] (.names)                                            0.261     4.880
n1645.in[0] (.names)                                             1.014     5.894
n1645.out[0] (.names)                                            0.261     6.155
n1580.in[0] (.names)                                             1.014     7.169
n1580.out[0] (.names)                                            0.261     7.430
n1551.in[0] (.names)                                             1.014     8.444
n1551.out[0] (.names)                                            0.261     8.705
n1612.in[1] (.names)                                             1.014     9.719
n1612.out[0] (.names)                                            0.261     9.980
n1613.in[0] (.names)                                             1.014    10.993
n1613.out[0] (.names)                                            0.261    11.254
n1615.in[0] (.names)                                             1.014    12.268
n1615.out[0] (.names)                                            0.261    12.529
n1616.in[0] (.names)                                             1.014    13.543
n1616.out[0] (.names)                                            0.261    13.804
n1617.in[1] (.names)                                             1.014    14.818
n1617.out[0] (.names)                                            0.261    15.079
n1618.in[0] (.names)                                             1.014    16.093
n1618.out[0] (.names)                                            0.261    16.354
n1619.in[0] (.names)                                             1.014    17.367
n1619.out[0] (.names)                                            0.261    17.628
n1626.in[1] (.names)                                             1.014    18.642
n1626.out[0] (.names)                                            0.261    18.903
n1627.in[0] (.names)                                             1.014    19.917
n1627.out[0] (.names)                                            0.261    20.178
n1629.in[0] (.names)                                             1.014    21.192
n1629.out[0] (.names)                                            0.261    21.453
n1596.in[0] (.names)                                             1.014    22.467
n1596.out[0] (.names)                                            0.261    22.728
n1513.in[1] (.names)                                             1.014    23.742
n1513.out[0] (.names)                                            0.261    24.003
n1514.in[0] (.names)                                             1.014    25.016
n1514.out[0] (.names)                                            0.261    25.277
n1515.in[2] (.names)                                             1.014    26.291
n1515.out[0] (.names)                                            0.261    26.552
n1517.in[0] (.names)                                             1.014    27.566
n1517.out[0] (.names)                                            0.261    27.827
n1520.in[1] (.names)                                             1.014    28.841
n1520.out[0] (.names)                                            0.261    29.102
n1522.in[2] (.names)                                             1.014    30.116
n1522.out[0] (.names)                                            0.261    30.377
n1523.in[0] (.names)                                             1.014    31.390
n1523.out[0] (.names)                                            0.261    31.651
n1524.in[0] (.names)                                             1.014    32.665
n1524.out[0] (.names)                                            0.261    32.926
n1525.in[0] (.names)                                             1.014    33.940
n1525.out[0] (.names)                                            0.261    34.201
n1527.in[0] (.names)                                             1.014    35.215
n1527.out[0] (.names)                                            0.261    35.476
n1528.in[0] (.names)                                             1.014    36.490
n1528.out[0] (.names)                                            0.261    36.751
n1531.in[1] (.names)                                             1.014    37.765
n1531.out[0] (.names)                                            0.261    38.026
n1532.in[0] (.names)                                             1.014    39.039
n1532.out[0] (.names)                                            0.261    39.300
n1533.in[0] (.names)                                             1.014    40.314
n1533.out[0] (.names)                                            0.261    40.575
n1534.in[0] (.names)                                             1.014    41.589
n1534.out[0] (.names)                                            0.261    41.850
n1535.in[0] (.names)                                             1.014    42.864
n1535.out[0] (.names)                                            0.261    43.125
n1536.in[1] (.names)                                             1.014    44.139
n1536.out[0] (.names)                                            0.261    44.400
n1449.in[1] (.names)                                             1.014    45.413
n1449.out[0] (.names)                                            0.261    45.674
n1538.in[0] (.names)                                             1.014    46.688
n1538.out[0] (.names)                                            0.261    46.949
n318.in[0] (.names)                                              1.014    47.963
n318.out[0] (.names)                                             0.261    48.224
n345.in[0] (.names)                                              1.014    49.238
n345.out[0] (.names)                                             0.261    49.499
n346.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n346.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n1026.Q[0] (.latch clocked by pclk)
Endpoint  : n333.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1026.clk[0] (.latch)                                            1.014     1.014
n1026.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1027.in[0] (.names)                                             1.014     2.070
n1027.out[0] (.names)                                            0.261     2.331
n1020.in[0] (.names)                                             1.014     3.344
n1020.out[0] (.names)                                            0.261     3.605
n1021.in[0] (.names)                                             1.014     4.619
n1021.out[0] (.names)                                            0.261     4.880
n1029.in[1] (.names)                                             1.014     5.894
n1029.out[0] (.names)                                            0.261     6.155
n1030.in[1] (.names)                                             1.014     7.169
n1030.out[0] (.names)                                            0.261     7.430
n1031.in[0] (.names)                                             1.014     8.444
n1031.out[0] (.names)                                            0.261     8.705
n1032.in[0] (.names)                                             1.014     9.719
n1032.out[0] (.names)                                            0.261     9.980
n1018.in[0] (.names)                                             1.014    10.993
n1018.out[0] (.names)                                            0.261    11.254
n964.in[0] (.names)                                              1.014    12.268
n964.out[0] (.names)                                             0.261    12.529
n965.in[3] (.names)                                              1.014    13.543
n965.out[0] (.names)                                             0.261    13.804
n969.in[3] (.names)                                              1.014    14.818
n969.out[0] (.names)                                             0.261    15.079
n981.in[0] (.names)                                              1.014    16.093
n981.out[0] (.names)                                             0.261    16.354
n984.in[1] (.names)                                              1.014    17.367
n984.out[0] (.names)                                             0.261    17.628
n779.in[0] (.names)                                              1.014    18.642
n779.out[0] (.names)                                             0.261    18.903
n990.in[1] (.names)                                              1.014    19.917
n990.out[0] (.names)                                             0.261    20.178
n991.in[0] (.names)                                              1.014    21.192
n991.out[0] (.names)                                             0.261    21.453
n992.in[1] (.names)                                              1.014    22.467
n992.out[0] (.names)                                             0.261    22.728
n993.in[0] (.names)                                              1.014    23.742
n993.out[0] (.names)                                             0.261    24.003
n995.in[1] (.names)                                              1.014    25.016
n995.out[0] (.names)                                             0.261    25.277
n786.in[1] (.names)                                              1.014    26.291
n786.out[0] (.names)                                             0.261    26.552
n787.in[0] (.names)                                              1.014    27.566
n787.out[0] (.names)                                             0.261    27.827
n788.in[0] (.names)                                              1.014    28.841
n788.out[0] (.names)                                             0.261    29.102
n792.in[0] (.names)                                              1.014    30.116
n792.out[0] (.names)                                             0.261    30.377
n789.in[1] (.names)                                              1.014    31.390
n789.out[0] (.names)                                             0.261    31.651
n790.in[0] (.names)                                              1.014    32.665
n790.out[0] (.names)                                             0.261    32.926
n793.in[1] (.names)                                              1.014    33.940
n793.out[0] (.names)                                             0.261    34.201
n794.in[0] (.names)                                              1.014    35.215
n794.out[0] (.names)                                             0.261    35.476
n796.in[0] (.names)                                              1.014    36.490
n796.out[0] (.names)                                             0.261    36.751
n797.in[0] (.names)                                              1.014    37.765
n797.out[0] (.names)                                             0.261    38.026
n798.in[0] (.names)                                              1.014    39.039
n798.out[0] (.names)                                             0.261    39.300
n799.in[0] (.names)                                              1.014    40.314
n799.out[0] (.names)                                             0.261    40.575
n385.in[0] (.names)                                              1.014    41.589
n385.out[0] (.names)                                             0.261    41.850
n801.in[0] (.names)                                              1.014    42.864
n801.out[0] (.names)                                             0.261    43.125
n802.in[0] (.names)                                              1.014    44.139
n802.out[0] (.names)                                             0.261    44.400
n804.in[1] (.names)                                              1.014    45.413
n804.out[0] (.names)                                             0.261    45.674
n362.in[0] (.names)                                              1.014    46.688
n362.out[0] (.names)                                             0.261    46.949
n336.in[0] (.names)                                              1.014    47.963
n336.out[0] (.names)                                             0.261    48.224
n332.in[0] (.names)                                              1.014    49.238
n332.out[0] (.names)                                             0.261    49.499
n333.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n333.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n679.Q[0] (.latch clocked by pclk)
Endpoint  : n439.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n679.clk[0] (.latch)                                             1.014     1.014
n679.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n680.in[0] (.names)                                              1.014     2.070
n680.out[0] (.names)                                             0.261     2.331
n671.in[0] (.names)                                              1.014     3.344
n671.out[0] (.names)                                             0.261     3.605
n403.in[0] (.names)                                              1.014     4.619
n403.out[0] (.names)                                             0.261     4.880
n407.in[0] (.names)                                              1.014     5.894
n407.out[0] (.names)                                             0.261     6.155
n462.in[0] (.names)                                              1.014     7.169
n462.out[0] (.names)                                             0.261     7.430
n465.in[2] (.names)                                              1.014     8.444
n465.out[0] (.names)                                             0.261     8.705
n485.in[0] (.names)                                              1.014     9.719
n485.out[0] (.names)                                             0.261     9.980
n486.in[1] (.names)                                              1.014    10.993
n486.out[0] (.names)                                             0.261    11.254
n487.in[0] (.names)                                              1.014    12.268
n487.out[0] (.names)                                             0.261    12.529
n489.in[0] (.names)                                              1.014    13.543
n489.out[0] (.names)                                             0.261    13.804
n491.in[0] (.names)                                              1.014    14.818
n491.out[0] (.names)                                             0.261    15.079
n492.in[0] (.names)                                              1.014    16.093
n492.out[0] (.names)                                             0.261    16.354
n457.in[0] (.names)                                              1.014    17.367
n457.out[0] (.names)                                             0.261    17.628
n459.in[1] (.names)                                              1.014    18.642
n459.out[0] (.names)                                             0.261    18.903
n460.in[3] (.names)                                              1.014    19.917
n460.out[0] (.names)                                             0.261    20.178
n479.in[1] (.names)                                              1.014    21.192
n479.out[0] (.names)                                             0.261    21.453
n480.in[0] (.names)                                              1.014    22.467
n480.out[0] (.names)                                             0.261    22.728
n408.in[1] (.names)                                              1.014    23.742
n408.out[0] (.names)                                             0.261    24.003
n409.in[1] (.names)                                              1.014    25.016
n409.out[0] (.names)                                             0.261    25.277
n420.in[1] (.names)                                              1.014    26.291
n420.out[0] (.names)                                             0.261    26.552
n421.in[0] (.names)                                              1.014    27.566
n421.out[0] (.names)                                             0.261    27.827
n422.in[0] (.names)                                              1.014    28.841
n422.out[0] (.names)                                             0.261    29.102
n413.in[1] (.names)                                              1.014    30.116
n413.out[0] (.names)                                             0.261    30.377
n416.in[0] (.names)                                              1.014    31.390
n416.out[0] (.names)                                             0.261    31.651
n417.in[2] (.names)                                              1.014    32.665
n417.out[0] (.names)                                             0.261    32.926
n425.in[1] (.names)                                              1.014    33.940
n425.out[0] (.names)                                             0.261    34.201
n426.in[0] (.names)                                              1.014    35.215
n426.out[0] (.names)                                             0.261    35.476
n427.in[0] (.names)                                              1.014    36.490
n427.out[0] (.names)                                             0.261    36.751
n429.in[1] (.names)                                              1.014    37.765
n429.out[0] (.names)                                             0.261    38.026
n430.in[0] (.names)                                              1.014    39.039
n430.out[0] (.names)                                             0.261    39.300
n431.in[1] (.names)                                              1.014    40.314
n431.out[0] (.names)                                             0.261    40.575
n433.in[0] (.names)                                              1.014    41.589
n433.out[0] (.names)                                             0.261    41.850
n434.in[0] (.names)                                              1.014    42.864
n434.out[0] (.names)                                             0.261    43.125
n436.in[2] (.names)                                              1.014    44.139
n436.out[0] (.names)                                             0.261    44.400
n437.in[2] (.names)                                              1.014    45.413
n437.out[0] (.names)                                             0.261    45.674
n438.in[3] (.names)                                              1.014    46.688
n438.out[0] (.names)                                             0.261    46.949
n349.in[1] (.names)                                              1.014    47.963
n349.out[0] (.names)                                             0.261    48.224
n351.in[1] (.names)                                              1.014    49.238
n351.out[0] (.names)                                             0.261    49.499
n439.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n439.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n679.Q[0] (.latch clocked by pclk)
Endpoint  : n352.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n679.clk[0] (.latch)                                             1.014     1.014
n679.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n680.in[0] (.names)                                              1.014     2.070
n680.out[0] (.names)                                             0.261     2.331
n671.in[0] (.names)                                              1.014     3.344
n671.out[0] (.names)                                             0.261     3.605
n403.in[0] (.names)                                              1.014     4.619
n403.out[0] (.names)                                             0.261     4.880
n407.in[0] (.names)                                              1.014     5.894
n407.out[0] (.names)                                             0.261     6.155
n462.in[0] (.names)                                              1.014     7.169
n462.out[0] (.names)                                             0.261     7.430
n465.in[2] (.names)                                              1.014     8.444
n465.out[0] (.names)                                             0.261     8.705
n485.in[0] (.names)                                              1.014     9.719
n485.out[0] (.names)                                             0.261     9.980
n486.in[1] (.names)                                              1.014    10.993
n486.out[0] (.names)                                             0.261    11.254
n487.in[0] (.names)                                              1.014    12.268
n487.out[0] (.names)                                             0.261    12.529
n489.in[0] (.names)                                              1.014    13.543
n489.out[0] (.names)                                             0.261    13.804
n491.in[0] (.names)                                              1.014    14.818
n491.out[0] (.names)                                             0.261    15.079
n492.in[0] (.names)                                              1.014    16.093
n492.out[0] (.names)                                             0.261    16.354
n457.in[0] (.names)                                              1.014    17.367
n457.out[0] (.names)                                             0.261    17.628
n459.in[1] (.names)                                              1.014    18.642
n459.out[0] (.names)                                             0.261    18.903
n460.in[3] (.names)                                              1.014    19.917
n460.out[0] (.names)                                             0.261    20.178
n479.in[1] (.names)                                              1.014    21.192
n479.out[0] (.names)                                             0.261    21.453
n480.in[0] (.names)                                              1.014    22.467
n480.out[0] (.names)                                             0.261    22.728
n408.in[1] (.names)                                              1.014    23.742
n408.out[0] (.names)                                             0.261    24.003
n409.in[1] (.names)                                              1.014    25.016
n409.out[0] (.names)                                             0.261    25.277
n420.in[1] (.names)                                              1.014    26.291
n420.out[0] (.names)                                             0.261    26.552
n421.in[0] (.names)                                              1.014    27.566
n421.out[0] (.names)                                             0.261    27.827
n422.in[0] (.names)                                              1.014    28.841
n422.out[0] (.names)                                             0.261    29.102
n413.in[1] (.names)                                              1.014    30.116
n413.out[0] (.names)                                             0.261    30.377
n416.in[0] (.names)                                              1.014    31.390
n416.out[0] (.names)                                             0.261    31.651
n417.in[2] (.names)                                              1.014    32.665
n417.out[0] (.names)                                             0.261    32.926
n425.in[1] (.names)                                              1.014    33.940
n425.out[0] (.names)                                             0.261    34.201
n426.in[0] (.names)                                              1.014    35.215
n426.out[0] (.names)                                             0.261    35.476
n427.in[0] (.names)                                              1.014    36.490
n427.out[0] (.names)                                             0.261    36.751
n429.in[1] (.names)                                              1.014    37.765
n429.out[0] (.names)                                             0.261    38.026
n430.in[0] (.names)                                              1.014    39.039
n430.out[0] (.names)                                             0.261    39.300
n431.in[1] (.names)                                              1.014    40.314
n431.out[0] (.names)                                             0.261    40.575
n433.in[0] (.names)                                              1.014    41.589
n433.out[0] (.names)                                             0.261    41.850
n434.in[0] (.names)                                              1.014    42.864
n434.out[0] (.names)                                             0.261    43.125
n436.in[2] (.names)                                              1.014    44.139
n436.out[0] (.names)                                             0.261    44.400
n437.in[2] (.names)                                              1.014    45.413
n437.out[0] (.names)                                             0.261    45.674
n438.in[3] (.names)                                              1.014    46.688
n438.out[0] (.names)                                             0.261    46.949
n349.in[1] (.names)                                              1.014    47.963
n349.out[0] (.names)                                             0.261    48.224
n351.in[1] (.names)                                              1.014    49.238
n351.out[0] (.names)                                             0.261    49.499
n352.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n352.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n679.Q[0] (.latch clocked by pclk)
Endpoint  : n331.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n679.clk[0] (.latch)                                             1.014     1.014
n679.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n680.in[0] (.names)                                              1.014     2.070
n680.out[0] (.names)                                             0.261     2.331
n671.in[0] (.names)                                              1.014     3.344
n671.out[0] (.names)                                             0.261     3.605
n403.in[0] (.names)                                              1.014     4.619
n403.out[0] (.names)                                             0.261     4.880
n407.in[0] (.names)                                              1.014     5.894
n407.out[0] (.names)                                             0.261     6.155
n462.in[0] (.names)                                              1.014     7.169
n462.out[0] (.names)                                             0.261     7.430
n465.in[2] (.names)                                              1.014     8.444
n465.out[0] (.names)                                             0.261     8.705
n485.in[0] (.names)                                              1.014     9.719
n485.out[0] (.names)                                             0.261     9.980
n486.in[1] (.names)                                              1.014    10.993
n486.out[0] (.names)                                             0.261    11.254
n487.in[0] (.names)                                              1.014    12.268
n487.out[0] (.names)                                             0.261    12.529
n489.in[0] (.names)                                              1.014    13.543
n489.out[0] (.names)                                             0.261    13.804
n491.in[0] (.names)                                              1.014    14.818
n491.out[0] (.names)                                             0.261    15.079
n492.in[0] (.names)                                              1.014    16.093
n492.out[0] (.names)                                             0.261    16.354
n457.in[0] (.names)                                              1.014    17.367
n457.out[0] (.names)                                             0.261    17.628
n459.in[1] (.names)                                              1.014    18.642
n459.out[0] (.names)                                             0.261    18.903
n460.in[3] (.names)                                              1.014    19.917
n460.out[0] (.names)                                             0.261    20.178
n479.in[1] (.names)                                              1.014    21.192
n479.out[0] (.names)                                             0.261    21.453
n480.in[0] (.names)                                              1.014    22.467
n480.out[0] (.names)                                             0.261    22.728
n481.in[0] (.names)                                              1.014    23.742
n481.out[0] (.names)                                             0.261    24.003
n482.in[0] (.names)                                              1.014    25.016
n482.out[0] (.names)                                             0.261    25.277
n536.in[2] (.names)                                              1.014    26.291
n536.out[0] (.names)                                             0.261    26.552
n542.in[1] (.names)                                              1.014    27.566
n542.out[0] (.names)                                             0.261    27.827
n543.in[0] (.names)                                              1.014    28.841
n543.out[0] (.names)                                             0.261    29.102
n545.in[1] (.names)                                              1.014    30.116
n545.out[0] (.names)                                             0.261    30.377
n546.in[0] (.names)                                              1.014    31.390
n546.out[0] (.names)                                             0.261    31.651
n547.in[1] (.names)                                              1.014    32.665
n547.out[0] (.names)                                             0.261    32.926
n548.in[0] (.names)                                              1.014    33.940
n548.out[0] (.names)                                             0.261    34.201
n549.in[2] (.names)                                              1.014    35.215
n549.out[0] (.names)                                             0.261    35.476
n550.in[0] (.names)                                              1.014    36.490
n550.out[0] (.names)                                             0.261    36.751
n523.in[0] (.names)                                              1.014    37.765
n523.out[0] (.names)                                             0.261    38.026
n551.in[0] (.names)                                              1.014    39.039
n551.out[0] (.names)                                             0.261    39.300
n552.in[2] (.names)                                              1.014    40.314
n552.out[0] (.names)                                             0.261    40.575
n553.in[0] (.names)                                              1.014    41.589
n553.out[0] (.names)                                             0.261    41.850
n554.in[0] (.names)                                              1.014    42.864
n554.out[0] (.names)                                             0.261    43.125
n555.in[0] (.names)                                              1.014    44.139
n555.out[0] (.names)                                             0.261    44.400
n556.in[0] (.names)                                              1.014    45.413
n556.out[0] (.names)                                             0.261    45.674
n565.in[0] (.names)                                              1.014    46.688
n565.out[0] (.names)                                             0.261    46.949
n505.in[1] (.names)                                              1.014    47.963
n505.out[0] (.names)                                             0.261    48.224
n330.in[0] (.names)                                              1.014    49.238
n330.out[0] (.names)                                             0.261    49.499
n331.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n331.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n679.Q[0] (.latch clocked by pclk)
Endpoint  : n367.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n679.clk[0] (.latch)                                             1.014     1.014
n679.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n680.in[0] (.names)                                              1.014     2.070
n680.out[0] (.names)                                             0.261     2.331
n671.in[0] (.names)                                              1.014     3.344
n671.out[0] (.names)                                             0.261     3.605
n403.in[0] (.names)                                              1.014     4.619
n403.out[0] (.names)                                             0.261     4.880
n407.in[0] (.names)                                              1.014     5.894
n407.out[0] (.names)                                             0.261     6.155
n462.in[0] (.names)                                              1.014     7.169
n462.out[0] (.names)                                             0.261     7.430
n465.in[2] (.names)                                              1.014     8.444
n465.out[0] (.names)                                             0.261     8.705
n485.in[0] (.names)                                              1.014     9.719
n485.out[0] (.names)                                             0.261     9.980
n486.in[1] (.names)                                              1.014    10.993
n486.out[0] (.names)                                             0.261    11.254
n487.in[0] (.names)                                              1.014    12.268
n487.out[0] (.names)                                             0.261    12.529
n489.in[0] (.names)                                              1.014    13.543
n489.out[0] (.names)                                             0.261    13.804
n491.in[0] (.names)                                              1.014    14.818
n491.out[0] (.names)                                             0.261    15.079
n492.in[0] (.names)                                              1.014    16.093
n492.out[0] (.names)                                             0.261    16.354
n457.in[0] (.names)                                              1.014    17.367
n457.out[0] (.names)                                             0.261    17.628
n459.in[1] (.names)                                              1.014    18.642
n459.out[0] (.names)                                             0.261    18.903
n460.in[3] (.names)                                              1.014    19.917
n460.out[0] (.names)                                             0.261    20.178
n479.in[1] (.names)                                              1.014    21.192
n479.out[0] (.names)                                             0.261    21.453
n480.in[0] (.names)                                              1.014    22.467
n480.out[0] (.names)                                             0.261    22.728
n481.in[0] (.names)                                              1.014    23.742
n481.out[0] (.names)                                             0.261    24.003
n482.in[0] (.names)                                              1.014    25.016
n482.out[0] (.names)                                             0.261    25.277
n536.in[2] (.names)                                              1.014    26.291
n536.out[0] (.names)                                             0.261    26.552
n542.in[1] (.names)                                              1.014    27.566
n542.out[0] (.names)                                             0.261    27.827
n543.in[0] (.names)                                              1.014    28.841
n543.out[0] (.names)                                             0.261    29.102
n545.in[1] (.names)                                              1.014    30.116
n545.out[0] (.names)                                             0.261    30.377
n546.in[0] (.names)                                              1.014    31.390
n546.out[0] (.names)                                             0.261    31.651
n547.in[1] (.names)                                              1.014    32.665
n547.out[0] (.names)                                             0.261    32.926
n548.in[0] (.names)                                              1.014    33.940
n548.out[0] (.names)                                             0.261    34.201
n549.in[2] (.names)                                              1.014    35.215
n549.out[0] (.names)                                             0.261    35.476
n550.in[0] (.names)                                              1.014    36.490
n550.out[0] (.names)                                             0.261    36.751
n523.in[0] (.names)                                              1.014    37.765
n523.out[0] (.names)                                             0.261    38.026
n551.in[0] (.names)                                              1.014    39.039
n551.out[0] (.names)                                             0.261    39.300
n552.in[2] (.names)                                              1.014    40.314
n552.out[0] (.names)                                             0.261    40.575
n553.in[0] (.names)                                              1.014    41.589
n553.out[0] (.names)                                             0.261    41.850
n554.in[0] (.names)                                              1.014    42.864
n554.out[0] (.names)                                             0.261    43.125
n555.in[0] (.names)                                              1.014    44.139
n555.out[0] (.names)                                             0.261    44.400
n556.in[0] (.names)                                              1.014    45.413
n556.out[0] (.names)                                             0.261    45.674
n565.in[0] (.names)                                              1.014    46.688
n565.out[0] (.names)                                             0.261    46.949
n505.in[1] (.names)                                              1.014    47.963
n505.out[0] (.names)                                             0.261    48.224
n366.in[1] (.names)                                              1.014    49.238
n366.out[0] (.names)                                             0.261    49.499
n367.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n367.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n400.Q[0] (.latch clocked by pclk)
Endpoint  : n708.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
n400.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1005.in[0] (.names)                                             1.014     2.070
n1005.out[0] (.names)                                            0.261     2.331
n1006.in[2] (.names)                                             1.014     3.344
n1006.out[0] (.names)                                            0.261     3.605
n1007.in[0] (.names)                                             1.014     4.619
n1007.out[0] (.names)                                            0.261     4.880
n1008.in[0] (.names)                                             1.014     5.894
n1008.out[0] (.names)                                            0.261     6.155
n1014.in[1] (.names)                                             1.014     7.169
n1014.out[0] (.names)                                            0.261     7.430
n404.in[0] (.names)                                              1.014     8.444
n404.out[0] (.names)                                             0.261     8.705
n405.in[3] (.names)                                              1.014     9.719
n405.out[0] (.names)                                             0.261     9.980
n573.in[2] (.names)                                              1.014    10.993
n573.out[0] (.names)                                             0.261    11.254
n574.in[2] (.names)                                              1.014    12.268
n574.out[0] (.names)                                             0.261    12.529
n579.in[0] (.names)                                              1.014    13.543
n579.out[0] (.names)                                             0.261    13.804
n580.in[0] (.names)                                              1.014    14.818
n580.out[0] (.names)                                             0.261    15.079
n581.in[0] (.names)                                              1.014    16.093
n581.out[0] (.names)                                             0.261    16.354
n584.in[0] (.names)                                              1.014    17.367
n584.out[0] (.names)                                             0.261    17.628
n585.in[0] (.names)                                              1.014    18.642
n585.out[0] (.names)                                             0.261    18.903
n582.in[0] (.names)                                              1.014    19.917
n582.out[0] (.names)                                             0.261    20.178
n575.in[0] (.names)                                              1.014    21.192
n575.out[0] (.names)                                             0.261    21.453
n577.in[0] (.names)                                              1.014    22.467
n577.out[0] (.names)                                             0.261    22.728
n595.in[0] (.names)                                              1.014    23.742
n595.out[0] (.names)                                             0.261    24.003
n593.in[0] (.names)                                              1.014    25.016
n593.out[0] (.names)                                             0.261    25.277
n594.in[0] (.names)                                              1.014    26.291
n594.out[0] (.names)                                             0.261    26.552
n599.in[1] (.names)                                              1.014    27.566
n599.out[0] (.names)                                             0.261    27.827
n600.in[0] (.names)                                              1.014    28.841
n600.out[0] (.names)                                             0.261    29.102
n601.in[0] (.names)                                              1.014    30.116
n601.out[0] (.names)                                             0.261    30.377
n602.in[0] (.names)                                              1.014    31.390
n602.out[0] (.names)                                             0.261    31.651
n603.in[1] (.names)                                              1.014    32.665
n603.out[0] (.names)                                             0.261    32.926
n607.in[0] (.names)                                              1.014    33.940
n607.out[0] (.names)                                             0.261    34.201
n608.in[2] (.names)                                              1.014    35.215
n608.out[0] (.names)                                             0.261    35.476
n612.in[2] (.names)                                              1.014    36.490
n612.out[0] (.names)                                             0.261    36.751
n613.in[0] (.names)                                              1.014    37.765
n613.out[0] (.names)                                             0.261    38.026
n614.in[0] (.names)                                              1.014    39.039
n614.out[0] (.names)                                             0.261    39.300
n615.in[1] (.names)                                              1.014    40.314
n615.out[0] (.names)                                             0.261    40.575
n667.in[0] (.names)                                              1.014    41.589
n667.out[0] (.names)                                             0.261    41.850
n666.in[0] (.names)                                              1.014    42.864
n666.out[0] (.names)                                             0.261    43.125
n393.in[0] (.names)                                              1.014    44.139
n393.out[0] (.names)                                             0.261    44.400
n668.in[1] (.names)                                              1.014    45.413
n668.out[0] (.names)                                             0.261    45.674
n669.in[0] (.names)                                              1.014    46.688
n669.out[0] (.names)                                             0.261    46.949
n670.in[1] (.names)                                              1.014    47.963
n670.out[0] (.names)                                             0.261    48.224
n707.in[0] (.names)                                              1.014    49.238
n707.out[0] (.names)                                             0.261    49.499
n708.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n708.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n367.Q[0] (.latch clocked by pclk)
Endpoint  : n297.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n367.clk[0] (.latch)                                             1.014     1.014
n367.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1674.in[0] (.names)                                             1.014     2.070
n1674.out[0] (.names)                                            0.261     2.331
n1677.in[2] (.names)                                             1.014     3.344
n1677.out[0] (.names)                                            0.261     3.605
n1260.in[0] (.names)                                             1.014     4.619
n1260.out[0] (.names)                                            0.261     4.880
n1261.in[0] (.names)                                             1.014     5.894
n1261.out[0] (.names)                                            0.261     6.155
n1249.in[0] (.names)                                             1.014     7.169
n1249.out[0] (.names)                                            0.261     7.430
n1250.in[0] (.names)                                             1.014     8.444
n1250.out[0] (.names)                                            0.261     8.705
n1251.in[3] (.names)                                             1.014     9.719
n1251.out[0] (.names)                                            0.261     9.980
n1252.in[1] (.names)                                             1.014    10.993
n1252.out[0] (.names)                                            0.261    11.254
n1253.in[0] (.names)                                             1.014    12.268
n1253.out[0] (.names)                                            0.261    12.529
n1256.in[0] (.names)                                             1.014    13.543
n1256.out[0] (.names)                                            0.261    13.804
n1257.in[1] (.names)                                             1.014    14.818
n1257.out[0] (.names)                                            0.261    15.079
n1258.in[0] (.names)                                             1.014    16.093
n1258.out[0] (.names)                                            0.261    16.354
n1259.in[0] (.names)                                             1.014    17.367
n1259.out[0] (.names)                                            0.261    17.628
n1246.in[1] (.names)                                             1.014    18.642
n1246.out[0] (.names)                                            0.261    18.903
n1215.in[0] (.names)                                             1.014    19.917
n1215.out[0] (.names)                                            0.261    20.178
n1233.in[2] (.names)                                             1.014    21.192
n1233.out[0] (.names)                                            0.261    21.453
n1234.in[1] (.names)                                             1.014    22.467
n1234.out[0] (.names)                                            0.261    22.728
n1236.in[0] (.names)                                             1.014    23.742
n1236.out[0] (.names)                                            0.261    24.003
n1303.in[2] (.names)                                             1.014    25.016
n1303.out[0] (.names)                                            0.261    25.277
n1297.in[0] (.names)                                             1.014    26.291
n1297.out[0] (.names)                                            0.261    26.552
n1304.in[0] (.names)                                             1.014    27.566
n1304.out[0] (.names)                                            0.261    27.827
n1269.in[0] (.names)                                             1.014    28.841
n1269.out[0] (.names)                                            0.261    29.102
n1264.in[1] (.names)                                             1.014    30.116
n1264.out[0] (.names)                                            0.261    30.377
n1268.in[0] (.names)                                             1.014    31.390
n1268.out[0] (.names)                                            0.261    31.651
n1435.in[1] (.names)                                             1.014    32.665
n1435.out[0] (.names)                                            0.261    32.926
n1432.in[0] (.names)                                             1.014    33.940
n1432.out[0] (.names)                                            0.261    34.201
n1433.in[0] (.names)                                             1.014    35.215
n1433.out[0] (.names)                                            0.261    35.476
n1436.in[2] (.names)                                             1.014    36.490
n1436.out[0] (.names)                                            0.261    36.751
n1437.in[2] (.names)                                             1.014    37.765
n1437.out[0] (.names)                                            0.261    38.026
n1438.in[0] (.names)                                             1.014    39.039
n1438.out[0] (.names)                                            0.261    39.300
n1441.in[2] (.names)                                             1.014    40.314
n1441.out[0] (.names)                                            0.261    40.575
n1442.in[0] (.names)                                             1.014    41.589
n1442.out[0] (.names)                                            0.261    41.850
n1445.in[1] (.names)                                             1.014    42.864
n1445.out[0] (.names)                                            0.261    43.125
n1446.in[0] (.names)                                             1.014    44.139
n1446.out[0] (.names)                                            0.261    44.400
n353.in[1] (.names)                                              1.014    45.413
n353.out[0] (.names)                                             0.261    45.674
n1447.in[1] (.names)                                             1.014    46.688
n1447.out[0] (.names)                                            0.261    46.949
n260.in[0] (.names)                                              1.014    47.963
n260.out[0] (.names)                                             0.261    48.224
n296.in[0] (.names)                                              1.014    49.238
n296.out[0] (.names)                                             0.261    49.499
n297.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n297.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n4873.Q[0] (.latch clocked by pclk)
Endpoint  : n246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
n4873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5168.in[0] (.names)                                             1.014     2.070
n5168.out[0] (.names)                                            0.261     2.331
n5169.in[1] (.names)                                             1.014     3.344
n5169.out[0] (.names)                                            0.261     3.605
n5170.in[0] (.names)                                             1.014     4.619
n5170.out[0] (.names)                                            0.261     4.880
n5171.in[0] (.names)                                             1.014     5.894
n5171.out[0] (.names)                                            0.261     6.155
n5242.in[0] (.names)                                             1.014     7.169
n5242.out[0] (.names)                                            0.261     7.430
n5178.in[0] (.names)                                             1.014     8.444
n5178.out[0] (.names)                                            0.261     8.705
n5243.in[2] (.names)                                             1.014     9.719
n5243.out[0] (.names)                                            0.261     9.980
n5213.in[0] (.names)                                             1.014    10.993
n5213.out[0] (.names)                                            0.261    11.254
n5173.in[0] (.names)                                             1.014    12.268
n5173.out[0] (.names)                                            0.261    12.529
n5210.in[0] (.names)                                             1.014    13.543
n5210.out[0] (.names)                                            0.261    13.804
n5182.in[0] (.names)                                             1.014    14.818
n5182.out[0] (.names)                                            0.261    15.079
n5180.in[1] (.names)                                             1.014    16.093
n5180.out[0] (.names)                                            0.261    16.354
n5181.in[0] (.names)                                             1.014    17.367
n5181.out[0] (.names)                                            0.261    17.628
n5183.in[1] (.names)                                             1.014    18.642
n5183.out[0] (.names)                                            0.261    18.903
n5185.in[0] (.names)                                             1.014    19.917
n5185.out[0] (.names)                                            0.261    20.178
n5186.in[0] (.names)                                             1.014    21.192
n5186.out[0] (.names)                                            0.261    21.453
n5187.in[0] (.names)                                             1.014    22.467
n5187.out[0] (.names)                                            0.261    22.728
n5188.in[0] (.names)                                             1.014    23.742
n5188.out[0] (.names)                                            0.261    24.003
n5189.in[0] (.names)                                             1.014    25.016
n5189.out[0] (.names)                                            0.261    25.277
n5193.in[2] (.names)                                             1.014    26.291
n5193.out[0] (.names)                                            0.261    26.552
n5195.in[0] (.names)                                             1.014    27.566
n5195.out[0] (.names)                                            0.261    27.827
n5196.in[0] (.names)                                             1.014    28.841
n5196.out[0] (.names)                                            0.261    29.102
n5197.in[1] (.names)                                             1.014    30.116
n5197.out[0] (.names)                                            0.261    30.377
n5219.in[0] (.names)                                             1.014    31.390
n5219.out[0] (.names)                                            0.261    31.651
n5225.in[1] (.names)                                             1.014    32.665
n5225.out[0] (.names)                                            0.261    32.926
n5228.in[0] (.names)                                             1.014    33.940
n5228.out[0] (.names)                                            0.261    34.201
n5230.in[0] (.names)                                             1.014    35.215
n5230.out[0] (.names)                                            0.261    35.476
n5231.in[0] (.names)                                             1.014    36.490
n5231.out[0] (.names)                                            0.261    36.751
n5221.in[1] (.names)                                             1.014    37.765
n5221.out[0] (.names)                                            0.261    38.026
n5222.in[0] (.names)                                             1.014    39.039
n5222.out[0] (.names)                                            0.261    39.300
n5223.in[1] (.names)                                             1.014    40.314
n5223.out[0] (.names)                                            0.261    40.575
n5232.in[2] (.names)                                             1.014    41.589
n5232.out[0] (.names)                                            0.261    41.850
n5236.in[0] (.names)                                             1.014    42.864
n5236.out[0] (.names)                                            0.261    43.125
n4856.in[1] (.names)                                             1.014    44.139
n4856.out[0] (.names)                                            0.261    44.400
n5237.in[0] (.names)                                             1.014    45.413
n5237.out[0] (.names)                                            0.261    45.674
n4891.in[1] (.names)                                             1.014    46.688
n4891.out[0] (.names)                                            0.261    46.949
n5224.in[2] (.names)                                             1.014    47.963
n5224.out[0] (.names)                                            0.261    48.224
n245.in[1] (.names)                                              1.014    49.238
n245.out[0] (.names)                                             0.261    49.499
n246.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n246.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n6988.Q[0] (.latch clocked by pclk)
Endpoint  : n5877.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6988.clk[0] (.latch)                                            1.014     1.014
n6988.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6994.in[0] (.names)                                             1.014     2.070
n6994.out[0] (.names)                                            0.261     2.331
n6980.in[0] (.names)                                             1.014     3.344
n6980.out[0] (.names)                                            0.261     3.605
n6981.in[0] (.names)                                             1.014     4.619
n6981.out[0] (.names)                                            0.261     4.880
n6984.in[2] (.names)                                             1.014     5.894
n6984.out[0] (.names)                                            0.261     6.155
n6985.in[0] (.names)                                             1.014     7.169
n6985.out[0] (.names)                                            0.261     7.430
n6986.in[1] (.names)                                             1.014     8.444
n6986.out[0] (.names)                                            0.261     8.705
n6987.in[0] (.names)                                             1.014     9.719
n6987.out[0] (.names)                                            0.261     9.980
n6989.in[2] (.names)                                             1.014    10.993
n6989.out[0] (.names)                                            0.261    11.254
n6990.in[0] (.names)                                             1.014    12.268
n6990.out[0] (.names)                                            0.261    12.529
n6991.in[1] (.names)                                             1.014    13.543
n6991.out[0] (.names)                                            0.261    13.804
n6992.in[0] (.names)                                             1.014    14.818
n6992.out[0] (.names)                                            0.261    15.079
n6993.in[0] (.names)                                             1.014    16.093
n6993.out[0] (.names)                                            0.261    16.354
n6024.in[1] (.names)                                             1.014    17.367
n6024.out[0] (.names)                                            0.261    17.628
n6025.in[0] (.names)                                             1.014    18.642
n6025.out[0] (.names)                                            0.261    18.903
n6026.in[0] (.names)                                             1.014    19.917
n6026.out[0] (.names)                                            0.261    20.178
n6016.in[0] (.names)                                             1.014    21.192
n6016.out[0] (.names)                                            0.261    21.453
n6021.in[0] (.names)                                             1.014    22.467
n6021.out[0] (.names)                                            0.261    22.728
n6022.in[1] (.names)                                             1.014    23.742
n6022.out[0] (.names)                                            0.261    24.003
n6023.in[1] (.names)                                             1.014    25.016
n6023.out[0] (.names)                                            0.261    25.277
n6005.in[2] (.names)                                             1.014    26.291
n6005.out[0] (.names)                                            0.261    26.552
n6027.in[2] (.names)                                             1.014    27.566
n6027.out[0] (.names)                                            0.261    27.827
n6028.in[2] (.names)                                             1.014    28.841
n6028.out[0] (.names)                                            0.261    29.102
n6029.in[0] (.names)                                             1.014    30.116
n6029.out[0] (.names)                                            0.261    30.377
n6030.in[0] (.names)                                             1.014    31.390
n6030.out[0] (.names)                                            0.261    31.651
n6034.in[3] (.names)                                             1.014    32.665
n6034.out[0] (.names)                                            0.261    32.926
n6035.in[3] (.names)                                             1.014    33.940
n6035.out[0] (.names)                                            0.261    34.201
n6040.in[2] (.names)                                             1.014    35.215
n6040.out[0] (.names)                                            0.261    35.476
n6041.in[1] (.names)                                             1.014    36.490
n6041.out[0] (.names)                                            0.261    36.751
n6036.in[0] (.names)                                             1.014    37.765
n6036.out[0] (.names)                                            0.261    38.026
n6037.in[0] (.names)                                             1.014    39.039
n6037.out[0] (.names)                                            0.261    39.300
n6039.in[1] (.names)                                             1.014    40.314
n6039.out[0] (.names)                                            0.261    40.575
n6045.in[3] (.names)                                             1.014    41.589
n6045.out[0] (.names)                                            0.261    41.850
n6046.in[1] (.names)                                             1.014    42.864
n6046.out[0] (.names)                                            0.261    43.125
n6053.in[1] (.names)                                             1.014    44.139
n6053.out[0] (.names)                                            0.261    44.400
n6055.in[0] (.names)                                             1.014    45.413
n6055.out[0] (.names)                                            0.261    45.674
n5991.in[1] (.names)                                             1.014    46.688
n5991.out[0] (.names)                                            0.261    46.949
n6052.in[0] (.names)                                             1.014    47.963
n6052.out[0] (.names)                                            0.261    48.224
n5876.in[0] (.names)                                             1.014    49.238
n5876.out[0] (.names)                                            0.261    49.499
n5877.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5877.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n15162.Q[0] (.latch clocked by pclk)
Endpoint  : n14866.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15162.clk[0] (.latch)                                           1.014     1.014
n15162.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15163.in[0] (.names)                                            1.014     2.070
n15163.out[0] (.names)                                           0.261     2.331
n15156.in[0] (.names)                                            1.014     3.344
n15156.out[0] (.names)                                           0.261     3.605
n15157.in[3] (.names)                                            1.014     4.619
n15157.out[0] (.names)                                           0.261     4.880
n15159.in[1] (.names)                                            1.014     5.894
n15159.out[0] (.names)                                           0.261     6.155
n15160.in[2] (.names)                                            1.014     7.169
n15160.out[0] (.names)                                           0.261     7.430
n15161.in[0] (.names)                                            1.014     8.444
n15161.out[0] (.names)                                           0.261     8.705
n15188.in[1] (.names)                                            1.014     9.719
n15188.out[0] (.names)                                           0.261     9.980
n15197.in[1] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15201.in[1] (.names)                                            1.014    12.268
n15201.out[0] (.names)                                           0.261    12.529
n15202.in[0] (.names)                                            1.014    13.543
n15202.out[0] (.names)                                           0.261    13.804
n14965.in[0] (.names)                                            1.014    14.818
n14965.out[0] (.names)                                           0.261    15.079
n14966.in[1] (.names)                                            1.014    16.093
n14966.out[0] (.names)                                           0.261    16.354
n14920.in[0] (.names)                                            1.014    17.367
n14920.out[0] (.names)                                           0.261    17.628
n14970.in[1] (.names)                                            1.014    18.642
n14970.out[0] (.names)                                           0.261    18.903
n14971.in[2] (.names)                                            1.014    19.917
n14971.out[0] (.names)                                           0.261    20.178
n14977.in[0] (.names)                                            1.014    21.192
n14977.out[0] (.names)                                           0.261    21.453
n14978.in[0] (.names)                                            1.014    22.467
n14978.out[0] (.names)                                           0.261    22.728
n14979.in[0] (.names)                                            1.014    23.742
n14979.out[0] (.names)                                           0.261    24.003
n14980.in[0] (.names)                                            1.014    25.016
n14980.out[0] (.names)                                           0.261    25.277
n14974.in[0] (.names)                                            1.014    26.291
n14974.out[0] (.names)                                           0.261    26.552
n14981.in[0] (.names)                                            1.014    27.566
n14981.out[0] (.names)                                           0.261    27.827
n14975.in[2] (.names)                                            1.014    28.841
n14975.out[0] (.names)                                           0.261    29.102
n15005.in[3] (.names)                                            1.014    30.116
n15005.out[0] (.names)                                           0.261    30.377
n15007.in[0] (.names)                                            1.014    31.390
n15007.out[0] (.names)                                           0.261    31.651
n15008.in[0] (.names)                                            1.014    32.665
n15008.out[0] (.names)                                           0.261    32.926
n14997.in[0] (.names)                                            1.014    33.940
n14997.out[0] (.names)                                           0.261    34.201
n14996.in[0] (.names)                                            1.014    35.215
n14996.out[0] (.names)                                           0.261    35.476
n14998.in[1] (.names)                                            1.014    36.490
n14998.out[0] (.names)                                           0.261    36.751
n15010.in[0] (.names)                                            1.014    37.765
n15010.out[0] (.names)                                           0.261    38.026
n15011.in[1] (.names)                                            1.014    39.039
n15011.out[0] (.names)                                           0.261    39.300
n15017.in[0] (.names)                                            1.014    40.314
n15017.out[0] (.names)                                           0.261    40.575
n15018.in[1] (.names)                                            1.014    41.589
n15018.out[0] (.names)                                           0.261    41.850
n15015.in[0] (.names)                                            1.014    42.864
n15015.out[0] (.names)                                           0.261    43.125
n15014.in[0] (.names)                                            1.014    44.139
n15014.out[0] (.names)                                           0.261    44.400
n15019.in[0] (.names)                                            1.014    45.413
n15019.out[0] (.names)                                           0.261    45.674
n15020.in[0] (.names)                                            1.014    46.688
n15020.out[0] (.names)                                           0.261    46.949
n14881.in[0] (.names)                                            1.014    47.963
n14881.out[0] (.names)                                           0.261    48.224
n14865.in[0] (.names)                                            1.014    49.238
n14865.out[0] (.names)                                           0.261    49.499
n14866.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14866.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n15162.Q[0] (.latch clocked by pclk)
Endpoint  : n13780.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15162.clk[0] (.latch)                                           1.014     1.014
n15162.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15163.in[0] (.names)                                            1.014     2.070
n15163.out[0] (.names)                                           0.261     2.331
n15156.in[0] (.names)                                            1.014     3.344
n15156.out[0] (.names)                                           0.261     3.605
n15157.in[3] (.names)                                            1.014     4.619
n15157.out[0] (.names)                                           0.261     4.880
n15159.in[1] (.names)                                            1.014     5.894
n15159.out[0] (.names)                                           0.261     6.155
n15160.in[2] (.names)                                            1.014     7.169
n15160.out[0] (.names)                                           0.261     7.430
n15161.in[0] (.names)                                            1.014     8.444
n15161.out[0] (.names)                                           0.261     8.705
n15188.in[1] (.names)                                            1.014     9.719
n15188.out[0] (.names)                                           0.261     9.980
n15197.in[1] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15201.in[1] (.names)                                            1.014    12.268
n15201.out[0] (.names)                                           0.261    12.529
n15202.in[0] (.names)                                            1.014    13.543
n15202.out[0] (.names)                                           0.261    13.804
n14965.in[0] (.names)                                            1.014    14.818
n14965.out[0] (.names)                                           0.261    15.079
n14966.in[1] (.names)                                            1.014    16.093
n14966.out[0] (.names)                                           0.261    16.354
n14920.in[0] (.names)                                            1.014    17.367
n14920.out[0] (.names)                                           0.261    17.628
n14970.in[1] (.names)                                            1.014    18.642
n14970.out[0] (.names)                                           0.261    18.903
n14971.in[2] (.names)                                            1.014    19.917
n14971.out[0] (.names)                                           0.261    20.178
n14977.in[0] (.names)                                            1.014    21.192
n14977.out[0] (.names)                                           0.261    21.453
n14978.in[0] (.names)                                            1.014    22.467
n14978.out[0] (.names)                                           0.261    22.728
n14979.in[0] (.names)                                            1.014    23.742
n14979.out[0] (.names)                                           0.261    24.003
n14980.in[0] (.names)                                            1.014    25.016
n14980.out[0] (.names)                                           0.261    25.277
n14974.in[0] (.names)                                            1.014    26.291
n14974.out[0] (.names)                                           0.261    26.552
n14981.in[0] (.names)                                            1.014    27.566
n14981.out[0] (.names)                                           0.261    27.827
n14975.in[2] (.names)                                            1.014    28.841
n14975.out[0] (.names)                                           0.261    29.102
n15005.in[3] (.names)                                            1.014    30.116
n15005.out[0] (.names)                                           0.261    30.377
n15007.in[0] (.names)                                            1.014    31.390
n15007.out[0] (.names)                                           0.261    31.651
n15008.in[0] (.names)                                            1.014    32.665
n15008.out[0] (.names)                                           0.261    32.926
n14997.in[0] (.names)                                            1.014    33.940
n14997.out[0] (.names)                                           0.261    34.201
n14996.in[0] (.names)                                            1.014    35.215
n14996.out[0] (.names)                                           0.261    35.476
n14998.in[1] (.names)                                            1.014    36.490
n14998.out[0] (.names)                                           0.261    36.751
n15010.in[0] (.names)                                            1.014    37.765
n15010.out[0] (.names)                                           0.261    38.026
n15011.in[1] (.names)                                            1.014    39.039
n15011.out[0] (.names)                                           0.261    39.300
n15017.in[0] (.names)                                            1.014    40.314
n15017.out[0] (.names)                                           0.261    40.575
n15018.in[1] (.names)                                            1.014    41.589
n15018.out[0] (.names)                                           0.261    41.850
n15015.in[0] (.names)                                            1.014    42.864
n15015.out[0] (.names)                                           0.261    43.125
n15014.in[0] (.names)                                            1.014    44.139
n15014.out[0] (.names)                                           0.261    44.400
n15013.in[0] (.names)                                            1.014    45.413
n15013.out[0] (.names)                                           0.261    45.674
n14869.in[0] (.names)                                            1.014    46.688
n14869.out[0] (.names)                                           0.261    46.949
n15016.in[0] (.names)                                            1.014    47.963
n15016.out[0] (.names)                                           0.261    48.224
n13779.in[1] (.names)                                            1.014    49.238
n13779.out[0] (.names)                                           0.261    49.499
n13780.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13780.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n14510.Q[0] (.latch clocked by pclk)
Endpoint  : n8556.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14510.clk[0] (.latch)                                           1.014     1.014
n14510.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15671.in[1] (.names)                                            1.014     2.070
n15671.out[0] (.names)                                           0.261     2.331
n15674.in[1] (.names)                                            1.014     3.344
n15674.out[0] (.names)                                           0.261     3.605
n15676.in[0] (.names)                                            1.014     4.619
n15676.out[0] (.names)                                           0.261     4.880
n15672.in[0] (.names)                                            1.014     5.894
n15672.out[0] (.names)                                           0.261     6.155
n15673.in[0] (.names)                                            1.014     7.169
n15673.out[0] (.names)                                           0.261     7.430
n15678.in[1] (.names)                                            1.014     8.444
n15678.out[0] (.names)                                           0.261     8.705
n15679.in[1] (.names)                                            1.014     9.719
n15679.out[0] (.names)                                           0.261     9.980
n15680.in[0] (.names)                                            1.014    10.993
n15680.out[0] (.names)                                           0.261    11.254
n15681.in[2] (.names)                                            1.014    12.268
n15681.out[0] (.names)                                           0.261    12.529
n15682.in[0] (.names)                                            1.014    13.543
n15682.out[0] (.names)                                           0.261    13.804
n15688.in[1] (.names)                                            1.014    14.818
n15688.out[0] (.names)                                           0.261    15.079
n15689.in[0] (.names)                                            1.014    16.093
n15689.out[0] (.names)                                           0.261    16.354
n15492.in[0] (.names)                                            1.014    17.367
n15492.out[0] (.names)                                           0.261    17.628
n15493.in[1] (.names)                                            1.014    18.642
n15493.out[0] (.names)                                           0.261    18.903
n15497.in[1] (.names)                                            1.014    19.917
n15497.out[0] (.names)                                           0.261    20.178
n15498.in[1] (.names)                                            1.014    21.192
n15498.out[0] (.names)                                           0.261    21.453
n15501.in[1] (.names)                                            1.014    22.467
n15501.out[0] (.names)                                           0.261    22.728
n15502.in[0] (.names)                                            1.014    23.742
n15502.out[0] (.names)                                           0.261    24.003
n15503.in[0] (.names)                                            1.014    25.016
n15503.out[0] (.names)                                           0.261    25.277
n15504.in[0] (.names)                                            1.014    26.291
n15504.out[0] (.names)                                           0.261    26.552
n15491.in[0] (.names)                                            1.014    27.566
n15491.out[0] (.names)                                           0.261    27.827
n15485.in[0] (.names)                                            1.014    28.841
n15485.out[0] (.names)                                           0.261    29.102
n15508.in[0] (.names)                                            1.014    30.116
n15508.out[0] (.names)                                           0.261    30.377
n15509.in[1] (.names)                                            1.014    31.390
n15509.out[0] (.names)                                           0.261    31.651
n15511.in[1] (.names)                                            1.014    32.665
n15511.out[0] (.names)                                           0.261    32.926
n15499.in[1] (.names)                                            1.014    33.940
n15499.out[0] (.names)                                           0.261    34.201
n10028.in[0] (.names)                                            1.014    35.215
n10028.out[0] (.names)                                           0.261    35.476
n10029.in[1] (.names)                                            1.014    36.490
n10029.out[0] (.names)                                           0.261    36.751
n10032.in[3] (.names)                                            1.014    37.765
n10032.out[0] (.names)                                           0.261    38.026
n10035.in[2] (.names)                                            1.014    39.039
n10035.out[0] (.names)                                           0.261    39.300
n10037.in[1] (.names)                                            1.014    40.314
n10037.out[0] (.names)                                           0.261    40.575
n10039.in[1] (.names)                                            1.014    41.589
n10039.out[0] (.names)                                           0.261    41.850
n10040.in[1] (.names)                                            1.014    42.864
n10040.out[0] (.names)                                           0.261    43.125
n10049.in[0] (.names)                                            1.014    44.139
n10049.out[0] (.names)                                           0.261    44.400
n10050.in[0] (.names)                                            1.014    45.413
n10050.out[0] (.names)                                           0.261    45.674
n8680.in[0] (.names)                                             1.014    46.688
n8680.out[0] (.names)                                            0.261    46.949
n10052.in[1] (.names)                                            1.014    47.963
n10052.out[0] (.names)                                           0.261    48.224
n8555.in[0] (.names)                                             1.014    49.238
n8555.out[0] (.names)                                            0.261    49.499
n8556.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8556.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n13982.Q[0] (.latch clocked by pclk)
Endpoint  : n13855.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13982.clk[0] (.latch)                                           1.014     1.014
n13982.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13978.in[0] (.names)                                            1.014     2.070
n13978.out[0] (.names)                                           0.261     2.331
n13977.in[0] (.names)                                            1.014     3.344
n13977.out[0] (.names)                                           0.261     3.605
n13925.in[1] (.names)                                            1.014     4.619
n13925.out[0] (.names)                                           0.261     4.880
n13926.in[2] (.names)                                            1.014     5.894
n13926.out[0] (.names)                                           0.261     6.155
n13927.in[0] (.names)                                            1.014     7.169
n13927.out[0] (.names)                                           0.261     7.430
n13928.in[0] (.names)                                            1.014     8.444
n13928.out[0] (.names)                                           0.261     8.705
n13929.in[0] (.names)                                            1.014     9.719
n13929.out[0] (.names)                                           0.261     9.980
n13931.in[0] (.names)                                            1.014    10.993
n13931.out[0] (.names)                                           0.261    11.254
n13906.in[0] (.names)                                            1.014    12.268
n13906.out[0] (.names)                                           0.261    12.529
n13908.in[0] (.names)                                            1.014    13.543
n13908.out[0] (.names)                                           0.261    13.804
n13909.in[2] (.names)                                            1.014    14.818
n13909.out[0] (.names)                                           0.261    15.079
n13910.in[0] (.names)                                            1.014    16.093
n13910.out[0] (.names)                                           0.261    16.354
n13887.in[0] (.names)                                            1.014    17.367
n13887.out[0] (.names)                                           0.261    17.628
n13865.in[1] (.names)                                            1.014    18.642
n13865.out[0] (.names)                                           0.261    18.903
n13918.in[1] (.names)                                            1.014    19.917
n13918.out[0] (.names)                                           0.261    20.178
n13917.in[0] (.names)                                            1.014    21.192
n13917.out[0] (.names)                                           0.261    21.453
n13832.in[0] (.names)                                            1.014    22.467
n13832.out[0] (.names)                                           0.261    22.728
n13833.in[1] (.names)                                            1.014    23.742
n13833.out[0] (.names)                                           0.261    24.003
n13835.in[0] (.names)                                            1.014    25.016
n13835.out[0] (.names)                                           0.261    25.277
n13836.in[0] (.names)                                            1.014    26.291
n13836.out[0] (.names)                                           0.261    26.552
n13838.in[0] (.names)                                            1.014    27.566
n13838.out[0] (.names)                                           0.261    27.827
n13839.in[1] (.names)                                            1.014    28.841
n13839.out[0] (.names)                                           0.261    29.102
n13840.in[2] (.names)                                            1.014    30.116
n13840.out[0] (.names)                                           0.261    30.377
n13801.in[0] (.names)                                            1.014    31.390
n13801.out[0] (.names)                                           0.261    31.651
n13843.in[0] (.names)                                            1.014    32.665
n13843.out[0] (.names)                                           0.261    32.926
n13844.in[3] (.names)                                            1.014    33.940
n13844.out[0] (.names)                                           0.261    34.201
n13845.in[1] (.names)                                            1.014    35.215
n13845.out[0] (.names)                                           0.261    35.476
n13846.in[0] (.names)                                            1.014    36.490
n13846.out[0] (.names)                                           0.261    36.751
n13847.in[0] (.names)                                            1.014    37.765
n13847.out[0] (.names)                                           0.261    38.026
n13848.in[0] (.names)                                            1.014    39.039
n13848.out[0] (.names)                                           0.261    39.300
n13849.in[1] (.names)                                            1.014    40.314
n13849.out[0] (.names)                                           0.261    40.575
n13850.in[1] (.names)                                            1.014    41.589
n13850.out[0] (.names)                                           0.261    41.850
n13851.in[0] (.names)                                            1.014    42.864
n13851.out[0] (.names)                                           0.261    43.125
n13853.in[0] (.names)                                            1.014    44.139
n13853.out[0] (.names)                                           0.261    44.400
n13854.in[0] (.names)                                            1.014    45.413
n13854.out[0] (.names)                                           0.261    45.674
n8521.in[1] (.names)                                             1.014    46.688
n8521.out[0] (.names)                                            0.261    46.949
n13856.in[0] (.names)                                            1.014    47.963
n13856.out[0] (.names)                                           0.261    48.224
n13759.in[1] (.names)                                            1.014    49.238
n13759.out[0] (.names)                                           0.261    49.499
n13855.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13855.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n13982.Q[0] (.latch clocked by pclk)
Endpoint  : n13760.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13982.clk[0] (.latch)                                           1.014     1.014
n13982.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13978.in[0] (.names)                                            1.014     2.070
n13978.out[0] (.names)                                           0.261     2.331
n13977.in[0] (.names)                                            1.014     3.344
n13977.out[0] (.names)                                           0.261     3.605
n13925.in[1] (.names)                                            1.014     4.619
n13925.out[0] (.names)                                           0.261     4.880
n13926.in[2] (.names)                                            1.014     5.894
n13926.out[0] (.names)                                           0.261     6.155
n13927.in[0] (.names)                                            1.014     7.169
n13927.out[0] (.names)                                           0.261     7.430
n13928.in[0] (.names)                                            1.014     8.444
n13928.out[0] (.names)                                           0.261     8.705
n13929.in[0] (.names)                                            1.014     9.719
n13929.out[0] (.names)                                           0.261     9.980
n13931.in[0] (.names)                                            1.014    10.993
n13931.out[0] (.names)                                           0.261    11.254
n13906.in[0] (.names)                                            1.014    12.268
n13906.out[0] (.names)                                           0.261    12.529
n13908.in[0] (.names)                                            1.014    13.543
n13908.out[0] (.names)                                           0.261    13.804
n13909.in[2] (.names)                                            1.014    14.818
n13909.out[0] (.names)                                           0.261    15.079
n13910.in[0] (.names)                                            1.014    16.093
n13910.out[0] (.names)                                           0.261    16.354
n13887.in[0] (.names)                                            1.014    17.367
n13887.out[0] (.names)                                           0.261    17.628
n13865.in[1] (.names)                                            1.014    18.642
n13865.out[0] (.names)                                           0.261    18.903
n13918.in[1] (.names)                                            1.014    19.917
n13918.out[0] (.names)                                           0.261    20.178
n13917.in[0] (.names)                                            1.014    21.192
n13917.out[0] (.names)                                           0.261    21.453
n13832.in[0] (.names)                                            1.014    22.467
n13832.out[0] (.names)                                           0.261    22.728
n13833.in[1] (.names)                                            1.014    23.742
n13833.out[0] (.names)                                           0.261    24.003
n13835.in[0] (.names)                                            1.014    25.016
n13835.out[0] (.names)                                           0.261    25.277
n13836.in[0] (.names)                                            1.014    26.291
n13836.out[0] (.names)                                           0.261    26.552
n13838.in[0] (.names)                                            1.014    27.566
n13838.out[0] (.names)                                           0.261    27.827
n13839.in[1] (.names)                                            1.014    28.841
n13839.out[0] (.names)                                           0.261    29.102
n13840.in[2] (.names)                                            1.014    30.116
n13840.out[0] (.names)                                           0.261    30.377
n13801.in[0] (.names)                                            1.014    31.390
n13801.out[0] (.names)                                           0.261    31.651
n13843.in[0] (.names)                                            1.014    32.665
n13843.out[0] (.names)                                           0.261    32.926
n13844.in[3] (.names)                                            1.014    33.940
n13844.out[0] (.names)                                           0.261    34.201
n13845.in[1] (.names)                                            1.014    35.215
n13845.out[0] (.names)                                           0.261    35.476
n13846.in[0] (.names)                                            1.014    36.490
n13846.out[0] (.names)                                           0.261    36.751
n13847.in[0] (.names)                                            1.014    37.765
n13847.out[0] (.names)                                           0.261    38.026
n13848.in[0] (.names)                                            1.014    39.039
n13848.out[0] (.names)                                           0.261    39.300
n13849.in[1] (.names)                                            1.014    40.314
n13849.out[0] (.names)                                           0.261    40.575
n13850.in[1] (.names)                                            1.014    41.589
n13850.out[0] (.names)                                           0.261    41.850
n13851.in[0] (.names)                                            1.014    42.864
n13851.out[0] (.names)                                           0.261    43.125
n13853.in[0] (.names)                                            1.014    44.139
n13853.out[0] (.names)                                           0.261    44.400
n13854.in[0] (.names)                                            1.014    45.413
n13854.out[0] (.names)                                           0.261    45.674
n8521.in[1] (.names)                                             1.014    46.688
n8521.out[0] (.names)                                            0.261    46.949
n13856.in[0] (.names)                                            1.014    47.963
n13856.out[0] (.names)                                           0.261    48.224
n13759.in[1] (.names)                                            1.014    49.238
n13759.out[0] (.names)                                           0.261    49.499
n13760.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13760.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n4873.Q[0] (.latch clocked by pclk)
Endpoint  : n216.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
n4873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14484.in[0] (.names)                                            1.014     3.344
n14484.out[0] (.names)                                           0.261     3.605
n14481.in[2] (.names)                                            1.014     4.619
n14481.out[0] (.names)                                           0.261     4.880
n14482.in[0] (.names)                                            1.014     5.894
n14482.out[0] (.names)                                           0.261     6.155
n14120.in[1] (.names)                                            1.014     7.169
n14120.out[0] (.names)                                           0.261     7.430
n14237.in[0] (.names)                                            1.014     8.444
n14237.out[0] (.names)                                           0.261     8.705
n14238.in[0] (.names)                                            1.014     9.719
n14238.out[0] (.names)                                           0.261     9.980
n14240.in[0] (.names)                                            1.014    10.993
n14240.out[0] (.names)                                           0.261    11.254
n14241.in[0] (.names)                                            1.014    12.268
n14241.out[0] (.names)                                           0.261    12.529
n14242.in[0] (.names)                                            1.014    13.543
n14242.out[0] (.names)                                           0.261    13.804
n14274.in[0] (.names)                                            1.014    14.818
n14274.out[0] (.names)                                           0.261    15.079
n14277.in[0] (.names)                                            1.014    16.093
n14277.out[0] (.names)                                           0.261    16.354
n14278.in[0] (.names)                                            1.014    17.367
n14278.out[0] (.names)                                           0.261    17.628
n14279.in[0] (.names)                                            1.014    18.642
n14279.out[0] (.names)                                           0.261    18.903
n14280.in[0] (.names)                                            1.014    19.917
n14280.out[0] (.names)                                           0.261    20.178
n14281.in[0] (.names)                                            1.014    21.192
n14281.out[0] (.names)                                           0.261    21.453
n14282.in[1] (.names)                                            1.014    22.467
n14282.out[0] (.names)                                           0.261    22.728
n14284.in[1] (.names)                                            1.014    23.742
n14284.out[0] (.names)                                           0.261    24.003
n14287.in[1] (.names)                                            1.014    25.016
n14287.out[0] (.names)                                           0.261    25.277
n14289.in[0] (.names)                                            1.014    26.291
n14289.out[0] (.names)                                           0.261    26.552
n14285.in[0] (.names)                                            1.014    27.566
n14285.out[0] (.names)                                           0.261    27.827
n14286.in[1] (.names)                                            1.014    28.841
n14286.out[0] (.names)                                           0.261    29.102
n14290.in[1] (.names)                                            1.014    30.116
n14290.out[0] (.names)                                           0.261    30.377
n14291.in[0] (.names)                                            1.014    31.390
n14291.out[0] (.names)                                           0.261    31.651
n14298.in[1] (.names)                                            1.014    32.665
n14298.out[0] (.names)                                           0.261    32.926
n14300.in[1] (.names)                                            1.014    33.940
n14300.out[0] (.names)                                           0.261    34.201
n14301.in[1] (.names)                                            1.014    35.215
n14301.out[0] (.names)                                           0.261    35.476
n14302.in[0] (.names)                                            1.014    36.490
n14302.out[0] (.names)                                           0.261    36.751
n14307.in[0] (.names)                                            1.014    37.765
n14307.out[0] (.names)                                           0.261    38.026
n14320.in[2] (.names)                                            1.014    39.039
n14320.out[0] (.names)                                           0.261    39.300
n14321.in[0] (.names)                                            1.014    40.314
n14321.out[0] (.names)                                           0.261    40.575
n14322.in[0] (.names)                                            1.014    41.589
n14322.out[0] (.names)                                           0.261    41.850
n14323.in[2] (.names)                                            1.014    42.864
n14323.out[0] (.names)                                           0.261    43.125
n14325.in[1] (.names)                                            1.014    44.139
n14325.out[0] (.names)                                           0.261    44.400
n176.in[1] (.names)                                              1.014    45.413
n176.out[0] (.names)                                             0.261    45.674
n14324.in[0] (.names)                                            1.014    46.688
n14324.out[0] (.names)                                           0.261    46.949
n13743.in[1] (.names)                                            1.014    47.963
n13743.out[0] (.names)                                           0.261    48.224
n215.in[0] (.names)                                              1.014    49.238
n215.out[0] (.names)                                             0.261    49.499
n216.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n216.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n4873.Q[0] (.latch clocked by pclk)
Endpoint  : n220.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
n4873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14484.in[0] (.names)                                            1.014     3.344
n14484.out[0] (.names)                                           0.261     3.605
n14481.in[2] (.names)                                            1.014     4.619
n14481.out[0] (.names)                                           0.261     4.880
n14482.in[0] (.names)                                            1.014     5.894
n14482.out[0] (.names)                                           0.261     6.155
n14120.in[1] (.names)                                            1.014     7.169
n14120.out[0] (.names)                                           0.261     7.430
n14237.in[0] (.names)                                            1.014     8.444
n14237.out[0] (.names)                                           0.261     8.705
n14238.in[0] (.names)                                            1.014     9.719
n14238.out[0] (.names)                                           0.261     9.980
n14240.in[0] (.names)                                            1.014    10.993
n14240.out[0] (.names)                                           0.261    11.254
n14241.in[0] (.names)                                            1.014    12.268
n14241.out[0] (.names)                                           0.261    12.529
n14242.in[0] (.names)                                            1.014    13.543
n14242.out[0] (.names)                                           0.261    13.804
n14274.in[0] (.names)                                            1.014    14.818
n14274.out[0] (.names)                                           0.261    15.079
n14277.in[0] (.names)                                            1.014    16.093
n14277.out[0] (.names)                                           0.261    16.354
n14278.in[0] (.names)                                            1.014    17.367
n14278.out[0] (.names)                                           0.261    17.628
n14279.in[0] (.names)                                            1.014    18.642
n14279.out[0] (.names)                                           0.261    18.903
n14280.in[0] (.names)                                            1.014    19.917
n14280.out[0] (.names)                                           0.261    20.178
n14281.in[0] (.names)                                            1.014    21.192
n14281.out[0] (.names)                                           0.261    21.453
n14282.in[1] (.names)                                            1.014    22.467
n14282.out[0] (.names)                                           0.261    22.728
n14284.in[1] (.names)                                            1.014    23.742
n14284.out[0] (.names)                                           0.261    24.003
n14287.in[1] (.names)                                            1.014    25.016
n14287.out[0] (.names)                                           0.261    25.277
n14289.in[0] (.names)                                            1.014    26.291
n14289.out[0] (.names)                                           0.261    26.552
n14285.in[0] (.names)                                            1.014    27.566
n14285.out[0] (.names)                                           0.261    27.827
n14286.in[1] (.names)                                            1.014    28.841
n14286.out[0] (.names)                                           0.261    29.102
n14290.in[1] (.names)                                            1.014    30.116
n14290.out[0] (.names)                                           0.261    30.377
n14291.in[0] (.names)                                            1.014    31.390
n14291.out[0] (.names)                                           0.261    31.651
n14298.in[1] (.names)                                            1.014    32.665
n14298.out[0] (.names)                                           0.261    32.926
n14300.in[1] (.names)                                            1.014    33.940
n14300.out[0] (.names)                                           0.261    34.201
n14301.in[1] (.names)                                            1.014    35.215
n14301.out[0] (.names)                                           0.261    35.476
n14302.in[0] (.names)                                            1.014    36.490
n14302.out[0] (.names)                                           0.261    36.751
n14307.in[0] (.names)                                            1.014    37.765
n14307.out[0] (.names)                                           0.261    38.026
n14308.in[0] (.names)                                            1.014    39.039
n14308.out[0] (.names)                                           0.261    39.300
n14310.in[3] (.names)                                            1.014    40.314
n14310.out[0] (.names)                                           0.261    40.575
n14314.in[1] (.names)                                            1.014    41.589
n14314.out[0] (.names)                                           0.261    41.850
n14046.in[0] (.names)                                            1.014    42.864
n14046.out[0] (.names)                                           0.261    43.125
n14047.in[1] (.names)                                            1.014    44.139
n14047.out[0] (.names)                                           0.261    44.400
n14049.in[1] (.names)                                            1.014    45.413
n14049.out[0] (.names)                                           0.261    45.674
n14050.in[1] (.names)                                            1.014    46.688
n14050.out[0] (.names)                                           0.261    46.949
n185.in[1] (.names)                                              1.014    47.963
n185.out[0] (.names)                                             0.261    48.224
n219.in[0] (.names)                                              1.014    49.238
n219.out[0] (.names)                                             0.261    49.499
n220.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n220.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n8554.Q[0] (.latch clocked by pclk)
Endpoint  : n14382.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8554.clk[0] (.latch)                                            1.014     1.014
n8554.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14040.in[0] (.names)                                            1.014     2.070
n14040.out[0] (.names)                                           0.261     2.331
n14042.in[1] (.names)                                            1.014     3.344
n14042.out[0] (.names)                                           0.261     3.605
n14043.in[0] (.names)                                            1.014     4.619
n14043.out[0] (.names)                                           0.261     4.880
n14045.in[0] (.names)                                            1.014     5.894
n14045.out[0] (.names)                                           0.261     6.155
n14254.in[1] (.names)                                            1.014     7.169
n14254.out[0] (.names)                                           0.261     7.430
n14255.in[0] (.names)                                            1.014     8.444
n14255.out[0] (.names)                                           0.261     8.705
n14247.in[0] (.names)                                            1.014     9.719
n14247.out[0] (.names)                                           0.261     9.980
n14253.in[0] (.names)                                            1.014    10.993
n14253.out[0] (.names)                                           0.261    11.254
n14249.in[1] (.names)                                            1.014    12.268
n14249.out[0] (.names)                                           0.261    12.529
n14250.in[2] (.names)                                            1.014    13.543
n14250.out[0] (.names)                                           0.261    13.804
n14256.in[0] (.names)                                            1.014    14.818
n14256.out[0] (.names)                                           0.261    15.079
n14258.in[0] (.names)                                            1.014    16.093
n14258.out[0] (.names)                                           0.261    16.354
n14245.in[0] (.names)                                            1.014    17.367
n14245.out[0] (.names)                                           0.261    17.628
n14266.in[1] (.names)                                            1.014    18.642
n14266.out[0] (.names)                                           0.261    18.903
n14267.in[1] (.names)                                            1.014    19.917
n14267.out[0] (.names)                                           0.261    20.178
n14263.in[1] (.names)                                            1.014    21.192
n14263.out[0] (.names)                                           0.261    21.453
n14265.in[0] (.names)                                            1.014    22.467
n14265.out[0] (.names)                                           0.261    22.728
n14268.in[3] (.names)                                            1.014    23.742
n14268.out[0] (.names)                                           0.261    24.003
n14270.in[1] (.names)                                            1.014    25.016
n14270.out[0] (.names)                                           0.261    25.277
n14114.in[1] (.names)                                            1.014    26.291
n14114.out[0] (.names)                                           0.261    26.552
n14272.in[0] (.names)                                            1.014    27.566
n14272.out[0] (.names)                                           0.261    27.827
n14399.in[1] (.names)                                            1.014    28.841
n14399.out[0] (.names)                                           0.261    29.102
n14400.in[1] (.names)                                            1.014    30.116
n14400.out[0] (.names)                                           0.261    30.377
n14379.in[1] (.names)                                            1.014    31.390
n14379.out[0] (.names)                                           0.261    31.651
n14380.in[2] (.names)                                            1.014    32.665
n14380.out[0] (.names)                                           0.261    32.926
n14390.in[1] (.names)                                            1.014    33.940
n14390.out[0] (.names)                                           0.261    34.201
n14383.in[0] (.names)                                            1.014    35.215
n14383.out[0] (.names)                                           0.261    35.476
n14397.in[2] (.names)                                            1.014    36.490
n14397.out[0] (.names)                                           0.261    36.751
n14404.in[2] (.names)                                            1.014    37.765
n14404.out[0] (.names)                                           0.261    38.026
n14405.in[1] (.names)                                            1.014    39.039
n14405.out[0] (.names)                                           0.261    39.300
n217.in[1] (.names)                                              1.014    40.314
n217.out[0] (.names)                                             0.261    40.575
n14385.in[1] (.names)                                            1.014    41.589
n14385.out[0] (.names)                                           0.261    41.850
n14396.in[1] (.names)                                            1.014    42.864
n14396.out[0] (.names)                                           0.261    43.125
n14387.in[0] (.names)                                            1.014    44.139
n14387.out[0] (.names)                                           0.261    44.400
n13773.in[0] (.names)                                            1.014    45.413
n13773.out[0] (.names)                                           0.261    45.674
n14388.in[1] (.names)                                            1.014    46.688
n14388.out[0] (.names)                                           0.261    46.949
n13771.in[1] (.names)                                            1.014    47.963
n13771.out[0] (.names)                                           0.261    48.224
n14381.in[0] (.names)                                            1.014    49.238
n14381.out[0] (.names)                                           0.261    49.499
n14382.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14382.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n4873.Q[0] (.latch clocked by pclk)
Endpoint  : n14498.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
n4873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14484.in[0] (.names)                                            1.014     3.344
n14484.out[0] (.names)                                           0.261     3.605
n14481.in[2] (.names)                                            1.014     4.619
n14481.out[0] (.names)                                           0.261     4.880
n14482.in[0] (.names)                                            1.014     5.894
n14482.out[0] (.names)                                           0.261     6.155
n14120.in[1] (.names)                                            1.014     7.169
n14120.out[0] (.names)                                           0.261     7.430
n14209.in[1] (.names)                                            1.014     8.444
n14209.out[0] (.names)                                           0.261     8.705
n14210.in[0] (.names)                                            1.014     9.719
n14210.out[0] (.names)                                           0.261     9.980
n14211.in[1] (.names)                                            1.014    10.993
n14211.out[0] (.names)                                           0.261    11.254
n14213.in[1] (.names)                                            1.014    12.268
n14213.out[0] (.names)                                           0.261    12.529
n14214.in[0] (.names)                                            1.014    13.543
n14214.out[0] (.names)                                           0.261    13.804
n14217.in[0] (.names)                                            1.014    14.818
n14217.out[0] (.names)                                           0.261    15.079
n14219.in[1] (.names)                                            1.014    16.093
n14219.out[0] (.names)                                           0.261    16.354
n14221.in[1] (.names)                                            1.014    17.367
n14221.out[0] (.names)                                           0.261    17.628
n14222.in[0] (.names)                                            1.014    18.642
n14222.out[0] (.names)                                           0.261    18.903
n14215.in[0] (.names)                                            1.014    19.917
n14215.out[0] (.names)                                           0.261    20.178
n14173.in[0] (.names)                                            1.014    21.192
n14173.out[0] (.names)                                           0.261    21.453
n14146.in[0] (.names)                                            1.014    22.467
n14146.out[0] (.names)                                           0.261    22.728
n14174.in[0] (.names)                                            1.014    23.742
n14174.out[0] (.names)                                           0.261    24.003
n14175.in[0] (.names)                                            1.014    25.016
n14175.out[0] (.names)                                           0.261    25.277
n14180.in[1] (.names)                                            1.014    26.291
n14180.out[0] (.names)                                           0.261    26.552
n14148.in[0] (.names)                                            1.014    27.566
n14148.out[0] (.names)                                           0.261    27.827
n14176.in[0] (.names)                                            1.014    28.841
n14176.out[0] (.names)                                           0.261    29.102
n14181.in[1] (.names)                                            1.014    30.116
n14181.out[0] (.names)                                           0.261    30.377
n14182.in[0] (.names)                                            1.014    31.390
n14182.out[0] (.names)                                           0.261    31.651
n14183.in[0] (.names)                                            1.014    32.665
n14183.out[0] (.names)                                           0.261    32.926
n14184.in[1] (.names)                                            1.014    33.940
n14184.out[0] (.names)                                           0.261    34.201
n14085.in[0] (.names)                                            1.014    35.215
n14085.out[0] (.names)                                           0.261    35.476
n14185.in[0] (.names)                                            1.014    36.490
n14185.out[0] (.names)                                           0.261    36.751
n14234.in[1] (.names)                                            1.014    37.765
n14234.out[0] (.names)                                           0.261    38.026
n14235.in[0] (.names)                                            1.014    39.039
n14235.out[0] (.names)                                           0.261    39.300
n14236.in[0] (.names)                                            1.014    40.314
n14236.out[0] (.names)                                           0.261    40.575
n14500.in[2] (.names)                                            1.014    41.589
n14500.out[0] (.names)                                           0.261    41.850
n14501.in[0] (.names)                                            1.014    42.864
n14501.out[0] (.names)                                           0.261    43.125
n14503.in[1] (.names)                                            1.014    44.139
n14503.out[0] (.names)                                           0.261    44.400
n14505.in[0] (.names)                                            1.014    45.413
n14505.out[0] (.names)                                           0.261    45.674
n13757.in[0] (.names)                                            1.014    46.688
n13757.out[0] (.names)                                           0.261    46.949
n13735.in[0] (.names)                                            1.014    47.963
n13735.out[0] (.names)                                           0.261    48.224
n14499.in[1] (.names)                                            1.014    49.238
n14499.out[0] (.names)                                           0.261    49.499
n14498.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14498.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n4873.Q[0] (.latch clocked by pclk)
Endpoint  : n224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
n4873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14484.in[0] (.names)                                            1.014     3.344
n14484.out[0] (.names)                                           0.261     3.605
n14481.in[2] (.names)                                            1.014     4.619
n14481.out[0] (.names)                                           0.261     4.880
n14482.in[0] (.names)                                            1.014     5.894
n14482.out[0] (.names)                                           0.261     6.155
n14120.in[1] (.names)                                            1.014     7.169
n14120.out[0] (.names)                                           0.261     7.430
n14209.in[1] (.names)                                            1.014     8.444
n14209.out[0] (.names)                                           0.261     8.705
n14210.in[0] (.names)                                            1.014     9.719
n14210.out[0] (.names)                                           0.261     9.980
n14211.in[1] (.names)                                            1.014    10.993
n14211.out[0] (.names)                                           0.261    11.254
n14213.in[1] (.names)                                            1.014    12.268
n14213.out[0] (.names)                                           0.261    12.529
n14214.in[0] (.names)                                            1.014    13.543
n14214.out[0] (.names)                                           0.261    13.804
n14217.in[0] (.names)                                            1.014    14.818
n14217.out[0] (.names)                                           0.261    15.079
n14219.in[1] (.names)                                            1.014    16.093
n14219.out[0] (.names)                                           0.261    16.354
n14221.in[1] (.names)                                            1.014    17.367
n14221.out[0] (.names)                                           0.261    17.628
n14222.in[0] (.names)                                            1.014    18.642
n14222.out[0] (.names)                                           0.261    18.903
n14215.in[0] (.names)                                            1.014    19.917
n14215.out[0] (.names)                                           0.261    20.178
n14173.in[0] (.names)                                            1.014    21.192
n14173.out[0] (.names)                                           0.261    21.453
n14146.in[0] (.names)                                            1.014    22.467
n14146.out[0] (.names)                                           0.261    22.728
n14174.in[0] (.names)                                            1.014    23.742
n14174.out[0] (.names)                                           0.261    24.003
n14175.in[0] (.names)                                            1.014    25.016
n14175.out[0] (.names)                                           0.261    25.277
n14180.in[1] (.names)                                            1.014    26.291
n14180.out[0] (.names)                                           0.261    26.552
n14148.in[0] (.names)                                            1.014    27.566
n14148.out[0] (.names)                                           0.261    27.827
n14149.in[1] (.names)                                            1.014    28.841
n14149.out[0] (.names)                                           0.261    29.102
n14153.in[1] (.names)                                            1.014    30.116
n14153.out[0] (.names)                                           0.261    30.377
n14154.in[0] (.names)                                            1.014    31.390
n14154.out[0] (.names)                                           0.261    31.651
n14150.in[0] (.names)                                            1.014    32.665
n14150.out[0] (.names)                                           0.261    32.926
n14151.in[0] (.names)                                            1.014    33.940
n14151.out[0] (.names)                                           0.261    34.201
n14155.in[0] (.names)                                            1.014    35.215
n14155.out[0] (.names)                                           0.261    35.476
n14156.in[0] (.names)                                            1.014    36.490
n14156.out[0] (.names)                                           0.261    36.751
n14158.in[0] (.names)                                            1.014    37.765
n14158.out[0] (.names)                                           0.261    38.026
n14159.in[0] (.names)                                            1.014    39.039
n14159.out[0] (.names)                                           0.261    39.300
n14160.in[0] (.names)                                            1.014    40.314
n14160.out[0] (.names)                                           0.261    40.575
n14161.in[0] (.names)                                            1.014    41.589
n14161.out[0] (.names)                                           0.261    41.850
n13789.in[0] (.names)                                            1.014    42.864
n13789.out[0] (.names)                                           0.261    43.125
n14162.in[1] (.names)                                            1.014    44.139
n14162.out[0] (.names)                                           0.261    44.400
n14163.in[0] (.names)                                            1.014    45.413
n14163.out[0] (.names)                                           0.261    45.674
n14164.in[0] (.names)                                            1.014    46.688
n14164.out[0] (.names)                                           0.261    46.949
n14165.in[0] (.names)                                            1.014    47.963
n14165.out[0] (.names)                                           0.261    48.224
n223.in[0] (.names)                                              1.014    49.238
n223.out[0] (.names)                                             0.261    49.499
n224.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n224.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n12264.Q[0] (.latch clocked by pclk)
Endpoint  : n12617.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12264.clk[0] (.latch)                                           1.014     1.014
n12264.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12265.in[0] (.names)                                            1.014     2.070
n12265.out[0] (.names)                                           0.261     2.331
n12266.in[0] (.names)                                            1.014     3.344
n12266.out[0] (.names)                                           0.261     3.605
n12267.in[0] (.names)                                            1.014     4.619
n12267.out[0] (.names)                                           0.261     4.880
n12268.in[0] (.names)                                            1.014     5.894
n12268.out[0] (.names)                                           0.261     6.155
n12255.in[0] (.names)                                            1.014     7.169
n12255.out[0] (.names)                                           0.261     7.430
n12294.in[0] (.names)                                            1.014     8.444
n12294.out[0] (.names)                                           0.261     8.705
n12295.in[1] (.names)                                            1.014     9.719
n12295.out[0] (.names)                                           0.261     9.980
n12296.in[1] (.names)                                            1.014    10.993
n12296.out[0] (.names)                                           0.261    11.254
n12298.in[0] (.names)                                            1.014    12.268
n12298.out[0] (.names)                                           0.261    12.529
n12256.in[0] (.names)                                            1.014    13.543
n12256.out[0] (.names)                                           0.261    13.804
n12271.in[0] (.names)                                            1.014    14.818
n12271.out[0] (.names)                                           0.261    15.079
n12272.in[3] (.names)                                            1.014    16.093
n12272.out[0] (.names)                                           0.261    16.354
n12273.in[1] (.names)                                            1.014    17.367
n12273.out[0] (.names)                                           0.261    17.628
n12274.in[0] (.names)                                            1.014    18.642
n12274.out[0] (.names)                                           0.261    18.903
n12275.in[0] (.names)                                            1.014    19.917
n12275.out[0] (.names)                                           0.261    20.178
n12276.in[0] (.names)                                            1.014    21.192
n12276.out[0] (.names)                                           0.261    21.453
n12280.in[1] (.names)                                            1.014    22.467
n12280.out[0] (.names)                                           0.261    22.728
n12281.in[1] (.names)                                            1.014    23.742
n12281.out[0] (.names)                                           0.261    24.003
n12254.in[0] (.names)                                            1.014    25.016
n12254.out[0] (.names)                                           0.261    25.277
n13721.in[1] (.names)                                            1.014    26.291
n13721.out[0] (.names)                                           0.261    26.552
n13722.in[2] (.names)                                            1.014    27.566
n13722.out[0] (.names)                                           0.261    27.827
n13723.in[0] (.names)                                            1.014    28.841
n13723.out[0] (.names)                                           0.261    29.102
n13725.in[0] (.names)                                            1.014    30.116
n13725.out[0] (.names)                                           0.261    30.377
n13726.in[0] (.names)                                            1.014    31.390
n13726.out[0] (.names)                                           0.261    31.651
n13639.in[0] (.names)                                            1.014    32.665
n13639.out[0] (.names)                                           0.261    32.926
n13640.in[2] (.names)                                            1.014    33.940
n13640.out[0] (.names)                                           0.261    34.201
n13686.in[0] (.names)                                            1.014    35.215
n13686.out[0] (.names)                                           0.261    35.476
n13687.in[0] (.names)                                            1.014    36.490
n13687.out[0] (.names)                                           0.261    36.751
n13689.in[1] (.names)                                            1.014    37.765
n13689.out[0] (.names)                                           0.261    38.026
n13690.in[1] (.names)                                            1.014    39.039
n13690.out[0] (.names)                                           0.261    39.300
n13691.in[0] (.names)                                            1.014    40.314
n13691.out[0] (.names)                                           0.261    40.575
n13692.in[1] (.names)                                            1.014    41.589
n13692.out[0] (.names)                                           0.261    41.850
n13694.in[1] (.names)                                            1.014    42.864
n13694.out[0] (.names)                                           0.261    43.125
n13696.in[0] (.names)                                            1.014    44.139
n13696.out[0] (.names)                                           0.261    44.400
n13697.in[0] (.names)                                            1.014    45.413
n13697.out[0] (.names)                                           0.261    45.674
n13698.in[0] (.names)                                            1.014    46.688
n13698.out[0] (.names)                                           0.261    46.949
n10833.in[0] (.names)                                            1.014    47.963
n10833.out[0] (.names)                                           0.261    48.224
n12616.in[0] (.names)                                            1.014    49.238
n12616.out[0] (.names)                                           0.261    49.499
n12617.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12617.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n10433.Q[0] (.latch clocked by pclk)
Endpoint  : n10531.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10433.clk[0] (.latch)                                           1.014     1.014
n10433.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10434.in[0] (.names)                                            1.014     2.070
n10434.out[0] (.names)                                           0.261     2.331
n10435.in[0] (.names)                                            1.014     3.344
n10435.out[0] (.names)                                           0.261     3.605
n10441.in[0] (.names)                                            1.014     4.619
n10441.out[0] (.names)                                           0.261     4.880
n10436.in[0] (.names)                                            1.014     5.894
n10436.out[0] (.names)                                           0.261     6.155
n10437.in[0] (.names)                                            1.014     7.169
n10437.out[0] (.names)                                           0.261     7.430
n10438.in[0] (.names)                                            1.014     8.444
n10438.out[0] (.names)                                           0.261     8.705
n10439.in[0] (.names)                                            1.014     9.719
n10439.out[0] (.names)                                           0.261     9.980
n10440.in[0] (.names)                                            1.014    10.993
n10440.out[0] (.names)                                           0.261    11.254
n10535.in[1] (.names)                                            1.014    12.268
n10535.out[0] (.names)                                           0.261    12.529
n10536.in[2] (.names)                                            1.014    13.543
n10536.out[0] (.names)                                           0.261    13.804
n10539.in[1] (.names)                                            1.014    14.818
n10539.out[0] (.names)                                           0.261    15.079
n10544.in[1] (.names)                                            1.014    16.093
n10544.out[0] (.names)                                           0.261    16.354
n10556.in[1] (.names)                                            1.014    17.367
n10556.out[0] (.names)                                           0.261    17.628
n10557.in[0] (.names)                                            1.014    18.642
n10557.out[0] (.names)                                           0.261    18.903
n10558.in[0] (.names)                                            1.014    19.917
n10558.out[0] (.names)                                           0.261    20.178
n10549.in[0] (.names)                                            1.014    21.192
n10549.out[0] (.names)                                           0.261    21.453
n10551.in[0] (.names)                                            1.014    22.467
n10551.out[0] (.names)                                           0.261    22.728
n10576.in[0] (.names)                                            1.014    23.742
n10576.out[0] (.names)                                           0.261    24.003
n10577.in[0] (.names)                                            1.014    25.016
n10577.out[0] (.names)                                           0.261    25.277
n10581.in[0] (.names)                                            1.014    26.291
n10581.out[0] (.names)                                           0.261    26.552
n10582.in[0] (.names)                                            1.014    27.566
n10582.out[0] (.names)                                           0.261    27.827
n10583.in[0] (.names)                                            1.014    28.841
n10583.out[0] (.names)                                           0.261    29.102
n10589.in[2] (.names)                                            1.014    30.116
n10589.out[0] (.names)                                           0.261    30.377
n10607.in[1] (.names)                                            1.014    31.390
n10607.out[0] (.names)                                           0.261    31.651
n10608.in[0] (.names)                                            1.014    32.665
n10608.out[0] (.names)                                           0.261    32.926
n10512.in[0] (.names)                                            1.014    33.940
n10512.out[0] (.names)                                           0.261    34.201
n10513.in[3] (.names)                                            1.014    35.215
n10513.out[0] (.names)                                           0.261    35.476
n10519.in[1] (.names)                                            1.014    36.490
n10519.out[0] (.names)                                           0.261    36.751
n10520.in[1] (.names)                                            1.014    37.765
n10520.out[0] (.names)                                           0.261    38.026
n10521.in[1] (.names)                                            1.014    39.039
n10521.out[0] (.names)                                           0.261    39.300
n10522.in[0] (.names)                                            1.014    40.314
n10522.out[0] (.names)                                           0.261    40.575
n10523.in[0] (.names)                                            1.014    41.589
n10523.out[0] (.names)                                           0.261    41.850
n10525.in[0] (.names)                                            1.014    42.864
n10525.out[0] (.names)                                           0.261    43.125
n10527.in[0] (.names)                                            1.014    44.139
n10527.out[0] (.names)                                           0.261    44.400
n10528.in[1] (.names)                                            1.014    45.413
n10528.out[0] (.names)                                           0.261    45.674
n10469.in[0] (.names)                                            1.014    46.688
n10469.out[0] (.names)                                           0.261    46.949
n221.in[2] (.names)                                              1.014    47.963
n221.out[0] (.names)                                             0.261    48.224
n10530.in[1] (.names)                                            1.014    49.238
n10530.out[0] (.names)                                           0.261    49.499
n10531.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10531.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n11289.Q[0] (.latch clocked by pclk)
Endpoint  : n10797.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11289.clk[0] (.latch)                                           1.014     1.014
n11289.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11286.in[0] (.names)                                            1.014     2.070
n11286.out[0] (.names)                                           0.261     2.331
n11287.in[0] (.names)                                            1.014     3.344
n11287.out[0] (.names)                                           0.261     3.605
n11288.in[1] (.names)                                            1.014     4.619
n11288.out[0] (.names)                                           0.261     4.880
n11478.in[1] (.names)                                            1.014     5.894
n11478.out[0] (.names)                                           0.261     6.155
n11481.in[0] (.names)                                            1.014     7.169
n11481.out[0] (.names)                                           0.261     7.430
n11408.in[0] (.names)                                            1.014     8.444
n11408.out[0] (.names)                                           0.261     8.705
n11409.in[3] (.names)                                            1.014     9.719
n11409.out[0] (.names)                                           0.261     9.980
n11411.in[3] (.names)                                            1.014    10.993
n11411.out[0] (.names)                                           0.261    11.254
n11415.in[1] (.names)                                            1.014    12.268
n11415.out[0] (.names)                                           0.261    12.529
n11416.in[1] (.names)                                            1.014    13.543
n11416.out[0] (.names)                                           0.261    13.804
n11417.in[1] (.names)                                            1.014    14.818
n11417.out[0] (.names)                                           0.261    15.079
n11420.in[1] (.names)                                            1.014    16.093
n11420.out[0] (.names)                                           0.261    16.354
n11421.in[0] (.names)                                            1.014    17.367
n11421.out[0] (.names)                                           0.261    17.628
n11422.in[0] (.names)                                            1.014    18.642
n11422.out[0] (.names)                                           0.261    18.903
n11424.in[0] (.names)                                            1.014    19.917
n11424.out[0] (.names)                                           0.261    20.178
n11426.in[0] (.names)                                            1.014    21.192
n11426.out[0] (.names)                                           0.261    21.453
n11428.in[0] (.names)                                            1.014    22.467
n11428.out[0] (.names)                                           0.261    22.728
n11429.in[0] (.names)                                            1.014    23.742
n11429.out[0] (.names)                                           0.261    24.003
n11335.in[1] (.names)                                            1.014    25.016
n11335.out[0] (.names)                                           0.261    25.277
n11346.in[2] (.names)                                            1.014    26.291
n11346.out[0] (.names)                                           0.261    26.552
n11347.in[1] (.names)                                            1.014    27.566
n11347.out[0] (.names)                                           0.261    27.827
n11348.in[0] (.names)                                            1.014    28.841
n11348.out[0] (.names)                                           0.261    29.102
n11349.in[1] (.names)                                            1.014    30.116
n11349.out[0] (.names)                                           0.261    30.377
n11350.in[1] (.names)                                            1.014    31.390
n11350.out[0] (.names)                                           0.261    31.651
n11352.in[2] (.names)                                            1.014    32.665
n11352.out[0] (.names)                                           0.261    32.926
n11354.in[1] (.names)                                            1.014    33.940
n11354.out[0] (.names)                                           0.261    34.201
n11341.in[0] (.names)                                            1.014    35.215
n11341.out[0] (.names)                                           0.261    35.476
n11337.in[2] (.names)                                            1.014    36.490
n11337.out[0] (.names)                                           0.261    36.751
n11392.in[1] (.names)                                            1.014    37.765
n11392.out[0] (.names)                                           0.261    38.026
n11373.in[0] (.names)                                            1.014    39.039
n11373.out[0] (.names)                                           0.261    39.300
n11394.in[0] (.names)                                            1.014    40.314
n11394.out[0] (.names)                                           0.261    40.575
n11375.in[0] (.names)                                            1.014    41.589
n11375.out[0] (.names)                                           0.261    41.850
n11362.in[0] (.names)                                            1.014    42.864
n11362.out[0] (.names)                                           0.261    43.125
n11374.in[1] (.names)                                            1.014    44.139
n11374.out[0] (.names)                                           0.261    44.400
n11376.in[2] (.names)                                            1.014    45.413
n11376.out[0] (.names)                                           0.261    45.674
n11379.in[1] (.names)                                            1.014    46.688
n11379.out[0] (.names)                                           0.261    46.949
n10827.in[0] (.names)                                            1.014    47.963
n10827.out[0] (.names)                                           0.261    48.224
n10796.in[0] (.names)                                            1.014    49.238
n10796.out[0] (.names)                                           0.261    49.499
n10797.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10797.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n9768.Q[0] (.latch clocked by pclk)
Endpoint  : n10011.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9768.clk[0] (.latch)                                            1.014     1.014
n9768.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9781.in[0] (.names)                                             1.014     2.070
n9781.out[0] (.names)                                            0.261     2.331
n9774.in[0] (.names)                                             1.014     3.344
n9774.out[0] (.names)                                            0.261     3.605
n9782.in[0] (.names)                                             1.014     4.619
n9782.out[0] (.names)                                            0.261     4.880
n9772.in[2] (.names)                                             1.014     5.894
n9772.out[0] (.names)                                            0.261     6.155
n9779.in[2] (.names)                                             1.014     7.169
n9779.out[0] (.names)                                            0.261     7.430
n9770.in[0] (.names)                                             1.014     8.444
n9770.out[0] (.names)                                            0.261     8.705
n9771.in[0] (.names)                                             1.014     9.719
n9771.out[0] (.names)                                            0.261     9.980
n9970.in[1] (.names)                                             1.014    10.993
n9970.out[0] (.names)                                            0.261    11.254
n9974.in[2] (.names)                                             1.014    12.268
n9974.out[0] (.names)                                            0.261    12.529
n9975.in[1] (.names)                                             1.014    13.543
n9975.out[0] (.names)                                            0.261    13.804
n9976.in[0] (.names)                                             1.014    14.818
n9976.out[0] (.names)                                            0.261    15.079
n9977.in[0] (.names)                                             1.014    16.093
n9977.out[0] (.names)                                            0.261    16.354
n9978.in[0] (.names)                                             1.014    17.367
n9978.out[0] (.names)                                            0.261    17.628
n9980.in[1] (.names)                                             1.014    18.642
n9980.out[0] (.names)                                            0.261    18.903
n9982.in[0] (.names)                                             1.014    19.917
n9982.out[0] (.names)                                            0.261    20.178
n9983.in[0] (.names)                                             1.014    21.192
n9983.out[0] (.names)                                            0.261    21.453
n9984.in[0] (.names)                                             1.014    22.467
n9984.out[0] (.names)                                            0.261    22.728
n9985.in[1] (.names)                                             1.014    23.742
n9985.out[0] (.names)                                            0.261    24.003
n9986.in[0] (.names)                                             1.014    25.016
n9986.out[0] (.names)                                            0.261    25.277
n9987.in[0] (.names)                                             1.014    26.291
n9987.out[0] (.names)                                            0.261    26.552
n9988.in[1] (.names)                                             1.014    27.566
n9988.out[0] (.names)                                            0.261    27.827
n9990.in[1] (.names)                                             1.014    28.841
n9990.out[0] (.names)                                            0.261    29.102
n9991.in[1] (.names)                                             1.014    30.116
n9991.out[0] (.names)                                            0.261    30.377
n9992.in[0] (.names)                                             1.014    31.390
n9992.out[0] (.names)                                            0.261    31.651
n9993.in[0] (.names)                                             1.014    32.665
n9993.out[0] (.names)                                            0.261    32.926
n10013.in[0] (.names)                                            1.014    33.940
n10013.out[0] (.names)                                           0.261    34.201
n10015.in[0] (.names)                                            1.014    35.215
n10015.out[0] (.names)                                           0.261    35.476
n10019.in[0] (.names)                                            1.014    36.490
n10019.out[0] (.names)                                           0.261    36.751
n10020.in[1] (.names)                                            1.014    37.765
n10020.out[0] (.names)                                           0.261    38.026
n9767.in[1] (.names)                                             1.014    39.039
n9767.out[0] (.names)                                            0.261    39.300
n10021.in[0] (.names)                                            1.014    40.314
n10021.out[0] (.names)                                           0.261    40.575
n8652.in[0] (.names)                                             1.014    41.589
n8652.out[0] (.names)                                            0.261    41.850
n10022.in[1] (.names)                                            1.014    42.864
n10022.out[0] (.names)                                           0.261    43.125
n10024.in[1] (.names)                                            1.014    44.139
n10024.out[0] (.names)                                           0.261    44.400
n10025.in[0] (.names)                                            1.014    45.413
n10025.out[0] (.names)                                           0.261    45.674
n10003.in[0] (.names)                                            1.014    46.688
n10003.out[0] (.names)                                           0.261    46.949
n10004.in[3] (.names)                                            1.014    47.963
n10004.out[0] (.names)                                           0.261    48.224
n10010.in[0] (.names)                                            1.014    49.238
n10010.out[0] (.names)                                           0.261    49.499
n10011.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10011.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n8575.Q[0] (.latch clocked by pclk)
Endpoint  : n170.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8575.clk[0] (.latch)                                            1.014     1.014
n8575.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11881.in[0] (.names)                                            1.014     2.070
n11881.out[0] (.names)                                           0.261     2.331
n11882.in[0] (.names)                                            1.014     3.344
n11882.out[0] (.names)                                           0.261     3.605
n11885.in[0] (.names)                                            1.014     4.619
n11885.out[0] (.names)                                           0.261     4.880
n11886.in[0] (.names)                                            1.014     5.894
n11886.out[0] (.names)                                           0.261     6.155
n11854.in[3] (.names)                                            1.014     7.169
n11854.out[0] (.names)                                           0.261     7.430
n11888.in[0] (.names)                                            1.014     8.444
n11888.out[0] (.names)                                           0.261     8.705
n11889.in[0] (.names)                                            1.014     9.719
n11889.out[0] (.names)                                           0.261     9.980
n11890.in[1] (.names)                                            1.014    10.993
n11890.out[0] (.names)                                           0.261    11.254
n11891.in[1] (.names)                                            1.014    12.268
n11891.out[0] (.names)                                           0.261    12.529
n11900.in[0] (.names)                                            1.014    13.543
n11900.out[0] (.names)                                           0.261    13.804
n11901.in[2] (.names)                                            1.014    14.818
n11901.out[0] (.names)                                           0.261    15.079
n11902.in[0] (.names)                                            1.014    16.093
n11902.out[0] (.names)                                           0.261    16.354
n11903.in[0] (.names)                                            1.014    17.367
n11903.out[0] (.names)                                           0.261    17.628
n11904.in[0] (.names)                                            1.014    18.642
n11904.out[0] (.names)                                           0.261    18.903
n11878.in[1] (.names)                                            1.014    19.917
n11878.out[0] (.names)                                           0.261    20.178
n11879.in[1] (.names)                                            1.014    21.192
n11879.out[0] (.names)                                           0.261    21.453
n11929.in[1] (.names)                                            1.014    22.467
n11929.out[0] (.names)                                           0.261    22.728
n11930.in[1] (.names)                                            1.014    23.742
n11930.out[0] (.names)                                           0.261    24.003
n11911.in[0] (.names)                                            1.014    25.016
n11911.out[0] (.names)                                           0.261    25.277
n9024.in[0] (.names)                                             1.014    26.291
n9024.out[0] (.names)                                            0.261    26.552
n9023.in[0] (.names)                                             1.014    27.566
n9023.out[0] (.names)                                            0.261    27.827
n9025.in[0] (.names)                                             1.014    28.841
n9025.out[0] (.names)                                            0.261    29.102
n9032.in[1] (.names)                                             1.014    30.116
n9032.out[0] (.names)                                            0.261    30.377
n9033.in[2] (.names)                                             1.014    31.390
n9033.out[0] (.names)                                            0.261    31.651
n8674.in[1] (.names)                                             1.014    32.665
n8674.out[0] (.names)                                            0.261    32.926
n9026.in[1] (.names)                                             1.014    33.940
n9026.out[0] (.names)                                            0.261    34.201
n9027.in[2] (.names)                                             1.014    35.215
n9027.out[0] (.names)                                            0.261    35.476
n9028.in[0] (.names)                                             1.014    36.490
n9028.out[0] (.names)                                            0.261    36.751
n9029.in[0] (.names)                                             1.014    37.765
n9029.out[0] (.names)                                            0.261    38.026
n9038.in[3] (.names)                                             1.014    39.039
n9038.out[0] (.names)                                            0.261    39.300
n9039.in[0] (.names)                                             1.014    40.314
n9039.out[0] (.names)                                            0.261    40.575
n9040.in[0] (.names)                                             1.014    41.589
n9040.out[0] (.names)                                            0.261    41.850
n9042.in[1] (.names)                                             1.014    42.864
n9042.out[0] (.names)                                            0.261    43.125
n9043.in[0] (.names)                                             1.014    44.139
n9043.out[0] (.names)                                            0.261    44.400
n9045.in[0] (.names)                                             1.014    45.413
n9045.out[0] (.names)                                            0.261    45.674
n9046.in[0] (.names)                                             1.014    46.688
n9046.out[0] (.names)                                            0.261    46.949
n9047.in[0] (.names)                                             1.014    47.963
n9047.out[0] (.names)                                            0.261    48.224
n8582.in[1] (.names)                                             1.014    49.238
n8582.out[0] (.names)                                            0.261    49.499
n170.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n170.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n5813.Q[0] (.latch clocked by pclk)
Endpoint  : n7078.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5813.clk[0] (.latch)                                            1.014     1.014
n5813.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8109.in[0] (.names)                                             1.014     2.070
n8109.out[0] (.names)                                            0.261     2.331
n8110.in[1] (.names)                                             1.014     3.344
n8110.out[0] (.names)                                            0.261     3.605
n8112.in[0] (.names)                                             1.014     4.619
n8112.out[0] (.names)                                            0.261     4.880
n8126.in[1] (.names)                                             1.014     5.894
n8126.out[0] (.names)                                            0.261     6.155
n8128.in[1] (.names)                                             1.014     7.169
n8128.out[0] (.names)                                            0.261     7.430
n8085.in[0] (.names)                                             1.014     8.444
n8085.out[0] (.names)                                            0.261     8.705
n8086.in[1] (.names)                                             1.014     9.719
n8086.out[0] (.names)                                            0.261     9.980
n8088.in[3] (.names)                                             1.014    10.993
n8088.out[0] (.names)                                            0.261    11.254
n8089.in[0] (.names)                                             1.014    12.268
n8089.out[0] (.names)                                            0.261    12.529
n8090.in[2] (.names)                                             1.014    13.543
n8090.out[0] (.names)                                            0.261    13.804
n8091.in[0] (.names)                                             1.014    14.818
n8091.out[0] (.names)                                            0.261    15.079
n8092.in[0] (.names)                                             1.014    16.093
n8092.out[0] (.names)                                            0.261    16.354
n8093.in[0] (.names)                                             1.014    17.367
n8093.out[0] (.names)                                            0.261    17.628
n8053.in[0] (.names)                                             1.014    18.642
n8053.out[0] (.names)                                            0.261    18.903
n8054.in[0] (.names)                                             1.014    19.917
n8054.out[0] (.names)                                            0.261    20.178
n8056.in[0] (.names)                                             1.014    21.192
n8056.out[0] (.names)                                            0.261    21.453
n8057.in[1] (.names)                                             1.014    22.467
n8057.out[0] (.names)                                            0.261    22.728
n8058.in[0] (.names)                                             1.014    23.742
n8058.out[0] (.names)                                            0.261    24.003
n8060.in[0] (.names)                                             1.014    25.016
n8060.out[0] (.names)                                            0.261    25.277
n8061.in[0] (.names)                                             1.014    26.291
n8061.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n8065.in[0] (.names)                                             1.014    28.841
n8065.out[0] (.names)                                            0.261    29.102
n8066.in[0] (.names)                                             1.014    30.116
n8066.out[0] (.names)                                            0.261    30.377
n8067.in[0] (.names)                                             1.014    31.390
n8067.out[0] (.names)                                            0.261    31.651
n8068.in[0] (.names)                                             1.014    32.665
n8068.out[0] (.names)                                            0.261    32.926
n8069.in[0] (.names)                                             1.014    33.940
n8069.out[0] (.names)                                            0.261    34.201
n8070.in[0] (.names)                                             1.014    35.215
n8070.out[0] (.names)                                            0.261    35.476
n8071.in[1] (.names)                                             1.014    36.490
n8071.out[0] (.names)                                            0.261    36.751
n8072.in[0] (.names)                                             1.014    37.765
n8072.out[0] (.names)                                            0.261    38.026
n8073.in[0] (.names)                                             1.014    39.039
n8073.out[0] (.names)                                            0.261    39.300
n8074.in[1] (.names)                                             1.014    40.314
n8074.out[0] (.names)                                            0.261    40.575
n8075.in[1] (.names)                                             1.014    41.589
n8075.out[0] (.names)                                            0.261    41.850
n8076.in[1] (.names)                                             1.014    42.864
n8076.out[0] (.names)                                            0.261    43.125
n8077.in[0] (.names)                                             1.014    44.139
n8077.out[0] (.names)                                            0.261    44.400
n8078.in[0] (.names)                                             1.014    45.413
n8078.out[0] (.names)                                            0.261    45.674
n8080.in[0] (.names)                                             1.014    46.688
n8080.out[0] (.names)                                            0.261    46.949
n7894.in[0] (.names)                                             1.014    47.963
n7894.out[0] (.names)                                            0.261    48.224
n7077.in[0] (.names)                                             1.014    49.238
n7077.out[0] (.names)                                            0.261    49.499
n7078.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7078.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n7150.Q[0] (.latch clocked by pclk)
Endpoint  : n7164.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7150.clk[0] (.latch)                                            1.014     1.014
n7150.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7353.in[0] (.names)                                             1.014     2.070
n7353.out[0] (.names)                                            0.261     2.331
n7357.in[0] (.names)                                             1.014     3.344
n7357.out[0] (.names)                                            0.261     3.605
n7359.in[0] (.names)                                             1.014     4.619
n7359.out[0] (.names)                                            0.261     4.880
n7360.in[0] (.names)                                             1.014     5.894
n7360.out[0] (.names)                                            0.261     6.155
n7361.in[1] (.names)                                             1.014     7.169
n7361.out[0] (.names)                                            0.261     7.430
n7173.in[1] (.names)                                             1.014     8.444
n7173.out[0] (.names)                                            0.261     8.705
n7174.in[2] (.names)                                             1.014     9.719
n7174.out[0] (.names)                                            0.261     9.980
n7338.in[0] (.names)                                             1.014    10.993
n7338.out[0] (.names)                                            0.261    11.254
n7340.in[1] (.names)                                             1.014    12.268
n7340.out[0] (.names)                                            0.261    12.529
n7341.in[0] (.names)                                             1.014    13.543
n7341.out[0] (.names)                                            0.261    13.804
n7342.in[0] (.names)                                             1.014    14.818
n7342.out[0] (.names)                                            0.261    15.079
n7343.in[0] (.names)                                             1.014    16.093
n7343.out[0] (.names)                                            0.261    16.354
n7345.in[1] (.names)                                             1.014    17.367
n7345.out[0] (.names)                                            0.261    17.628
n7346.in[2] (.names)                                             1.014    18.642
n7346.out[0] (.names)                                            0.261    18.903
n7347.in[0] (.names)                                             1.014    19.917
n7347.out[0] (.names)                                            0.261    20.178
n7348.in[0] (.names)                                             1.014    21.192
n7348.out[0] (.names)                                            0.261    21.453
n7349.in[0] (.names)                                             1.014    22.467
n7349.out[0] (.names)                                            0.261    22.728
n7350.in[0] (.names)                                             1.014    23.742
n7350.out[0] (.names)                                            0.261    24.003
n7280.in[0] (.names)                                             1.014    25.016
n7280.out[0] (.names)                                            0.261    25.277
n7292.in[0] (.names)                                             1.014    26.291
n7292.out[0] (.names)                                            0.261    26.552
n7281.in[0] (.names)                                             1.014    27.566
n7281.out[0] (.names)                                            0.261    27.827
n7282.in[2] (.names)                                             1.014    28.841
n7282.out[0] (.names)                                            0.261    29.102
n7287.in[0] (.names)                                             1.014    30.116
n7287.out[0] (.names)                                            0.261    30.377
n7289.in[1] (.names)                                             1.014    31.390
n7289.out[0] (.names)                                            0.261    31.651
n7293.in[2] (.names)                                             1.014    32.665
n7293.out[0] (.names)                                            0.261    32.926
n7295.in[1] (.names)                                             1.014    33.940
n7295.out[0] (.names)                                            0.261    34.201
n7296.in[1] (.names)                                             1.014    35.215
n7296.out[0] (.names)                                            0.261    35.476
n7297.in[1] (.names)                                             1.014    36.490
n7297.out[0] (.names)                                            0.261    36.751
n7079.in[1] (.names)                                             1.014    37.765
n7079.out[0] (.names)                                            0.261    38.026
n7298.in[0] (.names)                                             1.014    39.039
n7298.out[0] (.names)                                            0.261    39.300
n7299.in[0] (.names)                                             1.014    40.314
n7299.out[0] (.names)                                            0.261    40.575
n7301.in[2] (.names)                                             1.014    41.589
n7301.out[0] (.names)                                            0.261    41.850
n7302.in[0] (.names)                                             1.014    42.864
n7302.out[0] (.names)                                            0.261    43.125
n7303.in[0] (.names)                                             1.014    44.139
n7303.out[0] (.names)                                            0.261    44.400
n7123.in[0] (.names)                                             1.014    45.413
n7123.out[0] (.names)                                            0.261    45.674
n7304.in[0] (.names)                                             1.014    46.688
n7304.out[0] (.names)                                            0.261    46.949
n5827.in[0] (.names)                                             1.014    47.963
n5827.out[0] (.names)                                            0.261    48.224
n7163.in[0] (.names)                                             1.014    49.238
n7163.out[0] (.names)                                            0.261    49.499
n7164.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7164.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n5875.Q[0] (.latch clocked by pclk)
Endpoint  : n5909.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5875.clk[0] (.latch)                                            1.014     1.014
n5875.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5935.in[0] (.names)                                             1.014     2.070
n5935.out[0] (.names)                                            0.261     2.331
n5936.in[1] (.names)                                             1.014     3.344
n5936.out[0] (.names)                                            0.261     3.605
n5937.in[0] (.names)                                             1.014     4.619
n5937.out[0] (.names)                                            0.261     4.880
n5940.in[0] (.names)                                             1.014     5.894
n5940.out[0] (.names)                                            0.261     6.155
n5941.in[0] (.names)                                             1.014     7.169
n5941.out[0] (.names)                                            0.261     7.430
n5944.in[0] (.names)                                             1.014     8.444
n5944.out[0] (.names)                                            0.261     8.705
n5945.in[2] (.names)                                             1.014     9.719
n5945.out[0] (.names)                                            0.261     9.980
n5946.in[2] (.names)                                             1.014    10.993
n5946.out[0] (.names)                                            0.261    11.254
n5932.in[0] (.names)                                             1.014    12.268
n5932.out[0] (.names)                                            0.261    12.529
n5933.in[0] (.names)                                             1.014    13.543
n5933.out[0] (.names)                                            0.261    13.804
n6311.in[2] (.names)                                             1.014    14.818
n6311.out[0] (.names)                                            0.261    15.079
n6136.in[1] (.names)                                             1.014    16.093
n6136.out[0] (.names)                                            0.261    16.354
n6141.in[0] (.names)                                             1.014    17.367
n6141.out[0] (.names)                                            0.261    17.628
n6142.in[2] (.names)                                             1.014    18.642
n6142.out[0] (.names)                                            0.261    18.903
n6143.in[1] (.names)                                             1.014    19.917
n6143.out[0] (.names)                                            0.261    20.178
n6144.in[1] (.names)                                             1.014    21.192
n6144.out[0] (.names)                                            0.261    21.453
n6145.in[0] (.names)                                             1.014    22.467
n6145.out[0] (.names)                                            0.261    22.728
n6135.in[0] (.names)                                             1.014    23.742
n6135.out[0] (.names)                                            0.261    24.003
n6173.in[0] (.names)                                             1.014    25.016
n6173.out[0] (.names)                                            0.261    25.277
n6174.in[2] (.names)                                             1.014    26.291
n6174.out[0] (.names)                                            0.261    26.552
n6176.in[1] (.names)                                             1.014    27.566
n6176.out[0] (.names)                                            0.261    27.827
n6178.in[1] (.names)                                             1.014    28.841
n6178.out[0] (.names)                                            0.261    29.102
n6181.in[0] (.names)                                             1.014    30.116
n6181.out[0] (.names)                                            0.261    30.377
n6182.in[0] (.names)                                             1.014    31.390
n6182.out[0] (.names)                                            0.261    31.651
n6183.in[0] (.names)                                             1.014    32.665
n6183.out[0] (.names)                                            0.261    32.926
n6185.in[0] (.names)                                             1.014    33.940
n6185.out[0] (.names)                                            0.261    34.201
n6186.in[0] (.names)                                             1.014    35.215
n6186.out[0] (.names)                                            0.261    35.476
n6131.in[3] (.names)                                             1.014    36.490
n6131.out[0] (.names)                                            0.261    36.751
n6188.in[3] (.names)                                             1.014    37.765
n6188.out[0] (.names)                                            0.261    38.026
n6189.in[0] (.names)                                             1.014    39.039
n6189.out[0] (.names)                                            0.261    39.300
n6190.in[0] (.names)                                             1.014    40.314
n6190.out[0] (.names)                                            0.261    40.575
n6191.in[0] (.names)                                             1.014    41.589
n6191.out[0] (.names)                                            0.261    41.850
n6192.in[1] (.names)                                             1.014    42.864
n6192.out[0] (.names)                                            0.261    43.125
n5831.in[3] (.names)                                             1.014    44.139
n5831.out[0] (.names)                                            0.261    44.400
n6193.in[0] (.names)                                             1.014    45.413
n6193.out[0] (.names)                                            0.261    45.674
n6194.in[0] (.names)                                             1.014    46.688
n6194.out[0] (.names)                                            0.261    46.949
n5930.in[0] (.names)                                             1.014    47.963
n5930.out[0] (.names)                                            0.261    48.224
n5908.in[0] (.names)                                             1.014    49.238
n5908.out[0] (.names)                                            0.261    49.499
n5909.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n7160.Q[0] (.latch clocked by pclk)
Endpoint  : n7784.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7160.clk[0] (.latch)                                            1.014     1.014
n7160.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7436.in[0] (.names)                                             1.014     2.070
n7436.out[0] (.names)                                            0.261     2.331
n7437.in[2] (.names)                                             1.014     3.344
n7437.out[0] (.names)                                            0.261     3.605
n7438.in[2] (.names)                                             1.014     4.619
n7438.out[0] (.names)                                            0.261     4.880
n7439.in[1] (.names)                                             1.014     5.894
n7439.out[0] (.names)                                            0.261     6.155
n7440.in[1] (.names)                                             1.014     7.169
n7440.out[0] (.names)                                            0.261     7.430
n7441.in[0] (.names)                                             1.014     8.444
n7441.out[0] (.names)                                            0.261     8.705
n7442.in[0] (.names)                                             1.014     9.719
n7442.out[0] (.names)                                            0.261     9.980
n7263.in[1] (.names)                                             1.014    10.993
n7263.out[0] (.names)                                            0.261    11.254
n7492.in[0] (.names)                                             1.014    12.268
n7492.out[0] (.names)                                            0.261    12.529
n7493.in[0] (.names)                                             1.014    13.543
n7493.out[0] (.names)                                            0.261    13.804
n7494.in[2] (.names)                                             1.014    14.818
n7494.out[0] (.names)                                            0.261    15.079
n7495.in[0] (.names)                                             1.014    16.093
n7495.out[0] (.names)                                            0.261    16.354
n7483.in[0] (.names)                                             1.014    17.367
n7483.out[0] (.names)                                            0.261    17.628
n7496.in[1] (.names)                                             1.014    18.642
n7496.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7464.in[0] (.names)                                             1.014    21.192
n7464.out[0] (.names)                                            0.261    21.453
n7469.in[1] (.names)                                             1.014    22.467
n7469.out[0] (.names)                                            0.261    22.728
n7466.in[1] (.names)                                             1.014    23.742
n7466.out[0] (.names)                                            0.261    24.003
n7463.in[0] (.names)                                             1.014    25.016
n7463.out[0] (.names)                                            0.261    25.277
n7462.in[1] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7500.in[2] (.names)                                             1.014    27.566
n7500.out[0] (.names)                                            0.261    27.827
n7706.in[1] (.names)                                             1.014    28.841
n7706.out[0] (.names)                                            0.261    29.102
n7707.in[0] (.names)                                             1.014    30.116
n7707.out[0] (.names)                                            0.261    30.377
n7664.in[1] (.names)                                             1.014    31.390
n7664.out[0] (.names)                                            0.261    31.651
n7710.in[1] (.names)                                             1.014    32.665
n7710.out[0] (.names)                                            0.261    32.926
n7712.in[1] (.names)                                             1.014    33.940
n7712.out[0] (.names)                                            0.261    34.201
n7714.in[1] (.names)                                             1.014    35.215
n7714.out[0] (.names)                                            0.261    35.476
n7715.in[0] (.names)                                             1.014    36.490
n7715.out[0] (.names)                                            0.261    36.751
n7652.in[0] (.names)                                             1.014    37.765
n7652.out[0] (.names)                                            0.261    38.026
n7475.in[2] (.names)                                             1.014    39.039
n7475.out[0] (.names)                                            0.261    39.300
n7781.in[0] (.names)                                             1.014    40.314
n7781.out[0] (.names)                                            0.261    40.575
n7774.in[2] (.names)                                             1.014    41.589
n7774.out[0] (.names)                                            0.261    41.850
n7775.in[0] (.names)                                             1.014    42.864
n7775.out[0] (.names)                                            0.261    43.125
n7776.in[0] (.names)                                             1.014    44.139
n7776.out[0] (.names)                                            0.261    44.400
n7772.in[1] (.names)                                             1.014    45.413
n7772.out[0] (.names)                                            0.261    45.674
n7773.in[0] (.names)                                             1.014    46.688
n7773.out[0] (.names)                                            0.261    46.949
n7780.in[1] (.names)                                             1.014    47.963
n7780.out[0] (.names)                                            0.261    48.224
n7783.in[0] (.names)                                             1.014    49.238
n7783.out[0] (.names)                                            0.261    49.499
n7784.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7784.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n7160.Q[0] (.latch clocked by pclk)
Endpoint  : n7653.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7160.clk[0] (.latch)                                            1.014     1.014
n7160.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7436.in[0] (.names)                                             1.014     2.070
n7436.out[0] (.names)                                            0.261     2.331
n7437.in[2] (.names)                                             1.014     3.344
n7437.out[0] (.names)                                            0.261     3.605
n7438.in[2] (.names)                                             1.014     4.619
n7438.out[0] (.names)                                            0.261     4.880
n7439.in[1] (.names)                                             1.014     5.894
n7439.out[0] (.names)                                            0.261     6.155
n7440.in[1] (.names)                                             1.014     7.169
n7440.out[0] (.names)                                            0.261     7.430
n7441.in[0] (.names)                                             1.014     8.444
n7441.out[0] (.names)                                            0.261     8.705
n7442.in[0] (.names)                                             1.014     9.719
n7442.out[0] (.names)                                            0.261     9.980
n7263.in[1] (.names)                                             1.014    10.993
n7263.out[0] (.names)                                            0.261    11.254
n7492.in[0] (.names)                                             1.014    12.268
n7492.out[0] (.names)                                            0.261    12.529
n7493.in[0] (.names)                                             1.014    13.543
n7493.out[0] (.names)                                            0.261    13.804
n7494.in[2] (.names)                                             1.014    14.818
n7494.out[0] (.names)                                            0.261    15.079
n7495.in[0] (.names)                                             1.014    16.093
n7495.out[0] (.names)                                            0.261    16.354
n7483.in[0] (.names)                                             1.014    17.367
n7483.out[0] (.names)                                            0.261    17.628
n7496.in[1] (.names)                                             1.014    18.642
n7496.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7464.in[0] (.names)                                             1.014    21.192
n7464.out[0] (.names)                                            0.261    21.453
n7469.in[1] (.names)                                             1.014    22.467
n7469.out[0] (.names)                                            0.261    22.728
n7466.in[1] (.names)                                             1.014    23.742
n7466.out[0] (.names)                                            0.261    24.003
n7463.in[0] (.names)                                             1.014    25.016
n7463.out[0] (.names)                                            0.261    25.277
n7462.in[1] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7500.in[2] (.names)                                             1.014    27.566
n7500.out[0] (.names)                                            0.261    27.827
n7706.in[1] (.names)                                             1.014    28.841
n7706.out[0] (.names)                                            0.261    29.102
n7707.in[0] (.names)                                             1.014    30.116
n7707.out[0] (.names)                                            0.261    30.377
n7664.in[1] (.names)                                             1.014    31.390
n7664.out[0] (.names)                                            0.261    31.651
n7710.in[1] (.names)                                             1.014    32.665
n7710.out[0] (.names)                                            0.261    32.926
n7712.in[1] (.names)                                             1.014    33.940
n7712.out[0] (.names)                                            0.261    34.201
n7714.in[1] (.names)                                             1.014    35.215
n7714.out[0] (.names)                                            0.261    35.476
n7715.in[0] (.names)                                             1.014    36.490
n7715.out[0] (.names)                                            0.261    36.751
n7652.in[0] (.names)                                             1.014    37.765
n7652.out[0] (.names)                                            0.261    38.026
n7475.in[2] (.names)                                             1.014    39.039
n7475.out[0] (.names)                                            0.261    39.300
n7781.in[0] (.names)                                             1.014    40.314
n7781.out[0] (.names)                                            0.261    40.575
n7774.in[2] (.names)                                             1.014    41.589
n7774.out[0] (.names)                                            0.261    41.850
n7775.in[0] (.names)                                             1.014    42.864
n7775.out[0] (.names)                                            0.261    43.125
n7776.in[0] (.names)                                             1.014    44.139
n7776.out[0] (.names)                                            0.261    44.400
n7772.in[1] (.names)                                             1.014    45.413
n7772.out[0] (.names)                                            0.261    45.674
n7773.in[0] (.names)                                             1.014    46.688
n7773.out[0] (.names)                                            0.261    46.949
n7779.in[1] (.names)                                             1.014    47.963
n7779.out[0] (.names)                                            0.261    48.224
n7785.in[1] (.names)                                             1.014    49.238
n7785.out[0] (.names)                                            0.261    49.499
n7653.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7653.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 81
Startpoint: n7160.Q[0] (.latch clocked by pclk)
Endpoint  : n7757.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7160.clk[0] (.latch)                                            1.014     1.014
n7160.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7436.in[0] (.names)                                             1.014     2.070
n7436.out[0] (.names)                                            0.261     2.331
n7437.in[2] (.names)                                             1.014     3.344
n7437.out[0] (.names)                                            0.261     3.605
n7438.in[2] (.names)                                             1.014     4.619
n7438.out[0] (.names)                                            0.261     4.880
n7439.in[1] (.names)                                             1.014     5.894
n7439.out[0] (.names)                                            0.261     6.155
n7440.in[1] (.names)                                             1.014     7.169
n7440.out[0] (.names)                                            0.261     7.430
n7441.in[0] (.names)                                             1.014     8.444
n7441.out[0] (.names)                                            0.261     8.705
n7442.in[0] (.names)                                             1.014     9.719
n7442.out[0] (.names)                                            0.261     9.980
n7263.in[1] (.names)                                             1.014    10.993
n7263.out[0] (.names)                                            0.261    11.254
n7492.in[0] (.names)                                             1.014    12.268
n7492.out[0] (.names)                                            0.261    12.529
n7493.in[0] (.names)                                             1.014    13.543
n7493.out[0] (.names)                                            0.261    13.804
n7494.in[2] (.names)                                             1.014    14.818
n7494.out[0] (.names)                                            0.261    15.079
n7495.in[0] (.names)                                             1.014    16.093
n7495.out[0] (.names)                                            0.261    16.354
n7483.in[0] (.names)                                             1.014    17.367
n7483.out[0] (.names)                                            0.261    17.628
n7496.in[1] (.names)                                             1.014    18.642
n7496.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7464.in[0] (.names)                                             1.014    21.192
n7464.out[0] (.names)                                            0.261    21.453
n7469.in[1] (.names)                                             1.014    22.467
n7469.out[0] (.names)                                            0.261    22.728
n7466.in[1] (.names)                                             1.014    23.742
n7466.out[0] (.names)                                            0.261    24.003
n7463.in[0] (.names)                                             1.014    25.016
n7463.out[0] (.names)                                            0.261    25.277
n7462.in[1] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7500.in[2] (.names)                                             1.014    27.566
n7500.out[0] (.names)                                            0.261    27.827
n7706.in[1] (.names)                                             1.014    28.841
n7706.out[0] (.names)                                            0.261    29.102
n7707.in[0] (.names)                                             1.014    30.116
n7707.out[0] (.names)                                            0.261    30.377
n7664.in[1] (.names)                                             1.014    31.390
n7664.out[0] (.names)                                            0.261    31.651
n7710.in[1] (.names)                                             1.014    32.665
n7710.out[0] (.names)                                            0.261    32.926
n7712.in[1] (.names)                                             1.014    33.940
n7712.out[0] (.names)                                            0.261    34.201
n7714.in[1] (.names)                                             1.014    35.215
n7714.out[0] (.names)                                            0.261    35.476
n7715.in[0] (.names)                                             1.014    36.490
n7715.out[0] (.names)                                            0.261    36.751
n7652.in[0] (.names)                                             1.014    37.765
n7652.out[0] (.names)                                            0.261    38.026
n7475.in[2] (.names)                                             1.014    39.039
n7475.out[0] (.names)                                            0.261    39.300
n7781.in[0] (.names)                                             1.014    40.314
n7781.out[0] (.names)                                            0.261    40.575
n7774.in[2] (.names)                                             1.014    41.589
n7774.out[0] (.names)                                            0.261    41.850
n7775.in[0] (.names)                                             1.014    42.864
n7775.out[0] (.names)                                            0.261    43.125
n7776.in[0] (.names)                                             1.014    44.139
n7776.out[0] (.names)                                            0.261    44.400
n7772.in[1] (.names)                                             1.014    45.413
n7772.out[0] (.names)                                            0.261    45.674
n7773.in[0] (.names)                                             1.014    46.688
n7773.out[0] (.names)                                            0.261    46.949
n7779.in[1] (.names)                                             1.014    47.963
n7779.out[0] (.names)                                            0.261    48.224
n7785.in[1] (.names)                                             1.014    49.238
n7785.out[0] (.names)                                            0.261    49.499
n7757.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7757.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 82
Startpoint: n7160.Q[0] (.latch clocked by pclk)
Endpoint  : n7088.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7160.clk[0] (.latch)                                            1.014     1.014
n7160.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7436.in[0] (.names)                                             1.014     2.070
n7436.out[0] (.names)                                            0.261     2.331
n7437.in[2] (.names)                                             1.014     3.344
n7437.out[0] (.names)                                            0.261     3.605
n7438.in[2] (.names)                                             1.014     4.619
n7438.out[0] (.names)                                            0.261     4.880
n7439.in[1] (.names)                                             1.014     5.894
n7439.out[0] (.names)                                            0.261     6.155
n7440.in[1] (.names)                                             1.014     7.169
n7440.out[0] (.names)                                            0.261     7.430
n7441.in[0] (.names)                                             1.014     8.444
n7441.out[0] (.names)                                            0.261     8.705
n7442.in[0] (.names)                                             1.014     9.719
n7442.out[0] (.names)                                            0.261     9.980
n7263.in[1] (.names)                                             1.014    10.993
n7263.out[0] (.names)                                            0.261    11.254
n7492.in[0] (.names)                                             1.014    12.268
n7492.out[0] (.names)                                            0.261    12.529
n7493.in[0] (.names)                                             1.014    13.543
n7493.out[0] (.names)                                            0.261    13.804
n7494.in[2] (.names)                                             1.014    14.818
n7494.out[0] (.names)                                            0.261    15.079
n7495.in[0] (.names)                                             1.014    16.093
n7495.out[0] (.names)                                            0.261    16.354
n7483.in[0] (.names)                                             1.014    17.367
n7483.out[0] (.names)                                            0.261    17.628
n7496.in[1] (.names)                                             1.014    18.642
n7496.out[0] (.names)                                            0.261    18.903
n7497.in[0] (.names)                                             1.014    19.917
n7497.out[0] (.names)                                            0.261    20.178
n7464.in[0] (.names)                                             1.014    21.192
n7464.out[0] (.names)                                            0.261    21.453
n7469.in[1] (.names)                                             1.014    22.467
n7469.out[0] (.names)                                            0.261    22.728
n7466.in[1] (.names)                                             1.014    23.742
n7466.out[0] (.names)                                            0.261    24.003
n7463.in[0] (.names)                                             1.014    25.016
n7463.out[0] (.names)                                            0.261    25.277
n7462.in[1] (.names)                                             1.014    26.291
n7462.out[0] (.names)                                            0.261    26.552
n7500.in[2] (.names)                                             1.014    27.566
n7500.out[0] (.names)                                            0.261    27.827
n7706.in[1] (.names)                                             1.014    28.841
n7706.out[0] (.names)                                            0.261    29.102
n7707.in[0] (.names)                                             1.014    30.116
n7707.out[0] (.names)                                            0.261    30.377
n7664.in[1] (.names)                                             1.014    31.390
n7664.out[0] (.names)                                            0.261    31.651
n7665.in[0] (.names)                                             1.014    32.665
n7665.out[0] (.names)                                            0.261    32.926
n7666.in[0] (.names)                                             1.014    33.940
n7666.out[0] (.names)                                            0.261    34.201
n7668.in[0] (.names)                                             1.014    35.215
n7668.out[0] (.names)                                            0.261    35.476
n7669.in[0] (.names)                                             1.014    36.490
n7669.out[0] (.names)                                            0.261    36.751
n7670.in[0] (.names)                                             1.014    37.765
n7670.out[0] (.names)                                            0.261    38.026
n7671.in[0] (.names)                                             1.014    39.039
n7671.out[0] (.names)                                            0.261    39.300
n7674.in[1] (.names)                                             1.014    40.314
n7674.out[0] (.names)                                            0.261    40.575
n7676.in[2] (.names)                                             1.014    41.589
n7676.out[0] (.names)                                            0.261    41.850
n7678.in[1] (.names)                                             1.014    42.864
n7678.out[0] (.names)                                            0.261    43.125
n7679.in[1] (.names)                                             1.014    44.139
n7679.out[0] (.names)                                            0.261    44.400
n7680.in[0] (.names)                                             1.014    45.413
n7680.out[0] (.names)                                            0.261    45.674
n7681.in[0] (.names)                                             1.014    46.688
n7681.out[0] (.names)                                            0.261    46.949
n4865.in[0] (.names)                                             1.014    47.963
n4865.out[0] (.names)                                            0.261    48.224
n7087.in[0] (.names)                                             1.014    49.238
n7087.out[0] (.names)                                            0.261    49.499
n7088.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7088.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 83
Startpoint: n7160.Q[0] (.latch clocked by pclk)
Endpoint  : n4873.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7160.clk[0] (.latch)                                            1.014     1.014
n7160.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7436.in[0] (.names)                                             1.014     2.070
n7436.out[0] (.names)                                            0.261     2.331
n7437.in[2] (.names)                                             1.014     3.344
n7437.out[0] (.names)                                            0.261     3.605
n7438.in[2] (.names)                                             1.014     4.619
n7438.out[0] (.names)                                            0.261     4.880
n7439.in[1] (.names)                                             1.014     5.894
n7439.out[0] (.names)                                            0.261     6.155
n7440.in[1] (.names)                                             1.014     7.169
n7440.out[0] (.names)                                            0.261     7.430
n7441.in[0] (.names)                                             1.014     8.444
n7441.out[0] (.names)                                            0.261     8.705
n7442.in[0] (.names)                                             1.014     9.719
n7442.out[0] (.names)                                            0.261     9.980
n7263.in[1] (.names)                                             1.014    10.993
n7263.out[0] (.names)                                            0.261    11.254
n7379.in[1] (.names)                                             1.014    12.268
n7379.out[0] (.names)                                            0.261    12.529
n7380.in[0] (.names)                                             1.014    13.543
n7380.out[0] (.names)                                            0.261    13.804
n7385.in[1] (.names)                                             1.014    14.818
n7385.out[0] (.names)                                            0.261    15.079
n7381.in[1] (.names)                                             1.014    16.093
n7381.out[0] (.names)                                            0.261    16.354
n7386.in[0] (.names)                                             1.014    17.367
n7386.out[0] (.names)                                            0.261    17.628
n7411.in[2] (.names)                                             1.014    18.642
n7411.out[0] (.names)                                            0.261    18.903
n7417.in[2] (.names)                                             1.014    19.917
n7417.out[0] (.names)                                            0.261    20.178
n7419.in[0] (.names)                                             1.014    21.192
n7419.out[0] (.names)                                            0.261    21.453
n7387.in[0] (.names)                                             1.014    22.467
n7387.out[0] (.names)                                            0.261    22.728
n7388.in[0] (.names)                                             1.014    23.742
n7388.out[0] (.names)                                            0.261    24.003
n7390.in[0] (.names)                                             1.014    25.016
n7390.out[0] (.names)                                            0.261    25.277
n7392.in[1] (.names)                                             1.014    26.291
n7392.out[0] (.names)                                            0.261    26.552
n7393.in[2] (.names)                                             1.014    27.566
n7393.out[0] (.names)                                            0.261    27.827
n7394.in[2] (.names)                                             1.014    28.841
n7394.out[0] (.names)                                            0.261    29.102
n7395.in[2] (.names)                                             1.014    30.116
n7395.out[0] (.names)                                            0.261    30.377
n7396.in[1] (.names)                                             1.014    31.390
n7396.out[0] (.names)                                            0.261    31.651
n7397.in[1] (.names)                                             1.014    32.665
n7397.out[0] (.names)                                            0.261    32.926
n7398.in[1] (.names)                                             1.014    33.940
n7398.out[0] (.names)                                            0.261    34.201
n7206.in[1] (.names)                                             1.014    35.215
n7206.out[0] (.names)                                            0.261    35.476
n7401.in[0] (.names)                                             1.014    36.490
n7401.out[0] (.names)                                            0.261    36.751
n7402.in[0] (.names)                                             1.014    37.765
n7402.out[0] (.names)                                            0.261    38.026
n7405.in[1] (.names)                                             1.014    39.039
n7405.out[0] (.names)                                            0.261    39.300
n7406.in[0] (.names)                                             1.014    40.314
n7406.out[0] (.names)                                            0.261    40.575
n7407.in[0] (.names)                                             1.014    41.589
n7407.out[0] (.names)                                            0.261    41.850
n7408.in[0] (.names)                                             1.014    42.864
n7408.out[0] (.names)                                            0.261    43.125
n7351.in[0] (.names)                                             1.014    44.139
n7351.out[0] (.names)                                            0.261    44.400
n7431.in[1] (.names)                                             1.014    45.413
n7431.out[0] (.names)                                            0.261    45.674
n7433.in[2] (.names)                                             1.014    46.688
n7433.out[0] (.names)                                            0.261    46.949
n7409.in[1] (.names)                                             1.014    47.963
n7409.out[0] (.names)                                            0.261    48.224
n4872.in[1] (.names)                                             1.014    49.238
n4872.out[0] (.names)                                            0.261    49.499
n4873.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 84
Startpoint: n7160.Q[0] (.latch clocked by pclk)
Endpoint  : n7162.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7160.clk[0] (.latch)                                            1.014     1.014
n7160.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7436.in[0] (.names)                                             1.014     2.070
n7436.out[0] (.names)                                            0.261     2.331
n7437.in[2] (.names)                                             1.014     3.344
n7437.out[0] (.names)                                            0.261     3.605
n7438.in[2] (.names)                                             1.014     4.619
n7438.out[0] (.names)                                            0.261     4.880
n7439.in[1] (.names)                                             1.014     5.894
n7439.out[0] (.names)                                            0.261     6.155
n7440.in[1] (.names)                                             1.014     7.169
n7440.out[0] (.names)                                            0.261     7.430
n7441.in[0] (.names)                                             1.014     8.444
n7441.out[0] (.names)                                            0.261     8.705
n7442.in[0] (.names)                                             1.014     9.719
n7442.out[0] (.names)                                            0.261     9.980
n7263.in[1] (.names)                                             1.014    10.993
n7263.out[0] (.names)                                            0.261    11.254
n7379.in[1] (.names)                                             1.014    12.268
n7379.out[0] (.names)                                            0.261    12.529
n7380.in[0] (.names)                                             1.014    13.543
n7380.out[0] (.names)                                            0.261    13.804
n7385.in[1] (.names)                                             1.014    14.818
n7385.out[0] (.names)                                            0.261    15.079
n7381.in[1] (.names)                                             1.014    16.093
n7381.out[0] (.names)                                            0.261    16.354
n7386.in[0] (.names)                                             1.014    17.367
n7386.out[0] (.names)                                            0.261    17.628
n7411.in[2] (.names)                                             1.014    18.642
n7411.out[0] (.names)                                            0.261    18.903
n7417.in[2] (.names)                                             1.014    19.917
n7417.out[0] (.names)                                            0.261    20.178
n7419.in[0] (.names)                                             1.014    21.192
n7419.out[0] (.names)                                            0.261    21.453
n7387.in[0] (.names)                                             1.014    22.467
n7387.out[0] (.names)                                            0.261    22.728
n7388.in[0] (.names)                                             1.014    23.742
n7388.out[0] (.names)                                            0.261    24.003
n7390.in[0] (.names)                                             1.014    25.016
n7390.out[0] (.names)                                            0.261    25.277
n7392.in[1] (.names)                                             1.014    26.291
n7392.out[0] (.names)                                            0.261    26.552
n7393.in[2] (.names)                                             1.014    27.566
n7393.out[0] (.names)                                            0.261    27.827
n7394.in[2] (.names)                                             1.014    28.841
n7394.out[0] (.names)                                            0.261    29.102
n7395.in[2] (.names)                                             1.014    30.116
n7395.out[0] (.names)                                            0.261    30.377
n7396.in[1] (.names)                                             1.014    31.390
n7396.out[0] (.names)                                            0.261    31.651
n7397.in[1] (.names)                                             1.014    32.665
n7397.out[0] (.names)                                            0.261    32.926
n7398.in[1] (.names)                                             1.014    33.940
n7398.out[0] (.names)                                            0.261    34.201
n7206.in[1] (.names)                                             1.014    35.215
n7206.out[0] (.names)                                            0.261    35.476
n7207.in[2] (.names)                                             1.014    36.490
n7207.out[0] (.names)                                            0.261    36.751
n7209.in[1] (.names)                                             1.014    37.765
n7209.out[0] (.names)                                            0.261    38.026
n7091.in[0] (.names)                                             1.014    39.039
n7091.out[0] (.names)                                            0.261    39.300
n7210.in[0] (.names)                                             1.014    40.314
n7210.out[0] (.names)                                            0.261    40.575
n7211.in[0] (.names)                                             1.014    41.589
n7211.out[0] (.names)                                            0.261    41.850
n7213.in[1] (.names)                                             1.014    42.864
n7213.out[0] (.names)                                            0.261    43.125
n7214.in[0] (.names)                                             1.014    44.139
n7214.out[0] (.names)                                            0.261    44.400
n7215.in[2] (.names)                                             1.014    45.413
n7215.out[0] (.names)                                            0.261    45.674
n7129.in[2] (.names)                                             1.014    46.688
n7129.out[0] (.names)                                            0.261    46.949
n5808.in[0] (.names)                                             1.014    47.963
n5808.out[0] (.names)                                            0.261    48.224
n7161.in[0] (.names)                                             1.014    49.238
n7161.out[0] (.names)                                            0.261    49.499
n7162.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7162.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 85
Startpoint: n6988.Q[0] (.latch clocked by pclk)
Endpoint  : n6049.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6988.clk[0] (.latch)                                            1.014     1.014
n6988.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6994.in[0] (.names)                                             1.014     2.070
n6994.out[0] (.names)                                            0.261     2.331
n6980.in[0] (.names)                                             1.014     3.344
n6980.out[0] (.names)                                            0.261     3.605
n6981.in[0] (.names)                                             1.014     4.619
n6981.out[0] (.names)                                            0.261     4.880
n6984.in[2] (.names)                                             1.014     5.894
n6984.out[0] (.names)                                            0.261     6.155
n6985.in[0] (.names)                                             1.014     7.169
n6985.out[0] (.names)                                            0.261     7.430
n6986.in[1] (.names)                                             1.014     8.444
n6986.out[0] (.names)                                            0.261     8.705
n6987.in[0] (.names)                                             1.014     9.719
n6987.out[0] (.names)                                            0.261     9.980
n6989.in[2] (.names)                                             1.014    10.993
n6989.out[0] (.names)                                            0.261    11.254
n6990.in[0] (.names)                                             1.014    12.268
n6990.out[0] (.names)                                            0.261    12.529
n6991.in[1] (.names)                                             1.014    13.543
n6991.out[0] (.names)                                            0.261    13.804
n6992.in[0] (.names)                                             1.014    14.818
n6992.out[0] (.names)                                            0.261    15.079
n6993.in[0] (.names)                                             1.014    16.093
n6993.out[0] (.names)                                            0.261    16.354
n6024.in[1] (.names)                                             1.014    17.367
n6024.out[0] (.names)                                            0.261    17.628
n6025.in[0] (.names)                                             1.014    18.642
n6025.out[0] (.names)                                            0.261    18.903
n6026.in[0] (.names)                                             1.014    19.917
n6026.out[0] (.names)                                            0.261    20.178
n6016.in[0] (.names)                                             1.014    21.192
n6016.out[0] (.names)                                            0.261    21.453
n6021.in[0] (.names)                                             1.014    22.467
n6021.out[0] (.names)                                            0.261    22.728
n6022.in[1] (.names)                                             1.014    23.742
n6022.out[0] (.names)                                            0.261    24.003
n6023.in[1] (.names)                                             1.014    25.016
n6023.out[0] (.names)                                            0.261    25.277
n6005.in[2] (.names)                                             1.014    26.291
n6005.out[0] (.names)                                            0.261    26.552
n6027.in[2] (.names)                                             1.014    27.566
n6027.out[0] (.names)                                            0.261    27.827
n6028.in[2] (.names)                                             1.014    28.841
n6028.out[0] (.names)                                            0.261    29.102
n6029.in[0] (.names)                                             1.014    30.116
n6029.out[0] (.names)                                            0.261    30.377
n6030.in[0] (.names)                                             1.014    31.390
n6030.out[0] (.names)                                            0.261    31.651
n6034.in[3] (.names)                                             1.014    32.665
n6034.out[0] (.names)                                            0.261    32.926
n6035.in[3] (.names)                                             1.014    33.940
n6035.out[0] (.names)                                            0.261    34.201
n6040.in[2] (.names)                                             1.014    35.215
n6040.out[0] (.names)                                            0.261    35.476
n6041.in[1] (.names)                                             1.014    36.490
n6041.out[0] (.names)                                            0.261    36.751
n6036.in[0] (.names)                                             1.014    37.765
n6036.out[0] (.names)                                            0.261    38.026
n6037.in[0] (.names)                                             1.014    39.039
n6037.out[0] (.names)                                            0.261    39.300
n6039.in[1] (.names)                                             1.014    40.314
n6039.out[0] (.names)                                            0.261    40.575
n6045.in[3] (.names)                                             1.014    41.589
n6045.out[0] (.names)                                            0.261    41.850
n6046.in[1] (.names)                                             1.014    42.864
n6046.out[0] (.names)                                            0.261    43.125
n6053.in[1] (.names)                                             1.014    44.139
n6053.out[0] (.names)                                            0.261    44.400
n6055.in[0] (.names)                                             1.014    45.413
n6055.out[0] (.names)                                            0.261    45.674
n5991.in[1] (.names)                                             1.014    46.688
n5991.out[0] (.names)                                            0.261    46.949
n6052.in[0] (.names)                                             1.014    47.963
n6052.out[0] (.names)                                            0.261    48.224
n5876.in[0] (.names)                                             1.014    49.238
n5876.out[0] (.names)                                            0.261    49.499
n6049.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6049.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 86
Startpoint: n8679.Q[0] (.latch clocked by pclk)
Endpoint  : n8621.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8679.clk[0] (.latch)                                            1.014     1.014
n8679.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10056.in[0] (.names)                                            1.014     2.070
n10056.out[0] (.names)                                           0.261     2.331
n10057.in[0] (.names)                                            1.014     3.344
n10057.out[0] (.names)                                           0.261     3.605
n10058.in[0] (.names)                                            1.014     4.619
n10058.out[0] (.names)                                           0.261     4.880
n10059.in[0] (.names)                                            1.014     5.894
n10059.out[0] (.names)                                           0.261     6.155
n10062.in[1] (.names)                                            1.014     7.169
n10062.out[0] (.names)                                           0.261     7.430
n10060.in[0] (.names)                                            1.014     8.444
n10060.out[0] (.names)                                           0.261     8.705
n10063.in[2] (.names)                                            1.014     9.719
n10063.out[0] (.names)                                           0.261     9.980
n10065.in[0] (.names)                                            1.014    10.993
n10065.out[0] (.names)                                           0.261    11.254
n4091.in[0] (.names)                                             1.014    12.268
n4091.out[0] (.names)                                            0.261    12.529
n9565.in[0] (.names)                                             1.014    13.543
n9565.out[0] (.names)                                            0.261    13.804
n9566.in[2] (.names)                                             1.014    14.818
n9566.out[0] (.names)                                            0.261    15.079
n9569.in[0] (.names)                                             1.014    16.093
n9569.out[0] (.names)                                            0.261    16.354
n9570.in[0] (.names)                                             1.014    17.367
n9570.out[0] (.names)                                            0.261    17.628
n9571.in[3] (.names)                                             1.014    18.642
n9571.out[0] (.names)                                            0.261    18.903
n9575.in[0] (.names)                                             1.014    19.917
n9575.out[0] (.names)                                            0.261    20.178
n9553.in[2] (.names)                                             1.014    21.192
n9553.out[0] (.names)                                            0.261    21.453
n9578.in[0] (.names)                                             1.014    22.467
n9578.out[0] (.names)                                            0.261    22.728
n9526.in[1] (.names)                                             1.014    23.742
n9526.out[0] (.names)                                            0.261    24.003
n9523.in[0] (.names)                                             1.014    25.016
n9523.out[0] (.names)                                            0.261    25.277
n9525.in[0] (.names)                                             1.014    26.291
n9525.out[0] (.names)                                            0.261    26.552
n9527.in[1] (.names)                                             1.014    27.566
n9527.out[0] (.names)                                            0.261    27.827
n9528.in[0] (.names)                                             1.014    28.841
n9528.out[0] (.names)                                            0.261    29.102
n9529.in[0] (.names)                                             1.014    30.116
n9529.out[0] (.names)                                            0.261    30.377
n9532.in[0] (.names)                                             1.014    31.390
n9532.out[0] (.names)                                            0.261    31.651
n9540.in[1] (.names)                                             1.014    32.665
n9540.out[0] (.names)                                            0.261    32.926
n9541.in[1] (.names)                                             1.014    33.940
n9541.out[0] (.names)                                            0.261    34.201
n9542.in[0] (.names)                                             1.014    35.215
n9542.out[0] (.names)                                            0.261    35.476
n9543.in[1] (.names)                                             1.014    36.490
n9543.out[0] (.names)                                            0.261    36.751
n9548.in[1] (.names)                                             1.014    37.765
n9548.out[0] (.names)                                            0.261    38.026
n9549.in[0] (.names)                                             1.014    39.039
n9549.out[0] (.names)                                            0.261    39.300
n9551.in[2] (.names)                                             1.014    40.314
n9551.out[0] (.names)                                            0.261    40.575
n9556.in[0] (.names)                                             1.014    41.589
n9556.out[0] (.names)                                            0.261    41.850
n9557.in[0] (.names)                                             1.014    42.864
n9557.out[0] (.names)                                            0.261    43.125
n8684.in[0] (.names)                                             1.014    44.139
n8684.out[0] (.names)                                            0.261    44.400
n9558.in[0] (.names)                                             1.014    45.413
n9558.out[0] (.names)                                            0.261    45.674
n8632.in[2] (.names)                                             1.014    46.688
n8632.out[0] (.names)                                            0.261    46.949
n8694.in[0] (.names)                                             1.014    47.963
n8694.out[0] (.names)                                            0.261    48.224
n8620.in[0] (.names)                                             1.014    49.238
n8620.out[0] (.names)                                            0.261    49.499
n8621.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8621.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 87
Startpoint: n4873.Q[0] (.latch clocked by pclk)
Endpoint  : out:n185.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
n4873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14484.in[0] (.names)                                            1.014     3.344
n14484.out[0] (.names)                                           0.261     3.605
n14481.in[2] (.names)                                            1.014     4.619
n14481.out[0] (.names)                                           0.261     4.880
n14482.in[0] (.names)                                            1.014     5.894
n14482.out[0] (.names)                                           0.261     6.155
n14120.in[1] (.names)                                            1.014     7.169
n14120.out[0] (.names)                                           0.261     7.430
n14237.in[0] (.names)                                            1.014     8.444
n14237.out[0] (.names)                                           0.261     8.705
n14238.in[0] (.names)                                            1.014     9.719
n14238.out[0] (.names)                                           0.261     9.980
n14240.in[0] (.names)                                            1.014    10.993
n14240.out[0] (.names)                                           0.261    11.254
n14241.in[0] (.names)                                            1.014    12.268
n14241.out[0] (.names)                                           0.261    12.529
n14242.in[0] (.names)                                            1.014    13.543
n14242.out[0] (.names)                                           0.261    13.804
n14274.in[0] (.names)                                            1.014    14.818
n14274.out[0] (.names)                                           0.261    15.079
n14277.in[0] (.names)                                            1.014    16.093
n14277.out[0] (.names)                                           0.261    16.354
n14278.in[0] (.names)                                            1.014    17.367
n14278.out[0] (.names)                                           0.261    17.628
n14279.in[0] (.names)                                            1.014    18.642
n14279.out[0] (.names)                                           0.261    18.903
n14280.in[0] (.names)                                            1.014    19.917
n14280.out[0] (.names)                                           0.261    20.178
n14281.in[0] (.names)                                            1.014    21.192
n14281.out[0] (.names)                                           0.261    21.453
n14282.in[1] (.names)                                            1.014    22.467
n14282.out[0] (.names)                                           0.261    22.728
n14284.in[1] (.names)                                            1.014    23.742
n14284.out[0] (.names)                                           0.261    24.003
n14287.in[1] (.names)                                            1.014    25.016
n14287.out[0] (.names)                                           0.261    25.277
n14289.in[0] (.names)                                            1.014    26.291
n14289.out[0] (.names)                                           0.261    26.552
n14285.in[0] (.names)                                            1.014    27.566
n14285.out[0] (.names)                                           0.261    27.827
n14286.in[1] (.names)                                            1.014    28.841
n14286.out[0] (.names)                                           0.261    29.102
n14290.in[1] (.names)                                            1.014    30.116
n14290.out[0] (.names)                                           0.261    30.377
n14291.in[0] (.names)                                            1.014    31.390
n14291.out[0] (.names)                                           0.261    31.651
n14298.in[1] (.names)                                            1.014    32.665
n14298.out[0] (.names)                                           0.261    32.926
n14300.in[1] (.names)                                            1.014    33.940
n14300.out[0] (.names)                                           0.261    34.201
n14301.in[1] (.names)                                            1.014    35.215
n14301.out[0] (.names)                                           0.261    35.476
n14302.in[0] (.names)                                            1.014    36.490
n14302.out[0] (.names)                                           0.261    36.751
n14307.in[0] (.names)                                            1.014    37.765
n14307.out[0] (.names)                                           0.261    38.026
n14308.in[0] (.names)                                            1.014    39.039
n14308.out[0] (.names)                                           0.261    39.300
n14310.in[3] (.names)                                            1.014    40.314
n14310.out[0] (.names)                                           0.261    40.575
n14314.in[1] (.names)                                            1.014    41.589
n14314.out[0] (.names)                                           0.261    41.850
n14046.in[0] (.names)                                            1.014    42.864
n14046.out[0] (.names)                                           0.261    43.125
n14047.in[1] (.names)                                            1.014    44.139
n14047.out[0] (.names)                                           0.261    44.400
n14049.in[1] (.names)                                            1.014    45.413
n14049.out[0] (.names)                                           0.261    45.674
n14050.in[1] (.names)                                            1.014    46.688
n14050.out[0] (.names)                                           0.261    46.949
n185.in[1] (.names)                                              1.014    47.963
n185.out[0] (.names)                                             0.261    48.224
out:n185.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 88
Startpoint: n4890.Q[0] (.latch clocked by pclk)
Endpoint  : n4922.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4890.clk[0] (.latch)                                            1.014     1.014
n4890.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5158.in[1] (.names)                                             1.014     2.070
n5158.out[0] (.names)                                            0.261     2.331
n5388.in[1] (.names)                                             1.014     3.344
n5388.out[0] (.names)                                            0.261     3.605
n5404.in[1] (.names)                                             1.014     4.619
n5404.out[0] (.names)                                            0.261     4.880
n5407.in[0] (.names)                                             1.014     5.894
n5407.out[0] (.names)                                            0.261     6.155
n5408.in[0] (.names)                                             1.014     7.169
n5408.out[0] (.names)                                            0.261     7.430
n5409.in[0] (.names)                                             1.014     8.444
n5409.out[0] (.names)                                            0.261     8.705
n5410.in[3] (.names)                                             1.014     9.719
n5410.out[0] (.names)                                            0.261     9.980
n5411.in[1] (.names)                                             1.014    10.993
n5411.out[0] (.names)                                            0.261    11.254
n5389.in[0] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5365.in[0] (.names)                                             1.014    13.543
n5365.out[0] (.names)                                            0.261    13.804
n5366.in[3] (.names)                                             1.014    14.818
n5366.out[0] (.names)                                            0.261    15.079
n5370.in[1] (.names)                                             1.014    16.093
n5370.out[0] (.names)                                            0.261    16.354
n5371.in[0] (.names)                                             1.014    17.367
n5371.out[0] (.names)                                            0.261    17.628
n5341.in[1] (.names)                                             1.014    18.642
n5341.out[0] (.names)                                            0.261    18.903
n5340.in[0] (.names)                                             1.014    19.917
n5340.out[0] (.names)                                            0.261    20.178
n5342.in[0] (.names)                                             1.014    21.192
n5342.out[0] (.names)                                            0.261    21.453
n5343.in[1] (.names)                                             1.014    22.467
n5343.out[0] (.names)                                            0.261    22.728
n5344.in[0] (.names)                                             1.014    23.742
n5344.out[0] (.names)                                            0.261    24.003
n5345.in[0] (.names)                                             1.014    25.016
n5345.out[0] (.names)                                            0.261    25.277
n5347.in[0] (.names)                                             1.014    26.291
n5347.out[0] (.names)                                            0.261    26.552
n5349.in[1] (.names)                                             1.014    27.566
n5349.out[0] (.names)                                            0.261    27.827
n5350.in[1] (.names)                                             1.014    28.841
n5350.out[0] (.names)                                            0.261    29.102
n5386.in[1] (.names)                                             1.014    30.116
n5386.out[0] (.names)                                            0.261    30.377
n5387.in[0] (.names)                                             1.014    31.390
n5387.out[0] (.names)                                            0.261    31.651
n5368.in[0] (.names)                                             1.014    32.665
n5368.out[0] (.names)                                            0.261    32.926
n5766.in[1] (.names)                                             1.014    33.940
n5766.out[0] (.names)                                            0.261    34.201
n5767.in[1] (.names)                                             1.014    35.215
n5767.out[0] (.names)                                            0.261    35.476
n5757.in[1] (.names)                                             1.014    36.490
n5757.out[0] (.names)                                            0.261    36.751
n5758.in[2] (.names)                                             1.014    37.765
n5758.out[0] (.names)                                            0.261    38.026
n5761.in[0] (.names)                                             1.014    39.039
n5761.out[0] (.names)                                            0.261    39.300
n5770.in[0] (.names)                                             1.014    40.314
n5770.out[0] (.names)                                            0.261    40.575
n5774.in[0] (.names)                                             1.014    41.589
n5774.out[0] (.names)                                            0.261    41.850
n5775.in[1] (.names)                                             1.014    42.864
n5775.out[0] (.names)                                            0.261    43.125
n5739.in[0] (.names)                                             1.014    44.139
n5739.out[0] (.names)                                            0.261    44.400
n5779.in[1] (.names)                                             1.014    45.413
n5779.out[0] (.names)                                            0.261    45.674
n5782.in[0] (.names)                                             1.014    46.688
n5782.out[0] (.names)                                            0.261    46.949
n4921.in[1] (.names)                                             1.014    47.963
n4921.out[0] (.names)                                            0.261    48.224
n4922.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4922.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 89
Startpoint: n3487.Q[0] (.latch clocked by pclk)
Endpoint  : n3930.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3487.clk[0] (.latch)                                            1.014     1.014
n3487.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3807.in[0] (.names)                                             1.014     2.070
n3807.out[0] (.names)                                            0.261     2.331
n3808.in[3] (.names)                                             1.014     3.344
n3808.out[0] (.names)                                            0.261     3.605
n3810.in[1] (.names)                                             1.014     4.619
n3810.out[0] (.names)                                            0.261     4.880
n3811.in[1] (.names)                                             1.014     5.894
n3811.out[0] (.names)                                            0.261     6.155
n3812.in[1] (.names)                                             1.014     7.169
n3812.out[0] (.names)                                            0.261     7.430
n3814.in[1] (.names)                                             1.014     8.444
n3814.out[0] (.names)                                            0.261     8.705
n3815.in[2] (.names)                                             1.014     9.719
n3815.out[0] (.names)                                            0.261     9.980
n3818.in[0] (.names)                                             1.014    10.993
n3818.out[0] (.names)                                            0.261    11.254
n3900.in[0] (.names)                                             1.014    12.268
n3900.out[0] (.names)                                            0.261    12.529
n3902.in[1] (.names)                                             1.014    13.543
n3902.out[0] (.names)                                            0.261    13.804
n3883.in[0] (.names)                                             1.014    14.818
n3883.out[0] (.names)                                            0.261    15.079
n3884.in[1] (.names)                                             1.014    16.093
n3884.out[0] (.names)                                            0.261    16.354
n3886.in[2] (.names)                                             1.014    17.367
n3886.out[0] (.names)                                            0.261    17.628
n3888.in[1] (.names)                                             1.014    18.642
n3888.out[0] (.names)                                            0.261    18.903
n3889.in[1] (.names)                                             1.014    19.917
n3889.out[0] (.names)                                            0.261    20.178
n3890.in[0] (.names)                                             1.014    21.192
n3890.out[0] (.names)                                            0.261    21.453
n3892.in[0] (.names)                                             1.014    22.467
n3892.out[0] (.names)                                            0.261    22.728
n3915.in[1] (.names)                                             1.014    23.742
n3915.out[0] (.names)                                            0.261    24.003
n3917.in[1] (.names)                                             1.014    25.016
n3917.out[0] (.names)                                            0.261    25.277
n3918.in[0] (.names)                                             1.014    26.291
n3918.out[0] (.names)                                            0.261    26.552
n3926.in[0] (.names)                                             1.014    27.566
n3926.out[0] (.names)                                            0.261    27.827
n3927.in[0] (.names)                                             1.014    28.841
n3927.out[0] (.names)                                            0.261    29.102
n3928.in[0] (.names)                                             1.014    30.116
n3928.out[0] (.names)                                            0.261    30.377
n3929.in[1] (.names)                                             1.014    31.390
n3929.out[0] (.names)                                            0.261    31.651
n3922.in[0] (.names)                                             1.014    32.665
n3922.out[0] (.names)                                            0.261    32.926
n3919.in[0] (.names)                                             1.014    33.940
n3919.out[0] (.names)                                            0.261    34.201
n3921.in[0] (.names)                                             1.014    35.215
n3921.out[0] (.names)                                            0.261    35.476
n3914.in[2] (.names)                                             1.014    36.490
n3914.out[0] (.names)                                            0.261    36.751
n3934.in[0] (.names)                                             1.014    37.765
n3934.out[0] (.names)                                            0.261    38.026
n3935.in[1] (.names)                                             1.014    39.039
n3935.out[0] (.names)                                            0.261    39.300
n3936.in[1] (.names)                                             1.014    40.314
n3936.out[0] (.names)                                            0.261    40.575
n3450.in[2] (.names)                                             1.014    41.589
n3450.out[0] (.names)                                            0.261    41.850
n3939.in[2] (.names)                                             1.014    42.864
n3939.out[0] (.names)                                            0.261    43.125
n3577.in[0] (.names)                                             1.014    44.139
n3577.out[0] (.names)                                            0.261    44.400
n276.in[1] (.names)                                              1.014    45.413
n276.out[0] (.names)                                             0.261    45.674
n3942.in[0] (.names)                                             1.014    46.688
n3942.out[0] (.names)                                            0.261    46.949
n3443.in[0] (.names)                                             1.014    47.963
n3443.out[0] (.names)                                            0.261    48.224
n3930.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3930.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 90
Startpoint: n224.Q[0] (.latch clocked by pclk)
Endpoint  : n3866.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n224.clk[0] (.latch)                                             1.014     1.014
n224.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3948.in[0] (.names)                                             1.014     2.070
n3948.out[0] (.names)                                            0.261     2.331
n3949.in[1] (.names)                                             1.014     3.344
n3949.out[0] (.names)                                            0.261     3.605
n3950.in[0] (.names)                                             1.014     4.619
n3950.out[0] (.names)                                            0.261     4.880
n3951.in[1] (.names)                                             1.014     5.894
n3951.out[0] (.names)                                            0.261     6.155
n3952.in[0] (.names)                                             1.014     7.169
n3952.out[0] (.names)                                            0.261     7.430
n3953.in[0] (.names)                                             1.014     8.444
n3953.out[0] (.names)                                            0.261     8.705
n3682.in[1] (.names)                                             1.014     9.719
n3682.out[0] (.names)                                            0.261     9.980
n3715.in[3] (.names)                                             1.014    10.993
n3715.out[0] (.names)                                            0.261    11.254
n3724.in[0] (.names)                                             1.014    12.268
n3724.out[0] (.names)                                            0.261    12.529
n3726.in[0] (.names)                                             1.014    13.543
n3726.out[0] (.names)                                            0.261    13.804
n3727.in[2] (.names)                                             1.014    14.818
n3727.out[0] (.names)                                            0.261    15.079
n3728.in[0] (.names)                                             1.014    16.093
n3728.out[0] (.names)                                            0.261    16.354
n3711.in[0] (.names)                                             1.014    17.367
n3711.out[0] (.names)                                            0.261    17.628
n3712.in[0] (.names)                                             1.014    18.642
n3712.out[0] (.names)                                            0.261    18.903
n3708.in[0] (.names)                                             1.014    19.917
n3708.out[0] (.names)                                            0.261    20.178
n3699.in[0] (.names)                                             1.014    21.192
n3699.out[0] (.names)                                            0.261    21.453
n3698.in[0] (.names)                                             1.014    22.467
n3698.out[0] (.names)                                            0.261    22.728
n3705.in[0] (.names)                                             1.014    23.742
n3705.out[0] (.names)                                            0.261    24.003
n3684.in[0] (.names)                                             1.014    25.016
n3684.out[0] (.names)                                            0.261    25.277
n3731.in[3] (.names)                                             1.014    26.291
n3731.out[0] (.names)                                            0.261    26.552
n3732.in[0] (.names)                                             1.014    27.566
n3732.out[0] (.names)                                            0.261    27.827
n3733.in[0] (.names)                                             1.014    28.841
n3733.out[0] (.names)                                            0.261    29.102
n3680.in[0] (.names)                                             1.014    30.116
n3680.out[0] (.names)                                            0.261    30.377
n3857.in[1] (.names)                                             1.014    31.390
n3857.out[0] (.names)                                            0.261    31.651
n3847.in[1] (.names)                                             1.014    32.665
n3847.out[0] (.names)                                            0.261    32.926
n3828.in[0] (.names)                                             1.014    33.940
n3828.out[0] (.names)                                            0.261    34.201
n3829.in[0] (.names)                                             1.014    35.215
n3829.out[0] (.names)                                            0.261    35.476
n3831.in[0] (.names)                                             1.014    36.490
n3831.out[0] (.names)                                            0.261    36.751
n3834.in[1] (.names)                                             1.014    37.765
n3834.out[0] (.names)                                            0.261    38.026
n3843.in[2] (.names)                                             1.014    39.039
n3843.out[0] (.names)                                            0.261    39.300
n3845.in[0] (.names)                                             1.014    40.314
n3845.out[0] (.names)                                            0.261    40.575
n3841.in[0] (.names)                                             1.014    41.589
n3841.out[0] (.names)                                            0.261    41.850
n257.in[0] (.names)                                              1.014    42.864
n257.out[0] (.names)                                             0.261    43.125
n3862.in[1] (.names)                                             1.014    44.139
n3862.out[0] (.names)                                            0.261    44.400
n3867.in[2] (.names)                                             1.014    45.413
n3867.out[0] (.names)                                            0.261    45.674
n3869.in[0] (.names)                                             1.014    46.688
n3869.out[0] (.names)                                            0.261    46.949
n3871.in[0] (.names)                                             1.014    47.963
n3871.out[0] (.names)                                            0.261    48.224
n3866.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3866.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 91
Startpoint: n4078.Q[0] (.latch clocked by pclk)
Endpoint  : n3982.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4078.clk[0] (.latch)                                            1.014     1.014
n4078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4075.in[0] (.names)                                             1.014     2.070
n4075.out[0] (.names)                                            0.261     2.331
n4073.in[0] (.names)                                             1.014     3.344
n4073.out[0] (.names)                                            0.261     3.605
n4017.in[0] (.names)                                             1.014     4.619
n4017.out[0] (.names)                                            0.261     4.880
n4101.in[1] (.names)                                             1.014     5.894
n4101.out[0] (.names)                                            0.261     6.155
n4102.in[0] (.names)                                             1.014     7.169
n4102.out[0] (.names)                                            0.261     7.430
n4103.in[1] (.names)                                             1.014     8.444
n4103.out[0] (.names)                                            0.261     8.705
n4131.in[0] (.names)                                             1.014     9.719
n4131.out[0] (.names)                                            0.261     9.980
n4120.in[2] (.names)                                             1.014    10.993
n4120.out[0] (.names)                                            0.261    11.254
n4160.in[2] (.names)                                             1.014    12.268
n4160.out[0] (.names)                                            0.261    12.529
n4162.in[0] (.names)                                             1.014    13.543
n4162.out[0] (.names)                                            0.261    13.804
n4116.in[0] (.names)                                             1.014    14.818
n4116.out[0] (.names)                                            0.261    15.079
n4164.in[0] (.names)                                             1.014    16.093
n4164.out[0] (.names)                                            0.261    16.354
n4165.in[2] (.names)                                             1.014    17.367
n4165.out[0] (.names)                                            0.261    17.628
n4174.in[0] (.names)                                             1.014    18.642
n4174.out[0] (.names)                                            0.261    18.903
n4175.in[1] (.names)                                             1.014    19.917
n4175.out[0] (.names)                                            0.261    20.178
n4177.in[1] (.names)                                             1.014    21.192
n4177.out[0] (.names)                                            0.261    21.453
n4178.in[0] (.names)                                             1.014    22.467
n4178.out[0] (.names)                                            0.261    22.728
n4179.in[1] (.names)                                             1.014    23.742
n4179.out[0] (.names)                                            0.261    24.003
n4112.in[0] (.names)                                             1.014    25.016
n4112.out[0] (.names)                                            0.261    25.277
n4183.in[2] (.names)                                             1.014    26.291
n4183.out[0] (.names)                                            0.261    26.552
n4184.in[0] (.names)                                             1.014    27.566
n4184.out[0] (.names)                                            0.261    27.827
n4185.in[0] (.names)                                             1.014    28.841
n4185.out[0] (.names)                                            0.261    29.102
n4186.in[0] (.names)                                             1.014    30.116
n4186.out[0] (.names)                                            0.261    30.377
n4187.in[0] (.names)                                             1.014    31.390
n4187.out[0] (.names)                                            0.261    31.651
n4188.in[0] (.names)                                             1.014    32.665
n4188.out[0] (.names)                                            0.261    32.926
n4189.in[0] (.names)                                             1.014    33.940
n4189.out[0] (.names)                                            0.261    34.201
n4190.in[2] (.names)                                             1.014    35.215
n4190.out[0] (.names)                                            0.261    35.476
n4196.in[0] (.names)                                             1.014    36.490
n4196.out[0] (.names)                                            0.261    36.751
n4197.in[0] (.names)                                             1.014    37.765
n4197.out[0] (.names)                                            0.261    38.026
n4198.in[0] (.names)                                             1.014    39.039
n4198.out[0] (.names)                                            0.261    39.300
n4193.in[0] (.names)                                             1.014    40.314
n4193.out[0] (.names)                                            0.261    40.575
n4194.in[1] (.names)                                             1.014    41.589
n4194.out[0] (.names)                                            0.261    41.850
n4204.in[0] (.names)                                             1.014    42.864
n4204.out[0] (.names)                                            0.261    43.125
n4205.in[1] (.names)                                             1.014    44.139
n4205.out[0] (.names)                                            0.261    44.400
n4206.in[0] (.names)                                             1.014    45.413
n4206.out[0] (.names)                                            0.261    45.674
n4212.in[1] (.names)                                             1.014    46.688
n4212.out[0] (.names)                                            0.261    46.949
n3981.in[0] (.names)                                             1.014    47.963
n3981.out[0] (.names)                                            0.261    48.224
n3982.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3982.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 92
Startpoint: n4232.Q[0] (.latch clocked by pclk)
Endpoint  : n4738.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4232.clk[0] (.latch)                                            1.014     1.014
n4232.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4267.in[0] (.names)                                             1.014     2.070
n4267.out[0] (.names)                                            0.261     2.331
n4269.in[0] (.names)                                             1.014     3.344
n4269.out[0] (.names)                                            0.261     3.605
n4270.in[0] (.names)                                             1.014     4.619
n4270.out[0] (.names)                                            0.261     4.880
n4271.in[0] (.names)                                             1.014     5.894
n4271.out[0] (.names)                                            0.261     6.155
n4272.in[0] (.names)                                             1.014     7.169
n4272.out[0] (.names)                                            0.261     7.430
n4264.in[0] (.names)                                             1.014     8.444
n4264.out[0] (.names)                                            0.261     8.705
n4265.in[0] (.names)                                             1.014     9.719
n4265.out[0] (.names)                                            0.261     9.980
n4273.in[0] (.names)                                             1.014    10.993
n4273.out[0] (.names)                                            0.261    11.254
n4274.in[1] (.names)                                             1.014    12.268
n4274.out[0] (.names)                                            0.261    12.529
n4276.in[0] (.names)                                             1.014    13.543
n4276.out[0] (.names)                                            0.261    13.804
n4245.in[0] (.names)                                             1.014    14.818
n4245.out[0] (.names)                                            0.261    15.079
n4247.in[1] (.names)                                             1.014    16.093
n4247.out[0] (.names)                                            0.261    16.354
n4248.in[1] (.names)                                             1.014    17.367
n4248.out[0] (.names)                                            0.261    17.628
n4249.in[2] (.names)                                             1.014    18.642
n4249.out[0] (.names)                                            0.261    18.903
n4250.in[2] (.names)                                             1.014    19.917
n4250.out[0] (.names)                                            0.261    20.178
n4251.in[0] (.names)                                             1.014    21.192
n4251.out[0] (.names)                                            0.261    21.453
n4252.in[0] (.names)                                             1.014    22.467
n4252.out[0] (.names)                                            0.261    22.728
n4253.in[0] (.names)                                             1.014    23.742
n4253.out[0] (.names)                                            0.261    24.003
n4254.in[0] (.names)                                             1.014    25.016
n4254.out[0] (.names)                                            0.261    25.277
n4258.in[3] (.names)                                             1.014    26.291
n4258.out[0] (.names)                                            0.261    26.552
n4259.in[1] (.names)                                             1.014    27.566
n4259.out[0] (.names)                                            0.261    27.827
n4260.in[0] (.names)                                             1.014    28.841
n4260.out[0] (.names)                                            0.261    29.102
n4262.in[0] (.names)                                             1.014    30.116
n4262.out[0] (.names)                                            0.261    30.377
n4278.in[1] (.names)                                             1.014    31.390
n4278.out[0] (.names)                                            0.261    31.651
n4282.in[1] (.names)                                             1.014    32.665
n4282.out[0] (.names)                                            0.261    32.926
n4283.in[0] (.names)                                             1.014    33.940
n4283.out[0] (.names)                                            0.261    34.201
n4284.in[1] (.names)                                             1.014    35.215
n4284.out[0] (.names)                                            0.261    35.476
n3977.in[0] (.names)                                             1.014    36.490
n3977.out[0] (.names)                                            0.261    36.751
n4285.in[0] (.names)                                             1.014    37.765
n4285.out[0] (.names)                                            0.261    38.026
n3971.in[3] (.names)                                             1.014    39.039
n3971.out[0] (.names)                                            0.261    39.300
n4841.in[0] (.names)                                             1.014    40.314
n4841.out[0] (.names)                                            0.261    40.575
n4842.in[0] (.names)                                             1.014    41.589
n4842.out[0] (.names)                                            0.261    41.850
n4843.in[1] (.names)                                             1.014    42.864
n4843.out[0] (.names)                                            0.261    43.125
n4844.in[1] (.names)                                             1.014    44.139
n4844.out[0] (.names)                                            0.261    44.400
n4845.in[0] (.names)                                             1.014    45.413
n4845.out[0] (.names)                                            0.261    45.674
n4846.in[0] (.names)                                             1.014    46.688
n4846.out[0] (.names)                                            0.261    46.949
n4737.in[1] (.names)                                             1.014    47.963
n4737.out[0] (.names)                                            0.261    48.224
n4738.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4738.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 93
Startpoint: n4232.Q[0] (.latch clocked by pclk)
Endpoint  : n4839.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4232.clk[0] (.latch)                                            1.014     1.014
n4232.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4267.in[0] (.names)                                             1.014     2.070
n4267.out[0] (.names)                                            0.261     2.331
n4269.in[0] (.names)                                             1.014     3.344
n4269.out[0] (.names)                                            0.261     3.605
n4270.in[0] (.names)                                             1.014     4.619
n4270.out[0] (.names)                                            0.261     4.880
n4271.in[0] (.names)                                             1.014     5.894
n4271.out[0] (.names)                                            0.261     6.155
n4272.in[0] (.names)                                             1.014     7.169
n4272.out[0] (.names)                                            0.261     7.430
n4264.in[0] (.names)                                             1.014     8.444
n4264.out[0] (.names)                                            0.261     8.705
n4265.in[0] (.names)                                             1.014     9.719
n4265.out[0] (.names)                                            0.261     9.980
n4273.in[0] (.names)                                             1.014    10.993
n4273.out[0] (.names)                                            0.261    11.254
n4274.in[1] (.names)                                             1.014    12.268
n4274.out[0] (.names)                                            0.261    12.529
n4276.in[0] (.names)                                             1.014    13.543
n4276.out[0] (.names)                                            0.261    13.804
n4245.in[0] (.names)                                             1.014    14.818
n4245.out[0] (.names)                                            0.261    15.079
n4247.in[1] (.names)                                             1.014    16.093
n4247.out[0] (.names)                                            0.261    16.354
n4248.in[1] (.names)                                             1.014    17.367
n4248.out[0] (.names)                                            0.261    17.628
n4249.in[2] (.names)                                             1.014    18.642
n4249.out[0] (.names)                                            0.261    18.903
n4250.in[2] (.names)                                             1.014    19.917
n4250.out[0] (.names)                                            0.261    20.178
n4251.in[0] (.names)                                             1.014    21.192
n4251.out[0] (.names)                                            0.261    21.453
n4252.in[0] (.names)                                             1.014    22.467
n4252.out[0] (.names)                                            0.261    22.728
n4253.in[0] (.names)                                             1.014    23.742
n4253.out[0] (.names)                                            0.261    24.003
n4254.in[0] (.names)                                             1.014    25.016
n4254.out[0] (.names)                                            0.261    25.277
n4258.in[3] (.names)                                             1.014    26.291
n4258.out[0] (.names)                                            0.261    26.552
n4259.in[1] (.names)                                             1.014    27.566
n4259.out[0] (.names)                                            0.261    27.827
n4260.in[0] (.names)                                             1.014    28.841
n4260.out[0] (.names)                                            0.261    29.102
n4262.in[0] (.names)                                             1.014    30.116
n4262.out[0] (.names)                                            0.261    30.377
n4278.in[1] (.names)                                             1.014    31.390
n4278.out[0] (.names)                                            0.261    31.651
n4282.in[1] (.names)                                             1.014    32.665
n4282.out[0] (.names)                                            0.261    32.926
n4283.in[0] (.names)                                             1.014    33.940
n4283.out[0] (.names)                                            0.261    34.201
n4284.in[1] (.names)                                             1.014    35.215
n4284.out[0] (.names)                                            0.261    35.476
n3977.in[0] (.names)                                             1.014    36.490
n3977.out[0] (.names)                                            0.261    36.751
n4285.in[0] (.names)                                             1.014    37.765
n4285.out[0] (.names)                                            0.261    38.026
n3971.in[3] (.names)                                             1.014    39.039
n3971.out[0] (.names)                                            0.261    39.300
n4841.in[0] (.names)                                             1.014    40.314
n4841.out[0] (.names)                                            0.261    40.575
n4842.in[0] (.names)                                             1.014    41.589
n4842.out[0] (.names)                                            0.261    41.850
n4843.in[1] (.names)                                             1.014    42.864
n4843.out[0] (.names)                                            0.261    43.125
n4844.in[1] (.names)                                             1.014    44.139
n4844.out[0] (.names)                                            0.261    44.400
n4845.in[0] (.names)                                             1.014    45.413
n4845.out[0] (.names)                                            0.261    45.674
n4846.in[0] (.names)                                             1.014    46.688
n4846.out[0] (.names)                                            0.261    46.949
n4737.in[1] (.names)                                             1.014    47.963
n4737.out[0] (.names)                                            0.261    48.224
n4839.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4839.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 94
Startpoint: n4535.Q[0] (.latch clocked by pclk)
Endpoint  : n4640.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4535.clk[0] (.latch)                                            1.014     1.014
n4535.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4384.in[0] (.names)                                             1.014     2.070
n4384.out[0] (.names)                                            0.261     2.331
n4544.in[1] (.names)                                             1.014     3.344
n4544.out[0] (.names)                                            0.261     3.605
n4545.in[0] (.names)                                             1.014     4.619
n4545.out[0] (.names)                                            0.261     4.880
n4546.in[0] (.names)                                             1.014     5.894
n4546.out[0] (.names)                                            0.261     6.155
n4548.in[0] (.names)                                             1.014     7.169
n4548.out[0] (.names)                                            0.261     7.430
n4542.in[0] (.names)                                             1.014     8.444
n4542.out[0] (.names)                                            0.261     8.705
n4543.in[0] (.names)                                             1.014     9.719
n4543.out[0] (.names)                                            0.261     9.980
n4592.in[1] (.names)                                             1.014    10.993
n4592.out[0] (.names)                                            0.261    11.254
n4593.in[1] (.names)                                             1.014    12.268
n4593.out[0] (.names)                                            0.261    12.529
n4596.in[1] (.names)                                             1.014    13.543
n4596.out[0] (.names)                                            0.261    13.804
n4597.in[2] (.names)                                             1.014    14.818
n4597.out[0] (.names)                                            0.261    15.079
n4599.in[2] (.names)                                             1.014    16.093
n4599.out[0] (.names)                                            0.261    16.354
n4600.in[0] (.names)                                             1.014    17.367
n4600.out[0] (.names)                                            0.261    17.628
n4601.in[0] (.names)                                             1.014    18.642
n4601.out[0] (.names)                                            0.261    18.903
n4536.in[0] (.names)                                             1.014    19.917
n4536.out[0] (.names)                                            0.261    20.178
n4577.in[2] (.names)                                             1.014    21.192
n4577.out[0] (.names)                                            0.261    21.453
n4608.in[0] (.names)                                             1.014    22.467
n4608.out[0] (.names)                                            0.261    22.728
n4616.in[0] (.names)                                             1.014    23.742
n4616.out[0] (.names)                                            0.261    24.003
n4613.in[0] (.names)                                             1.014    25.016
n4613.out[0] (.names)                                            0.261    25.277
n4614.in[0] (.names)                                             1.014    26.291
n4614.out[0] (.names)                                            0.261    26.552
n4618.in[0] (.names)                                             1.014    27.566
n4618.out[0] (.names)                                            0.261    27.827
n4619.in[0] (.names)                                             1.014    28.841
n4619.out[0] (.names)                                            0.261    29.102
n4609.in[2] (.names)                                             1.014    30.116
n4609.out[0] (.names)                                            0.261    30.377
n4610.in[0] (.names)                                             1.014    31.390
n4610.out[0] (.names)                                            0.261    31.651
n4626.in[0] (.names)                                             1.014    32.665
n4626.out[0] (.names)                                            0.261    32.926
n4611.in[3] (.names)                                             1.014    33.940
n4611.out[0] (.names)                                            0.261    34.201
n4629.in[1] (.names)                                             1.014    35.215
n4629.out[0] (.names)                                            0.261    35.476
n4630.in[0] (.names)                                             1.014    36.490
n4630.out[0] (.names)                                            0.261    36.751
n4631.in[1] (.names)                                             1.014    37.765
n4631.out[0] (.names)                                            0.261    38.026
n4554.in[3] (.names)                                             1.014    39.039
n4554.out[0] (.names)                                            0.261    39.300
n4633.in[1] (.names)                                             1.014    40.314
n4633.out[0] (.names)                                            0.261    40.575
n4634.in[0] (.names)                                             1.014    41.589
n4634.out[0] (.names)                                            0.261    41.850
n4635.in[0] (.names)                                             1.014    42.864
n4635.out[0] (.names)                                            0.261    43.125
n4623.in[1] (.names)                                             1.014    44.139
n4623.out[0] (.names)                                            0.261    44.400
n4624.in[0] (.names)                                             1.014    45.413
n4624.out[0] (.names)                                            0.261    45.674
n4625.in[1] (.names)                                             1.014    46.688
n4625.out[0] (.names)                                            0.261    46.949
n4639.in[2] (.names)                                             1.014    47.963
n4639.out[0] (.names)                                            0.261    48.224
n4640.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4640.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 95
Startpoint: n4535.Q[0] (.latch clocked by pclk)
Endpoint  : n641.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4535.clk[0] (.latch)                                            1.014     1.014
n4535.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4384.in[0] (.names)                                             1.014     2.070
n4384.out[0] (.names)                                            0.261     2.331
n4544.in[1] (.names)                                             1.014     3.344
n4544.out[0] (.names)                                            0.261     3.605
n4545.in[0] (.names)                                             1.014     4.619
n4545.out[0] (.names)                                            0.261     4.880
n4546.in[0] (.names)                                             1.014     5.894
n4546.out[0] (.names)                                            0.261     6.155
n4548.in[0] (.names)                                             1.014     7.169
n4548.out[0] (.names)                                            0.261     7.430
n4542.in[0] (.names)                                             1.014     8.444
n4542.out[0] (.names)                                            0.261     8.705
n4543.in[0] (.names)                                             1.014     9.719
n4543.out[0] (.names)                                            0.261     9.980
n4592.in[1] (.names)                                             1.014    10.993
n4592.out[0] (.names)                                            0.261    11.254
n4593.in[1] (.names)                                             1.014    12.268
n4593.out[0] (.names)                                            0.261    12.529
n4596.in[1] (.names)                                             1.014    13.543
n4596.out[0] (.names)                                            0.261    13.804
n4597.in[2] (.names)                                             1.014    14.818
n4597.out[0] (.names)                                            0.261    15.079
n4599.in[2] (.names)                                             1.014    16.093
n4599.out[0] (.names)                                            0.261    16.354
n4600.in[0] (.names)                                             1.014    17.367
n4600.out[0] (.names)                                            0.261    17.628
n4601.in[0] (.names)                                             1.014    18.642
n4601.out[0] (.names)                                            0.261    18.903
n4536.in[0] (.names)                                             1.014    19.917
n4536.out[0] (.names)                                            0.261    20.178
n4577.in[2] (.names)                                             1.014    21.192
n4577.out[0] (.names)                                            0.261    21.453
n4608.in[0] (.names)                                             1.014    22.467
n4608.out[0] (.names)                                            0.261    22.728
n4616.in[0] (.names)                                             1.014    23.742
n4616.out[0] (.names)                                            0.261    24.003
n4613.in[0] (.names)                                             1.014    25.016
n4613.out[0] (.names)                                            0.261    25.277
n4614.in[0] (.names)                                             1.014    26.291
n4614.out[0] (.names)                                            0.261    26.552
n4618.in[0] (.names)                                             1.014    27.566
n4618.out[0] (.names)                                            0.261    27.827
n4619.in[0] (.names)                                             1.014    28.841
n4619.out[0] (.names)                                            0.261    29.102
n4609.in[2] (.names)                                             1.014    30.116
n4609.out[0] (.names)                                            0.261    30.377
n4610.in[0] (.names)                                             1.014    31.390
n4610.out[0] (.names)                                            0.261    31.651
n4626.in[0] (.names)                                             1.014    32.665
n4626.out[0] (.names)                                            0.261    32.926
n4611.in[3] (.names)                                             1.014    33.940
n4611.out[0] (.names)                                            0.261    34.201
n4629.in[1] (.names)                                             1.014    35.215
n4629.out[0] (.names)                                            0.261    35.476
n4630.in[0] (.names)                                             1.014    36.490
n4630.out[0] (.names)                                            0.261    36.751
n4631.in[1] (.names)                                             1.014    37.765
n4631.out[0] (.names)                                            0.261    38.026
n4554.in[3] (.names)                                             1.014    39.039
n4554.out[0] (.names)                                            0.261    39.300
n4642.in[2] (.names)                                             1.014    40.314
n4642.out[0] (.names)                                            0.261    40.575
n4644.in[2] (.names)                                             1.014    41.589
n4644.out[0] (.names)                                            0.261    41.850
n4645.in[1] (.names)                                             1.014    42.864
n4645.out[0] (.names)                                            0.261    43.125
n3434.in[1] (.names)                                             1.014    44.139
n3434.out[0] (.names)                                            0.261    44.400
n4646.in[0] (.names)                                             1.014    45.413
n4646.out[0] (.names)                                            0.261    45.674
n4652.in[0] (.names)                                             1.014    46.688
n4652.out[0] (.names)                                            0.261    46.949
n4008.in[0] (.names)                                             1.014    47.963
n4008.out[0] (.names)                                            0.261    48.224
n641.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n641.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 96
Startpoint: n4790.Q[0] (.latch clocked by pclk)
Endpoint  : n4014.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4790.clk[0] (.latch)                                            1.014     1.014
n4790.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4510.in[0] (.names)                                             1.014     2.070
n4510.out[0] (.names)                                            0.261     2.331
n4511.in[0] (.names)                                             1.014     3.344
n4511.out[0] (.names)                                            0.261     3.605
n4372.in[1] (.names)                                             1.014     4.619
n4372.out[0] (.names)                                            0.261     4.880
n4405.in[1] (.names)                                             1.014     5.894
n4405.out[0] (.names)                                            0.261     6.155
n4409.in[2] (.names)                                             1.014     7.169
n4409.out[0] (.names)                                            0.261     7.430
n4411.in[0] (.names)                                             1.014     8.444
n4411.out[0] (.names)                                            0.261     8.705
n4413.in[1] (.names)                                             1.014     9.719
n4413.out[0] (.names)                                            0.261     9.980
n4472.in[2] (.names)                                             1.014    10.993
n4472.out[0] (.names)                                            0.261    11.254
n4481.in[2] (.names)                                             1.014    12.268
n4481.out[0] (.names)                                            0.261    12.529
n4506.in[1] (.names)                                             1.014    13.543
n4506.out[0] (.names)                                            0.261    13.804
n4507.in[1] (.names)                                             1.014    14.818
n4507.out[0] (.names)                                            0.261    15.079
n4505.in[1] (.names)                                             1.014    16.093
n4505.out[0] (.names)                                            0.261    16.354
n4471.in[0] (.names)                                             1.014    17.367
n4471.out[0] (.names)                                            0.261    17.628
n4447.in[1] (.names)                                             1.014    18.642
n4447.out[0] (.names)                                            0.261    18.903
n4473.in[2] (.names)                                             1.014    19.917
n4473.out[0] (.names)                                            0.261    20.178
n4474.in[1] (.names)                                             1.014    21.192
n4474.out[0] (.names)                                            0.261    21.453
n4476.in[1] (.names)                                             1.014    22.467
n4476.out[0] (.names)                                            0.261    22.728
n4477.in[0] (.names)                                             1.014    23.742
n4477.out[0] (.names)                                            0.261    24.003
n4478.in[0] (.names)                                             1.014    25.016
n4478.out[0] (.names)                                            0.261    25.277
n4479.in[1] (.names)                                             1.014    26.291
n4479.out[0] (.names)                                            0.261    26.552
n4482.in[3] (.names)                                             1.014    27.566
n4482.out[0] (.names)                                            0.261    27.827
n4484.in[1] (.names)                                             1.014    28.841
n4484.out[0] (.names)                                            0.261    29.102
n4485.in[0] (.names)                                             1.014    30.116
n4485.out[0] (.names)                                            0.261    30.377
n4486.in[0] (.names)                                             1.014    31.390
n4486.out[0] (.names)                                            0.261    31.651
n4487.in[0] (.names)                                             1.014    32.665
n4487.out[0] (.names)                                            0.261    32.926
n4488.in[1] (.names)                                             1.014    33.940
n4488.out[0] (.names)                                            0.261    34.201
n4489.in[0] (.names)                                             1.014    35.215
n4489.out[0] (.names)                                            0.261    35.476
n4490.in[0] (.names)                                             1.014    36.490
n4490.out[0] (.names)                                            0.261    36.751
n4491.in[0] (.names)                                             1.014    37.765
n4491.out[0] (.names)                                            0.261    38.026
n4492.in[0] (.names)                                             1.014    39.039
n4492.out[0] (.names)                                            0.261    39.300
n4493.in[0] (.names)                                             1.014    40.314
n4493.out[0] (.names)                                            0.261    40.575
n4494.in[0] (.names)                                             1.014    41.589
n4494.out[0] (.names)                                            0.261    41.850
n4496.in[0] (.names)                                             1.014    42.864
n4496.out[0] (.names)                                            0.261    43.125
n4498.in[0] (.names)                                             1.014    44.139
n4498.out[0] (.names)                                            0.261    44.400
n4499.in[1] (.names)                                             1.014    45.413
n4499.out[0] (.names)                                            0.261    45.674
n4500.in[1] (.names)                                             1.014    46.688
n4500.out[0] (.names)                                            0.261    46.949
n4013.in[0] (.names)                                             1.014    47.963
n4013.out[0] (.names)                                            0.261    48.224
n4014.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4014.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 97
Startpoint: n4790.Q[0] (.latch clocked by pclk)
Endpoint  : n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4790.clk[0] (.latch)                                            1.014     1.014
n4790.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4510.in[0] (.names)                                             1.014     2.070
n4510.out[0] (.names)                                            0.261     2.331
n4511.in[0] (.names)                                             1.014     3.344
n4511.out[0] (.names)                                            0.261     3.605
n4372.in[1] (.names)                                             1.014     4.619
n4372.out[0] (.names)                                            0.261     4.880
n4405.in[1] (.names)                                             1.014     5.894
n4405.out[0] (.names)                                            0.261     6.155
n4409.in[2] (.names)                                             1.014     7.169
n4409.out[0] (.names)                                            0.261     7.430
n4411.in[0] (.names)                                             1.014     8.444
n4411.out[0] (.names)                                            0.261     8.705
n4413.in[1] (.names)                                             1.014     9.719
n4413.out[0] (.names)                                            0.261     9.980
n4472.in[2] (.names)                                             1.014    10.993
n4472.out[0] (.names)                                            0.261    11.254
n4481.in[2] (.names)                                             1.014    12.268
n4481.out[0] (.names)                                            0.261    12.529
n4506.in[1] (.names)                                             1.014    13.543
n4506.out[0] (.names)                                            0.261    13.804
n4507.in[1] (.names)                                             1.014    14.818
n4507.out[0] (.names)                                            0.261    15.079
n4505.in[1] (.names)                                             1.014    16.093
n4505.out[0] (.names)                                            0.261    16.354
n4471.in[0] (.names)                                             1.014    17.367
n4471.out[0] (.names)                                            0.261    17.628
n4447.in[1] (.names)                                             1.014    18.642
n4447.out[0] (.names)                                            0.261    18.903
n4473.in[2] (.names)                                             1.014    19.917
n4473.out[0] (.names)                                            0.261    20.178
n4474.in[1] (.names)                                             1.014    21.192
n4474.out[0] (.names)                                            0.261    21.453
n4476.in[1] (.names)                                             1.014    22.467
n4476.out[0] (.names)                                            0.261    22.728
n4477.in[0] (.names)                                             1.014    23.742
n4477.out[0] (.names)                                            0.261    24.003
n4478.in[0] (.names)                                             1.014    25.016
n4478.out[0] (.names)                                            0.261    25.277
n4479.in[1] (.names)                                             1.014    26.291
n4479.out[0] (.names)                                            0.261    26.552
n4482.in[3] (.names)                                             1.014    27.566
n4482.out[0] (.names)                                            0.261    27.827
n4484.in[1] (.names)                                             1.014    28.841
n4484.out[0] (.names)                                            0.261    29.102
n4485.in[0] (.names)                                             1.014    30.116
n4485.out[0] (.names)                                            0.261    30.377
n4486.in[0] (.names)                                             1.014    31.390
n4486.out[0] (.names)                                            0.261    31.651
n4487.in[0] (.names)                                             1.014    32.665
n4487.out[0] (.names)                                            0.261    32.926
n4488.in[1] (.names)                                             1.014    33.940
n4488.out[0] (.names)                                            0.261    34.201
n4489.in[0] (.names)                                             1.014    35.215
n4489.out[0] (.names)                                            0.261    35.476
n4490.in[0] (.names)                                             1.014    36.490
n4490.out[0] (.names)                                            0.261    36.751
n4491.in[0] (.names)                                             1.014    37.765
n4491.out[0] (.names)                                            0.261    38.026
n4492.in[0] (.names)                                             1.014    39.039
n4492.out[0] (.names)                                            0.261    39.300
n4493.in[0] (.names)                                             1.014    40.314
n4493.out[0] (.names)                                            0.261    40.575
n4494.in[0] (.names)                                             1.014    41.589
n4494.out[0] (.names)                                            0.261    41.850
n4496.in[0] (.names)                                             1.014    42.864
n4496.out[0] (.names)                                            0.261    43.125
n4498.in[0] (.names)                                             1.014    44.139
n4498.out[0] (.names)                                            0.261    44.400
n4499.in[1] (.names)                                             1.014    45.413
n4499.out[0] (.names)                                            0.261    45.674
n4500.in[1] (.names)                                             1.014    46.688
n4500.out[0] (.names)                                            0.261    46.949
n4011.in[0] (.names)                                             1.014    47.963
n4011.out[0] (.names)                                            0.261    48.224
n4012.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4012.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 98
Startpoint: n4873.Q[0] (.latch clocked by pclk)
Endpoint  : n178.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4873.clk[0] (.latch)                                            1.014     1.014
n4873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5168.in[0] (.names)                                             1.014     2.070
n5168.out[0] (.names)                                            0.261     2.331
n5169.in[1] (.names)                                             1.014     3.344
n5169.out[0] (.names)                                            0.261     3.605
n5170.in[0] (.names)                                             1.014     4.619
n5170.out[0] (.names)                                            0.261     4.880
n5171.in[0] (.names)                                             1.014     5.894
n5171.out[0] (.names)                                            0.261     6.155
n5242.in[0] (.names)                                             1.014     7.169
n5242.out[0] (.names)                                            0.261     7.430
n5178.in[0] (.names)                                             1.014     8.444
n5178.out[0] (.names)                                            0.261     8.705
n5243.in[2] (.names)                                             1.014     9.719
n5243.out[0] (.names)                                            0.261     9.980
n5213.in[0] (.names)                                             1.014    10.993
n5213.out[0] (.names)                                            0.261    11.254
n5173.in[0] (.names)                                             1.014    12.268
n5173.out[0] (.names)                                            0.261    12.529
n5210.in[0] (.names)                                             1.014    13.543
n5210.out[0] (.names)                                            0.261    13.804
n5182.in[0] (.names)                                             1.014    14.818
n5182.out[0] (.names)                                            0.261    15.079
n5180.in[1] (.names)                                             1.014    16.093
n5180.out[0] (.names)                                            0.261    16.354
n5181.in[0] (.names)                                             1.014    17.367
n5181.out[0] (.names)                                            0.261    17.628
n5183.in[1] (.names)                                             1.014    18.642
n5183.out[0] (.names)                                            0.261    18.903
n5185.in[0] (.names)                                             1.014    19.917
n5185.out[0] (.names)                                            0.261    20.178
n5186.in[0] (.names)                                             1.014    21.192
n5186.out[0] (.names)                                            0.261    21.453
n5187.in[0] (.names)                                             1.014    22.467
n5187.out[0] (.names)                                            0.261    22.728
n5188.in[0] (.names)                                             1.014    23.742
n5188.out[0] (.names)                                            0.261    24.003
n5189.in[0] (.names)                                             1.014    25.016
n5189.out[0] (.names)                                            0.261    25.277
n5193.in[2] (.names)                                             1.014    26.291
n5193.out[0] (.names)                                            0.261    26.552
n5195.in[0] (.names)                                             1.014    27.566
n5195.out[0] (.names)                                            0.261    27.827
n5196.in[0] (.names)                                             1.014    28.841
n5196.out[0] (.names)                                            0.261    29.102
n5197.in[1] (.names)                                             1.014    30.116
n5197.out[0] (.names)                                            0.261    30.377
n5219.in[0] (.names)                                             1.014    31.390
n5219.out[0] (.names)                                            0.261    31.651
n5225.in[1] (.names)                                             1.014    32.665
n5225.out[0] (.names)                                            0.261    32.926
n5228.in[0] (.names)                                             1.014    33.940
n5228.out[0] (.names)                                            0.261    34.201
n5230.in[0] (.names)                                             1.014    35.215
n5230.out[0] (.names)                                            0.261    35.476
n5231.in[0] (.names)                                             1.014    36.490
n5231.out[0] (.names)                                            0.261    36.751
n5221.in[1] (.names)                                             1.014    37.765
n5221.out[0] (.names)                                            0.261    38.026
n5222.in[0] (.names)                                             1.014    39.039
n5222.out[0] (.names)                                            0.261    39.300
n5223.in[1] (.names)                                             1.014    40.314
n5223.out[0] (.names)                                            0.261    40.575
n5232.in[2] (.names)                                             1.014    41.589
n5232.out[0] (.names)                                            0.261    41.850
n5236.in[0] (.names)                                             1.014    42.864
n5236.out[0] (.names)                                            0.261    43.125
n4856.in[1] (.names)                                             1.014    44.139
n4856.out[0] (.names)                                            0.261    44.400
n5237.in[0] (.names)                                             1.014    45.413
n5237.out[0] (.names)                                            0.261    45.674
n4891.in[1] (.names)                                             1.014    46.688
n4891.out[0] (.names)                                            0.261    46.949
n4858.in[0] (.names)                                             1.014    47.963
n4858.out[0] (.names)                                            0.261    48.224
n178.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n178.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 99
Startpoint: n4890.Q[0] (.latch clocked by pclk)
Endpoint  : n4910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4890.clk[0] (.latch)                                            1.014     1.014
n4890.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5158.in[1] (.names)                                             1.014     2.070
n5158.out[0] (.names)                                            0.261     2.331
n5388.in[1] (.names)                                             1.014     3.344
n5388.out[0] (.names)                                            0.261     3.605
n5404.in[1] (.names)                                             1.014     4.619
n5404.out[0] (.names)                                            0.261     4.880
n5407.in[0] (.names)                                             1.014     5.894
n5407.out[0] (.names)                                            0.261     6.155
n5408.in[0] (.names)                                             1.014     7.169
n5408.out[0] (.names)                                            0.261     7.430
n5409.in[0] (.names)                                             1.014     8.444
n5409.out[0] (.names)                                            0.261     8.705
n5410.in[3] (.names)                                             1.014     9.719
n5410.out[0] (.names)                                            0.261     9.980
n5411.in[1] (.names)                                             1.014    10.993
n5411.out[0] (.names)                                            0.261    11.254
n5389.in[0] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5365.in[0] (.names)                                             1.014    13.543
n5365.out[0] (.names)                                            0.261    13.804
n5366.in[3] (.names)                                             1.014    14.818
n5366.out[0] (.names)                                            0.261    15.079
n5370.in[1] (.names)                                             1.014    16.093
n5370.out[0] (.names)                                            0.261    16.354
n5371.in[0] (.names)                                             1.014    17.367
n5371.out[0] (.names)                                            0.261    17.628
n5341.in[1] (.names)                                             1.014    18.642
n5341.out[0] (.names)                                            0.261    18.903
n5340.in[0] (.names)                                             1.014    19.917
n5340.out[0] (.names)                                            0.261    20.178
n5342.in[0] (.names)                                             1.014    21.192
n5342.out[0] (.names)                                            0.261    21.453
n5343.in[1] (.names)                                             1.014    22.467
n5343.out[0] (.names)                                            0.261    22.728
n5344.in[0] (.names)                                             1.014    23.742
n5344.out[0] (.names)                                            0.261    24.003
n5345.in[0] (.names)                                             1.014    25.016
n5345.out[0] (.names)                                            0.261    25.277
n5347.in[0] (.names)                                             1.014    26.291
n5347.out[0] (.names)                                            0.261    26.552
n5349.in[1] (.names)                                             1.014    27.566
n5349.out[0] (.names)                                            0.261    27.827
n5350.in[1] (.names)                                             1.014    28.841
n5350.out[0] (.names)                                            0.261    29.102
n5386.in[1] (.names)                                             1.014    30.116
n5386.out[0] (.names)                                            0.261    30.377
n5387.in[0] (.names)                                             1.014    31.390
n5387.out[0] (.names)                                            0.261    31.651
n5368.in[0] (.names)                                             1.014    32.665
n5368.out[0] (.names)                                            0.261    32.926
n5766.in[1] (.names)                                             1.014    33.940
n5766.out[0] (.names)                                            0.261    34.201
n5767.in[1] (.names)                                             1.014    35.215
n5767.out[0] (.names)                                            0.261    35.476
n5757.in[1] (.names)                                             1.014    36.490
n5757.out[0] (.names)                                            0.261    36.751
n5758.in[2] (.names)                                             1.014    37.765
n5758.out[0] (.names)                                            0.261    38.026
n5761.in[0] (.names)                                             1.014    39.039
n5761.out[0] (.names)                                            0.261    39.300
n5770.in[0] (.names)                                             1.014    40.314
n5770.out[0] (.names)                                            0.261    40.575
n5774.in[0] (.names)                                             1.014    41.589
n5774.out[0] (.names)                                            0.261    41.850
n5775.in[1] (.names)                                             1.014    42.864
n5775.out[0] (.names)                                            0.261    43.125
n5739.in[0] (.names)                                             1.014    44.139
n5739.out[0] (.names)                                            0.261    44.400
n5740.in[1] (.names)                                             1.014    45.413
n5740.out[0] (.names)                                            0.261    45.674
n5751.in[2] (.names)                                             1.014    46.688
n5751.out[0] (.names)                                            0.261    46.949
n4909.in[0] (.names)                                             1.014    47.963
n4909.out[0] (.names)                                            0.261    48.224
n4910.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4910.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 100
Startpoint: n5911.Q[0] (.latch clocked by pclk)
Endpoint  : n402.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5911.clk[0] (.latch)                                            1.014     1.014
n5911.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6423.in[0] (.names)                                             1.014     2.070
n6423.out[0] (.names)                                            0.261     2.331
n6424.in[0] (.names)                                             1.014     3.344
n6424.out[0] (.names)                                            0.261     3.605
n6422.in[0] (.names)                                             1.014     4.619
n6422.out[0] (.names)                                            0.261     4.880
n6375.in[0] (.names)                                             1.014     5.894
n6375.out[0] (.names)                                            0.261     6.155
n6425.in[2] (.names)                                             1.014     7.169
n6425.out[0] (.names)                                            0.261     7.430
n6426.in[1] (.names)                                             1.014     8.444
n6426.out[0] (.names)                                            0.261     8.705
n6427.in[0] (.names)                                             1.014     9.719
n6427.out[0] (.names)                                            0.261     9.980
n6428.in[0] (.names)                                             1.014    10.993
n6428.out[0] (.names)                                            0.261    11.254
n6373.in[0] (.names)                                             1.014    12.268
n6373.out[0] (.names)                                            0.261    12.529
n6233.in[0] (.names)                                             1.014    13.543
n6233.out[0] (.names)                                            0.261    13.804
n6229.in[0] (.names)                                             1.014    14.818
n6229.out[0] (.names)                                            0.261    15.079
n6232.in[0] (.names)                                             1.014    16.093
n6232.out[0] (.names)                                            0.261    16.354
n6241.in[0] (.names)                                             1.014    17.367
n6241.out[0] (.names)                                            0.261    17.628
n6236.in[0] (.names)                                             1.014    18.642
n6236.out[0] (.names)                                            0.261    18.903
n6234.in[1] (.names)                                             1.014    19.917
n6234.out[0] (.names)                                            0.261    20.178
n6237.in[0] (.names)                                             1.014    21.192
n6237.out[0] (.names)                                            0.261    21.453
n6242.in[0] (.names)                                             1.014    22.467
n6242.out[0] (.names)                                            0.261    22.728
n6243.in[0] (.names)                                             1.014    23.742
n6243.out[0] (.names)                                            0.261    24.003
n6238.in[1] (.names)                                             1.014    25.016
n6238.out[0] (.names)                                            0.261    25.277
n6240.in[0] (.names)                                             1.014    26.291
n6240.out[0] (.names)                                            0.261    26.552
n6244.in[1] (.names)                                             1.014    27.566
n6244.out[0] (.names)                                            0.261    27.827
n6248.in[0] (.names)                                             1.014    28.841
n6248.out[0] (.names)                                            0.261    29.102
n6249.in[1] (.names)                                             1.014    30.116
n6249.out[0] (.names)                                            0.261    30.377
n6245.in[1] (.names)                                             1.014    31.390
n6245.out[0] (.names)                                            0.261    31.651
n6247.in[0] (.names)                                             1.014    32.665
n6247.out[0] (.names)                                            0.261    32.926
n6250.in[1] (.names)                                             1.014    33.940
n6250.out[0] (.names)                                            0.261    34.201
n6251.in[0] (.names)                                             1.014    35.215
n6251.out[0] (.names)                                            0.261    35.476
n6252.in[0] (.names)                                             1.014    36.490
n6252.out[0] (.names)                                            0.261    36.751
n6253.in[1] (.names)                                             1.014    37.765
n6253.out[0] (.names)                                            0.261    38.026
n5894.in[2] (.names)                                             1.014    39.039
n5894.out[0] (.names)                                            0.261    39.300
n6260.in[1] (.names)                                             1.014    40.314
n6260.out[0] (.names)                                            0.261    40.575
n6273.in[0] (.names)                                             1.014    41.589
n6273.out[0] (.names)                                            0.261    41.850
n6275.in[1] (.names)                                             1.014    42.864
n6275.out[0] (.names)                                            0.261    43.125
n6276.in[1] (.names)                                             1.014    44.139
n6276.out[0] (.names)                                            0.261    44.400
n6278.in[0] (.names)                                             1.014    45.413
n6278.out[0] (.names)                                            0.261    45.674
n6268.in[0] (.names)                                             1.014    46.688
n6268.out[0] (.names)                                            0.261    46.949
n5815.in[0] (.names)                                             1.014    47.963
n5815.out[0] (.names)                                            0.261    48.224
n402.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#End of timing report
