// Seed: 1649425834
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wor id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always_latch if (-1) assign id_5 = 1;
  assign id_6 = -1;
  uwire id_20 = id_19 == id_17.id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  bufif0 primCall (id_3, id_5, id_6);
  assign id_7[1] = id_3;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_3,
      id_6,
      id_3,
      id_6,
      id_2,
      id_3,
      id_6,
      id_3,
      id_3,
      id_5,
      id_1,
      id_2,
      id_2,
      id_3,
      id_6,
      id_3
  );
endmodule
