/*
 * Copyright (c) 2024 Joel Guittet
 * SPDX-License-Identifier: Apache-2.0
 */

#include <dt-bindings/pinctrl/esp32s3-pinctrl.h>
#include <zephyr/dt-bindings/pinctrl/esp-pinctrl-common.h>
#include <zephyr/dt-bindings/pinctrl/esp32s3-gpio-sigmap.h>

&pinctrl {

	i2c1_default: i2c1_default {
		group1 {
			pinmux = <I2C1_SDA_GPIO15>, <I2C1_SCL_GPIO14>;
			bias-pull-up;
			drive-open-drain;
			output-high;
		};
	};
/*
	spim2_default: spim2_default {
		group1 {
			pinmux = <SPIM2_MISO_GPIO12>, <SPIM2_SCLK_GPIO10>, <SPIM2_CSEL_GPIO9>;
		};
		group2 {
			pinmux = <SPIM2_MOSI_GPIO11>;
			output-low;
		};
	};

	qspi0_default: qspi0_default {
		group1 {
			psels = <NRF_PSEL(QSPI_SCK, 1, 6)>,
				<NRF_PSEL(QSPI_IO0, 0, 4)>,
				<NRF_PSEL(QSPI_IO1, 0, 5)>,
				<NRF_PSEL(QSPI_IO2, 0, 6)>,
				<NRF_PSEL(QSPI_IO3, 0, 7)>,
				<NRF_PSEL(QSPI_CSN, 0, 12)>;
			nordic,drive-mode = <NRF_DRIVE_H0H1>;
		};
	};

	qspi0_sleep: qspi0_sleep {
		group1 {
			psels = <NRF_PSEL(QSPI_SCK, 1, 6)>,
				<NRF_PSEL(QSPI_IO0, 0, 4)>,
				<NRF_PSEL(QSPI_IO1, 0, 5)>,
				<NRF_PSEL(QSPI_IO2, 0, 6)>,
				<NRF_PSEL(QSPI_IO3, 0, 7)>;
			low-power-enable;
		};

		group2 {
			psels = <NRF_PSEL(QSPI_CSN, 0, 12)>;
			low-power-enable;
			bias-pull-up;
		};
	};
*/
	uart0_default: uart0_default {
		group1 {
			pinmux = <UART0_TX_GPIO43>;
			output-high;
		};
		group2 {
			pinmux = <UART0_RX_GPIO44>;
			bias-pull-up;
		};
	};
};
