
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  3 2021 11:24:31 CET (Dec  3 2021 10:24:31 UTC)

// Verification Directory fv/countextend 

module countextend(clk, rst, incrIN, incrOUT);
  input clk, rst, incrIN;
  output incrOUT;
  wire clk, rst, incrIN;
  wire incrOUT;
  wire [1:0] state;
  wire n_0, n_1, n_2, n_4, n_5, n_6;
  DFQD1BWP7T \state_reg[1] (.CP (clk), .D (n_6), .Q (state[1]));
  DFQD1BWP7T \state_reg[0] (.CP (clk), .D (n_5), .Q (state[0]));
  NR2XD0BWP7T g176(.A1 (n_4), .A2 (rst), .ZN (n_6));
  AOI21D0BWP7T g175(.A1 (n_2), .A2 (n_1), .B (rst), .ZN (n_5));
  AOI21D0BWP7T g177(.A1 (state[0]), .A2 (incrIN), .B (incrOUT), .ZN
       (n_4));
  ND2D0BWP7T g178(.A1 (n_0), .A2 (incrIN), .ZN (n_2));
  ND2D4BWP7T g179(.A1 (n_1), .A2 (n_0), .ZN (incrOUT));
  IND2D1BWP7T g180(.A1 (state[0]), .B1 (state[1]), .ZN (n_1));
  IND2D1BWP7T g181(.A1 (state[1]), .B1 (state[0]), .ZN (n_0));
endmodule

