// Seed: 3347881462
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      -1, -1, id_3, id_1, -1
  );
  assign module_1.id_4 = 0;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always_comb id_4 <= -1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    output uwire id_0,
    inout uwire id_1,
    output wire id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wand id_6,
    input wand id_7,
    input wand id_8,
    input tri0 id_9,
    input wor id_10,
    output wand id_11,
    input uwire id_12,
    input supply1 id_13,
    id_15
);
  module_0 modCall_1 (id_15);
endmodule
