{
  "design": {
    "design_info": {
      "boundary_crc": "0x880E19E233FE06A8",
      "device": "xcau15p-ffvb676-2-e",
      "gen_directory": "../../../../UGent-Masterproef-JESD204.gen/sources_1/bd/transmitter",
      "name": "transmitter",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "local_clock_generator": "",
      "scrambler": "",
      "transmitter_state": "",
      "ILAS_generator": "",
      "CGS_Generator": "",
      "MUX_control": "",
      "MUX_octets": "",
      "encoder_wrapper": "",
      "single_ADC_frame_map": "",
      "sync_decoder": "",
      "serializer": "",
      "ADC_pattern_generator": "",
      "alignment_substitutution": "",
      "MUX_2x1_0": ""
    },
    "ports": {
      "SYNC": {
        "direction": "I"
      },
      "scramble_enable": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      },
      "sample": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "serial_data": {
        "direction": "O"
      },
      "SYSREF": {
        "direction": "I"
      },
      "test_enable": {
        "direction": "I"
      },
      "state_out": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "device_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "transmitter_device_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "local_clock_generator": {
        "vlnv": "xilinx.com:module_ref:local_clock_generator:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_local_clock_generator_0_0",
        "xci_path": "ip\\transmitter_local_clock_generator_0_0\\transmitter_local_clock_generator_0_0.xci",
        "inst_hier_path": "local_clock_generator",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "local_clock_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "device_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "transmitter_device_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "SYSREF": {
            "direction": "I"
          },
          "sample_clk": {
            "type": "clk",
            "direction": "O"
          },
          "frame_clk": {
            "type": "clk",
            "direction": "O"
          },
          "character_clk": {
            "type": "clk",
            "direction": "O"
          },
          "bit_clk": {
            "type": "clk",
            "direction": "O"
          },
          "LMF_clk": {
            "type": "clk",
            "direction": "O"
          },
          "frame_end": {
            "direction": "O"
          },
          "multiframe_start": {
            "direction": "O"
          },
          "multiframe_end": {
            "direction": "O"
          }
        }
      },
      "scrambler": {
        "vlnv": "xilinx.com:module_ref:scrambler:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_scrambler_0_1",
        "xci_path": "ip\\transmitter_scrambler_0_1\\transmitter_scrambler_0_1.xci",
        "inst_hier_path": "scrambler",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "scrambler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "scramble_enable": {
            "direction": "I"
          },
          "octet_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "octet_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "transmitter_state": {
        "vlnv": "xilinx.com:module_ref:transmitter_state:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_transmitter_state_0_0",
        "xci_path": "ip\\transmitter_transmitter_state_0_0\\transmitter_transmitter_state_0_0.xci",
        "inst_hier_path": "transmitter_state",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "transmitter_state",
          "boundary_crc": "0x0"
        },
        "ports": {
          "character_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_character_clk",
                "value_src": "default_prop"
              }
            }
          },
          "sync_request": {
            "direction": "I"
          },
          "ILA_last": {
            "direction": "I"
          },
          "CGS_complete": {
            "direction": "I"
          },
          "multiframe_start": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "enable_CGS": {
            "direction": "O"
          },
          "enable_ILAS": {
            "direction": "O"
          },
          "state_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "ILAS_generator": {
        "vlnv": "xilinx.com:module_ref:ILAS_generator:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_ILAS_generator_0_1",
        "xci_path": "ip\\transmitter_ILAS_generator_0_1\\transmitter_ILAS_generator_0_1.xci",
        "inst_hier_path": "ILAS_generator",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ILAS_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "character_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_character_clk",
                "value_src": "default_prop"
              }
            }
          },
          "enable": {
            "direction": "I"
          },
          "octet_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "control": {
            "direction": "O"
          },
          "ILA_last": {
            "direction": "O"
          }
        }
      },
      "CGS_Generator": {
        "vlnv": "xilinx.com:module_ref:CGS_Generator:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_CGS_Generator_0_0",
        "xci_path": "ip\\transmitter_CGS_Generator_0_0\\transmitter_CGS_Generator_0_0.xci",
        "inst_hier_path": "CGS_Generator",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CGS_Generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "character_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_character_clk",
                "value_src": "default_prop"
              }
            }
          },
          "enable": {
            "direction": "I"
          },
          "octet_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "control": {
            "direction": "O"
          },
          "CGS_complete": {
            "direction": "O"
          }
        }
      },
      "MUX_control": {
        "vlnv": "xilinx.com:module_ref:MUX_3x1:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_MUX_3x1_0_0",
        "xci_path": "ip\\transmitter_MUX_3x1_0_0\\transmitter_MUX_3x1_0_0.xci",
        "inst_hier_path": "MUX_control",
        "parameters": {
          "width": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX_3x1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "C": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "D": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "MUX_octets": {
        "vlnv": "xilinx.com:module_ref:MUX_3x1:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_MUX_3x1_1_0",
        "xci_path": "ip\\transmitter_MUX_3x1_1_0\\transmitter_MUX_3x1_1_0.xci",
        "inst_hier_path": "MUX_octets",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX_3x1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "C": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "D": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "encoder_wrapper": {
        "vlnv": "xilinx.com:module_ref:encoder_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_encoder_wrapper_0_0",
        "xci_path": "ip\\transmitter_encoder_wrapper_0_0\\transmitter_encoder_wrapper_0_0.xci",
        "inst_hier_path": "encoder_wrapper",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoder_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "character_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_character_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "initial_RD": {
            "direction": "I"
          },
          "octet": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "control": {
            "direction": "I"
          },
          "symbol": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "invalid_control": {
            "direction": "O"
          },
          "RD": {
            "direction": "O"
          }
        }
      },
      "single_ADC_frame_map": {
        "vlnv": "xilinx.com:module_ref:single_ADC_frame_mapper:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_single_ADC_frame_map_0_0",
        "xci_path": "ip\\transmitter_single_ADC_frame_map_0_0\\transmitter_single_ADC_frame_map_0_0.xci",
        "inst_hier_path": "single_ADC_frame_map",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "single_ADC_frame_mapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sample_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_sample_clk",
                "value_src": "default_prop"
              }
            }
          },
          "character_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_character_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sample": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "octet": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "sync_decoder": {
        "vlnv": "xilinx.com:module_ref:sync_decoder:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_sync_decoder_0_0",
        "xci_path": "ip\\transmitter_sync_decoder_0_0\\transmitter_sync_decoder_0_0.xci",
        "inst_hier_path": "sync_decoder",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sync_decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "frame_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_frame_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sync": {
            "direction": "I"
          },
          "sync_request": {
            "direction": "O"
          }
        }
      },
      "serializer": {
        "vlnv": "xilinx.com:module_ref:serializer:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_serializer_0_0",
        "xci_path": "ip\\transmitter_serializer_0_0\\transmitter_serializer_0_0.xci",
        "inst_hier_path": "serializer",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "serializer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "bit_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_bit_clk",
                "value_src": "default_prop"
              }
            }
          },
          "parallel_data": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "serial_data": {
            "direction": "O"
          }
        }
      },
      "ADC_pattern_generator": {
        "vlnv": "xilinx.com:module_ref:ADC_pattern_generator:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_ADC_pattern_generator_0_0",
        "xci_path": "ip\\transmitter_ADC_pattern_generator_0_0\\transmitter_ADC_pattern_generator_0_0.xci",
        "inst_hier_path": "ADC_pattern_generator",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ADC_pattern_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sample_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_sample_clk",
                "value_src": "default_prop"
              }
            }
          },
          "sample": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "alignment_substitutution": {
        "vlnv": "xilinx.com:module_ref:alignment_substitution:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_alignment_substituti_0_1",
        "xci_path": "ip\\transmitter_alignment_substituti_0_1\\transmitter_alignment_substituti_0_1.xci",
        "inst_hier_path": "alignment_substitutution",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "alignment_substitution",
          "boundary_crc": "0x0"
        },
        "ports": {
          "character_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "transmitter_local_clock_generator_0_0_character_clk",
                "value_src": "default_prop"
              }
            }
          },
          "octet_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "scramble_enable": {
            "direction": "I"
          },
          "frame_end": {
            "direction": "I"
          },
          "multiframe_end": {
            "direction": "I"
          },
          "octet_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "control": {
            "direction": "O"
          }
        }
      },
      "MUX_2x1_0": {
        "vlnv": "xilinx.com:module_ref:MUX_2x1:1.0",
        "ip_revision": "1",
        "xci_name": "transmitter_MUX_2x1_0_0",
        "xci_path": "ip\\transmitter_MUX_2x1_0_0\\transmitter_MUX_2x1_0_0.xci",
        "inst_hier_path": "MUX_2x1_0",
        "parameters": {
          "width": {
            "value": "12"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX_2x1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "C": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "ADC_pattern_generator_sample": {
        "ports": [
          "ADC_pattern_generator/sample",
          "MUX_2x1_0/B"
        ]
      },
      "CGS_Generator_0_octet_out": {
        "ports": [
          "CGS_Generator/octet_out",
          "MUX_octets/A"
        ]
      },
      "CGS_Generator_CGS_complete": {
        "ports": [
          "CGS_Generator/CGS_complete",
          "transmitter_state/CGS_complete"
        ]
      },
      "CGS_Generator_control": {
        "ports": [
          "CGS_Generator/control",
          "MUX_control/A"
        ]
      },
      "ILAS_generator_ILA_last": {
        "ports": [
          "ILAS_generator/ILA_last",
          "transmitter_state/ILA_last"
        ]
      },
      "ILAS_generator_control": {
        "ports": [
          "ILAS_generator/control",
          "MUX_control/B"
        ]
      },
      "ILAS_generator_octet_out": {
        "ports": [
          "ILAS_generator/octet_out",
          "MUX_octets/B"
        ]
      },
      "MUX_2x1_0_C": {
        "ports": [
          "MUX_2x1_0/C",
          "single_ADC_frame_map/sample"
        ]
      },
      "MUX_control_D": {
        "ports": [
          "MUX_control/D",
          "encoder_wrapper/control"
        ]
      },
      "MUX_octets_D": {
        "ports": [
          "MUX_octets/D",
          "encoder_wrapper/octet"
        ]
      },
      "SYNC_1": {
        "ports": [
          "SYNC",
          "sync_decoder/sync"
        ]
      },
      "SYSREF_0_1": {
        "ports": [
          "SYSREF",
          "local_clock_generator/SYSREF"
        ]
      },
      "alignment_substituti_0_control": {
        "ports": [
          "alignment_substitutution/control",
          "MUX_control/C"
        ]
      },
      "alignment_substituti_0_octet_out": {
        "ports": [
          "alignment_substitutution/octet_out",
          "MUX_octets/C"
        ]
      },
      "device_clk_0_1": {
        "ports": [
          "device_clk",
          "local_clock_generator/device_clk"
        ]
      },
      "encoder_wrapper_0_symbol": {
        "ports": [
          "encoder_wrapper/symbol",
          "serializer/parallel_data"
        ]
      },
      "local_clock_generator_bit_clk": {
        "ports": [
          "local_clock_generator/bit_clk",
          "serializer/bit_clk"
        ]
      },
      "local_clock_generator_character_clk": {
        "ports": [
          "local_clock_generator/character_clk",
          "CGS_Generator/character_clk",
          "ILAS_generator/character_clk",
          "alignment_substitutution/character_clk",
          "encoder_wrapper/character_clk",
          "single_ADC_frame_map/character_clk",
          "transmitter_state/character_clk"
        ]
      },
      "local_clock_generator_frame_clk": {
        "ports": [
          "local_clock_generator/frame_clk",
          "sync_decoder/frame_clk"
        ]
      },
      "local_clock_generator_frame_end": {
        "ports": [
          "local_clock_generator/frame_end",
          "alignment_substitutution/frame_end"
        ]
      },
      "local_clock_generator_multiframe_end": {
        "ports": [
          "local_clock_generator/multiframe_end",
          "alignment_substitutution/multiframe_end"
        ]
      },
      "local_clock_generator_multiframe_start": {
        "ports": [
          "local_clock_generator/multiframe_start",
          "transmitter_state/multiframe_start"
        ]
      },
      "local_clock_generator_sample_clk": {
        "ports": [
          "local_clock_generator/sample_clk",
          "ADC_pattern_generator/sample_clk",
          "single_ADC_frame_map/sample_clk"
        ]
      },
      "sample_1": {
        "ports": [
          "sample",
          "MUX_2x1_0/A"
        ]
      },
      "scramble_enable_1": {
        "ports": [
          "scramble_enable",
          "alignment_substitutution/scramble_enable",
          "scrambler/scramble_enable"
        ]
      },
      "scrambler_octet_out": {
        "ports": [
          "scrambler/octet_out",
          "alignment_substitutution/octet_in"
        ]
      },
      "sel_0_1": {
        "ports": [
          "test_enable",
          "MUX_2x1_0/sel"
        ]
      },
      "serializer_0_serial_data": {
        "ports": [
          "serializer/serial_data",
          "serial_data"
        ]
      },
      "single_ADC_frame_map_0_octet": {
        "ports": [
          "single_ADC_frame_map/octet",
          "scrambler/octet_in"
        ]
      },
      "sync_decoder_0_sync_request": {
        "ports": [
          "sync_decoder/sync_request",
          "transmitter_state/sync_request"
        ]
      },
      "transmitter_state_0_enable_ILAS": {
        "ports": [
          "transmitter_state/enable_ILAS",
          "ILAS_generator/enable"
        ]
      },
      "transmitter_state_enlable_CGS": {
        "ports": [
          "transmitter_state/enable_CGS",
          "CGS_Generator/enable"
        ]
      },
      "transmitter_state_state_out": {
        "ports": [
          "transmitter_state/state_out",
          "state_out",
          "MUX_control/sel",
          "MUX_octets/sel"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "rst",
          "single_ADC_frame_map/rst",
          "encoder_wrapper/rst",
          "transmitter_state/rst",
          "local_clock_generator/rst",
          "sync_decoder/rst"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "TODOs\ndelay in ilas transition\nrst with clock generator"
      }
    }
  }
}