<stg><name>decision_function.45</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop_ifconv:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:1 %p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read44"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:2 %p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read33"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:3 %p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:4 %p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:5 %comparison = icmp_slt  i32 %p_read44, i32 4294903645

]]></Node>
<StgValue><ssdm name="comparison"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:6 %comparison_54 = icmp_slt  i32 %p_read44, i32 4294822728

]]></Node>
<StgValue><ssdm name="comparison_54"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:7 %comparison_50 = icmp_slt  i32 %p_read22, i32 4294864107

]]></Node>
<StgValue><ssdm name="comparison_50"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_32" val="1"/>
<literal name="or_ln208_33" val="1"/>
<literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:8 %comparison_51 = icmp_slt  i32 %p_read33, i32 16876

]]></Node>
<StgValue><ssdm name="comparison_51"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:9 %comparison_52 = icmp_slt  i32 %p_read11, i32 4294915077

]]></Node>
<StgValue><ssdm name="comparison_52"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop_ifconv:10 %comparison_53 = icmp_slt  i32 %p_read44, i32 62878

]]></Node>
<StgValue><ssdm name="comparison_53"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:11 %activation_63 = xor i1 %comparison, i1 1

]]></Node>
<StgValue><ssdm name="activation_63"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:12 %xor_ln195 = xor i1 %comparison_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln195"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:13 %activation_65 = and i1 %comparison, i1 %xor_ln195

]]></Node>
<StgValue><ssdm name="activation_65"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:14 %activation_66 = and i1 %comparison_50, i1 %activation_63

]]></Node>
<StgValue><ssdm name="activation_66"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:15 %xor_ln195_19 = xor i1 %comparison_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln195_19"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_32" val="1"/>
<literal name="or_ln208_33" val="1"/>
<literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:16 %activation = and i1 %comparison_51, i1 %activation_65

]]></Node>
<StgValue><ssdm name="activation"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:17 %activation_67 = and i1 %comparison_52, i1 %activation_66

]]></Node>
<StgValue><ssdm name="activation_67"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:18 %and_ln193 = and i1 %comparison_53, i1 %activation_63

]]></Node>
<StgValue><ssdm name="and_ln193"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:19 %activation_68 = and i1 %and_ln193, i1 %xor_ln195_19

]]></Node>
<StgValue><ssdm name="activation_68"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_32" val="1"/>
<literal name="or_ln208_33" val="1"/>
<literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:20 %or_ln208 = or i1 %comparison_54, i1 %activation

]]></Node>
<StgValue><ssdm name="or_ln208"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208" val="1"/>
<literal name="or_ln208_32" val="1"/>
<literal name="or_ln208_33" val="1"/>
<literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="1">
<![CDATA[
arrayctor.loop_ifconv:21 %zext_ln208 = zext i1 %xor_ln195

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:22 %or_ln208_32 = or i1 %comparison_54, i1 %activation_65

]]></Node>
<StgValue><ssdm name="or_ln208_32"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_32" val="1"/>
<literal name="or_ln208_33" val="1"/>
<literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop_ifconv:23 %select_ln208 = select i1 %or_ln208, i2 %zext_ln208, i2 2

]]></Node>
<StgValue><ssdm name="select_ln208"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:24 %or_ln208_33 = or i1 %or_ln208_32, i1 %activation_67

]]></Node>
<StgValue><ssdm name="or_ln208_33"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_33" val="1"/>
<literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop_ifconv:25 %select_ln208_39 = select i1 %or_ln208_32, i2 %select_ln208, i2 3

]]></Node>
<StgValue><ssdm name="select_ln208_39"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_33" val="1"/>
<literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="2">
<![CDATA[
arrayctor.loop_ifconv:26 %zext_ln208_10 = zext i2 %select_ln208_39

]]></Node>
<StgValue><ssdm name="zext_ln208_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:27 %or_ln208_34 = or i1 %or_ln208_32, i1 %activation_66

]]></Node>
<StgValue><ssdm name="or_ln208_34"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_34" val="1"/>
<literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop_ifconv:28 %select_ln208_40 = select i1 %or_ln208_33, i3 %zext_ln208_10, i3 4

]]></Node>
<StgValue><ssdm name="select_ln208_40"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:29 %or_ln208_35 = or i1 %or_ln208_34, i1 %activation_68

]]></Node>
<StgValue><ssdm name="or_ln208_35"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_35" val="1"/>
<literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop_ifconv:30 %select_ln208_41 = select i1 %or_ln208_34, i3 %select_ln208_40, i3 5

]]></Node>
<StgValue><ssdm name="select_ln208_41"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop_ifconv:31 %or_ln208_36 = or i1 %or_ln208_32, i1 %activation_63

]]></Node>
<StgValue><ssdm name="or_ln208_36"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop_ifconv:32 %select_ln208_42 = select i1 %or_ln208_35, i3 %select_ln208_41, i3 6

]]></Node>
<StgValue><ssdm name="select_ln208_42"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="3">
<![CDATA[
arrayctor.loop_ifconv:33 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 101781, i32 8719, i32 50520, i32 18928, i32 74228, i32 4294948278, i32 24301, i3 %select_ln208_42

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop_ifconv:34 %select_ln208_43 = select i1 %or_ln208_36, i32 %tmp, i32 0

]]></Node>
<StgValue><ssdm name="select_ln208_43"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32">
<![CDATA[
arrayctor.loop_ifconv:35 %ret_ln213 = ret i32 %select_ln208_43

]]></Node>
<StgValue><ssdm name="ret_ln213"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
