// Seed: 4293178575
module module_0 (
    input supply1 id_0
    , id_4, id_5,
    input tri1 id_1,
    input tri1 id_2
);
  wire id_6;
  assign module_1.id_10 = 0;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2
    , id_15,
    output uwire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13
);
  wire id_16;
  assign id_15 = 1;
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_6
  );
endmodule
