ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	SystemInit:
  25              	.LFB74:
  26              		.file 1 "board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c"
   1:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /**
   2:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   ******************************************************************************
   3:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *
   7:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *   user application:
   9:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *
  13:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                                     
  17:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                                 during program execution.
  20:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *
  21:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *
  22:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   ******************************************************************************
  23:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @attention
  24:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *
  25:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  26:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * All rights reserved.
  27:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *
  28:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * in the root directory of this software component.
  30:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *
  32:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   ******************************************************************************
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 2


  33:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
  34:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  35:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
  36:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @{
  37:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
  38:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  39:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  40:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @{
  41:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */  
  42:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   
  43:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  44:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @{
  45:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
  46:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  47:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  48:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
  49:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  50:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  51:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  52:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  53:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  54:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  55:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  56:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  57:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  58:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /**
  59:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @}
  60:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
  61:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  62:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  63:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @{
  64:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
  65:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  66:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /**
  67:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @}
  68:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
  69:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  70:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  71:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @{
  72:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
  73:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  74:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  75:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  76:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  77:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  78:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  79:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  80:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  81:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  82:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****  
  83:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  84:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  85:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
  86:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
  87:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****           STM32F479xx */
  88:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  89:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 3


  90:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****          configuration. */
  91:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  92:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  93:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****      remap of boot address selected */
  94:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  95:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
  96:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  97:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  98:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****      in Sram else user remap will be done in Flash. */
  99:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 100:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #if defined(VECT_TAB_SRAM)
 101:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
 102:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 103:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 104:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 105:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #else
 106:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 107:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 108:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 109:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 110:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #endif /* VECT_TAB_SRAM */
 111:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 112:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /******************************************************************************/
 113:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 114:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /**
 115:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @}
 116:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 117:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 118:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 119:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @{
 120:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 121:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 122:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /**
 123:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @}
 124:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 125:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 126:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 127:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @{
 128:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 129:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 130:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 131:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 132:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 133:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 134:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 135:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****                variable is updated automatically.
 136:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 137:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 138:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 139:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 140:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /**
 141:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @}
 142:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 143:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 144:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 145:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @{
 146:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 4


 147:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 148:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 149:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 150:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 151:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 152:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /**
 153:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @}
 154:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 155:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 156:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 157:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @{
 158:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 159:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 160:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /**
 161:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 162:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 163:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         configuration.
 164:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @param  None
 165:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @retval None
 166:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 167:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** void SystemInit(void)
 168:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** {
  27              		.loc 1 168 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 169:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 170:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 171:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 172:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   #endif
 173:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 174:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 175:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 176:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 177:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 178:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 179:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 180:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 181:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 182:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** }
  32              		.loc 1 182 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE74:
  37              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  38              		.align	1
  39              		.global	SystemCoreClockUpdate
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  44              	SystemCoreClockUpdate:
  45              	.LFB75:
 183:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 184:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** /**
 185:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 186:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 5


 187:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 188:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         other parameters.
 189:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *           
 190:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 191:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 192:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 193:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *     
 194:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 195:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 196:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 197:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *             
 198:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 199:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                                              
 200:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 201:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                          
 202:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 203:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 204:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         
 205:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 206:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 207:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 208:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *    
 209:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 210:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 211:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 212:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *              may have wrong result.
 213:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *                
 214:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 215:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *           value for HSE crystal.
 216:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   *     
 217:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @param  None
 218:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   * @retval None
 219:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   */
 220:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 221:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** {
  46              		.loc 1 221 1 view -0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 0, uses_anonymous_args = 0
  50              		@ link register save eliminated.
 222:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  51              		.loc 1 222 3 view .LVU3
  52              	.LVL0:
 223:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   
 224:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 225:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  53              		.loc 1 225 3 view .LVU4
  54              		.loc 1 225 12 is_stmt 0 view .LVU5
  55 0000 224B     		ldr	r3, .L10
  56 0002 9B68     		ldr	r3, [r3, #8]
  57              		.loc 1 225 7 view .LVU6
  58 0004 03F00C03 		and	r3, r3, #12
  59              	.LVL1:
 226:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 227:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   switch (tmp)
  60              		.loc 1 227 3 is_stmt 1 view .LVU7
  61 0008 042B     		cmp	r3, #4
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 6


  62 000a 14D0     		beq	.L3
  63 000c 082B     		cmp	r3, #8
  64 000e 16D0     		beq	.L4
  65 0010 1BB1     		cbz	r3, .L9
 228:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   {
 229:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 230:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 231:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 232:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 233:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 234:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 235:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 236:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 237:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 238:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 239:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****          */    
 240:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 241:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 242:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       
 243:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       if (pllsource != 0)
 244:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       {
 245:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 246:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 247:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 248:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       else
 249:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       {
 250:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 251:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 252:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 253:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** 
 254:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 255:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 256:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 257:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****     default:
 258:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
  66              		.loc 1 258 7 view .LVU8
  67              		.loc 1 258 23 is_stmt 0 view .LVU9
  68 0012 1F4B     		ldr	r3, .L10+4
  69              	.LVL2:
  70              		.loc 1 258 23 view .LVU10
  71 0014 1F4A     		ldr	r2, .L10+8
  72 0016 1A60     		str	r2, [r3]
 259:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
  73              		.loc 1 259 7 is_stmt 1 view .LVU11
  74 0018 02E0     		b	.L6
  75              	.LVL3:
  76              	.L9:
 230:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
  77              		.loc 1 230 7 view .LVU12
 230:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
  78              		.loc 1 230 23 is_stmt 0 view .LVU13
  79 001a 1D4B     		ldr	r3, .L10+4
  80              	.LVL4:
 230:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
  81              		.loc 1 230 23 view .LVU14
  82 001c 1D4A     		ldr	r2, .L10+8
  83 001e 1A60     		str	r2, [r3]
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 7


 231:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
  84              		.loc 1 231 7 is_stmt 1 view .LVU15
  85              	.LVL5:
  86              	.L6:
 260:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   }
 261:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 262:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 263:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  87              		.loc 1 263 3 view .LVU16
  88              		.loc 1 263 28 is_stmt 0 view .LVU17
  89 0020 1A4B     		ldr	r3, .L10
  90 0022 9B68     		ldr	r3, [r3, #8]
  91              		.loc 1 263 52 view .LVU18
  92 0024 C3F30313 		ubfx	r3, r3, #4, #4
  93              		.loc 1 263 22 view .LVU19
  94 0028 1B4A     		ldr	r2, .L10+12
  95 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
  96              	.LVL6:
 264:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   /* HCLK frequency */
 265:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
  97              		.loc 1 265 3 is_stmt 1 view .LVU20
  98              		.loc 1 265 19 is_stmt 0 view .LVU21
  99 002c 184A     		ldr	r2, .L10+4
 100 002e 1368     		ldr	r3, [r2]
 101 0030 CB40     		lsrs	r3, r3, r1
 102 0032 1360     		str	r3, [r2]
 266:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c **** }
 103              		.loc 1 266 1 view .LVU22
 104 0034 7047     		bx	lr
 105              	.LVL7:
 106              	.L3:
 233:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 107              		.loc 1 233 7 is_stmt 1 view .LVU23
 233:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 108              		.loc 1 233 23 is_stmt 0 view .LVU24
 109 0036 164B     		ldr	r3, .L10+4
 110              	.LVL8:
 233:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 111              		.loc 1 233 23 view .LVU25
 112 0038 184A     		ldr	r2, .L10+16
 113 003a 1A60     		str	r2, [r3]
 234:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 114              		.loc 1 234 7 is_stmt 1 view .LVU26
 115 003c F0E7     		b	.L6
 116              	.LVL9:
 117              	.L4:
 240:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 118              		.loc 1 240 7 view .LVU27
 240:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 119              		.loc 1 240 23 is_stmt 0 view .LVU28
 120 003e 134B     		ldr	r3, .L10
 121              	.LVL10:
 240:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 122              		.loc 1 240 23 view .LVU29
 123 0040 5968     		ldr	r1, [r3, #4]
 124              	.LVL11:
 241:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 8


 125              		.loc 1 241 7 is_stmt 1 view .LVU30
 241:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       
 126              		.loc 1 241 17 is_stmt 0 view .LVU31
 127 0042 5A68     		ldr	r2, [r3, #4]
 241:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       
 128              		.loc 1 241 12 view .LVU32
 129 0044 02F03F02 		and	r2, r2, #63
 130              	.LVL12:
 243:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       {
 131              		.loc 1 243 7 is_stmt 1 view .LVU33
 243:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       {
 132              		.loc 1 243 10 is_stmt 0 view .LVU34
 133 0048 11F4800F 		tst	r1, #4194304
 134 004c 13D0     		beq	.L7
 246:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 135              		.loc 1 246 9 is_stmt 1 view .LVU35
 246:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 136              		.loc 1 246 29 is_stmt 0 view .LVU36
 137 004e 134B     		ldr	r3, .L10+16
 138 0050 B3FBF2F3 		udiv	r3, r3, r2
 246:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 139              		.loc 1 246 44 view .LVU37
 140 0054 0D4A     		ldr	r2, .L10
 141              	.LVL13:
 246:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 142              		.loc 1 246 44 view .LVU38
 143 0056 5268     		ldr	r2, [r2, #4]
 246:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 144              		.loc 1 246 74 view .LVU39
 145 0058 C2F38812 		ubfx	r2, r2, #6, #9
 246:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 146              		.loc 1 246 16 view .LVU40
 147 005c 02FB03F3 		mul	r3, r2, r3
 148              	.LVL14:
 149              	.L8:
 254:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 150              		.loc 1 254 7 is_stmt 1 view .LVU41
 254:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 151              		.loc 1 254 20 is_stmt 0 view .LVU42
 152 0060 0A4A     		ldr	r2, .L10
 153 0062 5268     		ldr	r2, [r2, #4]
 254:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 154              		.loc 1 254 50 view .LVU43
 155 0064 C2F30142 		ubfx	r2, r2, #16, #2
 254:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 156              		.loc 1 254 56 view .LVU44
 157 0068 0132     		adds	r2, r2, #1
 254:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 158              		.loc 1 254 12 view .LVU45
 159 006a 5200     		lsls	r2, r2, #1
 160              	.LVL15:
 255:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 161              		.loc 1 255 7 is_stmt 1 view .LVU46
 255:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 162              		.loc 1 255 31 is_stmt 0 view .LVU47
 163 006c B3FBF2F3 		udiv	r3, r3, r2
 164              	.LVL16:
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 9


 255:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 165              		.loc 1 255 23 view .LVU48
 166 0070 074A     		ldr	r2, .L10+4
 167              	.LVL17:
 255:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       break;
 168              		.loc 1 255 23 view .LVU49
 169 0072 1360     		str	r3, [r2]
 256:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****     default:
 170              		.loc 1 256 7 is_stmt 1 view .LVU50
 171 0074 D4E7     		b	.L6
 172              	.LVL18:
 173              	.L7:
 251:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 174              		.loc 1 251 9 view .LVU51
 251:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 175              		.loc 1 251 29 is_stmt 0 view .LVU52
 176 0076 074B     		ldr	r3, .L10+8
 177 0078 B3FBF2F3 		udiv	r3, r3, r2
 251:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 178              		.loc 1 251 44 view .LVU53
 179 007c 034A     		ldr	r2, .L10
 180              	.LVL19:
 251:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 181              		.loc 1 251 44 view .LVU54
 182 007e 5268     		ldr	r2, [r2, #4]
 251:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 183              		.loc 1 251 74 view .LVU55
 184 0080 C2F38812 		ubfx	r2, r2, #6, #9
 251:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 185              		.loc 1 251 16 view .LVU56
 186 0084 02FB03F3 		mul	r3, r2, r3
 187              	.LVL20:
 251:board/stm32f411ceux_board/Core/Src/system_stm32f4xx.c ****       }
 188              		.loc 1 251 16 view .LVU57
 189 0088 EAE7     		b	.L8
 190              	.L11:
 191 008a 00BF     		.align	2
 192              	.L10:
 193 008c 00380240 		.word	1073887232
 194 0090 00000000 		.word	.LANCHOR0
 195 0094 0024F400 		.word	16000000
 196 0098 00000000 		.word	.LANCHOR1
 197 009c 40787D01 		.word	25000000
 198              		.cfi_endproc
 199              	.LFE75:
 201              		.global	APBPrescTable
 202              		.global	AHBPrescTable
 203              		.global	SystemCoreClock
 204              		.section	.data.SystemCoreClock,"aw"
 205              		.align	2
 206              		.set	.LANCHOR0,. + 0
 209              	SystemCoreClock:
 210 0000 0024F400 		.word	16000000
 211              		.section	.rodata.AHBPrescTable,"a"
 212              		.align	2
 213              		.set	.LANCHOR1,. + 0
 216              	AHBPrescTable:
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 10


 217 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 217      00000000 
 217      01020304 
 217      06
 218 000d 070809   		.ascii	"\007\010\011"
 219              		.section	.rodata.APBPrescTable,"a"
 220              		.align	2
 223              	APBPrescTable:
 224 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 224      01020304 
 225              		.text
 226              	.Letext0:
 227              		.file 2 "c:\\st\\stm32cubeide_1.12.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 228              		.file 3 "c:\\st\\stm32cubeide_1.12.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 229              		.file 4 "board/stm32f411ceux_board/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 230              		.file 5 "board/stm32f411ceux_board/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:18     .text.SystemInit:0000000000000000 $t
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:24     .text.SystemInit:0000000000000000 SystemInit
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:38     .text.SystemCoreClockUpdate:0000000000000000 $t
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:44     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:193    .text.SystemCoreClockUpdate:000000000000008c $d
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:223    .rodata.APBPrescTable:0000000000000000 APBPrescTable
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:216    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:209    .data.SystemCoreClock:0000000000000000 SystemCoreClock
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:205    .data.SystemCoreClock:0000000000000000 $d
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:212    .rodata.AHBPrescTable:0000000000000000 $d
C:\Users\vanlo\AppData\Local\Temp\ccn0ntoE.s:220    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
