Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: registerFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "registerFile.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "registerFile"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : registerFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Daniel/Desktop/Procesador_2/Procesador_2/RegisterFile.vhd" in Library work.
Architecture behavioral of Entity registerfile is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <registerFile> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <registerFile> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Daniel/Desktop/Procesador_2/Procesador_2/RegisterFile.vhd" line 50: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <regist> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/Daniel/Desktop/Procesador_2/Procesador_2/RegisterFile.vhd" line 51: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <regist> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/Daniel/Desktop/Procesador_2/Procesador_2/RegisterFile.vhd" line 55: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <regist> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Users/Daniel/Desktop/Procesador_2/Procesador_2/RegisterFile.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regist>
Entity <registerFile> analyzed. Unit <registerFile> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <regist<32>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regist<33>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regist<34>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regist<35>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regist<36>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regist<37>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regist<38>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regist<39>> in unit <registerFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <registerFile>.
    Related source file is "C:/Users/Daniel/Desktop/Procesador_2/Procesador_2/RegisterFile.vhd".
WARNING:Xst:647 - Input <Rs2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regist_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 50.
    Summary:
	inferred  32 Multiplexer(s).
Unit <registerFile> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 32
 32-bit latch                                          : 32
# Multiplexers                                         : 1
 32-bit 40-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 32
 32-bit latch                                          : 32
# Multiplexers                                         : 1
 32-bit 40-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <registerFile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block registerFile, actual ratio is 88.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : registerFile.ngr
Top Level Output File Name         : registerFile
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 112

Cell Usage :
# BELS                             : 1061
#      LUT2                        : 36
#      LUT3                        : 512
#      LUT4                        : 33
#      MUXF5                       : 256
#      MUXF6                       : 128
#      MUXF7                       : 64
#      MUXF8                       : 32
# FlipFlops/Latches                : 1024
#      LDCE                        : 1024
# Clock Buffers                    : 24
#      BUFG                        : 24
# IO Buffers                       : 107
#      IBUF                        : 43
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                      845  out of    960    88%  
 Number of Slice Flip Flops:           1024  out of   1920    53%  
 Number of 4 input LUTs:                581  out of   1920    30%  
 Number of IOs:                         112
 Number of bonded IOBs:                 107  out of     66   162% (*) 
 Number of GCLKs:                        24  out of     24   100%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)  | Load  |
----------------------------------------------+------------------------+-------+
regist_9_cmp_eq00001(regist_9_cmp_eq00001:O)  | BUFG(*)(regist_9_0)    | 32    |
regist_8_cmp_eq00001(regist_8_cmp_eq00001:O)  | BUFG(*)(regist_8_0)    | 32    |
regist_7_cmp_eq00001(regist_7_cmp_eq00001:O)  | BUFG(*)(regist_7_0)    | 32    |
regist_6_cmp_eq00001(regist_6_cmp_eq00001:O)  | BUFG(*)(regist_6_0)    | 32    |
regist_5_cmp_eq00001(regist_5_cmp_eq00001:O)  | BUFG(*)(regist_5_0)    | 32    |
regist_29_cmp_eq00001(regist_29_cmp_eq00001:O)| BUFG(*)(regist_29_0)   | 32    |
regist_4_cmp_eq00001(regist_4_cmp_eq00001:O)  | BUFG(*)(regist_4_0)    | 32    |
regist_28_cmp_eq00001(regist_28_cmp_eq00001:O)| BUFG(*)(regist_28_0)   | 32    |
regist_3_cmp_eq00001(regist_3_cmp_eq00001:O)  | BUFG(*)(regist_3_0)    | 32    |
regist_27_cmp_eq00001(regist_27_cmp_eq00001:O)| BUFG(*)(regist_27_0)   | 32    |
regist_2_cmp_eq00001(regist_2_cmp_eq00001:O)  | BUFG(*)(regist_2_0)    | 32    |
regist_31_cmp_eq00001(regist_31_cmp_eq00001:O)| BUFG(*)(regist_31_0)   | 32    |
regist_26_cmp_eq00001(regist_26_cmp_eq00001:O)| BUFG(*)(regist_26_0)   | 32    |
regist_1_cmp_eq00001(regist_1_cmp_eq00001:O)  | BUFG(*)(regist_1_0)    | 32    |
regist_30_cmp_eq00001(regist_30_cmp_eq00001:O)| BUFG(*)(regist_30_0)   | 32    |
regist_25_cmp_eq00001(regist_25_cmp_eq00001:O)| BUFG(*)(regist_25_0)   | 32    |
regist_0_cmp_eq00001(regist_0_cmp_eq00001:O)  | BUFG(*)(regist_0_0)    | 32    |
regist_24_cmp_eq00001(regist_24_cmp_eq00001:O)| BUFG(*)(regist_24_0)   | 32    |
regist_19_cmp_eq00001(regist_19_cmp_eq00001:O)| BUFG(*)(regist_19_0)   | 32    |
regist_23_cmp_eq00001(regist_23_cmp_eq00001:O)| BUFG(*)(regist_23_0)   | 32    |
regist_18_cmp_eq00001(regist_18_cmp_eq00001:O)| BUFG(*)(regist_18_0)   | 32    |
regist_22_cmp_eq00001(regist_22_cmp_eq00001:O)| BUFG(*)(regist_22_0)   | 32    |
regist_17_cmp_eq00001(regist_17_cmp_eq00001:O)| BUFG(*)(regist_17_0)   | 32    |
regist_21_cmp_eq00001(regist_21_cmp_eq00001:O)| BUFG(*)(regist_21_0)   | 32    |
regist_16_cmp_eq0000(regist_16_cmp_eq00001:O) | NONE(*)(regist_16_0)   | 32    |
regist_20_cmp_eq0000(regist_20_cmp_eq00001:O) | NONE(*)(regist_20_0)   | 32    |
regist_15_cmp_eq0000(regist_15_cmp_eq00001:O) | NONE(*)(regist_15_0)   | 32    |
regist_14_cmp_eq0000(regist_14_cmp_eq00001:O) | NONE(*)(regist_14_0)   | 32    |
regist_13_cmp_eq0000(regist_13_cmp_eq00001:O) | NONE(*)(regist_13_0)   | 32    |
regist_12_cmp_eq0000(regist_12_cmp_eq00001:O) | NONE(*)(regist_12_0)   | 32    |
regist_11_cmp_eq0000(regist_11_cmp_eq00001:O) | NONE(*)(regist_11_0)   | 32    |
regist_10_cmp_eq0000(regist_10_cmp_eq00001:O) | NONE(*)(regist_10_0)   | 32    |
----------------------------------------------+------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Rst                                | IBUF                   | 1024  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 6.177ns
   Maximum output required time after clock: 8.685ns
   Maximum combinational path delay: 10.313ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_9_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_9_0 (LATCH)
  Destination Clock: regist_9_cmp_eq00001 falling

  Data Path: Rd<1> to regist_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_9_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_8_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_8_0 (LATCH)
  Destination Clock: regist_8_cmp_eq00001 falling

  Data Path: Rd<1> to regist_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_8_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_7_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_7_0 (LATCH)
  Destination Clock: regist_7_cmp_eq00001 falling

  Data Path: Rd<1> to regist_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_7_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_6_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_6_0 (LATCH)
  Destination Clock: regist_6_cmp_eq00001 falling

  Data Path: Rd<1> to regist_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_6_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_5_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_5_0 (LATCH)
  Destination Clock: regist_5_cmp_eq00001 falling

  Data Path: Rd<1> to regist_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_5_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_29_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_29_0 (LATCH)
  Destination Clock: regist_29_cmp_eq00001 falling

  Data Path: Rd<1> to regist_29_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_29_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_4_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_4_0 (LATCH)
  Destination Clock: regist_4_cmp_eq00001 falling

  Data Path: Rd<1> to regist_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_4_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_28_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_28_0 (LATCH)
  Destination Clock: regist_28_cmp_eq00001 falling

  Data Path: Rd<1> to regist_28_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_28_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_3_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_3_0 (LATCH)
  Destination Clock: regist_3_cmp_eq00001 falling

  Data Path: Rd<1> to regist_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_3_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_27_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_27_0 (LATCH)
  Destination Clock: regist_27_cmp_eq00001 falling

  Data Path: Rd<1> to regist_27_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_27_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_2_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_2_0 (LATCH)
  Destination Clock: regist_2_cmp_eq00001 falling

  Data Path: Rd<1> to regist_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_2_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_31_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_31_0 (LATCH)
  Destination Clock: regist_31_cmp_eq00001 falling

  Data Path: Rd<1> to regist_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_31_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_26_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_26_0 (LATCH)
  Destination Clock: regist_26_cmp_eq00001 falling

  Data Path: Rd<1> to regist_26_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_26_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_1_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_1_0 (LATCH)
  Destination Clock: regist_1_cmp_eq00001 falling

  Data Path: Rd<1> to regist_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_1_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_30_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_30_0 (LATCH)
  Destination Clock: regist_30_cmp_eq00001 falling

  Data Path: Rd<1> to regist_30_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_30_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_25_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_25_0 (LATCH)
  Destination Clock: regist_25_cmp_eq00001 falling

  Data Path: Rd<1> to regist_25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_25_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_0_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_0_0 (LATCH)
  Destination Clock: regist_0_cmp_eq00001 falling

  Data Path: Rd<1> to regist_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_0_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_24_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_24_0 (LATCH)
  Destination Clock: regist_24_cmp_eq00001 falling

  Data Path: Rd<1> to regist_24_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_24_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_19_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_19_0 (LATCH)
  Destination Clock: regist_19_cmp_eq00001 falling

  Data Path: Rd<1> to regist_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_19_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_23_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_23_0 (LATCH)
  Destination Clock: regist_23_cmp_eq00001 falling

  Data Path: Rd<1> to regist_23_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_23_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_18_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_18_0 (LATCH)
  Destination Clock: regist_18_cmp_eq00001 falling

  Data Path: Rd<1> to regist_18_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_18_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_22_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_22_0 (LATCH)
  Destination Clock: regist_22_cmp_eq00001 falling

  Data Path: Rd<1> to regist_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_22_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_17_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_17_0 (LATCH)
  Destination Clock: regist_17_cmp_eq00001 falling

  Data Path: Rd<1> to regist_17_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_17_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_21_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_21_0 (LATCH)
  Destination Clock: regist_21_cmp_eq00001 falling

  Data Path: Rd<1> to regist_21_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_21_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_16_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_16_0 (LATCH)
  Destination Clock: regist_16_cmp_eq0000 falling

  Data Path: Rd<1> to regist_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_16_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_20_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_20_0 (LATCH)
  Destination Clock: regist_20_cmp_eq0000 falling

  Data Path: Rd<1> to regist_20_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_20_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_15_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_15_0 (LATCH)
  Destination Clock: regist_15_cmp_eq0000 falling

  Data Path: Rd<1> to regist_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_15_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_14_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_14_0 (LATCH)
  Destination Clock: regist_14_cmp_eq0000 falling

  Data Path: Rd<1> to regist_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_14_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_13_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_13_0 (LATCH)
  Destination Clock: regist_13_cmp_eq0000 falling

  Data Path: Rd<1> to regist_13_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_13_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_12_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_12_0 (LATCH)
  Destination Clock: regist_12_cmp_eq0000 falling

  Data Path: Rd<1> to regist_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_12_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_11_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_11_0 (LATCH)
  Destination Clock: regist_11_cmp_eq0000 falling

  Data Path: Rd<1> to regist_11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_11_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regist_10_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<1> (PAD)
  Destination:       regist_10_0 (LATCH)
  Destination Clock: regist_10_cmp_eq0000 falling

  Data Path: Rd<1> to regist_10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_1_IBUF (Rd_1_IBUF)
     LUT2:I0->O            9   0.704   0.824  regist_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  regist_10_not00001 (regist_10_not0000)
     LDCE:GE                   0.555          regist_10_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_0_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_0_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_0_cmp_eq00001 falling

  Data Path: regist_0_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_0_31 (regist_0_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_1024 (Mmux__varindex0000_1024)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_8_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_8_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_8_cmp_eq00001 falling

  Data Path: regist_8_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_8_31 (regist_8_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_1024 (Mmux__varindex0000_1024)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_16_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_16_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_16_cmp_eq0000 falling

  Data Path: regist_16_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_16_31 (regist_16_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_999 (Mmux__varindex0000_999)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_24_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_24_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_24_cmp_eq00001 falling

  Data Path: regist_24_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_24_31 (regist_24_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_999 (Mmux__varindex0000_999)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_1_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_1_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_1_cmp_eq00001 falling

  Data Path: regist_1_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_1_31 (regist_1_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_998 (Mmux__varindex0000_998)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_9_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_9_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_9_cmp_eq00001 falling

  Data Path: regist_9_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_9_31 (regist_9_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_998 (Mmux__varindex0000_998)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_17_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_17_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_17_cmp_eq00001 falling

  Data Path: regist_17_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_17_31 (regist_17_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8149 (Mmux__varindex0000_8149)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_25_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_25_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_25_cmp_eq00001 falling

  Data Path: regist_25_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_25_31 (regist_25_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8149 (Mmux__varindex0000_8149)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_2_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_2_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_2_cmp_eq00001 falling

  Data Path: regist_2_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_2_31 (regist_2_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_997 (Mmux__varindex0000_997)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_10_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_10_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_10_cmp_eq0000 falling

  Data Path: regist_10_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_10_31 (regist_10_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_997 (Mmux__varindex0000_997)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_18_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_18_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_18_cmp_eq00001 falling

  Data Path: regist_18_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_18_31 (regist_18_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8148 (Mmux__varindex0000_8148)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_26_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_26_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_26_cmp_eq00001 falling

  Data Path: regist_26_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_26_31 (regist_26_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8148 (Mmux__varindex0000_8148)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_3_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_3_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_3_cmp_eq00001 falling

  Data Path: regist_3_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_3_31 (regist_3_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8147 (Mmux__varindex0000_8147)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_11_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_11_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_11_cmp_eq0000 falling

  Data Path: regist_11_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_11_31 (regist_11_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8147 (Mmux__varindex0000_8147)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_19_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_19_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_19_cmp_eq00001 falling

  Data Path: regist_19_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_19_31 (regist_19_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_799 (Mmux__varindex0000_799)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_27_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_27_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_27_cmp_eq00001 falling

  Data Path: regist_27_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_27_31 (regist_27_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_799 (Mmux__varindex0000_799)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_4_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_4_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_4_cmp_eq00001 falling

  Data Path: regist_4_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_4_31 (regist_4_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_996 (Mmux__varindex0000_996)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_12_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_12_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_12_cmp_eq0000 falling

  Data Path: regist_12_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_12_31 (regist_12_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_996 (Mmux__varindex0000_996)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_20_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_20_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_20_cmp_eq0000 falling

  Data Path: regist_20_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_20_31 (regist_20_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8146 (Mmux__varindex0000_8146)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_28_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_28_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_28_cmp_eq00001 falling

  Data Path: regist_28_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_28_31 (regist_28_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8146 (Mmux__varindex0000_8146)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_5_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_5_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_5_cmp_eq00001 falling

  Data Path: regist_5_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_5_31 (regist_5_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8145 (Mmux__varindex0000_8145)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_13_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_13_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_13_cmp_eq0000 falling

  Data Path: regist_13_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_13_31 (regist_13_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8145 (Mmux__varindex0000_8145)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_21_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_21_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_21_cmp_eq00001 falling

  Data Path: regist_21_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_21_31 (regist_21_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_798 (Mmux__varindex0000_798)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_29_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_29_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_29_cmp_eq00001 falling

  Data Path: regist_29_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_29_31 (regist_29_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_798 (Mmux__varindex0000_798)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_6_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_6_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_6_cmp_eq00001 falling

  Data Path: regist_6_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_6_31 (regist_6_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8144 (Mmux__varindex0000_8144)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_14_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_14_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_14_cmp_eq0000 falling

  Data Path: regist_14_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_14_31 (regist_14_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8144 (Mmux__varindex0000_8144)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_22_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_22_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_22_cmp_eq00001 falling

  Data Path: regist_22_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_22_31 (regist_22_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_797 (Mmux__varindex0000_797)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_30_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_30_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_30_cmp_eq00001 falling

  Data Path: regist_30_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_30_31 (regist_30_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_797 (Mmux__varindex0000_797)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_7_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_7_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_7_cmp_eq00001 falling

  Data Path: regist_7_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_7_31 (regist_7_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_796 (Mmux__varindex0000_796)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_15_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_15_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_15_cmp_eq0000 falling

  Data Path: regist_15_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_15_31 (regist_15_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_796 (Mmux__varindex0000_796)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_23_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            regist_23_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_23_cmp_eq00001 falling

  Data Path: regist_23_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  regist_23_31 (regist_23_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_624 (Mmux__varindex0000_624)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regist_31_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            regist_31_31 (LATCH)
  Destination:       CRs1<31> (PAD)
  Source Clock:      regist_31_cmp_eq00001 falling

  Data Path: regist_31_31 to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.455  regist_31_31 (regist_31_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_624 (Mmux__varindex0000_624)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            2   0.704   0.447  CRs2<31>1 (CRs2_31_OBUF)
     OBUF:I->O                 3.272          CRs1_31_OBUF (CRs1<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Delay:               10.313ns (Levels of Logic = 8)
  Source:            Rs1<3> (PAD)
  Destination:       CRs1<31> (PAD)

  Data Path: Rs1<3> to CRs1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           512   1.218   1.585  Rs1_3_IBUF (Rs1_3_IBUF)
     LUT3:I0->O            1   0.704   0.000  Mmux__varindex0000_6 (Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_5_f5 (Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f6 (Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7 (Mmux__varindex0000_3_f7)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8 (_varindex0000<0>)
     LUT2:I1->O            2   0.704   0.447  CRs2<0>1 (CRs2_0_OBUF)
     OBUF:I->O                 3.272          CRs1_0_OBUF (CRs1<0>)
    ----------------------------------------
    Total                     10.313ns (7.782ns logic, 2.531ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================


Total REAL time to Xst completion: 69.00 secs
Total CPU time to Xst completion: 69.58 secs
 
--> 

Total memory usage is 413160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :   12 (   0 filtered)

