/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [21:0] _04_;
  wire [3:0] _05_;
  wire [5:0] _06_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [15:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [29:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire [22:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire [11:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [2:0] celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [17:0] celloutsig_0_76z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_17z ? celloutsig_0_27z[2] : celloutsig_0_12z[2];
  assign celloutsig_0_52z = celloutsig_0_39z ? celloutsig_0_8z : celloutsig_0_2z[1];
  assign celloutsig_1_16z = celloutsig_1_10z ? _01_ : _00_;
  assign celloutsig_0_31z = _02_ ? celloutsig_0_24z : celloutsig_0_14z[8];
  assign celloutsig_0_3z = ~((celloutsig_0_2z[1] | celloutsig_0_0z) & celloutsig_0_1z[0]);
  assign celloutsig_0_36z = ~((celloutsig_0_0z | celloutsig_0_27z[2]) & celloutsig_0_15z[2]);
  assign celloutsig_0_68z = ~((celloutsig_0_57z | celloutsig_0_61z) & celloutsig_0_3z);
  assign celloutsig_1_2z = ~((in_data[167] | celloutsig_1_1z[2]) & in_data[147]);
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_2z) & celloutsig_1_0z[3]);
  assign celloutsig_1_10z = ~((celloutsig_1_4z[13] | celloutsig_1_3z) & celloutsig_1_6z);
  assign celloutsig_0_8z = ~((in_data[8] | celloutsig_0_4z[4]) & celloutsig_0_5z[11]);
  assign celloutsig_1_19z = ~((_03_ | _03_) & celloutsig_1_0z[1]);
  assign celloutsig_0_26z = ~((celloutsig_0_20z[8] | celloutsig_0_24z) & celloutsig_0_5z[0]);
  assign celloutsig_0_43z = ~(celloutsig_0_20z[8] ^ celloutsig_0_32z[4]);
  assign celloutsig_0_57z = ~(celloutsig_0_21z ^ celloutsig_0_29z);
  assign celloutsig_0_60z = ~(celloutsig_0_27z[1] ^ celloutsig_0_25z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z[0] ^ celloutsig_1_1z[2]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z ^ celloutsig_0_5z[12]);
  assign celloutsig_0_21z = ~(in_data[83] ^ celloutsig_0_1z[0]);
  assign celloutsig_0_25z = ~(celloutsig_0_20z[5] ^ celloutsig_0_12z[4]);
  reg [2:0] _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _27_ <= 3'h0;
    else _27_ <= celloutsig_0_5z[11:9];
  assign _04_[19:17] = _27_;
  reg [3:0] _28_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _28_ <= 4'h0;
    else _28_ <= celloutsig_1_0z;
  assign { _00_, _05_[2], _03_, _01_ } = _28_;
  reg [5:0] _29_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _29_ <= 6'h00;
    else _29_ <= celloutsig_0_10z[5:0];
  assign { _02_, _06_[4:0] } = _29_;
  assign celloutsig_0_32z = in_data[23:8] & { _06_[4], celloutsig_0_20z, celloutsig_0_31z, _04_[19:17], celloutsig_0_9z };
  assign celloutsig_0_45z = celloutsig_0_28z[16:9] & { celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_40z };
  assign celloutsig_0_62z = { celloutsig_0_12z[4], celloutsig_0_36z, celloutsig_0_21z } & celloutsig_0_5z[10:8];
  assign celloutsig_0_76z = { celloutsig_0_15z[0], celloutsig_0_12z, celloutsig_0_62z, celloutsig_0_23z, celloutsig_0_60z, celloutsig_0_65z, celloutsig_0_61z, celloutsig_0_61z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_24z } & { in_data[35:32], celloutsig_0_35z, _02_, _06_[4:0], celloutsig_0_74z, _02_, _06_[4:0] };
  assign celloutsig_0_12z = celloutsig_0_5z[12:7] & { celloutsig_0_10z[5:4], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_10z[6:0], celloutsig_0_8z } & { celloutsig_0_11z[4:2], celloutsig_0_6z };
  assign celloutsig_0_55z = { celloutsig_0_42z[3:1], celloutsig_0_1z, celloutsig_0_41z, _04_[19:17], celloutsig_0_37z, celloutsig_0_42z, celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_52z, celloutsig_0_36z, celloutsig_0_24z, celloutsig_0_3z } === { celloutsig_0_42z, celloutsig_0_22z, celloutsig_0_28z };
  assign celloutsig_0_61z = { celloutsig_0_50z[20], celloutsig_0_33z, celloutsig_0_59z, celloutsig_0_20z } === { celloutsig_0_45z[5:0], celloutsig_0_1z, celloutsig_0_55z, celloutsig_0_46z };
  assign celloutsig_0_65z = celloutsig_0_28z[14:6] === { celloutsig_0_4z[2:0], celloutsig_0_33z, celloutsig_0_52z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_61z, celloutsig_0_26z };
  assign celloutsig_1_18z = { _00_, celloutsig_1_7z, celloutsig_1_16z } === in_data[152:150];
  assign celloutsig_0_11z = celloutsig_0_3z ? { in_data[38:34], _04_[19:17] } : { celloutsig_0_5z[6:1], 2'h0 };
  assign celloutsig_0_2z = celloutsig_0_1z[3] ? { celloutsig_0_1z[4], 1'h1, celloutsig_0_0z } : in_data[62:60];
  assign celloutsig_0_28z = celloutsig_0_20z[1] ? { in_data[80:64], celloutsig_0_8z, celloutsig_0_23z } : { celloutsig_0_11z[5:4], celloutsig_0_8z, _02_, _06_[4:0], celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_1_3z = { in_data[120:117], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z[2:0], celloutsig_1_2z } != { in_data[101:99], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z[3:1], celloutsig_1_1z };
  assign celloutsig_0_42z = - { celloutsig_0_4z[5:2], celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_41z };
  assign celloutsig_0_50z = - { celloutsig_0_34z[8:6], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_43z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_41z, celloutsig_0_37z };
  assign celloutsig_0_5z = - in_data[21:8];
  assign celloutsig_1_0z = - in_data[113:110];
  assign celloutsig_1_4z = - { in_data[127:114], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_10z = - { _04_[18:17], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_15z = - _04_[19:17];
  assign celloutsig_0_20z = - { celloutsig_0_14z[7:2], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_75z = & { celloutsig_0_68z, celloutsig_0_56z[11:1], celloutsig_0_8z };
  assign celloutsig_0_16z = & { celloutsig_0_12z[2:0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_29z = & { celloutsig_0_23z, celloutsig_0_20z[8:7], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[55] & in_data[5];
  assign celloutsig_0_37z = celloutsig_0_31z & celloutsig_0_16z;
  assign celloutsig_0_41z = celloutsig_0_6z[2] & celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_15z[0] & celloutsig_0_4z[5];
  assign celloutsig_0_23z = in_data[82] & celloutsig_0_6z[4];
  assign celloutsig_0_30z = celloutsig_0_26z & celloutsig_0_23z;
  assign celloutsig_0_33z = | { celloutsig_0_16z, in_data[54:52] };
  assign celloutsig_0_39z = | { celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_10z[2:0], celloutsig_0_9z };
  assign celloutsig_0_22z = | celloutsig_0_6z[4:2];
  assign celloutsig_0_35z = ~^ celloutsig_0_1z[4:2];
  assign celloutsig_0_40z = ~^ { in_data[58:35], celloutsig_0_26z };
  assign celloutsig_0_46z = ~^ { celloutsig_0_1z[4:2], celloutsig_0_6z, celloutsig_0_36z, celloutsig_0_43z };
  assign celloutsig_0_51z = ~^ celloutsig_0_32z[14:2];
  assign celloutsig_0_59z = ~^ celloutsig_0_20z[8:1];
  assign celloutsig_0_74z = ~^ { celloutsig_0_13z[6:0], celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_61z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_14z[3:2], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[146:143] >>> celloutsig_1_0z;
  assign celloutsig_0_14z = { in_data[36:34], celloutsig_0_4z } >>> in_data[83:75];
  assign celloutsig_0_34z = { celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_32z } - { in_data[63:47], celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_56z = { celloutsig_0_50z[20], celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_38z, celloutsig_0_4z } - { celloutsig_0_32z[7:4], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_51z, celloutsig_0_52z };
  assign celloutsig_0_27z = celloutsig_0_5z[6:1] - { in_data[50], celloutsig_0_6z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z } ~^ { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } ~^ in_data[44:40];
  assign celloutsig_0_1z = in_data[21:17] ~^ in_data[50:46];
  assign { _04_[21:20], _04_[16:2], _04_[0] } = { celloutsig_0_20z[2:1], _04_[19:17], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_3z };
  assign { _05_[3], _05_[1:0] } = { _00_, _03_, _01_ };
  assign _06_[5] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
