<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p92" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_92{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_92{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_92{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_92{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_92{left:145px;bottom:879px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_92{left:145px;bottom:863px;letter-spacing:-0.12px;}
#t7_92{left:145px;bottom:846px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t8_92{left:145px;bottom:829px;letter-spacing:-0.11px;}
#t9_92{left:145px;bottom:812px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ta_92{left:318px;bottom:812px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tb_92{left:422px;bottom:812px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tc_92{left:80px;bottom:769px;letter-spacing:0.13px;}
#td_92{left:145px;bottom:769px;letter-spacing:0.14px;word-spacing:-0.15px;}
#te_92{left:145px;bottom:742px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#tf_92{left:145px;bottom:725px;letter-spacing:-0.11px;}
#tg_92{left:145px;bottom:618px;letter-spacing:-0.11px;word-spacing:0.02px;}
#th_92{left:343px;bottom:618px;letter-spacing:-0.22px;word-spacing:0.16px;}
#ti_92{left:481px;bottom:618px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tj_92{left:193px;bottom:585px;letter-spacing:0.13px;}
#tk_92{left:145px;bottom:565px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_92{left:145px;bottom:548px;letter-spacing:-0.11px;}
#tm_92{left:145px;bottom:531px;letter-spacing:-0.12px;}
#tn_92{left:489px;bottom:532px;letter-spacing:-0.22px;}
#to_92{left:511px;bottom:531px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tp_92{left:145px;bottom:514px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tq_92{left:145px;bottom:487px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tr_92{left:372px;bottom:488px;letter-spacing:-0.22px;}
#ts_92{left:393px;bottom:487px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_92{left:145px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tu_92{left:384px;bottom:471px;letter-spacing:-0.24px;word-spacing:-0.08px;}
#tv_92{left:515px;bottom:470px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#tw_92{left:145px;bottom:453px;letter-spacing:-0.14px;word-spacing:0.08px;}
#tx_92{left:145px;bottom:409px;letter-spacing:-0.12px;word-spacing:-0.34px;}
#ty_92{left:145px;bottom:392px;letter-spacing:-0.24px;word-spacing:0.26px;}
#tz_92{left:145px;bottom:164px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t10_92{left:145px;bottom:135px;}
#t11_92{left:182px;bottom:135px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t12_92{left:182px;bottom:118px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_92{left:149px;bottom:698px;letter-spacing:0.1px;word-spacing:3px;}
#t14_92{left:349px;bottom:698px;letter-spacing:0.1px;word-spacing:3.05px;}
#t15_92{left:422px;bottom:698px;letter-spacing:0.1px;word-spacing:2.96px;}
#t16_92{left:532px;bottom:698px;letter-spacing:0.05px;}
#t17_92{left:553px;bottom:698px;}
#t18_92{left:571px;bottom:698px;}
#t19_92{left:590px;bottom:698px;}
#t1a_92{left:608px;bottom:698px;}
#t1b_92{left:626px;bottom:698px;}
#t1c_92{left:645px;bottom:698px;}
#t1d_92{left:718px;bottom:698px;}
#t1e_92{left:150px;bottom:669px;}
#t1f_92{left:169px;bottom:669px;}
#t1g_92{left:187px;bottom:669px;letter-spacing:-0.14px;word-spacing:4.42px;}
#t1h_92{left:300px;bottom:670px;letter-spacing:-0.03px;}
#t1i_92{left:379px;bottom:669px;letter-spacing:-0.13px;}
#t1j_92{left:464px;bottom:670px;letter-spacing:-0.05px;}
#t1k_92{left:552px;bottom:669px;}
#t1l_92{left:570px;bottom:669px;}
#t1m_92{left:591px;bottom:669px;}
#t1n_92{left:607px;bottom:669px;}
#t1o_92{left:625px;bottom:669px;}
#t1p_92{left:668px;bottom:669px;letter-spacing:-0.16px;}
#t1q_92{left:654px;bottom:360px;letter-spacing:-0.29px;word-spacing:0.33px;}
#t1r_92{left:154px;bottom:325px;}
#t1s_92{left:190px;bottom:325px;}
#t1t_92{left:227px;bottom:325px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1u_92{left:154px;bottom:293px;}
#t1v_92{left:190px;bottom:293px;}
#t1w_92{left:227px;bottom:293px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1x_92{left:154px;bottom:263px;}
#t1y_92{left:190px;bottom:263px;}
#t1z_92{left:227px;bottom:263px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_92{left:154px;bottom:235px;}
#t21_92{left:190px;bottom:235px;}
#t22_92{left:227px;bottom:235px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t23_92{left:154px;bottom:205px;}
#t24_92{left:190px;bottom:205px;}
#t25_92{left:227px;bottom:207px;letter-spacing:-0.04px;}
#t26_92{left:289px;bottom:205px;letter-spacing:-0.12px;word-spacing:-0.01px;}

.s1_92{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_92{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_92{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_92{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_92{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s6_92{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s7_92{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s8_92{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.s9_92{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.sa_92{font-size:14px;font-family:Helvetica-Bold_4ft;color:#000;}
.t.v0_92{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts92" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg92Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg92" style="-webkit-user-select: none;"><object width="825" height="990" data="92/92.svg" type="image/svg+xml" id="pdf92" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_92" class="t s1_92">Programmers’ Model </span>
<span id="t2_92" class="t s2_92">A2-54 </span><span id="t3_92" class="t s1_92">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_92" class="t s2_92">ARM DDI 0100I </span>
<span id="t5_92" class="t s3_92">Multiple conventions are known collectively as the subarchitecture of the implementation. They are not </span>
<span id="t6_92" class="t s3_92">described in this document, and must only be relied upon by EJVM implementations and debug/similar </span>
<span id="t7_92" class="t s3_92">software as described above. All other software must only rely upon the general architectural definition of </span>
<span id="t8_92" class="t s3_92">the Jazelle Extension described in this section. A particular subarchitecture is identified by reading the </span>
<span id="t9_92" class="t s3_92">Jazelle ID register described in </span><span id="ta_92" class="t s4_92">Jazelle ID register </span><span id="tb_92" class="t s3_92">on page A2-62. </span>
<span id="tc_92" class="t s5_92">A2.10.2 </span><span id="td_92" class="t s5_92">Jazelle state </span>
<span id="te_92" class="t s3_92">The Jazelle Extension makes use of an extra state bit (J) in the processor status registers (the CPSR and the </span>
<span id="tf_92" class="t s3_92">banked SPSRs). This is bit[24] of the registers concerned: </span>
<span id="tg_92" class="t s3_92">The other bit fields are described in </span><span id="th_92" class="t s4_92">Program status registers </span><span id="ti_92" class="t s3_92">on page A2-11. </span>
<span id="tj_92" class="t s6_92">Note </span>
<span id="tk_92" class="t s3_92">The placement of the J bit in the flags byte was to avoid any usage of the status or extension bytes in code </span>
<span id="tl_92" class="t s3_92">run on ARMv5TE or earlier processors. This ensures that OS code written using the deprecated CPSR, </span>
<span id="tm_92" class="t s3_92">SPSR, CPSR_all or, SPSR_all syntax for the destination of an </span><span id="tn_92" class="t v0_92 s7_92">MSR </span><span id="to_92" class="t s3_92">instruction only ceases to work when </span>
<span id="tp_92" class="t s3_92">features introduced in ARMv6 are used, namely the E, A and GE bit fields. </span>
<span id="tq_92" class="t s3_92">In addition, J is always 0 at times that an </span><span id="tr_92" class="t v0_92 s7_92">MSR </span><span id="ts_92" class="t s3_92">instruction is executed. This ensures there are no unexpected </span>
<span id="tt_92" class="t s3_92">side-effects of existing instructions such as </span><span id="tu_92" class="t v0_92 s7_92">MSR CPSR_f,#0xF0000000</span><span id="tv_92" class="t s3_92">, that are used to put the flags into a </span>
<span id="tw_92" class="t s3_92">known state. </span>
<span id="tx_92" class="t s3_92">The J bit is used in conjunction with the T bit to determine the execution state of the processor, as shown in </span>
<span id="ty_92" class="t s3_92">Table A2-11. </span>
<span id="tz_92" class="t s3_92">The J bit is treated similarly to the T bit in the following respects: </span>
<span id="t10_92" class="t s3_92">• </span><span id="t11_92" class="t s3_92">On exception entry, both bits are copied from the CPSR to the exception mode’s SPSR, and then </span>
<span id="t12_92" class="t s3_92">cleared in the CPSR to put the processor into the ARM state. </span>
<span id="t13_92" class="t s8_92">31 30 29 28 27 26 25 24 23 </span><span id="t14_92" class="t s8_92">20 19 </span><span id="t15_92" class="t s8_92">16 15 </span><span id="t16_92" class="t s8_92">10 </span><span id="t17_92" class="t s8_92">9 </span><span id="t18_92" class="t s8_92">8 </span><span id="t19_92" class="t s8_92">7 </span><span id="t1a_92" class="t s8_92">6 </span><span id="t1b_92" class="t s8_92">5 </span><span id="t1c_92" class="t s8_92">4 </span><span id="t1d_92" class="t s8_92">0 </span>
<span id="t1e_92" class="t s3_92">N </span><span id="t1f_92" class="t s3_92">Z </span><span id="t1g_92" class="t s3_92">C V Q Rsrvd J </span><span id="t1h_92" class="t s9_92">RESERVED </span><span id="t1i_92" class="t s3_92">GE[3:0] </span><span id="t1j_92" class="t s9_92">RESERVED </span><span id="t1k_92" class="t s3_92">E </span><span id="t1l_92" class="t s3_92">A </span><span id="t1m_92" class="t s3_92">I </span><span id="t1n_92" class="t s3_92">F </span><span id="t1o_92" class="t s3_92">T </span><span id="t1p_92" class="t s3_92">Mode </span>
<span id="t1q_92" class="t sa_92">Table A2-11 </span>
<span id="t1r_92" class="t sa_92">J </span><span id="t1s_92" class="t sa_92">T </span><span id="t1t_92" class="t sa_92">Execution state </span>
<span id="t1u_92" class="t s3_92">0 </span><span id="t1v_92" class="t s3_92">0 </span><span id="t1w_92" class="t s3_92">ARM state, executing 32-bit ARM instructions </span>
<span id="t1x_92" class="t s3_92">0 </span><span id="t1y_92" class="t s3_92">1 </span><span id="t1z_92" class="t s3_92">Thumb state, executing 16-bit Thumb instructions </span>
<span id="t20_92" class="t s3_92">1 </span><span id="t21_92" class="t s3_92">0 </span><span id="t22_92" class="t s3_92">Jazelle state, executing variable-length Jazelle opcodes </span>
<span id="t23_92" class="t s3_92">1 </span><span id="t24_92" class="t s3_92">1 </span><span id="t25_92" class="t s9_92">UNDEFINED</span><span id="t26_92" class="t s3_92">, and reserved for future expansion </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
