

================================================================
== Vitis HLS Report for 'computeMedian'
================================================================
* Date:           Tue Jul 25 02:51:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.810 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%list_addr = getelementptr i16 %list, i64 0, i64 1024"   --->   Operation 17 'getelementptr' 'list_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%median_V_9 = load i11 %list_addr"   --->   Operation 18 'load' 'median_V_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%list_addr_1 = getelementptr i16 %list, i64 0, i64 1023"   --->   Operation 19 'getelementptr' 'list_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%lhs = load i11 %list_addr_1"   --->   Operation 20 'load' 'lhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%median_V_9 = load i11 %list_addr"   --->   Operation 21 'load' 'median_V_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%lhs = load i11 %list_addr_1"   --->   Operation 22 'load' 'lhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i16 %lhs"   --->   Operation 23 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i16 %median_V_9"   --->   Operation 24 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.07ns)   --->   "%ret = add i17 %sext_ln232, i17 %sext_ln232_1"   --->   Operation 25 'add' 'ret' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.81>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1617 = sext i17 %ret"   --->   Operation 26 'sext' 'sext_ln1617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [5/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 27 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.81>
ST_4 : Operation 28 [4/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 28 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.81>
ST_5 : Operation 29 [3/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 29 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.81>
ST_6 : Operation 30 [2/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 30 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.81>
ST_7 : Operation 31 [1/5] (8.81ns)   --->   "%conv_i = sitodp i32 %sext_ln1617"   --->   Operation 31 'sitodp' 'conv_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.78>
ST_8 : Operation 32 [6/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 32 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 33 [5/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 33 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 34 [4/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 34 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 35 [3/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 35 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 36 [2/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 36 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 37 [1/6] (7.78ns)   --->   "%val = dmul i64 %conv_i, i64 0.5"   --->   Operation 37 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.68>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 38 'bitcast' 'reg' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln337 = trunc i64 %reg"   --->   Operation 39 'trunc' 'trunc_ln337' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 40 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 41 'partselect' 'exp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i11 %exp"   --->   Operation 42 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%median_V = trunc i64 %reg"   --->   Operation 43 'trunc' 'median_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (2.78ns)   --->   "%icmp_ln354 = icmp_eq  i63 %trunc_ln337, i63 0"   --->   Operation 44 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 45 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln342"   --->   Operation 45 'sub' 'sh_amt' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i12 %sh_amt"   --->   Operation 46 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (1.88ns)   --->   "%icmp_ln358 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 47 'icmp' 'icmp_ln358' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 48 [1/1] (1.99ns)   --->   "%icmp_ln360 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 48 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 49 [1/1] (1.99ns)   --->   "%icmp_ln361 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 49 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 50 [1/1] (1.73ns)   --->   "%sh_amt_2 = sub i10 0, i10 %trunc_ln357"   --->   Operation 50 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %sh_amt_2, i32 4, i32 9"   --->   Operation 51 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (1.42ns)   --->   "%icmp_ln379 = icmp_eq  i6 %tmp, i6 0"   --->   Operation 52 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 53 [1/1] (0.97ns)   --->   "%or_ln358 = or i1 %icmp_ln354, i1 %icmp_ln358"   --->   Operation 53 'or' 'or_ln358' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln360)   --->   "%xor_ln358 = xor i1 %or_ln358, i1 1"   --->   Operation 54 'xor' 'xor_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln360 = and i1 %icmp_ln360, i1 %xor_ln358"   --->   Operation 55 'and' 'and_ln360' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln379)   --->   "%or_ln360 = or i1 %or_ln358, i1 %icmp_ln360"   --->   Operation 56 'or' 'or_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln379)   --->   "%xor_ln360 = xor i1 %or_ln360, i1 1"   --->   Operation 57 'xor' 'xor_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln379 = and i1 %icmp_ln379, i1 %xor_ln360"   --->   Operation 58 'and' 'and_ln379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.60>
ST_15 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%trunc_ln346 = trunc i64 %reg"   --->   Operation 59 'trunc' 'trunc_ln346' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%p_Result_15 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln346"   --->   Operation 60 'bitconcatenate' 'p_Result_15' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%zext_ln351 = zext i53 %p_Result_15"   --->   Operation 61 'zext' 'zext_ln351' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%trunc_ln363 = trunc i12 %sh_amt"   --->   Operation 62 'trunc' 'trunc_ln363' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%zext_ln363 = zext i6 %trunc_ln363"   --->   Operation 63 'zext' 'zext_ln363' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%lshr_ln363 = lshr i54 %zext_ln351, i54 %zext_ln363"   --->   Operation 64 'lshr' 'lshr_ln363' <Predicate = (!and_ln379)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%median_V_1 = trunc i54 %lshr_ln363"   --->   Operation 65 'trunc' 'median_V_1' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_15 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node median_V_5)   --->   "%sh_amt_2cast = zext i10 %sh_amt_2"   --->   Operation 66 'zext' 'sh_amt_2cast' <Predicate = (and_ln379)> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node median_V_5)   --->   "%shl_ln381 = shl i16 %median_V, i16 %sh_amt_2cast"   --->   Operation 67 'shl' 'shl_ln381' <Predicate = (and_ln379)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node median_V_3)   --->   "%and_ln361 = and i1 %and_ln360, i1 %icmp_ln361"   --->   Operation 68 'and' 'and_ln361' <Predicate = (!and_ln379)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 69 [1/1] (4.61ns) (out node of the LUT)   --->   "%median_V_3 = select i1 %and_ln361, i16 %median_V_1, i16 0"   --->   Operation 69 'select' 'median_V_3' <Predicate = (!and_ln379)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node median_V_5)   --->   "%median_V_4 = select i1 %and_ln379, i16 %shl_ln381, i16 %median_V_3"   --->   Operation 70 'select' 'median_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln361)   --->   "%xor_ln361 = xor i1 %icmp_ln361, i1 1"   --->   Operation 71 'xor' 'xor_ln361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln361)   --->   "%and_ln361_2 = and i1 %and_ln360, i1 %xor_ln361"   --->   Operation 72 'and' 'and_ln361_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln361 = or i1 %and_ln361_2, i1 %icmp_ln354"   --->   Operation 73 'or' 'or_ln361' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/1] (3.98ns) (out node of the LUT)   --->   "%median_V_5 = select i1 %or_ln361, i16 0, i16 %median_V_4"   --->   Operation 74 'select' 'median_V_5' <Predicate = true> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.86>
ST_16 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node median_V_6)   --->   "%xor_ln354 = xor i1 %icmp_ln354, i1 1"   --->   Operation 75 'xor' 'xor_ln354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node median_V_6)   --->   "%and_ln358 = and i1 %icmp_ln358, i1 %xor_ln354"   --->   Operation 76 'and' 'and_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%median_V_6 = select i1 %and_ln358, i16 %median_V, i16 %median_V_5"   --->   Operation 77 'select' 'median_V_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 78 [1/1] (2.07ns)   --->   "%median_V_7 = sub i16 0, i16 %median_V_6"   --->   Operation 78 'sub' 'median_V_7' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [1/1] (0.80ns)   --->   "%median_V_8 = select i1 %p_Result_s, i16 %median_V_7, i16 %median_V_6"   --->   Operation 79 'select' 'median_V_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i16 %median_V_8" [../include/madCpt.hpp:79]   --->   Operation 80 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('list_addr') [2]  (0 ns)
	'load' operation ('median.V') on array 'list' [3]  (3.25 ns)

 <State 2>: 5.33ns
The critical path consists of the following:
	'load' operation ('median.V') on array 'list' [3]  (3.25 ns)
	'add' operation ('ret') [8]  (2.08 ns)

 <State 3>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i') [10]  (8.81 ns)

 <State 4>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i') [10]  (8.81 ns)

 <State 5>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i') [10]  (8.81 ns)

 <State 6>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i') [10]  (8.81 ns)

 <State 7>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i') [10]  (8.81 ns)

 <State 8>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [11]  (7.79 ns)

 <State 9>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [11]  (7.79 ns)

 <State 10>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [11]  (7.79 ns)

 <State 11>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [11]  (7.79 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [11]  (7.79 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [11]  (7.79 ns)

 <State 14>: 5.68ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [22]  (1.55 ns)
	'sub' operation ('sh_amt') [27]  (1.73 ns)
	'icmp' operation ('icmp_ln379') [29]  (1.43 ns)
	'and' operation ('and_ln379') [43]  (0.978 ns)

 <State 15>: 8.6ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln363') [32]  (0 ns)
	'select' operation ('median.V') [40]  (4.61 ns)
	'select' operation ('median.V') [44]  (0 ns)
	'select' operation ('median.V') [48]  (3.99 ns)

 <State 16>: 3.86ns
The critical path consists of the following:
	'xor' operation ('xor_ln354') [49]  (0 ns)
	'and' operation ('and_ln358') [50]  (0 ns)
	'select' operation ('median.V') [51]  (0.978 ns)
	'sub' operation ('median.V') [52]  (2.08 ns)
	'select' operation ('median.V') [53]  (0.805 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
