Classic Timing Analyzer report for simple_ALU
Fri Oct 29 18:56:55 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 22.421 ns   ; B[0] ; Y[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 22.421 ns       ; B[0] ; Y[0] ;
; N/A   ; None              ; 22.160 ns       ; B[1] ; Y[0] ;
; N/A   ; None              ; 21.642 ns       ; B[2] ; Y[0] ;
; N/A   ; None              ; 21.231 ns       ; B[3] ; Y[0] ;
; N/A   ; None              ; 19.387 ns       ; B[0] ; Y[1] ;
; N/A   ; None              ; 19.126 ns       ; B[1] ; Y[1] ;
; N/A   ; None              ; 18.608 ns       ; B[2] ; Y[1] ;
; N/A   ; None              ; 18.197 ns       ; B[3] ; Y[1] ;
; N/A   ; None              ; 17.860 ns       ; B[0] ; Y[2] ;
; N/A   ; None              ; 17.599 ns       ; B[1] ; Y[2] ;
; N/A   ; None              ; 17.248 ns       ; A[3] ; Y[0] ;
; N/A   ; None              ; 17.081 ns       ; B[2] ; Y[2] ;
; N/A   ; None              ; 16.670 ns       ; B[3] ; Y[2] ;
; N/A   ; None              ; 14.950 ns       ; B[0] ; Y[3] ;
; N/A   ; None              ; 14.868 ns       ; A[2] ; Y[0] ;
; N/A   ; None              ; 14.689 ns       ; B[1] ; Y[3] ;
; N/A   ; None              ; 14.214 ns       ; A[3] ; Y[1] ;
; N/A   ; None              ; 14.171 ns       ; B[2] ; Y[3] ;
; N/A   ; None              ; 13.760 ns       ; B[3] ; Y[3] ;
; N/A   ; None              ; 13.057 ns       ; B[0] ; Y[4] ;
; N/A   ; None              ; 12.796 ns       ; B[1] ; Y[4] ;
; N/A   ; None              ; 12.699 ns       ; A[1] ; Y[0] ;
; N/A   ; None              ; 12.687 ns       ; A[3] ; Y[2] ;
; N/A   ; None              ; 12.278 ns       ; B[2] ; Y[4] ;
; N/A   ; None              ; 11.946 ns       ; B[0] ; Y[6] ;
; N/A   ; None              ; 11.878 ns       ; B[0] ; Y[7] ;
; N/A   ; None              ; 11.867 ns       ; B[3] ; Y[4] ;
; N/A   ; None              ; 11.834 ns       ; A[2] ; Y[1] ;
; N/A   ; None              ; 11.526 ns       ; A[2] ; Y[7] ;
; N/A   ; None              ; 11.523 ns       ; A[0] ; Y[6] ;
; N/A   ; None              ; 11.505 ns       ; B[3] ; Y[7] ;
; N/A   ; None              ; 11.497 ns       ; B[2] ; Y[6] ;
; N/A   ; None              ; 11.486 ns       ; B[2] ; Y[7] ;
; N/A   ; None              ; 11.472 ns       ; A[2] ; Y[6] ;
; N/A   ; None              ; 11.466 ns       ; A[1] ; Y[6] ;
; N/A   ; None              ; 11.464 ns       ; B[3] ; Y[6] ;
; N/A   ; None              ; 11.455 ns       ; A[0] ; Y[7] ;
; N/A   ; None              ; 11.437 ns       ; B[1] ; Y[6] ;
; N/A   ; None              ; 11.401 ns       ; A[3] ; Y[7] ;
; N/A   ; None              ; 11.398 ns       ; A[1] ; Y[7] ;
; N/A   ; None              ; 11.369 ns       ; B[1] ; Y[7] ;
; N/A   ; None              ; 11.331 ns       ; A[3] ; Y[6] ;
; N/A   ; None              ; 11.223 ns       ; A[0] ; Y[0] ;
; N/A   ; None              ; 10.853 ns       ; B[0] ; Y[5] ;
; N/A   ; None              ; 10.690 ns       ; A[0] ; Y[4] ;
; N/A   ; None              ; 10.633 ns       ; A[1] ; Y[4] ;
; N/A   ; None              ; 10.592 ns       ; B[1] ; Y[5] ;
; N/A   ; None              ; 10.589 ns       ; A[2] ; Y[4] ;
; N/A   ; None              ; 10.559 ns       ; A[0] ; Y[2] ;
; N/A   ; None              ; 10.502 ns       ; A[1] ; Y[2] ;
; N/A   ; None              ; 10.424 ns       ; A[3] ; Y[4] ;
; N/A   ; None              ; 10.320 ns       ; A[0] ; Y[3] ;
; N/A   ; None              ; 10.307 ns       ; A[2] ; Y[2] ;
; N/A   ; None              ; 10.263 ns       ; A[1] ; Y[3] ;
; N/A   ; None              ; 10.088 ns       ; S[1] ; Y[6] ;
; N/A   ; None              ; 10.074 ns       ; B[2] ; Y[5] ;
; N/A   ; None              ; 10.054 ns       ; A[3] ; Y[3] ;
; N/A   ; None              ; 9.935 ns        ; A[0] ; Y[5] ;
; N/A   ; None              ; 9.878 ns        ; A[1] ; Y[5] ;
; N/A   ; None              ; 9.876 ns        ; B[3] ; Y[5] ;
; N/A   ; None              ; 9.875 ns        ; S[0] ; Y[6] ;
; N/A   ; None              ; 9.869 ns        ; A[2] ; Y[5] ;
; N/A   ; None              ; 9.851 ns        ; A[2] ; Y[3] ;
; N/A   ; None              ; 9.837 ns        ; S[0] ; Y[0] ;
; N/A   ; None              ; 9.708 ns        ; A[3] ; Y[5] ;
; N/A   ; None              ; 9.665 ns        ; A[1] ; Y[1] ;
; N/A   ; None              ; 9.325 ns        ; S[1] ; Y[7] ;
; N/A   ; None              ; 9.295 ns        ; S[0] ; Y[7] ;
; N/A   ; None              ; 9.245 ns        ; S[1] ; Y[0] ;
; N/A   ; None              ; 8.993 ns        ; S[1] ; Y[2] ;
; N/A   ; None              ; 8.936 ns        ; S[0] ; Y[2] ;
; N/A   ; None              ; 8.760 ns        ; A[0] ; Y[1] ;
; N/A   ; None              ; 8.672 ns        ; S[0] ; Y[4] ;
; N/A   ; None              ; 8.304 ns        ; S[1] ; Y[3] ;
; N/A   ; None              ; 8.245 ns        ; S[0] ; Y[3] ;
; N/A   ; None              ; 8.221 ns        ; S[1] ; Y[4] ;
; N/A   ; None              ; 8.100 ns        ; S[1] ; Y[5] ;
; N/A   ; None              ; 8.097 ns        ; S[0] ; Y[5] ;
; N/A   ; None              ; 8.077 ns        ; S[0] ; Y[1] ;
; N/A   ; None              ; 7.726 ns        ; S[1] ; Y[1] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 29 18:56:55 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off simple_ALU -c simple_ALU --timing_analysis_only
Info: Longest tpd from source pin "B[0]" to destination pin "Y[0]" is 22.421 ns
    Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 23; PIN Node = 'B[0]'
    Info: 2: + IC(4.239 ns) + CELL(0.436 ns) = 5.475 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~2'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.510 ns; Loc. = LCCOMB_X21_Y3_N2; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~6'
    Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.635 ns; Loc. = LCCOMB_X21_Y3_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_2~9'
    Info: 5: + IC(0.308 ns) + CELL(0.346 ns) = 6.289 ns; Loc. = LCCOMB_X21_Y3_N12; Fanout = 5; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9]'
    Info: 6: + IC(0.263 ns) + CELL(0.436 ns) = 6.988 ns; Loc. = LCCOMB_X21_Y3_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~10'
    Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 7.113 ns; Loc. = LCCOMB_X21_Y3_N22; Fanout = 8; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_3~13'
    Info: 8: + IC(0.299 ns) + CELL(0.228 ns) = 7.640 ns; Loc. = LCCOMB_X21_Y3_N26; Fanout = 5; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[18]~93'
    Info: 9: + IC(0.734 ns) + CELL(0.436 ns) = 8.810 ns; Loc. = LCCOMB_X23_Y4_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14'
    Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 8.935 ns; Loc. = LCCOMB_X23_Y4_N8; Fanout = 15; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~17'
    Info: 11: + IC(0.732 ns) + CELL(0.366 ns) = 10.033 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[26]~129'
    Info: 12: + IC(0.230 ns) + CELL(0.309 ns) = 10.572 ns; Loc. = LCCOMB_X22_Y3_N24; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18'
    Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 10.607 ns; Loc. = LCCOMB_X22_Y3_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22'
    Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 10.732 ns; Loc. = LCCOMB_X22_Y3_N28; Fanout = 19; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25'
    Info: 15: + IC(0.915 ns) + CELL(0.366 ns) = 12.013 ns; Loc. = LCCOMB_X23_Y5_N2; Fanout = 5; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[32]~55'
    Info: 16: + IC(0.499 ns) + CELL(0.309 ns) = 12.821 ns; Loc. = LCCOMB_X23_Y5_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10'
    Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 12.856 ns; Loc. = LCCOMB_X23_Y5_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14'
    Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 12.891 ns; Loc. = LCCOMB_X23_Y5_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18'
    Info: 19: + IC(0.000 ns) + CELL(0.124 ns) = 13.015 ns; Loc. = LCCOMB_X23_Y5_N14; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22'
    Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 13.050 ns; Loc. = LCCOMB_X23_Y5_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26'
    Info: 21: + IC(0.000 ns) + CELL(0.125 ns) = 13.175 ns; Loc. = LCCOMB_X23_Y5_N18; Fanout = 23; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29'
    Info: 22: + IC(0.672 ns) + CELL(0.346 ns) = 14.193 ns; Loc. = LCCOMB_X22_Y3_N14; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[43]~132'
    Info: 23: + IC(0.790 ns) + CELL(0.350 ns) = 15.333 ns; Loc. = LCCOMB_X25_Y5_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22'
    Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 15.368 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26'
    Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 15.464 ns; Loc. = LCCOMB_X25_Y5_N14; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30'
    Info: 26: + IC(0.000 ns) + CELL(0.125 ns) = 15.589 ns; Loc. = LCCOMB_X25_Y5_N16; Fanout = 11; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33'
    Info: 27: + IC(0.690 ns) + CELL(0.545 ns) = 16.824 ns; Loc. = LCCOMB_X25_Y6_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~10'
    Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 16.859 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~14'
    Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 16.894 ns; Loc. = LCCOMB_X25_Y6_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~18'
    Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 16.929 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~22'
    Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 16.964 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26'
    Info: 32: + IC(0.000 ns) + CELL(0.096 ns) = 17.060 ns; Loc. = LCCOMB_X25_Y6_N14; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30'
    Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 17.095 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34'
    Info: 34: + IC(0.000 ns) + CELL(0.125 ns) = 17.220 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_7em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37'
    Info: 35: + IC(0.667 ns) + CELL(0.378 ns) = 18.265 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 1; COMB Node = 'Mux7~0'
    Info: 36: + IC(2.120 ns) + CELL(2.036 ns) = 22.421 ns; Loc. = PIN_C10; Fanout = 0; PIN Node = 'Y[0]'
    Info: Total cell delay = 9.263 ns ( 41.31 % )
    Info: Total interconnect delay = 13.158 ns ( 58.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Fri Oct 29 18:56:55 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


