// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/24/2021 17:17:24"

// 
// Device: Altera EP4CE15F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mem_f (
	clock_50Mhz,
	reset,
	led);
input 	clock_50Mhz;
input 	reset;
output 	led;

// Design Ports Information
// led	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_50Mhz	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \led~output_o ;
wire \clock_50Mhz~input_o ;
wire \clock_50Mhz~inputclkctrl_outclk ;
wire \Mux25~0_combout ;
wire \Add0~0_combout ;
wire \reset~input_o ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \timer~11_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \timer~10_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \timer~9_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \timer~8_combout ;
wire \Equal0~5_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \timer~7_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \timer~6_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \timer~5_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \timer~4_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \timer~3_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \timer~2_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \timer~1_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \timer~0_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Equal0~2_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~6_combout ;
wire \Equal0~8_combout ;
wire \Equal0~7_combout ;
wire \Equal0~9_combout ;
wire \Equal0~10_combout ;
wire \Add2~0_combout ;
wire \counter_bit[3]~1_combout ;
wire \counter_bit[3]~2_combout ;
wire \counter_bit~0_combout ;
wire \Add1~0_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \counter_mem~0_combout ;
wire \counter_mem~1_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Mux32~0_combout ;
wire \Mux32~1_combout ;
wire \Mux32~2_combout ;
wire \x_bit~q ;
wire [31:0] timer;
wire [3:0] counter_bit;
wire [5:0] counter_mem;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \led~output (
	.i(\x_bit~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led~output_o ),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \clock_50Mhz~input (
	.i(clock_50Mhz),
	.ibar(gnd),
	.o(\clock_50Mhz~input_o ));
// synopsys translate_off
defparam \clock_50Mhz~input .bus_hold = "false";
defparam \clock_50Mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clock_50Mhz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_50Mhz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_50Mhz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock_50Mhz~inputclkctrl .clock_type = "global clock";
defparam \clock_50Mhz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = counter_bit[1] $ (counter_bit[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(counter_bit[1]),
	.datad(counter_bit[0]),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'h0FF0;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = timer[0] $ (VCC)
// \Add0~1  = CARRY(timer[0])

	.dataa(gnd),
	.datab(timer[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N1
dffeas \timer[0] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[0] .is_wysiwyg = "true";
defparam \timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (timer[1] & (!\Add0~1 )) # (!timer[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!timer[1]))

	.dataa(gnd),
	.datab(timer[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N3
dffeas \timer[1] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[1] .is_wysiwyg = "true";
defparam \timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (timer[2] & (\Add0~3  $ (GND))) # (!timer[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((timer[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(timer[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N5
dffeas \timer[2] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[2] .is_wysiwyg = "true";
defparam \timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (timer[3] & (!\Add0~5 )) # (!timer[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!timer[3]))

	.dataa(timer[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \timer[3] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[3] .is_wysiwyg = "true";
defparam \timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (timer[4] & (\Add0~7  $ (GND))) # (!timer[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((timer[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(timer[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N9
dffeas \timer[4] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[4] .is_wysiwyg = "true";
defparam \timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (timer[5] & (!\Add0~9 )) # (!timer[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!timer[5]))

	.dataa(timer[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \timer[5] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[5] .is_wysiwyg = "true";
defparam \timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (timer[6] & (\Add0~11  $ (GND))) # (!timer[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((timer[6] & !\Add0~11 ))

	.dataa(timer[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \timer[6] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[6] .is_wysiwyg = "true";
defparam \timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (timer[7] & (!\Add0~13 )) # (!timer[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!timer[7]))

	.dataa(gnd),
	.datab(timer[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N15
dffeas \timer[7] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[7] .is_wysiwyg = "true";
defparam \timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (timer[8] & (\Add0~15  $ (GND))) # (!timer[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((timer[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(timer[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \timer~11 (
// Equation(s):
// \timer~11_combout  = (\Add0~16_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~16_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~11_combout ),
	.cout());
// synopsys translate_off
defparam \timer~11 .lut_mask = 16'h00F0;
defparam \timer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \timer[8] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~11_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[8] .is_wysiwyg = "true";
defparam \timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (timer[9] & (!\Add0~17 )) # (!timer[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!timer[9]))

	.dataa(gnd),
	.datab(timer[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \timer[9] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[9] .is_wysiwyg = "true";
defparam \timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (timer[10] & (\Add0~19  $ (GND))) # (!timer[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((timer[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(timer[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N21
dffeas \timer[10] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[10] .is_wysiwyg = "true";
defparam \timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (timer[11] & (!\Add0~21 )) # (!timer[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!timer[11]))

	.dataa(timer[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N23
dffeas \timer[11] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[11] .is_wysiwyg = "true";
defparam \timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (timer[12] & (\Add0~23  $ (GND))) # (!timer[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((timer[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(timer[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \timer[12] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[12] .is_wysiwyg = "true";
defparam \timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (timer[13] & (!\Add0~25 )) # (!timer[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!timer[13]))

	.dataa(timer[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \timer~10 (
// Equation(s):
// \timer~10_combout  = (\Add0~26_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~26_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~10_combout ),
	.cout());
// synopsys translate_off
defparam \timer~10 .lut_mask = 16'h00F0;
defparam \timer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N21
dffeas \timer[13] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~10_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[13] .is_wysiwyg = "true";
defparam \timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (timer[14] & (\Add0~27  $ (GND))) # (!timer[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((timer[14] & !\Add0~27 ))

	.dataa(timer[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
cycloneive_lcell_comb \timer~9 (
// Equation(s):
// \timer~9_combout  = (\Add0~28_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(\Add0~28_combout ),
	.datac(gnd),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~9_combout ),
	.cout());
// synopsys translate_off
defparam \timer~9 .lut_mask = 16'h00CC;
defparam \timer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N3
dffeas \timer[14] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~9_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[14] .is_wysiwyg = "true";
defparam \timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (timer[15] & (!\Add0~29 )) # (!timer[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!timer[15]))

	.dataa(timer[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \timer~8 (
// Equation(s):
// \timer~8_combout  = (\Add0~30_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(\Add0~30_combout ),
	.datac(gnd),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~8_combout ),
	.cout());
// synopsys translate_off
defparam \timer~8 .lut_mask = 16'h00CC;
defparam \timer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \timer[15] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~8_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[15] .is_wysiwyg = "true";
defparam \timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (timer[14] & (!timer[12] & (timer[15] & timer[13])))

	.dataa(timer[14]),
	.datab(timer[12]),
	.datac(timer[15]),
	.datad(timer[13]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h2000;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (timer[16] & (\Add0~31  $ (GND))) # (!timer[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((timer[16] & !\Add0~31 ))

	.dataa(timer[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hA50A;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
cycloneive_lcell_comb \timer~7 (
// Equation(s):
// \timer~7_combout  = (\Add0~32_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~32_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~7_combout ),
	.cout());
// synopsys translate_off
defparam \timer~7 .lut_mask = 16'h00F0;
defparam \timer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N17
dffeas \timer[16] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~7_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[16] .is_wysiwyg = "true";
defparam \timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (timer[17] & (!\Add0~33 )) # (!timer[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!timer[17]))

	.dataa(gnd),
	.datab(timer[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N3
dffeas \timer[17] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[17] .is_wysiwyg = "true";
defparam \timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (timer[18] & (\Add0~35  $ (GND))) # (!timer[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((timer[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(timer[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneive_lcell_comb \timer~6 (
// Equation(s):
// \timer~6_combout  = (\Add0~36_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~36_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~6_combout ),
	.cout());
// synopsys translate_off
defparam \timer~6 .lut_mask = 16'h00F0;
defparam \timer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N31
dffeas \timer[18] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~6_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[18] .is_wysiwyg = "true";
defparam \timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (timer[19] & (!\Add0~37 )) # (!timer[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!timer[19]))

	.dataa(timer[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N7
dffeas \timer[19] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[19] .is_wysiwyg = "true";
defparam \timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (timer[20] & (\Add0~39  $ (GND))) # (!timer[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((timer[20] & !\Add0~39 ))

	.dataa(timer[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hA50A;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
cycloneive_lcell_comb \timer~5 (
// Equation(s):
// \timer~5_combout  = (\Add0~40_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~40_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer~5 .lut_mask = 16'h00F0;
defparam \timer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N11
dffeas \timer[20] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~5_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[20] .is_wysiwyg = "true";
defparam \timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (timer[21] & (!\Add0~41 )) # (!timer[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!timer[21]))

	.dataa(gnd),
	.datab(timer[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h3C3F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
cycloneive_lcell_comb \timer~4 (
// Equation(s):
// \timer~4_combout  = (\Add0~42_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~42_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer~4 .lut_mask = 16'h00F0;
defparam \timer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N29
dffeas \timer[21] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[21] .is_wysiwyg = "true";
defparam \timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (timer[22] & (\Add0~43  $ (GND))) # (!timer[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((timer[22] & !\Add0~43 ))

	.dataa(gnd),
	.datab(timer[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hC30C;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N22
cycloneive_lcell_comb \timer~3 (
// Equation(s):
// \timer~3_combout  = (\Add0~44_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~44_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer~3 .lut_mask = 16'h00F0;
defparam \timer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N23
dffeas \timer[22] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[22] .is_wysiwyg = "true";
defparam \timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (timer[23] & (!\Add0~45 )) # (!timer[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!timer[23]))

	.dataa(timer[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h5A5F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
cycloneive_lcell_comb \timer~2 (
// Equation(s):
// \timer~2_combout  = (\Add0~46_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~46_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer~2 .lut_mask = 16'h00F0;
defparam \timer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \timer[23] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[23] .is_wysiwyg = "true";
defparam \timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (timer[24] & (\Add0~47  $ (GND))) # (!timer[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((timer[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(timer[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneive_lcell_comb \timer~1 (
// Equation(s):
// \timer~1_combout  = (!\Equal0~10_combout  & \Add0~48_combout )

	.dataa(\Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~48_combout ),
	.cin(gnd),
	.combout(\timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer~1 .lut_mask = 16'h5500;
defparam \timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N25
dffeas \timer[24] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[24]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[24] .is_wysiwyg = "true";
defparam \timer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (timer[25] & (!\Add0~49 )) # (!timer[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!timer[25]))

	.dataa(gnd),
	.datab(timer[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N19
dffeas \timer[25] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[25]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[25] .is_wysiwyg = "true";
defparam \timer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (timer[26] & (\Add0~51  $ (GND))) # (!timer[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((timer[26] & !\Add0~51 ))

	.dataa(timer[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hA50A;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
cycloneive_lcell_comb \timer~0 (
// Equation(s):
// \timer~0_combout  = (\Add0~52_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~52_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer~0 .lut_mask = 16'h00F0;
defparam \timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N15
dffeas \timer[26] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\timer~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[26]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[26] .is_wysiwyg = "true";
defparam \timer[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (timer[27] & (!\Add0~53 )) # (!timer[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!timer[27]))

	.dataa(timer[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N23
dffeas \timer[27] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[27]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[27] .is_wysiwyg = "true";
defparam \timer[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!timer[27] & (timer[24] & (timer[26] & !timer[25])))

	.dataa(timer[27]),
	.datab(timer[24]),
	.datac(timer[26]),
	.datad(timer[25]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0040;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!timer[19] & (timer[16] & (timer[18] & !timer[17])))

	.dataa(timer[19]),
	.datab(timer[16]),
	.datac(timer[18]),
	.datad(timer[17]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0040;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (timer[23] & (timer[21] & (timer[22] & timer[20])))

	.dataa(timer[23]),
	.datab(timer[21]),
	.datac(timer[22]),
	.datad(timer[20]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (timer[28] & (\Add0~55  $ (GND))) # (!timer[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((timer[28] & !\Add0~55 ))

	.dataa(gnd),
	.datab(timer[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N25
dffeas \timer[28] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[28]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[28] .is_wysiwyg = "true";
defparam \timer[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (timer[29] & (!\Add0~57 )) # (!timer[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!timer[29]))

	.dataa(timer[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N27
dffeas \timer[29] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[29]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[29] .is_wysiwyg = "true";
defparam \timer[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (timer[30] & (\Add0~59  $ (GND))) # (!timer[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((timer[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(timer[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N29
dffeas \timer[30] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[30]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[30] .is_wysiwyg = "true";
defparam \timer[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = timer[31] $ (\Add0~61 )

	.dataa(timer[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h5A5A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y3_N31
dffeas \timer[31] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[31]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[31] .is_wysiwyg = "true";
defparam \timer[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!timer[31] & (!timer[30] & (!timer[29] & !timer[28])))

	.dataa(timer[31]),
	.datab(timer[30]),
	.datac(timer[29]),
	.datad(timer[28]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~3_combout  & (\Equal0~2_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!timer[8] & (!timer[9] & (!timer[11] & !timer[10])))

	.dataa(timer[8]),
	.datab(timer[9]),
	.datac(timer[11]),
	.datad(timer[10]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (timer[3] & (timer[0] & (timer[2] & timer[1])))

	.dataa(timer[3]),
	.datab(timer[0]),
	.datac(timer[2]),
	.datad(timer[1]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (timer[6] & (timer[5] & (timer[4] & timer[7])))

	.dataa(timer[6]),
	.datab(timer[5]),
	.datac(timer[4]),
	.datad(timer[7]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~8_combout  & \Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'hF000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N6
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~5_combout  & (\Equal0~4_combout  & (\Equal0~6_combout  & \Equal0~9_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N1
dffeas \counter_bit[1] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_bit[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_bit[1] .is_wysiwyg = "true";
defparam \counter_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = counter_bit[2] $ (((counter_bit[1] & counter_bit[0])))

	.dataa(gnd),
	.datab(counter_bit[1]),
	.datac(counter_bit[2]),
	.datad(counter_bit[0]),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h3CF0;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N19
dffeas \counter_bit[2] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_bit[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_bit[2] .is_wysiwyg = "true";
defparam \counter_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \counter_bit[3]~1 (
// Equation(s):
// \counter_bit[3]~1_combout  = (counter_bit[2] & (counter_bit[1] & counter_bit[0]))

	.dataa(gnd),
	.datab(counter_bit[2]),
	.datac(counter_bit[1]),
	.datad(counter_bit[0]),
	.cin(gnd),
	.combout(\counter_bit[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter_bit[3]~1 .lut_mask = 16'hC000;
defparam \counter_bit[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneive_lcell_comb \counter_bit[3]~2 (
// Equation(s):
// \counter_bit[3]~2_combout  = counter_bit[3] $ (((\counter_bit[3]~1_combout  & \Equal0~10_combout )))

	.dataa(gnd),
	.datab(\counter_bit[3]~1_combout ),
	.datac(counter_bit[3]),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\counter_bit[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter_bit[3]~2 .lut_mask = 16'h3CF0;
defparam \counter_bit[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \counter_bit[3] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\counter_bit[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_bit[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_bit[3] .is_wysiwyg = "true";
defparam \counter_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneive_lcell_comb \counter_bit~0 (
// Equation(s):
// \counter_bit~0_combout  = (!counter_bit[0] & ((counter_bit[1]) # ((counter_bit[3]) # (counter_bit[2]))))

	.dataa(counter_bit[1]),
	.datab(counter_bit[3]),
	.datac(counter_bit[2]),
	.datad(counter_bit[0]),
	.cin(gnd),
	.combout(\counter_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter_bit~0 .lut_mask = 16'h00FE;
defparam \counter_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N13
dffeas \counter_bit[0] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\counter_bit~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_bit[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_bit[0] .is_wysiwyg = "true";
defparam \counter_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N6
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = counter_mem[0] $ (VCC)
// \Add1~1  = CARRY(counter_mem[0])

	.dataa(gnd),
	.datab(counter_mem[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N10
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (counter_mem[2] & (\Add1~3  $ (GND))) # (!counter_mem[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((counter_mem[2] & !\Add1~3 ))

	.dataa(counter_mem[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hA50A;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N12
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (counter_mem[3] & (!\Add1~5 )) # (!counter_mem[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!counter_mem[3]))

	.dataa(counter_mem[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y3_N13
dffeas \counter_mem[3] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_mem[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_mem[3] .is_wysiwyg = "true";
defparam \counter_mem[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N14
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (counter_mem[4] & (\Add1~7  $ (GND))) # (!counter_mem[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((counter_mem[4] & !\Add1~7 ))

	.dataa(gnd),
	.datab(counter_mem[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y3_N15
dffeas \counter_mem[4] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_mem[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_mem[4] .is_wysiwyg = "true";
defparam \counter_mem[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N16
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = \Add1~9  $ (counter_mem[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter_mem[5]),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h0FF0;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y3_N17
dffeas \counter_mem[5] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_mem[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_mem[5] .is_wysiwyg = "true";
defparam \counter_mem[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N18
cycloneive_lcell_comb \counter_mem~0 (
// Equation(s):
// \counter_mem~0_combout  = (counter_mem[3]) # ((counter_mem[5]) # ((counter_mem[4]) # (counter_mem[2])))

	.dataa(counter_mem[3]),
	.datab(counter_mem[5]),
	.datac(counter_mem[4]),
	.datad(counter_mem[2]),
	.cin(gnd),
	.combout(\counter_mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter_mem~0 .lut_mask = 16'hFFFE;
defparam \counter_mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N24
cycloneive_lcell_comb \counter_mem~1 (
// Equation(s):
// \counter_mem~1_combout  = (\Add1~0_combout  & ((counter_mem[1]) # ((counter_mem[0]) # (\counter_mem~0_combout ))))

	.dataa(\Add1~0_combout ),
	.datab(counter_mem[1]),
	.datac(counter_mem[0]),
	.datad(\counter_mem~0_combout ),
	.cin(gnd),
	.combout(\counter_mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter_mem~1 .lut_mask = 16'hAAA8;
defparam \counter_mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N25
dffeas \counter_mem[0] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\counter_mem~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_mem[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_mem[0] .is_wysiwyg = "true";
defparam \counter_mem[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N8
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (counter_mem[1] & (!\Add1~1 )) # (!counter_mem[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!counter_mem[1]))

	.dataa(gnd),
	.datab(counter_mem[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y3_N9
dffeas \counter_mem[1] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_mem[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_mem[1] .is_wysiwyg = "true";
defparam \counter_mem[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N11
dffeas \counter_mem[2] (
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_mem[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_mem[2] .is_wysiwyg = "true";
defparam \counter_mem[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (counter_bit[0] & ((counter_bit[1] & ((counter_mem[3]))) # (!counter_bit[1] & (counter_mem[1])))) # (!counter_bit[0] & (((counter_bit[1]))))

	.dataa(counter_bit[0]),
	.datab(counter_mem[1]),
	.datac(counter_bit[1]),
	.datad(counter_mem[3]),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hF858;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneive_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = (\Mux32~0_combout  & (((counter_bit[2])))) # (!\Mux32~0_combout  & ((counter_bit[2] & ((counter_mem[4]))) # (!counter_bit[2] & (counter_mem[0]))))

	.dataa(\Mux32~0_combout ),
	.datab(counter_mem[0]),
	.datac(counter_bit[2]),
	.datad(counter_mem[4]),
	.cin(gnd),
	.combout(\Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~1 .lut_mask = 16'hF4A4;
defparam \Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\Mux32~1_combout  & (!counter_bit[0] & ((!\Mux32~0_combout )))) # (!\Mux32~1_combout  & (\Mux32~0_combout  & ((counter_bit[0]) # (counter_mem[2]))))

	.dataa(counter_bit[0]),
	.datab(counter_mem[2]),
	.datac(\Mux32~1_combout ),
	.datad(\Mux32~0_combout ),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'h0E50;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas x_bit(
	.clk(\clock_50Mhz~inputclkctrl_outclk ),
	.d(\Mux32~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\x_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam x_bit.is_wysiwyg = "true";
defparam x_bit.power_up = "low";
// synopsys translate_on

assign led = \led~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
