/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  reg [3:0] _04_;
  wire [3:0] _05_;
  wire [13:0] _06_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_62z;
  wire [2:0] celloutsig_0_69z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_8z[7] ? _01_ : celloutsig_1_0z[1];
  assign celloutsig_1_12z = celloutsig_1_2z ? celloutsig_1_0z[2] : celloutsig_1_6z[3];
  assign celloutsig_0_26z = celloutsig_0_18z ? celloutsig_0_19z[6] : celloutsig_0_11z;
  assign celloutsig_0_1z = !(celloutsig_0_0z[1] ? in_data[8] : in_data[8]);
  assign celloutsig_0_44z = ~(celloutsig_0_18z | _02_);
  assign celloutsig_0_10z = ~(in_data[90] | celloutsig_0_0z[2]);
  assign celloutsig_0_20z = ~(celloutsig_0_8z[0] | celloutsig_0_17z);
  assign celloutsig_0_31z = ~(celloutsig_0_8z[2] | celloutsig_0_17z);
  assign celloutsig_0_5z = ~in_data[66];
  assign celloutsig_0_41z = celloutsig_0_39z[3] ^ celloutsig_0_15z[7];
  assign celloutsig_1_13z = ~(celloutsig_1_12z ^ celloutsig_1_0z[0]);
  reg [7:0] _18_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 8'h00;
    else _18_ <= { celloutsig_0_6z[9:3], celloutsig_0_37z };
  assign { _02_, _03_[6:0] } = _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_1z, celloutsig_0_0z };
  reg [3:0] _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 4'h0;
    else _20_ <= { in_data[118], celloutsig_1_1z };
  assign { _05_[3:2], _01_, _05_[0] } = _20_;
  reg [13:0] _21_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 14'h0000;
    else _21_ <= { in_data[82:74], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_5z };
  assign { _06_[13:4], _00_, _06_[2:0] } = _21_;
  assign celloutsig_0_15z = { celloutsig_0_14z[14:11], celloutsig_0_0z, celloutsig_0_3z } & { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_6z = in_data[121:104] / { 1'h1, _01_, _05_[3:2], _01_, _05_[0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, celloutsig_1_6z[4:3], _05_[3:2], _01_, _05_[0], celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[23:22] == { celloutsig_0_0z[1], celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_0z[3:0] == { _05_[3:2], _01_, _05_[0] };
  assign celloutsig_0_70z = { celloutsig_0_34z, celloutsig_0_62z, celloutsig_0_42z, celloutsig_0_15z, celloutsig_0_44z } >= { celloutsig_0_14z[16:11], celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_25z };
  assign celloutsig_1_2z = in_data[174:168] >= { in_data[110:107], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_14z } >= { celloutsig_1_17z[6:5], celloutsig_1_5z, celloutsig_1_12z, _05_[3:2], _01_, _05_[0] };
  assign celloutsig_0_16z = { in_data[71:55], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z } >= { celloutsig_0_6z[17:1], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z } >= { celloutsig_0_6z[15:5], celloutsig_0_11z };
  assign celloutsig_0_32z = _06_[10:7] >= { celloutsig_0_19z[5:4], celloutsig_0_31z, celloutsig_0_18z };
  assign celloutsig_0_42z = { celloutsig_0_14z[14:1], celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_41z } <= { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_1_18z = celloutsig_1_6z[10:8] <= in_data[130:128];
  assign celloutsig_0_37z = _06_[11:5] && { celloutsig_0_21z[1], celloutsig_0_9z, celloutsig_0_35z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_0_12z = { celloutsig_0_6z[14:5], celloutsig_0_3z, celloutsig_0_8z } && { celloutsig_0_6z[11:0], celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_13z[1], celloutsig_0_20z, celloutsig_0_1z } && { celloutsig_0_14z[1], celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_29z = { in_data[78:77], celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_12z } && celloutsig_0_6z[12:8];
  assign celloutsig_0_18z = celloutsig_0_6z[17:12] < in_data[57:52];
  assign celloutsig_0_0z = in_data[10:8] % { 1'h1, in_data[3:2] };
  assign celloutsig_0_39z = { celloutsig_0_21z, celloutsig_0_20z } % { 1'h1, celloutsig_0_15z[5:1], celloutsig_0_17z };
  assign celloutsig_1_17z = { in_data[145:137], celloutsig_1_13z } % { 1'h1, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_11z, _05_[3:2], _01_, _05_[0], in_data[96] };
  assign celloutsig_0_6z = { _04_[3], _04_, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } * { _04_[1], celloutsig_0_5z, _04_, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, _04_ };
  assign celloutsig_1_0z = in_data[165:161] * in_data[155:151];
  assign celloutsig_0_19z = { in_data[62:55], celloutsig_0_10z } * { celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_14z = celloutsig_0_1z ? celloutsig_0_6z : { in_data[67:57], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_12z, 1'h0, celloutsig_0_2z };
  assign celloutsig_1_1z = - in_data[177:175];
  assign celloutsig_1_7z = - celloutsig_1_1z;
  assign celloutsig_0_13z = - { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_9z = celloutsig_0_6z[12:1] !== celloutsig_0_6z[13:2];
  assign celloutsig_0_22z = { celloutsig_0_16z, _04_ } !== { celloutsig_0_21z[3], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_0_23z = { celloutsig_0_14z[17:6], celloutsig_0_0z, celloutsig_0_10z } !== { celloutsig_0_6z[14:3], celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_69z = ~ in_data[76:74];
  assign celloutsig_0_35z = | { celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_28z };
  assign celloutsig_1_5z = | celloutsig_1_0z;
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_24z = | celloutsig_0_6z[3:1];
  assign celloutsig_0_34z = ^ { celloutsig_0_14z[5], celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_7z = ^ { celloutsig_0_2z, _04_, _04_ };
  assign celloutsig_0_2z = ^ { in_data[14:9], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_21z = { _04_[2:0], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_18z } << celloutsig_0_19z[5:0];
  assign celloutsig_0_25z = { _04_[3], celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_12z } >>> celloutsig_0_21z[5:1];
  assign celloutsig_0_62z = { in_data[83:82], celloutsig_0_2z, celloutsig_0_42z } ^ celloutsig_0_8z;
  assign celloutsig_0_8z = celloutsig_0_6z[3:0] ^ { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_4z = ~((_05_[2] & in_data[112]) | in_data[103]);
  assign celloutsig_1_14z = ~((celloutsig_1_0z[3] & celloutsig_1_1z[2]) | celloutsig_1_4z);
  assign _03_[7] = _02_;
  assign _05_[1] = _01_;
  assign _06_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
