--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2042 paths analyzed, 1053 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.038ns.
--------------------------------------------------------------------------------

Paths for end point f32_data_kvdd_7 (SLICE_X26Y99.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd1 (FF)
  Destination:          f32_data_kvdd_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (1.809 - 1.957)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd1 to f32_data_kvdd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.340   p1.state_FSM_FFd2
                                                       p1.state_FSM_FFd1
    SLICE_X15Y45.G2      net (fanout=25)       1.323   p1.state_FSM_FFd1
    SLICE_X15Y45.Y       Tilo                  0.194   _n12186_inv
                                                       _n12130_inv1
    SLICE_X26Y99.CE      net (fanout=9)        2.479   _n12130_inv
    SLICE_X26Y99.CLK     Tceck                 0.554   f32_data_kvdd<7>
                                                       f32_data_kvdd_7
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.088ns logic, 3.802ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd2 (FF)
  Destination:          f32_data_kvdd_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (1.809 - 1.957)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd2 to f32_data_kvdd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.XQ      Tcko                  0.340   p1.state_FSM_FFd2
                                                       p1.state_FSM_FFd2
    SLICE_X15Y45.G3      net (fanout=31)       0.922   p1.state_FSM_FFd2
    SLICE_X15Y45.Y       Tilo                  0.194   _n12186_inv
                                                       _n12130_inv1
    SLICE_X26Y99.CE      net (fanout=9)        2.479   _n12130_inv
    SLICE_X26Y99.CLK     Tceck                 0.554   f32_data_kvdd<7>
                                                       f32_data_kvdd_7
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.088ns logic, 3.401ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd3 (FF)
  Destination:          f32_data_kvdd_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 1)
  Clock Path Skew:      -0.138ns (1.809 - 1.947)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd3 to f32_data_kvdd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.XQ      Tcko                  0.360   p1.state_FSM_FFd3
                                                       p1.state_FSM_FFd3
    SLICE_X15Y45.G1      net (fanout=14)       0.864   p1.state_FSM_FFd3
    SLICE_X15Y45.Y       Tilo                  0.194   _n12186_inv
                                                       _n12130_inv1
    SLICE_X26Y99.CE      net (fanout=9)        2.479   _n12130_inv
    SLICE_X26Y99.CLK     Tceck                 0.554   f32_data_kvdd<7>
                                                       f32_data_kvdd_7
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.108ns logic, 3.343ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point f32_data_kvdd_6 (SLICE_X26Y99.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd1 (FF)
  Destination:          f32_data_kvdd_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (1.809 - 1.957)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd1 to f32_data_kvdd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.340   p1.state_FSM_FFd2
                                                       p1.state_FSM_FFd1
    SLICE_X15Y45.G2      net (fanout=25)       1.323   p1.state_FSM_FFd1
    SLICE_X15Y45.Y       Tilo                  0.194   _n12186_inv
                                                       _n12130_inv1
    SLICE_X26Y99.CE      net (fanout=9)        2.479   _n12130_inv
    SLICE_X26Y99.CLK     Tceck                 0.554   f32_data_kvdd<7>
                                                       f32_data_kvdd_6
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.088ns logic, 3.802ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd2 (FF)
  Destination:          f32_data_kvdd_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (1.809 - 1.957)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd2 to f32_data_kvdd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.XQ      Tcko                  0.340   p1.state_FSM_FFd2
                                                       p1.state_FSM_FFd2
    SLICE_X15Y45.G3      net (fanout=31)       0.922   p1.state_FSM_FFd2
    SLICE_X15Y45.Y       Tilo                  0.194   _n12186_inv
                                                       _n12130_inv1
    SLICE_X26Y99.CE      net (fanout=9)        2.479   _n12130_inv
    SLICE_X26Y99.CLK     Tceck                 0.554   f32_data_kvdd<7>
                                                       f32_data_kvdd_6
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.088ns logic, 3.401ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p1.state_FSM_FFd3 (FF)
  Destination:          f32_data_kvdd_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 1)
  Clock Path Skew:      -0.138ns (1.809 - 1.947)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: p1.state_FSM_FFd3 to f32_data_kvdd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.XQ      Tcko                  0.360   p1.state_FSM_FFd3
                                                       p1.state_FSM_FFd3
    SLICE_X15Y45.G1      net (fanout=14)       0.864   p1.state_FSM_FFd3
    SLICE_X15Y45.Y       Tilo                  0.194   _n12186_inv
                                                       _n12130_inv1
    SLICE_X26Y99.CE      net (fanout=9)        2.479   _n12130_inv
    SLICE_X26Y99.CLK     Tceck                 0.554   f32_data_kvdd<7>
                                                       f32_data_kvdd_6
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.108ns logic, 3.343ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point vptat25_15 (SLICE_X28Y61.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Destination:          vptat25_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 1)
  Clock Path Skew:      -0.126ns (1.836 - 1.962)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP to vptat25_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y3.DOA7     Trcko_DOA_NC          2.100   inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    SLICE_X28Y61.F1      net (fanout=7)        2.583   i2c_mem_douta<7>
    SLICE_X28Y61.CLK     Tfck                  0.215   vptat25<15>
                                                       Mmux__n1183371
                                                       vptat25_15
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (2.315ns logic, 2.583ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAMB16_X1Y3.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_i2c_r/o_i2c_data_2 (FF)
  Destination:          inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.990 - 0.975)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_i2c_r/o_i2c_data_2 to inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.YQ      Tcko                  0.313   inst_i2c_r/o_i2c_data<3>
                                                       inst_i2c_r/o_i2c_data_2
    RAMB16_X1Y3.DIA2     net (fanout=1)        0.329   inst_i2c_r/o_i2c_data<2>
    RAMB16_X1Y3.CLKA     Trckd_DIA   (-Th)     0.322   inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAMB16_X1Y3.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_i2c_r/o_i2c_data_6 (FF)
  Destination:          inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.990 - 0.977)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_i2c_r/o_i2c_data_6 to inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.YQ      Tcko                  0.331   inst_i2c_r/o_i2c_data<7>
                                                       inst_i2c_r/o_i2c_data_6
    RAMB16_X1Y3.DIA6     net (fanout=1)        0.329   inst_i2c_r/o_i2c_data<6>
    RAMB16_X1Y3.CLKA     Trckd_DIA   (-Th)     0.322   inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.009ns logic, 0.329ns route)
                                                       (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAMB16_X1Y3.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_i2c_r/o_i2c_data_3 (FF)
  Destination:          inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.990 - 0.975)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_i2c_r/o_i2c_data_3 to inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.XQ      Tcko                  0.313   inst_i2c_r/o_i2c_data<3>
                                                       inst_i2c_r/o_i2c_data_3
    RAMB16_X1Y3.DIA3     net (fanout=1)        0.368   inst_i2c_r/o_i2c_data<3>
    RAMB16_X1Y3.CLKA     Trckd_DIA   (-Th)     0.322   inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
                                                       inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (-0.009ns logic, 0.368ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: inst_mem_alphaptat/inst_ramb16_alphaptat/CLKA
  Logical resource: inst_mem_alphaptat/inst_ramb16_alphaptat/CLKA
  Location pin: RAMB16_X1Y0.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: inst_mem_alphaptat/inst_ramb16_alphaptat/CLKB
  Logical resource: inst_mem_alphaptat/inst_ramb16_alphaptat/CLKB
  Location pin: RAMB16_X1Y0.CLKB
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKA
  Logical resource: inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    5.038|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2042 paths, 0 nets, and 1559 connections

Design statistics:
   Minimum period:   5.038ns{1}   (Maximum frequency: 198.491MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 26 01:16:52 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 591 MB



