Timing Analyzer report for top
Sun Feb 20 15:07:08 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PIXCLK'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'CLK_10M'
 17. Slow 1200mV 85C Model Hold: 'CLK_10M'
 18. Slow 1200mV 85C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'PIXCLK'
 21. Slow 1200mV 85C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'PIXCLK'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'
 33. Slow 1200mV 0C Model Setup: 'CLK_10M'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'CLK_10M'
 36. Slow 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'PIXCLK'
 38. Slow 1200mV 0C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PIXCLK'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'
 49. Fast 1200mV 0C Model Setup: 'CLK_10M'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'
 51. Fast 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'
 52. Fast 1200mV 0C Model Hold: 'CLK_10M'
 53. Fast 1200mV 0C Model Hold: 'PIXCLK'
 54. Fast 1200mV 0C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.4%      ;
;     Processor 3            ;   5.7%      ;
;     Processor 4            ;   4.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------+
; SDC File List                                                                              ;
+--------------------------------------------------------+--------+--------------------------+
; SDC File Path                                          ; Status ; Read at                  ;
+--------------------------------------------------------+--------+--------------------------+
; SDRAM/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sun Feb 20 15:07:07 2022 ;
+--------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                     ;
+------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------+----------------------------------+
; Clock Name                   ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                         ; Targets                          ;
+------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------+----------------------------------+
; CLK_10M                      ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                ; { CLK_10M }                      ;
; PIXCLK                       ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                ; { PIXCLK }                       ;
; pll|altpll_0|sd1|pll7|clk[0] ; Generated ; 11.111  ; 90.0 MHz   ; 0.000 ; 5.555  ; 50.00      ; 1         ; 9           ;       ;        ;           ;            ; false    ; CLK_10M ; pll|altpll_0|sd1|pll7|inclk[0] ; { pll|altpll_0|sd1|pll7|clk[0] } ;
; pll|altpll_0|sd1|pll7|clk[1] ; Generated ; 25.000  ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; CLK_10M ; pll|altpll_0|sd1|pll7|inclk[0] ; { pll|altpll_0|sd1|pll7|clk[1] } ;
; pll|altpll_0|sd1|pll7|clk[2] ; Generated ; 31.481  ; 31.77 MHz  ; 0.000 ; 15.740 ; 50.00      ; 17        ; 54          ;       ;        ;           ;            ; false    ; CLK_10M ; pll|altpll_0|sd1|pll7|inclk[0] ; { pll|altpll_0|sd1|pll7|clk[2] } ;
+------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; 128.53 MHz ; 128.53 MHz      ; pll|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 160.82 MHz ; 160.82 MHz      ; PIXCLK                       ;                                                               ;
; 258.0 MHz  ; 258.0 MHz       ; pll|altpll_0|sd1|pll7|clk[1] ;                                                               ;
; 402.25 MHz ; 250.0 MHz       ; CLK_10M                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; PIXCLK                       ; -3.944 ; -134.270      ;
; pll|altpll_0|sd1|pll7|clk[0] ; 1.414  ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1] ; 1.781  ; 0.000         ;
; CLK_10M                      ; 97.514 ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                   ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_10M                      ; 0.357 ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[0] ; 0.357 ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1] ; 0.358 ; 0.000         ;
; PIXCLK                       ; 0.381 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary               ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 7.541 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 0.926 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; PIXCLK                       ; -3.000 ; -86.595       ;
; pll|altpll_0|sd1|pll7|clk[0] ; 5.250  ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1] ; 12.246 ; 0.000         ;
; CLK_10M                      ; 49.596 ; 0.000         ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PIXCLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.944 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 5.090      ;
; -3.944 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 5.090      ;
; -3.942 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.103      ; 5.093      ;
; -3.804 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.950      ;
; -3.804 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.950      ;
; -3.802 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.103      ; 4.953      ;
; -3.724 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.870      ;
; -3.724 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.870      ;
; -3.722 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.103      ; 4.873      ;
; -3.623 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.769      ;
; -3.623 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.769      ;
; -3.621 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.103      ; 4.772      ;
; -3.618 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.764      ;
; -3.618 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.764      ;
; -3.616 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.103      ; 4.767      ;
; -3.520 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.763      ;
; -3.520 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.763      ;
; -3.520 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.003     ; 4.565      ;
; -3.520 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.003     ; 4.565      ;
; -3.518 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.200      ; 4.766      ;
; -3.518 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.002      ; 4.568      ;
; -3.517 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.003     ; 4.562      ;
; -3.517 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.003     ; 4.562      ;
; -3.515 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.002      ; 4.565      ;
; -3.433 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.003     ; 4.478      ;
; -3.433 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.003     ; 4.478      ;
; -3.431 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.002      ; 4.481      ;
; -3.425 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.003     ; 4.470      ;
; -3.425 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.003     ; 4.470      ;
; -3.423 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.002      ; 4.473      ;
; -3.390 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.536      ;
; -3.390 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.098      ; 4.536      ;
; -3.388 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.103      ; 4.539      ;
; -3.376 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.619      ;
; -3.376 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.619      ;
; -3.374 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.200      ; 4.622      ;
; -3.322 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.468      ;
; -3.322 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.468      ;
; -3.322 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.468      ;
; -3.322 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.468      ;
; -3.281 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 4.214      ;
; -3.281 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 4.214      ;
; -3.279 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.110     ; 4.217      ;
; -3.269 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 4.202      ;
; -3.269 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 4.202      ;
; -3.267 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.110     ; 4.205      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.262 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.234      ;
; -3.213 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 4.146      ;
; -3.213 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 4.146      ;
; -3.211 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.110     ; 4.149      ;
; -3.209 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.452      ;
; -3.209 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.452      ;
; -3.207 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.200      ; 4.455      ;
; -3.182 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.328      ;
; -3.182 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.328      ;
; -3.182 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.328      ;
; -3.182 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.328      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.122 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.094      ;
; -3.102 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.248      ;
; -3.102 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.248      ;
; -3.102 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.248      ;
; -3.102 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 4.248      ;
; -3.072 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.315      ;
; -3.072 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.315      ;
; -3.070 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.200      ; 4.318      ;
; -3.058 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.019      ; 4.092      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.298      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.195      ; 4.298      ;
; -3.054 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.019      ; 4.088      ;
; -3.054 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.019      ; 4.088      ;
; -3.053 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.200      ; 4.301      ;
; -3.051 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.019      ; 4.085      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
; -3.042 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.043     ; 4.014      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.414 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[0]                         ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.155     ; 1.203      ;
; 1.468 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[2]                         ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.155     ; 1.149      ;
; 1.612 ; LED:led|ledCmdStart_SPI                                                                                     ; LED:led|ledCmdStart_ack_pipe             ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.154     ; 1.006      ;
; 1.671 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|ledCmdStart_SDRAM                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.155     ; 0.946      ;
; 3.331 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 7.605      ;
; 3.434 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 7.503      ;
; 3.511 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 7.425      ;
; 3.529 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.100     ; 7.382      ;
; 3.641 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.091     ; 7.279      ;
; 3.649 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 7.288      ;
; 3.652 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.280      ;
; 3.666 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.266      ;
; 3.669 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.263      ;
; 3.677 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.255      ;
; 3.694 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.240      ;
; 3.714 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.108     ; 7.189      ;
; 3.728 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 7.205      ;
; 3.746 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[32]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.166     ; 4.962      ;
; 3.752 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 7.186      ;
; 3.753 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[35]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.166     ; 4.955      ;
; 3.755 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.178      ;
; 3.769 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.164      ;
; 3.772 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.161      ;
; 3.780 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.153      ;
; 3.803 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 7.135      ;
; 3.805 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 7.128      ;
; 3.813 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.196      ;
; 3.815 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.194      ;
; 3.816 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.193      ;
; 3.818 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.191      ;
; 3.829 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 7.108      ;
; 3.832 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.100      ;
; 3.843 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.089      ;
; 3.846 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.086      ;
; 3.847 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.099     ; 7.065      ;
; 3.849 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.083      ;
; 3.850 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.104     ; 7.057      ;
; 3.855 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.077      ;
; 3.864 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.104     ; 7.043      ;
; 3.867 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.104     ; 7.040      ;
; 3.875 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.060      ;
; 3.875 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.104     ; 7.032      ;
; 3.882 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.053      ;
; 3.901 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[19]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.166     ; 4.807      ;
; 3.909 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.023      ;
; 3.913 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[18]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.166     ; 4.795      ;
; 3.920 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[33]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.166     ; 4.788      ;
; 3.925 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.007      ;
; 3.938 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 7.000      ;
; 3.945 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[34]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.166     ; 4.763      ;
; 3.946 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 6.987      ;
; 3.954 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 6.978      ;
; 3.954 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 6.978      ;
; 3.959 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 6.962      ;
; 3.962 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.095     ; 6.954      ;
; 3.969 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[19]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.040      ;
; 3.971 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[19]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.038      ;
; 3.972 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 6.965      ;
; 3.973 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[18]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.036      ;
; 3.975 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[18]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.034      ;
; 3.976 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.095     ; 6.940      ;
; 3.979 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.095     ; 6.937      ;
; 3.983 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.095     ; 6.933      ;
; 3.985 ; LED:led|TurnTimer:turnTimer|cnt[18]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.024      ;
; 3.988 ; LED:led|TurnTimer:turnTimer|cnt[18]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.021      ;
; 3.993 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[33]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.016      ;
; 3.995 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[33]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 7.014      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[15]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[12]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[13]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[14]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[16]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[20]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[17]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[18]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[19]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[21]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[22]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.002 ; Reset:reset|nReset                                                                                          ; writeWordAddress[23]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.744      ;
; 4.008 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[5]       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.165     ; 4.701      ;
; 4.012 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 6.921      ;
; 4.012 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 6.923      ;
; 4.014 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[34]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 6.995      ;
; 4.015 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 6.915      ;
; 4.016 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[34]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 6.993      ;
; 4.016 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[40]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.166     ; 4.692      ;
; 4.019 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 6.911      ;
; 4.022 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 6.913      ;
; 4.023 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 6.909      ;
; 4.025 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 6.912      ;
; 4.028 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 6.905      ;
; 4.029 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 6.901      ;
; 4.032 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 6.898      ;
; 4.032 ; LED:led|TurnTimer:turnTimer|cnt[19]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.095      ; 6.977      ;
; 4.032 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.107     ; 6.872      ;
; 4.034 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[15]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.712      ;
; 4.034 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[12]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.712      ;
; 4.034 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[13]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.712      ;
; 4.034 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[14]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.712      ;
; 4.034 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[16]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.320     ; 4.712      ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                       ;
+--------+----------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.781  ; LED:led|ledCmdStart_SDRAM                    ; LED:led|ledCmdStart_pipe                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 2.778        ; -0.154     ; 0.838      ;
; 19.278 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.359      ;
; 19.278 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.359      ;
; 19.290 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.347      ;
; 19.290 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.347      ;
; 19.290 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.347      ;
; 19.290 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.347      ;
; 19.290 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.347      ;
; 19.290 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.347      ;
; 19.302 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.331      ;
; 19.302 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.331      ;
; 19.302 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.331      ;
; 19.302 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.331      ;
; 19.302 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.331      ;
; 19.302 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.331      ;
; 19.317 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.320      ;
; 19.317 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.320      ;
; 19.317 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.320      ;
; 19.317 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.320      ;
; 19.317 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 3.320      ;
; 19.754 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.881      ;
; 19.754 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.881      ;
; 19.807 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.828      ;
; 19.807 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.828      ;
; 19.807 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.828      ;
; 19.807 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.828      ;
; 19.807 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.828      ;
; 20.039 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[5]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.599      ;
; 20.039 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|len[2]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.599      ;
; 20.039 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[7]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.599      ;
; 20.039 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[4]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.599      ;
; 20.217 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[3]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.421      ;
; 20.217 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[0]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.421      ;
; 20.217 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[1]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.421      ;
; 20.217 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[2]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.421      ;
; 20.217 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[5]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.421      ;
; 20.217 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[4]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.421      ;
; 20.421 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0000               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 2.216      ;
; 20.427 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.326     ; 2.202      ;
; 20.458 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|SCLK                       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.177      ;
; 20.458 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.177      ;
; 20.458 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.177      ;
; 20.458 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|LAT                        ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.177      ;
; 20.486 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.149      ;
; 20.508 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.127      ;
; 20.510 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|busy                       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 2.128      ;
; 20.541 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|initDone                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.326     ; 2.088      ;
; 20.541 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.326     ; 2.088      ;
; 20.594 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.041      ;
; 20.594 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.041      ;
; 20.599 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 2.036      ;
; 20.657 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 1.978      ;
; 20.689 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 1.946      ;
; 20.694 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|len[0]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.943      ;
; 20.694 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|start                      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.943      ;
; 20.718 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[6]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.919      ;
; 20.718 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[3]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.919      ;
; 20.718 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[1]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.919      ;
; 20.718 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[2]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.919      ;
; 20.718 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[0]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.919      ;
; 20.737 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.326     ; 1.892      ;
; 20.741 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.326     ; 1.888      ;
; 20.803 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.1010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.834      ;
; 20.803 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0110               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.834      ;
; 20.803 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.834      ;
; 20.803 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.834      ;
; 20.803 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|controlSentOnce            ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.834      ;
; 20.803 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cntTLC5955[0]              ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.834      ;
; 20.803 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0111               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.834      ;
; 20.803 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|LAT                        ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.834      ;
; 20.826 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0100               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 1.812      ;
; 20.826 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0101               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 1.812      ;
; 20.826 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0011               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.317     ; 1.812      ;
; 20.835 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.320     ; 1.800      ;
; 20.915 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.1000               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.722      ;
; 21.100 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.321     ; 1.534      ;
; 21.124 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[5]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.058     ; 3.813      ;
; 21.124 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|len[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.058     ; 3.813      ;
; 21.124 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[7]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.058     ; 3.813      ;
; 21.124 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[4]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.058     ; 3.813      ;
; 21.130 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.1001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.318     ; 1.507      ;
; 21.564 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.369      ;
; 21.564 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.369      ;
; 21.576 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.357      ;
; 21.576 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.357      ;
; 21.576 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.357      ;
; 21.576 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.357      ;
; 21.576 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.357      ;
; 21.576 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.357      ;
; 21.631 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.302      ;
; 21.631 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.302      ;
; 21.631 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.302      ;
; 21.631 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.302      ;
; 21.631 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.302      ;
; 21.647 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[3]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.059     ; 3.289      ;
; 21.715 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|data[5]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.061     ; 3.219      ;
; 21.715 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|len[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.061     ; 3.219      ;
; 21.715 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|data[7]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.061     ; 3.219      ;
; 21.715 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|data[4]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.061     ; 3.219      ;
; 21.745 ; LED:led|InitLed:initLed|i_state.0110         ; LED:led|InitLed:initLed|len[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 3.188      ;
+--------+----------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_10M'                                                                                 ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 97.514 ; Reset:reset|nReset ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.061     ; 2.420      ;
; 98.109 ; Reset:reset|cnt[2] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.066     ; 1.820      ;
; 98.228 ; Reset:reset|cnt[0] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.066     ; 1.701      ;
; 98.365 ; Reset:reset|cnt[1] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.066     ; 1.564      ;
; 98.913 ; Reset:reset|cnt[0] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 1.019      ;
; 98.972 ; Reset:reset|cnt[1] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.960      ;
; 98.976 ; Reset:reset|cnt[1] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.956      ;
; 99.213 ; Reset:reset|cnt[2] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.719      ;
; 99.213 ; Reset:reset|cnt[2] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.719      ;
; 99.214 ; Reset:reset|cnt[0] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.718      ;
; 99.273 ; testPin~reg0       ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.659      ;
; 99.273 ; Reset:reset|cnt[1] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.659      ;
; 99.273 ; Reset:reset|cnt[0] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.659      ;
; 99.295 ; Reset:reset|cnt[2] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.637      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_10M'                                                                                 ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; Reset:reset|cnt[1] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Reset:reset|cnt[2] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; testPin~reg0       ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; Reset:reset|cnt[0] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.580      ;
; 0.400 ; Reset:reset|cnt[2] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.620      ;
; 0.400 ; Reset:reset|cnt[0] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.620      ;
; 0.400 ; Reset:reset|cnt[2] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.620      ;
; 0.581 ; Reset:reset|cnt[0] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.801      ;
; 0.581 ; Reset:reset|cnt[1] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.801      ;
; 0.584 ; Reset:reset|cnt[1] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.804      ;
; 1.227 ; Reset:reset|cnt[1] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.059      ; 1.443      ;
; 1.332 ; Reset:reset|cnt[0] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.059      ; 1.548      ;
; 1.434 ; Reset:reset|cnt[2] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.059      ; 1.650      ;
; 1.930 ; Reset:reset|nReset ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.096      ; 2.183      ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.357 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|state[0]                                                                                                                           ; LED:led|state[0]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|state[2]                                                                                                                           ; LED:led|state[2]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|readReq                                                                                                                            ; LED:led|readReq                                                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|rowChangeAck                                                                                                                       ; LED:led|rowChangeAck                                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; m_state[0]                                                                                                                                 ; m_state[0]                                                                                                                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; burstCnt[2]                                                                                                                                ; burstCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; burstCnt[1]                                                                                                                                ; burstCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeCnt[3]                                                                                                                                ; writeCnt[3]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeCnt[1]                                                                                                                                ; writeCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeCnt[2]                                                                                                                                ; writeCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; readRequestCnt[3]                                                                                                                          ; readRequestCnt[3]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; readRequestCnt[1]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; readRequestCnt[2]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|signal                                                                                                         ; LED:led|TurnTimer:turnTimer|signal                                                                                                         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.592      ;
; 0.360 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; burstCnt[0]                                                                                                                                ; burstCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; writeCnt[0]                                                                                                                                ; writeCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[0]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[25]                                ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_addr[7]                                                                                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]       ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[7] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.377 ; LED:led|TurnTimer:turnTimer|magIdx[9]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[9]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.596      ;
; 0.377 ; readRequestCnt[1]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; burstCnt[1]                                                                                                                                ; burstCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.380 ; LED:led|addressAll[5]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[23]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; writeWordAddress[21]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[39]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; writeWordAddress[13]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.601      ;
; 0.382 ; LED:led|addressAll[6]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[24]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.386 ; burstCnt[0]                                                                                                                                ; burstCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.386 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.389 ; LED:led|TurnTimer:turnTimer|cnt[45]                                                                                                        ; LED:led|TurnTimer:turnTimer|cnt[45]                                                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.403 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.411 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.630      ;
; 0.414 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.633      ;
; 0.415 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.416 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.416 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.430 ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.649      ;
; 0.438 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.657      ;
; 0.439 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.658      ;
; 0.439 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.658      ;
; 0.442 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.661      ;
; 0.444 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.663      ;
; 0.444 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.663      ;
; 0.446 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.665      ;
; 0.447 ; LED:led|state[2]                                                                                                                           ; LED:led|rowChangeAck                                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.666      ;
; 0.457 ; LED:led|ledCmdStart_SPI                                                                                                                    ; LED:led|ledCmdStart_ack_pipe                                                                                                               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; -0.001       ; 0.154      ; 0.787      ;
; 0.473 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|rdptr_g[6]                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 1.031      ;
; 0.473 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                        ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.692      ;
; 0.476 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[0]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_data[0]                                                                                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.695      ;
; 0.478 ; LED:led|ledCmdStart_ack_pipe                                                                                                               ; LED:led|ledCmdStart_ack                                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.485 ; writeWordAddress[19]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[37]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.705      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.358 ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|data[1]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|data[2]                    ; LED:led|InitLed:initLed|data[2]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|data[0]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|LedCtrl:ledCtrl|SCLK                       ; LED:led|LedCtrl:ledCtrl|SCLK                       ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|initDone                   ; LED:led|InitLed:initLed|initDone                   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|LAT                        ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|len[0]                     ; LED:led|InitLed:initLed|len[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|i_state.0111               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|start                      ; LED:led|InitLed:initLed|start                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|cntTLC5955[0]              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0100               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|i_state.0101               ; LED:led|InitLed:initLed|i_state.0101               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|i_state.0011               ; LED:led|InitLed:initLed|i_state.0011               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|i_state.0010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|i_state.0110               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|i_state.0001               ; LED:led|InitLed:initLed|i_state.0001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|i_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|controlSentOnce            ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; LED:led|ledCmdStart_SDRAM                          ; LED:led|ledCmdStart_pipe                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.001        ; 0.154      ; 0.705      ;
; 0.373 ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.375 ; LED:led|ledCmdStart_pipe                           ; LED:led|ledCmdStart_SPI                            ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.597      ;
; 0.381 ; LED:led|InitLed:initLed|data[2]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.601      ;
; 0.388 ; LED:led|ledCmdStart_SPI                            ; LED:led|ledCmdStart_last                           ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; LED:led|ledCmdStart_SPI                            ; LED:led|ledCmdStart                                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.609      ;
; 0.398 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|cntTLC5955[0]              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|len[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.618      ;
; 0.401 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|i_state.1000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.620      ;
; 0.405 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|start                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.624      ;
; 0.407 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|i_state.0001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.626      ;
; 0.411 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.631      ;
; 0.415 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.634      ;
; 0.415 ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.634      ;
; 0.417 ; LED:led|InitLed:initLed|i_state.0011               ; LED:led|InitLed:initLed|i_state.0100               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.636      ;
; 0.437 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0101               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.656      ;
; 0.443 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|data[5]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.662      ;
; 0.444 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|len[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.663      ;
; 0.446 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|data[4]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.665      ;
; 0.506 ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|i_state.1001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.725      ;
; 0.516 ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.736      ;
; 0.529 ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.748      ;
; 0.532 ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.751      ;
; 0.533 ; LED:led|InitLed:initLed|data[3]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.752      ;
; 0.533 ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.752      ;
; 0.544 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.763      ;
; 0.552 ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.772      ;
; 0.555 ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.775      ;
; 0.557 ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.561 ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.781      ;
; 0.561 ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.781      ;
; 0.567 ; LED:led|InitLed:initLed|cnt[5]                     ; LED:led|InitLed:initLed|cnt[5]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.786      ;
; 0.568 ; LED:led|InitLed:initLed|cnt[3]                     ; LED:led|InitLed:initLed|cnt[3]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; LED:led|InitLed:initLed|cnt[2]                     ; LED:led|InitLed:initLed|cnt[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.571 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|i_state.0111               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.791      ;
; 0.575 ; LED:led|InitLed:initLed|i_state.1001               ; LED:led|InitLed:initLed|i_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; LED:led|InitLed:initLed|i_state.1001               ; LED:led|InitLed:initLed|controlSentOnce            ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; LED:led|ledCmdStart_last                           ; LED:led|ledCmdStart                                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; LED:led|InitLed:initLed|cnt[1]                     ; LED:led|InitLed:initLed|cnt[1]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.796      ;
; 0.579 ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.800      ;
; 0.583 ; LED:led|InitLed:initLed|cnt[4]                     ; LED:led|InitLed:initLed|cnt[4]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.802      ;
; 0.588 ; LED:led|InitLed:initLed|cnt[0]                     ; LED:led|InitLed:initLed|cnt[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK       ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.594 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.814      ;
; 0.596 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.815      ;
; 0.599 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|start                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.818      ;
; 0.600 ; LED:led|InitLed:initLed|i_state.1001               ; LED:led|InitLed:initLed|i_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.819      ;
; 0.600 ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.819      ;
; 0.605 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.824      ;
; 0.607 ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|i_state.1000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.826      ;
; 0.611 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.830      ;
; 0.626 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.845      ;
; 0.638 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.857      ;
; 0.658 ; LED:led|InitLed:initLed|data[7]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 0.876      ;
; 0.667 ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.886      ;
; 0.668 ; LED:led|InitLed:initLed|data[6]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.887      ;
; 0.678 ; LED:led|InitLed:initLed|len[0]                     ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.897      ;
; 0.688 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.907      ;
; 0.698 ; LED:led|InitLed:initLed|i_state.0001               ; LED:led|InitLed:initLed|i_state.0010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.917      ;
; 0.711 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|SCLK                       ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.930      ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PIXCLK'                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; DVI:dvi|v_state.01                                                                                                                         ; DVI:dvi|v_state.01                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; DVI:dvi|v_state.00                                                                                                                         ; DVI:dvi|v_state.00                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; DVI:dvi|vsyncFound                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|refreshCnt[0]                                                                                                                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|refreshCnt[1]                                                                                                                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.390 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 0.590      ;
; 0.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 0.594      ;
; 0.398 ; DVI:dvi|v_state.01                                                                                                                         ; DVI:dvi|v_state.10                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 0.599      ;
; 0.399 ; DVI:dvi|v_state.01                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 0.600      ;
; 0.404 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.194      ; 0.755      ;
; 0.414 ; DVI:dvi|xCnt[10]                                                                                                                           ; DVI:dvi|xCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.610      ;
; 0.421 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.278      ; 0.886      ;
; 0.536 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 0.736      ;
; 0.563 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.009      ; 0.729      ;
; 0.573 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 0.773      ;
; 0.573 ; DVI:dvi|yCnt[1]                                                                                                                            ; DVI:dvi|yCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.769      ;
; 0.573 ; DVI:dvi|yCnt[8]                                                                                                                            ; DVI:dvi|yCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.769      ;
; 0.574 ; DVI:dvi|yCnt[6]                                                                                                                            ; DVI:dvi|yCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.770      ;
; 0.574 ; DVI:dvi|yCnt[9]                                                                                                                            ; DVI:dvi|yCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.770      ;
; 0.575 ; DVI:dvi|yCnt[7]                                                                                                                            ; DVI:dvi|yCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.771      ;
; 0.576 ; DVI:dvi|yCnt[3]                                                                                                                            ; DVI:dvi|yCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.772      ;
; 0.576 ; DVI:dvi|yCnt[5]                                                                                                                            ; DVI:dvi|yCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.772      ;
; 0.577 ; DVI:dvi|yCnt[2]                                                                                                                            ; DVI:dvi|yCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.773      ;
; 0.577 ; DVI:dvi|yCnt[4]                                                                                                                            ; DVI:dvi|yCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.773      ;
; 0.579 ; DVI:dvi|xCnt[3]                                                                                                                            ; DVI:dvi|xCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.775      ;
; 0.580 ; DVI:dvi|xCnt[1]                                                                                                                            ; DVI:dvi|xCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.776      ;
; 0.581 ; DVI:dvi|xCnt[5]                                                                                                                            ; DVI:dvi|xCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.777      ;
; 0.583 ; DVI:dvi|xCnt[2]                                                                                                                            ; DVI:dvi|xCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.779      ;
; 0.585 ; DVI:dvi|xCnt[4]                                                                                                                            ; DVI:dvi|xCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.781      ;
; 0.586 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|refreshCnt[1]                                                                                                                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 0.786      ;
; 0.590 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[6]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.023      ; 0.770      ;
; 0.592 ; DVI:dvi|yCnt[0]                                                                                                                            ; DVI:dvi|yCnt[0]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.788      ;
; 0.594 ; DVI:dvi|v_state.10                                                                                                                         ; DVI:dvi|v_state.00                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 0.795      ;
; 0.601 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|xCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.797      ;
; 0.602 ; DVI:dvi|xCnt[0]                                                                                                                            ; DVI:dvi|xCnt[0]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.798      ;
; 0.603 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[0]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.251      ; 1.011      ;
; 0.604 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|xCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.800      ;
; 0.606 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|xCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.802      ;
; 0.608 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[7]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.179      ; 0.944      ;
; 0.609 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.042      ; 0.808      ;
; 0.609 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[1]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.251      ; 1.017      ;
; 0.611 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.042      ; 0.810      ;
; 0.613 ; DVI:dvi|yCnt[10]                                                                                                                           ; DVI:dvi|yCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.809      ;
; 0.623 ; DVI:dvi|xCnt[9]                                                                                                                            ; DVI:dvi|xCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.819      ;
; 0.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.042      ; 0.823      ;
; 0.633 ; DVI:dvi|v_state.00                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 0.834      ;
; 0.644 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.278      ; 1.109      ;
; 0.669 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 0.869      ;
; 0.669 ; DVI:dvi|v_state.00                                                                                                                         ; DVI:dvi|v_state.01                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 0.870      ;
; 0.670 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.073      ; 0.930      ;
; 0.685 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.278      ; 1.150      ;
; 0.694 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.179      ; 1.030      ;
; 0.706 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.103      ; 0.966      ;
; 0.728 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[2]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.088      ; 0.973      ;
; 0.729 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[8]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.023      ; 0.909      ;
; 0.749 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[3]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.251      ; 1.157      ;
; 0.750 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[5]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.088      ; 0.995      ;
; 0.751 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 0.951      ;
; 0.757 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 0.957      ;
; 0.758 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 0.958      ;
; 0.778 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.019     ; 0.916      ;
; 0.825 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.019     ; 0.963      ;
; 0.827 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.179      ; 1.163      ;
; 0.830 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.131     ; 0.856      ;
; 0.834 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.278      ; 1.299      ;
; 0.838 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.103      ; 1.098      ;
; 0.839 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.103      ; 1.099      ;
; 0.842 ; DVI:dvi|yCnt[1]                                                                                                                            ; DVI:dvi|yCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.044      ;
; 0.842 ; DVI:dvi|yCnt[9]                                                                                                                            ; DVI:dvi|yCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.044      ;
; 0.843 ; DVI:dvi|yCnt[7]                                                                                                                            ; DVI:dvi|yCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.045      ;
; 0.844 ; DVI:dvi|yCnt[3]                                                                                                                            ; DVI:dvi|yCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.046      ;
; 0.844 ; DVI:dvi|yCnt[5]                                                                                                                            ; DVI:dvi|yCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.046      ;
; 0.849 ; DVI:dvi|xCnt[3]                                                                                                                            ; DVI:dvi|xCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.050      ;
; 0.849 ; DVI:dvi|xCnt[1]                                                                                                                            ; DVI:dvi|xCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.050      ;
; 0.851 ; DVI:dvi|xCnt[5]                                                                                                                            ; DVI:dvi|xCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.052      ;
; 0.855 ; DVI:dvi|yCnt[8]                                                                                                                            ; DVI:dvi|yCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.057      ;
; 0.856 ; DVI:dvi|yCnt[0]                                                                                                                            ; DVI:dvi|yCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.058      ;
; 0.856 ; DVI:dvi|yCnt[6]                                                                                                                            ; DVI:dvi|yCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.058      ;
; 0.857 ; DVI:dvi|yCnt[8]                                                                                                                            ; DVI:dvi|yCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.059      ;
; 0.858 ; DVI:dvi|yCnt[0]                                                                                                                            ; DVI:dvi|yCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.060      ;
; 0.858 ; DVI:dvi|yCnt[2]                                                                                                                            ; DVI:dvi|yCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.060      ;
; 0.858 ; DVI:dvi|yCnt[4]                                                                                                                            ; DVI:dvi|yCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.060      ;
; 0.858 ; DVI:dvi|yCnt[6]                                                                                                                            ; DVI:dvi|yCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.060      ;
; 0.860 ; DVI:dvi|yCnt[2]                                                                                                                            ; DVI:dvi|yCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.062      ;
; 0.860 ; DVI:dvi|yCnt[4]                                                                                                                            ; DVI:dvi|yCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 1.062      ;
; 0.864 ; DVI:dvi|xCnt[0]                                                                                                                            ; DVI:dvi|xCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.065      ;
; 0.865 ; DVI:dvi|xCnt[2]                                                                                                                            ; DVI:dvi|xCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.066      ;
; 0.866 ; DVI:dvi|xCnt[0]                                                                                                                            ; DVI:dvi|xCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.067      ;
; 0.867 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 1.067      ;
; 0.867 ; DVI:dvi|xCnt[4]                                                                                                                            ; DVI:dvi|xCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.068      ;
; 0.867 ; DVI:dvi|xCnt[2]                                                                                                                            ; DVI:dvi|xCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.068      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 7.541 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.107     ; 3.363      ;
; 7.541 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.107     ; 3.363      ;
; 7.733 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.120     ; 3.138      ;
; 7.733 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.120     ; 3.138      ;
; 7.846 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 3.088      ;
; 7.846 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 3.088      ;
; 7.881 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.099     ; 3.031      ;
; 7.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 3.041      ;
; 7.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 3.041      ;
; 8.038 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 2.863      ;
; 8.038 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 2.863      ;
; 8.083 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_4         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 2.816      ;
; 8.083 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_15        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 2.816      ;
; 8.274 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 2.661      ;
; 8.274 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 2.661      ;
; 8.354 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 2.567      ;
; 8.354 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 2.567      ;
; 8.394 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.088     ; 2.529      ;
; 8.394 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.088     ; 2.529      ;
; 8.414 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 2.522      ;
; 8.442 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.497      ;
; 8.442 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.497      ;
; 8.442 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.497      ;
; 8.442 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.497      ;
; 8.449 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_12        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.470      ;
; 8.450 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.488      ;
; 8.452 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.087     ; 2.472      ;
; 8.463 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 2.456      ;
; 8.486 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 2.431      ;
; 8.486 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 2.431      ;
; 8.589 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_7         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.331      ;
; 8.617 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.306      ;
; 8.617 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.306      ;
; 8.617 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.306      ;
; 8.617 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.306      ;
; 8.619 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.320      ;
; 8.624 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 2.297      ;
; 8.625 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 2.297      ;
; 8.632 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 2.305      ;
; 8.632 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 2.305      ;
; 8.640 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 2.296      ;
; 8.640 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 2.296      ;
; 8.652 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.286      ;
; 8.652 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.286      ;
; 8.652 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.286      ;
; 8.678 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_3         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.107     ; 2.206      ;
; 8.815 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_2         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.105      ;
; 8.827 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 2.095      ;
; 8.835 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.103      ;
; 8.887 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 2.163      ;
; 8.887 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 2.163      ;
; 8.887 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 2.163      ;
; 8.887 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 2.163      ;
; 8.887 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 2.163      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.150      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.150      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.150      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.150      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.150      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.150      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.150      ;
; 8.991 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.058      ;
; 8.991 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[8]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.058      ;
; 8.991 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[3]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.058      ;
; 8.991 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[0]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.058      ;
; 9.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.040      ;
; 9.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[1]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.040      ;
; 9.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[2]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.040      ;
; 9.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[4]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.040      ;
; 9.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.040      ;
; 9.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.040      ;
; 9.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.040      ;
; 9.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[12]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.040      ;
; 9.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 2.040      ;
; 9.042 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.058     ; 2.006      ;
; 9.061 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.983      ;
; 9.061 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.983      ;
; 9.061 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.983      ;
; 9.061 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.983      ;
; 9.061 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.983      ;
; 9.072 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.058     ; 1.976      ;
; 9.072 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.058     ; 1.976      ;
; 9.072 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.058     ; 1.976      ;
; 9.072 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.058     ; 1.976      ;
; 9.072 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.058     ; 1.976      ;
; 9.101 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 1.836      ;
; 9.104 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.942      ;
; 9.104 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.942      ;
; 9.104 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.942      ;
; 9.104 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.942      ;
; 9.104 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.942      ;
; 9.104 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.942      ;
; 9.104 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.942      ;
; 9.104 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.942      ;
; 9.115 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.931      ;
; 9.115 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.931      ;
; 9.131 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.913      ;
; 9.131 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.913      ;
; 9.131 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.913      ;
; 9.131 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.913      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.926 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000000001                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|f_pop                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000010                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.145      ;
; 1.292 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.513      ;
; 1.292 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.513      ;
; 1.292 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.513      ;
; 1.292 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.010000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.513      ;
; 1.295 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.515      ;
; 1.295 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.515      ;
; 1.295 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.515      ;
; 1.295 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.515      ;
; 1.295 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.515      ;
; 1.295 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.515      ;
; 1.309 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000010000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000001000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.529      ;
; 1.375 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.505      ;
; 1.496 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000001000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.717      ;
; 1.496 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000010000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.717      ;
; 1.496 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.717      ;
; 1.531 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.752      ;
; 1.531 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.752      ;
; 1.531 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.752      ;
; 1.531 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.752      ;
; 1.531 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.752      ;
; 1.531 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.752      ;
; 1.531 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.752      ;
; 1.531 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.752      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.532 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.546 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.768      ;
; 1.546 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.768      ;
; 1.567 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.790      ;
; 1.567 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.790      ;
; 1.567 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.790      ;
; 1.567 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.790      ;
; 1.567 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.790      ;
; 1.588 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.718      ;
; 1.589 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.808      ;
; 1.589 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.808      ;
; 1.589 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.808      ;
; 1.589 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.808      ;
; 1.589 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.808      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[1]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[2]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[4]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[12]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.602 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.826      ;
; 1.622 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.846      ;
; 1.622 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[8]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.846      ;
; 1.622 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[3]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.846      ;
; 1.622 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[0]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.846      ;
; 1.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.957      ;
; 1.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.957      ;
; 1.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.957      ;
; 1.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.957      ;
; 1.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.957      ;
; 1.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.957      ;
; 1.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.957      ;
; 1.744 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.969      ;
; 1.744 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.969      ;
; 1.744 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.969      ;
; 1.744 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.969      ;
; 1.744 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.969      ;
; 1.781 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_2                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.930      ;
; 1.799 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.949      ;
; 1.854 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.985      ;
; 1.888 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_3                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; -0.002     ; 2.000      ;
; 1.986 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.137      ;
; 1.986 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.137      ;
; 1.986 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.137      ;
; 1.986 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.137      ;
; 1.990 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_7                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.138      ;
; 1.992 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.122      ;
; 1.992 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.122      ;
; 1.994 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.124      ;
; 1.994 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.124      ;
; 2.004 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.155      ;
; 2.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.142      ;
; 2.010 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.141      ;
; 2.010 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.141      ;
; 2.010 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.141      ;
; 2.024 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 2.140      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; 142.84 MHz ; 142.84 MHz      ; pll|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 178.44 MHz ; 178.44 MHz      ; PIXCLK                       ;                                                               ;
; 288.02 MHz ; 288.02 MHz      ; pll|altpll_0|sd1|pll7|clk[1] ;                                                               ;
; 447.43 MHz ; 250.0 MHz       ; CLK_10M                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; PIXCLK                       ; -3.469 ; -113.841      ;
; pll|altpll_0|sd1|pll7|clk[0] ; 1.548  ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1] ; 1.887  ; 0.000         ;
; CLK_10M                      ; 97.765 ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 0.311 ; 0.000         ;
; CLK_10M                      ; 0.312 ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1] ; 0.312 ; 0.000         ;
; PIXCLK                       ; 0.333 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 7.905 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 0.833 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; PIXCLK                       ; -3.000 ; -86.522       ;
; pll|altpll_0|sd1|pll7|clk[0] ; 5.273  ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1] ; 12.243 ; 0.000         ;
; CLK_10M                      ; 49.597 ; 0.000         ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PIXCLK'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.469 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.587      ;
; -3.469 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.587      ;
; -3.469 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 4.591      ;
; -3.326 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.444      ;
; -3.326 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.444      ;
; -3.326 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 4.448      ;
; -3.272 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.390      ;
; -3.272 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.390      ;
; -3.272 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 4.394      ;
; -3.210 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.328      ;
; -3.210 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.328      ;
; -3.210 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 4.332      ;
; -3.198 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.316      ;
; -3.198 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.316      ;
; -3.198 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 4.320      ;
; -3.088 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 4.287      ;
; -3.088 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.291      ;
; -3.088 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 4.287      ;
; -3.085 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.013     ; 4.112      ;
; -3.085 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 4.116      ;
; -3.085 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.013     ; 4.112      ;
; -3.013 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.013     ; 4.040      ;
; -3.013 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.013     ; 4.040      ;
; -3.012 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 4.043      ;
; -2.953 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.013     ; 3.980      ;
; -2.953 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 3.984      ;
; -2.953 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.013     ; 3.980      ;
; -2.949 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 4.148      ;
; -2.949 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.152      ;
; -2.949 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 4.148      ;
; -2.937 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.013     ; 3.964      ;
; -2.937 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.013     ; 3.964      ;
; -2.936 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 3.967      ;
; -2.928 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.046      ;
; -2.928 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.078      ; 4.046      ;
; -2.928 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 4.050      ;
; -2.875 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.009      ;
; -2.875 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.009      ;
; -2.875 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.009      ;
; -2.875 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.009      ;
; -2.860 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 3.785      ;
; -2.860 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 3.785      ;
; -2.860 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.111     ; 3.789      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.820 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.796      ;
; -2.812 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 3.737      ;
; -2.812 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 3.737      ;
; -2.811 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.111     ; 3.740      ;
; -2.776 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 3.975      ;
; -2.776 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 3.979      ;
; -2.776 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 3.975      ;
; -2.750 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 3.675      ;
; -2.750 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.115     ; 3.675      ;
; -2.749 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.111     ; 3.678      ;
; -2.732 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 3.866      ;
; -2.732 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 3.866      ;
; -2.732 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 3.866      ;
; -2.732 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 3.866      ;
; -2.701 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 3.900      ;
; -2.701 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 3.904      ;
; -2.701 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 3.900      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.679 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.655      ;
; -2.678 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 3.812      ;
; -2.678 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 3.812      ;
; -2.678 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 3.812      ;
; -2.678 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 3.812      ;
; -2.677 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 3.876      ;
; -2.677 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 3.880      ;
; -2.677 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.159      ; 3.876      ;
; -2.625 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.017      ; 3.657      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.624 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.039     ; 3.600      ;
; -2.620 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.017      ; 3.652      ;
; -2.620 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.017      ; 3.652      ;
; -2.617 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.017      ; 3.649      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.548 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[0]                         ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.137     ; 1.087      ;
; 1.612 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[2]                         ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.137     ; 1.023      ;
; 1.743 ; LED:led|ledCmdStart_SPI                                                                                     ; LED:led|ledCmdStart_ack_pipe             ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.138     ; 0.891      ;
; 1.781 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|ledCmdStart_SDRAM                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.138     ; 0.853      ;
; 4.110 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.837      ;
; 4.227 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.721      ;
; 4.298 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.087     ; 6.631      ;
; 4.330 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.617      ;
; 4.398 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.547      ;
; 4.405 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.540      ;
; 4.410 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.080     ; 6.526      ;
; 4.412 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 6.537      ;
; 4.415 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.530      ;
; 4.433 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.512      ;
; 4.454 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.491      ;
; 4.468 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.097     ; 6.451      ;
; 4.474 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[32]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.903     ; 4.513      ;
; 4.487 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[35]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.903     ; 4.500      ;
; 4.495 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.454      ;
; 4.521 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.482      ;
; 4.522 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.481      ;
; 4.529 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.064     ; 6.421      ;
; 4.531 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.472      ;
; 4.532 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.414      ;
; 4.532 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.471      ;
; 4.533 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.413      ;
; 4.539 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.407      ;
; 4.541 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 6.408      ;
; 4.544 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.089     ; 6.383      ;
; 4.550 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.396      ;
; 4.551 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.089     ; 6.376      ;
; 4.563 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.382      ;
; 4.570 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.379      ;
; 4.583 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.089     ; 6.344      ;
; 4.598 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.085     ; 6.333      ;
; 4.603 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.342      ;
; 4.606 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[19]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.903     ; 4.381      ;
; 4.607 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.338      ;
; 4.610 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.335      ;
; 4.612 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[18]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.903     ; 4.375      ;
; 4.617 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.329      ;
; 4.621 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.324      ;
; 4.624 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.324      ;
; 4.625 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.089     ; 6.302      ;
; 4.631 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.314      ;
; 4.632 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 6.317      ;
; 4.635 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.310      ;
; 4.642 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.303      ;
; 4.648 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.297      ;
; 4.650 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[33]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.903     ; 4.337      ;
; 4.651 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.294      ;
; 4.658 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[19]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.345      ;
; 4.659 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[19]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.344      ;
; 4.667 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[18]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.336      ;
; 4.668 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[18]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.335      ;
; 4.673 ; LED:led|TurnTimer:turnTimer|cnt[18]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.330      ;
; 4.673 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[34]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.903     ; 4.314      ;
; 4.674 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[33]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.329      ;
; 4.675 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[33]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.328      ;
; 4.680 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.266      ;
; 4.683 ; LED:led|TurnTimer:turnTimer|cnt[18]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.320      ;
; 4.684 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.082     ; 6.250      ;
; 4.689 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[5]       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.902     ; 4.299      ;
; 4.691 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.082     ; 6.243      ;
; 4.695 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.253      ;
; 4.697 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[34]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.306      ;
; 4.698 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[34]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.305      ;
; 4.707 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 6.236      ;
; 4.712 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 6.226      ;
; 4.714 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 6.229      ;
; 4.715 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.082     ; 6.219      ;
; 4.718 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[40]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.903     ; 4.269      ;
; 4.723 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.082     ; 6.211      ;
; 4.726 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.220      ;
; 4.734 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[2]       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.902     ; 4.254      ;
; 4.735 ; LED:led|TurnTimer:turnTimer|cnt[19]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.268      ;
; 4.736 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.099     ; 6.181      ;
; 4.738 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.207      ;
; 4.743 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.099     ; 6.174      ;
; 4.746 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 6.197      ;
; 4.747 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[5]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.074      ; 6.257      ;
; 4.748 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.198      ;
; 4.748 ; LED:led|TurnTimer:turnTimer|cnt[19]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.255      ;
; 4.750 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[5]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.074      ; 6.254      ;
; 4.754 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.193      ;
; 4.756 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[40]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.247      ;
; 4.756 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.190      ;
; 4.756 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.191      ;
; 4.757 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[40]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.073      ; 6.246      ;
; 4.758 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.190      ;
; 4.759 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 6.184      ;
; 4.761 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.186      ;
; 4.763 ; Reset:reset|nReset                                                                                          ; writeWordAddress[15]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.029     ; 4.274      ;
; 4.763 ; Reset:reset|nReset                                                                                          ; writeWordAddress[12]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.029     ; 4.274      ;
; 4.763 ; Reset:reset|nReset                                                                                          ; writeWordAddress[13]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.029     ; 4.274      ;
; 4.763 ; Reset:reset|nReset                                                                                          ; writeWordAddress[14]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.029     ; 4.274      ;
; 4.763 ; Reset:reset|nReset                                                                                          ; writeWordAddress[16]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.029     ; 4.274      ;
; 4.763 ; Reset:reset|nReset                                                                                          ; writeWordAddress[20]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.029     ; 4.274      ;
; 4.763 ; Reset:reset|nReset                                                                                          ; writeWordAddress[17]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.029     ; 4.274      ;
; 4.763 ; Reset:reset|nReset                                                                                          ; writeWordAddress[18]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -2.029     ; 4.274      ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                        ;
+--------+----------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.887  ; LED:led|ledCmdStart_SDRAM                    ; LED:led|ledCmdStart_pipe                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 2.778        ; -0.138     ; 0.748      ;
; 19.884 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 3.044      ;
; 19.884 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 3.044      ;
; 19.911 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 3.017      ;
; 19.911 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 3.017      ;
; 19.911 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 3.017      ;
; 19.911 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 3.017      ;
; 19.911 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 3.017      ;
; 19.911 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 3.017      ;
; 19.920 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.030     ; 3.005      ;
; 19.920 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.030     ; 3.005      ;
; 19.920 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.030     ; 3.005      ;
; 19.920 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.030     ; 3.005      ;
; 19.920 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.030     ; 3.005      ;
; 19.920 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.030     ; 3.005      ;
; 19.929 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 2.999      ;
; 19.929 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 2.999      ;
; 19.929 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 2.999      ;
; 19.929 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 2.999      ;
; 19.929 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 2.999      ;
; 20.323 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.029     ; 2.603      ;
; 20.323 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.029     ; 2.603      ;
; 20.370 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 2.557      ;
; 20.370 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 2.557      ;
; 20.370 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 2.557      ;
; 20.370 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 2.557      ;
; 20.370 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 2.557      ;
; 20.602 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[5]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.327      ;
; 20.602 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|len[2]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.327      ;
; 20.602 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[7]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.327      ;
; 20.602 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[4]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.327      ;
; 20.757 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[3]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.172      ;
; 20.757 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[0]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.172      ;
; 20.757 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[1]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.172      ;
; 20.757 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[2]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.172      ;
; 20.757 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[5]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.172      ;
; 20.757 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[4]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 2.172      ;
; 20.945 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|SCLK                       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.029     ; 1.981      ;
; 20.945 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.029     ; 1.981      ;
; 20.945 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.029     ; 1.981      ;
; 20.945 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|LAT                        ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.029     ; 1.981      ;
; 20.949 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.035     ; 1.971      ;
; 20.953 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0000               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.976      ;
; 20.995 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.029     ; 1.931      ;
; 21.003 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|busy                       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.025     ; 1.927      ;
; 21.014 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.029     ; 1.912      ;
; 21.031 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|initDone                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.035     ; 1.889      ;
; 21.031 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.035     ; 1.889      ;
; 21.095 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 1.832      ;
; 21.095 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 1.832      ;
; 21.099 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 1.828      ;
; 21.141 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.029     ; 1.785      ;
; 21.168 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 1.759      ;
; 21.179 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|len[0]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.750      ;
; 21.179 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|start                      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.750      ;
; 21.204 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[6]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 1.724      ;
; 21.204 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[3]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 1.724      ;
; 21.204 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[1]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 1.724      ;
; 21.204 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[2]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 1.724      ;
; 21.204 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[0]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.027     ; 1.724      ;
; 21.224 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.035     ; 1.696      ;
; 21.228 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.035     ; 1.692      ;
; 21.271 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.1010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.658      ;
; 21.271 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0110               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.658      ;
; 21.271 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.658      ;
; 21.271 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.658      ;
; 21.271 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|controlSentOnce            ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.658      ;
; 21.271 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cntTLC5955[0]              ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.658      ;
; 21.271 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0111               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.658      ;
; 21.271 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|LAT                        ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.658      ;
; 21.295 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0100               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.634      ;
; 21.295 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0101               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.634      ;
; 21.295 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0011               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.634      ;
; 21.307 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.028     ; 1.620      ;
; 21.398 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.1000               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.531      ;
; 21.528 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[5]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.052     ; 3.415      ;
; 21.528 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|len[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.052     ; 3.415      ;
; 21.528 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[7]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.052     ; 3.415      ;
; 21.528 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[4]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.052     ; 3.415      ;
; 21.543 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.030     ; 1.382      ;
; 21.587 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.1001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.026     ; 1.342      ;
; 21.894 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.045      ;
; 21.894 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.045      ;
; 21.921 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.018      ;
; 21.921 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.018      ;
; 21.921 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.018      ;
; 21.921 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.018      ;
; 21.921 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.018      ;
; 21.921 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.018      ;
; 21.936 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.003      ;
; 21.936 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.003      ;
; 21.936 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.003      ;
; 21.936 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.003      ;
; 21.936 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.056     ; 3.003      ;
; 21.973 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[3]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.053     ; 2.969      ;
; 22.029 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|data[5]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.055     ; 2.911      ;
; 22.029 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|len[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.055     ; 2.911      ;
; 22.029 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|data[7]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.055     ; 2.911      ;
; 22.029 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|data[4]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.055     ; 2.911      ;
; 22.060 ; LED:led|InitLed:initLed|i_state.0110         ; LED:led|InitLed:initLed|len[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.055     ; 2.880      ;
+--------+----------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_10M'                                                                                  ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 97.765 ; Reset:reset|nReset ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.052     ; 2.178      ;
; 98.330 ; Reset:reset|cnt[2] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.059     ; 1.606      ;
; 98.430 ; Reset:reset|cnt[0] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.059     ; 1.506      ;
; 98.537 ; Reset:reset|cnt[1] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.059     ; 1.399      ;
; 99.037 ; Reset:reset|cnt[0] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.903      ;
; 99.090 ; Reset:reset|cnt[1] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.850      ;
; 99.093 ; Reset:reset|cnt[1] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.847      ;
; 99.302 ; Reset:reset|cnt[2] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.638      ;
; 99.302 ; Reset:reset|cnt[2] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.638      ;
; 99.303 ; Reset:reset|cnt[0] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.637      ;
; 99.356 ; testPin~reg0       ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.056     ; 0.583      ;
; 99.357 ; Reset:reset|cnt[1] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.583      ;
; 99.357 ; Reset:reset|cnt[0] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.583      ;
; 99.378 ; Reset:reset|cnt[2] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.562      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.311 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LED:led|state[0]                                                                                                                           ; LED:led|state[0]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LED:led|state[2]                                                                                                                           ; LED:led|state[2]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LED:led|readReq                                                                                                                            ; LED:led|readReq                                                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LED:led|rowChangeAck                                                                                                                       ; LED:led|rowChangeAck                                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; burstCnt[2]                                                                                                                                ; burstCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; burstCnt[1]                                                                                                                                ; burstCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; m_state[0]                                                                                                                                 ; m_state[0]                                                                                                                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; readRequestCnt[3]                                                                                                                          ; readRequestCnt[3]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|TurnTimer:turnTimer|signal                                                                                                         ; LED:led|TurnTimer:turnTimer|signal                                                                                                         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; writeCnt[3]                                                                                                                                ; writeCnt[3]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeCnt[1]                                                                                                                                ; writeCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeCnt[2]                                                                                                                                ; writeCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; readRequestCnt[1]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; readRequestCnt[2]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; burstCnt[0]                                                                                                                                ; burstCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; writeCnt[0]                                                                                                                                ; writeCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[0]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.325 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.537      ;
; 0.326 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.538      ;
; 0.334 ; LED:led|TurnTimer:turnTimer|magIdx[9]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[9]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.533      ;
; 0.336 ; burstCnt[1]                                                                                                                                ; burstCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; readRequestCnt[1]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 0.535      ;
; 0.338 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[25]                                ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_addr[7]                                                                                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]       ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[7] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; burstCnt[0]                                                                                                                                ; burstCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.542      ;
; 0.344 ; LED:led|addressAll[5]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[23]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; LED:led|addressAll[6]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[24]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; writeWordAddress[21]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[39]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; writeWordAddress[13]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; LED:led|TurnTimer:turnTimer|cnt[45]                                                                                                        ; LED:led|TurnTimer:turnTimer|cnt[45]                                                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 0.544      ;
; 0.347 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.364 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.367 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.566      ;
; 0.370 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.569      ;
; 0.371 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.375 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.378 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.577      ;
; 0.386 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.585      ;
; 0.386 ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.585      ;
; 0.393 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.592      ;
; 0.393 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.592      ;
; 0.394 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.593      ;
; 0.400 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.599      ;
; 0.402 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.601      ;
; 0.404 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.603      ;
; 0.405 ; LED:led|state[2]                                                                                                                           ; LED:led|rowChangeAck                                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.605      ;
; 0.409 ; LED:led|ledCmdStart_SPI                                                                                                                    ; LED:led|ledCmdStart_ack_pipe                                                                                                               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; -0.001       ; 0.138      ; 0.710      ;
; 0.420 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                        ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.620      ;
; 0.430 ; LED:led|ledCmdStart_ack_pipe                                                                                                               ; LED:led|ledCmdStart_ack                                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.630      ;
; 0.430 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[0]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_data[0]                                                                                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.629      ;
; 0.437 ; LED:led|addressAll[0]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[18]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.636      ;
; 0.437 ; writeWordAddress[19]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[37]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.636      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_10M'                                                                                  ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; Reset:reset|cnt[1] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Reset:reset|cnt[2] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; testPin~reg0       ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; Reset:reset|cnt[0] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.519      ;
; 0.362 ; Reset:reset|cnt[0] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.561      ;
; 0.364 ; Reset:reset|cnt[2] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; Reset:reset|cnt[2] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.563      ;
; 0.522 ; Reset:reset|cnt[1] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; Reset:reset|cnt[0] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; Reset:reset|cnt[1] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.723      ;
; 1.121 ; Reset:reset|cnt[1] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.051      ; 1.316      ;
; 1.236 ; Reset:reset|cnt[0] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.051      ; 1.431      ;
; 1.318 ; Reset:reset|cnt[2] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.051      ; 1.513      ;
; 1.783 ; Reset:reset|nReset ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.087      ; 2.014      ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.312 ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|data[1]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|data[2]                    ; LED:led|InitLed:initLed|data[2]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|data[0]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|LedCtrl:ledCtrl|SCLK                       ; LED:led|LedCtrl:ledCtrl|SCLK                       ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|initDone                   ; LED:led|InitLed:initLed|initDone                   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|LAT                        ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|len[0]                     ; LED:led|InitLed:initLed|len[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|i_state.0111               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|start                      ; LED:led|InitLed:initLed|start                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|cntTLC5955[0]              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0100               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|i_state.0101               ; LED:led|InitLed:initLed|i_state.0101               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|i_state.0011               ; LED:led|InitLed:initLed|i_state.0011               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|i_state.0010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|i_state.0110               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|i_state.0001               ; LED:led|InitLed:initLed|i_state.0001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|i_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|controlSentOnce            ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.333 ; LED:led|ledCmdStart_SDRAM                          ; LED:led|ledCmdStart_pipe                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.001        ; 0.138      ; 0.636      ;
; 0.337 ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.536      ;
; 0.339 ; LED:led|ledCmdStart_pipe                           ; LED:led|ledCmdStart_SPI                            ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.345 ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; LED:led|InitLed:initLed|data[2]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.545      ;
; 0.348 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.547      ;
; 0.350 ; LED:led|ledCmdStart_SPI                            ; LED:led|ledCmdStart                                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.550      ;
; 0.350 ; LED:led|ledCmdStart_SPI                            ; LED:led|ledCmdStart_last                           ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.550      ;
; 0.353 ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|len[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.552      ;
; 0.356 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|cntTLC5955[0]              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.555      ;
; 0.362 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|start                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.561      ;
; 0.364 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|i_state.1000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|i_state.0001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.563      ;
; 0.368 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.567      ;
; 0.369 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.568      ;
; 0.372 ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.571      ;
; 0.377 ; LED:led|InitLed:initLed|i_state.0011               ; LED:led|InitLed:initLed|i_state.0100               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.576      ;
; 0.394 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0101               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.593      ;
; 0.400 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|data[5]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.599      ;
; 0.401 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|len[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.600      ;
; 0.403 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|data[4]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.602      ;
; 0.455 ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|i_state.1001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.654      ;
; 0.466 ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.665      ;
; 0.479 ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.678      ;
; 0.480 ; LED:led|InitLed:initLed|data[3]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.679      ;
; 0.484 ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.682      ;
; 0.492 ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.691      ;
; 0.499 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.701      ;
; 0.504 ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.704      ;
; 0.507 ; LED:led|InitLed:initLed|cnt[5]                     ; LED:led|InitLed:initLed|cnt[5]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.706      ;
; 0.508 ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.708      ;
; 0.510 ; LED:led|InitLed:initLed|cnt[3]                     ; LED:led|InitLed:initLed|cnt[3]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.712      ;
; 0.513 ; LED:led|InitLed:initLed|cnt[2]                     ; LED:led|InitLed:initLed|cnt[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|i_state.0111               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.516 ; LED:led|InitLed:initLed|cnt[1]                     ; LED:led|InitLed:initLed|cnt[1]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; LED:led|ledCmdStart_last                           ; LED:led|ledCmdStart                                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.716      ;
; 0.517 ; LED:led|InitLed:initLed|i_state.1001               ; LED:led|InitLed:initLed|i_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; LED:led|InitLed:initLed|i_state.1001               ; LED:led|InitLed:initLed|controlSentOnce            ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.719      ;
; 0.522 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.722      ;
; 0.522 ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; LED:led|InitLed:initLed|cnt[4]                     ; LED:led|InitLed:initLed|cnt[4]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.721      ;
; 0.528 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK       ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; LED:led|InitLed:initLed|cnt[0]                     ; LED:led|InitLed:initLed|cnt[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.732      ;
; 0.534 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.733      ;
; 0.537 ; LED:led|InitLed:initLed|i_state.1001               ; LED:led|InitLed:initLed|i_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.736      ;
; 0.537 ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.736      ;
; 0.537 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|start                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.736      ;
; 0.540 ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|i_state.1000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.739      ;
; 0.542 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.742      ;
; 0.544 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.744      ;
; 0.555 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.754      ;
; 0.575 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.774      ;
; 0.595 ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.794      ;
; 0.604 ; LED:led|InitLed:initLed|data[6]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.803      ;
; 0.604 ; LED:led|InitLed:initLed|data[7]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.802      ;
; 0.620 ; LED:led|InitLed:initLed|len[0]                     ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.819      ;
; 0.627 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.826      ;
; 0.635 ; LED:led|InitLed:initLed|i_state.0001               ; LED:led|InitLed:initLed|i_state.0010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.834      ;
; 0.646 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|SCLK                       ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.845      ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PIXCLK'                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|v_state.01                                                                                                                         ; DVI:dvi|v_state.01                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|v_state.00                                                                                                                         ; DVI:dvi|v_state.00                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|vsyncFound                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|refreshCnt[1]                                                                                                                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|refreshCnt[0]                                                                                                                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.347 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.530      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.539      ;
; 0.359 ; DVI:dvi|v_state.01                                                                                                                         ; DVI:dvi|v_state.10                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.041      ; 0.544      ;
; 0.360 ; DVI:dvi|v_state.01                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.041      ; 0.545      ;
; 0.362 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.176      ; 0.682      ;
; 0.369 ; DVI:dvi|xCnt[10]                                                                                                                           ; DVI:dvi|xCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.547      ;
; 0.407 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.243      ; 0.819      ;
; 0.484 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.665      ;
; 0.515 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.698      ;
; 0.515 ; DVI:dvi|yCnt[8]                                                                                                                            ; DVI:dvi|yCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.693      ;
; 0.515 ; DVI:dvi|yCnt[1]                                                                                                                            ; DVI:dvi|yCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.693      ;
; 0.516 ; DVI:dvi|yCnt[6]                                                                                                                            ; DVI:dvi|yCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.694      ;
; 0.517 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.012      ; 0.673      ;
; 0.517 ; DVI:dvi|yCnt[9]                                                                                                                            ; DVI:dvi|yCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.695      ;
; 0.518 ; DVI:dvi|yCnt[5]                                                                                                                            ; DVI:dvi|yCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.696      ;
; 0.518 ; DVI:dvi|yCnt[3]                                                                                                                            ; DVI:dvi|yCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.696      ;
; 0.518 ; DVI:dvi|yCnt[7]                                                                                                                            ; DVI:dvi|yCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.696      ;
; 0.520 ; DVI:dvi|yCnt[4]                                                                                                                            ; DVI:dvi|yCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.698      ;
; 0.520 ; DVI:dvi|yCnt[2]                                                                                                                            ; DVI:dvi|yCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.698      ;
; 0.521 ; DVI:dvi|xCnt[3]                                                                                                                            ; DVI:dvi|xCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.699      ;
; 0.522 ; DVI:dvi|xCnt[1]                                                                                                                            ; DVI:dvi|xCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.700      ;
; 0.523 ; DVI:dvi|xCnt[5]                                                                                                                            ; DVI:dvi|xCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.701      ;
; 0.524 ; DVI:dvi|xCnt[2]                                                                                                                            ; DVI:dvi|xCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.702      ;
; 0.525 ; DVI:dvi|xCnt[4]                                                                                                                            ; DVI:dvi|xCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.703      ;
; 0.528 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|refreshCnt[1]                                                                                                                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.709      ;
; 0.530 ; DVI:dvi|v_state.10                                                                                                                         ; DVI:dvi|v_state.00                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.041      ; 0.715      ;
; 0.531 ; DVI:dvi|yCnt[0]                                                                                                                            ; DVI:dvi|yCnt[0]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.709      ;
; 0.539 ; DVI:dvi|xCnt[0]                                                                                                                            ; DVI:dvi|xCnt[0]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.717      ;
; 0.541 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|xCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.719      ;
; 0.542 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|xCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.720      ;
; 0.544 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.040      ; 0.728      ;
; 0.544 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|xCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.722      ;
; 0.546 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.040      ; 0.730      ;
; 0.547 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[6]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.017      ; 0.708      ;
; 0.551 ; DVI:dvi|yCnt[10]                                                                                                                           ; DVI:dvi|yCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.729      ;
; 0.557 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[7]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.162      ; 0.863      ;
; 0.559 ; DVI:dvi|xCnt[9]                                                                                                                            ; DVI:dvi|xCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.737      ;
; 0.560 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.040      ; 0.744      ;
; 0.564 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[0]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.223      ; 0.931      ;
; 0.564 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[1]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.223      ; 0.931      ;
; 0.566 ; DVI:dvi|v_state.00                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.041      ; 0.751      ;
; 0.593 ; DVI:dvi|v_state.00                                                                                                                         ; DVI:dvi|v_state.01                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.041      ; 0.778      ;
; 0.606 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.789      ;
; 0.626 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.243      ; 1.038      ;
; 0.635 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.162      ; 0.941      ;
; 0.638 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.057      ; 0.864      ;
; 0.658 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.243      ; 1.070      ;
; 0.670 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[8]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.017      ; 0.831      ;
; 0.674 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[2]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.080      ; 0.898      ;
; 0.686 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.061      ; 0.891      ;
; 0.689 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[5]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.080      ; 0.913      ;
; 0.690 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.873      ;
; 0.693 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.874      ;
; 0.694 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.875      ;
; 0.701 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[3]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.223      ; 1.068      ;
; 0.702 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.017     ; 0.829      ;
; 0.749 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.119     ; 0.774      ;
; 0.750 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.017     ; 0.877      ;
; 0.755 ; DVI:dvi|yCnt[1]                                                                                                                            ; DVI:dvi|yCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.937      ;
; 0.758 ; DVI:dvi|yCnt[9]                                                                                                                            ; DVI:dvi|yCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.940      ;
; 0.759 ; DVI:dvi|yCnt[5]                                                                                                                            ; DVI:dvi|yCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.941      ;
; 0.759 ; DVI:dvi|yCnt[3]                                                                                                                            ; DVI:dvi|yCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.941      ;
; 0.759 ; DVI:dvi|yCnt[7]                                                                                                                            ; DVI:dvi|yCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.941      ;
; 0.760 ; DVI:dvi|xCnt[3]                                                                                                                            ; DVI:dvi|xCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.943      ;
; 0.760 ; DVI:dvi|yCnt[8]                                                                                                                            ; DVI:dvi|yCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.942      ;
; 0.761 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.162      ; 1.067      ;
; 0.761 ; DVI:dvi|yCnt[0]                                                                                                                            ; DVI:dvi|yCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.943      ;
; 0.761 ; DVI:dvi|yCnt[6]                                                                                                                            ; DVI:dvi|yCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.943      ;
; 0.762 ; DVI:dvi|xCnt[5]                                                                                                                            ; DVI:dvi|xCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.945      ;
; 0.762 ; DVI:dvi|xCnt[1]                                                                                                                            ; DVI:dvi|xCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.945      ;
; 0.765 ; DVI:dvi|yCnt[4]                                                                                                                            ; DVI:dvi|yCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.947      ;
; 0.765 ; DVI:dvi|yCnt[2]                                                                                                                            ; DVI:dvi|yCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.947      ;
; 0.767 ; DVI:dvi|xCnt[0]                                                                                                                            ; DVI:dvi|xCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.950      ;
; 0.767 ; DVI:dvi|yCnt[8]                                                                                                                            ; DVI:dvi|yCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.949      ;
; 0.768 ; DVI:dvi|xCnt[2]                                                                                                                            ; DVI:dvi|xCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.951      ;
; 0.768 ; DVI:dvi|yCnt[0]                                                                                                                            ; DVI:dvi|yCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.950      ;
; 0.768 ; DVI:dvi|yCnt[6]                                                                                                                            ; DVI:dvi|yCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.950      ;
; 0.769 ; DVI:dvi|xCnt[4]                                                                                                                            ; DVI:dvi|xCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.952      ;
; 0.772 ; DVI:dvi|yCnt[4]                                                                                                                            ; DVI:dvi|yCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.954      ;
; 0.772 ; DVI:dvi|yCnt[2]                                                                                                                            ; DVI:dvi|yCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.954      ;
; 0.774 ; DVI:dvi|xCnt[0]                                                                                                                            ; DVI:dvi|xCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.957      ;
; 0.775 ; DVI:dvi|xCnt[2]                                                                                                                            ; DVI:dvi|xCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.958      ;
; 0.776 ; DVI:dvi|xCnt[4]                                                                                                                            ; DVI:dvi|xCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.959      ;
; 0.782 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|xCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.965      ;
; 0.785 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|xCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.968      ;
; 0.788 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|xCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.971      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 7.905 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.097     ; 3.014      ;
; 7.905 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.097     ; 3.014      ;
; 8.078 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.109     ; 2.805      ;
; 8.078 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.109     ; 2.805      ;
; 8.188 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.761      ;
; 8.188 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.761      ;
; 8.225 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.087     ; 2.704      ;
; 8.226 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.720      ;
; 8.226 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.720      ;
; 8.361 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 2.552      ;
; 8.361 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 2.552      ;
; 8.399 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_4         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.082     ; 2.511      ;
; 8.399 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_15        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.082     ; 2.511      ;
; 8.530 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 2.415      ;
; 8.530 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 2.415      ;
; 8.645 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.080     ; 2.291      ;
; 8.645 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.080     ; 2.291      ;
; 8.659 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 2.286      ;
; 8.690 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 2.248      ;
; 8.690 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 2.248      ;
; 8.693 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_12        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 2.235      ;
; 8.703 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.245      ;
; 8.725 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.223      ;
; 8.725 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.223      ;
; 8.725 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.223      ;
; 8.725 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.223      ;
; 8.726 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 2.212      ;
; 8.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.082     ; 2.196      ;
; 8.759 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.084     ; 2.173      ;
; 8.759 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.084     ; 2.173      ;
; 8.822 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_7         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 2.106      ;
; 8.835 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.096      ;
; 8.837 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 2.112      ;
; 8.850 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.081      ;
; 8.850 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.081      ;
; 8.850 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.081      ;
; 8.850 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.081      ;
; 8.851 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 2.095      ;
; 8.851 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 2.095      ;
; 8.855 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.092      ;
; 8.855 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.092      ;
; 8.886 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.080     ; 2.050      ;
; 8.906 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.042      ;
; 8.906 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.042      ;
; 8.906 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.042      ;
; 8.932 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_3         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.096     ; 1.964      ;
; 9.014 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_2         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.064     ; 1.915      ;
; 9.036 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 1.895      ;
; 9.040 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 1.907      ;
; 9.130 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.924      ;
; 9.130 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.924      ;
; 9.130 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.924      ;
; 9.130 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.924      ;
; 9.130 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.924      ;
; 9.136 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.914      ;
; 9.136 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.914      ;
; 9.136 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.914      ;
; 9.136 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.914      ;
; 9.136 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.914      ;
; 9.136 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.914      ;
; 9.136 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.914      ;
; 9.220 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.834      ;
; 9.220 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[8]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.834      ;
; 9.220 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[3]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.834      ;
; 9.220 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[0]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.834      ;
; 9.239 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.816      ;
; 9.239 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[1]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.816      ;
; 9.239 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[2]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.816      ;
; 9.239 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[4]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.816      ;
; 9.239 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.816      ;
; 9.239 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.816      ;
; 9.239 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.816      ;
; 9.239 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[12]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.816      ;
; 9.239 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.816      ;
; 9.279 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.775      ;
; 9.283 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 1.766      ;
; 9.283 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 1.766      ;
; 9.283 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 1.766      ;
; 9.283 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 1.766      ;
; 9.283 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 1.766      ;
; 9.290 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 1.656      ;
; 9.291 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.763      ;
; 9.291 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.763      ;
; 9.291 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.763      ;
; 9.291 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.763      ;
; 9.291 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.763      ;
; 9.325 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.727      ;
; 9.325 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.727      ;
; 9.325 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.727      ;
; 9.325 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.727      ;
; 9.325 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.727      ;
; 9.325 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.727      ;
; 9.325 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.727      ;
; 9.325 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.727      ;
; 9.332 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.720      ;
; 9.332 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.720      ;
; 9.344 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.706      ;
; 9.344 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.706      ;
; 9.344 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.706      ;
; 9.344 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.706      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.833 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000000001                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.033      ;
; 0.833 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|f_pop                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.033      ;
; 0.833 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000010                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.033      ;
; 0.833 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.033      ;
; 1.186 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.387      ;
; 1.186 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.387      ;
; 1.186 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.387      ;
; 1.186 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.010000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.387      ;
; 1.187 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.387      ;
; 1.187 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.387      ;
; 1.187 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.387      ;
; 1.187 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.387      ;
; 1.187 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.387      ;
; 1.187 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.387      ;
; 1.198 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.399      ;
; 1.198 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000010000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.399      ;
; 1.198 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000001000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.399      ;
; 1.198 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.399      ;
; 1.198 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.399      ;
; 1.254 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.366      ;
; 1.378 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000001000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.580      ;
; 1.378 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000010000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.580      ;
; 1.378 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.580      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.404 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.603      ;
; 1.405 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.607      ;
; 1.405 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.607      ;
; 1.405 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.607      ;
; 1.405 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.607      ;
; 1.405 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.607      ;
; 1.405 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.607      ;
; 1.405 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.607      ;
; 1.405 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.607      ;
; 1.414 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.616      ;
; 1.414 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.616      ;
; 1.444 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.647      ;
; 1.444 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.647      ;
; 1.444 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.647      ;
; 1.444 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.647      ;
; 1.444 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.647      ;
; 1.445 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.643      ;
; 1.445 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.643      ;
; 1.445 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.643      ;
; 1.445 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.643      ;
; 1.445 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.643      ;
; 1.453 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.565      ;
; 1.466 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.669      ;
; 1.473 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.677      ;
; 1.473 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[1]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.677      ;
; 1.473 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[2]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.677      ;
; 1.473 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[4]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.677      ;
; 1.473 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.677      ;
; 1.473 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.677      ;
; 1.473 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.677      ;
; 1.473 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[12]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.677      ;
; 1.473 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.677      ;
; 1.486 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.690      ;
; 1.486 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[8]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.690      ;
; 1.486 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[3]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.690      ;
; 1.486 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[0]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.690      ;
; 1.599 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
; 1.599 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
; 1.599 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
; 1.599 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
; 1.599 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
; 1.599 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
; 1.599 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
; 1.605 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.808      ;
; 1.605 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.808      ;
; 1.605 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.808      ;
; 1.605 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.808      ;
; 1.605 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.808      ;
; 1.631 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_2                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 1.760      ;
; 1.641 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 1.772      ;
; 1.704 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.818      ;
; 1.739 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_3                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; -0.002     ; 1.837      ;
; 1.814 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.946      ;
; 1.814 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.946      ;
; 1.814 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.946      ;
; 1.814 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.946      ;
; 1.825 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.937      ;
; 1.825 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.937      ;
; 1.825 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_7                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.953      ;
; 1.827 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.940      ;
; 1.827 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.940      ;
; 1.836 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 1.967      ;
; 1.842 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.957      ;
; 1.856 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.970      ;
; 1.856 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.970      ;
; 1.856 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.970      ;
; 1.867 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.971      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; PIXCLK                       ; -1.793 ; -51.021       ;
; pll|altpll_0|sd1|pll7|clk[0] ; 2.001  ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1] ; 2.220  ; 0.000         ;
; CLK_10M                      ; 98.495 ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[1] ; 0.180 ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[0] ; 0.185 ; 0.000         ;
; CLK_10M                      ; 0.187 ; 0.000         ;
; PIXCLK                       ; 0.196 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 8.981 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 0.506 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; PIXCLK                       ; -3.000 ; -118.488      ;
; pll|altpll_0|sd1|pll7|clk[0] ; 5.312  ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1] ; 12.282 ; 0.000         ;
; CLK_10M                      ; 49.273 ; 0.000         ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PIXCLK'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.793 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.895      ;
; -1.793 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.895      ;
; -1.791 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.896      ;
; -1.719 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.821      ;
; -1.719 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.821      ;
; -1.717 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.822      ;
; -1.693 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.751      ;
; -1.693 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.751      ;
; -1.691 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.468     ; 1.752      ;
; -1.690 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.792      ;
; -1.690 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.792      ;
; -1.688 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.793      ;
; -1.671 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.519     ; 1.681      ;
; -1.671 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.516     ; 1.684      ;
; -1.671 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.519     ; 1.681      ;
; -1.668 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.519     ; 1.678      ;
; -1.668 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.519     ; 1.678      ;
; -1.666 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.516     ; 1.679      ;
; -1.651 ; DVI:dvi|xCnt[9]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.709      ;
; -1.651 ; DVI:dvi|xCnt[9]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.709      ;
; -1.649 ; DVI:dvi|xCnt[9]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.468     ; 1.710      ;
; -1.639 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.741      ;
; -1.639 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.741      ;
; -1.637 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.742      ;
; -1.633 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.735      ;
; -1.633 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.735      ;
; -1.631 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.736      ;
; -1.610 ; DVI:dvi|yCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.466     ; 1.673      ;
; -1.610 ; DVI:dvi|yCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.463     ; 1.676      ;
; -1.610 ; DVI:dvi|yCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.466     ; 1.673      ;
; -1.599 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.657      ;
; -1.599 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.657      ;
; -1.597 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.468     ; 1.658      ;
; -1.585 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 2.605      ;
; -1.585 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 2.605      ;
; -1.583 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.006     ; 2.606      ;
; -1.578 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 2.598      ;
; -1.578 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 2.598      ;
; -1.576 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.006     ; 2.599      ;
; -1.541 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.128      ; 2.698      ;
; -1.541 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.128      ; 2.698      ;
; -1.539 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 2.699      ;
; -1.531 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 2.551      ;
; -1.531 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 2.551      ;
; -1.529 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.006     ; 2.552      ;
; -1.523 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 2.543      ;
; -1.523 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.009     ; 2.543      ;
; -1.521 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.006     ; 2.544      ;
; -1.487 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.589      ;
; -1.487 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.073      ; 2.589      ;
; -1.486 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.541     ; 1.452      ;
; -1.485 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.590      ;
; -1.485 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.541     ; 1.451      ;
; -1.485 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.541     ; 1.451      ;
; -1.465 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.523      ;
; -1.465 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.468     ; 1.526      ;
; -1.465 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.523      ;
; -1.463 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.128      ; 2.620      ;
; -1.463 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.128      ; 2.620      ;
; -1.461 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 2.621      ;
; -1.452 ; DVI:dvi|xCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.510      ;
; -1.452 ; DVI:dvi|xCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.468     ; 1.513      ;
; -1.452 ; DVI:dvi|xCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.471     ; 1.510      ;
; -1.439 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.522      ;
; -1.439 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.522      ;
; -1.439 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.522      ;
; -1.439 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.522      ;
; -1.419 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.049     ; 2.399      ;
; -1.419 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.049     ; 2.399      ;
; -1.417 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.046     ; 2.400      ;
; -1.416 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.049     ; 2.396      ;
; -1.416 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.049     ; 2.396      ;
; -1.414 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.046     ; 2.397      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.024     ; 2.377      ;
; -1.381 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.049     ; 2.361      ;
; -1.381 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.049     ; 2.361      ;
; -1.379 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.046     ; 2.362      ;
; -1.371 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.128      ; 2.528      ;
; -1.371 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.128      ; 2.528      ;
; -1.369 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.131      ; 2.529      ;
; -1.365 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.448      ;
; -1.365 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.448      ;
; -1.365 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.448      ;
; -1.365 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.076      ; 2.448      ;
; -1.352 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.493     ; 1.366      ;
; -1.351 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.493     ; 1.365      ;
; -1.351 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.493     ; 1.365      ;
; -1.344 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.473     ; 1.378      ;
; -1.344 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.473     ; 1.378      ;
; -1.344 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.473     ; 1.378      ;
; -1.344 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.473     ; 1.378      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 2.001 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[0]                         ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.092     ; 0.671      ;
; 2.033 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[2]                         ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.092     ; 0.639      ;
; 2.118 ; LED:led|ledCmdStart_SPI                                                                                     ; LED:led|ledCmdStart_ack_pipe             ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.093     ; 0.553      ;
; 2.156 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|ledCmdStart_SDRAM                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.093     ; 0.515      ;
; 6.592 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.413      ;
; 6.664 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.341      ;
; 6.669 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 4.322      ;
; 6.705 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.300      ;
; 6.730 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[32]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.287     ; 2.926      ;
; 6.741 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[35]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.287     ; 2.915      ;
; 6.770 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 4.226      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[15]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[12]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[13]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[14]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[16]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[20]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[17]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[18]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[19]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[21]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[22]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.776 ; Reset:reset|nReset                                                                                          ; writeWordAddress[23]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.901      ;
; 6.777 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[19]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.287     ; 2.879      ;
; 6.780 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.226      ;
; 6.786 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.218      ;
; 6.789 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[18]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.287     ; 2.867      ;
; 6.790 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 4.194      ;
; 6.791 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.213      ;
; 6.792 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.048     ; 4.210      ;
; 6.793 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.211      ;
; 6.801 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.203      ;
; 6.814 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.192      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[15]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[12]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[13]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[14]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[16]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[20]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[17]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[18]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[19]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[21]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[22]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.828 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[23]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.381     ; 2.849      ;
; 6.834 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 4.173      ;
; 6.835 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[33]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.287     ; 2.821      ;
; 6.839 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.202      ;
; 6.839 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.202      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[0]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[1]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[2]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[3]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[4]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[5]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[6]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[7]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[8]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[9]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[10]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.840 ; Reset:reset|nReset                                                                                          ; LED:led|addressAll[11]                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.383     ; 2.835      ;
; 6.841 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.163      ;
; 6.841 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.200      ;
; 6.841 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.200      ;
; 6.845 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.161      ;
; 6.850 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[34]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.287     ; 2.806      ;
; 6.852 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.154      ;
; 6.857 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 4.135      ;
; 6.858 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.146      ;
; 6.859 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[5]       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.285     ; 2.799      ;
; 6.863 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 4.127      ;
; 6.863 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.141      ;
; 6.865 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.139      ;
; 6.868 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 4.122      ;
; 6.870 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 4.120      ;
; 6.873 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.131      ;
; 6.878 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 4.112      ;
; 6.893 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.113      ;
; 6.895 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.109      ;
; 6.895 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[2]       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.285     ; 2.763      ;
; 6.896 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|cnt[40]      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.286     ; 2.761      ;
; 6.899 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.105      ;
; 6.904 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.100      ;
; 6.906 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[33] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.098      ;
; 6.912 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.092      ;
; 6.914 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.090      ;
; 6.927 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[19]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.114      ;
; 6.927 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[19]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.114      ;
; 6.930 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[18]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.111      ;
; 6.930 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[18]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.111      ;
; 6.934 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.072      ;
; 6.934 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.070      ;
; 6.934 ; LED:led|TurnTimer:turnTimer|cnt[18]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[32]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.107      ;
; 6.935 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[33]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.106      ;
; 6.935 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[33]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.106      ;
; 6.936 ; LED:led|TurnTimer:turnTimer|cnt[18]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[35]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.105      ;
; 6.941 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.065      ;
; 6.943 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.061      ;
; 6.949 ; LED:led|TurnTimer:turnTimer|cnt[17]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[34]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.092      ;
; 6.949 ; LED:led|TurnTimer:turnTimer|cnt[16]~_Duplicate_1                                                            ; LED:led|TurnTimer:turnTimer|cnt[34]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; 0.058      ; 4.092      ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                        ;
+--------+----------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 2.220  ; LED:led|ledCmdStart_SDRAM                    ; LED:led|ledCmdStart_pipe                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 2.778        ; -0.093     ; 0.452      ;
; 21.563 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 2.007      ;
; 21.563 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 2.007      ;
; 21.579 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.991      ;
; 21.579 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.991      ;
; 21.579 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.991      ;
; 21.579 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.991      ;
; 21.579 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.991      ;
; 21.579 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.991      ;
; 21.593 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.977      ;
; 21.593 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.977      ;
; 21.593 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.977      ;
; 21.593 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.977      ;
; 21.593 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.977      ;
; 21.599 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.380     ; 1.968      ;
; 21.599 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.380     ; 1.968      ;
; 21.599 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.380     ; 1.968      ;
; 21.599 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.380     ; 1.968      ;
; 21.599 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.380     ; 1.968      ;
; 21.599 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.380     ; 1.968      ;
; 21.883 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.685      ;
; 21.883 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.685      ;
; 21.914 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.654      ;
; 21.914 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.654      ;
; 21.914 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.654      ;
; 21.914 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.654      ;
; 21.914 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.654      ;
; 22.067 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[5]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.503      ;
; 22.067 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|len[2]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.503      ;
; 22.067 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[7]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.503      ;
; 22.067 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[4]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.503      ;
; 22.173 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[3]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.397      ;
; 22.173 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[0]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.397      ;
; 22.173 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[1]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.397      ;
; 22.173 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[2]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.397      ;
; 22.173 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[5]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.397      ;
; 22.173 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cnt[4]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.397      ;
; 22.268 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.294      ;
; 22.284 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.284      ;
; 22.291 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0000               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.279      ;
; 22.299 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|SCLK                       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.269      ;
; 22.299 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.269      ;
; 22.299 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.269      ;
; 22.299 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.269      ;
; 22.299 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|LAT                        ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.269      ;
; 22.345 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|busy                       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.226      ;
; 22.348 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.220      ;
; 22.349 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.219      ;
; 22.349 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.219      ;
; 22.352 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|initDone                   ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.210      ;
; 22.352 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.210      ;
; 22.387 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.181      ;
; 22.406 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.162      ;
; 22.437 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.125      ;
; 22.442 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.120      ;
; 22.445 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|len[0]                     ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.125      ;
; 22.445 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|start                      ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.125      ;
; 22.462 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[6]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.108      ;
; 22.462 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[3]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.108      ;
; 22.462 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[1]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.108      ;
; 22.462 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[2]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.108      ;
; 22.462 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|data[0]                    ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.108      ;
; 22.485 ; Reset:reset|nReset                           ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.379     ; 1.083      ;
; 22.530 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.1010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.040      ;
; 22.530 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0110               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.040      ;
; 22.530 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.040      ;
; 22.530 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0010               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.040      ;
; 22.530 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|controlSentOnce            ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.040      ;
; 22.530 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|cntTLC5955[0]              ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.040      ;
; 22.530 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0111               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.040      ;
; 22.530 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|LAT                        ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.040      ;
; 22.548 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0100               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.022      ;
; 22.548 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0101               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.022      ;
; 22.548 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.0011               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.022      ;
; 22.562 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.1000               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 1.008      ;
; 22.684 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|i_state.1001               ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.377     ; 0.886      ;
; 22.712 ; Reset:reset|nReset                           ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE       ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.381     ; 0.854      ;
; 22.716 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[5]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.033     ; 2.238      ;
; 22.716 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|len[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.033     ; 2.238      ;
; 22.716 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[7]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.033     ; 2.238      ;
; 22.716 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[4]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.033     ; 2.238      ;
; 22.954 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.996      ;
; 22.954 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.996      ;
; 22.970 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.980      ;
; 22.970 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.980      ;
; 22.970 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.980      ;
; 22.970 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.980      ;
; 22.970 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.980      ;
; 22.970 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.980      ;
; 22.997 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.953      ;
; 22.997 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.953      ;
; 22.997 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.953      ;
; 22.997 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.953      ;
; 22.997 ; LED:led|InitLed:initLed|start                ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.953      ;
; 23.067 ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE ; LED:led|InitLed:initLed|data[3]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.033     ; 1.887      ;
; 23.172 ; LED:led|InitLed:initLed|i_state.0110         ; LED:led|InitLed:initLed|len[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.778      ;
; 23.172 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|data[5]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.778      ;
; 23.172 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|len[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.778      ;
; 23.172 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|data[7]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.778      ;
; 23.172 ; LED:led|InitLed:initLed|i_state.0010         ; LED:led|InitLed:initLed|data[4]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.037     ; 1.778      ;
+--------+----------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_10M'                                                                                  ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 98.495 ; Reset:reset|nReset ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.031     ; 1.461      ;
; 98.908 ; Reset:reset|cnt[2] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.041     ; 1.038      ;
; 98.983 ; Reset:reset|cnt[0] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.041     ; 0.963      ;
; 99.056 ; Reset:reset|cnt[1] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.041     ; 0.890      ;
; 99.393 ; Reset:reset|cnt[0] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.558      ;
; 99.421 ; Reset:reset|cnt[1] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.530      ;
; 99.424 ; Reset:reset|cnt[1] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.527      ;
; 99.559 ; Reset:reset|cnt[2] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.392      ;
; 99.560 ; Reset:reset|cnt[0] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.391      ;
; 99.560 ; Reset:reset|cnt[2] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.391      ;
; 99.591 ; testPin~reg0       ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.037     ; 0.359      ;
; 99.592 ; Reset:reset|cnt[1] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.359      ;
; 99.592 ; Reset:reset|cnt[0] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.359      ;
; 99.601 ; Reset:reset|cnt[2] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.350      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.180 ; LED:led|ledCmdStart_SDRAM                          ; LED:led|ledCmdStart_pipe                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.001        ; 0.093      ; 0.378      ;
; 0.186 ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|data[1]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|data[2]                    ; LED:led|InitLed:initLed|data[2]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|data[0]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|LedCtrl:ledCtrl|SCLK                       ; LED:led|LedCtrl:ledCtrl|SCLK                       ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|initDone                   ; LED:led|InitLed:initLed|initDone                   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|LAT                        ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|len[0]                     ; LED:led|InitLed:initLed|len[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|i_state.0111               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|start                      ; LED:led|InitLed:initLed|start                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|cntTLC5955[0]              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0100               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0101               ; LED:led|InitLed:initLed|i_state.0101               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0011               ; LED:led|InitLed:initLed|i_state.0011               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|i_state.0010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|i_state.0110               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0001               ; LED:led|InitLed:initLed|i_state.0001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|i_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|controlSentOnce            ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; LED:led|ledCmdStart_pipe                           ; LED:led|ledCmdStart_SPI                            ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.197 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; LED:led|InitLed:initLed|data[2]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.202 ; LED:led|ledCmdStart_SPI                            ; LED:led|ledCmdStart_last                           ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; LED:led|ledCmdStart_SPI                            ; LED:led|ledCmdStart                                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.208 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|i_state.1000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|cntTLC5955[0]              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.331      ;
; 0.213 ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|len[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.217 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; LED:led|InitLed:initLed|i_state.0011               ; LED:led|InitLed:initLed|i_state.0100               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.340      ;
; 0.219 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|start                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|i_state.0001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.341      ;
; 0.224 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.345      ;
; 0.227 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0101               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.348      ;
; 0.235 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|len[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.356      ;
; 0.236 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|data[5]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.357      ;
; 0.238 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|data[4]                    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.359      ;
; 0.266 ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|i_state.1001               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.278 ; LED:led|InitLed:initLed|data[3]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.399      ;
; 0.282 ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.405      ;
; 0.294 ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; LED:led|InitLed:initLed|cnt[5]                     ; LED:led|InitLed:initLed|cnt[5]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; LED:led|InitLed:initLed|cnt[3]                     ; LED:led|InitLed:initLed|cnt[3]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; LED:led|InitLed:initLed|cnt[2]                     ; LED:led|InitLed:initLed|cnt[2]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|i_state.0111               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; LED:led|ledCmdStart_last                           ; LED:led|ledCmdStart                                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; LED:led|InitLed:initLed|cnt[1]                     ; LED:led|InitLed:initLed|cnt[1]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; LED:led|InitLed:initLed|i_state.1001               ; LED:led|InitLed:initLed|controlSentOnce            ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; LED:led|InitLed:initLed|i_state.1001               ; LED:led|InitLed:initLed|i_state.1010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; LED:led|InitLed:initLed|cnt[4]                     ; LED:led|InitLed:initLed|cnt[4]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; LED:led|InitLed:initLed|cnt[0]                     ; LED:led|InitLed:initLed|cnt[0]                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.315 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK       ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.439      ;
; 0.320 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|start                      ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; LED:led|InitLed:initLed|i_state.1001               ; LED:led|InitLed:initLed|i_state.0000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.323 ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|i_state.1000               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.325 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.445      ;
; 0.327 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.336 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.457      ;
; 0.337 ; LED:led|InitLed:initLed|data[7]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.458      ;
; 0.342 ; LED:led|InitLed:initLed|data[6]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.464      ;
; 0.346 ; LED:led|InitLed:initLed|len[0]                     ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.466      ;
; 0.356 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.477      ;
; 0.357 ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|LAT                        ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.478      ;
; 0.366 ; LED:led|InitLed:initLed|i_state.0001               ; LED:led|InitLed:initLed|i_state.0010               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.487      ;
; 0.372 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|SCLK                       ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.493      ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.185 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; m_state[0]                                                                                                                                 ; m_state[0]                                                                                                                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; readRequestCnt[3]                                                                                                                          ; readRequestCnt[3]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|state[0]                                                                                                                           ; LED:led|state[0]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|state[2]                                                                                                                           ; LED:led|state[2]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|readReq                                                                                                                            ; LED:led|readReq                                                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|rowChangeAck                                                                                                                       ; LED:led|rowChangeAck                                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; burstCnt[2]                                                                                                                                ; burstCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; burstCnt[1]                                                                                                                                ; burstCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeCnt[3]                                                                                                                                ; writeCnt[3]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeCnt[1]                                                                                                                                ; writeCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeCnt[2]                                                                                                                                ; writeCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; readRequestCnt[1]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; readRequestCnt[2]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|TurnTimer:turnTimer|signal                                                                                                         ; LED:led|TurnTimer:turnTimer|signal                                                                                                         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; writeCnt[0]                                                                                                                                ; writeCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[25]                                ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_addr[7]                                                                                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; burstCnt[0]                                                                                                                                ; burstCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[0]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]       ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[7] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; LED:led|TurnTimer:turnTimer|magIdx[9]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[9]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.198 ; LED:led|addressAll[5]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[23]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; writeWordAddress[21]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[39]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; LED:led|addressAll[6]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[24]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; writeWordAddress[13]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; burstCnt[1]                                                                                                                                ; burstCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; readRequestCnt[1]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.202 ; burstCnt[0]                                                                                                                                ; burstCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; LED:led|TurnTimer:turnTimer|cnt[45]                                                                                                        ; LED:led|TurnTimer:turnTimer|cnt[45]                                                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.212 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.214 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.217 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.220 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.222 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.343      ;
; 0.222 ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.343      ;
; 0.223 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.227 ; LED:led|ledCmdStart_SPI                                                                                                                    ; LED:led|ledCmdStart_ack_pipe                                                                                                               ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; -0.001       ; 0.093      ; 0.423      ;
; 0.229 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.350      ;
; 0.235 ; LED:led|state[2]                                                                                                                           ; LED:led|rowChangeAck                                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.355      ;
; 0.236 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.356      ;
; 0.236 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.237 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.357      ;
; 0.237 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.358      ;
; 0.238 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.358      ;
; 0.242 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.363      ;
; 0.251 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|rdptr_g[6]                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.557      ;
; 0.251 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                        ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; LED:led|ledCmdStart_ack_pipe                                                                                                               ; LED:led|ledCmdStart_ack                                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[0]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_data[0]                                                                                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.256 ; LED:led|addressAll[0]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[18]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_10M'                                                                                  ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; Reset:reset|cnt[1] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Reset:reset|cnt[2] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; testPin~reg0       ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Reset:reset|cnt[0] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.314      ;
; 0.210 ; Reset:reset|cnt[2] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; Reset:reset|cnt[0] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; Reset:reset|cnt[2] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.330      ;
; 0.310 ; Reset:reset|cnt[0] ; Reset:reset|cnt[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; Reset:reset|cnt[1] ; Reset:reset|cnt[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; Reset:reset|cnt[1] ; Reset:reset|cnt[0] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.432      ;
; 0.650 ; Reset:reset|cnt[1] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.032      ; 0.766      ;
; 0.709 ; Reset:reset|cnt[0] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.032      ; 0.825      ;
; 0.764 ; Reset:reset|cnt[2] ; Reset:reset|nReset ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.032      ; 0.880      ;
; 1.064 ; Reset:reset|nReset ; testPin~reg0       ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.211      ;
+-------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PIXCLK'                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.196 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.186      ; 0.486      ;
; 0.199 ; DVI:dvi|v_state.01                                                                                                                         ; DVI:dvi|v_state.01                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DVI:dvi|v_state.00                                                                                                                         ; DVI:dvi|v_state.00                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|refreshCnt[0]                                                                                                                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DVI:dvi|vsyncFound                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|refreshCnt[1]                                                                                                                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.206 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; DVI:dvi|v_state.01                                                                                                                         ; DVI:dvi|v_state.10                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.317      ;
; 0.207 ; DVI:dvi|v_state.01                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.318      ;
; 0.209 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.315      ;
; 0.217 ; DVI:dvi|xCnt[10]                                                                                                                           ; DVI:dvi|xCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.325      ;
; 0.228 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.087      ; 0.399      ;
; 0.268 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.381      ;
; 0.276 ; Reset:reset|nReset                                                                                                                         ; DVI:dvi|v_state.00                                                                                                                         ; CLK_10M      ; PIXCLK      ; -0.500       ; 0.819      ; 0.709      ;
; 0.282 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.388      ;
; 0.286 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[7]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.126      ; 0.496      ;
; 0.306 ; DVI:dvi|yCnt[1]                                                                                                                            ; DVI:dvi|yCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.414      ;
; 0.306 ; DVI:dvi|yCnt[9]                                                                                                                            ; DVI:dvi|yCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.414      ;
; 0.307 ; DVI:dvi|yCnt[5]                                                                                                                            ; DVI:dvi|yCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; DVI:dvi|yCnt[6]                                                                                                                            ; DVI:dvi|yCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; DVI:dvi|yCnt[7]                                                                                                                            ; DVI:dvi|yCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; DVI:dvi|yCnt[8]                                                                                                                            ; DVI:dvi|yCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; DVI:dvi|yCnt[3]                                                                                                                            ; DVI:dvi|yCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.308 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.416      ;
; 0.308 ; DVI:dvi|yCnt[2]                                                                                                                            ; DVI:dvi|yCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.416      ;
; 0.308 ; DVI:dvi|yCnt[4]                                                                                                                            ; DVI:dvi|yCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.416      ;
; 0.309 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[6]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.012      ; 0.405      ;
; 0.309 ; DVI:dvi|xCnt[1]                                                                                                                            ; DVI:dvi|xCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.417      ;
; 0.309 ; DVI:dvi|xCnt[3]                                                                                                                            ; DVI:dvi|xCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.417      ;
; 0.311 ; DVI:dvi|xCnt[5]                                                                                                                            ; DVI:dvi|xCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.419      ;
; 0.312 ; DVI:dvi|xCnt[4]                                                                                                                            ; DVI:dvi|xCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.420      ;
; 0.312 ; DVI:dvi|xCnt[2]                                                                                                                            ; DVI:dvi|xCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.420      ;
; 0.314 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.186      ; 0.604      ;
; 0.314 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|refreshCnt[1]                                                                                                                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.425      ;
; 0.316 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[0]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.143      ; 0.543      ;
; 0.316 ; Reset:reset|nReset                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; CLK_10M      ; PIXCLK      ; -0.500       ; 0.819      ; 0.749      ;
; 0.316 ; DVI:dvi|yCnt[0]                                                                                                                            ; DVI:dvi|yCnt[0]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.424      ;
; 0.316 ; DVI:dvi|v_state.10                                                                                                                         ; DVI:dvi|v_state.00                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.427      ;
; 0.317 ; Reset:reset|nReset                                                                                                                         ; DVI:dvi|v_state.01                                                                                                                         ; CLK_10M      ; PIXCLK      ; -0.500       ; 0.819      ; 0.750      ;
; 0.318 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[1]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.143      ; 0.545      ;
; 0.321 ; DVI:dvi|xCnt[0]                                                                                                                            ; DVI:dvi|xCnt[0]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.429      ;
; 0.322 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|xCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.430      ;
; 0.323 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|xCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.431      ;
; 0.324 ; DVI:dvi|xCnt[8]                                                                                                                            ; DVI:dvi|xCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.432      ;
; 0.328 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.025      ; 0.437      ;
; 0.329 ; DVI:dvi|yCnt[10]                                                                                                                           ; DVI:dvi|yCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.437      ;
; 0.331 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.025      ; 0.440      ;
; 0.334 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.069      ; 0.507      ;
; 0.335 ; DVI:dvi|xCnt[9]                                                                                                                            ; DVI:dvi|xCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.443      ;
; 0.336 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.025      ; 0.445      ;
; 0.339 ; DVI:dvi|v_state.00                                                                                                                         ; DVI:dvi|vsyncFound                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.450      ;
; 0.342 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.126      ; 0.552      ;
; 0.344 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.186      ; 0.634      ;
; 0.346 ; Reset:reset|nReset                                                                                                                         ; DVI:dvi|v_state.10                                                                                                                         ; CLK_10M      ; PIXCLK      ; -0.500       ; 0.819      ; 0.779      ;
; 0.357 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.465      ;
; 0.357 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.071      ; 0.512      ;
; 0.359 ; DVI:dvi|v_state.00                                                                                                                         ; DVI:dvi|v_state.01                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.470      ;
; 0.376 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[8]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.012      ; 0.472      ;
; 0.378 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[2]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.054      ; 0.516      ;
; 0.389 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.497      ;
; 0.389 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[3]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.143      ; 0.616      ;
; 0.401 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[5]                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.054      ; 0.539      ;
; 0.404 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.510      ;
; 0.405 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.511      ;
; 0.412 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0   ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.186      ; 0.702      ;
; 0.417 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.126      ; 0.627      ;
; 0.426 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.071      ; 0.581      ;
; 0.426 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.071      ; 0.581      ;
; 0.443 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.035     ; 0.492      ;
; 0.450 ; DVI:dvi|yCnt[1]                                                                                                                            ; DVI:dvi|yCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.563      ;
; 0.450 ; DVI:dvi|yCnt[9]                                                                                                                            ; DVI:dvi|yCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.563      ;
; 0.451 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.557      ;
; 0.451 ; DVI:dvi|yCnt[5]                                                                                                                            ; DVI:dvi|yCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.564      ;
; 0.451 ; DVI:dvi|yCnt[7]                                                                                                                            ; DVI:dvi|yCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.564      ;
; 0.451 ; DVI:dvi|yCnt[3]                                                                                                                            ; DVI:dvi|yCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.564      ;
; 0.452 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.076     ; 0.460      ;
; 0.455 ; DVI:dvi|xCnt[1]                                                                                                                            ; DVI:dvi|xCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.566      ;
; 0.455 ; DVI:dvi|xCnt[3]                                                                                                                            ; DVI:dvi|xCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.566      ;
; 0.457 ; DVI:dvi|xCnt[5]                                                                                                                            ; DVI:dvi|xCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.568      ;
; 0.460 ; DVI:dvi|yCnt[0]                                                                                                                            ; DVI:dvi|yCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.573      ;
; 0.460 ; DVI:dvi|yCnt[6]                                                                                                                            ; DVI:dvi|yCnt[7]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.573      ;
; 0.460 ; DVI:dvi|yCnt[8]                                                                                                                            ; DVI:dvi|yCnt[9]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.573      ;
; 0.461 ; DVI:dvi|yCnt[2]                                                                                                                            ; DVI:dvi|yCnt[3]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.574      ;
; 0.461 ; DVI:dvi|yCnt[4]                                                                                                                            ; DVI:dvi|yCnt[5]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.574      ;
; 0.463 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                  ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.035     ; 0.512      ;
; 0.463 ; DVI:dvi|yCnt[0]                                                                                                                            ; DVI:dvi|yCnt[2]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.576      ;
; 0.463 ; DVI:dvi|yCnt[6]                                                                                                                            ; DVI:dvi|yCnt[8]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.576      ;
; 0.463 ; DVI:dvi|yCnt[8]                                                                                                                            ; DVI:dvi|yCnt[10]                                                                                                                           ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.576      ;
; 0.464 ; DVI:dvi|yCnt[2]                                                                                                                            ; DVI:dvi|yCnt[4]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.577      ;
; 0.464 ; DVI:dvi|yCnt[4]                                                                                                                            ; DVI:dvi|yCnt[6]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.577      ;
; 0.465 ; DVI:dvi|xCnt[0]                                                                                                                            ; DVI:dvi|xCnt[1]                                                                                                                            ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.576      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 8.981 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.004      ;
; 8.981 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.004      ;
; 9.082 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 1.883      ;
; 9.082 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 1.883      ;
; 9.168 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.839      ;
; 9.168 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.839      ;
; 9.180 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 1.812      ;
; 9.192 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.047     ; 1.812      ;
; 9.192 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.047     ; 1.812      ;
; 9.269 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.718      ;
; 9.269 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.718      ;
; 9.293 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_4         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 1.691      ;
; 9.293 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_15        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 1.691      ;
; 9.418 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.047     ; 1.585      ;
; 9.418 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.047     ; 1.585      ;
; 9.465 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.532      ;
; 9.465 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.532      ;
; 9.507 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_12        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 1.486      ;
; 9.520 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.485      ;
; 9.535 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.464      ;
; 9.535 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.464      ;
; 9.556 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.053     ; 1.442      ;
; 9.559 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.448      ;
; 9.559 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.448      ;
; 9.559 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.448      ;
; 9.559 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.448      ;
; 9.560 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.447      ;
; 9.569 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.426      ;
; 9.578 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.058     ; 1.415      ;
; 9.578 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.058     ; 1.415      ;
; 9.609 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_7         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.386      ;
; 9.633 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.042     ; 1.375      ;
; 9.648 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.358      ;
; 9.648 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.358      ;
; 9.648 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.042     ; 1.349      ;
; 9.648 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.042     ; 1.349      ;
; 9.648 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.042     ; 1.349      ;
; 9.648 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.042     ; 1.349      ;
; 9.649 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.042     ; 1.348      ;
; 9.652 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.353      ;
; 9.652 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.353      ;
; 9.679 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_3         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 1.294      ;
; 9.685 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.321      ;
; 9.685 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.321      ;
; 9.685 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.321      ;
; 9.686 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.311      ;
; 9.741 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_2         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.254      ;
; 9.774 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.222      ;
; 9.784 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.222      ;
; 9.795 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.033     ; 1.270      ;
; 9.795 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.033     ; 1.270      ;
; 9.795 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.033     ; 1.270      ;
; 9.795 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.033     ; 1.270      ;
; 9.795 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.033     ; 1.270      ;
; 9.798 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.265      ;
; 9.798 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.265      ;
; 9.798 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.265      ;
; 9.798 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.265      ;
; 9.798 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.265      ;
; 9.798 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.265      ;
; 9.798 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.265      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.200      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[8]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.200      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[3]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.200      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[0]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.200      ;
; 9.878 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.031     ; 1.189      ;
; 9.878 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[1]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.031     ; 1.189      ;
; 9.878 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[2]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.031     ; 1.189      ;
; 9.878 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[4]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.031     ; 1.189      ;
; 9.878 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.031     ; 1.189      ;
; 9.878 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.031     ; 1.189      ;
; 9.878 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.031     ; 1.189      ;
; 9.878 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[12]     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.031     ; 1.189      ;
; 9.878 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.031     ; 1.189      ;
; 9.893 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.173      ;
; 9.900 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.039     ; 1.159      ;
; 9.900 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.039     ; 1.159      ;
; 9.900 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.039     ; 1.159      ;
; 9.900 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.039     ; 1.159      ;
; 9.900 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.039     ; 1.159      ;
; 9.912 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.154      ;
; 9.912 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.154      ;
; 9.912 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.154      ;
; 9.912 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.154      ;
; 9.912 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.154      ;
; 9.937 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.127      ;
; 9.937 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.127      ;
; 9.944 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.120      ;
; 9.944 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.120      ;
; 9.944 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.120      ;
; 9.944 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.120      ;
; 9.944 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.120      ;
; 9.944 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.120      ;
; 9.944 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.120      ;
; 9.944 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.120      ;
; 9.946 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.116      ;
; 9.946 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.116      ;
; 9.946 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.116      ;
; 9.946 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.116      ;
; 9.946 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.116      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.506 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000000001                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|f_pop                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000010                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.824      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.824      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.824      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.010000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.824      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.822      ;
; 0.709 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000010000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000001000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.767 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 0.839      ;
; 0.810 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000001000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000010000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.934      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.951      ;
; 0.837 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.960      ;
; 0.837 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.960      ;
; 0.854 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.979      ;
; 0.854 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.979      ;
; 0.854 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.979      ;
; 0.854 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.979      ;
; 0.854 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.979      ;
; 0.869 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.993      ;
; 0.872 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.990      ;
; 0.872 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.990      ;
; 0.872 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.990      ;
; 0.872 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.990      ;
; 0.872 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.990      ;
; 0.877 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.877 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[1]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.877 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[2]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.877 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[4]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.877 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.877 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.877 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.877 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[12]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.877 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.003      ;
; 0.880 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 0.952      ;
; 0.886 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.011      ;
; 0.886 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[8]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.011      ;
; 0.886 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[3]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.011      ;
; 0.886 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[0]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.011      ;
; 0.951 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.081      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.081      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.081      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.081      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.081      ;
; 1.002 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.084      ;
; 1.009 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_2                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.090      ;
; 1.020 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.093      ;
; 1.056 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_3                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; -0.005     ; 1.115      ;
; 1.096 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 1.161      ;
; 1.106 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.188      ;
; 1.107 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.181      ;
; 1.107 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.181      ;
; 1.107 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.181      ;
; 1.108 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.190      ;
; 1.108 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.190      ;
; 1.108 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.190      ;
; 1.108 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.190      ;
; 1.113 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_7                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.193      ;
; 1.114 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.187      ;
; 1.114 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.187      ;
; 1.119 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.192      ;
; 1.119 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.192      ;
; 1.130 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.205      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+-------------------------------+----------+-------+----------+---------+---------------------+
; Clock                         ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack              ; -3.944   ; 0.180 ; 7.541    ; 0.506   ; -3.000              ;
;  CLK_10M                      ; 97.514   ; 0.187 ; N/A      ; N/A     ; 49.273              ;
;  PIXCLK                       ; -3.944   ; 0.196 ; N/A      ; N/A     ; -3.000              ;
;  pll|altpll_0|sd1|pll7|clk[0] ; 1.414    ; 0.185 ; 7.541    ; 0.506   ; 5.250               ;
;  pll|altpll_0|sd1|pll7|clk[1] ; 1.781    ; 0.180 ; N/A      ; N/A     ; 12.243              ;
; Design-wide TNS               ; -134.27  ; 0.0   ; 0.0      ; 0.0     ; -118.488            ;
;  CLK_10M                      ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PIXCLK                       ; -134.270 ; 0.000 ; N/A      ; N/A     ; -118.488            ;
;  pll|altpll_0|sd1|pll7|clk[0] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_0|sd1|pll7|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GSCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nCAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nCS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nRAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nWE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; testPin       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; QE[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[16]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[17]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[18]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_10M             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VSYNC               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DE                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PIXCLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[19]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[20]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[21]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[22]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[23]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAG2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSYNC               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAG1                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GSCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDO[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDO[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SDO[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; testPin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GSCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDO[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDO[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SDO[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; testPin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GSCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDO[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDO[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDO[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; testPin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLK_10M                      ; CLK_10M                      ; 14       ; 0        ; 0        ; 0        ;
; CLK_10M                      ; PIXCLK                       ; 0        ; 0        ; 4        ; 0        ;
; PIXCLK                       ; PIXCLK                       ; 569      ; 208      ; 0        ; 442      ;
; pll|altpll_0|sd1|pll7|clk[0] ; PIXCLK                       ; 9        ; 0        ; 0        ; 0        ;
; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 431      ; 0        ; 0        ; 0        ;
; PIXCLK                       ; pll|altpll_0|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 38812    ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 78       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 613      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLK_10M                      ; CLK_10M                      ; 14       ; 0        ; 0        ; 0        ;
; CLK_10M                      ; PIXCLK                       ; 0        ; 0        ; 4        ; 0        ;
; PIXCLK                       ; PIXCLK                       ; 569      ; 208      ; 0        ; 442      ;
; pll|altpll_0|sd1|pll7|clk[0] ; PIXCLK                       ; 9        ; 0        ; 0        ; 0        ;
; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 431      ; 0        ; 0        ; 0        ;
; PIXCLK                       ; pll|altpll_0|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 38812    ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[1] ; 78       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 613      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 130      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 130      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 92    ; 92   ;
; Unconstrained Output Ports      ; 48    ; 48   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------+
; Clock Status Summary                                                                  ;
+------------------------------+------------------------------+-----------+-------------+
; Target                       ; Clock                        ; Type      ; Status      ;
+------------------------------+------------------------------+-----------+-------------+
; CLK_10M                      ; CLK_10M                      ; Base      ; Constrained ;
; PIXCLK                       ; PIXCLK                       ; Base      ; Constrained ;
; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; Generated ; Constrained ;
; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; Generated ; Constrained ;
; pll|altpll_0|sd1|pll7|clk[2] ; pll|altpll_0|sd1|pll7|clk[2] ; Generated ; Constrained ;
+------------------------------+------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DE         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAG2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BA[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BA[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GSCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LAT         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nCAS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nCS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRAS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nWE         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; testPin     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DE         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAG2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BA[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BA[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GSCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LAT         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nCAS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nCS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRAS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nWE         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; testPin     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Feb 20 15:07:06 2022
Info: Command: quartus_sta flicker -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_oei1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a* 
Info (332104): Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 100.000 -waveform {0.000 50.000} -name CLK_10M CLK_10M
    Info (332110): create_generated_clock -source {pll|altpll_0|sd1|pll7|inclk[0]} -multiply_by 9 -duty_cycle 50.00 -name {pll|altpll_0|sd1|pll7|clk[0]} {pll|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_0|sd1|pll7|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll|altpll_0|sd1|pll7|clk[1]} {pll|altpll_0|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_0|sd1|pll7|inclk[0]} -divide_by 17 -multiply_by 54 -duty_cycle 50.00 -name {pll|altpll_0|sd1|pll7|clk[2]} {pll|altpll_0|sd1|pll7|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name PIXCLK PIXCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.944
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.944            -134.270 PIXCLK 
    Info (332119):     1.414               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.781               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    97.514               0.000 CLK_10M 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 CLK_10M 
    Info (332119):     0.357               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.358               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.381               0.000 PIXCLK 
Info (332146): Worst-case recovery slack is 7.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.541               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.926               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -86.595 PIXCLK 
    Info (332119):     5.250               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    12.246               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    49.596               0.000 CLK_10M 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.469            -113.841 PIXCLK 
    Info (332119):     1.548               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.887               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    97.765               0.000 CLK_10M 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.312               0.000 CLK_10M 
    Info (332119):     0.312               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.333               0.000 PIXCLK 
Info (332146): Worst-case recovery slack is 7.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.905               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.833
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.833               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -86.522 PIXCLK 
    Info (332119):     5.273               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    12.243               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    49.597               0.000 CLK_10M 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.793
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.793             -51.021 PIXCLK 
    Info (332119):     2.001               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     2.220               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    98.495               0.000 CLK_10M 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.185               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.187               0.000 CLK_10M 
    Info (332119):     0.196               0.000 PIXCLK 
Info (332146): Worst-case recovery slack is 8.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.981               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.506               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -118.488 PIXCLK 
    Info (332119):     5.312               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    12.282               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    49.273               0.000 CLK_10M 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Sun Feb 20 15:07:08 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


