Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Apr  1 15:27:36 2019
| Host         : tensaZangetsu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mix_columns_timing_summary_routed.rpt -warn_on_violation -rpx mix_columns_timing_summary_routed.rpx
| Design       : mix_columns
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.863        0.000                      0                 1541        0.105        0.000                      0                 1541        1.793        0.000                       0                   902  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.293}        4.586           218.055         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.863        0.000                      0                 1541        0.105        0.000                      0                 1541        1.793        0.000                       0                   902  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.538ns (21.319%)  route 1.986ns (78.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 8.729 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.261     7.001    data_out[127]_i_1_n_0
    SLICE_X100Y126       FDRE                                         r  data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.289     8.729    clk_IBUF_BUFG
    SLICE_X100Y126       FDRE                                         r  data_out_reg[2]/C
                         clock pessimism              0.307     9.036    
                         clock uncertainty           -0.035     9.000    
    SLICE_X100Y126       FDRE (Setup_fdre_C_CE)      -0.136     8.864    data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.538ns (21.319%)  route 1.986ns (78.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 8.729 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.261     7.001    data_out[127]_i_1_n_0
    SLICE_X100Y126       FDRE                                         r  data_out_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.289     8.729    clk_IBUF_BUFG
    SLICE_X100Y126       FDRE                                         r  data_out_reg[42]/C
                         clock pessimism              0.307     9.036    
                         clock uncertainty           -0.035     9.000    
    SLICE_X100Y126       FDRE (Setup_fdre_C_CE)      -0.136     8.864    data_out_reg[42]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.538ns (21.736%)  route 1.937ns (78.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 8.731 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.213     6.953    data_out[127]_i_1_n_0
    SLICE_X100Y128       FDRE                                         r  data_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.291     8.731    clk_IBUF_BUFG
    SLICE_X100Y128       FDRE                                         r  data_out_reg[26]/C
                         clock pessimism              0.307     9.038    
                         clock uncertainty           -0.035     9.002    
    SLICE_X100Y128       FDRE (Setup_fdre_C_CE)      -0.136     8.866    data_out_reg[26]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[98]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.538ns (21.685%)  route 1.943ns (78.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 8.743 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.219     6.959    data_out[127]_i_1_n_0
    SLICE_X100Y145       FDRE                                         r  data_out_reg[98]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.303     8.743    clk_IBUF_BUFG
    SLICE_X100Y145       FDRE                                         r  data_out_reg[98]/C
                         clock pessimism              0.307     9.050    
                         clock uncertainty           -0.035     9.014    
    SLICE_X100Y145       FDRE (Setup_fdre_C_CE)      -0.136     8.878    data_out_reg[98]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[114]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.538ns (22.036%)  route 1.903ns (77.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 8.743 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.179     6.919    data_out[127]_i_1_n_0
    SLICE_X100Y146       FDRE                                         r  data_out_reg[114]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.303     8.743    clk_IBUF_BUFG
    SLICE_X100Y146       FDRE                                         r  data_out_reg[114]/C
                         clock pessimism              0.307     9.050    
                         clock uncertainty           -0.035     9.014    
    SLICE_X100Y146       FDRE (Setup_fdre_C_CE)      -0.136     8.878    data_out_reg[114]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[115]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.538ns (22.036%)  route 1.903ns (77.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 8.743 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.179     6.919    data_out[127]_i_1_n_0
    SLICE_X100Y146       FDRE                                         r  data_out_reg[115]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.303     8.743    clk_IBUF_BUFG
    SLICE_X100Y146       FDRE                                         r  data_out_reg[115]/C
                         clock pessimism              0.307     9.050    
                         clock uncertainty           -0.035     9.014    
    SLICE_X100Y146       FDRE (Setup_fdre_C_CE)      -0.136     8.878    data_out_reg[115]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.538ns (22.368%)  route 1.867ns (77.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 8.736 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.143     6.883    data_out[127]_i_1_n_0
    SLICE_X100Y132       FDRE                                         r  data_out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.296     8.736    clk_IBUF_BUFG
    SLICE_X100Y132       FDRE                                         r  data_out_reg[27]/C
                         clock pessimism              0.307     9.043    
                         clock uncertainty           -0.035     9.007    
    SLICE_X100Y132       FDRE (Setup_fdre_C_CE)      -0.136     8.871    data_out_reg[27]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.538ns (22.368%)  route 1.867ns (77.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 8.736 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.143     6.883    data_out[127]_i_1_n_0
    SLICE_X100Y132       FDRE                                         r  data_out_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.296     8.736    clk_IBUF_BUFG
    SLICE_X100Y132       FDRE                                         r  data_out_reg[34]/C
                         clock pessimism              0.307     9.043    
                         clock uncertainty           -0.035     9.007    
    SLICE_X100Y132       FDRE (Setup_fdre_C_CE)      -0.136     8.871    data_out_reg[34]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.538ns (22.727%)  route 1.829ns (77.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 8.733 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.105     6.845    data_out[127]_i_1_n_0
    SLICE_X100Y129       FDRE                                         r  data_out_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.293     8.733    clk_IBUF_BUFG
    SLICE_X100Y129       FDRE                                         r  data_out_reg[35]/C
                         clock pessimism              0.307     9.040    
                         clock uncertainty           -0.035     9.004    
    SLICE_X100Y129       FDRE (Setup_fdre_C_CE)      -0.136     8.868    data_out_reg[35]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.538ns (22.727%)  route 1.829ns (77.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 8.733 - 4.586 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.383     4.478    clk_IBUF_BUFG
    SLICE_X84Y136        FDRE                                         r  cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.433     4.911 f  cntr_reg[3]/Q
                         net (fo=6, routed)           0.724     5.635    cntr[3]
    SLICE_X84Y136        LUT5 (Prop_lut5_I0_O)        0.105     5.740 r  data_out[127]_i_1/O
                         net (fo=128, routed)         1.105     6.845    data_out[127]_i_1_n_0
    SLICE_X100Y129       FDRE                                         r  data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    Y22                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.363    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.440 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         1.293     8.733    clk_IBUF_BUFG
    SLICE_X100Y129       FDRE                                         r  data_out_reg[3]/C
                         clock pessimism              0.307     9.040    
                         clock uncertainty           -0.035     9.004    
    SLICE_X100Y129       FDRE (Setup_fdre_C_CE)      -0.136     8.868    data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  2.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i0/i1/i0/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i0/i1/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.580     1.659    i0/i1/i0/CLK
    SLICE_X93Y144        FDRE                                         r  i0/i1/i0/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y144        FDRE (Prop_fdre_C_Q)         0.141     1.800 r  i0/i1/i0/result_reg[0]/Q
                         net (fo=1, routed)           0.053     1.854    i0/i1/i0/mul_8_result0[0]
    SLICE_X92Y144        LUT4 (Prop_lut4_I1_O)        0.045     1.899 r  i0/i1/i0/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.899    i0/i1/i0_n_11
    SLICE_X92Y144        FDRE                                         r  i0/i1/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.850     2.189    i0/i1/CLK
    SLICE_X92Y144        FDRE                                         r  i0/i1/result_reg[0]/C
                         clock pessimism             -0.516     1.672    
    SLICE_X92Y144        FDRE (Hold_fdre_C_D)         0.121     1.793    i0/i1/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i0/i3/i1/result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i0/i3/result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.579     1.658    i0/i3/i1/CLK
    SLICE_X93Y142        FDRE                                         r  i0/i3/i1/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y142        FDRE (Prop_fdre_C_Q)         0.141     1.799 r  i0/i3/i1/result_reg[7]/Q
                         net (fo=1, routed)           0.053     1.853    i0/i3/i0/result_reg[7]_3[7]
    SLICE_X92Y142        LUT4 (Prop_lut4_I2_O)        0.045     1.898 r  i0/i3/i0/result[7]_i_1/O
                         net (fo=1, routed)           0.000     1.898    i0/i3/i0_n_4
    SLICE_X92Y142        FDRE                                         r  i0/i3/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.849     2.188    i0/i3/CLK
    SLICE_X92Y142        FDRE                                         r  i0/i3/result_reg[7]/C
                         clock pessimism             -0.516     1.671    
    SLICE_X92Y142        FDRE (Hold_fdre_C_D)         0.121     1.792    i0/i3/result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i1/i1/i0/result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i1/i1/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.580     1.659    i1/i1/i0/CLK
    SLICE_X97Y141        FDRE                                         r  i1/i1/i0/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE (Prop_fdre_C_Q)         0.141     1.800 r  i1/i1/i0/result_reg[5]/Q
                         net (fo=1, routed)           0.053     1.854    i1/i1/i1/result_reg[7]_0[5]
    SLICE_X96Y141        LUT4 (Prop_lut4_I1_O)        0.045     1.899 r  i1/i1/i1/result[5]_i_1/O
                         net (fo=1, routed)           0.000     1.899    i1/i1/i1_n_2
    SLICE_X96Y141        FDRE                                         r  i1/i1/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.851     2.190    i1/i1/CLK
    SLICE_X96Y141        FDRE                                         r  i1/i1/result_reg[5]/C
                         clock pessimism             -0.517     1.672    
    SLICE_X96Y141        FDRE (Hold_fdre_C_D)         0.121     1.793    i1/i1/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i3/i0/i1/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i3/i0/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.578     1.657    i3/i0/i1/CLK
    SLICE_X99Y137        FDRE                                         r  i3/i0/i1/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y137        FDRE (Prop_fdre_C_Q)         0.141     1.798 r  i3/i0/i1/result_reg[4]/Q
                         net (fo=1, routed)           0.053     1.852    i3/i0/i3/result_reg[7]_3[4]
    SLICE_X98Y137        LUT4 (Prop_lut4_I2_O)        0.045     1.897 r  i3/i0/i3/result[4]_i_1/O
                         net (fo=1, routed)           0.000     1.897    i3/i0/p_0_in[4]
    SLICE_X98Y137        FDRE                                         r  i3/i0/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.848     2.187    i3/i0/CLK
    SLICE_X98Y137        FDRE                                         r  i3/i0/result_reg[4]/C
                         clock pessimism             -0.516     1.670    
    SLICE_X98Y137        FDRE (Hold_fdre_C_D)         0.121     1.791    i3/i0/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i3/i1/i0/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i3/i1/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.576     1.655    i3/i1/i0/CLK
    SLICE_X97Y133        FDRE                                         r  i3/i1/i0/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y133        FDRE (Prop_fdre_C_Q)         0.141     1.796 r  i3/i1/i0/result_reg[3]/Q
                         net (fo=1, routed)           0.053     1.850    i3/i1/i3/Q[3]
    SLICE_X96Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.895 r  i3/i1/i3/result[3]_i_1/O
                         net (fo=1, routed)           0.000     1.895    i3/i1/i3_n_8
    SLICE_X96Y133        FDRE                                         r  i3/i1/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.845     2.184    i3/i1/CLK
    SLICE_X96Y133        FDRE                                         r  i3/i1/result_reg[3]/C
                         clock pessimism             -0.515     1.668    
    SLICE_X96Y133        FDRE (Hold_fdre_C_D)         0.121     1.789    i3/i1/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i1/i0/i2/result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i1/i0/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.579     1.658    i1/i0/i2/CLK
    SLICE_X97Y139        FDRE                                         r  i1/i0/i2/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y139        FDRE (Prop_fdre_C_Q)         0.141     1.799 r  i1/i0/i2/result_reg[5]/Q
                         net (fo=1, routed)           0.053     1.853    i1/i0/i1/result_reg[7]_4[5]
    SLICE_X96Y139        LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  i1/i0/i1/result[5]_i_1/O
                         net (fo=1, routed)           0.000     1.898    i1/i0/p_0_in[5]
    SLICE_X96Y139        FDRE                                         r  i1/i0/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.850     2.189    i1/i0/CLK
    SLICE_X96Y139        FDRE                                         r  i1/i0/result_reg[5]/C
                         clock pessimism             -0.517     1.671    
    SLICE_X96Y139        FDRE (Hold_fdre_C_D)         0.121     1.792    i1/i0/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i2/i1/i0/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i2/i1/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.586     1.665    i2/i1/i0/CLK
    SLICE_X105Y137       FDRE                                         r  i2/i1/i0/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y137       FDRE (Prop_fdre_C_Q)         0.141     1.806 r  i2/i1/i0/result_reg[3]/Q
                         net (fo=1, routed)           0.053     1.860    i2/i1/i2/result_reg[7]_3[3]
    SLICE_X104Y137       LUT4 (Prop_lut4_I1_O)        0.045     1.905 r  i2/i1/i2/result[3]_i_1/O
                         net (fo=1, routed)           0.000     1.905    i2/i1/i2_n_8
    SLICE_X104Y137       FDRE                                         r  i2/i1/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.856     2.195    i2/i1/CLK
    SLICE_X104Y137       FDRE                                         r  i2/i1/result_reg[3]/C
                         clock pessimism             -0.516     1.678    
    SLICE_X104Y137       FDRE (Hold_fdre_C_D)         0.121     1.799    i2/i1/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i3/i3/i0/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i3/i3/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.577     1.656    i3/i3/i0/CLK
    SLICE_X97Y135        FDRE                                         r  i3/i3/i0/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y135        FDRE (Prop_fdre_C_Q)         0.141     1.797 r  i3/i3/i0/result_reg[4]/Q
                         net (fo=1, routed)           0.053     1.851    i3/i3/i3/Q[4]
    SLICE_X96Y135        LUT4 (Prop_lut4_I1_O)        0.045     1.896 r  i3/i3/i3/result[4]_i_1/O
                         net (fo=1, routed)           0.000     1.896    i3/i3/i3_n_3
    SLICE_X96Y135        FDRE                                         r  i3/i3/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.847     2.186    i3/i3/CLK
    SLICE_X96Y135        FDRE                                         r  i3/i3/result_reg[4]/C
                         clock pessimism             -0.516     1.669    
    SLICE_X96Y135        FDRE (Hold_fdre_C_D)         0.121     1.790    i3/i3/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i0/i2/i3/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i0/i2/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.586     1.665    i0/i2/i3/CLK
    SLICE_X103Y143       FDRE                                         r  i0/i2/i3/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y143       FDRE (Prop_fdre_C_Q)         0.141     1.806 r  i0/i2/i3/result_reg[2]/Q
                         net (fo=1, routed)           0.053     1.860    i0/i2/i0/Q[2]
    SLICE_X102Y143       LUT4 (Prop_lut4_I0_O)        0.045     1.905 r  i0/i2/i0/result[2]_i_1/O
                         net (fo=1, routed)           0.000     1.905    i0/i2/i0_n_9
    SLICE_X102Y143       FDRE                                         r  i0/i2/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.856     2.195    i0/i2/CLK
    SLICE_X102Y143       FDRE                                         r  i0/i2/result_reg[2]/C
                         clock pessimism             -0.516     1.678    
    SLICE_X102Y143       FDRE (Hold_fdre_C_D)         0.121     1.799    i0/i2/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i0/i0/i3/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i0/i0/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.573     1.652    i0/i0/i3/CLK
    SLICE_X89Y142        FDRE                                         r  i0/i0/i3/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     1.793 r  i0/i0/i3/result_reg[6]/Q
                         net (fo=1, routed)           0.055     1.849    i0/i0/i0/Q[6]
    SLICE_X88Y142        LUT4 (Prop_lut4_I0_O)        0.045     1.894 r  i0/i0/i0/result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.894    i0/i0/p_0_in[6]
    SLICE_X88Y142        FDRE                                         r  i0/i0/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=901, routed)         0.843     2.182    i0/i0/CLK
    SLICE_X88Y142        FDRE                                         r  i0/i0/result_reg[6]/C
                         clock pessimism             -0.516     1.665    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.120     1.785    i0/i0/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.293 }
Period(ns):         4.586
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         4.586       2.994      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.586       3.586      SLICE_X85Y136   cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.586       3.586      SLICE_X85Y136   cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.586       3.586      SLICE_X84Y136   cntr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.586       3.586      SLICE_X84Y136   cntr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.586       3.586      SLICE_X100Y139  data_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.586       3.586      SLICE_X92Y132   data_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.586       3.586      SLICE_X88Y125   data_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.586       3.586      SLICE_X92Y127   data_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.586       3.586      SLICE_X90Y129   data_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X88Y126   data_out_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X99Y138   i0/i2/i1/result_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X97Y139   i1/i0/i2/result_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X99Y138   i1/i0/i2/result_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X97Y139   i1/i0/i2/result_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X96Y139   i1/i1/result_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X96Y137   i1/result_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X100Y136  i2/i0/i0/result_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X99Y137   i2/i0/i0/result_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X100Y136  i2/i1/i1/result_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X100Y139  data_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X92Y132   data_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X88Y125   data_out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X88Y125   data_out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X92Y127   data_out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X96Y126   data_out_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X96Y126   data_out_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X94Y139   data_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X94Y139   data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X100Y139  data_out_reg[20]/C



