==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 12.99 seconds. CPU system time: 1.37 seconds. Elapsed time: 14.59 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.57 seconds. CPU system time: 0.79 seconds. Elapsed time: 7.55 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.56 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.69 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.02 seconds. CPU system time: 0.75 seconds. Elapsed time: 6.84 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.43 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.03 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.7 seconds. CPU system time: 1.02 seconds. Elapsed time: 11.7 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 197.508 MB.
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.84 seconds. CPU system time: 1.69 seconds. Elapsed time: 20.81 seconds; current allocated memory: 202.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,970 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,366 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,919 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,718 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:96:22)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'omp_reconstruction(float*, float (*) [128], float*)' (src_omp.cpp:250:23)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'omp_reconstruction(float*, float (*) [128], float*)' (src_omp.cpp:274:23)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'omp_reconstruction(float*, float (*) [128], float*)' (src_omp.cpp:292:16)
INFO: [HLS 214-291] Loop 'dot_inner' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:37:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_3' (src_omp.cpp:283:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:10:15) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_2' (src_omp.cpp:269:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:234:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:252:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:100:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:10:15) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:88:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:67:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:52:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'dot_inner' (src_omp.cpp:37:20) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:60:0)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:78:20)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:191:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:194:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:197:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:200:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:222:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:240:16)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:206:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:206:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:209:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:209:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:209:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:209:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'VITIS_LOOP_290_4'(src_omp.cpp:290:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:290:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.9 seconds. Elapsed time: 7.97 seconds; current allocated memory: 203.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 203.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 210.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 212.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_mats' (src_omp.cpp:117) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (src_omp.cpp:129) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_4' (src_omp.cpp:137) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inv_d_loop' (src_omp.cpp:145) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_6' (src_omp.cpp:153) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'calc_T' (src_omp.cpp:163) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_8' (src_omp.cpp:171) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_x' (src_omp.cpp:206) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'compute_G' (src_omp.cpp:263) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'compute_b' (src_omp.cpp:280) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mult_theta' (src_omp.cpp:301) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'map_out' (src_omp.cpp:310) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute_G' (src_omp.cpp:263) in function 'omp_reconstruction' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute_b' (src_omp.cpp:280) in function 'omp_reconstruction' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mult_theta' (src_omp.cpp:301) in function 'omp_reconstruction' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_mats' (src_omp.cpp:117) in function 'acd_inversion' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'calc_T' (src_omp.cpp:163) in function 'acd_inversion' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_171_8' (src_omp.cpp:171) in function 'acd_inversion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_264_1' (src_omp.cpp:264) in function 'omp_reconstruction' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_290_4' (src_omp.cpp:290) in function 'omp_reconstruction' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_303_5' (src_omp.cpp:303) in function 'omp_reconstruction' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_118_1' (src_omp.cpp:118) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_164_7' (src_omp.cpp:164) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_173_9' (src_omp.cpp:173) in function 'acd_inversion' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'y_local' (src_omp.cpp:289) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.3 seconds; current allocated memory: 241.684 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:209:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_135_3' (src_omp.cpp:135:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'decomp_loop' (src_omp.cpp:126:18) in function 'acd_inversion' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_151_5' (src_omp.cpp:151:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:150:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'calc_Ginv' (src_omp.cpp:170:16) in function 'acd_inversion'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.03 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.11 seconds; current allocated memory: 447.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 449.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 449.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 452.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 452.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 344, loop 'atom_loop'
WARNING: [HLS 200-871] Estimated clock period (8.479 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'atom_selection_Pipeline_atom_loop' consists of the following:
	'fcmp' operation ('tmp_4', src_omp.cpp:43) [372]  (5.095 ns)
	'and' operation ('and_ln43', src_omp.cpp:43) [373]  (0.000 ns)
	'and' operation ('and_ln43_1', src_omp.cpp:43) [374]  (0.978 ns)
	'select' operation ('max_val', src_omp.cpp:43) [378]  (0.796 ns)
	'store' operation ('max_val_write_ln30', src_omp.cpp:30) of variable 'max_val', src_omp.cpp:43 on local variable 'max_val' [380]  (1.610 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.78 seconds; current allocated memory: 455.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.61 seconds; current allocated memory: 455.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 458.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 458.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 29.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 29.5 seconds; current allocated memory: 489.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.18 seconds; current allocated memory: 489.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G'.
WARNING: [HLS 200-885] The II Violation in module 'omp_reconstruction_Pipeline_compute_G' (loop 'compute_G'): Unable to schedule 'store' operation ('G_addr_1_write_ln274', src_omp.cpp:274) of variable 'sum_47_1', src_omp.cpp:12->src_omp.cpp:274 on array 'G' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'omp_reconstruction_Pipeline_compute_G' (loop 'compute_G'): Unable to schedule 'store' operation ('G_addr_3_write_ln274', src_omp.cpp:274) of variable 'sum_47_3', src_omp.cpp:12->src_omp.cpp:274 on array 'G' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'omp_reconstruction_Pipeline_compute_G' (loop 'compute_G'): Unable to schedule 'store' operation ('G_addr_5_write_ln274', src_omp.cpp:274) of variable 'sum_47_5', src_omp.cpp:12->src_omp.cpp:274 on array 'G' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'G'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 346, loop 'compute_G'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 32.11 seconds; current allocated memory: 507.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.14 seconds; current allocated memory: 514.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 351, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 24.11 seconds; current allocated memory: 520.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.71 seconds; current allocated memory: 520.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_mats'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_init_mats' (loop 'init_mats'): Unable to schedule 'store' operation ('L_addr_1_write_ln119', src_omp.cpp:119) of variable 'select_ln119_1', src_omp.cpp:119 on array 'L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_init_mats' (loop 'init_mats'): Unable to schedule 'store' operation ('L_addr_3_write_ln119', src_omp.cpp:119) of variable 'select_ln119_3', src_omp.cpp:119 on array 'L' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_init_mats' (loop 'init_mats'): Unable to schedule 'store' operation ('L_addr_5_write_ln119', src_omp.cpp:119) of variable 'select_ln119_5', src_omp.cpp:119 on array 'L' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'init_mats'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 521.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 521.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_2'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 18, loop 'VITIS_LOOP_129_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 20.77 seconds; current allocated memory: 523.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 523.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_4'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 18, loop 'VITIS_LOOP_137_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 20.79 seconds; current allocated memory: 523.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 523.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 524.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 524.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_6'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 15, loop 'VITIS_LOOP_153_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 20.72 seconds; current allocated memory: 524.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 524.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_T' (loop 'calc_T'): Unable to schedule 'load' operation ('L_inv_load_1', src_omp.cpp:165) on array 'L_inv' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_T' (loop 'calc_T'): Unable to schedule 'load' operation ('L_inv_load_3', src_omp.cpp:165) on array 'L_inv' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_T' (loop 'calc_T'): Unable to schedule 'load' operation ('L_inv_load_5', src_omp.cpp:165) on array 'L_inv' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 10, loop 'calc_T'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.75 seconds. CPU system time: 0 seconds. Elapsed time: 14.76 seconds; current allocated memory: 525.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 525.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'G_inv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calc_Ginv_VITIS_LOOP_171_8'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' (loop 'calc_Ginv_VITIS_LOOP_171_8'): Unable to schedule 'load' operation ('L_inv_load_8', src_omp.cpp:170) on array 'L_inv' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' (loop 'calc_Ginv_VITIS_LOOP_171_8'): Unable to schedule 'load' operation ('L_inv_load_10', src_omp.cpp:170) on array 'L_inv' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' (loop 'calc_Ginv_VITIS_LOOP_171_8'): Unable to schedule 'load' operation ('L_inv_load_12', src_omp.cpp:170) on array 'L_inv' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 63, loop 'calc_Ginv_VITIS_LOOP_171_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 21.31 seconds; current allocated memory: 526.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 526.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 527.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 527.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'G_inv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 63, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 20.9 seconds; current allocated memory: 528.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 528.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 529.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 529.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 25.65 seconds; current allocated memory: 552.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.19 seconds; current allocated memory: 552.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 552.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 554.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'atom_selection_Pipeline_atom_loop' is 28703 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 592.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 607.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.99 seconds; current allocated memory: 638.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G' pipeline 'compute_G' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction_Pipeline_compute_G' is 219996 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.56 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.69 seconds; current allocated memory: 707.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.68 seconds; current allocated memory: 735.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 739.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' pipeline 'VITIS_LOOP_129_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_129_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 741.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' pipeline 'VITIS_LOOP_137_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_137_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 743.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 744.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' pipeline 'VITIS_LOOP_153_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_153_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 746.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T' pipeline 'calc_T' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 747.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' pipeline 'calc_Ginv_VITIS_LOOP_171_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 750.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 755.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction_Pipeline_mult_theta' is 7083 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 759.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 762.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 8435 from HDL expression: (1'b1 == ap_CS_fsm_state14)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Selected_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_G_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_G_inv_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.05 seconds; current allocated memory: 804.430 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.76 seconds. CPU system time: 0.21 seconds. Elapsed time: 5.99 seconds; current allocated memory: 845.863 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.24 seconds; current allocated memory: 879.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 341.33 seconds. CPU system time: 4.05 seconds. Elapsed time: 348.96 seconds; current allocated memory: 682.203 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 197.547 MB.
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.59 seconds. CPU system time: 1.54 seconds. Elapsed time: 20.15 seconds; current allocated memory: 202.547 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,970 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,366 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,919 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,718 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:96:22)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'omp_reconstruction(float*, float (*) [128], float*)' (src_omp.cpp:250:23)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'omp_reconstruction(float*, float (*) [128], float*)' (src_omp.cpp:274:23)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'omp_reconstruction(float*, float (*) [128], float*)' (src_omp.cpp:292:16)
INFO: [HLS 214-291] Loop 'dot_inner' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:37:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_3' (src_omp.cpp:283:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:10:15) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_2' (src_omp.cpp:269:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:234:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:252:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:100:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:10:15) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:88:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:67:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:52:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'dot_inner' (src_omp.cpp:37:20) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:60:0)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:78:20)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:191:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:194:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:197:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:200:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:222:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:240:16)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:206:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:206:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:209:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:209:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:209:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:209:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'VITIS_LOOP_290_4'(src_omp.cpp:290:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:290:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.33 seconds. CPU system time: 0.85 seconds. Elapsed time: 7.9 seconds; current allocated memory: 203.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 203.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 210.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 213.016 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_mats' (src_omp.cpp:117) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (src_omp.cpp:129) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_4' (src_omp.cpp:137) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inv_d_loop' (src_omp.cpp:145) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_6' (src_omp.cpp:153) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'calc_T' (src_omp.cpp:163) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_8' (src_omp.cpp:171) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_x' (src_omp.cpp:206) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'compute_G' (src_omp.cpp:263) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'compute_b' (src_omp.cpp:280) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mult_theta' (src_omp.cpp:301) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'map_out' (src_omp.cpp:310) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute_G' (src_omp.cpp:263) in function 'omp_reconstruction' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute_b' (src_omp.cpp:280) in function 'omp_reconstruction' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mult_theta' (src_omp.cpp:301) in function 'omp_reconstruction' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_mats' (src_omp.cpp:117) in function 'acd_inversion' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'calc_T' (src_omp.cpp:163) in function 'acd_inversion' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_171_8' (src_omp.cpp:171) in function 'acd_inversion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_264_1' (src_omp.cpp:264) in function 'omp_reconstruction' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_290_4' (src_omp.cpp:290) in function 'omp_reconstruction' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_303_5' (src_omp.cpp:303) in function 'omp_reconstruction' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_118_1' (src_omp.cpp:118) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_164_7' (src_omp.cpp:164) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_173_9' (src_omp.cpp:173) in function 'acd_inversion' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'y_local' (src_omp.cpp:289) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.21 seconds; current allocated memory: 241.758 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:209:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_135_3' (src_omp.cpp:135:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'decomp_loop' (src_omp.cpp:126:18) in function 'acd_inversion' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_151_5' (src_omp.cpp:151:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:150:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'calc_Ginv' (src_omp.cpp:170:16) in function 'acd_inversion'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.05 seconds; current allocated memory: 447.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.86 seconds; current allocated memory: 449.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 449.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 452.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 452.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 199, loop 'atom_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.81 seconds; current allocated memory: 455.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.14 seconds. CPU system time: 0 seconds. Elapsed time: 2.14 seconds; current allocated memory: 455.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 456.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 456.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 29.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 30.62 seconds; current allocated memory: 483.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.05 seconds; current allocated memory: 483.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G'.
WARNING: [HLS 200-885] The II Violation in module 'omp_reconstruction_Pipeline_compute_G' (loop 'compute_G'): Unable to schedule 'store' operation ('G_addr_1_write_ln274', src_omp.cpp:274) of variable 'sum_47_1', src_omp.cpp:12->src_omp.cpp:274 on array 'G' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'omp_reconstruction_Pipeline_compute_G' (loop 'compute_G'): Unable to schedule 'store' operation ('G_addr_3_write_ln274', src_omp.cpp:274) of variable 'sum_47_3', src_omp.cpp:12->src_omp.cpp:274 on array 'G' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'omp_reconstruction_Pipeline_compute_G' (loop 'compute_G'): Unable to schedule 'store' operation ('G_addr_5_write_ln274', src_omp.cpp:274) of variable 'sum_47_5', src_omp.cpp:12->src_omp.cpp:274 on array 'G' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'G'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 204, loop 'compute_G'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 82.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 82.75 seconds; current allocated memory: 501.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.85 seconds; current allocated memory: 502.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 208, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 25.2 seconds; current allocated memory: 508.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.33 seconds. CPU system time: 0 seconds. Elapsed time: 2.34 seconds; current allocated memory: 508.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_mats'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_init_mats' (loop 'init_mats'): Unable to schedule 'store' operation ('L_addr_1_write_ln119', src_omp.cpp:119) of variable 'select_ln119_1', src_omp.cpp:119 on array 'L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_init_mats' (loop 'init_mats'): Unable to schedule 'store' operation ('L_addr_3_write_ln119', src_omp.cpp:119) of variable 'select_ln119_3', src_omp.cpp:119 on array 'L' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_init_mats' (loop 'init_mats'): Unable to schedule 'store' operation ('L_addr_5_write_ln119', src_omp.cpp:119) of variable 'select_ln119_5', src_omp.cpp:119 on array 'L' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'init_mats'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 509.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 509.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_2'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_129_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 21.92 seconds; current allocated memory: 510.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 510.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_4'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_137_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.12 seconds; current allocated memory: 511.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 511.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 511.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 511.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_6'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_153_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.17 seconds. CPU system time: 0 seconds. Elapsed time: 22.16 seconds; current allocated memory: 512.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 512.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_T' (loop 'calc_T'): Unable to schedule 'load' operation ('L_inv_load_1', src_omp.cpp:165) on array 'L_inv' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_T' (loop 'calc_T'): Unable to schedule 'load' operation ('L_inv_load_3', src_omp.cpp:165) on array 'L_inv' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_T' (loop 'calc_T'): Unable to schedule 'load' operation ('L_inv_load_5', src_omp.cpp:165) on array 'L_inv' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'calc_T'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 15.89 seconds; current allocated memory: 512.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 512.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'G_inv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calc_Ginv_VITIS_LOOP_171_8'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' (loop 'calc_Ginv_VITIS_LOOP_171_8'): Unable to schedule 'load' operation ('L_inv_load_8', src_omp.cpp:170) on array 'L_inv' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' (loop 'calc_Ginv_VITIS_LOOP_171_8'): Unable to schedule 'load' operation ('L_inv_load_10', src_omp.cpp:170) on array 'L_inv' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' (loop 'calc_Ginv_VITIS_LOOP_171_8'): Unable to schedule 'load' operation ('L_inv_load_12', src_omp.cpp:170) on array 'L_inv' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 41, loop 'calc_Ginv_VITIS_LOOP_171_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.83 seconds; current allocated memory: 513.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 513.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 514.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 514.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'G_inv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 24.14 seconds; current allocated memory: 515.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 515.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 516.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 516.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 27.18 seconds; current allocated memory: 539.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.69 seconds; current allocated memory: 539.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 539.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 539.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'atom_selection_Pipeline_atom_loop' is 18372 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 562.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 580.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 607.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G' pipeline 'compute_G' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction_Pipeline_compute_G' is 127537 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.7 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.78 seconds; current allocated memory: 661.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.65 seconds; current allocated memory: 689.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 692.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' pipeline 'VITIS_LOOP_129_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_129_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 694.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' pipeline 'VITIS_LOOP_137_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_137_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 696.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 697.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' pipeline 'VITIS_LOOP_153_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_153_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 699.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T' pipeline 'calc_T' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 700.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' pipeline 'calc_Ginv_VITIS_LOOP_171_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 703.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 707.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 711.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 713.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 8435 from HDL expression: (1'b1 == ap_CS_fsm_state14)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Selected_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_G_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_G_inv_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.12 seconds; current allocated memory: 753.945 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.65 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.03 seconds; current allocated memory: 802.586 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.89 seconds; current allocated memory: 836.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 393.8 seconds. CPU system time: 3.8 seconds. Elapsed time: 401.54 seconds; current allocated memory: 638.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 197.547 MB.
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.33 seconds. CPU system time: 1.85 seconds. Elapsed time: 22.48 seconds; current allocated memory: 202.660 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,970 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,366 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,919 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,718 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:96:22)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'omp_reconstruction(float*, float (*) [128], float*)' (src_omp.cpp:250:23)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'omp_reconstruction(float*, float (*) [128], float*)' (src_omp.cpp:274:23)
INFO: [HLS 214-131] Inlining function 'dot_product_M(float*, float*)' into 'omp_reconstruction(float*, float (*) [128], float*)' (src_omp.cpp:292:16)
INFO: [HLS 214-291] Loop 'dot_inner' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:37:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_3' (src_omp.cpp:283:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:10:15) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_2' (src_omp.cpp:269:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:234:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:252:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:100:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:10:15) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:88:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:67:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:52:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'dot_inner' (src_omp.cpp:37:20) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:60:0)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:78:20)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:191:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:194:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:197:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:200:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:222:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:240:16)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:206:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:206:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:209:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:209:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:209:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:209:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'VITIS_LOOP_290_4'(src_omp.cpp:290:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:290:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.96 seconds. CPU system time: 0.96 seconds. Elapsed time: 8.77 seconds; current allocated memory: 203.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 203.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 211.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 213.031 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_mats' (src_omp.cpp:117) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (src_omp.cpp:129) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_4' (src_omp.cpp:137) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inv_d_loop' (src_omp.cpp:145) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_6' (src_omp.cpp:153) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'calc_T' (src_omp.cpp:163) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_8' (src_omp.cpp:171) in function 'acd_inversion' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_x' (src_omp.cpp:206) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'compute_G' (src_omp.cpp:263) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'compute_b' (src_omp.cpp:280) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mult_theta' (src_omp.cpp:301) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'map_out' (src_omp.cpp:310) in function 'omp_reconstruction' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute_G' (src_omp.cpp:263) in function 'omp_reconstruction' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute_b' (src_omp.cpp:280) in function 'omp_reconstruction' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mult_theta' (src_omp.cpp:301) in function 'omp_reconstruction' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_mats' (src_omp.cpp:117) in function 'acd_inversion' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'calc_T' (src_omp.cpp:163) in function 'acd_inversion' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_171_8' (src_omp.cpp:171) in function 'acd_inversion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_264_1' (src_omp.cpp:264) in function 'omp_reconstruction' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_290_4' (src_omp.cpp:290) in function 'omp_reconstruction' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_303_5' (src_omp.cpp:303) in function 'omp_reconstruction' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_118_1' (src_omp.cpp:118) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_164_7' (src_omp.cpp:164) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_173_9' (src_omp.cpp:173) in function 'acd_inversion' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'y_local' (src_omp.cpp:289) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.5 seconds; current allocated memory: 241.652 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:209:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_135_3' (src_omp.cpp:135:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'decomp_loop' (src_omp.cpp:126:18) in function 'acd_inversion' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_151_5' (src_omp.cpp:151:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:150:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'calc_Ginv' (src_omp.cpp:170:16) in function 'acd_inversion'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.25 seconds; current allocated memory: 447.949 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.88 seconds; current allocated memory: 449.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 449.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 452.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 452.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 149, loop 'atom_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 23.25 seconds; current allocated memory: 455.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 455.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 456.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 456.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 28.52 seconds; current allocated memory: 482.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.91 seconds; current allocated memory: 482.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G'.
WARNING: [HLS 200-885] The II Violation in module 'omp_reconstruction_Pipeline_compute_G' (loop 'compute_G'): Unable to schedule 'store' operation ('G_addr_1_write_ln274', src_omp.cpp:274) of variable 'sum_47_1', src_omp.cpp:12->src_omp.cpp:274 on array 'G' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'omp_reconstruction_Pipeline_compute_G' (loop 'compute_G'): Unable to schedule 'store' operation ('G_addr_3_write_ln274', src_omp.cpp:274) of variable 'sum_47_3', src_omp.cpp:12->src_omp.cpp:274 on array 'G' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'omp_reconstruction_Pipeline_compute_G' (loop 'compute_G'): Unable to schedule 'store' operation ('G_addr_5_write_ln274', src_omp.cpp:274) of variable 'sum_47_5', src_omp.cpp:12->src_omp.cpp:274 on array 'G' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'G'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 151, loop 'compute_G'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 97.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 97.83 seconds; current allocated memory: 484.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 484.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
WARNING: [HLS 200-880] The II Violation in module 'omp_reconstruction_Pipeline_compute_b' (loop 'compute_b'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_47', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290) and bus read operation ('gmem0_addr_read', src_omp.cpp:290) on port 'gmem0' (src_omp.cpp:290).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 159, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 23.27 seconds; current allocated memory: 489.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 489.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_mats'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_init_mats' (loop 'init_mats'): Unable to schedule 'store' operation ('L_addr_1_write_ln119', src_omp.cpp:119) of variable 'select_ln119_1', src_omp.cpp:119 on array 'L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_init_mats' (loop 'init_mats'): Unable to schedule 'store' operation ('L_addr_3_write_ln119', src_omp.cpp:119) of variable 'select_ln119_3', src_omp.cpp:119 on array 'L' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_init_mats' (loop 'init_mats'): Unable to schedule 'store' operation ('L_addr_5_write_ln119', src_omp.cpp:119) of variable 'select_ln119_5', src_omp.cpp:119 on array 'L' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'init_mats'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 489.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 489.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_2'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' (loop 'VITIS_LOOP_129_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_d_write_ln129', src_omp.cpp:129) of variable 'sum_d', src_omp.cpp:130 on local variable 'sum_d' and 'load' operation ('sum_d_load', src_omp.cpp:130) on local variable 'sum_d'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_129_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 21.76 seconds; current allocated memory: 491.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 491.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_4'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' (loop 'VITIS_LOOP_137_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_l_write_ln137', src_omp.cpp:137) of variable 'sum_l', src_omp.cpp:138 on local variable 'sum_l' and 'load' operation ('sum_l_load', src_omp.cpp:138) on local variable 'sum_l'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_137_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.28 seconds; current allocated memory: 491.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 491.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 491.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 491.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_6'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' (loop 'VITIS_LOOP_153_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_linv_write_ln153', src_omp.cpp:153) of variable 'sum_linv', src_omp.cpp:154 on local variable 'sum_linv' and 'load' operation ('sum_linv_load', src_omp.cpp:154) on local variable 'sum_linv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_153_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 21.74 seconds; current allocated memory: 492.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 492.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_T' (loop 'calc_T'): Unable to schedule 'load' operation ('L_inv_load_1', src_omp.cpp:165) on array 'L_inv' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_T' (loop 'calc_T'): Unable to schedule 'load' operation ('L_inv_load_3', src_omp.cpp:165) on array 'L_inv' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_T' (loop 'calc_T'): Unable to schedule 'load' operation ('L_inv_load_5', src_omp.cpp:165) on array 'L_inv' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'calc_T'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.82 seconds. CPU system time: 0 seconds. Elapsed time: 15.84 seconds; current allocated memory: 492.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 492.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'G_inv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calc_Ginv_VITIS_LOOP_171_8'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' (loop 'calc_Ginv_VITIS_LOOP_171_8'): Unable to schedule 'load' operation ('L_inv_load_8', src_omp.cpp:170) on array 'L_inv' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' (loop 'calc_Ginv_VITIS_LOOP_171_8'): Unable to schedule 'load' operation ('L_inv_load_10', src_omp.cpp:170) on array 'L_inv' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
WARNING: [HLS 200-885] The II Violation in module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' (loop 'calc_Ginv_VITIS_LOOP_171_8'): Unable to schedule 'load' operation ('L_inv_load_12', src_omp.cpp:170) on array 'L_inv' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L_inv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 28, loop 'calc_Ginv_VITIS_LOOP_171_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 23.02 seconds; current allocated memory: 494.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 494.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 494.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 494.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'G_inv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.92 seconds. CPU system time: 0 seconds. Elapsed time: 21.93 seconds; current allocated memory: 495.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 495.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 496.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 496.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 25.84 seconds; current allocated memory: 519.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.05 seconds; current allocated memory: 519.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 519.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 519.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'atom_selection_Pipeline_atom_loop' is 13410 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 536.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 555.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 580.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G' pipeline 'compute_G' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction_Pipeline_compute_G' is 92160 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.38 seconds; current allocated memory: 626.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.34 seconds; current allocated memory: 655.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 659.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_129_2' pipeline 'VITIS_LOOP_129_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_129_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 661.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_137_4' pipeline 'VITIS_LOOP_137_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_137_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 662.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 664.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_153_6' pipeline 'VITIS_LOOP_153_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_153_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 665.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T' pipeline 'calc_T' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 666.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8' pipeline 'calc_Ginv_VITIS_LOOP_171_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_Ginv_VITIS_LOOP_171_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 669.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 673.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 676.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 678.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 8435 from HDL expression: (1'b1 == ap_CS_fsm_state14)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Selected_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_G_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_G_inv_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.97 seconds; current allocated memory: 718.938 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.41 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.7 seconds; current allocated memory: 772.184 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.45 seconds; current allocated memory: 805.727 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 89.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 398.03 seconds. CPU system time: 4.13 seconds. Elapsed time: 405.75 seconds; current allocated memory: 608.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.29 seconds. CPU system time: 0.75 seconds. Elapsed time: 7.13 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 197.547 MB.
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.93 seconds. CPU system time: 1.79 seconds. Elapsed time: 22.99 seconds; current allocated memory: 202.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,004 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,599 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,901 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,526 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_5' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:285:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_3' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:267:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_4' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:273:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_1' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:248:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_2' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:253:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_9' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:171:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_6' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:152:31)
INFO: [HLS 214-291] Loop 'load_col' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:38:12)
INFO: [HLS 214-291] Loop 'dot_loop' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:15:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_5' (src_omp.cpp:285:27) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_3' (src_omp.cpp:267:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_4' (src_omp.cpp:273:27) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_1' (src_omp.cpp:248:20) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_2' (src_omp.cpp:253:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:225:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:239:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_9' (src_omp.cpp:171:31) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:99:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:87:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:68:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:55:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'load_col' (src_omp.cpp:38:12) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:15:15) in function 'dot_product_M' completely with a factor of 48 (src_omp.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:62:0)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:35:9)
INFO: [HLS 214-248] Applying array_partition to 'temp_atom': Complete partitioning on dimension 1. (src_omp.cpp:65:9)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:79:20)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:187:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:190:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:193:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:217:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:230:16)
INFO: [HLS 214-248] Applying array_partition to 'col_i': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'col_i145': Complete partitioning on dimension 1. (src_omp.cpp:265:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'T' due to pipeline pragma (src_omp.cpp:169:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_0' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_1' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_10' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_11' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_12' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_13' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_14' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_15' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_16' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_17' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_18' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_19' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_2' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_20' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_21' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_22' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_23' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_24' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_25' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_26' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_27' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_28' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_29' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_3' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_30' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_31' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_32' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_33' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_34' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_35' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_36' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_37' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_38' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_39' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_4' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_40' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_41' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_42' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_43' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_44' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_45' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_46' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_47' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_5' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_6' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_7' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_8' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_9' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'G' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y_local' due to pipeline pragma (src_omp.cpp:264:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'G_inv' due to pipeline pragma (src_omp.cpp:283:9)
INFO: [HLS 214-248] Applying array_partition to 'T': Complete partitioning on dimension 1. (src_omp.cpp:159:12)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_0': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_1': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_2': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_3': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_4': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_5': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_6': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_7': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_8': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_9': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_10': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_11': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_12': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_13': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_14': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_15': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_16': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_17': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_18': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_19': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_20': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_21': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_22': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_23': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_24': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_25': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_26': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_27': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_28': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_29': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_30': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_31': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_32': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_33': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_34': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_35': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_36': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_37': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_38': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_39': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_40': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_41': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_42': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_43': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_44': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_45': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_46': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_47': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'G': Complete partitioning on dimension 2. (src_omp.cpp:245:12)
INFO: [HLS 214-248] Applying array_partition to 'y_local': Complete partitioning on dimension 1. (src_omp.cpp:272:16)
INFO: [HLS 214-248] Applying array_partition to 'G_inv': Complete partitioning on dimension 2. (src_omp.cpp:278:12)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:201:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:201:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:206:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:206:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:206:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:206:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 14.16 seconds. CPU system time: 1.09 seconds. Elapsed time: 19.85 seconds; current allocated memory: 206.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 206.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 216.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 226.629 MB.
INFO: [XFORM 203-510] Pipelining loop 'decomp_loop' (src_omp.cpp:124) in function 'acd_inversion' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decomp_loop' (src_omp.cpp:124) in function 'acd_inversion' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_149_5' (src_omp.cpp:149) in function 'acd_inversion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_2' (src_omp.cpp:127) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_132_3' (src_omp.cpp:132) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_4' (src_omp.cpp:135) in function 'acd_inversion' completely with a factor of 8.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_152_6' (src_omp.cpp:152) in function 'acd_inversion' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:126:16) to (src_omp.cpp:133:17) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.3 seconds; current allocated memory: 262.742 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:206:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'init_mats' (src_omp.cpp:114:16) in function 'acd_inversion'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_149_5' (src_omp.cpp:149:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:148:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'calc_T' (src_omp.cpp:160:13) in function 'acd_inversion'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.21 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.31 seconds; current allocated memory: 480.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
WARNING: [SYN 201-103] Legalizing function name 'dot_product_M.1' to 'dot_product_M_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 485.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 485.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 487.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 487.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 146, function 'dot_product_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0 seconds. Elapsed time: 2.16 seconds; current allocated memory: 488.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 488.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 150, loop 'atom_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 491.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 496.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 498.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 498.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.43 seconds; current allocated memory: 537.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.03 seconds; current allocated memory: 537.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 148, loop 'compute_G'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.2 seconds; current allocated memory: 537.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.07 seconds; current allocated memory: 576.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 146, function 'dot_product_M.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.78 seconds; current allocated memory: 579.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 579.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 148, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.83 seconds; current allocated memory: 584.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.7 seconds; current allocated memory: 589.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats_VITIS_LOOP_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'D'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'init_mats_VITIS_LOOP_115_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_mats_VITIS_LOOP_115_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 590.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 590.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_decomp_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'D'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'decomp_loop'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fsub' operation ('sub', src_omp.cpp:130) and 'select' operation ('reuse_select', src_omp.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fsub' operation ('sub', src_omp.cpp:130) and 'select' operation ('reuse_select', src_omp.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fsub' operation ('sub', src_omp.cpp:130) and 'select' operation ('reuse_select', src_omp.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fsub' operation ('sub', src_omp.cpp:130) and 'select' operation ('reuse_select', src_omp.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('L_addr_23_write_ln138', src_omp.cpp:138) of variable 'div_1', src_omp.cpp:138 on array 'L' and 'load' operation ('L_load', src_omp.cpp:128) on array 'L'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'store' operation ('L_addr_38_write_ln138', src_omp.cpp:138) of variable 'div_2', src_omp.cpp:138 on array 'L' and 'load' operation ('L_load_1', src_omp.cpp:128) on array 'L'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1) between 'store' operation ('L_addr_60_write_ln138', src_omp.cpp:138) of variable 'div_6', src_omp.cpp:138 on array 'L' and 'load' operation ('L_load_5', src_omp.cpp:128) on array 'L'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 115, distance = 1, offset = 1) between 'store' operation ('L_addr_60_write_ln138', src_omp.cpp:138) of variable 'div_6', src_omp.cpp:138 on array 'L' and 'load' operation ('L_load_5', src_omp.cpp:128) on array 'L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 116, Depth = 136, loop 'decomp_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.5 seconds; current allocated memory: 599.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 599.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'D'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 599.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 599.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T_VITIS_LOOP_161_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T_VITIS_LOOP_161_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'calc_T_VITIS_LOOP_161_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.32 seconds; current allocated memory: 599.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 599.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_168_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'VITIS_LOOP_168_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.2 seconds; current allocated memory: 599.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 599.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_149_5': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.27 seconds; current allocated memory: 600.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 600.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.23 seconds; current allocated memory: 601.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 601.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 601.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 601.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.33 seconds; current allocated memory: 628.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.07 seconds; current allocated memory: 630.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 632.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 634.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M' is 111424 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 647.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 683.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 690.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 717.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G' pipeline 'compute_G' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction_Pipeline_compute_G' is 114592, found 7 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp593) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp594) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp595) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp596) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp597) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp598) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp592) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.29 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.45 seconds; current allocated memory: 880.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M_1' is 111360 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 883.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.42 seconds; current allocated memory: 899.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats_VITIS_LOOP_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats_VITIS_LOOP_115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 907.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_decomp_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'decomp_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_decomp_loop' pipeline 'decomp_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_decomp_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 910.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 923.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T_VITIS_LOOP_161_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T_VITIS_LOOP_161_7' pipeline 'calc_T_VITIS_LOOP_161_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T_VITIS_LOOP_161_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 923.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_168_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_168_8' pipeline 'VITIS_LOOP_168_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_168_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 925.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_D_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_inv_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_D_inv_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 930.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 935.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 937.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 125857 from HDL expression: (1'b1 == ap_CS_fsm_state54)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Q_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_G_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.35 seconds; current allocated memory: 978.777 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.89 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.15 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.030 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 89.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 167.01 seconds. CPU system time: 4.37 seconds. Elapsed time: 176.58 seconds; current allocated memory: 857.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 197.547 MB.
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.71 seconds. CPU system time: 1.91 seconds. Elapsed time: 22.11 seconds; current allocated memory: 202.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,004 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,599 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,901 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,526 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_5' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:285:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_3' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:267:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_4' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:273:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_1' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:248:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_2' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:253:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_9' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:171:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_6' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:152:31)
INFO: [HLS 214-291] Loop 'load_col' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:38:12)
INFO: [HLS 214-291] Loop 'dot_loop' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:15:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_5' (src_omp.cpp:285:27) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_3' (src_omp.cpp:267:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_4' (src_omp.cpp:273:27) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_1' (src_omp.cpp:248:20) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_2' (src_omp.cpp:253:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:225:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:239:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:181:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_9' (src_omp.cpp:171:31) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:99:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:87:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:68:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:55:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'load_col' (src_omp.cpp:38:12) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:15:15) in function 'dot_product_M' completely with a factor of 48 (src_omp.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:62:0)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:35:9)
INFO: [HLS 214-248] Applying array_partition to 'temp_atom': Complete partitioning on dimension 1. (src_omp.cpp:65:9)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:79:20)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:187:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:190:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:193:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:217:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:230:16)
INFO: [HLS 214-248] Applying array_partition to 'col_i': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'col_i145': Complete partitioning on dimension 1. (src_omp.cpp:265:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'T' due to pipeline pragma (src_omp.cpp:169:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_0' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_1' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_10' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_11' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_12' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_13' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_14' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_15' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_16' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_17' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_18' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_19' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_2' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_20' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_21' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_22' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_23' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_24' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_25' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_26' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_27' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_28' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_29' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_3' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_30' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_31' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_32' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_33' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_34' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_35' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_36' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_37' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_38' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_39' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_4' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_40' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_41' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_42' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_43' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_44' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_45' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_46' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_47' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_5' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_6' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_7' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_8' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_9' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'G' due to pipeline pragma (src_omp.cpp:247:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y_local' due to pipeline pragma (src_omp.cpp:264:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'G_inv' due to pipeline pragma (src_omp.cpp:283:9)
INFO: [HLS 214-248] Applying array_partition to 'T': Complete partitioning on dimension 1. (src_omp.cpp:159:12)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_0': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_1': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_2': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_3': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_4': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_5': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_6': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_7': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_8': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_9': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_10': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_11': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_12': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_13': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_14': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_15': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_16': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_17': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_18': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_19': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_20': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_21': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_22': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_23': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_24': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_25': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_26': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_27': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_28': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_29': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_30': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_31': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_32': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_33': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_34': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_35': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_36': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_37': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_38': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_39': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_40': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_41': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_42': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_43': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_44': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_45': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_46': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_47': Complete partitioning on dimension 1. (src_omp.cpp:196:9)
INFO: [HLS 214-248] Applying array_partition to 'G': Complete partitioning on dimension 2. (src_omp.cpp:245:12)
INFO: [HLS 214-248] Applying array_partition to 'y_local': Complete partitioning on dimension 1. (src_omp.cpp:272:16)
INFO: [HLS 214-248] Applying array_partition to 'G_inv': Complete partitioning on dimension 2. (src_omp.cpp:278:12)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:201:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:201:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:206:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:206:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:206:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:206:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.95 seconds. CPU system time: 1.04 seconds. Elapsed time: 14.03 seconds; current allocated memory: 205.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 205.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 216.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 226.539 MB.
INFO: [XFORM 203-510] Pipelining loop 'decomp_loop' (src_omp.cpp:124) in function 'acd_inversion' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decomp_loop' (src_omp.cpp:124) in function 'acd_inversion' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_149_5' (src_omp.cpp:149) in function 'acd_inversion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_2' (src_omp.cpp:127) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_132_3' (src_omp.cpp:132) in function 'acd_inversion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_4' (src_omp.cpp:135) in function 'acd_inversion' completely with a factor of 8.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_152_6' (src_omp.cpp:152) in function 'acd_inversion' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:126:16) to (src_omp.cpp:133:17) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:136:25) to (src_omp.cpp:139:13) in function 'acd_inversion'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.14 seconds; current allocated memory: 263.121 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:206:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'init_mats' (src_omp.cpp:114:16) in function 'acd_inversion'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_149_5' (src_omp.cpp:149:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:148:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'calc_T' (src_omp.cpp:160:13) in function 'acd_inversion'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.04 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.15 seconds; current allocated memory: 480.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
WARNING: [SYN 201-103] Legalizing function name 'dot_product_M.1' to 'dot_product_M_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.65 seconds; current allocated memory: 485.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 485.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 487.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 487.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 98, function 'dot_product_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 488.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 488.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 101, loop 'atom_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 490.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 494.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 496.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 496.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.68 seconds; current allocated memory: 536.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 536.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 99, loop 'compute_G'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 536.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 557.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.28 seconds; current allocated memory: 560.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 560.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 99, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 564.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 568.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats_VITIS_LOOP_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'D'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'init_mats_VITIS_LOOP_115_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_mats_VITIS_LOOP_115_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 569.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 569.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_decomp_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'D'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'decomp_loop'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fsub' operation ('sub', src_omp.cpp:130) and 'fmul' operation ('mul3', src_omp.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fsub' operation ('sub', src_omp.cpp:130) and 'fmul' operation ('mul3', src_omp.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fsub' operation ('sub', src_omp.cpp:130) and 'fmul' operation ('mul3', src_omp.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fsub' operation ('sub', src_omp.cpp:130) and 'fmul' operation ('mul3', src_omp.cpp:128).
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('L_addr_60_write_ln138', src_omp.cpp:138) of variable 'div_6', src_omp.cpp:138 on array 'L' and 'load' operation ('L_load_5', src_omp.cpp:128) on array 'L'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('L_addr_60_write_ln138', src_omp.cpp:138) of variable 'div_6', src_omp.cpp:138 on array 'L' and 'load' operation ('L_load_5', src_omp.cpp:128) on array 'L'.
WARNING: [HLS 200-880] The II Violation in module 'acd_inversion_Pipeline_decomp_loop' (loop 'decomp_loop'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'store' operation ('L_addr_60_write_ln138', src_omp.cpp:138) of variable 'div_6', src_omp.cpp:138 on array 'L' and 'load' operation ('L_load_5', src_omp.cpp:128) on array 'L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 76, Depth = 86, loop 'decomp_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.79 seconds; current allocated memory: 578.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 578.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'D'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 578.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 578.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T_VITIS_LOOP_161_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T_VITIS_LOOP_161_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'calc_T_VITIS_LOOP_161_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.25 seconds; current allocated memory: 578.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 578.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_VITIS_LOOP_168_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_168_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.03 seconds. CPU system time: 0 seconds. Elapsed time: 6.04 seconds; current allocated memory: 578.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 578.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_149_5': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.06 seconds. CPU system time: 0 seconds. Elapsed time: 6.07 seconds; current allocated memory: 579.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 579.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.03 seconds. CPU system time: 0 seconds. Elapsed time: 6.04 seconds; current allocated memory: 579.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 579.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 580.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 580.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.79 seconds; current allocated memory: 615.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.24 seconds; current allocated memory: 615.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 615.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 615.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M' is 75328 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 622.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 646.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 656.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_2_full_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.99 seconds; current allocated memory: 682.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G' pipeline 'compute_G' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction_Pipeline_compute_G' is 78496, found 7 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp543) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp544) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp545) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp546) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp547) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp548) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp549) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.62 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.78 seconds; current allocated memory: 797.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M_1' is 75264 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 805.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.91 seconds; current allocated memory: 818.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats_VITIS_LOOP_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats_VITIS_LOOP_115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 827.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_decomp_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'decomp_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_decomp_loop' pipeline 'decomp_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_decomp_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 831.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 844.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T_VITIS_LOOP_161_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T_VITIS_LOOP_161_7' pipeline 'calc_T_VITIS_LOOP_161_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T_VITIS_LOOP_161_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 844.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_VITIS_LOOP_168_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_VITIS_LOOP_168_8' pipeline 'VITIS_LOOP_168_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_VITIS_LOOP_168_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 846.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_D_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_inv_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_D_inv_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 851.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 856.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 858.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 89761 from HDL expression: (1'b1 == ap_CS_fsm_state54)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_2_full_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Q_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_G_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.21 seconds; current allocated memory: 898.504 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.44 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.73 seconds; current allocated memory: 957.887 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.71 seconds; current allocated memory: 974.297 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 147.5 seconds. CPU system time: 4.37 seconds. Elapsed time: 153.88 seconds; current allocated memory: 776.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 197.543 MB.
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.62 seconds. CPU system time: 1.9 seconds. Elapsed time: 22.08 seconds; current allocated memory: 202.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,342 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,912 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,187 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_293_5' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:293:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_3' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:273:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_4' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:279:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_1' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_2' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:257:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_8' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:171:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_9' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:173:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_6' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:152:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_111_1' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:111:20)
INFO: [HLS 214-291] Loop 'load_col' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:33:12)
INFO: [HLS 214-291] Loop 'dot_loop' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:11:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_5' (src_omp.cpp:293:27) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_3' (src_omp.cpp:273:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_4' (src_omp.cpp:279:27) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_1' (src_omp.cpp:252:20) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_2' (src_omp.cpp:257:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:227:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:241:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_8' (src_omp.cpp:171:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_9' (src_omp.cpp:173:31) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (src_omp.cpp:164:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_2' (src_omp.cpp:125:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_3' (src_omp.cpp:131:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_1' (src_omp.cpp:111:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:89:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:78:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:62:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:56:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:49:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'load_col' (src_omp.cpp:33:12) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:11:15) in function 'dot_product_M' completely with a factor of 48 (src_omp.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:56:0)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:30:9)
INFO: [HLS 214-248] Applying array_partition to 'temp_atom': Complete partitioning on dimension 1. (src_omp.cpp:59:9)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:71:20)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. (src_omp.cpp:100:9)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 1. (src_omp.cpp:102:9)
INFO: [HLS 214-248] Applying array_partition to 'L_inv': Complete partitioning on dimension 1. (src_omp.cpp:104:9)
INFO: [HLS 214-248] Applying array_partition to 'D_inv': Complete partitioning on dimension 1. (src_omp.cpp:106:9)
INFO: [HLS 214-248] Applying array_partition to 'T': Complete partitioning on dimension 1. (src_omp.cpp:159:12)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:189:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:192:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:195:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:219:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:232:16)
INFO: [HLS 214-248] Applying array_partition to 'G': Complete partitioning on dimension 1. (src_omp.cpp:247:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. (src_omp.cpp:266:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i145': Complete partitioning on dimension 1. (src_omp.cpp:271:9)
INFO: [HLS 214-248] Applying array_partition to 'G_inv': Complete partitioning on dimension 1. (src_omp.cpp:284:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_0' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_1' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_10' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_11' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_12' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_13' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_14' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_15' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_16' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_17' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_18' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_19' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_2' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_20' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_21' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_22' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_23' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_24' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_25' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_26' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_27' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_28' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_29' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_3' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_30' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_31' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_32' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_33' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_34' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_35' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_36' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_37' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_38' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_39' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_4' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_40' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_41' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_42' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_43' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_44' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_45' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_46' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_47' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_5' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_6' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_7' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_8' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Selected_A_9' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_0' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_1' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_2' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_3' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_4' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_5' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_6' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_7' due to pipeline pragma (src_omp.cpp:251:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y_local' due to pipeline pragma (src_omp.cpp:270:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_0' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_1' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_2' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_3' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_4' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_5' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_6' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_7' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_0': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_1': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_2': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_3': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_4': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_5': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_6': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_7': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_8': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_9': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_10': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_11': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_12': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_13': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_14': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_15': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_16': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_17': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_18': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_19': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_20': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_21': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_22': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_23': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_24': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_25': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_26': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_27': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_28': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_29': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_30': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_31': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_32': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_33': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_34': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_35': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_36': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_37': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_38': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_39': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_40': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_41': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_42': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_43': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_44': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_45': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_46': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A_47': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'G_0': Complete partitioning on dimension 1. (src_omp.cpp:247:12)
INFO: [HLS 214-248] Applying array_partition to 'G_1': Complete partitioning on dimension 1. (src_omp.cpp:247:12)
INFO: [HLS 214-248] Applying array_partition to 'G_2': Complete partitioning on dimension 1. (src_omp.cpp:247:12)
INFO: [HLS 214-248] Applying array_partition to 'G_3': Complete partitioning on dimension 1. (src_omp.cpp:247:12)
INFO: [HLS 214-248] Applying array_partition to 'G_4': Complete partitioning on dimension 1. (src_omp.cpp:247:12)
INFO: [HLS 214-248] Applying array_partition to 'G_5': Complete partitioning on dimension 1. (src_omp.cpp:247:12)
INFO: [HLS 214-248] Applying array_partition to 'G_6': Complete partitioning on dimension 1. (src_omp.cpp:247:12)
INFO: [HLS 214-248] Applying array_partition to 'G_7': Complete partitioning on dimension 1. (src_omp.cpp:247:12)
INFO: [HLS 214-248] Applying array_partition to 'y_local': Complete partitioning on dimension 1. (src_omp.cpp:278:16)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_0': Complete partitioning on dimension 1. (src_omp.cpp:284:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_1': Complete partitioning on dimension 1. (src_omp.cpp:284:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_2': Complete partitioning on dimension 1. (src_omp.cpp:284:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_3': Complete partitioning on dimension 1. (src_omp.cpp:284:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_4': Complete partitioning on dimension 1. (src_omp.cpp:284:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_5': Complete partitioning on dimension 1. (src_omp.cpp:284:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_6': Complete partitioning on dimension 1. (src_omp.cpp:284:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_7': Complete partitioning on dimension 1. (src_omp.cpp:284:12)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:203:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:203:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17.43 seconds. CPU system time: 1.19 seconds. Elapsed time: 19.97 seconds; current allocated memory: 207.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.58 seconds; current allocated memory: 221.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 230.809 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_149_5' (src_omp.cpp:149) in function 'acd_inversion' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_152_6' (src_omp.cpp:152) in function 'acd_inversion' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:102:9) to (src_omp.cpp:133:6) in function 'acd_inversion'... converting 23 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'acd_inversion' (src_omp.cpp:96)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.21 seconds; current allocated memory: 269.059 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:208:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_149_5' (src_omp.cpp:149:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:148:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.64 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.77 seconds; current allocated memory: 483.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
WARNING: [SYN 201-103] Legalizing function name 'dot_product_M.1' to 'dot_product_M_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.97 seconds; current allocated memory: 489.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 489.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 491.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 491.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 98, function 'dot_product_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 492.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 492.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 101, loop 'atom_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 494.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 498.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 500.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 500.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.83 seconds; current allocated memory: 539.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.97 seconds; current allocated memory: 539.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 99, loop 'compute_G'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.11 seconds; current allocated memory: 539.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 562.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.44 seconds; current allocated memory: 565.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 565.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 99, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 570.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 573.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_mats'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_mats'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 577.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 577.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 578.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 578.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'calc_T'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.41 seconds; current allocated memory: 580.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 580.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_Ginv'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'calc_Ginv'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.55 seconds; current allocated memory: 584.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 584.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_149_5': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.36 seconds; current allocated memory: 594.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 594.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.4 seconds; current allocated memory: 594.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 594.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 594.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 594.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.11 seconds; current allocated memory: 630.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.04 seconds; current allocated memory: 630.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.02 seconds; current allocated memory: 630.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 630.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M' is 75328 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 637.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 662.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 671.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 697.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G' pipeline 'compute_G' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction_Pipeline_compute_G' is 78496, found 7 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp608) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp609) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp610) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp607) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp611) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp612) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp613) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.69 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.87 seconds; current allocated memory: 837.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M_1' is 75264 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 841.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.12 seconds; current allocated memory: 851.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 860.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 866.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T' pipeline 'calc_T' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 869.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_Ginv' pipeline 'calc_Ginv' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_Ginv'.
INFO: [RTMG 210-279] Implementing memory 'omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 881.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 902.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 922.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 925.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 89841 from HDL expression: (1'b1 == ap_CS_fsm_state54)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Q_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.48 seconds; current allocated memory: 969.070 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.08 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.36 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.97 seconds; current allocated memory: 1.040 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 157.96 seconds. CPU system time: 4.93 seconds. Elapsed time: 165.39 seconds; current allocated memory: 868.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.2 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.94 seconds. CPU system time: 0.65 seconds. Elapsed time: 6.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 197.547 MB.
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.19 seconds. CPU system time: 1.98 seconds. Elapsed time: 22.91 seconds; current allocated memory: 202.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,574 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,377 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,857 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_297_5' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:297:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_277_3' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:277:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_283_4' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:283:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:261:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_8' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:171:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_9' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:173:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_6' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:152:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_112_1' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:112:20)
INFO: [HLS 214-291] Loop 'load_col' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:34:12)
INFO: [HLS 214-291] Loop 'dot_loop' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:12:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_297_5' (src_omp.cpp:297:27) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_277_3' (src_omp.cpp:277:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_4' (src_omp.cpp:283:27) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (src_omp.cpp:261:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:228:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:242:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_8' (src_omp.cpp:171:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_9' (src_omp.cpp:173:31) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (src_omp.cpp:164:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_2' (src_omp.cpp:125:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_3' (src_omp.cpp:131:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (src_omp.cpp:112:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:90:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:79:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:63:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:50:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'load_col' (src_omp.cpp:34:12) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:12:15) in function 'dot_product_M' completely with a factor of 48 (src_omp.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:31:9)
INFO: [HLS 214-248] Applying array_partition to 'temp_atom': Complete partitioning on dimension 1. (src_omp.cpp:60:9)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:72:20)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. (src_omp.cpp:101:9)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 1. (src_omp.cpp:103:9)
INFO: [HLS 214-248] Applying array_partition to 'L_inv': Complete partitioning on dimension 1. (src_omp.cpp:105:9)
INFO: [HLS 214-248] Applying array_partition to 'D_inv': Complete partitioning on dimension 1. (src_omp.cpp:107:9)
INFO: [HLS 214-248] Applying array_partition to 'T': Complete partitioning on dimension 1. (src_omp.cpp:159:12)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:189:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:192:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:195:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:219:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:233:16)
INFO: [HLS 214-248] Applying array_partition to 'G': Complete partitioning on dimension 1. (src_omp.cpp:248:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i': Complete partitioning on dimension 1. (src_omp.cpp:257:9)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:257:20)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. (src_omp.cpp:270:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i145': Complete partitioning on dimension 1. (src_omp.cpp:275:9)
INFO: [HLS 214-248] Applying array_partition to 'G_inv': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y_local' due to pipeline pragma (src_omp.cpp:274:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_0' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_1' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_2' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_3' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_4' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_5' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_6' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_7' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-248] Applying array_partition to 'y_local': Complete partitioning on dimension 1. (src_omp.cpp:282:16)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_0': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_1': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_2': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_3': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_4': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_5': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_6': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_7': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:203:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:203:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.47 seconds. CPU system time: 1.16 seconds. Elapsed time: 14.51 seconds; current allocated memory: 204.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 213.703 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 218.762 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_149_5' (src_omp.cpp:149) in function 'acd_inversion' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_152_6' (src_omp.cpp:152) in function 'acd_inversion' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:103:9) to (src_omp.cpp:133:6) in function 'acd_inversion'... converting 23 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'acd_inversion' (src_omp.cpp:101:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.68 seconds; current allocated memory: 249.680 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:208:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_G' (src_omp.cpp:253:13) in function 'omp_reconstruction'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_149_5' (src_omp.cpp:149:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:148:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.86 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.12 seconds; current allocated memory: 451.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
WARNING: [SYN 201-103] Legalizing function name 'dot_product_M.1' to 'dot_product_M_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.16 seconds; current allocated memory: 453.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 453.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 456.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 456.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 457.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 457.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 101, loop 'atom_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 459.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 462.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 464.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 464.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.8 seconds; current allocated memory: 502.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 502.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G_VITIS_LOOP_254_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 100, loop 'compute_G_VITIS_LOOP_254_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 502.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 502.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.15 seconds; current allocated memory: 502.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 502.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 100, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 502.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 506.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_mats'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_mats'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 510.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 510.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 511.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 511.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'calc_T'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.05 seconds; current allocated memory: 514.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 514.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_Ginv'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'calc_Ginv'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.11 seconds. CPU system time: 0 seconds. Elapsed time: 6.11 seconds; current allocated memory: 517.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 517.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_149_5': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.99 seconds; current allocated memory: 527.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 527.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.04 seconds; current allocated memory: 527.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 527.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 527.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 527.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.63 seconds; current allocated memory: 546.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.51 seconds; current allocated memory: 546.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 546.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 548.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M' is 75328 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 559.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 584.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 594.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 620.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' pipeline 'compute_G_VITIS_LOOP_254_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.58 seconds; current allocated memory: 675.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M_1' is 75264 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 682.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 707.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 711.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 718.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T' pipeline 'calc_T' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 720.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_Ginv' pipeline 'calc_Ginv' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_Ginv'.
INFO: [RTMG 210-279] Implementing memory 'omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 732.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 752.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 772.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 775.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 89841 from HDL expression: (1'b1 == ap_CS_fsm_state17)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Q_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Selected_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 813.215 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.62 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.83 seconds; current allocated memory: 842.281 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.59 seconds; current allocated memory: 873.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 122.55 seconds. CPU system time: 4.55 seconds. Elapsed time: 139.7 seconds; current allocated memory: 676.016 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 197.547 MB.
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.21 seconds. CPU system time: 1.65 seconds. Elapsed time: 20.13 seconds; current allocated memory: 202.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,574 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,377 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,857 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_297_5' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:297:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_277_3' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:277:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_283_4' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:283:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:261:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_8' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:171:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_9' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:173:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_6' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:152:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_112_1' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:112:20)
INFO: [HLS 214-291] Loop 'load_col' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:34:12)
INFO: [HLS 214-291] Loop 'dot_loop' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:12:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_297_5' (src_omp.cpp:297:27) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_277_3' (src_omp.cpp:277:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_4' (src_omp.cpp:283:27) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (src_omp.cpp:261:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:228:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:242:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_8' (src_omp.cpp:171:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_9' (src_omp.cpp:173:31) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (src_omp.cpp:164:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_2' (src_omp.cpp:125:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_3' (src_omp.cpp:131:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (src_omp.cpp:112:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:90:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:79:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:63:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:50:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'load_col' (src_omp.cpp:34:12) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:12:15) in function 'dot_product_M' completely with a factor of 48 (src_omp.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:31:9)
INFO: [HLS 214-248] Applying array_partition to 'temp_atom': Complete partitioning on dimension 1. (src_omp.cpp:60:9)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:72:20)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. (src_omp.cpp:101:9)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 1. (src_omp.cpp:103:9)
INFO: [HLS 214-248] Applying array_partition to 'L_inv': Complete partitioning on dimension 1. (src_omp.cpp:105:9)
INFO: [HLS 214-248] Applying array_partition to 'D_inv': Complete partitioning on dimension 1. (src_omp.cpp:107:9)
INFO: [HLS 214-248] Applying array_partition to 'T': Complete partitioning on dimension 1. (src_omp.cpp:159:12)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:189:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:192:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:195:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:219:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:233:16)
INFO: [HLS 214-248] Applying array_partition to 'G': Complete partitioning on dimension 1. (src_omp.cpp:248:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i': Complete partitioning on dimension 1. (src_omp.cpp:257:9)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:257:20)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. (src_omp.cpp:270:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i145': Complete partitioning on dimension 1. (src_omp.cpp:275:9)
INFO: [HLS 214-248] Applying array_partition to 'G_inv': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y_local' due to pipeline pragma (src_omp.cpp:274:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_0' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_1' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_2' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_3' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_4' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_5' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_6' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_7' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-248] Applying array_partition to 'y_local': Complete partitioning on dimension 1. (src_omp.cpp:282:16)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_0': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_1': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_2': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_3': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_4': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_5': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_6': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_7': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:203:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:203:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.59 seconds. CPU system time: 1.01 seconds. Elapsed time: 8.31 seconds; current allocated memory: 204.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 213.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 218.387 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_149_5' (src_omp.cpp:149) in function 'acd_inversion' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_152_6' (src_omp.cpp:152) in function 'acd_inversion' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:103:9) to (src_omp.cpp:133:6) in function 'acd_inversion'... converting 23 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'acd_inversion' (src_omp.cpp:101:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.39 seconds; current allocated memory: 249.840 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:208:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_G' (src_omp.cpp:253:13) in function 'omp_reconstruction'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_149_5' (src_omp.cpp:149:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:148:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.67 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.77 seconds; current allocated memory: 450.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
WARNING: [SYN 201-103] Legalizing function name 'dot_product_M.1' to 'dot_product_M_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 453.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 453.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 456.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 456.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 456.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 456.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 101, loop 'atom_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 459.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 462.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 464.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 464.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.36 seconds; current allocated memory: 502.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.81 seconds; current allocated memory: 502.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G_VITIS_LOOP_254_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 100, loop 'compute_G_VITIS_LOOP_254_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 502.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 502.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.75 seconds; current allocated memory: 502.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 502.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 100, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 502.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 506.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_mats'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_mats'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 510.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 510.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 511.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 511.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'calc_T'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.9 seconds. CPU system time: 0 seconds. Elapsed time: 4.91 seconds; current allocated memory: 513.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 513.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_Ginv'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'calc_Ginv'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.05 seconds; current allocated memory: 517.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 517.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_149_5': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.91 seconds; current allocated memory: 527.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 527.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.05 seconds; current allocated memory: 527.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 527.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 527.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 527.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.54 seconds; current allocated memory: 546.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 546.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 546.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 548.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M' is 75328 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 559.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 584.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 594.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 620.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' pipeline 'compute_G_VITIS_LOOP_254_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.59 seconds; current allocated memory: 674.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M_1' is 75264 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 682.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 707.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 711.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 718.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T' pipeline 'calc_T' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 720.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_Ginv' pipeline 'calc_Ginv' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_Ginv'.
INFO: [RTMG 210-279] Implementing memory 'omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 732.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 752.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 772.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 775.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 89841 from HDL expression: (1'b1 == ap_CS_fsm_state17)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Q_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Selected_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 813.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.49 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.64 seconds; current allocated memory: 842.203 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.42 seconds; current allocated memory: 873.043 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 117.11 seconds. CPU system time: 3.78 seconds. Elapsed time: 122.99 seconds; current allocated memory: 675.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 22ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 22 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 197.547 MB.
INFO: [HLS 200-10] Analyzing design file 'src_omp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.31 seconds. CPU system time: 1.58 seconds. Elapsed time: 19.91 seconds; current allocated memory: 202.840 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,574 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,377 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,857 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/pradyumna/Documents/sem7/HLS/project/OMP_HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_297_5' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:297:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_277_3' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:277:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_283_4' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:283:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_2' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:261:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_171_8' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:171:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_9' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:173:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_6' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:152:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_112_1' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:112:20)
INFO: [HLS 214-291] Loop 'load_col' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:34:12)
INFO: [HLS 214-291] Loop 'dot_loop' is marked as complete unroll implied by the pipeline pragma (src_omp.cpp:12:15)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_297_5' (src_omp.cpp:297:27) in function 'omp_reconstruction' completely with a factor of 8 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_277_3' (src_omp.cpp:277:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_4' (src_omp.cpp:283:27) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_2' (src_omp.cpp:261:20) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'zero_col' (src_omp.cpp:228:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'update_r' (src_omp.cpp:242:19) in function 'omp_reconstruction' completely with a factor of 48 (src_omp.cpp:183:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_8' (src_omp.cpp:171:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_9' (src_omp.cpp:173:31) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (src_omp.cpp:164:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_2' (src_omp.cpp:125:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_3' (src_omp.cpp:131:27) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (src_omp.cpp:112:20) in function 'acd_inversion' completely with a factor of 8 (src_omp.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'norm_loop' (src_omp.cpp:90:16) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'sub_loop' (src_omp.cpp:79:23) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'init_temp' (src_omp.cpp:63:13) in function 'gram_schmidt' completely with a factor of 48 (src_omp.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'copy_loop' (src_omp.cpp:50:16) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'load_col' (src_omp.cpp:34:12) in function 'atom_selection' completely with a factor of 48 (src_omp.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'dot_loop' (src_omp.cpp:12:15) in function 'dot_product_M' completely with a factor of 48 (src_omp.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::fabs(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c++/fabsfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::fabs(float)' into 'atom_selection(float*, float (*) [128], int&, float*)' (src_omp.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'gram_schmidt(float*, float (*) [8], int, float*)' (src_omp.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:31:9)
INFO: [HLS 214-248] Applying array_partition to 'temp_atom': Complete partitioning on dimension 1. (src_omp.cpp:60:9)
INFO: [HLS 214-248] Applying array_partition to 'qi': Complete partitioning on dimension 1. (src_omp.cpp:72:20)
INFO: [HLS 214-248] Applying array_partition to 'L': Complete partitioning on dimension 1. (src_omp.cpp:101:9)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 1. (src_omp.cpp:103:9)
INFO: [HLS 214-248] Applying array_partition to 'L_inv': Complete partitioning on dimension 1. (src_omp.cpp:105:9)
INFO: [HLS 214-248] Applying array_partition to 'D_inv': Complete partitioning on dimension 1. (src_omp.cpp:107:9)
INFO: [HLS 214-248] Applying array_partition to 'T': Complete partitioning on dimension 1. (src_omp.cpp:159:12)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 1. (src_omp.cpp:189:9)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (src_omp.cpp:192:9)
INFO: [HLS 214-248] Applying array_partition to 'Q': Complete partitioning on dimension 1. (src_omp.cpp:195:9)
INFO: [HLS 214-248] Applying array_partition to 'Selected_A': Complete partitioning on dimension 1. (src_omp.cpp:198:9)
INFO: [HLS 214-248] Applying array_partition to 'new_atom': Complete partitioning on dimension 1. (src_omp.cpp:219:16)
INFO: [HLS 214-248] Applying array_partition to 'new_Q': Complete partitioning on dimension 1. (src_omp.cpp:233:16)
INFO: [HLS 214-248] Applying array_partition to 'G': Complete partitioning on dimension 1. (src_omp.cpp:248:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i': Complete partitioning on dimension 1. (src_omp.cpp:257:9)
INFO: [HLS 214-248] Applying array_partition to 'col_j': Complete partitioning on dimension 1. (src_omp.cpp:257:20)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. (src_omp.cpp:270:12)
INFO: [HLS 214-248] Applying array_partition to 'col_i145': Complete partitioning on dimension 1. (src_omp.cpp:275:9)
INFO: [HLS 214-248] Applying array_partition to 'G_inv': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y_local' due to pipeline pragma (src_omp.cpp:274:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_0' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_1' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_2' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_3' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_4' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_5' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_6' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'G_inv_7' due to pipeline pragma (src_omp.cpp:170:9)
INFO: [HLS 214-248] Applying array_partition to 'y_local': Complete partitioning on dimension 1. (src_omp.cpp:282:16)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_0': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_1': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_2': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_3': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_4': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_5': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_6': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-248] Applying array_partition to 'G_inv_7': Complete partitioning on dimension 1. (src_omp.cpp:288:12)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 32 in loop 'init_x'(src_omp.cpp:203:13) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:203:13)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 in loop 'load_A_row'(src_omp.cpp:208:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src_omp.cpp:208:17)
INFO: [HLS 214-115] Multiple burst reads of length 48 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.55 seconds. CPU system time: 0.93 seconds. Elapsed time: 8.09 seconds; current allocated memory: 204.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 213.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 218.453 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_149_5' (src_omp.cpp:149) in function 'acd_inversion' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_152_6' (src_omp.cpp:152) in function 'acd_inversion' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:135:44) to (src_omp.cpp:135:35) in function 'acd_inversion'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src_omp.cpp:103:9) to (src_omp.cpp:133:6) in function 'acd_inversion'... converting 23 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'acd_inversion' (src_omp.cpp:101:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.38 seconds; current allocated memory: 249.844 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'load_A_row' (src_omp.cpp:208:17) in function 'omp_reconstruction' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_G' (src_omp.cpp:253:13) in function 'omp_reconstruction'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_149_5' (src_omp.cpp:149:27) in function 'acd_inversion' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'inv_l_loop' (src_omp.cpp:148:17) in function 'acd_inversion' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.69 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.78 seconds; current allocated memory: 450.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'omp_reconstruction' ...
WARNING: [SYN 201-103] Legalizing function name 'dot_product_M.1' to 'dot_product_M_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.51 seconds; current allocated memory: 453.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 453.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_A_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_A_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 456.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 456.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 456.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 456.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'atom_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 101, loop 'atom_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 459.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 462.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 464.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 464.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.37 seconds; current allocated memory: 507.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.82 seconds; current allocated memory: 507.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_G_VITIS_LOOP_254_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 100, loop 'compute_G_VITIS_LOOP_254_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 507.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 507.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product_M.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 98, function 'dot_product_M.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.74 seconds. CPU system time: 0 seconds. Elapsed time: 7.74 seconds; current allocated memory: 507.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 507.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 100, loop 'compute_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 507.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 507.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_mats'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_mats'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 510.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 510.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inv_d_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'inv_d_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 511.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 511.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_T'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'calc_T'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.92 seconds; current allocated memory: 513.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 513.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_Ginv'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'calc_Ginv'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.08 seconds; current allocated memory: 517.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 517.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_149_5': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.92 seconds. CPU system time: 0 seconds. Elapsed time: 7.93 seconds; current allocated memory: 527.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 527.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mult_theta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'mult_theta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0.01 seconds. Elapsed time: 6 seconds; current allocated memory: 527.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 527.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'map_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'map_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 527.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 527.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.48 seconds; current allocated memory: 546.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.47 seconds. CPU system time: 0 seconds. Elapsed time: 2.47 seconds; current allocated memory: 546.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_init_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_init_x' pipeline 'init_x' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_init_x/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_init_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 546.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_load_A_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_load_A_col' pipeline 'load_A_col' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'omp_reconstruction_Pipeline_load_A_col/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_load_A_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 548.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M' is 75328 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 559.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection_Pipeline_atom_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atom_selection_Pipeline_atom_loop' pipeline 'atom_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection_Pipeline_atom_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 584.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atom_selection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'atom_selection'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 594.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gram_schmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gram_schmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 620.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1' pipeline 'compute_G_VITIS_LOOP_254_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.58 seconds; current allocated memory: 674.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dot_product_M_1' is 75264 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_M_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 682.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_compute_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_compute_b' pipeline 'compute_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_compute_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 707.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_init_mats' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_init_mats'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 711.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_inv_d_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_inv_d_loop' pipeline 'inv_d_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_inv_d_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 718.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_T' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_T' pipeline 'calc_T' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_T'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 720.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion_Pipeline_calc_Ginv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'acd_inversion_Pipeline_calc_Ginv' pipeline 'calc_Ginv' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_0': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion_Pipeline_calc_Ginv'.
INFO: [RTMG 210-279] Implementing memory 'omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 732.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acd_inversion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acd_inversion'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 752.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_mult_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_mult_theta' pipeline 'mult_theta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_mult_theta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 772.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction_Pipeline_map_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'omp_reconstruction_Pipeline_map_out' pipeline 'map_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction_Pipeline_map_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 775.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'omp_reconstruction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'omp_reconstruction/x_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'omp_reconstruction' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'y', 'A', 'x_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'omp_reconstruction' is 89841 from HDL expression: (1'b1 == ap_CS_fsm_state17)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_0': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'omp_reconstruction'.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Q_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'omp_reconstruction_Selected_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 813.086 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.52 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.66 seconds; current allocated memory: 842.188 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.37 seconds; current allocated memory: 873.039 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for omp_reconstruction.
INFO: [VLOG 209-307] Generating Verilog RTL for omp_reconstruction.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 62.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 116.99 seconds. CPU system time: 3.62 seconds. Elapsed time: 122.35 seconds; current allocated memory: 675.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 22ns.
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 22 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 500.01 seconds. CPU system time: 28.8 seconds. Elapsed time: 310.55 seconds; current allocated memory: 22.250 MB.
