// Seed: 2637104168
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output tri id_3,
    input wire id_4,
    output supply1 id_5,
    input wor id_6,
    input wire id_7,
    input tri0 id_8,
    output tri id_9,
    input tri id_10,
    input wire id_11,
    input wire id_12,
    output wand id_13,
    input wand id_14,
    input wand id_15,
    output wand id_16,
    output supply0 id_17,
    input supply0 id_18,
    input tri1 id_19,
    input wire id_20,
    output supply0 id_21,
    input supply0 id_22,
    output wire id_23,
    output supply1 id_24,
    input uwire id_25,
    input supply1 id_26
);
  parameter id_28 = 1'b0;
  wire id_29;
  ;
  wire id_30;
  wire id_31;
  wire id_32;
  wire id_33;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output supply1 id_2
);
  always @(posedge -1) id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_23 = 0;
endmodule
