Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: Microprocessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Microprocessor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Microprocessor"
Output Format                      : NGC
Target Device                      : xc3s50an-5-tqg144

---- Source Options
Top Module Name                    : Microprocessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Console.v" in library work
Compiling verilog file "Microprocessor.v" in library work
Module <Console> compiled
Module <Microprocessor> compiled
No errors in compilation
Analysis of file <"Microprocessor.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Microprocessor> in library <work>.

Analyzing hierarchy for module <Console> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Microprocessor>.
INFO:Xst:1433 - Contents of array <registers> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <Microprocessor> is correct for synthesis.
 
Analyzing module <Console> in library <work>.
Module <Console> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Console>.
    Related source file is "Console.v".
Unit <Console> synthesized.


Synthesizing Unit <Microprocessor>.
    Related source file is "Microprocessor.v".
WARNING:Xst:646 - Signal <rw_num<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <literal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <delay_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <delay_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <reg_invalid> equivalent to <data_invalid> has been removed
    Found 1-bit register for signal <data_invalid>.
    Found 26-bit up counter for signal <delay>.
    Found 8-bit 4-to-1 multiplexer for signal <display_bus>.
    Found 1-bit register for signal <four_sec>.
    Found 256-bit register for signal <memory>.
    Found 8-bit register for signal <pc>.
    Found 8-bit adder for signal <pc$addsub0000> created at line 177.
    Found 8-bit adder for signal <pc$mux0000>.
    Found 1-bit register for signal <pc_invalid>.
    Found 32-bit register for signal <registers>.
    Found 5-bit register for signal <rw_num>.
    Found 1-bit register for signal <sec>.
    Found 1-bit register for signal <two_sec>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <memory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred  74 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Microprocessor> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 4
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 43
 1-bit register                                        : 5
 5-bit register                                        : 1
 8-bit register                                        : 37
# Multiplexers                                         : 4
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <rw_num_2> (without init value) has a constant value of 0 in block <Microprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rw_num_3> (without init value) has a constant value of 0 in block <Microprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rw_num_4> of sequential type is unconnected in block <Microprocessor>.
WARNING:Xst:2677 - Node <rw_num_4> of sequential type is unconnected in block <Microprocessor>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 1
 8-bit adder                                           : 3
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 305
 Flip-Flops                                            : 305
# Multiplexers                                         : 4
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rw_num_2> (without init value) has a constant value of 0 in block <Microprocessor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rw_num_3> (without init value) has a constant value of 0 in block <Microprocessor>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Microprocessor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Microprocessor, actual ratio is 45.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 329
 Flip-Flops                                            : 329

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Microprocessor.ngr
Top Level Output File Name         : Microprocessor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 61

Cell Usage :
# BELS                             : 697
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 32
#      LUT2                        : 19
#      LUT3                        : 95
#      LUT4                        : 240
#      LUT4_D                      : 17
#      LUT4_L                      : 27
#      MUXCY                       : 39
#      MUXF5                       : 123
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 329
#      FDC                         : 40
#      FDCE                        : 132
#      FDE                         : 3
#      FDP                         : 2
#      FDPE                        : 124
#      FDR                         : 28
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 60
#      IBUF                        : 11
#      OBUF                        : 49
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-5 

 Number of Slices:                      346  out of    704    49%  
 Number of Slice Flip Flops:            329  out of   1408    23%  
 Number of 4 input LUTs:                435  out of   1408    30%  
 Number of IOs:                          61
 Number of bonded IOBs:                  61  out of    108    56%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
oscillator                         | BUFGP                  | 27    |
clock_OBUF1(clock_f5:O)            | BUFG(*)(pc_invalid)    | 300   |
sec                                | NONE(two_sec)          | 1     |
two_sec                            | NONE(four_sec)         | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 298   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.209ns (Maximum Frequency: 121.817MHz)
   Minimum input arrival time before clock: 8.959ns
   Maximum output required time after clock: 8.966ns
   Maximum combinational path delay: 7.658ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'oscillator'
  Clock period: 4.845ns (frequency: 206.389MHz)
  Total number of paths / destination ports: 1054 / 54
-------------------------------------------------------------------------
Delay:               4.845ns (Levels of Logic = 3)
  Source:            delay_1 (FF)
  Destination:       delay_0 (FF)
  Source Clock:      oscillator rising
  Destination Clock: oscillator rising

  Data Path: delay_1 to delay_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.495   0.488  delay_1 (delay_1)
     LUT4:I0->O            1   0.561   0.465  delay_cmp_eq00001121 (delay_cmp_eq0000112)
     LUT4_D:I0->LO         1   0.561   0.208  delay_cmp_eq0000164 (N230)
     LUT4:I0->O           26   0.561   1.071  delay_cmp_eq000035 (delay_cmp_eq0000)
     FDR:R                     0.435          delay_0
    ----------------------------------------
    Total                      4.845ns (2.613ns logic, 2.232ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_OBUF1'
  Clock period: 8.209ns (frequency: 121.817MHz)
  Total number of paths / destination ports: 26650 / 554
-------------------------------------------------------------------------
Delay:               8.209ns (Levels of Logic = 8)
  Source:            registers_0_0 (FF)
  Destination:       registers_0_7 (FF)
  Source Clock:      clock_OBUF1 rising
  Destination Clock: clock_OBUF1 rising

  Data Path: registers_0_0 to registers_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.495   0.565  registers_0_0 (registers_0_0)
     LUT3:I1->O            1   0.562   0.000  Mmux__COND_4_2_f5_F (N184)
     MUXF5:I0->O         134   0.229   1.102  Mmux__COND_4_2_f5 (_COND_4<0>)
     LUT4_D:I3->LO         1   0.561   0.166  Madd__COND_6_Madd_cy<2>11_1 (N246)
     LUT2:I1->O           16   0.562   0.879  Madd__COND_6_Madd_xor<3>11 (_COND_6<3>)
     MUXF7:S->O            1   0.649   0.000  Mmux__COND_7_3_f7_6 (Mmux__COND_7_3_f77)
     MUXF8:I1->O           4   0.239   0.501  Mmux__COND_7_2_f8_6 (_COND_7<7>)
     LUT4:I3->O            1   0.561   0.380  registers_2_mux0000<7>_SW0_SW0 (N156)
     LUT3:I2->O            1   0.561   0.000  registers_2_mux0000<7> (registers_2_mux0000<7>)
     FDC:D                     0.197          registers_2_7
    ----------------------------------------
    Total                      8.209ns (4.616ns logic, 3.593ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sec'
  Clock period: 1.381ns (frequency: 723.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            two_sec (FF)
  Destination:       two_sec (FF)
  Source Clock:      sec rising
  Destination Clock: sec rising

  Data Path: two_sec to two_sec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.495   0.451  two_sec (two_sec)
     FDR:R                     0.435          two_sec
    ----------------------------------------
    Total                      1.381ns (0.930ns logic, 0.451ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'two_sec'
  Clock period: 1.381ns (frequency: 723.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            four_sec (FF)
  Destination:       four_sec (FF)
  Source Clock:      two_sec rising
  Destination Clock: two_sec rising

  Data Path: four_sec to four_sec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.495   0.451  four_sec (four_sec)
     FDR:R                     0.435          four_sec
    ----------------------------------------
    Total                      1.381ns (0.930ns logic, 0.451ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_OBUF1'
  Total number of paths / destination ports: 22223 / 557
-------------------------------------------------------------------------
Offset:              8.959ns (Levels of Logic = 9)
  Source:            instruction<4> (PAD)
  Destination:       registers_0_7 (FF)
  Destination Clock: clock_OBUF1 rising

  Data Path: instruction<4> to registers_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.824   0.987  instruction_4_IBUF (instruction_4_IBUF)
     LUT3:I0->O            1   0.561   0.000  Mmux__COND_4_2_f5_F (N184)
     MUXF5:I0->O         134   0.229   1.102  Mmux__COND_4_2_f5 (_COND_4<0>)
     LUT4_D:I3->LO         1   0.561   0.166  Madd__COND_6_Madd_cy<2>11_1 (N246)
     LUT2:I1->O           16   0.562   0.879  Madd__COND_6_Madd_xor<3>11 (_COND_6<3>)
     MUXF7:S->O            1   0.649   0.000  Mmux__COND_7_3_f7_6 (Mmux__COND_7_3_f77)
     MUXF8:I1->O           4   0.239   0.501  Mmux__COND_7_2_f8_6 (_COND_7<7>)
     LUT4:I3->O            1   0.561   0.380  registers_2_mux0000<7>_SW0_SW0 (N156)
     LUT3:I2->O            1   0.561   0.000  registers_2_mux0000<7> (registers_2_mux0000<7>)
     FDC:D                     0.197          registers_2_7
    ----------------------------------------
    Total                      8.959ns (4.944ns logic, 4.015ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'two_sec'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.579ns (Levels of Logic = 3)
  Source:            four_sec (FF)
  Destination:       clock (PAD)
  Source Clock:      two_sec rising

  Data Path: four_sec to clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.495   0.517  four_sec (four_sec)
     LUT4:I1->O            1   0.562   0.000  clock2 (clock2)
     MUXF5:I0->O           2   0.229   0.380  clock_f5 (clock_OBUF1)
     OBUF:I->O                 4.396          clock_OBUF (clock)
    ----------------------------------------
    Total                      6.579ns (5.682ns logic, 0.897ns route)
                                       (86.4% logic, 13.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'oscillator'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.627ns (Levels of Logic = 3)
  Source:            sec (FF)
  Destination:       clock (PAD)
  Source Clock:      oscillator rising

  Data Path: sec to clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.495   0.565  sec (sec)
     LUT4:I1->O            1   0.562   0.000  clock1 (clock1)
     MUXF5:I1->O           2   0.229   0.380  clock_f5 (clock_OBUF1)
     OBUF:I->O                 4.396          clock_OBUF (clock)
    ----------------------------------------
    Total                      6.627ns (5.682ns logic, 0.945ns route)
                                       (85.7% logic, 14.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sec'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.374ns (Levels of Logic = 2)
  Source:            two_sec (FF)
  Destination:       clock (PAD)
  Source Clock:      sec rising

  Data Path: two_sec to clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.495   0.451  two_sec (two_sec)
     MUXF5:S->O            2   0.652   0.380  clock_f5 (clock_OBUF1)
     OBUF:I->O                 4.396          clock_OBUF (clock)
    ----------------------------------------
    Total                      6.374ns (5.543ns logic, 0.831ns route)
                                       (87.0% logic, 13.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_OBUF1'
  Total number of paths / destination ports: 809 / 43
-------------------------------------------------------------------------
Offset:              8.966ns (Levels of Logic = 5)
  Source:            rw_num_0 (FF)
  Destination:       rwd_0<6> (PAD)
  Source Clock:      clock_OBUF1 rising

  Data Path: rw_num_0 to rwd_0<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             29   0.495   1.180  rw_num_0 (rw_num_0)
     LUT3:I0->O            1   0.561   0.000  Mmux_display_bus_3 (Mmux_display_bus_3)
     MUXF5:I1->O          14   0.229   0.958  Mmux_display_bus_2_f5 (display_bus<0>)
     LUT4:I0->O            1   0.561   0.000  data0/sseg<1>1 (data0/sseg<1>)
     MUXF5:I1->O           1   0.229   0.357  data0/sseg<1>_f5 (rwd_0_1_OBUF)
     OBUF:I->O                 4.396          rwd_0_1_OBUF (rwd_0<1>)
    ----------------------------------------
    Total                      8.966ns (6.471ns logic, 2.495ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Delay:               7.658ns (Levels of Logic = 3)
  Source:            instruction<6> (PAD)
  Destination:       mem_write (PAD)

  Data Path: instruction<6> to mem_write
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.824   1.180  instruction_6_IBUF (op_0_OBUF)
     LUT2:I0->O            9   0.561   0.697  mem_write1 (mem_write_OBUF)
     OBUF:I->O                 4.396          mem_write_OBUF (mem_write)
    ----------------------------------------
    Total                      7.658ns (5.781ns logic, 1.877ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.06 secs
 
--> 


Total memory usage is 514076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    4 (   0 filtered)

