// Seed: 4070425923
module module_0 (
    id_1
);
  output wor id_1;
  assign id_1 = -1;
  assign module_2._id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
  wire id_5;
  ;
endmodule
module module_2 #(
    parameter id_2 = 32'd56,
    parameter id_3 = 32'd60,
    parameter id_5 = 32'd33
) (
    output tri id_0,
    input supply0 id_1,
    output tri1 _id_2,
    output supply0 _id_3
);
  wire  _id_5;
  logic id_6 = id_1;
  not primCall (id_0, id_1);
  module_0 modCall_1 (id_6);
  logic [1  -  id_3 : "" ^  id_5  >  id_2] id_7;
  ;
endmodule
