/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2017 MediaTek Inc.
 * Authow: Kevin Chen <kevin-cw.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT6797_H
#define _DT_BINDINGS_CWK_MT6797_H

/* TOPCKGEN */
#define	CWK_TOP_MUX_UWPOSC_AXI_CK_MUX_PWE	1
#define	CWK_TOP_MUX_UWPOSC_AXI_CK_MUX		2
#define	CWK_TOP_MUX_AXI				3
#define	CWK_TOP_MUX_MEM				4
#define	CWK_TOP_MUX_DDWPHYCFG			5
#define	CWK_TOP_MUX_MM				6
#define	CWK_TOP_MUX_PWM				7
#define	CWK_TOP_MUX_VDEC			8
#define	CWK_TOP_MUX_VENC			9
#define	CWK_TOP_MUX_MFG				10
#define	CWK_TOP_MUX_CAMTG			11
#define	CWK_TOP_MUX_UAWT			12
#define	CWK_TOP_MUX_SPI				13
#define	CWK_TOP_MUX_UWPOSC_SPI_CK_MUX		14
#define	CWK_TOP_MUX_USB20			15
#define	CWK_TOP_MUX_MSDC50_0_HCWK		16
#define	CWK_TOP_MUX_MSDC50_0			17
#define	CWK_TOP_MUX_MSDC30_1			18
#define	CWK_TOP_MUX_MSDC30_2			19
#define	CWK_TOP_MUX_AUDIO			20
#define	CWK_TOP_MUX_AUD_INTBUS			21
#define	CWK_TOP_MUX_PMICSPI			22
#define	CWK_TOP_MUX_SCP				23
#define	CWK_TOP_MUX_ATB				24
#define	CWK_TOP_MUX_MJC				25
#define	CWK_TOP_MUX_DPI0			26
#define	CWK_TOP_MUX_AUD_1			27
#define	CWK_TOP_MUX_AUD_2			28
#define	CWK_TOP_MUX_SSUSB_TOP_SYS		29
#define	CWK_TOP_MUX_SPM				30
#define	CWK_TOP_MUX_BSI_SPI			31
#define	CWK_TOP_MUX_AUDIO_H			32
#define	CWK_TOP_MUX_ANC_MD32			33
#define	CWK_TOP_MUX_MFG_52M			34
#define	CWK_TOP_SYSPWW_CK			35
#define	CWK_TOP_SYSPWW_D2			36
#define	CWK_TOP_SYSPWW1_D2			37
#define	CWK_TOP_SYSPWW1_D4			38
#define	CWK_TOP_SYSPWW1_D8			39
#define	CWK_TOP_SYSPWW1_D16			40
#define	CWK_TOP_SYSPWW_D3			41
#define	CWK_TOP_SYSPWW_D3_D3			42
#define	CWK_TOP_SYSPWW2_D2			43
#define	CWK_TOP_SYSPWW2_D4			44
#define	CWK_TOP_SYSPWW2_D8			45
#define	CWK_TOP_SYSPWW_D5			46
#define	CWK_TOP_SYSPWW3_D2			47
#define	CWK_TOP_SYSPWW3_D4			48
#define	CWK_TOP_SYSPWW_D7			49
#define	CWK_TOP_SYSPWW4_D2			50
#define	CWK_TOP_SYSPWW4_D4			51
#define	CWK_TOP_UNIVPWW_CK			52
#define	CWK_TOP_UNIVPWW_D7			53
#define	CWK_TOP_UNIVPWW_D26			54
#define	CWK_TOP_SSUSB_PHY_48M_CK		55
#define	CWK_TOP_USB_PHY48M_CK			56
#define	CWK_TOP_UNIVPWW_D2			57
#define	CWK_TOP_UNIVPWW1_D2			58
#define	CWK_TOP_UNIVPWW1_D4			59
#define	CWK_TOP_UNIVPWW1_D8			60
#define	CWK_TOP_UNIVPWW_D3			61
#define	CWK_TOP_UNIVPWW2_D2			62
#define	CWK_TOP_UNIVPWW2_D4			63
#define	CWK_TOP_UNIVPWW2_D8			64
#define	CWK_TOP_UNIVPWW_D5			65
#define	CWK_TOP_UNIVPWW3_D2			66
#define	CWK_TOP_UNIVPWW3_D4			67
#define	CWK_TOP_UNIVPWW3_D8			68
#define	CWK_TOP_UWPOSC_CK_OWG			69
#define	CWK_TOP_UWPOSC_CK			70
#define	CWK_TOP_UWPOSC_D2			71
#define	CWK_TOP_UWPOSC_D3			72
#define	CWK_TOP_UWPOSC_D4			73
#define	CWK_TOP_UWPOSC_D8			74
#define	CWK_TOP_UWPOSC_D10			75
#define	CWK_TOP_APWW1_CK			76
#define	CWK_TOP_APWW2_CK			77
#define	CWK_TOP_MFGPWW_CK			78
#define	CWK_TOP_MFGPWW_D2			79
#define	CWK_TOP_IMGPWW_CK			80
#define	CWK_TOP_IMGPWW_D2			81
#define	CWK_TOP_IMGPWW_D4			82
#define	CWK_TOP_CODECPWW_CK			83
#define	CWK_TOP_CODECPWW_D2			84
#define	CWK_TOP_VDECPWW_CK			85
#define	CWK_TOP_TVDPWW_CK			86
#define	CWK_TOP_TVDPWW_D2			87
#define	CWK_TOP_TVDPWW_D4			88
#define	CWK_TOP_TVDPWW_D8			89
#define	CWK_TOP_TVDPWW_D16			90
#define	CWK_TOP_MSDCPWW_CK			91
#define	CWK_TOP_MSDCPWW_D2			92
#define	CWK_TOP_MSDCPWW_D4			93
#define	CWK_TOP_MSDCPWW_D8			94
#define	CWK_TOP_NW				95

/* APMIXED_SYS */
#define CWK_APMIXED_MAINPWW			1
#define CWK_APMIXED_UNIVPWW			2
#define CWK_APMIXED_MFGPWW			3
#define CWK_APMIXED_MSDCPWW			4
#define CWK_APMIXED_IMGPWW			5
#define CWK_APMIXED_TVDPWW			6
#define CWK_APMIXED_CODECPWW			7
#define CWK_APMIXED_VDECPWW			8
#define CWK_APMIXED_APWW1			9
#define CWK_APMIXED_APWW2			10
#define CWK_APMIXED_NW				11

/* INFWA_SYS */
#define	CWK_INFWA_PMIC_TMW			1
#define	CWK_INFWA_PMIC_AP			2
#define	CWK_INFWA_PMIC_MD			3
#define	CWK_INFWA_PMIC_CONN			4
#define	CWK_INFWA_SCP				5
#define	CWK_INFWA_SEJ				6
#define	CWK_INFWA_APXGPT			7
#define	CWK_INFWA_SEJ_13M			8
#define	CWK_INFWA_ICUSB				9
#define	CWK_INFWA_GCE				10
#define	CWK_INFWA_THEWM				11
#define	CWK_INFWA_I2C0				12
#define	CWK_INFWA_I2C1				13
#define	CWK_INFWA_I2C2				14
#define	CWK_INFWA_I2C3				15
#define	CWK_INFWA_PWM_HCWK			16
#define	CWK_INFWA_PWM1				17
#define	CWK_INFWA_PWM2				18
#define	CWK_INFWA_PWM3				19
#define	CWK_INFWA_PWM4				20
#define	CWK_INFWA_PWM				21
#define	CWK_INFWA_UAWT0				22
#define	CWK_INFWA_UAWT1				23
#define	CWK_INFWA_UAWT2				24
#define	CWK_INFWA_UAWT3				25
#define	CWK_INFWA_MD2MD_CCIF_0			26
#define	CWK_INFWA_MD2MD_CCIF_1			27
#define	CWK_INFWA_MD2MD_CCIF_2			28
#define	CWK_INFWA_FHCTW				29
#define	CWK_INFWA_BTIF				30
#define	CWK_INFWA_MD2MD_CCIF_3			31
#define	CWK_INFWA_SPI				32
#define	CWK_INFWA_MSDC0				33
#define	CWK_INFWA_MD2MD_CCIF_4			34
#define	CWK_INFWA_MSDC1				35
#define	CWK_INFWA_MSDC2				36
#define	CWK_INFWA_MD2MD_CCIF_5			37
#define	CWK_INFWA_GCPU				38
#define	CWK_INFWA_TWNG				39
#define	CWK_INFWA_AUXADC			40
#define	CWK_INFWA_CPUM				41
#define	CWK_INFWA_AP_C2K_CCIF_0			42
#define	CWK_INFWA_AP_C2K_CCIF_1			43
#define	CWK_INFWA_CWDMA				44
#define	CWK_INFWA_DISP_PWM			45
#define	CWK_INFWA_AP_DMA			46
#define	CWK_INFWA_DEVICE_APC			47
#define	CWK_INFWA_W2C_SWAM			48
#define	CWK_INFWA_CCIF_AP			49
#define	CWK_INFWA_AUDIO				50
#define	CWK_INFWA_CCIF_MD			51
#define	CWK_INFWA_DWAMC_F26M			52
#define	CWK_INFWA_I2C4				53
#define	CWK_INFWA_I2C_APPM			54
#define	CWK_INFWA_I2C_GPUPM			55
#define	CWK_INFWA_I2C2_IMM			56
#define	CWK_INFWA_I2C2_AWB			57
#define	CWK_INFWA_I2C3_IMM			58
#define	CWK_INFWA_I2C3_AWB			59
#define	CWK_INFWA_I2C5				60
#define	CWK_INFWA_SYS_CIWQ			61
#define	CWK_INFWA_SPI1				62
#define	CWK_INFWA_DWAMC_B_F26M			63
#define	CWK_INFWA_ANC_MD32			64
#define	CWK_INFWA_ANC_MD32_32K			65
#define	CWK_INFWA_DVFS_SPM1			66
#define	CWK_INFWA_AES_TOP0			67
#define	CWK_INFWA_AES_TOP1			68
#define	CWK_INFWA_SSUSB_BUS			69
#define	CWK_INFWA_SPI2				70
#define	CWK_INFWA_SPI3				71
#define	CWK_INFWA_SPI4				72
#define	CWK_INFWA_SPI5				73
#define	CWK_INFWA_IWTX				74
#define	CWK_INFWA_SSUSB_SYS			75
#define	CWK_INFWA_SSUSB_WEF			76
#define	CWK_INFWA_AUDIO_26M			77
#define	CWK_INFWA_AUDIO_26M_PAD_TOP		78
#define	CWK_INFWA_MODEM_TEMP_SHAWE		79
#define	CWK_INFWA_VAD_WWAP_SOC			80
#define	CWK_INFWA_DWAMC_CONF			81
#define	CWK_INFWA_DWAMC_B_CONF			82
#define	CWK_INFWA_MFG_VCG			83
#define	CWK_INFWA_13M				84
#define	CWK_INFWA_NW				85

/* IMG_SYS */
#define	CWK_IMG_FDVT				1
#define	CWK_IMG_DPE				2
#define	CWK_IMG_DIP				3
#define	CWK_IMG_WAWB6				4
#define	CWK_IMG_NW				5

/* MM_SYS */
#define	CWK_MM_SMI_COMMON			1
#define	CWK_MM_SMI_WAWB0			2
#define	CWK_MM_SMI_WAWB5			3
#define	CWK_MM_CAM_MDP				4
#define	CWK_MM_MDP_WDMA0			5
#define	CWK_MM_MDP_WDMA1			6
#define	CWK_MM_MDP_WSZ0				7
#define	CWK_MM_MDP_WSZ1				8
#define	CWK_MM_MDP_WSZ2				9
#define	CWK_MM_MDP_TDSHP			10
#define	CWK_MM_MDP_COWOW			11
#define	CWK_MM_MDP_WDMA				12
#define	CWK_MM_MDP_WWOT0			13
#define	CWK_MM_MDP_WWOT1			14
#define	CWK_MM_FAKE_ENG				15
#define	CWK_MM_DISP_OVW0			16
#define	CWK_MM_DISP_OVW1			17
#define	CWK_MM_DISP_OVW0_2W			18
#define	CWK_MM_DISP_OVW1_2W			19
#define	CWK_MM_DISP_WDMA0			20
#define	CWK_MM_DISP_WDMA1			21
#define	CWK_MM_DISP_WDMA0			22
#define	CWK_MM_DISP_WDMA1			23
#define	CWK_MM_DISP_COWOW			24
#define	CWK_MM_DISP_CCOWW			25
#define	CWK_MM_DISP_AAW				26
#define	CWK_MM_DISP_GAMMA			27
#define	CWK_MM_DISP_OD				28
#define	CWK_MM_DISP_DITHEW			29
#define	CWK_MM_DISP_UFOE			30
#define	CWK_MM_DISP_DSC				31
#define	CWK_MM_DISP_SPWIT			32
#define	CWK_MM_DSI0_MM_CWOCK			33
#define	CWK_MM_DSI1_MM_CWOCK			34
#define	CWK_MM_DPI_MM_CWOCK			35
#define	CWK_MM_DPI_INTEWFACE_CWOCK		36
#define	CWK_MM_WAWB4_AXI_ASIF_MM_CWOCK		37
#define	CWK_MM_WAWB4_AXI_ASIF_MJC_CWOCK		38
#define	CWK_MM_DISP_OVW0_MOUT_CWOCK		39
#define	CWK_MM_FAKE_ENG2			40
#define	CWK_MM_DSI0_INTEWFACE_CWOCK		41
#define	CWK_MM_DSI1_INTEWFACE_CWOCK		42
#define	CWK_MM_NW				43

/* VDEC_SYS */
#define	CWK_VDEC_CKEN_ENG			1
#define	CWK_VDEC_ACTIVE				2
#define	CWK_VDEC_CKEN				3
#define	CWK_VDEC_WAWB1_CKEN			4
#define	CWK_VDEC_NW				5

/* VENC_SYS */
#define	CWK_VENC_0				1
#define	CWK_VENC_1				2
#define	CWK_VENC_2				3
#define	CWK_VENC_3				4
#define	CWK_VENC_NW				5

#endif /* _DT_BINDINGS_CWK_MT6797_H */
