<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—lsu—el2_lsu.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    13-11-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ffe000;">
        44.1%
    </td>
    <td class="headerCovSummaryEntry">
        82
    </td>
    <td class="headerCovSummaryEntry">
        186
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    axi_irq
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : //********************************************************************************</span>
<span id="L17"><span class="lineNum">      17</span>              : // $Id$</span>
<span id="L18"><span class="lineNum">      18</span>              : //</span>
<span id="L19"><span class="lineNum">      19</span>              : //</span>
<span id="L20"><span class="lineNum">      20</span>              : // Function: Top level file for load store unit</span>
<span id="L21"><span class="lineNum">      21</span>              : // Comments:</span>
<span id="L22"><span class="lineNum">      22</span>              : //</span>
<span id="L23"><span class="lineNum">      23</span>              : //</span>
<span id="L24"><span class="lineNum">      24</span>              : // DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</span>
<span id="L25"><span class="lineNum">      25</span>              : //</span>
<span id="L26"><span class="lineNum">      26</span>              : //********************************************************************************</span>
<span id="L27"><span class="lineNum">      27</span>              : </span>
<span id="L28"><span class="lineNum">      28</span>              : module el2_lsu</span>
<span id="L29"><span class="lineNum">      29</span>              : import el2_pkg::*;</span>
<span id="L30"><span class="lineNum">      30</span>              : #(</span>
<span id="L31"><span class="lineNum">      31</span>              : `include "el2_param.vh"</span>
<span id="L32"><span class="lineNum">      32</span>              :  )</span>
<span id="L33"><span class="lineNum">      33</span>              : (</span>
<span id="L34"><span class="lineNum">      34</span>              : </span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                             clk_override,             // Override non-functional clock gating</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC tlaBgGNC">          88 :    input logic                             dec_tlu_flush_lower_r,    // I0/I1 writeback flush. This is used to flush the old packets only</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">          16 :    input logic                             dec_tlu_i0_kill_writeb_r, // I0 is flushed, don't writeback any results to arch state</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                             dec_tlu_force_halt,       // This will be high till TLU goes to debug halt</span></span>
<span id="L39"><span class="lineNum">      39</span>              : </span>
<span id="L40"><span class="lineNum">      40</span>              :    // chicken signals</span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC">           0 :    input logic                             dec_tlu_external_ldfwd_disable,     // disable load to load forwarding for externals</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC">           0 :    input logic                             dec_tlu_wb_coalescing_disable,     // disable the write buffer coalesce</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC tlaBgGNC">           2 :    input logic                             dec_tlu_sideeffect_posted_disable, // disable the posted sideeffect load store to the bus</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                             dec_tlu_core_ecc_disable,          // disable the generation of the ecc</span></span>
<span id="L45"><span class="lineNum">      45</span>              : </span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaGNC tlaBgGNC">        1100 :    input logic [31:0]                      exu_lsu_rs1_d,        // address rs operand</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaGNC">         128 :    input logic [31:0]                      exu_lsu_rs2_d,        // store data</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC">         760 :    input logic [11:0]                      dec_lsu_offset_d,     // address offset operand</span></span>
<span id="L49"><span class="lineNum">      49</span>              : </span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaGNC">        3000 :    input                                   el2_lsu_pkt_t lsu_p,  // lsu control packet</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC">       12380 :    input logic                             dec_lsu_valid_raw_d,   // Raw valid for address computation</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:0]                      dec_tlu_mrac_ff,       // CSR for memory region control</span></span>
<span id="L53"><span class="lineNum">      53</span>              : </span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaUNC">           0 :    output logic [31:0]                     lsu_result_m,          // lsu load data</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaUNC">           0 :    output logic [31:0]                     lsu_result_corr_r,     // This is the ECC corrected data going to RF</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC tlaBgGNC">         100 :    output logic                            lsu_load_stall_any,    // This is for blocking loads in the decode</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaGNC">         100 :    output logic                            lsu_store_stall_any,   // This is for blocking stores in the decode</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            lsu_fastint_stall_any, // Stall the fastint in decode-1 stage</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaGNC tlaBgGNC">        8700 :    output logic                            lsu_idle_any,          // lsu buffers are empty and no instruction in the pipeline. Doesn't include DMA</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC">        8698 :    output logic                            lsu_active,            // Used to turn off top level clk</span></span>
<span id="L61"><span class="lineNum">      61</span>              : </span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [31:1]                     lsu_fir_addr,        // fast interrupt address</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaUNC">           0 :    output logic [1:0]                      lsu_fir_error,       // Error during fast interrupt lookup</span></span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :    output logic                            lsu_single_ecc_error_incr,     // Increment the ecc counter</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaUNC">           0 :    output el2_lsu_error_pkt_t             lsu_error_pkt_r,               // lsu exception packet</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC">           0 :    output logic                            lsu_imprecise_error_load_any,  // bus load imprecise error</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :    output logic                            lsu_imprecise_error_store_any, // bus store imprecise error</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic [31:0]                     lsu_imprecise_error_addr_any,  // bus store imprecise error address</span></span>
<span id="L70"><span class="lineNum">      70</span>              : </span>
<span id="L71"><span class="lineNum">      71</span>              :    // Non-blocking loads</span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaGNC">        6144 :    output logic                               lsu_nonblock_load_valid_m,      // there is an external load -&gt; put in the cam</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaGNC">        3276 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_tag_m,        // the tag of the external non block load</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                               lsu_nonblock_load_inv_r,        // invalidate signal for the cam entry for non block loads</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaGNC tlaBgGNC">        3276 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_inv_tag_r,    // tag of the enrty which needs to be invalidated</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaGNC">        6280 :    output logic                               lsu_nonblock_load_data_valid,   // the non block is valid - sending information back to the cam</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                               lsu_nonblock_load_data_error,   // non block load has an error</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaGNC tlaBgGNC">           4 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_data_tag,     // the tag of the non block load sending the data/error</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaGNC">          64 :    output logic [31:0]                        lsu_nonblock_load_data,         // Data of the non block load</span></span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaGNC">        6304 :    output logic                            lsu_pmu_load_external_m,        // PMU : Bus loads</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC">        6112 :    output logic                            lsu_pmu_store_external_m,       // PMU : Bus loads</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            lsu_pmu_misaligned_m,           // PMU : misaligned</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC tlaBgGNC">       10994 :    output logic                            lsu_pmu_bus_trxn,               // PMU : bus transaction</span></span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            lsu_pmu_bus_misaligned,         // PMU : misaligned access going to the bus</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaUNC">           0 :    output logic                            lsu_pmu_bus_error,              // PMU : bus sending error back</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC tlaBgGNC">         168 :    output logic                            lsu_pmu_bus_busy,               // PMU : bus is not ready</span></span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              :    // Trigger signals</span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaUNC tlaBgUNC">           0 :    input                                   el2_trigger_pkt_t [3:0] trigger_pkt_any, // Trigger info from the decode</span></span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaUNC">           0 :    output logic [3:0]                      lsu_trigger_match_m,                      // lsu trigger hit (one bit per trigger)</span></span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span>              :    // DCCM ports</span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaUNC">           0 :    output logic                            dccm_wren,       // DCCM write enable</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaUNC">           0 :    output logic                            dccm_rden,       // DCCM read enable</span></span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_lo, // DCCM write address low bank</span></span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_hi, // DCCM write address hi bank</span></span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaGNC tlaBgGNC">        1212 :    output logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_lo, // DCCM read address low bank</span></span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaGNC">        1212 :    output logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_hi, // DCCM read address hi bank (hi and low same if aligned read)</span></span>
<span id="L100"><span class="lineNum">     100</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_lo, // DCCM write data for lo bank</span></span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_hi, // DCCM write data for hi bank</span></span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_rd_data_lo, // DCCM read data low bank</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_rd_data_hi, // DCCM read data hi bank</span></span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span>              :    // PIC ports</span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaUNC">           0 :    output logic                            picm_wren,    // PIC memory write enable</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaUNC">           0 :    output logic                            picm_rden,    // PIC memory read enable</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaUNC">           0 :    output logic                            picm_mken,    // Need to read the mask for stores to determine which bits to write/forward</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic [31:0]                     picm_rdaddr,  // address for pic read access</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaGNC">           2 :    output logic [31:0]                     picm_wraddr,  // address for pic write access</span></span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaGNC">          64 :    output logic [31:0]                     picm_wr_data, // PIC memory write data</span></span>
<span id="L113"><span class="lineNum">     113</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:0]                      picm_rd_data, // PIC memory read/mask data</span></span>
<span id="L114"><span class="lineNum">     114</span>              : </span>
<span id="L115"><span class="lineNum">     115</span>              :    // AXI Write Channels</span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaGNC tlaBgGNC">        6530 :    output logic                            lsu_axi_awvalid,</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaGNC">        6562 :    input  logic                            lsu_axi_awready,</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_awid,</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic [31:0]                     lsu_axi_awaddr,</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaGNC">           2 :    output logic [3:0]                      lsu_axi_awregion,</span></span>
<span id="L121"><span class="lineNum">     121</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L122"><span class="lineNum">     122</span>              :    /*verilator coverage_off*/</span>
<span id="L123"><span class="lineNum">     123</span>              :    output logic [7:0]                      lsu_axi_awlen,</span>
<span id="L124"><span class="lineNum">     124</span>              :    /*verilator coverage_on*/</span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                      lsu_axi_awsize,</span></span>
<span id="L126"><span class="lineNum">     126</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L127"><span class="lineNum">     127</span>              :    /*verilator coverage_off*/</span>
<span id="L128"><span class="lineNum">     128</span>              :    output logic [1:0]                      lsu_axi_awburst,</span>
<span id="L129"><span class="lineNum">     129</span>              :    output logic                            lsu_axi_awlock,</span>
<span id="L130"><span class="lineNum">     130</span>              :    /*verilator coverage_on*/</span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic [3:0]                      lsu_axi_awcache,</span></span>
<span id="L132"><span class="lineNum">     132</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L133"><span class="lineNum">     133</span>              :    /*verilator coverage_off*/</span>
<span id="L134"><span class="lineNum">     134</span>              :    output logic [2:0]                      lsu_axi_awprot,</span>
<span id="L135"><span class="lineNum">     135</span>              :    output logic [3:0]                      lsu_axi_awqos,</span>
<span id="L136"><span class="lineNum">     136</span>              :    /*verilator coverage_on*/</span>
<span id="L137"><span class="lineNum">     137</span>              : </span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaGNC">        6530 :    output logic                            lsu_axi_wvalid,</span></span>
<span id="L139"><span class="lineNum">     139</span> <span class="tlaGNC">        6562 :    input  logic                            lsu_axi_wready,</span></span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaGNC">          48 :    output logic [63:0]                     lsu_axi_wdata,</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaGNC">         936 :    output logic [7:0]                      lsu_axi_wstrb,</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC">           2 :    output logic                            lsu_axi_wlast,</span></span>
<span id="L143"><span class="lineNum">     143</span>              : </span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaGNC">        6560 :    input  logic                            lsu_axi_bvalid,</span></span>
<span id="L145"><span class="lineNum">     145</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L146"><span class="lineNum">     146</span>              :    /*verilator coverage_off*/</span>
<span id="L147"><span class="lineNum">     147</span>              :    output logic                            lsu_axi_bready,</span>
<span id="L148"><span class="lineNum">     148</span>              :    /*verilator coverage_on*/</span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      lsu_axi_bresp,</span></span>
<span id="L150"><span class="lineNum">     150</span> <span class="tlaUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_bid,</span></span>
<span id="L151"><span class="lineNum">     151</span>              : </span>
<span id="L152"><span class="lineNum">     152</span>              :    // AXI Read Channels</span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaGNC tlaBgGNC">        6144 :    output logic                            lsu_axi_arvalid,</span></span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaGNC">        6282 :    input  logic                            lsu_axi_arready,</span></span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_arid,</span></span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic [31:0]                     lsu_axi_araddr,</span></span>
<span id="L157"><span class="lineNum">     157</span> <span class="tlaGNC">           2 :    output logic [3:0]                      lsu_axi_arregion,</span></span>
<span id="L158"><span class="lineNum">     158</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L159"><span class="lineNum">     159</span>              :    /*verilator coverage_off*/</span>
<span id="L160"><span class="lineNum">     160</span>              :    output logic [7:0]                      lsu_axi_arlen,</span>
<span id="L161"><span class="lineNum">     161</span>              :    /*verilator coverage_on*/</span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                      lsu_axi_arsize,</span></span>
<span id="L163"><span class="lineNum">     163</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L164"><span class="lineNum">     164</span>              :    /*verilator coverage_off*/</span>
<span id="L165"><span class="lineNum">     165</span>              :    output logic [1:0]                      lsu_axi_arburst,</span>
<span id="L166"><span class="lineNum">     166</span>              :    output logic                            lsu_axi_arlock,</span>
<span id="L167"><span class="lineNum">     167</span>              :    /*verilator coverage_on*/</span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic [3:0]                      lsu_axi_arcache,</span></span>
<span id="L169"><span class="lineNum">     169</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L170"><span class="lineNum">     170</span>              :    /*verilator coverage_off*/</span>
<span id="L171"><span class="lineNum">     171</span>              :    output logic [2:0]                      lsu_axi_arprot,</span>
<span id="L172"><span class="lineNum">     172</span>              :    output logic [3:0]                      lsu_axi_arqos,</span>
<span id="L173"><span class="lineNum">     173</span>              :    /*verilator coverage_on*/</span>
<span id="L174"><span class="lineNum">     174</span>              : </span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC">        6280 :    input  logic                            lsu_axi_rvalid,</span></span>
<span id="L176"><span class="lineNum">     176</span>              :    /* exclude signals that are tied to constant value in el2_lsu_bus_buffer.sv */</span>
<span id="L177"><span class="lineNum">     177</span>              :    /*verilator coverage_off*/</span>
<span id="L178"><span class="lineNum">     178</span>              :    output logic                            lsu_axi_rready,</span>
<span id="L179"><span class="lineNum">     179</span>              :    /*verilator coverage_on*/</span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_rid,</span></span>
<span id="L181"><span class="lineNum">     181</span> <span class="tlaGNC tlaBgGNC">         128 :    input  logic [63:0]                     lsu_axi_rdata,</span></span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      lsu_axi_rresp,</span></span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaGNC tlaBgGNC">        6280 :    input  logic                            lsu_axi_rlast,</span></span>
<span id="L184"><span class="lineNum">     184</span>              : </span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaGNC">           2 :    input logic                             lsu_bus_clk_en,    // external drives a clock_en to control bus ratio</span></span>
<span id="L186"><span class="lineNum">     186</span>              : </span>
<span id="L187"><span class="lineNum">     187</span>              :    // DMA slave</span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                             dma_dccm_req,       // DMA read/write to dccm</span></span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaUNC">           0 :    input logic [2:0]                       dma_mem_tag,        // DMA request tag</span></span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaUNC">           0 :    input logic [31:0]                      dma_mem_addr,       // DMA address</span></span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaUNC">           0 :    input logic [2:0]                       dma_mem_sz,         // DMA access size</span></span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC">           0 :    input logic                             dma_mem_write,      // DMA access is a write</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaUNC">           0 :    input logic [63:0]                      dma_mem_wdata,      // DMA write data</span></span>
<span id="L194"><span class="lineNum">     194</span>              : </span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaUNC">           0 :    output logic                            dccm_dma_rvalid,     // lsu data valid for DMA dccm read</span></span>
<span id="L196"><span class="lineNum">     196</span> <span class="tlaUNC">           0 :    output logic                            dccm_dma_ecc_error,  // DMA load had ecc error</span></span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaUNC">           0 :    output logic [2:0]                      dccm_dma_rtag,       // DMA request tag</span></span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaUNC">           0 :    output logic [63:0]                     dccm_dma_rdata,      // lsu data for DMA dccm read</span></span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaGNC tlaBgGNC">       12382 :    output logic                            dccm_ready,          // lsu ready for DMA access</span></span>
<span id="L200"><span class="lineNum">     200</span>              : </span>
<span id="L201"><span class="lineNum">     201</span>              :    // DCCM ECC status</span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            lsu_dccm_rd_ecc_single_err,</span></span>
<span id="L203"><span class="lineNum">     203</span> <span class="tlaUNC">           0 :    output logic                            lsu_dccm_rd_ecc_double_err,</span></span>
<span id="L204"><span class="lineNum">     204</span>              : </span>
<span id="L205"><span class="lineNum">     205</span> <span class="tlaUNC">           0 :    input logic                             scan_mode,           // scan mode</span></span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaGNC tlaBgGNC">      253088 :    input logic                             clk,                 // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></span>
<span id="L207"><span class="lineNum">     207</span> <span class="tlaGNC">      253088 :    input logic                             active_clk,          // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaGNC">           2 :     input logic                             rst_l,               // reset, active low</span></span>
<span id="L209"><span class="lineNum">     209</span>              : </span>
<span id="L210"><span class="lineNum">     210</span> <span class="tlaGNC">        1212 :     output logic [31:0] lsu_pmp_addr_start,</span></span>
<span id="L211"><span class="lineNum">     211</span> <span class="tlaGNC">        1212 :     output logic [31:0] lsu_pmp_addr_end,</span></span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaGNC">        4386 :     input  logic        lsu_pmp_error_start,</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaGNC">        4386 :     input  logic        lsu_pmp_error_end,</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaGNC">        6112 :     output logic        lsu_pmp_we,</span></span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaGNC">        6304 :     output logic        lsu_pmp_re</span></span>
<span id="L216"><span class="lineNum">     216</span>              : </span>
<span id="L217"><span class="lineNum">     217</span>              :    );</span>
<span id="L218"><span class="lineNum">     218</span>              : </span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        lsu_dccm_rden_m;</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaUNC">           0 :    logic        lsu_dccm_rden_r;</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaGNC tlaBgGNC">         128 :    logic [31:0] store_data_m;</span></span>
<span id="L222"><span class="lineNum">     222</span> <span class="tlaGNC">         128 :    logic [31:0] store_data_r;</span></span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaGNC">          64 :    logic [31:0] store_data_hi_r, store_data_lo_r;</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaGNC">          64 :    logic [31:0] store_datafn_hi_r, store_datafn_lo_r;</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0] sec_data_lo_m, sec_data_hi_m;</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaUNC">           0 :    logic [31:0] sec_data_lo_r, sec_data_hi_r;</span></span>
<span id="L227"><span class="lineNum">     227</span>              : </span>
<span id="L228"><span class="lineNum">     228</span> <span class="tlaUNC">           0 :    logic [31:0] lsu_ld_data_m;</span></span>
<span id="L229"><span class="lineNum">     229</span> <span class="tlaUNC">           0 :    logic [31:0] dccm_rdata_hi_m, dccm_rdata_lo_m;</span></span>
<span id="L230"><span class="lineNum">     230</span> <span class="tlaUNC">           0 :    logic [6:0]  dccm_data_ecc_hi_m, dccm_data_ecc_lo_m;</span></span>
<span id="L231"><span class="lineNum">     231</span> <span class="tlaUNC">           0 :    logic        lsu_single_ecc_error_m;</span></span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaUNC">           0 :    logic        lsu_double_ecc_error_m;</span></span>
<span id="L233"><span class="lineNum">     233</span>              : </span>
<span id="L234"><span class="lineNum">     234</span> <span class="tlaUNC">           0 :    logic [31:0] lsu_ld_data_r;</span></span>
<span id="L235"><span class="lineNum">     235</span> <span class="tlaUNC">           0 :    logic [31:0] lsu_ld_data_corr_r;</span></span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaUNC">           0 :    logic [31:0] dccm_rdata_hi_r, dccm_rdata_lo_r;</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaUNC">           0 :    logic [6:0]  dccm_data_ecc_hi_r, dccm_data_ecc_lo_r;</span></span>
<span id="L238"><span class="lineNum">     238</span> <span class="tlaUNC">           0 :    logic        single_ecc_error_hi_r, single_ecc_error_lo_r;</span></span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaUNC">           0 :    logic        lsu_single_ecc_error_r;</span></span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaUNC">           0 :    logic        lsu_double_ecc_error_r;</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaUNC">           0 :    logic        ld_single_ecc_error_r, ld_single_ecc_error_r_ff;</span></span>
<span id="L242"><span class="lineNum">     242</span>              :    assign lsu_dccm_rd_ecc_single_err = lsu_single_ecc_error_r;</span>
<span id="L243"><span class="lineNum">     243</span>              :    assign lsu_dccm_rd_ecc_double_err = lsu_double_ecc_error_r;</span>
<span id="L244"><span class="lineNum">     244</span>              : </span>
<span id="L245"><span class="lineNum">     245</span> <span class="tlaUNC">           0 :    logic [31:0] picm_mask_data_m;</span></span>
<span id="L246"><span class="lineNum">     246</span>              : </span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaGNC tlaBgGNC">        1212 :    logic [31:0] lsu_addr_d, lsu_addr_m, lsu_addr_r;</span></span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaGNC">        1212 :    logic [31:0] end_addr_d, end_addr_m, end_addr_r;</span></span>
<span id="L249"><span class="lineNum">     249</span>              :   assign lsu_pmp_addr_start = lsu_addr_d;</span>
<span id="L250"><span class="lineNum">     250</span>              :   assign lsu_pmp_addr_end   = end_addr_d;</span>
<span id="L251"><span class="lineNum">     251</span>              : </span>
<span id="L252"><span class="lineNum">     252</span> <span class="tlaGNC">        3000 :    el2_lsu_pkt_t    lsu_pkt_d, lsu_pkt_m, lsu_pkt_r;</span></span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        lsu_i0_valid_d, lsu_i0_valid_m, lsu_i0_valid_r;</span></span>
<span id="L254"><span class="lineNum">     254</span>              :   assign lsu_pmp_we = lsu_pkt_d.store &amp; lsu_pkt_d.valid;</span>
<span id="L255"><span class="lineNum">     255</span>              :   assign lsu_pmp_re = lsu_pkt_d.load &amp; lsu_pkt_d.valid;</span>
<span id="L256"><span class="lineNum">     256</span>              : </span>
<span id="L257"><span class="lineNum">     257</span>              :    // Store Buffer signals</span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaUNC">           0 :    logic        store_stbuf_reqvld_r;</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaUNC">           0 :    logic        ldst_stbuf_reqvld_r;</span></span>
<span id="L260"><span class="lineNum">     260</span>              : </span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaGNC tlaBgGNC">       12380 :    logic        lsu_commit_r;</span></span>
<span id="L262"><span class="lineNum">     262</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        lsu_exc_m;</span></span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaUNC">           0 :    logic        addr_in_dccm_d, addr_in_dccm_m, addr_in_dccm_r;</span></span>
<span id="L265"><span class="lineNum">     265</span> <span class="tlaUNC">           0 :    logic        addr_in_pic_d, addr_in_pic_m, addr_in_pic_r;</span></span>
<span id="L266"><span class="lineNum">     266</span> <span class="tlaUNC">           0 :    logic        ldst_dual_d, ldst_dual_m, ldst_dual_r;</span></span>
<span id="L267"><span class="lineNum">     267</span> <span class="tlaGNC tlaBgGNC">           2 :    logic        addr_external_m;</span></span>
<span id="L268"><span class="lineNum">     268</span>              : </span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                          stbuf_reqvld_any;</span></span>
<span id="L270"><span class="lineNum">     270</span> <span class="tlaUNC">           0 :    logic                          stbuf_reqvld_flushed_any;</span></span>
<span id="L271"><span class="lineNum">     271</span> <span class="tlaUNC">           0 :    logic [pt.LSU_SB_BITS-1:0]     stbuf_addr_any;</span></span>
<span id="L272"><span class="lineNum">     272</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_DATA_WIDTH-1:0] stbuf_data_any;</span></span>
<span id="L273"><span class="lineNum">     273</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_ECC_WIDTH-1:0]  stbuf_ecc_any;</span></span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_DATA_WIDTH-1:0] sec_data_lo_r_ff, sec_data_hi_r_ff;</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_ECC_WIDTH-1:0]  sec_data_ecc_hi_r_ff, sec_data_ecc_lo_r_ff;</span></span>
<span id="L276"><span class="lineNum">     276</span>              : </span>
<span id="L277"><span class="lineNum">     277</span> <span class="tlaUNC">           0 :    logic                          lsu_cmpen_m;</span></span>
<span id="L278"><span class="lineNum">     278</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_DATA_WIDTH-1:0] stbuf_fwddata_hi_m;</span></span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_DATA_WIDTH-1:0] stbuf_fwddata_lo_m;</span></span>
<span id="L280"><span class="lineNum">     280</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_BYTE_WIDTH-1:0] stbuf_fwdbyteen_hi_m;</span></span>
<span id="L281"><span class="lineNum">     281</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_BYTE_WIDTH-1:0] stbuf_fwdbyteen_lo_m;</span></span>
<span id="L282"><span class="lineNum">     282</span>              : </span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaUNC">           0 :    logic        lsu_stbuf_commit_any;</span></span>
<span id="L284"><span class="lineNum">     284</span> <span class="tlaGNC tlaBgGNC">           2 :    logic        lsu_stbuf_empty_any;   // This is for blocking loads</span></span>
<span id="L285"><span class="lineNum">     285</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        lsu_stbuf_full_any;</span></span>
<span id="L286"><span class="lineNum">     286</span>              : </span>
<span id="L287"><span class="lineNum">     287</span>              :     // Bus signals</span>
<span id="L288"><span class="lineNum">     288</span> <span class="tlaGNC tlaBgGNC">       12220 :    logic        lsu_busreq_r;</span></span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaGNC">        5944 :    logic        lsu_bus_buffer_pend_any;</span></span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaGNC">        9240 :    logic        lsu_bus_buffer_empty_any;</span></span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaGNC">         100 :    logic        lsu_bus_buffer_full_any;</span></span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaGNC">       12380 :    logic        lsu_busreq_m;</span></span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0] bus_read_data_m;</span></span>
<span id="L294"><span class="lineNum">     294</span>              : </span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaGNC tlaBgGNC">          16 :    logic        flush_m_up, flush_r;</span></span>
<span id="L296"><span class="lineNum">     296</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        is_sideeffects_m;</span></span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaUNC">           0 :    logic [2:0]  dma_mem_tag_d, dma_mem_tag_m;</span></span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaUNC">           0 :    logic        ldst_nodma_mtor;</span></span>
<span id="L299"><span class="lineNum">     299</span> <span class="tlaUNC">           0 :    logic        dma_dccm_wen, dma_pic_wen;</span></span>
<span id="L300"><span class="lineNum">     300</span> <span class="tlaUNC">           0 :    logic [31:0] dma_dccm_wdata_lo, dma_dccm_wdata_hi;</span></span>
<span id="L301"><span class="lineNum">     301</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_ECC_WIDTH-1:0] dma_dccm_wdata_ecc_lo, dma_dccm_wdata_ecc_hi;</span></span>
<span id="L302"><span class="lineNum">     302</span>              : </span>
<span id="L303"><span class="lineNum">     303</span>              :    // Clocks</span>
<span id="L304"><span class="lineNum">     304</span> <span class="tlaGNC tlaBgGNC">        8862 :    logic        lsu_busm_clken;</span></span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaGNC">       15156 :    logic        lsu_bus_obuf_c1_clken;</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaGNC">      253088 :    logic        lsu_c1_m_clk, lsu_c1_r_clk;</span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaGNC">      253088 :    logic        lsu_c2_m_clk, lsu_c2_r_clk;</span></span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaGNC">      253088 :    logic        lsu_store_c1_m_clk, lsu_store_c1_r_clk;</span></span>
<span id="L309"><span class="lineNum">     309</span>              : </span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC">      253088 :    logic        lsu_stbuf_c1_clk;</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaGNC">      253088 :    logic        lsu_bus_ibuf_c1_clk, lsu_bus_obuf_c1_clk, lsu_bus_buf_c1_clk;</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        lsu_busm_clk;</span></span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaGNC tlaBgGNC">      253088 :    logic        lsu_free_c2_clk;</span></span>
<span id="L314"><span class="lineNum">     314</span>              : </span>
<span id="L315"><span class="lineNum">     315</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        lsu_raw_fwd_lo_m, lsu_raw_fwd_hi_m;</span></span>
<span id="L316"><span class="lineNum">     316</span> <span class="tlaUNC">           0 :    logic        lsu_raw_fwd_lo_r, lsu_raw_fwd_hi_r;</span></span>
<span id="L317"><span class="lineNum">     317</span>              : </span>
<span id="L318"><span class="lineNum">     318</span>              :    assign       lsu_raw_fwd_lo_m = (|stbuf_fwdbyteen_lo_m[pt.DCCM_BYTE_WIDTH-1:0]);</span>
<span id="L319"><span class="lineNum">     319</span>              :    assign       lsu_raw_fwd_hi_m = (|stbuf_fwdbyteen_hi_m[pt.DCCM_BYTE_WIDTH-1:0]);</span>
<span id="L320"><span class="lineNum">     320</span>              : </span>
<span id="L321"><span class="lineNum">     321</span>              :    el2_lsu_lsc_ctl #(.pt(pt)) lsu_lsc_ctl (.*);</span>
<span id="L322"><span class="lineNum">     322</span>              : </span>
<span id="L323"><span class="lineNum">     323</span>              :    // block stores in decode  - for either bus or stbuf reasons</span>
<span id="L324"><span class="lineNum">     324</span>              :    assign lsu_store_stall_any = lsu_stbuf_full_any | lsu_bus_buffer_full_any | ld_single_ecc_error_r_ff;</span>
<span id="L325"><span class="lineNum">     325</span>              :    assign lsu_load_stall_any = lsu_bus_buffer_full_any | ld_single_ecc_error_r_ff;</span>
<span id="L326"><span class="lineNum">     326</span>              :    assign lsu_fastint_stall_any = ld_single_ecc_error_r;    // Stall the fastint in decode-1 stage</span>
<span id="L327"><span class="lineNum">     327</span>              : </span>
<span id="L328"><span class="lineNum">     328</span>              :    // Ready to accept dma trxns</span>
<span id="L329"><span class="lineNum">     329</span>              :    // There can't be any inpipe forwarding from non-dma packet to dma packet since they can be flushed so we can't have st in r when dma is in m</span>
<span id="L330"><span class="lineNum">     330</span>              :    assign dma_mem_tag_d[2:0]   = dma_mem_tag[2:0];</span>
<span id="L331"><span class="lineNum">     331</span>              :    assign ldst_nodma_mtor = (lsu_pkt_m.valid &amp; ~lsu_pkt_m.dma &amp; (addr_in_dccm_m | addr_in_pic_m) &amp; lsu_pkt_m.store);</span>
<span id="L332"><span class="lineNum">     332</span>              : </span>
<span id="L333"><span class="lineNum">     333</span>              :    assign dccm_ready = ~(dec_lsu_valid_raw_d | ldst_nodma_mtor | ld_single_ecc_error_r_ff);</span>
<span id="L334"><span class="lineNum">     334</span>              : </span>
<span id="L335"><span class="lineNum">     335</span>              :    assign dma_dccm_wen = dma_dccm_req &amp; dma_mem_write &amp; addr_in_dccm_d &amp; dma_mem_sz[1];   // Perform DMA writes only for word/dword</span>
<span id="L336"><span class="lineNum">     336</span>              :    assign dma_pic_wen  = dma_dccm_req &amp; dma_mem_write &amp; addr_in_pic_d;</span>
<span id="L337"><span class="lineNum">     337</span>              :    assign {dma_dccm_wdata_hi[31:0], dma_dccm_wdata_lo[31:0]} = 64'(dma_mem_wdata[63:0] &gt;&gt; {dma_mem_addr[2:0], 3'b000});   // Shift the dma data to lower bits to make it consistent to lsu stores</span>
<span id="L338"><span class="lineNum">     338</span>              : </span>
<span id="L339"><span class="lineNum">     339</span>              : </span>
<span id="L340"><span class="lineNum">     340</span>              :    // Generate per cycle flush signals</span>
<span id="L341"><span class="lineNum">     341</span>              :    assign flush_m_up = dec_tlu_flush_lower_r;</span>
<span id="L342"><span class="lineNum">     342</span>              :    assign flush_r    = dec_tlu_i0_kill_writeb_r;</span>
<span id="L343"><span class="lineNum">     343</span>              : </span>
<span id="L344"><span class="lineNum">     344</span>              :    // lsu idle</span>
<span id="L345"><span class="lineNum">     345</span>              :    // lsu halt idle. This is used for entering the halt mode. Also, DMA accesses are allowed during fence.</span>
<span id="L346"><span class="lineNum">     346</span>              :    // Indicates non-idle if there is a instruction valid in d-r or read/write buffers are non-empty since they can come with error</span>
<span id="L347"><span class="lineNum">     347</span>              :    // Store buffer now have only non-dma dccm stores</span>
<span id="L348"><span class="lineNum">     348</span>              :    // stbuf_empty not needed since it has only dccm stores</span>
<span id="L349"><span class="lineNum">     349</span>              :    assign lsu_idle_any = ~((lsu_pkt_m.valid &amp; ~lsu_pkt_m.dma) |</span>
<span id="L350"><span class="lineNum">     350</span>              :                                                       (lsu_pkt_r.valid &amp; ~lsu_pkt_r.dma)) &amp;</span>
<span id="L351"><span class="lineNum">     351</span>              :                                                       lsu_bus_buffer_empty_any;</span>
<span id="L352"><span class="lineNum">     352</span>              : </span>
<span id="L353"><span class="lineNum">     353</span>              :    assign lsu_active = (lsu_pkt_m.valid | lsu_pkt_r.valid | ld_single_ecc_error_r_ff) | ~lsu_bus_buffer_empty_any;  // This includes DMA. Used for gating top clock</span>
<span id="L354"><span class="lineNum">     354</span>              : </span>
<span id="L355"><span class="lineNum">     355</span>              :    // Instantiate the store buffer</span>
<span id="L356"><span class="lineNum">     356</span>              :    assign store_stbuf_reqvld_r = lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; addr_in_dccm_r &amp; ~flush_r &amp; (~lsu_pkt_r.dma | ((lsu_pkt_r.by | lsu_pkt_r.half) &amp; ~lsu_double_ecc_error_r));</span>
<span id="L357"><span class="lineNum">     357</span>              : </span>
<span id="L358"><span class="lineNum">     358</span>              :    // Disable Forwarding for now</span>
<span id="L359"><span class="lineNum">     359</span>              :    assign lsu_cmpen_m = lsu_pkt_m.valid &amp; (lsu_pkt_m.load | lsu_pkt_m.store) &amp; (addr_in_dccm_m | addr_in_pic_m);</span>
<span id="L360"><span class="lineNum">     360</span>              : </span>
<span id="L361"><span class="lineNum">     361</span>              :    // Bus signals</span>
<span id="L362"><span class="lineNum">     362</span>              :    assign lsu_busreq_m = lsu_pkt_m.valid &amp; ((lsu_pkt_m.load | lsu_pkt_m.store) &amp; addr_external_m) &amp; ~flush_m_up &amp; ~lsu_exc_m &amp; ~lsu_pkt_m.fast_int;</span>
<span id="L363"><span class="lineNum">     363</span>              : </span>
<span id="L364"><span class="lineNum">     364</span>              :    // Dual signals</span>
<span id="L365"><span class="lineNum">     365</span>              :    assign ldst_dual_d  = (lsu_addr_d[2] != end_addr_d[2]);</span>
<span id="L366"><span class="lineNum">     366</span>              :    assign ldst_dual_m  = (lsu_addr_m[2] != end_addr_m[2]);</span>
<span id="L367"><span class="lineNum">     367</span>              :    assign ldst_dual_r  = (lsu_addr_r[2] != end_addr_r[2]);</span>
<span id="L368"><span class="lineNum">     368</span>              : </span>
<span id="L369"><span class="lineNum">     369</span>              :    // PMU signals</span>
<span id="L370"><span class="lineNum">     370</span>              :    assign lsu_pmu_misaligned_m     = lsu_pkt_m.valid &amp; ((lsu_pkt_m.half &amp; lsu_addr_m[0]) | (lsu_pkt_m.word &amp; (|lsu_addr_m[1:0])));</span>
<span id="L371"><span class="lineNum">     371</span>              :    assign lsu_pmu_load_external_m  = lsu_pkt_m.valid &amp; lsu_pkt_m.load &amp; addr_external_m;</span>
<span id="L372"><span class="lineNum">     372</span>              :    assign lsu_pmu_store_external_m = lsu_pkt_m.valid &amp; lsu_pkt_m.store &amp; addr_external_m;</span>
<span id="L373"><span class="lineNum">     373</span>              : </span>
<span id="L374"><span class="lineNum">     374</span>              :    el2_lsu_dccm_ctl #(.pt(pt)) dccm_ctl (</span>
<span id="L375"><span class="lineNum">     375</span>              :       .lsu_addr_d(lsu_addr_d[31:0]),</span>
<span id="L376"><span class="lineNum">     376</span>              :       .end_addr_d(end_addr_d[pt.DCCM_BITS-1:0]),</span>
<span id="L377"><span class="lineNum">     377</span>              :       .lsu_addr_m(lsu_addr_m[pt.DCCM_BITS-1:0]),</span>
<span id="L378"><span class="lineNum">     378</span>              :       .lsu_addr_r(lsu_addr_r[31:0]),</span>
<span id="L379"><span class="lineNum">     379</span>              : </span>
<span id="L380"><span class="lineNum">     380</span>              :       .end_addr_m(end_addr_m[pt.DCCM_BITS-1:0]),</span>
<span id="L381"><span class="lineNum">     381</span>              :       .end_addr_r(end_addr_r[pt.DCCM_BITS-1:0]),</span>
<span id="L382"><span class="lineNum">     382</span>              :       .*</span>
<span id="L383"><span class="lineNum">     383</span>              :    );</span>
<span id="L384"><span class="lineNum">     384</span>              : </span>
<span id="L385"><span class="lineNum">     385</span>              :    el2_lsu_stbuf #(.pt(pt)) stbuf (</span>
<span id="L386"><span class="lineNum">     386</span>              :       .lsu_addr_d(lsu_addr_d[pt.LSU_SB_BITS-1:0]),</span>
<span id="L387"><span class="lineNum">     387</span>              :       .end_addr_d(end_addr_d[pt.LSU_SB_BITS-1:0]),</span>
<span id="L388"><span class="lineNum">     388</span>              : </span>
<span id="L389"><span class="lineNum">     389</span>              :       .*</span>
<span id="L390"><span class="lineNum">     390</span>              : </span>
<span id="L391"><span class="lineNum">     391</span>              :    );</span>
<span id="L392"><span class="lineNum">     392</span>              : </span>
<span id="L393"><span class="lineNum">     393</span>              :    el2_lsu_ecc #(.pt(pt)) ecc (</span>
<span id="L394"><span class="lineNum">     394</span>              :       .lsu_addr_r(lsu_addr_r[pt.DCCM_BITS-1:0]),</span>
<span id="L395"><span class="lineNum">     395</span>              :       .end_addr_r(end_addr_r[pt.DCCM_BITS-1:0]),</span>
<span id="L396"><span class="lineNum">     396</span>              :       .lsu_addr_m(lsu_addr_m[pt.DCCM_BITS-1:0]),</span>
<span id="L397"><span class="lineNum">     397</span>              :       .end_addr_m(end_addr_m[pt.DCCM_BITS-1:0]),</span>
<span id="L398"><span class="lineNum">     398</span>              :       .*</span>
<span id="L399"><span class="lineNum">     399</span>              :    );</span>
<span id="L400"><span class="lineNum">     400</span>              : </span>
<span id="L401"><span class="lineNum">     401</span>              :    el2_lsu_trigger #(.pt(pt)) trigger (</span>
<span id="L402"><span class="lineNum">     402</span>              :       .store_data_m(store_data_m[31:0]),</span>
<span id="L403"><span class="lineNum">     403</span>              :       .*</span>
<span id="L404"><span class="lineNum">     404</span>              :    );</span>
<span id="L405"><span class="lineNum">     405</span>              : </span>
<span id="L406"><span class="lineNum">     406</span>              :    // Clk domain</span>
<span id="L407"><span class="lineNum">     407</span>              :    el2_lsu_clkdomain #(.pt(pt)) clkdomain (.*);</span>
<span id="L408"><span class="lineNum">     408</span>              : </span>
<span id="L409"><span class="lineNum">     409</span>              :    // Bus interface</span>
<span id="L410"><span class="lineNum">     410</span>              :    el2_lsu_bus_intf #(.pt(pt)) bus_intf (</span>
<span id="L411"><span class="lineNum">     411</span>              :       .lsu_addr_m(lsu_addr_m[31:0] &amp; {32{addr_external_m &amp; lsu_pkt_m.valid}}),</span>
<span id="L412"><span class="lineNum">     412</span>              :       .lsu_addr_r(lsu_addr_r[31:0] &amp; {32{lsu_busreq_r}}),</span>
<span id="L413"><span class="lineNum">     413</span>              : </span>
<span id="L414"><span class="lineNum">     414</span>              :       .end_addr_m(end_addr_m[31:0] &amp; {32{addr_external_m &amp; lsu_pkt_m.valid}}),</span>
<span id="L415"><span class="lineNum">     415</span>              :       .end_addr_r(end_addr_r[31:0] &amp; {32{lsu_busreq_r}}),</span>
<span id="L416"><span class="lineNum">     416</span>              : </span>
<span id="L417"><span class="lineNum">     417</span>              :       .store_data_r(store_data_r[31:0] &amp; {32{lsu_busreq_r}}),</span>
<span id="L418"><span class="lineNum">     418</span>              :       .*</span>
<span id="L419"><span class="lineNum">     419</span>              :    );</span>
<span id="L420"><span class="lineNum">     420</span>              : </span>
<span id="L421"><span class="lineNum">     421</span>              :    //Flops</span>
<span id="L422"><span class="lineNum">     422</span>              :    rvdff #(3) dma_mem_tag_mff     (.*, .din(dma_mem_tag_d[2:0]), .dout(dma_mem_tag_m[2:0]), .clk(lsu_c1_m_clk));</span>
<span id="L423"><span class="lineNum">     423</span>              :    rvdff #(2) lsu_raw_fwd_r_ff    (.*, .din({lsu_raw_fwd_hi_m, lsu_raw_fwd_lo_m}),     .dout({lsu_raw_fwd_hi_r, lsu_raw_fwd_lo_r}),     .clk(lsu_c2_r_clk));</span>
<span id="L424"><span class="lineNum">     424</span>              : </span>
<span id="L425"><span class="lineNum">     425</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L426"><span class="lineNum">     426</span>              :    logic [1:0] store_data_bypass_sel;</span>
<span id="L427"><span class="lineNum">     427</span>              :    assign store_data_bypass_sel[1:0] =  {lsu_p.store_data_bypass_d, lsu_p.store_data_bypass_m};</span>
<span id="L428"><span class="lineNum">     428</span>              : </span>
<span id="L429"><span class="lineNum">     429</span>              :    property exception_no_lsu_flush;</span>
<span id="L430"><span class="lineNum">     430</span>              :       @(posedge clk)  disable iff(~rst_l) lsu_lsc_ctl.lsu_error_pkt_m.exc_valid |-&gt; ##[1:2] (flush_r );</span>
<span id="L431"><span class="lineNum">     431</span>              :    endproperty</span>
<span id="L432"><span class="lineNum">     432</span>              :    assert_exception_no_lsu_flush: assert property (exception_no_lsu_flush) else</span>
<span id="L433"><span class="lineNum">     433</span>              :       $display("No flush within 2 cycles of exception");</span>
<span id="L434"><span class="lineNum">     434</span>              : </span>
<span id="L435"><span class="lineNum">     435</span>              :    // offset should be zero for fast interrupt</span>
<span id="L436"><span class="lineNum">     436</span>              :    property offset_0_fastint;</span>
<span id="L437"><span class="lineNum">     437</span>              :       @(posedge clk) disable iff(~rst_l) (lsu_p.valid &amp; lsu_p.fast_int) |-&gt; (dec_lsu_offset_d[11:0] == 12'b0);</span>
<span id="L438"><span class="lineNum">     438</span>              :    endproperty</span>
<span id="L439"><span class="lineNum">     439</span>              :    assert_offset_0_fastint: assert property (offset_0_fastint) else</span>
<span id="L440"><span class="lineNum">     440</span>              :       $display("dec_tlu_offset_d not zero for fast interrupt redirect");</span>
<span id="L441"><span class="lineNum">     441</span>              : </span>
<span id="L442"><span class="lineNum">     442</span>              :    // DMA req should assert dccm rden/wren</span>
<span id="L443"><span class="lineNum">     443</span>              :    property dmareq_dccm_wren_or_rden;</span>
<span id="L444"><span class="lineNum">     444</span>              :       @(posedge clk) disable iff(~rst_l) dma_dccm_req |-&gt; (dccm_rden | dccm_wren | addr_in_pic_d);</span>
<span id="L445"><span class="lineNum">     445</span>              :    endproperty</span>
<span id="L446"><span class="lineNum">     446</span>              :    assert_dmareq_dccm_wren_or_rden: assert property(dmareq_dccm_wren_or_rden) else</span>
<span id="L447"><span class="lineNum">     447</span>              :       $display("dccm rden or wren not asserted during DMA request");</span>
<span id="L448"><span class="lineNum">     448</span>              : </span>
<span id="L449"><span class="lineNum">     449</span>              :    // fastint_stall should cause load/store stall next cycle</span>
<span id="L450"><span class="lineNum">     450</span>              :    property fastint_stall_imply_loadstore_stall;</span>
<span id="L451"><span class="lineNum">     451</span>              :       @(posedge clk) disable iff(~rst_l) (lsu_fastint_stall_any &amp; (lsu_commit_r | lsu_pkt_r.dma)) |-&gt; ##1 ((lsu_load_stall_any | lsu_store_stall_any) | ~ld_single_ecc_error_r_ff);</span>
<span id="L452"><span class="lineNum">     452</span>              :    endproperty</span>
<span id="L453"><span class="lineNum">     453</span>              :    assert_fastint_stall_imply_loadstore_stall: assert property (fastint_stall_imply_loadstore_stall) else</span>
<span id="L454"><span class="lineNum">     454</span>              :       $display("fastint_stall should be followed by lsu_load/store_stall_any");</span>
<span id="L455"><span class="lineNum">     455</span>              : </span>
<span id="L456"><span class="lineNum">     456</span>              :    // Single ECC error implies rfnpc flush</span>
<span id="L457"><span class="lineNum">     457</span>              :    property single_ecc_error_rfnpc_flush;</span>
<span id="L458"><span class="lineNum">     458</span>              :       @(posedge clk) disable iff(~rst_l) (lsu_error_pkt_r.single_ecc_error &amp; lsu_pkt_r.load) |=&gt; ~lsu_commit_r;</span>
<span id="L459"><span class="lineNum">     459</span>              :    endproperty</span>
<span id="L460"><span class="lineNum">     460</span>              :    assert_single_ecc_error_rfnpc_flush: assert property (single_ecc_error_rfnpc_flush) else</span>
<span id="L461"><span class="lineNum">     461</span>              :      $display("LSU commit next cycle after single ecc error");</span>
<span id="L462"><span class="lineNum">     462</span>              : </span>
<span id="L463"><span class="lineNum">     463</span>              : `endif</span>
<span id="L464"><span class="lineNum">     464</span>              : </span>
<span id="L465"><span class="lineNum">     465</span>              : endmodule // el2_lsu</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
