<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4140" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4140{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4140{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4140{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4140{left:69px;bottom:455px;letter-spacing:0.12px;}
#t5_4140{left:151px;bottom:455px;letter-spacing:0.17px;word-spacing:0.02px;}
#t6_4140{left:69px;bottom:431px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_4140{left:69px;bottom:414px;letter-spacing:-0.17px;word-spacing:-0.58px;}
#t8_4140{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_4140{left:69px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#ta_4140{left:69px;bottom:364px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#tb_4140{left:69px;bottom:337px;}
#tc_4140{left:95px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_4140{left:95px;bottom:324px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#te_4140{left:95px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_4140{left:69px;bottom:281px;}
#tg_4140{left:95px;bottom:284px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#th_4140{left:95px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#ti_4140{left:95px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_4140{left:69px;bottom:224px;}
#tk_4140{left:95px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_4140{left:95px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_4140{left:95px;bottom:194px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_4140{left:69px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#to_4140{left:69px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_4140{left:69px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_4140{left:69px;bottom:119px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_4140{left:122px;bottom:1022px;letter-spacing:-0.15px;word-spacing:0.01px;}
#ts_4140{left:474px;bottom:1022px;letter-spacing:-0.13px;}
#tt_4140{left:786px;bottom:1022px;letter-spacing:-0.1px;}
#tu_4140{left:148px;bottom:998px;letter-spacing:-0.15px;}
#tv_4140{left:370px;bottom:998px;letter-spacing:-0.12px;}
#tw_4140{left:786px;bottom:998px;letter-spacing:-0.1px;}
#tx_4140{left:147px;bottom:973px;letter-spacing:-0.15px;}
#ty_4140{left:382px;bottom:973px;letter-spacing:-0.12px;}
#tz_4140{left:786px;bottom:973px;letter-spacing:-0.1px;}
#t10_4140{left:118px;bottom:949px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t11_4140{left:474px;bottom:949px;letter-spacing:-0.14px;}
#t12_4140{left:786px;bottom:949px;letter-spacing:-0.1px;}
#t13_4140{left:148px;bottom:924px;letter-spacing:-0.14px;}
#t14_4140{left:490px;bottom:924px;letter-spacing:-0.15px;}
#t15_4140{left:784px;bottom:924px;letter-spacing:-0.11px;}
#t16_4140{left:122px;bottom:900px;letter-spacing:-0.14px;}
#t17_4140{left:474px;bottom:900px;letter-spacing:-0.14px;}
#t18_4140{left:786px;bottom:900px;letter-spacing:-0.1px;}
#t19_4140{left:148px;bottom:875px;letter-spacing:-0.15px;}
#t1a_4140{left:430px;bottom:875px;letter-spacing:-0.12px;}
#t1b_4140{left:786px;bottom:875px;letter-spacing:-0.1px;}
#t1c_4140{left:147px;bottom:851px;letter-spacing:-0.17px;}
#t1d_4140{left:474px;bottom:851px;letter-spacing:-0.14px;}
#t1e_4140{left:786px;bottom:851px;letter-spacing:-0.1px;}
#t1f_4140{left:147px;bottom:826px;letter-spacing:-0.17px;}
#t1g_4140{left:431px;bottom:826px;letter-spacing:-0.11px;}
#t1h_4140{left:786px;bottom:826px;letter-spacing:-0.1px;}
#t1i_4140{left:147px;bottom:802px;letter-spacing:-0.17px;}
#t1j_4140{left:474px;bottom:802px;letter-spacing:-0.14px;}
#t1k_4140{left:786px;bottom:802px;letter-spacing:-0.1px;}
#t1l_4140{left:148px;bottom:778px;letter-spacing:-0.14px;}
#t1m_4140{left:429px;bottom:778px;letter-spacing:-0.12px;}
#t1n_4140{left:786px;bottom:778px;letter-spacing:-0.1px;}
#t1o_4140{left:122px;bottom:753px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_4140{left:474px;bottom:753px;letter-spacing:-0.14px;}
#t1q_4140{left:786px;bottom:753px;letter-spacing:-0.1px;}
#t1r_4140{left:147px;bottom:729px;letter-spacing:-0.16px;}
#t1s_4140{left:464px;bottom:729px;letter-spacing:-0.11px;}
#t1t_4140{left:786px;bottom:729px;letter-spacing:-0.1px;}
#t1u_4140{left:122px;bottom:704px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_4140{left:474px;bottom:704px;letter-spacing:-0.14px;}
#t1w_4140{left:786px;bottom:704px;letter-spacing:-0.1px;}
#t1x_4140{left:147px;bottom:680px;letter-spacing:-0.16px;}
#t1y_4140{left:482px;bottom:680px;letter-spacing:-0.13px;}
#t1z_4140{left:784px;bottom:680px;letter-spacing:-0.13px;}
#t20_4140{left:121px;bottom:655px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_4140{left:474px;bottom:655px;letter-spacing:-0.14px;}
#t22_4140{left:786px;bottom:655px;letter-spacing:-0.1px;}
#t23_4140{left:146px;bottom:631px;letter-spacing:-0.15px;}
#t24_4140{left:431px;bottom:631px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_4140{left:786px;bottom:631px;letter-spacing:-0.1px;}
#t26_4140{left:146px;bottom:606px;letter-spacing:-0.16px;}
#t27_4140{left:429px;bottom:606px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_4140{left:786px;bottom:606px;letter-spacing:-0.1px;}
#t29_4140{left:146px;bottom:582px;letter-spacing:-0.15px;}
#t2a_4140{left:428px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_4140{left:786px;bottom:582px;letter-spacing:-0.1px;}
#t2c_4140{left:122px;bottom:558px;letter-spacing:-0.14px;}
#t2d_4140{left:474px;bottom:558px;letter-spacing:-0.14px;}
#t2e_4140{left:786px;bottom:558px;letter-spacing:-0.1px;}
#t2f_4140{left:77px;bottom:533px;letter-spacing:-0.15px;}
#t2g_4140{left:77px;bottom:513px;letter-spacing:-0.12px;word-spacing:0.09px;}
#t2h_4140{left:222px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2i_4140{left:307px;bottom:1086px;letter-spacing:0.13px;}
#t2j_4140{left:148px;bottom:1063px;letter-spacing:-0.12px;}
#t2k_4140{left:78px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t2l_4140{left:475px;bottom:1063px;letter-spacing:-0.13px;}
#t2m_4140{left:766px;bottom:1063px;letter-spacing:-0.12px;}

.s1_4140{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4140{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4140{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4140{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4140{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4140{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4140{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4140{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4140{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4140" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4140Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4140" style="-webkit-user-select: none;"><object width="935" height="1210" data="4140/4140.svg" type="image/svg+xml" id="pdf4140" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4140" class="t s1_4140">32-8 </span><span id="t2_4140" class="t s1_4140">Vol. 3C </span>
<span id="t3_4140" class="t s2_4140">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4140" class="t s3_4140">32.4.2 </span><span id="t5_4140" class="t s3_4140">SMRAM Caching </span>
<span id="t6_4140" class="t s4_4140">An IA-32 processor does not automatically write back and invalidate its caches before entering SMM or before </span>
<span id="t7_4140" class="t s4_4140">exiting SMM. Because of this behavior, care must be taken in the placement of the SMRAM in system memory and </span>
<span id="t8_4140" class="t s4_4140">in the caching of the SMRAM to prevent cache incoherence when switching back and forth between SMM and </span>
<span id="t9_4140" class="t s4_4140">protected mode operation. Any of the following three methods of locating the SMRAM in system memory will guar- </span>
<span id="ta_4140" class="t s4_4140">antee cache coherency. </span>
<span id="tb_4140" class="t s5_4140">• </span><span id="tc_4140" class="t s4_4140">Place the SMRAM in a dedicated section of system memory that the operating system and applications are </span>
<span id="td_4140" class="t s4_4140">prevented from accessing. Here, the SMRAM can be designated as cacheable (WB, WT, or WC) for optimum </span>
<span id="te_4140" class="t s4_4140">processor performance, without risking cache incoherence when entering or exiting SMM. </span>
<span id="tf_4140" class="t s5_4140">• </span><span id="tg_4140" class="t s4_4140">Place the SMRAM in a section of memory that overlaps an area used by the operating system (such as the video </span>
<span id="th_4140" class="t s4_4140">memory), but designate the SMRAM as uncacheable (UC). This method prevents cache access when in SMM to </span>
<span id="ti_4140" class="t s4_4140">maintain cache coherency, but the use of uncacheable memory reduces the performance of SMM code. </span>
<span id="tj_4140" class="t s5_4140">• </span><span id="tk_4140" class="t s4_4140">Place the SMRAM in a section of system memory that overlaps an area used by the operating system and/or </span>
<span id="tl_4140" class="t s4_4140">application code, but explicitly flush (write back and invalidate) the caches upon entering and exiting SMM </span>
<span id="tm_4140" class="t s4_4140">mode. This method maintains cache coherency, but incurs the overhead of two complete cache flushes. </span>
<span id="tn_4140" class="t s4_4140">For Pentium 4, Intel Xeon, and P6 family processors, a combination of the first two methods of locating the SMRAM </span>
<span id="to_4140" class="t s4_4140">is recommended. Here the SMRAM is split between an overlapping and a dedicated region of memory. Upon </span>
<span id="tp_4140" class="t s4_4140">entering SMM, the SMRAM space that is accessed overlaps video memory (typically located in low memory). This </span>
<span id="tq_4140" class="t s4_4140">SMRAM section is designated as UC memory. The initial SMM code then jumps to a second SMRAM section that is </span>
<span id="tr_4140" class="t s6_4140">7EF7H - 7EE4H </span><span id="ts_4140" class="t s6_4140">Reserved </span><span id="tt_4140" class="t s6_4140">No </span>
<span id="tu_4140" class="t s6_4140">7EE0H </span><span id="tv_4140" class="t s6_4140">Setting of “enable EPT” VM-execution control </span><span id="tw_4140" class="t s6_4140">No </span>
<span id="tx_4140" class="t s6_4140">7ED8H </span><span id="ty_4140" class="t s6_4140">Value of EPTP VM-execution control field </span><span id="tz_4140" class="t s6_4140">No </span>
<span id="t10_4140" class="t s6_4140">7ED7H - 7ECC0H </span><span id="t11_4140" class="t s6_4140">Reserved </span><span id="t12_4140" class="t s6_4140">No </span>
<span id="t13_4140" class="t s6_4140">7EC8H </span><span id="t14_4140" class="t s6_4140">SSP </span><span id="t15_4140" class="t s6_4140">Yes </span>
<span id="t16_4140" class="t s6_4140">7EC7H - 7EA0H </span><span id="t17_4140" class="t s6_4140">Reserved </span><span id="t18_4140" class="t s6_4140">No </span>
<span id="t19_4140" class="t s6_4140">7E9CH </span><span id="t1a_4140" class="t s6_4140">LDT Base (lower 32 bits) </span><span id="t1b_4140" class="t s6_4140">No </span>
<span id="t1c_4140" class="t s6_4140">7E98H </span><span id="t1d_4140" class="t s6_4140">Reserved </span><span id="t1e_4140" class="t s6_4140">No </span>
<span id="t1f_4140" class="t s6_4140">7E94H </span><span id="t1g_4140" class="t s6_4140">IDT Base (lower 32 bits) </span><span id="t1h_4140" class="t s6_4140">No </span>
<span id="t1i_4140" class="t s6_4140">7E90H </span><span id="t1j_4140" class="t s6_4140">Reserved </span><span id="t1k_4140" class="t s6_4140">No </span>
<span id="t1l_4140" class="t s6_4140">7E8CH </span><span id="t1m_4140" class="t s6_4140">GDT Base (lower 32 bits) </span><span id="t1n_4140" class="t s6_4140">No </span>
<span id="t1o_4140" class="t s6_4140">7E8BH - 7E48H </span><span id="t1p_4140" class="t s6_4140">Reserved </span><span id="t1q_4140" class="t s6_4140">No </span>
<span id="t1r_4140" class="t s6_4140">7E40H </span><span id="t1s_4140" class="t s6_4140">CR4 (64 bits) </span><span id="t1t_4140" class="t s6_4140">No </span>
<span id="t1u_4140" class="t s6_4140">7E3FH - 7DF0H </span><span id="t1v_4140" class="t s6_4140">Reserved </span><span id="t1w_4140" class="t s6_4140">No </span>
<span id="t1x_4140" class="t s6_4140">7DE8H </span><span id="t1y_4140" class="t s6_4140">IO_RIP </span><span id="t1z_4140" class="t s6_4140">Yes </span>
<span id="t20_4140" class="t s6_4140">7DE7H - 7DDCH </span><span id="t21_4140" class="t s6_4140">Reserved </span><span id="t22_4140" class="t s6_4140">No </span>
<span id="t23_4140" class="t s6_4140">7DD8H </span><span id="t24_4140" class="t s6_4140">IDT Base (Upper 32 bits) </span><span id="t25_4140" class="t s6_4140">No </span>
<span id="t26_4140" class="t s6_4140">7DD4H </span><span id="t27_4140" class="t s6_4140">LDT Base (Upper 32 bits) </span><span id="t28_4140" class="t s6_4140">No </span>
<span id="t29_4140" class="t s6_4140">7DD0H </span><span id="t2a_4140" class="t s6_4140">GDT Base (Upper 32 bits) </span><span id="t2b_4140" class="t s6_4140">No </span>
<span id="t2c_4140" class="t s6_4140">7DCFH - 7C00H </span><span id="t2d_4140" class="t s6_4140">Reserved </span><span id="t2e_4140" class="t s6_4140">No </span>
<span id="t2f_4140" class="t s7_4140">NOTE: </span>
<span id="t2g_4140" class="t s6_4140">1. The two most significant bytes are reserved. </span>
<span id="t2h_4140" class="t s8_4140">Table 32-3. </span><span id="t2i_4140" class="t s8_4140">SMRAM State Save Map for Intel 64 Architecture (Contd.) </span>
<span id="t2j_4140" class="t s9_4140">Offset </span>
<span id="t2k_4140" class="t s9_4140">(Added to SMBASE + 8000H) </span>
<span id="t2l_4140" class="t s9_4140">Register </span><span id="t2m_4140" class="t s9_4140">Writable? </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
