<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Passes for the Calyx compiler."><meta name="keywords" content="rust, rustlang, rust-lang, passes"><title>calyx_opt::passes - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../normalize.css"><link rel="stylesheet" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../ayu.css" disabled><link rel="stylesheet" href="../../dark.css" disabled><link rel="stylesheet" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../calyx_opt/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../calyx_opt/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module passes</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn">Module <a href="../index.html">calyx_opt</a>::<wbr><a class="mod" href="#">passes</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../../src/calyx_opt/passes/mod.rs.html#1-91">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Passes for the Calyx compiler.</p>
</div></details><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.AddGuard.html" title="calyx_opt::passes::AddGuard struct">AddGuard</a></div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.Canonicalize.html" title="calyx_opt::passes::Canonicalize struct">Canonicalize</a></div><div class="item-right docblock-short">Perform serval canonicalizations on the program.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CellShare.html" title="calyx_opt::passes::CellShare struct">CellShare</a></div><div class="item-right docblock-short">Given a <a href="../analysis/struct.LiveRangeAnalysis.html" title="LiveRangeAnalysis">LiveRangeAnalysis</a> that specifies the “share” and “state_share” cells
alive at each group, minimizes the cells used for each component.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.ClkInsertion.html" title="calyx_opt::passes::ClkInsertion struct">ClkInsertion</a></div><div class="item-right docblock-short">Adds assignments from a components <code>clk</code> port to every
component that contains an input <code>clk</code> port.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CollapseControl.html" title="calyx_opt::passes::CollapseControl struct">CollapseControl</a></div><div class="item-right docblock-short">Collapses and de-nests control constructs.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CombProp.html" title="calyx_opt::passes::CombProp struct">CombProp</a></div><div class="item-right docblock-short">Propagate unconditional reads and writes from wires.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CompileInvoke.html" title="calyx_opt::passes::CompileInvoke struct">CompileInvoke</a></div><div class="item-right docblock-short">Compiles <a href="../../calyx_ir/control/struct.Invoke.html" title="ir::Invoke"><code>ir::Invoke</code></a> statements into an <a href="../../calyx_ir/control/struct.Enable.html" title="ir::Enable"><code>ir::Enable</code></a> that runs the
invoked component.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CompileRepeat.html" title="calyx_opt::passes::CompileRepeat struct">CompileRepeat</a></div><div class="item-right docblock-short">Compiles <a href="../../calyx_ir/control/struct.Invoke.html"><code>ir::Invoke</code></a> statements into an <a href="../../calyx_ir/control/struct.Enable.html"><code>ir::Enable</code></a>
that runs the invoked component.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CompileStatic.html" title="calyx_opt::passes::CompileStatic struct">CompileStatic</a></div><div class="item-right docblock-short">Compiles Static Islands</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CompileStaticInterface.html" title="calyx_opt::passes::CompileStaticInterface struct">CompileStaticInterface</a></div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CompileSync.html" title="calyx_opt::passes::CompileSync struct">CompileSync</a></div><div class="item-right docblock-short"><li>loop through all control statements under “par” block to find # barriers
needed and # members of each barrier</li>
<li>add all cells and groups needed</li>
<li>loop through all control statements, find the statements with @sync
attribute and replace them with
seq {
<stmt>;
incr_barrier_0_<em>;
write_barrier_0_</em>;
wait_<em>;
restore_</em>;
}
or
seq {
<stmt>;
incr_barrier_<em>_</em>;
write_barrier_<em>_</em>;
wait_<em>;
wait_restore_</em>;
}</li>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.CompileSyncWithoutSyncReg.html" title="calyx_opt::passes::CompileSyncWithoutSyncReg struct">CompileSyncWithoutSyncReg</a></div><div class="item-right docblock-short">Compiles @sync without use of std_sync_reg
Upon encountering @sync, it first instantiates a std_reg(1) for each thread(<code>bar</code>)
and a std_wire(1) for each barrier (<code>s</code>)
It then continuously assigns the value of (<code>s.in</code>) to 1’d1 guarded by the
expression that all values of <code>bar</code> for threads under the barrier are
set to 1’d1
Then it replaces the @sync control operator with
seq {
barrier;
clear;
}
<code>barrier</code> simply sets the value of <code>bar</code> to 1’d1 and then waits
for <code>s.out</code> to be up
<code>clear</code> resets the value of <code>bar</code> to 1’d0 for reuse of barrier
Using this method, each thread only incurs 3 cycles of latency overhead for
the barrier, and we theoretically won’t have a limit for number of threads
under one barrier</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.ComponentInliner.html" title="calyx_opt::passes::ComponentInliner struct">ComponentInliner</a></div><div class="item-right docblock-short">Inlines all sub-components marked with the <code>@inline</code> attribute.
Cannot inline components when they:</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DataPathInfer.html" title="calyx_opt::passes::DataPathInfer struct">DataPathInfer</a></div><div class="item-right docblock-short">Infers <code>@control</code> and <code>@data</code> annotations for cells.
A cell marked with <code>@data</code> can have <code>'x</code> assignments to its <code>@data</code> ports
which enables downstream optimizations.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DeadAssignmentRemoval.html" title="calyx_opt::passes::DeadAssignmentRemoval struct">DeadAssignmentRemoval</a></div><div class="item-right docblock-short">Removes unused assigns from groups.
Analyzes the writes to combinational cells in groups
In order for a combinational cell to be considered “used”, it must:</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DeadCellRemoval.html" title="calyx_opt::passes::DeadCellRemoval struct">DeadCellRemoval</a></div><div class="item-right docblock-short">Removes unused cells from components.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DeadGroupRemoval.html" title="calyx_opt::passes::DeadGroupRemoval struct">DeadGroupRemoval</a></div><div class="item-right docblock-short">Removes unused groups and combinational groups from components.
A group is considered in use when it shows up in an <a href="../../calyx_ir/control/struct.Enable.html" title="ir::Enable">ir::Enable</a>.
A combinational group is considered in use when it is a part of an
<a href="../../calyx_ir/control/struct.If.html" title="ir::If">ir::If</a> or <a href="../../calyx_ir/control/struct.While.html" title="ir::While">ir::While</a> or <a href="../../calyx_ir/control/struct.Invoke.html" title="ir::Invoke">ir::Invoke</a>.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.DiscoverExternal.html" title="calyx_opt::passes::DiscoverExternal struct">DiscoverExternal</a></div><div class="item-right docblock-short">A pass to detect cells that have been inlined into the top-level component
and turn them into real cells marked with <a href="../../calyx_frontend/attribute/enum.BoolAttr.html#variant.External" title="ir::BoolAttr::External">ir::BoolAttr::External</a>.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.Externalize.html" title="calyx_opt::passes::Externalize struct">Externalize</a></div><div class="item-right docblock-short">Externalize input/output ports for cells marked with the <code>@external(1)</code> attribute.
The ports of these cells are exposed through the ports of the parent
component.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.GoInsertion.html" title="calyx_opt::passes::GoInsertion struct">GoInsertion</a></div><div class="item-right docblock-short">Add the group’s <code>go</code> signal into the guards of all non-hole assignments
of this group.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.GroupToInvoke.html" title="calyx_opt::passes::GroupToInvoke struct">GroupToInvoke</a></div><div class="item-right docblock-short">Transform groups that are structurally invoking components into equivalent
<a href="../../calyx_ir/control/struct.Invoke.html" title="ir::Invoke">ir::Invoke</a> statements.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.GroupToSeq.html" title="calyx_opt::passes::GroupToSeq struct">GroupToSeq</a></div><div class="item-right docblock-short">Transforms a group into a seq of 2 smaller groups, if possible.
Currently, in order for a group to be transformed must</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.HoleInliner.html" title="calyx_opt::passes::HoleInliner struct">HoleInliner</a></div><div class="item-right docblock-short">Removes all groups and inlines reads and writes from holes.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.InferShare.html" title="calyx_opt::passes::InferShare struct">InferShare</a></div><div class="item-right docblock-short">This pass checks if components are (state) shareable. Here is the process it
goes through: if a component uses any ref cells, or non-shareable cells then it
is automatically not shareable. Otherwise, check if each read of a stateful
cell is guaranteed to be dominated by a write to the same cell– we check this
by building a domination map. If so, component is state shareable.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.LowerGuards.html" title="calyx_opt::passes::LowerGuards struct">LowerGuards</a></div><div class="item-right docblock-short">Lowers guards into a purely structural representation. After this pass,
all guards are guaranteed to be either <a href="../../calyx_ir/guard/enum.Guard.html#variant.True" title="ir::Guard::True">ir::Guard::True</a> or <a href="../../calyx_ir/guard/enum.Guard.html#variant.Port" title="ir::Guard::Port">ir::Guard::Port</a>.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.MergeAssign.html" title="calyx_opt::passes::MergeAssign struct">MergeAssign</a></div><div class="item-right docblock-short">Merge assignments of the form with the same (dst_port, src_port) pairs.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.Papercut.html" title="calyx_opt::passes::Papercut struct">Papercut</a></div><div class="item-right docblock-short">Pass to check for common errors such as missing assignments to <code>done</code> holes
of groups.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.ParToSeq.html" title="calyx_opt::passes::ParToSeq struct">ParToSeq</a></div><div class="item-right docblock-short">Transforms all <code>par</code> into <code>seq</code>. Uses <a href="../analysis/struct.ControlOrder.html" title="analysis::ControlOrder">analysis::ControlOrder</a> to get a
sequentialization of <code>par</code> such that the program still computes the same
value. When there is no such sequentialization, errors out.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RegisterUnsharing.html" title="calyx_opt::passes::RegisterUnsharing struct">RegisterUnsharing</a></div><div class="item-right docblock-short">Unsharing registers reduces the amount of multiplexers used in the final design, trading them
off for more memory.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RemoveIds.html" title="calyx_opt::passes::RemoveIds struct">RemoveIds</a></div><div class="item-right docblock-short">Removes NODE_ID, BEGIN_ID, and END_ID from each control statement</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.ResetInsertion.html" title="calyx_opt::passes::ResetInsertion struct">ResetInsertion</a></div><div class="item-right docblock-short">Adds assignments from a components <code>reset</code> port to every
component that contains an input <code>reset</code> port.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.ScheduleCompaction.html" title="calyx_opt::passes::ScheduleCompaction struct">ScheduleCompaction</a></div><div class="item-right docblock-short">For static seqs that are statically promoted by the compiler.
Aggressively compacts the execution schedule so that the execution
order of control operators still respects data dependency
Example: see tests/passes/schedule-compaction/schedule-compaction.futil</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SimplifyStaticGuards.html" title="calyx_opt::passes::SimplifyStaticGuards struct">SimplifyStaticGuards</a></div><div class="item-right docblock-short">Simplifies Static Guards
In particular if g = g1 &amp; g2 &amp; …gn, then it takes all of the g_i’s that
are “static timing intervals”, e.g., %[2:3], and combines them into one
timing interval.
For example: (port.out | !port1.out) &amp; (port2.out == port3.out) &amp; %[2:8] &amp; %[5:10] ?
becomes (port.out | !port1.out) &amp; (port2.out == port3.out) &amp; %[5:8] ?
by “combining” %[2:8] &amp; %[5:10]</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SimplifyWithControl.html" title="calyx_opt::passes::SimplifyWithControl struct">SimplifyWithControl</a></div><div class="item-right docblock-short">Transforms combinational groups into normal groups by registering the values
read from the ports of cells used within the combinational group.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.StaticInference.html" title="calyx_opt::passes::StaticInference struct">StaticInference</a></div><div class="item-right docblock-short">Infer @promotable annotation
for groups and control.
Inference occurs whenever possible.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.StaticInliner.html" title="calyx_opt::passes::StaticInliner struct">StaticInliner</a></div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.StaticPromotion.html" title="calyx_opt::passes::StaticPromotion struct">StaticPromotion</a></div><div class="item-right docblock-short">Promote control to static when (conservatively) possible, using @promote_static
annotations from <code>infer_static</code>.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SynthesisPapercut.html" title="calyx_opt::passes::SynthesisPapercut struct">SynthesisPapercut</a></div><div class="item-right docblock-short">Pass to check common synthesis issues.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.TopDownCompileControl.html" title="calyx_opt::passes::TopDownCompileControl struct">TopDownCompileControl</a></div><div class="item-right docblock-short"><strong>Core lowering pass.</strong>
Compiles away the control programs in components into purely structural code using an
finite-state machine (FSM).</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.UnrollBounded.html" title="calyx_opt::passes::UnrollBounded struct">UnrollBounded</a></div><div class="item-right docblock-short">Fully unroll all <code>while</code> loops with a given <code>@bound</code>.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.WellFormed.html" title="calyx_opt::passes::WellFormed struct">WellFormed</a></div><div class="item-right docblock-short">Pass to check if the program is well-formed.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.WireInliner.html" title="calyx_opt::passes::WireInliner struct">WireInliner</a></div><div class="item-right docblock-short">Alternate hole inliner that removes groups and group holes by instantiating
wires that hold the value for each signal.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.WrapMain.html" title="calyx_opt::passes::WrapMain struct">WrapMain</a></div><div class="item-right docblock-short">If the top-level component is not named <code>main</code>, adds a new <code>main</code> component
and makes it the top-level component.
This is useful because a lot of our tools rely on the name <code>main</code> being the design under test (DUT).</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="calyx_opt" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.0 (69f9c33d7 2022-12-12)" ></div></body></html>