# STM32F7x5 devices as per reference manual RM0410.

_svd: ../svd/stm32f7x5.svd

_rebase:
  USART1: USART6

_modify:
  # The SVD calls this C_ADC in some devices and ADC_Common in others,
  # we'll prefer the more sensible (and better for sorting) ADC_Common
  C_ADC:
    name: ADC_Common
  # Remove underscore to be consistent with other parts and RM
  SPDIF_RX:
    name: SPDIFRX

"SPI3":
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0410
      "[_]FRE":
        name: "FRE"

"GPIO*":
  _modify:
    # SVD calls call OSPEEDR regs GPIOB_OSPEEDR, so fix that.
    GPIOB_OSPEEDR:
      name: OSPEEDR

FLASH:
  OPTKEYR:
    _modify:
      OPTKEY:
        name: OPTKEYR

RCC:
  PLLCFGR:
    _add:
      PLLR:
        description: PLL division factor for DSI clock
        bitOffset: 28
        bitWidth: 3
        access: read-write

CRC:
  # The SVD calls the RESET field "CR", and misses some fields, fix per RM0410
  CR:
    _modify:
      CR:
        name: RESET
    _add:
      REV_OUT:
        description: Reverse output data
        bitOffset: 7
        bitWidth: 1
        access: read-write
      REV_IN:
        description: Reverse input data
        bitOffset: 5
        bitWidth: 2
        access: read-write
      POLYSIZE:
        description: Polynomial size
        bitOffset: 3
        bitWidth: 2
        access: read-write

Ethernet_MAC:
  MACFFR:
    _modify:
      # This field should be 2 bits wide but is only 1 bit in the SVD
      PCF:
        bitWidth: 2
  # All these fields are named incorrectly in the SVD compared to RM0090
  MACA1LR:
    _modify:
      MACA1LR:
        name: MACA1L
  MACA2HR:
    _modify:
      MAC2AH:
        name: MACA2H
  MACA2LR:
    _modify:
      MACA2L:
        bitWidth: 32
  MACA3LR:
    _modify:
      MBCA3L:
        name: MACA3L

Ethernet_DMA:
  DMABMR:
    _modify:
      # This field is named incorrectly in the SVD compared to the RM
      RTPR:
        name: PM

FMC:
  BCR1:
    _add:
      WFDIS:
        description: Write FIFO disable
        bitOffset: 21
        bitWidth: 1
        access: read-write
  BCR?:
    _add:
      CPSIZE:
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write

  BWTR?:
    _add:
      BUSTURN:
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write

# Merge the thousands of individal bit fields into a single field for each
# CAN filter register. This is not only much easier to use but also saves
# a huge amount of filespace and compilation time etc -- as much as 30% of all
# fields in many devices are just these CAN filter bank fields.
"CAN*":
  "F?R?":
    _merge:
      - "FB*"
  "F??R?":
    _merge:
      - "FB*"

# Merge the hundreds of individual bit fields into single fields for the
# crypt key/iv registers.
CRYP:
  "K[0123][LR]R":
    _merge:
      - "b*"
  "IV[01][LR]R":
    _merge:
      - "IV*"

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - common_patches/f7_interrupts.yaml
 - common_patches/pllsai.yaml
 - common_patches/dma_fcr_wo.yaml
 - common_patches/ethernet_mac_regs.yaml
 - common_patches/merge_USART_CR1_DEATx_fields.yaml
 - common_patches/merge_USART_CR1_DEDTx_fields.yaml
 - common_patches/merge_USART_CR2_ABRMODx_fields.yaml
 - common_patches/merge_USART_CR2_ADDx_fields.yaml
 - ./common_patches/rename_USART_CR2_DATAINV_field.yaml
 - common_patches/merge_USART_BRR_fields.yaml
 - common_patches/can/can.yaml
 - common_patches/can/can_filter_bank.yaml
 - common_patches/cryp/cryp_v2.yaml
 - common_patches/ltdc/ltdc.yaml
 - common_patches/sai/sai_v1.yaml
 - common_patches/rcc_add_plli2sp.yaml
 - common_patches/f7_rcc_apbenr.yaml
 - common_patches/f7_rcc_lsedrv.yaml
 - common_patches/f7_rcc_rename_dckcfgr.yaml
 - common_patches/f7_rcc_dckcfgr.yaml
 - common_patches/f7_rcc_dckcfgr_sdmmc1.yaml
 - common_patches/f7_rcc_dckcfgr_RM0410.yaml
 - common_patches/tim/tim_o24ce.yaml
 - ../peripherals/dac/dac_wavegen.yaml
 - ../peripherals/dac/dac_common_2ch.yaml
 - ../peripherals/dac/dac_dmaudr.yaml
 - ../peripherals/rcc/rcc_merge_sw_sws.yaml
 - ../peripherals/rcc/rcc_f7.yaml
 - ../peripherals/rcc/rcc_v2_pllcfgr_pllr.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllp.yaml
 - ../peripherals/rcc/rcc_v2_sai_pllr.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_saidivr.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_dfsdm_f7.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_dsisel.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_cecsel.yaml
 - ../peripherals/rcc/rcc_merge_rtcsel.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/adc/adc_v2_multi.yaml
 - common_patches/dma/dma_v2.yaml
 - ../peripherals/dma/dma_v2.yaml
 - ../peripherals/spi/spi_v2.yaml
 - ../peripherals/eth/eth_dma.yaml
 - ../peripherals/eth/eth_mmc.yaml
 - ../peripherals/eth/eth_mac.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/pwr/pwr_f7.yaml
 - ../peripherals/pwr/pwr_v2.yaml
 - ../peripherals/flash/flash_v2.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - ../peripherals/iwdg/iwdg_with_WINR.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/usart/usart_v2B1.yaml
 - common_patches/hash/hash.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/tim/tim_ccr.yaml
 - common_patches/dbgmcu.yaml
 - ../peripherals/fmc/fmc.yaml
 - ../peripherals/tim/tim_ccm_v2.yaml
 - ../peripherals/sai/sai.yaml
