





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-142724.html">
    <link rel="next" href="x86-146103.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-142724.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-146103.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">SGDT            Store Global Descriptor Table Reg.   Flags: Not altered</span></span><br /><span class="line"><span class="ngb">SIDT            Store Interrupt Descriptor Table Reg.</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">SGDT</span> destination                                     CPU: 286+ <span class="ngb">p</span></span><br /><span class="line"><span class="ngb">SIDT</span> destination                                     CPU: 286+ <span class="ngb">p</span></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   destination ← GDTR</span><br /><span class="line">            or  destination ← IDTR</span><br /><span class="line"></span><br /><span class="line">    SGDT/SIDT copies the contents of the descriptor table register to</span><br /><span class="line">    the six bytes of memory indicated by the operand. The LIMIT field</span><br /><span class="line">    of the register is assigned to the first word at the effective</span><br /><span class="line">    address. If the operand-size attribute is 32 bits, the next three</span><br /><span class="line">    bytes are assigned the BASE field of the register, and the fourth</span><br /><span class="line">    byte is written with zero. The last byte is undefined. Otherwise,</span><br /><span class="line">    if the operand-size attribute is 16 bits, the next four bytes are</span><br /><span class="line">    assigned the 32-bit BASE field of the register. I.e. the 16-bit</span><br /><span class="line">    forms of SGDT/SIDT are compatible with the 80286, but only if the</span><br /><span class="line">    value in the upper 8 bits is not referenced; the &#39;286 stores 1&#39;s</span><br /><span class="line">    in these bits, the &#39;386+ stores 0&#39;s.</span><br /><span class="line"></span><br /><span class="line">    SGDT and SIDT are used in operating system software; they are not</span><br /><span class="line">    normally used in application programs.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        Example:        sgdt  [pword ptr di]</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F 01 /0    SGDT m</span><br /><span class="line">    0F 01 /1    SIDT m</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">SGDT  mem48       5                     11       9      10       4   NP</span><br /><span class="line">SIDT  mem48       5                     12       9      10       4   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-79713.html">LGDT</a></li>
        
          <li><a href="x86-81843.html">LIDT</a></li>
        
          <li><a href="x86-195957.html">Selectors</a></li>
        
          <li><a href="x86-197219.html">Descriptors</a></li>
        
          <li><a href="x86-185529.html">System address</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

