* ******************************************************************************

* iCEcube Packer

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Jun 24 2015 19:04:31

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\packer.exe  C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA  --package  TQ144  --outdir  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer  --translator  C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc  --dst_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: SimpleVGA
Used Logic Cell: 789/1280
Used Logic Tile: 129/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: PixelClock_g
Clock Source: Clock50MHz.PixelClock 
Clock Driver: Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9 (ICE_GB)
Driver Position: (0, 9, 0)
Fanout to FF: 24
Fanout to Tile: 11

Clock Domain: Clock12MHz_c_g
Clock Source: clock12mhz 
Clock Driver: Clock12MHz_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 64
Fanout to Tile: 30


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 1 0 0 0 0 0 0 0   
15|   6 5 0 0 1 1 0 8 8 0 0 0   
14|   8 4 0 2 5 6 8 8 8 0 0 0   
13|   6 8 0 8 8 1 8 8 8 0 1 0   
12|   5 7 0 5 7 8 7 8 8 0 8 0   
11|   8 8 0 8 7 6 8 7 7 0 7 0   
10|   8 8 0 6 6 7 7 8 7 0 6 8   
 9|   4 8 0 5 5 6 8 8 8 0 7 5   
 8|   7 8 0 8 8 7 8 7 6 0 2 0   
 7|   1 7 0 8 8 5 2 6 8 0 0 0   
 6|   8 7 0 8 8 8 7 4 6 0 7 0   
 5|   7 6 0 7 5 7 8 5 7 0 6 0   
 4|   2 2 0 3 6 1 7 5 3 0 1 0   
 3|   5 0 0 7 7 3 1 8 7 0 7 0   
 2|   8 1 0 7 0 6 8 6 6 0 1 0   
 1|   8 7 0 7 0 0 1 8 7 0 7 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.12

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  4  0  0  0  0  0  0  0    
15|     9 10  0  0  3  4  0 19 18  0  0  0    
14|    17 12  0  3 16 13 12 21 11  0  0  0    
13|    10 21  0 16 19  3 20 19 18  0  4  0    
12|    12 16  0 11 16 14 20 21 15  0 20  0    
11|    18 16  0 19 14 15 21 19 22  0 19  0    
10|    14 18  0 12 14 15 19 22 22  0 19 18    
 9|    12 18  0 10 11  9 13 22 19  0 16  9    
 8|    11 20  0 17 16 19 14 17 12  0  3  0    
 7|     3 11  0 16 21 18  4 11 14  0  0  0    
 6|    17 15  0 17 21 16 16  8 13  0 14  0    
 5|    11 17  0 20 18 22 15  9 13  0 13  0    
 4|     5  6  0  8 16  3 10 11 10  0  1  0    
 3|     8  0  0 13 14  3  2 16 14  0 14  0    
 2|    12  1  0 14  0 12 14  9 13  0  3  0    
 1|    16 14  0 14  0  0  1 17 15  0  9  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 13.50

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  4  0  0  0  0  0  0  0    
15|    20 18  0  0  3  4  0 26 27  0  0  0    
14|    24 12  0  3 17 24 27 32 29  0  0  0    
13|    17 23  0 16 24  3 31 27 27  0  4  0    
12|    13 23  0 14 26 28 25 30 28  0 29  0    
11|    29 32  0 28 17 18 30 25 26  0 25  0    
10|    23 32  0 18 20 19 27 29 25  0 22 30    
 9|    12 29  0 10 15 10 25 29 26  0 18 11    
 8|    24 27  0 28 26 25 27 18 14  0  3  0    
 7|     3 28  0 27 30 19  4 13 16  0  0  0    
 6|    19 28  0 29 28 31 18 10 14  0 16  0    
 5|    22 24  0 28 19 27 19 12 15  0 14  0    
 4|     5  6  0  8 22  3 12 11 10  0  1  0    
 3|     9  0  0 16 20  3  2 17 24  0 18  0    
 2|    17  1  0 17  0 14 17 16 13  0  3  0    
 1|    21 17  0 17  0  0  1 17 18  0 11  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 18.68

***** Run Time Info *****
Run Time:  2
