--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml picoblaze_controller.twx picoblaze_controller.ncd -o
picoblaze_controller.twr picoblaze_controller.pcf -ucf Anvyl_Master.ucf

Design file:              picoblaze_controller.ncd
Physical constraint file: picoblaze_controller.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in   
      = PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"    
     TS_sys_clk_pin * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24238 paths analyzed, 1621 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  49.846ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.625ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.269ns (1.875 - 3.144)
  Source Clock:         RAMRapper/u_memory_interface/c3_sysclk_2x_180 rising at 12.499ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                           RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y80.AX           net (fanout=1)        0.562   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y80.CLK          Tdick                 0.063   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                           RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.625ns (1.063ns logic, 0.562ns route)
                                                           (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X26Y63.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.567ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.509 - 0.502)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.DMUX    Tshcko                0.461   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_6_o_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X17Y57.C4      net (fanout=6)        2.243   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X17Y57.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11
    SLICE_X18Y54.B4      net (fanout=4)        0.766   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
    SLICE_X18Y54.B       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable212
    SLICE_X20Y59.B5      net (fanout=2)        0.630   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X20Y59.B       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X20Y59.A5      net (fanout=1)        0.169   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X20Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X20Y59.C1      net (fanout=3)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X20Y59.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X20Y59.D5      net (fanout=3)        0.212   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X20Y59.D       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X26Y63.SR      net (fanout=2)        0.913   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X26Y63.CLK     Tsrck                 0.442   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (2.185ns logic, 5.382ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      6.458ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.155 - 0.158)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.AQ      Tcko                  0.447   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X17Y55.D1      net (fanout=11)       1.896   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X17Y55.D       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X20Y59.B6      net (fanout=1)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X20Y59.B       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X20Y59.A5      net (fanout=1)        0.169   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X20Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X20Y59.C1      net (fanout=3)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X20Y59.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X20Y59.D5      net (fanout=3)        0.212   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X20Y59.D       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X26Y63.SR      net (fanout=2)        0.913   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X26Y63.CLK     Tsrck                 0.442   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      6.458ns (1.968ns logic, 4.490ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      6.410ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.509 - 0.508)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X19Y58.D2      net (fanout=20)       1.837   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X19Y58.DMUX    Tilo                  0.313   N40
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X19Y58.C4      net (fanout=1)        0.296   N103
    SLICE_X19Y58.C       Tilo                  0.259   N40
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X20Y59.A1      net (fanout=2)        0.666   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X20Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X20Y59.C1      net (fanout=3)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X20Y59.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X20Y59.D5      net (fanout=3)        0.212   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X20Y59.D       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X26Y63.SR      net (fanout=2)        0.913   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X26Y63.CLK     Tsrck                 0.442   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      6.410ns (2.037ns logic, 4.373ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (SLICE_X26Y63.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.564ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.509 - 0.502)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.DMUX    Tshcko                0.461   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_6_o_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X17Y57.C4      net (fanout=6)        2.243   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X17Y57.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11
    SLICE_X18Y54.B4      net (fanout=4)        0.766   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
    SLICE_X18Y54.B       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable212
    SLICE_X20Y59.B5      net (fanout=2)        0.630   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X20Y59.B       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X20Y59.A5      net (fanout=1)        0.169   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X20Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X20Y59.C1      net (fanout=3)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X20Y59.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X20Y59.D5      net (fanout=3)        0.212   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X20Y59.D       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X26Y63.SR      net (fanout=2)        0.913   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X26Y63.CLK     Tsrck                 0.439   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (2.182ns logic, 5.382ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      6.455ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.155 - 0.158)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.AQ      Tcko                  0.447   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X17Y55.D1      net (fanout=11)       1.896   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X17Y55.D       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X20Y59.B6      net (fanout=1)        0.851   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X20Y59.B       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X20Y59.A5      net (fanout=1)        0.169   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X20Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X20Y59.C1      net (fanout=3)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X20Y59.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X20Y59.D5      net (fanout=3)        0.212   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X20Y59.D       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X26Y63.SR      net (fanout=2)        0.913   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X26Y63.CLK     Tsrck                 0.439   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (1.965ns logic, 4.490ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Requirement:          13.333ns
  Data Path Delay:      6.407ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.509 - 0.508)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X19Y58.D2      net (fanout=20)       1.837   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X19Y58.DMUX    Tilo                  0.313   N40
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X19Y58.C4      net (fanout=1)        0.296   N103
    SLICE_X19Y58.C       Tilo                  0.259   N40
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X20Y59.A1      net (fanout=2)        0.666   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X20Y59.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X20Y59.C1      net (fanout=3)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X20Y59.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X20Y59.D5      net (fanout=3)        0.212   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X20Y59.D       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X26Y63.SR      net (fanout=2)        0.913   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X26Y63.CLK     Tsrck                 0.439   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    -------------------------------------------------  ---------------------------
    Total                                      6.407ns (2.034ns logic, 4.373ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2 (SLICE_X22Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.079 - 0.076)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.200   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X22Y46.CE      net (fanout=20)       0.154   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X22Y46.CLK     Tckce       (-Th)     0.104   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s<2>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.096ns logic, 0.154ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1 (SLICE_X22Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.252ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.079 - 0.076)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.200   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X22Y46.CE      net (fanout=20)       0.154   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X22Y46.CLK     Tckce       (-Th)     0.102   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s<2>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1
    -------------------------------------------------  ---------------------------
    Total                                      0.252ns (0.098ns logic, 0.154ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0 (SLICE_X22Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.079 - 0.076)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.200   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X22Y46.CE      net (fanout=20)       0.154   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X22Y46.CLK     Tckce       (-Th)     0.092   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s<2>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.108ns logic, 0.154ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: RAMRapper/u_memory_interface/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.903ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X16Y63.SR
  Clock network: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD   
      TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"         
TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD     
    TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"         
TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   1.645ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.578ns (Levels of Logic = 0)
  Clock Path Skew:      1.157ns (3.175 - 2.018)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_sysclk_2x rising at 1.666ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y73.DQ       Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        1.481   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Toscck_TRAIN          0.689   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.097ns logic, 1.481ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.480ns (Levels of Logic = 0)
  Clock Path Skew:      1.307ns (2.270 - 0.963)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_sysclk_2x rising at 0.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y73.DQ       Tcko                  0.200   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        0.877   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Tosckc_TRAIN(-Th)    -0.403   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.603ns logic, 0.877ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =        
 PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"         
TS_sys_clk_pin * 0.375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 27 endpoints analyzed, 27 failing endpoints
 27 timing errors detected. (27 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  45.443ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          3.333ns
  Data Path Delay:      2.954ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.244ns (1.206 - 3.450)
  Source Clock:         pb_clk rising at 50.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Maximum Data Path at Slow Process Corner: address_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y77.AQ       Tcko                  0.408   address<3>
                                                       address_0
    SLICE_X0Y57.A6       net (fanout=5)        1.415   address<0>
    SLICE_X0Y57.A        Tilo                  0.205   RAMRapper/_n0033
                                                       RAMRapper/_n0033<0>1_INV_0
    MCB_X0Y1.P0RWRMASK0  net (fanout=2)        0.415   RAMRapper/_n0033
    MCB_X0Y1.P0WRCLK     Tmcbdck_RWRMASK       0.511   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (1.124ns logic, 1.830ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          3.333ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.244ns (1.206 - 3.450)
  Source Clock:         pb_clk rising at 50.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Maximum Data Path at Slow Process Corner: address_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y77.AQ       Tcko                  0.408   address<3>
                                                       address_0
    SLICE_X0Y57.A6       net (fanout=5)        1.415   address<0>
    SLICE_X0Y57.A        Tilo                  0.205   RAMRapper/_n0033
                                                       RAMRapper/_n0033<0>1_INV_0
    MCB_X0Y1.P0RWRMASK1  net (fanout=2)        0.308   RAMRapper/_n0033
    MCB_X0Y1.P0WRCLK     Tmcbdck_RWRMASK       0.511   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (1.124ns logic, 1.723ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          3.333ns
  Data Path Delay:      2.568ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.244ns (1.206 - 3.450)
  Source Clock:         pb_clk rising at 50.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Maximum Data Path at Slow Process Corner: address_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y77.AQ       Tcko                  0.408   address<3>
                                                       address_0
    MCB_X0Y1.P0RWRMASK2  net (fanout=5)        1.649   address<0>
    MCB_X0Y1.P0WRCLK     Tmcbdck_RWRMASK       0.511   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (0.919ns logic, 1.649ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               address_22 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          6.667ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      -1.078ns (0.715 - 1.793)
  Source Clock:         pb_clk rising at 60.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Minimum Data Path at Fast Process Corner: address_22 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.CQ       Tcko                  0.200   address<23>
                                                       address_22
    MCB_X0Y1.P0CMDRA9    net (fanout=3)        0.230   address<22>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.229ns logic, 0.230ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               address_23 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          6.667ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      -1.078ns (0.715 - 1.793)
  Source Clock:         pb_clk rising at 60.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Minimum Data Path at Fast Process Corner: address_23 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.DQ       Tcko                  0.200   address<23>
                                                       address_23
    MCB_X0Y1.P0CMDRA10   net (fanout=3)        0.248   address<23>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.229ns logic, 0.248ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               address_17 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          6.667ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      -1.079ns (0.715 - 1.794)
  Source Clock:         pb_clk rising at 60.000ns
  Destination Clock:    systemCLK rising at 53.333ns
  Clock Uncertainty:    0.482ns

  Clock Uncertainty:          0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.249ns

  Minimum Data Path at Fast Process Corner: address_17 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.BQ       Tcko                  0.200   address<19>
                                                       address_17
    MCB_X0Y1.P0CMDRA4    net (fanout=3)        0.251   address<17>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.229ns logic, 0.251ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clock_generator/dcm_sp_inst/CLKFX
  Logical resource: clock_generator/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clock_generator/clkfx
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.666ns
  Low pulse: 13.333ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.666ns
  High pulse: 13.333ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkfx = PERIOD TIMEGRP 
"clock_generator_clkfx"         
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         
* 2.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27808 paths analyzed, 1765 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.032ns.
--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer1_flop (SLICE_X40Y48.C4), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.796ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X40Y52.D4      net (fanout=1)        0.964   CPU/pblaze_rom/n0013<4>
    SLICE_X40Y52.DMUX    Tilo                  0.251   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X38Y50.C1      net (fanout=7)        0.893   CPU/instruction<4>
    SLICE_X38Y50.C       Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC_D1
    SLICE_X41Y50.A3      net (fanout=2)        0.805   CPU/pblaze_cpu/sy<7>
    SLICE_X41Y50.A       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X41Y49.C3      net (fanout=2)        0.458   pb_port_id<7>
    SLICE_X41Y49.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X41Y49.D5      net (fanout=2)        0.217   write_to_uart1
    SLICE_X41Y49.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X40Y48.D4      net (fanout=5)        0.411   write_to_uart
    SLICE_X40Y48.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X40Y48.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X40Y48.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (3.674ns logic, 4.122ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X40Y52.D5      net (fanout=1)        0.982   CPU/pblaze_rom/n0013<5>
    SLICE_X40Y52.D       Tilo                  0.205   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X38Y50.C2      net (fanout=7)        0.824   CPU/instruction<5>
    SLICE_X38Y50.C       Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC_D1
    SLICE_X41Y50.A3      net (fanout=2)        0.805   CPU/pblaze_cpu/sy<7>
    SLICE_X41Y50.A       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X41Y49.C3      net (fanout=2)        0.458   pb_port_id<7>
    SLICE_X41Y49.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X41Y49.D5      net (fanout=2)        0.217   write_to_uart1
    SLICE_X41Y49.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X40Y48.D4      net (fanout=5)        0.411   write_to_uart
    SLICE_X40Y48.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X40Y48.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X40Y48.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (3.628ns logic, 4.071ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.648ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X40Y52.D4      net (fanout=1)        0.964   CPU/pblaze_rom/n0013<4>
    SLICE_X40Y52.DMUX    Tilo                  0.251   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X38Y50.C1      net (fanout=7)        0.893   CPU/instruction<4>
    SLICE_X38Y50.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X41Y50.A5      net (fanout=2)        0.409   CPU/pblaze_cpu/sy<6>
    SLICE_X41Y50.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X41Y49.C1      net (fanout=2)        0.595   pb_port_id<6>
    SLICE_X41Y49.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X41Y49.D5      net (fanout=2)        0.217   write_to_uart1
    SLICE_X41Y49.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X40Y48.D4      net (fanout=5)        0.411   write_to_uart
    SLICE_X40Y48.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X40Y48.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X40Y48.CLK     Tas                   0.341   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT6
                                                       UART/transmitter/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.648ns (3.785ns logic, 3.863ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmitter/pointer0_flop (SLICE_X40Y48.C4), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.668ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X40Y52.D4      net (fanout=1)        0.964   CPU/pblaze_rom/n0013<4>
    SLICE_X40Y52.DMUX    Tilo                  0.251   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X38Y50.C1      net (fanout=7)        0.893   CPU/instruction<4>
    SLICE_X38Y50.C       Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC_D1
    SLICE_X41Y50.A3      net (fanout=2)        0.805   CPU/pblaze_cpu/sy<7>
    SLICE_X41Y50.A       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X41Y49.C3      net (fanout=2)        0.458   pb_port_id<7>
    SLICE_X41Y49.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X41Y49.D5      net (fanout=2)        0.217   write_to_uart1
    SLICE_X41Y49.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X40Y48.D4      net (fanout=5)        0.411   write_to_uart
    SLICE_X40Y48.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X40Y48.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X40Y48.CLK     Tas                   0.213   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.668ns (3.546ns logic, 4.122ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X40Y52.D5      net (fanout=1)        0.982   CPU/pblaze_rom/n0013<5>
    SLICE_X40Y52.D       Tilo                  0.205   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X38Y50.C2      net (fanout=7)        0.824   CPU/instruction<5>
    SLICE_X38Y50.C       Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC_D1
    SLICE_X41Y50.A3      net (fanout=2)        0.805   CPU/pblaze_cpu/sy<7>
    SLICE_X41Y50.A       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X41Y49.C3      net (fanout=2)        0.458   pb_port_id<7>
    SLICE_X41Y49.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X41Y49.D5      net (fanout=2)        0.217   write_to_uart1
    SLICE_X41Y49.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X40Y48.D4      net (fanout=5)        0.411   write_to_uart
    SLICE_X40Y48.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X40Y48.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X40Y48.CLK     Tas                   0.213   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (3.500ns logic, 4.071ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/pointer0_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/pointer0_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X40Y52.D4      net (fanout=1)        0.964   CPU/pblaze_rom/n0013<4>
    SLICE_X40Y52.DMUX    Tilo                  0.251   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X38Y50.C1      net (fanout=7)        0.893   CPU/instruction<4>
    SLICE_X38Y50.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X41Y50.A5      net (fanout=2)        0.409   CPU/pblaze_cpu/sy<6>
    SLICE_X41Y50.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X41Y49.C1      net (fanout=2)        0.595   pb_port_id<6>
    SLICE_X41Y49.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X41Y49.D5      net (fanout=2)        0.217   write_to_uart1
    SLICE_X41Y49.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X40Y48.D4      net (fanout=5)        0.411   write_to_uart
    SLICE_X40Y48.DMUX    Tilo                  0.251   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/data_present_lut/LUT5
    SLICE_X40Y48.C4      net (fanout=1)        0.374   UART/transmitter/en_pointer
    SLICE_X40Y48.CLK     Tas                   0.213   UART/transmitter/UART_TX6_1
                                                       UART/transmitter/pointer01_lut/LUT5
                                                       UART/transmitter/pointer0_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.520ns (3.657ns logic, 3.863ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmitter/data_width_loop[3].storage_srl (SLICE_X44Y48.CE), 161 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/data_width_loop[3].storage_srl (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.243 - 0.248)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/data_width_loop[3].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X40Y52.D4      net (fanout=1)        0.964   CPU/pblaze_rom/n0013<4>
    SLICE_X40Y52.DMUX    Tilo                  0.251   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X38Y50.C1      net (fanout=7)        0.893   CPU/instruction<4>
    SLICE_X38Y50.C       Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC_D1
    SLICE_X41Y50.A3      net (fanout=2)        0.805   CPU/pblaze_cpu/sy<7>
    SLICE_X41Y50.A       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X41Y49.C3      net (fanout=2)        0.458   pb_port_id<7>
    SLICE_X41Y49.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X41Y49.D5      net (fanout=2)        0.217   write_to_uart1
    SLICE_X41Y49.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X44Y48.CE      net (fanout=5)        0.898   write_to_uart
    SLICE_X44Y48.CLK     Tceck                 0.191   UART/transmitter/UART_TX6_5
                                                       UART/transmitter/data_width_loop[3].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      7.508ns (3.273ns logic, 4.235ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/data_width_loop[3].storage_srl (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.411ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.243 - 0.248)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/data_width_loop[3].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA5    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X40Y52.D5      net (fanout=1)        0.982   CPU/pblaze_rom/n0013<5>
    SLICE_X40Y52.D       Tilo                  0.205   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT6
    SLICE_X38Y50.C2      net (fanout=7)        0.824   CPU/instruction<5>
    SLICE_X38Y50.C       Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC_D1
    SLICE_X41Y50.A3      net (fanout=2)        0.805   CPU/pblaze_cpu/sy<7>
    SLICE_X41Y50.A       Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X41Y49.C3      net (fanout=2)        0.458   pb_port_id<7>
    SLICE_X41Y49.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X41Y49.D5      net (fanout=2)        0.217   write_to_uart1
    SLICE_X41Y49.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X44Y48.CE      net (fanout=5)        0.898   write_to_uart
    SLICE_X44Y48.CLK     Tceck                 0.191   UART/transmitter/UART_TX6_5
                                                       UART/transmitter/data_width_loop[3].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (3.227ns logic, 4.184ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Destination:          UART/transmitter/data_width_loop[3].storage_srl (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.360ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.243 - 0.248)
  Source Clock:         pb_clk rising at 0.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_ll to UART/transmitter/data_width_loop[3].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA4    Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    SLICE_X40Y52.D4      net (fanout=1)        0.964   CPU/pblaze_rom/n0013<4>
    SLICE_X40Y52.DMUX    Tilo                  0.251   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X38Y50.C1      net (fanout=7)        0.893   CPU/instruction<4>
    SLICE_X38Y50.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMC
    SLICE_X41Y50.A5      net (fanout=2)        0.409   CPU/pblaze_cpu/sy<6>
    SLICE_X41Y50.AMUX    Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X41Y49.C1      net (fanout=2)        0.595   pb_port_id<6>
    SLICE_X41Y49.C       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X41Y49.D5      net (fanout=2)        0.217   write_to_uart1
    SLICE_X41Y49.D       Tilo                  0.259   write_to_uart
                                                       write_to_uart2
    SLICE_X44Y48.CE      net (fanout=5)        0.898   write_to_uart
    SLICE_X44Y48.CLK     Tceck                 0.191   UART/transmitter/UART_TX6_5
                                                       UART/transmitter/data_width_loop[3].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      7.360ns (3.384ns logic, 3.976ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_rom/kcpsm6_rom_ll (RAMB16_X2Y28.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[4].pc_flop (FF)
  Destination:          CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         pb_clk rising at 10.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[4].pc_flop to CPU/pblaze_rom/kcpsm6_rom_ll
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y57.AQ      Tcko                  0.200   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[4].pc_flop
    RAMB16_X2Y28.ADDRA7  net (fanout=6)        0.148   CPU/address<4>
    RAMB16_X2Y28.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.134ns logic, 0.148ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_rom/kcpsm6_rom_ll (RAMB16_X2Y28.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[2].pc_flop (FF)
  Destination:          CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         pb_clk rising at 10.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[2].pc_flop to CPU/pblaze_rom/kcpsm6_rom_ll
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.CQ      Tcko                  0.200   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[2].pc_flop
    RAMB16_X2Y28.ADDRA5  net (fanout=6)        0.179   CPU/address<2>
    RAMB16_X2Y28.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.134ns logic, 0.179ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_rom/kcpsm6_rom_ll (RAMB16_X2Y28.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[3].pc_flop (FF)
  Destination:          CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         pb_clk rising at 10.000ns
  Destination Clock:    pb_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[3].pc_flop to CPU/pblaze_rom/kcpsm6_rom_ll
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.DQ      Tcko                  0.200   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[3].pc_flop
    RAMB16_X2Y28.ADDRA6  net (fanout=6)        0.182   CPU/address<3>
    RAMB16_X2Y28.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.134ns logic, 0.182ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: audio_interface/pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: audio_interface/pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Logical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: pb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP 
"audio_interface_pll_clkout0"         TS_clock_generator_clkfx * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 401 paths analyzed, 198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.396ns.
--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/sdat (SLICE_X10Y110.D3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/data_12 (FF)
  Destination:          audio_interface/av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.242 - 0.245)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/data_12 to audio_interface/av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y104.DQ     Tcko                  0.391   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/data_12
    SLICE_X13Y105.D3     net (fanout=1)        2.439   audio_interface/av_config/control/data<12>
    SLICE_X13Y105.DMUX   Tilo                  0.313   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4_SW0
    SLICE_X22Y105.D4     net (fanout=1)        1.918   N158
    SLICE_X22Y105.CMUX   Topdc                 0.368   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X10Y110.D3     net (fanout=1)        2.578   audio_interface/av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X10Y110.CLK    Tas                   0.154   AUD_I2C_SCLK_OBUF
                                                       audio_interface/av_config/control/sdat_rstpot
                                                       audio_interface/av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      8.161ns (1.226ns logic, 6.935ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/data_10 (FF)
  Destination:          audio_interface/av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.242 - 0.245)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/data_10 to audio_interface/av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y104.BQ     Tcko                  0.391   audio_interface/av_config/control/data<12>
                                                       audio_interface/av_config/control/data_10
    SLICE_X13Y105.D4     net (fanout=1)        2.061   audio_interface/av_config/control/data<10>
    SLICE_X13Y105.DMUX   Tilo                  0.313   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4_SW0
    SLICE_X22Y105.D4     net (fanout=1)        1.918   N158
    SLICE_X22Y105.CMUX   Topdc                 0.368   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X10Y110.D3     net (fanout=1)        2.578   audio_interface/av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X10Y110.CLK    Tas                   0.154   AUD_I2C_SCLK_OBUF
                                                       audio_interface/av_config/control/sdat_rstpot
                                                       audio_interface/av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (1.226ns logic, 6.557ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_0 (FF)
  Destination:          audio_interface/av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.340ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.242 - 0.246)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_0 to audio_interface/av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y105.AQ     Tcko                  0.391   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/stage_0
    SLICE_X22Y103.C3     net (fanout=14)       1.951   audio_interface/av_config/control/stage<0>
    SLICE_X22Y103.CMUX   Tilo                  0.361   audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X22Y105.C3     net (fanout=1)        0.544   audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X22Y105.CMUX   Tilo                  0.361   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X10Y110.D3     net (fanout=1)        2.578   audio_interface/av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X10Y110.CLK    Tas                   0.154   AUD_I2C_SCLK_OBUF
                                                       audio_interface/av_config/control/sdat_rstpot
                                                       audio_interface/av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      6.340ns (1.267ns logic, 5.073ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/stage_3 (SLICE_X22Y105.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_3 (FF)
  Destination:          audio_interface/av_config/control/stage_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_3 to audio_interface/av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y105.AQ     Tcko                  0.447   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_3
    SLICE_X13Y105.C4     net (fanout=12)       1.968   audio_interface/av_config/control/stage<3>
    SLICE_X13Y105.CMUX   Tilo                  0.313   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/_n0071_inv12
    SLICE_X13Y105.B6     net (fanout=1)        0.119   audio_interface/av_config/control/_n0071_inv11
    SLICE_X13Y105.B      Tilo                  0.259   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/_n0071_inv13
    SLICE_X22Y105.CE     net (fanout=2)        2.114   audio_interface/av_config/control/_n0071_inv
    SLICE_X22Y105.CLK    Tceck                 0.331   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (1.350ns logic, 4.201ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_4 (FF)
  Destination:          audio_interface/av_config/control/stage_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_4 to audio_interface/av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y105.AMUX   Tshcko                0.488   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_4
    SLICE_X13Y105.B4     net (fanout=8)        2.035   audio_interface/av_config/control/stage<4>
    SLICE_X13Y105.B      Tilo                  0.259   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/_n0071_inv13
    SLICE_X22Y105.CE     net (fanout=2)        2.114   audio_interface/av_config/control/_n0071_inv
    SLICE_X22Y105.CLK    Tceck                 0.331   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (1.078ns logic, 4.149ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/sclk_divider_2 (FF)
  Destination:          audio_interface/av_config/control/stage_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.233 - 0.254)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/sclk_divider_2 to audio_interface/av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CMUX    Tshcko                0.461   audio_interface/av_config/control/sclk_divider<3>
                                                       audio_interface/av_config/control/sclk_divider_2
    SLICE_X9Y109.B2      net (fanout=5)        0.787   audio_interface/av_config/control/sclk_divider<2>
    SLICE_X9Y109.BMUX    Tilo                  0.313   audio_interface/av_config/control/sclk_divider<3>
                                                       audio_interface/av_config/control/_n0071_inv11
    SLICE_X13Y105.B3     net (fanout=1)        0.725   audio_interface/av_config/control/_n0071_inv1
    SLICE_X13Y105.B      Tilo                  0.259   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/_n0071_inv13
    SLICE_X22Y105.CE     net (fanout=2)        2.114   audio_interface/av_config/control/_n0071_inv
    SLICE_X22Y105.CLK    Tceck                 0.331   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (1.364ns logic, 3.626ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/stage_4 (SLICE_X22Y105.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_3 (FF)
  Destination:          audio_interface/av_config/control/stage_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.516ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_3 to audio_interface/av_config/control/stage_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y105.AQ     Tcko                  0.447   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_3
    SLICE_X13Y105.C4     net (fanout=12)       1.968   audio_interface/av_config/control/stage<3>
    SLICE_X13Y105.CMUX   Tilo                  0.313   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/_n0071_inv12
    SLICE_X13Y105.B6     net (fanout=1)        0.119   audio_interface/av_config/control/_n0071_inv11
    SLICE_X13Y105.B      Tilo                  0.259   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/_n0071_inv13
    SLICE_X22Y105.CE     net (fanout=2)        2.114   audio_interface/av_config/control/_n0071_inv
    SLICE_X22Y105.CLK    Tceck                 0.296   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_4
    -------------------------------------------------  ---------------------------
    Total                                      5.516ns (1.315ns logic, 4.201ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/stage_4 (FF)
  Destination:          audio_interface/av_config/control/stage_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/stage_4 to audio_interface/av_config/control/stage_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y105.AMUX   Tshcko                0.488   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_4
    SLICE_X13Y105.B4     net (fanout=8)        2.035   audio_interface/av_config/control/stage<4>
    SLICE_X13Y105.B      Tilo                  0.259   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/_n0071_inv13
    SLICE_X22Y105.CE     net (fanout=2)        2.114   audio_interface/av_config/control/_n0071_inv
    SLICE_X22Y105.CLK    Tceck                 0.296   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_4
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (1.043ns logic, 4.149ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/av_config/control/sclk_divider_2 (FF)
  Destination:          audio_interface/av_config/control/stage_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.233 - 0.254)
  Source Clock:         audio_interface/main_clk rising at 0.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/av_config/control/sclk_divider_2 to audio_interface/av_config/control/stage_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CMUX    Tshcko                0.461   audio_interface/av_config/control/sclk_divider<3>
                                                       audio_interface/av_config/control/sclk_divider_2
    SLICE_X9Y109.B2      net (fanout=5)        0.787   audio_interface/av_config/control/sclk_divider<2>
    SLICE_X9Y109.BMUX    Tilo                  0.313   audio_interface/av_config/control/sclk_divider<3>
                                                       audio_interface/av_config/control/_n0071_inv11
    SLICE_X13Y105.B3     net (fanout=1)        0.725   audio_interface/av_config/control/_n0071_inv1
    SLICE_X13Y105.B      Tilo                  0.259   audio_interface/av_config/control/stage<2>
                                                       audio_interface/av_config/control/_n0071_inv13
    SLICE_X22Y105.CE     net (fanout=2)        2.114   audio_interface/av_config/control/_n0071_inv
    SLICE_X22Y105.CLK    Tceck                 0.296   audio_interface/av_config/control/stage<3>
                                                       audio_interface/av_config/control/stage_4
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (1.329ns logic, 3.626ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP "audio_interface_pll_clkout0"
        TS_clock_generator_clkfx * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/acks_1 (SLICE_X12Y107.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/av_config/control/acks_1 (FF)
  Destination:          audio_interface/av_config/control/acks_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 20.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/av_config/control/acks_1 to audio_interface/av_config/control/acks_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.DQ     Tcko                  0.200   audio_interface/av_config/control/acks<1>
                                                       audio_interface/av_config/control/acks_1
    SLICE_X12Y107.D6     net (fanout=3)        0.025   audio_interface/av_config/control/acks<1>
    SLICE_X12Y107.CLK    Tah         (-Th)    -0.190   audio_interface/av_config/control/acks<1>
                                                       audio_interface/av_config/control/stage[4]_acks[2]_select_16_OUT<1>1
                                                       audio_interface/av_config/control/acks_1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/clock_en (SLICE_X11Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/av_config/control/clock_en (FF)
  Destination:          audio_interface/av_config/control/clock_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 20.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/av_config/control/clock_en to audio_interface/av_config/control/clock_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y110.AQ     Tcko                  0.198   audio_interface/av_config/control/clock_en
                                                       audio_interface/av_config/control/clock_en
    SLICE_X11Y110.A6     net (fanout=2)        0.023   audio_interface/av_config/control/clock_en
    SLICE_X11Y110.CLK    Tah         (-Th)    -0.215   audio_interface/av_config/control/clock_en
                                                       audio_interface/av_config/control/stage[4]_PWR_64_o_Select_15_o11
                                                       audio_interface/av_config/control/clock_en
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/av_config/control/data_5 (SLICE_X23Y103.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/av_config/i2c_data_5 (FF)
  Destination:          audio_interface/av_config/control/data_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         audio_interface/main_clk rising at 20.000ns
  Destination Clock:    audio_interface/main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/av_config/i2c_data_5 to audio_interface/av_config/control/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y102.DQ     Tcko                  0.198   audio_interface/av_config/i2c_data<5>
                                                       audio_interface/av_config/i2c_data_5
    SLICE_X23Y103.BX     net (fanout=1)        0.190   audio_interface/av_config/i2c_data<5>
    SLICE_X23Y103.CLK    Tckdi       (-Th)    -0.059   audio_interface/av_config/control/data<7>
                                                       audio_interface/av_config/control/data_5
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP "audio_interface_pll_clkout0"
        TS_clock_generator_clkfx * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: audio_interface/pll/clkout1_buf/I0
  Logical resource: audio_interface/pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: audio_interface/pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_interface/av_config/control/acks<1>/CLK
  Logical resource: audio_interface/av_config/control/acks_0/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: audio_interface/main_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_interface/av_config/control/acks<1>/CLK
  Logical resource: audio_interface/av_config/control/acks_2/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: audio_interface/main_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" 
TS_clock_generator_clkfx *         0.112903226 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.825ns.
--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y124.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_0 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_0 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_0
    SLICE_X26Y123.A4     net (fanout=1)        0.443   audio_interface/ac/lrck_divider<0>
    SLICE_X26Y123.COUT   Topcya                0.379   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/Mcount_lrck_divider_lut<0>_INV_0
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.314   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (1.140ns logic, 0.446ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_3 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_3 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.DQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_3
    SLICE_X26Y123.D5     net (fanout=1)        0.363   audio_interface/ac/lrck_divider<3>
    SLICE_X26Y123.COUT   Topcyd                0.261   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<3>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.314   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (1.022ns logic, 0.366ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y123.B5     net (fanout=2)        0.195   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y123.COUT   Topcyb                0.380   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.314   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (1.141ns logic, 0.198ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y124.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_0 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.576ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_0 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_0
    SLICE_X26Y123.A4     net (fanout=1)        0.443   audio_interface/ac/lrck_divider<0>
    SLICE_X26Y123.COUT   Topcya                0.379   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/Mcount_lrck_divider_lut<0>_INV_0
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.304   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (1.130ns logic, 0.446ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_3 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_3 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.DQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_3
    SLICE_X26Y123.D5     net (fanout=1)        0.363   audio_interface/ac/lrck_divider<3>
    SLICE_X26Y123.COUT   Topcyd                0.261   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<3>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.304   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (1.012ns logic, 0.366ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y123.B5     net (fanout=2)        0.195   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y123.COUT   Topcyb                0.380   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.304   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (1.131ns logic, 0.198ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_6 (SLICE_X26Y124.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_0 (FF)
  Destination:          audio_interface/ac/lrck_divider_6 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_0 to audio_interface/ac/lrck_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_0
    SLICE_X26Y123.A4     net (fanout=1)        0.443   audio_interface/ac/lrck_divider<0>
    SLICE_X26Y123.COUT   Topcya                0.379   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/Mcount_lrck_divider_lut<0>_INV_0
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.273   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (1.099ns logic, 0.446ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_3 (FF)
  Destination:          audio_interface/ac/lrck_divider_6 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_3 to audio_interface/ac/lrck_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.DQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_3
    SLICE_X26Y123.D5     net (fanout=1)        0.363   audio_interface/ac/lrck_divider<3>
    SLICE_X26Y123.COUT   Topcyd                0.261   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<3>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.273   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.981ns logic, 0.366ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_6 (FF)
  Requirement:          88.571ns
  Data Path Delay:      1.298ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.447   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y123.B5     net (fanout=2)        0.195   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y123.COUT   Topcyb                0.380   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CIN    net (fanout=1)        0.003   audio_interface/ac/Mcount_lrck_divider_cy<3>
    SLICE_X26Y124.CLK    Tcinck                0.273   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_6
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (1.100ns logic, 0.198ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y124.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/ac/lrck_divider_7 (FF)
  Destination:          audio_interface/ac/lrck_divider_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/ac/lrck_divider_7 to audio_interface/ac/lrck_divider_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.DQ     Tcko                  0.234   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider_7
    SLICE_X26Y124.D6     net (fanout=2)        0.025   audio_interface/ac/lrck_divider<7>
    SLICE_X26Y124.CLK    Tah         (-Th)    -0.264   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider<7>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_7
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.498ns logic, 0.025ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y124.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/ac/lrck_divider_5 (FF)
  Destination:          audio_interface/ac/lrck_divider_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/ac/lrck_divider_5 to audio_interface/ac/lrck_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.BQ     Tcko                  0.234   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider_5
    SLICE_X26Y124.B5     net (fanout=1)        0.058   audio_interface/ac/lrck_divider<5>
    SLICE_X26Y124.CLK    Tah         (-Th)    -0.237   audio_interface/ac/lrck_divider<7>
                                                       audio_interface/ac/lrck_divider<5>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_xor<7>
                                                       audio_interface/ac/lrck_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point audio_interface/ac/lrck_divider_1 (SLICE_X26Y123.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_interface/ac/lrck_divider_1 (FF)
  Destination:          audio_interface/ac/lrck_divider_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_interface/ac/lrck_divider_1 to audio_interface/ac/lrck_divider_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.234   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider_1
    SLICE_X26Y123.B5     net (fanout=2)        0.066   audio_interface/ac/lrck_divider<1>
    SLICE_X26Y123.CLK    Tah         (-Th)    -0.237   audio_interface/ac/lrck_divider<3>
                                                       audio_interface/ac/lrck_divider<1>_rt
                                                       audio_interface/ac/Mcount_lrck_divider_cy<3>
                                                       audio_interface/ac/lrck_divider_1
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 88.166ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: audio_interface/ac/lrck_divider<3>/CLK
  Logical resource: audio_interface/ac/lrck_divider_0/CK
  Location pin: SLICE_X26Y123.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.166ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: audio_interface/ac/lrck_divider<3>/CLK
  Logical resource: audio_interface/ac/lrck_divider_1/CK
  Location pin: SLICE_X26Y123.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.166ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: audio_interface/ac/lrck_divider<3>/CLK
  Logical resource: audio_interface/ac/lrck_divider_2/CK
  Location pin: SLICE_X26Y123.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     37.385ns|            0|           29|            0|        52511|
| TS_RAMRapper_u_memory_interfac|     13.333ns|     49.846ns|          N/A|            1|            0|        24238|            0|
| e_memc3_infrastructure_inst_mc|             |             |             |             |             |             |             |
| b_drp_clk_bufg_in             |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_180                      |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.645ns|          N/A|            1|            0|            1|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_0                        |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|     26.667ns|     45.443ns|     21.419ns|           27|            0|           27|        28245|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k0_bufg_in                    |             |             |             |             |             |             |             |
|  TS_clock_generator_clkfx     |     10.000ns|      8.032ns|      4.198ns|            0|            0|        27808|          437|
|   TS_audio_interface_pll_clkou|     20.000ns|      8.396ns|          N/A|            0|            0|          401|            0|
|   t0                          |             |             |             |             |             |             |             |
|   TS_AUD_XCK_OBUF             |     88.571ns|      1.825ns|          N/A|            0|            0|           36|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.396|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 29  Score: 25885  (Setup/Max: 25834, Hold: 51)

Constraints cover 52511 paths, 0 nets, and 4401 connections

Design statistics:
   Minimum period:  49.846ns{1}   (Maximum frequency:  20.062MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 05 17:37:36 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4647 MB



