
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 810.965 ; gain = 178.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Clock_Divider.v:3]
	Parameter FAST bound to: 100000 - type: integer 
	Parameter SLOW bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (1#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Clock_Divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Debouncer.v:3]
	Parameter COUNT_MAX bound to: 9600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (2#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Snack_Selector' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Snack_Selector.v:3]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter s5 bound to: 3'b101 
	Parameter s6 bound to: 3'b110 
	Parameter s7 bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'Snack_Selector' (3#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Snack_Selector.v:3]
INFO: [Synth 8-6157] synthesizing module 'Pay_Quarters' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Pay_Quarters.v:3]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Pay_Quarters.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Pay_Quarters' (4#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Pay_Quarters.v:3]
INFO: [Synth 8-6157] synthesizing module 'Vend' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Vend.v:3]
	Parameter r bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/bin2bcd.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (5#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/bin2bcd.v:4]
WARNING: [Synth 8-567] referenced signal 'bcd_change' should be on the sensitivity list [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Vend.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Vend' (6#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Vend.v:3]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:2]
	Parameter s0 bound to: 2'b00 
	Parameter s1 bound to: 2'b01 
	Parameter s2 bound to: 2'b10 
	Parameter s3 bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:36]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:31]
WARNING: [Synth 8-567] referenced signal 'snack_display_in' should be on the sensitivity list [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:31]
WARNING: [Synth 8-567] referenced signal 'cost_display_in' should be on the sensitivity list [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:31]
WARNING: [Synth 8-567] referenced signal 'coin_display_in' should be on the sensitivity list [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:31]
WARNING: [Synth 8-567] referenced signal 'vend_display_in' should be on the sensitivity list [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (7#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'Display_Control' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Display_Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Display_Control' (8#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Display_Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'Seven_Segment' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Seven_Segment.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Seven_Segment.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Seven_Segment' (9#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Seven_Segment.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (10#1) [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Top.v:3]
WARNING: [Synth 8-3331] design Controller has unconnected port broke
WARNING: [Synth 8-3331] design Top has unconnected port state[1]
WARNING: [Synth 8-3331] design Top has unconnected port state[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.996 ; gain = 241.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 873.996 ; gain = 241.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 873.996 ; gain = 241.977
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ptaranat/vending/vending.srcs/constrs_1/imports/EC311/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ptaranat/vending/vending.srcs/constrs_1/imports/EC311/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ptaranat/vending/vending.srcs/constrs_1/imports/EC311/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 993.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 993.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.855 ; gain = 361.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.855 ; gain = 361.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.855 ; gain = 361.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'Snack_Selector'
INFO: [Synth 8-5544] ROM "cost_display_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cost_out_bin" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "snack_display_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'Pay_Quarters'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'Snack_Selector'
WARNING: [Synth 8-327] inferring latch for variable 'coin_display_out_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Pay_Quarters.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Pay_Quarters.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Pay_Quarters.v:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'Pay_Quarters'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Pay_Quarters.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'coin_out_bin_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Pay_Quarters.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'vend_display_out_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Vend.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'change_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Vend.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'display_out_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:41]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s2 |                               01 |                               10
                      s3 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/ptaranat/vending/vending.srcs/sources_1/new/Controller.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 993.855 ; gain = 361.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Snack_Selector 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     16 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module Pay_Quarters 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module Vend 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module Display_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Top has unconnected port state[1]
WARNING: [Synth 8-3331] design Top has unconnected port state[0]
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[0]' (LD) to 'pay_quarters/coin_display_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[4]' (LD) to 'pay_quarters/coin_display_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[12]' (LD) to 'pay_quarters/coin_display_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'vend_snack/vend_display_out_reg[12]' (LDC) to 'vend_snack/vend_display_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[1]' (LD) to 'pay_quarters/coin_display_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[5]' (LD) to 'pay_quarters/coin_display_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[13]' (LD) to 'pay_quarters/coin_display_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[10]' (LD) to 'pay_quarters/coin_display_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'vend_snack/vend_display_out_reg[10]' (LDC) to 'vend_snack/vend_display_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pay_quarters/coin_display_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vend_snack/vend_display_out_reg[14] )
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[3]' (LD) to 'pay_quarters/coin_display_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[7]' (LD) to 'pay_quarters/coin_display_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_display_out_reg[11]' (LD) to 'pay_quarters/coin_display_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pay_quarters/coin_display_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vend_snack/vend_display_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/display_out_reg[10] )
WARNING: [Synth 8-3332] Sequential element (pay_quarters/coin_display_out_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pay_quarters/coin_display_out_reg[14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (vend_snack/vend_display_out_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (vend_snack/vend_display_out_reg[14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (controller/display_out_reg[10]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 993.855 ; gain = 361.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.855 ; gain = 361.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 993.855 ; gain = 361.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_out_bin_reg[1]' (LD) to 'pay_quarters/coin_display_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pay_quarters/coin_out_bin_reg[2]' (LD) to 'pay_quarters/coin_display_out_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 995.109 ; gain = 363.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.949 ; gain = 368.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.949 ; gain = 368.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.949 ; gain = 368.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.949 ; gain = 368.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.949 ; gain = 368.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.949 ; gain = 368.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |     5|
|4     |LUT2   |    39|
|5     |LUT3   |    37|
|6     |LUT4   |    33|
|7     |LUT5   |    22|
|8     |LUT6   |    48|
|9     |FDCE   |     9|
|10    |FDRE   |   154|
|11    |LD     |    39|
|12    |LDC    |     6|
|13    |LDP    |     6|
|14    |IBUF   |     7|
|15    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   456|
|2     |  cd             |Clock_Divider   |   114|
|3     |  controller     |Controller      |    47|
|4     |  db_coin        |Debouncer       |    50|
|5     |  db_snack       |Debouncer_0     |    50|
|6     |  db_vend        |Debouncer_1     |    52|
|7     |  dc             |Display_Control |    20|
|8     |  pay_quarters   |Pay_Quarters    |    38|
|9     |  snack_selector |Snack_Selector  |    22|
|10    |  ssd            |Seven_Segment   |     7|
|11    |  vend_snack     |Vend            |    37|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.949 ; gain = 368.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.949 ; gain = 249.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.949 ; gain = 368.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  LD => LDCE: 39 instances
  LDC => LDCE: 6 instances
  LDP => LDPE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.652 ; gain = 663.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ptaranat/vending/vending.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 22:10:37 2019...
