library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ALU_TB is
end ALU_TB;

architecture arch of ALU_TB is
	signal x1, x2	: std_logic_vector(31 downto 0);
	signal func3	: std_logic_vector(2 downto 0);
	signal y	: std_logic_vector(31 downto 0);
begin
	UUT : entity work.ALU
	port map(
		x1		=> x1,
		x2		=> x2,
		func3	=> func3,
		y		=> y
	);

	STIMULUS : process
	begin
		x1		<= x"69696969";
		x2		<= x"42042042";
		for i in 0 to 7 loop
			func3	<= std_logic_vector(to_unsigned(i, 3));
			wait for 100 ns;
		end loop;
		
		x1		<= x"42042042";
		x2		<= x"69696969";
		for i in 0 to 7 loop
			func3	<= std_logic_vector(to_unsigned(i, 3));
			wait for 100 ns;
		end loop;

		
	end process;
end architecture;