{
  "memspec": {
    "memoryId": "hbm2e",
    "memoryType": "LPDDR5",
    "memarchitecturespec": {
      "nbrOfChannels": 8,
      "nbrOfColumns": 128,
      "nbrOfRows": 32768,
      "width": 128,
      "burstLength": 4,
      "maxBurstLength": 4,
      "dataRate": 4,
      "nbrOfBankGroups": 4,
      "nbrOfBanks": 16,
      "nbrOfRanks": 1,
      "nbrOfDevices": 1,
      "per2BankOffset": 0,
      "WCKalwaysOn": false
    },
    "mempowerspec": {
      "vdd1": 1.2,
      "idd01": 150.0e-3,
      "idd2n1": 90.0e-3,
      "idd3n1": 95.0e-3,
      "idd4r1": 400.0e-3,
      "idd4w1": 380.0e-3,
      "idd51": 300.0e-3,
      "idd5pb1": 180.0e-3,
      "idd61": 60.0e-3,
      "idd6ds1": 40.0e-3,
      "idd2p1": 50.0e-3,
      "idd3p1": 65.0e-3,
      "vdd2h": 1.2,
      "idd02h": 45.0e-3,
      "idd2n2h": 30.0e-3,
      "idd3n2h": 35.0e-3,
      "idd4r2h": 80.0e-3,
      "idd4w2h": 75.0e-3,
      "idd52h": 60.0e-3,
      "idd5pb2h": 40.0e-3,
      "idd62h": 18.0e-3,
      "idd6ds2h": 12.0e-3,
      "idd2p2h": 15.0e-3,
      "idd3p2h": 20.0e-3,
      "vdd2l": 1.2,
      "idd02l": 38.0e-3,
      "idd2n2l": 25.0e-3,
      "idd3n2l": 28.0e-3,
      "idd4r2l": 65.0e-3,
      "idd4w2l": 60.0e-3,
      "idd52l": 50.0e-3,
      "idd5pb2l": 35.0e-3,
      "idd62l": 15.0e-3,
      "idd6ds2l": 10.0e-3,
      "idd2p2l": 12.0e-3,
      "idd3p2l": 16.0e-3,
      "vddq": 0.5,
      "iBeta_vdd1": 150.0e-3,
      "iBeta_vdd2h": 45.0e-3,
      "iBeta_vdd2l": 38.0e-3
    },
    "memtimingspec": {
      "tCK": 0.76923076923076923076923076923077e-9,
      "REFI": 20,
      "REFIpb": 0,
      "RFCab": 25,
      "RFCpb": 20,
      "RAS": 10,
      "RPab": 0,
      "RPpb": 10,
      "RCpb": 0,
      "RCab": 0,
      "PPD": 0,
      "RCD": 13,
      "RCD_L": 0,
      "RCD_S": 0,
      "FAW": 0,
      "RRD": 0,
      "RL": 0,
      "RBTP": 3,
      "WL": 5,
      "WR": 5,
      "RTRS": 0,
      "BL_n_min_16": 0,
      "BL_n_max_16": 0,
      "BL_n_L_16": 0,
      "BL_n_S_16": 0,
      "BL_n_min_32": 0,
      "BL_n_max_32": 0,
      "BL_n_L_32": 0,
      "BL_n_S_32": 0,
      "WTR_L": 0,
      "WTR_S": 0,
      "WCK2DQO": 2,
      "WCK2CK": 2,
      "pbR2act": 0,
      "pbR2pbR": 0
    },
    "bankwisespec":{
      "factRho":0.5
    },
    "memimpedancespec": {
      "ck_termination": true,
      "ck_R_eq": 1e6,
      "ck_dyn_E": 1e-12,

      "ca_termination": true,
      "ca_R_eq": 1e6,
      "ca_dyn_E": 1e-12,

      "rdq_termination": true,
      "rdq_R_eq": 1e6,
      "rdq_dyn_E": 1e-12,
      "wdq_termination": true,
      "wdq_R_eq": 1e6,
      "wdq_dyn_E": 1e-12,

      "wck_termination": true,
      "wck_R_eq": 1e6,
      "wck_dyn_E": 1e-12,
      "rdqs_termination": true,
      "rdqs_R_eq": 1e6,
      "rdqs_dyn_E": 1e-12
    }
  }
}
