#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5573be91dab0 .scope module, "microc_tb" "microc_tb" 2 3;
 .timescale -9 -11;
v0x5573be9580e0_0 .net "ALUOp", 2 0, v0x5573be957840_0;  1 drivers
v0x5573be9581c0_0 .net "Opcode", 5 0, L_0x5573be958890;  1 drivers
v0x5573be958280_0 .var "clk", 0 0;
v0x5573be958320_0 .var "reset", 0 0;
v0x5573be958450_0 .net "s_inc", 0 0, v0x5573be957b50_0;  1 drivers
v0x5573be9584f0_0 .net "s_inm", 0 0, v0x5573be957c90_0;  1 drivers
v0x5573be958620_0 .net "we", 0 0, v0x5573be957d30_0;  1 drivers
v0x5573be9586c0_0 .net "wez", 0 0, v0x5573be957e20_0;  1 drivers
v0x5573be958760_0 .net "zero", 0 0, v0x5573be953a90_0;  1 drivers
S_0x5573be91dc30 .scope module, "micro" "microc" 2 21, 3 1 0, S_0x5573be91dab0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "s_inc"
    .port_info 5 /INPUT 1 "s_inm"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "wez"
    .port_info 8 /INPUT 3 "ALUOp"
v0x5573be955f00_0 .net "ALUOp", 2 0, v0x5573be957840_0;  alias, 1 drivers
v0x5573be955ff0_0 .net "Dir_salto", 9 0, L_0x5573be958c90;  1 drivers
v0x5573be9560c0_0 .net "Inm", 7 0, L_0x5573be958bf0;  1 drivers
v0x5573be9561c0_0 .net "Opcode", 5 0, L_0x5573be958890;  alias, 1 drivers
v0x5573be956260_0 .net "RA1", 3 0, L_0x5573be958930;  1 drivers
v0x5573be956370_0 .net "RA2", 3 0, L_0x5573be9589d0;  1 drivers
v0x5573be956440_0 .net "RD1", 7 0, L_0x5573be969710;  1 drivers
v0x5573be956530_0 .net "RD2", 7 0, L_0x5573be969e10;  1 drivers
v0x5573be956640_0 .net "WA3", 3 0, L_0x5573be958b50;  1 drivers
v0x5573be956700_0 .net "WD3", 7 0, v0x5573be906510_0;  1 drivers
v0x5573be956810_0 .net "clk", 0 0, v0x5573be958280_0;  1 drivers
v0x5573be956940_0 .net "nuevo_pc", 9 0, L_0x5573be968f70;  1 drivers
v0x5573be956a00_0 .net "pc_actual", 9 0, v0x5573be951970_0;  1 drivers
v0x5573be956ac0_0 .net "reset", 0 0, v0x5573be958320_0;  1 drivers
v0x5573be956bb0_0 .net "s_inc", 0 0, v0x5573be957b50_0;  alias, 1 drivers
v0x5573be956c50_0 .net "s_inm", 0 0, v0x5573be957c90_0;  alias, 1 drivers
v0x5573be956d40_0 .net "salida_memoria", 15 0, L_0x5573be958e60;  1 drivers
v0x5573be956de0_0 .net "salida_mux_2", 3 0, L_0x5573be969130;  1 drivers
v0x5573be956ed0_0 .net "salida_mux_3", 7 0, L_0x5573be969260;  1 drivers
v0x5573be956fe0_0 .net "salida_sum", 9 0, L_0x5573be958dc0;  1 drivers
v0x5573be9570f0_0 .net "we", 0 0, v0x5573be957d30_0;  alias, 1 drivers
v0x5573be957190_0 .net "wez", 0 0, v0x5573be957e20_0;  alias, 1 drivers
v0x5573be957230_0 .net "zALU", 0 0, v0x5573be951410_0;  1 drivers
v0x5573be957320_0 .net "zero", 0 0, v0x5573be953a90_0;  alias, 1 drivers
L_0x5573be958890 .part L_0x5573be958e60, 10, 6;
L_0x5573be958930 .part L_0x5573be958e60, 8, 4;
L_0x5573be9589d0 .part L_0x5573be958e60, 4, 4;
L_0x5573be958b50 .part L_0x5573be958e60, 0, 4;
L_0x5573be958bf0 .part L_0x5573be958e60, 4, 8;
L_0x5573be958c90 .part L_0x5573be958e60, 0, 10;
S_0x5573be91f270 .scope module, "ALU" "alu" 3 25, 4 1 0, S_0x5573be91dc30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 3 "Op"
v0x5573be934740_0 .net "A", 7 0, L_0x5573be969710;  alias, 1 drivers
v0x5573be9347e0_0 .net "B", 7 0, L_0x5573be969260;  alias, 1 drivers
v0x5573be906470_0 .net "Op", 2 0, v0x5573be957840_0;  alias, 1 drivers
v0x5573be906510_0 .var "S", 7 0;
v0x5573be951410_0 .var "zero", 0 0;
E_0x5573be913430 .event edge, v0x5573be906470_0, v0x5573be9347e0_0, v0x5573be934740_0;
S_0x5573be9515c0 .scope module, "PC" "registro" 3 29, 5 35 0, S_0x5573be91dc30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 10 "D"
P_0x5573be9517b0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x5573be951870_0 .net "D", 9 0, L_0x5573be968f70;  alias, 1 drivers
v0x5573be951970_0 .var "Q", 9 0;
v0x5573be951a50_0 .net "clk", 0 0, v0x5573be958280_0;  alias, 1 drivers
v0x5573be951af0_0 .net "reset", 0 0, v0x5573be958320_0;  alias, 1 drivers
E_0x5573be9136a0 .event posedge, v0x5573be951af0_0, v0x5573be951a50_0;
S_0x5573be951c30 .scope module, "banco_registros" "regfile" 3 31, 5 4 0, S_0x5573be91dc30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1"
    .port_info 1 /OUTPUT 8 "RD2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 4 "RA1"
    .port_info 5 /INPUT 4 "RA2"
    .port_info 6 /INPUT 4 "WA3"
    .port_info 7 /INPUT 8 "WD3"
v0x5573be951f40_0 .net "RA1", 3 0, L_0x5573be969130;  alias, 1 drivers
v0x5573be952040_0 .net "RA2", 3 0, L_0x5573be9589d0;  alias, 1 drivers
v0x5573be952120_0 .net "RD1", 7 0, L_0x5573be969710;  alias, 1 drivers
v0x5573be952220_0 .net "RD2", 7 0, L_0x5573be969e10;  alias, 1 drivers
v0x5573be9522e0 .array "RegBank", 15 0, 7 0;
v0x5573be9523f0_0 .net "WA3", 3 0, L_0x5573be958b50;  alias, 1 drivers
v0x5573be9524d0_0 .net "WD3", 7 0, v0x5573be906510_0;  alias, 1 drivers
v0x5573be952590_0 .net *"_s0", 31 0, L_0x5573be969300;  1 drivers
v0x5573be952650_0 .net *"_s10", 5 0, L_0x5573be9695a0;  1 drivers
L_0x7fcf5cfa70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5573be952730_0 .net *"_s13", 1 0, L_0x7fcf5cfa70f0;  1 drivers
L_0x7fcf5cfa7138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5573be952810_0 .net/2u *"_s14", 7 0, L_0x7fcf5cfa7138;  1 drivers
v0x5573be9528f0_0 .net *"_s18", 31 0, L_0x5573be9698a0;  1 drivers
L_0x7fcf5cfa7180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5573be9529d0_0 .net *"_s21", 27 0, L_0x7fcf5cfa7180;  1 drivers
L_0x7fcf5cfa71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5573be952ab0_0 .net/2u *"_s22", 31 0, L_0x7fcf5cfa71c8;  1 drivers
v0x5573be952b90_0 .net *"_s24", 0 0, L_0x5573be9699d0;  1 drivers
v0x5573be952c50_0 .net *"_s26", 7 0, L_0x5573be969b10;  1 drivers
v0x5573be952d30_0 .net *"_s28", 5 0, L_0x5573be969c00;  1 drivers
L_0x7fcf5cfa7060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5573be952e10_0 .net *"_s3", 27 0, L_0x7fcf5cfa7060;  1 drivers
L_0x7fcf5cfa7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5573be952ef0_0 .net *"_s31", 1 0, L_0x7fcf5cfa7210;  1 drivers
L_0x7fcf5cfa7258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5573be952fd0_0 .net/2u *"_s32", 7 0, L_0x7fcf5cfa7258;  1 drivers
L_0x7fcf5cfa70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5573be9530b0_0 .net/2u *"_s4", 31 0, L_0x7fcf5cfa70a8;  1 drivers
v0x5573be953190_0 .net *"_s6", 0 0, L_0x5573be969460;  1 drivers
v0x5573be953250_0 .net *"_s8", 7 0, L_0x5573be969500;  1 drivers
v0x5573be953330_0 .net "clk", 0 0, v0x5573be958280_0;  alias, 1 drivers
v0x5573be953400_0 .net "we3", 0 0, v0x5573be957d30_0;  alias, 1 drivers
E_0x5573be913ab0 .event posedge, v0x5573be951a50_0;
L_0x5573be969300 .concat [ 4 28 0 0], L_0x5573be969130, L_0x7fcf5cfa7060;
L_0x5573be969460 .cmp/ne 32, L_0x5573be969300, L_0x7fcf5cfa70a8;
L_0x5573be969500 .array/port v0x5573be9522e0, L_0x5573be9695a0;
L_0x5573be9695a0 .concat [ 4 2 0 0], L_0x5573be969130, L_0x7fcf5cfa70f0;
L_0x5573be969710 .functor MUXZ 8, L_0x7fcf5cfa7138, L_0x5573be969500, L_0x5573be969460, C4<>;
L_0x5573be9698a0 .concat [ 4 28 0 0], L_0x5573be9589d0, L_0x7fcf5cfa7180;
L_0x5573be9699d0 .cmp/ne 32, L_0x5573be9698a0, L_0x7fcf5cfa71c8;
L_0x5573be969b10 .array/port v0x5573be9522e0, L_0x5573be969c00;
L_0x5573be969c00 .concat [ 4 2 0 0], L_0x5573be9589d0, L_0x7fcf5cfa7210;
L_0x5573be969e10 .functor MUXZ 8, L_0x7fcf5cfa7258, L_0x5573be969b10, L_0x5573be9699d0, C4<>;
S_0x5573be9535a0 .scope module, "biestable_d" "ffd" 3 27, 5 56 0, S_0x5573be91dc30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5573be9537d0_0 .net "carga", 0 0, v0x5573be957e20_0;  alias, 1 drivers
v0x5573be9538b0_0 .net "clk", 0 0, v0x5573be958280_0;  alias, 1 drivers
v0x5573be9539c0_0 .net "d", 0 0, v0x5573be951410_0;  alias, 1 drivers
v0x5573be953a90_0 .var "q", 0 0;
v0x5573be953b30_0 .net "reset", 0 0, v0x5573be958320_0;  alias, 1 drivers
S_0x5573be953c90 .scope module, "memoria_de_programa" "memprog" 3 33, 6 3 0, S_0x5573be91dc30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Datum"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 10 "Address"
L_0x5573be958e60 .functor BUFZ 16, L_0x5573be969fa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5573be953f20_0 .net "Address", 9 0, v0x5573be951970_0;  alias, 1 drivers
v0x5573be954000_0 .net "Datum", 15 0, L_0x5573be958e60;  alias, 1 drivers
v0x5573be9540c0 .array "Mem", 1023 0, 15 0;
v0x5573be954160_0 .net *"_s0", 15 0, L_0x5573be969fa0;  1 drivers
v0x5573be954240_0 .net *"_s2", 11 0, L_0x5573be96a040;  1 drivers
L_0x7fcf5cfa72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5573be954370_0 .net *"_s5", 1 0, L_0x7fcf5cfa72a0;  1 drivers
v0x5573be954450_0 .net "clk", 0 0, v0x5573be958280_0;  alias, 1 drivers
L_0x5573be969fa0 .array/port v0x5573be9540c0, L_0x5573be96a040;
L_0x5573be96a040 .concat [ 10 2 0 0], v0x5573be951970_0, L_0x7fcf5cfa72a0;
S_0x5573be954570 .scope module, "mux_1" "mux2" 3 21, 5 46 0, S_0x5573be91dc30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x5573be954740 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x5573be954810_0 .net "D0", 9 0, L_0x5573be958c90;  alias, 1 drivers
v0x5573be9548f0_0 .net "D1", 9 0, L_0x5573be958dc0;  alias, 1 drivers
v0x5573be9549d0_0 .net "Y", 9 0, L_0x5573be968f70;  alias, 1 drivers
v0x5573be954ad0_0 .net "s", 0 0, v0x5573be957b50_0;  alias, 1 drivers
L_0x5573be968f70 .functor MUXZ 10, L_0x5573be958c90, L_0x5573be958dc0, v0x5573be957b50_0, C4<>;
S_0x5573be954c20 .scope module, "mux_2" "mux2" 3 22, 5 46 0, S_0x5573be91dc30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Y"
    .port_info 1 /INPUT 4 "D0"
    .port_info 2 /INPUT 4 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x5573be954df0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000000100>;
v0x5573be954ec0_0 .net "D0", 3 0, L_0x5573be958930;  alias, 1 drivers
v0x5573be954fc0_0 .net "D1", 3 0, L_0x5573be958b50;  alias, 1 drivers
v0x5573be9550b0_0 .net "Y", 3 0, L_0x5573be969130;  alias, 1 drivers
v0x5573be9551b0_0 .net "s", 0 0, v0x5573be957c90_0;  alias, 1 drivers
L_0x5573be969130 .functor MUXZ 4, L_0x5573be958930, L_0x5573be958b50, v0x5573be957c90_0, C4<>;
S_0x5573be9552e0 .scope module, "mux_3" "mux2" 3 23, 5 46 0, S_0x5573be91dc30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 8 "D0"
    .port_info 2 /INPUT 8 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x5573be9554b0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x5573be9555f0_0 .net "D0", 7 0, L_0x5573be969e10;  alias, 1 drivers
v0x5573be955700_0 .net "D1", 7 0, L_0x5573be958bf0;  alias, 1 drivers
v0x5573be9557c0_0 .net "Y", 7 0, L_0x5573be969260;  alias, 1 drivers
v0x5573be9558c0_0 .net "s", 0 0, v0x5573be957c90_0;  alias, 1 drivers
L_0x5573be969260 .functor MUXZ 8, L_0x5573be969e10, L_0x5573be958bf0, v0x5573be957c90_0, C4<>;
S_0x5573be955a00 .scope module, "sum_pc" "sum" 3 19, 5 28 0, S_0x5573be91dc30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "A"
    .port_info 2 /INPUT 10 "B"
L_0x7fcf5cfa7018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5573be955bf0_0 .net "A", 9 0, L_0x7fcf5cfa7018;  1 drivers
v0x5573be955cf0_0 .net "B", 9 0, v0x5573be951970_0;  alias, 1 drivers
v0x5573be955e00_0 .net "Y", 9 0, L_0x5573be958dc0;  alias, 1 drivers
L_0x5573be958dc0 .arith/sum 10, L_0x7fcf5cfa7018, v0x5573be951970_0;
S_0x5573be9574d0 .scope module, "unidad_control" "unidadcontrol" 2 24, 7 1 0, S_0x5573be91dab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 6 "Opcode"
    .port_info 4 /OUTPUT 1 "s_inc"
    .port_info 5 /OUTPUT 1 "s_inm"
    .port_info 6 /OUTPUT 1 "we3"
    .port_info 7 /OUTPUT 1 "wez_out"
    .port_info 8 /OUTPUT 3 "ALUOp"
P_0x5573be957670 .param/l "retardo" 0 7 1, +C4<00000000000000000000000000011110>;
v0x5573be957840_0 .var "ALUOp", 2 0;
v0x5573be957950_0 .net "Opcode", 5 0, L_0x5573be958890;  alias, 1 drivers
v0x5573be957a10_0 .net "clk", 0 0, v0x5573be958280_0;  alias, 1 drivers
v0x5573be957ab0_0 .net "reset", 0 0, v0x5573be958320_0;  alias, 1 drivers
v0x5573be957b50_0 .var "s_inc", 0 0;
v0x5573be957c90_0 .var "s_inm", 0 0;
v0x5573be957d30_0 .var "we3", 0 0;
v0x5573be957e20_0 .var "wez_out", 0 0;
v0x5573be957f10_0 .net "zero", 0 0, v0x5573be953a90_0;  alias, 1 drivers
    .scope S_0x5573be91f270;
T_0 ;
    %wait E_0x5573be913430;
    %load/vec4 v0x5573be906470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5573be906510_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x5573be9347e0_0;
    %store/vec4 v0x5573be906510_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x5573be934740_0;
    %inv;
    %store/vec4 v0x5573be906510_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x5573be934740_0;
    %load/vec4 v0x5573be9347e0_0;
    %add;
    %store/vec4 v0x5573be906510_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x5573be934740_0;
    %load/vec4 v0x5573be9347e0_0;
    %sub;
    %store/vec4 v0x5573be906510_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x5573be934740_0;
    %load/vec4 v0x5573be9347e0_0;
    %and;
    %store/vec4 v0x5573be906510_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x5573be934740_0;
    %load/vec4 v0x5573be9347e0_0;
    %or;
    %store/vec4 v0x5573be906510_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x5573be934740_0;
    %load/vec4 v0x5573be9347e0_0;
    %and;
    %inv;
    %store/vec4 v0x5573be906510_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x5573be934740_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5573be906510_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5573be906510_0;
    %or/r;
    %inv;
    %store/vec4 v0x5573be951410_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5573be9535a0;
T_1 ;
    %wait E_0x5573be9136a0;
    %load/vec4 v0x5573be953b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573be953a90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5573be9537d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5573be9539c0_0;
    %assign/vec4 v0x5573be953a90_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5573be9515c0;
T_2 ;
    %wait E_0x5573be9136a0;
    %load/vec4 v0x5573be951af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5573be951970_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5573be951870_0;
    %assign/vec4 v0x5573be951970_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5573be951c30;
T_3 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x5573be9522e0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5573be951c30;
T_4 ;
    %wait E_0x5573be913ab0;
    %load/vec4 v0x5573be953400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5573be9524d0_0;
    %load/vec4 v0x5573be9523f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5573be9522e0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5573be953c90;
T_5 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x5573be9540c0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5573be9574d0;
T_6 ;
    %wait E_0x5573be9136a0;
    %delay 3000, 0;
    %load/vec4 v0x5573be957950_0;
    %parti/s 4, 2, 3;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5573be957950_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5573be957f10_0;
    %inv;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5573be957f10_0;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5573be957950_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %load/vec4 v0x5573be957950_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x5573be957950_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %jmp T_6.14;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %jmp T_6.14;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %jmp T_6.14;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %jmp T_6.14;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957d30_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5573be957840_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be957e20_0, 0, 1;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
T_6.8 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5573be91dab0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be958280_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be958280_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5573be91dab0;
T_8 ;
    %vpi_call 2 29 "$dumpfile", "CPU_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573be958320_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573be958320_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5573be91dab0;
T_9 ;
    %delay 110000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "microc_tb_uc.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "unidadcontrol.v";
