net \I2C:Net_1109_1\
	term   ":ioport10:pin2.fb"
	switch ":ioport10:pin2.fb==>:ioport10:smartio_mux_out2.direct_in"
	switch ":ioport10:smartio_mux_out2.smartio_mux_out==>:IO[10]_out[2]_input_permute.ioport10_dsiOut2"
	switch ":IO[10]_out[2]_input_permute.IO[10]_out[2]==>:UDB_Array:DSI_new9:LHO_Sel40.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel40.lho40==>:UDB_Array:DSI_new9:LVO_Sel11.3"
	switch ":UDB_Array:DSI_new9:LVO_Sel11.vo11==>:UDB_Array:UDBroute3:TOP_V_BOT11.1"
	switch ":UDB_Array:UDBroute3:TOP_V_BOT11.vi11==>:UDB_Array:UDBroute3:LVO_Sel11.15"
	switch ":UDB_Array:UDBroute3:LVO_Sel11.vo11==>:UDB_Array:UDBroute3:LHO_Sel31.13"
	switch ":UDB_Array:UDBroute3:LHO_Sel31.lho31==>:UDB_Array:UDBroute3:BUI_Sel18.2"
	switch ":UDB_Array:UDBroute3:BUI_Sel18.bui18==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.mc[3]_main_0==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[3].main_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[3].main_0"
	switch ":UDB_Array:UDBroute3:LHO_Sel31.lho31==>:UDB_Array:UDBroute3:RHO_Sel31.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel31.rho31==>:UDB_Array:UDBroute2:LHO_Sel31.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel31.lho31==>:UDB_Array:UDBroute2:TUI_Sel14.2"
	switch ":UDB_Array:UDBroute2:TUI_Sel14.tui14==>:UDB_Array:UDBroute2:LHO_Sel58.3"
	switch ":UDB_Array:UDBroute2:LHO_Sel58.lho58==>:UDB_Array:UDBroute2:BUI_Sel22.5"
	switch ":UDB_Array:UDBroute2:BUI_Sel22.bui22==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_6"
end \I2C:Net_1109_1\
net \I2C:sda_x_wire\
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_output[0].0"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_output[0].output_0==>:UDB_Array:UDBroute5:LHO_Sel66.4"
	switch ":UDB_Array:UDBroute5:LHO_Sel66.lho66==>:UDB_Array:UDBroute5:RHO_Sel66.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel66.rho66==>:UDB_Array:UDBroute4:LHO_Sel66.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel66.lho66==>:UDB_Array:UDBroute4:LVO_Sel2.5"
	switch ":UDB_Array:UDBroute4:LVO_Sel2.vo2==>:UDB_Array:DSI_new10:LVO_Sel2.15"
	switch ":UDB_Array:DSI_new10:LVO_Sel2.vo2==>:UDB_Array:DSI_new10:LHO_Sel32.13"
	switch ":UDB_Array:DSI_new10:LHO_Sel32.lho32==>:UDB_Array:DSI_new10:RHO_Sel32.1"
	switch ":UDB_Array:DSI_new10:RHO_Sel32.rho32==>:UDB_Array:DSI_new9:LHO_Sel32.0"
	switch ":UDB_Array:DSI_new9:LHO_Sel32.lho32==>:UDB_Array:DSI_new9:DOT_Sel1.18"
	switch ":UDB_Array:DSI_new9:DOT_Sel1.ot1==>:UDB_Array:PortAdapter9:inputMux1.pinIn_1"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_2==>:ioport10:hsiomOut2.fixedIn2_DSI_GPIO"
	switch ":ioport10:hsiomOut2.hsiomOut2==>:ioport10:smartio_mux_in2.direct_out"
	switch ":ioport10:smartio_mux_in2.smartio_mux_in==>:ioport10:pin2.pin_input"
	term   ":ioport10:pin2.pin_input"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_output[0].output_0==>:UDB_Array:UDBroute5:LHO_Sel25.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel25.lho25==>:UDB_Array:UDBroute5:BUI_Sel0.2"
	switch ":UDB_Array:UDBroute5:BUI_Sel0.bui0==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_0"
end \I2C:sda_x_wire\
net \I2C:Net_643_3\
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].q==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_output[0].0"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_output[0].output_0==>:UDB_Array:UDBroute5:LHO_Sel26.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel26.lho26==>:UDB_Array:UDBroute5:LVO_Sel4.2"
	switch ":UDB_Array:UDBroute5:LVO_Sel4.vo4==>:UDB_Array:DSI_new11:LVO_Sel4.15"
	switch ":UDB_Array:DSI_new11:LVO_Sel4.vo4==>:UDB_Array:DSI_new11:LVO1_V_2_15.1"
	switch ":UDB_Array:DSI_new11:LVO1_V_2_15.lvo_for_h15==>:UDB_Array:DSI_new11:LHO_Sel47.13"
	switch ":UDB_Array:DSI_new11:LHO_Sel47.lho47==>:UDB_Array:DSI_new11:RHO_Sel47.1"
	switch ":UDB_Array:DSI_new11:RHO_Sel47.rho47==>:UDB_Array:DSI_new10:LHO_Sel47.0"
	switch ":UDB_Array:DSI_new10:LHO_Sel47.lho47==>:UDB_Array:DSI_new10:RHO_Sel47.1"
	switch ":UDB_Array:DSI_new10:RHO_Sel47.rho47==>:UDB_Array:DSI_new9:LHO_Sel47.0"
	switch ":UDB_Array:DSI_new9:LHO_Sel47.lho47==>:UDB_Array:DSI_new9:DOT_Sel0.3"
	switch ":UDB_Array:DSI_new9:DOT_Sel0.ot0==>:UDB_Array:PortAdapter9:inputMux1.pinIn_0"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_1==>:ioport10:hsiomOut1.fixedIn1_DSI_GPIO"
	switch ":ioport10:hsiomOut1.hsiomOut1==>:ioport10:smartio_mux_in1.direct_out"
	switch ":ioport10:smartio_mux_in1.smartio_mux_in==>:ioport10:pin1.pin_input"
	term   ":ioport10:pin1.pin_input"
	switch ":UDB_Array:UDBroute5:LHO_Sel26.lho26==>:UDB_Array:UDBroute5:RHO_Sel26.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel26.rho26==>:UDB_Array:UDBroute4:LHO_Sel26.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel26.lho26==>:UDB_Array:UDBroute4:RHO_Sel26.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel26.rho26==>:UDB_Array:UDBroute3:LHO_Sel26.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel26.lho26==>:UDB_Array:UDBroute3:BUI_Sel23.3"
	switch ":UDB_Array:UDBroute3:BUI_Sel23.bui23==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[0].main_1"
	switch ":UDB_Array:UDBroute4:LHO_Sel26.lho26==>:UDB_Array:UDBroute4:TUI_Sel8.3"
	switch ":UDB_Array:UDBroute4:TUI_Sel8.tui8==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_8==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_8"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_8"
end \I2C:Net_643_3\
net \I2C:Net_1109_0\
	term   ":ioport10:pin1.fb"
	switch ":ioport10:pin1.fb==>:ioport10:smartio_mux_out1.direct_in"
	switch ":ioport10:smartio_mux_out1.smartio_mux_out==>:IO[10]_out[1]_input_permute.ioport10_dsiOut1"
	switch ":IO[10]_out[1]_input_permute.IO[10]_out[1]==>:UDB_Array:DSI_new9:LHO_Sel61.2"
	switch ":UDB_Array:DSI_new9:LHO_Sel61.lho61==>:UDB_Array:DSI_new9:RHO_Sel61.1"
	switch ":UDB_Array:DSI_new9:RHO_Sel61.rho61==>:UDB_Array:DSI_new8:LHO_Sel61.0"
	switch ":UDB_Array:DSI_new8:LHO_Sel61.lho61==>:UDB_Array:DSI_new8:LVO_Sel14.5"
	switch ":UDB_Array:DSI_new8:LVO_Sel14.vo14==>:UDB_Array:UDBroute2:TOP_V_BOT14.1"
	switch ":UDB_Array:UDBroute2:TOP_V_BOT14.vi14==>:UDB_Array:UDBroute2:LVO_Sel14.15"
	switch ":UDB_Array:UDBroute2:LVO_Sel14.vo14==>:UDB_Array:UDBroute2:LHO_Sel73.13"
	switch ":UDB_Array:UDBroute2:LHO_Sel73.lho73==>:UDB_Array:UDBroute2:BUI_Sel19.6"
	switch ":UDB_Array:UDBroute2:BUI_Sel19.bui19==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[2]_main_0==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[2].main_0"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[2].main_0"
	switch ":UDB_Array:UDBroute2:LHO_Sel73.lho73==>:UDB_Array:UDBroute3:LHO_Sel73.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel73.lho73==>:UDB_Array:UDBroute3:BUI_Sel19.6"
	switch ":UDB_Array:UDBroute3:BUI_Sel19.bui19==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[0].main_0"
end \I2C:Net_1109_0\
net \I2C:bI2C_UDB:m_state_4\
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].q==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_output[2].1"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute5:LHO_Sel56.2"
	switch ":UDB_Array:UDBroute5:LHO_Sel56.lho56==>:UDB_Array:UDBroute5:RHO_Sel56.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel56.rho56==>:UDB_Array:UDBroute4:LHO_Sel56.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel56.lho56==>:UDB_Array:UDBroute4:RHO_Sel56.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel56.rho56==>:UDB_Array:UDBroute3:LHO_Sel56.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel56.lho56==>:UDB_Array:UDBroute3:BUI_Sel32.5"
	switch ":UDB_Array:UDBroute3:BUI_Sel32.bui32==>:UDB_Array:UDBroute3:LHO_Sel30.8"
	switch ":UDB_Array:UDBroute3:LHO_Sel30.lho30==>:UDB_Array:UDBroute3:BUI_Sel9.2"
	switch ":UDB_Array:UDBroute3:BUI_Sel9.bui9==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_1"
	switch ":UDB_Array:UDBroute5:LHO_Sel56.lho56==>:UDB_Array:UDBroute5:BUI_Sel18.4"
	switch ":UDB_Array:UDBroute5:BUI_Sel18.bui18==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_2"
	switch ":UDB_Array:UDBroute3:LHO_Sel56.lho56==>:UDB_Array:UDBroute3:RHO_Sel56.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel56.rho56==>:UDB_Array:UDBroute2:LHO_Sel56.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel56.lho56==>:UDB_Array:UDBroute2:BUI_Sel18.4"
	switch ":UDB_Array:UDBroute2:BUI_Sel18.bui18==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_1"
	switch ":UDB_Array:UDBroute3:LHO_Sel30.lho30==>:UDB_Array:UDBroute4:LHO_Sel30.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel30.lho30==>:UDB_Array:UDBroute4:TUI_Sel9.2"
	switch ":UDB_Array:UDBroute4:TUI_Sel9.tui9==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_2"
	switch ":UDB_Array:UDBroute5:BUI_Sel18.bui18==>:UDB_Array:UDBroute5:LHO_Sel10.4"
	switch ":UDB_Array:UDBroute5:LHO_Sel10.lho10==>:UDB_Array:UDBroute5:BUI_Sel10.1"
	switch ":UDB_Array:UDBroute5:BUI_Sel10.bui10==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_3"
	switch ":UDB_Array:UDBroute4:LHO_Sel30.lho30==>:UDB_Array:UDBroute4:BUI_Sel22.2"
	switch ":UDB_Array:UDBroute4:BUI_Sel22.bui22==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_4"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[2]_main_0==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_0"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_0"
	switch ":UDB_Array:UDBroute3:BUI_Sel9.bui9==>:UDB_Array:UDBroute3:LHO_Sel61.4"
	switch ":UDB_Array:UDBroute3:LHO_Sel61.lho61==>:UDB_Array:UDBroute3:TUI_Sel13.4"
	switch ":UDB_Array:UDBroute3:TUI_Sel13.tui13==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_1"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute5:LHO_Sel6.4"
	switch ":UDB_Array:UDBroute5:LHO_Sel6.lho6==>:UDB_Array:UDBroute5:TUI_Sel1.0"
	switch ":UDB_Array:UDBroute5:TUI_Sel1.tui1==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].main_1"
	switch ":UDB_Array:UDBroute2:LHO_Sel56.lho56==>:UDB_Array:UDBroute2:BUI_Sel6.5"
	switch ":UDB_Array:UDBroute2:BUI_Sel6.bui6==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_4"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_1"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_4"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_0"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute5:LHO_Sel37.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel37.lho37==>:UDB_Array:UDBroute5:TUI_Sel17.2"
	switch ":UDB_Array:UDBroute5:TUI_Sel17.tui17==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_1"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_1"
	switch ":UDB_Array:UDBroute4:LHO_Sel30.lho30==>:UDB_Array:UDBroute4:BUI_Sel9.2"
	switch ":UDB_Array:UDBroute4:BUI_Sel9.bui9==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_4"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_1"
end \I2C:bI2C_UDB:m_state_4\
net \I2C:bI2C_UDB:cs_addr_shifter_1\
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].q==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_output[1].1"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_output[1].output_1==>:UDB_Array:UDBroute3:LHO_Sel62.2"
	switch ":UDB_Array:UDBroute3:LHO_Sel62.lho62==>:UDB_Array:UDBroute4:LHO_Sel62.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel62.lho62==>:UDB_Array:UDBroute5:LHO_Sel62.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel62.lho62==>:UDB_Array:UDBroute5:BUI_Sel17.4"
	switch ":UDB_Array:UDBroute5:BUI_Sel17.bui17==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_1"
	switch ":UDB_Array:UDBroute4:LHO_Sel62.lho62==>:UDB_Array:UDBroute4:BUI_Sel31.5"
	switch ":UDB_Array:UDBroute4:BUI_Sel31.bui31==>:UDB_Array:UDBroute4:LHO_Sel36.8"
	switch ":UDB_Array:UDBroute4:LHO_Sel36.lho36==>:UDB_Array:UDBroute4:TUI_Sel2.2"
	switch ":UDB_Array:UDBroute4:TUI_Sel2.tui2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_1"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_output[1].output_1==>:UDB_Array:UDBroute3:LHO_Sel35.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel35.lho35==>:UDB_Array:UDBroute3:RHO_Sel35.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel35.rho35==>:UDB_Array:UDBroute2:LHO_Sel35.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel35.lho35==>:UDB_Array:UDBroute2:TUI_Sel26.3"
	switch ":UDB_Array:UDBroute2:TUI_Sel26.tui26==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_input.cs_addr_1==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.cs_addr_1"
	term   ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.cs_addr_1"
	switch ":UDB_Array:UDBroute3:LHO_Sel62.lho62==>:UDB_Array:UDBroute3:BUI_Sel17.4"
	switch ":UDB_Array:UDBroute3:BUI_Sel17.bui17==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].main_0"
end \I2C:bI2C_UDB:cs_addr_shifter_1\
net \I2C:bI2C_UDB:m_state_3\
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_output[3].0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute3:LHO_Sel47.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel47.lho47==>:UDB_Array:UDBroute3:BUI_Sel7.3"
	switch ":UDB_Array:UDBroute3:BUI_Sel7.bui7==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_2"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute3:LHO_Sel48.4"
	switch ":UDB_Array:UDBroute3:LHO_Sel48.lho48==>:UDB_Array:UDBroute3:LVO_Sel3.4"
	switch ":UDB_Array:UDBroute3:LVO_Sel3.vo3==>:UDB_Array:UDBroute3:LVO1_V_2_20.0"
	switch ":UDB_Array:UDBroute3:LVO1_V_2_20.lvo_for_h20==>:UDB_Array:UDBroute3:LHO_Sel64.13"
	switch ":UDB_Array:UDBroute3:LHO_Sel64.lho64==>:UDB_Array:UDBroute4:LHO_Sel64.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel64.lho64==>:UDB_Array:UDBroute5:LHO_Sel64.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel64.lho64==>:UDB_Array:UDBroute5:BUI_Sel13.5"
	switch ":UDB_Array:UDBroute5:BUI_Sel13.bui13==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_3"
	switch ":UDB_Array:UDBroute3:LHO_Sel47.lho47==>:UDB_Array:UDBroute3:RHO_Sel47.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel47.rho47==>:UDB_Array:UDBroute2:LHO_Sel47.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel47.lho47==>:UDB_Array:UDBroute2:LVO_Sel5.3"
	switch ":UDB_Array:UDBroute2:LVO_Sel5.vo5==>:UDB_Array:UDBroute2:LHO_Sel13.13"
	switch ":UDB_Array:UDBroute2:LHO_Sel13.lho13==>:UDB_Array:UDBroute2:BUI_Sel17.0"
	switch ":UDB_Array:UDBroute2:BUI_Sel17.bui17==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_2"
	switch ":UDB_Array:UDBroute4:LHO_Sel64.lho64==>:UDB_Array:UDBroute4:TUI_Sel13.5"
	switch ":UDB_Array:UDBroute4:TUI_Sel13.tui13==>:UDB_Array:UDBroute4:LHO_Sel10.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel10.lho10==>:UDB_Array:UDBroute4:TUI_Sel5.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel5.tui5==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_3"
	switch ":UDB_Array:UDBroute5:LHO_Sel64.lho64==>:UDB_Array:UDBroute5:BUI_Sel9.5"
	switch ":UDB_Array:UDBroute5:BUI_Sel9.bui9==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_4"
	switch ":UDB_Array:UDBroute3:LHO_Sel48.lho48==>:UDB_Array:UDBroute4:LHO_Sel48.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel48.lho48==>:UDB_Array:UDBroute4:BUI_Sel15.4"
	switch ":UDB_Array:UDBroute4:BUI_Sel15.bui15==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_5"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[2]_main_1==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_1"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_1"
	switch ":UDB_Array:UDBroute2:LHO_Sel13.lho13==>:UDB_Array:UDBroute3:LHO_Sel13.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel13.lho13==>:UDB_Array:UDBroute3:TUI_Sel17.0"
	switch ":UDB_Array:UDBroute3:TUI_Sel17.tui17==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_2"
	switch ":UDB_Array:UDBroute4:LHO_Sel48.lho48==>:UDB_Array:UDBroute5:LHO_Sel48.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel48.lho48==>:UDB_Array:UDBroute5:TUI_Sel7.4"
	switch ":UDB_Array:UDBroute5:TUI_Sel7.tui7==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].main_2"
	switch ":UDB_Array:UDBroute2:LHO_Sel47.lho47==>:UDB_Array:UDBroute2:BUI_Sel7.3"
	switch ":UDB_Array:UDBroute2:BUI_Sel7.bui7==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_5"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_5"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_1"
	switch ":UDB_Array:UDBroute5:BUI_Sel13.bui13==>:UDB_Array:UDBroute5:LHO_Sel11.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel11.lho11==>:UDB_Array:UDBroute5:TUI_Sel18.1"
	switch ":UDB_Array:UDBroute5:TUI_Sel18.tui18==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_2"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_2"
	switch ":UDB_Array:UDBroute4:LHO_Sel10.lho10==>:UDB_Array:UDBroute4:BUI_Sel10.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel10.bui10==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_5"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_2"
end \I2C:bI2C_UDB:m_state_3\
net \I2C:bI2C_UDB:clkgen_tc1_reg\
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].q"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].q==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[0].3"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[0].output_0==>:UDB_Array:UDBroute5:LHO_Sel21.2"
	switch ":UDB_Array:UDBroute5:LHO_Sel21.lho21==>:UDB_Array:UDBroute5:RHO_Sel21.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel21.rho21==>:UDB_Array:UDBroute4:LHO_Sel21.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel21.lho21==>:UDB_Array:UDBroute4:RHO_Sel21.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel21.rho21==>:UDB_Array:UDBroute3:LHO_Sel21.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel21.lho21==>:UDB_Array:UDBroute3:BUI_Sel3.1"
	switch ":UDB_Array:UDBroute3:BUI_Sel3.bui3==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[1]_main_6==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_6"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_6"
	switch ":UDB_Array:UDBroute3:BUI_Sel3.bui3==>:UDB_Array:UDBroute3:LHO_Sel52.1"
	switch ":UDB_Array:UDBroute3:LHO_Sel52.lho52==>:UDB_Array:UDBroute4:LHO_Sel52.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel52.lho52==>:UDB_Array:UDBroute4:BUI_Sel23.5"
	switch ":UDB_Array:UDBroute4:BUI_Sel23.bui23==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[1].main_1"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_10==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_10"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_10"
	switch ":UDB_Array:UDBroute4:LHO_Sel21.lho21==>:UDB_Array:UDBroute4:TUI_Sel20.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel20.tui20==>:UDB_Array:UDBroute4:LHO_Sel18.7"
	switch ":UDB_Array:UDBroute4:LHO_Sel18.lho18==>:UDB_Array:UDBroute4:TUI_Sel3.0"
	switch ":UDB_Array:UDBroute4:TUI_Sel3.tui3==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_7"
	switch ":UDB_Array:UDBroute3:LHO_Sel52.lho52==>:UDB_Array:UDBroute3:RHO_Sel52.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel52.rho52==>:UDB_Array:UDBroute2:LHO_Sel52.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel52.lho52==>:UDB_Array:UDBroute2:BUI_Sel11.5"
	switch ":UDB_Array:UDBroute2:BUI_Sel11.bui11==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_10==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_10"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_10"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_10==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_10"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_10"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[0].output_0==>:UDB_Array:UDBroute5:LHO_Sel18.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel18.lho18==>:UDB_Array:UDBroute5:TUI_Sel3.0"
	switch ":UDB_Array:UDBroute5:TUI_Sel3.tui3==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_4"
	switch ":UDB_Array:UDBroute5:TUI_Sel3.tui3==>:UDB_Array:UDBroute5:LHO_Sel49.1"
	switch ":UDB_Array:UDBroute5:LHO_Sel49.lho49==>:UDB_Array:UDBroute5:TUI_Sel15.4"
	switch ":UDB_Array:UDBroute5:TUI_Sel15.tui15==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_7"
	switch ":UDB_Array:UDBroute3:LHO_Sel52.lho52==>:UDB_Array:UDBroute3:TUI_Sel15.5"
	switch ":UDB_Array:UDBroute3:TUI_Sel15.tui15==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_7"
	switch ":UDB_Array:UDBroute2:LHO_Sel52.lho52==>:UDB_Array:UDBroute2:BUI_Sel23.5"
	switch ":UDB_Array:UDBroute2:BUI_Sel23.bui23==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[0]_main_8==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_8"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_8"
	switch ":UDB_Array:UDBroute4:LHO_Sel52.lho52==>:UDB_Array:UDBroute4:BUI_Sel11.5"
	switch ":UDB_Array:UDBroute4:BUI_Sel11.bui11==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_10==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_10"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_10"
	switch ":UDB_Array:UDBroute5:LHO_Sel18.lho18==>:UDB_Array:UDBroute5:BUI_Sel20.0"
	switch ":UDB_Array:UDBroute5:BUI_Sel20.bui20==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_7"
end \I2C:bI2C_UDB:clkgen_tc1_reg\
net \I2C:bI2C_UDB:m_state_2\
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[3].0"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute5:LHO_Sel3.2"
	switch ":UDB_Array:UDBroute5:LHO_Sel3.lho3==>:UDB_Array:UDBroute5:RHO_Sel3.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel3.rho3==>:UDB_Array:UDBroute4:LHO_Sel3.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel3.lho3==>:UDB_Array:UDBroute4:RHO_Sel3.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel3.rho3==>:UDB_Array:UDBroute3:LHO_Sel3.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel3.lho3==>:UDB_Array:UDBroute3:BUI_Sel0.1"
	switch ":UDB_Array:UDBroute3:BUI_Sel0.bui0==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_3"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute5:LHO_Sel0.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel0.lho0==>:UDB_Array:UDBroute5:BUI_Sel23.0"
	switch ":UDB_Array:UDBroute5:BUI_Sel23.bui23==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[1]_main_4==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_4"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_4"
	switch ":UDB_Array:UDBroute3:BUI_Sel0.bui0==>:UDB_Array:UDBroute3:LHO_Sel28.2"
	switch ":UDB_Array:UDBroute3:LHO_Sel28.lho28==>:UDB_Array:UDBroute3:RHO_Sel28.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel28.rho28==>:UDB_Array:UDBroute2:LHO_Sel28.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel28.lho28==>:UDB_Array:UDBroute2:BUI_Sel15.3"
	switch ":UDB_Array:UDBroute2:BUI_Sel15.bui15==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_3"
	switch ":UDB_Array:UDBroute4:LHO_Sel3.lho3==>:UDB_Array:UDBroute4:BUI_Sel28.0"
	switch ":UDB_Array:UDBroute4:BUI_Sel28.bui28==>:UDB_Array:UDBroute4:LHO_Sel5.6"
	switch ":UDB_Array:UDBroute4:LHO_Sel5.lho5==>:UDB_Array:UDBroute4:TUI_Sel11.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel11.tui11==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_4==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_4"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_4"
	switch ":UDB_Array:UDBroute5:LHO_Sel3.lho3==>:UDB_Array:UDBroute5:BUI_Sel28.0"
	switch ":UDB_Array:UDBroute5:BUI_Sel28.bui28==>:UDB_Array:UDBroute5:LHO_Sel42.7"
	switch ":UDB_Array:UDBroute5:LHO_Sel42.lho42==>:UDB_Array:UDBroute5:BUI_Sel11.2"
	switch ":UDB_Array:UDBroute5:BUI_Sel11.bui11==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_5"
	switch ":UDB_Array:UDBroute4:LHO_Sel5.lho5==>:UDB_Array:UDBroute4:BUI_Sel12.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel12.bui12==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_6"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[2]_main_2==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_2"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_2"
	switch ":UDB_Array:UDBroute3:LHO_Sel3.lho3==>:UDB_Array:UDBroute3:TUI_Sel23.1"
	switch ":UDB_Array:UDBroute3:TUI_Sel23.tui23==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_3"
	switch ":UDB_Array:UDBroute2:LHO_Sel28.lho28==>:UDB_Array:UDBroute2:BUI_Sel0.3"
	switch ":UDB_Array:UDBroute2:BUI_Sel0.bui0==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_6"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_2"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_6"
	switch ":UDB_Array:UDBroute5:LHO_Sel42.lho42==>:UDB_Array:UDBroute5:TUI_Sel11.2"
	switch ":UDB_Array:UDBroute5:TUI_Sel11.tui11==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_2"
	switch ":UDB_Array:UDBroute5:LHO_Sel42.lho42==>:UDB_Array:UDBroute5:TUI_Sel20.2"
	switch ":UDB_Array:UDBroute5:TUI_Sel20.tui20==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_3"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_3"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_3"
	switch ":UDB_Array:UDBroute4:LHO_Sel3.lho3==>:UDB_Array:UDBroute4:BUI_Sel0.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel0.bui0==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_6"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_3"
end \I2C:bI2C_UDB:m_state_2\
net \I2C:bI2C_UDB:tx_reg_empty\
	term   ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.f1_blk_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.f1_blk_stat_comb==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_output.f1_blk_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_output.2==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_output.2_limit"
	switch ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_output.2_limit==>:UDB_Array:UDBroute2:LHO_Sel45.6"
	switch ":UDB_Array:UDBroute2:LHO_Sel45.lho45==>:UDB_Array:UDBroute3:LHO_Sel45.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel45.lho45==>:UDB_Array:UDBroute3:BUI_Sel11.3"
	switch ":UDB_Array:UDBroute3:BUI_Sel11.bui11==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_0"
	switch ":UDB_Array:UDBroute3:BUI_Sel11.bui11==>:UDB_Array:UDBroute3:LHO_Sel4.2"
	switch ":UDB_Array:UDBroute3:LHO_Sel4.lho4==>:UDB_Array:UDBroute4:LHO_Sel4.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel4.lho4==>:UDB_Array:UDBroute4:BUI_Sel19.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel19.bui19==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_3"
	switch ":UDB_Array:UDBroute3:LHO_Sel45.lho45==>:UDB_Array:UDBroute3:TUI_Sel20.3"
	switch ":UDB_Array:UDBroute3:TUI_Sel20.tui20==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_3"
	switch ":UDB_Array:UDBroute4:LHO_Sel4.lho4==>:UDB_Array:UDBroute4:BUI_Sel33.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel33.bui33==>:UDB_Array:UDBroute4:LHO_Sel24.8"
	switch ":UDB_Array:UDBroute4:LHO_Sel24.lho24==>:UDB_Array:UDBroute5:LHO_Sel24.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel24.lho24==>:UDB_Array:UDBroute5:TUI_Sel23.2"
	switch ":UDB_Array:UDBroute5:TUI_Sel23.tui23==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_0"
	switch ":UDB_Array:UDBroute4:BUI_Sel33.bui33==>:UDB_Array:UDBroute4:LHO_Sel72.9"
	switch ":UDB_Array:UDBroute4:LHO_Sel72.lho72==>:UDB_Array:UDBroute4:BUI_Sel7.6"
	switch ":UDB_Array:UDBroute4:BUI_Sel7.bui7==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_3"
end \I2C:bI2C_UDB:tx_reg_empty\
net \I2C:bI2C_UDB:m_state_1\
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].q==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_output[0].0"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_output[0].output_0==>:UDB_Array:UDBroute5:LHO_Sel29.4"
	switch ":UDB_Array:UDBroute5:LHO_Sel29.lho29==>:UDB_Array:UDBroute5:BUI_Sel27.3"
	switch ":UDB_Array:UDBroute5:BUI_Sel27.bui27==>:UDB_Array:UDBroute5:LHO_Sel22.6"
	switch ":UDB_Array:UDBroute5:LHO_Sel22.lho22==>:UDB_Array:UDBroute5:RHO_Sel22.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel22.rho22==>:UDB_Array:UDBroute4:LHO_Sel22.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel22.lho22==>:UDB_Array:UDBroute4:RHO_Sel22.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel22.rho22==>:UDB_Array:UDBroute3:LHO_Sel22.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel22.lho22==>:UDB_Array:UDBroute3:BUI_Sel8.1"
	switch ":UDB_Array:UDBroute3:BUI_Sel8.bui8==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[1]_main_4==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_4"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_4"
	switch ":UDB_Array:UDBroute5:LHO_Sel22.lho22==>:UDB_Array:UDBroute5:BUI_Sel16.1"
	switch ":UDB_Array:UDBroute5:BUI_Sel16.bui16==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[1]_main_5==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_5"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_5"
	switch ":UDB_Array:UDBroute3:LHO_Sel22.lho22==>:UDB_Array:UDBroute3:RHO_Sel22.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel22.rho22==>:UDB_Array:UDBroute2:LHO_Sel22.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel22.lho22==>:UDB_Array:UDBroute2:BUI_Sel16.1"
	switch ":UDB_Array:UDBroute2:BUI_Sel16.bui16==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[1]_main_4==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_4"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_4"
	switch ":UDB_Array:UDBroute4:LHO_Sel22.lho22==>:UDB_Array:UDBroute4:TUI_Sel7.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel7.tui7==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_5==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_5"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_5"
	switch ":UDB_Array:UDBroute5:BUI_Sel27.bui27==>:UDB_Array:UDBroute5:LHO_Sel19.9"
	switch ":UDB_Array:UDBroute5:LHO_Sel19.lho19==>:UDB_Array:UDBroute5:BUI_Sel7.0"
	switch ":UDB_Array:UDBroute5:BUI_Sel7.bui7==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_6"
	switch ":UDB_Array:UDBroute4:TUI_Sel7.tui7==>:UDB_Array:UDBroute4:LHO_Sel44.1"
	switch ":UDB_Array:UDBroute4:LHO_Sel44.lho44==>:UDB_Array:UDBroute4:BUI_Sel20.3"
	switch ":UDB_Array:UDBroute4:BUI_Sel20.bui20==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_7"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[2]_main_3==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_3"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_3"
	switch ":UDB_Array:UDBroute3:LHO_Sel22.lho22==>:UDB_Array:UDBroute3:BUI_Sel38.1"
	switch ":UDB_Array:UDBroute3:BUI_Sel38.bui38==>:UDB_Array:UDBroute3:LHO_Sel51.8"
	switch ":UDB_Array:UDBroute3:LHO_Sel51.lho51==>:UDB_Array:UDBroute3:TUI_Sel19.4"
	switch ":UDB_Array:UDBroute3:TUI_Sel19.tui19==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_4==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_4"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_4"
	switch ":UDB_Array:UDBroute2:LHO_Sel22.lho22==>:UDB_Array:UDBroute2:BUI_Sel8.1"
	switch ":UDB_Array:UDBroute2:BUI_Sel8.bui8==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_7"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_3"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_7"
	switch ":UDB_Array:UDBroute5:LHO_Sel29.lho29==>:UDB_Array:UDBroute5:TUI_Sel19.3"
	switch ":UDB_Array:UDBroute5:TUI_Sel19.tui19==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_4"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_4"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_4"
	switch ":UDB_Array:UDBroute4:LHO_Sel22.lho22==>:UDB_Array:UDBroute4:BUI_Sel8.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel8.bui8==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_7"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_4"
end \I2C:bI2C_UDB:m_state_1\
net \I2C:bI2C_UDB:m_state_0\
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[1].0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute3:LHO_Sel88.4"
	switch ":UDB_Array:UDBroute3:LHO_Sel88.lho88==>:UDB_Array:UDBroute3:BUI_Sel1.7"
	switch ":UDB_Array:UDBroute3:BUI_Sel1.bui1==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[1]_main_5==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_5"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[1].main_5"
	switch ":UDB_Array:UDBroute3:BUI_Sel1.bui1==>:UDB_Array:UDBroute3:LHO_Sel34.2"
	switch ":UDB_Array:UDBroute3:LHO_Sel34.lho34==>:UDB_Array:UDBroute3:RHO_Sel34.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel34.rho34==>:UDB_Array:UDBroute2:LHO_Sel34.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel34.lho34==>:UDB_Array:UDBroute2:BUI_Sel14.3"
	switch ":UDB_Array:UDBroute2:BUI_Sel14.bui14==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[1]_main_5==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_5"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_5"
	switch ":UDB_Array:UDBroute3:LHO_Sel34.lho34==>:UDB_Array:UDBroute4:LHO_Sel34.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel34.lho34==>:UDB_Array:UDBroute4:TUI_Sel1.3"
	switch ":UDB_Array:UDBroute4:TUI_Sel1.tui1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_6==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_6"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_6"
	switch ":UDB_Array:UDBroute4:LHO_Sel34.lho34==>:UDB_Array:UDBroute5:LHO_Sel34.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel34.lho34==>:UDB_Array:UDBroute5:BUI_Sel1.3"
	switch ":UDB_Array:UDBroute5:BUI_Sel1.bui1==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_7"
	switch ":UDB_Array:UDBroute4:LHO_Sel34.lho34==>:UDB_Array:UDBroute4:BUI_Sel18.3"
	switch ":UDB_Array:UDBroute4:BUI_Sel18.bui18==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_8==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_8"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_8"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[2]_main_4==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_4"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].main_4"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_4"
	switch ":UDB_Array:UDBroute3:LHO_Sel34.lho34==>:UDB_Array:UDBroute3:TUI_Sel14.3"
	switch ":UDB_Array:UDBroute3:TUI_Sel14.tui14==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_5==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_5"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_5"
	switch ":UDB_Array:UDBroute2:LHO_Sel34.lho34==>:UDB_Array:UDBroute2:BUI_Sel1.3"
	switch ":UDB_Array:UDBroute2:BUI_Sel1.bui1==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_8==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_8"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_8"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[1]_main_4==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_4"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_4"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_8==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_8"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_8"
	switch ":UDB_Array:UDBroute5:LHO_Sel34.lho34==>:UDB_Array:UDBroute5:TUI_Sel14.3"
	switch ":UDB_Array:UDBroute5:TUI_Sel14.tui14==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_5"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_5"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_5"
	switch ":UDB_Array:UDBroute4:LHO_Sel34.lho34==>:UDB_Array:UDBroute4:BUI_Sel1.3"
	switch ":UDB_Array:UDBroute4:BUI_Sel1.bui1==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_8==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_8"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_8"
	switch ":UDB_Array:UDBroute5:LHO_Sel34.lho34==>:UDB_Array:UDBroute5:BUI_Sel14.3"
	switch ":UDB_Array:UDBroute5:BUI_Sel14.bui14==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_5"
end \I2C:bI2C_UDB:m_state_0\
net \I2C:bI2C_UDB:clkgen_tc\
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.z0_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.z0_comb==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.z0_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.0==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.0_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.0_limit==>:UDB_Array:UDBroute4:LHO_Sel78.7"
	switch ":UDB_Array:UDBroute4:LHO_Sel78.lho78==>:UDB_Array:UDBroute5:LHO_Sel78.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel78.lho78==>:UDB_Array:UDBroute5:TUI_Sel6.6"
	switch ":UDB_Array:UDBroute5:TUI_Sel6.tui6==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[3]_main_0==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].main_0"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].main_0"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[2]_main_0==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[2].main_0"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[2].main_0"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].main_0"
end \I2C:bI2C_UDB:clkgen_tc\
net \I2C:bI2C_UDB:m_reset\
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[1].0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute4:LHO_Sel14.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel14.lho14==>:UDB_Array:UDBroute5:LHO_Sel14.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel14.lho14==>:UDB_Array:UDBroute5:TUI_Sel2.1"
	switch ":UDB_Array:UDBroute5:TUI_Sel2.tui2==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[3]_main_1==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].main_1"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].main_1"
	switch ":UDB_Array:UDBroute5:LHO_Sel14.lho14==>:UDB_Array:UDBroute5:BUI_Sel21.1"
	switch ":UDB_Array:UDBroute5:BUI_Sel21.bui21==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[1]_main_6==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_6"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_6"
	switch ":UDB_Array:UDBroute4:LHO_Sel14.lho14==>:UDB_Array:UDBroute4:RHO_Sel14.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel14.rho14==>:UDB_Array:UDBroute3:LHO_Sel14.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel14.lho14==>:UDB_Array:UDBroute3:RHO_Sel14.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel14.rho14==>:UDB_Array:UDBroute2:LHO_Sel14.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel14.lho14==>:UDB_Array:UDBroute2:BUI_Sel21.1"
	switch ":UDB_Array:UDBroute2:BUI_Sel21.bui21==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[1]_main_6==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_6"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_6"
	switch ":UDB_Array:UDBroute4:LHO_Sel14.lho14==>:UDB_Array:UDBroute4:BUI_Sel21.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel21.bui21==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[1].main_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute4:LHO_Sel59.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel59.lho59==>:UDB_Array:UDBroute4:TUI_Sel10.5"
	switch ":UDB_Array:UDBroute4:TUI_Sel10.tui10==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_7==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_7"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_7"
	switch ":UDB_Array:UDBroute5:BUI_Sel21.bui21==>:UDB_Array:UDBroute5:LHO_Sel12.8"
	switch ":UDB_Array:UDBroute5:LHO_Sel12.lho12==>:UDB_Array:UDBroute5:BUI_Sel2.0"
	switch ":UDB_Array:UDBroute5:BUI_Sel2.bui2==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_8==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_8"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_8"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_9==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_9"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_9"
	switch ":UDB_Array:UDBroute2:BUI_Sel21.bui21==>:UDB_Array:UDBroute2:LHO_Sel64.6"
	switch ":UDB_Array:UDBroute2:LHO_Sel64.lho64==>:UDB_Array:UDBroute2:BUI_Sel9.5"
	switch ":UDB_Array:UDBroute2:BUI_Sel9.bui9==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_9==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_9"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_9"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[1]_main_5==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_5"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_5"
	switch ":UDB_Array:UDBroute3:LHO_Sel14.lho14==>:UDB_Array:UDBroute3:TUI_Sel2.1"
	switch ":UDB_Array:UDBroute3:TUI_Sel2.tui2==>:UDB_Array:UDBroute3:LHO_Sel55.1"
	switch ":UDB_Array:UDBroute3:LHO_Sel55.lho55==>:UDB_Array:UDBroute3:BUI_Sel2.4"
	switch ":UDB_Array:UDBroute3:BUI_Sel2.bui2==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_9==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_9"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_9"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_3"
	switch ":UDB_Array:UDBroute5:LHO_Sel12.lho12==>:UDB_Array:UDBroute5:TUI_Sel21.0"
	switch ":UDB_Array:UDBroute5:TUI_Sel21.tui21==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].main_6"
	switch ":UDB_Array:UDBroute3:TUI_Sel2.tui2==>:UDB_Array:UDBroute3:LHO_Sel36.1"
	switch ":UDB_Array:UDBroute3:LHO_Sel36.lho36==>:UDB_Array:UDBroute3:TUI_Sel21.2"
	switch ":UDB_Array:UDBroute3:TUI_Sel21.tui21==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_6"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_7"
	switch ":UDB_Array:UDBroute3:LHO_Sel14.lho14==>:UDB_Array:UDBroute3:BUI_Sel21.1"
	switch ":UDB_Array:UDBroute3:BUI_Sel21.bui21==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].main_1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute4:LHO_Sel12.5"
	switch ":UDB_Array:UDBroute4:LHO_Sel12.lho12==>:UDB_Array:UDBroute4:BUI_Sel2.0"
	switch ":UDB_Array:UDBroute4:BUI_Sel2.bui2==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_9==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_9"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_9"
	switch ":UDB_Array:UDBroute3:TUI_Sel2.tui2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_5"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_6"
end \I2C:bI2C_UDB:m_reset\
net \I2C:bI2C_UDB:scl_in_last_reg\
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[2].q"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[2].q==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_output[0].2"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_output[0].output_0==>:UDB_Array:UDBroute3:LHO_Sel18.6"
	switch ":UDB_Array:UDBroute3:LHO_Sel18.lho18==>:UDB_Array:UDBroute3:TUI_Sel3.0"
	switch ":UDB_Array:UDBroute3:TUI_Sel3.tui3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[3]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_1"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_output[0].output_0==>:UDB_Array:UDBroute3:LHO_Sel29.5"
	switch ":UDB_Array:UDBroute3:LHO_Sel29.lho29==>:UDB_Array:UDBroute4:LHO_Sel29.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel29.lho29==>:UDB_Array:UDBroute4:TUI_Sel4.3"
	switch ":UDB_Array:UDBroute4:TUI_Sel4.tui4==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_6"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_1"
end \I2C:bI2C_UDB:scl_in_last_reg\
net \I2C:bI2C_UDB:control_1\
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_1"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_1==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[1].control_1"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[1].out_1==>:UDB_Array:UDBroute2:LHO_Sel83.10"
	switch ":UDB_Array:UDBroute2:LHO_Sel83.lho83==>:UDB_Array:UDBroute3:LHO_Sel83.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel83.lho83==>:UDB_Array:UDBroute4:LHO_Sel83.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel83.lho83==>:UDB_Array:UDBroute4:TUI_Sel18.7"
	switch ":UDB_Array:UDBroute4:TUI_Sel18.tui18==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_0"
end \I2C:bI2C_UDB:control_1\
net \I2C:bI2C_UDB:sda_in_last_reg\
	term   ":UDB_Array:udb@[UDB=(0,3)]:PLD[1]:mc[3].q"
	switch ":UDB_Array:udb@[UDB=(0,3)]:PLD[1]:mc[3].q==>:UDB_Array:udb@[UDB=(0,3)]:PLD[1]:permute_output[3].3"
	switch ":UDB_Array:udb@[UDB=(0,3)]:PLD[1]:permute_output[3].output_3==>:UDB_Array:UDBroute2:LHO_Sel69.3"
	switch ":UDB_Array:UDBroute2:LHO_Sel69.lho69==>:UDB_Array:UDBroute3:LHO_Sel69.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel69.lho69==>:UDB_Array:UDBroute3:TUI_Sel16.4"
	switch ":UDB_Array:UDBroute3:TUI_Sel16.tui16==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[2]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[2].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[2].main_0"
	switch ":UDB_Array:UDBroute3:LHO_Sel69.lho69==>:UDB_Array:UDBroute3:TUI_Sel4.5"
	switch ":UDB_Array:UDBroute3:TUI_Sel4.tui4==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_3"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_3"
end \I2C:bI2C_UDB:sda_in_last_reg\
net \I2C:bI2C_UDB:status_0\
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].q==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_output[1].1"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute5:LHO_Sel32.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel32.lho32==>:UDB_Array:UDBroute5:BUI_Sel22.3"
	switch ":UDB_Array:UDBroute5:BUI_Sel22.bui22==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].main_0"
	switch ":UDB_Array:UDBroute5:LHO_Sel32.lho32==>:UDB_Array:UDBroute5:BUI_Sel26.2"
	switch ":UDB_Array:UDBroute5:BUI_Sel26.bui26==>:UDB_Array:UDBroute5:LHO_Sel16.6"
	switch ":UDB_Array:UDBroute5:LHO_Sel16.lho16==>:UDB_Array:UDBroute5:RHO_Sel16.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel16.rho16==>:UDB_Array:UDBroute4:LHO_Sel16.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel16.lho16==>:UDB_Array:UDBroute4:RHO_Sel16.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel16.rho16==>:UDB_Array:UDBroute3:LHO_Sel16.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel16.lho16==>:UDB_Array:UDBroute3:RHO_Sel16.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel16.rho16==>:UDB_Array:UDBroute2:LHO_Sel16.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel16.lho16==>:UDB_Array:UDBroute2:LVO_Sel9.1"
	switch ":UDB_Array:UDBroute2:LVO_Sel9.vo9==>:UDB_Array:UDBroute2:LHO_Sel42.13"
	switch ":UDB_Array:UDBroute2:LHO_Sel42.lho42==>:UDB_Array:UDBroute2:BUI_Sel30.2"
	switch ":UDB_Array:UDBroute2:BUI_Sel30.bui30==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_0"
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_0"
end \I2C:bI2C_UDB:status_0\
net \I2C:bI2C_UDB:sda_in_reg\
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[3].q"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[3].q==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_output[1].3"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute3:LHO_Sel15.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel15.lho15==>:UDB_Array:UDBroute3:RHO_Sel15.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel15.rho15==>:UDB_Array:UDBroute2:LHO_Sel15.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel15.lho15==>:UDB_Array:UDBroute2:TUI_Sel21.1"
	switch ":UDB_Array:UDBroute2:TUI_Sel21.tui21==>:UDB_Array:udb@[UDB=(0,3)]:PLD[1]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,3)]:PLD[1]:permute_input.mc[3]_main_0==>:UDB_Array:udb@[UDB=(0,3)]:PLD[1]:mc[3].main_0"
	term   ":UDB_Array:udb@[UDB=(0,3)]:PLD[1]:mc[3].main_0"
	switch ":UDB_Array:UDBroute2:TUI_Sel21.tui21==>:UDB_Array:UDBroute2:LHO_Sel39.4"
	switch ":UDB_Array:UDBroute2:LHO_Sel39.lho39==>:UDB_Array:UDBroute2:TUI_Sel25.2"
	switch ":UDB_Array:UDBroute2:TUI_Sel25.tui25==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_input.route_si==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.route_si"
	term   ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.route_si"
end \I2C:bI2C_UDB:sda_in_reg\
net \I2C:bI2C_UDB:status_2\
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].q==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_output[0].1"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_output[0].output_0==>:UDB_Array:UDBroute2:LHO_Sel18.6"
	switch ":UDB_Array:UDBroute2:LHO_Sel18.lho18==>:UDB_Array:UDBroute2:BUI_Sel20.0"
	switch ":UDB_Array:UDBroute2:BUI_Sel20.bui20==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].main_0"
	switch ":UDB_Array:UDBroute2:LHO_Sel18.lho18==>:UDB_Array:UDBroute2:LVO_Sel6.1"
	switch ":UDB_Array:UDBroute2:LVO_Sel6.vo6==>:UDB_Array:UDBroute2:LVO1_V_2_2.1"
	switch ":UDB_Array:UDBroute2:LVO1_V_2_2.lvo_for_h2==>:UDB_Array:UDBroute2:LHO_Sel10.13"
	switch ":UDB_Array:UDBroute2:LHO_Sel10.lho10==>:UDB_Array:UDBroute2:BUI_Sel32.1"
	switch ":UDB_Array:UDBroute2:BUI_Sel32.bui32==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_2"
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_2"
end \I2C:bI2C_UDB:status_2\
net \I2C:bI2C_UDB:scl_in_reg\
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[2].q"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[2].q==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_output[3].2"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_output[3].output_3==>:UDB_Array:UDBroute2:LHO_Sel71.4"
	switch ":UDB_Array:UDBroute2:LHO_Sel71.lho71==>:UDB_Array:UDBroute3:LHO_Sel71.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel71.lho71==>:UDB_Array:UDBroute3:BUI_Sel16.5"
	switch ":UDB_Array:UDBroute3:BUI_Sel16.bui16==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.mc[2]_main_0==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[2].main_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[2].main_0"
	switch ":UDB_Array:UDBroute3:LHO_Sel71.lho71==>:UDB_Array:UDBroute3:TUI_Sel8.5"
	switch ":UDB_Array:UDBroute3:TUI_Sel8.tui8==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_0"
	switch ":UDB_Array:UDBroute3:LHO_Sel71.lho71==>:UDB_Array:UDBroute4:LHO_Sel71.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel71.lho71==>:UDB_Array:UDBroute4:TUI_Sel0.5"
	switch ":UDB_Array:UDBroute4:TUI_Sel0.tui0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_5"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_0"
end \I2C:bI2C_UDB:scl_in_reg\
net \I2C:bI2C_UDB:control_4\
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_4"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_4==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[4].control_4"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[4].out_4==>:UDB_Array:UDBroute2:LHO_Sel46.12"
	switch ":UDB_Array:UDBroute2:LHO_Sel46.lho46==>:UDB_Array:UDBroute3:LHO_Sel46.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel46.lho46==>:UDB_Array:UDBroute4:LHO_Sel46.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel46.lho46==>:UDB_Array:UDBroute5:LHO_Sel46.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel46.lho46==>:UDB_Array:UDBroute5:BUI_Sel3.3"
	switch ":UDB_Array:UDBroute5:BUI_Sel3.bui3==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_1"
	switch ":UDB_Array:UDBroute2:LHO_Sel46.lho46==>:UDB_Array:UDBroute2:BUI_Sel3.3"
	switch ":UDB_Array:UDBroute2:BUI_Sel3.bui3==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_3"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_0"
	switch ":UDB_Array:UDBroute4:LHO_Sel46.lho46==>:UDB_Array:UDBroute4:BUI_Sel3.3"
	switch ":UDB_Array:UDBroute4:BUI_Sel3.bui3==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_2"
end \I2C:bI2C_UDB:control_4\
net \I2C:bI2C_UDB:status_3\
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[2].1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute4:LHO_Sel54.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel54.lho54==>:UDB_Array:UDBroute4:TUI_Sel6.4"
	switch ":UDB_Array:UDBroute4:TUI_Sel6.tui6==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[3].1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute4:LHO_Sel0.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel0.lho0==>:UDB_Array:UDBroute4:RHO_Sel0.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel0.rho0==>:UDB_Array:UDBroute3:LHO_Sel0.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel0.lho0==>:UDB_Array:UDBroute3:RHO_Sel0.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel0.rho0==>:UDB_Array:UDBroute2:LHO_Sel0.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel0.lho0==>:UDB_Array:UDBroute2:BUI_Sel33.0"
	switch ":UDB_Array:UDBroute2:BUI_Sel33.bui33==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_3"
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_3"
end \I2C:bI2C_UDB:status_3\
net \I2C:bI2C_UDB:shift_data_out\
	term   ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.so_comb"
	switch ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.so_comb==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_output.so_comb"
	switch ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_output.5==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_output.5_limit"
	switch ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_output.5_limit==>:UDB_Array:UDBroute2:LHO_Sel27.6"
	switch ":UDB_Array:UDBroute2:LHO_Sel27.lho27==>:UDB_Array:UDBroute3:LHO_Sel27.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel27.lho27==>:UDB_Array:UDBroute4:LHO_Sel27.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel27.lho27==>:UDB_Array:UDBroute5:LHO_Sel27.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel27.lho27==>:UDB_Array:UDBroute5:BUI_Sel8.3"
	switch ":UDB_Array:UDBroute5:BUI_Sel8.bui8==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_2"
end \I2C:bI2C_UDB:shift_data_out\
net \I2C:bI2C_UDB:lost_arb_reg\
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].q==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_output[3].1"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_output[3].output_3==>:UDB_Array:UDBroute3:LHO_Sel68.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel68.lho68==>:UDB_Array:UDBroute4:LHO_Sel68.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel68.lho68==>:UDB_Array:UDBroute5:LHO_Sel68.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel68.lho68==>:UDB_Array:UDBroute5:BUI_Sel4.5"
	switch ":UDB_Array:UDBroute5:BUI_Sel4.bui4==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_9==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_9"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_9"
	switch ":UDB_Array:UDBroute4:LHO_Sel68.lho68==>:UDB_Array:UDBroute4:BUI_Sel16.4"
	switch ":UDB_Array:UDBroute4:BUI_Sel16.bui16==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_11==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_11"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_11"
	switch ":UDB_Array:UDBroute3:LHO_Sel68.lho68==>:UDB_Array:UDBroute3:RHO_Sel68.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel68.rho68==>:UDB_Array:UDBroute2:LHO_Sel68.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel68.lho68==>:UDB_Array:UDBroute2:BUI_Sel4.5"
	switch ":UDB_Array:UDBroute2:BUI_Sel4.bui4==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_11==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_11"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_11"
	switch ":UDB_Array:UDBroute3:LHO_Sel68.lho68==>:UDB_Array:UDBroute3:BUI_Sel4.5"
	switch ":UDB_Array:UDBroute3:BUI_Sel4.bui4==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_11==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_11"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_11"
	switch ":UDB_Array:UDBroute3:BUI_Sel4.bui4==>:UDB_Array:UDBroute3:LHO_Sel66.2"
	switch ":UDB_Array:UDBroute3:LHO_Sel66.lho66==>:UDB_Array:UDBroute3:BUI_Sel20.4"
	switch ":UDB_Array:UDBroute3:BUI_Sel20.bui20==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].main_2"
	switch ":UDB_Array:UDBroute4:LHO_Sel68.lho68==>:UDB_Array:UDBroute4:BUI_Sel4.5"
	switch ":UDB_Array:UDBroute4:BUI_Sel4.bui4==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_11==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_11"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_11"
end \I2C:bI2C_UDB:lost_arb_reg\
net \I2C:bI2C_UDB:clkgen_tc2_reg\
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[1].q==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_output[1].1"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute4:LHO_Sel35.5"
	switch ":UDB_Array:UDBroute4:LHO_Sel35.lho35==>:UDB_Array:UDBroute5:LHO_Sel35.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel35.lho35==>:UDB_Array:UDBroute5:BUI_Sel5.3"
	switch ":UDB_Array:UDBroute5:BUI_Sel5.bui5==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[0]_main_10==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_10"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].main_10"
end \I2C:bI2C_UDB:clkgen_tc2_reg\
net Net_2_digital
	term   ":UDB_Array:ClockGen:CLK_GEN.gen_clk_out_0"
	switch ":UDB_Array:ClockGen:CLK_GEN.gen_clk_out_0==>:UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.0"
	switch ":UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.cr_sc_clk==>:UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.cr_sc_clk_limit"
	switch ":UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.cr_sc_clk_limit==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.clock"
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.clock"
	switch ":UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.cr_sc_clk_limit==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.clock"
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.clock"
	switch ":UDB_Array:ClockGen:CLK_GEN.gen_clk_out_0==>:UDB_Array:udb@[UDB=(0,3)]:ClockReset:permute_clktree.0"
	switch ":UDB_Array:udb@[UDB=(0,3)]:ClockReset:permute_clktree.cr_dp_clk==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.clock"
	term   ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.clock"
	switch ":UDB_Array:ClockGen:CLK_GEN.gen_clk_out_0==>:UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_dp_clk==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.clock"
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.clock"
	switch ":UDB_Array:ClockGen:CLK_GEN.gen_clk_out_0==>:UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[3].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[3].clock_0"
	switch ":UDB_Array:ClockGen:CLK_GEN.gen_clk_out_0==>:UDB_Array:udb@[UDB=(1,0)]:ClockReset:permute_clktree.0"
	switch ":UDB_Array:udb@[UDB=(1,0)]:ClockReset:permute_clktree.cr_pld0_clk==>:UDB_Array:udb@[UDB=(1,0)]:ClockReset:permute_clktree.cr_pld0_clk_limit"
	switch ":UDB_Array:udb@[UDB=(1,0)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.cr_pld0_clk==>:UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit"
	switch ":UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].clock_0"
	switch ":UDB_Array:ClockGen:CLK_GEN.gen_clk_out_0==>:UDB_Array:udb@[UDB=(0,0)]:ClockReset:permute_clktree.0"
	switch ":UDB_Array:udb@[UDB=(0,0)]:ClockReset:permute_clktree.cr_pld0_clk==>:UDB_Array:udb@[UDB=(0,0)]:ClockReset:permute_clktree.cr_pld0_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,0)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,0)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(0,0)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,0)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[1]:mc[0].clock_0"
	switch ":UDB_Array:ClockGen:CLK_GEN.gen_clk_out_0==>:UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld0_clk==>:UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld0_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[1].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,0)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(1,0)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(1,0)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[1].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,3)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[2].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[2].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[2].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[2].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk==>:UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,3)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(0,3)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,3)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,3)]:PLD[1]:mc[3].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,3)]:PLD[1]:mc[3].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[2].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[2].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,0)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[1].clock_0"
	switch ":UDB_Array:ClockGen:CLK_GEN.gen_clk_out_0==>:UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[1].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,0)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,0)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].clock_0"
end Net_2_digital
net \I2C:bI2C_UDB:cnt_reset\
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[0].0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[0].output_0==>:UDB_Array:UDBroute4:LHO_Sel28.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel28.lho28==>:UDB_Array:UDBroute5:LHO_Sel28.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel28.lho28==>:UDB_Array:UDBroute5:TUI_Sel0.3"
	switch ":UDB_Array:UDBroute5:TUI_Sel0.tui0==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[2]_main_1==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[2].main_1"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[2].main_1"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].main_3"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[3]_main_2==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].main_2"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[3].main_2"
	switch ":UDB_Array:UDBroute5:LHO_Sel28.lho28==>:UDB_Array:UDBroute5:BUI_Sel19.3"
	switch ":UDB_Array:UDBroute5:BUI_Sel19.bui19==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[0]_main_8==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_8"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_8"
end \I2C:bI2C_UDB:cnt_reset\
net \I2C:bI2C_UDB:control_5\
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_5"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_5==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[5].control_5"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[5].out_5==>:UDB_Array:UDBroute2:LHO_Sel17.12"
	switch ":UDB_Array:UDBroute2:LHO_Sel17.lho17==>:UDB_Array:UDBroute3:LHO_Sel17.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel17.lho17==>:UDB_Array:UDBroute4:LHO_Sel17.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel17.lho17==>:UDB_Array:UDBroute4:BUI_Sel14.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel14.bui14==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_1"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[5].out_5==>:UDB_Array:UDBroute2:LHO_Sel55.12"
	switch ":UDB_Array:UDBroute2:LHO_Sel55.lho55==>:UDB_Array:UDBroute2:BUI_Sel10.4"
	switch ":UDB_Array:UDBroute2:BUI_Sel10.bui10==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_2"
	switch ":UDB_Array:UDBroute3:LHO_Sel17.lho17==>:UDB_Array:UDBroute3:BUI_Sel6.1"
	switch ":UDB_Array:UDBroute3:BUI_Sel6.bui6==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_1"
	switch ":UDB_Array:UDBroute4:LHO_Sel17.lho17==>:UDB_Array:UDBroute4:BUI_Sel6.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel6.bui6==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_1"
end \I2C:bI2C_UDB:control_5\
net \I2C:bI2C_UDB:control_6\
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_6"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_6==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[6].control_6"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[6].out_6==>:UDB_Array:UDBroute2:LHO_Sel11.12"
	switch ":UDB_Array:UDBroute2:LHO_Sel11.lho11==>:UDB_Array:UDBroute3:LHO_Sel11.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel11.lho11==>:UDB_Array:UDBroute4:LHO_Sel11.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel11.lho11==>:UDB_Array:UDBroute4:BUI_Sel13.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel13.bui13==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_0"
	switch ":UDB_Array:UDBroute2:LHO_Sel11.lho11==>:UDB_Array:UDBroute2:BUI_Sel5.1"
	switch ":UDB_Array:UDBroute2:BUI_Sel5.bui5==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_1"
	switch ":UDB_Array:UDBroute3:LHO_Sel11.lho11==>:UDB_Array:UDBroute3:BUI_Sel5.1"
	switch ":UDB_Array:UDBroute3:BUI_Sel5.bui5==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_0"
	switch ":UDB_Array:UDBroute4:LHO_Sel11.lho11==>:UDB_Array:UDBroute4:BUI_Sel5.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel5.bui5==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_0"
end \I2C:bI2C_UDB:control_6\
net \I2C:bI2C_UDB:control_2\
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_2"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_2==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[2].control_2"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[2].out_2==>:UDB_Array:UDBroute2:LHO_Sel85.11"
	switch ":UDB_Array:UDBroute2:LHO_Sel85.lho85==>:UDB_Array:UDBroute3:LHO_Sel85.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel85.lho85==>:UDB_Array:UDBroute4:LHO_Sel85.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel85.lho85==>:UDB_Array:UDBroute4:BUI_Sel17.6"
	switch ":UDB_Array:UDBroute4:BUI_Sel17.bui17==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].main_2"
	switch ":UDB_Array:UDBroute3:LHO_Sel85.lho85==>:UDB_Array:UDBroute3:BUI_Sel10.6"
	switch ":UDB_Array:UDBroute3:BUI_Sel10.bui10==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[0]:mc[0].main_2"
end \I2C:bI2C_UDB:control_2\
net \I2C:bI2C_UDB:scl_in_last2_reg\
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[1].3"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[1].output_1==>:UDB_Array:UDBroute3:LHO_Sel60.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel60.lho60==>:UDB_Array:UDBroute3:TUI_Sel5.4"
	switch ":UDB_Array:UDBroute3:TUI_Sel5.tui5==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_2"
end \I2C:bI2C_UDB:scl_in_last2_reg\
net \I2C:bI2C_UDB:sda_in_last2_reg\
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[2].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[2].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[0].2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[0].output_0==>:UDB_Array:UDBroute3:LHO_Sel53.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel53.lho53==>:UDB_Array:UDBroute3:TUI_Sel11.5"
	switch ":UDB_Array:UDBroute3:TUI_Sel11.tui11==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[1]_main_4==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_4"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_4"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_4"
end \I2C:bI2C_UDB:sda_in_last2_reg\
net \I2C:bI2C_UDB:status_1\
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].q==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_output[2].0"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_output[2].output_2==>:UDB_Array:UDBroute2:LHO_Sel62.3"
	switch ":UDB_Array:UDBroute2:LHO_Sel62.lho62==>:UDB_Array:UDBroute2:BUI_Sel31.5"
	switch ":UDB_Array:UDBroute2:BUI_Sel31.bui31==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_1"
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_1"
	switch ":UDB_Array:UDBroute2:BUI_Sel31.bui31==>:UDB_Array:UDBroute2:LHO_Sel36.8"
	switch ":UDB_Array:UDBroute2:LHO_Sel36.lho36==>:UDB_Array:UDBroute2:BUI_Sel13.2"
	switch ":UDB_Array:UDBroute2:BUI_Sel13.bui13==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[1]:mc[0].main_0"
end \I2C:bI2C_UDB:status_1\
net CPUSS_swj_swclk_tclk
	term   ":ioport6:pin7.fb"
	switch ":ioport6:pin7.fb==>:ioport6:smartio_mux_out7.direct_in"
	switch ":ioport6:smartio_mux_out7.smartio_mux_out==>:ioport6:hsiomIn7.hsiomIn7"
	switch ":ioport6:hsiomIn7.fixedOut7_DPSLP_5==>:CPUSS[0]swj_swclk_tclk_input_permute.ioport6_fixedOut7_DPSLP_5"
	switch ":CPUSS[0]swj_swclk_tclk_input_permute.CPUSS[0]swj_swclk_tclk==>:CPUSScontainer:CPUSS[0].swj_swclk_tclk"
	term   ":CPUSScontainer:CPUSS[0].swj_swclk_tclk"
end CPUSS_swj_swclk_tclk
net CPUSS_swj_swdio_tms
	term   ":ioport6:pin6.fb"
	switch ":ioport6:pin6.fb==>:ioport6:smartio_mux_out6.direct_in"
	switch ":ioport6:smartio_mux_out6.smartio_mux_out==>:ioport6:hsiomIn6.hsiomIn6"
	switch ":ioport6:hsiomIn6.fixedOut6_DPSLP_5==>:CPUSS[0]swj_swdio_tms_input_permute.ioport6_fixedOut6_DPSLP_5"
	switch ":CPUSS[0]swj_swdio_tms_input_permute.CPUSS[0]swj_swdio_tms==>:CPUSScontainer:CPUSS[0].swj_swdio_tms"
	term   ":CPUSScontainer:CPUSS[0].swj_swdio_tms"
end CPUSS_swj_swdio_tms
net Net_192_ff11
	term   ":Clockcontainer:Clock[0].ff_div_11"
	switch ":Clockcontainer:Clock[0].ff_div_11==>:Clockcontainer:ff_permute.ff_div_11"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_19==>:TCPWMcontainer:TCPWM[0].clock"
	term   ":TCPWMcontainer:TCPWM[0].clock"
end Net_192_ff11
net Net_300
	term   ":TCPWMcontainer:TCPWM[0].interrupt"
	switch ":TCPWMcontainer:TCPWM[0].interrupt==>:intc_0:interrupt90.interrupt"
	term   ":intc_0:interrupt90.interrupt"
end Net_300
net Net_315
	term   ":ioport10:pin0.fb"
	switch ":ioport10:pin0.fb==>:ioport10:smartio_mux_out0.direct_in"
	switch ":ioport10:smartio_mux_out0.smartio_mux_out==>:IO[10]_out[0]_input_permute.ioport10_dsiOut0"
	switch ":IO[10]_out[0]_input_permute.IO[10]_out[0]==>:UDB_Array:DSI_new9:LHO_Sel2.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel2.lho2==>:UDB_Array:DSI_new10:LHO_Sel2.15"
	switch ":UDB_Array:DSI_new10:LHO_Sel2.lho2==>:UDB_Array:DSI_new10:LVO_Sel7.0"
	switch ":UDB_Array:DSI_new10:LVO_Sel7.vo7==>:UDB_Array:UDBroute4:TOP_V_BOT7.1"
	switch ":UDB_Array:UDBroute4:TOP_V_BOT7.vi7==>:UDB_Array:UDBroute4:LVO_Sel7.15"
	switch ":UDB_Array:UDBroute4:LVO_Sel7.vo7==>:UDB_Array:UDBroute4:LHO_Sel19.13"
	switch ":UDB_Array:UDBroute4:LHO_Sel19.lho19==>:UDB_Array:UDBroute4:TUI_Sel16.0"
	switch ":UDB_Array:UDBroute4:TUI_Sel16.tui16==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_1"
end Net_315
net \ADC:Net_423\
	term   ":SARADCcontainer:SARADC[0].interrupt"
	switch ":SARADCcontainer:SARADC[0].interrupt==>:intc_0:interrupt138.interrupt"
	term   ":intc_0:interrupt138.interrupt"
end \ADC:Net_423\
net \ADC:Net_428_ff49\
	term   ":Clockcontainer:Clock[0].ff_div_49"
	switch ":Clockcontainer:Clock[0].ff_div_49==>:Clockcontainer:ff_permute.ff_div_49"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_57==>:SARADCcontainer:SARADC[0].clock"
	term   ":SARADCcontainer:SARADC[0].clock"
end \ADC:Net_428_ff49\
net \I2C:Net_697\
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.interrupt"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.interrupt==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_status_7.statusicell_interrupt"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_status_7.io_3out==>:UDB_Array:UDBroute2:sc_io_b3.udb_out"
	switch ":UDB_Array:UDBroute2:sc_io_b3.sc_out==>:UDB_Array:UDBroute2:LHO_Sel49.11"
	switch ":UDB_Array:UDBroute2:LHO_Sel49.lho49==>:UDB_Array:UDBroute2:LVO_Sel13.4"
	switch ":UDB_Array:UDBroute2:LVO_Sel13.vo13==>:UDB_Array:DSI_new2:LVO_Sel13.15"
	switch ":UDB_Array:DSI_new2:LVO_Sel13.vo13==>:UDB_Array:DSI_new2:LHO_Sel66.13"
	switch ":UDB_Array:DSI_new2:LHO_Sel66.lho66==>:UDB_Array:DSI_new2:RHO_Sel66.1"
	switch ":UDB_Array:DSI_new2:RHO_Sel66.rho66==>:UDB_Array:DSI_new3:LHO_Sel66.0"
	switch ":UDB_Array:DSI_new3:LHO_Sel66.lho66==>:UDB_Array:DSI_new3:DOT_Sel8.4"
	switch ":UDB_Array:DSI_new3:DOT_Sel8.ot8==>:intc_0:interrupt122.interrupt"
	term   ":intc_0:interrupt122.interrupt"
end \I2C:Net_697\
net \I2C:bI2C_UDB:bus_busy_reg\
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[3].0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute3:LHO_Sel95.2"
	switch ":UDB_Array:UDBroute3:LHO_Sel95.lho95==>:UDB_Array:UDBroute3:TUI_Sel0.7"
	switch ":UDB_Array:UDBroute3:TUI_Sel0.tui0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_6"
end \I2C:bI2C_UDB:bus_busy_reg\
net \I2C:bI2C_UDB:clk_eq_reg\
	term   ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:mc[0].q==>:UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_output[2].0"
	switch ":UDB_Array:udb@[UDB=(1,2)]:PLD[1]:permute_output[2].output_2==>:UDB_Array:UDBroute3:LHO_Sel79.4"
	switch ":UDB_Array:UDBroute3:LHO_Sel79.lho79==>:UDB_Array:UDBroute3:TUI_Sel18.6"
	switch ":UDB_Array:UDBroute3:TUI_Sel18.tui18==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_6==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_6"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_6"
end \I2C:bI2C_UDB:clk_eq_reg\
net \I2C:bI2C_UDB:clkgen_cl1\
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cl1_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cl1_comb==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.cl1_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.1==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.1_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.1_limit==>:UDB_Array:UDBroute4:LHO_Sel23.5"
	switch ":UDB_Array:UDBroute4:LHO_Sel23.lho23==>:UDB_Array:UDBroute5:LHO_Sel23.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel23.lho23==>:UDB_Array:UDBroute5:BUI_Sel15.1"
	switch ":UDB_Array:UDBroute5:BUI_Sel15.bui15==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[1]:mc[0].main_0"
end \I2C:bI2C_UDB:clkgen_cl1\
net \I2C:bI2C_UDB:control_7\
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_7"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:controlcell.control_7==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[7].control_7"
	switch ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:permute_control[7].out_7==>:UDB_Array:UDBroute2:LHO_Sel91.12"
	switch ":UDB_Array:UDBroute2:LHO_Sel91.lho91==>:UDB_Array:UDBroute2:LVO_Sel4.7"
	switch ":UDB_Array:UDBroute2:LVO_Sel4.vo4==>:UDB_Array:UDBroute2:LHO_Sel12.13"
	switch ":UDB_Array:UDBroute2:LHO_Sel12.lho12==>:UDB_Array:UDBroute2:BUI_Sel2.0"
	switch ":UDB_Array:UDBroute2:BUI_Sel2.bui2==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].main_0"
end \I2C:bI2C_UDB:control_7\
net \I2C:bI2C_UDB:cs_addr_clkgen_0\
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[3].1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[3].output_3==>:UDB_Array:UDBroute3:LHO_Sel2.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel2.lho2==>:UDB_Array:UDBroute4:LHO_Sel2.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel2.lho2==>:UDB_Array:UDBroute4:TUI_Sel28.0"
	switch ":UDB_Array:UDBroute4:TUI_Sel28.tui28==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.cs_addr_0==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_0"
end \I2C:bI2C_UDB:cs_addr_clkgen_0\
net \I2C:bI2C_UDB:cs_addr_clkgen_1\
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[2].q"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[2].q==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[1].2"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[1].output_1==>:UDB_Array:UDBroute5:LHO_Sel60.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel60.lho60==>:UDB_Array:UDBroute5:RHO_Sel60.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel60.rho60==>:UDB_Array:UDBroute4:LHO_Sel60.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel60.lho60==>:UDB_Array:UDBroute4:TUI_Sel26.4"
	switch ":UDB_Array:UDBroute4:TUI_Sel26.tui26==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.cs_addr_1==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_1"
end \I2C:bI2C_UDB:cs_addr_clkgen_1\
net \I2C:bI2C_UDB:cs_addr_shifter_0\
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[1].q==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[2].1"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute5:LHO_Sel40.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel40.lho40==>:UDB_Array:UDBroute5:RHO_Sel40.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel40.rho40==>:UDB_Array:UDBroute4:LHO_Sel40.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel40.lho40==>:UDB_Array:UDBroute4:RHO_Sel40.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel40.rho40==>:UDB_Array:UDBroute3:LHO_Sel40.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel40.lho40==>:UDB_Array:UDBroute3:RHO_Sel40.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel40.rho40==>:UDB_Array:UDBroute2:LHO_Sel40.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel40.lho40==>:UDB_Array:UDBroute2:TUI_Sel29.3"
	switch ":UDB_Array:UDBroute2:TUI_Sel29.tui29==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:permute_input.cs_addr_0==>:UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.cs_addr_0"
	term   ":UDB_Array:udb@[UDB=(0,3)]:DataPathWrapper:datapathcell.cs_addr_0"
end \I2C:bI2C_UDB:cs_addr_shifter_0\
net \I2C:bI2C_UDB:m_state_0_split\
	term   ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_output[2].0"
	switch ":UDB_Array:udb@[UDB=(1,3)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute2:LHO_Sel6.4"
	switch ":UDB_Array:UDBroute2:LHO_Sel6.lho6==>:UDB_Array:UDBroute3:LHO_Sel6.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel6.lho6==>:UDB_Array:UDBroute3:TUI_Sel22.0"
	switch ":UDB_Array:UDBroute3:TUI_Sel22.tui22==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_8==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_8"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_8"
end \I2C:bI2C_UDB:m_state_0_split\
net \I2C:bI2C_UDB:m_state_2_split\
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[2].0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute4:LHO_Sel41.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel41.lho41==>:UDB_Array:UDBroute4:BUI_Sel25.3"
	switch ":UDB_Array:UDBroute4:BUI_Sel25.bui25==>:UDB_Array:UDBroute4:LHO_Sel38.5"
	switch ":UDB_Array:UDBroute4:LHO_Sel38.lho38==>:UDB_Array:UDBroute5:LHO_Sel38.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel38.lho38==>:UDB_Array:UDBroute5:TUI_Sel10.3"
	switch ":UDB_Array:UDBroute5:TUI_Sel10.tui10==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(0,0)]:PLD[0]:mc[0].main_5"
end \I2C:bI2C_UDB:m_state_2_split\
net \I2C:bI2C_UDB:m_state_4_split\
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:mc[0].q==>:UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_output[2].0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[1]:permute_output[2].output_2==>:UDB_Array:UDBroute4:LHO_Sel79.4"
	switch ":UDB_Array:UDBroute4:LHO_Sel79.lho79==>:UDB_Array:UDBroute4:BUI_Sel26.6"
	switch ":UDB_Array:UDBroute4:BUI_Sel26.bui26==>:UDB_Array:UDBroute4:LHO_Sel13.9"
	switch ":UDB_Array:UDBroute4:LHO_Sel13.lho13==>:UDB_Array:UDBroute5:LHO_Sel13.15"
	switch ":UDB_Array:UDBroute5:LHO_Sel13.lho13==>:UDB_Array:UDBroute5:BUI_Sel6.0"
	switch ":UDB_Array:UDBroute5:BUI_Sel6.bui6==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_input.mc[1]_main_6==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_6"
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[1].main_6"
end \I2C:bI2C_UDB:m_state_4_split\
net \I2C:bI2C_UDB:status_4\
	term   ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].q"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:mc[2].q==>:UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_output[3].2"
	switch ":UDB_Array:udb@[UDB=(1,0)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute5:LHO_Sel47.3"
	switch ":UDB_Array:UDBroute5:LHO_Sel47.lho47==>:UDB_Array:UDBroute5:BUI_Sel24.3"
	switch ":UDB_Array:UDBroute5:BUI_Sel24.bui24==>:UDB_Array:UDBroute5:LHO_Sel1.9"
	switch ":UDB_Array:UDBroute5:LHO_Sel1.lho1==>:UDB_Array:UDBroute5:RHO_Sel1.1"
	switch ":UDB_Array:UDBroute5:RHO_Sel1.rho1==>:UDB_Array:UDBroute4:LHO_Sel1.0"
	switch ":UDB_Array:UDBroute4:LHO_Sel1.lho1==>:UDB_Array:UDBroute4:RHO_Sel1.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel1.rho1==>:UDB_Array:UDBroute3:LHO_Sel1.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel1.lho1==>:UDB_Array:UDBroute3:RHO_Sel1.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel1.rho1==>:UDB_Array:UDBroute2:LHO_Sel1.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel1.lho1==>:UDB_Array:UDBroute2:BUI_Sel34.0"
	switch ":UDB_Array:UDBroute2:BUI_Sel34.bui34==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_4"
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_4"
end \I2C:bI2C_UDB:status_4\
net \I2C:bI2C_UDB:status_5\
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[2].1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute3:LHO_Sel37.2"
	switch ":UDB_Array:UDBroute3:LHO_Sel37.lho37==>:UDB_Array:UDBroute3:RHO_Sel37.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel37.rho37==>:UDB_Array:UDBroute2:LHO_Sel37.0"
	switch ":UDB_Array:UDBroute2:LHO_Sel37.lho37==>:UDB_Array:UDBroute2:BUI_Sel35.2"
	switch ":UDB_Array:UDBroute2:BUI_Sel35.bui35==>:UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_5"
	term   ":UDB_Array:udb@[UDB=(1,3)]:StatusControl:statusicell.status_5"
end \I2C:bI2C_UDB:status_5\
net \UART:Net_847_ff1\
	term   ":Clockcontainer:Clock[0].ff_div_5"
	switch ":Clockcontainer:Clock[0].ff_div_5==>:Clockcontainer:ff_permute.ff_div_5"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_5==>:SCBcontainer:SCB[5].clock"
	term   ":SCBcontainer:SCB[5].clock"
end \UART:Net_847_ff1\
net \UART:intr_wire\
	term   ":SCBcontainer:SCB[5].interrupt"
	switch ":SCBcontainer:SCB[5].interrupt==>:intc_0:interrupt46.interrupt"
	term   ":intc_0:interrupt46.interrupt"
end \UART:intr_wire\
net \UART:tx_wire\
	term   ":SCBcontainer:SCB[5].uart_tx"
	switch ":SCBcontainer:SCB[5].uart_tx==>:ioport5:hsiomOut1.fixedIn1_ACT_6"
	switch ":ioport5:hsiomOut1.hsiomOut1==>:ioport5:smartio_mux_in1.direct_out"
	switch ":ioport5:smartio_mux_in1.smartio_mux_in==>:ioport5:pin1.pin_input"
	term   ":ioport5:pin1.pin_input"
end \UART:tx_wire\
net \UART_1:Net_1172\
	term   ":ioport9:pin0.fb"
	switch ":ioport9:pin0.fb==>:ioport9:smartio_mux_out0.direct_in"
	switch ":ioport9:smartio_mux_out0.smartio_mux_out==>:ioport9:hsiomIn0.hsiomIn0"
	switch ":ioport9:hsiomIn0.fixedOut0_ACT_6==>:SCB[2]uart_rx_input_permute.ioport9_fixedOut0_ACT_6"
	switch ":SCB[2]uart_rx_input_permute.SCB[2]uart_rx==>:SCBcontainer:SCB[2].uart_rx"
	term   ":SCBcontainer:SCB[2].uart_rx"
end \UART_1:Net_1172\
net \UART_1:Net_847_ff0\
	term   ":Clockcontainer:Clock[0].ff_div_2"
	switch ":Clockcontainer:Clock[0].ff_div_2==>:Clockcontainer:ff_permute.ff_div_2"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_2==>:SCBcontainer:SCB[2].clock"
	term   ":SCBcontainer:SCB[2].clock"
end \UART_1:Net_847_ff0\
net \UART_1:intr_wire\
	term   ":SCBcontainer:SCB[2].interrupt"
	switch ":SCBcontainer:SCB[2].interrupt==>:intc_0:interrupt43.interrupt"
	term   ":intc_0:interrupt43.interrupt"
end \UART_1:intr_wire\
net \UART_1:tx_wire\
	term   ":SCBcontainer:SCB[2].uart_tx"
	switch ":SCBcontainer:SCB[2].uart_tx==>:ioport9:hsiomOut1.fixedIn1_ACT_6"
	switch ":ioport9:hsiomOut1.hsiomOut1==>:ioport9:smartio_mux_in1.direct_out"
	switch ":ioport9:smartio_mux_in1.smartio_mux_in==>:ioport9:pin1.pin_input"
	term   ":ioport9:pin1.pin_input"
end \UART_1:tx_wire\
net dclk_to_genclk
	term   ":Clockcontainer:Clock[0].udb_div_0"
	switch ":Clockcontainer:Clock[0].udb_div_0==>:UDB_Array:ClockGen:dclk_permute.0"
	switch ":UDB_Array:ClockGen:dclk_permute.dclk_out_0==>:UDB_Array:ClockGen:CLK_SEL0.0"
	switch ":UDB_Array:ClockGen:CLK_SEL0.output==>:UDB_Array:ClockGen:genclkin_permute.0"
	switch ":UDB_Array:ClockGen:genclkin_permute.clkgen_permute_out_0==>:UDB_Array:ClockGen:CLK_GEN.gen_clk_in_0"
	term   ":UDB_Array:ClockGen:CLK_GEN.gen_clk_in_0"
end dclk_to_genclk
