 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50000
        -capacitance
        -sort_by slack
Design : wrap
Version: R-2020.09-SP4
Date   : Tue Feb 27 09:39:54 2024
****************************************

Operating Conditions: tt_v1p2_25c   Library: scc55nll_hd_rvt_tt_v1p2_25c_basic
Wire Load Model Mode: top

  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[27]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2667/ZN (NAND2HDV4)           0.00      0.02       0.57 r
  U3575/ZN (CLKNAND2HDV4)        0.00      0.03       0.60 f
  U2668/ZN (CLKNHDV3)            0.00      0.02       0.62 r
  U2666/ZN (CLKNAND2HDV4)        0.00      0.03       0.65 f
  U2502/ZN (NAND2HDV2)           0.00      0.03       0.67 r
  U3172/ZN (XNOR2HDV4)           0.00      0.08       0.76 f
  U2631/ZN (NAND3HDV4)           0.00      0.03       0.78 r
  U2137/ZN (NAND2HDV4)           0.00      0.03       0.81 f
  U1354/ZN (AOI21HDV2)           0.00      0.04       0.85 r
  U1705/ZN (NOR2HDV1)            0.00      0.03       0.88 f
  U2519/ZN (NOR2HDV4)            0.00      0.05       0.93 r
  U2141/ZN (NOR2HDV8)            0.00      0.02       0.95 f
  U2139/ZN (NOR2HDV4)            0.00      0.04       1.00 r
  U3604/ZN (CLKNAND2HDV2)        0.00      0.04       1.04 f
  U2531/ZN (INHDV4)              0.00      0.03       1.06 r
  U3433/ZN (CLKNAND2HDV1)        0.00      0.03       1.10 f
  U3399/ZN (OAI21HDV4)           0.00      0.05       1.14 r
  U3647/Z (XOR2HDV2)             0.00      0.07       1.22 f
  U3375/ZN (NOR2HDV1)            0.00      0.02       1.24 r
  o_product[27] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[21]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2696/ZN (NAND2HDV8)           0.00      0.02       0.57 r
  U2406/ZN (XNOR2HDV2)           0.00      0.07       0.64 f
  U2356/ZN (XNOR2HDV4)           0.00      0.11       0.75 r
  U2671/ZN (XNOR2HDV2)           0.00      0.10       0.85 f
  U2480/ZN (OAI21HDV4)           0.00      0.06       0.91 r
  U3337/ZN (NOR2HDV8)            0.01      0.03       0.94 f
  U3339/ZN (NOR2HDV8)            0.00      0.04       0.97 r
  U3340/ZN (CLKNAND2HDV4)        0.00      0.03       1.01 f
  U3361/ZN (OAI21HDV4)           0.00      0.05       1.06 r
  U2663/ZN (INHDV6)              0.01      0.03       1.09 f
  U3396/ZN (OAI21HDV2)           0.00      0.05       1.14 r
  U3805/Z (XOR2HDV2)             0.00      0.08       1.22 f
  U3430/ZN (NOR2HDV1)            0.00      0.02       1.24 r
  o_product[21] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[23]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2696/ZN (NAND2HDV8)           0.00      0.02       0.57 r
  U2406/ZN (XNOR2HDV2)           0.00      0.07       0.64 f
  U2356/ZN (XNOR2HDV4)           0.00      0.11       0.75 r
  U2671/ZN (XNOR2HDV2)           0.00      0.10       0.85 f
  U2480/ZN (OAI21HDV4)           0.00      0.06       0.91 r
  U3337/ZN (NOR2HDV8)            0.01      0.03       0.94 f
  U3339/ZN (NOR2HDV8)            0.00      0.04       0.97 r
  U3340/ZN (CLKNAND2HDV4)        0.00      0.03       1.01 f
  U3361/ZN (OAI21HDV4)           0.00      0.05       1.06 r
  U2663/ZN (INHDV6)              0.01      0.03       1.09 f
  U3398/ZN (OAI21HDV2)           0.00      0.05       1.14 r
  U3816/Z (XOR2HDV2)             0.00      0.08       1.22 f
  U2986/ZN (NOR2HDV1)            0.00      0.02       1.24 r
  o_product[23] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[31]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2696/ZN (NAND2HDV8)           0.00      0.02       0.57 r
  U2406/ZN (XNOR2HDV2)           0.00      0.07       0.64 f
  U2356/ZN (XNOR2HDV4)           0.00      0.11       0.75 r
  U3424/ZN (XNOR2HDV2)           0.00      0.10       0.85 f
  U3572/ZN (CLKNAND2HDV4)        0.00      0.03       0.88 r
  U2480/ZN (OAI21HDV4)           0.00      0.04       0.91 f
  U1743/ZN (CLKNAND2HDV0)        0.00      0.05       0.96 r
  U3223/ZN (OAI21HDV4)           0.00      0.03       1.00 f
  U3341/ZN (AOI21HDV4)           0.00      0.05       1.04 r
  U3064/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U2685/ZN (AOI21HDV4)           0.00      0.06       1.14 r
  U2535/ZN (NOR2HDV2)            0.00      0.03       1.17 f
  U2723/ZN (NAND2HDV2)           0.00      0.02       1.19 r
  U1693/ZN (CLKNHDV0)            0.00      0.02       1.21 f
  U3037/ZN (NOR3HDV2)            0.00      0.03       1.24 r
  o_product[31] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[30]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2696/ZN (NAND2HDV8)           0.00      0.02       0.57 r
  U2406/ZN (XNOR2HDV2)           0.00      0.07       0.64 f
  U2356/ZN (XNOR2HDV4)           0.00      0.11       0.75 r
  U3424/ZN (XNOR2HDV2)           0.00      0.10       0.85 f
  U3572/ZN (CLKNAND2HDV4)        0.00      0.03       0.88 r
  U2480/ZN (OAI21HDV4)           0.00      0.04       0.91 f
  U1743/ZN (CLKNAND2HDV0)        0.00      0.05       0.96 r
  U3223/ZN (OAI21HDV4)           0.00      0.03       1.00 f
  U3341/ZN (AOI21HDV4)           0.00      0.05       1.04 r
  U3064/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U2685/ZN (AOI21HDV4)           0.00      0.06       1.14 r
  U2709/ZN (OAI21HDV4)           0.00      0.04       1.18 f
  U2537/ZN (NAND2HDV4)           0.00      0.02       1.20 r
  U2637/ZN (CLKNAND2HDV4)        0.00      0.02       1.22 f
  U2534/ZN (NOR2HDV1)            0.00      0.02       1.24 r
  o_product[30] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[22]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2696/ZN (NAND2HDV8)           0.00      0.02       0.57 r
  U2406/ZN (XNOR2HDV2)           0.00      0.07       0.64 f
  U2356/ZN (XNOR2HDV4)           0.00      0.11       0.75 r
  U2671/ZN (XNOR2HDV2)           0.00      0.10       0.85 f
  U2480/ZN (OAI21HDV4)           0.00      0.06       0.91 r
  U3337/ZN (NOR2HDV8)            0.01      0.03       0.94 f
  U3339/ZN (NOR2HDV8)            0.00      0.04       0.97 r
  U3340/ZN (CLKNAND2HDV4)        0.00      0.03       1.01 f
  U3361/ZN (OAI21HDV4)           0.00      0.05       1.06 r
  U2663/ZN (INHDV6)              0.01      0.03       1.09 f
  U3397/ZN (OAI21HDV2)           0.00      0.05       1.14 r
  U3067/ZN (XNOR2HDV2)           0.00      0.08       1.21 f
  U2985/ZN (NOR2HDV1)            0.00      0.02       1.24 r
  o_product[22] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[26]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2667/ZN (NAND2HDV4)           0.00      0.02       0.57 r
  U3575/ZN (CLKNAND2HDV4)        0.00      0.03       0.60 f
  U2668/ZN (CLKNHDV3)            0.00      0.02       0.62 r
  U2666/ZN (CLKNAND2HDV4)        0.00      0.03       0.65 f
  U2502/ZN (NAND2HDV2)           0.00      0.03       0.67 r
  U3172/ZN (XNOR2HDV4)           0.00      0.08       0.76 f
  U2631/ZN (NAND3HDV4)           0.00      0.03       0.78 r
  U2137/ZN (NAND2HDV4)           0.00      0.03       0.81 f
  U1354/ZN (AOI21HDV2)           0.00      0.04       0.85 r
  U1705/ZN (NOR2HDV1)            0.00      0.03       0.88 f
  U2519/ZN (NOR2HDV4)            0.00      0.05       0.93 r
  U2141/ZN (NOR2HDV8)            0.00      0.02       0.95 f
  U2139/ZN (NOR2HDV4)            0.00      0.04       1.00 r
  U3604/ZN (CLKNAND2HDV2)        0.00      0.04       1.04 f
  U2531/ZN (INHDV4)              0.00      0.03       1.06 r
  U3128/ZN (CLKNAND2HDV1)        0.00      0.03       1.09 f
  U3551/ZN (OAI21HDV2)           0.00      0.05       1.14 r
  U1826/ZN (CLKNHDV1)            0.00      0.03       1.17 f
  U2714/ZN (CLKNAND2HDV4)        0.00      0.02       1.19 r
  U2712/ZN (CLKNAND2HDV4)        0.00      0.02       1.22 f
  U3549/ZN (NOR2HDV1)            0.00      0.02       1.24 r
  o_product[26] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[20]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2696/ZN (NAND2HDV8)           0.00      0.02       0.57 r
  U2406/ZN (XNOR2HDV2)           0.00      0.07       0.64 f
  U2356/ZN (XNOR2HDV4)           0.00      0.11       0.75 r
  U3424/ZN (XNOR2HDV2)           0.00      0.10       0.85 f
  U3572/ZN (CLKNAND2HDV4)        0.00      0.03       0.88 r
  U2480/ZN (OAI21HDV4)           0.00      0.04       0.91 f
  U1743/ZN (CLKNAND2HDV0)        0.00      0.05       0.96 r
  U3223/ZN (OAI21HDV4)           0.00      0.03       1.00 f
  U3341/ZN (AOI21HDV4)           0.00      0.05       1.04 r
  U3361/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U2663/ZN (INHDV6)              0.01      0.03       1.11 r
  U3382/Z (CLKXOR2HDV2)          0.00      0.10       1.21 f
  U3415/ZN (NOR2HDV1)            0.00      0.02       1.24 r
  o_product[20] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[29]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2885/ZN (CLKNHDV4)            0.01      0.04       0.36 r
  U2728/ZN (CLKNAND2HDV4)        0.00      0.03       0.40 f
  U3524/ZN (NAND2HDV8)           0.01      0.04       0.43 r
  U3627/ZN (OAI22HDV2)           0.00      0.04       0.48 f
  U2995/ZN (NOR2HDV4)            0.00      0.04       0.52 r
  U2850/ZN (CLKNAND2HDV4)        0.00      0.04       0.56 f
  U2848/ZN (NOR2HDV4)            0.00      0.03       0.59 r
  U2347/ZN (INHDV2)              0.00      0.02       0.61 f
  U3579/ZN (OAI211HDV4)          0.00      0.03       0.64 r
  U3222/Z (XOR2HDV4)             0.00      0.09       0.73 f
  U2090/ZN (NAND2HDV4)           0.00      0.03       0.76 r
  U3132/ZN (INHDV2)              0.00      0.02       0.78 f
  U3035/ZN (AOI21HDV4)           0.00      0.04       0.82 r
  U3358/ZN (XNOR2HDV4)           0.00      0.11       0.93 f
  U2464/ZN (NAND2HDV4)           0.00      0.03       0.96 r
  U3444/ZN (OAI21HDV4)           0.00      0.04       1.00 f
  U3443/ZN (AOI21HDV4)           0.00      0.04       1.05 r
  U2686/ZN (OAI21HDV4)           0.00      0.03       1.08 f
  U1713/ZN (NAND2HDV2)           0.00      0.03       1.11 r
  U2661/ZN (NAND3HDV4)           0.00      0.05       1.16 f
  U2426/ZN (NAND2HDV2)           0.00      0.03       1.18 r
  U1744/ZN (CLKNAND2HDV1)        0.00      0.03       1.21 f
  U1817/ZN (INOR2HDV2)           0.00      0.03       1.24 r
  o_product[29] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[25]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2667/ZN (NAND2HDV4)           0.00      0.02       0.57 r
  U3575/ZN (CLKNAND2HDV4)        0.00      0.03       0.60 f
  U2668/ZN (CLKNHDV3)            0.00      0.02       0.62 r
  U2666/ZN (CLKNAND2HDV4)        0.00      0.03       0.65 f
  U2502/ZN (NAND2HDV2)           0.00      0.03       0.67 r
  U3172/ZN (XNOR2HDV4)           0.00      0.08       0.76 f
  U2631/ZN (NAND3HDV4)           0.00      0.03       0.78 r
  U2137/ZN (NAND2HDV4)           0.00      0.03       0.81 f
  U1354/ZN (AOI21HDV2)           0.00      0.04       0.85 r
  U1705/ZN (NOR2HDV1)            0.00      0.03       0.88 f
  U2519/ZN (NOR2HDV4)            0.00      0.05       0.93 r
  U2141/ZN (NOR2HDV8)            0.00      0.02       0.95 f
  U2139/ZN (NOR2HDV4)            0.00      0.04       1.00 r
  U3604/ZN (CLKNAND2HDV2)        0.00      0.04       1.04 f
  U2531/ZN (INHDV4)              0.00      0.03       1.06 r
  U3167/ZN (CLKNAND2HDV1)        0.00      0.03       1.09 f
  U3548/ZN (OAI21HDV2)           0.00      0.05       1.14 r
  U2674/ZN (CLKNHDV1)            0.00      0.03       1.17 f
  U3149/ZN (CLKNAND2HDV4)        0.00      0.02       1.19 r
  U3158/ZN (CLKNAND2HDV4)        0.00      0.02       1.21 f
  U3546/ZN (NOR2HDV1)            0.00      0.02       1.24 r
  o_product[25] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[28]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2696/ZN (NAND2HDV8)           0.00      0.02       0.57 r
  U2406/ZN (XNOR2HDV2)           0.00      0.07       0.64 f
  U2356/ZN (XNOR2HDV4)           0.00      0.11       0.75 r
  U3424/ZN (XNOR2HDV2)           0.00      0.10       0.85 f
  U3572/ZN (CLKNAND2HDV4)        0.00      0.03       0.88 r
  U2480/ZN (OAI21HDV4)           0.00      0.04       0.91 f
  U1743/ZN (CLKNAND2HDV0)        0.00      0.05       0.96 r
  U3223/ZN (OAI21HDV4)           0.00      0.03       1.00 f
  U3341/ZN (AOI21HDV4)           0.00      0.05       1.04 r
  U3064/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U2685/ZN (AOI21HDV4)           0.00      0.06       1.14 r
  U1694/ZN (XNOR2HDV2)           0.00      0.08       1.21 f
  U2135/ZN (NOR2HDV1)            0.00      0.02       1.24 r
  o_product[28] (out)                      0.00       1.24 r
  data arrival time                                   1.24

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.58


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[24]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)      0.01      0.14       0.14 f
  U2497/ZN (NOR2HDV8)            0.00      0.03       0.18 r
  U3755/ZN (NAND3HDV4)           0.00      0.06       0.24 f
  U1789/ZN (NOR2HDV8)            0.00      0.04       0.28 r
  U2887/ZN (NAND3HDV4)           0.00      0.05       0.33 f
  U2703/ZN (NOR2HDV2)            0.00      0.05       0.38 r
  U3326/ZN (NOR2HDV4)            0.01      0.04       0.41 f
  U2973/ZN (AOI21HDV4)           0.00      0.05       0.46 r
  U3046/ZN (CLKNAND2HDV4)        0.00      0.03       0.49 f
  U1740/ZN (CLKNHDV3)            0.00      0.03       0.52 r
  U2713/ZN (NAND2HDV8)           0.01      0.03       0.55 f
  U2696/ZN (NAND2HDV8)           0.00      0.02       0.57 r
  U2406/ZN (XNOR2HDV2)           0.00      0.07       0.64 f
  U2356/ZN (XNOR2HDV4)           0.00      0.11       0.75 r
  U3424/ZN (XNOR2HDV2)           0.00      0.10       0.85 f
  U3572/ZN (CLKNAND2HDV4)        0.00      0.03       0.88 r
  U2480/ZN (OAI21HDV4)           0.00      0.04       0.91 f
  U1743/ZN (CLKNAND2HDV0)        0.00      0.05       0.96 r
  U3223/ZN (OAI21HDV4)           0.00      0.03       1.00 f
  U3341/ZN (AOI21HDV4)           0.00      0.05       1.04 r
  U3361/ZN (OAI21HDV4)           0.00      0.04       1.08 f
  U2663/ZN (INHDV6)              0.01      0.03       1.11 r
  U3471/ZN (OAI21HDV1)           0.00      0.04       1.16 f
  U3421/ZN (NAND2HDV1)           0.00      0.03       1.18 r
  U1820/ZN (INOR2HDV2)           0.00      0.04       1.22 r
  o_product[24] (out)                      0.00       1.22 r
  data arrival time                                   1.22

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.57


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[17]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U2678/ZN (NOR2HDV16)           0.01      0.05       0.20 r
  U1675/ZN (CLKNAND2HDV2)        0.00      0.04       0.24 f
  U1745/ZN (NOR2HDV8)            0.01      0.05       0.29 r
  U3619/ZN (NOR2HDV16)           0.02      0.03       0.33 f
  U1622/ZN (CLKNAND2HDV2)        0.00      0.03       0.35 r
  U3571/ZN (CLKNAND2HDV4)        0.00      0.03       0.38 f
  U2275/ZN (INHDV4)              0.00      0.02       0.40 r
  U3732/ZN (NAND3HDV4)           0.00      0.04       0.44 f
  U3182/ZN (OAI21HDV4)           0.00      0.03       0.47 r
  U1537/ZN (NAND2HDV2)           0.00      0.04       0.52 f
  U2226/ZN (INHDV1)              0.00      0.03       0.54 r
  U1810/ZN (CLKNAND2HDV2)        0.00      0.04       0.58 f
  U1460/ZN (CLKNAND2HDV2)        0.00      0.04       0.62 r
  U2506/ZN (CLKNAND2HDV4)        0.00      0.03       0.65 f
  U3288/ZN (OAI21HDV4)           0.00      0.03       0.68 r
  U1422/ZN (INHDV2)              0.00      0.03       0.71 f
  U1700/ZN (CLKNAND2HDV4)        0.00      0.03       0.73 r
  U3406/ZN (NAND2HDV4)           0.00      0.03       0.76 f
  U3403/ZN (NOR2HDV8)            0.00      0.04       0.80 r
  U2796/ZN (INHDV4)              0.00      0.02       0.82 f
  U2437/ZN (NAND2HDV4)           0.00      0.02       0.84 r
  U2527/ZN (INHDV4)              0.00      0.02       0.86 f
  U2794/ZN (CLKNAND2HDV4)        0.00      0.02       0.88 r
  U2442/ZN (INHDV4)              0.00      0.02       0.90 f
  U2801/ZN (AOI21HDV4)           0.00      0.04       0.94 r
  U2897/ZN (OAI21HDV4)           0.00      0.04       0.98 f
  U3761/ZN (AOI21HDV4)           0.00      0.05       1.03 r
  U1737/Z (BUFHDV3)              0.00      0.06       1.10 r
  U2580/ZN (OAI21HDV2)           0.00      0.04       1.14 f
  U2567/Z (XOR2HDV2)             0.00      0.07       1.21 r
  U1840/ZN (NOR2HDV1)            0.00      0.01       1.22 f
  o_product[17] (out)                      0.00       1.22 f
  data arrival time                                   1.22

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.57


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[18]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U2678/ZN (NOR2HDV16)           0.01      0.05       0.20 r
  U1675/ZN (CLKNAND2HDV2)        0.00      0.04       0.24 f
  U1745/ZN (NOR2HDV8)            0.01      0.05       0.29 r
  U3619/ZN (NOR2HDV16)           0.02      0.03       0.33 f
  U1622/ZN (CLKNAND2HDV2)        0.00      0.03       0.35 r
  U3571/ZN (CLKNAND2HDV4)        0.00      0.03       0.38 f
  U2275/ZN (INHDV4)              0.00      0.02       0.40 r
  U3732/ZN (NAND3HDV4)           0.00      0.04       0.44 f
  U3182/ZN (OAI21HDV4)           0.00      0.03       0.47 r
  U1537/ZN (NAND2HDV2)           0.00      0.04       0.52 f
  U2226/ZN (INHDV1)              0.00      0.03       0.54 r
  U1810/ZN (CLKNAND2HDV2)        0.00      0.04       0.58 f
  U1460/ZN (CLKNAND2HDV2)        0.00      0.04       0.62 r
  U2506/ZN (CLKNAND2HDV4)        0.00      0.03       0.65 f
  U3288/ZN (OAI21HDV4)           0.00      0.03       0.68 r
  U1422/ZN (INHDV2)              0.00      0.03       0.71 f
  U1700/ZN (CLKNAND2HDV4)        0.00      0.03       0.73 r
  U3406/ZN (NAND2HDV4)           0.00      0.03       0.76 f
  U3403/ZN (NOR2HDV8)            0.00      0.04       0.80 r
  U2796/ZN (INHDV4)              0.00      0.02       0.82 f
  U2437/ZN (NAND2HDV4)           0.00      0.02       0.84 r
  U2527/ZN (INHDV4)              0.00      0.02       0.86 f
  U2794/ZN (CLKNAND2HDV4)        0.00      0.02       0.88 r
  U2442/ZN (INHDV4)              0.00      0.02       0.90 f
  U2801/ZN (AOI21HDV4)           0.00      0.04       0.94 r
  U2897/ZN (OAI21HDV4)           0.00      0.04       0.98 f
  U3761/ZN (AOI21HDV4)           0.00      0.05       1.03 r
  U1737/Z (BUFHDV3)              0.00      0.06       1.10 r
  U1343/ZN (OAI21HDV2)           0.00      0.04       1.14 f
  U3597/Z (XOR2HDV2)             0.00      0.07       1.21 r
  U3596/ZN (NOR2HDV1)            0.00      0.01       1.22 f
  o_product[18] (out)                      0.00       1.22 f
  data arrival time                                   1.22

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[19]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U2678/ZN (NOR2HDV16)           0.01      0.05       0.20 r
  U1675/ZN (CLKNAND2HDV2)        0.00      0.04       0.24 f
  U1745/ZN (NOR2HDV8)            0.01      0.05       0.29 r
  U3619/ZN (NOR2HDV16)           0.02      0.03       0.33 f
  U1622/ZN (CLKNAND2HDV2)        0.00      0.03       0.35 r
  U3571/ZN (CLKNAND2HDV4)        0.00      0.03       0.38 f
  U2275/ZN (INHDV4)              0.00      0.02       0.40 r
  U3732/ZN (NAND3HDV4)           0.00      0.04       0.44 f
  U3182/ZN (OAI21HDV4)           0.00      0.03       0.47 r
  U1537/ZN (NAND2HDV2)           0.00      0.04       0.52 f
  U2226/ZN (INHDV1)              0.00      0.03       0.54 r
  U1810/ZN (CLKNAND2HDV2)        0.00      0.04       0.58 f
  U1460/ZN (CLKNAND2HDV2)        0.00      0.04       0.62 r
  U2506/ZN (CLKNAND2HDV4)        0.00      0.03       0.65 f
  U3288/ZN (OAI21HDV4)           0.00      0.03       0.68 r
  U1422/ZN (INHDV2)              0.00      0.03       0.71 f
  U1700/ZN (CLKNAND2HDV4)        0.00      0.03       0.73 r
  U3406/ZN (NAND2HDV4)           0.00      0.03       0.76 f
  U3403/ZN (NOR2HDV8)            0.00      0.04       0.80 r
  U2796/ZN (INHDV4)              0.00      0.02       0.82 f
  U2437/ZN (NAND2HDV4)           0.00      0.02       0.84 r
  U2527/ZN (INHDV4)              0.00      0.02       0.86 f
  U2794/ZN (CLKNAND2HDV4)        0.00      0.02       0.88 r
  U2442/ZN (INHDV4)              0.00      0.02       0.90 f
  U2801/ZN (AOI21HDV4)           0.00      0.04       0.94 r
  U2897/ZN (OAI21HDV4)           0.00      0.04       0.98 f
  U3761/ZN (AOI21HDV4)           0.00      0.05       1.03 r
  U1737/Z (BUFHDV3)              0.00      0.06       1.10 r
  U3369/ZN (OAI21HDV2)           0.00      0.04       1.14 f
  U3368/Z (XOR2HDV2)             0.00      0.07       1.21 r
  U3367/ZN (NOR2HDV1)            0.00      0.01       1.22 f
  o_product[19] (out)                      0.00       1.22 f
  data arrival time                                   1.22

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[16]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U2678/ZN (NOR2HDV16)           0.01      0.05       0.20 r
  U1675/ZN (CLKNAND2HDV2)        0.00      0.04       0.24 f
  U1745/ZN (NOR2HDV8)            0.01      0.05       0.29 r
  U3619/ZN (NOR2HDV16)           0.02      0.03       0.33 f
  U1622/ZN (CLKNAND2HDV2)        0.00      0.03       0.35 r
  U3571/ZN (CLKNAND2HDV4)        0.00      0.03       0.38 f
  U2275/ZN (INHDV4)              0.00      0.02       0.40 r
  U3732/ZN (NAND3HDV4)           0.00      0.04       0.44 f
  U3182/ZN (OAI21HDV4)           0.00      0.03       0.47 r
  U1537/ZN (NAND2HDV2)           0.00      0.04       0.52 f
  U2226/ZN (INHDV1)              0.00      0.03       0.54 r
  U1810/ZN (CLKNAND2HDV2)        0.00      0.04       0.58 f
  U1460/ZN (CLKNAND2HDV2)        0.00      0.04       0.62 r
  U2506/ZN (CLKNAND2HDV4)        0.00      0.03       0.65 f
  U3288/ZN (OAI21HDV4)           0.00      0.03       0.68 r
  U1422/ZN (INHDV2)              0.00      0.03       0.71 f
  U1700/ZN (CLKNAND2HDV4)        0.00      0.03       0.73 r
  U3406/ZN (NAND2HDV4)           0.00      0.03       0.76 f
  U3403/ZN (NOR2HDV8)            0.00      0.04       0.80 r
  U2796/ZN (INHDV4)              0.00      0.02       0.82 f
  U2437/ZN (NAND2HDV4)           0.00      0.02       0.84 r
  U2527/ZN (INHDV4)              0.00      0.02       0.86 f
  U2794/ZN (CLKNAND2HDV4)        0.00      0.02       0.88 r
  U2442/ZN (INHDV4)              0.00      0.02       0.90 f
  U2801/ZN (AOI21HDV4)           0.00      0.04       0.94 r
  U2897/ZN (OAI21HDV4)           0.00      0.04       0.98 f
  U3761/ZN (AOI21HDV4)           0.00      0.05       1.03 r
  U1737/Z (BUFHDV3)              0.00      0.06       1.10 r
  U1849/ZN (XNOR2HDV2)           0.00      0.07       1.16 f
  U3280/ZN (NOR2HDV1)            0.00      0.02       1.19 r
  o_product[16] (out)                      0.00       1.19 r
  data arrival time                                   1.19

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.53


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[15]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U2678/ZN (NOR2HDV16)           0.01      0.05       0.20 r
  U1675/ZN (CLKNAND2HDV2)        0.00      0.04       0.24 f
  U1745/ZN (NOR2HDV8)            0.01      0.05       0.29 r
  U3619/ZN (NOR2HDV16)           0.02      0.03       0.33 f
  U1622/ZN (CLKNAND2HDV2)        0.00      0.03       0.35 r
  U3571/ZN (CLKNAND2HDV4)        0.00      0.03       0.38 f
  U2275/ZN (INHDV4)              0.00      0.02       0.40 r
  U3732/ZN (NAND3HDV4)           0.00      0.04       0.44 f
  U3182/ZN (OAI21HDV4)           0.00      0.03       0.47 r
  U1537/ZN (NAND2HDV2)           0.00      0.04       0.52 f
  U2226/ZN (INHDV1)              0.00      0.03       0.54 r
  U1810/ZN (CLKNAND2HDV2)        0.00      0.04       0.58 f
  U1460/ZN (CLKNAND2HDV2)        0.00      0.04       0.62 r
  U2506/ZN (CLKNAND2HDV4)        0.00      0.03       0.65 f
  U3288/ZN (OAI21HDV4)           0.00      0.03       0.68 r
  U1422/ZN (INHDV2)              0.00      0.03       0.71 f
  U1700/ZN (CLKNAND2HDV4)        0.00      0.03       0.73 r
  U3406/ZN (NAND2HDV4)           0.00      0.03       0.76 f
  U3403/ZN (NOR2HDV8)            0.00      0.04       0.80 r
  U2796/ZN (INHDV4)              0.00      0.02       0.82 f
  U2437/ZN (NAND2HDV4)           0.00      0.02       0.84 r
  U2527/ZN (INHDV4)              0.00      0.02       0.86 f
  U2794/ZN (CLKNAND2HDV4)        0.00      0.02       0.88 r
  U2442/ZN (INHDV4)              0.00      0.02       0.90 f
  U2801/ZN (AOI21HDV4)           0.00      0.04       0.94 r
  U2897/ZN (OAI21HDV4)           0.00      0.04       0.98 f
  U1678/ZN (INHDV2)              0.00      0.04       1.01 r
  U1965/ZN (OAI21HDV2)           0.00      0.05       1.06 f
  U2138/ZN (XNOR2HDV2)           0.00      0.07       1.13 r
  U1962/Z (CLKAND2HDV2)          0.00      0.04       1.17 r
  o_product[15] (out)                      0.00       1.17 r
  data arrival time                                   1.17

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.52


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[14]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U1689/ZN (INHDV10)             0.02      0.04       0.19 r
  U2489/ZN (NAND3HDV4)           0.00      0.06       0.25 f
  U2564/ZN (NAND2HDV4)           0.01      0.04       0.30 r
  U1656/ZN (INHDV8)              0.01      0.03       0.32 f
  U3351/ZN (NOR2HDV24)           0.02      0.04       0.36 r
  U1578/ZN (INHDV1)              0.00      0.03       0.39 f
  U2383/ZN (OAI21HDV4)           0.00      0.04       0.43 r
  U2382/Z (XOR2HDV4)             0.00      0.11       0.54 f
  U3199/ZN (CLKNAND2HDV4)        0.01      0.04       0.58 r
  U3077/ZN (NAND2HDV2)           0.00      0.03       0.61 f
  U3347/ZN (INHDV1)              0.00      0.03       0.64 r
  U3296/ZN (OAI21HDV4)           0.00      0.04       0.68 f
  U3625/ZN (CLKNAND2HDV4)        0.00      0.03       0.71 r
  U2187/ZN (NAND2HDV4)           0.00      0.03       0.74 f
  U2237/ZN (NAND2HDV4)           0.00      0.02       0.76 r
  U2636/ZN (NOR2HDV4)            0.00      0.02       0.78 f
  U1719/ZN (NOR2HDV4)            0.00      0.04       0.82 r
  U3438/ZN (NOR2HDV4)            0.01      0.03       0.85 f
  U2157/ZN (NOR2HDV8)            0.00      0.04       0.89 r
  U2536/ZN (CLKNAND2HDV4)        0.00      0.03       0.91 f
  U2897/ZN (OAI21HDV4)           0.00      0.05       0.96 r
  U1678/ZN (INHDV2)              0.00      0.04       1.00 f
  U2142/ZN (OAI21HDV2)           0.00      0.05       1.05 r
  U3278/Z (XOR2HDV2)             0.00      0.08       1.13 f
  U3271/ZN (NOR2HDV1)            0.00      0.02       1.15 r
  o_product[14] (out)                      0.00       1.15 r
  data arrival time                                   1.15

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.49


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[12]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U1689/ZN (INHDV10)             0.02      0.04       0.19 r
  U2489/ZN (NAND3HDV4)           0.00      0.06       0.25 f
  U2564/ZN (NAND2HDV4)           0.01      0.04       0.30 r
  U1656/ZN (INHDV8)              0.01      0.03       0.32 f
  U3351/ZN (NOR2HDV24)           0.02      0.04       0.36 r
  U2491/ZN (AOI21HDV4)           0.00      0.03       0.40 f
  U3324/ZN (NAND2HDV4)           0.00      0.02       0.42 r
  U1634/ZN (CLKNAND2HDV1)        0.00      0.03       0.45 f
  U1685/ZN (NAND2HDV4)           0.00      0.03       0.48 r
  U1406/ZN (CLKNAND2HDV2)        0.00      0.03       0.50 f
  U1618/ZN (NAND2HDV4)           0.00      0.02       0.53 r
  U1813/ZN (NAND2HDV1)           0.00      0.03       0.56 f
  U3242/ZN (CLKNAND2HDV4)        0.00      0.02       0.59 r
  U2752/ZN (NAND2HDV4)           0.00      0.03       0.61 f
  U2751/ZN (CLKNAND2HDV4)        0.01      0.04       0.65 r
  U3738/ZN (NAND2HDV4)           0.00      0.04       0.69 f
  U2408/ZN (NOR2HDV4)            0.00      0.05       0.74 r
  U3434/ZN (INHDV4)              0.00      0.02       0.76 f
  U3470/ZN (NAND3HDV4)           0.00      0.02       0.78 r
  U2646/ZN (CLKNHDV3)            0.00      0.02       0.81 f
  U2481/ZN (AOI21HDV4)           0.00      0.04       0.84 r
  U1702/ZN (OAI21HDV4)           0.00      0.04       0.88 f
  U2898/ZN (AOI21HDV4)           0.00      0.05       0.93 r
  U3861/ZN (INHDV2)              0.00      0.04       0.97 f
  U1871/ZN (AOI21HDV2)           0.00      0.05       1.02 r
  U3868/Z (XOR2HDV2)             0.00      0.08       1.09 f
  U2140/Z (CLKAND2HDV2)          0.00      0.04       1.13 f
  o_product[12] (out)                      0.00       1.13 f
  data arrival time                                   1.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.48


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[13]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U2678/ZN (NOR2HDV16)           0.01      0.05       0.20 r
  U1675/ZN (CLKNAND2HDV2)        0.00      0.04       0.24 f
  U1745/ZN (NOR2HDV8)            0.01      0.05       0.29 r
  U3619/ZN (NOR2HDV16)           0.02      0.03       0.33 f
  U1622/ZN (CLKNAND2HDV2)        0.00      0.03       0.35 r
  U3571/ZN (CLKNAND2HDV4)        0.00      0.03       0.38 f
  U2275/ZN (INHDV4)              0.00      0.02       0.40 r
  U3732/ZN (NAND3HDV4)           0.00      0.04       0.44 f
  U3182/ZN (OAI21HDV4)           0.00      0.03       0.47 r
  U1537/ZN (NAND2HDV2)           0.00      0.04       0.52 f
  U2226/ZN (INHDV1)              0.00      0.03       0.54 r
  U1810/ZN (CLKNAND2HDV2)        0.00      0.04       0.58 f
  U1460/ZN (CLKNAND2HDV2)        0.00      0.04       0.62 r
  U2506/ZN (CLKNAND2HDV4)        0.00      0.03       0.65 f
  U3288/ZN (OAI21HDV4)           0.00      0.03       0.68 r
  U1422/ZN (INHDV2)              0.00      0.03       0.71 f
  U1700/ZN (CLKNAND2HDV4)        0.00      0.03       0.73 r
  U3406/ZN (NAND2HDV4)           0.00      0.03       0.76 f
  U3403/ZN (NOR2HDV8)            0.00      0.04       0.80 r
  U2796/ZN (INHDV4)              0.00      0.02       0.82 f
  U2437/ZN (NAND2HDV4)           0.00      0.02       0.84 r
  U2527/ZN (INHDV4)              0.00      0.02       0.86 f
  U2794/ZN (CLKNAND2HDV4)        0.00      0.02       0.88 r
  U2442/ZN (INHDV4)              0.00      0.02       0.90 f
  U2801/ZN (AOI21HDV4)           0.00      0.04       0.94 r
  U2897/ZN (OAI21HDV4)           0.00      0.04       0.98 f
  U1678/ZN (INHDV2)              0.00      0.04       1.01 r
  U2143/Z (XOR2HDV2)             0.00      0.07       1.09 f
  U1964/Z (CLKAND2HDV2)          0.00      0.04       1.13 f
  o_product[13] (out)                      0.00       1.13 f
  data arrival time                                   1.13

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.47


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[11]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U1689/ZN (INHDV10)             0.02      0.04       0.19 r
  U2489/ZN (NAND3HDV4)           0.00      0.06       0.25 f
  U2564/ZN (NAND2HDV4)           0.01      0.04       0.30 r
  U1656/ZN (INHDV8)              0.01      0.03       0.32 f
  U3351/ZN (NOR2HDV24)           0.02      0.04       0.36 r
  U2491/ZN (AOI21HDV4)           0.00      0.03       0.40 f
  U3324/ZN (NAND2HDV4)           0.00      0.02       0.42 r
  U1634/ZN (CLKNAND2HDV1)        0.00      0.03       0.45 f
  U1685/ZN (NAND2HDV4)           0.00      0.03       0.48 r
  U1406/ZN (CLKNAND2HDV2)        0.00      0.03       0.50 f
  U1618/ZN (NAND2HDV4)           0.00      0.02       0.53 r
  U1813/ZN (NAND2HDV1)           0.00      0.03       0.56 f
  U3242/ZN (CLKNAND2HDV4)        0.00      0.02       0.59 r
  U2752/ZN (NAND2HDV4)           0.00      0.03       0.61 f
  U2751/ZN (CLKNAND2HDV4)        0.01      0.04       0.65 r
  U3738/ZN (NAND2HDV4)           0.00      0.04       0.69 f
  U2408/ZN (NOR2HDV4)            0.00      0.05       0.74 r
  U3434/ZN (INHDV4)              0.00      0.02       0.76 f
  U3470/ZN (NAND3HDV4)           0.00      0.02       0.78 r
  U2646/ZN (CLKNHDV3)            0.00      0.02       0.81 f
  U2481/ZN (AOI21HDV4)           0.00      0.04       0.84 r
  U1702/ZN (OAI21HDV4)           0.00      0.04       0.88 f
  U2898/ZN (AOI21HDV4)           0.00      0.05       0.93 r
  U3861/ZN (INHDV2)              0.00      0.04       0.97 f
  U3869/ZN (AOI21HDV2)           0.00      0.05       1.02 r
  U3208/ZN (XNOR2HDV2)           0.00      0.08       1.09 f
  U3201/ZN (NOR2HDV1)            0.00      0.02       1.12 r
  o_product[11] (out)                      0.00       1.12 r
  data arrival time                                   1.12

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.46


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[10]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U1689/ZN (INHDV10)             0.02      0.04       0.19 r
  U2489/ZN (NAND3HDV4)           0.00      0.06       0.25 f
  U2564/ZN (NAND2HDV4)           0.01      0.04       0.30 r
  U1656/ZN (INHDV8)              0.01      0.03       0.32 f
  U3351/ZN (NOR2HDV24)           0.02      0.04       0.36 r
  U2491/ZN (AOI21HDV4)           0.00      0.03       0.40 f
  U3324/ZN (NAND2HDV4)           0.00      0.02       0.42 r
  U1634/ZN (CLKNAND2HDV1)        0.00      0.03       0.45 f
  U1685/ZN (NAND2HDV4)           0.00      0.03       0.48 r
  U1406/ZN (CLKNAND2HDV2)        0.00      0.03       0.50 f
  U1618/ZN (NAND2HDV4)           0.00      0.02       0.53 r
  U1813/ZN (NAND2HDV1)           0.00      0.03       0.56 f
  U3242/ZN (CLKNAND2HDV4)        0.00      0.02       0.59 r
  U2752/ZN (NAND2HDV4)           0.00      0.03       0.61 f
  U2751/ZN (CLKNAND2HDV4)        0.01      0.04       0.65 r
  U3738/ZN (NAND2HDV4)           0.00      0.04       0.69 f
  U2408/ZN (NOR2HDV4)            0.00      0.05       0.74 r
  U3434/ZN (INHDV4)              0.00      0.02       0.76 f
  U3470/ZN (NAND3HDV4)           0.00      0.02       0.78 r
  U2646/ZN (CLKNHDV3)            0.00      0.02       0.81 f
  U2481/ZN (AOI21HDV4)           0.00      0.04       0.84 r
  U1702/ZN (OAI21HDV4)           0.00      0.04       0.88 f
  U2898/ZN (AOI21HDV4)           0.00      0.05       0.93 r
  U3861/ZN (INHDV2)              0.00      0.04       0.97 f
  U3863/ZN (XNOR2HDV2)           0.00      0.07       1.04 r
  U2145/Z (CLKAND2HDV2)          0.00      0.04       1.08 r
  o_product[10] (out)                      0.00       1.08 r
  data arrival time                                   1.08

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.42


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[9]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_4_/CK (DRNHDV4)                0.00       0.00 r
  multa_reg_4_/Q (DRNHDV4)       0.01      0.16       0.16 f
  U2232/ZN (NOR2HDV12)           0.01      0.04       0.20 r
  U2625/ZN (CLKNAND2HDV4)        0.00      0.04       0.24 f
  U2697/ZN (NOR2HDV2)            0.00      0.04       0.28 r
  U1653/ZN (NAND2HDV4)           0.01      0.06       0.34 f
  U2651/ZN (NAND2HDV20)          0.02      0.04       0.38 r
  U2807/ZN (CLKNAND2HDV0)        0.00      0.04       0.42 f
  U3475/ZN (CLKNAND2HDV4)        0.01      0.04       0.47 r
  U1428/ZN (NAND2HDV2)           0.00      0.04       0.50 f
  U2843/ZN (CLKNAND2HDV2)        0.00      0.03       0.53 r
  U1709/ZN (CLKNHDV1)            0.00      0.02       0.55 f
  U2789/ZN (CLKNAND2HDV2)        0.00      0.03       0.58 r
  U1708/ZN (CLKNAND2HDV2)        0.00      0.04       0.62 f
  U2721/ZN (OAI21HDV4)           0.00      0.05       0.67 r
  U3412/ZN (CLKNAND2HDV4)        0.00      0.04       0.71 f
  U3411/ZN (OAI21HDV4)           0.00      0.05       0.76 r
  U2439/ZN (NAND2HDV4)           0.00      0.03       0.79 f
  U3409/ZN (INHDV4)              0.00      0.02       0.81 r
  U2900/ZN (NOR2HDV4)            0.00      0.02       0.82 f
  U3246/ZN (INAND2HDV4)          0.00      0.05       0.88 f
  U3860/ZN (NAND2HDV1)           0.00      0.03       0.91 r
  U3595/ZN (XNOR2HDV2)           0.00      0.07       0.98 f
  U2152/Z (CLKAND2HDV2)          0.00      0.04       1.02 f
  o_product[9] (out)                       0.00       1.02 f
  data arrival time                                   1.02

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.36


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[8]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U2678/ZN (NOR2HDV16)           0.01      0.05       0.20 r
  U1677/ZN (NAND2HDV20)          0.01      0.03       0.23 f
  U3536/ZN (NOR2HDV24)           0.02      0.04       0.27 r
  U1691/ZN (INHDV16)             0.01      0.02       0.30 f
  U1710/ZN (NAND2HDV16)          0.01      0.02       0.32 r
  U1692/ZN (NAND2HDV16)          0.01      0.03       0.35 f
  U1601/Z (OR2HDV4)              0.00      0.07       0.42 f
  U1829/ZN (NAND2HDV4)           0.00      0.02       0.44 r
  U2743/ZN (INHDV3)              0.00      0.02       0.46 f
  U2810/ZN (CLKNAND2HDV4)        0.00      0.02       0.48 r
  U2028/ZN (CLKNAND2HDV4)        0.00      0.03       0.51 f
  U3269/ZN (CLKNAND2HDV4)        0.00      0.02       0.53 r
  U3268/ZN (NAND2HDV4)           0.00      0.03       0.56 f
  U3267/ZN (CLKNAND2HDV1)        0.00      0.03       0.59 r
  U1757/ZN (INHDV2)              0.00      0.02       0.61 f
  U3210/ZN (NAND3HDV4)           0.00      0.02       0.63 r
  U1608/ZN (CLKNAND2HDV4)        0.00      0.03       0.66 f
  U2529/ZN (CLKNAND2HDV4)        0.00      0.04       0.69 r
  U2528/ZN (OAI21HDV4)           0.00      0.04       0.74 f
  U1711/ZN (NOR2HDV8)            0.00      0.04       0.77 r
  U3272/ZN (AOI21HDV4)           0.00      0.02       0.79 f
  U2479/ZN (NOR2HDV4)            0.00      0.04       0.83 r
  U3859/ZN (INHDV1)              0.00      0.02       0.86 f
  U2163/ZN (NAND2HDV2)           0.00      0.03       0.88 r
  U3540/Z (CLKXOR2HDV2)          0.00      0.07       0.95 f
  U2153/Z (CLKAND2HDV2)          0.00      0.04       0.99 f
  o_product[8] (out)                       0.00       0.99 f
  data arrival time                                   0.99

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.34


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[7]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)      0.01      0.15       0.15 f
  U1689/ZN (INHDV10)             0.02      0.04       0.19 r
  U2489/ZN (NAND3HDV4)           0.00      0.06       0.25 f
  U2564/ZN (NAND2HDV4)           0.01      0.04       0.30 r
  U1656/ZN (INHDV8)              0.01      0.03       0.32 f
  U3351/ZN (NOR2HDV24)           0.02      0.04       0.36 r
  U2491/ZN (AOI21HDV4)           0.00      0.03       0.40 f
  U3324/ZN (NAND2HDV4)           0.00      0.02       0.42 r
  U1634/ZN (CLKNAND2HDV1)        0.00      0.03       0.45 f
  U1685/ZN (NAND2HDV4)           0.00      0.03       0.48 r
  U1406/ZN (CLKNAND2HDV2)        0.00      0.03       0.50 f
  U1618/ZN (NAND2HDV4)           0.00      0.02       0.53 r
  U1813/ZN (NAND2HDV1)           0.00      0.03       0.56 f
  U3242/ZN (CLKNAND2HDV4)        0.00      0.02       0.59 r
  U2752/ZN (NAND2HDV4)           0.00      0.03       0.61 f
  U2751/ZN (CLKNAND2HDV4)        0.01      0.04       0.65 r
  U3738/ZN (NAND2HDV4)           0.00      0.04       0.69 f
  U2618/ZN (NAND2HDV4)           0.00      0.03       0.72 r
  U2643/ZN (INHDV4)              0.00      0.02       0.74 f
  U3309/ZN (OAI21HDV4)           0.00      0.04       0.78 r
  U1643/ZN (NAND2HDV1)           0.00      0.04       0.82 f
  U1983/ZN (XNOR2HDV2)           0.00      0.07       0.89 r
  U2161/Z (CLKAND2HDV2)          0.00      0.04       0.93 r
  o_product[7] (out)                       0.00       0.93 r
  data arrival time                                   0.93

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.28


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[6]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)      0.01      0.16       0.16 r
  U3017/ZN (INHDV12)             0.01      0.03       0.20 f
  U3400/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U2526/ZN (INHDV4)              0.01      0.03       0.26 f
  U2644/ZN (INOR2HDV12)          0.01      0.06       0.31 r
  U2741/ZN (CLKNAND2HDV4)        0.00      0.03       0.34 f
  U1990/ZN (CLKNAND2HDV4)        0.00      0.02       0.37 r
  U2739/ZN (AOI21HDV4)           0.00      0.02       0.38 f
  U2576/ZN (CLKNAND2HDV4)        0.00      0.03       0.42 r
  U1495/ZN (CLKNHDV1)            0.00      0.03       0.44 f
  U1819/ZN (NAND2HDV1)           0.00      0.02       0.47 r
  U3495/ZN (NAND3HDV2)           0.00      0.04       0.51 f
  U3493/ZN (NAND3HDV4)           0.00      0.03       0.54 r
  U1607/ZN (INHDV1)              0.00      0.02       0.57 f
  U2003/ZN (CLKNAND2HDV4)        0.00      0.02       0.59 r
  U2750/ZN (CLKNAND2HDV4)        0.00      0.03       0.61 f
  U2748/ZN (NOR2HDV4)            0.00      0.04       0.66 r
  U1598/ZN (XNOR2HDV2)           0.00      0.10       0.76 f
  U1584/ZN (NOR2HDV2)            0.00      0.03       0.79 r
  U1582/Z (OR2HDV1)              0.00      0.04       0.83 r
  U2178/Z (CLKAND2HDV2)          0.00      0.04       0.87 r
  U2168/Z (CLKAND2HDV2)          0.00      0.04       0.91 r
  o_product[6] (out)                       0.00       0.91 r
  data arrival time                                   0.91

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[5]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)      0.01      0.16       0.16 r
  U3017/ZN (INHDV12)             0.01      0.03       0.20 f
  U3400/ZN (NAND2HDV8)           0.01      0.03       0.23 r
  U2526/ZN (INHDV4)              0.01      0.03       0.26 f
  U2644/ZN (INOR2HDV12)          0.01      0.06       0.31 r
  U2741/ZN (CLKNAND2HDV4)        0.00      0.03       0.34 f
  U1990/ZN (CLKNAND2HDV4)        0.00      0.02       0.37 r
  U2739/ZN (AOI21HDV4)           0.00      0.02       0.38 f
  U2576/ZN (CLKNAND2HDV4)        0.00      0.03       0.42 r
  U1495/ZN (CLKNHDV1)            0.00      0.03       0.44 f
  U1819/ZN (NAND2HDV1)           0.00      0.02       0.47 r
  U3495/ZN (NAND3HDV2)           0.00      0.04       0.51 f
  U3493/ZN (NAND3HDV4)           0.00      0.03       0.54 r
  U1607/ZN (INHDV1)              0.00      0.02       0.57 f
  U2003/ZN (CLKNAND2HDV4)        0.00      0.02       0.59 r
  U2750/ZN (CLKNAND2HDV4)        0.00      0.03       0.61 f
  U2749/ZN (NAND2HDV2)           0.00      0.03       0.64 r
  U2193/ZN (INHDV1)              0.00      0.02       0.66 f
  U1796/ZN (NOR2HDV1)            0.00      0.04       0.71 r
  U3857/Z (XOR2HDV2)             0.00      0.08       0.78 f
  U2179/Z (CLKAND2HDV2)          0.00      0.04       0.82 f
  o_product[5] (out)                       0.00       0.82 f
  data arrival time                                   0.82

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


  Startpoint: multb_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[4]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multb_reg_2_/CK (DRNQHDV4)               0.00       0.00 r
  multb_reg_2_/Q (DRNQHDV4)      0.00      0.14       0.14 r
  U3300/Z (XOR2HDV4)             0.01      0.12       0.26 f
  U3001/ZN (CLKNHDV10)           0.01      0.03       0.29 r
  U2293/ZN (NOR2HDV20)           0.02      0.03       0.32 f
  U1408/ZN (CLKNAND2HDV1)        0.00      0.03       0.35 r
  U3076/ZN (OAI211HDV2)          0.00      0.05       0.40 f
  U1604/ZN (NOR2HDV2)            0.00      0.05       0.45 r
  U1603/ZN (INHDV1)              0.00      0.02       0.48 f
  U3705/ZN (CLKNAND2HDV1)        0.00      0.03       0.51 r
  U2253/Z (XOR2HDV2)             0.00      0.08       0.59 f
  U3710/ZN (NOR2HDV2)            0.00      0.05       0.64 r
  U2236/ZN (INAND2HDV1)          0.00      0.05       0.69 r
  U2220/ZN (AOI21HDV1)           0.00      0.03       0.72 f
  U2212/Z (CLKAND2HDV2)          0.00      0.04       0.76 f
  o_product[4] (out)                       0.00       0.76 f
  data arrival time                                   0.76

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: multb_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[3]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multb_reg_2_/CK (DRNQHDV4)               0.00       0.00 r
  multb_reg_2_/Q (DRNQHDV4)      0.00      0.14       0.14 r
  U3300/Z (XOR2HDV4)             0.01      0.12       0.26 f
  U3001/ZN (CLKNHDV10)           0.01      0.03       0.29 r
  U2293/ZN (NOR2HDV20)           0.02      0.03       0.32 f
  U3706/ZN (NAND2HDV2)           0.00      0.03       0.34 r
  U3707/ZN (OAI211HDV2)          0.00      0.05       0.40 f
  U2281/Z (CLKAND2HDV2)          0.00      0.07       0.47 f
  U3711/ZN (NOR2HDV2)            0.00      0.05       0.51 r
  U3716/ZN (NAND2HDV2)           0.00      0.05       0.57 f
  U1906/ZN (OAI21HDV1)           0.00      0.03       0.60 r
  U3856/ZN (INOR2HDV1)           0.00      0.02       0.62 f
  o_product[3] (out)                       0.00       0.62 f
  data arrival time                                   0.62

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[2]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)      0.01      0.16       0.16 r
  U3017/ZN (INHDV12)             0.01      0.03       0.20 f
  U2745/ZN (NAND2HDV8)           0.00      0.02       0.22 r
  U2592/ZN (NAND2HDV4)           0.00      0.03       0.25 f
  U3015/ZN (INHDV6)              0.01      0.04       0.29 r
  U2598/ZN (INHDV4)              0.01      0.03       0.33 f
  U2766/ZN (OAI22HDV0)           0.00      0.04       0.37 r
  U3713/ZN (AOI21HDV2)           0.00      0.03       0.40 f
  U3715/ZN (NOR2HDV2)            0.00      0.06       0.46 r
  U2259/ZN (AOI21HDV1)           0.00      0.03       0.49 f
  U2254/Z (CLKAND2HDV2)          0.00      0.04       0.53 f
  o_product[2] (out)                       0.00       0.53 f
  data arrival time                                   0.53

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[1]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)      0.01      0.16       0.16 r
  U3017/ZN (INHDV12)             0.01      0.03       0.20 f
  U2745/ZN (NAND2HDV8)           0.00      0.02       0.22 r
  U2592/ZN (NAND2HDV4)           0.00      0.03       0.25 f
  U3015/ZN (INHDV6)              0.01      0.04       0.29 r
  U2598/ZN (INHDV4)              0.01      0.03       0.33 f
  U3855/ZN (OAI211HDV2)          0.00      0.05       0.37 r
  U2279/Z (CLKAND2HDV2)          0.00      0.05       0.42 r
  o_product[1] (out)                       0.00       0.42 r
  data arrival time                                   0.42

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[0]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)               0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)      0.01      0.16       0.16 r
  U3017/ZN (INHDV12)             0.01      0.03       0.20 f
  U3694/ZN (INHDV2)              0.01      0.06       0.26 r
  U1795/Z (AND2HDV1)             0.00      0.07       0.33 r
  U2299/Z (CLKAND2HDV2)          0.00      0.04       0.37 r
  o_product[0] (out)                       0.00       0.37 r
  data arrival time                                   0.37

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multa_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multa_reg_14_/D (DRNHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_14_/CK (DRNHDV4)               0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multa_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multa_reg_4_/D (DRNHDV4)                 0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_4_/CK (DRNHDV4)                0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multb_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[12] (in)               0.00      0.00       0.01 r
  multb_reg_12_/D (DRNHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_12_/CK (DRNHDV4)               0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multa_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[13] (in)               0.00      0.00       0.01 r
  multa_reg_13_/D (DRNHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_13_/CK (DRNHDV4)               0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multa_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multa_reg_9_/D (DRNHDV4)                 0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_9_/CK (DRNHDV4)                0.00       0.67 r
  library setup time                      -0.06       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multa_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  i_multa[8] (in)                0.00      0.00       0.01 f
  U1816/ZN (CLKNHDV1)            0.00      0.01       0.02 r
  multa_reg_8_/D (DSNHDV4)                 0.00       0.02 r
  data arrival time                                   0.02

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_8_/CK (DSNHDV4)                0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multb_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  i_multa[6] (in)                0.00      0.00       0.01 f
  U2134/ZN (CLKNHDV1)            0.00      0.01       0.02 r
  multb_reg_6_/D (DSNHDV4)                 0.00       0.02 r
  data arrival time                                   0.02

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_6_/CK (DSNHDV4)                0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multb_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multb_reg_10_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_10_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multb_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multb_reg_3_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_3_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multb_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multb_reg_5_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_5_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multa_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multa_reg_11_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multa_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[12] (in)               0.00      0.00       0.01 r
  multa_reg_12_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multa_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multa_reg_10_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_10_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multa_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[6] (in)                0.00      0.00       0.01 r
  multa_reg_6_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_6_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multb_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multb_reg_7_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_7_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multb_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multb_reg_15_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_15_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multb_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multb_reg_9_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_9_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multa_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multa_reg_5_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multb_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multb_reg_11_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_11_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multb_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[13] (in)               0.00      0.00       0.01 r
  multb_reg_13_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_13_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multb_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[8] (in)                0.00      0.00       0.01 r
  multb_reg_8_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_8_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multb_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multb_reg_0_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_0_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multa_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multa_reg_1_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_1_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multa_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multa_reg_3_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_3_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multa_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[2] (in)                0.00      0.00       0.01 r
  multa_reg_2_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multa_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multa_reg_0_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_0_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multb_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multb_reg_1_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_1_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multb_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[2] (in)                0.00      0.00       0.01 r
  multb_reg_2_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_2_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multa_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multa_reg_15_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_15_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multb_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multb_reg_4_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_4_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multa_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multa_reg_7_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_7_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multb_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multb_reg_14_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_14_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


1
