set_property SRC_FILE_INFO {cfile:/home/gsaied/Desktop/verilog_rtl/bram_array/ram_3d.xdc rfile:../ram_3d.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_load 5.5 [get_ports douta[*]]
