	bsp_top u0 (
		.a10_pcie_refclk_clk            (_connected_to_a10_pcie_refclk_clk_),            //   input,   width = 1,  a10_pcie_refclk.clk
		.pcie_rstn_npor                 (_connected_to_pcie_rstn_npor_),                 //   input,   width = 1,        pcie_rstn.npor
		.pcie_rstn_pin_perst            (_connected_to_pcie_rstn_pin_perst_),            //   input,   width = 1,                 .pin_perst
		.hip_ctrl_test_in               (_connected_to_hip_ctrl_test_in_),               //   input,  width = 32,         hip_ctrl.test_in
		.hip_ctrl_simu_mode_pipe        (_connected_to_hip_ctrl_simu_mode_pipe_),        //   input,   width = 1,                 .simu_mode_pipe
		.pipe_sim_only_sim_pipe_pclk_in (_connected_to_pipe_sim_only_sim_pipe_pclk_in_), //   input,   width = 1,    pipe_sim_only.sim_pipe_pclk_in
		.pipe_sim_only_sim_pipe_rate    (_connected_to_pipe_sim_only_sim_pipe_rate_),    //  output,   width = 2,                 .sim_pipe_rate
		.pipe_sim_only_sim_ltssmstate   (_connected_to_pipe_sim_only_sim_ltssmstate_),   //  output,   width = 5,                 .sim_ltssmstate
		.pipe_sim_only_eidleinfersel0   (_connected_to_pipe_sim_only_eidleinfersel0_),   //  output,   width = 3,                 .eidleinfersel0
		.pipe_sim_only_eidleinfersel1   (_connected_to_pipe_sim_only_eidleinfersel1_),   //  output,   width = 3,                 .eidleinfersel1
		.pipe_sim_only_eidleinfersel2   (_connected_to_pipe_sim_only_eidleinfersel2_),   //  output,   width = 3,                 .eidleinfersel2
		.pipe_sim_only_eidleinfersel3   (_connected_to_pipe_sim_only_eidleinfersel3_),   //  output,   width = 3,                 .eidleinfersel3
		.pipe_sim_only_eidleinfersel4   (_connected_to_pipe_sim_only_eidleinfersel4_),   //  output,   width = 3,                 .eidleinfersel4
		.pipe_sim_only_eidleinfersel5   (_connected_to_pipe_sim_only_eidleinfersel5_),   //  output,   width = 3,                 .eidleinfersel5
		.pipe_sim_only_eidleinfersel6   (_connected_to_pipe_sim_only_eidleinfersel6_),   //  output,   width = 3,                 .eidleinfersel6
		.pipe_sim_only_eidleinfersel7   (_connected_to_pipe_sim_only_eidleinfersel7_),   //  output,   width = 3,                 .eidleinfersel7
		.pipe_sim_only_powerdown0       (_connected_to_pipe_sim_only_powerdown0_),       //  output,   width = 2,                 .powerdown0
		.pipe_sim_only_powerdown1       (_connected_to_pipe_sim_only_powerdown1_),       //  output,   width = 2,                 .powerdown1
		.pipe_sim_only_powerdown2       (_connected_to_pipe_sim_only_powerdown2_),       //  output,   width = 2,                 .powerdown2
		.pipe_sim_only_powerdown3       (_connected_to_pipe_sim_only_powerdown3_),       //  output,   width = 2,                 .powerdown3
		.pipe_sim_only_powerdown4       (_connected_to_pipe_sim_only_powerdown4_),       //  output,   width = 2,                 .powerdown4
		.pipe_sim_only_powerdown5       (_connected_to_pipe_sim_only_powerdown5_),       //  output,   width = 2,                 .powerdown5
		.pipe_sim_only_powerdown6       (_connected_to_pipe_sim_only_powerdown6_),       //  output,   width = 2,                 .powerdown6
		.pipe_sim_only_powerdown7       (_connected_to_pipe_sim_only_powerdown7_),       //  output,   width = 2,                 .powerdown7
		.pipe_sim_only_rxpolarity0      (_connected_to_pipe_sim_only_rxpolarity0_),      //  output,   width = 1,                 .rxpolarity0
		.pipe_sim_only_rxpolarity1      (_connected_to_pipe_sim_only_rxpolarity1_),      //  output,   width = 1,                 .rxpolarity1
		.pipe_sim_only_rxpolarity2      (_connected_to_pipe_sim_only_rxpolarity2_),      //  output,   width = 1,                 .rxpolarity2
		.pipe_sim_only_rxpolarity3      (_connected_to_pipe_sim_only_rxpolarity3_),      //  output,   width = 1,                 .rxpolarity3
		.pipe_sim_only_rxpolarity4      (_connected_to_pipe_sim_only_rxpolarity4_),      //  output,   width = 1,                 .rxpolarity4
		.pipe_sim_only_rxpolarity5      (_connected_to_pipe_sim_only_rxpolarity5_),      //  output,   width = 1,                 .rxpolarity5
		.pipe_sim_only_rxpolarity6      (_connected_to_pipe_sim_only_rxpolarity6_),      //  output,   width = 1,                 .rxpolarity6
		.pipe_sim_only_rxpolarity7      (_connected_to_pipe_sim_only_rxpolarity7_),      //  output,   width = 1,                 .rxpolarity7
		.pipe_sim_only_txcompl0         (_connected_to_pipe_sim_only_txcompl0_),         //  output,   width = 1,                 .txcompl0
		.pipe_sim_only_txcompl1         (_connected_to_pipe_sim_only_txcompl1_),         //  output,   width = 1,                 .txcompl1
		.pipe_sim_only_txcompl2         (_connected_to_pipe_sim_only_txcompl2_),         //  output,   width = 1,                 .txcompl2
		.pipe_sim_only_txcompl3         (_connected_to_pipe_sim_only_txcompl3_),         //  output,   width = 1,                 .txcompl3
		.pipe_sim_only_txcompl4         (_connected_to_pipe_sim_only_txcompl4_),         //  output,   width = 1,                 .txcompl4
		.pipe_sim_only_txcompl5         (_connected_to_pipe_sim_only_txcompl5_),         //  output,   width = 1,                 .txcompl5
		.pipe_sim_only_txcompl6         (_connected_to_pipe_sim_only_txcompl6_),         //  output,   width = 1,                 .txcompl6
		.pipe_sim_only_txcompl7         (_connected_to_pipe_sim_only_txcompl7_),         //  output,   width = 1,                 .txcompl7
		.pipe_sim_only_txdata0          (_connected_to_pipe_sim_only_txdata0_),          //  output,  width = 32,                 .txdata0
		.pipe_sim_only_txdata1          (_connected_to_pipe_sim_only_txdata1_),          //  output,  width = 32,                 .txdata1
		.pipe_sim_only_txdata2          (_connected_to_pipe_sim_only_txdata2_),          //  output,  width = 32,                 .txdata2
		.pipe_sim_only_txdata3          (_connected_to_pipe_sim_only_txdata3_),          //  output,  width = 32,                 .txdata3
		.pipe_sim_only_txdata4          (_connected_to_pipe_sim_only_txdata4_),          //  output,  width = 32,                 .txdata4
		.pipe_sim_only_txdata5          (_connected_to_pipe_sim_only_txdata5_),          //  output,  width = 32,                 .txdata5
		.pipe_sim_only_txdata6          (_connected_to_pipe_sim_only_txdata6_),          //  output,  width = 32,                 .txdata6
		.pipe_sim_only_txdata7          (_connected_to_pipe_sim_only_txdata7_),          //  output,  width = 32,                 .txdata7
		.pipe_sim_only_txdatak0         (_connected_to_pipe_sim_only_txdatak0_),         //  output,   width = 4,                 .txdatak0
		.pipe_sim_only_txdatak1         (_connected_to_pipe_sim_only_txdatak1_),         //  output,   width = 4,                 .txdatak1
		.pipe_sim_only_txdatak2         (_connected_to_pipe_sim_only_txdatak2_),         //  output,   width = 4,                 .txdatak2
		.pipe_sim_only_txdatak3         (_connected_to_pipe_sim_only_txdatak3_),         //  output,   width = 4,                 .txdatak3
		.pipe_sim_only_txdatak4         (_connected_to_pipe_sim_only_txdatak4_),         //  output,   width = 4,                 .txdatak4
		.pipe_sim_only_txdatak5         (_connected_to_pipe_sim_only_txdatak5_),         //  output,   width = 4,                 .txdatak5
		.pipe_sim_only_txdatak6         (_connected_to_pipe_sim_only_txdatak6_),         //  output,   width = 4,                 .txdatak6
		.pipe_sim_only_txdatak7         (_connected_to_pipe_sim_only_txdatak7_),         //  output,   width = 4,                 .txdatak7
		.pipe_sim_only_txdetectrx0      (_connected_to_pipe_sim_only_txdetectrx0_),      //  output,   width = 1,                 .txdetectrx0
		.pipe_sim_only_txdetectrx1      (_connected_to_pipe_sim_only_txdetectrx1_),      //  output,   width = 1,                 .txdetectrx1
		.pipe_sim_only_txdetectrx2      (_connected_to_pipe_sim_only_txdetectrx2_),      //  output,   width = 1,                 .txdetectrx2
		.pipe_sim_only_txdetectrx3      (_connected_to_pipe_sim_only_txdetectrx3_),      //  output,   width = 1,                 .txdetectrx3
		.pipe_sim_only_txdetectrx4      (_connected_to_pipe_sim_only_txdetectrx4_),      //  output,   width = 1,                 .txdetectrx4
		.pipe_sim_only_txdetectrx5      (_connected_to_pipe_sim_only_txdetectrx5_),      //  output,   width = 1,                 .txdetectrx5
		.pipe_sim_only_txdetectrx6      (_connected_to_pipe_sim_only_txdetectrx6_),      //  output,   width = 1,                 .txdetectrx6
		.pipe_sim_only_txdetectrx7      (_connected_to_pipe_sim_only_txdetectrx7_),      //  output,   width = 1,                 .txdetectrx7
		.pipe_sim_only_txelecidle0      (_connected_to_pipe_sim_only_txelecidle0_),      //  output,   width = 1,                 .txelecidle0
		.pipe_sim_only_txelecidle1      (_connected_to_pipe_sim_only_txelecidle1_),      //  output,   width = 1,                 .txelecidle1
		.pipe_sim_only_txelecidle2      (_connected_to_pipe_sim_only_txelecidle2_),      //  output,   width = 1,                 .txelecidle2
		.pipe_sim_only_txelecidle3      (_connected_to_pipe_sim_only_txelecidle3_),      //  output,   width = 1,                 .txelecidle3
		.pipe_sim_only_txelecidle4      (_connected_to_pipe_sim_only_txelecidle4_),      //  output,   width = 1,                 .txelecidle4
		.pipe_sim_only_txelecidle5      (_connected_to_pipe_sim_only_txelecidle5_),      //  output,   width = 1,                 .txelecidle5
		.pipe_sim_only_txelecidle6      (_connected_to_pipe_sim_only_txelecidle6_),      //  output,   width = 1,                 .txelecidle6
		.pipe_sim_only_txelecidle7      (_connected_to_pipe_sim_only_txelecidle7_),      //  output,   width = 1,                 .txelecidle7
		.pipe_sim_only_txdeemph0        (_connected_to_pipe_sim_only_txdeemph0_),        //  output,   width = 1,                 .txdeemph0
		.pipe_sim_only_txdeemph1        (_connected_to_pipe_sim_only_txdeemph1_),        //  output,   width = 1,                 .txdeemph1
		.pipe_sim_only_txdeemph2        (_connected_to_pipe_sim_only_txdeemph2_),        //  output,   width = 1,                 .txdeemph2
		.pipe_sim_only_txdeemph3        (_connected_to_pipe_sim_only_txdeemph3_),        //  output,   width = 1,                 .txdeemph3
		.pipe_sim_only_txdeemph4        (_connected_to_pipe_sim_only_txdeemph4_),        //  output,   width = 1,                 .txdeemph4
		.pipe_sim_only_txdeemph5        (_connected_to_pipe_sim_only_txdeemph5_),        //  output,   width = 1,                 .txdeemph5
		.pipe_sim_only_txdeemph6        (_connected_to_pipe_sim_only_txdeemph6_),        //  output,   width = 1,                 .txdeemph6
		.pipe_sim_only_txdeemph7        (_connected_to_pipe_sim_only_txdeemph7_),        //  output,   width = 1,                 .txdeemph7
		.pipe_sim_only_txmargin0        (_connected_to_pipe_sim_only_txmargin0_),        //  output,   width = 3,                 .txmargin0
		.pipe_sim_only_txmargin1        (_connected_to_pipe_sim_only_txmargin1_),        //  output,   width = 3,                 .txmargin1
		.pipe_sim_only_txmargin2        (_connected_to_pipe_sim_only_txmargin2_),        //  output,   width = 3,                 .txmargin2
		.pipe_sim_only_txmargin3        (_connected_to_pipe_sim_only_txmargin3_),        //  output,   width = 3,                 .txmargin3
		.pipe_sim_only_txmargin4        (_connected_to_pipe_sim_only_txmargin4_),        //  output,   width = 3,                 .txmargin4
		.pipe_sim_only_txmargin5        (_connected_to_pipe_sim_only_txmargin5_),        //  output,   width = 3,                 .txmargin5
		.pipe_sim_only_txmargin6        (_connected_to_pipe_sim_only_txmargin6_),        //  output,   width = 3,                 .txmargin6
		.pipe_sim_only_txmargin7        (_connected_to_pipe_sim_only_txmargin7_),        //  output,   width = 3,                 .txmargin7
		.pipe_sim_only_txswing0         (_connected_to_pipe_sim_only_txswing0_),         //  output,   width = 1,                 .txswing0
		.pipe_sim_only_txswing1         (_connected_to_pipe_sim_only_txswing1_),         //  output,   width = 1,                 .txswing1
		.pipe_sim_only_txswing2         (_connected_to_pipe_sim_only_txswing2_),         //  output,   width = 1,                 .txswing2
		.pipe_sim_only_txswing3         (_connected_to_pipe_sim_only_txswing3_),         //  output,   width = 1,                 .txswing3
		.pipe_sim_only_txswing4         (_connected_to_pipe_sim_only_txswing4_),         //  output,   width = 1,                 .txswing4
		.pipe_sim_only_txswing5         (_connected_to_pipe_sim_only_txswing5_),         //  output,   width = 1,                 .txswing5
		.pipe_sim_only_txswing6         (_connected_to_pipe_sim_only_txswing6_),         //  output,   width = 1,                 .txswing6
		.pipe_sim_only_txswing7         (_connected_to_pipe_sim_only_txswing7_),         //  output,   width = 1,                 .txswing7
		.pipe_sim_only_phystatus0       (_connected_to_pipe_sim_only_phystatus0_),       //   input,   width = 1,                 .phystatus0
		.pipe_sim_only_phystatus1       (_connected_to_pipe_sim_only_phystatus1_),       //   input,   width = 1,                 .phystatus1
		.pipe_sim_only_phystatus2       (_connected_to_pipe_sim_only_phystatus2_),       //   input,   width = 1,                 .phystatus2
		.pipe_sim_only_phystatus3       (_connected_to_pipe_sim_only_phystatus3_),       //   input,   width = 1,                 .phystatus3
		.pipe_sim_only_phystatus4       (_connected_to_pipe_sim_only_phystatus4_),       //   input,   width = 1,                 .phystatus4
		.pipe_sim_only_phystatus5       (_connected_to_pipe_sim_only_phystatus5_),       //   input,   width = 1,                 .phystatus5
		.pipe_sim_only_phystatus6       (_connected_to_pipe_sim_only_phystatus6_),       //   input,   width = 1,                 .phystatus6
		.pipe_sim_only_phystatus7       (_connected_to_pipe_sim_only_phystatus7_),       //   input,   width = 1,                 .phystatus7
		.pipe_sim_only_rxdata0          (_connected_to_pipe_sim_only_rxdata0_),          //   input,  width = 32,                 .rxdata0
		.pipe_sim_only_rxdata1          (_connected_to_pipe_sim_only_rxdata1_),          //   input,  width = 32,                 .rxdata1
		.pipe_sim_only_rxdata2          (_connected_to_pipe_sim_only_rxdata2_),          //   input,  width = 32,                 .rxdata2
		.pipe_sim_only_rxdata3          (_connected_to_pipe_sim_only_rxdata3_),          //   input,  width = 32,                 .rxdata3
		.pipe_sim_only_rxdata4          (_connected_to_pipe_sim_only_rxdata4_),          //   input,  width = 32,                 .rxdata4
		.pipe_sim_only_rxdata5          (_connected_to_pipe_sim_only_rxdata5_),          //   input,  width = 32,                 .rxdata5
		.pipe_sim_only_rxdata6          (_connected_to_pipe_sim_only_rxdata6_),          //   input,  width = 32,                 .rxdata6
		.pipe_sim_only_rxdata7          (_connected_to_pipe_sim_only_rxdata7_),          //   input,  width = 32,                 .rxdata7
		.pipe_sim_only_rxdatak0         (_connected_to_pipe_sim_only_rxdatak0_),         //   input,   width = 4,                 .rxdatak0
		.pipe_sim_only_rxdatak1         (_connected_to_pipe_sim_only_rxdatak1_),         //   input,   width = 4,                 .rxdatak1
		.pipe_sim_only_rxdatak2         (_connected_to_pipe_sim_only_rxdatak2_),         //   input,   width = 4,                 .rxdatak2
		.pipe_sim_only_rxdatak3         (_connected_to_pipe_sim_only_rxdatak3_),         //   input,   width = 4,                 .rxdatak3
		.pipe_sim_only_rxdatak4         (_connected_to_pipe_sim_only_rxdatak4_),         //   input,   width = 4,                 .rxdatak4
		.pipe_sim_only_rxdatak5         (_connected_to_pipe_sim_only_rxdatak5_),         //   input,   width = 4,                 .rxdatak5
		.pipe_sim_only_rxdatak6         (_connected_to_pipe_sim_only_rxdatak6_),         //   input,   width = 4,                 .rxdatak6
		.pipe_sim_only_rxdatak7         (_connected_to_pipe_sim_only_rxdatak7_),         //   input,   width = 4,                 .rxdatak7
		.pipe_sim_only_rxelecidle0      (_connected_to_pipe_sim_only_rxelecidle0_),      //   input,   width = 1,                 .rxelecidle0
		.pipe_sim_only_rxelecidle1      (_connected_to_pipe_sim_only_rxelecidle1_),      //   input,   width = 1,                 .rxelecidle1
		.pipe_sim_only_rxelecidle2      (_connected_to_pipe_sim_only_rxelecidle2_),      //   input,   width = 1,                 .rxelecidle2
		.pipe_sim_only_rxelecidle3      (_connected_to_pipe_sim_only_rxelecidle3_),      //   input,   width = 1,                 .rxelecidle3
		.pipe_sim_only_rxelecidle4      (_connected_to_pipe_sim_only_rxelecidle4_),      //   input,   width = 1,                 .rxelecidle4
		.pipe_sim_only_rxelecidle5      (_connected_to_pipe_sim_only_rxelecidle5_),      //   input,   width = 1,                 .rxelecidle5
		.pipe_sim_only_rxelecidle6      (_connected_to_pipe_sim_only_rxelecidle6_),      //   input,   width = 1,                 .rxelecidle6
		.pipe_sim_only_rxelecidle7      (_connected_to_pipe_sim_only_rxelecidle7_),      //   input,   width = 1,                 .rxelecidle7
		.pipe_sim_only_rxstatus0        (_connected_to_pipe_sim_only_rxstatus0_),        //   input,   width = 3,                 .rxstatus0
		.pipe_sim_only_rxstatus1        (_connected_to_pipe_sim_only_rxstatus1_),        //   input,   width = 3,                 .rxstatus1
		.pipe_sim_only_rxstatus2        (_connected_to_pipe_sim_only_rxstatus2_),        //   input,   width = 3,                 .rxstatus2
		.pipe_sim_only_rxstatus3        (_connected_to_pipe_sim_only_rxstatus3_),        //   input,   width = 3,                 .rxstatus3
		.pipe_sim_only_rxstatus4        (_connected_to_pipe_sim_only_rxstatus4_),        //   input,   width = 3,                 .rxstatus4
		.pipe_sim_only_rxstatus5        (_connected_to_pipe_sim_only_rxstatus5_),        //   input,   width = 3,                 .rxstatus5
		.pipe_sim_only_rxstatus6        (_connected_to_pipe_sim_only_rxstatus6_),        //   input,   width = 3,                 .rxstatus6
		.pipe_sim_only_rxstatus7        (_connected_to_pipe_sim_only_rxstatus7_),        //   input,   width = 3,                 .rxstatus7
		.pipe_sim_only_rxvalid0         (_connected_to_pipe_sim_only_rxvalid0_),         //   input,   width = 1,                 .rxvalid0
		.pipe_sim_only_rxvalid1         (_connected_to_pipe_sim_only_rxvalid1_),         //   input,   width = 1,                 .rxvalid1
		.pipe_sim_only_rxvalid2         (_connected_to_pipe_sim_only_rxvalid2_),         //   input,   width = 1,                 .rxvalid2
		.pipe_sim_only_rxvalid3         (_connected_to_pipe_sim_only_rxvalid3_),         //   input,   width = 1,                 .rxvalid3
		.pipe_sim_only_rxvalid4         (_connected_to_pipe_sim_only_rxvalid4_),         //   input,   width = 1,                 .rxvalid4
		.pipe_sim_only_rxvalid5         (_connected_to_pipe_sim_only_rxvalid5_),         //   input,   width = 1,                 .rxvalid5
		.pipe_sim_only_rxvalid6         (_connected_to_pipe_sim_only_rxvalid6_),         //   input,   width = 1,                 .rxvalid6
		.pipe_sim_only_rxvalid7         (_connected_to_pipe_sim_only_rxvalid7_),         //   input,   width = 1,                 .rxvalid7
		.pipe_sim_only_rxdataskip0      (_connected_to_pipe_sim_only_rxdataskip0_),      //   input,   width = 1,                 .rxdataskip0
		.pipe_sim_only_rxdataskip1      (_connected_to_pipe_sim_only_rxdataskip1_),      //   input,   width = 1,                 .rxdataskip1
		.pipe_sim_only_rxdataskip2      (_connected_to_pipe_sim_only_rxdataskip2_),      //   input,   width = 1,                 .rxdataskip2
		.pipe_sim_only_rxdataskip3      (_connected_to_pipe_sim_only_rxdataskip3_),      //   input,   width = 1,                 .rxdataskip3
		.pipe_sim_only_rxdataskip4      (_connected_to_pipe_sim_only_rxdataskip4_),      //   input,   width = 1,                 .rxdataskip4
		.pipe_sim_only_rxdataskip5      (_connected_to_pipe_sim_only_rxdataskip5_),      //   input,   width = 1,                 .rxdataskip5
		.pipe_sim_only_rxdataskip6      (_connected_to_pipe_sim_only_rxdataskip6_),      //   input,   width = 1,                 .rxdataskip6
		.pipe_sim_only_rxdataskip7      (_connected_to_pipe_sim_only_rxdataskip7_),      //   input,   width = 1,                 .rxdataskip7
		.pipe_sim_only_rxblkst0         (_connected_to_pipe_sim_only_rxblkst0_),         //   input,   width = 1,                 .rxblkst0
		.pipe_sim_only_rxblkst1         (_connected_to_pipe_sim_only_rxblkst1_),         //   input,   width = 1,                 .rxblkst1
		.pipe_sim_only_rxblkst2         (_connected_to_pipe_sim_only_rxblkst2_),         //   input,   width = 1,                 .rxblkst2
		.pipe_sim_only_rxblkst3         (_connected_to_pipe_sim_only_rxblkst3_),         //   input,   width = 1,                 .rxblkst3
		.pipe_sim_only_rxblkst4         (_connected_to_pipe_sim_only_rxblkst4_),         //   input,   width = 1,                 .rxblkst4
		.pipe_sim_only_rxblkst5         (_connected_to_pipe_sim_only_rxblkst5_),         //   input,   width = 1,                 .rxblkst5
		.pipe_sim_only_rxblkst6         (_connected_to_pipe_sim_only_rxblkst6_),         //   input,   width = 1,                 .rxblkst6
		.pipe_sim_only_rxblkst7         (_connected_to_pipe_sim_only_rxblkst7_),         //   input,   width = 1,                 .rxblkst7
		.pipe_sim_only_rxsynchd0        (_connected_to_pipe_sim_only_rxsynchd0_),        //   input,   width = 2,                 .rxsynchd0
		.pipe_sim_only_rxsynchd1        (_connected_to_pipe_sim_only_rxsynchd1_),        //   input,   width = 2,                 .rxsynchd1
		.pipe_sim_only_rxsynchd2        (_connected_to_pipe_sim_only_rxsynchd2_),        //   input,   width = 2,                 .rxsynchd2
		.pipe_sim_only_rxsynchd3        (_connected_to_pipe_sim_only_rxsynchd3_),        //   input,   width = 2,                 .rxsynchd3
		.pipe_sim_only_rxsynchd4        (_connected_to_pipe_sim_only_rxsynchd4_),        //   input,   width = 2,                 .rxsynchd4
		.pipe_sim_only_rxsynchd5        (_connected_to_pipe_sim_only_rxsynchd5_),        //   input,   width = 2,                 .rxsynchd5
		.pipe_sim_only_rxsynchd6        (_connected_to_pipe_sim_only_rxsynchd6_),        //   input,   width = 2,                 .rxsynchd6
		.pipe_sim_only_rxsynchd7        (_connected_to_pipe_sim_only_rxsynchd7_),        //   input,   width = 2,                 .rxsynchd7
		.pipe_sim_only_currentcoeff0    (_connected_to_pipe_sim_only_currentcoeff0_),    //  output,  width = 18,                 .currentcoeff0
		.pipe_sim_only_currentcoeff1    (_connected_to_pipe_sim_only_currentcoeff1_),    //  output,  width = 18,                 .currentcoeff1
		.pipe_sim_only_currentcoeff2    (_connected_to_pipe_sim_only_currentcoeff2_),    //  output,  width = 18,                 .currentcoeff2
		.pipe_sim_only_currentcoeff3    (_connected_to_pipe_sim_only_currentcoeff3_),    //  output,  width = 18,                 .currentcoeff3
		.pipe_sim_only_currentcoeff4    (_connected_to_pipe_sim_only_currentcoeff4_),    //  output,  width = 18,                 .currentcoeff4
		.pipe_sim_only_currentcoeff5    (_connected_to_pipe_sim_only_currentcoeff5_),    //  output,  width = 18,                 .currentcoeff5
		.pipe_sim_only_currentcoeff6    (_connected_to_pipe_sim_only_currentcoeff6_),    //  output,  width = 18,                 .currentcoeff6
		.pipe_sim_only_currentcoeff7    (_connected_to_pipe_sim_only_currentcoeff7_),    //  output,  width = 18,                 .currentcoeff7
		.pipe_sim_only_currentrxpreset0 (_connected_to_pipe_sim_only_currentrxpreset0_), //  output,   width = 3,                 .currentrxpreset0
		.pipe_sim_only_currentrxpreset1 (_connected_to_pipe_sim_only_currentrxpreset1_), //  output,   width = 3,                 .currentrxpreset1
		.pipe_sim_only_currentrxpreset2 (_connected_to_pipe_sim_only_currentrxpreset2_), //  output,   width = 3,                 .currentrxpreset2
		.pipe_sim_only_currentrxpreset3 (_connected_to_pipe_sim_only_currentrxpreset3_), //  output,   width = 3,                 .currentrxpreset3
		.pipe_sim_only_currentrxpreset4 (_connected_to_pipe_sim_only_currentrxpreset4_), //  output,   width = 3,                 .currentrxpreset4
		.pipe_sim_only_currentrxpreset5 (_connected_to_pipe_sim_only_currentrxpreset5_), //  output,   width = 3,                 .currentrxpreset5
		.pipe_sim_only_currentrxpreset6 (_connected_to_pipe_sim_only_currentrxpreset6_), //  output,   width = 3,                 .currentrxpreset6
		.pipe_sim_only_currentrxpreset7 (_connected_to_pipe_sim_only_currentrxpreset7_), //  output,   width = 3,                 .currentrxpreset7
		.pipe_sim_only_txsynchd0        (_connected_to_pipe_sim_only_txsynchd0_),        //  output,   width = 2,                 .txsynchd0
		.pipe_sim_only_txsynchd1        (_connected_to_pipe_sim_only_txsynchd1_),        //  output,   width = 2,                 .txsynchd1
		.pipe_sim_only_txsynchd2        (_connected_to_pipe_sim_only_txsynchd2_),        //  output,   width = 2,                 .txsynchd2
		.pipe_sim_only_txsynchd3        (_connected_to_pipe_sim_only_txsynchd3_),        //  output,   width = 2,                 .txsynchd3
		.pipe_sim_only_txsynchd4        (_connected_to_pipe_sim_only_txsynchd4_),        //  output,   width = 2,                 .txsynchd4
		.pipe_sim_only_txsynchd5        (_connected_to_pipe_sim_only_txsynchd5_),        //  output,   width = 2,                 .txsynchd5
		.pipe_sim_only_txsynchd6        (_connected_to_pipe_sim_only_txsynchd6_),        //  output,   width = 2,                 .txsynchd6
		.pipe_sim_only_txsynchd7        (_connected_to_pipe_sim_only_txsynchd7_),        //  output,   width = 2,                 .txsynchd7
		.pipe_sim_only_txblkst0         (_connected_to_pipe_sim_only_txblkst0_),         //  output,   width = 1,                 .txblkst0
		.pipe_sim_only_txblkst1         (_connected_to_pipe_sim_only_txblkst1_),         //  output,   width = 1,                 .txblkst1
		.pipe_sim_only_txblkst2         (_connected_to_pipe_sim_only_txblkst2_),         //  output,   width = 1,                 .txblkst2
		.pipe_sim_only_txblkst3         (_connected_to_pipe_sim_only_txblkst3_),         //  output,   width = 1,                 .txblkst3
		.pipe_sim_only_txblkst4         (_connected_to_pipe_sim_only_txblkst4_),         //  output,   width = 1,                 .txblkst4
		.pipe_sim_only_txblkst5         (_connected_to_pipe_sim_only_txblkst5_),         //  output,   width = 1,                 .txblkst5
		.pipe_sim_only_txblkst6         (_connected_to_pipe_sim_only_txblkst6_),         //  output,   width = 1,                 .txblkst6
		.pipe_sim_only_txblkst7         (_connected_to_pipe_sim_only_txblkst7_),         //  output,   width = 1,                 .txblkst7
		.pipe_sim_only_txdataskip0      (_connected_to_pipe_sim_only_txdataskip0_),      //  output,   width = 1,                 .txdataskip0
		.pipe_sim_only_txdataskip1      (_connected_to_pipe_sim_only_txdataskip1_),      //  output,   width = 1,                 .txdataskip1
		.pipe_sim_only_txdataskip2      (_connected_to_pipe_sim_only_txdataskip2_),      //  output,   width = 1,                 .txdataskip2
		.pipe_sim_only_txdataskip3      (_connected_to_pipe_sim_only_txdataskip3_),      //  output,   width = 1,                 .txdataskip3
		.pipe_sim_only_txdataskip4      (_connected_to_pipe_sim_only_txdataskip4_),      //  output,   width = 1,                 .txdataskip4
		.pipe_sim_only_txdataskip5      (_connected_to_pipe_sim_only_txdataskip5_),      //  output,   width = 1,                 .txdataskip5
		.pipe_sim_only_txdataskip6      (_connected_to_pipe_sim_only_txdataskip6_),      //  output,   width = 1,                 .txdataskip6
		.pipe_sim_only_txdataskip7      (_connected_to_pipe_sim_only_txdataskip7_),      //  output,   width = 1,                 .txdataskip7
		.pipe_sim_only_rate0            (_connected_to_pipe_sim_only_rate0_),            //  output,   width = 2,                 .rate0
		.pipe_sim_only_rate1            (_connected_to_pipe_sim_only_rate1_),            //  output,   width = 2,                 .rate1
		.pipe_sim_only_rate2            (_connected_to_pipe_sim_only_rate2_),            //  output,   width = 2,                 .rate2
		.pipe_sim_only_rate3            (_connected_to_pipe_sim_only_rate3_),            //  output,   width = 2,                 .rate3
		.pipe_sim_only_rate4            (_connected_to_pipe_sim_only_rate4_),            //  output,   width = 2,                 .rate4
		.pipe_sim_only_rate5            (_connected_to_pipe_sim_only_rate5_),            //  output,   width = 2,                 .rate5
		.pipe_sim_only_rate6            (_connected_to_pipe_sim_only_rate6_),            //  output,   width = 2,                 .rate6
		.pipe_sim_only_rate7            (_connected_to_pipe_sim_only_rate7_),            //  output,   width = 2,                 .rate7
		.xcvr_rx_in0                    (_connected_to_xcvr_rx_in0_),                    //   input,   width = 1,             xcvr.rx_in0
		.xcvr_rx_in1                    (_connected_to_xcvr_rx_in1_),                    //   input,   width = 1,                 .rx_in1
		.xcvr_rx_in2                    (_connected_to_xcvr_rx_in2_),                    //   input,   width = 1,                 .rx_in2
		.xcvr_rx_in3                    (_connected_to_xcvr_rx_in3_),                    //   input,   width = 1,                 .rx_in3
		.xcvr_rx_in4                    (_connected_to_xcvr_rx_in4_),                    //   input,   width = 1,                 .rx_in4
		.xcvr_rx_in5                    (_connected_to_xcvr_rx_in5_),                    //   input,   width = 1,                 .rx_in5
		.xcvr_rx_in6                    (_connected_to_xcvr_rx_in6_),                    //   input,   width = 1,                 .rx_in6
		.xcvr_rx_in7                    (_connected_to_xcvr_rx_in7_),                    //   input,   width = 1,                 .rx_in7
		.xcvr_tx_out0                   (_connected_to_xcvr_tx_out0_),                   //  output,   width = 1,                 .tx_out0
		.xcvr_tx_out1                   (_connected_to_xcvr_tx_out1_),                   //  output,   width = 1,                 .tx_out1
		.xcvr_tx_out2                   (_connected_to_xcvr_tx_out2_),                   //  output,   width = 1,                 .tx_out2
		.xcvr_tx_out3                   (_connected_to_xcvr_tx_out3_),                   //  output,   width = 1,                 .tx_out3
		.xcvr_tx_out4                   (_connected_to_xcvr_tx_out4_),                   //  output,   width = 1,                 .tx_out4
		.xcvr_tx_out5                   (_connected_to_xcvr_tx_out5_),                   //  output,   width = 1,                 .tx_out5
		.xcvr_tx_out6                   (_connected_to_xcvr_tx_out6_),                   //  output,   width = 1,                 .tx_out6
		.xcvr_tx_out7                   (_connected_to_xcvr_tx_out7_),                   //  output,   width = 1,                 .tx_out7
		.ddr4_pll_ref_clk_clk           (_connected_to_ddr4_pll_ref_clk_clk_),           //   input,   width = 1, ddr4_pll_ref_clk.clk
		.ddr4_oct_oct_rzqin             (_connected_to_ddr4_oct_oct_rzqin_),             //   input,   width = 1,         ddr4_oct.oct_rzqin
		.ddr4_mem_mem_ck                (_connected_to_ddr4_mem_mem_ck_),                //  output,   width = 1,         ddr4_mem.mem_ck
		.ddr4_mem_mem_ck_n              (_connected_to_ddr4_mem_mem_ck_n_),              //  output,   width = 1,                 .mem_ck_n
		.ddr4_mem_mem_a                 (_connected_to_ddr4_mem_mem_a_),                 //  output,  width = 17,                 .mem_a
		.ddr4_mem_mem_act_n             (_connected_to_ddr4_mem_mem_act_n_),             //  output,   width = 1,                 .mem_act_n
		.ddr4_mem_mem_ba                (_connected_to_ddr4_mem_mem_ba_),                //  output,   width = 2,                 .mem_ba
		.ddr4_mem_mem_bg                (_connected_to_ddr4_mem_mem_bg_),                //  output,   width = 1,                 .mem_bg
		.ddr4_mem_mem_cke               (_connected_to_ddr4_mem_mem_cke_),               //  output,   width = 1,                 .mem_cke
		.ddr4_mem_mem_cs_n              (_connected_to_ddr4_mem_mem_cs_n_),              //  output,   width = 1,                 .mem_cs_n
		.ddr4_mem_mem_odt               (_connected_to_ddr4_mem_mem_odt_),               //  output,   width = 1,                 .mem_odt
		.ddr4_mem_mem_reset_n           (_connected_to_ddr4_mem_mem_reset_n_),           //  output,   width = 1,                 .mem_reset_n
		.ddr4_mem_mem_par               (_connected_to_ddr4_mem_mem_par_),               //  output,   width = 1,                 .mem_par
		.ddr4_mem_mem_alert_n           (_connected_to_ddr4_mem_mem_alert_n_),           //   input,   width = 1,                 .mem_alert_n
		.ddr4_mem_mem_dqs               (_connected_to_ddr4_mem_mem_dqs_),               //   inout,   width = 8,                 .mem_dqs
		.ddr4_mem_mem_dqs_n             (_connected_to_ddr4_mem_mem_dqs_n_),             //   inout,   width = 8,                 .mem_dqs_n
		.ddr4_mem_mem_dq                (_connected_to_ddr4_mem_mem_dq_),                //   inout,  width = 64,                 .mem_dq
		.ddr4_mem_mem_dbi_n             (_connected_to_ddr4_mem_mem_dbi_n_),             //   inout,   width = 8,                 .mem_dbi_n
		.board_pins_L0_led              (_connected_to_board_pins_L0_led_),              //  output,   width = 1,       board_pins.L0_led
		.board_pins_alive_led           (_connected_to_board_pins_alive_led_),           //  output,   width = 1,                 .alive_led
		.board_pins_comp_led            (_connected_to_board_pins_comp_led_),            //  output,   width = 1,                 .comp_led
		.board_pins_free_clk            (_connected_to_board_pins_free_clk_),            //   input,   width = 1,                 .free_clk
		.board_pins_gen2_led            (_connected_to_board_pins_gen2_led_),            //  output,   width = 1,                 .gen2_led
		.board_pins_gen3_led            (_connected_to_board_pins_gen3_led_),            //  output,   width = 1,                 .gen3_led
		.board_pins_lane_active_led     (_connected_to_board_pins_lane_active_led_),     //  output,   width = 4,                 .lane_active_led
		.board_pins_req_compliance_pb   (_connected_to_board_pins_req_compliance_pb_),   //   input,   width = 1,                 .req_compliance_pb
		.board_pins_set_compliance_mode (_connected_to_board_pins_set_compliance_mode_), //   input,   width = 1,                 .set_compliance_mode
		.pll_refclk_clk                 (_connected_to_pll_refclk_clk_)                  //   input,   width = 1,       pll_refclk.clk
	);

