-- Analyzing VHDL fINFO: [Common 17-206] Exiting Vivado at Wed Mar 28 20:41:49 2018...
rary std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: Analyzing Verilog file "D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/slowclock.v" into library work (VERI-1482)
INFO: analyzing module slowclock (VERI-9002)
INFO: Analyzing Verilog file "D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/instruments.v" into library work (VERI-1482)
INFO: analyzing module instruments (VERI-9002)
D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/instruments.v(31): INFO: undeclared symbol dnote, assumed default net type wire (VERI-9004)
INFO: Analyzing Verilog file "D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/delay_mic.v" into library work (VERI-1482)
INFO: analyzing module delay_mic (VERI-9002)
INFO: Analyzing Verilog file "D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/SPI.v" into library work (VERI-1482)
INFO: analyzing module SPI (VERI-9002)
-- Analyzing VHDL file "D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd" into library work (VHDL-9003)
INFO: analyzing entity DA2RefComp (VHDL-1012)
INFO: analyzing architecture DA2 of entity da2refcomp (VHDL-9006)
INFO: Analyzing Verilog file "D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work (VERI-1482)
INFO: analyzing module AUDIO_FX_TOP (VERI-9002)
INFO: Analyzing Verilog file "D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/record_and_play.v" into library work (VERI-1482)
INFO: analyzing module record_and_play (VERI-9002)
INFO: Analyzing Verilog file "D:/Desktop/EE2026Lab/audio_effects/audio_effects.srcs/sources_1/new/dff.v" into library work (VERI-1482)
INFO: analyzing module dff (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/Terence Neo/AppData/Local/Temp/VivadoEditorAssist1289424199672428030.tmp" into library work (VERI-1482)
INFO: analyzing module single_pulse (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/Terence Neo/AppData/Local/Temp/VivadoEditorAssist5765407399757268491.tmp" into library work (VERI-1482)
INFO: analyzing module manual_counter (VERI-9002)
