{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1447248351415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1447248351415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 21:25:51 2015 " "Processing started: Wed Nov 11 21:25:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1447248351415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1447248351415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usb_test -c usb_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off usb_test -c usb_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1447248351415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1447248351649 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "usb_test.v(152) " "Verilog HDL warning at usb_test.v(152): extended using \"x\" or \"z\"" {  } { { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1447248351680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/usb_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/usb_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_test " "Found entity 1: usb_test" {  } { { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1447248351680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1447248351680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "usb_test " "Elaborating entity \"usb_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1447248351711 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "usb_slcs usb_test.v(54) " "Verilog HDL Always Construct warning at usb_test.v(54): inferring latch(es) for variable \"usb_slcs\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1447248351711 "|usb_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "usb_slcs usb_test.v(54) " "Inferred latch for \"usb_slcs\" at usb_test.v(54)" {  } { { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1447248351711 "|usb_test"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 13 -1 0 } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 14 -1 0 } } { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1447248352164 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1447248352164 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "usb_fifoaddr\[0\] GND " "Pin \"usb_fifoaddr\[0\]\" is stuck at GND" {  } { { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1447248352195 "|usb_test|usb_fifoaddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_slcs GND " "Pin \"usb_slcs\" is stuck at GND" {  } { { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1447248352195 "|usb_test|usb_slcs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1447248352195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1447248352304 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1447248352444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AX530/verilog/AX530/14_usb_test/output_files/usb_test.map.smsg " "Generated suppressed messages file E:/Project/AX530/verilog/AX530/14_usb_test/output_files/usb_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1447248352460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1447248352554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1447248352554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_flagb " "No output dependent on input pin \"usb_flagb\"" {  } { { "rtl/usb_test.v" "" { Text "E:/Project/AX530/verilog/AX530/14_usb_test/rtl/usb_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1447248352569 "|usb_test|usb_flagb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1447248352569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1447248352569 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1447248352569 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1447248352569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1447248352569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1447248352569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1447248352616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 21:25:52 2015 " "Processing ended: Wed Nov 11 21:25:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1447248352616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1447248352616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1447248352616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1447248352616 ""}
