#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145607a90 .scope module, "testbench" "testbench" 2 11;
 .timescale 0 0;
v0x600003bf54d0_0 .var "address", 31 0;
v0x600003bf5560_0 .net "instruction", 31 0, L_0x6000038f45a0;  1 drivers
S_0x145607c00 .scope module, "cpu1" "CPU" 2 15, 3 12 0, S_0x145607a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v0x600003bf5320_0 .net "address", 31 0, v0x600003bf54d0_0;  1 drivers
v0x600003bf53b0_0 .net "instruction", 31 0, L_0x6000038f45a0;  alias, 1 drivers
v0x600003bf5440_0 .net "nextAddress", 31 0, v0x600003bf5290_0;  1 drivers
S_0x145605150 .scope module, "im1" "instructionMemory" 3 24, 4 3 0, S_0x145607c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instructionAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x600003bf4990_0 .net *"_ivl_0", 3 0, L_0x6000038f40a0;  1 drivers
v0x600003bf4a20_0 .net *"_ivl_10", 31 0, L_0x6000038f4280;  1 drivers
v0x600003bf4ab0_0 .net *"_ivl_12", 3 0, L_0x6000038f4320;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600003bf4b40_0 .net/2u *"_ivl_14", 31 0, L_0x1480780a0;  1 drivers
v0x600003bf4bd0_0 .net *"_ivl_16", 31 0, L_0x6000038f43c0;  1 drivers
v0x600003bf4c60_0 .net *"_ivl_18", 3 0, L_0x6000038f4460;  1 drivers
L_0x148078010 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600003bf4cf0_0 .net/2u *"_ivl_2", 31 0, L_0x148078010;  1 drivers
v0x600003bf4d80_0 .net *"_ivl_20", 15 0, L_0x6000038f4500;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003bf4e10_0 .net *"_ivl_25", 15 0, L_0x1480780e8;  1 drivers
v0x600003bf4ea0_0 .net *"_ivl_4", 31 0, L_0x6000038f4140;  1 drivers
v0x600003bf4f30_0 .net *"_ivl_6", 3 0, L_0x6000038f41e0;  1 drivers
L_0x148078058 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600003bf4fc0_0 .net/2u *"_ivl_8", 31 0, L_0x148078058;  1 drivers
v0x600003bf5050_0 .net "instruction", 31 0, L_0x6000038f45a0;  alias, 1 drivers
v0x600003bf50e0_0 .net "instructionAddress", 31 0, v0x600003bf5290_0;  alias, 1 drivers
v0x600003bf5170 .array "memory", 0 1023, 3 0;
L_0x6000038f40a0 .array/port v0x600003bf5170, L_0x6000038f4140;
L_0x6000038f4140 .arith/sum 32, v0x600003bf5290_0, L_0x148078010;
L_0x6000038f41e0 .array/port v0x600003bf5170, L_0x6000038f4280;
L_0x6000038f4280 .arith/sum 32, v0x600003bf5290_0, L_0x148078058;
L_0x6000038f4320 .array/port v0x600003bf5170, L_0x6000038f43c0;
L_0x6000038f43c0 .arith/sum 32, v0x600003bf5290_0, L_0x1480780a0;
L_0x6000038f4460 .array/port v0x600003bf5170, v0x600003bf5290_0;
L_0x6000038f4500 .concat [ 4 4 4 4], L_0x6000038f4460, L_0x6000038f4320, L_0x6000038f41e0, L_0x6000038f40a0;
L_0x6000038f45a0 .concat [ 16 16 0 0], L_0x6000038f4500, L_0x1480780e8;
S_0x1456052c0 .scope module, "pc1" "PC" 3 19, 5 2 0, S_0x145607c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "nextAddress";
    .port_info 1 /OUTPUT 32 "readAddress";
v0x600003bf5200_0 .net "nextAddress", 31 0, v0x600003bf54d0_0;  alias, 1 drivers
v0x600003bf5290_0 .var "readAddress", 31 0;
E_0x600001cf6040 .event anyedge, v0x600003bf5200_0;
    .scope S_0x1456052c0;
T_0 ;
    %wait E_0x600001cf6040;
    %load/vec4 v0x600003bf5200_0;
    %store/vec4 v0x600003bf5290_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x145605150;
T_1 ;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 11, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 12, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 14, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 13, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003bf5170, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x145607a90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003bf54d0_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 21 "$display", "Address = %d | Instruction = %h", v0x600003bf54d0_0, v0x600003bf5560_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600003bf54d0_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 23 "$display", "Address = %d | Instruction = %h", v0x600003bf54d0_0, v0x600003bf5560_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./CPU.v";
    "./instructionMemory.v";
    "./PC.v";
