<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1054</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:8px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1054-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1054.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">24-8&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">VIRTUAL MACHINE CONTROL STRUCTURES</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft02">See&#160;<a href="o_fe12b1e2a880e0ce-1167.html">Chapter 29&#160;for more&#160;</a>information on the&#160;use of&#160;this&#160;field.</p>
<p style="position:absolute;top:122px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:123px;left:93px;white-space:nowrap" class="ft08"><b>PML index</b>&#160;(16 bits). This field is supported only on processors that support the 1-setting of the “enable PML”&#160;<br/>VM-execution control.&#160;It contains the logical&#160;index of&#160;the next entry in the page-modification log. Because&#160;the&#160;<br/>page-modification log&#160;comprises&#160;512&#160;entries,&#160;the&#160;PML&#160;index is&#160;typically a&#160;value in&#160;the&#160;range 0–511.&#160;Details of&#160;<br/>the page-modification log and&#160;use of&#160;the&#160;PML&#160;index are&#160;give<a href="o_fe12b1e2a880e0ce-1159.html">n in Section&#160;28.2.5.</a></p>
<p style="position:absolute;top:228px;left:68px;white-space:nowrap" class="ft05">24.5 HOST-STATE&#160;</p>
<p style="position:absolute;top:228px;left:271px;white-space:nowrap" class="ft05">AREA</p>
<p style="position:absolute;top:264px;left:68px;white-space:nowrap" class="ft09">This section describes&#160;fields&#160;contained&#160;in&#160;the host-state&#160;area&#160;of the&#160;VMCS.&#160;As&#160;noted&#160;earlier,&#160;processor state is&#160;<br/>loaded&#160;from these&#160;fields&#160;on every VM&#160;exit&#160;(see<a href="o_fe12b1e2a880e0ce-1143.html">&#160;Section 27.5).<br/></a>All fields in&#160;the host-state&#160;area&#160;correspond&#160;to processor registers:</p>
<p style="position:absolute;top:326px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:327px;left:93px;white-space:nowrap" class="ft02">CR0,&#160;CR3,&#160;and CR4&#160;(64&#160;bits each; 32 bits&#160;on processors that&#160;do not support Intel&#160;64&#160;architecture).</p>
<p style="position:absolute;top:349px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:349px;left:93px;white-space:nowrap" class="ft02">RSP and&#160;RIP&#160;(64&#160;bits&#160;each; 32 bits on processors that&#160;do not&#160;support Intel 64 architecture).</p>
<p style="position:absolute;top:371px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:372px;left:93px;white-space:nowrap" class="ft08">Selector fields&#160;(16 bits each) for the&#160;segment registers&#160;CS, SS,&#160;DS, ES,&#160;FS, GS,&#160;and TR.&#160;There&#160;is no field&#160;in the&#160;<br/>host-state area for the&#160;LDTR&#160;selector.</p>
<p style="position:absolute;top:410px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:411px;left:93px;white-space:nowrap" class="ft08">Base-address fields for FS, GS, TR,&#160;GDTR, and&#160;IDTR&#160;(64&#160;bits each; 32&#160;bits&#160;on processors that do not support&#160;<br/>Intel 64 architecture).</p>
<p style="position:absolute;top:449px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:450px;left:93px;white-space:nowrap" class="ft010">The&#160;following&#160;MSRs:<br/>—&#160;IA32_SYSENTER_CS (32 bits)<br/>—&#160;IA32_SYSENTER_ESP&#160;and&#160;IA32_SYSENTER_EIP&#160;(64&#160;bits; 32&#160;bits&#160;on&#160;processors that do&#160;not support&#160;Intel 64&#160;</p>
<p style="position:absolute;top:514px;left:119px;white-space:nowrap" class="ft02">architecture).</p>
<p style="position:absolute;top:538px;left:93px;white-space:nowrap" class="ft02">—&#160;IA32_PERF_GLOBAL_CTRL&#160;(64&#160;bits).&#160;This field is&#160;supported&#160;only on&#160;processors&#160;that support&#160;the 1-setting&#160;of&#160;</p>
<p style="position:absolute;top:555px;left:119px;white-space:nowrap" class="ft02">the&#160;“load&#160;IA32_PERF_GLOBAL_CTRL”&#160;VM-exit control.</p>
<p style="position:absolute;top:579px;left:93px;white-space:nowrap" class="ft02">—&#160;IA32_PAT&#160;(64&#160;bits).&#160;This&#160;field&#160;is supported&#160;only&#160;on&#160;processors that support the&#160;1-setting&#160;of the&#160;“load&#160;</p>
<p style="position:absolute;top:595px;left:119px;white-space:nowrap" class="ft02">IA32_PAT” VM-exit control.</p>
<p style="position:absolute;top:619px;left:93px;white-space:nowrap" class="ft02">—&#160;IA32_EFER (64 bits).&#160;This&#160;field is&#160;supported only on&#160;processors that support the&#160;1-setting of the&#160;“load&#160;</p>
<p style="position:absolute;top:636px;left:119px;white-space:nowrap" class="ft02">IA32_EFER”&#160;VM-exit control.</p>
<p style="position:absolute;top:660px;left:68px;white-space:nowrap" class="ft08">In&#160;addition to&#160;the state identified&#160;here,&#160;some&#160;processor state&#160;components&#160;are loaded&#160;with fixed values&#160;on&#160;every&#160;<br/>VM&#160;exit;&#160;there&#160;are&#160;no fields&#160;corresponding&#160;to these&#160;components&#160;in the&#160;host-state&#160;area.&#160;S<a href="o_fe12b1e2a880e0ce-1143.html">ee&#160;Section 27.5&#160;for d</a>etails&#160;<br/>of how state is&#160;loaded&#160;on VM&#160;exits.</p>
<p style="position:absolute;top:748px;left:68px;white-space:nowrap" class="ft05">24.6&#160;</p>
<p style="position:absolute;top:748px;left:147px;white-space:nowrap" class="ft05">VM-EXECUTION CONTROL FIELDS</p>
<p style="position:absolute;top:784px;left:68px;white-space:nowrap" class="ft08">The&#160;VM-execution control fields govern VMX non-root&#160;operation.&#160;These&#160;are described&#160;in&#160;<a href="o_fe12b1e2a880e0ce-1054.html">Section&#160;24.6.1 through&#160;<br/></a><a href="o_fe12b1e2a880e0ce-1059.html">Section 24.6.8.</a></p>
<p style="position:absolute;top:851px;left:68px;white-space:nowrap" class="ft06">24.6.1&#160;</p>
<p style="position:absolute;top:851px;left:148px;white-space:nowrap" class="ft06">Pin-Based VM-Execution Controls</p>
<p style="position:absolute;top:882px;left:68px;white-space:nowrap" class="ft08">The pin-based VM-execution&#160;controls constitute a 32-bit vector that governs the handling of asynchronous events&#160;<br/>(for example: interrupts).</p>
<p style="position:absolute;top:896px;left:242px;white-space:nowrap" class="ft07">1</p>
<p style="position:absolute;top:898px;left:249px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1055.html">&#160;Table&#160;24-5 lis</a>ts the&#160;controls.&#160;S<a href="o_fe12b1e2a880e0ce-1119.html">ee&#160;Chapter 27</a>&#160;for how these&#160;controls affect&#160;processor&#160;</p>
<p style="position:absolute;top:915px;left:68px;white-space:nowrap" class="ft02">behavior in VMX non-root operation.</p>
<p style="position:absolute;top:1054px;left:68px;white-space:nowrap" class="ft02">1.&#160;Some asynchronous events&#160;cause VM&#160;exits regardless of&#160;the settings&#160;of&#160;the&#160;pin-based VM-execution&#160;controls (see<a href="o_fe12b1e2a880e0ce-1079.html">&#160;Section 25.2).</a></p>
</div>
</body>
</html>
