vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_1/sim/bd_6cc2_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_4/sim/design_1_rst_ps7_0_100M_4.vhd" \

nosort
