Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Wed Jul 17 21:00:54 2024
| Host             : s7117-ftl running 64-bit Pop!_OS 22.04 LTS
| Command          : report_power -file fixed_point_pepu_power_routed.rpt -pb fixed_point_pepu_power_summary_routed.pb -rpx fixed_point_pepu_power_routed.rpx
| Design           : fixed_point_pepu
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 28.696       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 27.848       |
| Device Static (W)        | 0.848        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 71.9         |
| Junction Temperature (C) | 53.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.233 |       59 |       --- |             --- |
|   LUT as Logic |     0.190 |       25 |    230400 |            0.01 |
|   CARRY8       |     0.021 |        3 |     28800 |            0.01 |
|   Register     |     0.021 |       17 |    460800 |           <0.01 |
|   BUFG         |    <0.001 |        1 |        64 |            1.56 |
|   Others       |     0.000 |        5 |       --- |             --- |
| Signals        |     0.304 |       56 |       --- |             --- |
| I/O            |    27.311 |       53 |       360 |           14.72 |
| Static Power   |     0.848 |          |           |                 |
| Total          |    28.696 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     1.030 |       0.633 |      0.397 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     1.434 |       1.351 |      0.083 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.141 |       0.000 |      0.141 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     3.228 |       3.173 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |    11.361 |      11.361 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.056 |       0.000 |      0.056 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| fixed_point_pepu          |    27.848 |
|   clk_IBUF_inst           |     0.004 |
|   in_polarity_IBUF_inst   |     0.013 |
|   in_spike_IBUF_inst      |     0.001 |
|   in_weight_IBUF[0]_inst  |     0.009 |
|   in_weight_IBUF[10]_inst |     0.008 |
|   in_weight_IBUF[11]_inst |     0.008 |
|   in_weight_IBUF[12]_inst |     0.008 |
|   in_weight_IBUF[13]_inst |     0.008 |
|   in_weight_IBUF[14]_inst |     0.007 |
|   in_weight_IBUF[15]_inst |     0.007 |
|   in_weight_IBUF[1]_inst  |     0.009 |
|   in_weight_IBUF[2]_inst  |     0.012 |
|   in_weight_IBUF[3]_inst  |     0.009 |
|   in_weight_IBUF[4]_inst  |     0.008 |
|   in_weight_IBUF[5]_inst  |     0.009 |
|   in_weight_IBUF[6]_inst  |     0.008 |
|   in_weight_IBUF[7]_inst  |     0.008 |
|   in_weight_IBUF[8]_inst  |     0.008 |
|   in_weight_IBUF[9]_inst  |     0.008 |
|   pe                      |     0.446 |
|   pu                      |     0.014 |
|   threshold_IBUF[0]_inst  |     0.007 |
|   threshold_IBUF[10]_inst |     0.007 |
|   threshold_IBUF[11]_inst |     0.007 |
|   threshold_IBUF[12]_inst |     0.007 |
|   threshold_IBUF[13]_inst |     0.007 |
|   threshold_IBUF[14]_inst |     0.012 |
|   threshold_IBUF[15]_inst |     0.007 |
|   threshold_IBUF[1]_inst  |     0.007 |
|   threshold_IBUF[2]_inst  |     0.007 |
|   threshold_IBUF[3]_inst  |     0.007 |
|   threshold_IBUF[4]_inst  |     0.011 |
|   threshold_IBUF[5]_inst  |     0.007 |
|   threshold_IBUF[6]_inst  |     0.006 |
|   threshold_IBUF[7]_inst  |     0.007 |
|   threshold_IBUF[8]_inst  |     0.007 |
|   threshold_IBUF[9]_inst  |     0.007 |
+---------------------------+-----------+


