

##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 21 11:18:16 2017
#


Top view:               TriggerTDCTop
Requested Frequency:    82.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -23.510

                               Requested     Estimated     Requested     Estimated                Clock                                        Clock                 
Starting Clock                 Frequency     Frequency     Period        Period        Slack      Type                                         Group                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cpll0|CLKOS_inferred_clock     637.6 MHz     271.0 MHz     1.568         3.690         -1.061     inferred                                     Autoconstr_clkgroup_1 
Cpll1|CLKOS_inferred_clock     737.8 MHz     313.6 MHz     1.355         3.189         -0.917     inferred                                     Autoconstr_clkgroup_2 
Cpll2|CLKOS_inferred_clock     252.3 MHz     214.5 MHz     3.963         4.663         -0.699     inferred                                     Autoconstr_clkgroup_3 
Cpll|CLKOP_inferred_clock      82.3 MHz      69.9 MHz      12.154        14.298        -2.145     inferred                                     Autoconstr_clkgroup_0 
DeBounce_0|Q_derived_clock     82.3 MHz      195.0 MHz     12.154        5.128         11.001     derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0 
DeBounce_1|Q_derived_clock     82.3 MHz      195.0 MHz     12.154        5.128         3.513      derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0 
TriggerTDCTop|INP[0]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_51
TriggerTDCTop|INP[1]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_50
TriggerTDCTop|INP[2]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_49
TriggerTDCTop|INP[3]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_48
TriggerTDCTop|INP[4]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_47
TriggerTDCTop|INP[5]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_46
TriggerTDCTop|INP[6]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_45
TriggerTDCTop|INP[7]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_44
TriggerTDCTop|INP[8]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_43
TriggerTDCTop|INP[9]           737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_42
TriggerTDCTop|INP[10]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_41
TriggerTDCTop|INP[11]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_40
TriggerTDCTop|INP[12]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_39
TriggerTDCTop|INP[13]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_38
TriggerTDCTop|INP[14]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_37
TriggerTDCTop|INP[15]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_36
TriggerTDCTop|INP[16]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_35
TriggerTDCTop|INP[17]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_34
TriggerTDCTop|INP[18]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_33
TriggerTDCTop|INP[19]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_32
TriggerTDCTop|INP[20]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_31
TriggerTDCTop|INP[21]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_30
TriggerTDCTop|INP[22]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_29
TriggerTDCTop|INP[23]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_28
TriggerTDCTop|INP[24]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_27
TriggerTDCTop|INP[25]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_26
TriggerTDCTop|INP[26]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_25
TriggerTDCTop|INP[27]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_24
TriggerTDCTop|INP[28]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_23
TriggerTDCTop|INP[29]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_22
TriggerTDCTop|INP[30]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_21
TriggerTDCTop|INP[31]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_20
TriggerTDCTop|INP[32]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_19
TriggerTDCTop|INP[33]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_18
TriggerTDCTop|INP[34]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_17
TriggerTDCTop|INP[35]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_16
TriggerTDCTop|INP[36]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_15
TriggerTDCTop|INP[37]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_14
TriggerTDCTop|INP[38]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_13
TriggerTDCTop|INP[39]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_12
TriggerTDCTop|INP[40]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_11
TriggerTDCTop|INP[41]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_10
TriggerTDCTop|INP[42]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_9 
TriggerTDCTop|INP[43]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_8 
TriggerTDCTop|INP[44]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_7 
TriggerTDCTop|INP[45]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_6 
TriggerTDCTop|INP[46]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_5 
TriggerTDCTop|INP[47]          737.8 MHz     627.1 MHz     1.355         1.595         -0.239     inferred                                     Autoconstr_clkgroup_4 
System                         342.9 MHz     291.4 MHz     2.917         3.432         -0.515     system                                       system_clkgroup       
=====================================================================================================================================================================



Clock Relationships
*******************

Clocks                                                  |    rise  to  rise    |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack   |  constraint  slack    |  constraint  slack    |  constraint  slack  
-----------------------------------------------------------------------------------------------------------------------------------------------------
System                      System                      |  0.000       0.000   |  No paths    -        |  No paths    -        |  No paths    -      
System                      Cpll|CLKOP_inferred_clock   |  0.000       -1.192  |  No paths    -        |  No paths    -        |  No paths    -      
System                      Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  0.000       -0.059   |  No paths    -      
System                      Cpll1|CLKOS_inferred_clock  |  0.000       0.418   |  No paths    -        |  No paths    -        |  No paths    -      
System                      Cpll2|CLKOS_inferred_clock  |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[47]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[46]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[45]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[44]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[43]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[42]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[41]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[40]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[39]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[38]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[37]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[36]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[35]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[34]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[33]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[32]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[31]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[30]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[29]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[28]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[27]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[26]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[25]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[24]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[23]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[22]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[21]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[20]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[19]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[18]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[17]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[16]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[15]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[14]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[13]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[12]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[11]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[10]       |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[9]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[8]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[7]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[6]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[5]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[4]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[3]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[2]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[1]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
System                      TriggerTDCTop|INP[0]        |  0.000       1.902   |  No paths    -        |  No paths    -        |  No paths    -      
Cpll|CLKOP_inferred_clock   System                      |  0.000       0.802   |  No paths    -        |  No paths    -        |  0.000       0.748  
Cpll|CLKOP_inferred_clock   Cpll|CLKOP_inferred_clock   |  0.000       -0.465  |  No paths    -        |  6.077       6.563    |  6.077       7.075  
Cpll|CLKOP_inferred_clock   Cpll2|CLKOS_inferred_clock  |  Diff grp    -       |  No paths    -        |  No paths    -        |  No paths    -      
Cpll|CLKOP_inferred_clock   DeBounce_0|Q_derived_clock  |  0.000       0.776   |  No paths    -        |  6.077       6.874    |  No paths    -      
Cpll|CLKOP_inferred_clock   DeBounce_1|Q_derived_clock  |  0.000       1.257   |  No paths    -        |  6.077       7.333    |  No paths    -      
Cpll0|CLKOS_inferred_clock  System                      |  0.000       0.628   |  No paths    -        |  No paths    -        |  0.000       0.628  
Cpll0|CLKOS_inferred_clock  Cpll0|CLKOS_inferred_clock  |  0.000       0.689   |  0.000       0.689    |  0.784       1.473    |  0.784       1.702  
Cpll0|CLKOS_inferred_clock  Cpll1|CLKOS_inferred_clock  |  Diff grp    -       |  Diff grp    -        |  No paths    -        |  Diff grp    -      
Cpll1|CLKOS_inferred_clock  System                      |  0.000       0.628   |  No paths    -        |  No paths    -        |  0.000       0.628  
Cpll1|CLKOS_inferred_clock  Cpll0|CLKOS_inferred_clock  |  Diff grp    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
Cpll1|CLKOS_inferred_clock  Cpll1|CLKOS_inferred_clock  |  0.000       0.689   |  0.000       0.689    |  0.678       1.366    |  0.678       1.420  
Cpll2|CLKOS_inferred_clock  Cpll|CLKOP_inferred_clock   |  Diff grp    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
Cpll2|CLKOS_inferred_clock  Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
Cpll2|CLKOS_inferred_clock  Cpll2|CLKOS_inferred_clock  |  0.000       0.901   |  No paths    -        |  No paths    -        |  No paths    -      
Cpll2|CLKOS_inferred_clock  DeBounce_0|Q_derived_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[47]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[47]       TriggerTDCTop|INP[47]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[46]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[46]       TriggerTDCTop|INP[46]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[45]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[45]       TriggerTDCTop|INP[45]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[44]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[44]       TriggerTDCTop|INP[44]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[43]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[43]       TriggerTDCTop|INP[43]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[42]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[42]       TriggerTDCTop|INP[42]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[41]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[41]       TriggerTDCTop|INP[41]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[40]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[40]       TriggerTDCTop|INP[40]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[39]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[39]       TriggerTDCTop|INP[39]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[38]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[38]       TriggerTDCTop|INP[38]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[37]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[37]       TriggerTDCTop|INP[37]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[36]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[36]       TriggerTDCTop|INP[36]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[35]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[35]       TriggerTDCTop|INP[35]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[34]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[34]       TriggerTDCTop|INP[34]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[33]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[33]       TriggerTDCTop|INP[33]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[32]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[32]       TriggerTDCTop|INP[32]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[31]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[31]       TriggerTDCTop|INP[31]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[30]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[30]       TriggerTDCTop|INP[30]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[29]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[29]       TriggerTDCTop|INP[29]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[28]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[28]       TriggerTDCTop|INP[28]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[27]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[27]       TriggerTDCTop|INP[27]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[26]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[26]       TriggerTDCTop|INP[26]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[25]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[25]       TriggerTDCTop|INP[25]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[24]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[24]       TriggerTDCTop|INP[24]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[23]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[23]       TriggerTDCTop|INP[23]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[22]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[22]       TriggerTDCTop|INP[22]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[21]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[21]       TriggerTDCTop|INP[21]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[20]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[20]       TriggerTDCTop|INP[20]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[19]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[19]       TriggerTDCTop|INP[19]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[18]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[18]       TriggerTDCTop|INP[18]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[17]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[17]       TriggerTDCTop|INP[17]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[16]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[16]       TriggerTDCTop|INP[16]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[15]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[15]       TriggerTDCTop|INP[15]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[14]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[14]       TriggerTDCTop|INP[14]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[13]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[13]       TriggerTDCTop|INP[13]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[12]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[12]       TriggerTDCTop|INP[12]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[11]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[11]       TriggerTDCTop|INP[11]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[10]       Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[10]       TriggerTDCTop|INP[10]       |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[9]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[9]        TriggerTDCTop|INP[9]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[8]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[8]        TriggerTDCTop|INP[8]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[7]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[7]        TriggerTDCTop|INP[7]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[6]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[6]        TriggerTDCTop|INP[6]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[5]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[5]        TriggerTDCTop|INP[5]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[4]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[4]        TriggerTDCTop|INP[4]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[3]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[3]        TriggerTDCTop|INP[3]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[2]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[2]        TriggerTDCTop|INP[2]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[1]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[1]        TriggerTDCTop|INP[1]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
TriggerTDCTop|INP[0]        Cpll0|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  Diff grp    -        |  No paths    -      
TriggerTDCTop|INP[0]        TriggerTDCTop|INP[0]        |  0.000       1.052   |  No paths    -        |  No paths    -        |  No paths    -      
DeBounce_0|Q_derived_clock  Cpll|CLKOP_inferred_clock   |  0.000       0.628   |  No paths    -        |  No paths    -        |  No paths    -      
DeBounce_0|Q_derived_clock  Cpll2|CLKOS_inferred_clock  |  Diff grp    -       |  No paths    -        |  No paths    -        |  No paths    -      
DeBounce_0|Q_derived_clock  DeBounce_0|Q_derived_clock  |  No paths    -       |  0.000       -23.510  |  6.077       -17.602  |  6.077       -17.602
DeBounce_1|Q_derived_clock  Cpll2|CLKOS_inferred_clock  |  No paths    -       |  No paths    -        |  No paths    -        |  Diff grp    -      
DeBounce_1|Q_derived_clock  DeBounce_0|Q_derived_clock  |  No paths    -       |  0.000       1.267    |  No paths    -        |  6.077       7.344  
DeBounce_1|Q_derived_clock  DeBounce_1|Q_derived_clock  |  No paths    -       |  0.000       -22.527  |  No paths    -        |  6.077       -16.450
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Cpll0|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                     Arrival          
Instance                   Reference                      Type        Pin     Net       Time        Slack
                           Clock                                                                         
---------------------------------------------------------------------------------------------------------
TDC.Tdc.fb39.Deg0.d7       Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c1[7]     0.688       0.628
TDC.Tdc.fb34.Deg180.d7     Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c3[7]     0.688       0.628
TDC.Tdc.fb25.Deg180.d7     Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c3[7]     0.688       0.628
TDC.Tdc.fb7.Deg180.d7      Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c3[7]     0.688       0.628
TDC.Tdc.fb41.Deg0.d7       Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c1[7]     0.688       0.628
TDC.Tdc.fb45.Deg180.d7     Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c3[7]     0.688       0.628
TDC.Tdc.fb27.Deg180.d7     Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c3[7]     0.688       0.628
TDC.Tdc.fb18.Deg180.d7     Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c3[7]     0.688       0.628
TDC.Tdc.fb9.Deg180.d7      Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c3[7]     0.688       0.628
TDC.Tdc.fb47.Deg180.d7     Cpll0|CLKOS_inferred_clock     FD1P3AY     Q       c3[7]     0.688       0.628
=========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                     Required          
Instance                      Reference                      Type        Pin     Net       Time         Slack
                              Clock                                                                          
-------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb7.TimeLtch[28]      Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
TDC.Tdc.fb18.TimeLtch[28]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
TDC.Tdc.fb29.TimeLtch[28]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
TDC.Tdc.fb40.TimeLtch[28]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
TDC.Tdc.fb13.TimeLtch[28]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
TDC.Tdc.fb24.TimeLtch[28]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
TDC.Tdc.fb35.TimeLtch[28]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
TDC.Tdc.fb46.TimeLtch[28]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
TDC.Tdc.fb8.TimeLtch[28]      Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
TDC.Tdc.fb19.TimeLtch[28]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       c1[7]     0.059        0.628
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.688
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.059
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.628

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb39.Deg0.d7 / Q
    Ending point:                            TDC.Tdc.fb39.TimeLtch[28] / D
    The start point is clocked by            Cpll0|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
TDC.Tdc.fb39.Deg0.d7          FD1P3AY     Q        Out     0.688     0.688       -         
c1[7]                         Net         -        -       -         -           1         
TDC.Tdc.fb39.TimeLtch[28]     FD1S3AX     D        In      0.000     0.688       -         
===========================================================================================




====================================
Detailed Report for Clock: Cpll1|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                     Arrival          
Instance                   Reference                      Type        Pin     Net       Time        Slack
                           Clock                                                                         
---------------------------------------------------------------------------------------------------------
TDC.Tdc.fb19.Deg270.d7     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c4[7]     0.688       0.628
TDC.Tdc.fb10.Deg90.d7      Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[7]     0.688       0.628
TDC.Tdc.fb26.Deg270.d7     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c4[7]     0.688       0.628
TDC.Tdc.fb7.Deg270.d7      Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c4[7]     0.688       0.628
TDC.Tdc.fb33.Deg270.d7     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c4[7]     0.688       0.628
TDC.Tdc.fb14.Deg270.d7     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c4[7]     0.688       0.628
TDC.Tdc.fb40.Deg270.d7     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c4[7]     0.688       0.628
TDC.Tdc.fb2.Deg270.d7      Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c4[7]     0.688       0.628
TDC.Tdc.fb47.Deg270.d7     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c4[7]     0.688       0.628
TDC.Tdc.fb9.Deg270.d7      Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c4[7]     0.688       0.628
=========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                     Required          
Instance                      Reference                      Type        Pin     Net       Time         Slack
                              Clock                                                                          
-------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb24.TimeLtch[29]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
TDC.Tdc.fb7.TimeLtch[29]      Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
TDC.Tdc.fb20.TimeLtch[29]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
TDC.Tdc.fb30.TimeLtch[29]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
TDC.Tdc.fb3.TimeLtch[29]      Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
TDC.Tdc.fb16.TimeLtch[29]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
TDC.Tdc.fb26.TimeLtch[29]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
TDC.Tdc.fb12.TimeLtch[29]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
TDC.Tdc.fb42.TimeLtch[29]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
TDC.Tdc.fb35.TimeLtch[29]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       c2[7]     0.059        0.628
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.688
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.059
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.628

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb19.Deg270.d7 / Q
    Ending point:                            TDC.Tdc.fb19.TimeLtch[31] / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
TDC.Tdc.fb19.Deg270.d7        FD1P3AY     Q        Out     0.688     0.688       -         
c4[7]                         Net         -        -       -         -           1         
TDC.Tdc.fb19.TimeLtch[31]     FD1S3AX     D        In      0.000     0.688       -         
===========================================================================================




====================================
Detailed Report for Clock: Cpll2|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                        Arrival          
Instance                             Reference                      Type        Pin     Net          Time        Slack
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
FEC.State[1]                         Cpll2|CLKOS_inferred_clock     FD1P3AX     Q       State[1]     0.882       0.901
FEC.State[2]                         Cpll2|CLKOS_inferred_clock     FD1P3AX     Q       State[2]     0.882       0.901
FEC.State[0]                         Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       State[0]     0.896       0.914
TDC.DataInReg.genblk2\[0\]\.t[0]     Cpll2|CLKOS_inferred_clock     FD1S3DX     Q       t[0]         0.802       1.052
TDC.DataInReg.genblk2\[1\]\.t[1]     Cpll2|CLKOS_inferred_clock     FD1S3DX     Q       t[1]         0.802       1.052
TDC.DataInReg.genblk2\[2\]\.t[2]     Cpll2|CLKOS_inferred_clock     FD1S3DX     Q       t[2]         0.802       1.052
TDC.DataInReg.genblk2\[3\]\.t[3]     Cpll2|CLKOS_inferred_clock     FD1S3DX     Q       t[3]         0.802       1.052
TDC.DataInReg.genblk2\[4\]\.t[4]     Cpll2|CLKOS_inferred_clock     FD1S3DX     Q       t[4]         0.802       1.052
TDC.DataInReg.genblk2\[5\]\.t[5]     Cpll2|CLKOS_inferred_clock     FD1S3DX     Q       t[5]         0.802       1.052
TDC.DataInReg.genblk2\[6\]\.t[6]     Cpll2|CLKOS_inferred_clock     FD1S3DX     Q       t[6]         0.802       1.052
======================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                         Required          
Instance                             Reference                      Type        Pin     Net                           Time         Slack
                                     Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------
FEC.Rld                              Cpll2|CLKOS_inferred_clock     FD1P3AX     SP      un1_State_1_sqmuxa_i_a2_3     0.264        0.901
FEC.read                             Cpll2|CLKOS_inferred_clock     FD1P3AX     SP      un1_State_13_i                0.264        0.901
FEC.write                            Cpll2|CLKOS_inferred_clock     FD1P3AX     SP      un1_State_12_i                0.264        0.901
TDC.DataInReg.genblk2\[0\]\.t[0]     Cpll2|CLKOS_inferred_clock     FD1S3DX     D       N_65222_0                     0.032        1.052
TDC.DataInReg.genblk2\[1\]\.t[1]     Cpll2|CLKOS_inferred_clock     FD1S3DX     D       N_65223_0                     0.032        1.052
TDC.DataInReg.genblk2\[2\]\.t[2]     Cpll2|CLKOS_inferred_clock     FD1S3DX     D       N_65224_0                     0.032        1.052
TDC.DataInReg.genblk2\[3\]\.t[3]     Cpll2|CLKOS_inferred_clock     FD1S3DX     D       N_65225_0                     0.032        1.052
TDC.DataInReg.genblk2\[4\]\.t[4]     Cpll2|CLKOS_inferred_clock     FD1S3DX     D       N_65226_0                     0.032        1.052
TDC.DataInReg.genblk2\[5\]\.t[5]     Cpll2|CLKOS_inferred_clock     FD1S3DX     D       N_65227_0                     0.032        1.052
TDC.DataInReg.genblk2\[6\]\.t[6]     Cpll2|CLKOS_inferred_clock     FD1S3DX     D       N_65228_0                     0.032        1.052
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.165
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.264
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.901

    Number of logic level(s):                1
    Starting point:                          FEC.State[1] / Q
    Ending point:                            FEC.read / SP
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
FEC.State[1]       FD1P3AX      Q        Out     0.882     0.882       -         
State[1]           Net          -        -       -         -           7         
FEC.read_RNO       ORCALUT4     B        In      0.000     0.882       -         
FEC.read_RNO       ORCALUT4     Z        Out     0.282     1.165       -         
un1_State_13_i     Net          -        -       -         -           1         
FEC.read           FD1P3AX      SP       In      0.000     1.165       -         
=================================================================================




====================================
Detailed Report for Clock: Cpll|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                     Arrival           
Instance                     Reference                     Type        Pin     Net        Time        Slack 
                             Clock                                                                          
------------------------------------------------------------------------------------------------------------
TDC.ts.rfif.FF_57            Cpll|CLKOP_inferred_clock     FD1P3DX     Q       wptr_4     0.688       -0.465
TDC.ts.rfif.FF_58            Cpll|CLKOP_inferred_clock     FD1P3DX     Q       wptr_3     0.688       -0.465
TDC.ts.rfif.FF_59            Cpll|CLKOP_inferred_clock     FD1P3DX     Q       wptr_2     0.688       -0.465
TDC.ts.rfif.FF_60            Cpll|CLKOP_inferred_clock     FD1P3DX     Q       wptr_1     0.688       -0.465
TDC.ts.rfif.FF_61            Cpll|CLKOP_inferred_clock     FD1P3DX     Q       wptr_0     0.688       -0.465
TDC.Tdc.fb0.LA.Laf.FF_85     Cpll|CLKOP_inferred_clock     FD1P3DX     Q       rptr_8     0.688       -0.465
TDC.Tdc.fb0.LA.Laf.FF_86     Cpll|CLKOP_inferred_clock     FD1P3DX     Q       rptr_7     0.688       -0.465
TDC.Tdc.fb0.LA.Laf.FF_87     Cpll|CLKOP_inferred_clock     FD1P3DX     Q       rptr_6     0.688       -0.465
TDC.Tdc.fb0.LA.Laf.FF_88     Cpll|CLKOP_inferred_clock     FD1P3DX     Q       rptr_5     0.688       -0.465
TDC.Tdc.fb0.LA.Laf.FF_89     Cpll|CLKOP_inferred_clock     FD1P3DX     Q       rptr_4     0.688       -0.465
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                       Required           
Instance                             Reference                     Type         Pin      Net        Time         Slack 
                                     Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------
TDC.ts.rfif.pdp_ram_0_0_0            Cpll|CLKOP_inferred_clock     DP16KC       ADA4     wptr_0     1.152        -0.465
TDC.ts.rfif.pdp_ram_0_0_0            Cpll|CLKOP_inferred_clock     DP16KC       ADA5     wptr_1     1.152        -0.465
TDC.ts.rfif.pdp_ram_0_0_0            Cpll|CLKOP_inferred_clock     DP16KC       ADA6     wptr_2     1.152        -0.465
TDC.ts.rfif.pdp_ram_0_0_0            Cpll|CLKOP_inferred_clock     DP16KC       ADA7     wptr_3     1.152        -0.465
TDC.ts.rfif.pdp_ram_0_0_0            Cpll|CLKOP_inferred_clock     DP16KC       ADA8     wptr_4     1.152        -0.465
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     Cpll|CLKOP_inferred_clock     PDPW16KC     ADR5     rptr_0     1.152        -0.465
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     Cpll|CLKOP_inferred_clock     PDPW16KC     ADR6     rptr_1     1.152        -0.465
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     Cpll|CLKOP_inferred_clock     PDPW16KC     ADR7     rptr_2     1.152        -0.465
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     Cpll|CLKOP_inferred_clock     PDPW16KC     ADR8     rptr_3     1.152        -0.465
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     Cpll|CLKOP_inferred_clock     PDPW16KC     ADR9     rptr_4     1.152        -0.465
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.688
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.152
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.465

    Number of logic level(s):                0
    Starting point:                          TDC.ts.rfif.FF_57 / Q
    Ending point:                            TDC.ts.rfif.pdp_ram_0_0_0 / ADA8
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKA

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
TDC.ts.rfif.FF_57             FD1P3DX     Q        Out     0.688     0.688       -         
wptr_4                        Net         -        -       -         -           1         
TDC.ts.rfif.pdp_ram_0_0_0     DP16KC      ADA8     In      0.000     0.688       -         
===========================================================================================


Path information for path number 2: 
    Propagation time:                        0.688
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.152
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.465

    Number of logic level(s):                0
    Starting point:                          TDC.ts.rfif.FF_58 / Q
    Ending point:                            TDC.ts.rfif.pdp_ram_0_0_0 / ADA7
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKA

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
TDC.ts.rfif.FF_58             FD1P3DX     Q        Out     0.688     0.688       -         
wptr_3                        Net         -        -       -         -           1         
TDC.ts.rfif.pdp_ram_0_0_0     DP16KC      ADA7     In      0.000     0.688       -         
===========================================================================================


Path information for path number 3: 
    Propagation time:                        0.688
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.152
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.465

    Number of logic level(s):                0
    Starting point:                          TDC.ts.rfif.FF_59 / Q
    Ending point:                            TDC.ts.rfif.pdp_ram_0_0_0 / ADA6
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKA

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
TDC.ts.rfif.FF_59             FD1P3DX     Q        Out     0.688     0.688       -         
wptr_2                        Net         -        -       -         -           1         
TDC.ts.rfif.pdp_ram_0_0_0     DP16KC      ADA6     In      0.000     0.688       -         
===========================================================================================


Path information for path number 4: 
    Propagation time:                        0.688
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.152
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.465

    Number of logic level(s):                0
    Starting point:                          TDC.ts.rfif.FF_60 / Q
    Ending point:                            TDC.ts.rfif.pdp_ram_0_0_0 / ADA5
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKA

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
TDC.ts.rfif.FF_60             FD1P3DX     Q        Out     0.688     0.688       -         
wptr_1                        Net         -        -       -         -           1         
TDC.ts.rfif.pdp_ram_0_0_0     DP16KC      ADA5     In      0.000     0.688       -         
===========================================================================================


Path information for path number 5: 
    Propagation time:                        0.688
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.152
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.465

    Number of logic level(s):                0
    Starting point:                          TDC.ts.rfif.FF_61 / Q
    Ending point:                            TDC.ts.rfif.pdp_ram_0_0_0 / ADA4
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKA

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
TDC.ts.rfif.FF_61             FD1P3DX     Q        Out     0.688     0.688       -         
wptr_0                        Net         -        -       -         -           1         
TDC.ts.rfif.pdp_ram_0_0_0     DP16KC      ADA4     In      0.000     0.688       -         
===========================================================================================




====================================
Detailed Report for Clock: DeBounce_0|Q_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                     Arrival            
Instance                  Reference                      Type        Pin     Net       Time        Slack  
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
FEC.ComOut.RDaLtch.d0     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[0]     0.688       -23.510
FEC.ComOut.RDaLtch.d1     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[1]     0.688       -23.510
FEC.ComOut.RDaLtch.d2     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[2]     0.688       -23.510
FEC.ComOut.RDaLtch.d3     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[3]     0.688       -23.510
FEC.ComOut.RDaLtch.d4     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[4]     0.688       -23.510
FEC.ComOut.RDaLtch.d5     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[5]     0.688       -23.510
FEC.ComOut.RDaLtch.d6     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[6]     0.688       -23.510
FEC.ComOut.RDaLtch.d7     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[7]     0.688       -23.510
FEC.ComOut.RDaLtch.d8     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[8]     0.688       -23.510
FEC.ComOut.RDaLtch.d9     DeBounce_0|Q_derived_clock     FD1P3AY     Q       ca[9]     0.688       -23.510
==========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                            Required            
Instance                   Reference                      Type        Pin     Net              Time         Slack  
                           Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------
FEC.ComOut.RDaLtch.d1      DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca_2[0]      24.366       -23.510
FEC.ComOut.RDaLtch.d2      DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca_3[0]      24.366       -23.510
FEC.ComOut.RDaLtch.d3      DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca_7[0]      24.366       -23.510
FEC.ComOut.RDaLtch.d4      DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca_1[0]      24.366       -23.510
FEC.ComOut.RDaLtch.d5      DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca_26[0]     24.366       -23.510
FEC.ComOut.RDaLtch.d6      DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca_25[0]     24.366       -23.510
FEC.ComOut.RDaLtch.d7      DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca_11[0]     24.366       -23.510
FEC.ComOut.RDaLtch.d8      DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca[0]        24.366       -23.510
FEC.ComOut.RDaLtch.d9      DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca_22[0]     24.366       -23.510
FEC.ComOut.RDaLtch.d10     DeBounce_0|Q_derived_clock     FD1P3AY     D       un1_ca_21[0]     24.366       -23.510
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.857
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      24.307
    - Hold time:                             0.059
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -23.510

    Number of logic level(s):                1
    Starting point:                          FEC.ComOut.RDaLtch.d0 / Q
    Ending point:                            FEC.ComOut.RDaLtch.d1 / D
    The start point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)
    -Timing constraint applied as hold multi cycle path with factor 1 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
FEC.ComOut.RDaLtch.d0      FD1P3AY      Q        Out     0.688     0.688       -         
ca[0]                      Net          -        -       -         -           1         
FEC.ComOut.un1_ca_2[0]     ORCALUT4     A        In      0.000     0.688       -         
FEC.ComOut.un1_ca_2[0]     ORCALUT4     Z        Out     0.169     0.857       -         
un1_ca_2[0]                Net          -        -       -         -           1         
FEC.ComOut.RDaLtch.d1      FD1P3AY      D        In      0.000     0.857       -         
=========================================================================================


Path information for path number 2: 
    Propagation time:                        0.857
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      24.307
    - Hold time:                             0.059
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -23.510

    Number of logic level(s):                1
    Starting point:                          FEC.ComOut.RDaLtch.d1 / Q
    Ending point:                            FEC.ComOut.RDaLtch.d2 / D
    The start point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)
    -Timing constraint applied as hold multi cycle path with factor 1 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
FEC.ComOut.RDaLtch.d1      FD1P3AY      Q        Out     0.688     0.688       -         
ca[1]                      Net          -        -       -         -           1         
FEC.ComOut.un1_ca_3[0]     ORCALUT4     A        In      0.000     0.688       -         
FEC.ComOut.un1_ca_3[0]     ORCALUT4     Z        Out     0.169     0.857       -         
un1_ca_3[0]                Net          -        -       -         -           1         
FEC.ComOut.RDaLtch.d2      FD1P3AY      D        In      0.000     0.857       -         
=========================================================================================


Path information for path number 3: 
    Propagation time:                        0.857
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      24.307
    - Hold time:                             0.059
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -23.510

    Number of logic level(s):                1
    Starting point:                          FEC.ComOut.RDaLtch.d2 / Q
    Ending point:                            FEC.ComOut.RDaLtch.d3 / D
    The start point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)
    -Timing constraint applied as hold multi cycle path with factor 1 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
FEC.ComOut.RDaLtch.d2      FD1P3AY      Q        Out     0.688     0.688       -         
ca[2]                      Net          -        -       -         -           1         
FEC.ComOut.un1_ca_7[0]     ORCALUT4     A        In      0.000     0.688       -         
FEC.ComOut.un1_ca_7[0]     ORCALUT4     Z        Out     0.169     0.857       -         
un1_ca_7[0]                Net          -        -       -         -           1         
FEC.ComOut.RDaLtch.d3      FD1P3AY      D        In      0.000     0.857       -         
=========================================================================================


Path information for path number 4: 
    Propagation time:                        0.857
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      24.307
    - Hold time:                             0.059
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -23.510

    Number of logic level(s):                1
    Starting point:                          FEC.ComOut.RDaLtch.d3 / Q
    Ending point:                            FEC.ComOut.RDaLtch.d4 / D
    The start point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)
    -Timing constraint applied as hold multi cycle path with factor 1 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
FEC.ComOut.RDaLtch.d3      FD1P3AY      Q        Out     0.688     0.688       -         
ca[3]                      Net          -        -       -         -           1         
FEC.ComOut.un1_ca_1[0]     ORCALUT4     A        In      0.000     0.688       -         
FEC.ComOut.un1_ca_1[0]     ORCALUT4     Z        Out     0.169     0.857       -         
un1_ca_1[0]                Net          -        -       -         -           1         
FEC.ComOut.RDaLtch.d4      FD1P3AY      D        In      0.000     0.857       -         
=========================================================================================


Path information for path number 5: 
    Propagation time:                        0.857
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      24.307
    - Hold time:                             0.059
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -23.510

    Number of logic level(s):                1
    Starting point:                          FEC.ComOut.RDaLtch.d4 / Q
    Ending point:                            FEC.ComOut.RDaLtch.d5 / D
    The start point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)
    -Timing constraint applied as hold multi cycle path with factor 1 (from c:DeBounce_0|Q_derived_clock to c:DeBounce_0|Q_derived_clock)

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
FEC.ComOut.RDaLtch.d4       FD1P3AY      Q        Out     0.688     0.688       -         
ca[4]                       Net          -        -       -         -           1         
FEC.ComOut.un1_ca_26[0]     ORCALUT4     A        In      0.000     0.688       -         
FEC.ComOut.un1_ca_26[0]     ORCALUT4     Z        Out     0.169     0.857       -         
un1_ca_26[0]                Net          -        -       -         -           1         
FEC.ComOut.RDaLtch.d5       FD1P3AY      D        In      0.000     0.857       -         
==========================================================================================




====================================
Detailed Report for Clock: DeBounce_1|Q_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                     Arrival            
Instance                  Reference                      Type        Pin     Net       Time        Slack  
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
FEC.findstart.StartFF     DeBounce_1|Q_derived_clock     FD1P3DX     Q       start     1.531       -22.526
==========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                     Required          
Instance              Reference                      Type        Pin     Net       Time         Slack
                      Clock                                                                          
-----------------------------------------------------------------------------------------------------
FEC.shft42.Neg.d0     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
FEC.shft42.Neg.d1     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
FEC.shft42.Neg.d2     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
FEC.shft42.Neg.d3     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
FEC.shft42.Neg.d4     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
FEC.shft42.Neg.d5     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
FEC.shft42.Neg.d6     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
FEC.shft42.Neg.d7     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
FEC.shft42.Neg.d8     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
FEC.shft42.Neg.d9     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     0.264        1.267
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.813
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      24.307
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -22.527

    Number of logic level(s):                1
    Starting point:                          FEC.findstart.StartFF / Q
    Ending point:                            FEC.findstart.StartFF / D
    The start point is clocked by            DeBounce_1|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_1|Q_derived_clock [falling] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:DeBounce_1|Q_derived_clock to c:DeBounce_1|Q_derived_clock)
    -Timing constraint applied as hold multi cycle path with factor 1 (from c:DeBounce_1|Q_derived_clock to c:DeBounce_1|Q_derived_clock)

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
FEC.findstart.StartFF         FD1P3DX      Q        Out     1.531     1.531       -         
start                         Net          -        -       -         -           88        
FEC.findstart.StartFF_RNO     ORCALUT4     A        In      0.000     1.531       -         
FEC.findstart.StartFF_RNO     ORCALUT4     Z        Out     0.282     1.813       -         
N_37_i                        Net          -        -       -         -           1         
FEC.findstart.StartFF         FD1P3DX      D        In      0.000     1.813       -         
============================================================================================


Path information for path number 2: 
    Propagation time:                        1.813
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      18.230
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -16.450

    Number of logic level(s):                1
    Starting point:                          FEC.findstart.StartFF / Q
    Ending point:                            FEC.findstart.StopFF / D
    The start point is clocked by            DeBounce_1|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_1|Q_derived_clock [rising] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:DeBounce_1|Q_derived_clock to c:DeBounce_1|Q_derived_clock)
    -Timing constraint applied as hold multi cycle path with factor 1 (from c:DeBounce_1|Q_derived_clock to c:DeBounce_1|Q_derived_clock)

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
FEC.findstart.StartFF        FD1P3DX      Q        Out     1.531     1.531       -         
start                        Net          -        -       -         -           88        
FEC.findstart.StopFF_RNO     ORCALUT4     A        In      0.000     1.531       -         
FEC.findstart.StopFF_RNO     ORCALUT4     Z        Out     0.282     1.813       -         
N_17_i                       Net          -        -       -         -           1         
FEC.findstart.StopFF         FD1P3DX      D        In      0.000     1.813       -         
===========================================================================================


Path information for path number 3: 
    Propagation time:                        1.531
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.264
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.267

    Number of logic level(s):                0
    Starting point:                          FEC.findstart.StartFF / Q
    Ending point:                            FEC.shft42.Neg.d40 / SP
    The start point is clocked by            DeBounce_1|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
FEC.findstart.StartFF     FD1P3DX     Q        Out     1.531     1.531       -         
start                     Net         -        -       -         -           88        
FEC.shft42.Neg.d40        FD1P3AY     SP       In      0.000     1.531       -         
=======================================================================================


Path information for path number 4: 
    Propagation time:                        1.531
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.264
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.267

    Number of logic level(s):                0
    Starting point:                          FEC.findstart.StartFF / Q
    Ending point:                            FEC.shft42.Neg.d39 / SP
    The start point is clocked by            DeBounce_1|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
FEC.findstart.StartFF     FD1P3DX     Q        Out     1.531     1.531       -         
start                     Net         -        -       -         -           88        
FEC.shft42.Neg.d39        FD1P3AY     SP       In      0.000     1.531       -         
=======================================================================================


Path information for path number 5: 
    Propagation time:                        1.531
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.264
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.267

    Number of logic level(s):                0
    Starting point:                          FEC.findstart.StartFF / Q
    Ending point:                            FEC.shft42.Neg.d38 / SP
    The start point is clocked by            DeBounce_1|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_0|Q_derived_clock [falling] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
FEC.findstart.StartFF     FD1P3DX     Q        Out     1.531     1.531       -         
start                     Net         -        -       -         -           88        
FEC.shft42.Neg.d38        FD1P3AY     SP       In      0.000     1.531       -         
=======================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[0]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]     TriggerTDCTop|INP[0]     FD1S3DX     Q       c[0]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]     TriggerTDCTop|INP[0]     FD1S3DX     D       N_65174_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[0\]\.c[0] / Q
    Ending point:                            TDC.DataInReg.genblk1\[0\]\.c[0] / D
    The start point is clocked by            TriggerTDCTop|INP[0] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[0] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]       FD1S3DX      Q        Out     0.802     0.802       -         
c[0]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[0\]\.c_0[0]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[0\]\.c_0[0]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65174_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[0\]\.c[0]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[1]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[1\]\.c[1]     TriggerTDCTop|INP[1]     FD1S3DX     Q       c[1]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[1\]\.c[1]     TriggerTDCTop|INP[1]     FD1S3DX     D       N_65175_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[1\]\.c[1] / Q
    Ending point:                            TDC.DataInReg.genblk1\[1\]\.c[1] / D
    The start point is clocked by            TriggerTDCTop|INP[1] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[1] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[1\]\.c[1]       FD1S3DX      Q        Out     0.802     0.802       -         
c[1]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[1\]\.c_0[1]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[1\]\.c_0[1]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65175_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[1\]\.c[1]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[2]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[2\]\.c[2]     TriggerTDCTop|INP[2]     FD1S3DX     Q       c[2]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[2\]\.c[2]     TriggerTDCTop|INP[2]     FD1S3DX     D       N_65176_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[2\]\.c[2] / Q
    Ending point:                            TDC.DataInReg.genblk1\[2\]\.c[2] / D
    The start point is clocked by            TriggerTDCTop|INP[2] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[2] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[2\]\.c[2]       FD1S3DX      Q        Out     0.802     0.802       -         
c[2]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[2\]\.c_0[2]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[2\]\.c_0[2]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65176_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[2\]\.c[2]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[3]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[3\]\.c[3]     TriggerTDCTop|INP[3]     FD1S3DX     Q       c[3]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[3\]\.c[3]     TriggerTDCTop|INP[3]     FD1S3DX     D       N_65177_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[3\]\.c[3] / Q
    Ending point:                            TDC.DataInReg.genblk1\[3\]\.c[3] / D
    The start point is clocked by            TriggerTDCTop|INP[3] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[3] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[3\]\.c[3]       FD1S3DX      Q        Out     0.802     0.802       -         
c[3]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[3\]\.c_0[3]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[3\]\.c_0[3]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65177_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[3\]\.c[3]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[4]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[4\]\.c[4]     TriggerTDCTop|INP[4]     FD1S3DX     Q       c[4]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[4\]\.c[4]     TriggerTDCTop|INP[4]     FD1S3DX     D       N_65178_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[4\]\.c[4] / Q
    Ending point:                            TDC.DataInReg.genblk1\[4\]\.c[4] / D
    The start point is clocked by            TriggerTDCTop|INP[4] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[4] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[4\]\.c[4]       FD1S3DX      Q        Out     0.802     0.802       -         
c[4]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[4\]\.c_0[4]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[4\]\.c_0[4]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65178_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[4\]\.c[4]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[5]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[5\]\.c[5]     TriggerTDCTop|INP[5]     FD1S3DX     Q       c[5]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[5\]\.c[5]     TriggerTDCTop|INP[5]     FD1S3DX     D       N_65179_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[5\]\.c[5] / Q
    Ending point:                            TDC.DataInReg.genblk1\[5\]\.c[5] / D
    The start point is clocked by            TriggerTDCTop|INP[5] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[5] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[5\]\.c[5]       FD1S3DX      Q        Out     0.802     0.802       -         
c[5]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[5\]\.c_0[5]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[5\]\.c_0[5]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65179_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[5\]\.c[5]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[6]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[6\]\.c[6]     TriggerTDCTop|INP[6]     FD1S3DX     Q       c[6]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[6\]\.c[6]     TriggerTDCTop|INP[6]     FD1S3DX     D       N_65180_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[6\]\.c[6] / Q
    Ending point:                            TDC.DataInReg.genblk1\[6\]\.c[6] / D
    The start point is clocked by            TriggerTDCTop|INP[6] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[6] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[6\]\.c[6]       FD1S3DX      Q        Out     0.802     0.802       -         
c[6]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[6\]\.c_0[6]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[6\]\.c_0[6]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65180_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[6\]\.c[6]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[7]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[7\]\.c[7]     TriggerTDCTop|INP[7]     FD1S3DX     Q       c[7]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[7\]\.c[7]     TriggerTDCTop|INP[7]     FD1S3DX     D       N_65181_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[7\]\.c[7] / Q
    Ending point:                            TDC.DataInReg.genblk1\[7\]\.c[7] / D
    The start point is clocked by            TriggerTDCTop|INP[7] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[7] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[7\]\.c[7]       FD1S3DX      Q        Out     0.802     0.802       -         
c[7]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[7\]\.c_0[7]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[7\]\.c_0[7]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65181_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[7\]\.c[7]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[8]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[8\]\.c[8]     TriggerTDCTop|INP[8]     FD1S3DX     Q       c[8]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[8\]\.c[8]     TriggerTDCTop|INP[8]     FD1S3DX     D       N_65182_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[8\]\.c[8] / Q
    Ending point:                            TDC.DataInReg.genblk1\[8\]\.c[8] / D
    The start point is clocked by            TriggerTDCTop|INP[8] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[8] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[8\]\.c[8]       FD1S3DX      Q        Out     0.802     0.802       -         
c[8]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[8\]\.c_0[8]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[8\]\.c_0[8]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65182_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[8\]\.c[8]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[9]
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference                Type        Pin     Net      Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[9\]\.c[9]     TriggerTDCTop|INP[9]     FD1S3DX     Q       c[9]     0.802       1.052
============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                   Required          
Instance                             Reference                Type        Pin     Net           Time         Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[9\]\.c[9]     TriggerTDCTop|INP[9]     FD1S3DX     D       N_65183_0     0.032        1.052
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[9\]\.c[9] / Q
    Ending point:                            TDC.DataInReg.genblk1\[9\]\.c[9] / D
    The start point is clocked by            TriggerTDCTop|INP[9] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[9] [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[9\]\.c[9]       FD1S3DX      Q        Out     0.802     0.802       -         
c[9]                                   Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[9\]\.c_0[9]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[9\]\.c_0[9]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65183_0                              Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[9\]\.c[9]       FD1S3DX      D        In      0.000     1.084       -         
=====================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[10]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[10\]\.c[10]     TriggerTDCTop|INP[10]     FD1S3DX     Q       c[10]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[10\]\.c[10]     TriggerTDCTop|INP[10]     FD1S3DX     D       N_65184_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[10\]\.c[10] / Q
    Ending point:                            TDC.DataInReg.genblk1\[10\]\.c[10] / D
    The start point is clocked by            TriggerTDCTop|INP[10] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[10] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[10\]\.c[10]       FD1S3DX      Q        Out     0.802     0.802       -         
c[10]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[10\]\.c_0[10]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[10\]\.c_0[10]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65184_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[10\]\.c[10]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[11]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[11\]\.c[11]     TriggerTDCTop|INP[11]     FD1S3DX     Q       c[11]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[11\]\.c[11]     TriggerTDCTop|INP[11]     FD1S3DX     D       N_65185_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[11\]\.c[11] / Q
    Ending point:                            TDC.DataInReg.genblk1\[11\]\.c[11] / D
    The start point is clocked by            TriggerTDCTop|INP[11] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[11] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[11\]\.c[11]       FD1S3DX      Q        Out     0.802     0.802       -         
c[11]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[11\]\.c_0[11]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[11\]\.c_0[11]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65185_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[11\]\.c[11]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[12]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[12\]\.c[12]     TriggerTDCTop|INP[12]     FD1S3DX     Q       c[12]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[12\]\.c[12]     TriggerTDCTop|INP[12]     FD1S3DX     D       N_65186_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[12\]\.c[12] / Q
    Ending point:                            TDC.DataInReg.genblk1\[12\]\.c[12] / D
    The start point is clocked by            TriggerTDCTop|INP[12] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[12] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[12\]\.c[12]       FD1S3DX      Q        Out     0.802     0.802       -         
c[12]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[12\]\.c_0[12]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[12\]\.c_0[12]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65186_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[12\]\.c[12]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[13]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[13\]\.c[13]     TriggerTDCTop|INP[13]     FD1S3DX     Q       c[13]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[13\]\.c[13]     TriggerTDCTop|INP[13]     FD1S3DX     D       N_65187_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[13\]\.c[13] / Q
    Ending point:                            TDC.DataInReg.genblk1\[13\]\.c[13] / D
    The start point is clocked by            TriggerTDCTop|INP[13] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[13] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[13\]\.c[13]       FD1S3DX      Q        Out     0.802     0.802       -         
c[13]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[13\]\.c_0[13]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[13\]\.c_0[13]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65187_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[13\]\.c[13]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[14]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[14\]\.c[14]     TriggerTDCTop|INP[14]     FD1S3DX     Q       c[14]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[14\]\.c[14]     TriggerTDCTop|INP[14]     FD1S3DX     D       N_65188_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[14\]\.c[14] / Q
    Ending point:                            TDC.DataInReg.genblk1\[14\]\.c[14] / D
    The start point is clocked by            TriggerTDCTop|INP[14] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[14] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[14\]\.c[14]       FD1S3DX      Q        Out     0.802     0.802       -         
c[14]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[14\]\.c_0[14]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[14\]\.c_0[14]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65188_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[14\]\.c[14]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[15]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[15\]\.c[15]     TriggerTDCTop|INP[15]     FD1S3DX     Q       c[15]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[15\]\.c[15]     TriggerTDCTop|INP[15]     FD1S3DX     D       N_65189_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[15\]\.c[15] / Q
    Ending point:                            TDC.DataInReg.genblk1\[15\]\.c[15] / D
    The start point is clocked by            TriggerTDCTop|INP[15] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[15] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[15\]\.c[15]       FD1S3DX      Q        Out     0.802     0.802       -         
c[15]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[15\]\.c_0[15]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[15\]\.c_0[15]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65189_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[15\]\.c[15]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[16]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[16\]\.c[16]     TriggerTDCTop|INP[16]     FD1S3DX     Q       c[16]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[16\]\.c[16]     TriggerTDCTop|INP[16]     FD1S3DX     D       N_65190_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[16\]\.c[16] / Q
    Ending point:                            TDC.DataInReg.genblk1\[16\]\.c[16] / D
    The start point is clocked by            TriggerTDCTop|INP[16] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[16] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[16\]\.c[16]       FD1S3DX      Q        Out     0.802     0.802       -         
c[16]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[16\]\.c_0[16]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[16\]\.c_0[16]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65190_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[16\]\.c[16]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[17]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[17\]\.c[17]     TriggerTDCTop|INP[17]     FD1S3DX     Q       c[17]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[17\]\.c[17]     TriggerTDCTop|INP[17]     FD1S3DX     D       N_65191_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[17\]\.c[17] / Q
    Ending point:                            TDC.DataInReg.genblk1\[17\]\.c[17] / D
    The start point is clocked by            TriggerTDCTop|INP[17] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[17] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[17\]\.c[17]       FD1S3DX      Q        Out     0.802     0.802       -         
c[17]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[17\]\.c_0[17]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[17\]\.c_0[17]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65191_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[17\]\.c[17]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[18]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[18\]\.c[18]     TriggerTDCTop|INP[18]     FD1S3DX     Q       c[18]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[18\]\.c[18]     TriggerTDCTop|INP[18]     FD1S3DX     D       N_65192_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[18\]\.c[18] / Q
    Ending point:                            TDC.DataInReg.genblk1\[18\]\.c[18] / D
    The start point is clocked by            TriggerTDCTop|INP[18] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[18] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[18\]\.c[18]       FD1S3DX      Q        Out     0.802     0.802       -         
c[18]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[18\]\.c_0[18]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[18\]\.c_0[18]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65192_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[18\]\.c[18]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[19]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[19\]\.c[19]     TriggerTDCTop|INP[19]     FD1S3DX     Q       c[19]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[19\]\.c[19]     TriggerTDCTop|INP[19]     FD1S3DX     D       N_65193_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[19\]\.c[19] / Q
    Ending point:                            TDC.DataInReg.genblk1\[19\]\.c[19] / D
    The start point is clocked by            TriggerTDCTop|INP[19] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[19] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[19\]\.c[19]       FD1S3DX      Q        Out     0.802     0.802       -         
c[19]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[19\]\.c_0[19]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[19\]\.c_0[19]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65193_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[19\]\.c[19]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[20]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[20\]\.c[20]     TriggerTDCTop|INP[20]     FD1S3DX     Q       c[20]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[20\]\.c[20]     TriggerTDCTop|INP[20]     FD1S3DX     D       N_65194_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[20\]\.c[20] / Q
    Ending point:                            TDC.DataInReg.genblk1\[20\]\.c[20] / D
    The start point is clocked by            TriggerTDCTop|INP[20] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[20] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[20\]\.c[20]       FD1S3DX      Q        Out     0.802     0.802       -         
c[20]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[20\]\.c_0[20]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[20\]\.c_0[20]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65194_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[20\]\.c[20]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[21]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[21\]\.c[21]     TriggerTDCTop|INP[21]     FD1S3DX     Q       c[21]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[21\]\.c[21]     TriggerTDCTop|INP[21]     FD1S3DX     D       N_65195_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[21\]\.c[21] / Q
    Ending point:                            TDC.DataInReg.genblk1\[21\]\.c[21] / D
    The start point is clocked by            TriggerTDCTop|INP[21] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[21] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[21\]\.c[21]       FD1S3DX      Q        Out     0.802     0.802       -         
c[21]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[21\]\.c_0[21]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[21\]\.c_0[21]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65195_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[21\]\.c[21]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[22]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[22\]\.c[22]     TriggerTDCTop|INP[22]     FD1S3DX     Q       c[22]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[22\]\.c[22]     TriggerTDCTop|INP[22]     FD1S3DX     D       N_65196_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[22\]\.c[22] / Q
    Ending point:                            TDC.DataInReg.genblk1\[22\]\.c[22] / D
    The start point is clocked by            TriggerTDCTop|INP[22] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[22] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[22\]\.c[22]       FD1S3DX      Q        Out     0.802     0.802       -         
c[22]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[22\]\.c_0[22]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[22\]\.c_0[22]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65196_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[22\]\.c[22]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[23]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[23\]\.c[23]     TriggerTDCTop|INP[23]     FD1S3DX     Q       c[23]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[23\]\.c[23]     TriggerTDCTop|INP[23]     FD1S3DX     D       N_65197_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[23\]\.c[23] / Q
    Ending point:                            TDC.DataInReg.genblk1\[23\]\.c[23] / D
    The start point is clocked by            TriggerTDCTop|INP[23] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[23] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[23\]\.c[23]       FD1S3DX      Q        Out     0.802     0.802       -         
c[23]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[23\]\.c_0[23]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[23\]\.c_0[23]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65197_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[23\]\.c[23]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[24]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[24\]\.c[24]     TriggerTDCTop|INP[24]     FD1S3DX     Q       c[24]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[24\]\.c[24]     TriggerTDCTop|INP[24]     FD1S3DX     D       N_65198_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[24\]\.c[24] / Q
    Ending point:                            TDC.DataInReg.genblk1\[24\]\.c[24] / D
    The start point is clocked by            TriggerTDCTop|INP[24] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[24] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[24\]\.c[24]       FD1S3DX      Q        Out     0.802     0.802       -         
c[24]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[24\]\.c_0[24]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[24\]\.c_0[24]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65198_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[24\]\.c[24]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[25]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[25\]\.c[25]     TriggerTDCTop|INP[25]     FD1S3DX     Q       c[25]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[25\]\.c[25]     TriggerTDCTop|INP[25]     FD1S3DX     D       N_65199_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[25\]\.c[25] / Q
    Ending point:                            TDC.DataInReg.genblk1\[25\]\.c[25] / D
    The start point is clocked by            TriggerTDCTop|INP[25] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[25] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[25\]\.c[25]       FD1S3DX      Q        Out     0.802     0.802       -         
c[25]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[25\]\.c_0[25]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[25\]\.c_0[25]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65199_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[25\]\.c[25]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[26]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[26\]\.c[26]     TriggerTDCTop|INP[26]     FD1S3DX     Q       c[26]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[26\]\.c[26]     TriggerTDCTop|INP[26]     FD1S3DX     D       N_65200_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[26\]\.c[26] / Q
    Ending point:                            TDC.DataInReg.genblk1\[26\]\.c[26] / D
    The start point is clocked by            TriggerTDCTop|INP[26] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[26] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[26\]\.c[26]       FD1S3DX      Q        Out     0.802     0.802       -         
c[26]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[26\]\.c_0[26]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[26\]\.c_0[26]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65200_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[26\]\.c[26]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[27]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[27\]\.c[27]     TriggerTDCTop|INP[27]     FD1S3DX     Q       c[27]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[27\]\.c[27]     TriggerTDCTop|INP[27]     FD1S3DX     D       N_65201_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[27\]\.c[27] / Q
    Ending point:                            TDC.DataInReg.genblk1\[27\]\.c[27] / D
    The start point is clocked by            TriggerTDCTop|INP[27] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[27] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[27\]\.c[27]       FD1S3DX      Q        Out     0.802     0.802       -         
c[27]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[27\]\.c_0[27]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[27\]\.c_0[27]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65201_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[27\]\.c[27]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[28]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[28\]\.c[28]     TriggerTDCTop|INP[28]     FD1S3DX     Q       c[28]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[28\]\.c[28]     TriggerTDCTop|INP[28]     FD1S3DX     D       N_65202_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[28\]\.c[28] / Q
    Ending point:                            TDC.DataInReg.genblk1\[28\]\.c[28] / D
    The start point is clocked by            TriggerTDCTop|INP[28] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[28] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[28\]\.c[28]       FD1S3DX      Q        Out     0.802     0.802       -         
c[28]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[28\]\.c_0[28]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[28\]\.c_0[28]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65202_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[28\]\.c[28]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[29]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[29\]\.c[29]     TriggerTDCTop|INP[29]     FD1S3DX     Q       c[29]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[29\]\.c[29]     TriggerTDCTop|INP[29]     FD1S3DX     D       N_65203_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[29\]\.c[29] / Q
    Ending point:                            TDC.DataInReg.genblk1\[29\]\.c[29] / D
    The start point is clocked by            TriggerTDCTop|INP[29] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[29] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[29\]\.c[29]       FD1S3DX      Q        Out     0.802     0.802       -         
c[29]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[29\]\.c_0[29]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[29\]\.c_0[29]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65203_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[29\]\.c[29]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[30]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[30\]\.c[30]     TriggerTDCTop|INP[30]     FD1S3DX     Q       c[30]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[30\]\.c[30]     TriggerTDCTop|INP[30]     FD1S3DX     D       N_65204_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[30\]\.c[30] / Q
    Ending point:                            TDC.DataInReg.genblk1\[30\]\.c[30] / D
    The start point is clocked by            TriggerTDCTop|INP[30] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[30] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[30\]\.c[30]       FD1S3DX      Q        Out     0.802     0.802       -         
c[30]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[30\]\.c_0[30]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[30\]\.c_0[30]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65204_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[30\]\.c[30]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[31]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[31\]\.c[31]     TriggerTDCTop|INP[31]     FD1S3DX     Q       c[31]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[31\]\.c[31]     TriggerTDCTop|INP[31]     FD1S3DX     D       N_65205_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[31\]\.c[31] / Q
    Ending point:                            TDC.DataInReg.genblk1\[31\]\.c[31] / D
    The start point is clocked by            TriggerTDCTop|INP[31] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[31] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[31\]\.c[31]       FD1S3DX      Q        Out     0.802     0.802       -         
c[31]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[31\]\.c_0[31]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[31\]\.c_0[31]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65205_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[31\]\.c[31]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[32]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[32\]\.c[32]     TriggerTDCTop|INP[32]     FD1S3DX     Q       c[32]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[32\]\.c[32]     TriggerTDCTop|INP[32]     FD1S3DX     D       N_65206_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[32\]\.c[32] / Q
    Ending point:                            TDC.DataInReg.genblk1\[32\]\.c[32] / D
    The start point is clocked by            TriggerTDCTop|INP[32] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[32] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[32\]\.c[32]       FD1S3DX      Q        Out     0.802     0.802       -         
c[32]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[32\]\.c_0[32]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[32\]\.c_0[32]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65206_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[32\]\.c[32]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[33]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[33\]\.c[33]     TriggerTDCTop|INP[33]     FD1S3DX     Q       c[33]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[33\]\.c[33]     TriggerTDCTop|INP[33]     FD1S3DX     D       N_65207_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[33\]\.c[33] / Q
    Ending point:                            TDC.DataInReg.genblk1\[33\]\.c[33] / D
    The start point is clocked by            TriggerTDCTop|INP[33] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[33] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[33\]\.c[33]       FD1S3DX      Q        Out     0.802     0.802       -         
c[33]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[33\]\.c_0[33]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[33\]\.c_0[33]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65207_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[33\]\.c[33]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[34]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[34\]\.c[34]     TriggerTDCTop|INP[34]     FD1S3DX     Q       c[34]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[34\]\.c[34]     TriggerTDCTop|INP[34]     FD1S3DX     D       N_65208_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[34\]\.c[34] / Q
    Ending point:                            TDC.DataInReg.genblk1\[34\]\.c[34] / D
    The start point is clocked by            TriggerTDCTop|INP[34] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[34] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[34\]\.c[34]       FD1S3DX      Q        Out     0.802     0.802       -         
c[34]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[34\]\.c_0[34]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[34\]\.c_0[34]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65208_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[34\]\.c[34]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[35]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[35\]\.c[35]     TriggerTDCTop|INP[35]     FD1S3DX     Q       c[35]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[35\]\.c[35]     TriggerTDCTop|INP[35]     FD1S3DX     D       N_65209_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[35\]\.c[35] / Q
    Ending point:                            TDC.DataInReg.genblk1\[35\]\.c[35] / D
    The start point is clocked by            TriggerTDCTop|INP[35] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[35] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[35\]\.c[35]       FD1S3DX      Q        Out     0.802     0.802       -         
c[35]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[35\]\.c_0[35]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[35\]\.c_0[35]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65209_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[35\]\.c[35]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[36]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[36\]\.c[36]     TriggerTDCTop|INP[36]     FD1S3DX     Q       c[36]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[36\]\.c[36]     TriggerTDCTop|INP[36]     FD1S3DX     D       N_65210_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[36\]\.c[36] / Q
    Ending point:                            TDC.DataInReg.genblk1\[36\]\.c[36] / D
    The start point is clocked by            TriggerTDCTop|INP[36] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[36] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[36\]\.c[36]       FD1S3DX      Q        Out     0.802     0.802       -         
c[36]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[36\]\.c_0[36]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[36\]\.c_0[36]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65210_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[36\]\.c[36]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[37]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[37\]\.c[37]     TriggerTDCTop|INP[37]     FD1S3DX     Q       c[37]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[37\]\.c[37]     TriggerTDCTop|INP[37]     FD1S3DX     D       N_65211_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[37\]\.c[37] / Q
    Ending point:                            TDC.DataInReg.genblk1\[37\]\.c[37] / D
    The start point is clocked by            TriggerTDCTop|INP[37] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[37] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[37\]\.c[37]       FD1S3DX      Q        Out     0.802     0.802       -         
c[37]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[37\]\.c_0[37]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[37\]\.c_0[37]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65211_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[37\]\.c[37]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[38]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[38\]\.c[38]     TriggerTDCTop|INP[38]     FD1S3DX     Q       c[38]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[38\]\.c[38]     TriggerTDCTop|INP[38]     FD1S3DX     D       N_65212_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[38\]\.c[38] / Q
    Ending point:                            TDC.DataInReg.genblk1\[38\]\.c[38] / D
    The start point is clocked by            TriggerTDCTop|INP[38] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[38] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[38\]\.c[38]       FD1S3DX      Q        Out     0.802     0.802       -         
c[38]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[38\]\.c_0[38]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[38\]\.c_0[38]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65212_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[38\]\.c[38]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[39]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[39\]\.c[39]     TriggerTDCTop|INP[39]     FD1S3DX     Q       c[39]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[39\]\.c[39]     TriggerTDCTop|INP[39]     FD1S3DX     D       N_65213_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[39\]\.c[39] / Q
    Ending point:                            TDC.DataInReg.genblk1\[39\]\.c[39] / D
    The start point is clocked by            TriggerTDCTop|INP[39] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[39] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[39\]\.c[39]       FD1S3DX      Q        Out     0.802     0.802       -         
c[39]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[39\]\.c_0[39]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[39\]\.c_0[39]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65213_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[39\]\.c[39]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[40]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[40\]\.c[40]     TriggerTDCTop|INP[40]     FD1S3DX     Q       c[40]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[40\]\.c[40]     TriggerTDCTop|INP[40]     FD1S3DX     D       N_65214_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[40\]\.c[40] / Q
    Ending point:                            TDC.DataInReg.genblk1\[40\]\.c[40] / D
    The start point is clocked by            TriggerTDCTop|INP[40] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[40] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[40\]\.c[40]       FD1S3DX      Q        Out     0.802     0.802       -         
c[40]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[40\]\.c_0[40]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[40\]\.c_0[40]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65214_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[40\]\.c[40]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[41]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[41\]\.c[41]     TriggerTDCTop|INP[41]     FD1S3DX     Q       c[41]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[41\]\.c[41]     TriggerTDCTop|INP[41]     FD1S3DX     D       N_65215_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[41\]\.c[41] / Q
    Ending point:                            TDC.DataInReg.genblk1\[41\]\.c[41] / D
    The start point is clocked by            TriggerTDCTop|INP[41] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[41] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[41\]\.c[41]       FD1S3DX      Q        Out     0.802     0.802       -         
c[41]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[41\]\.c_0[41]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[41\]\.c_0[41]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65215_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[41\]\.c[41]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[42]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[42\]\.c[42]     TriggerTDCTop|INP[42]     FD1S3DX     Q       c[42]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[42\]\.c[42]     TriggerTDCTop|INP[42]     FD1S3DX     D       N_65216_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[42\]\.c[42] / Q
    Ending point:                            TDC.DataInReg.genblk1\[42\]\.c[42] / D
    The start point is clocked by            TriggerTDCTop|INP[42] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[42] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[42\]\.c[42]       FD1S3DX      Q        Out     0.802     0.802       -         
c[42]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[42\]\.c_0[42]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[42\]\.c_0[42]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65216_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[42\]\.c[42]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[43]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[43\]\.c[43]     TriggerTDCTop|INP[43]     FD1S3DX     Q       c[43]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[43\]\.c[43]     TriggerTDCTop|INP[43]     FD1S3DX     D       N_65217_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[43\]\.c[43] / Q
    Ending point:                            TDC.DataInReg.genblk1\[43\]\.c[43] / D
    The start point is clocked by            TriggerTDCTop|INP[43] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[43] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[43\]\.c[43]       FD1S3DX      Q        Out     0.802     0.802       -         
c[43]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[43\]\.c_0[43]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[43\]\.c_0[43]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65217_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[43\]\.c[43]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[44]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[44\]\.c[44]     TriggerTDCTop|INP[44]     FD1S3DX     Q       c[44]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[44\]\.c[44]     TriggerTDCTop|INP[44]     FD1S3DX     D       N_65218_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[44\]\.c[44] / Q
    Ending point:                            TDC.DataInReg.genblk1\[44\]\.c[44] / D
    The start point is clocked by            TriggerTDCTop|INP[44] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[44] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[44\]\.c[44]       FD1S3DX      Q        Out     0.802     0.802       -         
c[44]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[44\]\.c_0[44]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[44\]\.c_0[44]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65218_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[44\]\.c[44]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[45]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[45\]\.c[45]     TriggerTDCTop|INP[45]     FD1S3DX     Q       c[45]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[45\]\.c[45]     TriggerTDCTop|INP[45]     FD1S3DX     D       N_65219_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[45\]\.c[45] / Q
    Ending point:                            TDC.DataInReg.genblk1\[45\]\.c[45] / D
    The start point is clocked by            TriggerTDCTop|INP[45] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[45] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[45\]\.c[45]       FD1S3DX      Q        Out     0.802     0.802       -         
c[45]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[45\]\.c_0[45]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[45\]\.c_0[45]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65219_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[45\]\.c[45]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[46]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[46\]\.c[46]     TriggerTDCTop|INP[46]     FD1S3DX     Q       c[46]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[46\]\.c[46]     TriggerTDCTop|INP[46]     FD1S3DX     D       N_65220_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[46\]\.c[46] / Q
    Ending point:                            TDC.DataInReg.genblk1\[46\]\.c[46] / D
    The start point is clocked by            TriggerTDCTop|INP[46] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[46] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[46\]\.c[46]       FD1S3DX      Q        Out     0.802     0.802       -         
c[46]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[46\]\.c_0[46]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[46\]\.c_0[46]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65220_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[46\]\.c[46]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: TriggerTDCTop|INP[47]
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival          
Instance                               Reference                 Type        Pin     Net       Time        Slack
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[47\]\.c[47]     TriggerTDCTop|INP[47]     FD1S3DX     Q       c[47]     0.802       1.052
================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required          
Instance                               Reference                 Type        Pin     Net           Time         Slack
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[47\]\.c[47]     TriggerTDCTop|INP[47]     FD1S3DX     D       N_65221_0     0.032        1.052
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.084
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.032
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.052

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[47\]\.c[47] / Q
    Ending point:                            TDC.DataInReg.genblk1\[47\]\.c[47] / D
    The start point is clocked by            TriggerTDCTop|INP[47] [rising] on pin CK
    The end   point is clocked by            TriggerTDCTop|INP[47] [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[47\]\.c[47]       FD1S3DX      Q        Out     0.802     0.802       -         
c[47]                                    Net          -        -       -         -           3         
TDC.DataInReg.genblk1\[47\]\.c_0[47]     ORCALUT4     B        In      0.000     0.802       -         
TDC.DataInReg.genblk1\[47\]\.c_0[47]     ORCALUT4     Z        Out     0.282     1.084       -         
N_65221_0                                Net          -        -       -         -           1         
TDC.DataInReg.genblk1\[47\]\.c[47]       FD1S3DX      D        In      0.000     1.084       -         
=======================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                Starting                                          Arrival           
Instance                        Reference     Type        Pin     Net             Time        Slack 
                                Clock                                                               
----------------------------------------------------------------------------------------------------
TDC.ts.rfif.AND2_t13            System        AND2        Z       rden_i          0.000       -1.192
TDC.ts.rfif.AND2_t14            System        AND2        Z       wren_i          0.000       -1.192
TDC.Tdc.fb0.LA.Laf.AND2_t19     System        AND2        Z       rden_i          0.000       -1.192
TDC.Tdc.fb0.LA.Laf.AND2_t20     System        AND2        Z       wren_i          0.000       -1.192
TDC.Tdc.fb0.TimeLtch[0]         System        FD1S3AX     Q       TimeLtch[0]     0.748       -0.444
TDC.Tdc.fb0.TimeLtch[1]         System        FD1S3AX     Q       TimeLtch[1]     0.748       -0.444
TDC.Tdc.fb0.TimeLtch[2]         System        FD1S3AX     Q       TimeLtch[2]     0.748       -0.444
TDC.Tdc.fb0.TimeLtch[3]         System        FD1S3AX     Q       TimeLtch[3]     0.748       -0.444
TDC.Tdc.fb0.TimeLtch[4]         System        FD1S3AX     Q       TimeLtch[4]     0.748       -0.444
TDC.Tdc.fb0.TimeLtch[5]         System        FD1S3AX     Q       TimeLtch[5]     0.748       -0.444
====================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                           Required           
Instance                             Reference     Type         Pin     Net             Time         Slack 
                                     Clock                                                                 
-----------------------------------------------------------------------------------------------------------
TDC.ts.rfif.pdp_ram_0_0_0            System        DP16KC       CEA     wren_i          1.192        -1.192
TDC.ts.rfif.pdp_ram_0_0_0            System        DP16KC       CEB     rden_i          1.192        -1.192
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     System        PDPW16KC     CER     rden_i          1.192        -1.192
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     System        PDPW16KC     CEW     wren_i          1.192        -1.192
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     System        PDPW16KC     DI0     TimeLtch[0]     1.192        -0.444
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     System        PDPW16KC     DI1     TimeLtch[1]     1.192        -0.444
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     System        PDPW16KC     DI2     TimeLtch[2]     1.192        -0.444
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     System        PDPW16KC     DI3     TimeLtch[3]     1.192        -0.444
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     System        PDPW16KC     DI4     TimeLtch[4]     1.192        -0.444
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     System        PDPW16KC     DI5     TimeLtch[5]     1.192        -0.444
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             1.192
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -1.192

    Number of logic level(s):                0
    Starting point:                          TDC.ts.rfif.AND2_t13 / Z
    Ending point:                            TDC.ts.rfif.pdp_ram_0_0_0 / CEB
    The start point is clocked by            System [rising]
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKB

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.ts.rfif.AND2_t13          AND2       Z        Out     0.000     0.000       -         
rden_i                        Net        -        -       -         -           22        
TDC.ts.rfif.pdp_ram_0_0_0     DP16KC     CEB      In      0.000     0.000       -         
==========================================================================================


Path information for path number 2: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             1.192
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -1.192

    Number of logic level(s):                0
    Starting point:                          TDC.ts.rfif.AND2_t14 / Z
    Ending point:                            TDC.ts.rfif.pdp_ram_0_0_0 / CEA
    The start point is clocked by            System [rising]
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKA

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.ts.rfif.AND2_t14          AND2       Z        Out     0.000     0.000       -         
wren_i                        Net        -        -       -         -           22        
TDC.ts.rfif.pdp_ram_0_0_0     DP16KC     CEA      In      0.000     0.000       -         
==========================================================================================


Path information for path number 3: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             1.192
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -1.192

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb0.LA.Laf.AND2_t19 / Z
    Ending point:                            TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0 / CER
    The start point is clocked by            System [rising]
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKR

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.LA.Laf.AND2_t19          AND2         Z        Out     0.000     0.000       -         
rden_i                               Net          -        -       -         -           33        
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     PDPW16KC     CER      In      0.000     0.000       -         
===================================================================================================


Path information for path number 4: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             1.192
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -1.192

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb0.LA.Laf.AND2_t20 / Z
    Ending point:                            TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0 / CEW
    The start point is clocked by            System [rising]
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKR

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.LA.Laf.AND2_t20          AND2         Z        Out     0.000     0.000       -         
wren_i                               Net          -        -       -         -           33        
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     PDPW16KC     CEW      In      0.000     0.000       -         
===================================================================================================


Path information for path number 5: 
    Propagation time:                        0.748
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             1.192
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.444

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb0.TimeLtch[0] / Q
    Ending point:                            TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0 / DI0
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CLKR

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.TimeLtch[0]              FD1S3AX      Q        Out     0.748     0.748       -         
TimeLtch[0]                          Net          -        -       -         -           2         
TDC.Tdc.fb0.LA.Laf.pdp_ram_0_0_0     PDPW16KC     DI0      In      0.000     0.748       -         
===================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None
