--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml lab02.twx lab02.ncd -o lab02.twr lab02.pcf

Design file:              lab02.ncd
Physical constraint file: lab02.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
fixpointpos<0>  |   24.322(R)|   -1.229(R)|clk_BUFGP         |   0.000|
fixpointpos<1>  |   23.604(R)|   -1.493(R)|clk_BUFGP         |   0.000|
fixpointpos<2>  |   19.245(R)|   -1.204(R)|clk_BUFGP         |   0.000|
fixpointpos<3>  |   19.077(R)|   -1.321(R)|clk_BUFGP         |   0.000|
fixpointpos<4>  |   18.314(R)|   -1.232(R)|clk_BUFGP         |   0.000|
opcode          |   20.683(R)|    0.239(R)|clk_BUFGP         |   0.000|
targetnumber<0> |   24.520(R)|   -2.947(R)|clk_BUFGP         |   0.000|
targetnumber<1> |   24.258(R)|   -3.352(R)|clk_BUFGP         |   0.000|
targetnumber<2> |   24.445(R)|   -3.327(R)|clk_BUFGP         |   0.000|
targetnumber<3> |   24.225(R)|   -4.101(R)|clk_BUFGP         |   0.000|
targetnumber<4> |   24.264(R)|   -4.084(R)|clk_BUFGP         |   0.000|
targetnumber<5> |   24.197(R)|   -3.998(R)|clk_BUFGP         |   0.000|
targetnumber<6> |   23.876(R)|   -4.063(R)|clk_BUFGP         |   0.000|
targetnumber<7> |   23.926(R)|   -4.364(R)|clk_BUFGP         |   0.000|
targetnumber<8> |   24.112(R)|   -4.321(R)|clk_BUFGP         |   0.000|
targetnumber<9> |   23.832(R)|   -4.370(R)|clk_BUFGP         |   0.000|
targetnumber<10>|   23.258(R)|   -4.417(R)|clk_BUFGP         |   0.000|
targetnumber<11>|   22.387(R)|   -4.272(R)|clk_BUFGP         |   0.000|
targetnumber<12>|   22.569(R)|   -3.957(R)|clk_BUFGP         |   0.000|
targetnumber<13>|   22.265(R)|   -4.013(R)|clk_BUFGP         |   0.000|
targetnumber<14>|   22.429(R)|   -4.022(R)|clk_BUFGP         |   0.000|
targetnumber<15>|   21.986(R)|   -4.129(R)|clk_BUFGP         |   0.000|
targetnumber<16>|   21.663(R)|   -3.827(R)|clk_BUFGP         |   0.000|
targetnumber<17>|   21.735(R)|   -3.218(R)|clk_BUFGP         |   0.000|
targetnumber<18>|   21.615(R)|   -2.829(R)|clk_BUFGP         |   0.000|
targetnumber<19>|   21.523(R)|   -3.373(R)|clk_BUFGP         |   0.000|
targetnumber<20>|   21.594(R)|   -4.012(R)|clk_BUFGP         |   0.000|
targetnumber<21>|   21.356(R)|   -3.645(R)|clk_BUFGP         |   0.000|
targetnumber<22>|   20.898(R)|   -3.884(R)|clk_BUFGP         |   0.000|
targetnumber<23>|   23.505(R)|   -4.248(R)|clk_BUFGP         |   0.000|
targetnumber<24>|   22.925(R)|   -4.087(R)|clk_BUFGP         |   0.000|
targetnumber<25>|   19.778(R)|   -3.226(R)|clk_BUFGP         |   0.000|
targetnumber<26>|   19.257(R)|   -3.475(R)|clk_BUFGP         |   0.000|
targetnumber<27>|   18.039(R)|   -3.467(R)|clk_BUFGP         |   0.000|
targetnumber<28>|   17.262(R)|   -3.819(R)|clk_BUFGP         |   0.000|
targetnumber<29>|   17.582(R)|   -3.221(R)|clk_BUFGP         |   0.000|
targetnumber<30>|   16.457(R)|   -3.417(R)|clk_BUFGP         |   0.000|
targetnumber<31>|   20.746(R)|   -1.932(R)|clk_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
result<0>   |    5.762(R)|clk_BUFGP         |   0.000|
result<1>   |    5.762(R)|clk_BUFGP         |   0.000|
result<2>   |    5.760(R)|clk_BUFGP         |   0.000|
result<3>   |    5.760(R)|clk_BUFGP         |   0.000|
result<4>   |    5.755(R)|clk_BUFGP         |   0.000|
result<5>   |    5.755(R)|clk_BUFGP         |   0.000|
result<6>   |    5.752(R)|clk_BUFGP         |   0.000|
result<7>   |    5.748(R)|clk_BUFGP         |   0.000|
result<8>   |    5.748(R)|clk_BUFGP         |   0.000|
result<9>   |    5.751(R)|clk_BUFGP         |   0.000|
result<10>  |    5.751(R)|clk_BUFGP         |   0.000|
result<11>  |    5.751(R)|clk_BUFGP         |   0.000|
result<12>  |    5.751(R)|clk_BUFGP         |   0.000|
result<13>  |    5.750(R)|clk_BUFGP         |   0.000|
result<14>  |    5.750(R)|clk_BUFGP         |   0.000|
result<15>  |    5.750(R)|clk_BUFGP         |   0.000|
result<16>  |    5.750(R)|clk_BUFGP         |   0.000|
result<17>  |    5.752(R)|clk_BUFGP         |   0.000|
result<18>  |    5.757(R)|clk_BUFGP         |   0.000|
result<19>  |    5.757(R)|clk_BUFGP         |   0.000|
result<20>  |    5.761(R)|clk_BUFGP         |   0.000|
result<21>  |    5.761(R)|clk_BUFGP         |   0.000|
result<22>  |    5.772(R)|clk_BUFGP         |   0.000|
result<23>  |    5.759(R)|clk_BUFGP         |   0.000|
result<24>  |    5.774(R)|clk_BUFGP         |   0.000|
result<25>  |    5.764(R)|clk_BUFGP         |   0.000|
result<26>  |    5.772(R)|clk_BUFGP         |   0.000|
result<27>  |    5.764(R)|clk_BUFGP         |   0.000|
result<28>  |    5.776(R)|clk_BUFGP         |   0.000|
result<29>  |    5.776(R)|clk_BUFGP         |   0.000|
result<30>  |    5.759(R)|clk_BUFGP         |   0.000|
result<31>  |    5.774(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Apr 15 20:00:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



