# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab05_project.srcs/sources_1/new/halfadder.sv" \
"../../../../Lab05_project.srcs/sources_1/new/fulladder.sv" \
"../../../../Lab05_project.srcs/sources_1/new/addersub.sv" \
"C:/Users/MEYERSM/Downloads/addersub_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
