
*** Running vivado
    with args -log bd_1361_gapping_demand_update_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_gapping_demand_update_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_1361_gapping_demand_update_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.816 ; gain = 88.984 ; free physical = 93028 ; free virtual = 116529
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_gapping_demand_update_0
Command: synth_design -top bd_1361_gapping_demand_update_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1923
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3427.605 ; gain = 355.758 ; free physical = 89992 ; free virtual = 113497
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.026; parent = 2367.423; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4654.336; parent = 3431.578; children = 1222.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_1361_gapping_demand_update_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_4/synth/bd_1361_gapping_demand_update_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'bd_1361_gapping_demand_update_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_4/synth/bd_1361_gapping_demand_update_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3498.551 ; gain = 426.703 ; free physical = 89878 ; free virtual = 113384
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.026; parent = 2367.423; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4781.789; parent = 3498.547; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3516.359 ; gain = 444.512 ; free physical = 89846 ; free virtual = 113352
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.026; parent = 2367.423; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4799.602; parent = 3516.359; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3516.359 ; gain = 444.512 ; free physical = 89857 ; free virtual = 113363
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.026; parent = 2367.423; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4799.602; parent = 3516.359; children = 1283.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3516.359 ; gain = 0.000 ; free physical = 89856 ; free virtual = 113362
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.133 ; gain = 0.000 ; free physical = 88917 ; free virtual = 112432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3560.074 ; gain = 5.941 ; free physical = 88895 ; free virtual = 112410
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3560.074 ; gain = 488.227 ; free physical = 86550 ; free virtual = 110066
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.026; parent = 2367.423; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4843.316; parent = 3560.074; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3560.074 ; gain = 488.227 ; free physical = 86489 ; free virtual = 110005
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.026; parent = 2367.423; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4843.316; parent = 3560.074; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3560.074 ; gain = 488.227 ; free physical = 86462 ; free virtual = 109978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.026; parent = 2367.423; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4843.316; parent = 3560.074; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3560.078 ; gain = 488.230 ; free physical = 86549 ; free virtual = 110069
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.026; parent = 2367.423; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4843.316; parent = 3560.074; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3560.078 ; gain = 488.230 ; free physical = 86158 ; free virtual = 109682
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.026; parent = 2367.423; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4843.316; parent = 3560.074; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3884.230 ; gain = 812.383 ; free physical = 83669 ; free virtual = 107202
Synthesis current peak Physical Memory [PSS] (MB): peak = 2925.816; parent = 2797.093; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5167.473; parent = 3884.230; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3884.230 ; gain = 812.383 ; free physical = 83670 ; free virtual = 107198
Synthesis current peak Physical Memory [PSS] (MB): peak = 2925.830; parent = 2797.106; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5167.473; parent = 3884.230; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3903.258 ; gain = 831.410 ; free physical = 83643 ; free virtual = 107172
Synthesis current peak Physical Memory [PSS] (MB): peak = 2926.049; parent = 2797.325; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5186.504; parent = 3903.262; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3909.199 ; gain = 837.352 ; free physical = 83478 ; free virtual = 107004
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.010; parent = 2798.473; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.441; parent = 3909.199; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3909.199 ; gain = 837.352 ; free physical = 83469 ; free virtual = 106996
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.014; parent = 2798.477; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.441; parent = 3909.199; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3909.199 ; gain = 837.352 ; free physical = 83461 ; free virtual = 106988
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.027; parent = 2798.490; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.441; parent = 3909.199; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3909.199 ; gain = 837.352 ; free physical = 83451 ; free virtual = 106978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.030; parent = 2798.493; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.441; parent = 3909.199; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3909.199 ; gain = 837.352 ; free physical = 83452 ; free virtual = 106979
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.031; parent = 2798.494; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.441; parent = 3909.199; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3909.199 ; gain = 837.352 ; free physical = 83419 ; free virtual = 106945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.031; parent = 2798.494; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.441; parent = 3909.199; children = 1283.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3909.199 ; gain = 837.352 ; free physical = 83411 ; free virtual = 106938
Synthesis current peak Physical Memory [PSS] (MB): peak = 2928.043; parent = 2798.506; children = 129.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.441; parent = 3909.199; children = 1283.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 3909.199 ; gain = 793.637 ; free physical = 83477 ; free virtual = 107004
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3909.203 ; gain = 837.352 ; free physical = 83493 ; free virtual = 107020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3919.105 ; gain = 0.000 ; free physical = 83679 ; free virtual = 107205
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3996.785 ; gain = 0.000 ; free physical = 83586 ; free virtual = 107118
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8a0ba242
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 3996.785 ; gain = 2043.402 ; free physical = 83781 ; free virtual = 107312
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_gapping_demand_update_0_synth_1/bd_1361_gapping_demand_update_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_gapping_demand_update_0, cache-ID = 2ee670eeec4f76d7
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_gapping_demand_update_0_synth_1/bd_1361_gapping_demand_update_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_gapping_demand_update_0_utilization_synth.rpt -pb bd_1361_gapping_demand_update_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:12:43 2023...
