#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Tue Oct 21 20:38:50 2014
# Process ID: 24767
# Log file: /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/system_wrapper.vdi
# Journal file: /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1408.062 ; gain = 394.453
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_Clk'. [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc:724]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc:724]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_0_Clk'. [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc:763]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc:763]
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc]
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1420.066 ; gain = 670.188
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1422.066 ; gain = 1.992

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.1/data/ip'.
INFO: [IP_Flow 19-3825] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.cache/a925e7c1".
INFO: [IP_Flow 19-3825] Re-using generated and synthesized IP, "xilinx.com:ip:ila:4.0", from Vivado Debug IP cache, "/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.cache/02a5c84f".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1447.066 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: fc3781da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.066 ; gain = 25.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d6f5cfdd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.121 ; gain = 43.055

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 50 inverter(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 388 cells.
Phase 3 Constant Propagation | Checksum: 165fa37f2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1465.121 ; gain = 43.055

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1358 unconnected nets.
INFO: [Opt 31-11] Eliminated 4836 unconnected cells.
Phase 4 Sweep | Checksum: c16b02be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1465.121 ; gain = 43.055
Ending Logic Optimization Task | Checksum: c16b02be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1465.121 ; gain = 43.055
Implement Debug Cores | Checksum: fc3781da
Logic Optimization | Checksum: f5e2c56f

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: c16b02be

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1465.121 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 30 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 60
Ending Power Optimization Task | Checksum: 19d432b68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.145 ; gain = 121.023
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1586.145 ; gain = 166.078
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1586.148 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1586.156 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1586.156 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 7bc077ac

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1586.156 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 7bc077ac

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1586.156 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 7bc077ac

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1586.156 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 9419142b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1610.156 ; gain = 24.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 9419142b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 6cdcfe66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 6cdcfe66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1610.156 ; gain = 24.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 6cdcfe66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.156 ; gain = 24.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d70fb0bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 1a18b6e33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1610.156 ; gain = 24.000
Phase 1.1.6.1 Place Init Design | Checksum: 1c421deb5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.156 ; gain = 24.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 1c421deb5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 1c421deb5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.156 ; gain = 24.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 1c421deb5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.156 ; gain = 24.000
Phase 1.1 Placer Initialization Core | Checksum: 1c421deb5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.156 ; gain = 24.000
Phase 1 Placer Initialization | Checksum: 1c421deb5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13d4c4f59

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13d4c4f59

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: da625b88

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10666755f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 8db9bfdd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 1610.156 ; gain = 24.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1a1a09443

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 1634.168 ; gain = 48.012

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a1a09443

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 1634.168 ; gain = 48.012
Phase 3 Detail Placement | Checksum: 1a1a09443

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 1634.168 ; gain = 48.012

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 11fcba19d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 1634.168 ; gain = 48.012

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.665. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1365f02e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 1634.168 ; gain = 48.012
Phase 4.2 Post Placement Optimization | Checksum: 1365f02e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 1634.168 ; gain = 48.012

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1365f02e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 1634.168 ; gain = 48.012

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1365f02e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 1634.168 ; gain = 48.012
Phase 4.4 Placer Reporting | Checksum: 1365f02e3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 1634.168 ; gain = 48.012

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 15b062b37

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 1634.168 ; gain = 48.012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15b062b37

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 1634.168 ; gain = 48.012
Ending Placer Task | Checksum: d3d1bc3f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 1634.168 ; gain = 48.012
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 1634.168 ; gain = 48.020
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1634.172 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1634.172 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 112a21f93

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1716.840 ; gain = 82.660

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 112a21f93

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1716.844 ; gain = 82.664
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 1542fa995

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1747.105 ; gain = 112.926
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.7    | TNS=0      | WHS=-0.267 | THS=-294   |

Phase 2 Router Initialization | Checksum: 1542fa995

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1747.105 ; gain = 112.926

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 46416aca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1756.105 ; gain = 121.926

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 602
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d545b994

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 1756.105 ; gain = 121.926
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.16   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c814851b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1756.105 ; gain = 121.926
Phase 4 Rip-up And Reroute | Checksum: 1c814851b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1756.105 ; gain = 121.926

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1c814851b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1756.105 ; gain = 121.926
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.25   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1c814851b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1756.105 ; gain = 121.926

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1c814851b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1756.105 ; gain = 121.926

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1c814851b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 1756.105 ; gain = 121.926
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.25   | TNS=0      | WHS=0.0226 | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1c814851b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 1756.105 ; gain = 121.926

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.06124 %
  Global Horizontal Routing Utilization  = 1.50583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c814851b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 1756.105 ; gain = 121.926

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c814851b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 1756.105 ; gain = 121.926

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 14db08114

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 1756.105 ; gain = 121.926

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.25   | TNS=0      | WHS=0.0226 | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 14db08114

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 1756.105 ; gain = 121.926
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 14db08114

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 1756.105 ; gain = 121.926

Routing Is Done.

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 1756.105 ; gain = 121.926
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 1756.105 ; gain = 121.934
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1756.109 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 21 20:41:09 2014. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2123.336 ; gain = 341.211
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 20:41:09 2014...
