module spi_slave (
input sclk, mosi,cs,
output [7:0] dout,
output reg done 
);
 
integer count = 0;
parameter idle = 0, sample = 1;
reg state,ns;
 
reg [7:0] data = 0;
always@(negedge sclk)
begin
state<=ns;
end
 
  
always@(negedge sclk)
begin
case (state)
 
idle: begin
done = 1'b0;
 
if(cs == 1'b0)
ns = sample;
else
ns = idle;
end
 
sample: 
begin
        if(count < 8)
        begin
        count = count + 1;
        data = {data[6:0],mosi};
        ns=sample;
        end
        else
        begin
        count = 0;
        ns = idle;
        done  = 1'b1;
        end
end
 
default : ns=idle;
endcase
 
end
 
assign dout = data;
 
endmodule