|lvds_decoder
DATA_CLK <= altlvds_rx0:inst_1.rx_outclock
PLL_ARESET => altlvds_rx0:inst_1.pll_areset
LVDS_OUTCLK => altlvds_rx0:inst_1.rx_inclock
LVDS_OUTCTR => lvds_in_map:inst_0.LVDS_CTR
LVDS_OUT[0] => lvds_in_map:inst_0.LVDS_CH[0]
LVDS_OUT[1] => lvds_in_map:inst_0.LVDS_CH[1]
LVDS_OUT[2] => lvds_in_map:inst_0.LVDS_CH[2]
LVDS_OUT[3] => lvds_in_map:inst_0.LVDS_CH[3]
LVDS_OUT[4] => lvds_in_map:inst_0.LVDS_CH[4]
LVDS_OUT[5] => lvds_in_map:inst_0.LVDS_CH[5]
LVDS_OUT[6] => lvds_in_map:inst_0.LVDS_CH[6]
LVDS_OUT[7] => lvds_in_map:inst_0.LVDS_CH[7]
LVDS_OUT[8] => lvds_in_map:inst_0.LVDS_CH[8]
LVDS_OUT[9] => lvds_in_map:inst_0.LVDS_CH[9]
LVDS_OUT[10] => lvds_in_map:inst_0.LVDS_CH[10]
LVDS_OUT[11] => lvds_in_map:inst_0.LVDS_CH[11]
LVDS_OUT[12] => lvds_in_map:inst_0.LVDS_CH[12]
LVDS_OUT[13] => lvds_in_map:inst_0.LVDS_CH[13]
LVDS_OUT[14] => lvds_in_map:inst_0.LVDS_CH[14]
LVDS_OUT[15] => lvds_in_map:inst_0.LVDS_CH[15]
DATA_OUT19 <= lvds_out_map:inst_2.OUT19
DATA_OUT18 <= lvds_out_map:inst_2.OUT18
DATA_OUT17 <= lvds_out_map:inst_2.OUT17
DATA_OUT16 <= lvds_out_map:inst_2.OUT16
DATA_OUT15 <= lvds_out_map:inst_2.OUT15
DATA_OUT14 <= lvds_out_map:inst_2.OUT14
DATA_OUT13 <= lvds_out_map:inst_2.OUT13
DATA_OUT12 <= lvds_out_map:inst_2.OUT12
DATA_OUT11 <= lvds_out_map:inst_2.OUT11
DATA_OUT10 <= lvds_out_map:inst_2.OUT10
DATA_OUT109 <= lvds_out_map:inst_2.OUT109
DATA_OUT108 <= lvds_out_map:inst_2.OUT108
DATA_OUT107 <= lvds_out_map:inst_2.OUT107
DATA_OUT106 <= lvds_out_map:inst_2.OUT106
DATA_OUT105 <= lvds_out_map:inst_2.OUT105
DATA_OUT104 <= lvds_out_map:inst_2.OUT104
DATA_OUT103 <= lvds_out_map:inst_2.OUT103
DATA_OUT102 <= lvds_out_map:inst_2.OUT102
DATA_OUT101 <= lvds_out_map:inst_2.OUT101
DATA_OUT100 <= lvds_out_map:inst_2.OUT100
DATA_OUT119 <= lvds_out_map:inst_2.OUT119
DATA_OUT118 <= lvds_out_map:inst_2.OUT118
DATA_OUT117 <= lvds_out_map:inst_2.OUT117
DATA_OUT116 <= lvds_out_map:inst_2.OUT116
DATA_OUT115 <= lvds_out_map:inst_2.OUT115
DATA_OUT114 <= lvds_out_map:inst_2.OUT114
DATA_OUT113 <= lvds_out_map:inst_2.OUT113
DATA_OUT112 <= lvds_out_map:inst_2.OUT112
DATA_OUT111 <= lvds_out_map:inst_2.OUT111
DATA_OUT110 <= lvds_out_map:inst_2.OUT110
DATA_OUT129 <= lvds_out_map:inst_2.OUT129
DATA_OUT128 <= lvds_out_map:inst_2.OUT128
DATA_OUT127 <= lvds_out_map:inst_2.OUT127
DATA_OUT126 <= lvds_out_map:inst_2.OUT126
DATA_OUT125 <= lvds_out_map:inst_2.OUT125
DATA_OUT124 <= lvds_out_map:inst_2.OUT124
DATA_OUT123 <= lvds_out_map:inst_2.OUT123
DATA_OUT122 <= lvds_out_map:inst_2.OUT122
DATA_OUT121 <= lvds_out_map:inst_2.OUT121
DATA_OUT120 <= lvds_out_map:inst_2.OUT120
DATA_OUT139 <= lvds_out_map:inst_2.OUT139
DATA_OUT138 <= lvds_out_map:inst_2.OUT138
DATA_OUT137 <= lvds_out_map:inst_2.OUT137
DATA_OUT136 <= lvds_out_map:inst_2.OUT136
DATA_OUT135 <= lvds_out_map:inst_2.OUT135
DATA_OUT134 <= lvds_out_map:inst_2.OUT134
DATA_OUT133 <= lvds_out_map:inst_2.OUT133
DATA_OUT132 <= lvds_out_map:inst_2.OUT132
DATA_OUT131 <= lvds_out_map:inst_2.OUT131
DATA_OUT130 <= lvds_out_map:inst_2.OUT130
DATA_OUT149 <= lvds_out_map:inst_2.OUT149
DATA_OUT148 <= lvds_out_map:inst_2.OUT148
DATA_OUT147 <= lvds_out_map:inst_2.OUT147
DATA_OUT146 <= lvds_out_map:inst_2.OUT146
DATA_OUT145 <= lvds_out_map:inst_2.OUT145
DATA_OUT144 <= lvds_out_map:inst_2.OUT144
DATA_OUT143 <= lvds_out_map:inst_2.OUT143
DATA_OUT142 <= lvds_out_map:inst_2.OUT142
DATA_OUT141 <= lvds_out_map:inst_2.OUT141
DATA_OUT140 <= lvds_out_map:inst_2.OUT140
DATA_OUT159 <= lvds_out_map:inst_2.OUT159
DATA_OUT158 <= lvds_out_map:inst_2.OUT158
DATA_OUT157 <= lvds_out_map:inst_2.OUT157
DATA_OUT156 <= lvds_out_map:inst_2.OUT156
DATA_OUT155 <= lvds_out_map:inst_2.OUT155
DATA_OUT154 <= lvds_out_map:inst_2.OUT154
DATA_OUT153 <= lvds_out_map:inst_2.OUT153
DATA_OUT152 <= lvds_out_map:inst_2.OUT152
DATA_OUT151 <= lvds_out_map:inst_2.OUT151
DATA_OUT150 <= lvds_out_map:inst_2.OUT150
DATA_OUT169 <= lvds_out_map:inst_2.OUT169
DATA_OUT168 <= lvds_out_map:inst_2.OUT168
DATA_OUT167 <= lvds_out_map:inst_2.OUT167
DATA_OUT166 <= lvds_out_map:inst_2.OUT166
DATA_OUT165 <= lvds_out_map:inst_2.OUT165
DATA_OUT164 <= lvds_out_map:inst_2.OUT164
DATA_OUT163 <= lvds_out_map:inst_2.OUT163
DATA_OUT162 <= lvds_out_map:inst_2.OUT162
DATA_OUT161 <= lvds_out_map:inst_2.OUT161
DATA_OUT160 <= lvds_out_map:inst_2.OUT160
DATA_OUT2[0] <= lvds_out_map:inst_2.OUT2[0]
DATA_OUT2[1] <= lvds_out_map:inst_2.OUT2[1]
DATA_OUT2[2] <= lvds_out_map:inst_2.OUT2[2]
DATA_OUT2[3] <= lvds_out_map:inst_2.OUT2[3]
DATA_OUT2[4] <= lvds_out_map:inst_2.OUT2[4]
DATA_OUT2[5] <= lvds_out_map:inst_2.OUT2[5]
DATA_OUT2[6] <= lvds_out_map:inst_2.OUT2[6]
DATA_OUT2[7] <= lvds_out_map:inst_2.OUT2[7]
DATA_OUT2[8] <= lvds_out_map:inst_2.OUT2[8]
DATA_OUT2[9] <= lvds_out_map:inst_2.OUT2[9]
DATA_OUT3[0] <= lvds_out_map:inst_2.OUT3[0]
DATA_OUT3[1] <= lvds_out_map:inst_2.OUT3[1]
DATA_OUT3[2] <= lvds_out_map:inst_2.OUT3[2]
DATA_OUT3[3] <= lvds_out_map:inst_2.OUT3[3]
DATA_OUT3[4] <= lvds_out_map:inst_2.OUT3[4]
DATA_OUT3[5] <= lvds_out_map:inst_2.OUT3[5]
DATA_OUT3[6] <= lvds_out_map:inst_2.OUT3[6]
DATA_OUT3[7] <= lvds_out_map:inst_2.OUT3[7]
DATA_OUT3[8] <= lvds_out_map:inst_2.OUT3[8]
DATA_OUT3[9] <= lvds_out_map:inst_2.OUT3[9]
DATA_OUT4[0] <= lvds_out_map:inst_2.OUT4[0]
DATA_OUT4[1] <= lvds_out_map:inst_2.OUT4[1]
DATA_OUT4[2] <= lvds_out_map:inst_2.OUT4[2]
DATA_OUT4[3] <= lvds_out_map:inst_2.OUT4[3]
DATA_OUT4[4] <= lvds_out_map:inst_2.OUT4[4]
DATA_OUT4[5] <= lvds_out_map:inst_2.OUT4[5]
DATA_OUT4[6] <= lvds_out_map:inst_2.OUT4[6]
DATA_OUT4[7] <= lvds_out_map:inst_2.OUT4[7]
DATA_OUT4[8] <= lvds_out_map:inst_2.OUT4[8]
DATA_OUT4[9] <= lvds_out_map:inst_2.OUT4[9]
DATA_OUT5[0] <= lvds_out_map:inst_2.OUT5[0]
DATA_OUT5[1] <= lvds_out_map:inst_2.OUT5[1]
DATA_OUT5[2] <= lvds_out_map:inst_2.OUT5[2]
DATA_OUT5[3] <= lvds_out_map:inst_2.OUT5[3]
DATA_OUT5[4] <= lvds_out_map:inst_2.OUT5[4]
DATA_OUT5[5] <= lvds_out_map:inst_2.OUT5[5]
DATA_OUT5[6] <= lvds_out_map:inst_2.OUT5[6]
DATA_OUT5[7] <= lvds_out_map:inst_2.OUT5[7]
DATA_OUT5[8] <= lvds_out_map:inst_2.OUT5[8]
DATA_OUT5[9] <= lvds_out_map:inst_2.OUT5[9]
DATA_OUT6[0] <= lvds_out_map:inst_2.OUT6[0]
DATA_OUT6[1] <= lvds_out_map:inst_2.OUT6[1]
DATA_OUT6[2] <= lvds_out_map:inst_2.OUT6[2]
DATA_OUT6[3] <= lvds_out_map:inst_2.OUT6[3]
DATA_OUT6[4] <= lvds_out_map:inst_2.OUT6[4]
DATA_OUT6[5] <= lvds_out_map:inst_2.OUT6[5]
DATA_OUT6[6] <= lvds_out_map:inst_2.OUT6[6]
DATA_OUT6[7] <= lvds_out_map:inst_2.OUT6[7]
DATA_OUT6[8] <= lvds_out_map:inst_2.OUT6[8]
DATA_OUT6[9] <= lvds_out_map:inst_2.OUT6[9]
DATA_OUT7[0] <= lvds_out_map:inst_2.OUT7[0]
DATA_OUT7[1] <= lvds_out_map:inst_2.OUT7[1]
DATA_OUT7[2] <= lvds_out_map:inst_2.OUT7[2]
DATA_OUT7[3] <= lvds_out_map:inst_2.OUT7[3]
DATA_OUT7[4] <= lvds_out_map:inst_2.OUT7[4]
DATA_OUT7[5] <= lvds_out_map:inst_2.OUT7[5]
DATA_OUT7[6] <= lvds_out_map:inst_2.OUT7[6]
DATA_OUT7[7] <= lvds_out_map:inst_2.OUT7[7]
DATA_OUT7[8] <= lvds_out_map:inst_2.OUT7[8]
DATA_OUT7[9] <= lvds_out_map:inst_2.OUT7[9]
DATA_OUT8[0] <= lvds_out_map:inst_2.OUT8[0]
DATA_OUT8[1] <= lvds_out_map:inst_2.OUT8[1]
DATA_OUT8[2] <= lvds_out_map:inst_2.OUT8[2]
DATA_OUT8[3] <= lvds_out_map:inst_2.OUT8[3]
DATA_OUT8[4] <= lvds_out_map:inst_2.OUT8[4]
DATA_OUT8[5] <= lvds_out_map:inst_2.OUT8[5]
DATA_OUT8[6] <= lvds_out_map:inst_2.OUT8[6]
DATA_OUT8[7] <= lvds_out_map:inst_2.OUT8[7]
DATA_OUT8[8] <= lvds_out_map:inst_2.OUT8[8]
DATA_OUT8[9] <= lvds_out_map:inst_2.OUT8[9]
DATA_OUT9[0] <= lvds_out_map:inst_2.OUT9[0]
DATA_OUT9[1] <= lvds_out_map:inst_2.OUT9[1]
DATA_OUT9[2] <= lvds_out_map:inst_2.OUT9[2]
DATA_OUT9[3] <= lvds_out_map:inst_2.OUT9[3]
DATA_OUT9[4] <= lvds_out_map:inst_2.OUT9[4]
DATA_OUT9[5] <= lvds_out_map:inst_2.OUT9[5]
DATA_OUT9[6] <= lvds_out_map:inst_2.OUT9[6]
DATA_OUT9[7] <= lvds_out_map:inst_2.OUT9[7]
DATA_OUT9[8] <= lvds_out_map:inst_2.OUT9[8]
DATA_OUT9[9] <= lvds_out_map:inst_2.OUT9[9]
DATA_OUTCTR[0] <= outctr[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUTCTR[1] <= outctr[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUTCTR[2] <= outctr[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUTCTR[3] <= outctr[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUTCTR[4] <= outctr[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUTCTR[5] <= outctr[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUTCTR[6] <= outctr[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUTCTR[7] <= outctr[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUTCTR[8] <= outctr[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUTCTR[9] <= outctr[9].DB_MAX_OUTPUT_PORT_TYPE


|lvds_decoder|altlvds_rx0:inst_1
pll_areset => altlvds_rx:ALTLVDS_RX_component.pll_areset
rx_data_align => altlvds_rx:ALTLVDS_RX_component.rx_data_align
rx_in[0] => altlvds_rx:ALTLVDS_RX_component.rx_in[0]
rx_in[1] => altlvds_rx:ALTLVDS_RX_component.rx_in[1]
rx_in[2] => altlvds_rx:ALTLVDS_RX_component.rx_in[2]
rx_in[3] => altlvds_rx:ALTLVDS_RX_component.rx_in[3]
rx_in[4] => altlvds_rx:ALTLVDS_RX_component.rx_in[4]
rx_in[5] => altlvds_rx:ALTLVDS_RX_component.rx_in[5]
rx_in[6] => altlvds_rx:ALTLVDS_RX_component.rx_in[6]
rx_in[7] => altlvds_rx:ALTLVDS_RX_component.rx_in[7]
rx_in[8] => altlvds_rx:ALTLVDS_RX_component.rx_in[8]
rx_in[9] => altlvds_rx:ALTLVDS_RX_component.rx_in[9]
rx_in[10] => altlvds_rx:ALTLVDS_RX_component.rx_in[10]
rx_in[11] => altlvds_rx:ALTLVDS_RX_component.rx_in[11]
rx_in[12] => altlvds_rx:ALTLVDS_RX_component.rx_in[12]
rx_in[13] => altlvds_rx:ALTLVDS_RX_component.rx_in[13]
rx_in[14] => altlvds_rx:ALTLVDS_RX_component.rx_in[14]
rx_in[15] => altlvds_rx:ALTLVDS_RX_component.rx_in[15]
rx_in[16] => altlvds_rx:ALTLVDS_RX_component.rx_in[16]
rx_inclock => altlvds_rx:ALTLVDS_RX_component.rx_inclock
rx_out[0] <= altlvds_rx:ALTLVDS_RX_component.rx_out[0]
rx_out[1] <= altlvds_rx:ALTLVDS_RX_component.rx_out[1]
rx_out[2] <= altlvds_rx:ALTLVDS_RX_component.rx_out[2]
rx_out[3] <= altlvds_rx:ALTLVDS_RX_component.rx_out[3]
rx_out[4] <= altlvds_rx:ALTLVDS_RX_component.rx_out[4]
rx_out[5] <= altlvds_rx:ALTLVDS_RX_component.rx_out[5]
rx_out[6] <= altlvds_rx:ALTLVDS_RX_component.rx_out[6]
rx_out[7] <= altlvds_rx:ALTLVDS_RX_component.rx_out[7]
rx_out[8] <= altlvds_rx:ALTLVDS_RX_component.rx_out[8]
rx_out[9] <= altlvds_rx:ALTLVDS_RX_component.rx_out[9]
rx_out[10] <= altlvds_rx:ALTLVDS_RX_component.rx_out[10]
rx_out[11] <= altlvds_rx:ALTLVDS_RX_component.rx_out[11]
rx_out[12] <= altlvds_rx:ALTLVDS_RX_component.rx_out[12]
rx_out[13] <= altlvds_rx:ALTLVDS_RX_component.rx_out[13]
rx_out[14] <= altlvds_rx:ALTLVDS_RX_component.rx_out[14]
rx_out[15] <= altlvds_rx:ALTLVDS_RX_component.rx_out[15]
rx_out[16] <= altlvds_rx:ALTLVDS_RX_component.rx_out[16]
rx_out[17] <= altlvds_rx:ALTLVDS_RX_component.rx_out[17]
rx_out[18] <= altlvds_rx:ALTLVDS_RX_component.rx_out[18]
rx_out[19] <= altlvds_rx:ALTLVDS_RX_component.rx_out[19]
rx_out[20] <= altlvds_rx:ALTLVDS_RX_component.rx_out[20]
rx_out[21] <= altlvds_rx:ALTLVDS_RX_component.rx_out[21]
rx_out[22] <= altlvds_rx:ALTLVDS_RX_component.rx_out[22]
rx_out[23] <= altlvds_rx:ALTLVDS_RX_component.rx_out[23]
rx_out[24] <= altlvds_rx:ALTLVDS_RX_component.rx_out[24]
rx_out[25] <= altlvds_rx:ALTLVDS_RX_component.rx_out[25]
rx_out[26] <= altlvds_rx:ALTLVDS_RX_component.rx_out[26]
rx_out[27] <= altlvds_rx:ALTLVDS_RX_component.rx_out[27]
rx_out[28] <= altlvds_rx:ALTLVDS_RX_component.rx_out[28]
rx_out[29] <= altlvds_rx:ALTLVDS_RX_component.rx_out[29]
rx_out[30] <= altlvds_rx:ALTLVDS_RX_component.rx_out[30]
rx_out[31] <= altlvds_rx:ALTLVDS_RX_component.rx_out[31]
rx_out[32] <= altlvds_rx:ALTLVDS_RX_component.rx_out[32]
rx_out[33] <= altlvds_rx:ALTLVDS_RX_component.rx_out[33]
rx_out[34] <= altlvds_rx:ALTLVDS_RX_component.rx_out[34]
rx_out[35] <= altlvds_rx:ALTLVDS_RX_component.rx_out[35]
rx_out[36] <= altlvds_rx:ALTLVDS_RX_component.rx_out[36]
rx_out[37] <= altlvds_rx:ALTLVDS_RX_component.rx_out[37]
rx_out[38] <= altlvds_rx:ALTLVDS_RX_component.rx_out[38]
rx_out[39] <= altlvds_rx:ALTLVDS_RX_component.rx_out[39]
rx_out[40] <= altlvds_rx:ALTLVDS_RX_component.rx_out[40]
rx_out[41] <= altlvds_rx:ALTLVDS_RX_component.rx_out[41]
rx_out[42] <= altlvds_rx:ALTLVDS_RX_component.rx_out[42]
rx_out[43] <= altlvds_rx:ALTLVDS_RX_component.rx_out[43]
rx_out[44] <= altlvds_rx:ALTLVDS_RX_component.rx_out[44]
rx_out[45] <= altlvds_rx:ALTLVDS_RX_component.rx_out[45]
rx_out[46] <= altlvds_rx:ALTLVDS_RX_component.rx_out[46]
rx_out[47] <= altlvds_rx:ALTLVDS_RX_component.rx_out[47]
rx_out[48] <= altlvds_rx:ALTLVDS_RX_component.rx_out[48]
rx_out[49] <= altlvds_rx:ALTLVDS_RX_component.rx_out[49]
rx_out[50] <= altlvds_rx:ALTLVDS_RX_component.rx_out[50]
rx_out[51] <= altlvds_rx:ALTLVDS_RX_component.rx_out[51]
rx_out[52] <= altlvds_rx:ALTLVDS_RX_component.rx_out[52]
rx_out[53] <= altlvds_rx:ALTLVDS_RX_component.rx_out[53]
rx_out[54] <= altlvds_rx:ALTLVDS_RX_component.rx_out[54]
rx_out[55] <= altlvds_rx:ALTLVDS_RX_component.rx_out[55]
rx_out[56] <= altlvds_rx:ALTLVDS_RX_component.rx_out[56]
rx_out[57] <= altlvds_rx:ALTLVDS_RX_component.rx_out[57]
rx_out[58] <= altlvds_rx:ALTLVDS_RX_component.rx_out[58]
rx_out[59] <= altlvds_rx:ALTLVDS_RX_component.rx_out[59]
rx_out[60] <= altlvds_rx:ALTLVDS_RX_component.rx_out[60]
rx_out[61] <= altlvds_rx:ALTLVDS_RX_component.rx_out[61]
rx_out[62] <= altlvds_rx:ALTLVDS_RX_component.rx_out[62]
rx_out[63] <= altlvds_rx:ALTLVDS_RX_component.rx_out[63]
rx_out[64] <= altlvds_rx:ALTLVDS_RX_component.rx_out[64]
rx_out[65] <= altlvds_rx:ALTLVDS_RX_component.rx_out[65]
rx_out[66] <= altlvds_rx:ALTLVDS_RX_component.rx_out[66]
rx_out[67] <= altlvds_rx:ALTLVDS_RX_component.rx_out[67]
rx_out[68] <= altlvds_rx:ALTLVDS_RX_component.rx_out[68]
rx_out[69] <= altlvds_rx:ALTLVDS_RX_component.rx_out[69]
rx_out[70] <= altlvds_rx:ALTLVDS_RX_component.rx_out[70]
rx_out[71] <= altlvds_rx:ALTLVDS_RX_component.rx_out[71]
rx_out[72] <= altlvds_rx:ALTLVDS_RX_component.rx_out[72]
rx_out[73] <= altlvds_rx:ALTLVDS_RX_component.rx_out[73]
rx_out[74] <= altlvds_rx:ALTLVDS_RX_component.rx_out[74]
rx_out[75] <= altlvds_rx:ALTLVDS_RX_component.rx_out[75]
rx_out[76] <= altlvds_rx:ALTLVDS_RX_component.rx_out[76]
rx_out[77] <= altlvds_rx:ALTLVDS_RX_component.rx_out[77]
rx_out[78] <= altlvds_rx:ALTLVDS_RX_component.rx_out[78]
rx_out[79] <= altlvds_rx:ALTLVDS_RX_component.rx_out[79]
rx_out[80] <= altlvds_rx:ALTLVDS_RX_component.rx_out[80]
rx_out[81] <= altlvds_rx:ALTLVDS_RX_component.rx_out[81]
rx_out[82] <= altlvds_rx:ALTLVDS_RX_component.rx_out[82]
rx_out[83] <= altlvds_rx:ALTLVDS_RX_component.rx_out[83]
rx_out[84] <= altlvds_rx:ALTLVDS_RX_component.rx_out[84]
rx_out[85] <= altlvds_rx:ALTLVDS_RX_component.rx_out[85]
rx_out[86] <= altlvds_rx:ALTLVDS_RX_component.rx_out[86]
rx_out[87] <= altlvds_rx:ALTLVDS_RX_component.rx_out[87]
rx_out[88] <= altlvds_rx:ALTLVDS_RX_component.rx_out[88]
rx_out[89] <= altlvds_rx:ALTLVDS_RX_component.rx_out[89]
rx_out[90] <= altlvds_rx:ALTLVDS_RX_component.rx_out[90]
rx_out[91] <= altlvds_rx:ALTLVDS_RX_component.rx_out[91]
rx_out[92] <= altlvds_rx:ALTLVDS_RX_component.rx_out[92]
rx_out[93] <= altlvds_rx:ALTLVDS_RX_component.rx_out[93]
rx_out[94] <= altlvds_rx:ALTLVDS_RX_component.rx_out[94]
rx_out[95] <= altlvds_rx:ALTLVDS_RX_component.rx_out[95]
rx_out[96] <= altlvds_rx:ALTLVDS_RX_component.rx_out[96]
rx_out[97] <= altlvds_rx:ALTLVDS_RX_component.rx_out[97]
rx_out[98] <= altlvds_rx:ALTLVDS_RX_component.rx_out[98]
rx_out[99] <= altlvds_rx:ALTLVDS_RX_component.rx_out[99]
rx_out[100] <= altlvds_rx:ALTLVDS_RX_component.rx_out[100]
rx_out[101] <= altlvds_rx:ALTLVDS_RX_component.rx_out[101]
rx_out[102] <= altlvds_rx:ALTLVDS_RX_component.rx_out[102]
rx_out[103] <= altlvds_rx:ALTLVDS_RX_component.rx_out[103]
rx_out[104] <= altlvds_rx:ALTLVDS_RX_component.rx_out[104]
rx_out[105] <= altlvds_rx:ALTLVDS_RX_component.rx_out[105]
rx_out[106] <= altlvds_rx:ALTLVDS_RX_component.rx_out[106]
rx_out[107] <= altlvds_rx:ALTLVDS_RX_component.rx_out[107]
rx_out[108] <= altlvds_rx:ALTLVDS_RX_component.rx_out[108]
rx_out[109] <= altlvds_rx:ALTLVDS_RX_component.rx_out[109]
rx_out[110] <= altlvds_rx:ALTLVDS_RX_component.rx_out[110]
rx_out[111] <= altlvds_rx:ALTLVDS_RX_component.rx_out[111]
rx_out[112] <= altlvds_rx:ALTLVDS_RX_component.rx_out[112]
rx_out[113] <= altlvds_rx:ALTLVDS_RX_component.rx_out[113]
rx_out[114] <= altlvds_rx:ALTLVDS_RX_component.rx_out[114]
rx_out[115] <= altlvds_rx:ALTLVDS_RX_component.rx_out[115]
rx_out[116] <= altlvds_rx:ALTLVDS_RX_component.rx_out[116]
rx_out[117] <= altlvds_rx:ALTLVDS_RX_component.rx_out[117]
rx_out[118] <= altlvds_rx:ALTLVDS_RX_component.rx_out[118]
rx_out[119] <= altlvds_rx:ALTLVDS_RX_component.rx_out[119]
rx_out[120] <= altlvds_rx:ALTLVDS_RX_component.rx_out[120]
rx_out[121] <= altlvds_rx:ALTLVDS_RX_component.rx_out[121]
rx_out[122] <= altlvds_rx:ALTLVDS_RX_component.rx_out[122]
rx_out[123] <= altlvds_rx:ALTLVDS_RX_component.rx_out[123]
rx_out[124] <= altlvds_rx:ALTLVDS_RX_component.rx_out[124]
rx_out[125] <= altlvds_rx:ALTLVDS_RX_component.rx_out[125]
rx_out[126] <= altlvds_rx:ALTLVDS_RX_component.rx_out[126]
rx_out[127] <= altlvds_rx:ALTLVDS_RX_component.rx_out[127]
rx_out[128] <= altlvds_rx:ALTLVDS_RX_component.rx_out[128]
rx_out[129] <= altlvds_rx:ALTLVDS_RX_component.rx_out[129]
rx_out[130] <= altlvds_rx:ALTLVDS_RX_component.rx_out[130]
rx_out[131] <= altlvds_rx:ALTLVDS_RX_component.rx_out[131]
rx_out[132] <= altlvds_rx:ALTLVDS_RX_component.rx_out[132]
rx_out[133] <= altlvds_rx:ALTLVDS_RX_component.rx_out[133]
rx_out[134] <= altlvds_rx:ALTLVDS_RX_component.rx_out[134]
rx_out[135] <= altlvds_rx:ALTLVDS_RX_component.rx_out[135]
rx_out[136] <= altlvds_rx:ALTLVDS_RX_component.rx_out[136]
rx_out[137] <= altlvds_rx:ALTLVDS_RX_component.rx_out[137]
rx_out[138] <= altlvds_rx:ALTLVDS_RX_component.rx_out[138]
rx_out[139] <= altlvds_rx:ALTLVDS_RX_component.rx_out[139]
rx_out[140] <= altlvds_rx:ALTLVDS_RX_component.rx_out[140]
rx_out[141] <= altlvds_rx:ALTLVDS_RX_component.rx_out[141]
rx_out[142] <= altlvds_rx:ALTLVDS_RX_component.rx_out[142]
rx_out[143] <= altlvds_rx:ALTLVDS_RX_component.rx_out[143]
rx_out[144] <= altlvds_rx:ALTLVDS_RX_component.rx_out[144]
rx_out[145] <= altlvds_rx:ALTLVDS_RX_component.rx_out[145]
rx_out[146] <= altlvds_rx:ALTLVDS_RX_component.rx_out[146]
rx_out[147] <= altlvds_rx:ALTLVDS_RX_component.rx_out[147]
rx_out[148] <= altlvds_rx:ALTLVDS_RX_component.rx_out[148]
rx_out[149] <= altlvds_rx:ALTLVDS_RX_component.rx_out[149]
rx_out[150] <= altlvds_rx:ALTLVDS_RX_component.rx_out[150]
rx_out[151] <= altlvds_rx:ALTLVDS_RX_component.rx_out[151]
rx_out[152] <= altlvds_rx:ALTLVDS_RX_component.rx_out[152]
rx_out[153] <= altlvds_rx:ALTLVDS_RX_component.rx_out[153]
rx_out[154] <= altlvds_rx:ALTLVDS_RX_component.rx_out[154]
rx_out[155] <= altlvds_rx:ALTLVDS_RX_component.rx_out[155]
rx_out[156] <= altlvds_rx:ALTLVDS_RX_component.rx_out[156]
rx_out[157] <= altlvds_rx:ALTLVDS_RX_component.rx_out[157]
rx_out[158] <= altlvds_rx:ALTLVDS_RX_component.rx_out[158]
rx_out[159] <= altlvds_rx:ALTLVDS_RX_component.rx_out[159]
rx_out[160] <= altlvds_rx:ALTLVDS_RX_component.rx_out[160]
rx_out[161] <= altlvds_rx:ALTLVDS_RX_component.rx_out[161]
rx_out[162] <= altlvds_rx:ALTLVDS_RX_component.rx_out[162]
rx_out[163] <= altlvds_rx:ALTLVDS_RX_component.rx_out[163]
rx_out[164] <= altlvds_rx:ALTLVDS_RX_component.rx_out[164]
rx_out[165] <= altlvds_rx:ALTLVDS_RX_component.rx_out[165]
rx_out[166] <= altlvds_rx:ALTLVDS_RX_component.rx_out[166]
rx_out[167] <= altlvds_rx:ALTLVDS_RX_component.rx_out[167]
rx_out[168] <= altlvds_rx:ALTLVDS_RX_component.rx_out[168]
rx_out[169] <= altlvds_rx:ALTLVDS_RX_component.rx_out[169]
rx_outclock <= altlvds_rx:ALTLVDS_RX_component.rx_outclock


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component
rx_in[0] => altlvds_rx0_lvds_rx:auto_generated.rx_in[0]
rx_in[1] => altlvds_rx0_lvds_rx:auto_generated.rx_in[1]
rx_in[2] => altlvds_rx0_lvds_rx:auto_generated.rx_in[2]
rx_in[3] => altlvds_rx0_lvds_rx:auto_generated.rx_in[3]
rx_in[4] => altlvds_rx0_lvds_rx:auto_generated.rx_in[4]
rx_in[5] => altlvds_rx0_lvds_rx:auto_generated.rx_in[5]
rx_in[6] => altlvds_rx0_lvds_rx:auto_generated.rx_in[6]
rx_in[7] => altlvds_rx0_lvds_rx:auto_generated.rx_in[7]
rx_in[8] => altlvds_rx0_lvds_rx:auto_generated.rx_in[8]
rx_in[9] => altlvds_rx0_lvds_rx:auto_generated.rx_in[9]
rx_in[10] => altlvds_rx0_lvds_rx:auto_generated.rx_in[10]
rx_in[11] => altlvds_rx0_lvds_rx:auto_generated.rx_in[11]
rx_in[12] => altlvds_rx0_lvds_rx:auto_generated.rx_in[12]
rx_in[13] => altlvds_rx0_lvds_rx:auto_generated.rx_in[13]
rx_in[14] => altlvds_rx0_lvds_rx:auto_generated.rx_in[14]
rx_in[15] => altlvds_rx0_lvds_rx:auto_generated.rx_in[15]
rx_in[16] => altlvds_rx0_lvds_rx:auto_generated.rx_in[16]
rx_inclock => altlvds_rx0_lvds_rx:auto_generated.rx_inclock
rx_syncclock => ~NO_FANOUT~
rx_dpaclock => ~NO_FANOUT~
rx_readclock => ~NO_FANOUT~
rx_enable => ~NO_FANOUT~
rx_deskew => ~NO_FANOUT~
rx_pll_enable => ~NO_FANOUT~
rx_data_align => altlvds_rx0_lvds_rx:auto_generated.rx_data_align
rx_data_align_reset => ~NO_FANOUT~
rx_reset[0] => ~NO_FANOUT~
rx_reset[1] => ~NO_FANOUT~
rx_reset[2] => ~NO_FANOUT~
rx_reset[3] => ~NO_FANOUT~
rx_reset[4] => ~NO_FANOUT~
rx_reset[5] => ~NO_FANOUT~
rx_reset[6] => ~NO_FANOUT~
rx_reset[7] => ~NO_FANOUT~
rx_reset[8] => ~NO_FANOUT~
rx_reset[9] => ~NO_FANOUT~
rx_reset[10] => ~NO_FANOUT~
rx_reset[11] => ~NO_FANOUT~
rx_reset[12] => ~NO_FANOUT~
rx_reset[13] => ~NO_FANOUT~
rx_reset[14] => ~NO_FANOUT~
rx_reset[15] => ~NO_FANOUT~
rx_reset[16] => ~NO_FANOUT~
rx_dpll_reset[0] => ~NO_FANOUT~
rx_dpll_reset[1] => ~NO_FANOUT~
rx_dpll_reset[2] => ~NO_FANOUT~
rx_dpll_reset[3] => ~NO_FANOUT~
rx_dpll_reset[4] => ~NO_FANOUT~
rx_dpll_reset[5] => ~NO_FANOUT~
rx_dpll_reset[6] => ~NO_FANOUT~
rx_dpll_reset[7] => ~NO_FANOUT~
rx_dpll_reset[8] => ~NO_FANOUT~
rx_dpll_reset[9] => ~NO_FANOUT~
rx_dpll_reset[10] => ~NO_FANOUT~
rx_dpll_reset[11] => ~NO_FANOUT~
rx_dpll_reset[12] => ~NO_FANOUT~
rx_dpll_reset[13] => ~NO_FANOUT~
rx_dpll_reset[14] => ~NO_FANOUT~
rx_dpll_reset[15] => ~NO_FANOUT~
rx_dpll_reset[16] => ~NO_FANOUT~
rx_dpll_hold[0] => ~NO_FANOUT~
rx_dpll_hold[1] => ~NO_FANOUT~
rx_dpll_hold[2] => ~NO_FANOUT~
rx_dpll_hold[3] => ~NO_FANOUT~
rx_dpll_hold[4] => ~NO_FANOUT~
rx_dpll_hold[5] => ~NO_FANOUT~
rx_dpll_hold[6] => ~NO_FANOUT~
rx_dpll_hold[7] => ~NO_FANOUT~
rx_dpll_hold[8] => ~NO_FANOUT~
rx_dpll_hold[9] => ~NO_FANOUT~
rx_dpll_hold[10] => ~NO_FANOUT~
rx_dpll_hold[11] => ~NO_FANOUT~
rx_dpll_hold[12] => ~NO_FANOUT~
rx_dpll_hold[13] => ~NO_FANOUT~
rx_dpll_hold[14] => ~NO_FANOUT~
rx_dpll_hold[15] => ~NO_FANOUT~
rx_dpll_hold[16] => ~NO_FANOUT~
rx_dpll_enable[0] => ~NO_FANOUT~
rx_dpll_enable[1] => ~NO_FANOUT~
rx_dpll_enable[2] => ~NO_FANOUT~
rx_dpll_enable[3] => ~NO_FANOUT~
rx_dpll_enable[4] => ~NO_FANOUT~
rx_dpll_enable[5] => ~NO_FANOUT~
rx_dpll_enable[6] => ~NO_FANOUT~
rx_dpll_enable[7] => ~NO_FANOUT~
rx_dpll_enable[8] => ~NO_FANOUT~
rx_dpll_enable[9] => ~NO_FANOUT~
rx_dpll_enable[10] => ~NO_FANOUT~
rx_dpll_enable[11] => ~NO_FANOUT~
rx_dpll_enable[12] => ~NO_FANOUT~
rx_dpll_enable[13] => ~NO_FANOUT~
rx_dpll_enable[14] => ~NO_FANOUT~
rx_dpll_enable[15] => ~NO_FANOUT~
rx_dpll_enable[16] => ~NO_FANOUT~
rx_fifo_reset[0] => ~NO_FANOUT~
rx_fifo_reset[1] => ~NO_FANOUT~
rx_fifo_reset[2] => ~NO_FANOUT~
rx_fifo_reset[3] => ~NO_FANOUT~
rx_fifo_reset[4] => ~NO_FANOUT~
rx_fifo_reset[5] => ~NO_FANOUT~
rx_fifo_reset[6] => ~NO_FANOUT~
rx_fifo_reset[7] => ~NO_FANOUT~
rx_fifo_reset[8] => ~NO_FANOUT~
rx_fifo_reset[9] => ~NO_FANOUT~
rx_fifo_reset[10] => ~NO_FANOUT~
rx_fifo_reset[11] => ~NO_FANOUT~
rx_fifo_reset[12] => ~NO_FANOUT~
rx_fifo_reset[13] => ~NO_FANOUT~
rx_fifo_reset[14] => ~NO_FANOUT~
rx_fifo_reset[15] => ~NO_FANOUT~
rx_fifo_reset[16] => ~NO_FANOUT~
rx_channel_data_align[0] => ~NO_FANOUT~
rx_channel_data_align[1] => ~NO_FANOUT~
rx_channel_data_align[2] => ~NO_FANOUT~
rx_channel_data_align[3] => ~NO_FANOUT~
rx_channel_data_align[4] => ~NO_FANOUT~
rx_channel_data_align[5] => ~NO_FANOUT~
rx_channel_data_align[6] => ~NO_FANOUT~
rx_channel_data_align[7] => ~NO_FANOUT~
rx_channel_data_align[8] => ~NO_FANOUT~
rx_channel_data_align[9] => ~NO_FANOUT~
rx_channel_data_align[10] => ~NO_FANOUT~
rx_channel_data_align[11] => ~NO_FANOUT~
rx_channel_data_align[12] => ~NO_FANOUT~
rx_channel_data_align[13] => ~NO_FANOUT~
rx_channel_data_align[14] => ~NO_FANOUT~
rx_channel_data_align[15] => ~NO_FANOUT~
rx_channel_data_align[16] => ~NO_FANOUT~
rx_cda_reset[0] => ~NO_FANOUT~
rx_cda_reset[1] => ~NO_FANOUT~
rx_cda_reset[2] => ~NO_FANOUT~
rx_cda_reset[3] => ~NO_FANOUT~
rx_cda_reset[4] => ~NO_FANOUT~
rx_cda_reset[5] => ~NO_FANOUT~
rx_cda_reset[6] => ~NO_FANOUT~
rx_cda_reset[7] => ~NO_FANOUT~
rx_cda_reset[8] => ~NO_FANOUT~
rx_cda_reset[9] => ~NO_FANOUT~
rx_cda_reset[10] => ~NO_FANOUT~
rx_cda_reset[11] => ~NO_FANOUT~
rx_cda_reset[12] => ~NO_FANOUT~
rx_cda_reset[13] => ~NO_FANOUT~
rx_cda_reset[14] => ~NO_FANOUT~
rx_cda_reset[15] => ~NO_FANOUT~
rx_cda_reset[16] => ~NO_FANOUT~
rx_coreclk[0] => ~NO_FANOUT~
rx_coreclk[1] => ~NO_FANOUT~
rx_coreclk[2] => ~NO_FANOUT~
rx_coreclk[3] => ~NO_FANOUT~
rx_coreclk[4] => ~NO_FANOUT~
rx_coreclk[5] => ~NO_FANOUT~
rx_coreclk[6] => ~NO_FANOUT~
rx_coreclk[7] => ~NO_FANOUT~
rx_coreclk[8] => ~NO_FANOUT~
rx_coreclk[9] => ~NO_FANOUT~
rx_coreclk[10] => ~NO_FANOUT~
rx_coreclk[11] => ~NO_FANOUT~
rx_coreclk[12] => ~NO_FANOUT~
rx_coreclk[13] => ~NO_FANOUT~
rx_coreclk[14] => ~NO_FANOUT~
rx_coreclk[15] => ~NO_FANOUT~
rx_coreclk[16] => ~NO_FANOUT~
pll_areset => altlvds_rx0_lvds_rx:auto_generated.pll_areset
rx_data_reset => ~NO_FANOUT~
pll_phasedone => ~NO_FANOUT~
rx_dpa_lock_reset[0] => ~NO_FANOUT~
rx_dpa_lock_reset[1] => ~NO_FANOUT~
rx_dpa_lock_reset[2] => ~NO_FANOUT~
rx_dpa_lock_reset[3] => ~NO_FANOUT~
rx_dpa_lock_reset[4] => ~NO_FANOUT~
rx_dpa_lock_reset[5] => ~NO_FANOUT~
rx_dpa_lock_reset[6] => ~NO_FANOUT~
rx_dpa_lock_reset[7] => ~NO_FANOUT~
rx_dpa_lock_reset[8] => ~NO_FANOUT~
rx_dpa_lock_reset[9] => ~NO_FANOUT~
rx_dpa_lock_reset[10] => ~NO_FANOUT~
rx_dpa_lock_reset[11] => ~NO_FANOUT~
rx_dpa_lock_reset[12] => ~NO_FANOUT~
rx_dpa_lock_reset[13] => ~NO_FANOUT~
rx_dpa_lock_reset[14] => ~NO_FANOUT~
rx_dpa_lock_reset[15] => ~NO_FANOUT~
rx_dpa_lock_reset[16] => ~NO_FANOUT~
dpa_pll_recal => ~NO_FANOUT~
rx_out[0] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[0]
rx_out[1] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[1]
rx_out[2] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[2]
rx_out[3] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[3]
rx_out[4] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[4]
rx_out[5] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[5]
rx_out[6] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[6]
rx_out[7] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[7]
rx_out[8] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[8]
rx_out[9] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[9]
rx_out[10] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[10]
rx_out[11] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[11]
rx_out[12] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[12]
rx_out[13] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[13]
rx_out[14] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[14]
rx_out[15] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[15]
rx_out[16] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[16]
rx_out[17] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[17]
rx_out[18] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[18]
rx_out[19] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[19]
rx_out[20] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[20]
rx_out[21] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[21]
rx_out[22] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[22]
rx_out[23] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[23]
rx_out[24] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[24]
rx_out[25] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[25]
rx_out[26] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[26]
rx_out[27] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[27]
rx_out[28] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[28]
rx_out[29] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[29]
rx_out[30] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[30]
rx_out[31] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[31]
rx_out[32] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[32]
rx_out[33] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[33]
rx_out[34] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[34]
rx_out[35] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[35]
rx_out[36] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[36]
rx_out[37] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[37]
rx_out[38] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[38]
rx_out[39] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[39]
rx_out[40] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[40]
rx_out[41] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[41]
rx_out[42] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[42]
rx_out[43] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[43]
rx_out[44] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[44]
rx_out[45] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[45]
rx_out[46] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[46]
rx_out[47] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[47]
rx_out[48] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[48]
rx_out[49] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[49]
rx_out[50] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[50]
rx_out[51] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[51]
rx_out[52] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[52]
rx_out[53] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[53]
rx_out[54] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[54]
rx_out[55] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[55]
rx_out[56] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[56]
rx_out[57] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[57]
rx_out[58] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[58]
rx_out[59] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[59]
rx_out[60] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[60]
rx_out[61] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[61]
rx_out[62] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[62]
rx_out[63] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[63]
rx_out[64] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[64]
rx_out[65] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[65]
rx_out[66] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[66]
rx_out[67] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[67]
rx_out[68] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[68]
rx_out[69] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[69]
rx_out[70] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[70]
rx_out[71] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[71]
rx_out[72] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[72]
rx_out[73] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[73]
rx_out[74] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[74]
rx_out[75] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[75]
rx_out[76] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[76]
rx_out[77] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[77]
rx_out[78] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[78]
rx_out[79] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[79]
rx_out[80] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[80]
rx_out[81] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[81]
rx_out[82] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[82]
rx_out[83] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[83]
rx_out[84] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[84]
rx_out[85] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[85]
rx_out[86] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[86]
rx_out[87] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[87]
rx_out[88] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[88]
rx_out[89] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[89]
rx_out[90] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[90]
rx_out[91] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[91]
rx_out[92] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[92]
rx_out[93] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[93]
rx_out[94] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[94]
rx_out[95] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[95]
rx_out[96] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[96]
rx_out[97] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[97]
rx_out[98] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[98]
rx_out[99] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[99]
rx_out[100] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[100]
rx_out[101] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[101]
rx_out[102] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[102]
rx_out[103] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[103]
rx_out[104] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[104]
rx_out[105] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[105]
rx_out[106] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[106]
rx_out[107] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[107]
rx_out[108] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[108]
rx_out[109] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[109]
rx_out[110] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[110]
rx_out[111] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[111]
rx_out[112] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[112]
rx_out[113] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[113]
rx_out[114] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[114]
rx_out[115] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[115]
rx_out[116] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[116]
rx_out[117] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[117]
rx_out[118] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[118]
rx_out[119] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[119]
rx_out[120] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[120]
rx_out[121] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[121]
rx_out[122] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[122]
rx_out[123] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[123]
rx_out[124] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[124]
rx_out[125] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[125]
rx_out[126] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[126]
rx_out[127] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[127]
rx_out[128] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[128]
rx_out[129] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[129]
rx_out[130] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[130]
rx_out[131] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[131]
rx_out[132] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[132]
rx_out[133] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[133]
rx_out[134] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[134]
rx_out[135] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[135]
rx_out[136] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[136]
rx_out[137] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[137]
rx_out[138] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[138]
rx_out[139] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[139]
rx_out[140] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[140]
rx_out[141] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[141]
rx_out[142] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[142]
rx_out[143] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[143]
rx_out[144] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[144]
rx_out[145] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[145]
rx_out[146] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[146]
rx_out[147] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[147]
rx_out[148] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[148]
rx_out[149] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[149]
rx_out[150] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[150]
rx_out[151] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[151]
rx_out[152] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[152]
rx_out[153] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[153]
rx_out[154] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[154]
rx_out[155] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[155]
rx_out[156] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[156]
rx_out[157] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[157]
rx_out[158] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[158]
rx_out[159] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[159]
rx_out[160] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[160]
rx_out[161] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[161]
rx_out[162] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[162]
rx_out[163] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[163]
rx_out[164] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[164]
rx_out[165] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[165]
rx_out[166] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[166]
rx_out[167] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[167]
rx_out[168] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[168]
rx_out[169] <= altlvds_rx0_lvds_rx:auto_generated.rx_out[169]
rx_outclock <= altlvds_rx0_lvds_rx:auto_generated.rx_outclock
rx_locked <= <GND>
rx_dpa_locked[0] <= <GND>
rx_dpa_locked[1] <= <GND>
rx_dpa_locked[2] <= <GND>
rx_dpa_locked[3] <= <GND>
rx_dpa_locked[4] <= <GND>
rx_dpa_locked[5] <= <GND>
rx_dpa_locked[6] <= <GND>
rx_dpa_locked[7] <= <GND>
rx_dpa_locked[8] <= <GND>
rx_dpa_locked[9] <= <GND>
rx_dpa_locked[10] <= <GND>
rx_dpa_locked[11] <= <GND>
rx_dpa_locked[12] <= <GND>
rx_dpa_locked[13] <= <GND>
rx_dpa_locked[14] <= <GND>
rx_dpa_locked[15] <= <GND>
rx_dpa_locked[16] <= <GND>
rx_cda_max[0] <= <GND>
rx_cda_max[1] <= <GND>
rx_cda_max[2] <= <GND>
rx_cda_max[3] <= <GND>
rx_cda_max[4] <= <GND>
rx_cda_max[5] <= <GND>
rx_cda_max[6] <= <GND>
rx_cda_max[7] <= <GND>
rx_cda_max[8] <= <GND>
rx_cda_max[9] <= <GND>
rx_cda_max[10] <= <GND>
rx_cda_max[11] <= <GND>
rx_cda_max[12] <= <GND>
rx_cda_max[13] <= <GND>
rx_cda_max[14] <= <GND>
rx_cda_max[15] <= <GND>
rx_cda_max[16] <= <GND>
rx_divfwdclk[0] <= <GND>
rx_divfwdclk[1] <= <GND>
rx_divfwdclk[2] <= <GND>
rx_divfwdclk[3] <= <GND>
rx_divfwdclk[4] <= <GND>
rx_divfwdclk[5] <= <GND>
rx_divfwdclk[6] <= <GND>
rx_divfwdclk[7] <= <GND>
rx_divfwdclk[8] <= <GND>
rx_divfwdclk[9] <= <GND>
rx_divfwdclk[10] <= <GND>
rx_divfwdclk[11] <= <GND>
rx_divfwdclk[12] <= <GND>
rx_divfwdclk[13] <= <GND>
rx_divfwdclk[14] <= <GND>
rx_divfwdclk[15] <= <GND>
rx_divfwdclk[16] <= <GND>
dpa_pll_cal_busy <= <GND>
pll_phaseupdown <= <GND>
pll_phasestep <= <GND>
pll_phasecounterselect[0] <= <GND>
pll_phasecounterselect[1] <= <GND>
pll_phasecounterselect[2] <= <GND>
pll_phasecounterselect[3] <= <GND>
pll_scanclk <= <GND>


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated
pll_areset => rx_reg[0].ACLR
pll_areset => rx_reg[1].ACLR
pll_areset => rx_reg[2].ACLR
pll_areset => rx_reg[3].ACLR
pll_areset => rx_reg[4].ACLR
pll_areset => rx_reg[5].ACLR
pll_areset => rx_reg[6].ACLR
pll_areset => rx_reg[7].ACLR
pll_areset => rx_reg[8].ACLR
pll_areset => rx_reg[9].ACLR
pll_areset => rx_reg[10].ACLR
pll_areset => rx_reg[11].ACLR
pll_areset => rx_reg[12].ACLR
pll_areset => rx_reg[13].ACLR
pll_areset => rx_reg[14].ACLR
pll_areset => rx_reg[15].ACLR
pll_areset => rx_reg[16].ACLR
pll_areset => rx_reg[17].ACLR
pll_areset => rx_reg[18].ACLR
pll_areset => rx_reg[19].ACLR
pll_areset => rx_reg[20].ACLR
pll_areset => rx_reg[21].ACLR
pll_areset => rx_reg[22].ACLR
pll_areset => rx_reg[23].ACLR
pll_areset => rx_reg[24].ACLR
pll_areset => rx_reg[25].ACLR
pll_areset => rx_reg[26].ACLR
pll_areset => rx_reg[27].ACLR
pll_areset => rx_reg[28].ACLR
pll_areset => rx_reg[29].ACLR
pll_areset => rx_reg[30].ACLR
pll_areset => rx_reg[31].ACLR
pll_areset => rx_reg[32].ACLR
pll_areset => rx_reg[33].ACLR
pll_areset => rx_reg[34].ACLR
pll_areset => rx_reg[35].ACLR
pll_areset => rx_reg[36].ACLR
pll_areset => rx_reg[37].ACLR
pll_areset => rx_reg[38].ACLR
pll_areset => rx_reg[39].ACLR
pll_areset => rx_reg[40].ACLR
pll_areset => rx_reg[41].ACLR
pll_areset => rx_reg[42].ACLR
pll_areset => rx_reg[43].ACLR
pll_areset => rx_reg[44].ACLR
pll_areset => rx_reg[45].ACLR
pll_areset => rx_reg[46].ACLR
pll_areset => rx_reg[47].ACLR
pll_areset => rx_reg[48].ACLR
pll_areset => rx_reg[49].ACLR
pll_areset => rx_reg[50].ACLR
pll_areset => rx_reg[51].ACLR
pll_areset => rx_reg[52].ACLR
pll_areset => rx_reg[53].ACLR
pll_areset => rx_reg[54].ACLR
pll_areset => rx_reg[55].ACLR
pll_areset => rx_reg[56].ACLR
pll_areset => rx_reg[57].ACLR
pll_areset => rx_reg[58].ACLR
pll_areset => rx_reg[59].ACLR
pll_areset => rx_reg[60].ACLR
pll_areset => rx_reg[61].ACLR
pll_areset => rx_reg[62].ACLR
pll_areset => rx_reg[63].ACLR
pll_areset => rx_reg[64].ACLR
pll_areset => rx_reg[65].ACLR
pll_areset => rx_reg[66].ACLR
pll_areset => rx_reg[67].ACLR
pll_areset => rx_reg[68].ACLR
pll_areset => rx_reg[69].ACLR
pll_areset => rx_reg[70].ACLR
pll_areset => rx_reg[71].ACLR
pll_areset => rx_reg[72].ACLR
pll_areset => rx_reg[73].ACLR
pll_areset => rx_reg[74].ACLR
pll_areset => rx_reg[75].ACLR
pll_areset => rx_reg[76].ACLR
pll_areset => rx_reg[77].ACLR
pll_areset => rx_reg[78].ACLR
pll_areset => rx_reg[79].ACLR
pll_areset => rx_reg[80].ACLR
pll_areset => rx_reg[81].ACLR
pll_areset => rx_reg[82].ACLR
pll_areset => rx_reg[83].ACLR
pll_areset => rx_reg[84].ACLR
pll_areset => rx_reg[85].ACLR
pll_areset => rx_reg[86].ACLR
pll_areset => rx_reg[87].ACLR
pll_areset => rx_reg[88].ACLR
pll_areset => rx_reg[89].ACLR
pll_areset => rx_reg[90].ACLR
pll_areset => rx_reg[91].ACLR
pll_areset => rx_reg[92].ACLR
pll_areset => rx_reg[93].ACLR
pll_areset => rx_reg[94].ACLR
pll_areset => rx_reg[95].ACLR
pll_areset => rx_reg[96].ACLR
pll_areset => rx_reg[97].ACLR
pll_areset => rx_reg[98].ACLR
pll_areset => rx_reg[99].ACLR
pll_areset => rx_reg[100].ACLR
pll_areset => rx_reg[101].ACLR
pll_areset => rx_reg[102].ACLR
pll_areset => rx_reg[103].ACLR
pll_areset => rx_reg[104].ACLR
pll_areset => rx_reg[105].ACLR
pll_areset => rx_reg[106].ACLR
pll_areset => rx_reg[107].ACLR
pll_areset => rx_reg[108].ACLR
pll_areset => rx_reg[109].ACLR
pll_areset => rx_reg[110].ACLR
pll_areset => rx_reg[111].ACLR
pll_areset => rx_reg[112].ACLR
pll_areset => rx_reg[113].ACLR
pll_areset => rx_reg[114].ACLR
pll_areset => rx_reg[115].ACLR
pll_areset => rx_reg[116].ACLR
pll_areset => rx_reg[117].ACLR
pll_areset => rx_reg[118].ACLR
pll_areset => rx_reg[119].ACLR
pll_areset => rx_reg[120].ACLR
pll_areset => rx_reg[121].ACLR
pll_areset => rx_reg[122].ACLR
pll_areset => rx_reg[123].ACLR
pll_areset => rx_reg[124].ACLR
pll_areset => rx_reg[125].ACLR
pll_areset => rx_reg[126].ACLR
pll_areset => rx_reg[127].ACLR
pll_areset => rx_reg[128].ACLR
pll_areset => rx_reg[129].ACLR
pll_areset => rx_reg[130].ACLR
pll_areset => rx_reg[131].ACLR
pll_areset => rx_reg[132].ACLR
pll_areset => rx_reg[133].ACLR
pll_areset => rx_reg[134].ACLR
pll_areset => rx_reg[135].ACLR
pll_areset => rx_reg[136].ACLR
pll_areset => rx_reg[137].ACLR
pll_areset => rx_reg[138].ACLR
pll_areset => rx_reg[139].ACLR
pll_areset => rx_reg[140].ACLR
pll_areset => rx_reg[141].ACLR
pll_areset => rx_reg[142].ACLR
pll_areset => rx_reg[143].ACLR
pll_areset => rx_reg[144].ACLR
pll_areset => rx_reg[145].ACLR
pll_areset => rx_reg[146].ACLR
pll_areset => rx_reg[147].ACLR
pll_areset => rx_reg[148].ACLR
pll_areset => rx_reg[149].ACLR
pll_areset => rx_reg[150].ACLR
pll_areset => rx_reg[151].ACLR
pll_areset => rx_reg[152].ACLR
pll_areset => rx_reg[153].ACLR
pll_areset => rx_reg[154].ACLR
pll_areset => rx_reg[155].ACLR
pll_areset => rx_reg[156].ACLR
pll_areset => rx_reg[157].ACLR
pll_areset => rx_reg[158].ACLR
pll_areset => rx_reg[159].ACLR
pll_areset => rx_reg[160].ACLR
pll_areset => rx_reg[161].ACLR
pll_areset => rx_reg[162].ACLR
pll_areset => rx_reg[163].ACLR
pll_areset => rx_reg[164].ACLR
pll_areset => rx_reg[165].ACLR
pll_areset => rx_reg[166].ACLR
pll_areset => rx_reg[167].ACLR
pll_areset => rx_reg[168].ACLR
pll_areset => rx_reg[169].ACLR
pll_areset => l_shiftreg97a[0].ACLR
pll_areset => l_shiftreg97a[1].ACLR
pll_areset => l_shiftreg97a[2].ACLR
pll_areset => l_shiftreg97a[3].ACLR
pll_areset => l_shiftreg97a[4].ACLR
pll_areset => l_shiftreg91a[0].ACLR
pll_areset => l_shiftreg91a[1].ACLR
pll_areset => l_shiftreg91a[2].ACLR
pll_areset => l_shiftreg91a[3].ACLR
pll_areset => l_shiftreg91a[4].ACLR
pll_areset => l_shiftreg85a[0].ACLR
pll_areset => l_shiftreg85a[1].ACLR
pll_areset => l_shiftreg85a[2].ACLR
pll_areset => l_shiftreg85a[3].ACLR
pll_areset => l_shiftreg85a[4].ACLR
pll_areset => l_shiftreg7a[0].ACLR
pll_areset => l_shiftreg7a[1].ACLR
pll_areset => l_shiftreg7a[2].ACLR
pll_areset => l_shiftreg7a[3].ACLR
pll_areset => l_shiftreg7a[4].ACLR
pll_areset => l_shiftreg79a[0].ACLR
pll_areset => l_shiftreg79a[1].ACLR
pll_areset => l_shiftreg79a[2].ACLR
pll_areset => l_shiftreg79a[3].ACLR
pll_areset => l_shiftreg79a[4].ACLR
pll_areset => l_shiftreg73a[0].ACLR
pll_areset => l_shiftreg73a[1].ACLR
pll_areset => l_shiftreg73a[2].ACLR
pll_areset => l_shiftreg73a[3].ACLR
pll_areset => l_shiftreg73a[4].ACLR
pll_areset => l_shiftreg67a[0].ACLR
pll_areset => l_shiftreg67a[1].ACLR
pll_areset => l_shiftreg67a[2].ACLR
pll_areset => l_shiftreg67a[3].ACLR
pll_areset => l_shiftreg67a[4].ACLR
pll_areset => l_shiftreg61a[0].ACLR
pll_areset => l_shiftreg61a[1].ACLR
pll_areset => l_shiftreg61a[2].ACLR
pll_areset => l_shiftreg61a[3].ACLR
pll_areset => l_shiftreg61a[4].ACLR
pll_areset => l_shiftreg55a[0].ACLR
pll_areset => l_shiftreg55a[1].ACLR
pll_areset => l_shiftreg55a[2].ACLR
pll_areset => l_shiftreg55a[3].ACLR
pll_areset => l_shiftreg55a[4].ACLR
pll_areset => l_shiftreg49a[0].ACLR
pll_areset => l_shiftreg49a[1].ACLR
pll_areset => l_shiftreg49a[2].ACLR
pll_areset => l_shiftreg49a[3].ACLR
pll_areset => l_shiftreg49a[4].ACLR
pll_areset => l_shiftreg43a[0].ACLR
pll_areset => l_shiftreg43a[1].ACLR
pll_areset => l_shiftreg43a[2].ACLR
pll_areset => l_shiftreg43a[3].ACLR
pll_areset => l_shiftreg43a[4].ACLR
pll_areset => l_shiftreg37a[0].ACLR
pll_areset => l_shiftreg37a[1].ACLR
pll_areset => l_shiftreg37a[2].ACLR
pll_areset => l_shiftreg37a[3].ACLR
pll_areset => l_shiftreg37a[4].ACLR
pll_areset => l_shiftreg31a[0].ACLR
pll_areset => l_shiftreg31a[1].ACLR
pll_areset => l_shiftreg31a[2].ACLR
pll_areset => l_shiftreg31a[3].ACLR
pll_areset => l_shiftreg31a[4].ACLR
pll_areset => l_shiftreg25a[0].ACLR
pll_areset => l_shiftreg25a[1].ACLR
pll_areset => l_shiftreg25a[2].ACLR
pll_areset => l_shiftreg25a[3].ACLR
pll_areset => l_shiftreg25a[4].ACLR
pll_areset => l_shiftreg1a[0].ACLR
pll_areset => l_shiftreg1a[1].ACLR
pll_areset => l_shiftreg1a[2].ACLR
pll_areset => l_shiftreg1a[3].ACLR
pll_areset => l_shiftreg1a[4].ACLR
pll_areset => l_shiftreg19a[0].ACLR
pll_areset => l_shiftreg19a[1].ACLR
pll_areset => l_shiftreg19a[2].ACLR
pll_areset => l_shiftreg19a[3].ACLR
pll_areset => l_shiftreg19a[4].ACLR
pll_areset => l_shiftreg13a[0].ACLR
pll_areset => l_shiftreg13a[1].ACLR
pll_areset => l_shiftreg13a[2].ACLR
pll_areset => l_shiftreg13a[3].ACLR
pll_areset => l_shiftreg13a[4].ACLR
pll_areset => h_shiftreg98a[0].ACLR
pll_areset => h_shiftreg98a[1].ACLR
pll_areset => h_shiftreg98a[2].ACLR
pll_areset => h_shiftreg98a[3].ACLR
pll_areset => h_shiftreg98a[4].ACLR
pll_areset => h_shiftreg92a[0].ACLR
pll_areset => h_shiftreg92a[1].ACLR
pll_areset => h_shiftreg92a[2].ACLR
pll_areset => h_shiftreg92a[3].ACLR
pll_areset => h_shiftreg92a[4].ACLR
pll_areset => h_shiftreg8a[0].ACLR
pll_areset => h_shiftreg8a[1].ACLR
pll_areset => h_shiftreg8a[2].ACLR
pll_areset => h_shiftreg8a[3].ACLR
pll_areset => h_shiftreg8a[4].ACLR
pll_areset => h_shiftreg86a[0].ACLR
pll_areset => h_shiftreg86a[1].ACLR
pll_areset => h_shiftreg86a[2].ACLR
pll_areset => h_shiftreg86a[3].ACLR
pll_areset => h_shiftreg86a[4].ACLR
pll_areset => h_shiftreg80a[0].ACLR
pll_areset => h_shiftreg80a[1].ACLR
pll_areset => h_shiftreg80a[2].ACLR
pll_areset => h_shiftreg80a[3].ACLR
pll_areset => h_shiftreg80a[4].ACLR
pll_areset => h_shiftreg74a[0].ACLR
pll_areset => h_shiftreg74a[1].ACLR
pll_areset => h_shiftreg74a[2].ACLR
pll_areset => h_shiftreg74a[3].ACLR
pll_areset => h_shiftreg74a[4].ACLR
pll_areset => h_shiftreg68a[0].ACLR
pll_areset => h_shiftreg68a[1].ACLR
pll_areset => h_shiftreg68a[2].ACLR
pll_areset => h_shiftreg68a[3].ACLR
pll_areset => h_shiftreg68a[4].ACLR
pll_areset => h_shiftreg62a[0].ACLR
pll_areset => h_shiftreg62a[1].ACLR
pll_areset => h_shiftreg62a[2].ACLR
pll_areset => h_shiftreg62a[3].ACLR
pll_areset => h_shiftreg62a[4].ACLR
pll_areset => h_shiftreg56a[0].ACLR
pll_areset => h_shiftreg56a[1].ACLR
pll_areset => h_shiftreg56a[2].ACLR
pll_areset => h_shiftreg56a[3].ACLR
pll_areset => h_shiftreg56a[4].ACLR
pll_areset => h_shiftreg50a[0].ACLR
pll_areset => h_shiftreg50a[1].ACLR
pll_areset => h_shiftreg50a[2].ACLR
pll_areset => h_shiftreg50a[3].ACLR
pll_areset => h_shiftreg50a[4].ACLR
pll_areset => h_shiftreg44a[0].ACLR
pll_areset => h_shiftreg44a[1].ACLR
pll_areset => h_shiftreg44a[2].ACLR
pll_areset => h_shiftreg44a[3].ACLR
pll_areset => h_shiftreg44a[4].ACLR
pll_areset => h_shiftreg38a[0].ACLR
pll_areset => h_shiftreg38a[1].ACLR
pll_areset => h_shiftreg38a[2].ACLR
pll_areset => h_shiftreg38a[3].ACLR
pll_areset => h_shiftreg38a[4].ACLR
pll_areset => h_shiftreg32a[0].ACLR
pll_areset => h_shiftreg32a[1].ACLR
pll_areset => h_shiftreg32a[2].ACLR
pll_areset => h_shiftreg32a[3].ACLR
pll_areset => h_shiftreg32a[4].ACLR
pll_areset => h_shiftreg2a[0].ACLR
pll_areset => h_shiftreg2a[1].ACLR
pll_areset => h_shiftreg2a[2].ACLR
pll_areset => h_shiftreg2a[3].ACLR
pll_areset => h_shiftreg2a[4].ACLR
pll_areset => h_shiftreg26a[0].ACLR
pll_areset => h_shiftreg26a[1].ACLR
pll_areset => h_shiftreg26a[2].ACLR
pll_areset => h_shiftreg26a[3].ACLR
pll_areset => h_shiftreg26a[4].ACLR
pll_areset => h_shiftreg20a[0].ACLR
pll_areset => h_shiftreg20a[1].ACLR
pll_areset => h_shiftreg20a[2].ACLR
pll_areset => h_shiftreg20a[3].ACLR
pll_areset => h_shiftreg20a[4].ACLR
pll_areset => h_shiftreg14a[0].ACLR
pll_areset => h_shiftreg14a[1].ACLR
pll_areset => h_shiftreg14a[2].ACLR
pll_areset => h_shiftreg14a[3].ACLR
pll_areset => h_shiftreg14a[4].ACLR
pll_areset => dataout_l_reg[0].ACLR
pll_areset => dataout_l_reg[1].ACLR
pll_areset => dataout_l_reg[2].ACLR
pll_areset => dataout_l_reg[3].ACLR
pll_areset => dataout_l_reg[4].ACLR
pll_areset => dataout_l_reg[5].ACLR
pll_areset => dataout_l_reg[6].ACLR
pll_areset => dataout_l_reg[7].ACLR
pll_areset => dataout_l_reg[8].ACLR
pll_areset => dataout_l_reg[9].ACLR
pll_areset => dataout_l_reg[10].ACLR
pll_areset => dataout_l_reg[11].ACLR
pll_areset => dataout_l_reg[12].ACLR
pll_areset => dataout_l_reg[13].ACLR
pll_areset => dataout_l_reg[14].ACLR
pll_areset => dataout_l_reg[15].ACLR
pll_areset => dataout_l_reg[16].ACLR
pll_areset => dataout_l_latch[0].ACLR
pll_areset => dataout_l_latch[1].ACLR
pll_areset => dataout_l_latch[2].ACLR
pll_areset => dataout_l_latch[3].ACLR
pll_areset => dataout_l_latch[4].ACLR
pll_areset => dataout_l_latch[5].ACLR
pll_areset => dataout_l_latch[6].ACLR
pll_areset => dataout_l_latch[7].ACLR
pll_areset => dataout_l_latch[8].ACLR
pll_areset => dataout_l_latch[9].ACLR
pll_areset => dataout_l_latch[10].ACLR
pll_areset => dataout_l_latch[11].ACLR
pll_areset => dataout_l_latch[12].ACLR
pll_areset => dataout_l_latch[13].ACLR
pll_areset => dataout_l_latch[14].ACLR
pll_areset => dataout_l_latch[15].ACLR
pll_areset => dataout_l_latch[16].ACLR
pll_areset => dataout_h_reg[0].ACLR
pll_areset => dataout_h_reg[1].ACLR
pll_areset => dataout_h_reg[2].ACLR
pll_areset => dataout_h_reg[3].ACLR
pll_areset => dataout_h_reg[4].ACLR
pll_areset => dataout_h_reg[5].ACLR
pll_areset => dataout_h_reg[6].ACLR
pll_areset => dataout_h_reg[7].ACLR
pll_areset => dataout_h_reg[8].ACLR
pll_areset => dataout_h_reg[9].ACLR
pll_areset => dataout_h_reg[10].ACLR
pll_areset => dataout_h_reg[11].ACLR
pll_areset => dataout_h_reg[12].ACLR
pll_areset => dataout_h_reg[13].ACLR
pll_areset => dataout_h_reg[14].ACLR
pll_areset => dataout_h_reg[15].ACLR
pll_areset => dataout_h_reg[16].ACLR
pll_areset => cda_l_shiftreg94a[0].ACLR
pll_areset => cda_l_shiftreg94a[1].ACLR
pll_areset => cda_l_shiftreg94a[2].ACLR
pll_areset => cda_l_shiftreg94a[3].ACLR
pll_areset => cda_l_shiftreg94a[4].ACLR
pll_areset => cda_l_shiftreg88a[0].ACLR
pll_areset => cda_l_shiftreg88a[1].ACLR
pll_areset => cda_l_shiftreg88a[2].ACLR
pll_areset => cda_l_shiftreg88a[3].ACLR
pll_areset => cda_l_shiftreg88a[4].ACLR
pll_areset => cda_l_shiftreg82a[0].ACLR
pll_areset => cda_l_shiftreg82a[1].ACLR
pll_areset => cda_l_shiftreg82a[2].ACLR
pll_areset => cda_l_shiftreg82a[3].ACLR
pll_areset => cda_l_shiftreg82a[4].ACLR
pll_areset => cda_l_shiftreg76a[0].ACLR
pll_areset => cda_l_shiftreg76a[1].ACLR
pll_areset => cda_l_shiftreg76a[2].ACLR
pll_areset => cda_l_shiftreg76a[3].ACLR
pll_areset => cda_l_shiftreg76a[4].ACLR
pll_areset => cda_l_shiftreg70a[0].ACLR
pll_areset => cda_l_shiftreg70a[1].ACLR
pll_areset => cda_l_shiftreg70a[2].ACLR
pll_areset => cda_l_shiftreg70a[3].ACLR
pll_areset => cda_l_shiftreg70a[4].ACLR
pll_areset => cda_l_shiftreg64a[0].ACLR
pll_areset => cda_l_shiftreg64a[1].ACLR
pll_areset => cda_l_shiftreg64a[2].ACLR
pll_areset => cda_l_shiftreg64a[3].ACLR
pll_areset => cda_l_shiftreg64a[4].ACLR
pll_areset => cda_l_shiftreg58a[0].ACLR
pll_areset => cda_l_shiftreg58a[1].ACLR
pll_areset => cda_l_shiftreg58a[2].ACLR
pll_areset => cda_l_shiftreg58a[3].ACLR
pll_areset => cda_l_shiftreg58a[4].ACLR
pll_areset => cda_l_shiftreg52a[0].ACLR
pll_areset => cda_l_shiftreg52a[1].ACLR
pll_areset => cda_l_shiftreg52a[2].ACLR
pll_areset => cda_l_shiftreg52a[3].ACLR
pll_areset => cda_l_shiftreg52a[4].ACLR
pll_areset => cda_l_shiftreg4a[0].ACLR
pll_areset => cda_l_shiftreg4a[1].ACLR
pll_areset => cda_l_shiftreg4a[2].ACLR
pll_areset => cda_l_shiftreg4a[3].ACLR
pll_areset => cda_l_shiftreg4a[4].ACLR
pll_areset => cda_l_shiftreg46a[0].ACLR
pll_areset => cda_l_shiftreg46a[1].ACLR
pll_areset => cda_l_shiftreg46a[2].ACLR
pll_areset => cda_l_shiftreg46a[3].ACLR
pll_areset => cda_l_shiftreg46a[4].ACLR
pll_areset => cda_l_shiftreg40a[0].ACLR
pll_areset => cda_l_shiftreg40a[1].ACLR
pll_areset => cda_l_shiftreg40a[2].ACLR
pll_areset => cda_l_shiftreg40a[3].ACLR
pll_areset => cda_l_shiftreg40a[4].ACLR
pll_areset => cda_l_shiftreg34a[0].ACLR
pll_areset => cda_l_shiftreg34a[1].ACLR
pll_areset => cda_l_shiftreg34a[2].ACLR
pll_areset => cda_l_shiftreg34a[3].ACLR
pll_areset => cda_l_shiftreg34a[4].ACLR
pll_areset => cda_l_shiftreg28a[0].ACLR
pll_areset => cda_l_shiftreg28a[1].ACLR
pll_areset => cda_l_shiftreg28a[2].ACLR
pll_areset => cda_l_shiftreg28a[3].ACLR
pll_areset => cda_l_shiftreg28a[4].ACLR
pll_areset => cda_l_shiftreg22a[0].ACLR
pll_areset => cda_l_shiftreg22a[1].ACLR
pll_areset => cda_l_shiftreg22a[2].ACLR
pll_areset => cda_l_shiftreg22a[3].ACLR
pll_areset => cda_l_shiftreg22a[4].ACLR
pll_areset => cda_l_shiftreg16a[0].ACLR
pll_areset => cda_l_shiftreg16a[1].ACLR
pll_areset => cda_l_shiftreg16a[2].ACLR
pll_areset => cda_l_shiftreg16a[3].ACLR
pll_areset => cda_l_shiftreg16a[4].ACLR
pll_areset => cda_l_shiftreg10a[0].ACLR
pll_areset => cda_l_shiftreg10a[1].ACLR
pll_areset => cda_l_shiftreg10a[2].ACLR
pll_areset => cda_l_shiftreg10a[3].ACLR
pll_areset => cda_l_shiftreg10a[4].ACLR
pll_areset => cda_l_shiftreg100a[0].ACLR
pll_areset => cda_l_shiftreg100a[1].ACLR
pll_areset => cda_l_shiftreg100a[2].ACLR
pll_areset => cda_l_shiftreg100a[3].ACLR
pll_areset => cda_l_shiftreg100a[4].ACLR
pll_areset => cda_h_shiftreg9a[0].ACLR
pll_areset => cda_h_shiftreg9a[1].ACLR
pll_areset => cda_h_shiftreg9a[2].ACLR
pll_areset => cda_h_shiftreg9a[3].ACLR
pll_areset => cda_h_shiftreg99a[0].ACLR
pll_areset => cda_h_shiftreg99a[1].ACLR
pll_areset => cda_h_shiftreg99a[2].ACLR
pll_areset => cda_h_shiftreg99a[3].ACLR
pll_areset => cda_h_shiftreg93a[0].ACLR
pll_areset => cda_h_shiftreg93a[1].ACLR
pll_areset => cda_h_shiftreg93a[2].ACLR
pll_areset => cda_h_shiftreg93a[3].ACLR
pll_areset => cda_h_shiftreg87a[0].ACLR
pll_areset => cda_h_shiftreg87a[1].ACLR
pll_areset => cda_h_shiftreg87a[2].ACLR
pll_areset => cda_h_shiftreg87a[3].ACLR
pll_areset => cda_h_shiftreg81a[0].ACLR
pll_areset => cda_h_shiftreg81a[1].ACLR
pll_areset => cda_h_shiftreg81a[2].ACLR
pll_areset => cda_h_shiftreg81a[3].ACLR
pll_areset => cda_h_shiftreg75a[0].ACLR
pll_areset => cda_h_shiftreg75a[1].ACLR
pll_areset => cda_h_shiftreg75a[2].ACLR
pll_areset => cda_h_shiftreg75a[3].ACLR
pll_areset => cda_h_shiftreg69a[0].ACLR
pll_areset => cda_h_shiftreg69a[1].ACLR
pll_areset => cda_h_shiftreg69a[2].ACLR
pll_areset => cda_h_shiftreg69a[3].ACLR
pll_areset => cda_h_shiftreg63a[0].ACLR
pll_areset => cda_h_shiftreg63a[1].ACLR
pll_areset => cda_h_shiftreg63a[2].ACLR
pll_areset => cda_h_shiftreg63a[3].ACLR
pll_areset => cda_h_shiftreg57a[0].ACLR
pll_areset => cda_h_shiftreg57a[1].ACLR
pll_areset => cda_h_shiftreg57a[2].ACLR
pll_areset => cda_h_shiftreg57a[3].ACLR
pll_areset => cda_h_shiftreg51a[0].ACLR
pll_areset => cda_h_shiftreg51a[1].ACLR
pll_areset => cda_h_shiftreg51a[2].ACLR
pll_areset => cda_h_shiftreg51a[3].ACLR
pll_areset => cda_h_shiftreg45a[0].ACLR
pll_areset => cda_h_shiftreg45a[1].ACLR
pll_areset => cda_h_shiftreg45a[2].ACLR
pll_areset => cda_h_shiftreg45a[3].ACLR
pll_areset => cda_h_shiftreg3a[0].ACLR
pll_areset => cda_h_shiftreg3a[1].ACLR
pll_areset => cda_h_shiftreg3a[2].ACLR
pll_areset => cda_h_shiftreg3a[3].ACLR
pll_areset => cda_h_shiftreg39a[0].ACLR
pll_areset => cda_h_shiftreg39a[1].ACLR
pll_areset => cda_h_shiftreg39a[2].ACLR
pll_areset => cda_h_shiftreg39a[3].ACLR
pll_areset => cda_h_shiftreg33a[0].ACLR
pll_areset => cda_h_shiftreg33a[1].ACLR
pll_areset => cda_h_shiftreg33a[2].ACLR
pll_areset => cda_h_shiftreg33a[3].ACLR
pll_areset => cda_h_shiftreg27a[0].ACLR
pll_areset => cda_h_shiftreg27a[1].ACLR
pll_areset => cda_h_shiftreg27a[2].ACLR
pll_areset => cda_h_shiftreg27a[3].ACLR
pll_areset => cda_h_shiftreg21a[0].ACLR
pll_areset => cda_h_shiftreg21a[1].ACLR
pll_areset => cda_h_shiftreg21a[2].ACLR
pll_areset => cda_h_shiftreg21a[3].ACLR
pll_areset => cda_h_shiftreg15a[0].ACLR
pll_areset => cda_h_shiftreg15a[1].ACLR
pll_areset => cda_h_shiftreg15a[2].ACLR
pll_areset => cda_h_shiftreg15a[3].ACLR
pll_areset => ddio_in_nega_0.ARESET
pll_areset => ddio_in_nega_1.ARESET
pll_areset => ddio_in_nega_2.ARESET
pll_areset => ddio_in_nega_3.ARESET
pll_areset => ddio_in_nega_4.ARESET
pll_areset => ddio_in_nega_5.ARESET
pll_areset => ddio_in_nega_6.ARESET
pll_areset => ddio_in_nega_7.ARESET
pll_areset => ddio_in_nega_8.ARESET
pll_areset => ddio_in_nega_9.ARESET
pll_areset => ddio_in_nega_10.ARESET
pll_areset => ddio_in_nega_11.ARESET
pll_areset => ddio_in_nega_12.ARESET
pll_areset => ddio_in_nega_13.ARESET
pll_areset => ddio_in_nega_14.ARESET
pll_areset => ddio_in_nega_15.ARESET
pll_areset => ddio_in_nega_16.ARESET
pll_areset => ddio_in_posa_0.ARESET
pll_areset => ddio_in_posa_1.ARESET
pll_areset => ddio_in_posa_2.ARESET
pll_areset => ddio_in_posa_3.ARESET
pll_areset => ddio_in_posa_4.ARESET
pll_areset => ddio_in_posa_5.ARESET
pll_areset => ddio_in_posa_6.ARESET
pll_areset => ddio_in_posa_7.ARESET
pll_areset => ddio_in_posa_8.ARESET
pll_areset => ddio_in_posa_9.ARESET
pll_areset => ddio_in_posa_10.ARESET
pll_areset => ddio_in_posa_11.ARESET
pll_areset => ddio_in_posa_12.ARESET
pll_areset => ddio_in_posa_13.ARESET
pll_areset => ddio_in_posa_14.ARESET
pll_areset => ddio_in_posa_15.ARESET
pll_areset => ddio_in_posa_16.ARESET
pll_areset => lvds_rx_pll.ARESET
pll_areset => _.IN1
pll_areset => _.IN1
rx_data_align => rx_data_align_reg.DATAIN
rx_in[0] => ddio_in_posa_0.PADIO
rx_in[1] => ddio_in_posa_1.PADIO
rx_in[2] => ddio_in_posa_2.PADIO
rx_in[3] => ddio_in_posa_3.PADIO
rx_in[4] => ddio_in_posa_4.PADIO
rx_in[5] => ddio_in_posa_5.PADIO
rx_in[6] => ddio_in_posa_6.PADIO
rx_in[7] => ddio_in_posa_7.PADIO
rx_in[8] => ddio_in_posa_8.PADIO
rx_in[9] => ddio_in_posa_9.PADIO
rx_in[10] => ddio_in_posa_10.PADIO
rx_in[11] => ddio_in_posa_11.PADIO
rx_in[12] => ddio_in_posa_12.PADIO
rx_in[13] => ddio_in_posa_13.PADIO
rx_in[14] => ddio_in_posa_14.PADIO
rx_in[15] => ddio_in_posa_15.PADIO
rx_in[16] => ddio_in_posa_16.PADIO
rx_inclock => lvds_rx_pll.CLK
rx_out[0] <= rx_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_out[1] <= rx_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_out[2] <= rx_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_out[3] <= rx_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_out[4] <= rx_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_out[5] <= rx_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_out[6] <= rx_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_out[7] <= rx_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_out[8] <= rx_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_out[9] <= rx_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_out[10] <= rx_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_out[11] <= rx_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rx_out[12] <= rx_reg[12].DB_MAX_OUTPUT_PORT_TYPE
rx_out[13] <= rx_reg[13].DB_MAX_OUTPUT_PORT_TYPE
rx_out[14] <= rx_reg[14].DB_MAX_OUTPUT_PORT_TYPE
rx_out[15] <= rx_reg[15].DB_MAX_OUTPUT_PORT_TYPE
rx_out[16] <= rx_reg[16].DB_MAX_OUTPUT_PORT_TYPE
rx_out[17] <= rx_reg[17].DB_MAX_OUTPUT_PORT_TYPE
rx_out[18] <= rx_reg[18].DB_MAX_OUTPUT_PORT_TYPE
rx_out[19] <= rx_reg[19].DB_MAX_OUTPUT_PORT_TYPE
rx_out[20] <= rx_reg[20].DB_MAX_OUTPUT_PORT_TYPE
rx_out[21] <= rx_reg[21].DB_MAX_OUTPUT_PORT_TYPE
rx_out[22] <= rx_reg[22].DB_MAX_OUTPUT_PORT_TYPE
rx_out[23] <= rx_reg[23].DB_MAX_OUTPUT_PORT_TYPE
rx_out[24] <= rx_reg[24].DB_MAX_OUTPUT_PORT_TYPE
rx_out[25] <= rx_reg[25].DB_MAX_OUTPUT_PORT_TYPE
rx_out[26] <= rx_reg[26].DB_MAX_OUTPUT_PORT_TYPE
rx_out[27] <= rx_reg[27].DB_MAX_OUTPUT_PORT_TYPE
rx_out[28] <= rx_reg[28].DB_MAX_OUTPUT_PORT_TYPE
rx_out[29] <= rx_reg[29].DB_MAX_OUTPUT_PORT_TYPE
rx_out[30] <= rx_reg[30].DB_MAX_OUTPUT_PORT_TYPE
rx_out[31] <= rx_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rx_out[32] <= rx_reg[32].DB_MAX_OUTPUT_PORT_TYPE
rx_out[33] <= rx_reg[33].DB_MAX_OUTPUT_PORT_TYPE
rx_out[34] <= rx_reg[34].DB_MAX_OUTPUT_PORT_TYPE
rx_out[35] <= rx_reg[35].DB_MAX_OUTPUT_PORT_TYPE
rx_out[36] <= rx_reg[36].DB_MAX_OUTPUT_PORT_TYPE
rx_out[37] <= rx_reg[37].DB_MAX_OUTPUT_PORT_TYPE
rx_out[38] <= rx_reg[38].DB_MAX_OUTPUT_PORT_TYPE
rx_out[39] <= rx_reg[39].DB_MAX_OUTPUT_PORT_TYPE
rx_out[40] <= rx_reg[40].DB_MAX_OUTPUT_PORT_TYPE
rx_out[41] <= rx_reg[41].DB_MAX_OUTPUT_PORT_TYPE
rx_out[42] <= rx_reg[42].DB_MAX_OUTPUT_PORT_TYPE
rx_out[43] <= rx_reg[43].DB_MAX_OUTPUT_PORT_TYPE
rx_out[44] <= rx_reg[44].DB_MAX_OUTPUT_PORT_TYPE
rx_out[45] <= rx_reg[45].DB_MAX_OUTPUT_PORT_TYPE
rx_out[46] <= rx_reg[46].DB_MAX_OUTPUT_PORT_TYPE
rx_out[47] <= rx_reg[47].DB_MAX_OUTPUT_PORT_TYPE
rx_out[48] <= rx_reg[48].DB_MAX_OUTPUT_PORT_TYPE
rx_out[49] <= rx_reg[49].DB_MAX_OUTPUT_PORT_TYPE
rx_out[50] <= rx_reg[50].DB_MAX_OUTPUT_PORT_TYPE
rx_out[51] <= rx_reg[51].DB_MAX_OUTPUT_PORT_TYPE
rx_out[52] <= rx_reg[52].DB_MAX_OUTPUT_PORT_TYPE
rx_out[53] <= rx_reg[53].DB_MAX_OUTPUT_PORT_TYPE
rx_out[54] <= rx_reg[54].DB_MAX_OUTPUT_PORT_TYPE
rx_out[55] <= rx_reg[55].DB_MAX_OUTPUT_PORT_TYPE
rx_out[56] <= rx_reg[56].DB_MAX_OUTPUT_PORT_TYPE
rx_out[57] <= rx_reg[57].DB_MAX_OUTPUT_PORT_TYPE
rx_out[58] <= rx_reg[58].DB_MAX_OUTPUT_PORT_TYPE
rx_out[59] <= rx_reg[59].DB_MAX_OUTPUT_PORT_TYPE
rx_out[60] <= rx_reg[60].DB_MAX_OUTPUT_PORT_TYPE
rx_out[61] <= rx_reg[61].DB_MAX_OUTPUT_PORT_TYPE
rx_out[62] <= rx_reg[62].DB_MAX_OUTPUT_PORT_TYPE
rx_out[63] <= rx_reg[63].DB_MAX_OUTPUT_PORT_TYPE
rx_out[64] <= rx_reg[64].DB_MAX_OUTPUT_PORT_TYPE
rx_out[65] <= rx_reg[65].DB_MAX_OUTPUT_PORT_TYPE
rx_out[66] <= rx_reg[66].DB_MAX_OUTPUT_PORT_TYPE
rx_out[67] <= rx_reg[67].DB_MAX_OUTPUT_PORT_TYPE
rx_out[68] <= rx_reg[68].DB_MAX_OUTPUT_PORT_TYPE
rx_out[69] <= rx_reg[69].DB_MAX_OUTPUT_PORT_TYPE
rx_out[70] <= rx_reg[70].DB_MAX_OUTPUT_PORT_TYPE
rx_out[71] <= rx_reg[71].DB_MAX_OUTPUT_PORT_TYPE
rx_out[72] <= rx_reg[72].DB_MAX_OUTPUT_PORT_TYPE
rx_out[73] <= rx_reg[73].DB_MAX_OUTPUT_PORT_TYPE
rx_out[74] <= rx_reg[74].DB_MAX_OUTPUT_PORT_TYPE
rx_out[75] <= rx_reg[75].DB_MAX_OUTPUT_PORT_TYPE
rx_out[76] <= rx_reg[76].DB_MAX_OUTPUT_PORT_TYPE
rx_out[77] <= rx_reg[77].DB_MAX_OUTPUT_PORT_TYPE
rx_out[78] <= rx_reg[78].DB_MAX_OUTPUT_PORT_TYPE
rx_out[79] <= rx_reg[79].DB_MAX_OUTPUT_PORT_TYPE
rx_out[80] <= rx_reg[80].DB_MAX_OUTPUT_PORT_TYPE
rx_out[81] <= rx_reg[81].DB_MAX_OUTPUT_PORT_TYPE
rx_out[82] <= rx_reg[82].DB_MAX_OUTPUT_PORT_TYPE
rx_out[83] <= rx_reg[83].DB_MAX_OUTPUT_PORT_TYPE
rx_out[84] <= rx_reg[84].DB_MAX_OUTPUT_PORT_TYPE
rx_out[85] <= rx_reg[85].DB_MAX_OUTPUT_PORT_TYPE
rx_out[86] <= rx_reg[86].DB_MAX_OUTPUT_PORT_TYPE
rx_out[87] <= rx_reg[87].DB_MAX_OUTPUT_PORT_TYPE
rx_out[88] <= rx_reg[88].DB_MAX_OUTPUT_PORT_TYPE
rx_out[89] <= rx_reg[89].DB_MAX_OUTPUT_PORT_TYPE
rx_out[90] <= rx_reg[90].DB_MAX_OUTPUT_PORT_TYPE
rx_out[91] <= rx_reg[91].DB_MAX_OUTPUT_PORT_TYPE
rx_out[92] <= rx_reg[92].DB_MAX_OUTPUT_PORT_TYPE
rx_out[93] <= rx_reg[93].DB_MAX_OUTPUT_PORT_TYPE
rx_out[94] <= rx_reg[94].DB_MAX_OUTPUT_PORT_TYPE
rx_out[95] <= rx_reg[95].DB_MAX_OUTPUT_PORT_TYPE
rx_out[96] <= rx_reg[96].DB_MAX_OUTPUT_PORT_TYPE
rx_out[97] <= rx_reg[97].DB_MAX_OUTPUT_PORT_TYPE
rx_out[98] <= rx_reg[98].DB_MAX_OUTPUT_PORT_TYPE
rx_out[99] <= rx_reg[99].DB_MAX_OUTPUT_PORT_TYPE
rx_out[100] <= rx_reg[100].DB_MAX_OUTPUT_PORT_TYPE
rx_out[101] <= rx_reg[101].DB_MAX_OUTPUT_PORT_TYPE
rx_out[102] <= rx_reg[102].DB_MAX_OUTPUT_PORT_TYPE
rx_out[103] <= rx_reg[103].DB_MAX_OUTPUT_PORT_TYPE
rx_out[104] <= rx_reg[104].DB_MAX_OUTPUT_PORT_TYPE
rx_out[105] <= rx_reg[105].DB_MAX_OUTPUT_PORT_TYPE
rx_out[106] <= rx_reg[106].DB_MAX_OUTPUT_PORT_TYPE
rx_out[107] <= rx_reg[107].DB_MAX_OUTPUT_PORT_TYPE
rx_out[108] <= rx_reg[108].DB_MAX_OUTPUT_PORT_TYPE
rx_out[109] <= rx_reg[109].DB_MAX_OUTPUT_PORT_TYPE
rx_out[110] <= rx_reg[110].DB_MAX_OUTPUT_PORT_TYPE
rx_out[111] <= rx_reg[111].DB_MAX_OUTPUT_PORT_TYPE
rx_out[112] <= rx_reg[112].DB_MAX_OUTPUT_PORT_TYPE
rx_out[113] <= rx_reg[113].DB_MAX_OUTPUT_PORT_TYPE
rx_out[114] <= rx_reg[114].DB_MAX_OUTPUT_PORT_TYPE
rx_out[115] <= rx_reg[115].DB_MAX_OUTPUT_PORT_TYPE
rx_out[116] <= rx_reg[116].DB_MAX_OUTPUT_PORT_TYPE
rx_out[117] <= rx_reg[117].DB_MAX_OUTPUT_PORT_TYPE
rx_out[118] <= rx_reg[118].DB_MAX_OUTPUT_PORT_TYPE
rx_out[119] <= rx_reg[119].DB_MAX_OUTPUT_PORT_TYPE
rx_out[120] <= rx_reg[120].DB_MAX_OUTPUT_PORT_TYPE
rx_out[121] <= rx_reg[121].DB_MAX_OUTPUT_PORT_TYPE
rx_out[122] <= rx_reg[122].DB_MAX_OUTPUT_PORT_TYPE
rx_out[123] <= rx_reg[123].DB_MAX_OUTPUT_PORT_TYPE
rx_out[124] <= rx_reg[124].DB_MAX_OUTPUT_PORT_TYPE
rx_out[125] <= rx_reg[125].DB_MAX_OUTPUT_PORT_TYPE
rx_out[126] <= rx_reg[126].DB_MAX_OUTPUT_PORT_TYPE
rx_out[127] <= rx_reg[127].DB_MAX_OUTPUT_PORT_TYPE
rx_out[128] <= rx_reg[128].DB_MAX_OUTPUT_PORT_TYPE
rx_out[129] <= rx_reg[129].DB_MAX_OUTPUT_PORT_TYPE
rx_out[130] <= rx_reg[130].DB_MAX_OUTPUT_PORT_TYPE
rx_out[131] <= rx_reg[131].DB_MAX_OUTPUT_PORT_TYPE
rx_out[132] <= rx_reg[132].DB_MAX_OUTPUT_PORT_TYPE
rx_out[133] <= rx_reg[133].DB_MAX_OUTPUT_PORT_TYPE
rx_out[134] <= rx_reg[134].DB_MAX_OUTPUT_PORT_TYPE
rx_out[135] <= rx_reg[135].DB_MAX_OUTPUT_PORT_TYPE
rx_out[136] <= rx_reg[136].DB_MAX_OUTPUT_PORT_TYPE
rx_out[137] <= rx_reg[137].DB_MAX_OUTPUT_PORT_TYPE
rx_out[138] <= rx_reg[138].DB_MAX_OUTPUT_PORT_TYPE
rx_out[139] <= rx_reg[139].DB_MAX_OUTPUT_PORT_TYPE
rx_out[140] <= rx_reg[140].DB_MAX_OUTPUT_PORT_TYPE
rx_out[141] <= rx_reg[141].DB_MAX_OUTPUT_PORT_TYPE
rx_out[142] <= rx_reg[142].DB_MAX_OUTPUT_PORT_TYPE
rx_out[143] <= rx_reg[143].DB_MAX_OUTPUT_PORT_TYPE
rx_out[144] <= rx_reg[144].DB_MAX_OUTPUT_PORT_TYPE
rx_out[145] <= rx_reg[145].DB_MAX_OUTPUT_PORT_TYPE
rx_out[146] <= rx_reg[146].DB_MAX_OUTPUT_PORT_TYPE
rx_out[147] <= rx_reg[147].DB_MAX_OUTPUT_PORT_TYPE
rx_out[148] <= rx_reg[148].DB_MAX_OUTPUT_PORT_TYPE
rx_out[149] <= rx_reg[149].DB_MAX_OUTPUT_PORT_TYPE
rx_out[150] <= rx_reg[150].DB_MAX_OUTPUT_PORT_TYPE
rx_out[151] <= rx_reg[151].DB_MAX_OUTPUT_PORT_TYPE
rx_out[152] <= rx_reg[152].DB_MAX_OUTPUT_PORT_TYPE
rx_out[153] <= rx_reg[153].DB_MAX_OUTPUT_PORT_TYPE
rx_out[154] <= rx_reg[154].DB_MAX_OUTPUT_PORT_TYPE
rx_out[155] <= rx_reg[155].DB_MAX_OUTPUT_PORT_TYPE
rx_out[156] <= rx_reg[156].DB_MAX_OUTPUT_PORT_TYPE
rx_out[157] <= rx_reg[157].DB_MAX_OUTPUT_PORT_TYPE
rx_out[158] <= rx_reg[158].DB_MAX_OUTPUT_PORT_TYPE
rx_out[159] <= rx_reg[159].DB_MAX_OUTPUT_PORT_TYPE
rx_out[160] <= rx_reg[160].DB_MAX_OUTPUT_PORT_TYPE
rx_out[161] <= rx_reg[161].DB_MAX_OUTPUT_PORT_TYPE
rx_out[162] <= rx_reg[162].DB_MAX_OUTPUT_PORT_TYPE
rx_out[163] <= rx_reg[163].DB_MAX_OUTPUT_PORT_TYPE
rx_out[164] <= rx_reg[164].DB_MAX_OUTPUT_PORT_TYPE
rx_out[165] <= rx_reg[165].DB_MAX_OUTPUT_PORT_TYPE
rx_out[166] <= rx_reg[166].DB_MAX_OUTPUT_PORT_TYPE
rx_out[167] <= rx_reg[167].DB_MAX_OUTPUT_PORT_TYPE
rx_out[168] <= rx_reg[168].DB_MAX_OUTPUT_PORT_TYPE
rx_out[169] <= rx_reg[169].DB_MAX_OUTPUT_PORT_TYPE
rx_outclock <= lvds_rx_pll.CLK1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe
clock => dffe104a[0].CLK
clock => dffe104a[1].CLK
clock => dffe104a[2].CLK
clock => dffe104a[3].CLK
clock => dffe104a[4].CLK
clock => dffe104a[5].CLK
clock => dffe104a[6].CLK
clock => dffe104a[7].CLK
clock => dffe104a[8].CLK
clock => dffe104a[9].CLK
clock => dffe104a[10].CLK
clock => dffe104a[11].CLK
clock => dffe104a[12].CLK
clock => dffe104a[13].CLK
clock => dffe104a[14].CLK
clock => dffe104a[15].CLK
clock => dffe104a[16].CLK
clock => dffe103a[0].CLK
clock => dffe103a[1].CLK
clock => dffe103a[2].CLK
clock => dffe103a[3].CLK
clock => dffe103a[4].CLK
clock => dffe103a[5].CLK
clock => dffe103a[6].CLK
clock => dffe103a[7].CLK
clock => dffe103a[8].CLK
clock => dffe103a[9].CLK
clock => dffe103a[10].CLK
clock => dffe103a[11].CLK
clock => dffe103a[12].CLK
clock => dffe103a[13].CLK
clock => dffe103a[14].CLK
clock => dffe103a[15].CLK
clock => dffe103a[16].CLK
clrn => dffe104a[0].ACLR
clrn => dffe104a[16].ACLR
clrn => dffe104a[15].ACLR
clrn => dffe104a[14].ACLR
clrn => dffe104a[13].ACLR
clrn => dffe104a[12].ACLR
clrn => dffe104a[11].ACLR
clrn => dffe104a[10].ACLR
clrn => dffe104a[9].ACLR
clrn => dffe104a[8].ACLR
clrn => dffe104a[7].ACLR
clrn => dffe104a[6].ACLR
clrn => dffe104a[5].ACLR
clrn => dffe104a[4].ACLR
clrn => dffe104a[3].ACLR
clrn => dffe104a[2].ACLR
clrn => dffe104a[1].ACLR
clrn => dffe103a[16].ACLR
clrn => dffe103a[15].ACLR
clrn => dffe103a[14].ACLR
clrn => dffe103a[13].ACLR
clrn => dffe103a[12].ACLR
clrn => dffe103a[11].ACLR
clrn => dffe103a[10].ACLR
clrn => dffe103a[9].ACLR
clrn => dffe103a[8].ACLR
clrn => dffe103a[7].ACLR
clrn => dffe103a[6].ACLR
clrn => dffe103a[5].ACLR
clrn => dffe103a[4].ACLR
clrn => dffe103a[3].ACLR
clrn => dffe103a[2].ACLR
clrn => dffe103a[1].ACLR
clrn => dffe103a[0].ACLR
d[0] => dffe103a[0].DATAIN
d[1] => dffe103a[1].DATAIN
d[2] => dffe103a[2].DATAIN
d[3] => dffe103a[3].DATAIN
d[4] => dffe103a[4].DATAIN
d[5] => dffe103a[5].DATAIN
d[6] => dffe103a[6].DATAIN
d[7] => dffe103a[7].DATAIN
d[8] => dffe103a[8].DATAIN
d[9] => dffe103a[9].DATAIN
d[10] => dffe103a[10].DATAIN
d[11] => dffe103a[11].DATAIN
d[12] => dffe103a[12].DATAIN
d[13] => dffe103a[13].DATAIN
d[14] => dffe103a[14].DATAIN
d[15] => dffe103a[15].DATAIN
d[16] => dffe103a[16].DATAIN
q[0] <= dffe104a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe104a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe104a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe104a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe104a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe104a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe104a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe104a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe104a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe104a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe104a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe104a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe104a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe104a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe104a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe104a[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffe104a[16].DB_MAX_OUTPUT_PORT_TYPE


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:l_dffpipe
clock => dffe104a[0].CLK
clock => dffe104a[1].CLK
clock => dffe104a[2].CLK
clock => dffe104a[3].CLK
clock => dffe104a[4].CLK
clock => dffe104a[5].CLK
clock => dffe104a[6].CLK
clock => dffe104a[7].CLK
clock => dffe104a[8].CLK
clock => dffe104a[9].CLK
clock => dffe104a[10].CLK
clock => dffe104a[11].CLK
clock => dffe104a[12].CLK
clock => dffe104a[13].CLK
clock => dffe104a[14].CLK
clock => dffe104a[15].CLK
clock => dffe104a[16].CLK
clock => dffe103a[0].CLK
clock => dffe103a[1].CLK
clock => dffe103a[2].CLK
clock => dffe103a[3].CLK
clock => dffe103a[4].CLK
clock => dffe103a[5].CLK
clock => dffe103a[6].CLK
clock => dffe103a[7].CLK
clock => dffe103a[8].CLK
clock => dffe103a[9].CLK
clock => dffe103a[10].CLK
clock => dffe103a[11].CLK
clock => dffe103a[12].CLK
clock => dffe103a[13].CLK
clock => dffe103a[14].CLK
clock => dffe103a[15].CLK
clock => dffe103a[16].CLK
clrn => dffe104a[0].ACLR
clrn => dffe104a[16].ACLR
clrn => dffe104a[15].ACLR
clrn => dffe104a[14].ACLR
clrn => dffe104a[13].ACLR
clrn => dffe104a[12].ACLR
clrn => dffe104a[11].ACLR
clrn => dffe104a[10].ACLR
clrn => dffe104a[9].ACLR
clrn => dffe104a[8].ACLR
clrn => dffe104a[7].ACLR
clrn => dffe104a[6].ACLR
clrn => dffe104a[5].ACLR
clrn => dffe104a[4].ACLR
clrn => dffe104a[3].ACLR
clrn => dffe104a[2].ACLR
clrn => dffe104a[1].ACLR
clrn => dffe103a[16].ACLR
clrn => dffe103a[15].ACLR
clrn => dffe103a[14].ACLR
clrn => dffe103a[13].ACLR
clrn => dffe103a[12].ACLR
clrn => dffe103a[11].ACLR
clrn => dffe103a[10].ACLR
clrn => dffe103a[9].ACLR
clrn => dffe103a[8].ACLR
clrn => dffe103a[7].ACLR
clrn => dffe103a[6].ACLR
clrn => dffe103a[5].ACLR
clrn => dffe103a[4].ACLR
clrn => dffe103a[3].ACLR
clrn => dffe103a[2].ACLR
clrn => dffe103a[1].ACLR
clrn => dffe103a[0].ACLR
d[0] => dffe103a[0].DATAIN
d[1] => dffe103a[1].DATAIN
d[2] => dffe103a[2].DATAIN
d[3] => dffe103a[3].DATAIN
d[4] => dffe103a[4].DATAIN
d[5] => dffe103a[5].DATAIN
d[6] => dffe103a[6].DATAIN
d[7] => dffe103a[7].DATAIN
d[8] => dffe103a[8].DATAIN
d[9] => dffe103a[9].DATAIN
d[10] => dffe103a[10].DATAIN
d[11] => dffe103a[11].DATAIN
d[12] => dffe103a[12].DATAIN
d[13] => dffe103a[13].DATAIN
d[14] => dffe103a[14].DATAIN
d[15] => dffe103a[15].DATAIN
d[16] => dffe103a[16].DATAIN
q[0] <= dffe104a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe104a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe104a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe104a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe104a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe104a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe104a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe104a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe104a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe104a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe104a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe104a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe104a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe104a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe104a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe104a[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffe104a[16].DB_MAX_OUTPUT_PORT_TYPE


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr
clock => counter_reg_bit105a_0.CLK
clock => counter_reg_bit105a_1.CLK
clock => counter_reg_bit105a_2.CLK
clock => counter_reg_bit105a_3.CLK
cnt_en => counter_reg_bit105a_0.ENA
cnt_en => counter_reg_bit105a_1.ENA
cnt_en => counter_reg_bit105a_2.ENA
cnt_en => counter_reg_bit105a_3.ENA
q[0] <= wire_counter_reg_bit105a_regout[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_counter_reg_bit105a_regout[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_counter_reg_bit105a_regout[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_counter_reg_bit105a_regout[3].DB_MAX_OUTPUT_PORT_TYPE


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_cntr:bitslip_cntr|altlvds_rx0_cmpr:cmpr106
aeb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire.IN0
dataa[1] => data_wire.IN0
dataa[2] => data_wire.IN0
dataa[3] => data_wire.IN0
datab[0] => data_wire.IN1
datab[1] => data_wire.IN1
datab[2] => data_wire.IN1
datab[3] => data_wire.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux101a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux11a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux17a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux23a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux29a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux35a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux41a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux47a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux53a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux59a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux5a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux65a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux71a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux77a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux83a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux89a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:h_mux95a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux102a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux12a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux18a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux24a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux30a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux36a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux42a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux48a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux54a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux60a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux66a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux6a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux72a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux78a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux84a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux90a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|altlvds_rx0:inst_1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_mux:l_mux96a
data[0] => w_mux_outputs1411w.IN0
data[1] => w_mux_outputs1411w.IN0
data[2] => w_mux_outputs1411w.IN0
data[3] => w_mux_outputs1411w.IN0
data[4] => w_mux_outputs1411w.IN0
data[5] => w_mux_outputs1411w.IN0
data[6] => w_mux_outputs1411w.IN0
data[7] => w_mux_outputs1411w.IN0
data[8] => w_mux_outputs1411w.IN0
data[9] => w_mux_outputs1411w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[0] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[1] => w_mux_outputs1411w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[2] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1
sel[3] => muxlut_result0w.IN1


|lvds_decoder|lvds_out_map:inst_2
LVDS_DATA[0] => OUTCTR[0].DATAIN
LVDS_DATA[1] => OUTCTR[1].DATAIN
LVDS_DATA[2] => OUTCTR[2].DATAIN
LVDS_DATA[3] => OUTCTR[3].DATAIN
LVDS_DATA[4] => OUTCTR[4].DATAIN
LVDS_DATA[5] => OUTCTR[5].DATAIN
LVDS_DATA[6] => OUTCTR[6].DATAIN
LVDS_DATA[7] => OUTCTR[7].DATAIN
LVDS_DATA[8] => OUTCTR[8].DATAIN
LVDS_DATA[9] => OUTCTR[9].DATAIN
LVDS_DATA[10] => OUT1[0].DATAIN
LVDS_DATA[11] => OUT1[1].DATAIN
LVDS_DATA[12] => OUT1[2].DATAIN
LVDS_DATA[13] => OUT1[3].DATAIN
LVDS_DATA[14] => OUT1[4].DATAIN
LVDS_DATA[15] => OUT1[5].DATAIN
LVDS_DATA[16] => OUT1[6].DATAIN
LVDS_DATA[17] => OUT1[7].DATAIN
LVDS_DATA[18] => OUT1[8].DATAIN
LVDS_DATA[19] => OUT1[9].DATAIN
LVDS_DATA[20] => OUT2[0].DATAIN
LVDS_DATA[21] => OUT2[1].DATAIN
LVDS_DATA[22] => OUT2[2].DATAIN
LVDS_DATA[23] => OUT2[3].DATAIN
LVDS_DATA[24] => OUT2[4].DATAIN
LVDS_DATA[25] => OUT2[5].DATAIN
LVDS_DATA[26] => OUT2[6].DATAIN
LVDS_DATA[27] => OUT2[7].DATAIN
LVDS_DATA[28] => OUT2[8].DATAIN
LVDS_DATA[29] => OUT2[9].DATAIN
LVDS_DATA[30] => OUT3[0].DATAIN
LVDS_DATA[31] => OUT3[1].DATAIN
LVDS_DATA[32] => OUT3[2].DATAIN
LVDS_DATA[33] => OUT3[3].DATAIN
LVDS_DATA[34] => OUT3[4].DATAIN
LVDS_DATA[35] => OUT3[5].DATAIN
LVDS_DATA[36] => OUT3[6].DATAIN
LVDS_DATA[37] => OUT3[7].DATAIN
LVDS_DATA[38] => OUT3[8].DATAIN
LVDS_DATA[39] => OUT3[9].DATAIN
LVDS_DATA[40] => OUT4[0].DATAIN
LVDS_DATA[41] => OUT4[1].DATAIN
LVDS_DATA[42] => OUT4[2].DATAIN
LVDS_DATA[43] => OUT4[3].DATAIN
LVDS_DATA[44] => OUT4[4].DATAIN
LVDS_DATA[45] => OUT4[5].DATAIN
LVDS_DATA[46] => OUT4[6].DATAIN
LVDS_DATA[47] => OUT4[7].DATAIN
LVDS_DATA[48] => OUT4[8].DATAIN
LVDS_DATA[49] => OUT4[9].DATAIN
LVDS_DATA[50] => OUT5[0].DATAIN
LVDS_DATA[51] => OUT5[1].DATAIN
LVDS_DATA[52] => OUT5[2].DATAIN
LVDS_DATA[53] => OUT5[3].DATAIN
LVDS_DATA[54] => OUT5[4].DATAIN
LVDS_DATA[55] => OUT5[5].DATAIN
LVDS_DATA[56] => OUT5[6].DATAIN
LVDS_DATA[57] => OUT5[7].DATAIN
LVDS_DATA[58] => OUT5[8].DATAIN
LVDS_DATA[59] => OUT5[9].DATAIN
LVDS_DATA[60] => OUT6[0].DATAIN
LVDS_DATA[61] => OUT6[1].DATAIN
LVDS_DATA[62] => OUT6[2].DATAIN
LVDS_DATA[63] => OUT6[3].DATAIN
LVDS_DATA[64] => OUT6[4].DATAIN
LVDS_DATA[65] => OUT6[5].DATAIN
LVDS_DATA[66] => OUT6[6].DATAIN
LVDS_DATA[67] => OUT6[7].DATAIN
LVDS_DATA[68] => OUT6[8].DATAIN
LVDS_DATA[69] => OUT6[9].DATAIN
LVDS_DATA[70] => OUT7[0].DATAIN
LVDS_DATA[71] => OUT7[1].DATAIN
LVDS_DATA[72] => OUT7[2].DATAIN
LVDS_DATA[73] => OUT7[3].DATAIN
LVDS_DATA[74] => OUT7[4].DATAIN
LVDS_DATA[75] => OUT7[5].DATAIN
LVDS_DATA[76] => OUT7[6].DATAIN
LVDS_DATA[77] => OUT7[7].DATAIN
LVDS_DATA[78] => OUT7[8].DATAIN
LVDS_DATA[79] => OUT7[9].DATAIN
LVDS_DATA[80] => OUT8[0].DATAIN
LVDS_DATA[81] => OUT8[1].DATAIN
LVDS_DATA[82] => OUT8[2].DATAIN
LVDS_DATA[83] => OUT8[3].DATAIN
LVDS_DATA[84] => OUT8[4].DATAIN
LVDS_DATA[85] => OUT8[5].DATAIN
LVDS_DATA[86] => OUT8[6].DATAIN
LVDS_DATA[87] => OUT8[7].DATAIN
LVDS_DATA[88] => OUT8[8].DATAIN
LVDS_DATA[89] => OUT8[9].DATAIN
LVDS_DATA[90] => OUT9[0].DATAIN
LVDS_DATA[91] => OUT9[1].DATAIN
LVDS_DATA[92] => OUT9[2].DATAIN
LVDS_DATA[93] => OUT9[3].DATAIN
LVDS_DATA[94] => OUT9[4].DATAIN
LVDS_DATA[95] => OUT9[5].DATAIN
LVDS_DATA[96] => OUT9[6].DATAIN
LVDS_DATA[97] => OUT9[7].DATAIN
LVDS_DATA[98] => OUT9[8].DATAIN
LVDS_DATA[99] => OUT9[9].DATAIN
LVDS_DATA[100] => OUT10[0].DATAIN
LVDS_DATA[101] => OUT10[1].DATAIN
LVDS_DATA[102] => OUT10[2].DATAIN
LVDS_DATA[103] => OUT10[3].DATAIN
LVDS_DATA[104] => OUT10[4].DATAIN
LVDS_DATA[105] => OUT10[5].DATAIN
LVDS_DATA[106] => OUT10[6].DATAIN
LVDS_DATA[107] => OUT10[7].DATAIN
LVDS_DATA[108] => OUT10[8].DATAIN
LVDS_DATA[109] => OUT10[9].DATAIN
LVDS_DATA[110] => OUT11[0].DATAIN
LVDS_DATA[111] => OUT11[1].DATAIN
LVDS_DATA[112] => OUT11[2].DATAIN
LVDS_DATA[113] => OUT11[3].DATAIN
LVDS_DATA[114] => OUT11[4].DATAIN
LVDS_DATA[115] => OUT11[5].DATAIN
LVDS_DATA[116] => OUT11[6].DATAIN
LVDS_DATA[117] => OUT11[7].DATAIN
LVDS_DATA[118] => OUT11[8].DATAIN
LVDS_DATA[119] => OUT11[9].DATAIN
LVDS_DATA[120] => OUT12[0].DATAIN
LVDS_DATA[121] => OUT12[1].DATAIN
LVDS_DATA[122] => OUT12[2].DATAIN
LVDS_DATA[123] => OUT12[3].DATAIN
LVDS_DATA[124] => OUT12[4].DATAIN
LVDS_DATA[125] => OUT12[5].DATAIN
LVDS_DATA[126] => OUT12[6].DATAIN
LVDS_DATA[127] => OUT12[7].DATAIN
LVDS_DATA[128] => OUT12[8].DATAIN
LVDS_DATA[129] => OUT12[9].DATAIN
LVDS_DATA[130] => OUT13[0].DATAIN
LVDS_DATA[131] => OUT13[1].DATAIN
LVDS_DATA[132] => OUT13[2].DATAIN
LVDS_DATA[133] => OUT13[3].DATAIN
LVDS_DATA[134] => OUT13[4].DATAIN
LVDS_DATA[135] => OUT13[5].DATAIN
LVDS_DATA[136] => OUT13[6].DATAIN
LVDS_DATA[137] => OUT13[7].DATAIN
LVDS_DATA[138] => OUT13[8].DATAIN
LVDS_DATA[139] => OUT13[9].DATAIN
LVDS_DATA[140] => OUT14[0].DATAIN
LVDS_DATA[141] => OUT14[1].DATAIN
LVDS_DATA[142] => OUT14[2].DATAIN
LVDS_DATA[143] => OUT14[3].DATAIN
LVDS_DATA[144] => OUT14[4].DATAIN
LVDS_DATA[145] => OUT14[5].DATAIN
LVDS_DATA[146] => OUT14[6].DATAIN
LVDS_DATA[147] => OUT14[7].DATAIN
LVDS_DATA[148] => OUT14[8].DATAIN
LVDS_DATA[149] => OUT14[9].DATAIN
LVDS_DATA[150] => OUT15[0].DATAIN
LVDS_DATA[151] => OUT15[1].DATAIN
LVDS_DATA[152] => OUT15[2].DATAIN
LVDS_DATA[153] => OUT15[3].DATAIN
LVDS_DATA[154] => OUT15[4].DATAIN
LVDS_DATA[155] => OUT15[5].DATAIN
LVDS_DATA[156] => OUT15[6].DATAIN
LVDS_DATA[157] => OUT15[7].DATAIN
LVDS_DATA[158] => OUT15[8].DATAIN
LVDS_DATA[159] => OUT15[9].DATAIN
LVDS_DATA[160] => OUT16[0].DATAIN
LVDS_DATA[161] => OUT16[1].DATAIN
LVDS_DATA[162] => OUT16[2].DATAIN
LVDS_DATA[163] => OUT16[3].DATAIN
LVDS_DATA[164] => OUT16[4].DATAIN
LVDS_DATA[165] => OUT16[5].DATAIN
LVDS_DATA[166] => OUT16[6].DATAIN
LVDS_DATA[167] => OUT16[7].DATAIN
LVDS_DATA[168] => OUT16[8].DATAIN
LVDS_DATA[169] => OUT16[9].DATAIN
OUTCTR[0] <= LVDS_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
OUTCTR[1] <= LVDS_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
OUTCTR[2] <= LVDS_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
OUTCTR[3] <= LVDS_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
OUTCTR[4] <= LVDS_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
OUTCTR[5] <= LVDS_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
OUTCTR[6] <= LVDS_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
OUTCTR[7] <= LVDS_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
OUTCTR[8] <= LVDS_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
OUTCTR[9] <= LVDS_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
OUT1[0] <= LVDS_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
OUT1[1] <= LVDS_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
OUT1[2] <= LVDS_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
OUT1[3] <= LVDS_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
OUT1[4] <= LVDS_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
OUT1[5] <= LVDS_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
OUT1[6] <= LVDS_DATA[16].DB_MAX_OUTPUT_PORT_TYPE
OUT1[7] <= LVDS_DATA[17].DB_MAX_OUTPUT_PORT_TYPE
OUT1[8] <= LVDS_DATA[18].DB_MAX_OUTPUT_PORT_TYPE
OUT1[9] <= LVDS_DATA[19].DB_MAX_OUTPUT_PORT_TYPE
OUT2[0] <= LVDS_DATA[20].DB_MAX_OUTPUT_PORT_TYPE
OUT2[1] <= LVDS_DATA[21].DB_MAX_OUTPUT_PORT_TYPE
OUT2[2] <= LVDS_DATA[22].DB_MAX_OUTPUT_PORT_TYPE
OUT2[3] <= LVDS_DATA[23].DB_MAX_OUTPUT_PORT_TYPE
OUT2[4] <= LVDS_DATA[24].DB_MAX_OUTPUT_PORT_TYPE
OUT2[5] <= LVDS_DATA[25].DB_MAX_OUTPUT_PORT_TYPE
OUT2[6] <= LVDS_DATA[26].DB_MAX_OUTPUT_PORT_TYPE
OUT2[7] <= LVDS_DATA[27].DB_MAX_OUTPUT_PORT_TYPE
OUT2[8] <= LVDS_DATA[28].DB_MAX_OUTPUT_PORT_TYPE
OUT2[9] <= LVDS_DATA[29].DB_MAX_OUTPUT_PORT_TYPE
OUT3[0] <= LVDS_DATA[30].DB_MAX_OUTPUT_PORT_TYPE
OUT3[1] <= LVDS_DATA[31].DB_MAX_OUTPUT_PORT_TYPE
OUT3[2] <= LVDS_DATA[32].DB_MAX_OUTPUT_PORT_TYPE
OUT3[3] <= LVDS_DATA[33].DB_MAX_OUTPUT_PORT_TYPE
OUT3[4] <= LVDS_DATA[34].DB_MAX_OUTPUT_PORT_TYPE
OUT3[5] <= LVDS_DATA[35].DB_MAX_OUTPUT_PORT_TYPE
OUT3[6] <= LVDS_DATA[36].DB_MAX_OUTPUT_PORT_TYPE
OUT3[7] <= LVDS_DATA[37].DB_MAX_OUTPUT_PORT_TYPE
OUT3[8] <= LVDS_DATA[38].DB_MAX_OUTPUT_PORT_TYPE
OUT3[9] <= LVDS_DATA[39].DB_MAX_OUTPUT_PORT_TYPE
OUT4[0] <= LVDS_DATA[40].DB_MAX_OUTPUT_PORT_TYPE
OUT4[1] <= LVDS_DATA[41].DB_MAX_OUTPUT_PORT_TYPE
OUT4[2] <= LVDS_DATA[42].DB_MAX_OUTPUT_PORT_TYPE
OUT4[3] <= LVDS_DATA[43].DB_MAX_OUTPUT_PORT_TYPE
OUT4[4] <= LVDS_DATA[44].DB_MAX_OUTPUT_PORT_TYPE
OUT4[5] <= LVDS_DATA[45].DB_MAX_OUTPUT_PORT_TYPE
OUT4[6] <= LVDS_DATA[46].DB_MAX_OUTPUT_PORT_TYPE
OUT4[7] <= LVDS_DATA[47].DB_MAX_OUTPUT_PORT_TYPE
OUT4[8] <= LVDS_DATA[48].DB_MAX_OUTPUT_PORT_TYPE
OUT4[9] <= LVDS_DATA[49].DB_MAX_OUTPUT_PORT_TYPE
OUT5[0] <= LVDS_DATA[50].DB_MAX_OUTPUT_PORT_TYPE
OUT5[1] <= LVDS_DATA[51].DB_MAX_OUTPUT_PORT_TYPE
OUT5[2] <= LVDS_DATA[52].DB_MAX_OUTPUT_PORT_TYPE
OUT5[3] <= LVDS_DATA[53].DB_MAX_OUTPUT_PORT_TYPE
OUT5[4] <= LVDS_DATA[54].DB_MAX_OUTPUT_PORT_TYPE
OUT5[5] <= LVDS_DATA[55].DB_MAX_OUTPUT_PORT_TYPE
OUT5[6] <= LVDS_DATA[56].DB_MAX_OUTPUT_PORT_TYPE
OUT5[7] <= LVDS_DATA[57].DB_MAX_OUTPUT_PORT_TYPE
OUT5[8] <= LVDS_DATA[58].DB_MAX_OUTPUT_PORT_TYPE
OUT5[9] <= LVDS_DATA[59].DB_MAX_OUTPUT_PORT_TYPE
OUT6[0] <= LVDS_DATA[60].DB_MAX_OUTPUT_PORT_TYPE
OUT6[1] <= LVDS_DATA[61].DB_MAX_OUTPUT_PORT_TYPE
OUT6[2] <= LVDS_DATA[62].DB_MAX_OUTPUT_PORT_TYPE
OUT6[3] <= LVDS_DATA[63].DB_MAX_OUTPUT_PORT_TYPE
OUT6[4] <= LVDS_DATA[64].DB_MAX_OUTPUT_PORT_TYPE
OUT6[5] <= LVDS_DATA[65].DB_MAX_OUTPUT_PORT_TYPE
OUT6[6] <= LVDS_DATA[66].DB_MAX_OUTPUT_PORT_TYPE
OUT6[7] <= LVDS_DATA[67].DB_MAX_OUTPUT_PORT_TYPE
OUT6[8] <= LVDS_DATA[68].DB_MAX_OUTPUT_PORT_TYPE
OUT6[9] <= LVDS_DATA[69].DB_MAX_OUTPUT_PORT_TYPE
OUT7[0] <= LVDS_DATA[70].DB_MAX_OUTPUT_PORT_TYPE
OUT7[1] <= LVDS_DATA[71].DB_MAX_OUTPUT_PORT_TYPE
OUT7[2] <= LVDS_DATA[72].DB_MAX_OUTPUT_PORT_TYPE
OUT7[3] <= LVDS_DATA[73].DB_MAX_OUTPUT_PORT_TYPE
OUT7[4] <= LVDS_DATA[74].DB_MAX_OUTPUT_PORT_TYPE
OUT7[5] <= LVDS_DATA[75].DB_MAX_OUTPUT_PORT_TYPE
OUT7[6] <= LVDS_DATA[76].DB_MAX_OUTPUT_PORT_TYPE
OUT7[7] <= LVDS_DATA[77].DB_MAX_OUTPUT_PORT_TYPE
OUT7[8] <= LVDS_DATA[78].DB_MAX_OUTPUT_PORT_TYPE
OUT7[9] <= LVDS_DATA[79].DB_MAX_OUTPUT_PORT_TYPE
OUT8[0] <= LVDS_DATA[80].DB_MAX_OUTPUT_PORT_TYPE
OUT8[1] <= LVDS_DATA[81].DB_MAX_OUTPUT_PORT_TYPE
OUT8[2] <= LVDS_DATA[82].DB_MAX_OUTPUT_PORT_TYPE
OUT8[3] <= LVDS_DATA[83].DB_MAX_OUTPUT_PORT_TYPE
OUT8[4] <= LVDS_DATA[84].DB_MAX_OUTPUT_PORT_TYPE
OUT8[5] <= LVDS_DATA[85].DB_MAX_OUTPUT_PORT_TYPE
OUT8[6] <= LVDS_DATA[86].DB_MAX_OUTPUT_PORT_TYPE
OUT8[7] <= LVDS_DATA[87].DB_MAX_OUTPUT_PORT_TYPE
OUT8[8] <= LVDS_DATA[88].DB_MAX_OUTPUT_PORT_TYPE
OUT8[9] <= LVDS_DATA[89].DB_MAX_OUTPUT_PORT_TYPE
OUT9[0] <= LVDS_DATA[90].DB_MAX_OUTPUT_PORT_TYPE
OUT9[1] <= LVDS_DATA[91].DB_MAX_OUTPUT_PORT_TYPE
OUT9[2] <= LVDS_DATA[92].DB_MAX_OUTPUT_PORT_TYPE
OUT9[3] <= LVDS_DATA[93].DB_MAX_OUTPUT_PORT_TYPE
OUT9[4] <= LVDS_DATA[94].DB_MAX_OUTPUT_PORT_TYPE
OUT9[5] <= LVDS_DATA[95].DB_MAX_OUTPUT_PORT_TYPE
OUT9[6] <= LVDS_DATA[96].DB_MAX_OUTPUT_PORT_TYPE
OUT9[7] <= LVDS_DATA[97].DB_MAX_OUTPUT_PORT_TYPE
OUT9[8] <= LVDS_DATA[98].DB_MAX_OUTPUT_PORT_TYPE
OUT9[9] <= LVDS_DATA[99].DB_MAX_OUTPUT_PORT_TYPE
OUT10[0] <= LVDS_DATA[100].DB_MAX_OUTPUT_PORT_TYPE
OUT10[1] <= LVDS_DATA[101].DB_MAX_OUTPUT_PORT_TYPE
OUT10[2] <= LVDS_DATA[102].DB_MAX_OUTPUT_PORT_TYPE
OUT10[3] <= LVDS_DATA[103].DB_MAX_OUTPUT_PORT_TYPE
OUT10[4] <= LVDS_DATA[104].DB_MAX_OUTPUT_PORT_TYPE
OUT10[5] <= LVDS_DATA[105].DB_MAX_OUTPUT_PORT_TYPE
OUT10[6] <= LVDS_DATA[106].DB_MAX_OUTPUT_PORT_TYPE
OUT10[7] <= LVDS_DATA[107].DB_MAX_OUTPUT_PORT_TYPE
OUT10[8] <= LVDS_DATA[108].DB_MAX_OUTPUT_PORT_TYPE
OUT10[9] <= LVDS_DATA[109].DB_MAX_OUTPUT_PORT_TYPE
OUT11[0] <= LVDS_DATA[110].DB_MAX_OUTPUT_PORT_TYPE
OUT11[1] <= LVDS_DATA[111].DB_MAX_OUTPUT_PORT_TYPE
OUT11[2] <= LVDS_DATA[112].DB_MAX_OUTPUT_PORT_TYPE
OUT11[3] <= LVDS_DATA[113].DB_MAX_OUTPUT_PORT_TYPE
OUT11[4] <= LVDS_DATA[114].DB_MAX_OUTPUT_PORT_TYPE
OUT11[5] <= LVDS_DATA[115].DB_MAX_OUTPUT_PORT_TYPE
OUT11[6] <= LVDS_DATA[116].DB_MAX_OUTPUT_PORT_TYPE
OUT11[7] <= LVDS_DATA[117].DB_MAX_OUTPUT_PORT_TYPE
OUT11[8] <= LVDS_DATA[118].DB_MAX_OUTPUT_PORT_TYPE
OUT11[9] <= LVDS_DATA[119].DB_MAX_OUTPUT_PORT_TYPE
OUT12[0] <= LVDS_DATA[120].DB_MAX_OUTPUT_PORT_TYPE
OUT12[1] <= LVDS_DATA[121].DB_MAX_OUTPUT_PORT_TYPE
OUT12[2] <= LVDS_DATA[122].DB_MAX_OUTPUT_PORT_TYPE
OUT12[3] <= LVDS_DATA[123].DB_MAX_OUTPUT_PORT_TYPE
OUT12[4] <= LVDS_DATA[124].DB_MAX_OUTPUT_PORT_TYPE
OUT12[5] <= LVDS_DATA[125].DB_MAX_OUTPUT_PORT_TYPE
OUT12[6] <= LVDS_DATA[126].DB_MAX_OUTPUT_PORT_TYPE
OUT12[7] <= LVDS_DATA[127].DB_MAX_OUTPUT_PORT_TYPE
OUT12[8] <= LVDS_DATA[128].DB_MAX_OUTPUT_PORT_TYPE
OUT12[9] <= LVDS_DATA[129].DB_MAX_OUTPUT_PORT_TYPE
OUT13[0] <= LVDS_DATA[130].DB_MAX_OUTPUT_PORT_TYPE
OUT13[1] <= LVDS_DATA[131].DB_MAX_OUTPUT_PORT_TYPE
OUT13[2] <= LVDS_DATA[132].DB_MAX_OUTPUT_PORT_TYPE
OUT13[3] <= LVDS_DATA[133].DB_MAX_OUTPUT_PORT_TYPE
OUT13[4] <= LVDS_DATA[134].DB_MAX_OUTPUT_PORT_TYPE
OUT13[5] <= LVDS_DATA[135].DB_MAX_OUTPUT_PORT_TYPE
OUT13[6] <= LVDS_DATA[136].DB_MAX_OUTPUT_PORT_TYPE
OUT13[7] <= LVDS_DATA[137].DB_MAX_OUTPUT_PORT_TYPE
OUT13[8] <= LVDS_DATA[138].DB_MAX_OUTPUT_PORT_TYPE
OUT13[9] <= LVDS_DATA[139].DB_MAX_OUTPUT_PORT_TYPE
OUT14[0] <= LVDS_DATA[140].DB_MAX_OUTPUT_PORT_TYPE
OUT14[1] <= LVDS_DATA[141].DB_MAX_OUTPUT_PORT_TYPE
OUT14[2] <= LVDS_DATA[142].DB_MAX_OUTPUT_PORT_TYPE
OUT14[3] <= LVDS_DATA[143].DB_MAX_OUTPUT_PORT_TYPE
OUT14[4] <= LVDS_DATA[144].DB_MAX_OUTPUT_PORT_TYPE
OUT14[5] <= LVDS_DATA[145].DB_MAX_OUTPUT_PORT_TYPE
OUT14[6] <= LVDS_DATA[146].DB_MAX_OUTPUT_PORT_TYPE
OUT14[7] <= LVDS_DATA[147].DB_MAX_OUTPUT_PORT_TYPE
OUT14[8] <= LVDS_DATA[148].DB_MAX_OUTPUT_PORT_TYPE
OUT14[9] <= LVDS_DATA[149].DB_MAX_OUTPUT_PORT_TYPE
OUT15[0] <= LVDS_DATA[150].DB_MAX_OUTPUT_PORT_TYPE
OUT15[1] <= LVDS_DATA[151].DB_MAX_OUTPUT_PORT_TYPE
OUT15[2] <= LVDS_DATA[152].DB_MAX_OUTPUT_PORT_TYPE
OUT15[3] <= LVDS_DATA[153].DB_MAX_OUTPUT_PORT_TYPE
OUT15[4] <= LVDS_DATA[154].DB_MAX_OUTPUT_PORT_TYPE
OUT15[5] <= LVDS_DATA[155].DB_MAX_OUTPUT_PORT_TYPE
OUT15[6] <= LVDS_DATA[156].DB_MAX_OUTPUT_PORT_TYPE
OUT15[7] <= LVDS_DATA[157].DB_MAX_OUTPUT_PORT_TYPE
OUT15[8] <= LVDS_DATA[158].DB_MAX_OUTPUT_PORT_TYPE
OUT15[9] <= LVDS_DATA[159].DB_MAX_OUTPUT_PORT_TYPE
OUT16[0] <= LVDS_DATA[160].DB_MAX_OUTPUT_PORT_TYPE
OUT16[1] <= LVDS_DATA[161].DB_MAX_OUTPUT_PORT_TYPE
OUT16[2] <= LVDS_DATA[162].DB_MAX_OUTPUT_PORT_TYPE
OUT16[3] <= LVDS_DATA[163].DB_MAX_OUTPUT_PORT_TYPE
OUT16[4] <= LVDS_DATA[164].DB_MAX_OUTPUT_PORT_TYPE
OUT16[5] <= LVDS_DATA[165].DB_MAX_OUTPUT_PORT_TYPE
OUT16[6] <= LVDS_DATA[166].DB_MAX_OUTPUT_PORT_TYPE
OUT16[7] <= LVDS_DATA[167].DB_MAX_OUTPUT_PORT_TYPE
OUT16[8] <= LVDS_DATA[168].DB_MAX_OUTPUT_PORT_TYPE
OUT16[9] <= LVDS_DATA[169].DB_MAX_OUTPUT_PORT_TYPE


|lvds_decoder|lvds_in_map:inst_0
LVDS_CTR => LVDS_DATA[16].DATAIN
LVDS_CH[0] => LVDS_DATA[0].DATAIN
LVDS_CH[1] => LVDS_DATA[1].DATAIN
LVDS_CH[2] => LVDS_DATA[2].DATAIN
LVDS_CH[3] => LVDS_DATA[3].DATAIN
LVDS_CH[4] => LVDS_DATA[4].DATAIN
LVDS_CH[5] => LVDS_DATA[5].DATAIN
LVDS_CH[6] => LVDS_DATA[6].DATAIN
LVDS_CH[7] => LVDS_DATA[7].DATAIN
LVDS_CH[8] => LVDS_DATA[8].DATAIN
LVDS_CH[9] => LVDS_DATA[9].DATAIN
LVDS_CH[10] => LVDS_DATA[10].DATAIN
LVDS_CH[11] => LVDS_DATA[11].DATAIN
LVDS_CH[12] => LVDS_DATA[12].DATAIN
LVDS_CH[13] => LVDS_DATA[13].DATAIN
LVDS_CH[14] => LVDS_DATA[14].DATAIN
LVDS_CH[15] => LVDS_DATA[15].DATAIN
LVDS_DATA[0] <= LVDS_CH[0].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[1] <= LVDS_CH[1].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[2] <= LVDS_CH[2].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[3] <= LVDS_CH[3].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[4] <= LVDS_CH[4].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[5] <= LVDS_CH[5].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[6] <= LVDS_CH[6].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[7] <= LVDS_CH[7].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[8] <= LVDS_CH[8].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[9] <= LVDS_CH[9].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[10] <= LVDS_CH[10].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[11] <= LVDS_CH[11].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[12] <= LVDS_CH[12].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[13] <= LVDS_CH[13].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[14] <= LVDS_CH[14].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[15] <= LVDS_CH[15].DB_MAX_OUTPUT_PORT_TYPE
LVDS_DATA[16] <= LVDS_CTR.DB_MAX_OUTPUT_PORT_TYPE


