

================================================================
== Vivado HLS Report for 'maxPooling'
================================================================
* Date:           Sat Dec 30 01:55:14 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MP1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.912|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3719906|  3719906|  3719906|  3719906|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    75360|    75360|       785|          -|          -|    96|    no    |
        | + Loop 1.1              |      783|      783|        29|          -|          -|    27|    no    |
        |  ++ Loop 1.1.1          |       27|       27|         1|          -|          -|    27|    no    |
        |- Loop 2                 |  3644544|  3644544|     37964|          -|          -|    96|    no    |
        | + Loop 2.1              |    37962|    37962|      1406|          -|          -|    27|    no    |
        |  ++ Loop 2.1.1          |     1404|     1404|        52|          -|          -|    27|    no    |
        |   +++ Loop 2.1.1.1      |       24|       24|         8|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.1.1  |        6|        6|         2|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.2      |       24|       24|         8|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.2.1  |        6|        6|         2|          -|          -|     3|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     681|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      32|       3|    -|
|Multiplexer      |        -|      -|       -|     266|    -|
|Register         |        -|      -|     389|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     421|     950|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |pool_values_V_U  |maxPooling_pool_vbkb  |        0|  32|   3|     9|   16|     1|          144|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        0|  32|   3|     9|   16|     1|          144|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_337_p2                     |     +    |      0|  0|  15|           7|           1|
    |c_2_fu_452_p2                     |     +    |      0|  0|  15|           7|           1|
    |i_1_fu_349_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_464_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_3_fu_671_p2                     |     +    |      0|  0|   9|           2|           1|
    |j_1_fu_401_p2                     |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_524_p2                     |     +    |      0|  0|  15|           5|           1|
    |j_3_fu_732_p2                     |     +    |      0|  0|   9|           2|           1|
    |next_mul1_fu_434_p2               |     +    |      0|  0|  19|          12|           5|
    |next_mul9_fu_440_p2               |     +    |      0|  0|  20|          13|           6|
    |next_mul_fu_325_p2                |     +    |      0|  0|  19|          12|           5|
    |pi_1_fu_548_p2                    |     +    |      0|  0|   9|           2|           1|
    |pj_1_fu_627_p2                    |     +    |      0|  0|   9|           2|           1|
    |tmp_11_fu_642_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_17_fu_585_p2                  |     +    |      0|  0|  20|          13|          13|
    |tmp_1_fu_359_p2                   |     +    |      0|  0|  19|          12|          12|
    |tmp_26_fu_637_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_27_fu_651_p2                  |     +    |      0|  0|  27|          20|          20|
    |tmp_28_fu_742_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_482_p2                   |     +    |      0|  0|  19|          12|          12|
    |tmp_7_fu_576_p2                   |     +    |      0|  0|  15|           6|           6|
    |tmp_16_fu_570_p2                  |     -    |      0|  0|  15|           5|           5|
    |tmp_19_fu_611_p2                  |     -    |      0|  0|  27|          20|          20|
    |tmp_25_fu_693_p2                  |     -    |      0|  0|  15|           5|           5|
    |tmp_3_fu_389_p2                   |     -    |      0|  0|  71|          64|          64|
    |tmp_9_fu_512_p2                   |     -    |      0|  0|  71|          64|          64|
    |exitcond1_fu_331_p2               |   icmp   |      0|  0|  11|           7|           7|
    |exitcond2_fu_446_p2               |   icmp   |      0|  0|  11|           7|           7|
    |exitcond3_fu_343_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_i_fu_665_p2             |   icmp   |      0|  0|   8|           2|           2|
    |exitcond4_fu_458_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond5_fu_395_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond6_fu_518_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond7_fu_542_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_621_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_i_fu_726_p2              |   icmp   |      0|  0|   8|           2|           2|
    |tmp_13_i_fu_752_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_fu_410_p2                  |    or    |      0|  0|   5|           1|           5|
    |tmp_21_fu_702_p2                  |    or    |      0|  0|   5|           1|           5|
    |max_value_V_1_agg_re_1_fu_766_p3  |  select  |      0|  0|  16|           1|          16|
    |max_value_V_1_agg_re_fu_758_p3    |  select  |      0|  0|  16|           1|          16|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 681|         378|         359|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |agg_result_V_1_i_reg_290      |   9|          2|   16|         32|
    |agg_result_V_load4_i_reg_269  |   9|          2|   16|         32|
    |agg_result_V_load_i_reg_302   |   9|          2|   16|         32|
    |ap_NS_fsm                     |  62|         15|    1|         15|
    |c4_reg_178                    |   9|          2|    7|         14|
    |c_reg_133                     |   9|          2|    7|         14|
    |i5_reg_213                    |   9|          2|    5|         10|
    |i_i_reg_279                   |   9|          2|    2|          4|
    |i_reg_156                     |   9|          2|    5|         10|
    |j6_reg_224                    |   9|          2|    5|         10|
    |j_i_reg_314                   |   9|          2|    2|          4|
    |j_reg_167                     |   9|          2|    5|         10|
    |max_value_V_1_reg_258         |   9|          2|   16|         32|
    |output_V_address0             |  15|          3|   17|         51|
    |output_V_d0                   |  15|          3|   16|         48|
    |phi_mul1_reg_201              |   9|          2|   12|         24|
    |phi_mul8_reg_189              |   9|          2|   13|         26|
    |phi_mul_reg_144               |   9|          2|   12|         24|
    |pi_reg_236                    |   9|          2|    2|          4|
    |pj_reg_247                    |   9|          2|    2|          4|
    |pool_values_V_address0        |  21|          4|    4|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 266|         59|  181|        416|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |agg_result_V_1_i_reg_290      |  16|   0|   16|          0|
    |agg_result_V_load4_i_reg_269  |  16|   0|   16|          0|
    |agg_result_V_load_i_reg_302   |  16|   0|   16|          0|
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |c4_reg_178                    |   7|   0|    7|          0|
    |c_1_reg_787                   |   7|   0|    7|          0|
    |c_2_reg_827                   |   7|   0|    7|          0|
    |c_reg_133                     |   7|   0|    7|          0|
    |i5_reg_213                    |   5|   0|    5|          0|
    |i_1_reg_795                   |   5|   0|    5|          0|
    |i_2_reg_835                   |   5|   0|    5|          0|
    |i_3_reg_909                   |   2|   0|    2|          0|
    |i_i_reg_279                   |   2|   0|    2|          0|
    |i_reg_156                     |   5|   0|    5|          0|
    |j6_reg_224                    |   5|   0|    5|          0|
    |j_2_reg_854                   |   5|   0|    5|          0|
    |j_3_reg_922                   |   2|   0|    2|          0|
    |j_i_reg_314                   |   2|   0|    2|          0|
    |j_reg_167                     |   5|   0|    5|          0|
    |max_value_V_1_reg_258         |  16|   0|   16|          0|
    |next_mul1_reg_814             |  12|   0|   12|          0|
    |next_mul9_reg_819             |  13|   0|   13|          0|
    |next_mul_reg_779              |  12|   0|   12|          0|
    |phi_mul1_reg_201              |  12|   0|   12|          0|
    |phi_mul8_reg_189              |  13|   0|   13|          0|
    |phi_mul_reg_144               |  12|   0|   12|          0|
    |pi_1_reg_867                  |   2|   0|    2|          0|
    |pi_reg_236                    |   2|   0|    2|          0|
    |pj_1_reg_885                  |   2|   0|    2|          0|
    |pj_reg_247                    |   2|   0|    2|          0|
    |tmp_16_reg_872                |   5|   0|    5|          0|
    |tmp_19_reg_877                |  15|   0|   20|          5|
    |tmp_25_reg_914                |   5|   0|    5|          0|
    |tmp_26_reg_890                |   5|   0|    5|          0|
    |tmp_3_reg_800                 |  59|   0|   64|          5|
    |tmp_5_reg_840                 |   5|   0|    6|          1|
    |tmp_9_reg_845                 |  59|   0|   64|          5|
    |tmp_s_reg_859                 |   5|   0|    6|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 389|   0|  406|         17|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  maxPooling  | return value |
|input_V_address0   | out |   19|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |   16|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   17|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   16|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	5  / (exitcond1)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	4  / (!exitcond5)
	3  / (exitcond5)
5 --> 
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond4)
	5  / (exitcond4)
7 --> 
	8  / (!exitcond6)
	6  / (exitcond6)
8 --> 
	11  / (exitcond7)
	9  / (!exitcond7)
9 --> 
	10  / (!exitcond)
	8  / (exitcond)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond3_i)
	7  / (exitcond3_i)
13 --> 
	14  / (!exitcond_i)
	12  / (exitcond_i)
14 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%pool_values_V = alloca [9 x i16], align 2" [MP1.cpp:44]   --->   Operation 15 'alloca' 'pool_values_V' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pool_values_V_addr = getelementptr [9 x i16]* %pool_values_V, i64 0, i64 0" [MP1.cpp:18->MP1.cpp:59]   --->   Operation 16 'getelementptr' 'pool_values_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "br label %.loopexit12" [MP1.cpp:36]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.81>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c = phi i7 [ 0, %0 ], [ %c_1, %.loopexit12.loopexit ]"   --->   Operation 18 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ 0, %0 ], [ %next_mul, %.loopexit12.loopexit ]"   --->   Operation 19 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.80ns)   --->   "%next_mul = add i12 %phi_mul, 27"   --->   Operation 20 'add' 'next_mul' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.81ns)   --->   "%exitcond1 = icmp eq i7 %c, -32" [MP1.cpp:36]   --->   Operation 21 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.77ns)   --->   "%c_1 = add i7 %c, 1" [MP1.cpp:36]   --->   Operation 23 'add' 'c_1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader37.preheader, label %.preheader39.preheader" [MP1.cpp:36]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "br label %.preheader39" [MP1.cpp:37]   --->   Operation 25 'br' <Predicate = (!exitcond1)> <Delay = 0.65>
ST_2 : Operation 26 [1/1] (0.65ns)   --->   "br label %.preheader37"   --->   Operation 26 'br' <Predicate = (exitcond1)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_1, %.preheader39.loopexit ], [ 0, %.preheader39.preheader ]"   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.75ns)   --->   "%exitcond3 = icmp eq i5 %i, -5" [MP1.cpp:37]   --->   Operation 28 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)"   --->   Operation 29 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.78ns)   --->   "%i_1 = add i5 %i, 1" [MP1.cpp:37]   --->   Operation 30 'add' 'i_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit12.loopexit, label %.preheader38.preheader" [MP1.cpp:37]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i5 %i to i12" [MP1.cpp:39]   --->   Operation 32 'zext' 'tmp_3_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.80ns)   --->   "%tmp_1 = add i12 %phi_mul, %tmp_3_cast" [MP1.cpp:39]   --->   Operation 33 'add' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %tmp_1, i7 0)" [MP1.cpp:39]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl = zext i19 %tmp to i64" [MP1.cpp:39]   --->   Operation 35 'zext' 'p_shl' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_1, i5 0)" [MP1.cpp:39]   --->   Operation 36 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1 = zext i17 %tmp_2 to i64" [MP1.cpp:39]   --->   Operation 37 'zext' 'p_shl1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.88ns)   --->   "%tmp_3 = sub i64 %p_shl, %p_shl1" [MP1.cpp:39]   --->   Operation 38 'sub' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.65ns)   --->   "br label %.preheader38" [MP1.cpp:38]   --->   Operation 39 'br' <Predicate = (!exitcond3)> <Delay = 0.65>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit12"   --->   Operation 40 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.43>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_1, %_ZN8ap_fixedILi16ELi7EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader38.preheader ]"   --->   Operation 41 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.75ns)   --->   "%exitcond5 = icmp eq i5 %j, -5" [MP1.cpp:38]   --->   Operation 42 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)"   --->   Operation 43 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.78ns)   --->   "%j_1 = add i5 %j, 1" [MP1.cpp:38]   --->   Operation 44 'add' 'j_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader39.loopexit, label %_ZN8ap_fixedILi16ELi7EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit" [MP1.cpp:38]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %tmp_3 to i5" [MP1.cpp:39]   --->   Operation 46 'trunc' 'tmp_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.19ns)   --->   "%tmp_12 = or i5 %tmp_10, %j" [MP1.cpp:39]   --->   Operation 47 'or' 'tmp_12' <Predicate = (!exitcond5)> <Delay = 0.19> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_13 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_3, i32 5, i32 63)" [MP1.cpp:39]   --->   Operation 48 'partselect' 'tmp_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 %tmp_13, i5 %tmp_12)" [MP1.cpp:39]   --->   Operation 49 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [69984 x i16]* %output_V, i64 0, i64 %tmp_14" [MP1.cpp:39]   --->   Operation 50 'getelementptr' 'output_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.23ns)   --->   "store i16 0, i16* %output_V_addr, align 2" [MP1.cpp:39]   --->   Operation 51 'store' <Predicate = (!exitcond5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader38" [MP1.cpp:38]   --->   Operation 52 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader39"   --->   Operation 53 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.82>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%c4 = phi i7 [ %c_2, %.preheader37.loopexit ], [ 0, %.preheader37.preheader ]"   --->   Operation 54 'phi' 'c4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%phi_mul8 = phi i13 [ %next_mul9, %.preheader37.loopexit ], [ 0, %.preheader37.preheader ]"   --->   Operation 55 'phi' 'phi_mul8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 [ %next_mul1, %.preheader37.loopexit ], [ 0, %.preheader37.preheader ]"   --->   Operation 56 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.80ns)   --->   "%next_mul1 = add i12 %phi_mul1, 27"   --->   Operation 57 'add' 'next_mul1' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.82ns)   --->   "%next_mul9 = add i13 %phi_mul8, 55"   --->   Operation 58 'add' 'next_mul9' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.81ns)   --->   "%exitcond2 = icmp eq i7 %c4, -32" [MP1.cpp:46]   --->   Operation 59 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 60 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.77ns)   --->   "%c_2 = add i7 %c4, 1" [MP1.cpp:46]   --->   Operation 61 'add' 'c_2' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %.preheader36.preheader" [MP1.cpp:46]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.65ns)   --->   "br label %.preheader36" [MP1.cpp:47]   --->   Operation 63 'br' <Predicate = (!exitcond2)> <Delay = 0.65>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "ret void" [MP1.cpp:68]   --->   Operation 64 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.69>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%i5 = phi i5 [ %i_2, %.preheader36.loopexit ], [ 0, %.preheader36.preheader ]"   --->   Operation 65 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.75ns)   --->   "%exitcond4 = icmp eq i5 %i5, -5" [MP1.cpp:47]   --->   Operation 66 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)"   --->   Operation 67 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.78ns)   --->   "%i_2 = add i5 %i5, 1" [MP1.cpp:47]   --->   Operation 68 'add' 'i_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader37.loopexit, label %.preheader35.preheader" [MP1.cpp:47]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i5, i1 false)" [MP1.cpp:52]   --->   Operation 70 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i5 %i5 to i12" [MP1.cpp:62]   --->   Operation 71 'zext' 'tmp_6_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.80ns)   --->   "%tmp_4 = add i12 %tmp_6_cast, %phi_mul1" [MP1.cpp:62]   --->   Operation 72 'add' 'tmp_4' <Predicate = (!exitcond4)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %tmp_4, i7 0)" [MP1.cpp:62]   --->   Operation 73 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl2 = zext i19 %tmp_6 to i64" [MP1.cpp:62]   --->   Operation 74 'zext' 'p_shl2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_4, i5 0)" [MP1.cpp:62]   --->   Operation 75 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl3 = zext i17 %tmp_8 to i64" [MP1.cpp:62]   --->   Operation 76 'zext' 'p_shl3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.88ns)   --->   "%tmp_9 = sub i64 %p_shl2, %p_shl3" [MP1.cpp:62]   --->   Operation 77 'sub' 'tmp_9' <Predicate = (!exitcond4)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.65ns)   --->   "br label %.preheader35" [MP1.cpp:48]   --->   Operation 78 'br' <Predicate = (!exitcond4)> <Delay = 0.65>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader37"   --->   Operation 79 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.78>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%j6 = phi i5 [ %j_2, %max.exit ], [ 0, %.preheader35.preheader ]"   --->   Operation 80 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.75ns)   --->   "%exitcond6 = icmp eq i5 %j6, -5" [MP1.cpp:48]   --->   Operation 81 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)"   --->   Operation 82 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.78ns)   --->   "%j_2 = add i5 %j6, 1" [MP1.cpp:48]   --->   Operation 83 'add' 'j_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader36.loopexit, label %.preheader34.preheader" [MP1.cpp:48]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %j6, i1 false)" [MP1.cpp:52]   --->   Operation 85 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.65ns)   --->   "br label %.preheader34" [MP1.cpp:50]   --->   Operation 86 'br' <Predicate = (!exitcond6)> <Delay = 0.65>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader36"   --->   Operation 87 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.49>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%pi = phi i2 [ 0, %.preheader34.preheader ], [ %pi_1, %.preheader34.loopexit ]"   --->   Operation 88 'phi' 'pi' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%pi_cast6 = zext i2 %pi to i6" [MP1.cpp:50]   --->   Operation 89 'zext' 'pi_cast6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.44ns)   --->   "%exitcond7 = icmp eq i2 %pi, -1" [MP1.cpp:50]   --->   Operation 90 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 91 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.54ns)   --->   "%pi_1 = add i2 %pi, 1" [MP1.cpp:50]   --->   Operation 92 'add' 'pi_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %2, label %.preheader.preheader" [MP1.cpp:50]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i2 %pi to i5" [MP1.cpp:50]   --->   Operation 94 'zext' 'tmp_4_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_15 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %pi, i2 0)" [MP1.cpp:50]   --->   Operation 95 'bitconcatenate' 'tmp_15' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i4 %tmp_15 to i5" [MP1.cpp:52]   --->   Operation 96 'zext' 'p_shl6_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.79ns)   --->   "%tmp_16 = sub i5 %p_shl6_cast, %tmp_4_cast" [MP1.cpp:52]   --->   Operation 97 'sub' 'tmp_16' <Predicate = (!exitcond7)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.78ns)   --->   "%tmp_7 = add i6 %tmp_5, %pi_cast6" [MP1.cpp:52]   --->   Operation 98 'add' 'tmp_7' <Predicate = (!exitcond7)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i6 %tmp_7 to i13" [MP1.cpp:52]   --->   Operation 99 'zext' 'tmp_9_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.82ns)   --->   "%tmp_17 = add i13 %tmp_9_cast, %phi_mul8" [MP1.cpp:52]   --->   Operation 100 'add' 'tmp_17' <Predicate = (!exitcond7)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i20 @_ssdm_op_BitConcatenate.i20.i13.i7(i13 %tmp_17, i7 0)" [MP1.cpp:52]   --->   Operation 101 'bitconcatenate' 'p_shl4_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_18 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_17, i5 0)" [MP1.cpp:52]   --->   Operation 102 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i18 %tmp_18 to i20" [MP1.cpp:52]   --->   Operation 103 'zext' 'p_shl5_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.89ns)   --->   "%tmp_19 = sub i20 %p_shl4_cast, %p_shl5_cast" [MP1.cpp:52]   --->   Operation 104 'sub' 'tmp_19' <Predicate = (!exitcond7)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.65ns)   --->   "br label %.preheader" [MP1.cpp:51]   --->   Operation 105 'br' <Predicate = (!exitcond7)> <Delay = 0.65>
ST_8 : Operation 106 [2/2] (0.67ns)   --->   "%max_value_V = load i16* %pool_values_V_addr, align 2" [MP1.cpp:18->MP1.cpp:59]   --->   Operation 106 'load' 'max_value_V' <Predicate = (exitcond7)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 9 <SV = 6> <Delay = 2.91>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%pj = phi i2 [ %pj_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 107 'phi' 'pj' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%pj_cast4 = zext i2 %pj to i6" [MP1.cpp:51]   --->   Operation 108 'zext' 'pj_cast4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.44ns)   --->   "%exitcond = icmp eq i2 %pj, -1" [MP1.cpp:51]   --->   Operation 109 'icmp' 'exitcond' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 110 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.54ns)   --->   "%pj_1 = add i2 %pj, 1" [MP1.cpp:51]   --->   Operation 111 'add' 'pj_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader34.loopexit, label %1" [MP1.cpp:51]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i2 %pj to i5" [MP1.cpp:52]   --->   Operation 113 'zext' 'tmp_10_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.78ns)   --->   "%tmp_26 = add i5 %tmp_16, %tmp_10_cast" [MP1.cpp:52]   --->   Operation 114 'add' 'tmp_26' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.78ns)   --->   "%tmp_11 = add i6 %pj_cast4, %tmp_s" [MP1.cpp:52]   --->   Operation 115 'add' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i6 %tmp_11 to i20" [MP1.cpp:52]   --->   Operation 116 'zext' 'tmp_12_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.89ns)   --->   "%tmp_27 = add i20 %tmp_19, %tmp_12_cast" [MP1.cpp:52]   --->   Operation 117 'add' 'tmp_27' <Predicate = (!exitcond)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i20 %tmp_27 to i64" [MP1.cpp:52]   --->   Operation 118 'zext' 'tmp_39_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [290400 x i16]* %input_V, i64 0, i64 %tmp_39_cast" [MP1.cpp:52]   --->   Operation 119 'getelementptr' 'input_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 120 [2/2] (1.23ns)   --->   "%input_V_load = load i16* %input_V_addr, align 2" [MP1.cpp:52]   --->   Operation 120 'load' 'input_V_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader34"   --->   Operation 121 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 1.91>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_38_cast = sext i5 %tmp_26 to i64" [MP1.cpp:52]   --->   Operation 122 'sext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%pool_values_V_addr_1 = getelementptr [9 x i16]* %pool_values_V, i64 0, i64 %tmp_38_cast" [MP1.cpp:52]   --->   Operation 123 'getelementptr' 'pool_values_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/2] (1.23ns)   --->   "%input_V_load = load i16* %input_V_addr, align 2" [MP1.cpp:52]   --->   Operation 124 'load' 'input_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 125 [1/1] (0.67ns)   --->   "store i16 %input_V_load, i16* %pool_values_V_addr_1, align 2" [MP1.cpp:52]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader" [MP1.cpp:51]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.67>
ST_11 : Operation 127 [1/2] (0.67ns)   --->   "%max_value_V = load i16* %pool_values_V_addr, align 2" [MP1.cpp:18->MP1.cpp:59]   --->   Operation 127 'load' 'max_value_V' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_11 : Operation 128 [1/1] (0.65ns)   --->   "br label %.loopexit" [MP1.cpp:19->MP1.cpp:59]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.65>

State 12 <SV = 7> <Delay = 1.43>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%max_value_V_1 = phi i16 [ %max_value_V, %2 ], [ %agg_result_V_1_i, %.loopexit.loopexit ]"   --->   Operation 129 'phi' 'max_value_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%agg_result_V_load4_i = phi i16 [ %max_value_V, %2 ], [ %agg_result_V_load_i, %.loopexit.loopexit ]"   --->   Operation 130 'phi' 'agg_result_V_load4_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ 0, %2 ], [ %i_3, %.loopexit.loopexit ]"   --->   Operation 131 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.44ns)   --->   "%exitcond3_i = icmp eq i2 %i_i, -1" [MP1.cpp:19->MP1.cpp:59]   --->   Operation 132 'icmp' 'exitcond3_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 133 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.54ns)   --->   "%i_3 = add i2 %i_i, 1" [MP1.cpp:19->MP1.cpp:59]   --->   Operation 134 'add' 'i_3' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i, label %max.exit, label %.preheader.preheader.i" [MP1.cpp:19->MP1.cpp:59]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i2 %i_i to i5" [MP1.cpp:19->MP1.cpp:59]   --->   Operation 136 'zext' 'tmp_i_cast' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_i, i2 0)" [MP1.cpp:19->MP1.cpp:59]   --->   Operation 137 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %tmp_24 to i5" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 138 'zext' 'p_shl7_cast' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.79ns)   --->   "%tmp_25 = sub i5 %p_shl7_cast, %tmp_i_cast" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 139 'sub' 'tmp_25' <Predicate = (!exitcond3_i)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.65ns)   --->   "br label %.preheader.i" [MP1.cpp:20->MP1.cpp:59]   --->   Operation 140 'br' <Predicate = (!exitcond3_i)> <Delay = 0.65>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i64 %tmp_9 to i5" [MP1.cpp:62]   --->   Operation 141 'trunc' 'tmp_20' <Predicate = (exitcond3_i)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.19ns)   --->   "%tmp_21 = or i5 %tmp_20, %j6" [MP1.cpp:62]   --->   Operation 142 'or' 'tmp_21' <Predicate = (exitcond3_i)> <Delay = 0.19> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_22 = call i59 @_ssdm_op_PartSelect.i59.i64.i32.i32(i64 %tmp_9, i32 5, i32 63)" [MP1.cpp:62]   --->   Operation 143 'partselect' 'tmp_22' <Predicate = (exitcond3_i)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 %tmp_22, i5 %tmp_21)" [MP1.cpp:62]   --->   Operation 144 'bitconcatenate' 'tmp_23' <Predicate = (exitcond3_i)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr [69984 x i16]* %output_V, i64 0, i64 %tmp_23" [MP1.cpp:62]   --->   Operation 145 'getelementptr' 'output_V_addr_1' <Predicate = (exitcond3_i)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (1.23ns)   --->   "store i16 %max_value_V_1, i16* %output_V_addr_1, align 2" [MP1.cpp:62]   --->   Operation 146 'store' <Predicate = (exitcond3_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader35" [MP1.cpp:48]   --->   Operation 147 'br' <Predicate = (exitcond3_i)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 1.46>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%agg_result_V_1_i = phi i16 [ %max_value_V_1, %.preheader.preheader.i ], [ %max_value_V_1_agg_re, %._crit_edge.i ]"   --->   Operation 148 'phi' 'agg_result_V_1_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%agg_result_V_load_i = phi i16 [ %agg_result_V_load4_i, %.preheader.preheader.i ], [ %max_value_V_1_agg_re_1, %._crit_edge.i ]" [MP1.cpp:18->MP1.cpp:59]   --->   Operation 149 'phi' 'agg_result_V_load_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%j_i = phi i2 [ 0, %.preheader.preheader.i ], [ %j_3, %._crit_edge.i ]"   --->   Operation 150 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.44ns)   --->   "%exitcond_i = icmp eq i2 %j_i, -1" [MP1.cpp:20->MP1.cpp:59]   --->   Operation 151 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 152 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.54ns)   --->   "%j_3 = add i2 %j_i, 1" [MP1.cpp:20->MP1.cpp:59]   --->   Operation 153 'add' 'j_3' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.loopexit.loopexit, label %._crit_edge.i" [MP1.cpp:20->MP1.cpp:59]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_i_cast_14 = zext i2 %j_i to i5" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 155 'zext' 'tmp_i_cast_14' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.78ns)   --->   "%tmp_28 = add i5 %tmp_25, %tmp_i_cast_14" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 156 'add' 'tmp_28' <Predicate = (!exitcond_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_40_cast = sext i5 %tmp_28 to i64" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 157 'sext' 'tmp_40_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%pool_values_V_addr_2 = getelementptr [9 x i16]* %pool_values_V, i64 0, i64 %tmp_40_cast" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 158 'getelementptr' 'pool_values_V_addr_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 159 [2/2] (0.67ns)   --->   "%max_value_V_2 = load i16* %pool_values_V_addr_2, align 2" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 159 'load' 'max_value_V_2' <Predicate = (!exitcond_i)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 160 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.13>
ST_14 : Operation 161 [1/2] (0.67ns)   --->   "%max_value_V_2 = load i16* %pool_values_V_addr_2, align 2" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 161 'load' 'max_value_V_2' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_14 : Operation 162 [1/1] (1.10ns)   --->   "%tmp_13_i = icmp sgt i16 %max_value_V_2, %agg_result_V_load_i" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 162 'icmp' 'tmp_13_i' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.35ns)   --->   "%max_value_V_1_agg_re = select i1 %tmp_13_i, i16 %max_value_V_2, i16 %agg_result_V_1_i" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 163 'select' 'max_value_V_1_agg_re' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.35ns)   --->   "%max_value_V_1_agg_re_1 = select i1 %tmp_13_i, i16 %max_value_V_2, i16 %agg_result_V_load_i" [MP1.cpp:21->MP1.cpp:59]   --->   Operation 164 'select' 'max_value_V_1_agg_re_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader.i" [MP1.cpp:20->MP1.cpp:59]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pool_values_V          (alloca           ) [ 001111111111111]
pool_values_V_addr     (getelementptr    ) [ 001111111111111]
StgValue_17            (br               ) [ 011110000000000]
c                      (phi              ) [ 001000000000000]
phi_mul                (phi              ) [ 001110000000000]
next_mul               (add              ) [ 011110000000000]
exitcond1              (icmp             ) [ 001110000000000]
empty                  (speclooptripcount) [ 000000000000000]
c_1                    (add              ) [ 011110000000000]
StgValue_24            (br               ) [ 000000000000000]
StgValue_25            (br               ) [ 001110000000000]
StgValue_26            (br               ) [ 001111111111111]
i                      (phi              ) [ 000100000000000]
exitcond3              (icmp             ) [ 001110000000000]
empty_5                (speclooptripcount) [ 000000000000000]
i_1                    (add              ) [ 001110000000000]
StgValue_31            (br               ) [ 000000000000000]
tmp_3_cast             (zext             ) [ 000000000000000]
tmp_1                  (add              ) [ 000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000]
p_shl                  (zext             ) [ 000000000000000]
tmp_2                  (bitconcatenate   ) [ 000000000000000]
p_shl1                 (zext             ) [ 000000000000000]
tmp_3                  (sub              ) [ 000010000000000]
StgValue_39            (br               ) [ 001110000000000]
StgValue_40            (br               ) [ 011110000000000]
j                      (phi              ) [ 000010000000000]
exitcond5              (icmp             ) [ 001110000000000]
empty_6                (speclooptripcount) [ 000000000000000]
j_1                    (add              ) [ 001110000000000]
StgValue_45            (br               ) [ 000000000000000]
tmp_10                 (trunc            ) [ 000000000000000]
tmp_12                 (or               ) [ 000000000000000]
tmp_13                 (partselect       ) [ 000000000000000]
tmp_14                 (bitconcatenate   ) [ 000000000000000]
output_V_addr          (getelementptr    ) [ 000000000000000]
StgValue_51            (store            ) [ 000000000000000]
StgValue_52            (br               ) [ 001110000000000]
StgValue_53            (br               ) [ 001110000000000]
c4                     (phi              ) [ 000001000000000]
phi_mul8               (phi              ) [ 000001011111111]
phi_mul1               (phi              ) [ 000001111111111]
next_mul1              (add              ) [ 001001111111111]
next_mul9              (add              ) [ 001001111111111]
exitcond2              (icmp             ) [ 000001111111111]
empty_7                (speclooptripcount) [ 000000000000000]
c_2                    (add              ) [ 001001111111111]
StgValue_62            (br               ) [ 000000000000000]
StgValue_63            (br               ) [ 000001111111111]
StgValue_64            (ret              ) [ 000000000000000]
i5                     (phi              ) [ 000000100000000]
exitcond4              (icmp             ) [ 000001111111111]
empty_8                (speclooptripcount) [ 000000000000000]
i_2                    (add              ) [ 000001111111111]
StgValue_69            (br               ) [ 000000000000000]
tmp_5                  (bitconcatenate   ) [ 000000011111111]
tmp_6_cast             (zext             ) [ 000000000000000]
tmp_4                  (add              ) [ 000000000000000]
tmp_6                  (bitconcatenate   ) [ 000000000000000]
p_shl2                 (zext             ) [ 000000000000000]
tmp_8                  (bitconcatenate   ) [ 000000000000000]
p_shl3                 (zext             ) [ 000000000000000]
tmp_9                  (sub              ) [ 000000011111111]
StgValue_78            (br               ) [ 000001111111111]
StgValue_79            (br               ) [ 001001111111111]
j6                     (phi              ) [ 000000011111111]
exitcond6              (icmp             ) [ 000001111111111]
empty_9                (speclooptripcount) [ 000000000000000]
j_2                    (add              ) [ 000001111111111]
StgValue_84            (br               ) [ 000000000000000]
tmp_s                  (bitconcatenate   ) [ 000000001110000]
StgValue_86            (br               ) [ 000001111111111]
StgValue_87            (br               ) [ 000001111111111]
pi                     (phi              ) [ 000000001000000]
pi_cast6               (zext             ) [ 000000000000000]
exitcond7              (icmp             ) [ 000001111111111]
empty_10               (speclooptripcount) [ 000000000000000]
pi_1                   (add              ) [ 000001111111111]
StgValue_93            (br               ) [ 000000000000000]
tmp_4_cast             (zext             ) [ 000000000000000]
tmp_15                 (bitconcatenate   ) [ 000000000000000]
p_shl6_cast            (zext             ) [ 000000000000000]
tmp_16                 (sub              ) [ 000000000110000]
tmp_7                  (add              ) [ 000000000000000]
tmp_9_cast             (zext             ) [ 000000000000000]
tmp_17                 (add              ) [ 000000000000000]
p_shl4_cast            (bitconcatenate   ) [ 000000000000000]
tmp_18                 (bitconcatenate   ) [ 000000000000000]
p_shl5_cast            (zext             ) [ 000000000000000]
tmp_19                 (sub              ) [ 000000000110000]
StgValue_105           (br               ) [ 000001111111111]
pj                     (phi              ) [ 000000000100000]
pj_cast4               (zext             ) [ 000000000000000]
exitcond               (icmp             ) [ 000001111111111]
empty_11               (speclooptripcount) [ 000000000000000]
pj_1                   (add              ) [ 000001111111111]
StgValue_112           (br               ) [ 000000000000000]
tmp_10_cast            (zext             ) [ 000000000000000]
tmp_26                 (add              ) [ 000000000010000]
tmp_11                 (add              ) [ 000000000000000]
tmp_12_cast            (zext             ) [ 000000000000000]
tmp_27                 (add              ) [ 000000000000000]
tmp_39_cast            (zext             ) [ 000000000000000]
input_V_addr           (getelementptr    ) [ 000000000010000]
StgValue_121           (br               ) [ 000001111111111]
tmp_38_cast            (sext             ) [ 000000000000000]
pool_values_V_addr_1   (getelementptr    ) [ 000000000000000]
input_V_load           (load             ) [ 000000000000000]
StgValue_125           (store            ) [ 000000000000000]
StgValue_126           (br               ) [ 000001111111111]
max_value_V            (load             ) [ 000001111111111]
StgValue_128           (br               ) [ 000001111111111]
max_value_V_1          (phi              ) [ 000000000000111]
agg_result_V_load4_i   (phi              ) [ 000000000000111]
i_i                    (phi              ) [ 000000000000100]
exitcond3_i            (icmp             ) [ 000001111111111]
empty_12               (speclooptripcount) [ 000000000000000]
i_3                    (add              ) [ 000001111111111]
StgValue_135           (br               ) [ 000000000000000]
tmp_i_cast             (zext             ) [ 000000000000000]
tmp_24                 (bitconcatenate   ) [ 000000000000000]
p_shl7_cast            (zext             ) [ 000000000000000]
tmp_25                 (sub              ) [ 000000000000011]
StgValue_140           (br               ) [ 000001111111111]
tmp_20                 (trunc            ) [ 000000000000000]
tmp_21                 (or               ) [ 000000000000000]
tmp_22                 (partselect       ) [ 000000000000000]
tmp_23                 (bitconcatenate   ) [ 000000000000000]
output_V_addr_1        (getelementptr    ) [ 000000000000000]
StgValue_146           (store            ) [ 000000000000000]
StgValue_147           (br               ) [ 000001111111111]
agg_result_V_1_i       (phi              ) [ 000001111111111]
agg_result_V_load_i    (phi              ) [ 000001111111111]
j_i                    (phi              ) [ 000000000000010]
exitcond_i             (icmp             ) [ 000001111111111]
empty_13               (speclooptripcount) [ 000000000000000]
j_3                    (add              ) [ 000001111111111]
StgValue_154           (br               ) [ 000000000000000]
tmp_i_cast_14          (zext             ) [ 000000000000000]
tmp_28                 (add              ) [ 000000000000000]
tmp_40_cast            (sext             ) [ 000000000000000]
pool_values_V_addr_2   (getelementptr    ) [ 000000000000001]
StgValue_160           (br               ) [ 000001111111111]
max_value_V_2          (load             ) [ 000000000000000]
tmp_13_i               (icmp             ) [ 000000000000000]
max_value_V_1_agg_re   (select           ) [ 000001111111111]
max_value_V_1_agg_re_1 (select           ) [ 000001111111111]
StgValue_165           (br               ) [ 000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i12.i7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i13.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i13.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="pool_values_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_values_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pool_values_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_values_V_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="17" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/4 StgValue_146/12 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="max_value_V/8 StgValue_125/10 max_value_V_2/13 "/>
</bind>
</comp>

<comp id="97" class="1004" name="input_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="20" slack="0"/>
<pin id="101" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="19" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/9 "/>
</bind>
</comp>

<comp id="110" class="1004" name="pool_values_V_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_values_V_addr_1/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="output_V_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_1/12 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pool_values_V_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_values_V_addr_2/13 "/>
</bind>
</comp>

<comp id="133" class="1005" name="c_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="c_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="phi_mul_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="1"/>
<pin id="146" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="phi_mul_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="1"/>
<pin id="158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="j_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="1"/>
<pin id="169" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="c4_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="1"/>
<pin id="180" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c4 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="c4_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="phi_mul8_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="13" slack="1"/>
<pin id="191" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul8 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="phi_mul8_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul8/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="phi_mul1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="1"/>
<pin id="203" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="phi_mul1_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/5 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i5_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i5_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="j6_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j6 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="j6_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6/7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="pi_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="1"/>
<pin id="238" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pi (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="pi_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="2" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pi/8 "/>
</bind>
</comp>

<comp id="247" class="1005" name="pj_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="1"/>
<pin id="249" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pj (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="pj_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pj/9 "/>
</bind>
</comp>

<comp id="258" class="1005" name="max_value_V_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_value_V_1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="max_value_V_1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="16" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value_V_1/12 "/>
</bind>
</comp>

<comp id="269" class="1005" name="agg_result_V_load4_i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="1"/>
<pin id="271" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load4_i (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="agg_result_V_load4_i_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="16" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load4_i/12 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="1"/>
<pin id="281" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_i_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="2" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/12 "/>
</bind>
</comp>

<comp id="290" class="1005" name="agg_result_V_1_i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="agg_result_V_1_i_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="16" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_1_i/13 "/>
</bind>
</comp>

<comp id="302" class="1005" name="agg_result_V_load_i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="1"/>
<pin id="304" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load_i (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="agg_result_V_load_i_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="16" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load_i/13 "/>
</bind>
</comp>

<comp id="314" class="1005" name="j_i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="1"/>
<pin id="316" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="j_i_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="2" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/13 "/>
</bind>
</comp>

<comp id="325" class="1004" name="next_mul_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="c_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="i_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_3_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="1"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="19" slack="0"/>
<pin id="367" dir="0" index="1" bw="12" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_shl_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="19" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="17" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_shl1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="17" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="19" slack="0"/>
<pin id="391" dir="0" index="1" bw="17" slack="0"/>
<pin id="392" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="exitcond5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="j_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_10_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="20" slack="1"/>
<pin id="409" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_12_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_13_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="59" slack="0"/>
<pin id="418" dir="0" index="1" bw="20" slack="1"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="0" index="3" bw="7" slack="0"/>
<pin id="421" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_14_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="0" index="1" bw="59" slack="0"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="next_mul1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="6" slack="0"/>
<pin id="437" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="next_mul9_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="13" slack="0"/>
<pin id="442" dir="0" index="1" bw="7" slack="0"/>
<pin id="443" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul9/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="exitcond2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="0" index="1" bw="7" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="c_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="exitcond4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_5_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_6_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="12" slack="1"/>
<pin id="485" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="19" slack="0"/>
<pin id="490" dir="0" index="1" bw="12" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_shl2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="19" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_8_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="0"/>
<pin id="502" dir="0" index="1" bw="12" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_shl3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="17" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_9_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="19" slack="0"/>
<pin id="514" dir="0" index="1" bw="17" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="exitcond6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="j_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_s_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="pi_cast6_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pi_cast6/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="exitcond7_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="pi_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pi_1/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_4_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_15_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="0" index="1" bw="2" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_shl6_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_16_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="2"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_9_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="0"/>
<pin id="583" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_17_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="0" index="1" bw="13" slack="3"/>
<pin id="588" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_shl4_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="20" slack="0"/>
<pin id="593" dir="0" index="1" bw="13" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_18_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="18" slack="0"/>
<pin id="601" dir="0" index="1" bw="13" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_shl5_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="18" slack="0"/>
<pin id="609" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_19_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="20" slack="0"/>
<pin id="613" dir="0" index="1" bw="18" slack="0"/>
<pin id="614" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="pj_cast4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="0"/>
<pin id="619" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pj_cast4/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="exitcond_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="0"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="pj_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pj_1/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_10_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_26_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="1"/>
<pin id="639" dir="0" index="1" bw="2" slack="0"/>
<pin id="640" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_11_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="0"/>
<pin id="644" dir="0" index="1" bw="6" slack="2"/>
<pin id="645" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_12_cast_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="0"/>
<pin id="649" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_27_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="20" slack="1"/>
<pin id="653" dir="0" index="1" bw="6" slack="0"/>
<pin id="654" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_39_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="20" slack="0"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_38_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="1"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38_cast/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="exitcond3_i_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="0" index="1" bw="2" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/12 "/>
</bind>
</comp>

<comp id="671" class="1004" name="i_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_i_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/12 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_24_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="0"/>
<pin id="683" dir="0" index="1" bw="2" slack="0"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/12 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_shl7_cast_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/12 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_25_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="0"/>
<pin id="695" dir="0" index="1" bw="2" slack="0"/>
<pin id="696" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_20_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="20" slack="4"/>
<pin id="701" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_21_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="5" slack="3"/>
<pin id="705" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_22_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="59" slack="0"/>
<pin id="710" dir="0" index="1" bw="20" slack="4"/>
<pin id="711" dir="0" index="2" bw="4" slack="0"/>
<pin id="712" dir="0" index="3" bw="7" slack="0"/>
<pin id="713" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_23_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="0"/>
<pin id="719" dir="0" index="1" bw="59" slack="0"/>
<pin id="720" dir="0" index="2" bw="5" slack="0"/>
<pin id="721" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/12 "/>
</bind>
</comp>

<comp id="726" class="1004" name="exitcond_i_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="0" index="1" bw="2" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/13 "/>
</bind>
</comp>

<comp id="732" class="1004" name="j_3_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="2" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/13 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_i_cast_14_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="2" slack="0"/>
<pin id="740" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_14/13 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_28_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="1"/>
<pin id="744" dir="0" index="1" bw="2" slack="0"/>
<pin id="745" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/13 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_40_cast_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40_cast/13 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_13_i_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="1"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13_i/14 "/>
</bind>
</comp>

<comp id="758" class="1004" name="max_value_V_1_agg_re_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="0" index="2" bw="16" slack="1"/>
<pin id="762" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value_V_1_agg_re/14 "/>
</bind>
</comp>

<comp id="766" class="1004" name="max_value_V_1_agg_re_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="16" slack="0"/>
<pin id="769" dir="0" index="2" bw="16" slack="1"/>
<pin id="770" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value_V_1_agg_re_1/14 "/>
</bind>
</comp>

<comp id="774" class="1005" name="pool_values_V_addr_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="5"/>
<pin id="776" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="pool_values_V_addr "/>
</bind>
</comp>

<comp id="779" class="1005" name="next_mul_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="0"/>
<pin id="781" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="787" class="1005" name="c_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="795" class="1005" name="i_1_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="0"/>
<pin id="797" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_3_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="1"/>
<pin id="802" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="809" class="1005" name="j_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="5" slack="0"/>
<pin id="811" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="next_mul1_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="12" slack="0"/>
<pin id="816" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="819" class="1005" name="next_mul9_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="13" slack="0"/>
<pin id="821" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul9 "/>
</bind>
</comp>

<comp id="827" class="1005" name="c_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="835" class="1005" name="i_2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="5" slack="0"/>
<pin id="837" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_5_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="2"/>
<pin id="842" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_9_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="4"/>
<pin id="847" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="854" class="1005" name="j_2_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="5" slack="0"/>
<pin id="856" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_s_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="6" slack="2"/>
<pin id="861" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="867" class="1005" name="pi_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="0"/>
<pin id="869" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="pi_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_16_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="1"/>
<pin id="874" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_19_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="20" slack="1"/>
<pin id="879" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="885" class="1005" name="pj_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="0"/>
<pin id="887" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="pj_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_26_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="1"/>
<pin id="892" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="895" class="1005" name="input_V_addr_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="19" slack="1"/>
<pin id="897" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="900" class="1005" name="max_value_V_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="1"/>
<pin id="902" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_value_V "/>
</bind>
</comp>

<comp id="909" class="1005" name="i_3_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="0"/>
<pin id="911" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_25_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="1"/>
<pin id="916" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="922" class="1005" name="j_3_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="0"/>
<pin id="924" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="927" class="1005" name="pool_values_V_addr_2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="1"/>
<pin id="929" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pool_values_V_addr_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="max_value_V_1_agg_re_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="1"/>
<pin id="934" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_value_V_1_agg_re "/>
</bind>
</comp>

<comp id="937" class="1005" name="max_value_V_1_agg_re_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="1"/>
<pin id="939" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_value_V_1_agg_re_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="126" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="267"><net_src comp="261" pin="4"/><net_sink comp="85" pin=1"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="278"><net_src comp="272" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="300"><net_src comp="258" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="312"><net_src comp="269" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="148" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="137" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="137" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="20" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="160" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="160" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="160" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="144" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="359" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="22" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="373" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="171" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="24" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="171" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="28" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="171" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="34" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="416" pin="4"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="410" pin="2"/><net_sink comp="425" pin=2"/></net>

<net id="433"><net_src comp="425" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="438"><net_src comp="205" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="12" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="193" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="182" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="14" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="182" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="20" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="217" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="24" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="217" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="28" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="217" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="50" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="217" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="201" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="30" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="8" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="32" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="482" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="22" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="496" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="228" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="24" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="228" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="28" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="48" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="228" pin="4"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="240" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="240" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="54" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="240" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="58" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="240" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="60" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="240" pin="4"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="52" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="554" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="538" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="189" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="62" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="8" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="604"><net_src comp="64" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="585" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="22" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="591" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="251" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="251" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="54" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="251" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="58" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="251" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="617" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="664"><net_src comp="661" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="669"><net_src comp="283" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="54" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="283" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="58" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="283" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="60" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="283" pin="4"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="52" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="677" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="706"><net_src comp="699" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="224" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="34" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="36" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="716"><net_src comp="38" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="722"><net_src comp="40" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="708" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="702" pin="2"/><net_sink comp="717" pin=2"/></net>

<net id="725"><net_src comp="717" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="730"><net_src comp="318" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="54" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="318" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="58" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="318" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="756"><net_src comp="92" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="302" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="92" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="290" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="771"><net_src comp="752" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="92" pin="3"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="302" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="70" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="782"><net_src comp="325" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="790"><net_src comp="337" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="798"><net_src comp="349" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="803"><net_src comp="389" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="812"><net_src comp="401" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="817"><net_src comp="434" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="822"><net_src comp="440" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="830"><net_src comp="452" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="838"><net_src comp="464" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="843"><net_src comp="470" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="848"><net_src comp="512" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="857"><net_src comp="524" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="862"><net_src comp="530" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="870"><net_src comp="548" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="875"><net_src comp="570" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="880"><net_src comp="611" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="888"><net_src comp="627" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="893"><net_src comp="637" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="898"><net_src comp="97" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="903"><net_src comp="92" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="912"><net_src comp="671" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="917"><net_src comp="693" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="925"><net_src comp="732" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="930"><net_src comp="126" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="935"><net_src comp="758" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="940"><net_src comp="766" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="306" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {4 12 }
 - Input state : 
	Port: maxPooling : input_V | {9 10 }
  - Chain level:
	State 1
		pool_values_V_addr : 1
	State 2
		next_mul : 1
		exitcond1 : 1
		c_1 : 1
		StgValue_24 : 2
	State 3
		exitcond3 : 1
		i_1 : 1
		StgValue_31 : 2
		tmp_3_cast : 1
		tmp_1 : 2
		tmp : 3
		p_shl : 4
		tmp_2 : 3
		p_shl1 : 4
		tmp_3 : 5
	State 4
		exitcond5 : 1
		j_1 : 1
		StgValue_45 : 2
		tmp_12 : 1
		tmp_14 : 1
		output_V_addr : 2
		StgValue_51 : 3
	State 5
		next_mul1 : 1
		next_mul9 : 1
		exitcond2 : 1
		c_2 : 1
		StgValue_62 : 2
	State 6
		exitcond4 : 1
		i_2 : 1
		StgValue_69 : 2
		tmp_5 : 1
		tmp_6_cast : 1
		tmp_4 : 2
		tmp_6 : 3
		p_shl2 : 4
		tmp_8 : 3
		p_shl3 : 4
		tmp_9 : 5
	State 7
		exitcond6 : 1
		j_2 : 1
		StgValue_84 : 2
		tmp_s : 1
	State 8
		pi_cast6 : 1
		exitcond7 : 1
		pi_1 : 1
		StgValue_93 : 2
		tmp_4_cast : 1
		tmp_15 : 1
		p_shl6_cast : 2
		tmp_16 : 3
		tmp_7 : 2
		tmp_9_cast : 3
		tmp_17 : 4
		p_shl4_cast : 5
		tmp_18 : 5
		p_shl5_cast : 6
		tmp_19 : 7
	State 9
		pj_cast4 : 1
		exitcond : 1
		pj_1 : 1
		StgValue_112 : 2
		tmp_10_cast : 1
		tmp_26 : 2
		tmp_11 : 2
		tmp_12_cast : 3
		tmp_27 : 4
		tmp_39_cast : 5
		input_V_addr : 6
		input_V_load : 7
	State 10
		pool_values_V_addr_1 : 1
		StgValue_125 : 2
	State 11
	State 12
		exitcond3_i : 1
		i_3 : 1
		StgValue_135 : 2
		tmp_i_cast : 1
		tmp_24 : 1
		p_shl7_cast : 2
		tmp_25 : 3
		tmp_21 : 1
		tmp_23 : 1
		output_V_addr_1 : 2
		StgValue_146 : 3
	State 13
		exitcond_i : 1
		j_3 : 1
		StgValue_154 : 2
		tmp_i_cast_14 : 1
		tmp_28 : 2
		tmp_40_cast : 3
		pool_values_V_addr_2 : 4
		max_value_V_2 : 5
	State 14
		tmp_13_i : 1
		max_value_V_1_agg_re : 2
		max_value_V_1_agg_re_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        next_mul_fu_325        |    0    |    19   |
|          |           c_1_fu_337          |    0    |    15   |
|          |           i_1_fu_349          |    0    |    15   |
|          |          tmp_1_fu_359         |    0    |    19   |
|          |           j_1_fu_401          |    0    |    15   |
|          |        next_mul1_fu_434       |    0    |    19   |
|          |        next_mul9_fu_440       |    0    |    20   |
|          |           c_2_fu_452          |    0    |    15   |
|          |           i_2_fu_464          |    0    |    15   |
|          |          tmp_4_fu_482         |    0    |    19   |
|    add   |           j_2_fu_524          |    0    |    15   |
|          |          pi_1_fu_548          |    0    |    9    |
|          |          tmp_7_fu_576         |    0    |    15   |
|          |         tmp_17_fu_585         |    0    |    20   |
|          |          pj_1_fu_627          |    0    |    9    |
|          |         tmp_26_fu_637         |    0    |    15   |
|          |         tmp_11_fu_642         |    0    |    15   |
|          |         tmp_27_fu_651         |    0    |    27   |
|          |           i_3_fu_671          |    0    |    9    |
|          |           j_3_fu_732          |    0    |    9    |
|          |         tmp_28_fu_742         |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        exitcond1_fu_331       |    0    |    11   |
|          |        exitcond3_fu_343       |    0    |    11   |
|          |        exitcond5_fu_395       |    0    |    11   |
|          |        exitcond2_fu_446       |    0    |    11   |
|          |        exitcond4_fu_458       |    0    |    11   |
|   icmp   |        exitcond6_fu_518       |    0    |    11   |
|          |        exitcond7_fu_542       |    0    |    8    |
|          |        exitcond_fu_621        |    0    |    8    |
|          |       exitcond3_i_fu_665      |    0    |    8    |
|          |       exitcond_i_fu_726       |    0    |    8    |
|          |        tmp_13_i_fu_752        |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |          tmp_3_fu_389         |    0    |    26   |
|          |          tmp_9_fu_512         |    0    |    26   |
|    sub   |         tmp_16_fu_570         |    0    |    12   |
|          |         tmp_19_fu_611         |    0    |    27   |
|          |         tmp_25_fu_693         |    0    |    12   |
|----------|-------------------------------|---------|---------|
|  select  |  max_value_V_1_agg_re_fu_758  |    0    |    16   |
|          | max_value_V_1_agg_re_1_fu_766 |    0    |    16   |
|----------|-------------------------------|---------|---------|
|    or    |         tmp_12_fu_410         |    0    |    5    |
|          |         tmp_21_fu_702         |    0    |    5    |
|----------|-------------------------------|---------|---------|
|          |       tmp_3_cast_fu_355       |    0    |    0    |
|          |          p_shl_fu_373         |    0    |    0    |
|          |         p_shl1_fu_385         |    0    |    0    |
|          |       tmp_6_cast_fu_478       |    0    |    0    |
|          |         p_shl2_fu_496         |    0    |    0    |
|          |         p_shl3_fu_508         |    0    |    0    |
|          |        pi_cast6_fu_538        |    0    |    0    |
|          |       tmp_4_cast_fu_554       |    0    |    0    |
|   zext   |       p_shl6_cast_fu_566      |    0    |    0    |
|          |       tmp_9_cast_fu_581       |    0    |    0    |
|          |       p_shl5_cast_fu_607      |    0    |    0    |
|          |        pj_cast4_fu_617        |    0    |    0    |
|          |       tmp_10_cast_fu_633      |    0    |    0    |
|          |       tmp_12_cast_fu_647      |    0    |    0    |
|          |       tmp_39_cast_fu_656      |    0    |    0    |
|          |       tmp_i_cast_fu_677       |    0    |    0    |
|          |       p_shl7_cast_fu_689      |    0    |    0    |
|          |      tmp_i_cast_14_fu_738     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_365          |    0    |    0    |
|          |          tmp_2_fu_377         |    0    |    0    |
|          |         tmp_14_fu_425         |    0    |    0    |
|          |          tmp_5_fu_470         |    0    |    0    |
|          |          tmp_6_fu_488         |    0    |    0    |
|bitconcatenate|          tmp_8_fu_500         |    0    |    0    |
|          |          tmp_s_fu_530         |    0    |    0    |
|          |         tmp_15_fu_558         |    0    |    0    |
|          |       p_shl4_cast_fu_591      |    0    |    0    |
|          |         tmp_18_fu_599         |    0    |    0    |
|          |         tmp_24_fu_681         |    0    |    0    |
|          |         tmp_23_fu_717         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |         tmp_10_fu_407         |    0    |    0    |
|          |         tmp_20_fu_699         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|         tmp_13_fu_416         |    0    |    0    |
|          |         tmp_22_fu_708         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       tmp_38_cast_fu_661      |    0    |    0    |
|          |       tmp_40_cast_fu_747      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   585   |
|----------|-------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|pool_values_V|    0   |   32   |    3   |
+-------------+--------+--------+--------+
|    Total    |    0   |   32   |    3   |
+-------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   agg_result_V_1_i_reg_290   |   16   |
| agg_result_V_load4_i_reg_269 |   16   |
|  agg_result_V_load_i_reg_302 |   16   |
|          c4_reg_178          |    7   |
|          c_1_reg_787         |    7   |
|          c_2_reg_827         |    7   |
|           c_reg_133          |    7   |
|          i5_reg_213          |    5   |
|          i_1_reg_795         |    5   |
|          i_2_reg_835         |    5   |
|          i_3_reg_909         |    2   |
|          i_i_reg_279         |    2   |
|           i_reg_156          |    5   |
|     input_V_addr_reg_895     |   19   |
|          j6_reg_224          |    5   |
|          j_1_reg_809         |    5   |
|          j_2_reg_854         |    5   |
|          j_3_reg_922         |    2   |
|          j_i_reg_314         |    2   |
|           j_reg_167          |    5   |
|max_value_V_1_agg_re_1_reg_937|   16   |
| max_value_V_1_agg_re_reg_932 |   16   |
|     max_value_V_1_reg_258    |   16   |
|      max_value_V_reg_900     |   16   |
|       next_mul1_reg_814      |   12   |
|       next_mul9_reg_819      |   13   |
|       next_mul_reg_779       |   12   |
|       phi_mul1_reg_201       |   12   |
|       phi_mul8_reg_189       |   13   |
|        phi_mul_reg_144       |   12   |
|         pi_1_reg_867         |    2   |
|          pi_reg_236          |    2   |
|         pj_1_reg_885         |    2   |
|          pj_reg_247          |    2   |
| pool_values_V_addr_2_reg_927 |    4   |
|  pool_values_V_addr_reg_774  |    4   |
|        tmp_16_reg_872        |    5   |
|        tmp_19_reg_877        |   20   |
|        tmp_25_reg_914        |    5   |
|        tmp_26_reg_890        |    5   |
|         tmp_3_reg_800        |   64   |
|         tmp_5_reg_840        |    6   |
|         tmp_9_reg_845        |   64   |
|         tmp_s_reg_859        |    6   |
+------------------------------+--------+
|             Total            |   472  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   2  |  17  |   34   ||    9    |
|  grp_access_fu_85 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_92 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_104 |  p0  |   2  |  19  |   38   ||    9    |
|  phi_mul_reg_144  |  p0  |   2  |  12  |   24   ||    9    |
|  phi_mul8_reg_189 |  p0  |   2  |  13  |   26   ||    9    |
|  phi_mul1_reg_201 |  p0  |   2  |  12  |   24   ||    9    |
|     j6_reg_224    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  ||  5.2855 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   585  |
|   Memory  |    0   |    -   |   32   |    3   |
|Multiplexer|    -   |    5   |    -   |   84   |
|  Register |    -   |    -   |   472  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   504  |   672  |
+-----------+--------+--------+--------+--------+
