// Seed: 1726285991
module module_0 (
    output wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wand id_4
);
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    input wire id_4,
    input supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    input tri id_8,
    output tri id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12,
    input wor id_13,
    input supply1 id_14,
    input wand id_15,
    input supply1 id_16,
    input supply0 id_17,
    output supply1 id_18
);
  assign id_0 = -1;
  parameter id_20 = 1 ==? -1;
  wire id_21;
  ;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_18,
      id_8,
      id_0
  );
  assign modCall_1.id_0 = 0;
  and primCall (
      id_0,
      id_20,
      id_11,
      id_4,
      id_8,
      id_12,
      id_17,
      id_16,
      id_1,
      id_5,
      id_10,
      id_7,
      id_13,
      id_21,
      id_14,
      id_15
  );
  wire [1 'b0 &  -1 : 1] id_22;
  assign id_9 = id_4;
  logic [-1 : -1 'b0] id_23;
  wire id_24;
endmodule
