Analysis & Synthesis report for cm3
Thu Apr 09 20:42:48 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |CortexM3|cmsdk_ahb_to_ahb_sync:AhbBridge|cmsdk_ahb_to_ahb_sync_error_canc:gen_burst_support.u_ahb_error_canc|gen_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated
 17. Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated
 18. Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated
 19. Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated
 20. Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated
 21. Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated
 22. Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated
 23. Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |CortexM3
 25. Parameter Settings for User Entity Instance: cmsdk_ahb_to_ahb_sync:AhbBridge
 26. Parameter Settings for User Entity Instance: cmsdk_ahb_to_apb:ApbBridge
 27. Parameter Settings for User Entity Instance: cmsdk_apb_slave_mux:ApbSystem
 28. Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbItcm
 29. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM
 30. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1
 31. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2
 32. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3
 33. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4
 34. Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbDtcm
 35. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM
 36. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1
 37. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2
 38. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3
 39. Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "cmsdk_apb_uart:UART"
 42. Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbDtcm"
 43. Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbItcm"
 44. Port Connectivity Checks: "cmsdk_apb_slave_mux:ApbSystem"
 45. Port Connectivity Checks: "cmsdk_ahb_to_apb:ApbBridge"
 46. Port Connectivity Checks: "L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb"
 47. Port Connectivity Checks: "L2AhbMtx:L2AhbMtx"
 48. Port Connectivity Checks: "cmsdk_ahb_to_ahb_sync:AhbBridge|cmsdk_ahb_to_ahb_sync_error_canc:gen_burst_support.u_ahb_error_canc"
 49. Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb"
 50. Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb"
 51. Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb"
 52. Port Connectivity Checks: "L1AhbMtx:L1AhbMtx"
 53. Port Connectivity Checks: "cortexm3ds_logic:ulogic"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 09 20:42:48 2020           ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Standard Edition ;
; Revision Name                   ; cm3                                             ;
; Top-level Entity Name           ; CortexM3                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 5509                                            ;
; Total pins                      ; 7                                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,048,576                                       ;
; Total DSP Blocks                ; 2                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA5F23C6        ;                    ;
; Top-level entity name                                                           ; CortexM3           ; cm3                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.85        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  34.7%      ;
;     Processor 3            ;  34.7%      ;
;     Processor 4            ;  15.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+-------------------------------------------------------+-----------------+---------------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                           ; Library ;
+-------------------------------------------------------+-----------------+---------------------------------------------+----------------------------------------------------------------------------------------+---------+
; ../RTL/peripheral/cmsdk_fpga_sram.v                   ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_fpga_sram.v                   ;         ;
; ../RTL/peripheral/cmsdk_apb_uart.v                    ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_apb_uart.v                    ;         ;
; ../RTL/peripheral/cmsdk_ahb_to_sram.v                 ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_ahb_to_sram.v                 ;         ;
; ../RTL/peripheral/cmsdk_ahb_default_slave.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_ahb_default_slave.v           ;         ;
; ../RTL/core/cortexm3ds_logic.v                        ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v                        ;         ;
; ../RTL/bus/sys_apb/cmsdk_apb_slave_mux.v              ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_apb/cmsdk_apb_slave_mux.v              ;         ;
; ../RTL/bus/sys_apb/cmsdk_ahb_to_apb.v                 ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_apb/cmsdk_ahb_to_apb.v                 ;         ;
; ../RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v ;         ;
; ../RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v            ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v            ;         ;
; ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v             ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v             ;         ;
; ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v  ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v  ;         ;
; ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v                ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v                ;         ;
; ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v              ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v              ;         ;
; ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v              ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v              ;         ;
; ../RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v                ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v                ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v        ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v        ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v        ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v        ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v        ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v        ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v        ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v        ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v        ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v        ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v           ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v           ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v  ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v  ;         ;
; ../RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v                ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v                ;         ;
; ../RTL/CortexM3.v                                     ; yes             ; User Verilog HDL File                       ; C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v                                     ;         ;
; /users/tianj/desktop/cortexm3lite/keil/image.hex      ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; /users/tianj/desktop/cortexm3lite/keil/image.hex                                       ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                                ; c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                                ; c:/intelfpga/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                                ; c:/intelfpga/19.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                                ; c:/intelfpga/19.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal191.inc                                        ; yes             ; Megafunction                                ; c:/intelfpga/19.1/quartus/libraries/megafunctions/aglobal191.inc                       ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                                ; c:/intelfpga/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                            ; yes             ; Megafunction                                ; c:/intelfpga/19.1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                            ; yes             ; Megafunction                                ; c:/intelfpga/19.1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                                ; c:/intelfpga/19.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_6dn1.tdf                                ; yes             ; Auto-Generated Megafunction                 ; C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/altsyncram_6dn1.tdf                     ;         ;
; db/decode_5la.tdf                                     ; yes             ; Auto-Generated Megafunction                 ; C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/decode_5la.tdf                          ;         ;
; db/mux_lfb.tdf                                        ; yes             ; Auto-Generated Megafunction                 ; C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/mux_lfb.tdf                             ;         ;
+-------------------------------------------------------+-----------------+---------------------------------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 10499        ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 17269        ;
;     -- 7 input functions                    ; 277          ;
;     -- 6 input functions                    ; 3198         ;
;     -- 5 input functions                    ; 5259         ;
;     -- 4 input functions                    ; 4405         ;
;     -- <=3 input functions                  ; 4130         ;
;                                             ;              ;
; Dedicated logic registers                   ; 5509         ;
;                                             ;              ;
; I/O pins                                    ; 7            ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 1048576      ;
;                                             ;              ;
; Total DSP Blocks                            ; 2            ;
;                                             ;              ;
; Maximum fan-out node                        ; CLK50m~input ;
; Maximum fan-out                             ; 5435         ;
; Total fan-out                               ; 95665        ;
; Average fan-out                             ; 4.17         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Entity Name                      ; Library Name ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |CortexM3                                                                   ; 17269 (2)           ; 5509 (2)                  ; 1048576           ; 2          ; 7    ; 0            ; |CortexM3                                                                                                     ; CortexM3                         ; work         ;
;    |L1AhbMtx:L1AhbMtx|                                                      ; 377 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx                                                                                   ; L1AhbMtx                         ; work         ;
;       |L1AhbMtxDecS0:u_l1ahbmtxdecs0|                                       ; 11 (9)              ; 3 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0                                                     ; L1AhbMtxDecS0                    ; work         ;
;          |L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave     ; L1AhbMtx_default_slave           ; work         ;
;       |L1AhbMtxDecS1:u_l1ahbmtxdecs1|                                       ; 10 (8)              ; 3 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1                                                     ; L1AhbMtxDecS1                    ; work         ;
;          |L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave     ; L1AhbMtx_default_slave           ; work         ;
;       |L1AhbMtxDecS2:u_l1ahbmtxdecs2|                                       ; 164 (162)           ; 6 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2                                                     ; L1AhbMtxDecS2                    ; work         ;
;          |L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave     ; L1AhbMtx_default_slave           ; work         ;
;       |L1AhbMtxInStg:u_L1AhbMtxInStg_0|                                     ; 5 (5)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0                                                   ; L1AhbMtxInStg                    ; work         ;
;       |L1AhbMtxInStg:u_L1AhbMtxInStg_1|                                     ; 5 (5)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1                                                   ; L1AhbMtxInStg                    ; work         ;
;       |L1AhbMtxInStg:u_L1AhbMtxInStg_2|                                     ; 39 (39)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2                                                   ; L1AhbMtxInStg                    ; work         ;
;       |L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|                               ; 106 (100)           ; 3 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0                                             ; L1AhbMtxOutStgM0                 ; work         ;
;          |L1AhbMtxArbM0:u_output_arb|                                       ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb                  ; L1AhbMtxArbM0                    ; work         ;
;       |L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|                               ; 17 (16)             ; 2 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1                                             ; L1AhbMtxOutStgM1                 ; work         ;
;          |L1AhbMtxArbM1:u_output_arb|                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb                  ; L1AhbMtxArbM1                    ; work         ;
;       |L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|                               ; 9 (5)               ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2                                             ; L1AhbMtxOutStgM2                 ; work         ;
;          |L1AhbMtxArbM2:u_output_arb|                                       ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb                  ; L1AhbMtxArbM2                    ; work         ;
;       |L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|                               ; 5 (4)               ; 3 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3                                             ; L1AhbMtxOutStgM3                 ; work         ;
;          |L1AhbMtxArbM3:u_output_arb|                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb                  ; L1AhbMtxArbM3                    ; work         ;
;       |L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|                               ; 6 (5)               ; 3 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4                                             ; L1AhbMtxOutStgM4                 ; work         ;
;          |L1AhbMtxArbM4:u_output_arb|                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb                  ; L1AhbMtxArbM4                    ; work         ;
;    |L2AhbMtx:L2AhbMtx|                                                      ; 34 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L2AhbMtx:L2AhbMtx                                                                                   ; L2AhbMtx                         ; work         ;
;       |L2AhbDecS0:u_l2ahbdecs0|                                             ; 20 (18)             ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbDecS0:u_l2ahbdecs0                                                           ; L2AhbDecS0                       ; work         ;
;          |L2AhbMtx_default_slave:u_L2AhbMtx_default_slave|                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbDecS0:u_l2ahbdecs0|L2AhbMtx_default_slave:u_L2AhbMtx_default_slave           ; L2AhbMtx_default_slave           ; work         ;
;       |L2AhbInStg:u_L2AhbInStg_0|                                           ; 6 (6)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0                                                         ; L2AhbInStg                       ; work         ;
;       |L2AhbOutStg:u_l2ahboutstg_0|                                         ; 4 (3)               ; 3 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0                                                       ; L2AhbOutStg                      ; work         ;
;          |L2AhbArb:u_output_arb|                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb                                 ; L2AhbArb                         ; work         ;
;       |L2AhbOutStg:u_l2ahboutstg_1|                                         ; 4 (3)               ; 3 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1                                                       ; L2AhbOutStg                      ; work         ;
;          |L2AhbArb:u_output_arb|                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb                                 ; L2AhbArb                         ; work         ;
;    |cmsdk_ahb_default_slave:Default4Camera|                                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_ahb_default_slave:Default4Camera                                                              ; cmsdk_ahb_default_slave          ; work         ;
;    |cmsdk_ahb_default_slave:Default4DDR|                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_ahb_default_slave:Default4DDR                                                                 ; cmsdk_ahb_default_slave          ; work         ;
;    |cmsdk_ahb_default_slave:Default4LCD|                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_ahb_default_slave:Default4LCD                                                                 ; cmsdk_ahb_default_slave          ; work         ;
;    |cmsdk_ahb_to_ahb_sync:AhbBridge|                                        ; 23 (16)             ; 63 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_ahb_sync:AhbBridge                                                                     ; cmsdk_ahb_to_ahb_sync            ; work         ;
;       |cmsdk_ahb_to_ahb_sync_error_canc:gen_burst_support.u_ahb_error_canc| ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_ahb_sync:AhbBridge|cmsdk_ahb_to_ahb_sync_error_canc:gen_burst_support.u_ahb_error_canc ; cmsdk_ahb_to_ahb_sync_error_canc ; work         ;
;    |cmsdk_ahb_to_apb:ApbBridge|                                             ; 9 (9)               ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_apb:ApbBridge                                                                          ; cmsdk_ahb_to_apb                 ; work         ;
;    |cmsdk_ahb_to_sram:AhbDtcm|                                              ; 70 (70)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_sram:AhbDtcm                                                                           ; cmsdk_ahb_to_sram                ; work         ;
;    |cmsdk_ahb_to_sram:AhbItcm|                                              ; 149 (149)           ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm                                                                           ; cmsdk_ahb_to_sram                ; work         ;
;    |cmsdk_apb_slave_mux:ApbSystem|                                          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_apb_slave_mux:ApbSystem                                                                       ; cmsdk_apb_slave_mux              ; work         ;
;    |cmsdk_apb_uart:UART|                                                    ; 129 (129)           ; 116 (116)                 ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_apb_uart:UART                                                                                 ; cmsdk_apb_uart                   ; work         ;
;    |cmsdk_fpga_sram:DTCM|                                                   ; 12 (4)              ; 38 (37)                   ; 524288            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM                                                                                ; cmsdk_fpga_sram                  ; work         ;
;       |altsyncram:BRAM[0][15]__3|                                           ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3                                                      ; altsyncram                       ; work         ;
;          |altsyncram_6dn1:auto_generated|                                   ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated                       ; altsyncram_6dn1                  ; work         ;
;             |decode_5la:decode2|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated|decode_5la:decode2    ; decode_5la                       ; work         ;
;       |altsyncram:BRAM[0][23]__2|                                           ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2                                                      ; altsyncram                       ; work         ;
;          |altsyncram_6dn1:auto_generated|                                   ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated                       ; altsyncram_6dn1                  ; work         ;
;             |decode_5la:decode2|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated|decode_5la:decode2    ; decode_5la                       ; work         ;
;       |altsyncram:BRAM[0][31]__1|                                           ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1                                                      ; altsyncram                       ; work         ;
;          |altsyncram_6dn1:auto_generated|                                   ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated                       ; altsyncram_6dn1                  ; work         ;
;             |decode_5la:decode2|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated|decode_5la:decode2    ; decode_5la                       ; work         ;
;       |altsyncram:BRAM[0][7]__4|                                            ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4                                                       ; altsyncram                       ; work         ;
;          |altsyncram_6dn1:auto_generated|                                   ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated                        ; altsyncram_6dn1                  ; work         ;
;             |decode_5la:decode2|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|decode_5la:decode2     ; decode_5la                       ; work         ;
;    |cmsdk_fpga_sram:ITCM|                                                   ; 12 (4)              ; 38 (37)                   ; 524288            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM                                                                                ; cmsdk_fpga_sram                  ; work         ;
;       |altsyncram:BRAM[0][15]__3|                                           ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3                                                      ; altsyncram                       ; work         ;
;          |altsyncram_6dn1:auto_generated|                                   ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated                       ; altsyncram_6dn1                  ; work         ;
;             |decode_5la:decode2|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated|decode_5la:decode2    ; decode_5la                       ; work         ;
;       |altsyncram:BRAM[0][23]__2|                                           ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2                                                      ; altsyncram                       ; work         ;
;          |altsyncram_6dn1:auto_generated|                                   ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated                       ; altsyncram_6dn1                  ; work         ;
;             |decode_5la:decode2|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated|decode_5la:decode2    ; decode_5la                       ; work         ;
;       |altsyncram:BRAM[0][31]__1|                                           ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1                                                      ; altsyncram                       ; work         ;
;          |altsyncram_6dn1:auto_generated|                                   ; 2 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated                       ; altsyncram_6dn1                  ; work         ;
;             |decode_5la:decode2|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated|decode_5la:decode2    ; decode_5la                       ; work         ;
;       |altsyncram:BRAM[0][7]__4|                                            ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4                                                       ; altsyncram                       ; work         ;
;          |altsyncram_6dn1:auto_generated|                                   ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated                        ; altsyncram_6dn1                  ; work         ;
;             |decode_5la:decode2|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CortexM3|cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|decode_5la:decode2     ; decode_5la                       ; work         ;
;    |cortexm3ds_logic:ulogic|                                                ; 16437 (16437)       ; 4930 (4930)               ; 0                 ; 2          ; 0    ; 0            ; |CortexM3|cortexm3ds_logic:ulogic                                                                             ; cortexm3ds_logic                 ; work         ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CortexM3|cmsdk_ahb_to_ahb_sync:AhbBridge|cmsdk_ahb_to_ahb_sync_error_canc:gen_burst_support.u_ahb_error_canc|gen_state ;
+-------------------------+-------------------------+-----------------------+-------------------------------------------------------------+
; Name                    ; gen_state.ST_GEN_ERROR2 ; gen_state.ST_GEN_IDLE ; gen_state.ST_GEN_ERROR1                                     ;
+-------------------------+-------------------------+-----------------------+-------------------------------------------------------------+
; gen_state.ST_GEN_IDLE   ; 0                       ; 0                     ; 0                                                           ;
; gen_state.ST_GEN_ERROR1 ; 0                       ; 1                     ; 1                                                           ;
; gen_state.ST_GEN_ERROR2 ; 1                       ; 1                     ; 0                                                           ;
+-------------------------+-------------------------+-----------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1|data_out_port[0..2]                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0|data_out_port[0..2]                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_trans[0,1]                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_addr[0..31]                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_write                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_size[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_burst[0..2]                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_mastlock                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_trans[0,1]                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_addr[0..31]                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_write                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_size[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_burst[0..2]                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_mastlock                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|reg_burst[1,2]                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_trans[0]                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_addr[0,1,29..31]                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_write                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_size[0]                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_burst[0..2]                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_mastlock                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_addr[29..31]                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_burst[1,2]                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_mastlock                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Pn2nz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Go2nz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Ab3nz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Bf3nz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Yg3nz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Un4nz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Nq4nz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Hytnz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|A1unz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|G6unz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Z8unz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|L3ynz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|J5ynz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|E7ynz6                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Y8ynz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ebynz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Kdynz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Vhfzz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Nuqh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Lwqh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Kyqh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|J0rh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|I2rh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|H4rh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|G6rh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|F8rh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Earh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Dcrh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Cerh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Bgrh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Airh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Zjrh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ylrh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Xnrh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Wprh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Vrrh07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Gxps07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Fzps07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|E1qs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|D3qs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|C5qs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|B7qs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|A9qs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Zaqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ycqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Xeqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Wgqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Viqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ukqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Tmqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Soqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Rqqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Qsqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Puqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Owqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Nyqs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|M0rs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|L2rs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|K4rs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|I6rs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|G8rs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ears07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ccrs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Aers07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Yfrs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Whrs07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|C5ts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|P7ts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Cats07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Fcts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Dets07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Bgts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Zhts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Xjts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Vlts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Tnts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Rpts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Prts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Ntts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Mvts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Lxts07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Thus07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Mkus07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Xzus07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Q2vs07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Uyvs07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|N1ws07                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Q83t07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Pa3t07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Pc3t07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Tmt917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Ipt917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Xrt917                                                                              ; Stuck at VCC due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Myt917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|K0u917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|X2u917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|N5u917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|D8u917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Qau917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Gdu917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Wfu917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Jiu917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Zku917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Pnu917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Opu917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Mru917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Ktu917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Yvu917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|N0v917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|F3v917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|X5v917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|R7v917                                                                              ; Stuck at VCC due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|J9v917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Ebv917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Rdv917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Hgv917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Xiv917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Klv917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Aov917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Qqv917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Dtv917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Tvv917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Jyv917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|J0w917                                                                              ; Stuck at VCC due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|G2w917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|G4w917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|D6w917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|A8w917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|X9w917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Rbw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Ndw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Jfw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Fhw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Bjw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Ykw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Smw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Pow917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Qqw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Rsw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Suw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Tww917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Oyw917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|O0x917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|O2x917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|O4x917                                                                              ; Stuck at VCC due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Zox917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Wqx917                                                                              ; Stuck at VCC due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Osx917                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; cortexm3ds_logic:ulogic|Q0ua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|L2ua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|H4ua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|D6ua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Z7ua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|V9ua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Rbua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ndua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Jfua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Fhua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Bjua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Xkua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Tmua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Poua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Lqua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Hsua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Duua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Zvua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Vxua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Rzua17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|N1va17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|J3va17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|F5va17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|B7va17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|X8va17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Tava17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Pcva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Leva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Hgva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Diva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Zjva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Vlva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Rnva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Npva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Jrva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ftva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Bvva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Xwva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Tyva17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|P0wa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|K2wa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|F4wa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|A6wa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|V7wa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Q9wa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Lbwa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Gdwa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Bfwa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|slave_sel                                           ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|hsel_lock                                           ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|slave_sel                                           ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|bound                                                     ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|bound                                                     ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|bound                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|bound                                                     ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|bound                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Utioz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|S84g07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Pkvnz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|G3ts07                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|J23t07                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Vkt917                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Qtt917                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Bwt917                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Myu917                                                                              ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb|iaddr_in_port[0,2]       ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|pend_tran_reg                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|burst_override                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|pend_tran_reg                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|burst_override                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|burst_override                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|data_in_port[0,2]                                   ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|i_hreadyout ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|i_hreadyout ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_trans[1]                                              ; Lost fanout                                                                                                      ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated|address_reg_b[0]              ; Merged with cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|address_reg_b[0]        ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated|address_reg_b[0]              ; Merged with cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|address_reg_b[0]        ;
; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated|address_reg_b[0]              ; Merged with cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|address_reg_b[0]        ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated|address_reg_b[0]              ; Merged with cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|address_reg_b[0]        ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated|address_reg_b[0]              ; Merged with cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|address_reg_b[0]        ;
; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated|address_reg_b[0]              ; Merged with cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated|address_reg_b[0]        ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|i_addr_in_port[1]        ; Merged with L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|i_addr_in_port[2] ;
; cortexm3ds_logic:ulogic|Qdbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Cqbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Pcbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Z1anz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Zmbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|B7anz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|A6anz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Fbanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Nabnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Gcanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Hdanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Axanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Obbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Z0anz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Mianz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Vranz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Aobnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Zw9nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|F2bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|J6bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Z3anz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|L8bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|K7bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Soanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Tpanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Uqanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Rnanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Ylbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Planz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Okanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Qmanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Lhanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Tgbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Z4anz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Bpbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Xkbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Wsanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Jfanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Ieanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Xtanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Yuanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Zvanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|H4bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|D9anz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Vibnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Uhbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Z2anz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Dsbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|M9bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Byanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Czanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Kganz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Eaanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|I5bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Wjbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|G3bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|D0bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Njanz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|C8anz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Rebnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Sfbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|E1bnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Drbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zv9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Fwbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Hzbnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|J2cnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|L5cnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|N8cnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Pbcnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Recnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Thcnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Vkcnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Xncnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Zqcnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Bucnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Dxcnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|F0dnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|H3dnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|J6dnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|L9dnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Ncdnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Pfdnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Ridnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Tldnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Vodnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Xrdnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Zudnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Bydnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|D1enz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|F4enz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|H7enz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Jaenz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Ldenz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Ngenz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Pjenz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Rmenz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Tpenz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Vsenz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Xvenz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Zyenz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|B2fnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|D5fnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|F8fnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Hbfnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Jefnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Lhfnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Nkfnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Pnfnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Rqfnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Ttfnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Vwfnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Xzfnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Z2gnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|B6gnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|D9gnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Fcgnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Hfgnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Jignz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Llgnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Nognz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Prgnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Rugnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Txgnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|V0hnz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Etbnz6                                                                       ;
; cortexm3ds_logic:ulogic|Ek0oz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Ki0oz6                                                                       ;
; cortexm3ds_logic:ulogic|Fwpoz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Ntpoz6                                                                       ;
; cortexm3ds_logic:ulogic|Gttf07                                                                              ; Merged with cortexm3ds_logic:ulogic|Q88107                                                                       ;
; cortexm3ds_logic:ulogic|Ldbu07                                                                              ; Merged with cortexm3ds_logic:ulogic|Zabu07                                                                       ;
; cortexm3ds_logic:ulogic|Dkbu07                                                                              ; Merged with cortexm3ds_logic:ulogic|Rhbu07                                                                       ;
; cortexm3ds_logic:ulogic|Vqbu07                                                                              ; Merged with cortexm3ds_logic:ulogic|Jobu07                                                                       ;
; cortexm3ds_logic:ulogic|Nxbu07                                                                              ; Merged with cortexm3ds_logic:ulogic|Bvbu07                                                                       ;
; cortexm3ds_logic:ulogic|F4cu07                                                                              ; Merged with cortexm3ds_logic:ulogic|T1cu07                                                                       ;
; cortexm3ds_logic:ulogic|Xacu07                                                                              ; Merged with cortexm3ds_logic:ulogic|L8cu07                                                                       ;
; cortexm3ds_logic:ulogic|Q0tm17                                                                              ; Merged with cortexm3ds_logic:ulogic|Sxsm17                                                                       ;
; cortexm3ds_logic:ulogic|Izvm17                                                                              ; Merged with cortexm3ds_logic:ulogic|Ksvm17                                                                       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|data_in_port[1]                                     ; Merged with L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|data_in_port[2]                              ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4|data_out_port[2]                                            ; Merged with L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[2]                                     ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4|data_out_port[3]                                            ; Merged with L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[3]                                     ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4|data_out_port[1]                                            ; Merged with L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[1]                                     ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4|data_out_port[0]                                            ; Merged with L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[0]                                     ;
; cortexm3ds_logic:ulogic|Hs2nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|E9x917                                                                       ;
; cortexm3ds_logic:ulogic|Ip3nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|E9x917                                                                       ;
; cortexm3ds_logic:ulogic|Su2nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|E9x917                                                                       ;
; cortexm3ds_logic:ulogic|Et2nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                       ;
; cortexm3ds_logic:ulogic|Ms3nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                       ;
; cortexm3ds_logic:ulogic|T6x917                                                                              ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                       ;
; cortexm3ds_logic:ulogic|Ul3nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                       ;
; cortexm3ds_logic:ulogic|Un3nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Er2nz6                                                                       ;
; cortexm3ds_logic:ulogic|Mkwa17                                                                              ; Merged with cortexm3ds_logic:ulogic|Kmwa17                                                                       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_burst[0]                                              ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|burst_override                                            ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|i_addr_in_port[2]        ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[1,2]                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Zv9nz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Wfjnz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Wvvnz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Fqwa17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[0]                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[3]                                            ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|i_addr_in_port[0]        ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|i_addr_in_port[0]        ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|i_addr_in_port[0]        ; Stuck at GND due to stuck port data_in                                                                           ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|hburst_reg[1,2]                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|reg_burst_hold           ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|reg_burst_hold           ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|reg_burst_hold           ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|reg_burst_hold           ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|reg_burst_count[0..3]    ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|reg_burst_count[0..3]    ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|reg_burst_count[0..3]    ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Av9nz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Q88107                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ksvm17                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_early_incr_count[0,1]               ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_burst[2]                                                    ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_trans[0,1]                                                  ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_burst[0,1]                                                  ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_burst_hold                          ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_burst_remain[0..3]                  ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_early_incr_count[0,1]               ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_burst_hold                          ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_burst_remain[0..3]                  ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Vfhg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Rhhg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Njhg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Jlhg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Fnhg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Bphg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Xqhg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Mi4t07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Tshg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Puhg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Mwhg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Jyhg07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|G0ig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|D2ig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|A4ig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|X5ig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|U7ig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|R9ig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Obig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ldig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ifig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Fhig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Cjig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Zkig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Wmig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Toig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Qqig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Nsig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Kuig07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ualu07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|M6k917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Ern917                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Qz2t07                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Qdjnz6                                                                              ; Stuck at VCC due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Nwdoz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Fydoz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Xzdoz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|P6eoz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Y4eoz6                                                                       ;
; cortexm3ds_logic:ulogic|G8eoz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Y4eoz6                                                                       ;
; cortexm3ds_logic:ulogic|Wjkzz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|I0foz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|M2foz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Q4foz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|U6foz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Y8foz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Cbfoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Gdfoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Lffoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Qhfoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Vjfoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Amfoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Fofoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Kqfoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Psfoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Uufoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Zwfoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Ezfoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Kxhoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Zoazz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Fyazz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Vqbzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|B0czz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Rsczz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|X1dzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Nudzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|T3ezz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Jwezz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|P5fzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Dfizz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Ziizz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Vmizz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Rqizz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Nuizz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|M0jzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|G7kzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|I9kzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Kbkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Ndkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Qfkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Thkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Plkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Knkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Fpkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Qukzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Gwkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Wxkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Mzkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|C1lzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|S2lzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|I4lzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Y5lzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|S7lzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|R1vzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|L3vzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|F5vzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|V6vzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Ybvzz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Ryeoz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|J1goz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Gfgoz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Sggoz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Ligoz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|O5kzz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Zskzz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Ckgoz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Rvhoz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|V2goz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Aocoz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Flazz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|K0bzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Bnbzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|G2czz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Xoczz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|C4dzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Tqdzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Y5ezz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Psezz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|Xqkzz6                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; cortexm3ds_logic:ulogic|F51g07                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_trans[0,1]                                            ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[15]                                                    ; Lost fanout                                                                                                      ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[15]                                                               ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[14]                                                    ; Lost fanout                                                                                                      ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[14]                                                               ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[13]                                                    ; Lost fanout                                                                                                      ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[13]                                                               ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[12]                                                    ; Lost fanout                                                                                                      ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[12]                                                               ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[11]                                                    ; Lost fanout                                                                                                      ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[11]                                                               ; Lost fanout                                                                                                      ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[10]                                                    ; Lost fanout                                                                                                      ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[5,6,10]                                                           ; Lost fanout                                                                                                      ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|hburst_reg[0]                                                               ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|reg_trans[0,1]                                            ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|reg_burst[0]                                              ; Lost fanout                                                                                                      ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[0..4]                                                             ; Lost fanout                                                                                                      ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|hsize_reg[0,1]                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|S8vzz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Iavzz6                                                                              ; Lost fanout                                                                                                      ;
; cortexm3ds_logic:ulogic|Ct9nz6                                                                              ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|data_in_port[0]                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|data_in_port[0]                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|data_in_port[2]                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|bound                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Etbnz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; cortexm3ds_logic:ulogic|Zy9nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zx9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Zz9nz6                                                                              ; Merged with cortexm3ds_logic:ulogic|Zx9nz6                                                                       ;
; cortexm3ds_logic:ulogic|Zx9nz6                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|i_addr_in_port[2]        ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|i_addr_in_port[2]        ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|i_addr_in_port[2]        ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|i_addr_in_port[1]        ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|i_addr_in_port[1]        ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|i_addr_in_port[1]        ; Lost fanout                                                                                                      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|data_in_port[2]                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|data_in_port[2]                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; Total Number of Removed Registers = 708                                                                     ;                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                 ;
+-------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+
; cortexm3ds_logic:ulogic|Pn2nz6                                                                        ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Go2nz6, cortexm3ds_logic:ulogic|Un4nz6,                                        ;
;                                                                                                       ; due to stuck port clock        ; cortexm3ds_logic:ulogic|Nq4nz6, cortexm3ds_logic:ulogic|Hytnz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|A1unz6, cortexm3ds_logic:ulogic|G6unz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Z8unz6, cortexm3ds_logic:ulogic|L3ynz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|J5ynz6, cortexm3ds_logic:ulogic|E7ynz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Y8ynz6, cortexm3ds_logic:ulogic|Ebynz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Kdynz6, cortexm3ds_logic:ulogic|C5ts07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|P7ts07, cortexm3ds_logic:ulogic|Cats07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Fcts07, cortexm3ds_logic:ulogic|Dets07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Bgts07, cortexm3ds_logic:ulogic|Zhts07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Xjts07, cortexm3ds_logic:ulogic|Vlts07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Tnts07, cortexm3ds_logic:ulogic|Rpts07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Prts07, cortexm3ds_logic:ulogic|Ntts07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Mvts07, cortexm3ds_logic:ulogic|Lxts07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Thus07, cortexm3ds_logic:ulogic|Mkus07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Xzus07, cortexm3ds_logic:ulogic|Q2vs07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Uyvs07, cortexm3ds_logic:ulogic|N1ws07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Tmt917, cortexm3ds_logic:ulogic|Ipt917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Xrt917, cortexm3ds_logic:ulogic|Myt917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|K0u917, cortexm3ds_logic:ulogic|X2u917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|N5u917, cortexm3ds_logic:ulogic|D8u917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Qau917, cortexm3ds_logic:ulogic|Gdu917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Wfu917, cortexm3ds_logic:ulogic|Jiu917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Zku917, cortexm3ds_logic:ulogic|Pnu917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Opu917, cortexm3ds_logic:ulogic|Mru917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Ktu917, cortexm3ds_logic:ulogic|Yvu917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|N0v917, cortexm3ds_logic:ulogic|F3v917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|X5v917, cortexm3ds_logic:ulogic|R7v917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|J9v917, cortexm3ds_logic:ulogic|Ebv917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Rdv917, cortexm3ds_logic:ulogic|Hgv917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Xiv917, cortexm3ds_logic:ulogic|Klv917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Aov917, cortexm3ds_logic:ulogic|Qqv917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Dtv917, cortexm3ds_logic:ulogic|Tvv917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Jyv917, cortexm3ds_logic:ulogic|J0w917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|G2w917, cortexm3ds_logic:ulogic|G4w917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|D6w917, cortexm3ds_logic:ulogic|A8w917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|X9w917, cortexm3ds_logic:ulogic|Rbw917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Ndw917, cortexm3ds_logic:ulogic|Jfw917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Fhw917, cortexm3ds_logic:ulogic|Bjw917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Ykw917, cortexm3ds_logic:ulogic|Smw917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Pow917, cortexm3ds_logic:ulogic|Qqw917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Rsw917, cortexm3ds_logic:ulogic|Suw917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Tww917, cortexm3ds_logic:ulogic|Oyw917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|O0x917, cortexm3ds_logic:ulogic|O2x917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|O4x917, cortexm3ds_logic:ulogic|Zox917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Wqx917, cortexm3ds_logic:ulogic|Osx917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|G3ts07, cortexm3ds_logic:ulogic|Vkt917,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Myu917                                                                         ;
; cortexm3ds_logic:ulogic|Knkzz6                                                                        ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Ybvzz6, cortexm3ds_logic:ulogic|Ryeoz6,                                        ;
;                                                                                                       ; due to stuck port clock_enable ; cortexm3ds_logic:ulogic|J1goz6, cortexm3ds_logic:ulogic|Gfgoz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Zskzz6, cortexm3ds_logic:ulogic|V2goz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Aocoz6, cortexm3ds_logic:ulogic|Flazz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|K0bzz6, cortexm3ds_logic:ulogic|Bnbzz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|G2czz6, cortexm3ds_logic:ulogic|Xoczz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|C4dzz6, cortexm3ds_logic:ulogic|Tqdzz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Y5ezz6, cortexm3ds_logic:ulogic|Psezz6,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Xqkzz6, cortexm3ds_logic:ulogic|F51g07                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_mastlock                                        ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|i_addr_in_port[0],  ;
;                                                                                                       ; due to stuck port clock_enable ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|i_addr_in_port[0],  ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|i_addr_in_port[0],  ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|reg_burst_count[1], ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|reg_burst_count[1], ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|reg_burst_count[1], ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|i_addr_in_port[2],  ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|i_addr_in_port[2],  ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|i_addr_in_port[2]   ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|reg_addr[31]                                        ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|pend_tran_reg,                                       ;
;                                                                                                       ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_3|burst_override,                                      ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[2],                                      ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[1],                                      ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[0],                                      ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3|data_out_port[3],                                      ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|reg_burst_count[0], ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|reg_burst_count[0], ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|reg_burst_count[0]  ;
; cortexm3ds_logic:ulogic|Utioz6                                                                        ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Xqhg07, cortexm3ds_logic:ulogic|Mi4t07,                                        ;
;                                                                                                       ; due to stuck port data_in      ; cortexm3ds_logic:ulogic|Tshg07, cortexm3ds_logic:ulogic|Mwhg07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Obig07, cortexm3ds_logic:ulogic|Fhig07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Zkig07, cortexm3ds_logic:ulogic|Toig07,                                        ;
;                                                                                                       ;                                ; cortexm3ds_logic:ulogic|Etbnz6                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_addr[31]                                        ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|pend_tran_reg,                                       ;
;                                                                                                       ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|burst_override,                                      ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|i_addr_in_port[1],  ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|i_addr_in_port[1],  ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|i_addr_in_port[1]   ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_burst[2]                                        ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|reg_burst_hold,     ;
;                                                                                                       ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|reg_burst_hold,     ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|reg_burst_hold,     ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|reg_burst_count[3], ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|reg_burst_count[2]  ;
; cortexm3ds_logic:ulogic|Yg3nz6                                                                        ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Av9nz6, cortexm3ds_logic:ulogic|Qz2t07,                                        ;
;                                                                                                       ; due to stuck port data_in      ; cortexm3ds_logic:ulogic|Ct9nz6, cortexm3ds_logic:ulogic|Zx9nz6                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1|data_out_port[2]                                      ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|bound,                                               ;
;                                                                                                       ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|burst_override,                                      ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|i_addr_in_port[2]   ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_burst[2]                                        ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|burst_override,                                      ;
;                                                                                                       ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|reg_burst_hold,     ;
;                                                                                                       ;                                ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_trans[1]                                         ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_burst_remain[3]               ; Lost Fanouts                   ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_burst_remain[2],               ;
;                                                                                                       ;                                ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_burst_remain[1],               ;
;                                                                                                       ;                                ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_burst_remain[0]                ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_burst_remain[3]               ; Lost Fanouts                   ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_burst_remain[2],               ;
;                                                                                                       ;                                ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_burst_remain[1],               ;
;                                                                                                       ;                                ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_burst_remain[0]                ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_trans[1]                                        ; Stuck at GND                   ; cmsdk_ahb_to_ahb_sync:AhbBridge|hburst_reg[2],                                                         ;
;                                                                                                       ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|reg_burst[0]                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|reg_burst[2]                                        ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|reg_trans[1],                                        ;
;                                                                                                       ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_2|reg_trans[0]                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_trans[0]                                        ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|reg_trans[1],                                        ;
;                                                                                                       ; due to stuck port data_in      ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_burst[0]                                         ;
; cortexm3ds_logic:ulogic|Ab3nz6                                                                        ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Wfjnz6, cortexm3ds_logic:ulogic|Qdjnz6                                         ;
;                                                                                                       ; due to stuck port data_in      ;                                                                                                        ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_early_incr_count[1]           ; Lost Fanouts                   ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_early_incr_count[0],           ;
;                                                                                                       ;                                ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_burst_hold                     ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_early_incr_count[1]           ; Lost Fanouts                   ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_early_incr_count[0],           ;
;                                                                                                       ;                                ; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_burst_hold                     ;
; cortexm3ds_logic:ulogic|Nwdoz6                                                                        ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Fydoz6, cortexm3ds_logic:ulogic|Xzdoz6                                         ;
;                                                                                                       ; due to stuck port data_in      ;                                                                                                        ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb|iaddr_in_port[2]   ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|data_in_port[2]                                ;
;                                                                                                       ; due to stuck port data_in      ;                                                                                                        ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|reg_burst_count[3] ; Lost Fanouts                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|reg_burst_count[2]  ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|reg_burst_count[3] ; Lost Fanouts                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|reg_burst_count[2]  ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_4|reg_burst[1]                                        ; Stuck at GND                   ; cmsdk_ahb_to_ahb_sync:AhbBridge|hburst_reg[1]                                                          ;
;                                                                                                       ; due to stuck port data_in      ;                                                                                                        ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_burst[2]                                        ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|reg_trans[0]                                         ;
;                                                                                                       ; due to stuck port data_in      ;                                                                                                        ;
; cortexm3ds_logic:ulogic|Q83t07                                                                        ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Pa3t07                                                                         ;
;                                                                                                       ; due to stuck port data_in      ;                                                                                                        ;
; cortexm3ds_logic:ulogic|L2ua17                                                                        ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Fqwa17                                                                         ;
;                                                                                                       ; due to stuck port data_in      ;                                                                                                        ;
; cortexm3ds_logic:ulogic|S84g07                                                                        ; Stuck at GND                   ; cortexm3ds_logic:ulogic|Pkvnz6                                                                         ;
;                                                                                                       ; due to stuck port data_in      ;                                                                                                        ;
; cortexm3ds_logic:ulogic|Wjkzz6                                                                        ; Lost Fanouts                   ; cortexm3ds_logic:ulogic|O5kzz6                                                                         ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb|iaddr_in_port[0]   ; Stuck at GND                   ; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|data_in_port[0]                                ;
;                                                                                                       ; due to stuck port data_in      ;                                                                                                        ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[15]                                              ; Lost Fanouts                   ; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[15]                                                          ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[14]                                              ; Lost Fanouts                   ; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[14]                                                          ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[13]                                              ; Lost Fanouts                   ; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[13]                                                          ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[12]                                              ; Lost Fanouts                   ; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[12]                                                          ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[11]                                              ; Lost Fanouts                   ; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[11]                                                          ;
; L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|reg_addr[10]                                              ; Lost Fanouts                   ; cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[10]                                                          ;
+-------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5509  ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 79    ;
; Number of registers using Asynchronous Clear ; 3200  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3459  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------+---------+
; cmsdk_apb_uart:UART|reg_txd                                                                                 ; 2       ;
; cortexm3ds_logic:ulogic|Yefzz6                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Ui8oz6                                                                              ; 19      ;
; cortexm3ds_logic:ulogic|Vbd917                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Hasnz6                                                                              ; 6       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb|no_port                  ; 1       ;
; cortexm3ds_logic:ulogic|Foboz6                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Jhuzz6                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Fozf07                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Ptmoz6                                                                              ; 3       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|i_hreadyout ; 3       ;
; cmsdk_ahb_default_slave:Default4DDR|resp_state[0]                                                           ; 2       ;
; cmsdk_ahb_to_ahb_sync:AhbBridge|reg_fsm_state[2]                                                            ; 8       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|i_hreadyout ; 4       ;
; cortexm3ds_logic:ulogic|Eg1oz6                                                                              ; 5       ;
; cortexm3ds_logic:ulogic|Yt5107                                                                              ; 9       ;
; cortexm3ds_logic:ulogic|L86107                                                                              ; 11      ;
; cortexm3ds_logic:ulogic|Z16107                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Ry5107                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|I06107                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Lous07                                                                              ; 14      ;
; cortexm3ds_logic:ulogic|Is5107                                                                              ; 7       ;
; cortexm3ds_logic:ulogic|V66107                                                                              ; 18      ;
; cortexm3ds_logic:ulogic|F56107                                                                              ; 11      ;
; cortexm3ds_logic:ulogic|P36107                                                                              ; 13      ;
; cortexm3ds_logic:ulogic|Sc4t07                                                                              ; 52      ;
; cortexm3ds_logic:ulogic|Tggg07                                                                              ; 1       ;
; cortexm3ds_logic:ulogic|Jrnh07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|P5oh07                                                                              ; 19      ;
; cortexm3ds_logic:ulogic|T0xg07                                                                              ; 5       ;
; cortexm3ds_logic:ulogic|Dnznz6                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|G08m17                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|Gk8m17                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|Yw8m17                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|R99m17                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|Ongg07                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|Bqus07                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|Uctnz6                                                                              ; 15      ;
; cortexm3ds_logic:ulogic|Gu9oz6                                                                              ; 7       ;
; cortexm3ds_logic:ulogic|Cmss07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|E3us07                                                                              ; 1       ;
; cortexm3ds_logic:ulogic|U2ph07                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|C9us07                                                                              ; 1       ;
; cortexm3ds_logic:ulogic|Ogroz6                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Ubroz6                                                                              ; 1       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|no_port                  ; 42      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|no_port                  ; 27      ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|no_port                  ; 5       ;
; cortexm3ds_logic:ulogic|Pzknz6                                                                              ; 3       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave|i_hreadyout ; 4       ;
; cmsdk_ahb_default_slave:Default4Camera|resp_state[0]                                                        ; 2       ;
; cmsdk_ahb_default_slave:Default4LCD|resp_state[0]                                                           ; 2       ;
; L2AhbMtx:L2AhbMtx|L2AhbDecS0:u_l2ahbdecs0|L2AhbMtx_default_slave:u_L2AhbMtx_default_slave|i_hreadyout       ; 3       ;
; L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|no_port                  ; 24      ;
; cortexm3ds_logic:ulogic|W2noz6                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|D2jzz6                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Ketzz6                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Yo5107                                                                              ; 1       ;
; cortexm3ds_logic:ulogic|Cp8m17                                                                              ; 12      ;
; cortexm3ds_logic:ulogic|Ozwa17                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Hoynz6                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Gyynz6                                                                              ; 54      ;
; cortexm3ds_logic:ulogic|N9nnz6                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Aloh07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Cjoh07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Ehoh07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Gfoh07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Kboh07                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Idoh07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Uqoh07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Ymoh07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Wooh07                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Rk1g07                                                                              ; 1       ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|i_no_port                               ; 5       ;
; L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|i_no_port                               ; 5       ;
; cortexm3ds_logic:ulogic|Ba6107                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Bx5107                                                                              ; 1       ;
; cortexm3ds_logic:ulogic|Dhx917                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|Efx917                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Anx917                                                                              ; 4       ;
; cortexm3ds_logic:ulogic|Cjx917                                                                              ; 5       ;
; cortexm3ds_logic:ulogic|Blx917                                                                              ; 6       ;
; cortexm3ds_logic:ulogic|Yiynz6                                                                              ; 3       ;
; cortexm3ds_logic:ulogic|Mdx917                                                                              ; 2       ;
; cortexm3ds_logic:ulogic|Dhqh07                                                                              ; 1       ;
; cmsdk_apb_uart:UART|rxd_lpf[1]                                                                              ; 2       ;
; cmsdk_apb_uart:UART|rxd_lpf[0]                                                                              ; 2       ;
; cmsdk_apb_uart:UART|rxd_lpf[2]                                                                              ; 1       ;
; cortexm3ds_logic:ulogic|Aqta17                                                                              ; 2       ;
; cmsdk_apb_uart:UART|rxd_sync_2                                                                              ; 1       ;
; cortexm3ds_logic:ulogic|Ky6g07                                                                              ; 1       ;
; cmsdk_apb_uart:UART|rxd_sync_1                                                                              ; 1       ;
; Total number of inverted registers = 92                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CortexM3|cmsdk_ahb_to_apb:ApbBridge|rwdata_reg[30]                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CortexM3|cmsdk_ahb_to_apb:ApbBridge|rwdata_reg[10]                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CortexM3|cmsdk_ahb_to_ahb_sync:AhbBridge|haddr_reg[24]                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|reg_burst_count[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|reg_burst_count[1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|reg_burst_count[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb|i_addr_in_port[0]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|reg_burst_count[1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|reg_burst_count[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb|i_addr_in_port[2]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|reg_burst_count[2] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb|i_addr_in_port[0]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |CortexM3|cmsdk_ahb_to_ahb_sync:AhbBridge|hdata_reg[1]                                                          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|read_mux_byte0_reg[5]                                                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|read_mux_byte0_reg[1]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_1|HREADYOUTS                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0|HREADYOUTS                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_apb_uart:UART|PRDATA[9]                                                                         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Lxn8v6                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|Mux75                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Cufhw6                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft2                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft2                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft2                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft2                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|i_hselm                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|i_hselm                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|HADDRM[1]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|ShiftLeft3                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[2]                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[9]                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[18]                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CortexM3|cmsdk_ahb_to_sram:AhbItcm|HRDATA[28]                                                                  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|HADDRM[14]                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux27                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux23                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux18                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2|Mux5                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_early_incr_count[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_early_incr_count[0]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb|reg_burst_count[2] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb|reg_burst_remain[3]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_1|L2AhbArb:u_output_arb|reg_burst_remain[2]               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CortexM3|cmsdk_apb_uart:UART|rx_state[3]                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|burst_ip[0]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CortexM3|L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0|check_addr[1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Franv6                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|R7fnv6                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Sa9nv6                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Is7nv6                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Cqdnv6                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|U8cnv6                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Ta6nv6                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|cortexm3ds_logic:ulogic|Qs4nv6                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|i_htransm[1]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|i_htransm[0]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CortexM3|L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|i_htransm[1]                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CortexM3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; SimPresent     ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_ahb_sync:AhbBridge ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; AW             ; 32    ; Signed Integer                                      ;
; DW             ; 32    ; Signed Integer                                      ;
; MW             ; 2     ; Signed Integer                                      ;
; BURST          ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_apb:ApbBridge ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; ADDRWIDTH      ; 16    ; Signed Integer                                 ;
; REGISTER_RDATA ; 1     ; Signed Integer                                 ;
; REGISTER_WDATA ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_apb_slave_mux:ApbSystem ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; PORT0_ENABLE   ; 1     ; Signed Integer                                    ;
; PORT1_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT2_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT3_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT4_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT5_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT6_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT7_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT8_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT9_ENABLE   ; 0     ; Signed Integer                                    ;
; PORT10_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT11_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT12_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT13_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT14_ENABLE  ; 0     ; Signed Integer                                    ;
; PORT15_ENABLE  ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbItcm ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; AW             ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; AW             ; 14    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 14                   ; Untyped                        ;
; NUMWORDS_A                         ; 16384                ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 14                   ; Untyped                        ;
; NUMWORDS_B                         ; 16384                ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_ahb_to_sram:AhbDtcm ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; AW             ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; AW             ; 14    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 14                   ; Untyped                         ;
; NUMWORDS_A                         ; 16384                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 14                   ; Untyped                         ;
; NUMWORDS_B                         ; 16384                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 14                   ; Untyped                        ;
; NUMWORDS_A                         ; 16384                ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 14                   ; Untyped                        ;
; NUMWORDS_B                         ; 16384                ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 8                                              ;
; Entity Instance                           ; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][23]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][15]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][7]__4  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][23]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][15]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; cmsdk_fpga_sram:DTCM|altsyncram:BRAM[0][7]__4  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 16384                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 16384                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
+-------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_uart:UART"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                        ;
; TXEN      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BAUDTICK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; UARTINT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbDtcm"                                                                                                                                                          ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HADDR ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_sram:AhbItcm"                                                                                                                                                          ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HADDR ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_slave_mux:ApbSystem" ;
+-----------+--------+----------+---------------------------+
; Port      ; Type   ; Severity ; Details                   ;
+-----------+--------+----------+---------------------------+
; PSEL1     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY1   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA1   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR1  ; Input  ; Info     ; Stuck at GND              ;
; PSEL2     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY2   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA2   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR2  ; Input  ; Info     ; Stuck at GND              ;
; PSEL3     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY3   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA3   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR3  ; Input  ; Info     ; Stuck at GND              ;
; PSEL4     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY4   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA4   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR4  ; Input  ; Info     ; Stuck at GND              ;
; PSEL5     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY5   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA5   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR5  ; Input  ; Info     ; Stuck at GND              ;
; PSEL6     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY6   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA6   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR6  ; Input  ; Info     ; Stuck at GND              ;
; PSEL7     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY7   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA7   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR7  ; Input  ; Info     ; Stuck at GND              ;
; PSEL8     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY8   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA8   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR8  ; Input  ; Info     ; Stuck at GND              ;
; PSEL9     ; Output ; Info     ; Explicitly unconnected    ;
; PREADY9   ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA9   ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR9  ; Input  ; Info     ; Stuck at GND              ;
; PSEL10    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY10  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA10  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR10 ; Input  ; Info     ; Stuck at GND              ;
; PSEL11    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY11  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA11  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR11 ; Input  ; Info     ; Stuck at GND              ;
; PSEL12    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY12  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA12  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR12 ; Input  ; Info     ; Stuck at GND              ;
; PSEL13    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY13  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA13  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR13 ; Input  ; Info     ; Stuck at GND              ;
; PSEL14    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY14  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA14  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR14 ; Input  ; Info     ; Stuck at GND              ;
; PSEL15    ; Output ; Info     ; Explicitly unconnected    ;
; PREADY15  ; Input  ; Info     ; Stuck at VCC              ;
; PRDATA15  ; Input  ; Info     ; Stuck at GND              ;
; PSLVERR15 ; Input  ; Info     ; Stuck at GND              ;
+-----------+--------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_apb:ApbBridge"                                                                                                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCLKEN      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; HADDR       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PADDR[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; PSTRB       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; PPROT       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; APBACTIVE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb"                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_in_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L2AhbMtx:L2AhbMtx"                                                                                                                                       ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; REMAP       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; HSELS0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; HMASTERS0   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "HMASTERS0[3..2]" will be connected to GND. ;
; HRESPS0[1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HADDRM0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HWRITEM0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HSIZEM0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HBURSTM0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HPROTM0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HMASTERM0   ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM0[3..2]" have no fanouts                      ;
; HMASTERM0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HWDATAM0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HMASTLOCKM0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HRDATAM0    ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; HRESPM0[1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; HADDRM1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HWRITEM1    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HSIZEM1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HBURSTM1    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HPROTM1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HMASTERM1   ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM1[3..2]" have no fanouts                      ;
; HMASTERM1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HWDATAM1    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HMASTLOCKM1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; HRDATAM1    ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; HRESPM1[1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; SCANENABLE  ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; SCANINHCLK  ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; SCANOUTHCLK ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_ahb_to_ahb_sync:AhbBridge|cmsdk_ahb_to_ahb_sync_error_canc:gen_burst_support.u_ahb_error_canc" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; HCLKEN ; Input ; Info     ; Stuck at VCC                                                                                        ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb"            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_in_port[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb"            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_in_port[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb"            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_in_port[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L1AhbMtx:L1AhbMtx"                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; REMAP           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSELS1          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HWRITES1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTERS1       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWDATAS1        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS1     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSELS0          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HMASTERS0[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS0     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSELS2          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HMASTERS2[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSELS3          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HADDRS3         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HTRANSS3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWRITES3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSIZES3         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HBURSTS3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HPROTS3         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTERS3       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWDATAS3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS3     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HREADYS3        ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HREADYOUTS3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRESPS3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRDATAS3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HSELS4          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HADDRS4         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HTRANSS4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWRITES4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HSIZES4         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HBURSTS4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HPROTS4         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTERS4       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HWDATAS4        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTLOCKS4     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HREADYS4        ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; HREADYOUTS4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRESPS4         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRDATAS4        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HADDRM0[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HPROTM0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM0       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM0[3..2]" have no fanouts ;
; HMASTERM0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRESPM0[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HADDRM1[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HPROTM1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM1       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM1[3..2]" have no fanouts ;
; HMASTERM1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRESPM1[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HADDRM2[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM2       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM2[3..2]" have no fanouts ;
; HMASTERM2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRESPM2[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HADDRM3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HWRITEM3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HSIZEM3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HBURSTM3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HPROTM3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTERM3       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM3[3..2]" have no fanouts ;
; HMASTERM3       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HWDATAM3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HMASTLOCKM3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; HRDATAM3        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HRESPM3[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; HMASTERM4       ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "HMASTERM4[3..2]" have no fanouts ;
; HRESPM4[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; SCANENABLE      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; SCANINHCLK      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; SCANOUTHCLK     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cortexm3ds_logic:ulogic"                                                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ISOLATEn       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; RETAINn        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; RSTBYPASS      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; CGBYPASS       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; SE             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; TRACECLKIN     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; STCLK          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; STCALIB        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; AUXFAULT       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; BIGEND         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; DNOTITRANS     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; nTRST          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; TDI            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; INTISR[239..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; INTNMI         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; IFLUSH         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; EXRESPD        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; EXRESPS        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; RXEV           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; SLEEPHOLDREQn  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; SLEEPING       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; EDBGRQ         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; DBGRESTART     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; FIXMASTERTYPE  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; WICENREQ       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; TSVALUEB       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; DBGEN          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; NIDEN          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; MPUDISABLE     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; TDO            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; nTDOEN         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SWV            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; JTAGNSW        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TRACECLK       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TRACEDATA      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MEMATTRI       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MEMATTRD       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; EXREQD         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MEMATTRS       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; EXREQS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BRCHSTAT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HALTED         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LOCKUP         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLEEPDEEP      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ETMINTNUM      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ETMINTSTAT     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TXEV           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TRCENA         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CURRPRI        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; DBGRESTARTED   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLEEPHOLDACKn  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; GATEHCLK       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHADDR      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHTRANS     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHSIZE      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHBURST     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHPROT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHWDATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHWRITE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHRDATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHREADY     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HTMDHRESP      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WICENACK       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WAKEUP         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r0_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r1_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r2_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r3_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r4_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r5_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r6_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r7_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r8_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r9_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r10_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r11_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_r12_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_msp_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_psp_o      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vis_pc_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5509                        ;
;     CLR               ; 1429                        ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 31                          ;
;     ENA               ; 1688                        ;
;     ENA CLR           ; 1628                        ;
;     ENA CLR SCLR      ; 75                          ;
;     ENA CLR SCLR SLD  ; 20                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 20                          ;
;     ENA SLD           ; 12                          ;
;     plain             ; 589                         ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 17270                       ;
;     arith             ; 716                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 314                         ;
;         2 data inputs ; 207                         ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 57                          ;
;         5 data inputs ; 83                          ;
;     extend            ; 277                         ;
;         7 data inputs ; 277                         ;
;     normal            ; 16214                       ;
;         1 data inputs ; 100                         ;
;         2 data inputs ; 1461                        ;
;         3 data inputs ; 1932                        ;
;         4 data inputs ; 4347                        ;
;         5 data inputs ; 5176                        ;
;         6 data inputs ; 3198                        ;
;     shared            ; 63                          ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 34                          ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 7                           ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 21.20                       ;
; Average LUT depth     ; 13.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition
    Info: Processing started: Thu Apr 09 20:39:18 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cm3 -c cm3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_fpga_sram.v
    Info (12023): Found entity 1: cmsdk_fpga_sram File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_fpga_sram.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_apb_uart.v
    Info (12023): Found entity 1: cmsdk_apb_uart File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_apb_uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/peripheral/cmsdk_ahb_default_slave.v
    Info (12023): Found entity 1: cmsdk_ahb_default_slave File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_ahb_default_slave.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/core/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_apb/cmsdk_apb_slave_mux.v
    Info (12023): Found entity 1: cmsdk_apb_slave_mux File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_apb/cmsdk_apb_slave_mux.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_apb/cmsdk_ahb_to_apb.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_apb/cmsdk_ahb_to_apb.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v
    Info (12023): Found entity 1: cmsdk_ahb_to_ahb_sync_error_canc File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v
    Info (12023): Found entity 1: cmsdk_ahb_to_ahb_sync File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahboutstg.v
    Info (12023): Found entity 1: L2AhbOutStg File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbmtx_lite.v
    Info (12023): Found entity 1: L2AhbMtx_lite File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbmtx_default_slave.v
    Info (12023): Found entity 1: L2AhbMtx_default_slave File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbmtx.v
    Info (12023): Found entity 1: L2AhbMtx File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbinstg.v
    Info (12023): Found entity 1: L2AhbInStg File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbdecs0.v
    Info (12023): Found entity 1: L2AhbDecS0 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v Line: 36
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(79): overriding existing definition for macro "TRN_IDLE", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 114 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 79
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(80): overriding existing definition for macro "TRN_BUSY", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 115 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 80
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(81): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 116 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 81
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(82): overriding existing definition for macro "TRN_SEQ", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 117 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 82
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(85): overriding existing definition for macro "BUR_SINGLE", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 120 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 85
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(86): overriding existing definition for macro "BUR_INCR", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 121 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 86
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(87): overriding existing definition for macro "BUR_WRAP4", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 122 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 87
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(88): overriding existing definition for macro "BUR_INCR4", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 123 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 88
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(89): overriding existing definition for macro "BUR_WRAP8", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 124 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 89
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(90): overriding existing definition for macro "BUR_INCR8", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 125 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 90
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(91): overriding existing definition for macro "BUR_WRAP16", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 126 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 91
Warning (10274): Verilog HDL macro warning at L2AhbArb.v(92): overriding existing definition for macro "BUR_INCR16", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 127 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l2ahbmtx/l2ahbarb.v
    Info (12023): Found entity 1: L2AhbArb File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm4.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM4 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm3.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM3 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm2.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM2 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm1.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM1 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm0.v
    Info (12023): Found entity 1: L1AhbMtxOutStgM0 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v Line: 35
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(114): overriding existing definition for macro "TRN_IDLE", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 114 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 114
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(115): overriding existing definition for macro "TRN_BUSY", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 115 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 115
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(116): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 116 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 116
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(117): overriding existing definition for macro "TRN_SEQ", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 117 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 117
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(120): overriding existing definition for macro "BUR_SINGLE", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 120 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 120
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(121): overriding existing definition for macro "BUR_INCR", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 121 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 121
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(122): overriding existing definition for macro "BUR_WRAP4", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 122 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 122
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(123): overriding existing definition for macro "BUR_INCR4", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 123 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 123
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(124): overriding existing definition for macro "BUR_WRAP8", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 124 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 124
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(125): overriding existing definition for macro "BUR_INCR8", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 125 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 125
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(126): overriding existing definition for macro "BUR_WRAP16", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 126 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 126
Warning (10274): Verilog HDL macro warning at L1AhbMtxInStg.v(127): overriding existing definition for macro "BUR_INCR16", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 127 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxinstg.v
    Info (12023): Found entity 1: L1AhbMtxInStg File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs4.v
    Info (12023): Found entity 1: L1AhbMtxDecS4 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs3.v
    Info (12023): Found entity 1: L1AhbMtxDecS3 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs2.v
    Info (12023): Found entity 1: L1AhbMtxDecS2 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs1.v
    Info (12023): Found entity 1: L1AhbMtxDecS1 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs0.v
    Info (12023): Found entity 1: L1AhbMtxDecS0 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v Line: 36
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(84): overriding existing definition for macro "TRN_IDLE", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 114 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 84
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(85): overriding existing definition for macro "TRN_BUSY", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 115 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 85
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(86): overriding existing definition for macro "TRN_NONSEQ", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 116 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 86
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(87): overriding existing definition for macro "TRN_SEQ", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 117 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 87
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(90): overriding existing definition for macro "BUR_SINGLE", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 120 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 90
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(91): overriding existing definition for macro "BUR_INCR", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 121 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 91
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(92): overriding existing definition for macro "BUR_WRAP4", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 122 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 92
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(93): overriding existing definition for macro "BUR_INCR4", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 123 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 93
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(94): overriding existing definition for macro "BUR_WRAP8", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 124 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 94
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(95): overriding existing definition for macro "BUR_INCR8", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 125 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 95
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(96): overriding existing definition for macro "BUR_WRAP16", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 126 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 96
Warning (10274): Verilog HDL macro warning at L1AhbMtxArbM4.v(97): overriding existing definition for macro "BUR_INCR16", which was defined in "../RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v", line 127 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm4.v
    Info (12023): Found entity 1: L1AhbMtxArbM4 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm3.v
    Info (12023): Found entity 1: L1AhbMtxArbM3 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm2.v
    Info (12023): Found entity 1: L1AhbMtxArbM2 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm1.v
    Info (12023): Found entity 1: L1AhbMtxArbM1 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm0.v
    Info (12023): Found entity 1: L1AhbMtxArbM0 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtx_lite.v
    Info (12023): Found entity 1: L1AhbMtx_lite File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtx_default_slave.v
    Info (12023): Found entity 1: L1AhbMtx_default_slave File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/bus/sys_ahb/l1ahbmtx/l1ahbmtx.v
    Info (12023): Found entity 1: L1AhbMtx File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/tianj/desktop/cortexm3lite/rtl/cortexm3.v
    Info (12023): Found entity 1: CortexM3 File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at CortexM3.v(309): created implicit net for "HWRITER" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 309
Warning (10236): Verilog HDL Implicit Net warning at CortexM3.v(597): created implicit net for "HREADYOUT_AHBL2M" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 597
Warning (10236): Verilog HDL Implicit Net warning at CortexM3.v(958): created implicit net for "TXEN" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 958
Warning (10236): Verilog HDL Implicit Net warning at CortexM3.v(959): created implicit net for "BAUDTICK" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 959
Info (12127): Elaborating entity "CortexM3" for the top level hierarchy
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "cortexm3ds_logic:ulogic" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 262
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/core/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "L1AhbMtx" for hierarchy "L1AhbMtx:L1AhbMtx" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 551
Warning (10034): Output port "SCANOUTHCLK" at L1AhbMtx.v(446) has no driver File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 446
Info (12128): Elaborating entity "L1AhbMtxInStg" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxInStg:u_L1AhbMtxInStg_0" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 809
Info (12128): Elaborating entity "L1AhbMtxDecS0" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1010
Info (12128): Elaborating entity "L1AhbMtx_default_slave" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS0:u_l1ahbmtxdecs0|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v Line: 158
Info (12128): Elaborating entity "L1AhbMtxDecS1" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS1:u_l1ahbmtxdecs1" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1039
Info (12128): Elaborating entity "L1AhbMtxDecS2" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS2:u_l1ahbmtxdecs2" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1089
Info (12128): Elaborating entity "L1AhbMtxDecS3" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS3:u_l1ahbmtxdecs3" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1132
Info (12128): Elaborating entity "L1AhbMtxDecS4" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxDecS4:u_l1ahbmtxdecs4" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1175
Info (12128): Elaborating entity "L1AhbMtxOutStgM0" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1230
Info (12128): Elaborating entity "L1AhbMtxArbM0" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0|L1AhbMtxArbM0:u_output_arb" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v Line: 242
Info (12128): Elaborating entity "L1AhbMtxOutStgM1" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1302
Info (12128): Elaborating entity "L1AhbMtxArbM1" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1|L1AhbMtxArbM1:u_output_arb" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v Line: 287
Info (12128): Elaborating entity "L1AhbMtxOutStgM2" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1346
Info (12128): Elaborating entity "L1AhbMtxArbM2" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2|L1AhbMtxArbM2:u_output_arb" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v Line: 200
Info (12128): Elaborating entity "L1AhbMtxOutStgM3" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1418
Info (12128): Elaborating entity "L1AhbMtxArbM3" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3|L1AhbMtxArbM3:u_output_arb" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v Line: 287
Info (12128): Elaborating entity "L1AhbMtxOutStgM4" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v Line: 1490
Info (12128): Elaborating entity "L1AhbMtxArbM4" for hierarchy "L1AhbMtx:L1AhbMtx|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4|L1AhbMtxArbM4:u_output_arb" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v Line: 287
Info (12128): Elaborating entity "cmsdk_ahb_to_ahb_sync" for hierarchy "cmsdk_ahb_to_ahb_sync:AhbBridge" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 600
Info (12128): Elaborating entity "cmsdk_ahb_to_ahb_sync_error_canc" for hierarchy "cmsdk_ahb_to_ahb_sync:AhbBridge|cmsdk_ahb_to_ahb_sync_error_canc:gen_burst_support.u_ahb_error_canc" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v Line: 327
Info (12128): Elaborating entity "L2AhbMtx" for hierarchy "L2AhbMtx:L2AhbMtx" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 688
Warning (10034): Output port "SCANOUTHCLK" at L2AhbMtx.v(190) has no driver File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v Line: 190
Info (12128): Elaborating entity "L2AhbInStg" for hierarchy "L2AhbMtx:L2AhbMtx|L2AhbInStg:u_L2AhbInStg_0" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v Line: 331
Info (12128): Elaborating entity "L2AhbDecS0" for hierarchy "L2AhbMtx:L2AhbMtx|L2AhbDecS0:u_l2ahbdecs0" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v Line: 367
Info (12128): Elaborating entity "L2AhbMtx_default_slave" for hierarchy "L2AhbMtx:L2AhbMtx|L2AhbDecS0:u_l2ahbdecs0|L2AhbMtx_default_slave:u_L2AhbMtx_default_slave" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v Line: 179
Info (12128): Elaborating entity "L2AhbOutStg" for hierarchy "L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v Line: 408
Info (12128): Elaborating entity "L2AhbArb" for hierarchy "L2AhbMtx:L2AhbMtx|L2AhbOutStg:u_l2ahboutstg_0|L2AhbArb:u_output_arb" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v Line: 197
Info (12128): Elaborating entity "cmsdk_ahb_to_apb" for hierarchy "cmsdk_ahb_to_apb:ApbBridge" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 732
Info (12128): Elaborating entity "cmsdk_apb_slave_mux" for hierarchy "cmsdk_apb_slave_mux:ApbSystem" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 845
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "cmsdk_ahb_to_sram:AhbItcm" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 876
Info (12128): Elaborating entity "cmsdk_fpga_sram" for hierarchy "cmsdk_fpga_sram:ITCM" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 888
Warning (10850): Verilog HDL warning at cmsdk_fpga_sram.v(55): number of words (561) in memory file does not match the number of elements in the address range [0:16383] File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_fpga_sram.v Line: 55
Warning (10855): Verilog HDL warning at cmsdk_fpga_sram.v(54): initial value for variable BRAM should be constant File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/peripheral/cmsdk_fpga_sram.v Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1"
Info (12130): Elaborated megafunction instantiation "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1"
Info (12133): Instantiated megafunction "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf
    Info (12023): Found entity 1: altsyncram_6dn1 File: C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/altsyncram_6dn1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_6dn1" for hierarchy "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated" File: c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated|decode_5la:decode2" File: C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/altsyncram_6dn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/mux_lfb.tdf Line: 23
Info (12128): Elaborating entity "mux_lfb" for hierarchy "cmsdk_fpga_sram:ITCM|altsyncram:BRAM[0][31]__1|altsyncram_6dn1:auto_generated|mux_lfb:mux3" File: C:/Users/tianj/Desktop/CortexM3Lite/QUARTUS/db/altsyncram_6dn1.tdf Line: 44
Info (12128): Elaborating entity "cmsdk_apb_uart" for hierarchy "cmsdk_apb_uart:UART" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 965
Info (12128): Elaborating entity "cmsdk_ahb_default_slave" for hierarchy "cmsdk_ahb_default_slave:Default4DDR" File: C:/Users/tianj/Desktop/CortexM3Lite/RTL/CortexM3.v Line: 979
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 91 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 20559 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 20422 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 6931 megabytes
    Info: Processing ended: Thu Apr 09 20:42:48 2020
    Info: Elapsed time: 00:03:30
    Info: Total CPU time (on all processors): 00:03:11


