// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop26 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_608_out,
        num_V_608_out_ap_vld,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1908_p_din0,
        grp_fu_1908_p_din1,
        grp_fu_1908_p_dout0,
        grp_fu_1908_p_ce,
        grp_fu_1920_p_din0,
        grp_fu_1920_p_din1,
        grp_fu_1920_p_dout0,
        grp_fu_1920_p_ce,
        grp_fu_1964_p_din0,
        grp_fu_1964_p_din1,
        grp_fu_1964_p_dout0,
        grp_fu_1964_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1968_p_din0,
        grp_fu_1968_p_din1,
        grp_fu_1968_p_dout0,
        grp_fu_1968_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1972_p_din0,
        grp_fu_1972_p_din1,
        grp_fu_1972_p_dout0,
        grp_fu_1972_p_ce,
        grp_fu_1976_p_din0,
        grp_fu_1976_p_din1,
        grp_fu_1976_p_dout0,
        grp_fu_1976_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_608_out;
output   num_V_608_out_ap_vld;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [17:0] grp_fu_1908_p_din0;
output  [34:0] grp_fu_1908_p_din1;
input  [52:0] grp_fu_1908_p_dout0;
output   grp_fu_1908_p_ce;
output  [18:0] grp_fu_1920_p_din0;
output  [34:0] grp_fu_1920_p_din1;
input  [52:0] grp_fu_1920_p_dout0;
output   grp_fu_1920_p_ce;
output  [20:0] grp_fu_1964_p_din0;
output  [34:0] grp_fu_1964_p_din1;
input  [54:0] grp_fu_1964_p_dout0;
output   grp_fu_1964_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [16:0] grp_fu_1968_p_din0;
output  [34:0] grp_fu_1968_p_din1;
input  [51:0] grp_fu_1968_p_dout0;
output   grp_fu_1968_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [18:0] grp_fu_1972_p_din0;
output  [34:0] grp_fu_1972_p_din1;
input  [53:0] grp_fu_1972_p_dout0;
output   grp_fu_1972_p_ce;
output  [16:0] grp_fu_1976_p_din0;
output  [34:0] grp_fu_1976_p_din1;
input  [51:0] grp_fu_1976_p_dout0;
output   grp_fu_1976_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_608_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2133;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_2_0_address0;
reg    firstDense_f_V_2_0_ce0;
wire   [18:0] firstDense_f_V_2_0_q0;
wire   [3:0] firstDense_f_V_2_1_address0;
reg    firstDense_f_V_2_1_ce0;
wire   [17:0] firstDense_f_V_2_1_q0;
wire   [3:0] firstDense_f_V_2_2_address0;
reg    firstDense_f_V_2_2_ce0;
wire   [18:0] firstDense_f_V_2_2_q0;
wire   [3:0] firstDense_f_V_2_3_address0;
reg    firstDense_f_V_2_3_ce0;
wire   [19:0] firstDense_f_V_2_3_q0;
wire   [3:0] firstDense_f_V_2_4_address0;
reg    firstDense_f_V_2_4_ce0;
wire   [17:0] firstDense_f_V_2_4_q0;
wire   [3:0] firstDense_f_V_2_5_address0;
reg    firstDense_f_V_2_5_ce0;
wire   [17:0] firstDense_f_V_2_5_q0;
wire   [3:0] firstDense_f_V_2_6_address0;
reg    firstDense_f_V_2_6_ce0;
wire   [18:0] firstDense_f_V_2_6_q0;
wire   [3:0] firstDense_f_V_2_7_address0;
reg    firstDense_f_V_2_7_ce0;
wire   [17:0] firstDense_f_V_2_7_q0;
wire   [3:0] firstDense_f_V_2_8_address0;
reg    firstDense_f_V_2_8_ce0;
wire   [17:0] firstDense_f_V_2_8_q0;
wire   [3:0] firstDense_f_V_2_9_address0;
reg    firstDense_f_V_2_9_ce0;
wire   [20:0] firstDense_f_V_2_9_q0;
wire   [3:0] firstDense_f_V_2_10_address0;
reg    firstDense_f_V_2_10_ce0;
wire   [18:0] firstDense_f_V_2_10_q0;
wire   [3:0] firstDense_f_V_2_11_address0;
reg    firstDense_f_V_2_11_ce0;
wire   [16:0] firstDense_f_V_2_11_q0;
wire   [3:0] firstDense_f_V_2_12_address0;
reg    firstDense_f_V_2_12_ce0;
wire   [18:0] firstDense_f_V_2_12_q0;
wire   [3:0] firstDense_f_V_2_13_address0;
reg    firstDense_f_V_2_13_ce0;
wire   [18:0] firstDense_f_V_2_13_q0;
wire   [3:0] firstDense_f_V_2_14_address0;
reg    firstDense_f_V_2_14_ce0;
wire   [18:0] firstDense_f_V_2_14_q0;
wire   [3:0] firstDense_f_V_2_15_address0;
reg    firstDense_f_V_2_15_ce0;
wire   [16:0] firstDense_f_V_2_15_q0;
reg   [34:0] reg_484;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_488;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_505_p2;
wire   [7:0] tmp_59_fu_537_p3;
reg   [7:0] tmp_59_reg_2137;
reg   [18:0] aux2_V_reg_2255;
reg   [17:0] aux2_V_48_reg_2260;
reg   [18:0] aux2_V_49_reg_2265;
reg   [19:0] aux2_V_50_reg_2270;
reg   [17:0] aux2_V_51_reg_2275;
reg   [17:0] aux2_V_52_reg_2280;
reg   [18:0] aux2_V_53_reg_2285;
reg   [17:0] aux2_V_54_reg_2290;
reg   [17:0] aux2_V_55_reg_2295;
reg   [20:0] aux2_V_56_reg_2300;
reg   [18:0] aux2_V_57_reg_2305;
reg   [16:0] aux2_V_58_reg_2310;
reg   [18:0] aux2_V_59_reg_2315;
reg   [18:0] aux2_V_60_reg_2320;
reg   [18:0] aux2_V_61_reg_2325;
reg   [16:0] aux2_V_62_reg_2330;
wire   [53:0] zext_ln1168_32_fu_626_p1;
wire   [53:0] zext_ln1171_fu_630_p1;
wire   [52:0] zext_ln1168_34_fu_639_p1;
wire  signed [52:0] sext_ln1171_47_fu_643_p1;
reg   [53:0] r_V_reg_2375;
wire   [17:0] trunc_ln1168_fu_680_p1;
reg   [17:0] trunc_ln1168_reg_2381;
reg  signed [52:0] r_V_170_reg_2386;
wire   [17:0] trunc_ln727_fu_684_p1;
reg   [17:0] trunc_ln727_reg_2392;
wire   [53:0] zext_ln1168_35_fu_688_p1;
wire  signed [53:0] sext_ln1171_48_fu_692_p1;
wire   [54:0] zext_ln1168_36_fu_701_p1;
wire  signed [54:0] sext_ln1171_49_fu_705_p1;
wire   [35:0] num_V_95_fu_808_p2;
reg   [35:0] num_V_95_reg_2427;
wire   [0:0] r_48_fu_814_p2;
reg   [0:0] r_48_reg_2432;
reg  signed [53:0] r_V_171_reg_2437;
wire   [17:0] trunc_ln727_61_fu_819_p1;
reg   [17:0] trunc_ln727_61_reg_2443;
reg   [54:0] r_V_172_reg_2448;
wire   [17:0] trunc_ln727_62_fu_823_p1;
reg   [17:0] trunc_ln727_62_reg_2453;
wire   [52:0] zext_ln1168_37_fu_827_p1;
wire  signed [52:0] sext_ln1171_50_fu_831_p1;
wire   [52:0] zext_ln1168_38_fu_840_p1;
wire  signed [52:0] sext_ln1171_51_fu_844_p1;
wire   [35:0] num_V_97_fu_937_p2;
reg   [35:0] num_V_97_reg_2488;
wire   [0:0] r_49_fu_943_p2;
reg   [0:0] r_49_reg_2493;
wire   [0:0] r_50_fu_948_p2;
reg   [0:0] r_50_reg_2498;
reg  signed [52:0] r_V_173_reg_2503;
wire   [17:0] trunc_ln727_63_fu_953_p1;
reg   [17:0] trunc_ln727_63_reg_2509;
reg  signed [52:0] r_V_174_reg_2514;
wire   [17:0] trunc_ln727_64_fu_957_p1;
reg   [17:0] trunc_ln727_64_reg_2520;
wire   [53:0] zext_ln1168_39_fu_961_p1;
wire  signed [53:0] sext_ln1171_52_fu_965_p1;
wire   [52:0] zext_ln1168_40_fu_974_p1;
wire  signed [52:0] sext_ln1171_53_fu_978_p1;
wire   [35:0] num_V_99_fu_1071_p2;
reg   [35:0] num_V_99_reg_2555;
wire   [0:0] r_51_fu_1077_p2;
reg   [0:0] r_51_reg_2560;
wire   [0:0] r_52_fu_1082_p2;
reg   [0:0] r_52_reg_2565;
reg  signed [53:0] r_V_175_reg_2570;
wire   [17:0] trunc_ln727_65_fu_1087_p1;
reg   [17:0] trunc_ln727_65_reg_2576;
reg  signed [52:0] r_V_176_reg_2581;
wire   [17:0] trunc_ln727_66_fu_1091_p1;
reg   [17:0] trunc_ln727_66_reg_2587;
wire   [52:0] zext_ln1168_41_fu_1095_p1;
wire   [52:0] zext_ln1171_1_fu_1099_p1;
wire   [54:0] zext_ln1168_42_fu_1108_p1;
wire  signed [54:0] sext_ln1171_54_fu_1112_p1;
wire   [35:0] num_V_101_fu_1202_p2;
reg   [35:0] num_V_101_reg_2622;
wire   [0:0] r_53_fu_1208_p2;
reg   [0:0] r_53_reg_2627;
wire   [0:0] r_54_fu_1213_p2;
reg   [0:0] r_54_reg_2632;
reg   [52:0] r_V_177_reg_2637;
wire   [17:0] trunc_ln1168_1_fu_1218_p1;
reg   [17:0] trunc_ln1168_1_reg_2643;
reg   [54:0] r_V_178_reg_2648;
wire   [17:0] trunc_ln727_67_fu_1222_p1;
reg   [17:0] trunc_ln727_67_reg_2653;
wire   [53:0] zext_ln1168_43_fu_1226_p1;
wire  signed [53:0] sext_ln1171_55_fu_1230_p1;
wire   [51:0] zext_ln1168_44_fu_1239_p1;
wire  signed [51:0] sext_ln1171_56_fu_1243_p1;
wire   [35:0] num_V_103_fu_1308_p2;
reg   [35:0] num_V_103_reg_2678;
wire   [0:0] r_55_fu_1314_p2;
reg   [0:0] r_55_reg_2683;
wire   [0:0] r_56_fu_1319_p2;
reg   [0:0] r_56_reg_2688;
reg  signed [53:0] r_V_179_reg_2693;
wire   [17:0] trunc_ln727_68_fu_1324_p1;
reg   [17:0] trunc_ln727_68_reg_2699;
reg  signed [51:0] r_V_180_reg_2704;
wire   [17:0] trunc_ln727_69_fu_1328_p1;
reg   [17:0] trunc_ln727_69_reg_2710;
wire   [53:0] zext_ln1168_45_fu_1332_p1;
wire  signed [53:0] sext_ln1171_57_fu_1336_p1;
wire   [53:0] zext_ln1168_fu_1345_p1;
wire  signed [53:0] sext_ln1171_58_fu_1349_p1;
wire   [35:0] num_V_105_fu_1414_p2;
reg   [35:0] num_V_105_reg_2735;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_57_fu_1420_p2;
reg   [0:0] r_57_reg_2740;
wire   [0:0] r_58_fu_1425_p2;
reg   [0:0] r_58_reg_2745;
reg  signed [53:0] r_V_181_reg_2750;
wire   [17:0] trunc_ln727_70_fu_1430_p1;
reg   [17:0] trunc_ln727_70_reg_2756;
reg  signed [53:0] r_V_182_reg_2761;
wire   [17:0] trunc_ln727_71_fu_1434_p1;
reg   [17:0] trunc_ln727_71_reg_2767;
wire   [53:0] zext_ln1168_46_fu_1438_p1;
wire  signed [53:0] sext_ln1171_59_fu_1442_p1;
wire   [51:0] zext_ln1168_47_fu_1451_p1;
wire  signed [51:0] sext_ln1171_60_fu_1455_p1;
wire   [35:0] num_V_107_fu_1520_p2;
reg   [35:0] num_V_107_reg_2792;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_59_fu_1526_p2;
reg   [0:0] r_59_reg_2797;
wire   [0:0] r_60_fu_1531_p2;
reg   [0:0] r_60_reg_2802;
reg  signed [53:0] r_V_183_reg_2807;
wire   [17:0] trunc_ln727_72_fu_1536_p1;
reg   [17:0] trunc_ln727_72_reg_2813;
reg  signed [51:0] r_V_184_reg_2818;
wire   [17:0] trunc_ln727_73_fu_1540_p1;
reg   [17:0] trunc_ln727_73_reg_2824;
wire   [35:0] num_V_109_fu_1600_p2;
reg   [35:0] num_V_109_reg_2829;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_61_fu_1606_p2;
reg   [0:0] r_61_reg_2834;
wire   [0:0] r_62_fu_1611_p2;
reg   [0:0] r_62_reg_2839;
wire   [35:0] num_V_111_fu_1672_p2;
reg   [35:0] num_V_111_reg_2844;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_113_fu_1731_p2;
reg   [35:0] num_V_113_reg_2849;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_115_fu_1793_p2;
reg   [35:0] num_V_115_reg_2854;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_117_fu_1855_p2;
reg   [35:0] num_V_117_reg_2859;
wire   [35:0] num_V_119_fu_1917_p2;
reg   [35:0] num_V_119_reg_2864;
wire   [35:0] num_V_121_fu_1979_p2;
reg   [35:0] num_V_121_reg_2869;
wire   [35:0] num_V_123_fu_2041_p2;
reg   [35:0] num_V_123_reg_2874;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_545_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_60_fu_556_p3;
wire   [63:0] i_6_cast_fu_517_p1;
wire   [63:0] tmp_s_fu_575_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_61_fu_589_p3;
wire   [63:0] tmp_62_fu_603_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_63_fu_617_p3;
wire   [63:0] tmp_64_fu_657_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_65_fu_671_p3;
wire   [63:0] tmp_66_fu_722_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_67_fu_736_p3;
wire   [63:0] tmp_68_fu_858_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_69_fu_872_p3;
wire   [63:0] tmp_70_fu_992_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_71_fu_1006_p3;
wire   [63:0] tmp_72_fu_1126_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_73_fu_1140_p3;
reg   [35:0] lhs_fu_124;
wire   [35:0] num_V_fu_2103_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_4;
wire    ap_loop_init;
reg   [3:0] i_6_fu_128;
reg   [3:0] ap_sig_allocacmp_i;
wire   [3:0] add_ln285_fu_511_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_30_fu_550_p2;
wire   [7:0] or_ln289_31_fu_570_p2;
wire   [7:0] or_ln289_32_fu_584_p2;
wire   [7:0] or_ln289_33_fu_598_p2;
wire   [7:0] or_ln289_34_fu_612_p2;
wire   [7:0] or_ln289_35_fu_652_p2;
wire   [7:0] or_ln289_36_fu_666_p2;
wire   [53:0] trunc_ln1168_fu_680_p0;
wire   [7:0] or_ln289_37_fu_717_p2;
wire   [7:0] or_ln289_38_fu_731_p2;
wire   [54:0] lhs_94_fu_748_p3;
wire   [54:0] zext_ln1168_33_fu_745_p1;
wire   [54:0] ret_V_fu_756_p2;
wire   [0:0] p_Result_s_fu_772_p3;
wire   [0:0] r_fu_787_p2;
wire   [0:0] or_ln412_32_fu_792_p2;
wire   [0:0] p_Result_177_fu_780_p3;
wire   [0:0] and_ln412_47_fu_798_p2;
wire   [35:0] num_V_94_fu_762_p4;
wire   [35:0] zext_ln415_32_fu_804_p1;
wire   [7:0] or_ln289_39_fu_853_p2;
wire   [7:0] or_ln289_40_fu_867_p2;
wire   [54:0] lhs_97_fu_881_p3;
wire  signed [54:0] sext_ln1245_fu_888_p1;
wire   [54:0] ret_V_46_fu_891_p2;
wire   [0:0] p_Result_148_fu_907_p3;
wire   [0:0] or_ln412_33_fu_922_p2;
wire   [0:0] p_Result_178_fu_915_p3;
wire   [0:0] and_ln412_48_fu_927_p2;
wire   [35:0] num_V_96_fu_897_p4;
wire   [35:0] zext_ln415_33_fu_933_p1;
wire   [7:0] or_ln289_41_fu_987_p2;
wire   [7:0] or_ln289_42_fu_1001_p2;
wire   [54:0] lhs_99_fu_1015_p3;
wire  signed [54:0] sext_ln1245_29_fu_1022_p1;
wire   [54:0] ret_V_47_fu_1025_p2;
wire   [0:0] p_Result_150_fu_1041_p3;
wire   [0:0] or_ln412_34_fu_1056_p2;
wire   [0:0] p_Result_179_fu_1049_p3;
wire   [0:0] and_ln412_49_fu_1061_p2;
wire   [35:0] num_V_98_fu_1031_p4;
wire   [35:0] zext_ln415_34_fu_1067_p1;
wire   [7:0] or_ln289_fu_1121_p2;
wire   [7:0] or_ln289_43_fu_1135_p2;
wire   [54:0] lhs_101_fu_1149_p3;
wire   [54:0] ret_V_48_fu_1156_p2;
wire   [0:0] p_Result_152_fu_1171_p3;
wire   [0:0] or_ln412_35_fu_1187_p2;
wire   [0:0] p_Result_180_fu_1179_p3;
wire   [0:0] and_ln412_50_fu_1192_p2;
wire   [35:0] num_V_100_fu_1161_p4;
wire   [35:0] zext_ln415_35_fu_1198_p1;
wire   [52:0] trunc_ln1168_1_fu_1218_p0;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_103_fu_1252_p3;
wire  signed [54:0] sext_ln1245_30_fu_1259_p1;
wire   [54:0] ret_V_49_fu_1262_p2;
wire   [0:0] p_Result_154_fu_1278_p3;
wire   [0:0] or_ln412_36_fu_1293_p2;
wire   [0:0] p_Result_181_fu_1286_p3;
wire   [0:0] and_ln412_51_fu_1298_p2;
wire   [35:0] num_V_102_fu_1268_p4;
wire   [35:0] zext_ln415_36_fu_1304_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_105_fu_1358_p3;
wire  signed [54:0] sext_ln1245_31_fu_1365_p1;
wire   [54:0] ret_V_50_fu_1368_p2;
wire   [0:0] p_Result_156_fu_1384_p3;
wire   [0:0] or_ln412_37_fu_1399_p2;
wire   [0:0] p_Result_182_fu_1392_p3;
wire   [0:0] and_ln412_52_fu_1404_p2;
wire   [35:0] num_V_104_fu_1374_p4;
wire   [35:0] zext_ln415_37_fu_1410_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_107_fu_1464_p3;
wire  signed [54:0] sext_ln1245_32_fu_1471_p1;
wire   [54:0] ret_V_51_fu_1474_p2;
wire   [0:0] p_Result_158_fu_1490_p3;
wire   [0:0] or_ln412_38_fu_1505_p2;
wire   [0:0] p_Result_183_fu_1498_p3;
wire   [0:0] and_ln412_53_fu_1510_p2;
wire   [35:0] num_V_106_fu_1480_p4;
wire   [35:0] zext_ln415_38_fu_1516_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_109_fu_1544_p3;
wire  signed [54:0] sext_ln1245_33_fu_1551_p1;
wire   [54:0] ret_V_52_fu_1554_p2;
wire   [0:0] p_Result_160_fu_1570_p3;
wire   [0:0] or_ln412_39_fu_1585_p2;
wire   [0:0] p_Result_184_fu_1578_p3;
wire   [0:0] and_ln412_54_fu_1590_p2;
wire   [35:0] num_V_108_fu_1560_p4;
wire   [35:0] zext_ln415_39_fu_1596_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_111_fu_1616_p3;
wire   [54:0] zext_ln1245_fu_1623_p1;
wire   [54:0] ret_V_53_fu_1626_p2;
wire   [0:0] p_Result_162_fu_1642_p3;
wire   [0:0] or_ln412_40_fu_1657_p2;
wire   [0:0] p_Result_185_fu_1650_p3;
wire   [0:0] and_ln412_55_fu_1662_p2;
wire   [35:0] num_V_110_fu_1632_p4;
wire   [35:0] zext_ln415_40_fu_1668_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_113_fu_1678_p3;
wire   [54:0] ret_V_54_fu_1685_p2;
wire   [0:0] p_Result_164_fu_1700_p3;
wire   [0:0] or_ln412_41_fu_1716_p2;
wire   [0:0] p_Result_186_fu_1708_p3;
wire   [0:0] and_ln412_56_fu_1721_p2;
wire   [35:0] num_V_112_fu_1690_p4;
wire   [35:0] zext_ln415_41_fu_1727_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_115_fu_1737_p3;
wire  signed [54:0] sext_ln1245_34_fu_1744_p1;
wire   [54:0] ret_V_55_fu_1747_p2;
wire   [0:0] p_Result_166_fu_1763_p3;
wire   [0:0] or_ln412_42_fu_1778_p2;
wire   [0:0] p_Result_187_fu_1771_p3;
wire   [0:0] and_ln412_57_fu_1783_p2;
wire   [35:0] num_V_114_fu_1753_p4;
wire   [35:0] zext_ln415_42_fu_1789_p1;
wire   [54:0] lhs_117_fu_1799_p3;
wire  signed [54:0] sext_ln1245_35_fu_1806_p1;
wire   [54:0] ret_V_56_fu_1809_p2;
wire   [0:0] p_Result_168_fu_1825_p3;
wire   [0:0] or_ln412_43_fu_1840_p2;
wire   [0:0] p_Result_188_fu_1833_p3;
wire   [0:0] and_ln412_58_fu_1845_p2;
wire   [35:0] num_V_116_fu_1815_p4;
wire   [35:0] zext_ln415_43_fu_1851_p1;
wire   [54:0] lhs_119_fu_1861_p3;
wire  signed [54:0] sext_ln1245_36_fu_1868_p1;
wire   [54:0] ret_V_57_fu_1871_p2;
wire   [0:0] p_Result_170_fu_1887_p3;
wire   [0:0] or_ln412_44_fu_1902_p2;
wire   [0:0] p_Result_189_fu_1895_p3;
wire   [0:0] and_ln412_59_fu_1907_p2;
wire   [35:0] num_V_118_fu_1877_p4;
wire   [35:0] zext_ln415_44_fu_1913_p1;
wire   [54:0] lhs_121_fu_1923_p3;
wire  signed [54:0] sext_ln1245_37_fu_1930_p1;
wire   [54:0] ret_V_58_fu_1933_p2;
wire   [0:0] p_Result_172_fu_1949_p3;
wire   [0:0] or_ln412_45_fu_1964_p2;
wire   [0:0] p_Result_190_fu_1957_p3;
wire   [0:0] and_ln412_60_fu_1969_p2;
wire   [35:0] num_V_120_fu_1939_p4;
wire   [35:0] zext_ln415_45_fu_1975_p1;
wire   [54:0] lhs_123_fu_1985_p3;
wire  signed [54:0] sext_ln1245_38_fu_1992_p1;
wire   [54:0] ret_V_59_fu_1995_p2;
wire   [0:0] p_Result_174_fu_2011_p3;
wire   [0:0] or_ln412_46_fu_2026_p2;
wire   [0:0] p_Result_191_fu_2019_p3;
wire   [0:0] and_ln412_fu_2031_p2;
wire   [35:0] num_V_122_fu_2001_p4;
wire   [35:0] zext_ln415_46_fu_2037_p1;
wire   [54:0] lhs_125_fu_2047_p3;
wire  signed [54:0] sext_ln1245_39_fu_2054_p1;
wire   [54:0] ret_V_60_fu_2057_p2;
wire   [0:0] p_Result_176_fu_2073_p3;
wire   [0:0] or_ln412_47_fu_2088_p2;
wire   [0:0] p_Result_192_fu_2081_p3;
wire   [0:0] and_ln412_61_fu_2093_p2;
wire   [35:0] num_V_124_fu_2063_p4;
wire   [35:0] zext_ln415_47_fu_2099_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_0 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_0_address0),
    .ce0(firstDense_f_V_2_0_ce0),
    .q0(firstDense_f_V_2_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_1 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_1_address0),
    .ce0(firstDense_f_V_2_1_ce0),
    .q0(firstDense_f_V_2_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_2 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_2_address0),
    .ce0(firstDense_f_V_2_2_ce0),
    .q0(firstDense_f_V_2_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_3 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_3_address0),
    .ce0(firstDense_f_V_2_3_ce0),
    .q0(firstDense_f_V_2_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_4 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_4_address0),
    .ce0(firstDense_f_V_2_4_ce0),
    .q0(firstDense_f_V_2_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_5 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_5_address0),
    .ce0(firstDense_f_V_2_5_ce0),
    .q0(firstDense_f_V_2_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_6 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_6_address0),
    .ce0(firstDense_f_V_2_6_ce0),
    .q0(firstDense_f_V_2_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_7 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_7_address0),
    .ce0(firstDense_f_V_2_7_ce0),
    .q0(firstDense_f_V_2_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_8 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_8_address0),
    .ce0(firstDense_f_V_2_8_ce0),
    .q0(firstDense_f_V_2_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_9 #(
    .DataWidth( 21 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_9_address0),
    .ce0(firstDense_f_V_2_9_ce0),
    .q0(firstDense_f_V_2_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_10 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_10_address0),
    .ce0(firstDense_f_V_2_10_ce0),
    .q0(firstDense_f_V_2_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_11 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_11_address0),
    .ce0(firstDense_f_V_2_11_ce0),
    .q0(firstDense_f_V_2_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_12 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_12_address0),
    .ce0(firstDense_f_V_2_12_ce0),
    .q0(firstDense_f_V_2_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_13 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_13_address0),
    .ce0(firstDense_f_V_2_13_ce0),
    .q0(firstDense_f_V_2_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_14 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_14_address0),
    .ce0(firstDense_f_V_2_14_ce0),
    .q0(firstDense_f_V_2_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop26_firstDense_f_V_2_15 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_2_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_2_15_address0),
    .ce0(firstDense_f_V_2_15_ce0),
    .q0(firstDense_f_V_2_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_505_p2 == 1'd0))) begin
            i_6_fu_128 <= add_ln285_fu_511_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_6_fu_128 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_124 <= 36'd24306;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_124 <= num_V_fu_2103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_48_reg_2260 <= firstDense_f_V_2_1_q0;
        aux2_V_49_reg_2265 <= firstDense_f_V_2_2_q0;
        aux2_V_50_reg_2270 <= firstDense_f_V_2_3_q0;
        aux2_V_51_reg_2275 <= firstDense_f_V_2_4_q0;
        aux2_V_52_reg_2280 <= firstDense_f_V_2_5_q0;
        aux2_V_53_reg_2285 <= firstDense_f_V_2_6_q0;
        aux2_V_54_reg_2290 <= firstDense_f_V_2_7_q0;
        aux2_V_55_reg_2295 <= firstDense_f_V_2_8_q0;
        aux2_V_56_reg_2300 <= firstDense_f_V_2_9_q0;
        aux2_V_57_reg_2305 <= firstDense_f_V_2_10_q0;
        aux2_V_58_reg_2310 <= firstDense_f_V_2_11_q0;
        aux2_V_59_reg_2315 <= firstDense_f_V_2_12_q0;
        aux2_V_60_reg_2320 <= firstDense_f_V_2_13_q0;
        aux2_V_61_reg_2325 <= firstDense_f_V_2_14_q0;
        aux2_V_62_reg_2330 <= firstDense_f_V_2_15_q0;
        aux2_V_reg_2255 <= firstDense_f_V_2_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2133 <= icmp_ln285_fu_505_p2;
        num_V_117_reg_2859 <= num_V_117_fu_1855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_101_reg_2622 <= num_V_101_fu_1202_p2;
        r_53_reg_2627 <= r_53_fu_1208_p2;
        r_54_reg_2632 <= r_54_fu_1213_p2;
        r_V_177_reg_2637 <= grp_fu_1920_p_dout0;
        r_V_178_reg_2648 <= grp_fu_1964_p_dout0;
        trunc_ln1168_1_reg_2643 <= trunc_ln1168_1_fu_1218_p1;
        trunc_ln727_67_reg_2653 <= trunc_ln727_67_fu_1222_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_103_reg_2678 <= num_V_103_fu_1308_p2;
        r_55_reg_2683 <= r_55_fu_1314_p2;
        r_56_reg_2688 <= r_56_fu_1319_p2;
        r_V_179_reg_2693 <= grp_fu_1884_p_dout0;
        r_V_180_reg_2704 <= grp_fu_1968_p_dout0;
        trunc_ln727_68_reg_2699 <= trunc_ln727_68_fu_1324_p1;
        trunc_ln727_69_reg_2710 <= trunc_ln727_69_fu_1328_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_105_reg_2735 <= num_V_105_fu_1414_p2;
        r_57_reg_2740 <= r_57_fu_1420_p2;
        r_58_reg_2745 <= r_58_fu_1425_p2;
        r_V_181_reg_2750 <= grp_fu_1888_p_dout0;
        r_V_182_reg_2761 <= grp_fu_1916_p_dout0;
        trunc_ln727_70_reg_2756 <= trunc_ln727_70_fu_1430_p1;
        trunc_ln727_71_reg_2767 <= trunc_ln727_71_fu_1434_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_107_reg_2792 <= num_V_107_fu_1520_p2;
        r_59_reg_2797 <= r_59_fu_1526_p2;
        r_60_reg_2802 <= r_60_fu_1531_p2;
        r_V_183_reg_2807 <= grp_fu_1972_p_dout0;
        r_V_184_reg_2818 <= grp_fu_1976_p_dout0;
        trunc_ln727_72_reg_2813 <= trunc_ln727_72_fu_1536_p1;
        trunc_ln727_73_reg_2824 <= trunc_ln727_73_fu_1540_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_109_reg_2829 <= num_V_109_fu_1600_p2;
        r_61_reg_2834 <= r_61_fu_1606_p2;
        r_62_reg_2839 <= r_62_fu_1611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_111_reg_2844 <= num_V_111_fu_1672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_113_reg_2849 <= num_V_113_fu_1731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_115_reg_2854 <= num_V_115_fu_1793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_119_reg_2864 <= num_V_119_fu_1917_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_121_reg_2869 <= num_V_121_fu_1979_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_123_reg_2874 <= num_V_123_fu_2041_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_95_reg_2427 <= num_V_95_fu_808_p2;
        r_48_reg_2432 <= r_48_fu_814_p2;
        r_V_171_reg_2437 <= grp_fu_1876_p_dout0;
        r_V_172_reg_2448 <= grp_fu_1896_p_dout0;
        trunc_ln727_61_reg_2443 <= trunc_ln727_61_fu_819_p1;
        trunc_ln727_62_reg_2453 <= trunc_ln727_62_fu_823_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_97_reg_2488 <= num_V_97_fu_937_p2;
        r_49_reg_2493 <= r_49_fu_943_p2;
        r_50_reg_2498 <= r_50_fu_948_p2;
        r_V_173_reg_2503 <= grp_fu_1892_p_dout0;
        r_V_174_reg_2514 <= grp_fu_1900_p_dout0;
        trunc_ln727_63_reg_2509 <= trunc_ln727_63_fu_953_p1;
        trunc_ln727_64_reg_2520 <= trunc_ln727_64_fu_957_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_99_reg_2555 <= num_V_99_fu_1071_p2;
        r_51_reg_2560 <= r_51_fu_1077_p2;
        r_52_reg_2565 <= r_52_fu_1082_p2;
        r_V_175_reg_2570 <= grp_fu_1880_p_dout0;
        r_V_176_reg_2581 <= grp_fu_1908_p_dout0;
        trunc_ln727_65_reg_2576 <= trunc_ln727_65_fu_1087_p1;
        trunc_ln727_66_reg_2587 <= trunc_ln727_66_fu_1091_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_170_reg_2386 <= grp_fu_1872_p_dout0;
        r_V_reg_2375 <= grp_fu_1868_p_dout0;
        trunc_ln1168_reg_2381 <= trunc_ln1168_fu_680_p1;
        trunc_ln727_reg_2392 <= trunc_ln727_fu_684_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2133 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_484 <= m_0_q1;
        reg_488 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_505_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_59_reg_2137[7 : 4] <= tmp_59_fu_537_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2133 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_6_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_4 = num_V_fu_2103_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_4 = lhs_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_2_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_73_fu_1140_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_71_fu_1006_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_69_fu_872_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_67_fu_736_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_65_fu_671_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_63_fu_617_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_61_fu_589_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_60_fu_556_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_72_fu_1126_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_70_fu_992_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_68_fu_858_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_66_fu_722_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_64_fu_657_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_62_fu_603_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_s_fu_575_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_545_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2133 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_608_out_ap_vld = 1'b1;
    end else begin
        num_V_608_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_511_p2 = (ap_sig_allocacmp_i + 4'd1);

assign and_ln412_47_fu_798_p2 = (p_Result_177_fu_780_p3 & or_ln412_32_fu_792_p2);

assign and_ln412_48_fu_927_p2 = (p_Result_178_fu_915_p3 & or_ln412_33_fu_922_p2);

assign and_ln412_49_fu_1061_p2 = (p_Result_179_fu_1049_p3 & or_ln412_34_fu_1056_p2);

assign and_ln412_50_fu_1192_p2 = (p_Result_180_fu_1179_p3 & or_ln412_35_fu_1187_p2);

assign and_ln412_51_fu_1298_p2 = (p_Result_181_fu_1286_p3 & or_ln412_36_fu_1293_p2);

assign and_ln412_52_fu_1404_p2 = (p_Result_182_fu_1392_p3 & or_ln412_37_fu_1399_p2);

assign and_ln412_53_fu_1510_p2 = (p_Result_183_fu_1498_p3 & or_ln412_38_fu_1505_p2);

assign and_ln412_54_fu_1590_p2 = (p_Result_184_fu_1578_p3 & or_ln412_39_fu_1585_p2);

assign and_ln412_55_fu_1662_p2 = (p_Result_185_fu_1650_p3 & or_ln412_40_fu_1657_p2);

assign and_ln412_56_fu_1721_p2 = (p_Result_186_fu_1708_p3 & or_ln412_41_fu_1716_p2);

assign and_ln412_57_fu_1783_p2 = (p_Result_187_fu_1771_p3 & or_ln412_42_fu_1778_p2);

assign and_ln412_58_fu_1845_p2 = (p_Result_188_fu_1833_p3 & or_ln412_43_fu_1840_p2);

assign and_ln412_59_fu_1907_p2 = (p_Result_189_fu_1895_p3 & or_ln412_44_fu_1902_p2);

assign and_ln412_60_fu_1969_p2 = (p_Result_190_fu_1957_p3 & or_ln412_45_fu_1964_p2);

assign and_ln412_61_fu_2093_p2 = (p_Result_192_fu_2081_p3 & or_ln412_47_fu_2088_p2);

assign and_ln412_fu_2031_p2 = (p_Result_191_fu_2019_p3 & or_ln412_46_fu_2026_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_2_0_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_10_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_11_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_12_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_13_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_14_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_15_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_1_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_2_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_3_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_4_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_5_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_6_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_7_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_8_address0 = i_6_cast_fu_517_p1;

assign firstDense_f_V_2_9_address0 = i_6_cast_fu_517_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = zext_ln1171_fu_630_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_32_fu_626_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_47_fu_643_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_34_fu_639_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_48_fu_692_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_35_fu_688_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_52_fu_965_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_39_fu_961_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_55_fu_1230_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_43_fu_1226_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_57_fu_1336_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_45_fu_1332_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_50_fu_831_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_37_fu_827_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_49_fu_705_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_36_fu_701_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_51_fu_844_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_38_fu_840_p1;

assign grp_fu_1908_p_ce = 1'b1;

assign grp_fu_1908_p_din0 = sext_ln1171_53_fu_978_p1;

assign grp_fu_1908_p_din1 = zext_ln1168_40_fu_974_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_58_fu_1349_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_fu_1345_p1;

assign grp_fu_1920_p_ce = 1'b1;

assign grp_fu_1920_p_din0 = zext_ln1171_1_fu_1099_p1;

assign grp_fu_1920_p_din1 = zext_ln1168_41_fu_1095_p1;

assign grp_fu_1964_p_ce = 1'b1;

assign grp_fu_1964_p_din0 = sext_ln1171_54_fu_1112_p1;

assign grp_fu_1964_p_din1 = zext_ln1168_42_fu_1108_p1;

assign grp_fu_1968_p_ce = 1'b1;

assign grp_fu_1968_p_din0 = sext_ln1171_56_fu_1243_p1;

assign grp_fu_1968_p_din1 = zext_ln1168_44_fu_1239_p1;

assign grp_fu_1972_p_ce = 1'b1;

assign grp_fu_1972_p_din0 = sext_ln1171_59_fu_1442_p1;

assign grp_fu_1972_p_din1 = zext_ln1168_46_fu_1438_p1;

assign grp_fu_1976_p_ce = 1'b1;

assign grp_fu_1976_p_din0 = sext_ln1171_60_fu_1455_p1;

assign grp_fu_1976_p_din1 = zext_ln1168_47_fu_1451_p1;

assign i_6_cast_fu_517_p1 = ap_sig_allocacmp_i;

assign icmp_ln285_fu_505_p2 = ((ap_sig_allocacmp_i == 4'd14) ? 1'b1 : 1'b0);

assign lhs_101_fu_1149_p3 = {{num_V_99_reg_2555}, {19'd0}};

assign lhs_103_fu_1252_p3 = {{num_V_101_reg_2622}, {19'd0}};

assign lhs_105_fu_1358_p3 = {{num_V_103_reg_2678}, {19'd0}};

assign lhs_107_fu_1464_p3 = {{num_V_105_reg_2735}, {19'd0}};

assign lhs_109_fu_1544_p3 = {{num_V_107_reg_2792}, {19'd0}};

assign lhs_111_fu_1616_p3 = {{num_V_109_reg_2829}, {19'd0}};

assign lhs_113_fu_1678_p3 = {{num_V_111_reg_2844}, {19'd0}};

assign lhs_115_fu_1737_p3 = {{num_V_113_reg_2849}, {19'd0}};

assign lhs_117_fu_1799_p3 = {{num_V_115_reg_2854}, {19'd0}};

assign lhs_119_fu_1861_p3 = {{num_V_117_reg_2859}, {19'd0}};

assign lhs_121_fu_1923_p3 = {{num_V_119_reg_2864}, {19'd0}};

assign lhs_123_fu_1985_p3 = {{num_V_121_reg_2869}, {19'd0}};

assign lhs_125_fu_2047_p3 = {{num_V_123_reg_2874}, {19'd0}};

assign lhs_94_fu_748_p3 = {{ap_sig_allocacmp_lhs_load_4}, {19'd0}};

assign lhs_97_fu_881_p3 = {{num_V_95_reg_2427}, {19'd0}};

assign lhs_99_fu_1015_p3 = {{num_V_97_reg_2488}, {19'd0}};

assign num_V_100_fu_1161_p4 = {{ret_V_48_fu_1156_p2[54:19]}};

assign num_V_101_fu_1202_p2 = (num_V_100_fu_1161_p4 + zext_ln415_35_fu_1198_p1);

assign num_V_102_fu_1268_p4 = {{ret_V_49_fu_1262_p2[54:19]}};

assign num_V_103_fu_1308_p2 = (num_V_102_fu_1268_p4 + zext_ln415_36_fu_1304_p1);

assign num_V_104_fu_1374_p4 = {{ret_V_50_fu_1368_p2[54:19]}};

assign num_V_105_fu_1414_p2 = (num_V_104_fu_1374_p4 + zext_ln415_37_fu_1410_p1);

assign num_V_106_fu_1480_p4 = {{ret_V_51_fu_1474_p2[54:19]}};

assign num_V_107_fu_1520_p2 = (num_V_106_fu_1480_p4 + zext_ln415_38_fu_1516_p1);

assign num_V_108_fu_1560_p4 = {{ret_V_52_fu_1554_p2[54:19]}};

assign num_V_109_fu_1600_p2 = (num_V_108_fu_1560_p4 + zext_ln415_39_fu_1596_p1);

assign num_V_110_fu_1632_p4 = {{ret_V_53_fu_1626_p2[54:19]}};

assign num_V_111_fu_1672_p2 = (num_V_110_fu_1632_p4 + zext_ln415_40_fu_1668_p1);

assign num_V_112_fu_1690_p4 = {{ret_V_54_fu_1685_p2[54:19]}};

assign num_V_113_fu_1731_p2 = (num_V_112_fu_1690_p4 + zext_ln415_41_fu_1727_p1);

assign num_V_114_fu_1753_p4 = {{ret_V_55_fu_1747_p2[54:19]}};

assign num_V_115_fu_1793_p2 = (num_V_114_fu_1753_p4 + zext_ln415_42_fu_1789_p1);

assign num_V_116_fu_1815_p4 = {{ret_V_56_fu_1809_p2[54:19]}};

assign num_V_117_fu_1855_p2 = (num_V_116_fu_1815_p4 + zext_ln415_43_fu_1851_p1);

assign num_V_118_fu_1877_p4 = {{ret_V_57_fu_1871_p2[54:19]}};

assign num_V_119_fu_1917_p2 = (num_V_118_fu_1877_p4 + zext_ln415_44_fu_1913_p1);

assign num_V_120_fu_1939_p4 = {{ret_V_58_fu_1933_p2[54:19]}};

assign num_V_121_fu_1979_p2 = (num_V_120_fu_1939_p4 + zext_ln415_45_fu_1975_p1);

assign num_V_122_fu_2001_p4 = {{ret_V_59_fu_1995_p2[54:19]}};

assign num_V_123_fu_2041_p2 = (num_V_122_fu_2001_p4 + zext_ln415_46_fu_2037_p1);

assign num_V_124_fu_2063_p4 = {{ret_V_60_fu_2057_p2[54:19]}};

assign num_V_608_out = lhs_fu_124;

assign num_V_94_fu_762_p4 = {{ret_V_fu_756_p2[54:19]}};

assign num_V_95_fu_808_p2 = (num_V_94_fu_762_p4 + zext_ln415_32_fu_804_p1);

assign num_V_96_fu_897_p4 = {{ret_V_46_fu_891_p2[54:19]}};

assign num_V_97_fu_937_p2 = (num_V_96_fu_897_p4 + zext_ln415_33_fu_933_p1);

assign num_V_98_fu_1031_p4 = {{ret_V_47_fu_1025_p2[54:19]}};

assign num_V_99_fu_1071_p2 = (num_V_98_fu_1031_p4 + zext_ln415_34_fu_1067_p1);

assign num_V_fu_2103_p2 = (num_V_124_fu_2063_p4 + zext_ln415_47_fu_2099_p1);

assign or_ln289_30_fu_550_p2 = (tmp_59_fu_537_p3 | 8'd1);

assign or_ln289_31_fu_570_p2 = (tmp_59_reg_2137 | 8'd2);

assign or_ln289_32_fu_584_p2 = (tmp_59_reg_2137 | 8'd3);

assign or_ln289_33_fu_598_p2 = (tmp_59_reg_2137 | 8'd4);

assign or_ln289_34_fu_612_p2 = (tmp_59_reg_2137 | 8'd5);

assign or_ln289_35_fu_652_p2 = (tmp_59_reg_2137 | 8'd6);

assign or_ln289_36_fu_666_p2 = (tmp_59_reg_2137 | 8'd7);

assign or_ln289_37_fu_717_p2 = (tmp_59_reg_2137 | 8'd8);

assign or_ln289_38_fu_731_p2 = (tmp_59_reg_2137 | 8'd9);

assign or_ln289_39_fu_853_p2 = (tmp_59_reg_2137 | 8'd10);

assign or_ln289_40_fu_867_p2 = (tmp_59_reg_2137 | 8'd11);

assign or_ln289_41_fu_987_p2 = (tmp_59_reg_2137 | 8'd12);

assign or_ln289_42_fu_1001_p2 = (tmp_59_reg_2137 | 8'd13);

assign or_ln289_43_fu_1135_p2 = (tmp_59_reg_2137 | 8'd15);

assign or_ln289_fu_1121_p2 = (tmp_59_reg_2137 | 8'd14);

assign or_ln412_32_fu_792_p2 = (r_fu_787_p2 | p_Result_s_fu_772_p3);

assign or_ln412_33_fu_922_p2 = (r_48_reg_2432 | p_Result_148_fu_907_p3);

assign or_ln412_34_fu_1056_p2 = (r_49_reg_2493 | p_Result_150_fu_1041_p3);

assign or_ln412_35_fu_1187_p2 = (r_50_reg_2498 | p_Result_152_fu_1171_p3);

assign or_ln412_36_fu_1293_p2 = (r_51_reg_2560 | p_Result_154_fu_1278_p3);

assign or_ln412_37_fu_1399_p2 = (r_52_reg_2565 | p_Result_156_fu_1384_p3);

assign or_ln412_38_fu_1505_p2 = (r_53_reg_2627 | p_Result_158_fu_1490_p3);

assign or_ln412_39_fu_1585_p2 = (r_54_reg_2632 | p_Result_160_fu_1570_p3);

assign or_ln412_40_fu_1657_p2 = (r_55_reg_2683 | p_Result_162_fu_1642_p3);

assign or_ln412_41_fu_1716_p2 = (r_56_reg_2688 | p_Result_164_fu_1700_p3);

assign or_ln412_42_fu_1778_p2 = (r_57_reg_2740 | p_Result_166_fu_1763_p3);

assign or_ln412_43_fu_1840_p2 = (r_58_reg_2745 | p_Result_168_fu_1825_p3);

assign or_ln412_44_fu_1902_p2 = (r_59_reg_2797 | p_Result_170_fu_1887_p3);

assign or_ln412_45_fu_1964_p2 = (r_60_reg_2802 | p_Result_172_fu_1949_p3);

assign or_ln412_46_fu_2026_p2 = (r_61_reg_2834 | p_Result_174_fu_2011_p3);

assign or_ln412_47_fu_2088_p2 = (r_62_reg_2839 | p_Result_176_fu_2073_p3);

assign p_Result_148_fu_907_p3 = ret_V_46_fu_891_p2[32'd19];

assign p_Result_150_fu_1041_p3 = ret_V_47_fu_1025_p2[32'd19];

assign p_Result_152_fu_1171_p3 = ret_V_48_fu_1156_p2[32'd19];

assign p_Result_154_fu_1278_p3 = ret_V_49_fu_1262_p2[32'd19];

assign p_Result_156_fu_1384_p3 = ret_V_50_fu_1368_p2[32'd19];

assign p_Result_158_fu_1490_p3 = ret_V_51_fu_1474_p2[32'd19];

assign p_Result_160_fu_1570_p3 = ret_V_52_fu_1554_p2[32'd19];

assign p_Result_162_fu_1642_p3 = ret_V_53_fu_1626_p2[32'd19];

assign p_Result_164_fu_1700_p3 = ret_V_54_fu_1685_p2[32'd19];

assign p_Result_166_fu_1763_p3 = ret_V_55_fu_1747_p2[32'd19];

assign p_Result_168_fu_1825_p3 = ret_V_56_fu_1809_p2[32'd19];

assign p_Result_170_fu_1887_p3 = ret_V_57_fu_1871_p2[32'd19];

assign p_Result_172_fu_1949_p3 = ret_V_58_fu_1933_p2[32'd19];

assign p_Result_174_fu_2011_p3 = ret_V_59_fu_1995_p2[32'd19];

assign p_Result_176_fu_2073_p3 = ret_V_60_fu_2057_p2[32'd19];

assign p_Result_177_fu_780_p3 = r_V_reg_2375[32'd18];

assign p_Result_178_fu_915_p3 = r_V_170_reg_2386[32'd18];

assign p_Result_179_fu_1049_p3 = r_V_171_reg_2437[32'd18];

assign p_Result_180_fu_1179_p3 = ret_V_48_fu_1156_p2[32'd18];

assign p_Result_181_fu_1286_p3 = r_V_173_reg_2503[32'd18];

assign p_Result_182_fu_1392_p3 = r_V_174_reg_2514[32'd18];

assign p_Result_183_fu_1498_p3 = r_V_175_reg_2570[32'd18];

assign p_Result_184_fu_1578_p3 = r_V_176_reg_2581[32'd18];

assign p_Result_185_fu_1650_p3 = r_V_177_reg_2637[32'd18];

assign p_Result_186_fu_1708_p3 = ret_V_54_fu_1685_p2[32'd18];

assign p_Result_187_fu_1771_p3 = r_V_179_reg_2693[32'd18];

assign p_Result_188_fu_1833_p3 = r_V_180_reg_2704[32'd18];

assign p_Result_189_fu_1895_p3 = r_V_181_reg_2750[32'd18];

assign p_Result_190_fu_1957_p3 = r_V_182_reg_2761[32'd18];

assign p_Result_191_fu_2019_p3 = r_V_183_reg_2807[32'd18];

assign p_Result_192_fu_2081_p3 = r_V_184_reg_2818[32'd18];

assign p_Result_s_fu_772_p3 = ret_V_fu_756_p2[32'd19];

assign r_48_fu_814_p2 = ((trunc_ln727_reg_2392 != 18'd0) ? 1'b1 : 1'b0);

assign r_49_fu_943_p2 = ((trunc_ln727_61_reg_2443 != 18'd0) ? 1'b1 : 1'b0);

assign r_50_fu_948_p2 = ((trunc_ln727_62_reg_2453 != 18'd0) ? 1'b1 : 1'b0);

assign r_51_fu_1077_p2 = ((trunc_ln727_63_reg_2509 != 18'd0) ? 1'b1 : 1'b0);

assign r_52_fu_1082_p2 = ((trunc_ln727_64_reg_2520 != 18'd0) ? 1'b1 : 1'b0);

assign r_53_fu_1208_p2 = ((trunc_ln727_65_reg_2576 != 18'd0) ? 1'b1 : 1'b0);

assign r_54_fu_1213_p2 = ((trunc_ln727_66_reg_2587 != 18'd0) ? 1'b1 : 1'b0);

assign r_55_fu_1314_p2 = ((trunc_ln1168_1_reg_2643 != 18'd0) ? 1'b1 : 1'b0);

assign r_56_fu_1319_p2 = ((trunc_ln727_67_reg_2653 != 18'd0) ? 1'b1 : 1'b0);

assign r_57_fu_1420_p2 = ((trunc_ln727_68_reg_2699 != 18'd0) ? 1'b1 : 1'b0);

assign r_58_fu_1425_p2 = ((trunc_ln727_69_reg_2710 != 18'd0) ? 1'b1 : 1'b0);

assign r_59_fu_1526_p2 = ((trunc_ln727_70_reg_2756 != 18'd0) ? 1'b1 : 1'b0);

assign r_60_fu_1531_p2 = ((trunc_ln727_71_reg_2767 != 18'd0) ? 1'b1 : 1'b0);

assign r_61_fu_1606_p2 = ((trunc_ln727_72_reg_2813 != 18'd0) ? 1'b1 : 1'b0);

assign r_62_fu_1611_p2 = ((trunc_ln727_73_reg_2824 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_787_p2 = ((trunc_ln1168_reg_2381 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_46_fu_891_p2 = ($signed(lhs_97_fu_881_p3) + $signed(sext_ln1245_fu_888_p1));

assign ret_V_47_fu_1025_p2 = ($signed(lhs_99_fu_1015_p3) + $signed(sext_ln1245_29_fu_1022_p1));

assign ret_V_48_fu_1156_p2 = (lhs_101_fu_1149_p3 + r_V_172_reg_2448);

assign ret_V_49_fu_1262_p2 = ($signed(lhs_103_fu_1252_p3) + $signed(sext_ln1245_30_fu_1259_p1));

assign ret_V_50_fu_1368_p2 = ($signed(lhs_105_fu_1358_p3) + $signed(sext_ln1245_31_fu_1365_p1));

assign ret_V_51_fu_1474_p2 = ($signed(lhs_107_fu_1464_p3) + $signed(sext_ln1245_32_fu_1471_p1));

assign ret_V_52_fu_1554_p2 = ($signed(lhs_109_fu_1544_p3) + $signed(sext_ln1245_33_fu_1551_p1));

assign ret_V_53_fu_1626_p2 = (lhs_111_fu_1616_p3 + zext_ln1245_fu_1623_p1);

assign ret_V_54_fu_1685_p2 = (lhs_113_fu_1678_p3 + r_V_178_reg_2648);

assign ret_V_55_fu_1747_p2 = ($signed(lhs_115_fu_1737_p3) + $signed(sext_ln1245_34_fu_1744_p1));

assign ret_V_56_fu_1809_p2 = ($signed(lhs_117_fu_1799_p3) + $signed(sext_ln1245_35_fu_1806_p1));

assign ret_V_57_fu_1871_p2 = ($signed(lhs_119_fu_1861_p3) + $signed(sext_ln1245_36_fu_1868_p1));

assign ret_V_58_fu_1933_p2 = ($signed(lhs_121_fu_1923_p3) + $signed(sext_ln1245_37_fu_1930_p1));

assign ret_V_59_fu_1995_p2 = ($signed(lhs_123_fu_1985_p3) + $signed(sext_ln1245_38_fu_1992_p1));

assign ret_V_60_fu_2057_p2 = ($signed(lhs_125_fu_2047_p3) + $signed(sext_ln1245_39_fu_2054_p1));

assign ret_V_fu_756_p2 = (lhs_94_fu_748_p3 + zext_ln1168_33_fu_745_p1);

assign sext_ln1171_47_fu_643_p1 = $signed(aux2_V_48_reg_2260);

assign sext_ln1171_48_fu_692_p1 = $signed(aux2_V_49_reg_2265);

assign sext_ln1171_49_fu_705_p1 = $signed(aux2_V_50_reg_2270);

assign sext_ln1171_50_fu_831_p1 = $signed(aux2_V_51_reg_2275);

assign sext_ln1171_51_fu_844_p1 = $signed(aux2_V_52_reg_2280);

assign sext_ln1171_52_fu_965_p1 = $signed(aux2_V_53_reg_2285);

assign sext_ln1171_53_fu_978_p1 = $signed(aux2_V_54_reg_2290);

assign sext_ln1171_54_fu_1112_p1 = $signed(aux2_V_56_reg_2300);

assign sext_ln1171_55_fu_1230_p1 = $signed(aux2_V_57_reg_2305);

assign sext_ln1171_56_fu_1243_p1 = $signed(aux2_V_58_reg_2310);

assign sext_ln1171_57_fu_1336_p1 = $signed(aux2_V_59_reg_2315);

assign sext_ln1171_58_fu_1349_p1 = $signed(aux2_V_60_reg_2320);

assign sext_ln1171_59_fu_1442_p1 = $signed(aux2_V_61_reg_2325);

assign sext_ln1171_60_fu_1455_p1 = $signed(aux2_V_62_reg_2330);

assign sext_ln1245_29_fu_1022_p1 = r_V_171_reg_2437;

assign sext_ln1245_30_fu_1259_p1 = r_V_173_reg_2503;

assign sext_ln1245_31_fu_1365_p1 = r_V_174_reg_2514;

assign sext_ln1245_32_fu_1471_p1 = r_V_175_reg_2570;

assign sext_ln1245_33_fu_1551_p1 = r_V_176_reg_2581;

assign sext_ln1245_34_fu_1744_p1 = r_V_179_reg_2693;

assign sext_ln1245_35_fu_1806_p1 = r_V_180_reg_2704;

assign sext_ln1245_36_fu_1868_p1 = r_V_181_reg_2750;

assign sext_ln1245_37_fu_1930_p1 = r_V_182_reg_2761;

assign sext_ln1245_38_fu_1992_p1 = r_V_183_reg_2807;

assign sext_ln1245_39_fu_2054_p1 = r_V_184_reg_2818;

assign sext_ln1245_fu_888_p1 = r_V_170_reg_2386;

assign tmp_59_fu_537_p3 = {{ap_sig_allocacmp_i}, {4'd0}};

assign tmp_60_fu_556_p3 = {{56'd0}, {or_ln289_30_fu_550_p2}};

assign tmp_61_fu_589_p3 = {{56'd0}, {or_ln289_32_fu_584_p2}};

assign tmp_62_fu_603_p3 = {{56'd0}, {or_ln289_33_fu_598_p2}};

assign tmp_63_fu_617_p3 = {{56'd0}, {or_ln289_34_fu_612_p2}};

assign tmp_64_fu_657_p3 = {{56'd0}, {or_ln289_35_fu_652_p2}};

assign tmp_65_fu_671_p3 = {{56'd0}, {or_ln289_36_fu_666_p2}};

assign tmp_66_fu_722_p3 = {{56'd0}, {or_ln289_37_fu_717_p2}};

assign tmp_67_fu_736_p3 = {{56'd0}, {or_ln289_38_fu_731_p2}};

assign tmp_68_fu_858_p3 = {{56'd0}, {or_ln289_39_fu_853_p2}};

assign tmp_69_fu_872_p3 = {{56'd0}, {or_ln289_40_fu_867_p2}};

assign tmp_70_fu_992_p3 = {{56'd0}, {or_ln289_41_fu_987_p2}};

assign tmp_71_fu_1006_p3 = {{56'd0}, {or_ln289_42_fu_1001_p2}};

assign tmp_72_fu_1126_p3 = {{56'd0}, {or_ln289_fu_1121_p2}};

assign tmp_73_fu_1140_p3 = {{56'd0}, {or_ln289_43_fu_1135_p2}};

assign tmp_s_fu_575_p3 = {{56'd0}, {or_ln289_31_fu_570_p2}};

assign trunc_ln1168_1_fu_1218_p0 = grp_fu_1920_p_dout0;

assign trunc_ln1168_1_fu_1218_p1 = trunc_ln1168_1_fu_1218_p0[17:0];

assign trunc_ln1168_fu_680_p0 = grp_fu_1868_p_dout0;

assign trunc_ln1168_fu_680_p1 = trunc_ln1168_fu_680_p0[17:0];

assign trunc_ln727_61_fu_819_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_62_fu_823_p1 = grp_fu_1896_p_dout0[17:0];

assign trunc_ln727_63_fu_953_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_64_fu_957_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_65_fu_1087_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_66_fu_1091_p1 = grp_fu_1908_p_dout0[17:0];

assign trunc_ln727_67_fu_1222_p1 = grp_fu_1964_p_dout0[17:0];

assign trunc_ln727_68_fu_1324_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_69_fu_1328_p1 = grp_fu_1968_p_dout0[17:0];

assign trunc_ln727_70_fu_1430_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_71_fu_1434_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_72_fu_1536_p1 = grp_fu_1972_p_dout0[17:0];

assign trunc_ln727_73_fu_1540_p1 = grp_fu_1976_p_dout0[17:0];

assign trunc_ln727_fu_684_p1 = grp_fu_1872_p_dout0[17:0];

assign zext_ln1168_32_fu_626_p1 = reg_484;

assign zext_ln1168_33_fu_745_p1 = r_V_reg_2375;

assign zext_ln1168_34_fu_639_p1 = reg_488;

assign zext_ln1168_35_fu_688_p1 = reg_484;

assign zext_ln1168_36_fu_701_p1 = reg_488;

assign zext_ln1168_37_fu_827_p1 = reg_484;

assign zext_ln1168_38_fu_840_p1 = reg_488;

assign zext_ln1168_39_fu_961_p1 = reg_484;

assign zext_ln1168_40_fu_974_p1 = reg_488;

assign zext_ln1168_41_fu_1095_p1 = reg_484;

assign zext_ln1168_42_fu_1108_p1 = reg_488;

assign zext_ln1168_43_fu_1226_p1 = reg_484;

assign zext_ln1168_44_fu_1239_p1 = reg_488;

assign zext_ln1168_45_fu_1332_p1 = reg_484;

assign zext_ln1168_46_fu_1438_p1 = reg_484;

assign zext_ln1168_47_fu_1451_p1 = reg_488;

assign zext_ln1168_fu_1345_p1 = reg_488;

assign zext_ln1171_1_fu_1099_p1 = aux2_V_55_reg_2295;

assign zext_ln1171_fu_630_p1 = aux2_V_reg_2255;

assign zext_ln1245_fu_1623_p1 = r_V_177_reg_2637;

assign zext_ln289_fu_545_p1 = tmp_59_fu_537_p3;

assign zext_ln415_32_fu_804_p1 = and_ln412_47_fu_798_p2;

assign zext_ln415_33_fu_933_p1 = and_ln412_48_fu_927_p2;

assign zext_ln415_34_fu_1067_p1 = and_ln412_49_fu_1061_p2;

assign zext_ln415_35_fu_1198_p1 = and_ln412_50_fu_1192_p2;

assign zext_ln415_36_fu_1304_p1 = and_ln412_51_fu_1298_p2;

assign zext_ln415_37_fu_1410_p1 = and_ln412_52_fu_1404_p2;

assign zext_ln415_38_fu_1516_p1 = and_ln412_53_fu_1510_p2;

assign zext_ln415_39_fu_1596_p1 = and_ln412_54_fu_1590_p2;

assign zext_ln415_40_fu_1668_p1 = and_ln412_55_fu_1662_p2;

assign zext_ln415_41_fu_1727_p1 = and_ln412_56_fu_1721_p2;

assign zext_ln415_42_fu_1789_p1 = and_ln412_57_fu_1783_p2;

assign zext_ln415_43_fu_1851_p1 = and_ln412_58_fu_1845_p2;

assign zext_ln415_44_fu_1913_p1 = and_ln412_59_fu_1907_p2;

assign zext_ln415_45_fu_1975_p1 = and_ln412_60_fu_1969_p2;

assign zext_ln415_46_fu_2037_p1 = and_ln412_fu_2031_p2;

assign zext_ln415_47_fu_2099_p1 = and_ln412_61_fu_2093_p2;

always @ (posedge ap_clk) begin
    tmp_59_reg_2137[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop26
