INFO: [HLS 200-10] Running '/home/karboski/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'karboski' on host 'wind.eol.ucar.edu' (Linux_x86_64 version 4.18.0-277.el8.x86_64) on Wed Nov 24 00:20:05 GMT 2021
INFO: [HLS 200-10] In directory '/home/karboski/git/HCR_instrument/fpga/Pentek821/IP/EOL/hls'
Sourcing Tcl script '/home/karboski/git/HCR_instrument/fpga/Pentek821/IP/EOL/hls/hcr_controller/solution1/export.tcl'
INFO: [HLS 200-10] Opening project '/home/karboski/git/HCR_instrument/fpga/Pentek821/IP/EOL/hls/hcr_controller'.
INFO: [HLS 200-10] Opening solution '/home/karboski/git/HCR_instrument/fpga/Pentek821/IP/EOL/hls/hcr_controller/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1517-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/karboski/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 00:20:19 2021...
