# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/mediatek/mediatek,mt8195-hdmi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Mediatek HDMI Encoder Device Tree Bindings for mt8195

maintainers:
  - CK Hu <ck.hu@mediatek.com>
  - Jitao shi <jitao.shi@mediatek.com>

description: |
  The Mediatek HDMI encoder can generate HDMI 1.4a or MHL 2.0 signals from
  its parallel input.

properties:
  compatible:
    enum:
      - mediatek,mt8195-hdmi

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    items:
      - description: PLL divider
      - description: PLL divider
      - description: HDCP engine clock
      - description: PLL divider
      - description: HDCP engine clock
      - description: Bus clock
      - description: HDMI clock for vpp_split module

  clock-names:
    items:
      - const: univpll_d6_d4
      - const: msdcpll_d2
      - const: hdmi_apb_sel
      - const: univpll_d4_d8
      - const: hdcp_sel
      - const: hdcp24_sel
      - const: split_hdmi

  phys:
    maxItems: 1

  phy-names:
    items:
      - const: hdmi

required:
  - compatible
  - reg
  - interrupts
  - clocks
  - clock-names
  - phys
  - phy-names

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/mt8195-clk.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/interrupt-controller/irq.h>
    hdmi0: hdmi@1c300000 {
      compatible = "mediatek,mt8195-hdmi";
      reg = <0 0x1c300000 0 0x1000>;
      power-domains = <&spm MT8195_POWER_DOMAIN_HDMI_TX>;
      clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D4>,
             <&topckgen CLK_TOP_MSDCPLL_D2>,
             <&topckgen CLK_TOP_HDMI_APB>,
             <&topckgen CLK_TOP_UNIVPLL_D4_D8>,
             <&topckgen CLK_TOP_HDCP>,
             <&topckgen CLK_TOP_HDCP_24M>,
             <&vppsys1 CLK_VPP1_VPP_SPLIT_HDMI>;
      clock-names = "univpll_d6_d4",
        "msdcpll_d2",
        "hdmi_apb_sel",
        "univpll_d4_d8",
        "hdcp_sel",
        "hdcp24_sel",
        "split_hdmi";
      interrupts = <GIC_SPI 677 IRQ_TYPE_LEVEL_HIGH 0>;
      pinctrl-names = "default";
      pinctrl-0 = <&hdmi_pin>;
      phys = <&hdmi_phy>;
      phy-names = "hdmi";
      cec = <&cec>;
      ddc-i2c-bus = <&hdmiddc0>;
      status = "disabled";
    };

...
