# 5-stage-ring-oscillator
Simulation and analysis of a 5-stage CMOS ring oscillator using Cadence Virtuoso
# 5-Stage CMOS Ring Oscillator

This project demonstrates the design, simulation, and analysis of a 5-stage ring oscillator using **Cadence Virtuoso** and **Spectre Simulator**.

## ðŸ”§ Tools Used
- Cadence Virtuoso (ADE L)
- Spectre for simulation
- GPDK 90nm PDK

## ðŸ§  Objective
To design a 5-stage CMOS ring oscillator and analyze the frequency variation using **parametric sweep** of capacitance.

## ðŸ“‚ Project Structure
- `schematic/` â€“ Circuit diagram
- `waveforms/` â€“ Transient and parametric waveform outputs
- `results/` â€“ Notes on frequency, voltage levels, delay, etc.
- `docs/` â€“ In-depth explanation and methodology

## ðŸ“ˆ Parametric Analysis
Capacitor `C_var` is varied to observe its effect on oscillation frequency. The output shows a clear inverse relationship between capacitance and frequency.

## ðŸ“· Screenshots
### Schematic
![Schematic](schematic/fivestageringoscillator.png)

### Parametric Sweep
![Parametric](waveforms/Parametric_5r.png)

---

## ðŸ§ª Sim Results (Summary)
| Capacitance (pF) | Frequency (MHz) |
|------------------|-----------------|
| 0.01             | 99.2            |
| 0.05             | 42.3            |
| 0.1              | 28.5            |

---

## ðŸ“œ License
This project is licensed under the MIT License.
