//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Mar 13 19:31:35 2014 (1394735495)
// Cuda compilation tools, release 6.0, V6.0.1
//

.version 4.0
.target sm_30
.address_size 64


.visible .entry exchangedecode(
	.param .u64 exchangedecode_param_0,
	.param .u64 exchangedecode_param_1,
	.param .u64 exchangedecode_param_2,
	.param .f32 exchangedecode_param_3,
	.param .f32 exchangedecode_param_4,
	.param .f32 exchangedecode_param_5,
	.param .u32 exchangedecode_param_6,
	.param .u32 exchangedecode_param_7,
	.param .u32 exchangedecode_param_8,
	.param .u8 exchangedecode_param_9
)
{
	.reg .pred 	%p<19>;
	.reg .s16 	%rs<20>;
	.reg .s32 	%r<170>;
	.reg .f32 	%f<15>;
	.reg .s64 	%rd<46>;


	ld.param.u64 	%rd2, [exchangedecode_param_0];
	ld.param.u64 	%rd3, [exchangedecode_param_1];
	ld.param.u64 	%rd4, [exchangedecode_param_2];
	ld.param.u32 	%r55, [exchangedecode_param_6];
	ld.param.u32 	%r56, [exchangedecode_param_7];
	ld.param.u32 	%r57, [exchangedecode_param_8];
	ld.param.u8 	%rs5, [exchangedecode_param_9];
	mov.u32 	%r58, %ntid.x;
	mov.u32 	%r59, %ctaid.x;
	mov.u32 	%r60, %tid.x;
	mad.lo.s32 	%r1, %r58, %r59, %r60;
	mov.u32 	%r61, %ntid.y;
	mov.u32 	%r62, %ctaid.y;
	mov.u32 	%r63, %tid.y;
	mad.lo.s32 	%r2, %r61, %r62, %r63;
	mov.u32 	%r64, %ntid.z;
	mov.u32 	%r65, %ctaid.z;
	mov.u32 	%r66, %tid.z;
	mad.lo.s32 	%r3, %r64, %r65, %r66;
	setp.ge.s32	%p1, %r2, %r56;
	setp.ge.s32	%p2, %r1, %r55;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32	%p4, %r3, %r57;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_40;

	cvta.to.global.u64 	%rd5, %rd4;
	mul.lo.s32 	%r4, %r3, %r56;
	add.s32 	%r67, %r4, %r2;
	mul.lo.s32 	%r5, %r67, %r55;
	add.s32 	%r68, %r5, %r1;
	cvt.s64.s32	%rd1, %r68;
	add.s64 	%rd6, %rd5, %rd1;
	ld.global.u8 	%rs1, [%rd6];
	cvt.u32.u16	%r69, %rs1;
	and.b32  	%r6, %r69, 255;
	add.s32 	%r7, %r1, -1;
	and.b16  	%rs2, %rs5, 1;
	setp.eq.b16	%p6, %rs2, 1;
	@!%p6 bra 	BB0_3;
	bra.uni 	BB0_2;

BB0_2:
	rem.s32 	%r70, %r7, %r55;
	add.s32 	%r71, %r70, %r55;
	rem.s32 	%r158, %r71, %r55;
	bra.uni 	BB0_4;

BB0_3:
	mov.u32 	%r72, 0;
	max.s32 	%r158, %r7, %r72;

BB0_4:
	add.s32 	%r73, %r158, %r5;
	cvt.s64.s32	%rd8, %r73;
	add.s64 	%rd9, %rd5, %rd8;
	ld.global.u8 	%rs6, [%rd9];
	and.b16  	%rs7, %rs1, 255;
	setp.gt.u16	%p7, %rs6, %rs7;
	cvt.u32.u16	%r11, %rs6;
	@%p7 bra 	BB0_6;

	add.s32 	%r74, %r6, 1;
	mul.lo.s32 	%r75, %r74, %r6;
	shr.u32 	%r76, %r75, 31;
	add.s32 	%r77, %r75, %r76;
	shr.s32 	%r78, %r77, 1;
	add.s32 	%r159, %r78, %r11;
	bra.uni 	BB0_7;

BB0_6:
	add.s32 	%r79, %r11, 1;
	mul.lo.s32 	%r80, %r79, %r11;
	shr.u32 	%r81, %r80, 31;
	add.s32 	%r82, %r80, %r81;
	shr.s32 	%r83, %r82, 1;
	add.s32 	%r159, %r83, %r6;

BB0_7:
	cvta.to.global.u64 	%rd10, %rd3;
	mul.wide.s32 	%rd11, %r159, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f32 	%f8, [%rd12];
	add.f32 	%f1, %f8, 0f00000000;
	add.s32 	%r15, %r1, 1;
	setp.eq.s16	%p8, %rs2, 0;
	@%p8 bra 	BB0_9;

	rem.s32 	%r84, %r15, %r55;
	add.s32 	%r85, %r84, %r55;
	rem.s32 	%r160, %r85, %r55;
	bra.uni 	BB0_10;

BB0_9:
	add.s32 	%r86, %r55, -1;
	min.s32 	%r160, %r15, %r86;

BB0_10:
	add.s32 	%r87, %r160, %r5;
	cvt.s64.s32	%rd14, %r87;
	add.s64 	%rd15, %rd5, %rd14;
	ld.global.u8 	%rs8, [%rd15];
	setp.gt.u16	%p9, %rs8, %rs7;
	cvt.u32.u16	%r19, %rs8;
	@%p9 bra 	BB0_12;

	add.s32 	%r88, %r6, 1;
	mul.lo.s32 	%r89, %r88, %r6;
	shr.u32 	%r90, %r89, 31;
	add.s32 	%r91, %r89, %r90;
	shr.s32 	%r92, %r91, 1;
	add.s32 	%r161, %r92, %r19;
	bra.uni 	BB0_13;

BB0_12:
	add.s32 	%r93, %r19, 1;
	mul.lo.s32 	%r94, %r93, %r19;
	shr.u32 	%r95, %r94, 31;
	add.s32 	%r96, %r94, %r95;
	shr.s32 	%r97, %r96, 1;
	add.s32 	%r161, %r97, %r6;

BB0_13:
	mul.wide.s32 	%rd17, %r161, 4;
	add.s64 	%rd18, %rd10, %rd17;
	ld.global.f32 	%f9, [%rd18];
	add.f32 	%f2, %f1, %f9;
	and.b16  	%rs3, %rs5, 2;
	setp.eq.s16	%p10, %rs3, 0;
	add.s32 	%r23, %r2, -1;
	@%p10 bra 	BB0_15;

	rem.s32 	%r98, %r23, %r56;
	add.s32 	%r99, %r98, %r56;
	rem.s32 	%r162, %r99, %r56;
	bra.uni 	BB0_16;

BB0_15:
	mov.u32 	%r100, 0;
	max.s32 	%r162, %r23, %r100;

BB0_16:
	add.s32 	%r101, %r162, %r4;
	mad.lo.s32 	%r102, %r101, %r55, %r1;
	cvt.s64.s32	%rd20, %r102;
	add.s64 	%rd21, %rd5, %rd20;
	ld.global.u8 	%rs10, [%rd21];
	setp.gt.u16	%p11, %rs10, %rs7;
	cvt.u32.u16	%r27, %rs10;
	@%p11 bra 	BB0_18;

	add.s32 	%r103, %r6, 1;
	mul.lo.s32 	%r104, %r103, %r6;
	shr.u32 	%r105, %r104, 31;
	add.s32 	%r106, %r104, %r105;
	shr.s32 	%r107, %r106, 1;
	add.s32 	%r163, %r107, %r27;
	bra.uni 	BB0_19;

BB0_18:
	add.s32 	%r108, %r27, 1;
	mul.lo.s32 	%r109, %r108, %r27;
	shr.u32 	%r110, %r109, 31;
	add.s32 	%r111, %r109, %r110;
	shr.s32 	%r112, %r111, 1;
	add.s32 	%r163, %r112, %r6;

BB0_19:
	mul.wide.s32 	%rd23, %r163, 4;
	add.s64 	%rd24, %rd10, %rd23;
	ld.global.f32 	%f10, [%rd24];
	add.f32 	%f3, %f2, %f10;
	add.s32 	%r31, %r2, 1;
	and.b16  	%rs12, %rs3, 255;
	setp.eq.s16	%p12, %rs12, 0;
	@%p12 bra 	BB0_21;

	rem.s32 	%r113, %r31, %r56;
	add.s32 	%r114, %r113, %r56;
	rem.s32 	%r164, %r114, %r56;
	bra.uni 	BB0_22;

BB0_21:
	add.s32 	%r115, %r56, -1;
	min.s32 	%r164, %r31, %r115;

BB0_22:
	add.s32 	%r116, %r164, %r4;
	mad.lo.s32 	%r117, %r116, %r55, %r1;
	cvt.s64.s32	%rd26, %r117;
	add.s64 	%rd27, %rd5, %rd26;
	ld.global.u8 	%rs13, [%rd27];
	setp.gt.u16	%p13, %rs13, %rs7;
	cvt.u32.u16	%r35, %rs13;
	@%p13 bra 	BB0_24;

	add.s32 	%r118, %r6, 1;
	mul.lo.s32 	%r119, %r118, %r6;
	shr.u32 	%r120, %r119, 31;
	add.s32 	%r121, %r119, %r120;
	shr.s32 	%r122, %r121, 1;
	add.s32 	%r165, %r122, %r35;
	bra.uni 	BB0_25;

BB0_24:
	add.s32 	%r123, %r35, 1;
	mul.lo.s32 	%r124, %r123, %r35;
	shr.u32 	%r125, %r124, 31;
	add.s32 	%r126, %r124, %r125;
	shr.s32 	%r127, %r126, 1;
	add.s32 	%r165, %r127, %r6;

BB0_25:
	mul.wide.s32 	%rd29, %r165, 4;
	add.s64 	%rd30, %rd10, %rd29;
	ld.global.f32 	%f11, [%rd30];
	add.f32 	%f14, %f3, %f11;
	setp.eq.s32	%p14, %r57, 1;
	@%p14 bra 	BB0_39;

	and.b16  	%rs4, %rs5, 4;
	setp.eq.s16	%p15, %rs4, 0;
	add.s32 	%r39, %r3, -1;
	@%p15 bra 	BB0_28;

	rem.s32 	%r128, %r39, %r57;
	add.s32 	%r129, %r128, %r57;
	rem.s32 	%r166, %r129, %r57;
	bra.uni 	BB0_29;

BB0_28:
	mov.u32 	%r130, 0;
	max.s32 	%r166, %r39, %r130;

BB0_29:
	mad.lo.s32 	%r131, %r166, %r56, %r2;
	mad.lo.s32 	%r132, %r131, %r55, %r1;
	cvt.s64.s32	%rd32, %r132;
	add.s64 	%rd33, %rd5, %rd32;
	ld.global.u8 	%rs15, [%rd33];
	setp.gt.u16	%p16, %rs15, %rs7;
	cvt.u32.u16	%r43, %rs15;
	@%p16 bra 	BB0_31;

	add.s32 	%r133, %r6, 1;
	mul.lo.s32 	%r134, %r133, %r6;
	shr.u32 	%r135, %r134, 31;
	add.s32 	%r136, %r134, %r135;
	shr.s32 	%r137, %r136, 1;
	add.s32 	%r167, %r137, %r43;
	bra.uni 	BB0_32;

BB0_31:
	add.s32 	%r138, %r43, 1;
	mul.lo.s32 	%r139, %r138, %r43;
	shr.u32 	%r140, %r139, 31;
	add.s32 	%r141, %r139, %r140;
	shr.s32 	%r142, %r141, 1;
	add.s32 	%r167, %r142, %r6;

BB0_32:
	mul.wide.s32 	%rd35, %r167, 4;
	add.s64 	%rd36, %rd10, %rd35;
	ld.global.f32 	%f12, [%rd36];
	add.f32 	%f5, %f14, %f12;
	add.s32 	%r47, %r3, 1;
	and.b16  	%rs17, %rs4, 255;
	setp.eq.s16	%p17, %rs17, 0;
	@%p17 bra 	BB0_34;

	rem.s32 	%r143, %r47, %r57;
	add.s32 	%r144, %r143, %r57;
	rem.s32 	%r168, %r144, %r57;
	bra.uni 	BB0_35;

BB0_34:
	add.s32 	%r145, %r57, -1;
	min.s32 	%r168, %r47, %r145;

BB0_35:
	mad.lo.s32 	%r146, %r168, %r56, %r2;
	mad.lo.s32 	%r147, %r146, %r55, %r1;
	cvt.s64.s32	%rd38, %r147;
	add.s64 	%rd39, %rd5, %rd38;
	ld.global.u8 	%rs18, [%rd39];
	setp.gt.u16	%p18, %rs18, %rs7;
	cvt.u32.u16	%r51, %rs18;
	@%p18 bra 	BB0_37;

	add.s32 	%r148, %r6, 1;
	mul.lo.s32 	%r149, %r148, %r6;
	shr.u32 	%r150, %r149, 31;
	add.s32 	%r151, %r149, %r150;
	shr.s32 	%r152, %r151, 1;
	add.s32 	%r169, %r152, %r51;
	bra.uni 	BB0_38;

BB0_37:
	add.s32 	%r153, %r51, 1;
	mul.lo.s32 	%r154, %r153, %r51;
	shr.u32 	%r155, %r154, 31;
	add.s32 	%r156, %r154, %r155;
	shr.s32 	%r157, %r156, 1;
	add.s32 	%r169, %r157, %r6;

BB0_38:
	mul.wide.s32 	%rd41, %r169, 4;
	add.s64 	%rd42, %rd10, %rd41;
	ld.global.f32 	%f13, [%rd42];
	add.f32 	%f14, %f5, %f13;

BB0_39:
	cvta.to.global.u64 	%rd43, %rd2;
	shl.b64 	%rd44, %rd1, 2;
	add.s64 	%rd45, %rd43, %rd44;
	st.global.f32 	[%rd45], %f14;

BB0_40:
	ret;
}


