always @(posedge clk or posedge areset) begin
  if (areset) begin
    q <= 0;
  end else begin
    q <= d;
  end
end
endmodule