

================================================================
== Vitis HLS Report for 'accelerator_controller_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Thu Mar  6 16:55:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xor_distributed_hyw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.699 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../accelerator_controller.cpp:26]   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%array_back1_bias_change = alloca i32 1"   --->   Operation 6 'alloca' 'array_back1_bias_change' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1 = alloca i32 1"   --->   Operation 7 'alloca' 'array_back1_bias_change_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w1_local_5 = alloca i32 1"   --->   Operation 8 'alloca' 'w1_local_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w1_local_6 = alloca i32 1"   --->   Operation 9 'alloca' 'w1_local_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w1_local = alloca i32 1"   --->   Operation 10 'alloca' 'w1_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w1_local_4 = alloca i32 1"   --->   Operation 11 'alloca' 'w1_local_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_4"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_5"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %array_back1_bias_change_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %array_back1_bias_change"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln26 = store i2 0, i2 %n" [../accelerator_controller.cpp:26]   --->   Operation 20 'store' 'store_ln26' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_28_2"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_1 = load i2 %n" [../accelerator_controller.cpp:29]   --->   Operation 22 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.62ns)   --->   "%icmp_ln26 = icmp_eq  i2 %n_1, i2 2" [../accelerator_controller.cpp:26]   --->   Operation 23 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.62ns)   --->   "%add_ln26 = add i2 %n_1, i2 1" [../accelerator_controller.cpp:26]   --->   Operation 24 'add' 'add_ln26' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %VITIS_LOOP_28_2.split, void %for.end42.exitStub" [../accelerator_controller.cpp:26]   --->   Operation 25 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i2 %n_1" [../accelerator_controller.cpp:26]   --->   Operation 26 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %n_1" [../accelerator_controller.cpp:26]   --->   Operation 27 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln29 = shl i2 %n_1, i2 1" [../accelerator_controller.cpp:29]   --->   Operation 28 'shl' 'shl_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %shl_ln29" [../accelerator_controller.cpp:29]   --->   Operation 29 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i16 %w1, i64 0, i64 %zext_ln29" [../accelerator_controller.cpp:29]   --->   Operation 30 'getelementptr' 'w1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln26, i1 1" [../accelerator_controller.cpp:29]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i2 %tmp_1" [../accelerator_controller.cpp:29]   --->   Operation 32 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w1_addr_1 = getelementptr i16 %w1, i64 0, i64 %zext_ln29_1" [../accelerator_controller.cpp:29]   --->   Operation 33 'getelementptr' 'w1_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bias_1_addr = getelementptr i16 %bias_1, i64 0, i64 %zext_ln26" [../accelerator_controller.cpp:27]   --->   Operation 34 'getelementptr' 'bias_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.79ns)   --->   "%bias_1_local = load i1 %bias_1_addr" [../accelerator_controller.cpp:27]   --->   Operation 35 'load' 'bias_1_local' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 36 [1/1] (0.62ns)   --->   "%icmp_ln27 = icmp_eq  i2 %n_1, i2 0" [../accelerator_controller.cpp:27]   --->   Operation 36 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [2/2] (0.79ns)   --->   "%w1_load = load i2 %w1_addr" [../accelerator_controller.cpp:29]   --->   Operation 37 'load' 'w1_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (0.79ns)   --->   "%w1_load_1 = load i2 %w1_addr_1" [../accelerator_controller.cpp:29]   --->   Operation 38 'load' 'w1_load_1' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln26 = store i2 %add_ln26, i2 %n" [../accelerator_controller.cpp:26]   --->   Operation 39 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.48>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%array_back1_bias_change_load = load i16 %array_back1_bias_change"   --->   Operation 65 'load' 'array_back1_bias_change_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_load = load i16 %array_back1_bias_change_1"   --->   Operation 66 'load' 'array_back1_bias_change_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%w1_local_5_load = load i16 %w1_local_5"   --->   Operation 67 'load' 'w1_local_5_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%w1_local_6_load = load i16 %w1_local_6"   --->   Operation 68 'load' 'w1_local_6_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%w1_local_load = load i16 %w1_local"   --->   Operation 69 'load' 'w1_local_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%w1_local_4_load = load i16 %w1_local_4"   --->   Operation 70 'load' 'w1_local_4_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_4_out, i16 %w1_local_4_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_out, i16 %w1_local_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_6_out, i16 %w1_local_6_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_5_out, i16 %w1_local_5_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_1_out, i16 %array_back1_bias_change_1_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_out, i16 %array_back1_bias_change_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%array_back1_bias_change_load_1 = load i16 %array_back1_bias_change" [../accelerator_controller.cpp:27]   --->   Operation 40 'load' 'array_back1_bias_change_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_load_1 = load i16 %array_back1_bias_change_1" [../accelerator_controller.cpp:27]   --->   Operation 41 'load' 'array_back1_bias_change_1_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%w1_local_5_load_1 = load i16 %w1_local_5" [../accelerator_controller.cpp:27]   --->   Operation 42 'load' 'w1_local_5_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%w1_local_6_load_1 = load i16 %w1_local_6" [../accelerator_controller.cpp:27]   --->   Operation 43 'load' 'w1_local_6_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%w1_local_load_1 = load i16 %w1_local" [../accelerator_controller.cpp:27]   --->   Operation 44 'load' 'w1_local_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%w1_local_4_load_1 = load i16 %w1_local_4" [../accelerator_controller.cpp:27]   --->   Operation 45 'load' 'w1_local_4_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../accelerator_controller.cpp:26]   --->   Operation 46 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [../accelerator_controller.cpp:26]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../accelerator_controller.cpp:26]   --->   Operation 48 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.79ns)   --->   "%bias_1_local = load i1 %bias_1_addr" [../accelerator_controller.cpp:27]   --->   Operation 49 'load' 'bias_1_local' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 50 [1/2] (0.79ns)   --->   "%w1_load = load i2 %w1_addr" [../accelerator_controller.cpp:29]   --->   Operation 50 'load' 'w1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 51 [1/2] (0.79ns)   --->   "%w1_load_1 = load i2 %w1_addr_1" [../accelerator_controller.cpp:29]   --->   Operation 51 'load' 'w1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i16 %w1_load_1, i16 %w1_local_4_load_1" [../accelerator_controller.cpp:27]   --->   Operation 52 'select' 'select_ln27' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%select_ln27_1 = select i1 %icmp_ln27, i16 %w1_load, i16 %w1_local_load_1" [../accelerator_controller.cpp:27]   --->   Operation 53 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%select_ln27_2 = select i1 %icmp_ln27, i16 %w1_local_6_load_1, i16 %w1_load_1" [../accelerator_controller.cpp:27]   --->   Operation 54 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.42ns)   --->   "%select_ln27_3 = select i1 %icmp_ln27, i16 %w1_local_5_load_1, i16 %w1_load" [../accelerator_controller.cpp:27]   --->   Operation 55 'select' 'select_ln27_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%select_ln27_4 = select i1 %icmp_ln27, i16 %array_back1_bias_change_1_load_1, i16 %bias_1_local" [../accelerator_controller.cpp:27]   --->   Operation 56 'select' 'select_ln27_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%select_ln27_5 = select i1 %icmp_ln27, i16 %bias_1_local, i16 %array_back1_bias_change_load_1" [../accelerator_controller.cpp:27]   --->   Operation 57 'select' 'select_ln27_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27, i16 %w1_local_4" [../accelerator_controller.cpp:27]   --->   Operation 58 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_1, i16 %w1_local" [../accelerator_controller.cpp:27]   --->   Operation 59 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_2, i16 %w1_local_6" [../accelerator_controller.cpp:27]   --->   Operation 60 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_3, i16 %w1_local_5" [../accelerator_controller.cpp:27]   --->   Operation 61 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_4, i16 %array_back1_bias_change_1" [../accelerator_controller.cpp:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_5, i16 %array_back1_bias_change" [../accelerator_controller.cpp:27]   --->   Operation 63 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_2" [../accelerator_controller.cpp:26]   --->   Operation 64 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.603ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', ../accelerator_controller.cpp:26) of constant 0 on local variable 'n', ../accelerator_controller.cpp:26 [24]  (0.489 ns)
	'load' operation 2 bit ('n', ../accelerator_controller.cpp:29) on local variable 'n', ../accelerator_controller.cpp:26 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', ../accelerator_controller.cpp:26) [28]  (0.625 ns)
	'store' operation 0 bit ('store_ln26', ../accelerator_controller.cpp:26) of variable 'add_ln26', ../accelerator_controller.cpp:26 on local variable 'n', ../accelerator_controller.cpp:26 [66]  (0.489 ns)

 <State 2>: 1.699ns
The critical path consists of the following:
	'load' operation 16 bit ('w1_load_1', ../accelerator_controller.cpp:29) on array 'w1' [53]  (0.790 ns)
	'select' operation 16 bit ('select_ln27', ../accelerator_controller.cpp:27) [54]  (0.420 ns)
	'store' operation 0 bit ('store_ln27', ../accelerator_controller.cpp:27) of variable 'select_ln27', ../accelerator_controller.cpp:27 on local variable 'w1_local_4' [60]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
