Fitter report for FPU
Sun May 09 11:08:43 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ALTSYNCRAM
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun May 09 11:08:43 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; FPU                                             ;
; Top-level Entity Name              ; FPU                                             ;
; Family                             ; Cyclone 10 LP                                   ;
; Device                             ; 10CL016YF484C6G                                 ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,526 / 15,408 ( 16 % )                         ;
;     Total combinational functions  ; 2,218 / 15,408 ( 14 % )                         ;
;     Dedicated logic registers      ; 1,852 / 15,408 ( 12 % )                         ;
; Total registers                    ; 1852                                            ;
; Total pins                         ; 193 / 341 ( 57 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 5,337 / 516,096 ( 1 % )                         ;
; Embedded Multiplier 9-bit elements ; 23 / 112 ( 21 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
;     Processor 3            ;   4.2%      ;
;     Processor 4            ;   4.1%      ;
;     Processor 5            ;   4.0%      ;
;     Processor 6            ;   3.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                      ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                              ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[32] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[33] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[34] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated|pipeline_dffe[35] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe23                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe23                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe23~_Duplicate_1 ; Q                ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe24                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe24                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe24~_Duplicate_1 ; Q                ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe25                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe25                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe25~_Duplicate_1 ; Q                ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe26                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe27                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe28                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe29                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe30                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe31                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe32                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe33                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe34                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe35                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe36                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe37                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe38                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe39                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1       ; DATAA            ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4731 ) ; 0.00 % ( 0 / 4731 )        ; 0.00 % ( 0 / 4731 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4731 ) ; 0.00 % ( 0 / 4731 )        ; 0.00 % ( 0 / 4731 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4721 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/output_files/FPU.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,526 / 15,408 ( 16 % )    ;
;     -- Combinational with no register       ; 674                        ;
;     -- Register only                        ; 308                        ;
;     -- Combinational with a register        ; 1544                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 491                        ;
;     -- 3 input functions                    ; 1263                       ;
;     -- <=2 input functions                  ; 464                        ;
;     -- Register only                        ; 308                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1493                       ;
;     -- arithmetic mode                      ; 725                        ;
;                                             ;                            ;
; Total registers*                            ; 1,852 / 17,038 ( 11 % )    ;
;     -- Dedicated logic registers            ; 1,852 / 15,408 ( 12 % )    ;
;     -- I/O registers                        ; 0 / 1,630 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 194 / 963 ( 20 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 193 / 341 ( 57 % )         ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 11 / 56 ( 20 % )           ;
; Total block memory bits                     ; 5,337 / 516,096 ( 1 % )    ;
; Total block memory implementation bits      ; 101,376 / 516,096 ( 20 % ) ;
; Embedded Multiplier 9-bit elements          ; 23 / 112 ( 21 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 1                          ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 6.0% / 6.6% / 5.3%         ;
; Peak interconnect usage (total/H/V)         ; 17.2% / 19.1% / 14.9%      ;
; Maximum fan-out                             ; 1887                       ;
; Highest non-global fan-out                  ; 184                        ;
; Total fan-out                               ; 11457                      ;
; Average fan-out                             ; 2.42                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2526 / 15408 ( 16 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 674                   ; 0                              ;
;     -- Register only                        ; 308                   ; 0                              ;
;     -- Combinational with a register        ; 1544                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 491                   ; 0                              ;
;     -- 3 input functions                    ; 1263                  ; 0                              ;
;     -- <=2 input functions                  ; 464                   ; 0                              ;
;     -- Register only                        ; 308                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1493                  ; 0                              ;
;     -- arithmetic mode                      ; 725                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1852                  ; 0                              ;
;     -- Dedicated logic registers            ; 1852 / 15408 ( 12 % ) ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 194 / 963 ( 20 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 193                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 23 / 112 ( 21 % )     ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 5337                  ; 0                              ;
; Total RAM block bits                        ; 101376                ; 0                              ;
; M9K                                         ; 11 / 56 ( 19 % )      ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 12014                 ; 5                              ;
;     -- Registered Connections               ; 4990                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 65                    ; 0                              ;
;     -- Output Ports                         ; 128                   ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk       ; G2    ; 1        ; 0            ; 14           ; 0            ; 1887                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[0]  ; R20   ; 5        ; 41           ; 8            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[10] ; R19   ; 5        ; 41           ; 9            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[11] ; W22   ; 5        ; 41           ; 5            ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[12] ; N22   ; 5        ; 41           ; 13           ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[13] ; P15   ; 5        ; 41           ; 6            ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[14] ; L16   ; 6        ; 41           ; 17           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[15] ; R14   ; 4        ; 39           ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[16] ; K21   ; 6        ; 41           ; 19           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[17] ; T17   ; 5        ; 41           ; 2            ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[18] ; M16   ; 5        ; 41           ; 14           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[19] ; C22   ; 6        ; 41           ; 26           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[1]  ; W21   ; 5        ; 41           ; 5            ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[20] ; M15   ; 5        ; 41           ; 7            ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[21] ; AB19  ; 4        ; 35           ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[22] ; W17   ; 4        ; 35           ; 0            ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[23] ; AA16  ; 4        ; 28           ; 0            ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[24] ; W13   ; 4        ; 26           ; 0            ; 28           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[25] ; AB16  ; 4        ; 28           ; 0            ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[26] ; AB18  ; 4        ; 32           ; 0            ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[27] ; AB13  ; 4        ; 23           ; 0            ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[28] ; AA22  ; 5        ; 41           ; 2            ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[29] ; R17   ; 5        ; 41           ; 6            ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[2]  ; AA21  ; 5        ; 41           ; 2            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[30] ; V14   ; 4        ; 30           ; 0            ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[31] ; T2    ; 2        ; 0            ; 14           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[3]  ; N14   ; 5        ; 41           ; 5            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[4]  ; N16   ; 5        ; 41           ; 10           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[5]  ; M20   ; 5        ; 41           ; 14           ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[6]  ; B17   ; 7        ; 30           ; 29           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[7]  ; M22   ; 5        ; 41           ; 13           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[8]  ; N15   ; 5        ; 41           ; 7            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataA[9]  ; P20   ; 5        ; 41           ; 10           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[0]  ; R21   ; 5        ; 41           ; 10           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[10] ; R22   ; 5        ; 41           ; 10           ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[11] ; L15   ; 6        ; 41           ; 17           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[12] ; M21   ; 5        ; 41           ; 14           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[13] ; P21   ; 5        ; 41           ; 12           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[14] ; J22   ; 6        ; 41           ; 19           ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[15] ; N19   ; 5        ; 41           ; 12           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[16] ; L21   ; 6        ; 41           ; 18           ; 14           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[17] ; N17   ; 5        ; 41           ; 12           ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[18] ; V9    ; 3        ; 14           ; 0            ; 21           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[19] ; H21   ; 6        ; 41           ; 21           ; 21           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[1]  ; U21   ; 5        ; 41           ; 8            ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[20] ; A16   ; 7        ; 30           ; 29           ; 28           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[21] ; V11   ; 3        ; 19           ; 0            ; 21           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[22] ; P22   ; 5        ; 41           ; 11           ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[23] ; V21   ; 5        ; 41           ; 8            ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[24] ; Y22   ; 5        ; 41           ; 3            ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[25] ; AA13  ; 4        ; 23           ; 0            ; 28           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[26] ; U13   ; 4        ; 30           ; 0            ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[27] ; R13   ; 4        ; 30           ; 0            ; 28           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[28] ; W14   ; 4        ; 30           ; 0            ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[29] ; AB14  ; 4        ; 23           ; 0            ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[2]  ; R18   ; 5        ; 41           ; 9            ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[30] ; V13   ; 4        ; 30           ; 0            ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[31] ; T1    ; 2        ; 0            ; 14           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[3]  ; P16   ; 5        ; 41           ; 6            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[4]  ; P17   ; 5        ; 41           ; 7            ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[5]  ; N21   ; 5        ; 41           ; 13           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[6]  ; N20   ; 5        ; 41           ; 12           ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[7]  ; M19   ; 5        ; 41           ; 14           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[8]  ; N18   ; 5        ; 41           ; 13           ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; dataB[9]  ; V22   ; 5        ; 41           ; 7            ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; result_add[0]  ; M6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[10] ; AA3   ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[11] ; P1    ; 2        ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[12] ; L7    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[13] ; N6    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[14] ; V1    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[15] ; M7    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[16] ; P3    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[17] ; P6    ; 2        ; 0            ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[18] ; R1    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[19] ; R11   ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[1]  ; T8    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[20] ; N5    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[21] ; U2    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[22] ; R10   ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[23] ; AA5   ; 3        ; 9            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[24] ; V4    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[25] ; U7    ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[26] ; R5    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[27] ; P7    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[28] ; U8    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[29] ; G10   ; 8        ; 9            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[2]  ; P4    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[30] ; G9    ; 8        ; 9            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[31] ; U19   ; 5        ; 41           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[3]  ; T4    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[4]  ; R2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[5]  ; T5    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[6]  ; P5    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[7]  ; R6    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[8]  ; V2    ; 2        ; 0            ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_add[9]  ; M4    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[0]  ; V7    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[10] ; T10   ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[11] ; AA9   ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[12] ; U10   ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[13] ; V5    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[14] ; Y8    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[15] ; W7    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[16] ; V10   ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[17] ; AB3   ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[18] ; W6    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[19] ; T11   ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[1]  ; W8    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[20] ; AA8   ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[21] ; R7    ; 2        ; 0            ; 2            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[22] ; Y10   ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[23] ; V12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[24] ; J21   ; 6        ; 41           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[25] ; D13   ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[26] ; U22   ; 5        ; 41           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[27] ; F11   ; 7        ; 21           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[28] ; C13   ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[29] ; AA14  ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[2]  ; AA7   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[30] ; E13   ; 7        ; 23           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[31] ; U20   ; 5        ; 41           ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[3]  ; Y7    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[4]  ; V8    ; 3        ; 11           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[5]  ; U9    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[6]  ; AB9   ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[7]  ; AB7   ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[8]  ; R12   ; 3        ; 5            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_div[9]  ; AA4   ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[0]  ; V15   ; 4        ; 32           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[10] ; AB15  ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[11] ; T15   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[12] ; AB20  ; 4        ; 37           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[13] ; R16   ; 4        ; 37           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[14] ; K15   ; 6        ; 41           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[15] ; U15   ; 4        ; 39           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[16] ; Y17   ; 4        ; 35           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[17] ; L22   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[18] ; T18   ; 5        ; 41           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[19] ; AA18  ; 4        ; 35           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[1]  ; W19   ; 5        ; 41           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[20] ; T16   ; 4        ; 37           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[21] ; Y21   ; 5        ; 41           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[22] ; W15   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[23] ; T12   ; 4        ; 28           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[24] ; R15   ; 4        ; 39           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[25] ; P14   ; 5        ; 41           ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[26] ; U12   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[27] ; U14   ; 4        ; 39           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[28] ; Y13   ; 4        ; 26           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[29] ; AA15  ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[2]  ; T14   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[30] ; AA19  ; 4        ; 35           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[31] ; AB8   ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[3]  ; AB10  ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[4]  ; U11   ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[5]  ; W20   ; 5        ; 41           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[6]  ; W10   ; 3        ; 19           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[7]  ; AA20  ; 4        ; 37           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[8]  ; AA10  ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_mul[9]  ; V16   ; 4        ; 37           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[0]  ; W1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[10] ; U1    ; 2        ; 0            ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[11] ; V3    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[12] ; M5    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[13] ; M8    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[14] ; P8    ; 2        ; 0            ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[15] ; W2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[16] ; Y4    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[17] ; N8    ; 2        ; 0            ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[18] ; M1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[19] ; E6    ; 8        ; 1            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[1]  ; N2    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[20] ; AB5   ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[21] ; Y6    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[22] ; V6    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[23] ; R8    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[24] ; Y2    ; 2        ; 0            ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[25] ; R9    ; 3        ; 1            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[26] ; T9    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[27] ; Y3    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[28] ; T7    ; 2        ; 0            ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[29] ; T3    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[2]  ; K19   ; 6        ; 41           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[30] ; H9    ; 8        ; 7            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[31] ; AB4   ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[3]  ; L6    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[4]  ; P2    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[5]  ; N1    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[6]  ; M3    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[7]  ; M2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[8]  ; N7    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; result_sub[9]  ; Y1    ; 2        ; 0            ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R21n, DEV_OE         ; Use as regular IO        ; dataA[12]               ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R21p, DEV_CLRn       ; Use as regular IO        ; dataB[5]                ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE      ; Use as regular IO        ; result_mul[17]          ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR      ; Use as regular IO        ; dataB[16]               ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR         ; Use as regular IO        ; dataA[16]               ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 31 ( 16 % )   ; 2.5V          ; --           ;
; 2        ; 46 / 46 ( 100 % ) ; 2.5V          ; --           ;
; 3        ; 44 / 46 ( 96 % )  ; 2.5V          ; --           ;
; 4        ; 37 / 39 ( 95 % )  ; 2.5V          ; --           ;
; 5        ; 44 / 46 ( 96 % )  ; 2.5V          ; --           ;
; 6        ; 12 / 43 ( 28 % )  ; 2.5V          ; --           ;
; 7        ; 6 / 47 ( 13 % )   ; 2.5V          ; --           ;
; 8        ; 4 / 43 ( 9 % )    ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 298        ; 7        ; dataB[20]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 3        ; result_add[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA4      ; 106        ; 3        ; result_div[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA5      ; 108        ; 3        ; result_add[23]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; result_div[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 123        ; 3        ; result_div[20]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 126        ; 3        ; result_div[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 132        ; 3        ; result_mul[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; dataB[25]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 140        ; 4        ; result_div[29]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; result_mul[29]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; dataA[23]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA18     ; 163        ; 4        ; result_mul[19]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA19     ; 164        ; 4        ; result_mul[30]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA20     ; 169        ; 4        ; result_mul[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA21     ; 179        ; 5        ; dataA[2]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA22     ; 178        ; 5        ; dataA[28]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; result_div[17]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB4      ; 107        ; 3        ; result_sub[31]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB5      ; 109        ; 3        ; result_sub[20]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; result_div[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 124        ; 3        ; result_mul[31]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 127        ; 3        ; result_div[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 133        ; 3        ; result_mul[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; dataA[27]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; dataB[29]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; result_mul[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; dataA[25]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB18     ; 162        ; 4        ; dataA[26]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 165        ; 4        ; dataA[21]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB20     ; 170        ; 4        ; result_mul[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 297        ; 7        ; dataA[6]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; result_div[28]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; dataA[19]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; result_div[25]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; result_sub[19]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; result_div[30]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; result_div[27]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; result_add[30]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 341        ; 8        ; result_add[29]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; result_sub[30]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; dataB[19]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; result_div[24]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 241        ; 6        ; dataB[14]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; result_mul[14]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; result_sub[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; dataA[16]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; result_sub[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 50         ; 2        ; result_add[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; dataB[11]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 232        ; 6        ; dataA[14]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; dataB[16]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 234        ; 6        ; result_mul[17]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 45         ; 2        ; result_sub[18]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 44         ; 2        ; result_sub[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 47         ; 2        ; result_sub[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 46         ; 2        ; result_add[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 51         ; 2        ; result_sub[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ; 43         ; 2        ; result_add[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M7       ; 65         ; 2        ; result_add[15]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M8       ; 66         ; 2        ; result_sub[13]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; dataA[20]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 222        ; 5        ; dataA[18]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; dataB[7]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 220        ; 5        ; dataA[5]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 219        ; 5        ; dataB[12]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 218        ; 5        ; dataA[7]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 49         ; 2        ; result_sub[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 48         ; 2        ; result_sub[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; result_add[20]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N6       ; 64         ; 2        ; result_add[13]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N7       ; 73         ; 2        ; result_sub[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N8       ; 67         ; 2        ; result_sub[17]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; dataA[3]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 196        ; 5        ; dataA[8]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 205        ; 5        ; dataA[4]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 214        ; 5        ; dataB[17]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 215        ; 5        ; dataB[8]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 213        ; 5        ; dataB[15]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 212        ; 5        ; dataB[6]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 217        ; 5        ; dataB[5]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 216        ; 5        ; dataA[12]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 53         ; 2        ; result_add[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 52         ; 2        ; result_sub[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 58         ; 2        ; result_add[16]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 57         ; 2        ; result_add[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ; 63         ; 2        ; result_add[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P6       ; 79         ; 2        ; result_add[17]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 74         ; 2        ; result_add[27]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P8       ; 86         ; 2        ; result_sub[14]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; result_mul[25]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P15      ; 192        ; 5        ; dataA[13]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 193        ; 5        ; dataB[3]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P17      ; 197        ; 5        ; dataB[4]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; dataA[9]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 211        ; 5        ; dataB[13]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 210        ; 5        ; dataB[22]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 55         ; 2        ; result_add[18]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ; 54         ; 2        ; result_add[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; result_add[26]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R6       ; 83         ; 2        ; result_add[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R7       ; 84         ; 2        ; result_div[21]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R8       ; 87         ; 2        ; result_sub[23]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R9       ; 88         ; 3        ; result_sub[25]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 90         ; 3        ; result_add[22]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 97         ; 3        ; result_add[19]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 98         ; 3        ; result_div[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 153        ; 4        ; dataB[27]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 175        ; 4        ; dataA[15]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 176        ; 4        ; result_mul[24]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R16      ; 172        ; 4        ; result_mul[13]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R17      ; 194        ; 5        ; dataA[29]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 203        ; 5        ; dataB[2]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ; 204        ; 5        ; dataA[10]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 200        ; 5        ; dataA[0]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ; 207        ; 5        ; dataB[0]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 206        ; 5        ; dataB[10]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 41         ; 2        ; dataB[31]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T2       ; 40         ; 2        ; dataA[31]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 72         ; 2        ; result_sub[29]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T4       ; 81         ; 2        ; result_add[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T5       ; 82         ; 2        ; result_add[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; result_sub[28]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T8       ; 89         ; 3        ; result_add[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 91         ; 3        ; result_sub[26]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 121        ; 3        ; result_div[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 125        ; 3        ; result_div[19]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 148        ; 4        ; result_mul[23]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; result_mul[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 161        ; 4        ; result_mul[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 171        ; 4        ; result_mul[20]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ; 181        ; 5        ; dataA[17]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T18      ; 182        ; 5        ; result_mul[18]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; result_sub[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U2       ; 59         ; 2        ; result_add[21]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; result_add[25]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U8       ; 95         ; 3        ; result_add[28]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U9       ; 112        ; 3        ; result_div[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 122        ; 3        ; result_div[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ; 128        ; 3        ; result_mul[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U12      ; 147        ; 4        ; result_mul[26]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 156        ; 4        ; dataB[26]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ; 174        ; 4        ; result_mul[27]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 173        ; 4        ; result_mul[15]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; result_add[31]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U20      ; 187        ; 5        ; result_div[31]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 202        ; 5        ; dataB[1]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 201        ; 5        ; result_div[26]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 62         ; 2        ; result_add[14]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V2       ; 61         ; 2        ; result_add[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 78         ; 2        ; result_sub[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 77         ; 2        ; result_add[24]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V5       ; 93         ; 3        ; result_div[13]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V6       ; 92         ; 3        ; result_sub[22]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V7       ; 105        ; 3        ; result_div[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V8       ; 113        ; 3        ; result_div[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 119        ; 3        ; dataB[18]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 120        ; 3        ; result_div[16]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 129        ; 3        ; dataB[21]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 142        ; 4        ; result_div[23]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 154        ; 4        ; dataB[30]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 157        ; 4        ; dataA[30]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 158        ; 4        ; result_mul[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 168        ; 4        ; result_mul[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; dataB[23]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 198        ; 5        ; dataB[9]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 69         ; 2        ; result_sub[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W2       ; 68         ; 2        ; result_sub[15]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; result_div[18]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W7       ; 110        ; 3        ; result_div[15]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W8       ; 114        ; 3        ; result_div[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; result_mul[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; dataA[24]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 155        ; 4        ; dataB[28]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 159        ; 4        ; result_mul[22]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; dataA[22]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; result_mul[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W20      ; 183        ; 5        ; result_mul[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 191        ; 5        ; dataA[1]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W22      ; 190        ; 5        ; dataA[11]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y1       ; 71         ; 2        ; result_sub[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y2       ; 70         ; 2        ; result_sub[24]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y3       ; 99         ; 3        ; result_sub[27]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y4       ; 96         ; 3        ; result_sub[16]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; result_sub[21]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y7       ; 111        ; 3        ; result_div[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 117        ; 3        ; result_div[14]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; result_div[22]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; result_mul[28]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; result_mul[16]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; result_mul[21]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y22      ; 185        ; 5        ; dataB[24]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; result_add[0]  ; Incomplete set of assignments ;
; result_add[1]  ; Incomplete set of assignments ;
; result_add[2]  ; Incomplete set of assignments ;
; result_add[3]  ; Incomplete set of assignments ;
; result_add[4]  ; Incomplete set of assignments ;
; result_add[5]  ; Incomplete set of assignments ;
; result_add[6]  ; Incomplete set of assignments ;
; result_add[7]  ; Incomplete set of assignments ;
; result_add[8]  ; Incomplete set of assignments ;
; result_add[9]  ; Incomplete set of assignments ;
; result_add[10] ; Incomplete set of assignments ;
; result_add[11] ; Incomplete set of assignments ;
; result_add[12] ; Incomplete set of assignments ;
; result_add[13] ; Incomplete set of assignments ;
; result_add[14] ; Incomplete set of assignments ;
; result_add[15] ; Incomplete set of assignments ;
; result_add[16] ; Incomplete set of assignments ;
; result_add[17] ; Incomplete set of assignments ;
; result_add[18] ; Incomplete set of assignments ;
; result_add[19] ; Incomplete set of assignments ;
; result_add[20] ; Incomplete set of assignments ;
; result_add[21] ; Incomplete set of assignments ;
; result_add[22] ; Incomplete set of assignments ;
; result_add[23] ; Incomplete set of assignments ;
; result_add[24] ; Incomplete set of assignments ;
; result_add[25] ; Incomplete set of assignments ;
; result_add[26] ; Incomplete set of assignments ;
; result_add[27] ; Incomplete set of assignments ;
; result_add[28] ; Incomplete set of assignments ;
; result_add[29] ; Incomplete set of assignments ;
; result_add[30] ; Incomplete set of assignments ;
; result_add[31] ; Incomplete set of assignments ;
; result_sub[0]  ; Incomplete set of assignments ;
; result_sub[1]  ; Incomplete set of assignments ;
; result_sub[2]  ; Incomplete set of assignments ;
; result_sub[3]  ; Incomplete set of assignments ;
; result_sub[4]  ; Incomplete set of assignments ;
; result_sub[5]  ; Incomplete set of assignments ;
; result_sub[6]  ; Incomplete set of assignments ;
; result_sub[7]  ; Incomplete set of assignments ;
; result_sub[8]  ; Incomplete set of assignments ;
; result_sub[9]  ; Incomplete set of assignments ;
; result_sub[10] ; Incomplete set of assignments ;
; result_sub[11] ; Incomplete set of assignments ;
; result_sub[12] ; Incomplete set of assignments ;
; result_sub[13] ; Incomplete set of assignments ;
; result_sub[14] ; Incomplete set of assignments ;
; result_sub[15] ; Incomplete set of assignments ;
; result_sub[16] ; Incomplete set of assignments ;
; result_sub[17] ; Incomplete set of assignments ;
; result_sub[18] ; Incomplete set of assignments ;
; result_sub[19] ; Incomplete set of assignments ;
; result_sub[20] ; Incomplete set of assignments ;
; result_sub[21] ; Incomplete set of assignments ;
; result_sub[22] ; Incomplete set of assignments ;
; result_sub[23] ; Incomplete set of assignments ;
; result_sub[24] ; Incomplete set of assignments ;
; result_sub[25] ; Incomplete set of assignments ;
; result_sub[26] ; Incomplete set of assignments ;
; result_sub[27] ; Incomplete set of assignments ;
; result_sub[28] ; Incomplete set of assignments ;
; result_sub[29] ; Incomplete set of assignments ;
; result_sub[30] ; Incomplete set of assignments ;
; result_sub[31] ; Incomplete set of assignments ;
; result_mul[0]  ; Incomplete set of assignments ;
; result_mul[1]  ; Incomplete set of assignments ;
; result_mul[2]  ; Incomplete set of assignments ;
; result_mul[3]  ; Incomplete set of assignments ;
; result_mul[4]  ; Incomplete set of assignments ;
; result_mul[5]  ; Incomplete set of assignments ;
; result_mul[6]  ; Incomplete set of assignments ;
; result_mul[7]  ; Incomplete set of assignments ;
; result_mul[8]  ; Incomplete set of assignments ;
; result_mul[9]  ; Incomplete set of assignments ;
; result_mul[10] ; Incomplete set of assignments ;
; result_mul[11] ; Incomplete set of assignments ;
; result_mul[12] ; Incomplete set of assignments ;
; result_mul[13] ; Incomplete set of assignments ;
; result_mul[14] ; Incomplete set of assignments ;
; result_mul[15] ; Incomplete set of assignments ;
; result_mul[16] ; Incomplete set of assignments ;
; result_mul[17] ; Incomplete set of assignments ;
; result_mul[18] ; Incomplete set of assignments ;
; result_mul[19] ; Incomplete set of assignments ;
; result_mul[20] ; Incomplete set of assignments ;
; result_mul[21] ; Incomplete set of assignments ;
; result_mul[22] ; Incomplete set of assignments ;
; result_mul[23] ; Incomplete set of assignments ;
; result_mul[24] ; Incomplete set of assignments ;
; result_mul[25] ; Incomplete set of assignments ;
; result_mul[26] ; Incomplete set of assignments ;
; result_mul[27] ; Incomplete set of assignments ;
; result_mul[28] ; Incomplete set of assignments ;
; result_mul[29] ; Incomplete set of assignments ;
; result_mul[30] ; Incomplete set of assignments ;
; result_mul[31] ; Incomplete set of assignments ;
; result_div[0]  ; Incomplete set of assignments ;
; result_div[1]  ; Incomplete set of assignments ;
; result_div[2]  ; Incomplete set of assignments ;
; result_div[3]  ; Incomplete set of assignments ;
; result_div[4]  ; Incomplete set of assignments ;
; result_div[5]  ; Incomplete set of assignments ;
; result_div[6]  ; Incomplete set of assignments ;
; result_div[7]  ; Incomplete set of assignments ;
; result_div[8]  ; Incomplete set of assignments ;
; result_div[9]  ; Incomplete set of assignments ;
; result_div[10] ; Incomplete set of assignments ;
; result_div[11] ; Incomplete set of assignments ;
; result_div[12] ; Incomplete set of assignments ;
; result_div[13] ; Incomplete set of assignments ;
; result_div[14] ; Incomplete set of assignments ;
; result_div[15] ; Incomplete set of assignments ;
; result_div[16] ; Incomplete set of assignments ;
; result_div[17] ; Incomplete set of assignments ;
; result_div[18] ; Incomplete set of assignments ;
; result_div[19] ; Incomplete set of assignments ;
; result_div[20] ; Incomplete set of assignments ;
; result_div[21] ; Incomplete set of assignments ;
; result_div[22] ; Incomplete set of assignments ;
; result_div[23] ; Incomplete set of assignments ;
; result_div[24] ; Incomplete set of assignments ;
; result_div[25] ; Incomplete set of assignments ;
; result_div[26] ; Incomplete set of assignments ;
; result_div[27] ; Incomplete set of assignments ;
; result_div[28] ; Incomplete set of assignments ;
; result_div[29] ; Incomplete set of assignments ;
; result_div[30] ; Incomplete set of assignments ;
; result_div[31] ; Incomplete set of assignments ;
; clk            ; Incomplete set of assignments ;
; dataA[31]      ; Incomplete set of assignments ;
; dataB[31]      ; Incomplete set of assignments ;
; dataA[23]      ; Incomplete set of assignments ;
; dataA[24]      ; Incomplete set of assignments ;
; dataA[25]      ; Incomplete set of assignments ;
; dataA[26]      ; Incomplete set of assignments ;
; dataA[27]      ; Incomplete set of assignments ;
; dataA[28]      ; Incomplete set of assignments ;
; dataA[29]      ; Incomplete set of assignments ;
; dataA[30]      ; Incomplete set of assignments ;
; dataA[11]      ; Incomplete set of assignments ;
; dataA[12]      ; Incomplete set of assignments ;
; dataA[13]      ; Incomplete set of assignments ;
; dataA[14]      ; Incomplete set of assignments ;
; dataA[15]      ; Incomplete set of assignments ;
; dataA[16]      ; Incomplete set of assignments ;
; dataA[17]      ; Incomplete set of assignments ;
; dataA[18]      ; Incomplete set of assignments ;
; dataA[19]      ; Incomplete set of assignments ;
; dataA[20]      ; Incomplete set of assignments ;
; dataA[21]      ; Incomplete set of assignments ;
; dataA[22]      ; Incomplete set of assignments ;
; dataA[0]       ; Incomplete set of assignments ;
; dataA[1]       ; Incomplete set of assignments ;
; dataA[2]       ; Incomplete set of assignments ;
; dataA[3]       ; Incomplete set of assignments ;
; dataA[4]       ; Incomplete set of assignments ;
; dataA[5]       ; Incomplete set of assignments ;
; dataA[6]       ; Incomplete set of assignments ;
; dataA[7]       ; Incomplete set of assignments ;
; dataA[8]       ; Incomplete set of assignments ;
; dataA[9]       ; Incomplete set of assignments ;
; dataA[10]      ; Incomplete set of assignments ;
; dataB[23]      ; Incomplete set of assignments ;
; dataB[24]      ; Incomplete set of assignments ;
; dataB[25]      ; Incomplete set of assignments ;
; dataB[26]      ; Incomplete set of assignments ;
; dataB[27]      ; Incomplete set of assignments ;
; dataB[28]      ; Incomplete set of assignments ;
; dataB[29]      ; Incomplete set of assignments ;
; dataB[30]      ; Incomplete set of assignments ;
; dataB[11]      ; Incomplete set of assignments ;
; dataB[12]      ; Incomplete set of assignments ;
; dataB[13]      ; Incomplete set of assignments ;
; dataB[14]      ; Incomplete set of assignments ;
; dataB[15]      ; Incomplete set of assignments ;
; dataB[16]      ; Incomplete set of assignments ;
; dataB[17]      ; Incomplete set of assignments ;
; dataB[18]      ; Incomplete set of assignments ;
; dataB[19]      ; Incomplete set of assignments ;
; dataB[20]      ; Incomplete set of assignments ;
; dataB[21]      ; Incomplete set of assignments ;
; dataB[22]      ; Incomplete set of assignments ;
; dataB[0]       ; Incomplete set of assignments ;
; dataB[1]       ; Incomplete set of assignments ;
; dataB[2]       ; Incomplete set of assignments ;
; dataB[3]       ; Incomplete set of assignments ;
; dataB[4]       ; Incomplete set of assignments ;
; dataB[5]       ; Incomplete set of assignments ;
; dataB[6]       ; Incomplete set of assignments ;
; dataB[7]       ; Incomplete set of assignments ;
; dataB[8]       ; Incomplete set of assignments ;
; dataB[9]       ; Incomplete set of assignments ;
; dataB[10]      ; Incomplete set of assignments ;
; result_add[0]  ; Missing location assignment   ;
; result_add[1]  ; Missing location assignment   ;
; result_add[2]  ; Missing location assignment   ;
; result_add[3]  ; Missing location assignment   ;
; result_add[4]  ; Missing location assignment   ;
; result_add[5]  ; Missing location assignment   ;
; result_add[6]  ; Missing location assignment   ;
; result_add[7]  ; Missing location assignment   ;
; result_add[8]  ; Missing location assignment   ;
; result_add[9]  ; Missing location assignment   ;
; result_add[10] ; Missing location assignment   ;
; result_add[11] ; Missing location assignment   ;
; result_add[12] ; Missing location assignment   ;
; result_add[13] ; Missing location assignment   ;
; result_add[14] ; Missing location assignment   ;
; result_add[15] ; Missing location assignment   ;
; result_add[16] ; Missing location assignment   ;
; result_add[17] ; Missing location assignment   ;
; result_add[18] ; Missing location assignment   ;
; result_add[19] ; Missing location assignment   ;
; result_add[20] ; Missing location assignment   ;
; result_add[21] ; Missing location assignment   ;
; result_add[22] ; Missing location assignment   ;
; result_add[23] ; Missing location assignment   ;
; result_add[24] ; Missing location assignment   ;
; result_add[25] ; Missing location assignment   ;
; result_add[26] ; Missing location assignment   ;
; result_add[27] ; Missing location assignment   ;
; result_add[28] ; Missing location assignment   ;
; result_add[29] ; Missing location assignment   ;
; result_add[30] ; Missing location assignment   ;
; result_add[31] ; Missing location assignment   ;
; result_sub[0]  ; Missing location assignment   ;
; result_sub[1]  ; Missing location assignment   ;
; result_sub[2]  ; Missing location assignment   ;
; result_sub[3]  ; Missing location assignment   ;
; result_sub[4]  ; Missing location assignment   ;
; result_sub[5]  ; Missing location assignment   ;
; result_sub[6]  ; Missing location assignment   ;
; result_sub[7]  ; Missing location assignment   ;
; result_sub[8]  ; Missing location assignment   ;
; result_sub[9]  ; Missing location assignment   ;
; result_sub[10] ; Missing location assignment   ;
; result_sub[11] ; Missing location assignment   ;
; result_sub[12] ; Missing location assignment   ;
; result_sub[13] ; Missing location assignment   ;
; result_sub[14] ; Missing location assignment   ;
; result_sub[15] ; Missing location assignment   ;
; result_sub[16] ; Missing location assignment   ;
; result_sub[17] ; Missing location assignment   ;
; result_sub[18] ; Missing location assignment   ;
; result_sub[19] ; Missing location assignment   ;
; result_sub[20] ; Missing location assignment   ;
; result_sub[21] ; Missing location assignment   ;
; result_sub[22] ; Missing location assignment   ;
; result_sub[23] ; Missing location assignment   ;
; result_sub[24] ; Missing location assignment   ;
; result_sub[25] ; Missing location assignment   ;
; result_sub[26] ; Missing location assignment   ;
; result_sub[27] ; Missing location assignment   ;
; result_sub[28] ; Missing location assignment   ;
; result_sub[29] ; Missing location assignment   ;
; result_sub[30] ; Missing location assignment   ;
; result_sub[31] ; Missing location assignment   ;
; result_mul[0]  ; Missing location assignment   ;
; result_mul[1]  ; Missing location assignment   ;
; result_mul[2]  ; Missing location assignment   ;
; result_mul[3]  ; Missing location assignment   ;
; result_mul[4]  ; Missing location assignment   ;
; result_mul[5]  ; Missing location assignment   ;
; result_mul[6]  ; Missing location assignment   ;
; result_mul[7]  ; Missing location assignment   ;
; result_mul[8]  ; Missing location assignment   ;
; result_mul[9]  ; Missing location assignment   ;
; result_mul[10] ; Missing location assignment   ;
; result_mul[11] ; Missing location assignment   ;
; result_mul[12] ; Missing location assignment   ;
; result_mul[13] ; Missing location assignment   ;
; result_mul[14] ; Missing location assignment   ;
; result_mul[15] ; Missing location assignment   ;
; result_mul[16] ; Missing location assignment   ;
; result_mul[17] ; Missing location assignment   ;
; result_mul[18] ; Missing location assignment   ;
; result_mul[19] ; Missing location assignment   ;
; result_mul[20] ; Missing location assignment   ;
; result_mul[21] ; Missing location assignment   ;
; result_mul[22] ; Missing location assignment   ;
; result_mul[23] ; Missing location assignment   ;
; result_mul[24] ; Missing location assignment   ;
; result_mul[25] ; Missing location assignment   ;
; result_mul[26] ; Missing location assignment   ;
; result_mul[27] ; Missing location assignment   ;
; result_mul[28] ; Missing location assignment   ;
; result_mul[29] ; Missing location assignment   ;
; result_mul[30] ; Missing location assignment   ;
; result_mul[31] ; Missing location assignment   ;
; result_div[0]  ; Missing location assignment   ;
; result_div[1]  ; Missing location assignment   ;
; result_div[2]  ; Missing location assignment   ;
; result_div[3]  ; Missing location assignment   ;
; result_div[4]  ; Missing location assignment   ;
; result_div[5]  ; Missing location assignment   ;
; result_div[6]  ; Missing location assignment   ;
; result_div[7]  ; Missing location assignment   ;
; result_div[8]  ; Missing location assignment   ;
; result_div[9]  ; Missing location assignment   ;
; result_div[10] ; Missing location assignment   ;
; result_div[11] ; Missing location assignment   ;
; result_div[12] ; Missing location assignment   ;
; result_div[13] ; Missing location assignment   ;
; result_div[14] ; Missing location assignment   ;
; result_div[15] ; Missing location assignment   ;
; result_div[16] ; Missing location assignment   ;
; result_div[17] ; Missing location assignment   ;
; result_div[18] ; Missing location assignment   ;
; result_div[19] ; Missing location assignment   ;
; result_div[20] ; Missing location assignment   ;
; result_div[21] ; Missing location assignment   ;
; result_div[22] ; Missing location assignment   ;
; result_div[23] ; Missing location assignment   ;
; result_div[24] ; Missing location assignment   ;
; result_div[25] ; Missing location assignment   ;
; result_div[26] ; Missing location assignment   ;
; result_div[27] ; Missing location assignment   ;
; result_div[28] ; Missing location assignment   ;
; result_div[29] ; Missing location assignment   ;
; result_div[30] ; Missing location assignment   ;
; result_div[31] ; Missing location assignment   ;
; clk            ; Missing location assignment   ;
; dataA[31]      ; Missing location assignment   ;
; dataB[31]      ; Missing location assignment   ;
; dataA[23]      ; Missing location assignment   ;
; dataA[24]      ; Missing location assignment   ;
; dataA[25]      ; Missing location assignment   ;
; dataA[26]      ; Missing location assignment   ;
; dataA[27]      ; Missing location assignment   ;
; dataA[28]      ; Missing location assignment   ;
; dataA[29]      ; Missing location assignment   ;
; dataA[30]      ; Missing location assignment   ;
; dataA[11]      ; Missing location assignment   ;
; dataA[12]      ; Missing location assignment   ;
; dataA[13]      ; Missing location assignment   ;
; dataA[14]      ; Missing location assignment   ;
; dataA[15]      ; Missing location assignment   ;
; dataA[16]      ; Missing location assignment   ;
; dataA[17]      ; Missing location assignment   ;
; dataA[18]      ; Missing location assignment   ;
; dataA[19]      ; Missing location assignment   ;
; dataA[20]      ; Missing location assignment   ;
; dataA[21]      ; Missing location assignment   ;
; dataA[22]      ; Missing location assignment   ;
; dataA[0]       ; Missing location assignment   ;
; dataA[1]       ; Missing location assignment   ;
; dataA[2]       ; Missing location assignment   ;
; dataA[3]       ; Missing location assignment   ;
; dataA[4]       ; Missing location assignment   ;
; dataA[5]       ; Missing location assignment   ;
; dataA[6]       ; Missing location assignment   ;
; dataA[7]       ; Missing location assignment   ;
; dataA[8]       ; Missing location assignment   ;
; dataA[9]       ; Missing location assignment   ;
; dataA[10]      ; Missing location assignment   ;
; dataB[23]      ; Missing location assignment   ;
; dataB[24]      ; Missing location assignment   ;
; dataB[25]      ; Missing location assignment   ;
; dataB[26]      ; Missing location assignment   ;
; dataB[27]      ; Missing location assignment   ;
; dataB[28]      ; Missing location assignment   ;
; dataB[29]      ; Missing location assignment   ;
; dataB[30]      ; Missing location assignment   ;
; dataB[11]      ; Missing location assignment   ;
; dataB[12]      ; Missing location assignment   ;
; dataB[13]      ; Missing location assignment   ;
; dataB[14]      ; Missing location assignment   ;
; dataB[15]      ; Missing location assignment   ;
; dataB[16]      ; Missing location assignment   ;
; dataB[17]      ; Missing location assignment   ;
; dataB[18]      ; Missing location assignment   ;
; dataB[19]      ; Missing location assignment   ;
; dataB[20]      ; Missing location assignment   ;
; dataB[21]      ; Missing location assignment   ;
; dataB[22]      ; Missing location assignment   ;
; dataB[0]       ; Missing location assignment   ;
; dataB[1]       ; Missing location assignment   ;
; dataB[2]       ; Missing location assignment   ;
; dataB[3]       ; Missing location assignment   ;
; dataB[4]       ; Missing location assignment   ;
; dataB[5]       ; Missing location assignment   ;
; dataB[6]       ; Missing location assignment   ;
; dataB[7]       ; Missing location assignment   ;
; dataB[8]       ; Missing location assignment   ;
; dataB[9]       ; Missing location assignment   ;
; dataB[10]      ; Missing location assignment   ;
+----------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |FPU                                                                         ; 2526 (1)    ; 1852 (0)                  ; 0 (0)         ; 5337        ; 11   ; 23           ; 1       ; 11        ; 193  ; 0            ; 674 (1)      ; 308 (0)           ; 1544 (0)         ; |FPU                                                                                                                                                                                                                                                                                                                                                            ; FPU                             ; work         ;
;    |FPU_add:u_FPU_add|                                                       ; 1043 (0)    ; 740 (0)                   ; 0 (0)         ; 122         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 303 (0)      ; 138 (0)           ; 602 (0)          ; |FPU|FPU_add:u_FPU_add                                                                                                                                                                                                                                                                                                                                          ; FPU_add                         ; work         ;
;       |FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|        ; 1043 (518)  ; 740 (476)                 ; 0 (0)         ; 122         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 303 (84)     ; 138 (135)         ; 602 (271)        ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component                                                                                                                                                                                                                                                                            ; FPU_add_altfp_add_sub_c6j       ; work         ;
;          |FPU_add_altbarrel_shift_28g:rbarrel_shift|                         ; 81 (81)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 1 (1)             ; 30 (30)          ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_28g:rbarrel_shift                                                                                                                                                                                                                                  ; FPU_add_altbarrel_shift_28g     ; work         ;
;          |FPU_add_altbarrel_shift_s4e:lbarrel_shift|                         ; 112 (112)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 55 (55)          ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_s4e:lbarrel_shift                                                                                                                                                                                                                                  ; FPU_add_altbarrel_shift_s4e     ; work         ;
;          |FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|                ; 24 (21)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (14)      ; 0 (0)             ; 7 (6)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt                                                                                                                                                                                                                         ; FPU_add_altpriority_encoder_cna ; work         ;
;             |FPU_add_altpriority_encoder_ii9:altpriority_encoder21|          ; 4 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (1)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21                                                                                                                                                                   ; FPU_add_altpriority_encoder_ii9 ; work         ;
;                |FPU_add_altpriority_encoder_vh8:altpriority_encoder23|       ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                             ; FPU_add_altpriority_encoder_vh8 ; work         ;
;                   |FPU_add_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder23|FPU_add_altpriority_encoder_qh8:altpriority_encoder25                                                       ; FPU_add_altpriority_encoder_qh8 ; work         ;
;                |FPU_add_altpriority_encoder_vh8:altpriority_encoder24|       ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                             ; FPU_add_altpriority_encoder_vh8 ; work         ;
;                   |FPU_add_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder24|FPU_add_altpriority_encoder_qh8:altpriority_encoder25                                                       ; FPU_add_altpriority_encoder_qh8 ; work         ;
;                   |FPU_add_altpriority_encoder_qh8:altpriority_encoder26|    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder24|FPU_add_altpriority_encoder_qh8:altpriority_encoder26                                                       ; FPU_add_altpriority_encoder_qh8 ; work         ;
;                      |FPU_add_altpriority_encoder_nh8:altpriority_encoder27| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder24|FPU_add_altpriority_encoder_qh8:altpriority_encoder26|FPU_add_altpriority_encoder_nh8:altpriority_encoder27 ; FPU_add_altpriority_encoder_nh8 ; work         ;
;          |FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|                ; 20 (20)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 9 (9)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt                                                                                                                                                                                                                         ; FPU_add_altpriority_encoder_ou8 ; work         ;
;          |altshift_taps:input_is_infinite_dffe1_rtl_0|                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0                                                                                                                                                                                                                                ; altshift_taps                   ; work         ;
;             |shift_taps_26m:auto_generated|                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated                                                                                                                                                                                                  ; shift_taps_26m                  ; work         ;
;                |altsyncram_6b81:altsyncram2|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated|altsyncram_6b81:altsyncram2                                                                                                                                                                      ; altsyncram_6b81                 ; work         ;
;                |cntr_5pf:cntr1|                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated|cntr_5pf:cntr1                                                                                                                                                                                   ; cntr_5pf                        ; work         ;
;          |altshift_taps:man_res_is_not_zero_dffe31_rtl_0|                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 74          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0                                                                                                                                                                                                                             ; altshift_taps                   ; work         ;
;             |shift_taps_96m:auto_generated|                                  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 74          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated                                                                                                                                                                                               ; shift_taps_96m                  ; work         ;
;                |altsyncram_td81:altsyncram2|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 74          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|altsyncram_td81:altsyncram2                                                                                                                                                                   ; altsyncram_td81                 ; work         ;
;                |cntr_tof:cntr1|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|cntr_tof:cntr1                                                                                                                                                                                ; cntr_tof                        ; work         ;
;          |lpm_add_sub:add_sub1|                                              ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 8 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_eqj:auto_generated|                                     ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 8 (8)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated                                                                                                                                                                                                                            ; add_sub_eqj                     ; work         ;
;          |lpm_add_sub:add_sub2|                                              ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_eqj:auto_generated|                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated                                                                                                                                                                                                                            ; add_sub_eqj                     ; work         ;
;          |lpm_add_sub:add_sub3|                                              ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 3 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_00f:auto_generated|                                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3|add_sub_00f:auto_generated                                                                                                                                                                                                                            ; add_sub_00f                     ; work         ;
;          |lpm_add_sub:add_sub4|                                              ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 1 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_2ve:auto_generated|                                     ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4|add_sub_2ve:auto_generated                                                                                                                                                                                                                            ; add_sub_2ve                     ; work         ;
;          |lpm_add_sub:add_sub5|                                              ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_dpj:auto_generated|                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5|add_sub_dpj:auto_generated                                                                                                                                                                                                                            ; add_sub_dpj                     ; work         ;
;          |lpm_add_sub:add_sub6|                                              ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_2ve:auto_generated|                                     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub6|add_sub_2ve:auto_generated                                                                                                                                                                                                                            ; add_sub_2ve                     ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                   ; 50 (0)      ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 31 (0)           ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                            ; lpm_add_sub                     ; work         ;
;             |add_sub_eij:auto_generated|                                     ; 50 (50)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 31 (31)          ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_eij:auto_generated                                                                                                                                                                                                                 ; add_sub_eij                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                  ; 42 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 27 (0)           ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 42 (42)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 27 (27)          ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_j3j:auto_generated                                                                                                                                                                                                                ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                  ; 30 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 27 (0)           ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 30 (30)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 27 (27)          ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_j3j:auto_generated                                                                                                                                                                                                                ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                     ; 50 (0)      ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 32 (0)           ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                              ; lpm_add_sub                     ; work         ;
;             |add_sub_eij:auto_generated|                                     ; 50 (50)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 32 (32)          ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_lower|add_sub_eij:auto_generated                                                                                                                                                                                                                   ; add_sub_eij                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                    ; 44 (0)      ; 29 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 29 (0)           ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 44 (44)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 29 (29)          ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_j3j:auto_generated                                                                                                                                                                                                                  ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                    ; 32 (0)      ; 29 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 29 (0)           ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 32 (32)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 29 (29)          ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_j3j:auto_generated                                                                                                                                                                                                                  ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                        ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                 ; lpm_add_sub                     ; work         ;
;             |add_sub_8ff:auto_generated|                                     ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ff:auto_generated                                                                                                                                                                                                      ; add_sub_8ff                     ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                       ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                ; lpm_compare                     ; work         ;
;             |cmpr_leg:auto_generated|                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_leg:auto_generated                                                                                                                                                                                                        ; cmpr_leg                        ; work         ;
;    |FPU_div:u_FPU_div|                                                       ; 349 (0)     ; 273 (0)                   ; 0 (0)         ; 5215        ; 8    ; 16           ; 0       ; 8         ; 0    ; 0            ; 74 (0)       ; 74 (0)            ; 201 (0)          ; |FPU|FPU_div:u_FPU_div                                                                                                                                                                                                                                                                                                                                          ; FPU_div                         ; work         ;
;       |FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|                ; 349 (0)     ; 273 (0)                   ; 0 (0)         ; 5215        ; 8    ; 16           ; 0       ; 8         ; 0    ; 0            ; 74 (0)       ; 74 (0)            ; 201 (0)          ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component                                                                                                                                                                                                                                                                                    ; FPU_div_altfp_div_idh           ; work         ;
;          |FPU_div_altfp_div_pst_ire:altfp_div_pst1|                          ; 349 (165)   ; 273 (161)                 ; 0 (0)         ; 5215        ; 8    ; 16           ; 0       ; 8         ; 0    ; 0            ; 74 (22)      ; 74 (70)           ; 201 (73)         ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1                                                                                                                                                                                                                                           ; FPU_div_altfp_div_pst_ire       ; work         ;
;             |altshift_taps:a_zero_b_not_dffe_2_rtl_0|                        ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0                                                                                                                                                                                                   ; altshift_taps                   ; work         ;
;                |shift_taps_16m:auto_generated|                               ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated                                                                                                                                                                     ; shift_taps_16m                  ; work         ;
;                   |altsyncram_5b81:altsyncram2|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2                                                                                                                                         ; altsyncram_5b81                 ; work         ;
;                   |cntr_7pf:cntr1|                                           ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|cntr_7pf:cntr1                                                                                                                                                      ; cntr_7pf                        ; work         ;
;                      |cmpr_jgc:cmpr4|                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|cntr_7pf:cntr1|cmpr_jgc:cmpr4                                                                                                                                       ; cmpr_jgc                        ; work         ;
;             |altshift_taps:exp_result_dffe_0_rtl_0|                          ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 90          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                     ; altshift_taps                   ; work         ;
;                |shift_taps_76m:auto_generated|                               ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 90          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated                                                                                                                                                                       ; shift_taps_76m                  ; work         ;
;                   |altsyncram_vd81:altsyncram2|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 90          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|altsyncram_vd81:altsyncram2                                                                                                                                           ; altsyncram_vd81                 ; work         ;
;                   |cntr_fqf:cntr1|                                           ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|cntr_fqf:cntr1                                                                                                                                                        ; cntr_fqf                        ; work         ;
;                      |cmpr_jgc:cmpr4|                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|cntr_fqf:cntr1|cmpr_jgc:cmpr4                                                                                                                                         ; cmpr_jgc                        ; work         ;
;             |altshift_taps:quotient_j_dffe_rtl_0|                            ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 196         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0                                                                                                                                                                                                       ; altshift_taps                   ; work         ;
;                |shift_taps_e6m:auto_generated|                               ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 196         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated                                                                                                                                                                         ; shift_taps_e6m                  ; work         ;
;                   |altsyncram_9e81:altsyncram2|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 196         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated|altsyncram_9e81:altsyncram2                                                                                                                                             ; altsyncram_9e81                 ; work         ;
;                   |cntr_0pf:cntr1|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated|cntr_0pf:cntr1                                                                                                                                                          ; cntr_0pf                        ; work         ;
;             |altshift_taps:sign_pipe_dffe_11_rtl_0|                          ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 285         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0                                                                                                                                                                                                     ; altshift_taps                   ; work         ;
;                |shift_taps_c6m:auto_generated|                               ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 285         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated                                                                                                                                                                       ; shift_taps_c6m                  ; work         ;
;                   |altsyncram_al31:altsyncram4|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 285         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4                                                                                                                                           ; altsyncram_al31                 ; work         ;
;                   |cntr_vof:cntr1|                                           ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|cntr_vof:cntr1                                                                                                                                                        ; cntr_vof                        ; work         ;
;             |altsyncram:altsyncram3|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                    ; altsyncram                      ; work         ;
;                |altsyncram_q3p:auto_generated|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated                                                                                                                                                                                      ; altsyncram_q3p                  ; work         ;
;             |lpm_add_sub:bias_addition|                                      ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                 ; lpm_add_sub                     ; work         ;
;                |add_sub_toi:auto_generated|                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_toi:auto_generated                                                                                                                                                                                      ; add_sub_toi                     ; work         ;
;             |lpm_add_sub:exp_sub|                                            ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;                |add_sub_ath:auto_generated|                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated                                                                                                                                                                                            ; add_sub_ath                     ; work         ;
;             |lpm_add_sub:quotient_process|                                   ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                              ; lpm_add_sub                     ; work         ;
;                |add_sub_hfi:auto_generated|                                  ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_hfi:auto_generated                                                                                                                                                                                   ; add_sub_hfi                     ; work         ;
;             |lpm_add_sub:remainder_sub_0|                                    ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 27 (0)           ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                               ; lpm_add_sub                     ; work         ;
;                |add_sub_p5i:auto_generated|                                  ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 27 (27)          ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated                                                                                                                                                                                    ; add_sub_p5i                     ; work         ;
;             |lpm_compare:cmpr2|                                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 1 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                         ; lpm_compare                     ; work         ;
;                |cmpr_cng:auto_generated|                                     ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 1 (1)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated                                                                                                                                                                                                 ; cmpr_cng                        ; work         ;
;             |lpm_mult:a1_prod|                                               ; 17 (0)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 11 (0)           ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                          ; lpm_mult                        ; work         ;
;                |mult_tcs:auto_generated|                                     ; 17 (17)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (11)          ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated                                                                                                                                                                                                  ; mult_tcs                        ; work         ;
;             |lpm_mult:b1_prod|                                               ; 18 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 16 (0)           ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                          ; lpm_mult                        ; work         ;
;                |mult_rcs:auto_generated|                                     ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 16 (16)          ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated                                                                                                                                                                                                  ; mult_rcs                        ; work         ;
;             |lpm_mult:q_partial_0|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                      ; lpm_mult                        ; work         ;
;                |mult_2ds:auto_generated|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated                                                                                                                                                                                              ; mult_2ds                        ; work         ;
;             |lpm_mult:q_partial_1|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                      ; lpm_mult                        ; work         ;
;                |mult_2ds:auto_generated|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated                                                                                                                                                                                              ; mult_2ds                        ; work         ;
;             |lpm_mult:remainder_mult_0|                                      ; 36 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 35 (0)           ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                 ; lpm_mult                        ; work         ;
;                |mult_3ds:auto_generated|                                     ; 36 (36)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 35 (35)          ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated                                                                                                                                                                                         ; mult_3ds                        ; work         ;
;    |FPU_mul:u_FPU_mul|                                                       ; 287 (0)     ; 266 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 21 (0)       ; 65 (0)            ; 201 (0)          ; |FPU|FPU_mul:u_FPU_mul                                                                                                                                                                                                                                                                                                                                          ; FPU_mul                         ; work         ;
;       |FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|              ; 287 (163)   ; 266 (142)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 21 (21)      ; 65 (30)           ; 201 (137)        ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component                                                                                                                                                                                                                                                                                  ; FPU_mul_altfp_mult_3tn          ; work         ;
;          |lpm_add_sub:exp_add_adder|                                         ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                        ; lpm_add_sub                     ; work         ;
;             |add_sub_hge:auto_generated|                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated                                                                                                                                                                                                                             ; add_sub_hge                     ; work         ;
;          |lpm_mult:man_product2_mult|                                        ; 115 (0)     ; 115 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 35 (0)            ; 80 (0)           ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                       ; lpm_mult                        ; work         ;
;             |mult_1ks:auto_generated|                                        ; 115 (115)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 35 (35)           ; 80 (80)          ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated                                                                                                                                                                                                                               ; mult_1ks                        ; work         ;
;    |FPU_sub:u_FPU_sub|                                                       ; 852 (0)     ; 573 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 275 (0)      ; 31 (0)            ; 546 (0)          ; |FPU|FPU_sub:u_FPU_sub                                                                                                                                                                                                                                                                                                                                          ; FPU_sub                         ; work         ;
;       |FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|        ; 852 (326)   ; 573 (313)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 275 (51)     ; 31 (30)           ; 546 (224)        ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component                                                                                                                                                                                                                                                                            ; FPU_sub_altfp_add_sub_d7j       ; work         ;
;          |FPU_sub_altbarrel_shift_28g:rbarrel_shift|                         ; 81 (81)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 1 (1)             ; 26 (26)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_28g:rbarrel_shift                                                                                                                                                                                                                                  ; FPU_sub_altbarrel_shift_28g     ; work         ;
;          |FPU_sub_altbarrel_shift_s4e:lbarrel_shift|                         ; 112 (112)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 50 (50)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_s4e:lbarrel_shift                                                                                                                                                                                                                                  ; FPU_sub_altbarrel_shift_s4e     ; work         ;
;          |FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|                ; 24 (21)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (15)      ; 0 (0)             ; 6 (5)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt                                                                                                                                                                                                                         ; FPU_sub_altpriority_encoder_cna ; work         ;
;             |FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|          ; 4 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (1)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21                                                                                                                                                                   ; FPU_sub_altpriority_encoder_ii9 ; work         ;
;                |FPU_sub_altpriority_encoder_vh8:altpriority_encoder23|       ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                             ; FPU_sub_altpriority_encoder_vh8 ; work         ;
;                   |FPU_sub_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; FPU_sub_altpriority_encoder_qh8 ; work         ;
;                |FPU_sub_altpriority_encoder_vh8:altpriority_encoder24|       ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                             ; FPU_sub_altpriority_encoder_vh8 ; work         ;
;                   |FPU_sub_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder24|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; FPU_sub_altpriority_encoder_qh8 ; work         ;
;                   |FPU_sub_altpriority_encoder_qh8:altpriority_encoder26|    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder24|FPU_sub_altpriority_encoder_qh8:altpriority_encoder26                                                       ; FPU_sub_altpriority_encoder_qh8 ; work         ;
;                      |FPU_sub_altpriority_encoder_nh8:altpriority_encoder27| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder24|FPU_sub_altpriority_encoder_qh8:altpriority_encoder26|FPU_sub_altpriority_encoder_nh8:altpriority_encoder27 ; FPU_sub_altpriority_encoder_nh8 ; work         ;
;          |FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|                ; 20 (20)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 11 (11)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt                                                                                                                                                                                                                         ; FPU_sub_altpriority_encoder_ou8 ; work         ;
;          |lpm_add_sub:add_sub1|                                              ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_eqj:auto_generated|                                     ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated                                                                                                                                                                                                                            ; add_sub_eqj                     ; work         ;
;          |lpm_add_sub:add_sub2|                                              ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_eqj:auto_generated|                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated                                                                                                                                                                                                                            ; add_sub_eqj                     ; work         ;
;          |lpm_add_sub:add_sub3|                                              ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 3 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_00f:auto_generated|                                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub3|add_sub_00f:auto_generated                                                                                                                                                                                                                            ; add_sub_00f                     ; work         ;
;          |lpm_add_sub:add_sub4|                                              ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_2ve:auto_generated|                                     ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub4|add_sub_2ve:auto_generated                                                                                                                                                                                                                            ; add_sub_2ve                     ; work         ;
;          |lpm_add_sub:add_sub5|                                              ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_dpj:auto_generated|                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub5|add_sub_dpj:auto_generated                                                                                                                                                                                                                            ; add_sub_dpj                     ; work         ;
;          |lpm_add_sub:add_sub6|                                              ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_2ve:auto_generated|                                     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub6|add_sub_2ve:auto_generated                                                                                                                                                                                                                            ; add_sub_2ve                     ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                   ; 50 (0)      ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 33 (0)           ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                            ; lpm_add_sub                     ; work         ;
;             |add_sub_eij:auto_generated|                                     ; 50 (50)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 33 (33)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_lower|add_sub_eij:auto_generated                                                                                                                                                                                                                 ; add_sub_eij                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                  ; 42 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 27 (0)           ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 42 (42)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 27 (27)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_j3j:auto_generated                                                                                                                                                                                                                ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                  ; 30 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 27 (0)           ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 30 (30)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 27 (27)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_j3j:auto_generated                                                                                                                                                                                                                ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                     ; 50 (0)      ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 32 (0)           ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                              ; lpm_add_sub                     ; work         ;
;             |add_sub_eij:auto_generated|                                     ; 50 (50)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 32 (32)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_lower|add_sub_eij:auto_generated                                                                                                                                                                                                                   ; add_sub_eij                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                    ; 44 (0)      ; 29 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 29 (0)           ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 44 (44)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 29 (29)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper0|add_sub_j3j:auto_generated                                                                                                                                                                                                                  ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                    ; 32 (0)      ; 29 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 29 (0)           ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 32 (32)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 29 (29)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper1|add_sub_j3j:auto_generated                                                                                                                                                                                                                  ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                        ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                 ; lpm_add_sub                     ; work         ;
;             |add_sub_8ff:auto_generated|                                     ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ff:auto_generated                                                                                                                                                                                                      ; add_sub_8ff                     ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                       ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                ; lpm_compare                     ; work         ;
;             |cmpr_leg:auto_generated|                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_leg:auto_generated                                                                                                                                                                                                        ; cmpr_leg                        ; work         ;
+------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; result_add[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_add[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_sub[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_mul[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; result_div[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; dataA[31]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; dataB[31]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; dataA[23]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[24]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[25]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[26]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[27]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[28]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[29]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[30]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[11]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[12]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[13]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[14]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[15]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[16]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[17]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[18]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[19]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[20]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[21]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[22]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[2]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[4]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[5]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[6]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[7]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[8]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataA[9]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataA[10]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[23]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[24]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[25]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[26]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[27]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[28]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[29]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[30]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataB[11]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataB[12]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[13]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[14]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataB[15]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataB[16]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[17]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[18]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[19]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataB[20]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataB[21]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[22]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[0]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataB[1]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataB[2]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[4]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[5]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[6]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[7]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; dataB[8]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[9]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataB[10]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                   ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                                                                                                   ;                   ;         ;
; dataA[31]                                                                                                                                                                                                                             ;                   ;         ;
; dataB[31]                                                                                                                                                                                                                             ;                   ;         ;
; dataA[23]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[0]                                                                               ; 1                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[0]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[0]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[0]                                                                               ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[0]~9                                                                              ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[0]~9                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_all_one_w[7]~0                                                                                                                           ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_not_zero_w[7]~0                                                                                                                          ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 1                 ; 6       ;
; dataA[24]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[1]                                                                               ; 1                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[1]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[1]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[1]                                                                               ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[1]~11                                                                             ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[1]~11                                            ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_all_one_w[7]~0                                                                                                                           ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_not_zero_w[7]~0                                                                                                                          ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 1                 ; 6       ;
; dataA[25]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[2]                                                                               ; 1                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[2]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[2]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[2]                                                                               ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[2]~13                                                                             ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[2]~13                                            ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_all_one_w[7]~0                                                                                                                           ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_not_zero_w[7]~0                                                                                                                          ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 1                 ; 6       ;
; dataA[26]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[3]                                                                               ; 1                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[3]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[3]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[3]                                                                               ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[3]~15                                                                             ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[3]~15                                            ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_all_one_w[7]~0                                                                                                                           ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_not_zero_w[7]~0                                                                                                                          ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 1                 ; 6       ;
; dataA[27]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[4]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[4]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[4]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[4]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[4]~17                                                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[4]~17                                            ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_all_one_w[7]~1                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_not_zero_w[7]~1                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataA[28]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[5]                                                                               ; 1                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[5]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[5]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[5]                                                                               ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[5]~19                                                                             ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[5]~19                                            ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_all_one_w[7]~1                                                                                                                           ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_not_zero_w[7]~1                                                                                                                          ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 1                 ; 6       ;
; dataA[29]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[6]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[6]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[6]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[6]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[6]~21                                                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[6]~21                                            ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_all_one_w[7]~1                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_not_zero_w[7]~1                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataA[30]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[7]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[7]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[7]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[7]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[7]~23                                                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[7]~23                                            ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_all_one_w[7]~1                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_a_not_zero_w[7]~1                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataA[11]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~23                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~0                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[13]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[11]                                                                                         ; 0                 ; 6       ;
; dataA[12]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~25                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~0                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[14]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[12]                                                                                         ; 0                 ; 6       ;
; dataA[13]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~27                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~0                                                                                                                         ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[15]                                                                                                                        ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[13]                                                                                         ; 1                 ; 6       ;
; dataA[14]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~29                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~0                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[16]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[14]                                                                                         ; 0                 ; 6       ;
; dataA[15]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~31                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~1                                                                                                                         ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[17]                                                                                                                        ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[15]                                                                                         ; 1                 ; 6       ;
; dataA[16]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~33                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~1                                                                                                                         ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[18]                                                                                                                        ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[16]                                                                                         ; 1                 ; 6       ;
; dataA[17]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~35                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~1                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[19]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[17]                                                                                         ; 0                 ; 6       ;
; dataA[18]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~37                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~1                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[20]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[18]                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
; dataA[19]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~39                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~2                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[21]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[19]                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
; dataA[20]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~41                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~2                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[22]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[20]                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
; dataA[21]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~43                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~2                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[23]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[21]                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
; dataA[22]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~44                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_a_not_zero_w[22]~2                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[24]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[22]                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
; dataA[0]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~1                                                              ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~0                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[2]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[0]                                                                                          ; 0                 ; 6       ;
; dataA[1]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~3                                                              ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~0                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[3]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[1]                                                                                          ; 0                 ; 6       ;
; dataA[2]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~5                                                              ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~0                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[4]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[2]                                                                                          ; 0                 ; 6       ;
; dataA[3]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~7                                                              ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~0                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[5]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[3]                                                                                          ; 0                 ; 6       ;
; dataA[4]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~9                                                              ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~1                                                                                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[6]                                                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[4]                                                                                          ; 1                 ; 6       ;
; dataA[5]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~11                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~1                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[7]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[5]                                                                                          ; 0                 ; 6       ;
; dataA[6]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~13                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~1                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[8]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[6]                                                                                          ; 0                 ; 6       ;
; dataA[7]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~15                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~1                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[9]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[7]                                                                                          ; 0                 ; 6       ;
; dataA[8]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~17                                                             ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~2                                                                                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[10]                                                                                                                        ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[8]                                                                                          ; 1                 ; 6       ;
; dataA[9]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~19                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~2                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[11]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[9]                                                                                          ; 0                 ; 6       ;
; dataA[10]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~21                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|dataa_man_not_zero[10]~2                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_w[12]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_a_dffe1_dffe1[10]                                                                                         ; 0                 ; 6       ;
; dataB[23]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[0]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[0]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[0]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[0]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[0]~9                                                                              ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[0]~9                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_all_one_w[7]~0                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_not_zero_w[7]~0                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataB[24]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[1]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[1]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[1]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[1]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[1]~11                                                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[1]~11                                            ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_all_one_w[7]~0                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_not_zero_w[7]~0                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataB[25]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[2]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[2]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[2]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[2]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[2]~13                                                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[2]~13                                            ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_all_one_w[7]~0                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_not_zero_w[7]~0                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataB[26]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[3]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[3]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[3]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[3]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[3]~15                                                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[3]~15                                            ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_all_one_w[7]~0                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_not_zero_w[7]~0                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataB[27]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[4]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[4]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[4]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[4]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[4]~17                                                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[4]~17                                            ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_all_one_w[7]~1                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_not_zero_w[7]~1                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataB[28]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[5]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[5]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[5]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[5]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[5]~19                                                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[5]~19                                            ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_all_one_w[7]~1                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_not_zero_w[7]~1                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataB[29]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[6]                                                                               ; 0                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[6]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[6]                                                                               ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[6]                                                                               ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[6]~21                                                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[6]~21                                            ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_all_one_w[7]~1                                                                                                                           ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_not_zero_w[7]~1                                                                                                                          ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 0                 ; 6       ;
; dataB[30]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[7]                                                                               ; 1                 ; 6       ;
;      - FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[7]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated|add_sub_cella[7]                                                                               ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated|add_sub_cella[7]                                                                               ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated|pipeline_dffe[7]~23                                                                             ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated|pipeline_dffe[7]~23                                            ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_all_one_w[7]~1                                                                                                                           ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_b_not_zero_w[7]~1                                                                                                                          ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ram_block5a33 ; 1                 ; 6       ;
; dataB[11]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~23                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~0                                                                                                                         ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[13]                                                                                                                        ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[11]                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 1                 ; 6       ;
; dataB[12]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~25                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~0                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[14]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[12]                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
; dataB[13]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~27                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~0                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[15]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[13]~feeder                                                                                  ; 0                 ; 6       ;
; dataB[14]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ram_block1a0                                             ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~29                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~0                                                                                                                         ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[16]                                                                                                                        ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 1                 ; 6       ;
; dataB[15]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ram_block1a0                                             ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~31                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~1                                                                                                                         ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[17]                                                                                                                        ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[15]~feeder                                                                                  ; 1                 ; 6       ;
; dataB[16]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ram_block1a0                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~33                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~1                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[18]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[16]~feeder                                                                                  ; 0                 ; 6       ;
; dataB[17]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ram_block1a0                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~35                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~1                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[19]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[17]~feeder                                                                                  ; 0                 ; 6       ;
; dataB[18]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ram_block1a0                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~37                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~1                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[20]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[18]                                                                                         ; 0                 ; 6       ;
; dataB[19]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ram_block1a0                                             ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~39                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~2                                                                                                                         ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[21]                                                                                                                        ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[19]                                                                                         ; 1                 ; 6       ;
; dataB[20]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ram_block1a0                                             ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~41                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~2                                                                                                                         ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[22]                                                                                                                        ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[20]~feeder                                                                                  ; 1                 ; 6       ;
; dataB[21]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ram_block1a0                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~43                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~2                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[23]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[21]~feeder                                                                                  ; 0                 ; 6       ;
; dataB[22]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ram_block1a0                                             ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~44                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_b_not_zero_w[22]~2                                                                                                                         ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[24]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[22]                                                                                         ; 0                 ; 6       ;
; dataB[0]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~1                                                              ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~0                                                                                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[2]                                                                                                                         ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[0]~feeder                                                                                   ; 1                 ; 6       ;
; dataB[1]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~3                                                              ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~0                                                                                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[3]                                                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[1]                                                                                          ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 1                 ; 6       ;
; dataB[2]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~5                                                              ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~0                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[4]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[2]                                                                                          ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
; dataB[3]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~7                                                              ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~0                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[5]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[3]                                                                                          ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
; dataB[4]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~9                                                              ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~1                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[6]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[4]~feeder                                                                                   ; 0                 ; 6       ;
; dataB[5]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~11                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~1                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[7]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[5]~feeder                                                                                   ; 0                 ; 6       ;
; dataB[6]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~13                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~1                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[8]                                                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[6]                                                                                          ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
; dataB[7]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~15                                                             ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~1                                                                                                                             ; 1                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[9]                                                                                                                         ; 1                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[7]                                                                                          ; 1                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 1                 ; 6       ;
; dataB[8]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~17                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~2                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[10]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[8]~feeder                                                                                   ; 0                 ; 6       ;
; dataB[9]                                                                                                                                                                                                                              ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~19                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~2                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[11]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[9]~feeder                                                                                   ; 0                 ; 6       ;
; dataB[10]                                                                                                                                                                                                                             ;                   ;         ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated|op_1~21                                                             ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|datab_man_not_zero[10]~2                                                                                                                             ; 0                 ; 6       ;
;      - FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_w[12]                                                                                                                        ; 0                 ; 6       ;
;      - FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                                                                         ; 0                 ; 6       ;
;      - FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|man_b_dffe1_dffe1[10]~feeder                                                                                  ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                    ; Location          ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_amb_mux_dffe14                                                                      ; FF_X28_Y9_N21     ; 60      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ff:auto_generated|result_int[13]~26 ; LCCOMB_X9_Y7_N26  ; 12      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_leading_zeros_dffe31[4]                                                             ; FF_X16_Y11_N31    ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|rshift_distance_dffe13[2]                                                               ; FF_X29_Y8_N5      ; 27      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_amb_mux_dffe14                                                                      ; FF_X27_Y9_N25     ; 60      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ff:auto_generated|result_int[13]~26 ; LCCOMB_X12_Y7_N30 ; 12      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_leading_zeros_dffe31[4]                                                             ; FF_X15_Y7_N11     ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|rshift_distance_dffe13[2]                                                               ; FF_X29_Y7_N31     ; 27      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                     ; PIN_G2            ; 1887    ; Clock                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_G2   ; 1887    ; 86                                   ; Global Clock         ; GCLK4            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+---------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF         ; Location                                    ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+---------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated|altsyncram_6b81:altsyncram2|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 6            ; 8            ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 48   ; 8                           ; 6                           ; 8                           ; 6                           ; 48                  ; 1    ; None        ; M9K_X13_Y8_N0                               ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|altsyncram_td81:altsyncram2|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 37           ; 2            ; 37           ; yes                    ; no                      ; yes                    ; yes                     ; 74   ; 2                           ; 37                          ; 2                           ; 37                          ; 74                  ; 2    ; None        ; M9K_X13_Y3_N0, M9K_X25_Y3_N0                ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 9            ; 4            ; 9            ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 36   ; 9                           ; 4                           ; 9                           ; 4                           ; 36                  ; 1    ; None        ; M9K_X25_Y9_N0                               ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|altsyncram_vd81:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 10           ; 9            ; 10           ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 90   ; 10                          ; 9                           ; 10                          ; 9                           ; 90                  ; 1    ; None        ; M9K_X25_Y8_N0                               ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated|altsyncram_9e81:altsyncram2|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 49           ; 4            ; 49           ; yes                    ; no                      ; yes                    ; yes                     ; 196  ; 4                           ; 49                          ; 4                           ; 49                          ; 196                 ; 2    ; None        ; M9K_X13_Y6_N0, M9K_X13_Y4_N0                ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 95           ; 3            ; 95           ; yes                    ; no                      ; yes                    ; yes                     ; 285  ; 3                           ; 95                          ; 3                           ; 95                          ; 285                 ; 3    ; None        ; M9K_X25_Y4_N0, M9K_X25_Y6_N0, M9K_X25_Y5_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ALTSYNCRAM                                              ; AUTO ; ROM              ; Single Clock ; 512          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4608 ; 512                         ; 9                           ; --                          ; --                          ; 4608                ; 1    ; FPU_div.hex ; M9K_X25_Y7_N0                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+---------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ALTSYNCRAM                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111110) (776) (510) (1FE)    ;(111111100) (774) (508) (1FC)   ;(111111010) (772) (506) (1FA)   ;(111111000) (770) (504) (1F8)   ;(111110110) (766) (502) (1F6)   ;(111110100) (764) (500) (1F4)   ;(111110010) (762) (498) (1F2)   ;(111110000) (760) (496) (1F0)   ;
;8;(111101110) (756) (494) (1EE)    ;(111101100) (754) (492) (1EC)   ;(111101010) (752) (490) (1EA)   ;(111101000) (750) (488) (1E8)   ;(111100110) (746) (486) (1E6)   ;(111100100) (744) (484) (1E4)   ;(111100010) (742) (482) (1E2)   ;(111100000) (740) (480) (1E0)   ;
;16;(111011111) (737) (479) (1DF)    ;(111011101) (735) (477) (1DD)   ;(111011011) (733) (475) (1DB)   ;(111011001) (731) (473) (1D9)   ;(111010111) (727) (471) (1D7)   ;(111010101) (725) (469) (1D5)   ;(111010011) (723) (467) (1D3)   ;(111010010) (722) (466) (1D2)   ;
;24;(111010000) (720) (464) (1D0)    ;(111001110) (716) (462) (1CE)   ;(111001100) (714) (460) (1CC)   ;(111001010) (712) (458) (1CA)   ;(111001001) (711) (457) (1C9)   ;(111000111) (707) (455) (1C7)   ;(111000101) (705) (453) (1C5)   ;(111000011) (703) (451) (1C3)   ;
;32;(111000001) (701) (449) (1C1)    ;(111000000) (700) (448) (1C0)   ;(110111110) (676) (446) (1BE)   ;(110111100) (674) (444) (1BC)   ;(110111010) (672) (442) (1BA)   ;(110111001) (671) (441) (1B9)   ;(110110111) (667) (439) (1B7)   ;(110110101) (665) (437) (1B5)   ;
;40;(110110100) (664) (436) (1B4)    ;(110110010) (662) (434) (1B2)   ;(110110000) (660) (432) (1B0)   ;(110101110) (656) (430) (1AE)   ;(110101101) (655) (429) (1AD)   ;(110101011) (653) (427) (1AB)   ;(110101001) (651) (425) (1A9)   ;(110101000) (650) (424) (1A8)   ;
;48;(110100110) (646) (422) (1A6)    ;(110100100) (644) (420) (1A4)   ;(110100011) (643) (419) (1A3)   ;(110100001) (641) (417) (1A1)   ;(110011111) (637) (415) (19F)   ;(110011110) (636) (414) (19E)   ;(110011100) (634) (412) (19C)   ;(110011011) (633) (411) (19B)   ;
;56;(110011001) (631) (409) (199)    ;(110010111) (627) (407) (197)   ;(110010110) (626) (406) (196)   ;(110010100) (624) (404) (194)   ;(110010010) (622) (402) (192)   ;(110010001) (621) (401) (191)   ;(110001111) (617) (399) (18F)   ;(110001110) (616) (398) (18E)   ;
;64;(110001100) (614) (396) (18C)    ;(110001011) (613) (395) (18B)   ;(110001001) (611) (393) (189)   ;(110000111) (607) (391) (187)   ;(110000110) (606) (390) (186)   ;(110000100) (604) (388) (184)   ;(110000011) (603) (387) (183)   ;(110000001) (601) (385) (181)   ;
;72;(110000000) (600) (384) (180)    ;(101111110) (576) (382) (17E)   ;(101111101) (575) (381) (17D)   ;(101111011) (573) (379) (17B)   ;(101111010) (572) (378) (17A)   ;(101111000) (570) (376) (178)   ;(101110111) (567) (375) (177)   ;(101110101) (565) (373) (175)   ;
;80;(101110100) (564) (372) (174)    ;(101110010) (562) (370) (172)   ;(101110001) (561) (369) (171)   ;(101101111) (557) (367) (16F)   ;(101101110) (556) (366) (16E)   ;(101101100) (554) (364) (16C)   ;(101101011) (553) (363) (16B)   ;(101101001) (551) (361) (169)   ;
;88;(101101000) (550) (360) (168)    ;(101100110) (546) (358) (166)   ;(101100101) (545) (357) (165)   ;(101100100) (544) (356) (164)   ;(101100010) (542) (354) (162)   ;(101100001) (541) (353) (161)   ;(101011111) (537) (351) (15F)   ;(101011110) (536) (350) (15E)   ;
;96;(101011100) (534) (348) (15C)    ;(101011011) (533) (347) (15B)   ;(101011010) (532) (346) (15A)   ;(101011000) (530) (344) (158)   ;(101010111) (527) (343) (157)   ;(101010101) (525) (341) (155)   ;(101010100) (524) (340) (154)   ;(101010011) (523) (339) (153)   ;
;104;(101010001) (521) (337) (151)    ;(101010000) (520) (336) (150)   ;(101001110) (516) (334) (14E)   ;(101001101) (515) (333) (14D)   ;(101001100) (514) (332) (14C)   ;(101001010) (512) (330) (14A)   ;(101001001) (511) (329) (149)   ;(101001000) (510) (328) (148)   ;
;112;(101000110) (506) (326) (146)    ;(101000101) (505) (325) (145)   ;(101000100) (504) (324) (144)   ;(101000010) (502) (322) (142)   ;(101000001) (501) (321) (141)   ;(101000000) (500) (320) (140)   ;(100111110) (476) (318) (13E)   ;(100111101) (475) (317) (13D)   ;
;120;(100111100) (474) (316) (13C)    ;(100111010) (472) (314) (13A)   ;(100111001) (471) (313) (139)   ;(100111000) (470) (312) (138)   ;(100110111) (467) (311) (137)   ;(100110101) (465) (309) (135)   ;(100110100) (464) (308) (134)   ;(100110011) (463) (307) (133)   ;
;128;(100110001) (461) (305) (131)    ;(100110000) (460) (304) (130)   ;(100101111) (457) (303) (12F)   ;(100101110) (456) (302) (12E)   ;(100101100) (454) (300) (12C)   ;(100101011) (453) (299) (12B)   ;(100101010) (452) (298) (12A)   ;(100101001) (451) (297) (129)   ;
;136;(100100111) (447) (295) (127)    ;(100100110) (446) (294) (126)   ;(100100101) (445) (293) (125)   ;(100100100) (444) (292) (124)   ;(100100010) (442) (290) (122)   ;(100100001) (441) (289) (121)   ;(100100000) (440) (288) (120)   ;(100011111) (437) (287) (11F)   ;
;144;(100011110) (436) (286) (11E)    ;(100011100) (434) (284) (11C)   ;(100011011) (433) (283) (11B)   ;(100011010) (432) (282) (11A)   ;(100011001) (431) (281) (119)   ;(100010111) (427) (279) (117)   ;(100010110) (426) (278) (116)   ;(100010101) (425) (277) (115)   ;
;152;(100010100) (424) (276) (114)    ;(100010011) (423) (275) (113)   ;(100010010) (422) (274) (112)   ;(100010000) (420) (272) (110)   ;(100001111) (417) (271) (10F)   ;(100001110) (416) (270) (10E)   ;(100001101) (415) (269) (10D)   ;(100001100) (414) (268) (10C)   ;
;160;(100001011) (413) (267) (10B)    ;(100001001) (411) (265) (109)   ;(100001000) (410) (264) (108)   ;(100000111) (407) (263) (107)   ;(100000110) (406) (262) (106)   ;(100000101) (405) (261) (105)   ;(100000100) (404) (260) (104)   ;(100000011) (403) (259) (103)   ;
;168;(100000001) (401) (257) (101)    ;(100000000) (400) (256) (100)   ;(011111111) (377) (255) (FF)   ;(011111110) (376) (254) (FE)   ;(011111101) (375) (253) (FD)   ;(011111100) (374) (252) (FC)   ;(011111011) (373) (251) (FB)   ;(011111010) (372) (250) (FA)   ;
;176;(011111000) (370) (248) (F8)    ;(011110111) (367) (247) (F7)   ;(011110110) (366) (246) (F6)   ;(011110101) (365) (245) (F5)   ;(011110100) (364) (244) (F4)   ;(011110011) (363) (243) (F3)   ;(011110010) (362) (242) (F2)   ;(011110001) (361) (241) (F1)   ;
;184;(011110000) (360) (240) (F0)    ;(011101111) (357) (239) (EF)   ;(011101110) (356) (238) (EE)   ;(011101100) (354) (236) (EC)   ;(011101011) (353) (235) (EB)   ;(011101010) (352) (234) (EA)   ;(011101001) (351) (233) (E9)   ;(011101000) (350) (232) (E8)   ;
;192;(011100111) (347) (231) (E7)    ;(011100110) (346) (230) (E6)   ;(011100101) (345) (229) (E5)   ;(011100100) (344) (228) (E4)   ;(011100011) (343) (227) (E3)   ;(011100010) (342) (226) (E2)   ;(011100001) (341) (225) (E1)   ;(011100000) (340) (224) (E0)   ;
;200;(011011111) (337) (223) (DF)    ;(011011110) (336) (222) (DE)   ;(011011101) (335) (221) (DD)   ;(011011100) (334) (220) (DC)   ;(011011011) (333) (219) (DB)   ;(011011010) (332) (218) (DA)   ;(011011001) (331) (217) (D9)   ;(011011000) (330) (216) (D8)   ;
;208;(011010111) (327) (215) (D7)    ;(011010110) (326) (214) (D6)   ;(011010101) (325) (213) (D5)   ;(011010100) (324) (212) (D4)   ;(011010011) (323) (211) (D3)   ;(011010010) (322) (210) (D2)   ;(011010001) (321) (209) (D1)   ;(011010000) (320) (208) (D0)   ;
;216;(011001111) (317) (207) (CF)    ;(011001110) (316) (206) (CE)   ;(011001101) (315) (205) (CD)   ;(011001100) (314) (204) (CC)   ;(011001011) (313) (203) (CB)   ;(011001010) (312) (202) (CA)   ;(011001001) (311) (201) (C9)   ;(011001000) (310) (200) (C8)   ;
;224;(011000111) (307) (199) (C7)    ;(011000110) (306) (198) (C6)   ;(011000101) (305) (197) (C5)   ;(011000100) (304) (196) (C4)   ;(011000011) (303) (195) (C3)   ;(011000010) (302) (194) (C2)   ;(011000001) (301) (193) (C1)   ;(011000000) (300) (192) (C0)   ;
;232;(010111111) (277) (191) (BF)    ;(010111110) (276) (190) (BE)   ;(010111101) (275) (189) (BD)   ;(010111100) (274) (188) (BC)   ;(010111011) (273) (187) (BB)   ;(010111011) (273) (187) (BB)   ;(010111010) (272) (186) (BA)   ;(010111001) (271) (185) (B9)   ;
;240;(010111000) (270) (184) (B8)    ;(010110111) (267) (183) (B7)   ;(010110110) (266) (182) (B6)   ;(010110101) (265) (181) (B5)   ;(010110100) (264) (180) (B4)   ;(010110011) (263) (179) (B3)   ;(010110010) (262) (178) (B2)   ;(010110001) (261) (177) (B1)   ;
;248;(010110000) (260) (176) (B0)    ;(010110000) (260) (176) (B0)   ;(010101111) (257) (175) (AF)   ;(010101110) (256) (174) (AE)   ;(010101101) (255) (173) (AD)   ;(010101100) (254) (172) (AC)   ;(010101011) (253) (171) (AB)   ;(010101010) (252) (170) (AA)   ;
;256;(010101001) (251) (169) (A9)    ;(010101000) (250) (168) (A8)   ;(010101000) (250) (168) (A8)   ;(010100111) (247) (167) (A7)   ;(010100110) (246) (166) (A6)   ;(010100101) (245) (165) (A5)   ;(010100100) (244) (164) (A4)   ;(010100011) (243) (163) (A3)   ;
;264;(010100010) (242) (162) (A2)    ;(010100001) (241) (161) (A1)   ;(010100001) (241) (161) (A1)   ;(010100000) (240) (160) (A0)   ;(010011111) (237) (159) (9F)   ;(010011110) (236) (158) (9E)   ;(010011101) (235) (157) (9D)   ;(010011100) (234) (156) (9C)   ;
;272;(010011011) (233) (155) (9B)    ;(010011011) (233) (155) (9B)   ;(010011010) (232) (154) (9A)   ;(010011001) (231) (153) (99)   ;(010011000) (230) (152) (98)   ;(010010111) (227) (151) (97)   ;(010010110) (226) (150) (96)   ;(010010101) (225) (149) (95)   ;
;280;(010010101) (225) (149) (95)    ;(010010100) (224) (148) (94)   ;(010010011) (223) (147) (93)   ;(010010010) (222) (146) (92)   ;(010010001) (221) (145) (91)   ;(010010001) (221) (145) (91)   ;(010010000) (220) (144) (90)   ;(010001111) (217) (143) (8F)   ;
;288;(010001110) (216) (142) (8E)    ;(010001101) (215) (141) (8D)   ;(010001100) (214) (140) (8C)   ;(010001100) (214) (140) (8C)   ;(010001011) (213) (139) (8B)   ;(010001010) (212) (138) (8A)   ;(010001001) (211) (137) (89)   ;(010001000) (210) (136) (88)   ;
;296;(010001000) (210) (136) (88)    ;(010000111) (207) (135) (87)   ;(010000110) (206) (134) (86)   ;(010000101) (205) (133) (85)   ;(010000100) (204) (132) (84)   ;(010000100) (204) (132) (84)   ;(010000011) (203) (131) (83)   ;(010000010) (202) (130) (82)   ;
;304;(010000001) (201) (129) (81)    ;(010000000) (200) (128) (80)   ;(010000000) (200) (128) (80)   ;(001111111) (177) (127) (7F)   ;(001111110) (176) (126) (7E)   ;(001111101) (175) (125) (7D)   ;(001111101) (175) (125) (7D)   ;(001111100) (174) (124) (7C)   ;
;312;(001111011) (173) (123) (7B)    ;(001111010) (172) (122) (7A)   ;(001111001) (171) (121) (79)   ;(001111001) (171) (121) (79)   ;(001111000) (170) (120) (78)   ;(001110111) (167) (119) (77)   ;(001110110) (166) (118) (76)   ;(001110110) (166) (118) (76)   ;
;320;(001110101) (165) (117) (75)    ;(001110100) (164) (116) (74)   ;(001110011) (163) (115) (73)   ;(001110011) (163) (115) (73)   ;(001110010) (162) (114) (72)   ;(001110001) (161) (113) (71)   ;(001110000) (160) (112) (70)   ;(001110000) (160) (112) (70)   ;
;328;(001101111) (157) (111) (6F)    ;(001101110) (156) (110) (6E)   ;(001101101) (155) (109) (6D)   ;(001101101) (155) (109) (6D)   ;(001101100) (154) (108) (6C)   ;(001101011) (153) (107) (6B)   ;(001101010) (152) (106) (6A)   ;(001101010) (152) (106) (6A)   ;
;336;(001101001) (151) (105) (69)    ;(001101000) (150) (104) (68)   ;(001101000) (150) (104) (68)   ;(001100111) (147) (103) (67)   ;(001100110) (146) (102) (66)   ;(001100101) (145) (101) (65)   ;(001100101) (145) (101) (65)   ;(001100100) (144) (100) (64)   ;
;344;(001100011) (143) (99) (63)    ;(001100011) (143) (99) (63)   ;(001100010) (142) (98) (62)   ;(001100001) (141) (97) (61)   ;(001100000) (140) (96) (60)   ;(001100000) (140) (96) (60)   ;(001011111) (137) (95) (5F)   ;(001011110) (136) (94) (5E)   ;
;352;(001011110) (136) (94) (5E)    ;(001011101) (135) (93) (5D)   ;(001011100) (134) (92) (5C)   ;(001011100) (134) (92) (5C)   ;(001011011) (133) (91) (5B)   ;(001011010) (132) (90) (5A)   ;(001011001) (131) (89) (59)   ;(001011001) (131) (89) (59)   ;
;360;(001011000) (130) (88) (58)    ;(001010111) (127) (87) (57)   ;(001010111) (127) (87) (57)   ;(001010110) (126) (86) (56)   ;(001010101) (125) (85) (55)   ;(001010101) (125) (85) (55)   ;(001010100) (124) (84) (54)   ;(001010011) (123) (83) (53)   ;
;368;(001010011) (123) (83) (53)    ;(001010010) (122) (82) (52)   ;(001010001) (121) (81) (51)   ;(001010001) (121) (81) (51)   ;(001010000) (120) (80) (50)   ;(001001111) (117) (79) (4F)   ;(001001111) (117) (79) (4F)   ;(001001110) (116) (78) (4E)   ;
;376;(001001101) (115) (77) (4D)    ;(001001101) (115) (77) (4D)   ;(001001100) (114) (76) (4C)   ;(001001011) (113) (75) (4B)   ;(001001011) (113) (75) (4B)   ;(001001010) (112) (74) (4A)   ;(001001001) (111) (73) (49)   ;(001001001) (111) (73) (49)   ;
;384;(001001000) (110) (72) (48)    ;(001000111) (107) (71) (47)   ;(001000111) (107) (71) (47)   ;(001000110) (106) (70) (46)   ;(001000101) (105) (69) (45)   ;(001000101) (105) (69) (45)   ;(001000100) (104) (68) (44)   ;(001000011) (103) (67) (43)   ;
;392;(001000011) (103) (67) (43)    ;(001000010) (102) (66) (42)   ;(001000010) (102) (66) (42)   ;(001000001) (101) (65) (41)   ;(001000000) (100) (64) (40)   ;(001000000) (100) (64) (40)   ;(000111111) (77) (63) (3F)   ;(000111110) (76) (62) (3E)   ;
;400;(000111110) (76) (62) (3E)    ;(000111101) (75) (61) (3D)   ;(000111100) (74) (60) (3C)   ;(000111100) (74) (60) (3C)   ;(000111011) (73) (59) (3B)   ;(000111011) (73) (59) (3B)   ;(000111010) (72) (58) (3A)   ;(000111001) (71) (57) (39)   ;
;408;(000111001) (71) (57) (39)    ;(000111000) (70) (56) (38)   ;(000111000) (70) (56) (38)   ;(000110111) (67) (55) (37)   ;(000110110) (66) (54) (36)   ;(000110110) (66) (54) (36)   ;(000110101) (65) (53) (35)   ;(000110100) (64) (52) (34)   ;
;416;(000110100) (64) (52) (34)    ;(000110011) (63) (51) (33)   ;(000110011) (63) (51) (33)   ;(000110010) (62) (50) (32)   ;(000110001) (61) (49) (31)   ;(000110001) (61) (49) (31)   ;(000110000) (60) (48) (30)   ;(000110000) (60) (48) (30)   ;
;424;(000101111) (57) (47) (2F)    ;(000101110) (56) (46) (2E)   ;(000101110) (56) (46) (2E)   ;(000101101) (55) (45) (2D)   ;(000101101) (55) (45) (2D)   ;(000101100) (54) (44) (2C)   ;(000101011) (53) (43) (2B)   ;(000101011) (53) (43) (2B)   ;
;432;(000101010) (52) (42) (2A)    ;(000101010) (52) (42) (2A)   ;(000101001) (51) (41) (29)   ;(000101001) (51) (41) (29)   ;(000101000) (50) (40) (28)   ;(000100111) (47) (39) (27)   ;(000100111) (47) (39) (27)   ;(000100110) (46) (38) (26)   ;
;440;(000100110) (46) (38) (26)    ;(000100101) (45) (37) (25)   ;(000100100) (44) (36) (24)   ;(000100100) (44) (36) (24)   ;(000100011) (43) (35) (23)   ;(000100011) (43) (35) (23)   ;(000100010) (42) (34) (22)   ;(000100010) (42) (34) (22)   ;
;448;(000100001) (41) (33) (21)    ;(000100000) (40) (32) (20)   ;(000100000) (40) (32) (20)   ;(000011111) (37) (31) (1F)   ;(000011111) (37) (31) (1F)   ;(000011110) (36) (30) (1E)   ;(000011110) (36) (30) (1E)   ;(000011101) (35) (29) (1D)   ;
;456;(000011101) (35) (29) (1D)    ;(000011100) (34) (28) (1C)   ;(000011011) (33) (27) (1B)   ;(000011011) (33) (27) (1B)   ;(000011010) (32) (26) (1A)   ;(000011010) (32) (26) (1A)   ;(000011001) (31) (25) (19)   ;(000011001) (31) (25) (19)   ;
;464;(000011000) (30) (24) (18)    ;(000011000) (30) (24) (18)   ;(000010111) (27) (23) (17)   ;(000010110) (26) (22) (16)   ;(000010110) (26) (22) (16)   ;(000010101) (25) (21) (15)   ;(000010101) (25) (21) (15)   ;(000010100) (24) (20) (14)   ;
;472;(000010100) (24) (20) (14)    ;(000010011) (23) (19) (13)   ;(000010011) (23) (19) (13)   ;(000010010) (22) (18) (12)   ;(000010010) (22) (18) (12)   ;(000010001) (21) (17) (11)   ;(000010001) (21) (17) (11)   ;(000010000) (20) (16) (10)   ;
;480;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001110) (16) (14) (0E)   ;(000001110) (16) (14) (0E)   ;(000001101) (15) (13) (0D)   ;(000001101) (15) (13) (0D)   ;(000001100) (14) (12) (0C)   ;(000001100) (14) (12) (0C)   ;
;488;(000001011) (13) (11) (0B)    ;(000001011) (13) (11) (0B)   ;(000001010) (12) (10) (0A)   ;(000001010) (12) (10) (0A)   ;(000001001) (11) (9) (09)   ;(000001001) (11) (9) (09)   ;(000001000) (10) (8) (08)   ;(000001000) (10) (8) (08)   ;
;496;(000000111) (7) (7) (07)    ;(000000111) (7) (7) (07)   ;(000000110) (6) (6) (06)   ;(000000110) (6) (6) (06)   ;(000000101) (5) (5) (05)   ;(000000101) (5) (5) (05)   ;(000000100) (4) (4) (04)   ;(000000100) (4) (4) (04)   ;
;504;(000000011) (3) (3) (03)    ;(000000011) (3) (3) (03)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 11          ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 12          ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 23          ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 12          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                            ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|result[0]         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y3_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated|mac_mult1      ;                            ; DSPMULT_X18_Y3_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|result[0]         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y5_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated|mac_mult1      ;                            ; DSPMULT_X18_Y5_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_out8                                           ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y3_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult7                                       ;                            ; DSPMULT_X34_Y3_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_out6                                           ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y5_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult5                                       ;                            ; DSPMULT_X34_Y5_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_out4                                           ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y4_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult3                                       ;                            ; DSPMULT_X34_Y4_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_out2                                           ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y6_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|mac_mult1                                       ;                            ; DSPMULT_X34_Y6_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|mac_out2              ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y6_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|mac_mult1          ;                            ; DSPMULT_X18_Y6_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y2_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|mac_mult3 ;                            ; DSPMULT_X18_Y2_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y4_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y4_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|mac_out4              ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y7_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|mac_mult3          ;                            ; DSPMULT_X18_Y7_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|mac_out2              ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y7_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|mac_mult1          ;                            ; DSPMULT_X34_Y7_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|mac_out4              ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y8_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|mac_mult3          ;                            ; DSPMULT_X18_Y8_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 3,623 / 47,787 ( 8 % ) ;
; C16 interconnects     ; 69 / 1,804 ( 4 % )     ;
; C4 interconnects      ; 1,565 / 31,272 ( 5 % ) ;
; Direct links          ; 606 / 47,787 ( 1 % )   ;
; Global clocks         ; 1 / 20 ( 5 % )         ;
; Local interconnects   ; 884 / 15,408 ( 6 % )   ;
; R24 interconnects     ; 101 / 1,775 ( 6 % )    ;
; R4 interconnects      ; 2,562 / 41,310 ( 6 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.02) ; Number of LABs  (Total = 194) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 6                             ;
; 3                                           ; 3                             ;
; 4                                           ; 3                             ;
; 5                                           ; 2                             ;
; 6                                           ; 2                             ;
; 7                                           ; 3                             ;
; 8                                           ; 3                             ;
; 9                                           ; 2                             ;
; 10                                          ; 8                             ;
; 11                                          ; 5                             ;
; 12                                          ; 5                             ;
; 13                                          ; 3                             ;
; 14                                          ; 11                            ;
; 15                                          ; 23                            ;
; 16                                          ; 104                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.04) ; Number of LABs  (Total = 194) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 186                           ;
; 1 Sync. clear                      ; 2                             ;
; 1 Sync. load                       ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.76) ; Number of LABs  (Total = 194) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 8                             ;
; 3                                            ; 3                             ;
; 4                                            ; 3                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 3                             ;
; 9                                            ; 0                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 2                             ;
; 15                                           ; 2                             ;
; 16                                           ; 6                             ;
; 17                                           ; 0                             ;
; 18                                           ; 4                             ;
; 19                                           ; 4                             ;
; 20                                           ; 15                            ;
; 21                                           ; 8                             ;
; 22                                           ; 3                             ;
; 23                                           ; 12                            ;
; 24                                           ; 18                            ;
; 25                                           ; 6                             ;
; 26                                           ; 15                            ;
; 27                                           ; 5                             ;
; 28                                           ; 16                            ;
; 29                                           ; 10                            ;
; 30                                           ; 13                            ;
; 31                                           ; 3                             ;
; 32                                           ; 19                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.23) ; Number of LABs  (Total = 194) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 12                            ;
; 2                                                ; 7                             ;
; 3                                                ; 4                             ;
; 4                                                ; 6                             ;
; 5                                                ; 8                             ;
; 6                                                ; 7                             ;
; 7                                                ; 7                             ;
; 8                                                ; 7                             ;
; 9                                                ; 13                            ;
; 10                                               ; 13                            ;
; 11                                               ; 19                            ;
; 12                                               ; 23                            ;
; 13                                               ; 14                            ;
; 14                                               ; 23                            ;
; 15                                               ; 12                            ;
; 16                                               ; 14                            ;
; 17                                               ; 2                             ;
; 18                                               ; 0                             ;
; 19                                               ; 1                             ;
; 20                                               ; 1                             ;
; 21                                               ; 0                             ;
; 22                                               ; 0                             ;
; 23                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.96) ; Number of LABs  (Total = 194) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 13                            ;
; 3                                            ; 5                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 3                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 6                             ;
; 11                                           ; 3                             ;
; 12                                           ; 9                             ;
; 13                                           ; 9                             ;
; 14                                           ; 10                            ;
; 15                                           ; 11                            ;
; 16                                           ; 16                            ;
; 17                                           ; 22                            ;
; 18                                           ; 25                            ;
; 19                                           ; 11                            ;
; 20                                           ; 10                            ;
; 21                                           ; 3                             ;
; 22                                           ; 6                             ;
; 23                                           ; 3                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 2                             ;
; 27                                           ; 1                             ;
; 28                                           ; 2                             ;
; 29                                           ; 3                             ;
; 30                                           ; 0                             ;
; 31                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 193       ; 0            ; 0            ; 193       ; 193       ; 0            ; 128          ; 0            ; 0            ; 65           ; 0            ; 128          ; 65           ; 0            ; 0            ; 0            ; 128          ; 0            ; 0            ; 0            ; 0            ; 0            ; 193       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 193          ; 193          ; 193          ; 193          ; 193          ; 0         ; 193          ; 193          ; 0         ; 0         ; 193          ; 65           ; 193          ; 193          ; 128          ; 193          ; 65           ; 128          ; 193          ; 193          ; 193          ; 65           ; 193          ; 193          ; 193          ; 193          ; 193          ; 0         ; 193          ; 193          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; result_add[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_add[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_sub[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_mul[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; result_div[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataA[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataB[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 1.8               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                               ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1] ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.184             ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0] ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.184             ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[2] ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.184             ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[3] ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.184             ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|altsyncram_td81:altsyncram2|ram_block3a0~portb_address_reg0                           ; 0.183             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 5 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119004): Automatically selected device 10CL016YF484C6G for design FPU
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL040YF484C6G is compatible
    Info (176445): Device 10CL055YF484C6G is compatible
    Info (176445): Device 10CL080YF484C6G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 193 pins of 193 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 34 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 3 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 192 (unused VREF, 2.5V VCCIO, 64 input, 128 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.20 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/output_files/FPU.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5670 megabytes
    Info: Processing ended: Sun May 09 11:08:44 2021
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/output_files/FPU.fit.smsg.


