
SM_FT_VCS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d978  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800db48  0800db48  0001db48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e044  0800e044  00020250  2**0
                  CONTENTS
  4 .ARM          00000008  0800e044  0800e044  0001e044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e04c  0800e04c  00020250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e04c  0800e04c  0001e04c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e050  0800e050  0001e050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  0800e054  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000250  0800e2a4  00020250  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  0800e2a4  00020634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002012a  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000431a  00000000  00000000  000403aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001728  00000000  00000000  000446c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001538  00000000  00000000  00045df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad06  00000000  00000000  00047328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001df6c  00000000  00000000  0007202e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc69c  00000000  00000000  0008ff9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000cc  00000000  00000000  0018c636  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007434  00000000  00000000  0018c704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000250 	.word	0x20000250
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800db30 	.word	0x0800db30

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000254 	.word	0x20000254
 800020c:	0800db30 	.word	0x0800db30

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001032:	463b      	mov	r3, r7
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800103e:	4b21      	ldr	r3, [pc, #132]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001040:	4a21      	ldr	r2, [pc, #132]	; (80010c8 <MX_ADC1_Init+0x9c>)
 8001042:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001044:	4b1f      	ldr	r3, [pc, #124]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001046:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800104a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800104c:	4b1d      	ldr	r3, [pc, #116]	; (80010c4 <MX_ADC1_Init+0x98>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001052:	4b1c      	ldr	r3, [pc, #112]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001058:	4b1a      	ldr	r3, [pc, #104]	; (80010c4 <MX_ADC1_Init+0x98>)
 800105a:	2200      	movs	r2, #0
 800105c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800105e:	4b19      	ldr	r3, [pc, #100]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001066:	4b17      	ldr	r3, [pc, #92]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800106c:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <MX_ADC1_Init+0x98>)
 800106e:	4a17      	ldr	r2, [pc, #92]	; (80010cc <MX_ADC1_Init+0xa0>)
 8001070:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001072:	4b14      	ldr	r3, [pc, #80]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001078:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <MX_ADC1_Init+0x98>)
 800107a:	2201      	movs	r2, #1
 800107c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800107e:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001080:	2200      	movs	r2, #0
 8001082:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001088:	2201      	movs	r2, #1
 800108a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800108c:	480d      	ldr	r0, [pc, #52]	; (80010c4 <MX_ADC1_Init+0x98>)
 800108e:	f001 fe37 	bl	8002d00 <HAL_ADC_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001098:	f001 f82a 	bl	80020f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800109c:	2303      	movs	r3, #3
 800109e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010a0:	2301      	movs	r3, #1
 80010a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80010a4:	2307      	movs	r3, #7
 80010a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a8:	463b      	mov	r3, r7
 80010aa:	4619      	mov	r1, r3
 80010ac:	4805      	ldr	r0, [pc, #20]	; (80010c4 <MX_ADC1_Init+0x98>)
 80010ae:	f002 f931 	bl	8003314 <HAL_ADC_ConfigChannel>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010b8:	f001 f81a 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200002a4 	.word	0x200002a4
 80010c8:	40012000 	.word	0x40012000
 80010cc:	0f000001 	.word	0x0f000001

080010d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	; 0x28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0314 	add.w	r3, r7, #20
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a31      	ldr	r2, [pc, #196]	; (80011b4 <HAL_ADC_MspInit+0xe4>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d15b      	bne.n	80011aa <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010f2:	4b31      	ldr	r3, [pc, #196]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 80010f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f6:	4a30      	ldr	r2, [pc, #192]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 80010f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010fc:	6453      	str	r3, [r2, #68]	; 0x44
 80010fe:	4b2e      	ldr	r3, [pc, #184]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 8001100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110a:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	4a2a      	ldr	r2, [pc, #168]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6313      	str	r3, [r2, #48]	; 0x30
 8001116:	4b28      	ldr	r3, [pc, #160]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001122:	2308      	movs	r3, #8
 8001124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001126:	2303      	movs	r3, #3
 8001128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	4821      	ldr	r0, [pc, #132]	; (80011bc <HAL_ADC_MspInit+0xec>)
 8001136:	f002 ffd7 	bl	80040e8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800113a:	4b21      	ldr	r3, [pc, #132]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800113c:	4a21      	ldr	r2, [pc, #132]	; (80011c4 <HAL_ADC_MspInit+0xf4>)
 800113e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001140:	4b1f      	ldr	r3, [pc, #124]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001142:	2200      	movs	r2, #0
 8001144:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001146:	4b1e      	ldr	r3, [pc, #120]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800114c:	4b1c      	ldr	r3, [pc, #112]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800114e:	2200      	movs	r2, #0
 8001150:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001152:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001154:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001158:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800115a:	4b19      	ldr	r3, [pc, #100]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800115c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001160:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001162:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001164:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001168:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800116a:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800116c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001170:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001172:	4b13      	ldr	r3, [pc, #76]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800117e:	4810      	ldr	r0, [pc, #64]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001180:	f002 fc28 	bl	80039d4 <HAL_DMA_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800118a:	f000 ffb1 	bl	80020f0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a0b      	ldr	r2, [pc, #44]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001192:	639a      	str	r2, [r3, #56]	; 0x38
 8001194:	4a0a      	ldr	r2, [pc, #40]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2100      	movs	r1, #0
 800119e:	2012      	movs	r0, #18
 80011a0:	f002 fbe1 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80011a4:	2012      	movs	r0, #18
 80011a6:	f002 fbfa 	bl	800399e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011aa:	bf00      	nop
 80011ac:	3728      	adds	r7, #40	; 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40012000 	.word	0x40012000
 80011b8:	40023800 	.word	0x40023800
 80011bc:	40020000 	.word	0x40020000
 80011c0:	200002ec 	.word	0x200002ec
 80011c4:	40026410 	.word	0x40026410

080011c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011ce:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <MX_DMA_Init+0x38>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a0b      	ldr	r2, [pc, #44]	; (8001200 <MX_DMA_Init+0x38>)
 80011d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b09      	ldr	r3, [pc, #36]	; (8001200 <MX_DMA_Init+0x38>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2100      	movs	r1, #0
 80011ea:	2038      	movs	r0, #56	; 0x38
 80011ec:	f002 fbbb 	bl	8003966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011f0:	2038      	movs	r0, #56	; 0x38
 80011f2:	f002 fbd4 	bl	800399e <HAL_NVIC_EnableIRQ>

}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40023800 	.word	0x40023800

08001204 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08e      	sub	sp, #56	; 0x38
 8001208:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800121a:	4bad      	ldr	r3, [pc, #692]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	4aac      	ldr	r2, [pc, #688]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001220:	f043 0310 	orr.w	r3, r3, #16
 8001224:	6313      	str	r3, [r2, #48]	; 0x30
 8001226:	4baa      	ldr	r3, [pc, #680]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	f003 0310 	and.w	r3, r3, #16
 800122e:	623b      	str	r3, [r7, #32]
 8001230:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001232:	4ba7      	ldr	r3, [pc, #668]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4aa6      	ldr	r2, [pc, #664]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001238:	f043 0304 	orr.w	r3, r3, #4
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4ba4      	ldr	r3, [pc, #656]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f003 0304 	and.w	r3, r3, #4
 8001246:	61fb      	str	r3, [r7, #28]
 8001248:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800124a:	4ba1      	ldr	r3, [pc, #644]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	4aa0      	ldr	r2, [pc, #640]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001250:	f043 0320 	orr.w	r3, r3, #32
 8001254:	6313      	str	r3, [r2, #48]	; 0x30
 8001256:	4b9e      	ldr	r3, [pc, #632]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	f003 0320 	and.w	r3, r3, #32
 800125e:	61bb      	str	r3, [r7, #24]
 8001260:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001262:	4b9b      	ldr	r3, [pc, #620]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a9a      	ldr	r2, [pc, #616]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b98      	ldr	r3, [pc, #608]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001276:	617b      	str	r3, [r7, #20]
 8001278:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127a:	4b95      	ldr	r3, [pc, #596]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a94      	ldr	r2, [pc, #592]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b92      	ldr	r3, [pc, #584]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	4b8f      	ldr	r3, [pc, #572]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	4a8e      	ldr	r2, [pc, #568]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	6313      	str	r3, [r2, #48]	; 0x30
 800129e:	4b8c      	ldr	r3, [pc, #560]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012aa:	4b89      	ldr	r3, [pc, #548]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ae:	4a88      	ldr	r2, [pc, #544]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012b0:	f043 0308 	orr.w	r3, r3, #8
 80012b4:	6313      	str	r3, [r2, #48]	; 0x30
 80012b6:	4b86      	ldr	r3, [pc, #536]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	f003 0308 	and.w	r3, r3, #8
 80012be:	60bb      	str	r3, [r7, #8]
 80012c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012c2:	4b83      	ldr	r3, [pc, #524]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	4a82      	ldr	r2, [pc, #520]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012cc:	6313      	str	r3, [r2, #48]	; 0x30
 80012ce:	4b80      	ldr	r3, [pc, #512]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BMP280_CS2_Pin|BMP280_CS1_Pin|LCD_D7_Pin, GPIO_PIN_RESET);
 80012da:	2200      	movs	r2, #0
 80012dc:	2119      	movs	r1, #25
 80012de:	487d      	ldr	r0, [pc, #500]	; (80014d4 <MX_GPIO_Init+0x2d0>)
 80012e0:	f003 f8ae 	bl	8004440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_E_Pin|LCD_RS_Pin, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2128      	movs	r1, #40	; 0x28
 80012e8:	487b      	ldr	r0, [pc, #492]	; (80014d8 <MX_GPIO_Init+0x2d4>)
 80012ea:	f003 f8a9 	bl	8004440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RED_LED_Pin|BLUE_LED_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2189      	movs	r1, #137	; 0x89
 80012f2:	487a      	ldr	r0, [pc, #488]	; (80014dc <MX_GPIO_Init+0x2d8>)
 80012f4:	f003 f8a4 	bl	8004440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	f244 0181 	movw	r1, #16513	; 0x4081
 80012fe:	4878      	ldr	r0, [pc, #480]	; (80014e0 <MX_GPIO_Init+0x2dc>)
 8001300:	f003 f89e 	bl	8004440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|GREEN_LED_Pin, GPIO_PIN_RESET);
 8001304:	2200      	movs	r2, #0
 8001306:	f44f 5162 	mov.w	r1, #14464	; 0x3880
 800130a:	4876      	ldr	r0, [pc, #472]	; (80014e4 <MX_GPIO_Init+0x2e0>)
 800130c:	f003 f898 	bl	8004440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001310:	2200      	movs	r2, #0
 8001312:	2140      	movs	r1, #64	; 0x40
 8001314:	4874      	ldr	r0, [pc, #464]	; (80014e8 <MX_GPIO_Init+0x2e4>)
 8001316:	f003 f893 	bl	8004440 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = BMP280_CS2_Pin|BMP280_CS1_Pin|LCD_D7_Pin;
 800131a:	2319      	movs	r3, #25
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131e:	2301      	movs	r3, #1
 8001320:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001326:	2300      	movs	r3, #0
 8001328:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800132a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800132e:	4619      	mov	r1, r3
 8001330:	4868      	ldr	r0, [pc, #416]	; (80014d4 <MX_GPIO_Init+0x2d0>)
 8001332:	f002 fed9 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001336:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800133c:	4b6b      	ldr	r3, [pc, #428]	; (80014ec <MX_GPIO_Init+0x2e8>)
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001344:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001348:	4619      	mov	r1, r3
 800134a:	4864      	ldr	r0, [pc, #400]	; (80014dc <MX_GPIO_Init+0x2d8>)
 800134c:	f002 fecc 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LCD_E_Pin|LCD_RS_Pin;
 8001350:	2328      	movs	r3, #40	; 0x28
 8001352:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001354:	2301      	movs	r3, #1
 8001356:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135c:	2300      	movs	r3, #0
 800135e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001360:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001364:	4619      	mov	r1, r3
 8001366:	485c      	ldr	r0, [pc, #368]	; (80014d8 <MX_GPIO_Init+0x2d4>)
 8001368:	f002 febe 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PC7 */
  GPIO_InitStruct.Pin = RED_LED_Pin|BLUE_LED_Pin|GPIO_PIN_7;
 800136c:	2389      	movs	r3, #137	; 0x89
 800136e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	2300      	movs	r3, #0
 800137a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800137c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001380:	4619      	mov	r1, r3
 8001382:	4856      	ldr	r0, [pc, #344]	; (80014dc <MX_GPIO_Init+0x2d8>)
 8001384:	f002 feb0 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001388:	2332      	movs	r3, #50	; 0x32
 800138a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138c:	2302      	movs	r3, #2
 800138e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001394:	2303      	movs	r3, #3
 8001396:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001398:	230b      	movs	r3, #11
 800139a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800139c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a0:	4619      	mov	r1, r3
 80013a2:	484e      	ldr	r0, [pc, #312]	; (80014dc <MX_GPIO_Init+0x2d8>)
 80013a4:	f002 fea0 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80013a8:	2386      	movs	r3, #134	; 0x86
 80013aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ac:	2302      	movs	r3, #2
 80013ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b4:	2303      	movs	r3, #3
 80013b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013b8:	230b      	movs	r3, #11
 80013ba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c0:	4619      	mov	r1, r3
 80013c2:	484b      	ldr	r0, [pc, #300]	; (80014f0 <MX_GPIO_Init+0x2ec>)
 80013c4:	f002 fe90 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80013c8:	f244 0381 	movw	r3, #16513	; 0x4081
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ce:	2301      	movs	r3, #1
 80013d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d6:	2300      	movs	r3, #0
 80013d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013de:	4619      	mov	r1, r3
 80013e0:	483f      	ldr	r0, [pc, #252]	; (80014e0 <MX_GPIO_Init+0x2dc>)
 80013e2:	f002 fe81 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80013e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ec:	2302      	movs	r3, #2
 80013ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f4:	2303      	movs	r3, #3
 80013f6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013f8:	230b      	movs	r3, #11
 80013fa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80013fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001400:	4619      	mov	r1, r3
 8001402:	4837      	ldr	r0, [pc, #220]	; (80014e0 <MX_GPIO_Init+0x2dc>)
 8001404:	f002 fe70 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|GREEN_LED_Pin;
 8001408:	f44f 5362 	mov.w	r3, #14464	; 0x3880
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140e:	2301      	movs	r3, #1
 8001410:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800141a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800141e:	4619      	mov	r1, r3
 8001420:	4830      	ldr	r0, [pc, #192]	; (80014e4 <MX_GPIO_Init+0x2e0>)
 8001422:	f002 fe61 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001426:	2340      	movs	r3, #64	; 0x40
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142a:	2301      	movs	r3, #1
 800142c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001436:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800143a:	4619      	mov	r1, r3
 800143c:	482a      	ldr	r0, [pc, #168]	; (80014e8 <MX_GPIO_Init+0x2e4>)
 800143e:	f002 fe53 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001442:	2380      	movs	r3, #128	; 0x80
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001446:	2300      	movs	r3, #0
 8001448:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800144e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001452:	4619      	mov	r1, r3
 8001454:	4824      	ldr	r0, [pc, #144]	; (80014e8 <MX_GPIO_Init+0x2e4>)
 8001456:	f002 fe47 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800145a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	2302      	movs	r3, #2
 8001462:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001468:	2303      	movs	r3, #3
 800146a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800146c:	230a      	movs	r3, #10
 800146e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001474:	4619      	mov	r1, r3
 8001476:	481e      	ldr	r0, [pc, #120]	; (80014f0 <MX_GPIO_Init+0x2ec>)
 8001478:	f002 fe36 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800147c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001482:	2300      	movs	r3, #0
 8001484:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800148a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800148e:	4619      	mov	r1, r3
 8001490:	4817      	ldr	r0, [pc, #92]	; (80014f0 <MX_GPIO_Init+0x2ec>)
 8001492:	f002 fe29 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001496:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149c:	2302      	movs	r3, #2
 800149e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a4:	2303      	movs	r3, #3
 80014a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014a8:	230b      	movs	r3, #11
 80014aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b0:	4619      	mov	r1, r3
 80014b2:	480d      	ldr	r0, [pc, #52]	; (80014e8 <MX_GPIO_Init+0x2e4>)
 80014b4:	f002 fe18 	bl	80040e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2100      	movs	r1, #0
 80014bc:	2028      	movs	r0, #40	; 0x28
 80014be:	f002 fa52 	bl	8003966 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014c2:	2028      	movs	r0, #40	; 0x28
 80014c4:	f002 fa6b 	bl	800399e <HAL_NVIC_EnableIRQ>

}
 80014c8:	bf00      	nop
 80014ca:	3738      	adds	r7, #56	; 0x38
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40021000 	.word	0x40021000
 80014d8:	40021400 	.word	0x40021400
 80014dc:	40020800 	.word	0x40020800
 80014e0:	40020400 	.word	0x40020400
 80014e4:	40020c00 	.word	0x40020c00
 80014e8:	40021800 	.word	0x40021800
 80014ec:	10110000 	.word	0x10110000
 80014f0:	40020000 	.word	0x40020000

080014f4 <delay_us>:
 * @param[in] htim8 :  Input Capture timer handler
 * @return None
 */

void delay_us(uint16_t time, TIM_HandleTypeDef *htim8)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	6039      	str	r1, [r7, #0]
 80014fe:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim8, 0);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2200      	movs	r2, #0
 8001506:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (htim8) < time);
 8001508:	bf00      	nop
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001510:	88fb      	ldrh	r3, [r7, #6]
 8001512:	429a      	cmp	r2, r3
 8001514:	d3f9      	bcc.n	800150a <delay_us+0x16>

}
 8001516:	bf00      	nop
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	0000      	movs	r0, r0
	...

08001528 <HAL_TIM_IC_CaptureCallback>:
 * @return None
 */


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim8)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	if (htim8->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	7f1b      	ldrb	r3, [r3, #28]
 8001534:	2b01      	cmp	r3, #1
 8001536:	f040 808f 	bne.w	8001658 <HAL_TIM_IC_CaptureCallback+0x130>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 800153a:	4b4b      	ldr	r3, [pc, #300]	; (8001668 <HAL_TIM_IC_CaptureCallback+0x140>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d11a      	bne.n	8001578 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim8, TIM_CHANNEL_1); // read the first value
 8001542:	2100      	movs	r1, #0
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f006 f94b 	bl	80077e0 <HAL_TIM_ReadCapturedValue>
 800154a:	4603      	mov	r3, r0
 800154c:	4a47      	ldr	r2, [pc, #284]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 800154e:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001550:	4b45      	ldr	r3, [pc, #276]	; (8001668 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001552:	2201      	movs	r2, #1
 8001554:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim8, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6a1a      	ldr	r2, [r3, #32]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f022 020a 	bic.w	r2, r2, #10
 8001564:	621a      	str	r2, [r3, #32]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6a1a      	ldr	r2, [r3, #32]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f042 0202 	orr.w	r2, r2, #2
 8001574:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim8, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(htim8, TIM_IT_CC1);
		}
	}
}
 8001576:	e06f      	b.n	8001658 <HAL_TIM_IC_CaptureCallback+0x130>
		else if (Is_First_Captured==1)   // if the first is already captured
 8001578:	4b3b      	ldr	r3, [pc, #236]	; (8001668 <HAL_TIM_IC_CaptureCallback+0x140>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d16b      	bne.n	8001658 <HAL_TIM_IC_CaptureCallback+0x130>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim8, TIM_CHANNEL_1);  // read second value
 8001580:	2100      	movs	r1, #0
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f006 f92c 	bl	80077e0 <HAL_TIM_ReadCapturedValue>
 8001588:	4603      	mov	r3, r0
 800158a:	4a39      	ldr	r2, [pc, #228]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 800158c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim8, 0);  // reset the counter
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2200      	movs	r2, #0
 8001594:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8001596:	4b36      	ldr	r3, [pc, #216]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	4b34      	ldr	r3, [pc, #208]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d907      	bls.n	80015b2 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 80015a2:	4b33      	ldr	r3, [pc, #204]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	4b31      	ldr	r3, [pc, #196]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	4a31      	ldr	r2, [pc, #196]	; (8001674 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	e00f      	b.n	80015d2 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 80015b2:	4b2e      	ldr	r3, [pc, #184]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	4b2e      	ldr	r3, [pc, #184]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d909      	bls.n	80015d2 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 80015be:	4b2c      	ldr	r3, [pc, #176]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	4b2a      	ldr	r3, [pc, #168]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	1ad2      	subs	r2, r2, r3
 80015c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015cc:	4413      	add	r3, r2
 80015ce:	4a29      	ldr	r2, [pc, #164]	; (8001674 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80015d0:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 80015d2:	4b28      	ldr	r3, [pc, #160]	; (8001674 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7fe ffb4 	bl	8000544 <__aeabi_ui2d>
 80015dc:	a320      	add	r3, pc, #128	; (adr r3, 8001660 <HAL_TIM_IC_CaptureCallback+0x138>)
 80015de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e2:	f7ff f829 	bl	8000638 <__aeabi_dmul>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4610      	mov	r0, r2
 80015ec:	4619      	mov	r1, r3
 80015ee:	f04f 0200 	mov.w	r2, #0
 80015f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015f6:	f7ff f949 	bl	800088c <__aeabi_ddiv>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4610      	mov	r0, r2
 8001600:	4619      	mov	r1, r3
 8001602:	f7ff fb11 	bl	8000c28 <__aeabi_d2f>
 8001606:	4603      	mov	r3, r0
 8001608:	4a1b      	ldr	r2, [pc, #108]	; (8001678 <HAL_TIM_IC_CaptureCallback+0x150>)
 800160a:	6013      	str	r3, [r2, #0]
			if((Distance>40)){
 800160c:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <HAL_TIM_IC_CaptureCallback+0x150>)
 800160e:	edd3 7a00 	vldr	s15, [r3]
 8001612:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800167c <HAL_TIM_IC_CaptureCallback+0x154>
 8001616:	eef4 7ac7 	vcmpe.f32	s15, s14
 800161a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800161e:	dd02      	ble.n	8001626 <HAL_TIM_IC_CaptureCallback+0xfe>
				Distance = 40;
 8001620:	4b15      	ldr	r3, [pc, #84]	; (8001678 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001622:	4a17      	ldr	r2, [pc, #92]	; (8001680 <HAL_TIM_IC_CaptureCallback+0x158>)
 8001624:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8001626:	4b10      	ldr	r3, [pc, #64]	; (8001668 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim8, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	6a1a      	ldr	r2, [r3, #32]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 020a 	bic.w	r2, r2, #10
 800163a:	621a      	str	r2, [r3, #32]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6a12      	ldr	r2, [r2, #32]
 8001646:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(htim8, TIM_IT_CC1);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 0202 	bic.w	r2, r2, #2
 8001656:	60da      	str	r2, [r3, #12]
}
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	b020c49c 	.word	0xb020c49c
 8001664:	3fa16872 	.word	0x3fa16872
 8001668:	20000278 	.word	0x20000278
 800166c:	2000026c 	.word	0x2000026c
 8001670:	20000270 	.word	0x20000270
 8001674:	20000274 	.word	0x20000274
 8001678:	2000027c 	.word	0x2000027c
 800167c:	42200000 	.word	0x42200000
 8001680:	42200000 	.word	0x42200000

08001684 <HCSRO4_Read>:
 */



void HCSRO4_Read (TIM_HandleTypeDef *htim8)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 800168c:	2201      	movs	r2, #1
 800168e:	2180      	movs	r1, #128	; 0x80
 8001690:	480b      	ldr	r0, [pc, #44]	; (80016c0 <HCSRO4_Read+0x3c>)
 8001692:	f002 fed5 	bl	8004440 <HAL_GPIO_WritePin>
	delay_us(10, htim8);  // wait for 10 us
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	200a      	movs	r0, #10
 800169a:	f7ff ff2b 	bl	80014f4 <delay_us>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 800169e:	2200      	movs	r2, #0
 80016a0:	2180      	movs	r1, #128	; 0x80
 80016a2:	4807      	ldr	r0, [pc, #28]	; (80016c0 <HCSRO4_Read+0x3c>)
 80016a4:	f002 fecc 	bl	8004440 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(htim8, TIM_IT_CC1);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f042 0202 	orr.w	r2, r2, #2
 80016b6:	60da      	str	r2, [r3, #12]
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40020800 	.word	0x40020800

080016c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016c8:	4b1b      	ldr	r3, [pc, #108]	; (8001738 <MX_I2C1_Init+0x74>)
 80016ca:	4a1c      	ldr	r2, [pc, #112]	; (800173c <MX_I2C1_Init+0x78>)
 80016cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 80016ce:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <MX_I2C1_Init+0x74>)
 80016d0:	4a1b      	ldr	r2, [pc, #108]	; (8001740 <MX_I2C1_Init+0x7c>)
 80016d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <MX_I2C1_Init+0x74>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016da:	4b17      	ldr	r3, [pc, #92]	; (8001738 <MX_I2C1_Init+0x74>)
 80016dc:	2201      	movs	r2, #1
 80016de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e0:	4b15      	ldr	r3, [pc, #84]	; (8001738 <MX_I2C1_Init+0x74>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016e6:	4b14      	ldr	r3, [pc, #80]	; (8001738 <MX_I2C1_Init+0x74>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <MX_I2C1_Init+0x74>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016f2:	4b11      	ldr	r3, [pc, #68]	; (8001738 <MX_I2C1_Init+0x74>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f8:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <MX_I2C1_Init+0x74>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016fe:	480e      	ldr	r0, [pc, #56]	; (8001738 <MX_I2C1_Init+0x74>)
 8001700:	f002 fedc 	bl	80044bc <HAL_I2C_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800170a:	f000 fcf1 	bl	80020f0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800170e:	2100      	movs	r1, #0
 8001710:	4809      	ldr	r0, [pc, #36]	; (8001738 <MX_I2C1_Init+0x74>)
 8001712:	f003 fcfa 	bl	800510a <HAL_I2CEx_ConfigAnalogFilter>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800171c:	f000 fce8 	bl	80020f0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001720:	2100      	movs	r1, #0
 8001722:	4805      	ldr	r0, [pc, #20]	; (8001738 <MX_I2C1_Init+0x74>)
 8001724:	f003 fd3c 	bl	80051a0 <HAL_I2CEx_ConfigDigitalFilter>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800172e:	f000 fcdf 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	2000034c 	.word	0x2000034c
 800173c:	40005400 	.word	0x40005400
 8001740:	20404768 	.word	0x20404768

08001744 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a1f      	ldr	r2, [pc, #124]	; (80017e0 <HAL_I2C_MspInit+0x9c>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d138      	bne.n	80017d8 <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001766:	4b1f      	ldr	r3, [pc, #124]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	4a1e      	ldr	r2, [pc, #120]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 800176c:	f043 0302 	orr.w	r3, r3, #2
 8001770:	6313      	str	r3, [r2, #48]	; 0x30
 8001772:	4b1c      	ldr	r3, [pc, #112]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800177e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001782:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001784:	2312      	movs	r3, #18
 8001786:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178c:	2303      	movs	r3, #3
 800178e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001790:	2304      	movs	r3, #4
 8001792:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	4813      	ldr	r0, [pc, #76]	; (80017e8 <HAL_I2C_MspInit+0xa4>)
 800179c:	f002 fca4 	bl	80040e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017a0:	4b10      	ldr	r3, [pc, #64]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 80017a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a4:	4a0f      	ldr	r2, [pc, #60]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 80017a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017aa:	6413      	str	r3, [r2, #64]	; 0x40
 80017ac:	4b0d      	ldr	r3, [pc, #52]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 80017ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2100      	movs	r1, #0
 80017bc:	201f      	movs	r0, #31
 80017be:	f002 f8d2 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80017c2:	201f      	movs	r0, #31
 80017c4:	f002 f8eb 	bl	800399e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80017c8:	2200      	movs	r2, #0
 80017ca:	2100      	movs	r1, #0
 80017cc:	2020      	movs	r0, #32
 80017ce:	f002 f8ca 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80017d2:	2020      	movs	r0, #32
 80017d4:	f002 f8e3 	bl	800399e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017d8:	bf00      	nop
 80017da:	3728      	adds	r7, #40	; 0x28
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40005400 	.word	0x40005400
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40020400 	.word	0x40020400

080017ec <lcd_write_command>:
 * @param[in] hlcd    LCD handler
 * @param[in] command Display command @see lcd.h/Define
 * @return None
 */
void lcd_write_command(LCD_HandleTypeDef* hlcd, uint8_t command)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(hlcd->RS_Port, hlcd->RS_Pin, LCD_COMMAND_REG);    // Write to command register
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6898      	ldr	r0, [r3, #8]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	899b      	ldrh	r3, [r3, #12]
 8001800:	2200      	movs	r2, #0
 8001802:	4619      	mov	r1, r3
 8001804:	f002 fe1c 	bl	8004440 <HAL_GPIO_WritePin>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	7d9b      	ldrb	r3, [r3, #22]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d115      	bne.n	800183c <lcd_write_command+0x50>
  {
    if(hlcd->IsInitialized) // Before initialization ignore most significant nibble
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	7f1b      	ldrb	r3, [r3, #28]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d007      	beq.n	8001828 <lcd_write_command+0x3c>
    {
      lcd_write(hlcd, (command >> 4), LCD_NIB);
 8001818:	78fb      	ldrb	r3, [r7, #3]
 800181a:	091b      	lsrs	r3, r3, #4
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2204      	movs	r2, #4
 8001820:	4619      	mov	r1, r3
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 f842 	bl	80018ac <lcd_write>
    }
    lcd_write(hlcd, command & 0x0F, LCD_NIB);
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2204      	movs	r2, #4
 8001832:	4619      	mov	r1, r3
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f000 f839 	bl	80018ac <lcd_write>
  }
  else
  {
     lcd_write(hlcd, command, LCD_BYTE);
  }
}
 800183a:	e005      	b.n	8001848 <lcd_write_command+0x5c>
     lcd_write(hlcd, command, LCD_BYTE);
 800183c:	78fb      	ldrb	r3, [r7, #3]
 800183e:	2208      	movs	r2, #8
 8001840:	4619      	mov	r1, r3
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f000 f832 	bl	80018ac <lcd_write>
}
 8001848:	bf00      	nop
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}

08001850 <lcd_write_data>:
 * @param[in] hlcd LCD handler
 * @param[in] data Display data byte
 * @return None
 */
void lcd_write_data(LCD_HandleTypeDef* hlcd, uint8_t data)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(hlcd->RS_Port, hlcd->RS_Pin, LCD_DATA_REG);     // Write to data register
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6898      	ldr	r0, [r3, #8]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	899b      	ldrh	r3, [r3, #12]
 8001864:	2201      	movs	r2, #1
 8001866:	4619      	mov	r1, r3
 8001868:	f002 fdea 	bl	8004440 <HAL_GPIO_WritePin>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	7d9b      	ldrb	r3, [r3, #22]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d111      	bne.n	8001898 <lcd_write_data+0x48>
  {
    lcd_write(hlcd, data >> 4, LCD_NIB);
 8001874:	78fb      	ldrb	r3, [r7, #3]
 8001876:	091b      	lsrs	r3, r3, #4
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2204      	movs	r2, #4
 800187c:	4619      	mov	r1, r3
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f000 f814 	bl	80018ac <lcd_write>
    lcd_write(hlcd, data & 0x0F, LCD_NIB);
 8001884:	78fb      	ldrb	r3, [r7, #3]
 8001886:	f003 030f 	and.w	r3, r3, #15
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2204      	movs	r2, #4
 800188e:	4619      	mov	r1, r3
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f000 f80b 	bl	80018ac <lcd_write>
  }
  else
  {
    lcd_write(hlcd, data, LCD_BYTE);
  }
}
 8001896:	e005      	b.n	80018a4 <lcd_write_data+0x54>
    lcd_write(hlcd, data, LCD_BYTE);
 8001898:	78fb      	ldrb	r3, [r7, #3]
 800189a:	2208      	movs	r2, #8
 800189c:	4619      	mov	r1, r3
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 f804 	bl	80018ac <lcd_write>
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <lcd_write>:
 * @param[in] data Data byte
 * @param[in] len  Data port size (length): 4 ( LCD_NIB )or 8 ( LCD_BYTE ) bits
 * @return None
 */
void lcd_write(LCD_HandleTypeDef* hlcd, uint8_t data, uint8_t len)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	460b      	mov	r3, r1
 80018b6:	70fb      	strb	r3, [r7, #3]
 80018b8:	4613      	mov	r3, r2
 80018ba:	70bb      	strb	r3, [r7, #2]
  HAL_GPIO_WritePin(hlcd->E_Port, hlcd->E_Pin, GPIO_PIN_SET);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6918      	ldr	r0, [r3, #16]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	8a9b      	ldrh	r3, [r3, #20]
 80018c4:	2201      	movs	r2, #1
 80018c6:	4619      	mov	r1, r3
 80018c8:	f002 fdba 	bl	8004440 <HAL_GPIO_WritePin>

  for(uint8_t i = 0; i < len; i++)
 80018cc:	2300      	movs	r3, #0
 80018ce:	73fb      	strb	r3, [r7, #15]
 80018d0:	e019      	b.n	8001906 <lcd_write+0x5a>
    HAL_GPIO_WritePin(hlcd->DATA_Ports[i], hlcd->DATA_Pins[i], (data >> i) & 0x01);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4413      	add	r3, r2
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	4413      	add	r3, r2
 80018e8:	8819      	ldrh	r1, [r3, #0]
 80018ea:	78fa      	ldrb	r2, [r7, #3]
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	fa42 f303 	asr.w	r3, r2, r3
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	461a      	mov	r2, r3
 80018fc:	f002 fda0 	bl	8004440 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < len; i++)
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	3301      	adds	r3, #1
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	7bfa      	ldrb	r2, [r7, #15]
 8001908:	78bb      	ldrb	r3, [r7, #2]
 800190a:	429a      	cmp	r2, r3
 800190c:	d3e1      	bcc.n	80018d2 <lcd_write+0x26>

  HAL_GPIO_WritePin(hlcd->E_Port, hlcd->E_Pin, GPIO_PIN_RESET); // Data receive on falling edge
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6918      	ldr	r0, [r3, #16]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	8a9b      	ldrh	r3, [r3, #20]
 8001916:	2200      	movs	r2, #0
 8001918:	4619      	mov	r1, r3
 800191a:	f002 fd91 	bl	8004440 <HAL_GPIO_WritePin>
  __LCD_Delay(hlcd, 0.05);  // > 41 us
 800191e:	2132      	movs	r1, #50	; 0x32
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f000 f804 	bl	800192e <lcd_delay_us>
}
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <lcd_delay_us>:
 * @param[in] hlcd LCD handler
 * @param[in] delay_us Delay period in microseconds
 * @return None
 */
void lcd_delay_us(LCD_HandleTypeDef* hlcd, uint32_t delay_us)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	6039      	str	r1, [r7, #0]
  __HAL_TIM_SET_COUNTER(hlcd->Timer, 0);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2200      	movs	r2, #0
 8001940:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start(hlcd->Timer);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	4618      	mov	r0, r3
 8001948:	f004 ff8e 	bl	8006868 <HAL_TIM_Base_Start>
  while(__HAL_TIM_GET_COUNTER(hlcd->Timer) < delay_us);
 800194c:	bf00      	nop
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	429a      	cmp	r2, r3
 800195a:	d8f8      	bhi.n	800194e <lcd_delay_us+0x20>
  HAL_TIM_Base_Stop(hlcd->Timer);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	4618      	mov	r0, r3
 8001962:	f004 fff1 	bl	8006948 <HAL_TIM_Base_Stop>
}
 8001966:	bf00      	nop
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <LCD_Init>:
 * @note Cursor off, Cursor increment on, No blink @see HD44780 technical note.
 * @param[in] hlcd LCD handler
 * @return None
 */
void LCD_Init(LCD_HandleTypeDef* hlcd)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  hlcd->IsInitialized = 0;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2200      	movs	r2, #0
 800197a:	771a      	strb	r2, [r3, #28]

  __LCD_Delay(hlcd, 15.2);         // >15 ms
 800197c:	f643 315f 	movw	r1, #15199	; 0x3b5f
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ffd4 	bl	800192e <lcd_delay_us>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	7d9b      	ldrb	r3, [r3, #22]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d120      	bne.n	80019d0 <LCD_Init+0x62>
  {
    lcd_write_command(hlcd, 0x3);  // 0011
 800198e:	2103      	movs	r1, #3
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7ff ff2b 	bl	80017ec <lcd_write_command>
    __LCD_Delay(hlcd, 4.2);        // > 4.1 ms
 8001996:	f241 0167 	movw	r1, #4199	; 0x1067
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff ffc7 	bl	800192e <lcd_delay_us>
    lcd_write_command(hlcd, 0x3);  // 0011
 80019a0:	2103      	movs	r1, #3
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f7ff ff22 	bl	80017ec <lcd_write_command>
    __LCD_Delay(hlcd, 0.2);        // > 0.1 ms
 80019a8:	21c8      	movs	r1, #200	; 0xc8
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ffbf 	bl	800192e <lcd_delay_us>
    lcd_write_command(hlcd, 0x3);  // 0011
 80019b0:	2103      	movs	r1, #3
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ff1a 	bl	80017ec <lcd_write_command>
    lcd_write_command(hlcd, 0x2);  // 0010
 80019b8:	2102      	movs	r1, #2
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ff16 	bl	80017ec <lcd_write_command>

    hlcd->IsInitialized = 1;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	771a      	strb	r2, [r3, #28]

    lcd_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_N);
 80019c6:	2128      	movs	r1, #40	; 0x28
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f7ff ff0f 	bl	80017ec <lcd_write_command>
 80019ce:	e01f      	b.n	8001a10 <LCD_Init+0xa2>
  }
  else if(hlcd->Mode == LCD_8_BIT_MODE) /* TODO: test 8-bit interface */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	7d9b      	ldrb	r3, [r3, #22]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d11b      	bne.n	8001a10 <LCD_Init+0xa2>
  {
  lcd_write_command(hlcd, 0x30); // 0011 XXXX
 80019d8:	2130      	movs	r1, #48	; 0x30
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff ff06 	bl	80017ec <lcd_write_command>
  __LCD_Delay(hlcd, 4.2);        // > 4.1 ms
 80019e0:	f241 0167 	movw	r1, #4199	; 0x1067
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff ffa2 	bl	800192e <lcd_delay_us>
  lcd_write_command(hlcd, 0x30); // 0011 XXXX
 80019ea:	2130      	movs	r1, #48	; 0x30
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff fefd 	bl	80017ec <lcd_write_command>
  __LCD_Delay(hlcd, 0.2);        // > 0.1 ms
 80019f2:	21c8      	movs	r1, #200	; 0xc8
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff ff9a 	bl	800192e <lcd_delay_us>
  lcd_write_command(hlcd, 0x30); // 0011 XXXX
 80019fa:	2130      	movs	r1, #48	; 0x30
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff fef5 	bl	80017ec <lcd_write_command>

  hlcd->IsInitialized = 1;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	771a      	strb	r2, [r3, #28]

    lcd_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_DL | LCD_OPT_N);
 8001a08:	2138      	movs	r1, #56	; 0x38
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff feee 	bl	80017ec <lcd_write_command>
  }

  lcd_write_command(hlcd, LCD_CLEAR_DISPLAY);                        // Clear screen
 8001a10:	2101      	movs	r1, #1
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f7ff feea 	bl	80017ec <lcd_write_command>
  __LCD_Delay(hlcd, 1.6);                                            // > 1.52 ms
 8001a18:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ff86 	bl	800192e <lcd_delay_us>
  lcd_write_command(hlcd, LCD_DISPLAY_ON_OFF_CONTROL | LCD_OPT_D);   // LCD on, Cursor off, No blink
 8001a22:	210c      	movs	r1, #12
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff fee1 	bl	80017ec <lcd_write_command>
  lcd_write_command(hlcd, LCD_ENTRY_MODE_SET | LCD_OPT_INC);         // Cursor increment on
 8001a2a:	2106      	movs	r1, #6
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff fedd 	bl	80017ec <lcd_write_command>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <LCD_printStr>:
 * @param[in] hlcd LCD handler
 * @param[in] str  Null-terminated string
 * @return None
 */
void LCD_printStr(LCD_HandleTypeDef* hlcd, char* str)
{
 8001a3a:	b590      	push	{r4, r7, lr}
 8001a3c:	b085      	sub	sp, #20
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
 8001a42:	6039      	str	r1, [r7, #0]
  for(uint8_t i = 0; i < strlen(str); i++)
 8001a44:	2300      	movs	r3, #0
 8001a46:	73fb      	strb	r3, [r7, #15]
 8001a48:	e00a      	b.n	8001a60 <LCD_printStr+0x26>
    lcd_write_data(hlcd, str[i]);
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	683a      	ldr	r2, [r7, #0]
 8001a4e:	4413      	add	r3, r2
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	4619      	mov	r1, r3
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff fefb 	bl	8001850 <lcd_write_data>
  for(uint8_t i = 0; i < strlen(str); i++)
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	73fb      	strb	r3, [r7, #15]
 8001a60:	7bfc      	ldrb	r4, [r7, #15]
 8001a62:	6838      	ldr	r0, [r7, #0]
 8001a64:	f7fe fbd4 	bl	8000210 <strlen>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	429c      	cmp	r4, r3
 8001a6c:	d3ed      	bcc.n	8001a4a <LCD_printStr+0x10>
}
 8001a6e:	bf00      	nop
 8001a70:	bf00      	nop
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd90      	pop	{r4, r7, pc}

08001a78 <LCD_SetCursor>:
 * @param[in] row  Display row (line): 0 to N
 * @param[in] col  Display column: 0 to 15 (16 character display) or 19 (20 character display)
 * @return None
 */
void LCD_SetCursor(LCD_HandleTypeDef* hlcd, uint8_t row, uint8_t col)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	460b      	mov	r3, r1
 8001a82:	70fb      	strb	r3, [r7, #3]
 8001a84:	4613      	mov	r3, r2
 8001a86:	70bb      	strb	r3, [r7, #2]
  #ifdef LCD20xN
  lcd_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_20[row] + col);
  #endif

  #ifdef LCD16xN
  lcd_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_16[row] + col);
 8001a88:	78fb      	ldrb	r3, [r7, #3]
 8001a8a:	4a07      	ldr	r2, [pc, #28]	; (8001aa8 <LCD_SetCursor+0x30>)
 8001a8c:	5cd2      	ldrb	r2, [r2, r3]
 8001a8e:	78bb      	ldrb	r3, [r7, #2]
 8001a90:	4413      	add	r3, r2
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	3b80      	subs	r3, #128	; 0x80
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	4619      	mov	r1, r3
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff fea6 	bl	80017ec <lcd_write_command>
  #endif
}
 8001aa0:	bf00      	nop
 8001aa2:	3708      	adds	r7, #8
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	0800db6c 	.word	0x0800db6c
 8001aac:	00000000 	.word	0x00000000

08001ab0 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Control Algorithm
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8001ab0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ab4:	b088      	sub	sp, #32
 8001ab6:	af02      	add	r7, sp, #8
 8001ab8:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a84      	ldr	r2, [pc, #528]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	f040 80d8 	bne.w	8001c76 <HAL_TIM_PeriodElapsedCallback+0x1c6>

		error = (float32_t)(sp-d);
 8001ac6:	4b83      	ldr	r3, [pc, #524]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	ee07 3a90 	vmov	s15, r3
 8001ace:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad2:	4b81      	ldr	r3, [pc, #516]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001ad4:	edd3 7a00 	vldr	s15, [r3]
 8001ad8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001adc:	4b7f      	ldr	r3, [pc, #508]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001ade:	edc3 7a00 	vstr	s15, [r3]

		SWV_VAR = arm_pid_f32(&pid, error);
 8001ae2:	4b7e      	ldr	r3, [pc, #504]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a7e      	ldr	r2, [pc, #504]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8001ae8:	613a      	str	r2, [r7, #16]
 8001aea:	60fb      	str	r3, [r7, #12]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	ed93 7a00 	vldr	s14, [r3]
 8001af2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001af6:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b06:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001b0a:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001b28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2c:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Update state */
    S->state[1] = S->state[0];
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	68da      	ldr	r2, [r3, #12]
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	68ba      	ldr	r2, [r7, #8]
 8001b42:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	4a67      	ldr	r2, [pc, #412]	; (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001b48:	6013      	str	r3, [r2, #0]

		duty_val = LINEAR_TRANSFORM(SWV_VAR, -6.9, 7.5, 55, 87);
 8001b4a:	4b66      	ldr	r3, [pc, #408]	; (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7fe fd1a 	bl	8000588 <__aeabi_f2d>
 8001b54:	a358      	add	r3, pc, #352	; (adr r3, 8001cb8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5a:	f7fe fbb7 	bl	80002cc <__adddf3>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	4610      	mov	r0, r2
 8001b64:	4619      	mov	r1, r3
 8001b66:	a356      	add	r3, pc, #344	; (adr r3, 8001cc0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6c:	f7fe fe8e 	bl	800088c <__aeabi_ddiv>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	4b5a      	ldr	r3, [pc, #360]	; (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001b7e:	f7fe fd5b 	bl	8000638 <__aeabi_dmul>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4610      	mov	r0, r2
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f04f 0200 	mov.w	r2, #0
 8001b8e:	4b57      	ldr	r3, [pc, #348]	; (8001cec <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8001b90:	f7fe fb9c 	bl	80002cc <__adddf3>
 8001b94:	4602      	mov	r2, r0
 8001b96:	460b      	mov	r3, r1
 8001b98:	4610      	mov	r0, r2
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f7ff f824 	bl	8000be8 <__aeabi_d2uiz>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	4a53      	ldr	r2, [pc, #332]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001ba4:	6013      	str	r3, [r2, #0]

		if(duty_val <= 55){
 8001ba6:	4b52      	ldr	r3, [pc, #328]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2b37      	cmp	r3, #55	; 0x37
 8001bac:	d803      	bhi.n	8001bb6 <HAL_TIM_PeriodElapsedCallback+0x106>
			duty_val = 55;
 8001bae:	4b50      	ldr	r3, [pc, #320]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001bb0:	2237      	movs	r2, #55	; 0x37
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	e006      	b.n	8001bc4 <HAL_TIM_PeriodElapsedCallback+0x114>
		}
		else if(duty_val >= 87){
 8001bb6:	4b4e      	ldr	r3, [pc, #312]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2b56      	cmp	r3, #86	; 0x56
 8001bbc:	d902      	bls.n	8001bc4 <HAL_TIM_PeriodElapsedCallback+0x114>
			duty_val = 87;
 8001bbe:	4b4c      	ldr	r3, [pc, #304]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001bc0:	2257      	movs	r2, #87	; 0x57
 8001bc2:	601a      	str	r2, [r3, #0]
		}
		if(d==sp + sp*0.01 && d == sp- sp*0.01 ){
 8001bc4:	4b44      	ldr	r3, [pc, #272]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fcdd 	bl	8000588 <__aeabi_f2d>
 8001bce:	4604      	mov	r4, r0
 8001bd0:	460d      	mov	r5, r1
 8001bd2:	4b40      	ldr	r3, [pc, #256]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7fe fcc4 	bl	8000564 <__aeabi_i2d>
 8001bdc:	4680      	mov	r8, r0
 8001bde:	4689      	mov	r9, r1
 8001be0:	4b3c      	ldr	r3, [pc, #240]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fcbd 	bl	8000564 <__aeabi_i2d>
 8001bea:	a337      	add	r3, pc, #220	; (adr r3, 8001cc8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf0:	f7fe fd22 	bl	8000638 <__aeabi_dmul>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4640      	mov	r0, r8
 8001bfa:	4649      	mov	r1, r9
 8001bfc:	f7fe fb66 	bl	80002cc <__adddf3>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4620      	mov	r0, r4
 8001c06:	4629      	mov	r1, r5
 8001c08:	f7fe ff7e 	bl	8000b08 <__aeabi_dcmpeq>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d02c      	beq.n	8001c6c <HAL_TIM_PeriodElapsedCallback+0x1bc>
 8001c12:	4b31      	ldr	r3, [pc, #196]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fcb6 	bl	8000588 <__aeabi_f2d>
 8001c1c:	4604      	mov	r4, r0
 8001c1e:	460d      	mov	r5, r1
 8001c20:	4b2c      	ldr	r3, [pc, #176]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7fe fc9d 	bl	8000564 <__aeabi_i2d>
 8001c2a:	4680      	mov	r8, r0
 8001c2c:	4689      	mov	r9, r1
 8001c2e:	4b29      	ldr	r3, [pc, #164]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fc96 	bl	8000564 <__aeabi_i2d>
 8001c38:	a323      	add	r3, pc, #140	; (adr r3, 8001cc8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c3e:	f7fe fcfb 	bl	8000638 <__aeabi_dmul>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4640      	mov	r0, r8
 8001c48:	4649      	mov	r1, r9
 8001c4a:	f7fe fb3d 	bl	80002c8 <__aeabi_dsub>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4620      	mov	r0, r4
 8001c54:	4629      	mov	r1, r5
 8001c56:	f7fe ff57 	bl	8000b08 <__aeabi_dcmpeq>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d005      	beq.n	8001c6c <HAL_TIM_PeriodElapsedCallback+0x1bc>
			duty_val=73;
 8001c60:	4b23      	ldr	r3, [pc, #140]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001c62:	2249      	movs	r2, #73	; 0x49
 8001c64:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim3);
 8001c66:	4823      	ldr	r0, [pc, #140]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001c68:	f004 ff0e 	bl	8006a88 <HAL_TIM_Base_Stop_IT>
		}


		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (int)duty_val);
 8001c6c:	4b22      	ldr	r3, [pc, #136]	; (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a1f      	ldr	r2, [pc, #124]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	635a      	str	r2, [r3, #52]	; 0x34

	}
	if(htim->Instance == TIM4)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a20      	ldr	r2, [pc, #128]	; (8001cfc <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d115      	bne.n	8001cac <HAL_TIM_PeriodElapsedCallback+0x1fc>
	{
		 int n = sprintf(msg, "%.02f, %d", d, sp);
 8001c80:	4b15      	ldr	r3, [pc, #84]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7fe fc7f 	bl	8000588 <__aeabi_f2d>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	4911      	ldr	r1, [pc, #68]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001c90:	6809      	ldr	r1, [r1, #0]
 8001c92:	9100      	str	r1, [sp, #0]
 8001c94:	491a      	ldr	r1, [pc, #104]	; (8001d00 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001c96:	481b      	ldr	r0, [pc, #108]	; (8001d04 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001c98:	f008 f9a6 	bl	8009fe8 <siprintf>
 8001c9c:	6178      	str	r0, [r7, #20]
		 HAL_UART_Transmit_IT(&huart3, (uint8_t*)msg, n);
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	4917      	ldr	r1, [pc, #92]	; (8001d04 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001ca6:	4818      	ldr	r0, [pc, #96]	; (8001d08 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001ca8:	f006 fbde 	bl	8008468 <HAL_UART_Transmit_IT>
	}
}
 8001cac:	bf00      	nop
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001cb6:	bf00      	nop
 8001cb8:	9999999a 	.word	0x9999999a
 8001cbc:	401b9999 	.word	0x401b9999
 8001cc0:	cccccccd 	.word	0xcccccccd
 8001cc4:	402ccccc 	.word	0x402ccccc
 8001cc8:	47ae147b 	.word	0x47ae147b
 8001ccc:	3f847ae1 	.word	0x3f847ae1
 8001cd0:	40000400 	.word	0x40000400
 8001cd4:	20000048 	.word	0x20000048
 8001cd8:	20000280 	.word	0x20000280
 8001cdc:	20000290 	.word	0x20000290
 8001ce0:	2000004c 	.word	0x2000004c
 8001ce4:	2000028c 	.word	0x2000028c
 8001ce8:	40400000 	.word	0x40400000
 8001cec:	404b8000 	.word	0x404b8000
 8001cf0:	20000288 	.word	0x20000288
 8001cf4:	20000504 	.word	0x20000504
 8001cf8:	20000550 	.word	0x20000550
 8001cfc:	40000800 	.word	0x40000800
 8001d00:	0800db48 	.word	0x0800db48
 8001d04:	20000284 	.word	0x20000284
 8001d08:	2000059c 	.word	0x2000059c

08001d0c <ADC_SETPOINT>:

//setpoint from ADC
int ADC_SETPOINT(ADC_HandleTypeDef* hadc){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]

	if(hadc->Instance == ADC1){
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a11      	ldr	r2, [pc, #68]	; (8001d60 <ADC_SETPOINT+0x54>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d110      	bne.n	8001d40 <ADC_SETPOINT+0x34>

	 HAL_ADC_Start(&hadc1);
 8001d1e:	4811      	ldr	r0, [pc, #68]	; (8001d64 <ADC_SETPOINT+0x58>)
 8001d20:	f001 f832 	bl	8002d88 <HAL_ADC_Start>

	 if(HAL_ADC_PollForConversion(&hadc1, 500) == HAL_OK){
 8001d24:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001d28:	480e      	ldr	r0, [pc, #56]	; (8001d64 <ADC_SETPOINT+0x58>)
 8001d2a:	f001 f8fb 	bl	8002f24 <HAL_ADC_PollForConversion>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d105      	bne.n	8001d40 <ADC_SETPOINT+0x34>
			sample_in_1 = HAL_ADC_GetValue(&hadc1);
 8001d34:	480b      	ldr	r0, [pc, #44]	; (8001d64 <ADC_SETPOINT+0x58>)
 8001d36:	f001 fac1 	bl	80032bc <HAL_ADC_GetValue>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	4a0a      	ldr	r2, [pc, #40]	; (8001d68 <ADC_SETPOINT+0x5c>)
 8001d3e:	6013      	str	r3, [r2, #0]
	  }
	}

	return abs((sample_in_1/100) - 20)+10;
 8001d40:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <ADC_SETPOINT+0x5c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a09      	ldr	r2, [pc, #36]	; (8001d6c <ADC_SETPOINT+0x60>)
 8001d46:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4a:	095b      	lsrs	r3, r3, #5
 8001d4c:	3b14      	subs	r3, #20
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	bfb8      	it	lt
 8001d52:	425b      	neglt	r3, r3
 8001d54:	330a      	adds	r3, #10

}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40012000 	.word	0x40012000
 8001d64:	200002a4 	.word	0x200002a4
 8001d68:	20000284 	.word	0x20000284
 8001d6c:	51eb851f 	.word	0x51eb851f

08001d70 <LED_ROUTINE>:

void LCD_ROUTINE(){

}

void LED_ROUTINE(){
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0

	  if(fabs(error) <= 0.3){
 8001d74:	4b40      	ldr	r3, [pc, #256]	; (8001e78 <LED_ROUTINE+0x108>)
 8001d76:	edd3 7a00 	vldr	s15, [r3]
 8001d7a:	eef0 7ae7 	vabs.f32	s15, s15
 8001d7e:	ee17 0a90 	vmov	r0, s15
 8001d82:	f7fe fc01 	bl	8000588 <__aeabi_f2d>
 8001d86:	a336      	add	r3, pc, #216	; (adr r3, 8001e60 <LED_ROUTINE+0xf0>)
 8001d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d8c:	f7fe fed0 	bl	8000b30 <__aeabi_dcmple>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00f      	beq.n	8001db6 <LED_ROUTINE+0x46>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001d96:	2200      	movs	r2, #0
 8001d98:	2101      	movs	r1, #1
 8001d9a:	4838      	ldr	r0, [pc, #224]	; (8001e7c <LED_ROUTINE+0x10c>)
 8001d9c:	f002 fb50 	bl	8004440 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8001da0:	2200      	movs	r2, #0
 8001da2:	2108      	movs	r1, #8
 8001da4:	4835      	ldr	r0, [pc, #212]	; (8001e7c <LED_ROUTINE+0x10c>)
 8001da6:	f002 fb4b 	bl	8004440 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 1);
 8001daa:	2201      	movs	r2, #1
 8001dac:	2180      	movs	r1, #128	; 0x80
 8001dae:	4834      	ldr	r0, [pc, #208]	; (8001e80 <LED_ROUTINE+0x110>)
 8001db0:	f002 fb46 	bl	8004440 <HAL_GPIO_WritePin>
	  else	  if( fabs(error) > 0.6){
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
	  	}
}
 8001db4:	e052      	b.n	8001e5c <LED_ROUTINE+0xec>
	  else if( fabs(error) > 0.31 && fabs(error) < 0.6){
 8001db6:	4b30      	ldr	r3, [pc, #192]	; (8001e78 <LED_ROUTINE+0x108>)
 8001db8:	edd3 7a00 	vldr	s15, [r3]
 8001dbc:	eef0 7ae7 	vabs.f32	s15, s15
 8001dc0:	ee17 0a90 	vmov	r0, s15
 8001dc4:	f7fe fbe0 	bl	8000588 <__aeabi_f2d>
 8001dc8:	a327      	add	r3, pc, #156	; (adr r3, 8001e68 <LED_ROUTINE+0xf8>)
 8001dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dce:	f7fe fec3 	bl	8000b58 <__aeabi_dcmpgt>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d020      	beq.n	8001e1a <LED_ROUTINE+0xaa>
 8001dd8:	4b27      	ldr	r3, [pc, #156]	; (8001e78 <LED_ROUTINE+0x108>)
 8001dda:	edd3 7a00 	vldr	s15, [r3]
 8001dde:	eef0 7ae7 	vabs.f32	s15, s15
 8001de2:	ee17 0a90 	vmov	r0, s15
 8001de6:	f7fe fbcf 	bl	8000588 <__aeabi_f2d>
 8001dea:	a321      	add	r3, pc, #132	; (adr r3, 8001e70 <LED_ROUTINE+0x100>)
 8001dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df0:	f7fe fe94 	bl	8000b1c <__aeabi_dcmplt>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d00f      	beq.n	8001e1a <LED_ROUTINE+0xaa>
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	481f      	ldr	r0, [pc, #124]	; (8001e7c <LED_ROUTINE+0x10c>)
 8001e00:	f002 fb1e 	bl	8004440 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8001e04:	2201      	movs	r2, #1
 8001e06:	2108      	movs	r1, #8
 8001e08:	481c      	ldr	r0, [pc, #112]	; (8001e7c <LED_ROUTINE+0x10c>)
 8001e0a:	f002 fb19 	bl	8004440 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2180      	movs	r1, #128	; 0x80
 8001e12:	481b      	ldr	r0, [pc, #108]	; (8001e80 <LED_ROUTINE+0x110>)
 8001e14:	f002 fb14 	bl	8004440 <HAL_GPIO_WritePin>
}
 8001e18:	e020      	b.n	8001e5c <LED_ROUTINE+0xec>
	  else	  if( fabs(error) > 0.6){
 8001e1a:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <LED_ROUTINE+0x108>)
 8001e1c:	edd3 7a00 	vldr	s15, [r3]
 8001e20:	eef0 7ae7 	vabs.f32	s15, s15
 8001e24:	ee17 0a90 	vmov	r0, s15
 8001e28:	f7fe fbae 	bl	8000588 <__aeabi_f2d>
 8001e2c:	a310      	add	r3, pc, #64	; (adr r3, 8001e70 <LED_ROUTINE+0x100>)
 8001e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e32:	f7fe fe91 	bl	8000b58 <__aeabi_dcmpgt>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d100      	bne.n	8001e3e <LED_ROUTINE+0xce>
}
 8001e3c:	e00e      	b.n	8001e5c <LED_ROUTINE+0xec>
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8001e3e:	2201      	movs	r2, #1
 8001e40:	2101      	movs	r1, #1
 8001e42:	480e      	ldr	r0, [pc, #56]	; (8001e7c <LED_ROUTINE+0x10c>)
 8001e44:	f002 fafc 	bl	8004440 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2108      	movs	r1, #8
 8001e4c:	480b      	ldr	r0, [pc, #44]	; (8001e7c <LED_ROUTINE+0x10c>)
 8001e4e:	f002 faf7 	bl	8004440 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2180      	movs	r1, #128	; 0x80
 8001e56:	480a      	ldr	r0, [pc, #40]	; (8001e80 <LED_ROUTINE+0x110>)
 8001e58:	f002 faf2 	bl	8004440 <HAL_GPIO_WritePin>
}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	33333333 	.word	0x33333333
 8001e64:	3fd33333 	.word	0x3fd33333
 8001e68:	3d70a3d7 	.word	0x3d70a3d7
 8001e6c:	3fd3d70a 	.word	0x3fd3d70a
 8001e70:	33333333 	.word	0x33333333
 8001e74:	3fe33333 	.word	0x3fe33333
 8001e78:	20000290 	.word	0x20000290
 8001e7c:	40020800 	.word	0x40020800
 8001e80:	40020c00 	.word	0x40020c00

08001e84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e88:	f000 feb9 	bl	8002bfe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e8c:	f000 f89c 	bl	8001fc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8001e90:	f000 fb50 	bl	8002534 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001e94:	f7ff fc16 	bl	80016c4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001e98:	f000 fe0c 	bl	8002ab4 <MX_USART3_UART_Init>
  MX_GPIO_Init();
 8001e9c:	f7ff f9b2 	bl	8001204 <MX_GPIO_Init>
  MX_SPI4_Init();
 8001ea0:	f000 f92c 	bl	80020fc <MX_SPI4_Init>
  MX_DMA_Init();
 8001ea4:	f7ff f990 	bl	80011c8 <MX_DMA_Init>
  MX_TIM8_Init();
 8001ea8:	f000 fc90 	bl	80027cc <MX_TIM8_Init>
  MX_ADC1_Init();
 8001eac:	f7ff f8be 	bl	800102c <MX_ADC1_Init>
  MX_TIM5_Init();
 8001eb0:	f000 fc38 	bl	8002724 <MX_TIM5_Init>
  MX_TIM3_Init();
 8001eb4:	f000 fb98 	bl	80025e8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001eb8:	f000 fbe4 	bl	8002684 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1); // captures pulses
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	482f      	ldr	r0, [pc, #188]	; (8001f7c <main+0xf8>)
 8001ec0:	f004 ffba 	bl	8006e38 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // servo control
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	482e      	ldr	r0, [pc, #184]	; (8001f80 <main+0xfc>)
 8001ec8:	f004 fe64 	bl	8006b94 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3); 		// PID control
 8001ecc:	482d      	ldr	r0, [pc, #180]	; (8001f84 <main+0x100>)
 8001ece:	f004 fd63 	bl	8006998 <HAL_TIM_Base_Start_IT>
  LCD_Init(&hlcd1); // initialize LCD
 8001ed2:	482d      	ldr	r0, [pc, #180]	; (8001f88 <main+0x104>)
 8001ed4:	f7ff fd4b 	bl	800196e <LCD_Init>
  HAL_TIM_Base_Start_IT(&htim4); 		//UART
 8001ed8:	482c      	ldr	r0, [pc, #176]	; (8001f8c <main+0x108>)
 8001eda:	f004 fd5d 	bl	8006998 <HAL_TIM_Base_Start_IT>
  arm_pid_init_f32(&pid,1);
 8001ede:	2101      	movs	r1, #1
 8001ee0:	482b      	ldr	r0, [pc, #172]	; (8001f90 <main+0x10c>)
 8001ee2:	f007 f9b1 	bl	8009248 <arm_pid_init_f32>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Sensor
	  HCSRO4_Read(&htim8);
 8001ee6:	4825      	ldr	r0, [pc, #148]	; (8001f7c <main+0xf8>)
 8001ee8:	f7ff fbcc 	bl	8001684 <HCSRO4_Read>
	  HAL_Delay(30);
 8001eec:	201e      	movs	r0, #30
 8001eee:	f000 fee3 	bl	8002cb8 <HAL_Delay>
	  d = Distance;
 8001ef2:	4b28      	ldr	r3, [pc, #160]	; (8001f94 <main+0x110>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a28      	ldr	r2, [pc, #160]	; (8001f98 <main+0x114>)
 8001ef8:	6013      	str	r3, [r2, #0]

	  //setpoint from ADC
	  sp = ADC_SETPOINT(&hadc1);
 8001efa:	4828      	ldr	r0, [pc, #160]	; (8001f9c <main+0x118>)
 8001efc:	f7ff ff06 	bl	8001d0c <ADC_SETPOINT>
 8001f00:	4603      	mov	r3, r0
 8001f02:	4a27      	ldr	r2, [pc, #156]	; (8001fa0 <main+0x11c>)
 8001f04:	6013      	str	r3, [r2, #0]
	  LED_ROUTINE();
 8001f06:	f7ff ff33 	bl	8001d70 <LED_ROUTINE>

	  //LCD
	  sprintf(pos_dist, "%.02f", d);
 8001f0a:	4b23      	ldr	r3, [pc, #140]	; (8001f98 <main+0x114>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7fe fb3a 	bl	8000588 <__aeabi_f2d>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	4922      	ldr	r1, [pc, #136]	; (8001fa4 <main+0x120>)
 8001f1a:	4823      	ldr	r0, [pc, #140]	; (8001fa8 <main+0x124>)
 8001f1c:	f008 f864 	bl	8009fe8 <siprintf>
	  sprintf(duty_print, "%d", duty_val);
 8001f20:	4b22      	ldr	r3, [pc, #136]	; (8001fac <main+0x128>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	4922      	ldr	r1, [pc, #136]	; (8001fb0 <main+0x12c>)
 8001f28:	4822      	ldr	r0, [pc, #136]	; (8001fb4 <main+0x130>)
 8001f2a:	f008 f85d 	bl	8009fe8 <siprintf>
	  sprintf(sp_str, "%d", sp);
 8001f2e:	4b1c      	ldr	r3, [pc, #112]	; (8001fa0 <main+0x11c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	461a      	mov	r2, r3
 8001f34:	491e      	ldr	r1, [pc, #120]	; (8001fb0 <main+0x12c>)
 8001f36:	4820      	ldr	r0, [pc, #128]	; (8001fb8 <main+0x134>)
 8001f38:	f008 f856 	bl	8009fe8 <siprintf>
	  LCD_SetCursor(&hlcd1, 0, 0);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2100      	movs	r1, #0
 8001f40:	4811      	ldr	r0, [pc, #68]	; (8001f88 <main+0x104>)
 8001f42:	f7ff fd99 	bl	8001a78 <LCD_SetCursor>
	  LCD_printStr(&hlcd1, dist);
 8001f46:	491d      	ldr	r1, [pc, #116]	; (8001fbc <main+0x138>)
 8001f48:	480f      	ldr	r0, [pc, #60]	; (8001f88 <main+0x104>)
 8001f4a:	f7ff fd76 	bl	8001a3a <LCD_printStr>
	  LCD_printStr(&hlcd1, pos_dist);
 8001f4e:	4916      	ldr	r1, [pc, #88]	; (8001fa8 <main+0x124>)
 8001f50:	480d      	ldr	r0, [pc, #52]	; (8001f88 <main+0x104>)
 8001f52:	f7ff fd72 	bl	8001a3a <LCD_printStr>
	  LCD_printStr(&hlcd1, cm);
 8001f56:	491a      	ldr	r1, [pc, #104]	; (8001fc0 <main+0x13c>)
 8001f58:	480b      	ldr	r0, [pc, #44]	; (8001f88 <main+0x104>)
 8001f5a:	f7ff fd6e 	bl	8001a3a <LCD_printStr>
	  LCD_SetCursor(&hlcd1, 1, 0);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2101      	movs	r1, #1
 8001f62:	4809      	ldr	r0, [pc, #36]	; (8001f88 <main+0x104>)
 8001f64:	f7ff fd88 	bl	8001a78 <LCD_SetCursor>
	  LCD_printStr(&hlcd1, "SETPOINT: ");
 8001f68:	4916      	ldr	r1, [pc, #88]	; (8001fc4 <main+0x140>)
 8001f6a:	4807      	ldr	r0, [pc, #28]	; (8001f88 <main+0x104>)
 8001f6c:	f7ff fd65 	bl	8001a3a <LCD_printStr>
	  LCD_printStr(&hlcd1, sp_str);
 8001f70:	4911      	ldr	r1, [pc, #68]	; (8001fb8 <main+0x134>)
 8001f72:	4805      	ldr	r0, [pc, #20]	; (8001f88 <main+0x104>)
 8001f74:	f7ff fd61 	bl	8001a3a <LCD_printStr>
  {
 8001f78:	e7b5      	b.n	8001ee6 <main+0x62>
 8001f7a:	bf00      	nop
 8001f7c:	20000420 	.word	0x20000420
 8001f80:	20000550 	.word	0x20000550
 8001f84:	20000504 	.word	0x20000504
 8001f88:	20000018 	.word	0x20000018
 8001f8c:	2000046c 	.word	0x2000046c
 8001f90:	2000004c 	.word	0x2000004c
 8001f94:	2000027c 	.word	0x2000027c
 8001f98:	20000280 	.word	0x20000280
 8001f9c:	200002a4 	.word	0x200002a4
 8001fa0:	20000048 	.word	0x20000048
 8001fa4:	0800db54 	.word	0x0800db54
 8001fa8:	20000398 	.word	0x20000398
 8001fac:	20000288 	.word	0x20000288
 8001fb0:	0800db5c 	.word	0x0800db5c
 8001fb4:	200003a4 	.word	0x200003a4
 8001fb8:	20000294 	.word	0x20000294
 8001fbc:	20000038 	.word	0x20000038
 8001fc0:	20000044 	.word	0x20000044
 8001fc4:	0800db60 	.word	0x0800db60

08001fc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b0b4      	sub	sp, #208	; 0xd0
 8001fcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fce:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001fd2:	2230      	movs	r2, #48	; 0x30
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f007 f97e 	bl	80092d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fdc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fec:	f107 0308 	add.w	r3, r7, #8
 8001ff0:	2284      	movs	r2, #132	; 0x84
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f007 f96f 	bl	80092d8 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001ffa:	f003 f91d 	bl	8005238 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffe:	4b3a      	ldr	r3, [pc, #232]	; (80020e8 <SystemClock_Config+0x120>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	4a39      	ldr	r2, [pc, #228]	; (80020e8 <SystemClock_Config+0x120>)
 8002004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	4b37      	ldr	r3, [pc, #220]	; (80020e8 <SystemClock_Config+0x120>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002016:	4b35      	ldr	r3, [pc, #212]	; (80020ec <SystemClock_Config+0x124>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a34      	ldr	r2, [pc, #208]	; (80020ec <SystemClock_Config+0x124>)
 800201c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002020:	6013      	str	r3, [r2, #0]
 8002022:	4b32      	ldr	r3, [pc, #200]	; (80020ec <SystemClock_Config+0x124>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800202a:	603b      	str	r3, [r7, #0]
 800202c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800202e:	2301      	movs	r3, #1
 8002030:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002034:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002038:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800203c:	2302      	movs	r3, #2
 800203e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002042:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002046:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 800204a:	2304      	movs	r3, #4
 800204c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002050:	23d8      	movs	r3, #216	; 0xd8
 8002052:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002056:	2302      	movs	r3, #2
 8002058:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800205c:	2303      	movs	r3, #3
 800205e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002062:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002066:	4618      	mov	r0, r3
 8002068:	f003 f946 	bl	80052f8 <HAL_RCC_OscConfig>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002072:	f000 f83d 	bl	80020f0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002076:	f003 f8ef 	bl	8005258 <HAL_PWREx_EnableOverDrive>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002080:	f000 f836 	bl	80020f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002084:	230f      	movs	r3, #15
 8002086:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800208a:	2302      	movs	r3, #2
 800208c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002096:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800209a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800209e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80020a6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80020aa:	2107      	movs	r1, #7
 80020ac:	4618      	mov	r0, r3
 80020ae:	f003 fbc7 	bl	8005840 <HAL_RCC_ClockConfig>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80020b8:	f000 f81a 	bl	80020f0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1;
 80020bc:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 80020c0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80020c2:	2300      	movs	r3, #0
 80020c4:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80020c6:	2300      	movs	r3, #0
 80020c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020ca:	f107 0308 	add.w	r3, r7, #8
 80020ce:	4618      	mov	r0, r3
 80020d0:	f003 fdb8 	bl	8005c44 <HAL_RCCEx_PeriphCLKConfig>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <SystemClock_Config+0x116>
  {
    Error_Handler();
 80020da:	f000 f809 	bl	80020f0 <Error_Handler>
  }
}
 80020de:	bf00      	nop
 80020e0:	37d0      	adds	r7, #208	; 0xd0
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40007000 	.word	0x40007000

080020f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f4:	b672      	cpsid	i
}
 80020f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020f8:	e7fe      	b.n	80020f8 <Error_Handler+0x8>
	...

080020fc <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002100:	4b1b      	ldr	r3, [pc, #108]	; (8002170 <MX_SPI4_Init+0x74>)
 8002102:	4a1c      	ldr	r2, [pc, #112]	; (8002174 <MX_SPI4_Init+0x78>)
 8002104:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002106:	4b1a      	ldr	r3, [pc, #104]	; (8002170 <MX_SPI4_Init+0x74>)
 8002108:	f44f 7282 	mov.w	r2, #260	; 0x104
 800210c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800210e:	4b18      	ldr	r3, [pc, #96]	; (8002170 <MX_SPI4_Init+0x74>)
 8002110:	2200      	movs	r2, #0
 8002112:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002114:	4b16      	ldr	r3, [pc, #88]	; (8002170 <MX_SPI4_Init+0x74>)
 8002116:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800211a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800211c:	4b14      	ldr	r3, [pc, #80]	; (8002170 <MX_SPI4_Init+0x74>)
 800211e:	2202      	movs	r2, #2
 8002120:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002122:	4b13      	ldr	r3, [pc, #76]	; (8002170 <MX_SPI4_Init+0x74>)
 8002124:	2201      	movs	r2, #1
 8002126:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002128:	4b11      	ldr	r3, [pc, #68]	; (8002170 <MX_SPI4_Init+0x74>)
 800212a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800212e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002130:	4b0f      	ldr	r3, [pc, #60]	; (8002170 <MX_SPI4_Init+0x74>)
 8002132:	2210      	movs	r2, #16
 8002134:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002136:	4b0e      	ldr	r3, [pc, #56]	; (8002170 <MX_SPI4_Init+0x74>)
 8002138:	2200      	movs	r2, #0
 800213a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800213c:	4b0c      	ldr	r3, [pc, #48]	; (8002170 <MX_SPI4_Init+0x74>)
 800213e:	2200      	movs	r2, #0
 8002140:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002142:	4b0b      	ldr	r3, [pc, #44]	; (8002170 <MX_SPI4_Init+0x74>)
 8002144:	2200      	movs	r2, #0
 8002146:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002148:	4b09      	ldr	r3, [pc, #36]	; (8002170 <MX_SPI4_Init+0x74>)
 800214a:	2207      	movs	r2, #7
 800214c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800214e:	4b08      	ldr	r3, [pc, #32]	; (8002170 <MX_SPI4_Init+0x74>)
 8002150:	2200      	movs	r2, #0
 8002152:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002154:	4b06      	ldr	r3, [pc, #24]	; (8002170 <MX_SPI4_Init+0x74>)
 8002156:	2200      	movs	r2, #0
 8002158:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800215a:	4805      	ldr	r0, [pc, #20]	; (8002170 <MX_SPI4_Init+0x74>)
 800215c:	f004 f962 	bl	8006424 <HAL_SPI_Init>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8002166:	f7ff ffc3 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	200003bc 	.word	0x200003bc
 8002174:	40013400 	.word	0x40013400

08002178 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b08a      	sub	sp, #40	; 0x28
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	60da      	str	r2, [r3, #12]
 800218e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a1b      	ldr	r2, [pc, #108]	; (8002204 <HAL_SPI_MspInit+0x8c>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d12f      	bne.n	80021fa <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 800219a:	4b1b      	ldr	r3, [pc, #108]	; (8002208 <HAL_SPI_MspInit+0x90>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219e:	4a1a      	ldr	r2, [pc, #104]	; (8002208 <HAL_SPI_MspInit+0x90>)
 80021a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80021a4:	6453      	str	r3, [r2, #68]	; 0x44
 80021a6:	4b18      	ldr	r3, [pc, #96]	; (8002208 <HAL_SPI_MspInit+0x90>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021b2:	4b15      	ldr	r3, [pc, #84]	; (8002208 <HAL_SPI_MspInit+0x90>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	4a14      	ldr	r2, [pc, #80]	; (8002208 <HAL_SPI_MspInit+0x90>)
 80021b8:	f043 0310 	orr.w	r3, r3, #16
 80021bc:	6313      	str	r3, [r2, #48]	; 0x30
 80021be:	4b12      	ldr	r3, [pc, #72]	; (8002208 <HAL_SPI_MspInit+0x90>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	f003 0310 	and.w	r3, r3, #16
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80021ca:	2364      	movs	r3, #100	; 0x64
 80021cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d6:	2303      	movs	r3, #3
 80021d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80021da:	2305      	movs	r3, #5
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021de:	f107 0314 	add.w	r3, r7, #20
 80021e2:	4619      	mov	r1, r3
 80021e4:	4809      	ldr	r0, [pc, #36]	; (800220c <HAL_SPI_MspInit+0x94>)
 80021e6:	f001 ff7f 	bl	80040e8 <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80021ea:	2200      	movs	r2, #0
 80021ec:	2100      	movs	r1, #0
 80021ee:	2054      	movs	r0, #84	; 0x54
 80021f0:	f001 fbb9 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80021f4:	2054      	movs	r0, #84	; 0x54
 80021f6:	f001 fbd2 	bl	800399e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80021fa:	bf00      	nop
 80021fc:	3728      	adds	r7, #40	; 0x28
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40013400 	.word	0x40013400
 8002208:	40023800 	.word	0x40023800
 800220c:	40021000 	.word	0x40021000

08002210 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002216:	4b0f      	ldr	r3, [pc, #60]	; (8002254 <HAL_MspInit+0x44>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	4a0e      	ldr	r2, [pc, #56]	; (8002254 <HAL_MspInit+0x44>)
 800221c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002220:	6413      	str	r3, [r2, #64]	; 0x40
 8002222:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <HAL_MspInit+0x44>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222a:	607b      	str	r3, [r7, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800222e:	4b09      	ldr	r3, [pc, #36]	; (8002254 <HAL_MspInit+0x44>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002232:	4a08      	ldr	r2, [pc, #32]	; (8002254 <HAL_MspInit+0x44>)
 8002234:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002238:	6453      	str	r3, [r2, #68]	; 0x44
 800223a:	4b06      	ldr	r3, [pc, #24]	; (8002254 <HAL_MspInit+0x44>)
 800223c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002242:	603b      	str	r3, [r7, #0]
 8002244:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	40023800 	.word	0x40023800

08002258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800225c:	e7fe      	b.n	800225c <NMI_Handler+0x4>

0800225e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002262:	e7fe      	b.n	8002262 <HardFault_Handler+0x4>

08002264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002268:	e7fe      	b.n	8002268 <MemManage_Handler+0x4>

0800226a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800226a:	b480      	push	{r7}
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800226e:	e7fe      	b.n	800226e <BusFault_Handler+0x4>

08002270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002274:	e7fe      	b.n	8002274 <UsageFault_Handler+0x4>

08002276 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002276:	b480      	push	{r7}
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800227a:	bf00      	nop
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022a4:	f000 fce8 	bl	8002c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022a8:	bf00      	nop
 80022aa:	bd80      	pop	{r7, pc}

080022ac <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80022b0:	4802      	ldr	r0, [pc, #8]	; (80022bc <ADC_IRQHandler+0x10>)
 80022b2:	f000 fec2 	bl	800303a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	200002a4 	.word	0x200002a4

080022c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022c4:	4802      	ldr	r0, [pc, #8]	; (80022d0 <TIM2_IRQHandler+0x10>)
 80022c6:	f004 ff01 	bl	80070cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000550 	.word	0x20000550

080022d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022d8:	4802      	ldr	r0, [pc, #8]	; (80022e4 <TIM3_IRQHandler+0x10>)
 80022da:	f004 fef7 	bl	80070cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000504 	.word	0x20000504

080022e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <TIM4_IRQHandler+0x10>)
 80022ee:	f004 feed 	bl	80070cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	2000046c 	.word	0x2000046c

080022fc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002300:	4802      	ldr	r0, [pc, #8]	; (800230c <I2C1_EV_IRQHandler+0x10>)
 8002302:	f002 f96b 	bl	80045dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	2000034c 	.word	0x2000034c

08002310 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002314:	4802      	ldr	r0, [pc, #8]	; (8002320 <I2C1_ER_IRQHandler+0x10>)
 8002316:	f002 f97b 	bl	8004610 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	2000034c 	.word	0x2000034c

08002324 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002328:	4802      	ldr	r0, [pc, #8]	; (8002334 <USART3_IRQHandler+0x10>)
 800232a:	f006 f8f9 	bl	8008520 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	2000059c 	.word	0x2000059c

08002338 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800233c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002340:	f002 f898 	bl	8004474 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}

08002348 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800234c:	4802      	ldr	r0, [pc, #8]	; (8002358 <TIM8_CC_IRQHandler+0x10>)
 800234e:	f004 febd 	bl	80070cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000420 	.word	0x20000420

0800235c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002360:	4802      	ldr	r0, [pc, #8]	; (800236c <DMA2_Stream0_IRQHandler+0x10>)
 8002362:	f001 fc77 	bl	8003c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	200002ec 	.word	0x200002ec

08002370 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8002374:	4802      	ldr	r0, [pc, #8]	; (8002380 <SPI4_IRQHandler+0x10>)
 8002376:	f004 f901 	bl	800657c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200003bc 	.word	0x200003bc

08002384 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
	return 1;
 8002388:	2301      	movs	r3, #1
}
 800238a:	4618      	mov	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <_kill>:

int _kill(int pid, int sig)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800239e:	f006 ff71 	bl	8009284 <__errno>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2216      	movs	r2, #22
 80023a6:	601a      	str	r2, [r3, #0]
	return -1;
 80023a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <_exit>:

void _exit (int status)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023bc:	f04f 31ff 	mov.w	r1, #4294967295
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f7ff ffe7 	bl	8002394 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023c6:	e7fe      	b.n	80023c6 <_exit+0x12>

080023c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
 80023d8:	e00a      	b.n	80023f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023da:	f3af 8000 	nop.w
 80023de:	4601      	mov	r1, r0
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	1c5a      	adds	r2, r3, #1
 80023e4:	60ba      	str	r2, [r7, #8]
 80023e6:	b2ca      	uxtb	r2, r1
 80023e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	3301      	adds	r3, #1
 80023ee:	617b      	str	r3, [r7, #20]
 80023f0:	697a      	ldr	r2, [r7, #20]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	dbf0      	blt.n	80023da <_read+0x12>
	}

return len;
 80023f8:	687b      	ldr	r3, [r7, #4]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b086      	sub	sp, #24
 8002406:	af00      	add	r7, sp, #0
 8002408:	60f8      	str	r0, [r7, #12]
 800240a:	60b9      	str	r1, [r7, #8]
 800240c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]
 8002412:	e009      	b.n	8002428 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	1c5a      	adds	r2, r3, #1
 8002418:	60ba      	str	r2, [r7, #8]
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	3301      	adds	r3, #1
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	429a      	cmp	r2, r3
 800242e:	dbf1      	blt.n	8002414 <_write+0x12>
	}
	return len;
 8002430:	687b      	ldr	r3, [r7, #4]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <_close>:

int _close(int file)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
	return -1;
 8002442:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002446:	4618      	mov	r0, r3
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002452:	b480      	push	{r7}
 8002454:	b083      	sub	sp, #12
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
 800245a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002462:	605a      	str	r2, [r3, #4]
	return 0;
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <_isatty>:

int _isatty(int file)
{
 8002472:	b480      	push	{r7}
 8002474:	b083      	sub	sp, #12
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
	return 1;
 800247a:	2301      	movs	r3, #1
}
 800247c:	4618      	mov	r0, r3
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
	return 0;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3714      	adds	r7, #20
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
	...

080024a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024ac:	4a14      	ldr	r2, [pc, #80]	; (8002500 <_sbrk+0x5c>)
 80024ae:	4b15      	ldr	r3, [pc, #84]	; (8002504 <_sbrk+0x60>)
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024b8:	4b13      	ldr	r3, [pc, #76]	; (8002508 <_sbrk+0x64>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d102      	bne.n	80024c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c0:	4b11      	ldr	r3, [pc, #68]	; (8002508 <_sbrk+0x64>)
 80024c2:	4a12      	ldr	r2, [pc, #72]	; (800250c <_sbrk+0x68>)
 80024c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024c6:	4b10      	ldr	r3, [pc, #64]	; (8002508 <_sbrk+0x64>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d207      	bcs.n	80024e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024d4:	f006 fed6 	bl	8009284 <__errno>
 80024d8:	4603      	mov	r3, r0
 80024da:	220c      	movs	r2, #12
 80024dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024de:	f04f 33ff 	mov.w	r3, #4294967295
 80024e2:	e009      	b.n	80024f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024e4:	4b08      	ldr	r3, [pc, #32]	; (8002508 <_sbrk+0x64>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ea:	4b07      	ldr	r3, [pc, #28]	; (8002508 <_sbrk+0x64>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4413      	add	r3, r2
 80024f2:	4a05      	ldr	r2, [pc, #20]	; (8002508 <_sbrk+0x64>)
 80024f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024f6:	68fb      	ldr	r3, [r7, #12]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3718      	adds	r7, #24
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20050000 	.word	0x20050000
 8002504:	00000400 	.word	0x00000400
 8002508:	20000298 	.word	0x20000298
 800250c:	20000638 	.word	0x20000638

08002510 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002514:	4b06      	ldr	r3, [pc, #24]	; (8002530 <SystemInit+0x20>)
 8002516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251a:	4a05      	ldr	r2, [pc, #20]	; (8002530 <SystemInit+0x20>)
 800251c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002520:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	e000ed00 	.word	0xe000ed00

08002534 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b08a      	sub	sp, #40	; 0x28
 8002538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800253a:	f107 031c 	add.w	r3, r7, #28
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	605a      	str	r2, [r3, #4]
 8002544:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002546:	463b      	mov	r3, r7
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	605a      	str	r2, [r3, #4]
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	60da      	str	r2, [r3, #12]
 8002552:	611a      	str	r2, [r3, #16]
 8002554:	615a      	str	r2, [r3, #20]
 8002556:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002558:	4b22      	ldr	r3, [pc, #136]	; (80025e4 <MX_TIM2_Init+0xb0>)
 800255a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800255e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2160 - 1;
 8002560:	4b20      	ldr	r3, [pc, #128]	; (80025e4 <MX_TIM2_Init+0xb0>)
 8002562:	f640 026f 	movw	r2, #2159	; 0x86f
 8002566:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002568:	4b1e      	ldr	r3, [pc, #120]	; (80025e4 <MX_TIM2_Init+0xb0>)
 800256a:	2200      	movs	r2, #0
 800256c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000 -1;
 800256e:	4b1d      	ldr	r3, [pc, #116]	; (80025e4 <MX_TIM2_Init+0xb0>)
 8002570:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002574:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002576:	4b1b      	ldr	r3, [pc, #108]	; (80025e4 <MX_TIM2_Init+0xb0>)
 8002578:	2200      	movs	r2, #0
 800257a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800257c:	4b19      	ldr	r3, [pc, #100]	; (80025e4 <MX_TIM2_Init+0xb0>)
 800257e:	2200      	movs	r2, #0
 8002580:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002582:	4818      	ldr	r0, [pc, #96]	; (80025e4 <MX_TIM2_Init+0xb0>)
 8002584:	f004 faaf 	bl	8006ae6 <HAL_TIM_PWM_Init>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 800258e:	f7ff fdaf 	bl	80020f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002592:	2300      	movs	r3, #0
 8002594:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002596:	2300      	movs	r3, #0
 8002598:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800259a:	f107 031c 	add.w	r3, r7, #28
 800259e:	4619      	mov	r1, r3
 80025a0:	4810      	ldr	r0, [pc, #64]	; (80025e4 <MX_TIM2_Init+0xb0>)
 80025a2:	f005 fe67 	bl	8008274 <HAL_TIMEx_MasterConfigSynchronization>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80025ac:	f7ff fda0 	bl	80020f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025b0:	2360      	movs	r3, #96	; 0x60
 80025b2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025b4:	2300      	movs	r3, #0
 80025b6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025b8:	2300      	movs	r3, #0
 80025ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025bc:	2300      	movs	r3, #0
 80025be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025c0:	463b      	mov	r3, r7
 80025c2:	2200      	movs	r2, #0
 80025c4:	4619      	mov	r1, r3
 80025c6:	4807      	ldr	r0, [pc, #28]	; (80025e4 <MX_TIM2_Init+0xb0>)
 80025c8:	f004 ff34 	bl	8007434 <HAL_TIM_PWM_ConfigChannel>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80025d2:	f7ff fd8d 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80025d6:	4803      	ldr	r0, [pc, #12]	; (80025e4 <MX_TIM2_Init+0xb0>)
 80025d8:	f000 fa36 	bl	8002a48 <HAL_TIM_MspPostInit>

}
 80025dc:	bf00      	nop
 80025de:	3728      	adds	r7, #40	; 0x28
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20000550 	.word	0x20000550

080025e8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ee:	f107 0310 	add.w	r3, r7, #16
 80025f2:	2200      	movs	r2, #0
 80025f4:	601a      	str	r2, [r3, #0]
 80025f6:	605a      	str	r2, [r3, #4]
 80025f8:	609a      	str	r2, [r3, #8]
 80025fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025fc:	1d3b      	adds	r3, r7, #4
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002606:	4b1d      	ldr	r3, [pc, #116]	; (800267c <MX_TIM3_Init+0x94>)
 8002608:	4a1d      	ldr	r2, [pc, #116]	; (8002680 <MX_TIM3_Init+0x98>)
 800260a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 108 - 1;
 800260c:	4b1b      	ldr	r3, [pc, #108]	; (800267c <MX_TIM3_Init+0x94>)
 800260e:	226b      	movs	r2, #107	; 0x6b
 8002610:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002612:	4b1a      	ldr	r3, [pc, #104]	; (800267c <MX_TIM3_Init+0x94>)
 8002614:	2200      	movs	r2, #0
 8002616:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000 - 1;
 8002618:	4b18      	ldr	r3, [pc, #96]	; (800267c <MX_TIM3_Init+0x94>)
 800261a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800261e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002620:	4b16      	ldr	r3, [pc, #88]	; (800267c <MX_TIM3_Init+0x94>)
 8002622:	2200      	movs	r2, #0
 8002624:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002626:	4b15      	ldr	r3, [pc, #84]	; (800267c <MX_TIM3_Init+0x94>)
 8002628:	2200      	movs	r2, #0
 800262a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800262c:	4813      	ldr	r0, [pc, #76]	; (800267c <MX_TIM3_Init+0x94>)
 800262e:	f004 f8c4 	bl	80067ba <HAL_TIM_Base_Init>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002638:	f7ff fd5a 	bl	80020f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800263c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002640:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002642:	f107 0310 	add.w	r3, r7, #16
 8002646:	4619      	mov	r1, r3
 8002648:	480c      	ldr	r0, [pc, #48]	; (800267c <MX_TIM3_Init+0x94>)
 800264a:	f005 f803 	bl	8007654 <HAL_TIM_ConfigClockSource>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002654:	f7ff fd4c 	bl	80020f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002658:	2300      	movs	r3, #0
 800265a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800265c:	2300      	movs	r3, #0
 800265e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002660:	1d3b      	adds	r3, r7, #4
 8002662:	4619      	mov	r1, r3
 8002664:	4805      	ldr	r0, [pc, #20]	; (800267c <MX_TIM3_Init+0x94>)
 8002666:	f005 fe05 	bl	8008274 <HAL_TIMEx_MasterConfigSynchronization>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002670:	f7ff fd3e 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002674:	bf00      	nop
 8002676:	3720      	adds	r7, #32
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	20000504 	.word	0x20000504
 8002680:	40000400 	.word	0x40000400

08002684 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b088      	sub	sp, #32
 8002688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800268a:	f107 0310 	add.w	r3, r7, #16
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	605a      	str	r2, [r3, #4]
 8002694:	609a      	str	r2, [r3, #8]
 8002696:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002698:	1d3b      	adds	r3, r7, #4
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	605a      	str	r2, [r3, #4]
 80026a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026a2:	4b1e      	ldr	r3, [pc, #120]	; (800271c <MX_TIM4_Init+0x98>)
 80026a4:	4a1e      	ldr	r2, [pc, #120]	; (8002720 <MX_TIM4_Init+0x9c>)
 80026a6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 432-1;
 80026a8:	4b1c      	ldr	r3, [pc, #112]	; (800271c <MX_TIM4_Init+0x98>)
 80026aa:	f240 12af 	movw	r2, #431	; 0x1af
 80026ae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026b0:	4b1a      	ldr	r3, [pc, #104]	; (800271c <MX_TIM4_Init+0x98>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50000-1;
 80026b6:	4b19      	ldr	r3, [pc, #100]	; (800271c <MX_TIM4_Init+0x98>)
 80026b8:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80026bc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026be:	4b17      	ldr	r3, [pc, #92]	; (800271c <MX_TIM4_Init+0x98>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026c4:	4b15      	ldr	r3, [pc, #84]	; (800271c <MX_TIM4_Init+0x98>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80026ca:	4814      	ldr	r0, [pc, #80]	; (800271c <MX_TIM4_Init+0x98>)
 80026cc:	f004 f875 	bl	80067ba <HAL_TIM_Base_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 80026d6:	f7ff fd0b 	bl	80020f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80026e0:	f107 0310 	add.w	r3, r7, #16
 80026e4:	4619      	mov	r1, r3
 80026e6:	480d      	ldr	r0, [pc, #52]	; (800271c <MX_TIM4_Init+0x98>)
 80026e8:	f004 ffb4 	bl	8007654 <HAL_TIM_ConfigClockSource>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80026f2:	f7ff fcfd 	bl	80020f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026f6:	2300      	movs	r3, #0
 80026f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80026fe:	1d3b      	adds	r3, r7, #4
 8002700:	4619      	mov	r1, r3
 8002702:	4806      	ldr	r0, [pc, #24]	; (800271c <MX_TIM4_Init+0x98>)
 8002704:	f005 fdb6 	bl	8008274 <HAL_TIMEx_MasterConfigSynchronization>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 800270e:	f7ff fcef 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002712:	bf00      	nop
 8002714:	3720      	adds	r7, #32
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	2000046c 	.word	0x2000046c
 8002720:	40000800 	.word	0x40000800

08002724 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b088      	sub	sp, #32
 8002728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800272a:	f107 0314 	add.w	r3, r7, #20
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002736:	1d3b      	adds	r3, r7, #4
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002742:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <MX_TIM5_Init+0xa0>)
 8002744:	4a20      	ldr	r2, [pc, #128]	; (80027c8 <MX_TIM5_Init+0xa4>)
 8002746:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 108;
 8002748:	4b1e      	ldr	r3, [pc, #120]	; (80027c4 <MX_TIM5_Init+0xa0>)
 800274a:	226c      	movs	r2, #108	; 0x6c
 800274c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800274e:	4b1d      	ldr	r3, [pc, #116]	; (80027c4 <MX_TIM5_Init+0xa0>)
 8002750:	2200      	movs	r2, #0
 8002752:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xffff - 1;
 8002754:	4b1b      	ldr	r3, [pc, #108]	; (80027c4 <MX_TIM5_Init+0xa0>)
 8002756:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800275a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800275c:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <MX_TIM5_Init+0xa0>)
 800275e:	2200      	movs	r2, #0
 8002760:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002762:	4b18      	ldr	r3, [pc, #96]	; (80027c4 <MX_TIM5_Init+0xa0>)
 8002764:	2200      	movs	r2, #0
 8002766:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002768:	4816      	ldr	r0, [pc, #88]	; (80027c4 <MX_TIM5_Init+0xa0>)
 800276a:	f004 fb0d 	bl	8006d88 <HAL_TIM_IC_Init>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002774:	f7ff fcbc 	bl	80020f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002778:	2300      	movs	r3, #0
 800277a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800277c:	2300      	movs	r3, #0
 800277e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	4619      	mov	r1, r3
 8002786:	480f      	ldr	r0, [pc, #60]	; (80027c4 <MX_TIM5_Init+0xa0>)
 8002788:	f005 fd74 	bl	8008274 <HAL_TIMEx_MasterConfigSynchronization>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8002792:	f7ff fcad 	bl	80020f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002796:	2300      	movs	r3, #0
 8002798:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800279a:	2301      	movs	r3, #1
 800279c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80027a2:	2300      	movs	r3, #0
 80027a4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80027a6:	1d3b      	adds	r3, r7, #4
 80027a8:	2200      	movs	r2, #0
 80027aa:	4619      	mov	r1, r3
 80027ac:	4805      	ldr	r0, [pc, #20]	; (80027c4 <MX_TIM5_Init+0xa0>)
 80027ae:	f004 fdac 	bl	800730a <HAL_TIM_IC_ConfigChannel>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80027b8:	f7ff fc9a 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80027bc:	bf00      	nop
 80027be:	3720      	adds	r7, #32
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	200004b8 	.word	0x200004b8
 80027c8:	40000c00 	.word	0x40000c00

080027cc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027d2:	f107 0314 	add.w	r3, r7, #20
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	605a      	str	r2, [r3, #4]
 80027dc:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80027de:	1d3b      	adds	r3, r7, #4
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	605a      	str	r2, [r3, #4]
 80027e6:	609a      	str	r2, [r3, #8]
 80027e8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80027ea:	4b23      	ldr	r3, [pc, #140]	; (8002878 <MX_TIM8_Init+0xac>)
 80027ec:	4a23      	ldr	r2, [pc, #140]	; (800287c <MX_TIM8_Init+0xb0>)
 80027ee:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 216-1;
 80027f0:	4b21      	ldr	r3, [pc, #132]	; (8002878 <MX_TIM8_Init+0xac>)
 80027f2:	22d7      	movs	r2, #215	; 0xd7
 80027f4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f6:	4b20      	ldr	r3, [pc, #128]	; (8002878 <MX_TIM8_Init+0xac>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 80027fc:	4b1e      	ldr	r3, [pc, #120]	; (8002878 <MX_TIM8_Init+0xac>)
 80027fe:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002802:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002804:	4b1c      	ldr	r3, [pc, #112]	; (8002878 <MX_TIM8_Init+0xac>)
 8002806:	2200      	movs	r2, #0
 8002808:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800280a:	4b1b      	ldr	r3, [pc, #108]	; (8002878 <MX_TIM8_Init+0xac>)
 800280c:	2200      	movs	r2, #0
 800280e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002810:	4b19      	ldr	r3, [pc, #100]	; (8002878 <MX_TIM8_Init+0xac>)
 8002812:	2200      	movs	r2, #0
 8002814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8002816:	4818      	ldr	r0, [pc, #96]	; (8002878 <MX_TIM8_Init+0xac>)
 8002818:	f004 fab6 	bl	8006d88 <HAL_TIM_IC_Init>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8002822:	f7ff fc65 	bl	80020f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002826:	2300      	movs	r3, #0
 8002828:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800282a:	2300      	movs	r3, #0
 800282c:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800282e:	2300      	movs	r3, #0
 8002830:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002832:	f107 0314 	add.w	r3, r7, #20
 8002836:	4619      	mov	r1, r3
 8002838:	480f      	ldr	r0, [pc, #60]	; (8002878 <MX_TIM8_Init+0xac>)
 800283a:	f005 fd1b 	bl	8008274 <HAL_TIMEx_MasterConfigSynchronization>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8002844:	f7ff fc54 	bl	80020f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002848:	2300      	movs	r3, #0
 800284a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800284c:	2301      	movs	r3, #1
 800284e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002858:	1d3b      	adds	r3, r7, #4
 800285a:	2200      	movs	r2, #0
 800285c:	4619      	mov	r1, r3
 800285e:	4806      	ldr	r0, [pc, #24]	; (8002878 <MX_TIM8_Init+0xac>)
 8002860:	f004 fd53 	bl	800730a <HAL_TIM_IC_ConfigChannel>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_TIM8_Init+0xa2>
  {
    Error_Handler();
 800286a:	f7ff fc41 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800286e:	bf00      	nop
 8002870:	3720      	adds	r7, #32
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000420 	.word	0x20000420
 800287c:	40010400 	.word	0x40010400

08002880 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002890:	d113      	bne.n	80028ba <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002892:	4b0c      	ldr	r3, [pc, #48]	; (80028c4 <HAL_TIM_PWM_MspInit+0x44>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	4a0b      	ldr	r2, [pc, #44]	; (80028c4 <HAL_TIM_PWM_MspInit+0x44>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6413      	str	r3, [r2, #64]	; 0x40
 800289e:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <HAL_TIM_PWM_MspInit+0x44>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2100      	movs	r1, #0
 80028ae:	201c      	movs	r0, #28
 80028b0:	f001 f859 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028b4:	201c      	movs	r0, #28
 80028b6:	f001 f872 	bl	800399e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80028ba:	bf00      	nop
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40023800 	.word	0x40023800

080028c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1a      	ldr	r2, [pc, #104]	; (8002940 <HAL_TIM_Base_MspInit+0x78>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d114      	bne.n	8002904 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028da:	4b1a      	ldr	r3, [pc, #104]	; (8002944 <HAL_TIM_Base_MspInit+0x7c>)
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	4a19      	ldr	r2, [pc, #100]	; (8002944 <HAL_TIM_Base_MspInit+0x7c>)
 80028e0:	f043 0302 	orr.w	r3, r3, #2
 80028e4:	6413      	str	r3, [r2, #64]	; 0x40
 80028e6:	4b17      	ldr	r3, [pc, #92]	; (8002944 <HAL_TIM_Base_MspInit+0x7c>)
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80028f2:	2200      	movs	r2, #0
 80028f4:	2100      	movs	r1, #0
 80028f6:	201d      	movs	r0, #29
 80028f8:	f001 f835 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028fc:	201d      	movs	r0, #29
 80028fe:	f001 f84e 	bl	800399e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002902:	e018      	b.n	8002936 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM4)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a0f      	ldr	r2, [pc, #60]	; (8002948 <HAL_TIM_Base_MspInit+0x80>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d113      	bne.n	8002936 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800290e:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <HAL_TIM_Base_MspInit+0x7c>)
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	4a0c      	ldr	r2, [pc, #48]	; (8002944 <HAL_TIM_Base_MspInit+0x7c>)
 8002914:	f043 0304 	orr.w	r3, r3, #4
 8002918:	6413      	str	r3, [r2, #64]	; 0x40
 800291a:	4b0a      	ldr	r3, [pc, #40]	; (8002944 <HAL_TIM_Base_MspInit+0x7c>)
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	f003 0304 	and.w	r3, r3, #4
 8002922:	60bb      	str	r3, [r7, #8]
 8002924:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002926:	2200      	movs	r2, #0
 8002928:	2100      	movs	r1, #0
 800292a:	201e      	movs	r0, #30
 800292c:	f001 f81b 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002930:	201e      	movs	r0, #30
 8002932:	f001 f834 	bl	800399e <HAL_NVIC_EnableIRQ>
}
 8002936:	bf00      	nop
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40000400 	.word	0x40000400
 8002944:	40023800 	.word	0x40023800
 8002948:	40000800 	.word	0x40000800

0800294c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08c      	sub	sp, #48	; 0x30
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 031c 	add.w	r3, r7, #28
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM5)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a32      	ldr	r2, [pc, #200]	; (8002a34 <HAL_TIM_IC_MspInit+0xe8>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d128      	bne.n	80029c0 <HAL_TIM_IC_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800296e:	4b32      	ldr	r3, [pc, #200]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	4a31      	ldr	r2, [pc, #196]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 8002974:	f043 0308 	orr.w	r3, r3, #8
 8002978:	6413      	str	r3, [r2, #64]	; 0x40
 800297a:	4b2f      	ldr	r3, [pc, #188]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	61bb      	str	r3, [r7, #24]
 8002984:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002986:	4b2c      	ldr	r3, [pc, #176]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	4a2b      	ldr	r2, [pc, #172]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	6313      	str	r3, [r2, #48]	; 0x30
 8002992:	4b29      	ldr	r3, [pc, #164]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	697b      	ldr	r3, [r7, #20]
    /**TIM5 GPIO Configuration
    PA0/WKUP     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800299e:	2301      	movs	r3, #1
 80029a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a2:	2302      	movs	r3, #2
 80029a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a6:	2300      	movs	r3, #0
 80029a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029aa:	2300      	movs	r3, #0
 80029ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80029ae:	2302      	movs	r3, #2
 80029b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b2:	f107 031c 	add.w	r3, r7, #28
 80029b6:	4619      	mov	r1, r3
 80029b8:	4820      	ldr	r0, [pc, #128]	; (8002a3c <HAL_TIM_IC_MspInit+0xf0>)
 80029ba:	f001 fb95 	bl	80040e8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80029be:	e034      	b.n	8002a2a <HAL_TIM_IC_MspInit+0xde>
  else if(tim_icHandle->Instance==TIM8)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a1e      	ldr	r2, [pc, #120]	; (8002a40 <HAL_TIM_IC_MspInit+0xf4>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d12f      	bne.n	8002a2a <HAL_TIM_IC_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80029ca:	4b1b      	ldr	r3, [pc, #108]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 80029cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ce:	4a1a      	ldr	r2, [pc, #104]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 80029d0:	f043 0302 	orr.w	r3, r3, #2
 80029d4:	6453      	str	r3, [r2, #68]	; 0x44
 80029d6:	4b18      	ldr	r3, [pc, #96]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 80029d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	613b      	str	r3, [r7, #16]
 80029e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029e2:	4b15      	ldr	r3, [pc, #84]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	4a14      	ldr	r2, [pc, #80]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 80029e8:	f043 0304 	orr.w	r3, r3, #4
 80029ec:	6313      	str	r3, [r2, #48]	; 0x30
 80029ee:	4b12      	ldr	r3, [pc, #72]	; (8002a38 <HAL_TIM_IC_MspInit+0xec>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f2:	f003 0304 	and.w	r3, r3, #4
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80029fa:	2340      	movs	r3, #64	; 0x40
 80029fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fe:	2302      	movs	r3, #2
 8002a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a06:	2300      	movs	r3, #0
 8002a08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a0e:	f107 031c 	add.w	r3, r7, #28
 8002a12:	4619      	mov	r1, r3
 8002a14:	480b      	ldr	r0, [pc, #44]	; (8002a44 <HAL_TIM_IC_MspInit+0xf8>)
 8002a16:	f001 fb67 	bl	80040e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	202e      	movs	r0, #46	; 0x2e
 8002a20:	f000 ffa1 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002a24:	202e      	movs	r0, #46	; 0x2e
 8002a26:	f000 ffba 	bl	800399e <HAL_NVIC_EnableIRQ>
}
 8002a2a:	bf00      	nop
 8002a2c:	3730      	adds	r7, #48	; 0x30
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40000c00 	.word	0x40000c00
 8002a38:	40023800 	.word	0x40023800
 8002a3c:	40020000 	.word	0x40020000
 8002a40:	40010400 	.word	0x40010400
 8002a44:	40020800 	.word	0x40020800

08002a48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b088      	sub	sp, #32
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a50:	f107 030c 	add.w	r3, r7, #12
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a68:	d11b      	bne.n	8002aa2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6a:	4b10      	ldr	r3, [pc, #64]	; (8002aac <HAL_TIM_MspPostInit+0x64>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	4a0f      	ldr	r2, [pc, #60]	; (8002aac <HAL_TIM_MspPostInit+0x64>)
 8002a70:	f043 0301 	orr.w	r3, r3, #1
 8002a74:	6313      	str	r3, [r2, #48]	; 0x30
 8002a76:	4b0d      	ldr	r3, [pc, #52]	; (8002aac <HAL_TIM_MspPostInit+0x64>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	60bb      	str	r3, [r7, #8]
 8002a80:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_CH1_Pin;
 8002a82:	2320      	movs	r3, #32
 8002a84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a86:	2302      	movs	r3, #2
 8002a88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a92:	2301      	movs	r3, #1
 8002a94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIM2_CH1_GPIO_Port, &GPIO_InitStruct);
 8002a96:	f107 030c 	add.w	r3, r7, #12
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4804      	ldr	r0, [pc, #16]	; (8002ab0 <HAL_TIM_MspPostInit+0x68>)
 8002a9e:	f001 fb23 	bl	80040e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002aa2:	bf00      	nop
 8002aa4:	3720      	adds	r7, #32
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	40020000 	.word	0x40020000

08002ab4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002ab8:	4b14      	ldr	r3, [pc, #80]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002aba:	4a15      	ldr	r2, [pc, #84]	; (8002b10 <MX_USART3_UART_Init+0x5c>)
 8002abc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002abe:	4b13      	ldr	r3, [pc, #76]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002ac0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ac4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002ac6:	4b11      	ldr	r3, [pc, #68]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002acc:	4b0f      	ldr	r3, [pc, #60]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ad2:	4b0e      	ldr	r3, [pc, #56]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002ada:	220c      	movs	r2, #12
 8002adc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ade:	4b0b      	ldr	r3, [pc, #44]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ae4:	4b09      	ldr	r3, [pc, #36]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002aea:	4b08      	ldr	r3, [pc, #32]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002af0:	4b06      	ldr	r3, [pc, #24]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002af6:	4805      	ldr	r0, [pc, #20]	; (8002b0c <MX_USART3_UART_Init+0x58>)
 8002af8:	f005 fc68 	bl	80083cc <HAL_UART_Init>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002b02:	f7ff faf5 	bl	80020f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002b06:	bf00      	nop
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	2000059c 	.word	0x2000059c
 8002b10:	40004800 	.word	0x40004800

08002b14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08a      	sub	sp, #40	; 0x28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b1c:	f107 0314 	add.w	r3, r7, #20
 8002b20:	2200      	movs	r2, #0
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	609a      	str	r2, [r3, #8]
 8002b28:	60da      	str	r2, [r3, #12]
 8002b2a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a1b      	ldr	r2, [pc, #108]	; (8002ba0 <HAL_UART_MspInit+0x8c>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d130      	bne.n	8002b98 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b36:	4b1b      	ldr	r3, [pc, #108]	; (8002ba4 <HAL_UART_MspInit+0x90>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	4a1a      	ldr	r2, [pc, #104]	; (8002ba4 <HAL_UART_MspInit+0x90>)
 8002b3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b40:	6413      	str	r3, [r2, #64]	; 0x40
 8002b42:	4b18      	ldr	r3, [pc, #96]	; (8002ba4 <HAL_UART_MspInit+0x90>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b4a:	613b      	str	r3, [r7, #16]
 8002b4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <HAL_UART_MspInit+0x90>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	4a14      	ldr	r2, [pc, #80]	; (8002ba4 <HAL_UART_MspInit+0x90>)
 8002b54:	f043 0308 	orr.w	r3, r3, #8
 8002b58:	6313      	str	r3, [r2, #48]	; 0x30
 8002b5a:	4b12      	ldr	r3, [pc, #72]	; (8002ba4 <HAL_UART_MspInit+0x90>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5e:	f003 0308 	and.w	r3, r3, #8
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002b66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b74:	2303      	movs	r3, #3
 8002b76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b78:	2307      	movs	r3, #7
 8002b7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b7c:	f107 0314 	add.w	r3, r7, #20
 8002b80:	4619      	mov	r1, r3
 8002b82:	4809      	ldr	r0, [pc, #36]	; (8002ba8 <HAL_UART_MspInit+0x94>)
 8002b84:	f001 fab0 	bl	80040e8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002b88:	2200      	movs	r2, #0
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	2027      	movs	r0, #39	; 0x27
 8002b8e:	f000 feea 	bl	8003966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002b92:	2027      	movs	r0, #39	; 0x27
 8002b94:	f000 ff03 	bl	800399e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002b98:	bf00      	nop
 8002b9a:	3728      	adds	r7, #40	; 0x28
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	40004800 	.word	0x40004800
 8002ba4:	40023800 	.word	0x40023800
 8002ba8:	40020c00 	.word	0x40020c00

08002bac <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8002bac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002be4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bb0:	480d      	ldr	r0, [pc, #52]	; (8002be8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002bb2:	490e      	ldr	r1, [pc, #56]	; (8002bec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002bb4:	4a0e      	ldr	r2, [pc, #56]	; (8002bf0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bb8:	e002      	b.n	8002bc0 <LoopCopyDataInit>

08002bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bbe:	3304      	adds	r3, #4

08002bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bc4:	d3f9      	bcc.n	8002bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bc6:	4a0b      	ldr	r2, [pc, #44]	; (8002bf4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002bc8:	4c0b      	ldr	r4, [pc, #44]	; (8002bf8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bcc:	e001      	b.n	8002bd2 <LoopFillZerobss>

08002bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bd0:	3204      	adds	r2, #4

08002bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bd4:	d3fb      	bcc.n	8002bce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002bd6:	f7ff fc9b 	bl	8002510 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bda:	f006 fb59 	bl	8009290 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bde:	f7ff f951 	bl	8001e84 <main>
  bx  lr    
 8002be2:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8002be4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bec:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8002bf0:	0800e054 	.word	0x0800e054
  ldr r2, =_sbss
 8002bf4:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8002bf8:	20000634 	.word	0x20000634

08002bfc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bfc:	e7fe      	b.n	8002bfc <CAN1_RX0_IRQHandler>

08002bfe <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c02:	2003      	movs	r0, #3
 8002c04:	f000 fea4 	bl	8003950 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c08:	2000      	movs	r0, #0
 8002c0a:	f000 f805 	bl	8002c18 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002c0e:	f7ff faff 	bl	8002210 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c20:	4b12      	ldr	r3, [pc, #72]	; (8002c6c <HAL_InitTick+0x54>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	4b12      	ldr	r3, [pc, #72]	; (8002c70 <HAL_InitTick+0x58>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	4619      	mov	r1, r3
 8002c2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 febf 	bl	80039ba <HAL_SYSTICK_Config>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e00e      	b.n	8002c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b0f      	cmp	r3, #15
 8002c4a:	d80a      	bhi.n	8002c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	f04f 30ff 	mov.w	r0, #4294967295
 8002c54:	f000 fe87 	bl	8003966 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c58:	4a06      	ldr	r2, [pc, #24]	; (8002c74 <HAL_InitTick+0x5c>)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	e000      	b.n	8002c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20000070 	.word	0x20000070
 8002c70:	20000078 	.word	0x20000078
 8002c74:	20000074 	.word	0x20000074

08002c78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c7c:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <HAL_IncTick+0x20>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <HAL_IncTick+0x24>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4413      	add	r3, r2
 8002c88:	4a04      	ldr	r2, [pc, #16]	; (8002c9c <HAL_IncTick+0x24>)
 8002c8a:	6013      	str	r3, [r2, #0]
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	20000078 	.word	0x20000078
 8002c9c:	20000620 	.word	0x20000620

08002ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca4:	4b03      	ldr	r3, [pc, #12]	; (8002cb4 <HAL_GetTick+0x14>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	20000620 	.word	0x20000620

08002cb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cc0:	f7ff ffee 	bl	8002ca0 <HAL_GetTick>
 8002cc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd0:	d005      	beq.n	8002cde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cd2:	4b0a      	ldr	r3, [pc, #40]	; (8002cfc <HAL_Delay+0x44>)
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4413      	add	r3, r2
 8002cdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cde:	bf00      	nop
 8002ce0:	f7ff ffde 	bl	8002ca0 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d8f7      	bhi.n	8002ce0 <HAL_Delay+0x28>
  {
  }
}
 8002cf0:	bf00      	nop
 8002cf2:	bf00      	nop
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20000078 	.word	0x20000078

08002d00 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e031      	b.n	8002d7a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d109      	bne.n	8002d32 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f7fe f9d6 	bl	80010d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d36:	f003 0310 	and.w	r3, r3, #16
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d116      	bne.n	8002d6c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d42:	4b10      	ldr	r3, [pc, #64]	; (8002d84 <HAL_ADC_Init+0x84>)
 8002d44:	4013      	ands	r3, r2
 8002d46:	f043 0202 	orr.w	r2, r3, #2
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 fc2a 	bl	80035a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5e:	f023 0303 	bic.w	r3, r3, #3
 8002d62:	f043 0201 	orr.w	r2, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	641a      	str	r2, [r3, #64]	; 0x40
 8002d6a:	e001      	b.n	8002d70 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	ffffeefd 	.word	0xffffeefd

08002d88 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d101      	bne.n	8002da2 <HAL_ADC_Start+0x1a>
 8002d9e:	2302      	movs	r3, #2
 8002da0:	e0ad      	b.n	8002efe <HAL_ADC_Start+0x176>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d018      	beq.n	8002dea <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f042 0201 	orr.w	r2, r2, #1
 8002dc6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002dc8:	4b50      	ldr	r3, [pc, #320]	; (8002f0c <HAL_ADC_Start+0x184>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a50      	ldr	r2, [pc, #320]	; (8002f10 <HAL_ADC_Start+0x188>)
 8002dce:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd2:	0c9a      	lsrs	r2, r3, #18
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	4413      	add	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002ddc:	e002      	b.n	8002de4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	3b01      	subs	r3, #1
 8002de2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1f9      	bne.n	8002dde <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d175      	bne.n	8002ee4 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dfc:	4b45      	ldr	r3, [pc, #276]	; (8002f14 <HAL_ADC_Start+0x18c>)
 8002dfe:	4013      	ands	r3, r2
 8002e00:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d007      	beq.n	8002e26 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e1e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e32:	d106      	bne.n	8002e42 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e38:	f023 0206 	bic.w	r2, r3, #6
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	645a      	str	r2, [r3, #68]	; 0x44
 8002e40:	e002      	b.n	8002e48 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002e58:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002e5a:	4b2f      	ldr	r3, [pc, #188]	; (8002f18 <HAL_ADC_Start+0x190>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f003 031f 	and.w	r3, r3, #31
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10f      	bne.n	8002e86 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d143      	bne.n	8002efc <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	e03a      	b.n	8002efc <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a24      	ldr	r2, [pc, #144]	; (8002f1c <HAL_ADC_Start+0x194>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d10e      	bne.n	8002eae <HAL_ADC_Start+0x126>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d107      	bne.n	8002eae <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002eac:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002eae:	4b1a      	ldr	r3, [pc, #104]	; (8002f18 <HAL_ADC_Start+0x190>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f003 0310 	and.w	r3, r3, #16
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d120      	bne.n	8002efc <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a18      	ldr	r2, [pc, #96]	; (8002f20 <HAL_ADC_Start+0x198>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d11b      	bne.n	8002efc <HAL_ADC_Start+0x174>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d114      	bne.n	8002efc <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ee0:	609a      	str	r2, [r3, #8]
 8002ee2:	e00b      	b.n	8002efc <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee8:	f043 0210 	orr.w	r2, r3, #16
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef4:	f043 0201 	orr.w	r2, r3, #1
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3714      	adds	r7, #20
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	20000070 	.word	0x20000070
 8002f10:	431bde83 	.word	0x431bde83
 8002f14:	fffff8fe 	.word	0xfffff8fe
 8002f18:	40012300 	.word	0x40012300
 8002f1c:	40012000 	.word	0x40012000
 8002f20:	40012200 	.word	0x40012200

08002f24 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f40:	d113      	bne.n	8002f6a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f50:	d10b      	bne.n	8002f6a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f56:	f043 0220 	orr.w	r2, r3, #32
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e063      	b.n	8003032 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002f6a:	f7ff fe99 	bl	8002ca0 <HAL_GetTick>
 8002f6e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f70:	e021      	b.n	8002fb6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f78:	d01d      	beq.n	8002fb6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d007      	beq.n	8002f90 <HAL_ADC_PollForConversion+0x6c>
 8002f80:	f7ff fe8e 	bl	8002ca0 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d212      	bcs.n	8002fb6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d00b      	beq.n	8002fb6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa2:	f043 0204 	orr.w	r2, r3, #4
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e03d      	b.n	8003032 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d1d6      	bne.n	8002f72 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f06f 0212 	mvn.w	r2, #18
 8002fcc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d123      	bne.n	8003030 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d11f      	bne.n	8003030 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d006      	beq.n	800300c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003008:	2b00      	cmp	r3, #0
 800300a:	d111      	bne.n	8003030 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d105      	bne.n	8003030 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	f043 0201 	orr.w	r2, r3, #1
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b084      	sub	sp, #16
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8003042:	2300      	movs	r3, #0
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	2300      	movs	r3, #0
 8003048:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b02      	cmp	r3, #2
 8003056:	bf0c      	ite	eq
 8003058:	2301      	moveq	r3, #1
 800305a:	2300      	movne	r3, #0
 800305c:	b2db      	uxtb	r3, r3
 800305e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f003 0320 	and.w	r3, r3, #32
 800306a:	2b20      	cmp	r3, #32
 800306c:	bf0c      	ite	eq
 800306e:	2301      	moveq	r3, #1
 8003070:	2300      	movne	r3, #0
 8003072:	b2db      	uxtb	r3, r3
 8003074:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d049      	beq.n	8003110 <HAL_ADC_IRQHandler+0xd6>
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d046      	beq.n	8003110 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	f003 0310 	and.w	r3, r3, #16
 800308a:	2b00      	cmp	r3, #0
 800308c:	d105      	bne.n	800309a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d12b      	bne.n	8003100 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d127      	bne.n	8003100 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d006      	beq.n	80030cc <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d119      	bne.n	8003100 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0220 	bic.w	r2, r2, #32
 80030da:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d105      	bne.n	8003100 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f8:	f043 0201 	orr.w	r2, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f000 f8e8 	bl	80032d6 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f06f 0212 	mvn.w	r2, #18
 800310e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0304 	and.w	r3, r3, #4
 800311a:	2b04      	cmp	r3, #4
 800311c:	bf0c      	ite	eq
 800311e:	2301      	moveq	r3, #1
 8003120:	2300      	movne	r3, #0
 8003122:	b2db      	uxtb	r3, r3
 8003124:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003130:	2b80      	cmp	r3, #128	; 0x80
 8003132:	bf0c      	ite	eq
 8003134:	2301      	moveq	r3, #1
 8003136:	2300      	movne	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d057      	beq.n	80031f2 <HAL_ADC_IRQHandler+0x1b8>
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d054      	beq.n	80031f2 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314c:	f003 0310 	and.w	r3, r3, #16
 8003150:	2b00      	cmp	r3, #0
 8003152:	d105      	bne.n	8003160 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003158:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d139      	bne.n	80031e2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003174:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003178:	2b00      	cmp	r3, #0
 800317a:	d006      	beq.n	800318a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003186:	2b00      	cmp	r3, #0
 8003188:	d12b      	bne.n	80031e2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003194:	2b00      	cmp	r3, #0
 8003196:	d124      	bne.n	80031e2 <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d11d      	bne.n	80031e2 <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d119      	bne.n	80031e2 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031bc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d105      	bne.n	80031e2 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f043 0201 	orr.w	r2, r3, #1
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 fada 	bl	800379c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 020c 	mvn.w	r2, #12
 80031f0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0301 	and.w	r3, r3, #1
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	bf0c      	ite	eq
 8003200:	2301      	moveq	r3, #1
 8003202:	2300      	movne	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003212:	2b40      	cmp	r3, #64	; 0x40
 8003214:	bf0c      	ite	eq
 8003216:	2301      	moveq	r3, #1
 8003218:	2300      	movne	r3, #0
 800321a:	b2db      	uxtb	r3, r3
 800321c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d017      	beq.n	8003254 <HAL_ADC_IRQHandler+0x21a>
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d014      	beq.n	8003254 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b01      	cmp	r3, #1
 8003236:	d10d      	bne.n	8003254 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f850 	bl	80032ea <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f06f 0201 	mvn.w	r2, #1
 8003252:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0320 	and.w	r3, r3, #32
 800325e:	2b20      	cmp	r3, #32
 8003260:	bf0c      	ite	eq
 8003262:	2301      	moveq	r3, #1
 8003264:	2300      	movne	r3, #0
 8003266:	b2db      	uxtb	r3, r3
 8003268:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003274:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003278:	bf0c      	ite	eq
 800327a:	2301      	moveq	r3, #1
 800327c:	2300      	movne	r3, #0
 800327e:	b2db      	uxtb	r3, r3
 8003280:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d015      	beq.n	80032b4 <HAL_ADC_IRQHandler+0x27a>
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d012      	beq.n	80032b4 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003292:	f043 0202 	orr.w	r2, r3, #2
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f06f 0220 	mvn.w	r2, #32
 80032a2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 f82a 	bl	80032fe <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f06f 0220 	mvn.w	r2, #32
 80032b2:	601a      	str	r2, [r3, #0]
  }
}
 80032b4:	bf00      	nop
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	370c      	adds	r7, #12
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr

080032d6 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80032d6:	b480      	push	{r7}
 80032d8:	b083      	sub	sp, #12
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80032de:	bf00      	nop
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80032ea:	b480      	push	{r7}
 80032ec:	b083      	sub	sp, #12
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80032f2:	bf00      	nop
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr

080032fe <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032fe:	b480      	push	{r7}
 8003300:	b083      	sub	sp, #12
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
	...

08003314 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003328:	2b01      	cmp	r3, #1
 800332a:	d101      	bne.n	8003330 <HAL_ADC_ConfigChannel+0x1c>
 800332c:	2302      	movs	r3, #2
 800332e:	e12a      	b.n	8003586 <HAL_ADC_ConfigChannel+0x272>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b09      	cmp	r3, #9
 800333e:	d93a      	bls.n	80033b6 <HAL_ADC_ConfigChannel+0xa2>
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003348:	d035      	beq.n	80033b6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68d9      	ldr	r1, [r3, #12]
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	b29b      	uxth	r3, r3
 8003356:	461a      	mov	r2, r3
 8003358:	4613      	mov	r3, r2
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4413      	add	r3, r2
 800335e:	3b1e      	subs	r3, #30
 8003360:	2207      	movs	r2, #7
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	43da      	mvns	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	400a      	ands	r2, r1
 800336e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a87      	ldr	r2, [pc, #540]	; (8003594 <HAL_ADC_ConfigChannel+0x280>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d10a      	bne.n	8003390 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68d9      	ldr	r1, [r3, #12]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	061a      	lsls	r2, r3, #24
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800338e:	e035      	b.n	80033fc <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68d9      	ldr	r1, [r3, #12]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	689a      	ldr	r2, [r3, #8]
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	b29b      	uxth	r3, r3
 80033a0:	4618      	mov	r0, r3
 80033a2:	4603      	mov	r3, r0
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	4403      	add	r3, r0
 80033a8:	3b1e      	subs	r3, #30
 80033aa:	409a      	lsls	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033b4:	e022      	b.n	80033fc <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6919      	ldr	r1, [r3, #16]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	461a      	mov	r2, r3
 80033c4:	4613      	mov	r3, r2
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	4413      	add	r3, r2
 80033ca:	2207      	movs	r2, #7
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	43da      	mvns	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	400a      	ands	r2, r1
 80033d8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6919      	ldr	r1, [r3, #16]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	4618      	mov	r0, r3
 80033ec:	4603      	mov	r3, r0
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	4403      	add	r3, r0
 80033f2:	409a      	lsls	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b06      	cmp	r3, #6
 8003402:	d824      	bhi.n	800344e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	3b05      	subs	r3, #5
 8003416:	221f      	movs	r2, #31
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43da      	mvns	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	400a      	ands	r2, r1
 8003424:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	b29b      	uxth	r3, r3
 8003432:	4618      	mov	r0, r3
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	3b05      	subs	r3, #5
 8003440:	fa00 f203 	lsl.w	r2, r0, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	430a      	orrs	r2, r1
 800344a:	635a      	str	r2, [r3, #52]	; 0x34
 800344c:	e04c      	b.n	80034e8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2b0c      	cmp	r3, #12
 8003454:	d824      	bhi.n	80034a0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	4613      	mov	r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	4413      	add	r3, r2
 8003466:	3b23      	subs	r3, #35	; 0x23
 8003468:	221f      	movs	r2, #31
 800346a:	fa02 f303 	lsl.w	r3, r2, r3
 800346e:	43da      	mvns	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	400a      	ands	r2, r1
 8003476:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	b29b      	uxth	r3, r3
 8003484:	4618      	mov	r0, r3
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	4613      	mov	r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	4413      	add	r3, r2
 8003490:	3b23      	subs	r3, #35	; 0x23
 8003492:	fa00 f203 	lsl.w	r2, r0, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	631a      	str	r2, [r3, #48]	; 0x30
 800349e:	e023      	b.n	80034e8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	4413      	add	r3, r2
 80034b0:	3b41      	subs	r3, #65	; 0x41
 80034b2:	221f      	movs	r2, #31
 80034b4:	fa02 f303 	lsl.w	r3, r2, r3
 80034b8:	43da      	mvns	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	400a      	ands	r2, r1
 80034c0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	4618      	mov	r0, r3
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	4613      	mov	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	4413      	add	r3, r2
 80034da:	3b41      	subs	r3, #65	; 0x41
 80034dc:	fa00 f203 	lsl.w	r2, r0, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a2a      	ldr	r2, [pc, #168]	; (8003598 <HAL_ADC_ConfigChannel+0x284>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d10a      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x1f4>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80034fa:	d105      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80034fc:	4b27      	ldr	r3, [pc, #156]	; (800359c <HAL_ADC_ConfigChannel+0x288>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	4a26      	ldr	r2, [pc, #152]	; (800359c <HAL_ADC_ConfigChannel+0x288>)
 8003502:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003506:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a22      	ldr	r2, [pc, #136]	; (8003598 <HAL_ADC_ConfigChannel+0x284>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d109      	bne.n	8003526 <HAL_ADC_ConfigChannel+0x212>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2b12      	cmp	r3, #18
 8003518:	d105      	bne.n	8003526 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800351a:	4b20      	ldr	r3, [pc, #128]	; (800359c <HAL_ADC_ConfigChannel+0x288>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	4a1f      	ldr	r2, [pc, #124]	; (800359c <HAL_ADC_ConfigChannel+0x288>)
 8003520:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003524:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a1b      	ldr	r2, [pc, #108]	; (8003598 <HAL_ADC_ConfigChannel+0x284>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d125      	bne.n	800357c <HAL_ADC_ConfigChannel+0x268>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a17      	ldr	r2, [pc, #92]	; (8003594 <HAL_ADC_ConfigChannel+0x280>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d003      	beq.n	8003542 <HAL_ADC_ConfigChannel+0x22e>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2b11      	cmp	r3, #17
 8003540:	d11c      	bne.n	800357c <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003542:	4b16      	ldr	r3, [pc, #88]	; (800359c <HAL_ADC_ConfigChannel+0x288>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	4a15      	ldr	r2, [pc, #84]	; (800359c <HAL_ADC_ConfigChannel+0x288>)
 8003548:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800354c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a10      	ldr	r2, [pc, #64]	; (8003594 <HAL_ADC_ConfigChannel+0x280>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d111      	bne.n	800357c <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003558:	4b11      	ldr	r3, [pc, #68]	; (80035a0 <HAL_ADC_ConfigChannel+0x28c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a11      	ldr	r2, [pc, #68]	; (80035a4 <HAL_ADC_ConfigChannel+0x290>)
 800355e:	fba2 2303 	umull	r2, r3, r2, r3
 8003562:	0c9a      	lsrs	r2, r3, #18
 8003564:	4613      	mov	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	4413      	add	r3, r2
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800356e:	e002      	b.n	8003576 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	3b01      	subs	r3, #1
 8003574:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1f9      	bne.n	8003570 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3714      	adds	r7, #20
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	10000012 	.word	0x10000012
 8003598:	40012000 	.word	0x40012000
 800359c:	40012300 	.word	0x40012300
 80035a0:	20000070 	.word	0x20000070
 80035a4:	431bde83 	.word	0x431bde83

080035a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80035b0:	4b78      	ldr	r3, [pc, #480]	; (8003794 <ADC_Init+0x1ec>)
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4a77      	ldr	r2, [pc, #476]	; (8003794 <ADC_Init+0x1ec>)
 80035b6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80035ba:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80035bc:	4b75      	ldr	r3, [pc, #468]	; (8003794 <ADC_Init+0x1ec>)
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	4973      	ldr	r1, [pc, #460]	; (8003794 <ADC_Init+0x1ec>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	6859      	ldr	r1, [r3, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	021a      	lsls	r2, r3, #8
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80035fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6859      	ldr	r1, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800361e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6899      	ldr	r1, [r3, #8]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	68da      	ldr	r2, [r3, #12]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003636:	4a58      	ldr	r2, [pc, #352]	; (8003798 <ADC_Init+0x1f0>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d022      	beq.n	8003682 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689a      	ldr	r2, [r3, #8]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800364a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6899      	ldr	r1, [r3, #8]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	430a      	orrs	r2, r1
 800365c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800366c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6899      	ldr	r1, [r3, #8]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	609a      	str	r2, [r3, #8]
 8003680:	e00f      	b.n	80036a2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003690:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 0202 	bic.w	r2, r2, #2
 80036b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6899      	ldr	r1, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	005a      	lsls	r2, r3, #1
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d01b      	beq.n	8003708 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80036ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6859      	ldr	r1, [r3, #4]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	3b01      	subs	r3, #1
 80036fc:	035a      	lsls	r2, r3, #13
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	430a      	orrs	r2, r1
 8003704:	605a      	str	r2, [r3, #4]
 8003706:	e007      	b.n	8003718 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003716:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003726:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	3b01      	subs	r3, #1
 8003734:	051a      	lsls	r2, r3, #20
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800374c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6899      	ldr	r1, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800375a:	025a      	lsls	r2, r3, #9
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003772:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6899      	ldr	r1, [r3, #8]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	029a      	lsls	r2, r3, #10
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	609a      	str	r2, [r3, #8]
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	40012300 	.word	0x40012300
 8003798:	0f000001 	.word	0x0f000001

0800379c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f003 0307 	and.w	r3, r3, #7
 80037be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037c0:	4b0b      	ldr	r3, [pc, #44]	; (80037f0 <__NVIC_SetPriorityGrouping+0x40>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037cc:	4013      	ands	r3, r2
 80037ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80037d8:	4b06      	ldr	r3, [pc, #24]	; (80037f4 <__NVIC_SetPriorityGrouping+0x44>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037de:	4a04      	ldr	r2, [pc, #16]	; (80037f0 <__NVIC_SetPriorityGrouping+0x40>)
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	60d3      	str	r3, [r2, #12]
}
 80037e4:	bf00      	nop
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	e000ed00 	.word	0xe000ed00
 80037f4:	05fa0000 	.word	0x05fa0000

080037f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037fc:	4b04      	ldr	r3, [pc, #16]	; (8003810 <__NVIC_GetPriorityGrouping+0x18>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	0a1b      	lsrs	r3, r3, #8
 8003802:	f003 0307 	and.w	r3, r3, #7
}
 8003806:	4618      	mov	r0, r3
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	e000ed00 	.word	0xe000ed00

08003814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	4603      	mov	r3, r0
 800381c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800381e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003822:	2b00      	cmp	r3, #0
 8003824:	db0b      	blt.n	800383e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003826:	79fb      	ldrb	r3, [r7, #7]
 8003828:	f003 021f 	and.w	r2, r3, #31
 800382c:	4907      	ldr	r1, [pc, #28]	; (800384c <__NVIC_EnableIRQ+0x38>)
 800382e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003832:	095b      	lsrs	r3, r3, #5
 8003834:	2001      	movs	r0, #1
 8003836:	fa00 f202 	lsl.w	r2, r0, r2
 800383a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	e000e100 	.word	0xe000e100

08003850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	4603      	mov	r3, r0
 8003858:	6039      	str	r1, [r7, #0]
 800385a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800385c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003860:	2b00      	cmp	r3, #0
 8003862:	db0a      	blt.n	800387a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	b2da      	uxtb	r2, r3
 8003868:	490c      	ldr	r1, [pc, #48]	; (800389c <__NVIC_SetPriority+0x4c>)
 800386a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386e:	0112      	lsls	r2, r2, #4
 8003870:	b2d2      	uxtb	r2, r2
 8003872:	440b      	add	r3, r1
 8003874:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003878:	e00a      	b.n	8003890 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	b2da      	uxtb	r2, r3
 800387e:	4908      	ldr	r1, [pc, #32]	; (80038a0 <__NVIC_SetPriority+0x50>)
 8003880:	79fb      	ldrb	r3, [r7, #7]
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	3b04      	subs	r3, #4
 8003888:	0112      	lsls	r2, r2, #4
 800388a:	b2d2      	uxtb	r2, r2
 800388c:	440b      	add	r3, r1
 800388e:	761a      	strb	r2, [r3, #24]
}
 8003890:	bf00      	nop
 8003892:	370c      	adds	r7, #12
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	e000e100 	.word	0xe000e100
 80038a0:	e000ed00 	.word	0xe000ed00

080038a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b089      	sub	sp, #36	; 0x24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f003 0307 	and.w	r3, r3, #7
 80038b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	f1c3 0307 	rsb	r3, r3, #7
 80038be:	2b04      	cmp	r3, #4
 80038c0:	bf28      	it	cs
 80038c2:	2304      	movcs	r3, #4
 80038c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	3304      	adds	r3, #4
 80038ca:	2b06      	cmp	r3, #6
 80038cc:	d902      	bls.n	80038d4 <NVIC_EncodePriority+0x30>
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	3b03      	subs	r3, #3
 80038d2:	e000      	b.n	80038d6 <NVIC_EncodePriority+0x32>
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d8:	f04f 32ff 	mov.w	r2, #4294967295
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	43da      	mvns	r2, r3
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	401a      	ands	r2, r3
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038ec:	f04f 31ff 	mov.w	r1, #4294967295
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	fa01 f303 	lsl.w	r3, r1, r3
 80038f6:	43d9      	mvns	r1, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038fc:	4313      	orrs	r3, r2
         );
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3724      	adds	r7, #36	; 0x24
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
	...

0800390c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	3b01      	subs	r3, #1
 8003918:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800391c:	d301      	bcc.n	8003922 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800391e:	2301      	movs	r3, #1
 8003920:	e00f      	b.n	8003942 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003922:	4a0a      	ldr	r2, [pc, #40]	; (800394c <SysTick_Config+0x40>)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3b01      	subs	r3, #1
 8003928:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800392a:	210f      	movs	r1, #15
 800392c:	f04f 30ff 	mov.w	r0, #4294967295
 8003930:	f7ff ff8e 	bl	8003850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003934:	4b05      	ldr	r3, [pc, #20]	; (800394c <SysTick_Config+0x40>)
 8003936:	2200      	movs	r2, #0
 8003938:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800393a:	4b04      	ldr	r3, [pc, #16]	; (800394c <SysTick_Config+0x40>)
 800393c:	2207      	movs	r2, #7
 800393e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	e000e010 	.word	0xe000e010

08003950 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7ff ff29 	bl	80037b0 <__NVIC_SetPriorityGrouping>
}
 800395e:	bf00      	nop
 8003960:	3708      	adds	r7, #8
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}

08003966 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003966:	b580      	push	{r7, lr}
 8003968:	b086      	sub	sp, #24
 800396a:	af00      	add	r7, sp, #0
 800396c:	4603      	mov	r3, r0
 800396e:	60b9      	str	r1, [r7, #8]
 8003970:	607a      	str	r2, [r7, #4]
 8003972:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003974:	2300      	movs	r3, #0
 8003976:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003978:	f7ff ff3e 	bl	80037f8 <__NVIC_GetPriorityGrouping>
 800397c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	68b9      	ldr	r1, [r7, #8]
 8003982:	6978      	ldr	r0, [r7, #20]
 8003984:	f7ff ff8e 	bl	80038a4 <NVIC_EncodePriority>
 8003988:	4602      	mov	r2, r0
 800398a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800398e:	4611      	mov	r1, r2
 8003990:	4618      	mov	r0, r3
 8003992:	f7ff ff5d 	bl	8003850 <__NVIC_SetPriority>
}
 8003996:	bf00      	nop
 8003998:	3718      	adds	r7, #24
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b082      	sub	sp, #8
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	4603      	mov	r3, r0
 80039a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7ff ff31 	bl	8003814 <__NVIC_EnableIRQ>
}
 80039b2:	bf00      	nop
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b082      	sub	sp, #8
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff ffa2 	bl	800390c <SysTick_Config>
 80039c8:	4603      	mov	r3, r0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
	...

080039d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039dc:	2300      	movs	r3, #0
 80039de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80039e0:	f7ff f95e 	bl	8002ca0 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e099      	b.n	8003b24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2202      	movs	r2, #2
 80039fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0201 	bic.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a10:	e00f      	b.n	8003a32 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a12:	f7ff f945 	bl	8002ca0 <HAL_GetTick>
 8003a16:	4602      	mov	r2, r0
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	1ad3      	subs	r3, r2, r3
 8003a1c:	2b05      	cmp	r3, #5
 8003a1e:	d908      	bls.n	8003a32 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2220      	movs	r2, #32
 8003a24:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2203      	movs	r2, #3
 8003a2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e078      	b.n	8003b24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1e8      	bne.n	8003a12 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	4b38      	ldr	r3, [pc, #224]	; (8003b2c <HAL_DMA_Init+0x158>)
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685a      	ldr	r2, [r3, #4]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a1b      	ldr	r3, [r3, #32]
 8003a7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a88:	2b04      	cmp	r3, #4
 8003a8a:	d107      	bne.n	8003a9c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a94:	4313      	orrs	r3, r2
 8003a96:	697a      	ldr	r2, [r7, #20]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	f023 0307 	bic.w	r3, r3, #7
 8003ab2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	2b04      	cmp	r3, #4
 8003ac4:	d117      	bne.n	8003af6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00e      	beq.n	8003af6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 fa89 	bl	8003ff0 <DMA_CheckFifoParam>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d008      	beq.n	8003af6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2240      	movs	r2, #64	; 0x40
 8003ae8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003af2:	2301      	movs	r3, #1
 8003af4:	e016      	b.n	8003b24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fa40 	bl	8003f84 <DMA_CalcBaseAndBitshift>
 8003b04:	4603      	mov	r3, r0
 8003b06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0c:	223f      	movs	r2, #63	; 0x3f
 8003b0e:	409a      	lsls	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3718      	adds	r7, #24
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	f010803f 	.word	0xf010803f

08003b30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b3c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b3e:	f7ff f8af 	bl	8002ca0 <HAL_GetTick>
 8003b42:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d008      	beq.n	8003b62 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2280      	movs	r2, #128	; 0x80
 8003b54:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e052      	b.n	8003c08 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0216 	bic.w	r2, r2, #22
 8003b70:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	695a      	ldr	r2, [r3, #20]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b80:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d103      	bne.n	8003b92 <HAL_DMA_Abort+0x62>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d007      	beq.n	8003ba2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0208 	bic.w	r2, r2, #8
 8003ba0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0201 	bic.w	r2, r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bb2:	e013      	b.n	8003bdc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bb4:	f7ff f874 	bl	8002ca0 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b05      	cmp	r3, #5
 8003bc0:	d90c      	bls.n	8003bdc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2203      	movs	r2, #3
 8003bd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e015      	b.n	8003c08 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1e4      	bne.n	8003bb4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bee:	223f      	movs	r2, #63	; 0x3f
 8003bf0:	409a      	lsls	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d004      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2280      	movs	r2, #128	; 0x80
 8003c28:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e00c      	b.n	8003c48 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2205      	movs	r2, #5
 8003c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f022 0201 	bic.w	r2, r2, #1
 8003c44:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003c60:	4b92      	ldr	r3, [pc, #584]	; (8003eac <HAL_DMA_IRQHandler+0x258>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a92      	ldr	r2, [pc, #584]	; (8003eb0 <HAL_DMA_IRQHandler+0x25c>)
 8003c66:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6a:	0a9b      	lsrs	r3, r3, #10
 8003c6c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c72:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7e:	2208      	movs	r2, #8
 8003c80:	409a      	lsls	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	4013      	ands	r3, r2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d01a      	beq.n	8003cc0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d013      	beq.n	8003cc0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 0204 	bic.w	r2, r2, #4
 8003ca6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cac:	2208      	movs	r2, #8
 8003cae:	409a      	lsls	r2, r3
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cb8:	f043 0201 	orr.w	r2, r3, #1
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	409a      	lsls	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d012      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00b      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	409a      	lsls	r2, r3
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cee:	f043 0202 	orr.w	r2, r3, #2
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfa:	2204      	movs	r2, #4
 8003cfc:	409a      	lsls	r2, r3
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	4013      	ands	r3, r2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d012      	beq.n	8003d2c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00b      	beq.n	8003d2c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d18:	2204      	movs	r2, #4
 8003d1a:	409a      	lsls	r2, r3
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d24:	f043 0204 	orr.w	r2, r3, #4
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d30:	2210      	movs	r2, #16
 8003d32:	409a      	lsls	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4013      	ands	r3, r2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d043      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0308 	and.w	r3, r3, #8
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d03c      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d4e:	2210      	movs	r2, #16
 8003d50:	409a      	lsls	r2, r3
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d018      	beq.n	8003d96 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d108      	bne.n	8003d84 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d024      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	4798      	blx	r3
 8003d82:	e01f      	b.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d01b      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	4798      	blx	r3
 8003d94:	e016      	b.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d107      	bne.n	8003db4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0208 	bic.w	r2, r2, #8
 8003db2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d003      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc8:	2220      	movs	r2, #32
 8003dca:	409a      	lsls	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f000 808e 	beq.w	8003ef2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0310 	and.w	r3, r3, #16
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 8086 	beq.w	8003ef2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dea:	2220      	movs	r2, #32
 8003dec:	409a      	lsls	r2, r3
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b05      	cmp	r3, #5
 8003dfc:	d136      	bne.n	8003e6c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 0216 	bic.w	r2, r2, #22
 8003e0c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	695a      	ldr	r2, [r3, #20]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e1c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d103      	bne.n	8003e2e <HAL_DMA_IRQHandler+0x1da>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d007      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0208 	bic.w	r2, r2, #8
 8003e3c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e42:	223f      	movs	r2, #63	; 0x3f
 8003e44:	409a      	lsls	r2, r3
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d07d      	beq.n	8003f5e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	4798      	blx	r3
        }
        return;
 8003e6a:	e078      	b.n	8003f5e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d01c      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d108      	bne.n	8003e9a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d030      	beq.n	8003ef2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	4798      	blx	r3
 8003e98:	e02b      	b.n	8003ef2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d027      	beq.n	8003ef2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	4798      	blx	r3
 8003eaa:	e022      	b.n	8003ef2 <HAL_DMA_IRQHandler+0x29e>
 8003eac:	20000070 	.word	0x20000070
 8003eb0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10f      	bne.n	8003ee2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f022 0210 	bic.w	r2, r2, #16
 8003ed0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d032      	beq.n	8003f60 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d022      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2205      	movs	r2, #5
 8003f0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 0201 	bic.w	r2, r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	3301      	adds	r3, #1
 8003f22:	60bb      	str	r3, [r7, #8]
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d307      	bcc.n	8003f3a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1f2      	bne.n	8003f1e <HAL_DMA_IRQHandler+0x2ca>
 8003f38:	e000      	b.n	8003f3c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003f3a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d005      	beq.n	8003f60 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	4798      	blx	r3
 8003f5c:	e000      	b.n	8003f60 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003f5e:	bf00      	nop
    }
  }
}
 8003f60:	3718      	adds	r7, #24
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop

08003f68 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f76:	b2db      	uxtb	r3, r3
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b085      	sub	sp, #20
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	3b10      	subs	r3, #16
 8003f94:	4a13      	ldr	r2, [pc, #76]	; (8003fe4 <DMA_CalcBaseAndBitshift+0x60>)
 8003f96:	fba2 2303 	umull	r2, r3, r2, r3
 8003f9a:	091b      	lsrs	r3, r3, #4
 8003f9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f9e:	4a12      	ldr	r2, [pc, #72]	; (8003fe8 <DMA_CalcBaseAndBitshift+0x64>)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2b03      	cmp	r3, #3
 8003fb0:	d908      	bls.n	8003fc4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	4b0c      	ldr	r3, [pc, #48]	; (8003fec <DMA_CalcBaseAndBitshift+0x68>)
 8003fba:	4013      	ands	r3, r2
 8003fbc:	1d1a      	adds	r2, r3, #4
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	659a      	str	r2, [r3, #88]	; 0x58
 8003fc2:	e006      	b.n	8003fd2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	4b08      	ldr	r3, [pc, #32]	; (8003fec <DMA_CalcBaseAndBitshift+0x68>)
 8003fcc:	4013      	ands	r3, r2
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3714      	adds	r7, #20
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	aaaaaaab 	.word	0xaaaaaaab
 8003fe8:	0800db88 	.word	0x0800db88
 8003fec:	fffffc00 	.word	0xfffffc00

08003ff0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004000:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d11f      	bne.n	800404a <DMA_CheckFifoParam+0x5a>
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	2b03      	cmp	r3, #3
 800400e:	d856      	bhi.n	80040be <DMA_CheckFifoParam+0xce>
 8004010:	a201      	add	r2, pc, #4	; (adr r2, 8004018 <DMA_CheckFifoParam+0x28>)
 8004012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004016:	bf00      	nop
 8004018:	08004029 	.word	0x08004029
 800401c:	0800403b 	.word	0x0800403b
 8004020:	08004029 	.word	0x08004029
 8004024:	080040bf 	.word	0x080040bf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d046      	beq.n	80040c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004038:	e043      	b.n	80040c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800403e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004042:	d140      	bne.n	80040c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004048:	e03d      	b.n	80040c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004052:	d121      	bne.n	8004098 <DMA_CheckFifoParam+0xa8>
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	2b03      	cmp	r3, #3
 8004058:	d837      	bhi.n	80040ca <DMA_CheckFifoParam+0xda>
 800405a:	a201      	add	r2, pc, #4	; (adr r2, 8004060 <DMA_CheckFifoParam+0x70>)
 800405c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004060:	08004071 	.word	0x08004071
 8004064:	08004077 	.word	0x08004077
 8004068:	08004071 	.word	0x08004071
 800406c:	08004089 	.word	0x08004089
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	73fb      	strb	r3, [r7, #15]
      break;
 8004074:	e030      	b.n	80040d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d025      	beq.n	80040ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004086:	e022      	b.n	80040ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800408c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004090:	d11f      	bne.n	80040d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004096:	e01c      	b.n	80040d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	2b02      	cmp	r3, #2
 800409c:	d903      	bls.n	80040a6 <DMA_CheckFifoParam+0xb6>
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2b03      	cmp	r3, #3
 80040a2:	d003      	beq.n	80040ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80040a4:	e018      	b.n	80040d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	73fb      	strb	r3, [r7, #15]
      break;
 80040aa:	e015      	b.n	80040d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00e      	beq.n	80040d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	73fb      	strb	r3, [r7, #15]
      break;
 80040bc:	e00b      	b.n	80040d6 <DMA_CheckFifoParam+0xe6>
      break;
 80040be:	bf00      	nop
 80040c0:	e00a      	b.n	80040d8 <DMA_CheckFifoParam+0xe8>
      break;
 80040c2:	bf00      	nop
 80040c4:	e008      	b.n	80040d8 <DMA_CheckFifoParam+0xe8>
      break;
 80040c6:	bf00      	nop
 80040c8:	e006      	b.n	80040d8 <DMA_CheckFifoParam+0xe8>
      break;
 80040ca:	bf00      	nop
 80040cc:	e004      	b.n	80040d8 <DMA_CheckFifoParam+0xe8>
      break;
 80040ce:	bf00      	nop
 80040d0:	e002      	b.n	80040d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80040d2:	bf00      	nop
 80040d4:	e000      	b.n	80040d8 <DMA_CheckFifoParam+0xe8>
      break;
 80040d6:	bf00      	nop
    }
  } 
  
  return status; 
 80040d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3714      	adds	r7, #20
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop

080040e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b089      	sub	sp, #36	; 0x24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80040f2:	2300      	movs	r3, #0
 80040f4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80040f6:	2300      	movs	r3, #0
 80040f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80040fa:	2300      	movs	r3, #0
 80040fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80040fe:	2300      	movs	r3, #0
 8004100:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004102:	2300      	movs	r3, #0
 8004104:	61fb      	str	r3, [r7, #28]
 8004106:	e175      	b.n	80043f4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004108:	2201      	movs	r2, #1
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4013      	ands	r3, r2
 800411a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	429a      	cmp	r2, r3
 8004122:	f040 8164 	bne.w	80043ee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d00b      	beq.n	8004146 <HAL_GPIO_Init+0x5e>
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2b02      	cmp	r3, #2
 8004134:	d007      	beq.n	8004146 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800413a:	2b11      	cmp	r3, #17
 800413c:	d003      	beq.n	8004146 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	2b12      	cmp	r3, #18
 8004144:	d130      	bne.n	80041a8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	2203      	movs	r2, #3
 8004152:	fa02 f303 	lsl.w	r3, r2, r3
 8004156:	43db      	mvns	r3, r3
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	4013      	ands	r3, r2
 800415c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	68da      	ldr	r2, [r3, #12]
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	fa02 f303 	lsl.w	r3, r2, r3
 800416a:	69ba      	ldr	r2, [r7, #24]
 800416c:	4313      	orrs	r3, r2
 800416e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	69ba      	ldr	r2, [r7, #24]
 8004174:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800417c:	2201      	movs	r2, #1
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	43db      	mvns	r3, r3
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	4013      	ands	r3, r2
 800418a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	091b      	lsrs	r3, r3, #4
 8004192:	f003 0201 	and.w	r2, r3, #1
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	4313      	orrs	r3, r2
 80041a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	2203      	movs	r2, #3
 80041b4:	fa02 f303 	lsl.w	r3, r2, r3
 80041b8:	43db      	mvns	r3, r3
 80041ba:	69ba      	ldr	r2, [r7, #24]
 80041bc:	4013      	ands	r3, r2
 80041be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	fa02 f303 	lsl.w	r3, r2, r3
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d003      	beq.n	80041e8 <HAL_GPIO_Init+0x100>
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b12      	cmp	r3, #18
 80041e6:	d123      	bne.n	8004230 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	08da      	lsrs	r2, r3, #3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	3208      	adds	r2, #8
 80041f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	f003 0307 	and.w	r3, r3, #7
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	220f      	movs	r2, #15
 8004200:	fa02 f303 	lsl.w	r3, r2, r3
 8004204:	43db      	mvns	r3, r3
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	4013      	ands	r3, r2
 800420a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	691a      	ldr	r2, [r3, #16]
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	f003 0307 	and.w	r3, r3, #7
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	4313      	orrs	r3, r2
 8004220:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	08da      	lsrs	r2, r3, #3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	3208      	adds	r2, #8
 800422a:	69b9      	ldr	r1, [r7, #24]
 800422c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	2203      	movs	r2, #3
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	43db      	mvns	r3, r3
 8004242:	69ba      	ldr	r2, [r7, #24]
 8004244:	4013      	ands	r3, r2
 8004246:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f003 0203 	and.w	r2, r3, #3
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	005b      	lsls	r3, r3, #1
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	4313      	orrs	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	69ba      	ldr	r2, [r7, #24]
 8004262:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 80be 	beq.w	80043ee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004272:	4b66      	ldr	r3, [pc, #408]	; (800440c <HAL_GPIO_Init+0x324>)
 8004274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004276:	4a65      	ldr	r2, [pc, #404]	; (800440c <HAL_GPIO_Init+0x324>)
 8004278:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800427c:	6453      	str	r3, [r2, #68]	; 0x44
 800427e:	4b63      	ldr	r3, [pc, #396]	; (800440c <HAL_GPIO_Init+0x324>)
 8004280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004282:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004286:	60fb      	str	r3, [r7, #12]
 8004288:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800428a:	4a61      	ldr	r2, [pc, #388]	; (8004410 <HAL_GPIO_Init+0x328>)
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	089b      	lsrs	r3, r3, #2
 8004290:	3302      	adds	r3, #2
 8004292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004296:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	f003 0303 	and.w	r3, r3, #3
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	220f      	movs	r2, #15
 80042a2:	fa02 f303 	lsl.w	r3, r2, r3
 80042a6:	43db      	mvns	r3, r3
 80042a8:	69ba      	ldr	r2, [r7, #24]
 80042aa:	4013      	ands	r3, r2
 80042ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a58      	ldr	r2, [pc, #352]	; (8004414 <HAL_GPIO_Init+0x32c>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d037      	beq.n	8004326 <HAL_GPIO_Init+0x23e>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a57      	ldr	r2, [pc, #348]	; (8004418 <HAL_GPIO_Init+0x330>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d031      	beq.n	8004322 <HAL_GPIO_Init+0x23a>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a56      	ldr	r2, [pc, #344]	; (800441c <HAL_GPIO_Init+0x334>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d02b      	beq.n	800431e <HAL_GPIO_Init+0x236>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a55      	ldr	r2, [pc, #340]	; (8004420 <HAL_GPIO_Init+0x338>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d025      	beq.n	800431a <HAL_GPIO_Init+0x232>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a54      	ldr	r2, [pc, #336]	; (8004424 <HAL_GPIO_Init+0x33c>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d01f      	beq.n	8004316 <HAL_GPIO_Init+0x22e>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a53      	ldr	r2, [pc, #332]	; (8004428 <HAL_GPIO_Init+0x340>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d019      	beq.n	8004312 <HAL_GPIO_Init+0x22a>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a52      	ldr	r2, [pc, #328]	; (800442c <HAL_GPIO_Init+0x344>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d013      	beq.n	800430e <HAL_GPIO_Init+0x226>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a51      	ldr	r2, [pc, #324]	; (8004430 <HAL_GPIO_Init+0x348>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d00d      	beq.n	800430a <HAL_GPIO_Init+0x222>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a50      	ldr	r2, [pc, #320]	; (8004434 <HAL_GPIO_Init+0x34c>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d007      	beq.n	8004306 <HAL_GPIO_Init+0x21e>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a4f      	ldr	r2, [pc, #316]	; (8004438 <HAL_GPIO_Init+0x350>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d101      	bne.n	8004302 <HAL_GPIO_Init+0x21a>
 80042fe:	2309      	movs	r3, #9
 8004300:	e012      	b.n	8004328 <HAL_GPIO_Init+0x240>
 8004302:	230a      	movs	r3, #10
 8004304:	e010      	b.n	8004328 <HAL_GPIO_Init+0x240>
 8004306:	2308      	movs	r3, #8
 8004308:	e00e      	b.n	8004328 <HAL_GPIO_Init+0x240>
 800430a:	2307      	movs	r3, #7
 800430c:	e00c      	b.n	8004328 <HAL_GPIO_Init+0x240>
 800430e:	2306      	movs	r3, #6
 8004310:	e00a      	b.n	8004328 <HAL_GPIO_Init+0x240>
 8004312:	2305      	movs	r3, #5
 8004314:	e008      	b.n	8004328 <HAL_GPIO_Init+0x240>
 8004316:	2304      	movs	r3, #4
 8004318:	e006      	b.n	8004328 <HAL_GPIO_Init+0x240>
 800431a:	2303      	movs	r3, #3
 800431c:	e004      	b.n	8004328 <HAL_GPIO_Init+0x240>
 800431e:	2302      	movs	r3, #2
 8004320:	e002      	b.n	8004328 <HAL_GPIO_Init+0x240>
 8004322:	2301      	movs	r3, #1
 8004324:	e000      	b.n	8004328 <HAL_GPIO_Init+0x240>
 8004326:	2300      	movs	r3, #0
 8004328:	69fa      	ldr	r2, [r7, #28]
 800432a:	f002 0203 	and.w	r2, r2, #3
 800432e:	0092      	lsls	r2, r2, #2
 8004330:	4093      	lsls	r3, r2
 8004332:	69ba      	ldr	r2, [r7, #24]
 8004334:	4313      	orrs	r3, r2
 8004336:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004338:	4935      	ldr	r1, [pc, #212]	; (8004410 <HAL_GPIO_Init+0x328>)
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	089b      	lsrs	r3, r3, #2
 800433e:	3302      	adds	r3, #2
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004346:	4b3d      	ldr	r3, [pc, #244]	; (800443c <HAL_GPIO_Init+0x354>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	43db      	mvns	r3, r3
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	4013      	ands	r3, r2
 8004354:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004362:	69ba      	ldr	r2, [r7, #24]
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	4313      	orrs	r3, r2
 8004368:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800436a:	4a34      	ldr	r2, [pc, #208]	; (800443c <HAL_GPIO_Init+0x354>)
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004370:	4b32      	ldr	r3, [pc, #200]	; (800443c <HAL_GPIO_Init+0x354>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	43db      	mvns	r3, r3
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4013      	ands	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d003      	beq.n	8004394 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	4313      	orrs	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004394:	4a29      	ldr	r2, [pc, #164]	; (800443c <HAL_GPIO_Init+0x354>)
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800439a:	4b28      	ldr	r3, [pc, #160]	; (800443c <HAL_GPIO_Init+0x354>)
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	43db      	mvns	r3, r3
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	4013      	ands	r3, r2
 80043a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043be:	4a1f      	ldr	r2, [pc, #124]	; (800443c <HAL_GPIO_Init+0x354>)
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043c4:	4b1d      	ldr	r3, [pc, #116]	; (800443c <HAL_GPIO_Init+0x354>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	43db      	mvns	r3, r3
 80043ce:	69ba      	ldr	r2, [r7, #24]
 80043d0:	4013      	ands	r3, r2
 80043d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d003      	beq.n	80043e8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043e8:	4a14      	ldr	r2, [pc, #80]	; (800443c <HAL_GPIO_Init+0x354>)
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	3301      	adds	r3, #1
 80043f2:	61fb      	str	r3, [r7, #28]
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	2b0f      	cmp	r3, #15
 80043f8:	f67f ae86 	bls.w	8004108 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80043fc:	bf00      	nop
 80043fe:	bf00      	nop
 8004400:	3724      	adds	r7, #36	; 0x24
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	40023800 	.word	0x40023800
 8004410:	40013800 	.word	0x40013800
 8004414:	40020000 	.word	0x40020000
 8004418:	40020400 	.word	0x40020400
 800441c:	40020800 	.word	0x40020800
 8004420:	40020c00 	.word	0x40020c00
 8004424:	40021000 	.word	0x40021000
 8004428:	40021400 	.word	0x40021400
 800442c:	40021800 	.word	0x40021800
 8004430:	40021c00 	.word	0x40021c00
 8004434:	40022000 	.word	0x40022000
 8004438:	40022400 	.word	0x40022400
 800443c:	40013c00 	.word	0x40013c00

08004440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	460b      	mov	r3, r1
 800444a:	807b      	strh	r3, [r7, #2]
 800444c:	4613      	mov	r3, r2
 800444e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004450:	787b      	ldrb	r3, [r7, #1]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004456:	887a      	ldrh	r2, [r7, #2]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800445c:	e003      	b.n	8004466 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800445e:	887b      	ldrh	r3, [r7, #2]
 8004460:	041a      	lsls	r2, r3, #16
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	619a      	str	r2, [r3, #24]
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
	...

08004474 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	4603      	mov	r3, r0
 800447c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800447e:	4b08      	ldr	r3, [pc, #32]	; (80044a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004480:	695a      	ldr	r2, [r3, #20]
 8004482:	88fb      	ldrh	r3, [r7, #6]
 8004484:	4013      	ands	r3, r2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d006      	beq.n	8004498 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800448a:	4a05      	ldr	r2, [pc, #20]	; (80044a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800448c:	88fb      	ldrh	r3, [r7, #6]
 800448e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004490:	88fb      	ldrh	r3, [r7, #6]
 8004492:	4618      	mov	r0, r3
 8004494:	f000 f806 	bl	80044a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004498:	bf00      	nop
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40013c00 	.word	0x40013c00

080044a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	4603      	mov	r3, r0
 80044ac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80044ae:	bf00      	nop
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
	...

080044bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e07f      	b.n	80045ce <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d106      	bne.n	80044e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7fd f92e 	bl	8001744 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2224      	movs	r2, #36	; 0x24
 80044ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0201 	bic.w	r2, r2, #1
 80044fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800450c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800451c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d107      	bne.n	8004536 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689a      	ldr	r2, [r3, #8]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004532:	609a      	str	r2, [r3, #8]
 8004534:	e006      	b.n	8004544 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004542:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	2b02      	cmp	r3, #2
 800454a:	d104      	bne.n	8004556 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004554:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6859      	ldr	r1, [r3, #4]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	4b1d      	ldr	r3, [pc, #116]	; (80045d8 <HAL_I2C_Init+0x11c>)
 8004562:	430b      	orrs	r3, r1
 8004564:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68da      	ldr	r2, [r3, #12]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004574:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691a      	ldr	r2, [r3, #16]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	ea42 0103 	orr.w	r1, r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	021a      	lsls	r2, r3, #8
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	69d9      	ldr	r1, [r3, #28]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a1a      	ldr	r2, [r3, #32]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0201 	orr.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	02008000 	.word	0x02008000

080045dc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d005      	beq.n	8004608 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	68f9      	ldr	r1, [r7, #12]
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	4798      	blx	r3
  }
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	0a1b      	lsrs	r3, r3, #8
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d010      	beq.n	8004656 <HAL_I2C_ER_IRQHandler+0x46>
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	09db      	lsrs	r3, r3, #7
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00a      	beq.n	8004656 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004644:	f043 0201 	orr.w	r2, r3, #1
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004654:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	0a9b      	lsrs	r3, r3, #10
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d010      	beq.n	8004684 <HAL_I2C_ER_IRQHandler+0x74>
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	09db      	lsrs	r3, r3, #7
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00a      	beq.n	8004684 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004672:	f043 0208 	orr.w	r2, r3, #8
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004682:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	0a5b      	lsrs	r3, r3, #9
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d010      	beq.n	80046b2 <HAL_I2C_ER_IRQHandler+0xa2>
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	09db      	lsrs	r3, r3, #7
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00a      	beq.n	80046b2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a0:	f043 0202 	orr.w	r2, r3, #2
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046b0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f003 030b 	and.w	r3, r3, #11
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80046c2:	68f9      	ldr	r1, [r7, #12]
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 fb89 	bl	8004ddc <I2C_ITError>
  }
}
 80046ca:	bf00      	nop
 80046cc:	3718      	adds	r7, #24
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b083      	sub	sp, #12
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
 8004702:	460b      	mov	r3, r1
 8004704:	70fb      	strb	r3, [r7, #3]
 8004706:	4613      	mov	r3, r2
 8004708:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800470a:	bf00      	nop
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr

08004716 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004716:	b480      	push	{r7}
 8004718:	b083      	sub	sp, #12
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800471e:	bf00      	nop
 8004720:	370c      	adds	r7, #12
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr

0800472a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800472a:	b480      	push	{r7}
 800472c:	b083      	sub	sp, #12
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004732:	bf00      	nop
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr

08004752 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8004752:	b580      	push	{r7, lr}
 8004754:	b086      	sub	sp, #24
 8004756:	af00      	add	r7, sp, #0
 8004758:	60f8      	str	r0, [r7, #12]
 800475a:	60b9      	str	r1, [r7, #8]
 800475c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004762:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <I2C_Slave_ISR_IT+0x24>
 8004772:	2302      	movs	r3, #2
 8004774:	e0ec      	b.n	8004950 <I2C_Slave_ISR_IT+0x1fe>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	095b      	lsrs	r3, r3, #5
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d009      	beq.n	800479e <I2C_Slave_ISR_IT+0x4c>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	095b      	lsrs	r3, r3, #5
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d003      	beq.n	800479e <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004796:	6939      	ldr	r1, [r7, #16]
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f9bf 	bl	8004b1c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	091b      	lsrs	r3, r3, #4
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d04d      	beq.n	8004846 <I2C_Slave_ISR_IT+0xf4>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	091b      	lsrs	r3, r3, #4
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d047      	beq.n	8004846 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d128      	bne.n	8004812 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b28      	cmp	r3, #40	; 0x28
 80047ca:	d108      	bne.n	80047de <I2C_Slave_ISR_IT+0x8c>
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047d2:	d104      	bne.n	80047de <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80047d4:	6939      	ldr	r1, [r7, #16]
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 faaa 	bl	8004d30 <I2C_ITListenCplt>
 80047dc:	e032      	b.n	8004844 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b29      	cmp	r3, #41	; 0x29
 80047e8:	d10e      	bne.n	8004808 <I2C_Slave_ISR_IT+0xb6>
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80047f0:	d00a      	beq.n	8004808 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2210      	movs	r2, #16
 80047f8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80047fa:	68f8      	ldr	r0, [r7, #12]
 80047fc:	f000 fbe5 	bl	8004fca <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004800:	68f8      	ldr	r0, [r7, #12]
 8004802:	f000 f92d 	bl	8004a60 <I2C_ITSlaveSeqCplt>
 8004806:	e01d      	b.n	8004844 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2210      	movs	r2, #16
 800480e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004810:	e096      	b.n	8004940 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2210      	movs	r2, #16
 8004818:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800481e:	f043 0204 	orr.w	r2, r3, #4
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d004      	beq.n	8004836 <I2C_Slave_ISR_IT+0xe4>
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004832:	f040 8085 	bne.w	8004940 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483a:	4619      	mov	r1, r3
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	f000 facd 	bl	8004ddc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004842:	e07d      	b.n	8004940 <I2C_Slave_ISR_IT+0x1ee>
 8004844:	e07c      	b.n	8004940 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	089b      	lsrs	r3, r3, #2
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b00      	cmp	r3, #0
 8004850:	d030      	beq.n	80048b4 <I2C_Slave_ISR_IT+0x162>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	089b      	lsrs	r3, r3, #2
 8004856:	f003 0301 	and.w	r3, r3, #1
 800485a:	2b00      	cmp	r3, #0
 800485c:	d02a      	beq.n	80048b4 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004862:	b29b      	uxth	r3, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	d018      	beq.n	800489a <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004872:	b2d2      	uxtb	r2, r2
 8004874:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487a:	1c5a      	adds	r2, r3, #1
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004884:	3b01      	subs	r3, #1
 8004886:	b29a      	uxth	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004890:	b29b      	uxth	r3, r3
 8004892:	3b01      	subs	r3, #1
 8004894:	b29a      	uxth	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800489e:	b29b      	uxth	r3, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d14f      	bne.n	8004944 <I2C_Slave_ISR_IT+0x1f2>
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048aa:	d04b      	beq.n	8004944 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 f8d7 	bl	8004a60 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80048b2:	e047      	b.n	8004944 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	08db      	lsrs	r3, r3, #3
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00a      	beq.n	80048d6 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	08db      	lsrs	r3, r3, #3
 80048c4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d004      	beq.n	80048d6 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80048cc:	6939      	ldr	r1, [r7, #16]
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f000 f842 	bl	8004958 <I2C_ITAddrCplt>
 80048d4:	e037      	b.n	8004946 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	085b      	lsrs	r3, r3, #1
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d031      	beq.n	8004946 <I2C_Slave_ISR_IT+0x1f4>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	085b      	lsrs	r3, r3, #1
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d02b      	beq.n	8004946 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d018      	beq.n	800492a <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fc:	781a      	ldrb	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004908:	1c5a      	adds	r2, r3, #1
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004912:	b29b      	uxth	r3, r3
 8004914:	3b01      	subs	r3, #1
 8004916:	b29a      	uxth	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	851a      	strh	r2, [r3, #40]	; 0x28
 8004928:	e00d      	b.n	8004946 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004930:	d002      	beq.n	8004938 <I2C_Slave_ISR_IT+0x1e6>
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d106      	bne.n	8004946 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f000 f891 	bl	8004a60 <I2C_ITSlaveSeqCplt>
 800493e:	e002      	b.n	8004946 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8004940:	bf00      	nop
 8004942:	e000      	b.n	8004946 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8004944:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004968:	b2db      	uxtb	r3, r3
 800496a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800496e:	2b28      	cmp	r3, #40	; 0x28
 8004970:	d16a      	bne.n	8004a48 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	0c1b      	lsrs	r3, r3, #16
 800497a:	b2db      	uxtb	r3, r3
 800497c:	f003 0301 	and.w	r3, r3, #1
 8004980:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	0c1b      	lsrs	r3, r3, #16
 800498a:	b29b      	uxth	r3, r3
 800498c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004990:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	b29b      	uxth	r3, r3
 800499a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800499e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80049ac:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d138      	bne.n	8004a28 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80049b6:	897b      	ldrh	r3, [r7, #10]
 80049b8:	09db      	lsrs	r3, r3, #7
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	89bb      	ldrh	r3, [r7, #12]
 80049be:	4053      	eors	r3, r2
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	f003 0306 	and.w	r3, r3, #6
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d11c      	bne.n	8004a04 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80049ca:	897b      	ldrh	r3, [r7, #10]
 80049cc:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049d2:	1c5a      	adds	r2, r3, #1
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d13b      	bne.n	8004a58 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2208      	movs	r2, #8
 80049ec:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80049f6:	89ba      	ldrh	r2, [r7, #12]
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
 80049fa:	4619      	mov	r1, r3
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f7ff fe7c 	bl	80046fa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004a02:	e029      	b.n	8004a58 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004a04:	893b      	ldrh	r3, [r7, #8]
 8004a06:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004a08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 fb1e 	bl	800504e <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004a1a:	89ba      	ldrh	r2, [r7, #12]
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
 8004a1e:	4619      	mov	r1, r3
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f7ff fe6a 	bl	80046fa <HAL_I2C_AddrCallback>
}
 8004a26:	e017      	b.n	8004a58 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004a28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 fb0e 	bl	800504e <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004a3a:	89ba      	ldrh	r2, [r7, #12]
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
 8004a3e:	4619      	mov	r1, r3
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7ff fe5a 	bl	80046fa <HAL_I2C_AddrCallback>
}
 8004a46:	e007      	b.n	8004a58 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2208      	movs	r2, #8
 8004a4e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8004a58:	bf00      	nop
 8004a5a:	3710      	adds	r7, #16
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	0b9b      	lsrs	r3, r3, #14
 8004a7c:	f003 0301 	and.w	r3, r3, #1
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d008      	beq.n	8004a96 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	e00d      	b.n	8004ab2 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	0bdb      	lsrs	r3, r3, #15
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d007      	beq.n	8004ab2 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ab0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b29      	cmp	r3, #41	; 0x29
 8004abc:	d112      	bne.n	8004ae4 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2228      	movs	r2, #40	; 0x28
 8004ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2221      	movs	r2, #33	; 0x21
 8004aca:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004acc:	2101      	movs	r1, #1
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 fabd 	bl	800504e <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f7ff fdf8 	bl	80046d2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004ae2:	e017      	b.n	8004b14 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b2a      	cmp	r3, #42	; 0x2a
 8004aee:	d111      	bne.n	8004b14 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2228      	movs	r2, #40	; 0x28
 8004af4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2222      	movs	r2, #34	; 0x22
 8004afc:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004afe:	2102      	movs	r1, #2
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f000 faa4 	bl	800504e <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f7ff fde9 	bl	80046e6 <HAL_I2C_SlaveRxCpltCallback>
}
 8004b14:	bf00      	nop
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b38:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b42:	7bfb      	ldrb	r3, [r7, #15]
 8004b44:	2b21      	cmp	r3, #33	; 0x21
 8004b46:	d002      	beq.n	8004b4e <I2C_ITSlaveCplt+0x32>
 8004b48:	7bfb      	ldrb	r3, [r7, #15]
 8004b4a:	2b29      	cmp	r3, #41	; 0x29
 8004b4c:	d108      	bne.n	8004b60 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004b4e:	f248 0101 	movw	r1, #32769	; 0x8001
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 fa7b 	bl	800504e <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2221      	movs	r2, #33	; 0x21
 8004b5c:	631a      	str	r2, [r3, #48]	; 0x30
 8004b5e:	e00d      	b.n	8004b7c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
 8004b62:	2b22      	cmp	r3, #34	; 0x22
 8004b64:	d002      	beq.n	8004b6c <I2C_ITSlaveCplt+0x50>
 8004b66:	7bfb      	ldrb	r3, [r7, #15]
 8004b68:	2b2a      	cmp	r3, #42	; 0x2a
 8004b6a:	d107      	bne.n	8004b7c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004b6c:	f248 0102 	movw	r1, #32770	; 0x8002
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 fa6c 	bl	800504e <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2222      	movs	r2, #34	; 0x22
 8004b7a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b8a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6859      	ldr	r1, [r3, #4]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	4b64      	ldr	r3, [pc, #400]	; (8004d28 <I2C_ITSlaveCplt+0x20c>)
 8004b98:	400b      	ands	r3, r1
 8004b9a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 fa14 	bl	8004fca <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	0b9b      	lsrs	r3, r3, #14
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d013      	beq.n	8004bd6 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004bbc:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d020      	beq.n	8004c08 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004bd4:	e018      	b.n	8004c08 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	0bdb      	lsrs	r3, r3, #15
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d012      	beq.n	8004c08 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004bf0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d006      	beq.n	8004c08 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	b29a      	uxth	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	089b      	lsrs	r3, r3, #2
 8004c0c:	f003 0301 	and.w	r3, r3, #1
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d020      	beq.n	8004c56 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f023 0304 	bic.w	r3, r3, #4
 8004c1a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c26:	b2d2      	uxtb	r2, r2
 8004c28:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d00c      	beq.n	8004c56 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c40:	3b01      	subs	r3, #1
 8004c42:	b29a      	uxth	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d005      	beq.n	8004c6c <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c64:	f043 0204 	orr.w	r2, r3, #4
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d010      	beq.n	8004ca4 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c86:	4619      	mov	r1, r3
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 f8a7 	bl	8004ddc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b28      	cmp	r3, #40	; 0x28
 8004c98:	d141      	bne.n	8004d1e <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004c9a:	6979      	ldr	r1, [r7, #20]
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 f847 	bl	8004d30 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ca2:	e03c      	b.n	8004d1e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004cac:	d014      	beq.n	8004cd8 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f7ff fed6 	bl	8004a60 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a1d      	ldr	r2, [pc, #116]	; (8004d2c <I2C_ITSlaveCplt+0x210>)
 8004cb8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f7ff fd20 	bl	8004716 <HAL_I2C_ListenCpltCallback>
}
 8004cd6:	e022      	b.n	8004d1e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b22      	cmp	r3, #34	; 0x22
 8004ce2:	d10e      	bne.n	8004d02 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f7ff fcf3 	bl	80046e6 <HAL_I2C_SlaveRxCpltCallback>
}
 8004d00:	e00d      	b.n	8004d1e <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f7ff fcda 	bl	80046d2 <HAL_I2C_SlaveTxCpltCallback>
}
 8004d1e:	bf00      	nop
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	fe00e800 	.word	0xfe00e800
 8004d2c:	ffff0000 	.word	0xffff0000

08004d30 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a26      	ldr	r2, [pc, #152]	; (8004dd8 <I2C_ITListenCplt+0xa8>)
 8004d3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2220      	movs	r2, #32
 8004d4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	089b      	lsrs	r3, r3, #2
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d022      	beq.n	8004dae <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d72:	b2d2      	uxtb	r2, r2
 8004d74:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7a:	1c5a      	adds	r2, r3, #1
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d012      	beq.n	8004dae <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	b29a      	uxth	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da6:	f043 0204 	orr.w	r2, r3, #4
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004dae:	f248 0103 	movw	r1, #32771	; 0x8003
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 f94b 	bl	800504e <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2210      	movs	r2, #16
 8004dbe:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f7ff fca4 	bl	8004716 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004dce:	bf00      	nop
 8004dd0:	3708      	adds	r7, #8
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	ffff0000 	.word	0xffff0000

08004ddc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004dec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a5d      	ldr	r2, [pc, #372]	; (8004f70 <I2C_ITError+0x194>)
 8004dfa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	431a      	orrs	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004e0e:	7bfb      	ldrb	r3, [r7, #15]
 8004e10:	2b28      	cmp	r3, #40	; 0x28
 8004e12:	d005      	beq.n	8004e20 <I2C_ITError+0x44>
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
 8004e16:	2b29      	cmp	r3, #41	; 0x29
 8004e18:	d002      	beq.n	8004e20 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004e1a:	7bfb      	ldrb	r3, [r7, #15]
 8004e1c:	2b2a      	cmp	r3, #42	; 0x2a
 8004e1e:	d10b      	bne.n	8004e38 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e20:	2103      	movs	r1, #3
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 f913 	bl	800504e <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2228      	movs	r2, #40	; 0x28
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a50      	ldr	r2, [pc, #320]	; (8004f74 <I2C_ITError+0x198>)
 8004e34:	635a      	str	r2, [r3, #52]	; 0x34
 8004e36:	e011      	b.n	8004e5c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e38:	f248 0103 	movw	r1, #32771	; 0x8003
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f906 	bl	800504e <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b60      	cmp	r3, #96	; 0x60
 8004e4c:	d003      	beq.n	8004e56 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2220      	movs	r2, #32
 8004e52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e60:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d039      	beq.n	8004ede <I2C_ITError+0x102>
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	2b11      	cmp	r3, #17
 8004e6e:	d002      	beq.n	8004e76 <I2C_ITError+0x9a>
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b21      	cmp	r3, #33	; 0x21
 8004e74:	d133      	bne.n	8004ede <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e84:	d107      	bne.n	8004e96 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004e94:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7ff f864 	bl	8003f68 <HAL_DMA_GetState>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d017      	beq.n	8004ed6 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eaa:	4a33      	ldr	r2, [pc, #204]	; (8004f78 <I2C_ITError+0x19c>)
 8004eac:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7fe fea8 	bl	8003c10 <HAL_DMA_Abort_IT>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d04d      	beq.n	8004f62 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ed0:	4610      	mov	r0, r2
 8004ed2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ed4:	e045      	b.n	8004f62 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f850 	bl	8004f7c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004edc:	e041      	b.n	8004f62 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d039      	beq.n	8004f5a <I2C_ITError+0x17e>
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b12      	cmp	r3, #18
 8004eea:	d002      	beq.n	8004ef2 <I2C_ITError+0x116>
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	2b22      	cmp	r3, #34	; 0x22
 8004ef0:	d133      	bne.n	8004f5a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004efc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f00:	d107      	bne.n	8004f12 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f10:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7ff f826 	bl	8003f68 <HAL_DMA_GetState>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d017      	beq.n	8004f52 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f26:	4a14      	ldr	r2, [pc, #80]	; (8004f78 <I2C_ITError+0x19c>)
 8004f28:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f36:	4618      	mov	r0, r3
 8004f38:	f7fe fe6a 	bl	8003c10 <HAL_DMA_Abort_IT>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d011      	beq.n	8004f66 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004f4c:	4610      	mov	r0, r2
 8004f4e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f50:	e009      	b.n	8004f66 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f812 	bl	8004f7c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f58:	e005      	b.n	8004f66 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 f80e 	bl	8004f7c <I2C_TreatErrorCallback>
  }
}
 8004f60:	e002      	b.n	8004f68 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f62:	bf00      	nop
 8004f64:	e000      	b.n	8004f68 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f66:	bf00      	nop
}
 8004f68:	bf00      	nop
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	ffff0000 	.word	0xffff0000
 8004f74:	08004753 	.word	0x08004753
 8004f78:	08005013 	.word	0x08005013

08004f7c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b60      	cmp	r3, #96	; 0x60
 8004f8e:	d10e      	bne.n	8004fae <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2220      	movs	r2, #32
 8004f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f7ff fbc9 	bl	800473e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004fac:	e009      	b.n	8004fc2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f7ff fbb4 	bl	800472a <HAL_I2C_ErrorCallback>
}
 8004fc2:	bf00      	nop
 8004fc4:	3708      	adds	r7, #8
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004fca:	b480      	push	{r7}
 8004fcc:	b083      	sub	sp, #12
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d103      	bne.n	8004fe8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d007      	beq.n	8005006 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	699a      	ldr	r2, [r3, #24]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f042 0201 	orr.w	r2, r2, #1
 8005004:	619a      	str	r2, [r3, #24]
  }
}
 8005006:	bf00      	nop
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005012:	b580      	push	{r7, lr}
 8005014:	b084      	sub	sp, #16
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005024:	2b00      	cmp	r3, #0
 8005026:	d003      	beq.n	8005030 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502c:	2200      	movs	r2, #0
 800502e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503c:	2200      	movs	r2, #0
 800503e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f7ff ff9b 	bl	8004f7c <I2C_TreatErrorCallback>
}
 8005046:	bf00      	nop
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}

0800504e <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800504e:	b480      	push	{r7}
 8005050:	b085      	sub	sp, #20
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
 8005056:	460b      	mov	r3, r1
 8005058:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800505e:	887b      	ldrh	r3, [r7, #2]
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00f      	beq.n	8005088 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800506e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005076:	b2db      	uxtb	r3, r3
 8005078:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800507c:	2b28      	cmp	r3, #40	; 0x28
 800507e:	d003      	beq.n	8005088 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8005086:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005088:	887b      	ldrh	r3, [r7, #2]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00f      	beq.n	80050b2 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8005098:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80050a6:	2b28      	cmp	r3, #40	; 0x28
 80050a8:	d003      	beq.n	80050b2 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80050b0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80050b2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	da03      	bge.n	80050c2 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80050c0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80050c2:	887b      	ldrh	r3, [r7, #2]
 80050c4:	2b10      	cmp	r3, #16
 80050c6:	d103      	bne.n	80050d0 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80050ce:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80050d0:	887b      	ldrh	r3, [r7, #2]
 80050d2:	2b20      	cmp	r3, #32
 80050d4:	d103      	bne.n	80050de <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f043 0320 	orr.w	r3, r3, #32
 80050dc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80050de:	887b      	ldrh	r3, [r7, #2]
 80050e0:	2b40      	cmp	r3, #64	; 0x40
 80050e2:	d103      	bne.n	80050ec <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050ea:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6819      	ldr	r1, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	43da      	mvns	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	400a      	ands	r2, r1
 80050fc:	601a      	str	r2, [r3, #0]
}
 80050fe:	bf00      	nop
 8005100:	3714      	adds	r7, #20
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr

0800510a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800510a:	b480      	push	{r7}
 800510c:	b083      	sub	sp, #12
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
 8005112:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800511a:	b2db      	uxtb	r3, r3
 800511c:	2b20      	cmp	r3, #32
 800511e:	d138      	bne.n	8005192 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005126:	2b01      	cmp	r3, #1
 8005128:	d101      	bne.n	800512e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800512a:	2302      	movs	r3, #2
 800512c:	e032      	b.n	8005194 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2224      	movs	r2, #36	; 0x24
 800513a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0201 	bic.w	r2, r2, #1
 800514c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800515c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	6819      	ldr	r1, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	683a      	ldr	r2, [r7, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f042 0201 	orr.w	r2, r2, #1
 800517c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2220      	movs	r2, #32
 8005182:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800518e:	2300      	movs	r3, #0
 8005190:	e000      	b.n	8005194 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005192:	2302      	movs	r3, #2
  }
}
 8005194:	4618      	mov	r0, r3
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b20      	cmp	r3, #32
 80051b4:	d139      	bne.n	800522a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d101      	bne.n	80051c4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80051c0:	2302      	movs	r3, #2
 80051c2:	e033      	b.n	800522c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2224      	movs	r2, #36	; 0x24
 80051d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f022 0201 	bic.w	r2, r2, #1
 80051e2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80051f2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	021b      	lsls	r3, r3, #8
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f042 0201 	orr.w	r2, r2, #1
 8005214:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2220      	movs	r2, #32
 800521a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005226:	2300      	movs	r3, #0
 8005228:	e000      	b.n	800522c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800522a:	2302      	movs	r3, #2
  }
}
 800522c:	4618      	mov	r0, r3
 800522e:	3714      	adds	r7, #20
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005238:	b480      	push	{r7}
 800523a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800523c:	4b05      	ldr	r3, [pc, #20]	; (8005254 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a04      	ldr	r2, [pc, #16]	; (8005254 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005242:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005246:	6013      	str	r3, [r2, #0]
}
 8005248:	bf00      	nop
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	40007000 	.word	0x40007000

08005258 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b082      	sub	sp, #8
 800525c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800525e:	2300      	movs	r3, #0
 8005260:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005262:	4b23      	ldr	r3, [pc, #140]	; (80052f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005266:	4a22      	ldr	r2, [pc, #136]	; (80052f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800526c:	6413      	str	r3, [r2, #64]	; 0x40
 800526e:	4b20      	ldr	r3, [pc, #128]	; (80052f0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005276:	603b      	str	r3, [r7, #0]
 8005278:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800527a:	4b1e      	ldr	r3, [pc, #120]	; (80052f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a1d      	ldr	r2, [pc, #116]	; (80052f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005280:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005284:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005286:	f7fd fd0b 	bl	8002ca0 <HAL_GetTick>
 800528a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800528c:	e009      	b.n	80052a2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800528e:	f7fd fd07 	bl	8002ca0 <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800529c:	d901      	bls.n	80052a2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e022      	b.n	80052e8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80052a2:	4b14      	ldr	r3, [pc, #80]	; (80052f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052ae:	d1ee      	bne.n	800528e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80052b0:	4b10      	ldr	r3, [pc, #64]	; (80052f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a0f      	ldr	r2, [pc, #60]	; (80052f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052ba:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052bc:	f7fd fcf0 	bl	8002ca0 <HAL_GetTick>
 80052c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80052c2:	e009      	b.n	80052d8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80052c4:	f7fd fcec 	bl	8002ca0 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052d2:	d901      	bls.n	80052d8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e007      	b.n	80052e8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80052d8:	4b06      	ldr	r3, [pc, #24]	; (80052f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80052e4:	d1ee      	bne.n	80052c4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3708      	adds	r7, #8
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	40023800 	.word	0x40023800
 80052f4:	40007000 	.word	0x40007000

080052f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005300:	2300      	movs	r3, #0
 8005302:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e291      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 8087 	beq.w	800542a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800531c:	4b96      	ldr	r3, [pc, #600]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f003 030c 	and.w	r3, r3, #12
 8005324:	2b04      	cmp	r3, #4
 8005326:	d00c      	beq.n	8005342 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005328:	4b93      	ldr	r3, [pc, #588]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f003 030c 	and.w	r3, r3, #12
 8005330:	2b08      	cmp	r3, #8
 8005332:	d112      	bne.n	800535a <HAL_RCC_OscConfig+0x62>
 8005334:	4b90      	ldr	r3, [pc, #576]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800533c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005340:	d10b      	bne.n	800535a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005342:	4b8d      	ldr	r3, [pc, #564]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d06c      	beq.n	8005428 <HAL_RCC_OscConfig+0x130>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d168      	bne.n	8005428 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e26b      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005362:	d106      	bne.n	8005372 <HAL_RCC_OscConfig+0x7a>
 8005364:	4b84      	ldr	r3, [pc, #528]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a83      	ldr	r2, [pc, #524]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 800536a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800536e:	6013      	str	r3, [r2, #0]
 8005370:	e02e      	b.n	80053d0 <HAL_RCC_OscConfig+0xd8>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10c      	bne.n	8005394 <HAL_RCC_OscConfig+0x9c>
 800537a:	4b7f      	ldr	r3, [pc, #508]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a7e      	ldr	r2, [pc, #504]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005380:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005384:	6013      	str	r3, [r2, #0]
 8005386:	4b7c      	ldr	r3, [pc, #496]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a7b      	ldr	r2, [pc, #492]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 800538c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005390:	6013      	str	r3, [r2, #0]
 8005392:	e01d      	b.n	80053d0 <HAL_RCC_OscConfig+0xd8>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800539c:	d10c      	bne.n	80053b8 <HAL_RCC_OscConfig+0xc0>
 800539e:	4b76      	ldr	r3, [pc, #472]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a75      	ldr	r2, [pc, #468]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80053a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80053a8:	6013      	str	r3, [r2, #0]
 80053aa:	4b73      	ldr	r3, [pc, #460]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a72      	ldr	r2, [pc, #456]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80053b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053b4:	6013      	str	r3, [r2, #0]
 80053b6:	e00b      	b.n	80053d0 <HAL_RCC_OscConfig+0xd8>
 80053b8:	4b6f      	ldr	r3, [pc, #444]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a6e      	ldr	r2, [pc, #440]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80053be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053c2:	6013      	str	r3, [r2, #0]
 80053c4:	4b6c      	ldr	r3, [pc, #432]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a6b      	ldr	r2, [pc, #428]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80053ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d013      	beq.n	8005400 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d8:	f7fd fc62 	bl	8002ca0 <HAL_GetTick>
 80053dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053de:	e008      	b.n	80053f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053e0:	f7fd fc5e 	bl	8002ca0 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	2b64      	cmp	r3, #100	; 0x64
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e21f      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053f2:	4b61      	ldr	r3, [pc, #388]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d0f0      	beq.n	80053e0 <HAL_RCC_OscConfig+0xe8>
 80053fe:	e014      	b.n	800542a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005400:	f7fd fc4e 	bl	8002ca0 <HAL_GetTick>
 8005404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005406:	e008      	b.n	800541a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005408:	f7fd fc4a 	bl	8002ca0 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	2b64      	cmp	r3, #100	; 0x64
 8005414:	d901      	bls.n	800541a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e20b      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800541a:	4b57      	ldr	r3, [pc, #348]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1f0      	bne.n	8005408 <HAL_RCC_OscConfig+0x110>
 8005426:	e000      	b.n	800542a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005428:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d069      	beq.n	800550a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005436:	4b50      	ldr	r3, [pc, #320]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f003 030c 	and.w	r3, r3, #12
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00b      	beq.n	800545a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005442:	4b4d      	ldr	r3, [pc, #308]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f003 030c 	and.w	r3, r3, #12
 800544a:	2b08      	cmp	r3, #8
 800544c:	d11c      	bne.n	8005488 <HAL_RCC_OscConfig+0x190>
 800544e:	4b4a      	ldr	r3, [pc, #296]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d116      	bne.n	8005488 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800545a:	4b47      	ldr	r3, [pc, #284]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d005      	beq.n	8005472 <HAL_RCC_OscConfig+0x17a>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d001      	beq.n	8005472 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e1df      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005472:	4b41      	ldr	r3, [pc, #260]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	00db      	lsls	r3, r3, #3
 8005480:	493d      	ldr	r1, [pc, #244]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005482:	4313      	orrs	r3, r2
 8005484:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005486:	e040      	b.n	800550a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d023      	beq.n	80054d8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005490:	4b39      	ldr	r3, [pc, #228]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a38      	ldr	r2, [pc, #224]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005496:	f043 0301 	orr.w	r3, r3, #1
 800549a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800549c:	f7fd fc00 	bl	8002ca0 <HAL_GetTick>
 80054a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054a2:	e008      	b.n	80054b6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054a4:	f7fd fbfc 	bl	8002ca0 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e1bd      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054b6:	4b30      	ldr	r3, [pc, #192]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d0f0      	beq.n	80054a4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054c2:	4b2d      	ldr	r3, [pc, #180]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	00db      	lsls	r3, r3, #3
 80054d0:	4929      	ldr	r1, [pc, #164]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80054d2:	4313      	orrs	r3, r2
 80054d4:	600b      	str	r3, [r1, #0]
 80054d6:	e018      	b.n	800550a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054d8:	4b27      	ldr	r3, [pc, #156]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a26      	ldr	r2, [pc, #152]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 80054de:	f023 0301 	bic.w	r3, r3, #1
 80054e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e4:	f7fd fbdc 	bl	8002ca0 <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054ec:	f7fd fbd8 	bl	8002ca0 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e199      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054fe:	4b1e      	ldr	r3, [pc, #120]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1f0      	bne.n	80054ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0308 	and.w	r3, r3, #8
 8005512:	2b00      	cmp	r3, #0
 8005514:	d038      	beq.n	8005588 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d019      	beq.n	8005552 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800551e:	4b16      	ldr	r3, [pc, #88]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005520:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005522:	4a15      	ldr	r2, [pc, #84]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005524:	f043 0301 	orr.w	r3, r3, #1
 8005528:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552a:	f7fd fbb9 	bl	8002ca0 <HAL_GetTick>
 800552e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005530:	e008      	b.n	8005544 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005532:	f7fd fbb5 	bl	8002ca0 <HAL_GetTick>
 8005536:	4602      	mov	r2, r0
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	2b02      	cmp	r3, #2
 800553e:	d901      	bls.n	8005544 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e176      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005544:	4b0c      	ldr	r3, [pc, #48]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005546:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d0f0      	beq.n	8005532 <HAL_RCC_OscConfig+0x23a>
 8005550:	e01a      	b.n	8005588 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005552:	4b09      	ldr	r3, [pc, #36]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005556:	4a08      	ldr	r2, [pc, #32]	; (8005578 <HAL_RCC_OscConfig+0x280>)
 8005558:	f023 0301 	bic.w	r3, r3, #1
 800555c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555e:	f7fd fb9f 	bl	8002ca0 <HAL_GetTick>
 8005562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005564:	e00a      	b.n	800557c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005566:	f7fd fb9b 	bl	8002ca0 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	2b02      	cmp	r3, #2
 8005572:	d903      	bls.n	800557c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e15c      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
 8005578:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800557c:	4b91      	ldr	r3, [pc, #580]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 800557e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005580:	f003 0302 	and.w	r3, r3, #2
 8005584:	2b00      	cmp	r3, #0
 8005586:	d1ee      	bne.n	8005566 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0304 	and.w	r3, r3, #4
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 80a4 	beq.w	80056de <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005596:	4b8b      	ldr	r3, [pc, #556]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10d      	bne.n	80055be <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80055a2:	4b88      	ldr	r3, [pc, #544]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 80055a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a6:	4a87      	ldr	r2, [pc, #540]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 80055a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055ac:	6413      	str	r3, [r2, #64]	; 0x40
 80055ae:	4b85      	ldr	r3, [pc, #532]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 80055b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055b6:	60bb      	str	r3, [r7, #8]
 80055b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055ba:	2301      	movs	r3, #1
 80055bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055be:	4b82      	ldr	r3, [pc, #520]	; (80057c8 <HAL_RCC_OscConfig+0x4d0>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d118      	bne.n	80055fc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80055ca:	4b7f      	ldr	r3, [pc, #508]	; (80057c8 <HAL_RCC_OscConfig+0x4d0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a7e      	ldr	r2, [pc, #504]	; (80057c8 <HAL_RCC_OscConfig+0x4d0>)
 80055d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055d6:	f7fd fb63 	bl	8002ca0 <HAL_GetTick>
 80055da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055dc:	e008      	b.n	80055f0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055de:	f7fd fb5f 	bl	8002ca0 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	2b64      	cmp	r3, #100	; 0x64
 80055ea:	d901      	bls.n	80055f0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e120      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055f0:	4b75      	ldr	r3, [pc, #468]	; (80057c8 <HAL_RCC_OscConfig+0x4d0>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0f0      	beq.n	80055de <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d106      	bne.n	8005612 <HAL_RCC_OscConfig+0x31a>
 8005604:	4b6f      	ldr	r3, [pc, #444]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005608:	4a6e      	ldr	r2, [pc, #440]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 800560a:	f043 0301 	orr.w	r3, r3, #1
 800560e:	6713      	str	r3, [r2, #112]	; 0x70
 8005610:	e02d      	b.n	800566e <HAL_RCC_OscConfig+0x376>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10c      	bne.n	8005634 <HAL_RCC_OscConfig+0x33c>
 800561a:	4b6a      	ldr	r3, [pc, #424]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 800561c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800561e:	4a69      	ldr	r2, [pc, #420]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005620:	f023 0301 	bic.w	r3, r3, #1
 8005624:	6713      	str	r3, [r2, #112]	; 0x70
 8005626:	4b67      	ldr	r3, [pc, #412]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800562a:	4a66      	ldr	r2, [pc, #408]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 800562c:	f023 0304 	bic.w	r3, r3, #4
 8005630:	6713      	str	r3, [r2, #112]	; 0x70
 8005632:	e01c      	b.n	800566e <HAL_RCC_OscConfig+0x376>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	2b05      	cmp	r3, #5
 800563a:	d10c      	bne.n	8005656 <HAL_RCC_OscConfig+0x35e>
 800563c:	4b61      	ldr	r3, [pc, #388]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 800563e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005640:	4a60      	ldr	r2, [pc, #384]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005642:	f043 0304 	orr.w	r3, r3, #4
 8005646:	6713      	str	r3, [r2, #112]	; 0x70
 8005648:	4b5e      	ldr	r3, [pc, #376]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 800564a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800564c:	4a5d      	ldr	r2, [pc, #372]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 800564e:	f043 0301 	orr.w	r3, r3, #1
 8005652:	6713      	str	r3, [r2, #112]	; 0x70
 8005654:	e00b      	b.n	800566e <HAL_RCC_OscConfig+0x376>
 8005656:	4b5b      	ldr	r3, [pc, #364]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800565a:	4a5a      	ldr	r2, [pc, #360]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 800565c:	f023 0301 	bic.w	r3, r3, #1
 8005660:	6713      	str	r3, [r2, #112]	; 0x70
 8005662:	4b58      	ldr	r3, [pc, #352]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005666:	4a57      	ldr	r2, [pc, #348]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005668:	f023 0304 	bic.w	r3, r3, #4
 800566c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d015      	beq.n	80056a2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005676:	f7fd fb13 	bl	8002ca0 <HAL_GetTick>
 800567a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800567c:	e00a      	b.n	8005694 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800567e:	f7fd fb0f 	bl	8002ca0 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	f241 3288 	movw	r2, #5000	; 0x1388
 800568c:	4293      	cmp	r3, r2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e0ce      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005694:	4b4b      	ldr	r3, [pc, #300]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0ee      	beq.n	800567e <HAL_RCC_OscConfig+0x386>
 80056a0:	e014      	b.n	80056cc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056a2:	f7fd fafd 	bl	8002ca0 <HAL_GetTick>
 80056a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056a8:	e00a      	b.n	80056c0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056aa:	f7fd faf9 	bl	8002ca0 <HAL_GetTick>
 80056ae:	4602      	mov	r2, r0
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d901      	bls.n	80056c0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	e0b8      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056c0:	4b40      	ldr	r3, [pc, #256]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 80056c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c4:	f003 0302 	and.w	r3, r3, #2
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1ee      	bne.n	80056aa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056cc:	7dfb      	ldrb	r3, [r7, #23]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d105      	bne.n	80056de <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056d2:	4b3c      	ldr	r3, [pc, #240]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 80056d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d6:	4a3b      	ldr	r2, [pc, #236]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 80056d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 80a4 	beq.w	8005830 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056e8:	4b36      	ldr	r3, [pc, #216]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f003 030c 	and.w	r3, r3, #12
 80056f0:	2b08      	cmp	r3, #8
 80056f2:	d06b      	beq.n	80057cc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	d149      	bne.n	8005790 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056fc:	4b31      	ldr	r3, [pc, #196]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a30      	ldr	r2, [pc, #192]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005702:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005706:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005708:	f7fd faca 	bl	8002ca0 <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005710:	f7fd fac6 	bl	8002ca0 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b02      	cmp	r3, #2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e087      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005722:	4b28      	ldr	r3, [pc, #160]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1f0      	bne.n	8005710 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	69da      	ldr	r2, [r3, #28]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	431a      	orrs	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	019b      	lsls	r3, r3, #6
 800573e:	431a      	orrs	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005744:	085b      	lsrs	r3, r3, #1
 8005746:	3b01      	subs	r3, #1
 8005748:	041b      	lsls	r3, r3, #16
 800574a:	431a      	orrs	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005750:	061b      	lsls	r3, r3, #24
 8005752:	4313      	orrs	r3, r2
 8005754:	4a1b      	ldr	r2, [pc, #108]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005756:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800575a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800575c:	4b19      	ldr	r3, [pc, #100]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a18      	ldr	r2, [pc, #96]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005762:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005766:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005768:	f7fd fa9a 	bl	8002ca0 <HAL_GetTick>
 800576c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800576e:	e008      	b.n	8005782 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005770:	f7fd fa96 	bl	8002ca0 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b02      	cmp	r3, #2
 800577c:	d901      	bls.n	8005782 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e057      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005782:	4b10      	ldr	r3, [pc, #64]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d0f0      	beq.n	8005770 <HAL_RCC_OscConfig+0x478>
 800578e:	e04f      	b.n	8005830 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005790:	4b0c      	ldr	r3, [pc, #48]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a0b      	ldr	r2, [pc, #44]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 8005796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800579a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800579c:	f7fd fa80 	bl	8002ca0 <HAL_GetTick>
 80057a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057a2:	e008      	b.n	80057b6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057a4:	f7fd fa7c 	bl	8002ca0 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e03d      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057b6:	4b03      	ldr	r3, [pc, #12]	; (80057c4 <HAL_RCC_OscConfig+0x4cc>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1f0      	bne.n	80057a4 <HAL_RCC_OscConfig+0x4ac>
 80057c2:	e035      	b.n	8005830 <HAL_RCC_OscConfig+0x538>
 80057c4:	40023800 	.word	0x40023800
 80057c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80057cc:	4b1b      	ldr	r3, [pc, #108]	; (800583c <HAL_RCC_OscConfig+0x544>)
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d028      	beq.n	800582c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d121      	bne.n	800582c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d11a      	bne.n	800582c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80057fc:	4013      	ands	r3, r2
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005802:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005804:	4293      	cmp	r3, r2
 8005806:	d111      	bne.n	800582c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005812:	085b      	lsrs	r3, r3, #1
 8005814:	3b01      	subs	r3, #1
 8005816:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005818:	429a      	cmp	r2, r3
 800581a:	d107      	bne.n	800582c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005826:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005828:	429a      	cmp	r2, r3
 800582a:	d001      	beq.n	8005830 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e000      	b.n	8005832 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	3718      	adds	r7, #24
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	40023800 	.word	0x40023800

08005840 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800584a:	2300      	movs	r3, #0
 800584c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e0d0      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005858:	4b6a      	ldr	r3, [pc, #424]	; (8005a04 <HAL_RCC_ClockConfig+0x1c4>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 030f 	and.w	r3, r3, #15
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	429a      	cmp	r2, r3
 8005864:	d910      	bls.n	8005888 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005866:	4b67      	ldr	r3, [pc, #412]	; (8005a04 <HAL_RCC_ClockConfig+0x1c4>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f023 020f 	bic.w	r2, r3, #15
 800586e:	4965      	ldr	r1, [pc, #404]	; (8005a04 <HAL_RCC_ClockConfig+0x1c4>)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	4313      	orrs	r3, r2
 8005874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005876:	4b63      	ldr	r3, [pc, #396]	; (8005a04 <HAL_RCC_ClockConfig+0x1c4>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 030f 	and.w	r3, r3, #15
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	429a      	cmp	r2, r3
 8005882:	d001      	beq.n	8005888 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e0b8      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0302 	and.w	r3, r3, #2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d020      	beq.n	80058d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0304 	and.w	r3, r3, #4
 800589c:	2b00      	cmp	r3, #0
 800589e:	d005      	beq.n	80058ac <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058a0:	4b59      	ldr	r3, [pc, #356]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	4a58      	ldr	r2, [pc, #352]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80058a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80058aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0308 	and.w	r3, r3, #8
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d005      	beq.n	80058c4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80058b8:	4b53      	ldr	r3, [pc, #332]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	4a52      	ldr	r2, [pc, #328]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80058be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80058c2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058c4:	4b50      	ldr	r3, [pc, #320]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	494d      	ldr	r1, [pc, #308]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0301 	and.w	r3, r3, #1
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d040      	beq.n	8005964 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d107      	bne.n	80058fa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ea:	4b47      	ldr	r3, [pc, #284]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d115      	bne.n	8005922 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e07f      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d107      	bne.n	8005912 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005902:	4b41      	ldr	r3, [pc, #260]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d109      	bne.n	8005922 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e073      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005912:	4b3d      	ldr	r3, [pc, #244]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e06b      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005922:	4b39      	ldr	r3, [pc, #228]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f023 0203 	bic.w	r2, r3, #3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	4936      	ldr	r1, [pc, #216]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 8005930:	4313      	orrs	r3, r2
 8005932:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005934:	f7fd f9b4 	bl	8002ca0 <HAL_GetTick>
 8005938:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800593a:	e00a      	b.n	8005952 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800593c:	f7fd f9b0 	bl	8002ca0 <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	f241 3288 	movw	r2, #5000	; 0x1388
 800594a:	4293      	cmp	r3, r2
 800594c:	d901      	bls.n	8005952 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e053      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005952:	4b2d      	ldr	r3, [pc, #180]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	f003 020c 	and.w	r2, r3, #12
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	429a      	cmp	r2, r3
 8005962:	d1eb      	bne.n	800593c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005964:	4b27      	ldr	r3, [pc, #156]	; (8005a04 <HAL_RCC_ClockConfig+0x1c4>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 030f 	and.w	r3, r3, #15
 800596c:	683a      	ldr	r2, [r7, #0]
 800596e:	429a      	cmp	r2, r3
 8005970:	d210      	bcs.n	8005994 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005972:	4b24      	ldr	r3, [pc, #144]	; (8005a04 <HAL_RCC_ClockConfig+0x1c4>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f023 020f 	bic.w	r2, r3, #15
 800597a:	4922      	ldr	r1, [pc, #136]	; (8005a04 <HAL_RCC_ClockConfig+0x1c4>)
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	4313      	orrs	r3, r2
 8005980:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005982:	4b20      	ldr	r3, [pc, #128]	; (8005a04 <HAL_RCC_ClockConfig+0x1c4>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 030f 	and.w	r3, r3, #15
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	429a      	cmp	r2, r3
 800598e:	d001      	beq.n	8005994 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e032      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0304 	and.w	r3, r3, #4
 800599c:	2b00      	cmp	r3, #0
 800599e:	d008      	beq.n	80059b2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059a0:	4b19      	ldr	r3, [pc, #100]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	4916      	ldr	r1, [pc, #88]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80059ae:	4313      	orrs	r3, r2
 80059b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0308 	and.w	r3, r3, #8
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d009      	beq.n	80059d2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80059be:	4b12      	ldr	r3, [pc, #72]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	00db      	lsls	r3, r3, #3
 80059cc:	490e      	ldr	r1, [pc, #56]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80059d2:	f000 f821 	bl	8005a18 <HAL_RCC_GetSysClockFreq>
 80059d6:	4602      	mov	r2, r0
 80059d8:	4b0b      	ldr	r3, [pc, #44]	; (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	091b      	lsrs	r3, r3, #4
 80059de:	f003 030f 	and.w	r3, r3, #15
 80059e2:	490a      	ldr	r1, [pc, #40]	; (8005a0c <HAL_RCC_ClockConfig+0x1cc>)
 80059e4:	5ccb      	ldrb	r3, [r1, r3]
 80059e6:	fa22 f303 	lsr.w	r3, r2, r3
 80059ea:	4a09      	ldr	r2, [pc, #36]	; (8005a10 <HAL_RCC_ClockConfig+0x1d0>)
 80059ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80059ee:	4b09      	ldr	r3, [pc, #36]	; (8005a14 <HAL_RCC_ClockConfig+0x1d4>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7fd f910 	bl	8002c18 <HAL_InitTick>

  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	40023c00 	.word	0x40023c00
 8005a08:	40023800 	.word	0x40023800
 8005a0c:	0800db70 	.word	0x0800db70
 8005a10:	20000070 	.word	0x20000070
 8005a14:	20000074 	.word	0x20000074

08005a18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a18:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005a1c:	b084      	sub	sp, #16
 8005a1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005a20:	2300      	movs	r3, #0
 8005a22:	607b      	str	r3, [r7, #4]
 8005a24:	2300      	movs	r3, #0
 8005a26:	60fb      	str	r3, [r7, #12]
 8005a28:	2300      	movs	r3, #0
 8005a2a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a30:	4b67      	ldr	r3, [pc, #412]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f003 030c 	and.w	r3, r3, #12
 8005a38:	2b08      	cmp	r3, #8
 8005a3a:	d00d      	beq.n	8005a58 <HAL_RCC_GetSysClockFreq+0x40>
 8005a3c:	2b08      	cmp	r3, #8
 8005a3e:	f200 80bd 	bhi.w	8005bbc <HAL_RCC_GetSysClockFreq+0x1a4>
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d002      	beq.n	8005a4c <HAL_RCC_GetSysClockFreq+0x34>
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	d003      	beq.n	8005a52 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a4a:	e0b7      	b.n	8005bbc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a4c:	4b61      	ldr	r3, [pc, #388]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005a4e:	60bb      	str	r3, [r7, #8]
      break;
 8005a50:	e0b7      	b.n	8005bc2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a52:	4b61      	ldr	r3, [pc, #388]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005a54:	60bb      	str	r3, [r7, #8]
      break;
 8005a56:	e0b4      	b.n	8005bc2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a58:	4b5d      	ldr	r3, [pc, #372]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a60:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005a62:	4b5b      	ldr	r3, [pc, #364]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d04d      	beq.n	8005b0a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a6e:	4b58      	ldr	r3, [pc, #352]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	099b      	lsrs	r3, r3, #6
 8005a74:	461a      	mov	r2, r3
 8005a76:	f04f 0300 	mov.w	r3, #0
 8005a7a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005a7e:	f04f 0100 	mov.w	r1, #0
 8005a82:	ea02 0800 	and.w	r8, r2, r0
 8005a86:	ea03 0901 	and.w	r9, r3, r1
 8005a8a:	4640      	mov	r0, r8
 8005a8c:	4649      	mov	r1, r9
 8005a8e:	f04f 0200 	mov.w	r2, #0
 8005a92:	f04f 0300 	mov.w	r3, #0
 8005a96:	014b      	lsls	r3, r1, #5
 8005a98:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005a9c:	0142      	lsls	r2, r0, #5
 8005a9e:	4610      	mov	r0, r2
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	ebb0 0008 	subs.w	r0, r0, r8
 8005aa6:	eb61 0109 	sbc.w	r1, r1, r9
 8005aaa:	f04f 0200 	mov.w	r2, #0
 8005aae:	f04f 0300 	mov.w	r3, #0
 8005ab2:	018b      	lsls	r3, r1, #6
 8005ab4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005ab8:	0182      	lsls	r2, r0, #6
 8005aba:	1a12      	subs	r2, r2, r0
 8005abc:	eb63 0301 	sbc.w	r3, r3, r1
 8005ac0:	f04f 0000 	mov.w	r0, #0
 8005ac4:	f04f 0100 	mov.w	r1, #0
 8005ac8:	00d9      	lsls	r1, r3, #3
 8005aca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ace:	00d0      	lsls	r0, r2, #3
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	eb12 0208 	adds.w	r2, r2, r8
 8005ad8:	eb43 0309 	adc.w	r3, r3, r9
 8005adc:	f04f 0000 	mov.w	r0, #0
 8005ae0:	f04f 0100 	mov.w	r1, #0
 8005ae4:	0259      	lsls	r1, r3, #9
 8005ae6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005aea:	0250      	lsls	r0, r2, #9
 8005aec:	4602      	mov	r2, r0
 8005aee:	460b      	mov	r3, r1
 8005af0:	4610      	mov	r0, r2
 8005af2:	4619      	mov	r1, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	461a      	mov	r2, r3
 8005af8:	f04f 0300 	mov.w	r3, #0
 8005afc:	f7fb f8e4 	bl	8000cc8 <__aeabi_uldivmod>
 8005b00:	4602      	mov	r2, r0
 8005b02:	460b      	mov	r3, r1
 8005b04:	4613      	mov	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]
 8005b08:	e04a      	b.n	8005ba0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b0a:	4b31      	ldr	r3, [pc, #196]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	099b      	lsrs	r3, r3, #6
 8005b10:	461a      	mov	r2, r3
 8005b12:	f04f 0300 	mov.w	r3, #0
 8005b16:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005b1a:	f04f 0100 	mov.w	r1, #0
 8005b1e:	ea02 0400 	and.w	r4, r2, r0
 8005b22:	ea03 0501 	and.w	r5, r3, r1
 8005b26:	4620      	mov	r0, r4
 8005b28:	4629      	mov	r1, r5
 8005b2a:	f04f 0200 	mov.w	r2, #0
 8005b2e:	f04f 0300 	mov.w	r3, #0
 8005b32:	014b      	lsls	r3, r1, #5
 8005b34:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005b38:	0142      	lsls	r2, r0, #5
 8005b3a:	4610      	mov	r0, r2
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	1b00      	subs	r0, r0, r4
 8005b40:	eb61 0105 	sbc.w	r1, r1, r5
 8005b44:	f04f 0200 	mov.w	r2, #0
 8005b48:	f04f 0300 	mov.w	r3, #0
 8005b4c:	018b      	lsls	r3, r1, #6
 8005b4e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005b52:	0182      	lsls	r2, r0, #6
 8005b54:	1a12      	subs	r2, r2, r0
 8005b56:	eb63 0301 	sbc.w	r3, r3, r1
 8005b5a:	f04f 0000 	mov.w	r0, #0
 8005b5e:	f04f 0100 	mov.w	r1, #0
 8005b62:	00d9      	lsls	r1, r3, #3
 8005b64:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b68:	00d0      	lsls	r0, r2, #3
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	1912      	adds	r2, r2, r4
 8005b70:	eb45 0303 	adc.w	r3, r5, r3
 8005b74:	f04f 0000 	mov.w	r0, #0
 8005b78:	f04f 0100 	mov.w	r1, #0
 8005b7c:	0299      	lsls	r1, r3, #10
 8005b7e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005b82:	0290      	lsls	r0, r2, #10
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	4610      	mov	r0, r2
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	f04f 0300 	mov.w	r3, #0
 8005b94:	f7fb f898 	bl	8000cc8 <__aeabi_uldivmod>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005ba0:	4b0b      	ldr	r3, [pc, #44]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	0c1b      	lsrs	r3, r3, #16
 8005ba6:	f003 0303 	and.w	r3, r3, #3
 8005baa:	3301      	adds	r3, #1
 8005bac:	005b      	lsls	r3, r3, #1
 8005bae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bb8:	60bb      	str	r3, [r7, #8]
      break;
 8005bba:	e002      	b.n	8005bc2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005bbc:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005bbe:	60bb      	str	r3, [r7, #8]
      break;
 8005bc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bc2:	68bb      	ldr	r3, [r7, #8]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005bce:	bf00      	nop
 8005bd0:	40023800 	.word	0x40023800
 8005bd4:	00f42400 	.word	0x00f42400
 8005bd8:	007a1200 	.word	0x007a1200

08005bdc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005be0:	4b03      	ldr	r3, [pc, #12]	; (8005bf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005be2:	681b      	ldr	r3, [r3, #0]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	20000070 	.word	0x20000070

08005bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bf8:	f7ff fff0 	bl	8005bdc <HAL_RCC_GetHCLKFreq>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	4b05      	ldr	r3, [pc, #20]	; (8005c14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	0a9b      	lsrs	r3, r3, #10
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	4903      	ldr	r1, [pc, #12]	; (8005c18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c0a:	5ccb      	ldrb	r3, [r1, r3]
 8005c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	40023800 	.word	0x40023800
 8005c18:	0800db80 	.word	0x0800db80

08005c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c20:	f7ff ffdc 	bl	8005bdc <HAL_RCC_GetHCLKFreq>
 8005c24:	4602      	mov	r2, r0
 8005c26:	4b05      	ldr	r3, [pc, #20]	; (8005c3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	0b5b      	lsrs	r3, r3, #13
 8005c2c:	f003 0307 	and.w	r3, r3, #7
 8005c30:	4903      	ldr	r1, [pc, #12]	; (8005c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c32:	5ccb      	ldrb	r3, [r1, r3]
 8005c34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	40023800 	.word	0x40023800
 8005c40:	0800db80 	.word	0x0800db80

08005c44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b088      	sub	sp, #32
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005c50:	2300      	movs	r3, #0
 8005c52:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005c54:	2300      	movs	r3, #0
 8005c56:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d012      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c6c:	4b69      	ldr	r3, [pc, #420]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	4a68      	ldr	r2, [pc, #416]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c72:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005c76:	6093      	str	r3, [r2, #8]
 8005c78:	4b66      	ldr	r3, [pc, #408]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c7a:	689a      	ldr	r2, [r3, #8]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c80:	4964      	ldr	r1, [pc, #400]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c82:	4313      	orrs	r3, r2
 8005c84:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d101      	bne.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d017      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c9e:	4b5d      	ldr	r3, [pc, #372]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ca4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cac:	4959      	ldr	r1, [pc, #356]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cbc:	d101      	bne.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d017      	beq.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005cda:	4b4e      	ldr	r3, [pc, #312]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ce0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce8:	494a      	ldr	r1, [pc, #296]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cea:	4313      	orrs	r3, r2
 8005cec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cf8:	d101      	bne.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d101      	bne.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005d06:	2301      	movs	r3, #1
 8005d08:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d001      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005d16:	2301      	movs	r3, #1
 8005d18:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0320 	and.w	r3, r3, #32
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	f000 808b 	beq.w	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d28:	4b3a      	ldr	r3, [pc, #232]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2c:	4a39      	ldr	r2, [pc, #228]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d32:	6413      	str	r3, [r2, #64]	; 0x40
 8005d34:	4b37      	ldr	r3, [pc, #220]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d3c:	60bb      	str	r3, [r7, #8]
 8005d3e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005d40:	4b35      	ldr	r3, [pc, #212]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a34      	ldr	r2, [pc, #208]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d4c:	f7fc ffa8 	bl	8002ca0 <HAL_GetTick>
 8005d50:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d52:	e008      	b.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d54:	f7fc ffa4 	bl	8002ca0 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	2b64      	cmp	r3, #100	; 0x64
 8005d60:	d901      	bls.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e357      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d66:	4b2c      	ldr	r3, [pc, #176]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d0f0      	beq.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d72:	4b28      	ldr	r3, [pc, #160]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d7a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d035      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d02e      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d90:	4b20      	ldr	r3, [pc, #128]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d98:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d9a:	4b1e      	ldr	r3, [pc, #120]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d9e:	4a1d      	ldr	r2, [pc, #116]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005da4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005da6:	4b1b      	ldr	r3, [pc, #108]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005daa:	4a1a      	ldr	r2, [pc, #104]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005db0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005db2:	4a18      	ldr	r2, [pc, #96]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005db8:	4b16      	ldr	r3, [pc, #88]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dbc:	f003 0301 	and.w	r3, r3, #1
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d114      	bne.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc4:	f7fc ff6c 	bl	8002ca0 <HAL_GetTick>
 8005dc8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dca:	e00a      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dcc:	f7fc ff68 	bl	8002ca0 <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e319      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005de2:	4b0c      	ldr	r3, [pc, #48]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d0ee      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005df6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dfa:	d111      	bne.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005dfc:	4b05      	ldr	r3, [pc, #20]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005e08:	4b04      	ldr	r3, [pc, #16]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005e0a:	400b      	ands	r3, r1
 8005e0c:	4901      	ldr	r1, [pc, #4]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	608b      	str	r3, [r1, #8]
 8005e12:	e00b      	b.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005e14:	40023800 	.word	0x40023800
 8005e18:	40007000 	.word	0x40007000
 8005e1c:	0ffffcff 	.word	0x0ffffcff
 8005e20:	4bb1      	ldr	r3, [pc, #708]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	4ab0      	ldr	r2, [pc, #704]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e26:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005e2a:	6093      	str	r3, [r2, #8]
 8005e2c:	4bae      	ldr	r3, [pc, #696]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e38:	49ab      	ldr	r1, [pc, #684]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0310 	and.w	r3, r3, #16
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d010      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e4a:	4ba7      	ldr	r3, [pc, #668]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e50:	4aa5      	ldr	r2, [pc, #660]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e56:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005e5a:	4ba3      	ldr	r3, [pc, #652]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e5c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e64:	49a0      	ldr	r1, [pc, #640]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00a      	beq.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e78:	4b9b      	ldr	r3, [pc, #620]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e7e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e86:	4998      	ldr	r1, [pc, #608]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e9a:	4b93      	ldr	r3, [pc, #588]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ea0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ea8:	498f      	ldr	r1, [pc, #572]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00a      	beq.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ebc:	4b8a      	ldr	r3, [pc, #552]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ec2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005eca:	4987      	ldr	r1, [pc, #540]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00a      	beq.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ede:	4b82      	ldr	r3, [pc, #520]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ee4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eec:	497e      	ldr	r1, [pc, #504]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00a      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f00:	4b79      	ldr	r3, [pc, #484]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f06:	f023 0203 	bic.w	r2, r3, #3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f0e:	4976      	ldr	r1, [pc, #472]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f10:	4313      	orrs	r3, r2
 8005f12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00a      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f22:	4b71      	ldr	r3, [pc, #452]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f28:	f023 020c 	bic.w	r2, r3, #12
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f30:	496d      	ldr	r1, [pc, #436]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00a      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f44:	4b68      	ldr	r3, [pc, #416]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f4a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f52:	4965      	ldr	r1, [pc, #404]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f54:	4313      	orrs	r3, r2
 8005f56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00a      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f66:	4b60      	ldr	r3, [pc, #384]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f6c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f74:	495c      	ldr	r1, [pc, #368]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f76:	4313      	orrs	r3, r2
 8005f78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d00a      	beq.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f88:	4b57      	ldr	r3, [pc, #348]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f8e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f96:	4954      	ldr	r1, [pc, #336]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00a      	beq.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005faa:	4b4f      	ldr	r3, [pc, #316]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fb8:	494b      	ldr	r1, [pc, #300]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00a      	beq.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005fcc:	4b46      	ldr	r3, [pc, #280]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fd2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fda:	4943      	ldr	r1, [pc, #268]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005fee:	4b3e      	ldr	r3, [pc, #248]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ffc:	493a      	ldr	r1, [pc, #232]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00a      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006010:	4b35      	ldr	r3, [pc, #212]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006016:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800601e:	4932      	ldr	r1, [pc, #200]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006020:	4313      	orrs	r3, r2
 8006022:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d011      	beq.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006032:	4b2d      	ldr	r3, [pc, #180]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006038:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006040:	4929      	ldr	r1, [pc, #164]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006042:	4313      	orrs	r3, r2
 8006044:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800604c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006050:	d101      	bne.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006052:	2301      	movs	r3, #1
 8006054:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0308 	and.w	r3, r3, #8
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006062:	2301      	movs	r3, #1
 8006064:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00a      	beq.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006072:	4b1d      	ldr	r3, [pc, #116]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006078:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006080:	4919      	ldr	r1, [pc, #100]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006082:	4313      	orrs	r3, r2
 8006084:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00b      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006094:	4b14      	ldr	r3, [pc, #80]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060a4:	4910      	ldr	r1, [pc, #64]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d006      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 80d9 	beq.w	8006272 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80060c0:	4b09      	ldr	r3, [pc, #36]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a08      	ldr	r2, [pc, #32]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060c6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80060ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060cc:	f7fc fde8 	bl	8002ca0 <HAL_GetTick>
 80060d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80060d2:	e00b      	b.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80060d4:	f7fc fde4 	bl	8002ca0 <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	2b64      	cmp	r3, #100	; 0x64
 80060e0:	d904      	bls.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e197      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80060e6:	bf00      	nop
 80060e8:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80060ec:	4b6c      	ldr	r3, [pc, #432]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d1ed      	bne.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d021      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006108:	2b00      	cmp	r3, #0
 800610a:	d11d      	bne.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800610c:	4b64      	ldr	r3, [pc, #400]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800610e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006112:	0c1b      	lsrs	r3, r3, #16
 8006114:	f003 0303 	and.w	r3, r3, #3
 8006118:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800611a:	4b61      	ldr	r3, [pc, #388]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800611c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006120:	0e1b      	lsrs	r3, r3, #24
 8006122:	f003 030f 	and.w	r3, r3, #15
 8006126:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	019a      	lsls	r2, r3, #6
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	041b      	lsls	r3, r3, #16
 8006132:	431a      	orrs	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	061b      	lsls	r3, r3, #24
 8006138:	431a      	orrs	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	071b      	lsls	r3, r3, #28
 8006140:	4957      	ldr	r1, [pc, #348]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006142:	4313      	orrs	r3, r2
 8006144:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d004      	beq.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006158:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800615c:	d00a      	beq.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006166:	2b00      	cmp	r3, #0
 8006168:	d02e      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800616e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006172:	d129      	bne.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006174:	4b4a      	ldr	r3, [pc, #296]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006176:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800617a:	0c1b      	lsrs	r3, r3, #16
 800617c:	f003 0303 	and.w	r3, r3, #3
 8006180:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006182:	4b47      	ldr	r3, [pc, #284]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006184:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006188:	0f1b      	lsrs	r3, r3, #28
 800618a:	f003 0307 	and.w	r3, r3, #7
 800618e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	019a      	lsls	r2, r3, #6
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	041b      	lsls	r3, r3, #16
 800619a:	431a      	orrs	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	061b      	lsls	r3, r3, #24
 80061a2:	431a      	orrs	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	071b      	lsls	r3, r3, #28
 80061a8:	493d      	ldr	r1, [pc, #244]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80061b0:	4b3b      	ldr	r3, [pc, #236]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061b6:	f023 021f 	bic.w	r2, r3, #31
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061be:	3b01      	subs	r3, #1
 80061c0:	4937      	ldr	r1, [pc, #220]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061c2:	4313      	orrs	r3, r2
 80061c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d01d      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80061d4:	4b32      	ldr	r3, [pc, #200]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061da:	0e1b      	lsrs	r3, r3, #24
 80061dc:	f003 030f 	and.w	r3, r3, #15
 80061e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80061e2:	4b2f      	ldr	r3, [pc, #188]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061e8:	0f1b      	lsrs	r3, r3, #28
 80061ea:	f003 0307 	and.w	r3, r3, #7
 80061ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	019a      	lsls	r2, r3, #6
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	041b      	lsls	r3, r3, #16
 80061fc:	431a      	orrs	r2, r3
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	061b      	lsls	r3, r3, #24
 8006202:	431a      	orrs	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	071b      	lsls	r3, r3, #28
 8006208:	4925      	ldr	r1, [pc, #148]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800620a:	4313      	orrs	r3, r2
 800620c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d011      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	019a      	lsls	r2, r3, #6
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	041b      	lsls	r3, r3, #16
 8006228:	431a      	orrs	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	061b      	lsls	r3, r3, #24
 8006230:	431a      	orrs	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	071b      	lsls	r3, r3, #28
 8006238:	4919      	ldr	r1, [pc, #100]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800623a:	4313      	orrs	r3, r2
 800623c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006240:	4b17      	ldr	r3, [pc, #92]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a16      	ldr	r2, [pc, #88]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006246:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800624a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800624c:	f7fc fd28 	bl	8002ca0 <HAL_GetTick>
 8006250:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006252:	e008      	b.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006254:	f7fc fd24 	bl	8002ca0 <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b64      	cmp	r3, #100	; 0x64
 8006260:	d901      	bls.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e0d7      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006266:	4b0e      	ldr	r3, [pc, #56]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d0f0      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	2b01      	cmp	r3, #1
 8006276:	f040 80cd 	bne.w	8006414 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800627a:	4b09      	ldr	r3, [pc, #36]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a08      	ldr	r2, [pc, #32]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006280:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006284:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006286:	f7fc fd0b 	bl	8002ca0 <HAL_GetTick>
 800628a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800628c:	e00a      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800628e:	f7fc fd07 	bl	8002ca0 <HAL_GetTick>
 8006292:	4602      	mov	r2, r0
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	2b64      	cmp	r3, #100	; 0x64
 800629a:	d903      	bls.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800629c:	2303      	movs	r3, #3
 800629e:	e0ba      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80062a0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80062a4:	4b5e      	ldr	r3, [pc, #376]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062b0:	d0ed      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d003      	beq.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d009      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d02e      	beq.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d12a      	bne.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80062da:	4b51      	ldr	r3, [pc, #324]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e0:	0c1b      	lsrs	r3, r3, #16
 80062e2:	f003 0303 	and.w	r3, r3, #3
 80062e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80062e8:	4b4d      	ldr	r3, [pc, #308]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ee:	0f1b      	lsrs	r3, r3, #28
 80062f0:	f003 0307 	and.w	r3, r3, #7
 80062f4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	019a      	lsls	r2, r3, #6
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	041b      	lsls	r3, r3, #16
 8006300:	431a      	orrs	r2, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	061b      	lsls	r3, r3, #24
 8006308:	431a      	orrs	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	071b      	lsls	r3, r3, #28
 800630e:	4944      	ldr	r1, [pc, #272]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006310:	4313      	orrs	r3, r2
 8006312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006316:	4b42      	ldr	r3, [pc, #264]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006318:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800631c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006324:	3b01      	subs	r3, #1
 8006326:	021b      	lsls	r3, r3, #8
 8006328:	493d      	ldr	r1, [pc, #244]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800632a:	4313      	orrs	r3, r2
 800632c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d022      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006340:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006344:	d11d      	bne.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006346:	4b36      	ldr	r3, [pc, #216]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800634c:	0e1b      	lsrs	r3, r3, #24
 800634e:	f003 030f 	and.w	r3, r3, #15
 8006352:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006354:	4b32      	ldr	r3, [pc, #200]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800635a:	0f1b      	lsrs	r3, r3, #28
 800635c:	f003 0307 	and.w	r3, r3, #7
 8006360:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	019a      	lsls	r2, r3, #6
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a1b      	ldr	r3, [r3, #32]
 800636c:	041b      	lsls	r3, r3, #16
 800636e:	431a      	orrs	r2, r3
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	061b      	lsls	r3, r3, #24
 8006374:	431a      	orrs	r2, r3
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	071b      	lsls	r3, r3, #28
 800637a:	4929      	ldr	r1, [pc, #164]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800637c:	4313      	orrs	r3, r2
 800637e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0308 	and.w	r3, r3, #8
 800638a:	2b00      	cmp	r3, #0
 800638c:	d028      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800638e:	4b24      	ldr	r3, [pc, #144]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006394:	0e1b      	lsrs	r3, r3, #24
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800639c:	4b20      	ldr	r3, [pc, #128]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800639e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a2:	0c1b      	lsrs	r3, r3, #16
 80063a4:	f003 0303 	and.w	r3, r3, #3
 80063a8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	695b      	ldr	r3, [r3, #20]
 80063ae:	019a      	lsls	r2, r3, #6
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	041b      	lsls	r3, r3, #16
 80063b4:	431a      	orrs	r2, r3
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	061b      	lsls	r3, r3, #24
 80063ba:	431a      	orrs	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	69db      	ldr	r3, [r3, #28]
 80063c0:	071b      	lsls	r3, r3, #28
 80063c2:	4917      	ldr	r1, [pc, #92]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80063ca:	4b15      	ldr	r3, [pc, #84]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80063d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d8:	4911      	ldr	r1, [pc, #68]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80063e0:	4b0f      	ldr	r3, [pc, #60]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a0e      	ldr	r2, [pc, #56]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063ec:	f7fc fc58 	bl	8002ca0 <HAL_GetTick>
 80063f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80063f2:	e008      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80063f4:	f7fc fc54 	bl	8002ca0 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	2b64      	cmp	r3, #100	; 0x64
 8006400:	d901      	bls.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e007      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006406:	4b06      	ldr	r3, [pc, #24]	; (8006420 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800640e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006412:	d1ef      	bne.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	3720      	adds	r7, #32
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	40023800 	.word	0x40023800

08006424 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d101      	bne.n	8006436 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e09d      	b.n	8006572 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643a:	2b00      	cmp	r3, #0
 800643c:	d108      	bne.n	8006450 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006446:	d009      	beq.n	800645c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	61da      	str	r2, [r3, #28]
 800644e:	e005      	b.n	800645c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d106      	bne.n	800647c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7fb fe7e 	bl	8002178 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2202      	movs	r2, #2
 8006480:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006492:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800649c:	d902      	bls.n	80064a4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800649e:	2300      	movs	r3, #0
 80064a0:	60fb      	str	r3, [r7, #12]
 80064a2:	e002      	b.n	80064aa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80064a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80064a8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80064b2:	d007      	beq.n	80064c4 <HAL_SPI_Init+0xa0>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064bc:	d002      	beq.n	80064c4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80064d4:	431a      	orrs	r2, r3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	f003 0302 	and.w	r3, r3, #2
 80064de:	431a      	orrs	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	695b      	ldr	r3, [r3, #20]
 80064e4:	f003 0301 	and.w	r3, r3, #1
 80064e8:	431a      	orrs	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064f2:	431a      	orrs	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	69db      	ldr	r3, [r3, #28]
 80064f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064fc:	431a      	orrs	r2, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a1b      	ldr	r3, [r3, #32]
 8006502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006506:	ea42 0103 	orr.w	r1, r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800650e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	430a      	orrs	r2, r1
 8006518:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	0c1b      	lsrs	r3, r3, #16
 8006520:	f003 0204 	and.w	r2, r3, #4
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006528:	f003 0310 	and.w	r3, r3, #16
 800652c:	431a      	orrs	r2, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006532:	f003 0308 	and.w	r3, r3, #8
 8006536:	431a      	orrs	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006540:	ea42 0103 	orr.w	r1, r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	430a      	orrs	r2, r1
 8006550:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	69da      	ldr	r2, [r3, #28]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006560:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006570:	2300      	movs	r3, #0
}
 8006572:	4618      	mov	r0, r3
 8006574:	3710      	adds	r7, #16
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
	...

0800657c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b088      	sub	sp, #32
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	099b      	lsrs	r3, r3, #6
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	2b00      	cmp	r3, #0
 800659e:	d10f      	bne.n	80065c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00a      	beq.n	80065c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	099b      	lsrs	r3, r3, #6
 80065ae:	f003 0301 	and.w	r3, r3, #1
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d004      	beq.n	80065c0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	4798      	blx	r3
    return;
 80065be:	e0d7      	b.n	8006770 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	085b      	lsrs	r3, r3, #1
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00a      	beq.n	80065e2 <HAL_SPI_IRQHandler+0x66>
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	09db      	lsrs	r3, r3, #7
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d004      	beq.n	80065e2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	4798      	blx	r3
    return;
 80065e0:	e0c6      	b.n	8006770 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	095b      	lsrs	r3, r3, #5
 80065e6:	f003 0301 	and.w	r3, r3, #1
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d10c      	bne.n	8006608 <HAL_SPI_IRQHandler+0x8c>
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	099b      	lsrs	r3, r3, #6
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d106      	bne.n	8006608 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	0a1b      	lsrs	r3, r3, #8
 80065fe:	f003 0301 	and.w	r3, r3, #1
 8006602:	2b00      	cmp	r3, #0
 8006604:	f000 80b4 	beq.w	8006770 <HAL_SPI_IRQHandler+0x1f4>
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	095b      	lsrs	r3, r3, #5
 800660c:	f003 0301 	and.w	r3, r3, #1
 8006610:	2b00      	cmp	r3, #0
 8006612:	f000 80ad 	beq.w	8006770 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	099b      	lsrs	r3, r3, #6
 800661a:	f003 0301 	and.w	r3, r3, #1
 800661e:	2b00      	cmp	r3, #0
 8006620:	d023      	beq.n	800666a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006628:	b2db      	uxtb	r3, r3
 800662a:	2b03      	cmp	r3, #3
 800662c:	d011      	beq.n	8006652 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006632:	f043 0204 	orr.w	r2, r3, #4
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800663a:	2300      	movs	r3, #0
 800663c:	617b      	str	r3, [r7, #20]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	617b      	str	r3, [r7, #20]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	617b      	str	r3, [r7, #20]
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	e00b      	b.n	800666a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006652:	2300      	movs	r3, #0
 8006654:	613b      	str	r3, [r7, #16]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	613b      	str	r3, [r7, #16]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	613b      	str	r3, [r7, #16]
 8006666:	693b      	ldr	r3, [r7, #16]
        return;
 8006668:	e082      	b.n	8006770 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	095b      	lsrs	r3, r3, #5
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b00      	cmp	r3, #0
 8006674:	d014      	beq.n	80066a0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800667a:	f043 0201 	orr.w	r2, r3, #1
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006682:	2300      	movs	r3, #0
 8006684:	60fb      	str	r3, [r7, #12]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	60fb      	str	r3, [r7, #12]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800669c:	601a      	str	r2, [r3, #0]
 800669e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	0a1b      	lsrs	r3, r3, #8
 80066a4:	f003 0301 	and.w	r3, r3, #1
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00c      	beq.n	80066c6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066b0:	f043 0208 	orr.w	r2, r3, #8
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80066b8:	2300      	movs	r3, #0
 80066ba:	60bb      	str	r3, [r7, #8]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	60bb      	str	r3, [r7, #8]
 80066c4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d04f      	beq.n	800676e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80066dc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2201      	movs	r2, #1
 80066e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d104      	bne.n	80066fa <HAL_SPI_IRQHandler+0x17e>
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d034      	beq.n	8006764 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f022 0203 	bic.w	r2, r2, #3
 8006708:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800670e:	2b00      	cmp	r3, #0
 8006710:	d011      	beq.n	8006736 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006716:	4a18      	ldr	r2, [pc, #96]	; (8006778 <HAL_SPI_IRQHandler+0x1fc>)
 8006718:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800671e:	4618      	mov	r0, r3
 8006720:	f7fd fa76 	bl	8003c10 <HAL_DMA_Abort_IT>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d005      	beq.n	8006736 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800672e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800673a:	2b00      	cmp	r3, #0
 800673c:	d016      	beq.n	800676c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006742:	4a0d      	ldr	r2, [pc, #52]	; (8006778 <HAL_SPI_IRQHandler+0x1fc>)
 8006744:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800674a:	4618      	mov	r0, r3
 800674c:	f7fd fa60 	bl	8003c10 <HAL_DMA_Abort_IT>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00a      	beq.n	800676c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800675a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006762:	e003      	b.n	800676c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f000 f809 	bl	800677c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800676a:	e000      	b.n	800676e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800676c:	bf00      	nop
    return;
 800676e:	bf00      	nop
  }
}
 8006770:	3720      	adds	r7, #32
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	08006791 	.word	0x08006791

0800677c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006784:	bf00      	nop
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800679c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	f7ff ffe5 	bl	800677c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80067b2:	bf00      	nop
 80067b4:	3710      	adds	r7, #16
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}

080067ba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b082      	sub	sp, #8
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d101      	bne.n	80067cc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e049      	b.n	8006860 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d106      	bne.n	80067e6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f7fc f871 	bl	80028c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2202      	movs	r2, #2
 80067ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	3304      	adds	r3, #4
 80067f6:	4619      	mov	r1, r3
 80067f8:	4610      	mov	r0, r2
 80067fa:	f001 f853 	bl	80078a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2201      	movs	r2, #1
 8006802:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2201      	movs	r2, #1
 800680a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2201      	movs	r2, #1
 8006832:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2201      	movs	r2, #1
 8006842:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3708      	adds	r7, #8
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}

08006868 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006876:	b2db      	uxtb	r3, r3
 8006878:	2b01      	cmp	r3, #1
 800687a:	d001      	beq.n	8006880 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	e04c      	b.n	800691a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2202      	movs	r2, #2
 8006884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a26      	ldr	r2, [pc, #152]	; (8006928 <HAL_TIM_Base_Start+0xc0>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d022      	beq.n	80068d8 <HAL_TIM_Base_Start+0x70>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800689a:	d01d      	beq.n	80068d8 <HAL_TIM_Base_Start+0x70>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a22      	ldr	r2, [pc, #136]	; (800692c <HAL_TIM_Base_Start+0xc4>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d018      	beq.n	80068d8 <HAL_TIM_Base_Start+0x70>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a21      	ldr	r2, [pc, #132]	; (8006930 <HAL_TIM_Base_Start+0xc8>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d013      	beq.n	80068d8 <HAL_TIM_Base_Start+0x70>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a1f      	ldr	r2, [pc, #124]	; (8006934 <HAL_TIM_Base_Start+0xcc>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d00e      	beq.n	80068d8 <HAL_TIM_Base_Start+0x70>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a1e      	ldr	r2, [pc, #120]	; (8006938 <HAL_TIM_Base_Start+0xd0>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d009      	beq.n	80068d8 <HAL_TIM_Base_Start+0x70>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a1c      	ldr	r2, [pc, #112]	; (800693c <HAL_TIM_Base_Start+0xd4>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d004      	beq.n	80068d8 <HAL_TIM_Base_Start+0x70>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a1b      	ldr	r2, [pc, #108]	; (8006940 <HAL_TIM_Base_Start+0xd8>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d115      	bne.n	8006904 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689a      	ldr	r2, [r3, #8]
 80068de:	4b19      	ldr	r3, [pc, #100]	; (8006944 <HAL_TIM_Base_Start+0xdc>)
 80068e0:	4013      	ands	r3, r2
 80068e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2b06      	cmp	r3, #6
 80068e8:	d015      	beq.n	8006916 <HAL_TIM_Base_Start+0xae>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068f0:	d011      	beq.n	8006916 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f042 0201 	orr.w	r2, r2, #1
 8006900:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006902:	e008      	b.n	8006916 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f042 0201 	orr.w	r2, r2, #1
 8006912:	601a      	str	r2, [r3, #0]
 8006914:	e000      	b.n	8006918 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006916:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006918:	2300      	movs	r3, #0
}
 800691a:	4618      	mov	r0, r3
 800691c:	3714      	adds	r7, #20
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	40010000 	.word	0x40010000
 800692c:	40000400 	.word	0x40000400
 8006930:	40000800 	.word	0x40000800
 8006934:	40000c00 	.word	0x40000c00
 8006938:	40010400 	.word	0x40010400
 800693c:	40014000 	.word	0x40014000
 8006940:	40001800 	.word	0x40001800
 8006944:	00010007 	.word	0x00010007

08006948 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006948:	b480      	push	{r7}
 800694a:	b083      	sub	sp, #12
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	6a1a      	ldr	r2, [r3, #32]
 8006956:	f241 1311 	movw	r3, #4369	; 0x1111
 800695a:	4013      	ands	r3, r2
 800695c:	2b00      	cmp	r3, #0
 800695e:	d10f      	bne.n	8006980 <HAL_TIM_Base_Stop+0x38>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	6a1a      	ldr	r2, [r3, #32]
 8006966:	f240 4344 	movw	r3, #1092	; 0x444
 800696a:	4013      	ands	r3, r2
 800696c:	2b00      	cmp	r3, #0
 800696e:	d107      	bne.n	8006980 <HAL_TIM_Base_Stop+0x38>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f022 0201 	bic.w	r2, r2, #1
 800697e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006988:	2300      	movs	r3, #0
}
 800698a:	4618      	mov	r0, r3
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
	...

08006998 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006998:	b480      	push	{r7}
 800699a:	b085      	sub	sp, #20
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d001      	beq.n	80069b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e054      	b.n	8006a5a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68da      	ldr	r2, [r3, #12]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f042 0201 	orr.w	r2, r2, #1
 80069c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a26      	ldr	r2, [pc, #152]	; (8006a68 <HAL_TIM_Base_Start_IT+0xd0>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d022      	beq.n	8006a18 <HAL_TIM_Base_Start_IT+0x80>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069da:	d01d      	beq.n	8006a18 <HAL_TIM_Base_Start_IT+0x80>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a22      	ldr	r2, [pc, #136]	; (8006a6c <HAL_TIM_Base_Start_IT+0xd4>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d018      	beq.n	8006a18 <HAL_TIM_Base_Start_IT+0x80>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a21      	ldr	r2, [pc, #132]	; (8006a70 <HAL_TIM_Base_Start_IT+0xd8>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d013      	beq.n	8006a18 <HAL_TIM_Base_Start_IT+0x80>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a1f      	ldr	r2, [pc, #124]	; (8006a74 <HAL_TIM_Base_Start_IT+0xdc>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d00e      	beq.n	8006a18 <HAL_TIM_Base_Start_IT+0x80>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a1e      	ldr	r2, [pc, #120]	; (8006a78 <HAL_TIM_Base_Start_IT+0xe0>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d009      	beq.n	8006a18 <HAL_TIM_Base_Start_IT+0x80>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a1c      	ldr	r2, [pc, #112]	; (8006a7c <HAL_TIM_Base_Start_IT+0xe4>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d004      	beq.n	8006a18 <HAL_TIM_Base_Start_IT+0x80>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a1b      	ldr	r2, [pc, #108]	; (8006a80 <HAL_TIM_Base_Start_IT+0xe8>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d115      	bne.n	8006a44 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	689a      	ldr	r2, [r3, #8]
 8006a1e:	4b19      	ldr	r3, [pc, #100]	; (8006a84 <HAL_TIM_Base_Start_IT+0xec>)
 8006a20:	4013      	ands	r3, r2
 8006a22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2b06      	cmp	r3, #6
 8006a28:	d015      	beq.n	8006a56 <HAL_TIM_Base_Start_IT+0xbe>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a30:	d011      	beq.n	8006a56 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f042 0201 	orr.w	r2, r2, #1
 8006a40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a42:	e008      	b.n	8006a56 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f042 0201 	orr.w	r2, r2, #1
 8006a52:	601a      	str	r2, [r3, #0]
 8006a54:	e000      	b.n	8006a58 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a58:	2300      	movs	r3, #0
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3714      	adds	r7, #20
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	40010000 	.word	0x40010000
 8006a6c:	40000400 	.word	0x40000400
 8006a70:	40000800 	.word	0x40000800
 8006a74:	40000c00 	.word	0x40000c00
 8006a78:	40010400 	.word	0x40010400
 8006a7c:	40014000 	.word	0x40014000
 8006a80:	40001800 	.word	0x40001800
 8006a84:	00010007 	.word	0x00010007

08006a88 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68da      	ldr	r2, [r3, #12]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f022 0201 	bic.w	r2, r2, #1
 8006a9e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	6a1a      	ldr	r2, [r3, #32]
 8006aa6:	f241 1311 	movw	r3, #4369	; 0x1111
 8006aaa:	4013      	ands	r3, r2
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10f      	bne.n	8006ad0 <HAL_TIM_Base_Stop_IT+0x48>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6a1a      	ldr	r2, [r3, #32]
 8006ab6:	f240 4344 	movw	r3, #1092	; 0x444
 8006aba:	4013      	ands	r3, r2
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d107      	bne.n	8006ad0 <HAL_TIM_Base_Stop_IT+0x48>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f022 0201 	bic.w	r2, r2, #1
 8006ace:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	370c      	adds	r7, #12
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr

08006ae6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ae6:	b580      	push	{r7, lr}
 8006ae8:	b082      	sub	sp, #8
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d101      	bne.n	8006af8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e049      	b.n	8006b8c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d106      	bne.n	8006b12 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f7fb feb7 	bl	8002880 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2202      	movs	r2, #2
 8006b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	3304      	adds	r3, #4
 8006b22:	4619      	mov	r1, r3
 8006b24:	4610      	mov	r0, r2
 8006b26:	f000 febd 	bl	80078a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2201      	movs	r2, #1
 8006b46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2201      	movs	r2, #1
 8006b56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3708      	adds	r7, #8
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d109      	bne.n	8006bb8 <HAL_TIM_PWM_Start+0x24>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	bf14      	ite	ne
 8006bb0:	2301      	movne	r3, #1
 8006bb2:	2300      	moveq	r3, #0
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	e03c      	b.n	8006c32 <HAL_TIM_PWM_Start+0x9e>
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	2b04      	cmp	r3, #4
 8006bbc:	d109      	bne.n	8006bd2 <HAL_TIM_PWM_Start+0x3e>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	bf14      	ite	ne
 8006bca:	2301      	movne	r3, #1
 8006bcc:	2300      	moveq	r3, #0
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	e02f      	b.n	8006c32 <HAL_TIM_PWM_Start+0x9e>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b08      	cmp	r3, #8
 8006bd6:	d109      	bne.n	8006bec <HAL_TIM_PWM_Start+0x58>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	bf14      	ite	ne
 8006be4:	2301      	movne	r3, #1
 8006be6:	2300      	moveq	r3, #0
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	e022      	b.n	8006c32 <HAL_TIM_PWM_Start+0x9e>
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2b0c      	cmp	r3, #12
 8006bf0:	d109      	bne.n	8006c06 <HAL_TIM_PWM_Start+0x72>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	bf14      	ite	ne
 8006bfe:	2301      	movne	r3, #1
 8006c00:	2300      	moveq	r3, #0
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	e015      	b.n	8006c32 <HAL_TIM_PWM_Start+0x9e>
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	2b10      	cmp	r3, #16
 8006c0a:	d109      	bne.n	8006c20 <HAL_TIM_PWM_Start+0x8c>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	bf14      	ite	ne
 8006c18:	2301      	movne	r3, #1
 8006c1a:	2300      	moveq	r3, #0
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	e008      	b.n	8006c32 <HAL_TIM_PWM_Start+0x9e>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	bf14      	ite	ne
 8006c2c:	2301      	movne	r3, #1
 8006c2e:	2300      	moveq	r3, #0
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d001      	beq.n	8006c3a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e092      	b.n	8006d60 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d104      	bne.n	8006c4a <HAL_TIM_PWM_Start+0xb6>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c48:	e023      	b.n	8006c92 <HAL_TIM_PWM_Start+0xfe>
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	2b04      	cmp	r3, #4
 8006c4e:	d104      	bne.n	8006c5a <HAL_TIM_PWM_Start+0xc6>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2202      	movs	r2, #2
 8006c54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c58:	e01b      	b.n	8006c92 <HAL_TIM_PWM_Start+0xfe>
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b08      	cmp	r3, #8
 8006c5e:	d104      	bne.n	8006c6a <HAL_TIM_PWM_Start+0xd6>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2202      	movs	r2, #2
 8006c64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c68:	e013      	b.n	8006c92 <HAL_TIM_PWM_Start+0xfe>
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	2b0c      	cmp	r3, #12
 8006c6e:	d104      	bne.n	8006c7a <HAL_TIM_PWM_Start+0xe6>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2202      	movs	r2, #2
 8006c74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c78:	e00b      	b.n	8006c92 <HAL_TIM_PWM_Start+0xfe>
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	2b10      	cmp	r3, #16
 8006c7e:	d104      	bne.n	8006c8a <HAL_TIM_PWM_Start+0xf6>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2202      	movs	r2, #2
 8006c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c88:	e003      	b.n	8006c92 <HAL_TIM_PWM_Start+0xfe>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2202      	movs	r2, #2
 8006c8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2201      	movs	r2, #1
 8006c98:	6839      	ldr	r1, [r7, #0]
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f001 fac4 	bl	8008228 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a30      	ldr	r2, [pc, #192]	; (8006d68 <HAL_TIM_PWM_Start+0x1d4>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d004      	beq.n	8006cb4 <HAL_TIM_PWM_Start+0x120>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a2f      	ldr	r2, [pc, #188]	; (8006d6c <HAL_TIM_PWM_Start+0x1d8>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d101      	bne.n	8006cb8 <HAL_TIM_PWM_Start+0x124>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e000      	b.n	8006cba <HAL_TIM_PWM_Start+0x126>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d007      	beq.n	8006cce <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ccc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a25      	ldr	r2, [pc, #148]	; (8006d68 <HAL_TIM_PWM_Start+0x1d4>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d022      	beq.n	8006d1e <HAL_TIM_PWM_Start+0x18a>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ce0:	d01d      	beq.n	8006d1e <HAL_TIM_PWM_Start+0x18a>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a22      	ldr	r2, [pc, #136]	; (8006d70 <HAL_TIM_PWM_Start+0x1dc>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d018      	beq.n	8006d1e <HAL_TIM_PWM_Start+0x18a>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a20      	ldr	r2, [pc, #128]	; (8006d74 <HAL_TIM_PWM_Start+0x1e0>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d013      	beq.n	8006d1e <HAL_TIM_PWM_Start+0x18a>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a1f      	ldr	r2, [pc, #124]	; (8006d78 <HAL_TIM_PWM_Start+0x1e4>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d00e      	beq.n	8006d1e <HAL_TIM_PWM_Start+0x18a>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a19      	ldr	r2, [pc, #100]	; (8006d6c <HAL_TIM_PWM_Start+0x1d8>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d009      	beq.n	8006d1e <HAL_TIM_PWM_Start+0x18a>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a1b      	ldr	r2, [pc, #108]	; (8006d7c <HAL_TIM_PWM_Start+0x1e8>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d004      	beq.n	8006d1e <HAL_TIM_PWM_Start+0x18a>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a19      	ldr	r2, [pc, #100]	; (8006d80 <HAL_TIM_PWM_Start+0x1ec>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d115      	bne.n	8006d4a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	4b17      	ldr	r3, [pc, #92]	; (8006d84 <HAL_TIM_PWM_Start+0x1f0>)
 8006d26:	4013      	ands	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2b06      	cmp	r3, #6
 8006d2e:	d015      	beq.n	8006d5c <HAL_TIM_PWM_Start+0x1c8>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d36:	d011      	beq.n	8006d5c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f042 0201 	orr.w	r2, r2, #1
 8006d46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d48:	e008      	b.n	8006d5c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f042 0201 	orr.w	r2, r2, #1
 8006d58:	601a      	str	r2, [r3, #0]
 8006d5a:	e000      	b.n	8006d5e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d5e:	2300      	movs	r3, #0
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3710      	adds	r7, #16
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	40010000 	.word	0x40010000
 8006d6c:	40010400 	.word	0x40010400
 8006d70:	40000400 	.word	0x40000400
 8006d74:	40000800 	.word	0x40000800
 8006d78:	40000c00 	.word	0x40000c00
 8006d7c:	40014000 	.word	0x40014000
 8006d80:	40001800 	.word	0x40001800
 8006d84:	00010007 	.word	0x00010007

08006d88 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d101      	bne.n	8006d9a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e049      	b.n	8006e2e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d106      	bne.n	8006db4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f7fb fdcc 	bl	800294c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2202      	movs	r2, #2
 8006db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	3304      	adds	r3, #4
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	4610      	mov	r0, r2
 8006dc8:	f000 fd6c 	bl	80078a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3708      	adds	r7, #8
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
	...

08006e38 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d104      	bne.n	8006e52 <HAL_TIM_IC_Start_IT+0x1a>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	e023      	b.n	8006e9a <HAL_TIM_IC_Start_IT+0x62>
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	2b04      	cmp	r3, #4
 8006e56:	d104      	bne.n	8006e62 <HAL_TIM_IC_Start_IT+0x2a>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	e01b      	b.n	8006e9a <HAL_TIM_IC_Start_IT+0x62>
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	2b08      	cmp	r3, #8
 8006e66:	d104      	bne.n	8006e72 <HAL_TIM_IC_Start_IT+0x3a>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	e013      	b.n	8006e9a <HAL_TIM_IC_Start_IT+0x62>
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	2b0c      	cmp	r3, #12
 8006e76:	d104      	bne.n	8006e82 <HAL_TIM_IC_Start_IT+0x4a>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	e00b      	b.n	8006e9a <HAL_TIM_IC_Start_IT+0x62>
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	2b10      	cmp	r3, #16
 8006e86:	d104      	bne.n	8006e92 <HAL_TIM_IC_Start_IT+0x5a>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	e003      	b.n	8006e9a <HAL_TIM_IC_Start_IT+0x62>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d104      	bne.n	8006eac <HAL_TIM_IC_Start_IT+0x74>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	e013      	b.n	8006ed4 <HAL_TIM_IC_Start_IT+0x9c>
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	2b04      	cmp	r3, #4
 8006eb0:	d104      	bne.n	8006ebc <HAL_TIM_IC_Start_IT+0x84>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	e00b      	b.n	8006ed4 <HAL_TIM_IC_Start_IT+0x9c>
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	2b08      	cmp	r3, #8
 8006ec0:	d104      	bne.n	8006ecc <HAL_TIM_IC_Start_IT+0x94>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	e003      	b.n	8006ed4 <HAL_TIM_IC_Start_IT+0x9c>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ed6:	7bfb      	ldrb	r3, [r7, #15]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d102      	bne.n	8006ee2 <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006edc:	7bbb      	ldrb	r3, [r7, #14]
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d001      	beq.n	8006ee6 <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e0dd      	b.n	80070a2 <HAL_TIM_IC_Start_IT+0x26a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d104      	bne.n	8006ef6 <HAL_TIM_IC_Start_IT+0xbe>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2202      	movs	r2, #2
 8006ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ef4:	e023      	b.n	8006f3e <HAL_TIM_IC_Start_IT+0x106>
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	d104      	bne.n	8006f06 <HAL_TIM_IC_Start_IT+0xce>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2202      	movs	r2, #2
 8006f00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f04:	e01b      	b.n	8006f3e <HAL_TIM_IC_Start_IT+0x106>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b08      	cmp	r3, #8
 8006f0a:	d104      	bne.n	8006f16 <HAL_TIM_IC_Start_IT+0xde>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f14:	e013      	b.n	8006f3e <HAL_TIM_IC_Start_IT+0x106>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b0c      	cmp	r3, #12
 8006f1a:	d104      	bne.n	8006f26 <HAL_TIM_IC_Start_IT+0xee>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2202      	movs	r2, #2
 8006f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006f24:	e00b      	b.n	8006f3e <HAL_TIM_IC_Start_IT+0x106>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	2b10      	cmp	r3, #16
 8006f2a:	d104      	bne.n	8006f36 <HAL_TIM_IC_Start_IT+0xfe>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2202      	movs	r2, #2
 8006f30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f34:	e003      	b.n	8006f3e <HAL_TIM_IC_Start_IT+0x106>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d104      	bne.n	8006f4e <HAL_TIM_IC_Start_IT+0x116>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2202      	movs	r2, #2
 8006f48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f4c:	e013      	b.n	8006f76 <HAL_TIM_IC_Start_IT+0x13e>
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2b04      	cmp	r3, #4
 8006f52:	d104      	bne.n	8006f5e <HAL_TIM_IC_Start_IT+0x126>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2202      	movs	r2, #2
 8006f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f5c:	e00b      	b.n	8006f76 <HAL_TIM_IC_Start_IT+0x13e>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b08      	cmp	r3, #8
 8006f62:	d104      	bne.n	8006f6e <HAL_TIM_IC_Start_IT+0x136>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2202      	movs	r2, #2
 8006f68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f6c:	e003      	b.n	8006f76 <HAL_TIM_IC_Start_IT+0x13e>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2202      	movs	r2, #2
 8006f72:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b0c      	cmp	r3, #12
 8006f7a:	d841      	bhi.n	8007000 <HAL_TIM_IC_Start_IT+0x1c8>
 8006f7c:	a201      	add	r2, pc, #4	; (adr r2, 8006f84 <HAL_TIM_IC_Start_IT+0x14c>)
 8006f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f82:	bf00      	nop
 8006f84:	08006fb9 	.word	0x08006fb9
 8006f88:	08007001 	.word	0x08007001
 8006f8c:	08007001 	.word	0x08007001
 8006f90:	08007001 	.word	0x08007001
 8006f94:	08006fcb 	.word	0x08006fcb
 8006f98:	08007001 	.word	0x08007001
 8006f9c:	08007001 	.word	0x08007001
 8006fa0:	08007001 	.word	0x08007001
 8006fa4:	08006fdd 	.word	0x08006fdd
 8006fa8:	08007001 	.word	0x08007001
 8006fac:	08007001 	.word	0x08007001
 8006fb0:	08007001 	.word	0x08007001
 8006fb4:	08006fef 	.word	0x08006fef
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68da      	ldr	r2, [r3, #12]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f042 0202 	orr.w	r2, r2, #2
 8006fc6:	60da      	str	r2, [r3, #12]
      break;
 8006fc8:	e01b      	b.n	8007002 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68da      	ldr	r2, [r3, #12]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f042 0204 	orr.w	r2, r2, #4
 8006fd8:	60da      	str	r2, [r3, #12]
      break;
 8006fda:	e012      	b.n	8007002 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68da      	ldr	r2, [r3, #12]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f042 0208 	orr.w	r2, r2, #8
 8006fea:	60da      	str	r2, [r3, #12]
      break;
 8006fec:	e009      	b.n	8007002 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	68da      	ldr	r2, [r3, #12]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f042 0210 	orr.w	r2, r2, #16
 8006ffc:	60da      	str	r2, [r3, #12]
      break;
 8006ffe:	e000      	b.n	8007002 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8007000:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2201      	movs	r2, #1
 8007008:	6839      	ldr	r1, [r7, #0]
 800700a:	4618      	mov	r0, r3
 800700c:	f001 f90c 	bl	8008228 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a25      	ldr	r2, [pc, #148]	; (80070ac <HAL_TIM_IC_Start_IT+0x274>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d022      	beq.n	8007060 <HAL_TIM_IC_Start_IT+0x228>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007022:	d01d      	beq.n	8007060 <HAL_TIM_IC_Start_IT+0x228>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a21      	ldr	r2, [pc, #132]	; (80070b0 <HAL_TIM_IC_Start_IT+0x278>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d018      	beq.n	8007060 <HAL_TIM_IC_Start_IT+0x228>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a20      	ldr	r2, [pc, #128]	; (80070b4 <HAL_TIM_IC_Start_IT+0x27c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d013      	beq.n	8007060 <HAL_TIM_IC_Start_IT+0x228>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a1e      	ldr	r2, [pc, #120]	; (80070b8 <HAL_TIM_IC_Start_IT+0x280>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d00e      	beq.n	8007060 <HAL_TIM_IC_Start_IT+0x228>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a1d      	ldr	r2, [pc, #116]	; (80070bc <HAL_TIM_IC_Start_IT+0x284>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d009      	beq.n	8007060 <HAL_TIM_IC_Start_IT+0x228>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a1b      	ldr	r2, [pc, #108]	; (80070c0 <HAL_TIM_IC_Start_IT+0x288>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d004      	beq.n	8007060 <HAL_TIM_IC_Start_IT+0x228>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a1a      	ldr	r2, [pc, #104]	; (80070c4 <HAL_TIM_IC_Start_IT+0x28c>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d115      	bne.n	800708c <HAL_TIM_IC_Start_IT+0x254>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	689a      	ldr	r2, [r3, #8]
 8007066:	4b18      	ldr	r3, [pc, #96]	; (80070c8 <HAL_TIM_IC_Start_IT+0x290>)
 8007068:	4013      	ands	r3, r2
 800706a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	2b06      	cmp	r3, #6
 8007070:	d015      	beq.n	800709e <HAL_TIM_IC_Start_IT+0x266>
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007078:	d011      	beq.n	800709e <HAL_TIM_IC_Start_IT+0x266>
    {
      __HAL_TIM_ENABLE(htim);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f042 0201 	orr.w	r2, r2, #1
 8007088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800708a:	e008      	b.n	800709e <HAL_TIM_IC_Start_IT+0x266>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f042 0201 	orr.w	r2, r2, #1
 800709a:	601a      	str	r2, [r3, #0]
 800709c:	e000      	b.n	80070a0 <HAL_TIM_IC_Start_IT+0x268>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800709e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	40010000 	.word	0x40010000
 80070b0:	40000400 	.word	0x40000400
 80070b4:	40000800 	.word	0x40000800
 80070b8:	40000c00 	.word	0x40000c00
 80070bc:	40010400 	.word	0x40010400
 80070c0:	40014000 	.word	0x40014000
 80070c4:	40001800 	.word	0x40001800
 80070c8:	00010007 	.word	0x00010007

080070cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	691b      	ldr	r3, [r3, #16]
 80070da:	f003 0302 	and.w	r3, r3, #2
 80070de:	2b02      	cmp	r3, #2
 80070e0:	d122      	bne.n	8007128 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d11b      	bne.n	8007128 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f06f 0202 	mvn.w	r2, #2
 80070f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2201      	movs	r2, #1
 80070fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	f003 0303 	and.w	r3, r3, #3
 800710a:	2b00      	cmp	r3, #0
 800710c:	d003      	beq.n	8007116 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f7fa fa0a 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 8007114:	e005      	b.n	8007122 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 fba6 	bl	8007868 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800711c:	6878      	ldr	r0, [r7, #4]
 800711e:	f000 fbad 	bl	800787c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	f003 0304 	and.w	r3, r3, #4
 8007132:	2b04      	cmp	r3, #4
 8007134:	d122      	bne.n	800717c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f003 0304 	and.w	r3, r3, #4
 8007140:	2b04      	cmp	r3, #4
 8007142:	d11b      	bne.n	800717c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f06f 0204 	mvn.w	r2, #4
 800714c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2202      	movs	r2, #2
 8007152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	699b      	ldr	r3, [r3, #24]
 800715a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800715e:	2b00      	cmp	r3, #0
 8007160:	d003      	beq.n	800716a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f7fa f9e0 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 8007168:	e005      	b.n	8007176 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 fb7c 	bl	8007868 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 fb83 	bl	800787c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	691b      	ldr	r3, [r3, #16]
 8007182:	f003 0308 	and.w	r3, r3, #8
 8007186:	2b08      	cmp	r3, #8
 8007188:	d122      	bne.n	80071d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	f003 0308 	and.w	r3, r3, #8
 8007194:	2b08      	cmp	r3, #8
 8007196:	d11b      	bne.n	80071d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f06f 0208 	mvn.w	r2, #8
 80071a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2204      	movs	r2, #4
 80071a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	f003 0303 	and.w	r3, r3, #3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d003      	beq.n	80071be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f7fa f9b6 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 80071bc:	e005      	b.n	80071ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 fb52 	bl	8007868 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 fb59 	bl	800787c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	f003 0310 	and.w	r3, r3, #16
 80071da:	2b10      	cmp	r3, #16
 80071dc:	d122      	bne.n	8007224 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	f003 0310 	and.w	r3, r3, #16
 80071e8:	2b10      	cmp	r3, #16
 80071ea:	d11b      	bne.n	8007224 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f06f 0210 	mvn.w	r2, #16
 80071f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2208      	movs	r2, #8
 80071fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	69db      	ldr	r3, [r3, #28]
 8007202:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007206:	2b00      	cmp	r3, #0
 8007208:	d003      	beq.n	8007212 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f7fa f98c 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 8007210:	e005      	b.n	800721e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 fb28 	bl	8007868 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fb2f 	bl	800787c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	f003 0301 	and.w	r3, r3, #1
 800722e:	2b01      	cmp	r3, #1
 8007230:	d10e      	bne.n	8007250 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	f003 0301 	and.w	r3, r3, #1
 800723c:	2b01      	cmp	r3, #1
 800723e:	d107      	bne.n	8007250 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f06f 0201 	mvn.w	r2, #1
 8007248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f7fa fc30 	bl	8001ab0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	691b      	ldr	r3, [r3, #16]
 8007256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800725a:	2b80      	cmp	r3, #128	; 0x80
 800725c:	d10e      	bne.n	800727c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007268:	2b80      	cmp	r3, #128	; 0x80
 800726a:	d107      	bne.n	800727c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f001 f894 	bl	80083a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	691b      	ldr	r3, [r3, #16]
 8007282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007286:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800728a:	d10e      	bne.n	80072aa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007296:	2b80      	cmp	r3, #128	; 0x80
 8007298:	d107      	bne.n	80072aa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80072a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f001 f887 	bl	80083b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	691b      	ldr	r3, [r3, #16]
 80072b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072b4:	2b40      	cmp	r3, #64	; 0x40
 80072b6:	d10e      	bne.n	80072d6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072c2:	2b40      	cmp	r3, #64	; 0x40
 80072c4:	d107      	bne.n	80072d6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80072ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 fadd 	bl	8007890 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	f003 0320 	and.w	r3, r3, #32
 80072e0:	2b20      	cmp	r3, #32
 80072e2:	d10e      	bne.n	8007302 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68db      	ldr	r3, [r3, #12]
 80072ea:	f003 0320 	and.w	r3, r3, #32
 80072ee:	2b20      	cmp	r3, #32
 80072f0:	d107      	bne.n	8007302 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f06f 0220 	mvn.w	r2, #32
 80072fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f001 f847 	bl	8008390 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007302:	bf00      	nop
 8007304:	3708      	adds	r7, #8
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}

0800730a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800730a:	b580      	push	{r7, lr}
 800730c:	b084      	sub	sp, #16
 800730e:	af00      	add	r7, sp, #0
 8007310:	60f8      	str	r0, [r7, #12]
 8007312:	60b9      	str	r1, [r7, #8]
 8007314:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800731c:	2b01      	cmp	r3, #1
 800731e:	d101      	bne.n	8007324 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007320:	2302      	movs	r3, #2
 8007322:	e082      	b.n	800742a <HAL_TIM_IC_ConfigChannel+0x120>
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d11b      	bne.n	800736a <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6818      	ldr	r0, [r3, #0]
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	6819      	ldr	r1, [r3, #0]
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	685a      	ldr	r2, [r3, #4]
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	68db      	ldr	r3, [r3, #12]
 8007342:	f000 fdad 	bl	8007ea0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	699a      	ldr	r2, [r3, #24]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f022 020c 	bic.w	r2, r2, #12
 8007354:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	6999      	ldr	r1, [r3, #24]
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	689a      	ldr	r2, [r3, #8]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	430a      	orrs	r2, r1
 8007366:	619a      	str	r2, [r3, #24]
 8007368:	e05a      	b.n	8007420 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2b04      	cmp	r3, #4
 800736e:	d11c      	bne.n	80073aa <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6818      	ldr	r0, [r3, #0]
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	6819      	ldr	r1, [r3, #0]
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	f000 fe31 	bl	8007fe6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	699a      	ldr	r2, [r3, #24]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007392:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	6999      	ldr	r1, [r3, #24]
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	021a      	lsls	r2, r3, #8
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	430a      	orrs	r2, r1
 80073a6:	619a      	str	r2, [r3, #24]
 80073a8:	e03a      	b.n	8007420 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2b08      	cmp	r3, #8
 80073ae:	d11b      	bne.n	80073e8 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6818      	ldr	r0, [r3, #0]
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	6819      	ldr	r1, [r3, #0]
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	685a      	ldr	r2, [r3, #4]
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	f000 fe7e 	bl	80080c0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	69da      	ldr	r2, [r3, #28]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 020c 	bic.w	r2, r2, #12
 80073d2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	69d9      	ldr	r1, [r3, #28]
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	689a      	ldr	r2, [r3, #8]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	430a      	orrs	r2, r1
 80073e4:	61da      	str	r2, [r3, #28]
 80073e6:	e01b      	b.n	8007420 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	6818      	ldr	r0, [r3, #0]
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	6819      	ldr	r1, [r3, #0]
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	685a      	ldr	r2, [r3, #4]
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	f000 fe9e 	bl	8008138 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	69da      	ldr	r2, [r3, #28]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800740a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	69d9      	ldr	r1, [r3, #28]
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	021a      	lsls	r2, r3, #8
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	430a      	orrs	r2, r1
 800741e:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
	...

08007434 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007446:	2b01      	cmp	r3, #1
 8007448:	d101      	bne.n	800744e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800744a:	2302      	movs	r3, #2
 800744c:	e0fd      	b.n	800764a <HAL_TIM_PWM_ConfigChannel+0x216>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2201      	movs	r2, #1
 8007452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2b14      	cmp	r3, #20
 800745a:	f200 80f0 	bhi.w	800763e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800745e:	a201      	add	r2, pc, #4	; (adr r2, 8007464 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007464:	080074b9 	.word	0x080074b9
 8007468:	0800763f 	.word	0x0800763f
 800746c:	0800763f 	.word	0x0800763f
 8007470:	0800763f 	.word	0x0800763f
 8007474:	080074f9 	.word	0x080074f9
 8007478:	0800763f 	.word	0x0800763f
 800747c:	0800763f 	.word	0x0800763f
 8007480:	0800763f 	.word	0x0800763f
 8007484:	0800753b 	.word	0x0800753b
 8007488:	0800763f 	.word	0x0800763f
 800748c:	0800763f 	.word	0x0800763f
 8007490:	0800763f 	.word	0x0800763f
 8007494:	0800757b 	.word	0x0800757b
 8007498:	0800763f 	.word	0x0800763f
 800749c:	0800763f 	.word	0x0800763f
 80074a0:	0800763f 	.word	0x0800763f
 80074a4:	080075bd 	.word	0x080075bd
 80074a8:	0800763f 	.word	0x0800763f
 80074ac:	0800763f 	.word	0x0800763f
 80074b0:	0800763f 	.word	0x0800763f
 80074b4:	080075fd 	.word	0x080075fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68b9      	ldr	r1, [r7, #8]
 80074be:	4618      	mov	r0, r3
 80074c0:	f000 fa90 	bl	80079e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	699a      	ldr	r2, [r3, #24]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f042 0208 	orr.w	r2, r2, #8
 80074d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	699a      	ldr	r2, [r3, #24]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f022 0204 	bic.w	r2, r2, #4
 80074e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	6999      	ldr	r1, [r3, #24]
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	691a      	ldr	r2, [r3, #16]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	430a      	orrs	r2, r1
 80074f4:	619a      	str	r2, [r3, #24]
      break;
 80074f6:	e0a3      	b.n	8007640 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	68b9      	ldr	r1, [r7, #8]
 80074fe:	4618      	mov	r0, r3
 8007500:	f000 fae2 	bl	8007ac8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	699a      	ldr	r2, [r3, #24]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007512:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	699a      	ldr	r2, [r3, #24]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007522:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	6999      	ldr	r1, [r3, #24]
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	691b      	ldr	r3, [r3, #16]
 800752e:	021a      	lsls	r2, r3, #8
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	430a      	orrs	r2, r1
 8007536:	619a      	str	r2, [r3, #24]
      break;
 8007538:	e082      	b.n	8007640 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68b9      	ldr	r1, [r7, #8]
 8007540:	4618      	mov	r0, r3
 8007542:	f000 fb39 	bl	8007bb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	69da      	ldr	r2, [r3, #28]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f042 0208 	orr.w	r2, r2, #8
 8007554:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	69da      	ldr	r2, [r3, #28]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f022 0204 	bic.w	r2, r2, #4
 8007564:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	69d9      	ldr	r1, [r3, #28]
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	691a      	ldr	r2, [r3, #16]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	430a      	orrs	r2, r1
 8007576:	61da      	str	r2, [r3, #28]
      break;
 8007578:	e062      	b.n	8007640 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	68b9      	ldr	r1, [r7, #8]
 8007580:	4618      	mov	r0, r3
 8007582:	f000 fb8f 	bl	8007ca4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	69da      	ldr	r2, [r3, #28]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007594:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	69da      	ldr	r2, [r3, #28]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	69d9      	ldr	r1, [r3, #28]
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	021a      	lsls	r2, r3, #8
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	430a      	orrs	r2, r1
 80075b8:	61da      	str	r2, [r3, #28]
      break;
 80075ba:	e041      	b.n	8007640 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68b9      	ldr	r1, [r7, #8]
 80075c2:	4618      	mov	r0, r3
 80075c4:	f000 fbc6 	bl	8007d54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f042 0208 	orr.w	r2, r2, #8
 80075d6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f022 0204 	bic.w	r2, r2, #4
 80075e6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	691a      	ldr	r2, [r3, #16]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	430a      	orrs	r2, r1
 80075f8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80075fa:	e021      	b.n	8007640 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	68b9      	ldr	r1, [r7, #8]
 8007602:	4618      	mov	r0, r3
 8007604:	f000 fbf8 	bl	8007df8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007616:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007626:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	691b      	ldr	r3, [r3, #16]
 8007632:	021a      	lsls	r2, r3, #8
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	430a      	orrs	r2, r1
 800763a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800763c:	e000      	b.n	8007640 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800763e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	3710      	adds	r7, #16
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop

08007654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007664:	2b01      	cmp	r3, #1
 8007666:	d101      	bne.n	800766c <HAL_TIM_ConfigClockSource+0x18>
 8007668:	2302      	movs	r3, #2
 800766a:	e0b3      	b.n	80077d4 <HAL_TIM_ConfigClockSource+0x180>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2202      	movs	r2, #2
 8007678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007684:	68fa      	ldr	r2, [r7, #12]
 8007686:	4b55      	ldr	r3, [pc, #340]	; (80077dc <HAL_TIM_ConfigClockSource+0x188>)
 8007688:	4013      	ands	r3, r2
 800768a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007692:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076a4:	d03e      	beq.n	8007724 <HAL_TIM_ConfigClockSource+0xd0>
 80076a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076aa:	f200 8087 	bhi.w	80077bc <HAL_TIM_ConfigClockSource+0x168>
 80076ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076b2:	f000 8085 	beq.w	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076ba:	d87f      	bhi.n	80077bc <HAL_TIM_ConfigClockSource+0x168>
 80076bc:	2b70      	cmp	r3, #112	; 0x70
 80076be:	d01a      	beq.n	80076f6 <HAL_TIM_ConfigClockSource+0xa2>
 80076c0:	2b70      	cmp	r3, #112	; 0x70
 80076c2:	d87b      	bhi.n	80077bc <HAL_TIM_ConfigClockSource+0x168>
 80076c4:	2b60      	cmp	r3, #96	; 0x60
 80076c6:	d050      	beq.n	800776a <HAL_TIM_ConfigClockSource+0x116>
 80076c8:	2b60      	cmp	r3, #96	; 0x60
 80076ca:	d877      	bhi.n	80077bc <HAL_TIM_ConfigClockSource+0x168>
 80076cc:	2b50      	cmp	r3, #80	; 0x50
 80076ce:	d03c      	beq.n	800774a <HAL_TIM_ConfigClockSource+0xf6>
 80076d0:	2b50      	cmp	r3, #80	; 0x50
 80076d2:	d873      	bhi.n	80077bc <HAL_TIM_ConfigClockSource+0x168>
 80076d4:	2b40      	cmp	r3, #64	; 0x40
 80076d6:	d058      	beq.n	800778a <HAL_TIM_ConfigClockSource+0x136>
 80076d8:	2b40      	cmp	r3, #64	; 0x40
 80076da:	d86f      	bhi.n	80077bc <HAL_TIM_ConfigClockSource+0x168>
 80076dc:	2b30      	cmp	r3, #48	; 0x30
 80076de:	d064      	beq.n	80077aa <HAL_TIM_ConfigClockSource+0x156>
 80076e0:	2b30      	cmp	r3, #48	; 0x30
 80076e2:	d86b      	bhi.n	80077bc <HAL_TIM_ConfigClockSource+0x168>
 80076e4:	2b20      	cmp	r3, #32
 80076e6:	d060      	beq.n	80077aa <HAL_TIM_ConfigClockSource+0x156>
 80076e8:	2b20      	cmp	r3, #32
 80076ea:	d867      	bhi.n	80077bc <HAL_TIM_ConfigClockSource+0x168>
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d05c      	beq.n	80077aa <HAL_TIM_ConfigClockSource+0x156>
 80076f0:	2b10      	cmp	r3, #16
 80076f2:	d05a      	beq.n	80077aa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80076f4:	e062      	b.n	80077bc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6818      	ldr	r0, [r3, #0]
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	6899      	ldr	r1, [r3, #8]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	685a      	ldr	r2, [r3, #4]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	f000 fd6f 	bl	80081e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007718:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	609a      	str	r2, [r3, #8]
      break;
 8007722:	e04e      	b.n	80077c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6818      	ldr	r0, [r3, #0]
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	6899      	ldr	r1, [r3, #8]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	685a      	ldr	r2, [r3, #4]
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	f000 fd58 	bl	80081e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	689a      	ldr	r2, [r3, #8]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007746:	609a      	str	r2, [r3, #8]
      break;
 8007748:	e03b      	b.n	80077c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6818      	ldr	r0, [r3, #0]
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	6859      	ldr	r1, [r3, #4]
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	461a      	mov	r2, r3
 8007758:	f000 fc16 	bl	8007f88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2150      	movs	r1, #80	; 0x50
 8007762:	4618      	mov	r0, r3
 8007764:	f000 fd25 	bl	80081b2 <TIM_ITRx_SetConfig>
      break;
 8007768:	e02b      	b.n	80077c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6818      	ldr	r0, [r3, #0]
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	6859      	ldr	r1, [r3, #4]
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	461a      	mov	r2, r3
 8007778:	f000 fc72 	bl	8008060 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2160      	movs	r1, #96	; 0x60
 8007782:	4618      	mov	r0, r3
 8007784:	f000 fd15 	bl	80081b2 <TIM_ITRx_SetConfig>
      break;
 8007788:	e01b      	b.n	80077c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6818      	ldr	r0, [r3, #0]
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	6859      	ldr	r1, [r3, #4]
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	68db      	ldr	r3, [r3, #12]
 8007796:	461a      	mov	r2, r3
 8007798:	f000 fbf6 	bl	8007f88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2140      	movs	r1, #64	; 0x40
 80077a2:	4618      	mov	r0, r3
 80077a4:	f000 fd05 	bl	80081b2 <TIM_ITRx_SetConfig>
      break;
 80077a8:	e00b      	b.n	80077c2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4619      	mov	r1, r3
 80077b4:	4610      	mov	r0, r2
 80077b6:	f000 fcfc 	bl	80081b2 <TIM_ITRx_SetConfig>
        break;
 80077ba:	e002      	b.n	80077c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80077bc:	bf00      	nop
 80077be:	e000      	b.n	80077c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80077c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2201      	movs	r2, #1
 80077c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077d2:	2300      	movs	r3, #0
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3710      	adds	r7, #16
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	fffeff88 	.word	0xfffeff88

080077e0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b085      	sub	sp, #20
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80077ea:	2300      	movs	r3, #0
 80077ec:	60fb      	str	r3, [r7, #12]
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	2b0c      	cmp	r3, #12
 80077f2:	d831      	bhi.n	8007858 <HAL_TIM_ReadCapturedValue+0x78>
 80077f4:	a201      	add	r2, pc, #4	; (adr r2, 80077fc <HAL_TIM_ReadCapturedValue+0x1c>)
 80077f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fa:	bf00      	nop
 80077fc:	08007831 	.word	0x08007831
 8007800:	08007859 	.word	0x08007859
 8007804:	08007859 	.word	0x08007859
 8007808:	08007859 	.word	0x08007859
 800780c:	0800783b 	.word	0x0800783b
 8007810:	08007859 	.word	0x08007859
 8007814:	08007859 	.word	0x08007859
 8007818:	08007859 	.word	0x08007859
 800781c:	08007845 	.word	0x08007845
 8007820:	08007859 	.word	0x08007859
 8007824:	08007859 	.word	0x08007859
 8007828:	08007859 	.word	0x08007859
 800782c:	0800784f 	.word	0x0800784f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007836:	60fb      	str	r3, [r7, #12]

      break;
 8007838:	e00f      	b.n	800785a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007840:	60fb      	str	r3, [r7, #12]

      break;
 8007842:	e00a      	b.n	800785a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800784a:	60fb      	str	r3, [r7, #12]

      break;
 800784c:	e005      	b.n	800785a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007854:	60fb      	str	r3, [r7, #12]

      break;
 8007856:	e000      	b.n	800785a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007858:	bf00      	nop
  }

  return tmpreg;
 800785a:	68fb      	ldr	r3, [r7, #12]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3714      	adds	r7, #20
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007870:	bf00      	nop
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007884:	bf00      	nop
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007898:	bf00      	nop
 800789a:	370c      	adds	r7, #12
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b085      	sub	sp, #20
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a40      	ldr	r2, [pc, #256]	; (80079b8 <TIM_Base_SetConfig+0x114>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d013      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078c2:	d00f      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a3d      	ldr	r2, [pc, #244]	; (80079bc <TIM_Base_SetConfig+0x118>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d00b      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a3c      	ldr	r2, [pc, #240]	; (80079c0 <TIM_Base_SetConfig+0x11c>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d007      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a3b      	ldr	r2, [pc, #236]	; (80079c4 <TIM_Base_SetConfig+0x120>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d003      	beq.n	80078e4 <TIM_Base_SetConfig+0x40>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a3a      	ldr	r2, [pc, #232]	; (80079c8 <TIM_Base_SetConfig+0x124>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d108      	bne.n	80078f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a2f      	ldr	r2, [pc, #188]	; (80079b8 <TIM_Base_SetConfig+0x114>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d02b      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007904:	d027      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a2c      	ldr	r2, [pc, #176]	; (80079bc <TIM_Base_SetConfig+0x118>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d023      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a2b      	ldr	r2, [pc, #172]	; (80079c0 <TIM_Base_SetConfig+0x11c>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d01f      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a2a      	ldr	r2, [pc, #168]	; (80079c4 <TIM_Base_SetConfig+0x120>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d01b      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a29      	ldr	r2, [pc, #164]	; (80079c8 <TIM_Base_SetConfig+0x124>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d017      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a28      	ldr	r2, [pc, #160]	; (80079cc <TIM_Base_SetConfig+0x128>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d013      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a27      	ldr	r2, [pc, #156]	; (80079d0 <TIM_Base_SetConfig+0x12c>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d00f      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a26      	ldr	r2, [pc, #152]	; (80079d4 <TIM_Base_SetConfig+0x130>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d00b      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a25      	ldr	r2, [pc, #148]	; (80079d8 <TIM_Base_SetConfig+0x134>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d007      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a24      	ldr	r2, [pc, #144]	; (80079dc <TIM_Base_SetConfig+0x138>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d003      	beq.n	8007956 <TIM_Base_SetConfig+0xb2>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a23      	ldr	r2, [pc, #140]	; (80079e0 <TIM_Base_SetConfig+0x13c>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d108      	bne.n	8007968 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800795c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	4313      	orrs	r3, r2
 8007966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	695b      	ldr	r3, [r3, #20]
 8007972:	4313      	orrs	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	68fa      	ldr	r2, [r7, #12]
 800797a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	689a      	ldr	r2, [r3, #8]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a0a      	ldr	r2, [pc, #40]	; (80079b8 <TIM_Base_SetConfig+0x114>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d003      	beq.n	800799c <TIM_Base_SetConfig+0xf8>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a0c      	ldr	r2, [pc, #48]	; (80079c8 <TIM_Base_SetConfig+0x124>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d103      	bne.n	80079a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	691a      	ldr	r2, [r3, #16]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	615a      	str	r2, [r3, #20]
}
 80079aa:	bf00      	nop
 80079ac:	3714      	adds	r7, #20
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr
 80079b6:	bf00      	nop
 80079b8:	40010000 	.word	0x40010000
 80079bc:	40000400 	.word	0x40000400
 80079c0:	40000800 	.word	0x40000800
 80079c4:	40000c00 	.word	0x40000c00
 80079c8:	40010400 	.word	0x40010400
 80079cc:	40014000 	.word	0x40014000
 80079d0:	40014400 	.word	0x40014400
 80079d4:	40014800 	.word	0x40014800
 80079d8:	40001800 	.word	0x40001800
 80079dc:	40001c00 	.word	0x40001c00
 80079e0:	40002000 	.word	0x40002000

080079e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b087      	sub	sp, #28
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	f023 0201 	bic.w	r2, r3, #1
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007a0c:	68fa      	ldr	r2, [r7, #12]
 8007a0e:	4b2b      	ldr	r3, [pc, #172]	; (8007abc <TIM_OC1_SetConfig+0xd8>)
 8007a10:	4013      	ands	r3, r2
 8007a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f023 0303 	bic.w	r3, r3, #3
 8007a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	f023 0302 	bic.w	r3, r3, #2
 8007a2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a21      	ldr	r2, [pc, #132]	; (8007ac0 <TIM_OC1_SetConfig+0xdc>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d003      	beq.n	8007a48 <TIM_OC1_SetConfig+0x64>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a20      	ldr	r2, [pc, #128]	; (8007ac4 <TIM_OC1_SetConfig+0xe0>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d10c      	bne.n	8007a62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	f023 0308 	bic.w	r3, r3, #8
 8007a4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	68db      	ldr	r3, [r3, #12]
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	f023 0304 	bic.w	r3, r3, #4
 8007a60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a16      	ldr	r2, [pc, #88]	; (8007ac0 <TIM_OC1_SetConfig+0xdc>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d003      	beq.n	8007a72 <TIM_OC1_SetConfig+0x8e>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a15      	ldr	r2, [pc, #84]	; (8007ac4 <TIM_OC1_SetConfig+0xe0>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d111      	bne.n	8007a96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	695b      	ldr	r3, [r3, #20]
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	693a      	ldr	r2, [r7, #16]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	693a      	ldr	r2, [r7, #16]
 8007a9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	68fa      	ldr	r2, [r7, #12]
 8007aa0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	685a      	ldr	r2, [r3, #4]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	697a      	ldr	r2, [r7, #20]
 8007aae:	621a      	str	r2, [r3, #32]
}
 8007ab0:	bf00      	nop
 8007ab2:	371c      	adds	r7, #28
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr
 8007abc:	fffeff8f 	.word	0xfffeff8f
 8007ac0:	40010000 	.word	0x40010000
 8007ac4:	40010400 	.word	0x40010400

08007ac8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	f023 0210 	bic.w	r2, r3, #16
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	4b2e      	ldr	r3, [pc, #184]	; (8007bac <TIM_OC2_SetConfig+0xe4>)
 8007af4:	4013      	ands	r3, r2
 8007af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007afe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	021b      	lsls	r3, r3, #8
 8007b06:	68fa      	ldr	r2, [r7, #12]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f023 0320 	bic.w	r3, r3, #32
 8007b12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	011b      	lsls	r3, r3, #4
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4a23      	ldr	r2, [pc, #140]	; (8007bb0 <TIM_OC2_SetConfig+0xe8>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d003      	beq.n	8007b30 <TIM_OC2_SetConfig+0x68>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a22      	ldr	r2, [pc, #136]	; (8007bb4 <TIM_OC2_SetConfig+0xec>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d10d      	bne.n	8007b4c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	011b      	lsls	r3, r3, #4
 8007b3e:	697a      	ldr	r2, [r7, #20]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a18      	ldr	r2, [pc, #96]	; (8007bb0 <TIM_OC2_SetConfig+0xe8>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d003      	beq.n	8007b5c <TIM_OC2_SetConfig+0x94>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4a17      	ldr	r2, [pc, #92]	; (8007bb4 <TIM_OC2_SetConfig+0xec>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d113      	bne.n	8007b84 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	695b      	ldr	r3, [r3, #20]
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	693a      	ldr	r2, [r7, #16]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	699b      	ldr	r3, [r3, #24]
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	693a      	ldr	r2, [r7, #16]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	693a      	ldr	r2, [r7, #16]
 8007b88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	68fa      	ldr	r2, [r7, #12]
 8007b8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	685a      	ldr	r2, [r3, #4]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	697a      	ldr	r2, [r7, #20]
 8007b9c:	621a      	str	r2, [r3, #32]
}
 8007b9e:	bf00      	nop
 8007ba0:	371c      	adds	r7, #28
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	feff8fff 	.word	0xfeff8fff
 8007bb0:	40010000 	.word	0x40010000
 8007bb4:	40010400 	.word	0x40010400

08007bb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b087      	sub	sp, #28
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6a1b      	ldr	r3, [r3, #32]
 8007bd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	69db      	ldr	r3, [r3, #28]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	4b2d      	ldr	r3, [pc, #180]	; (8007c98 <TIM_OC3_SetConfig+0xe0>)
 8007be4:	4013      	ands	r3, r2
 8007be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f023 0303 	bic.w	r3, r3, #3
 8007bee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	021b      	lsls	r3, r3, #8
 8007c08:	697a      	ldr	r2, [r7, #20]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	4a22      	ldr	r2, [pc, #136]	; (8007c9c <TIM_OC3_SetConfig+0xe4>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d003      	beq.n	8007c1e <TIM_OC3_SetConfig+0x66>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a21      	ldr	r2, [pc, #132]	; (8007ca0 <TIM_OC3_SetConfig+0xe8>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d10d      	bne.n	8007c3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	021b      	lsls	r3, r3, #8
 8007c2c:	697a      	ldr	r2, [r7, #20]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4a17      	ldr	r2, [pc, #92]	; (8007c9c <TIM_OC3_SetConfig+0xe4>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d003      	beq.n	8007c4a <TIM_OC3_SetConfig+0x92>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	4a16      	ldr	r2, [pc, #88]	; (8007ca0 <TIM_OC3_SetConfig+0xe8>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d113      	bne.n	8007c72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	695b      	ldr	r3, [r3, #20]
 8007c5e:	011b      	lsls	r3, r3, #4
 8007c60:	693a      	ldr	r2, [r7, #16]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	699b      	ldr	r3, [r3, #24]
 8007c6a:	011b      	lsls	r3, r3, #4
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	693a      	ldr	r2, [r7, #16]
 8007c76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	68fa      	ldr	r2, [r7, #12]
 8007c7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	685a      	ldr	r2, [r3, #4]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	697a      	ldr	r2, [r7, #20]
 8007c8a:	621a      	str	r2, [r3, #32]
}
 8007c8c:	bf00      	nop
 8007c8e:	371c      	adds	r7, #28
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr
 8007c98:	fffeff8f 	.word	0xfffeff8f
 8007c9c:	40010000 	.word	0x40010000
 8007ca0:	40010400 	.word	0x40010400

08007ca4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b087      	sub	sp, #28
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6a1b      	ldr	r3, [r3, #32]
 8007cb2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a1b      	ldr	r3, [r3, #32]
 8007cbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	685b      	ldr	r3, [r3, #4]
 8007cc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	69db      	ldr	r3, [r3, #28]
 8007cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ccc:	68fa      	ldr	r2, [r7, #12]
 8007cce:	4b1e      	ldr	r3, [pc, #120]	; (8007d48 <TIM_OC4_SetConfig+0xa4>)
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	021b      	lsls	r3, r3, #8
 8007ce2:	68fa      	ldr	r2, [r7, #12]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007cee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	031b      	lsls	r3, r3, #12
 8007cf6:	693a      	ldr	r2, [r7, #16]
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a13      	ldr	r2, [pc, #76]	; (8007d4c <TIM_OC4_SetConfig+0xa8>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d003      	beq.n	8007d0c <TIM_OC4_SetConfig+0x68>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4a12      	ldr	r2, [pc, #72]	; (8007d50 <TIM_OC4_SetConfig+0xac>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d109      	bne.n	8007d20 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	019b      	lsls	r3, r3, #6
 8007d1a:	697a      	ldr	r2, [r7, #20]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	697a      	ldr	r2, [r7, #20]
 8007d24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	685a      	ldr	r2, [r3, #4]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	621a      	str	r2, [r3, #32]
}
 8007d3a:	bf00      	nop
 8007d3c:	371c      	adds	r7, #28
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	feff8fff 	.word	0xfeff8fff
 8007d4c:	40010000 	.word	0x40010000
 8007d50:	40010400 	.word	0x40010400

08007d54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b087      	sub	sp, #28
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6a1b      	ldr	r3, [r3, #32]
 8007d6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	4b1b      	ldr	r3, [pc, #108]	; (8007dec <TIM_OC5_SetConfig+0x98>)
 8007d80:	4013      	ands	r3, r2
 8007d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007d94:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	041b      	lsls	r3, r3, #16
 8007d9c:	693a      	ldr	r2, [r7, #16]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a12      	ldr	r2, [pc, #72]	; (8007df0 <TIM_OC5_SetConfig+0x9c>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d003      	beq.n	8007db2 <TIM_OC5_SetConfig+0x5e>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a11      	ldr	r2, [pc, #68]	; (8007df4 <TIM_OC5_SetConfig+0xa0>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d109      	bne.n	8007dc6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007db8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	695b      	ldr	r3, [r3, #20]
 8007dbe:	021b      	lsls	r3, r3, #8
 8007dc0:	697a      	ldr	r2, [r7, #20]
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	697a      	ldr	r2, [r7, #20]
 8007dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	68fa      	ldr	r2, [r7, #12]
 8007dd0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	685a      	ldr	r2, [r3, #4]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	693a      	ldr	r2, [r7, #16]
 8007dde:	621a      	str	r2, [r3, #32]
}
 8007de0:	bf00      	nop
 8007de2:	371c      	adds	r7, #28
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr
 8007dec:	fffeff8f 	.word	0xfffeff8f
 8007df0:	40010000 	.word	0x40010000
 8007df4:	40010400 	.word	0x40010400

08007df8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b087      	sub	sp, #28
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6a1b      	ldr	r3, [r3, #32]
 8007e06:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6a1b      	ldr	r3, [r3, #32]
 8007e12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e20:	68fa      	ldr	r2, [r7, #12]
 8007e22:	4b1c      	ldr	r3, [pc, #112]	; (8007e94 <TIM_OC6_SetConfig+0x9c>)
 8007e24:	4013      	ands	r3, r2
 8007e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	021b      	lsls	r3, r3, #8
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007e3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	051b      	lsls	r3, r3, #20
 8007e42:	693a      	ldr	r2, [r7, #16]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	4a13      	ldr	r2, [pc, #76]	; (8007e98 <TIM_OC6_SetConfig+0xa0>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d003      	beq.n	8007e58 <TIM_OC6_SetConfig+0x60>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	4a12      	ldr	r2, [pc, #72]	; (8007e9c <TIM_OC6_SetConfig+0xa4>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d109      	bne.n	8007e6c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007e5e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	695b      	ldr	r3, [r3, #20]
 8007e64:	029b      	lsls	r3, r3, #10
 8007e66:	697a      	ldr	r2, [r7, #20]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	697a      	ldr	r2, [r7, #20]
 8007e70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	685a      	ldr	r2, [r3, #4]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	693a      	ldr	r2, [r7, #16]
 8007e84:	621a      	str	r2, [r3, #32]
}
 8007e86:	bf00      	nop
 8007e88:	371c      	adds	r7, #28
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	feff8fff 	.word	0xfeff8fff
 8007e98:	40010000 	.word	0x40010000
 8007e9c:	40010400 	.word	0x40010400

08007ea0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b087      	sub	sp, #28
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	607a      	str	r2, [r7, #4]
 8007eac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6a1b      	ldr	r3, [r3, #32]
 8007eb2:	f023 0201 	bic.w	r2, r3, #1
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	699b      	ldr	r3, [r3, #24]
 8007ebe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6a1b      	ldr	r3, [r3, #32]
 8007ec4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	4a28      	ldr	r2, [pc, #160]	; (8007f6c <TIM_TI1_SetConfig+0xcc>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d01b      	beq.n	8007f06 <TIM_TI1_SetConfig+0x66>
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ed4:	d017      	beq.n	8007f06 <TIM_TI1_SetConfig+0x66>
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	4a25      	ldr	r2, [pc, #148]	; (8007f70 <TIM_TI1_SetConfig+0xd0>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d013      	beq.n	8007f06 <TIM_TI1_SetConfig+0x66>
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	4a24      	ldr	r2, [pc, #144]	; (8007f74 <TIM_TI1_SetConfig+0xd4>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d00f      	beq.n	8007f06 <TIM_TI1_SetConfig+0x66>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	4a23      	ldr	r2, [pc, #140]	; (8007f78 <TIM_TI1_SetConfig+0xd8>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d00b      	beq.n	8007f06 <TIM_TI1_SetConfig+0x66>
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	4a22      	ldr	r2, [pc, #136]	; (8007f7c <TIM_TI1_SetConfig+0xdc>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d007      	beq.n	8007f06 <TIM_TI1_SetConfig+0x66>
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	4a21      	ldr	r2, [pc, #132]	; (8007f80 <TIM_TI1_SetConfig+0xe0>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d003      	beq.n	8007f06 <TIM_TI1_SetConfig+0x66>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	4a20      	ldr	r2, [pc, #128]	; (8007f84 <TIM_TI1_SetConfig+0xe4>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d101      	bne.n	8007f0a <TIM_TI1_SetConfig+0x6a>
 8007f06:	2301      	movs	r3, #1
 8007f08:	e000      	b.n	8007f0c <TIM_TI1_SetConfig+0x6c>
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d008      	beq.n	8007f22 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	f023 0303 	bic.w	r3, r3, #3
 8007f16:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007f18:	697a      	ldr	r2, [r7, #20]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	617b      	str	r3, [r7, #20]
 8007f20:	e003      	b.n	8007f2a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	f043 0301 	orr.w	r3, r3, #1
 8007f28:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	011b      	lsls	r3, r3, #4
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f023 030a 	bic.w	r3, r3, #10
 8007f44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	f003 030a 	and.w	r3, r3, #10
 8007f4c:	693a      	ldr	r2, [r7, #16]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	697a      	ldr	r2, [r7, #20]
 8007f56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	693a      	ldr	r2, [r7, #16]
 8007f5c:	621a      	str	r2, [r3, #32]
}
 8007f5e:	bf00      	nop
 8007f60:	371c      	adds	r7, #28
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr
 8007f6a:	bf00      	nop
 8007f6c:	40010000 	.word	0x40010000
 8007f70:	40000400 	.word	0x40000400
 8007f74:	40000800 	.word	0x40000800
 8007f78:	40000c00 	.word	0x40000c00
 8007f7c:	40010400 	.word	0x40010400
 8007f80:	40014000 	.word	0x40014000
 8007f84:	40001800 	.word	0x40001800

08007f88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b087      	sub	sp, #28
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
 8007f98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	f023 0201 	bic.w	r2, r3, #1
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	011b      	lsls	r3, r3, #4
 8007fb8:	693a      	ldr	r2, [r7, #16]
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	f023 030a 	bic.w	r3, r3, #10
 8007fc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007fc6:	697a      	ldr	r2, [r7, #20]
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	693a      	ldr	r2, [r7, #16]
 8007fd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	697a      	ldr	r2, [r7, #20]
 8007fd8:	621a      	str	r2, [r3, #32]
}
 8007fda:	bf00      	nop
 8007fdc:	371c      	adds	r7, #28
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr

08007fe6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007fe6:	b480      	push	{r7}
 8007fe8:	b087      	sub	sp, #28
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	60f8      	str	r0, [r7, #12]
 8007fee:	60b9      	str	r1, [r7, #8]
 8007ff0:	607a      	str	r2, [r7, #4]
 8007ff2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6a1b      	ldr	r3, [r3, #32]
 8007ff8:	f023 0210 	bic.w	r2, r3, #16
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	699b      	ldr	r3, [r3, #24]
 8008004:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008012:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	021b      	lsls	r3, r3, #8
 8008018:	697a      	ldr	r2, [r7, #20]
 800801a:	4313      	orrs	r3, r2
 800801c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008024:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	031b      	lsls	r3, r3, #12
 800802a:	b29b      	uxth	r3, r3
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	4313      	orrs	r3, r2
 8008030:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008038:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	011b      	lsls	r3, r3, #4
 800803e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	4313      	orrs	r3, r2
 8008046:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	697a      	ldr	r2, [r7, #20]
 800804c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	621a      	str	r2, [r3, #32]
}
 8008054:	bf00      	nop
 8008056:	371c      	adds	r7, #28
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008060:	b480      	push	{r7}
 8008062:	b087      	sub	sp, #28
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6a1b      	ldr	r3, [r3, #32]
 8008070:	f023 0210 	bic.w	r2, r3, #16
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	699b      	ldr	r3, [r3, #24]
 800807c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	6a1b      	ldr	r3, [r3, #32]
 8008082:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800808a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	031b      	lsls	r3, r3, #12
 8008090:	697a      	ldr	r2, [r7, #20]
 8008092:	4313      	orrs	r3, r2
 8008094:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800809c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	011b      	lsls	r3, r3, #4
 80080a2:	693a      	ldr	r2, [r7, #16]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	697a      	ldr	r2, [r7, #20]
 80080ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	693a      	ldr	r2, [r7, #16]
 80080b2:	621a      	str	r2, [r3, #32]
}
 80080b4:	bf00      	nop
 80080b6:	371c      	adds	r7, #28
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b087      	sub	sp, #28
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	607a      	str	r2, [r7, #4]
 80080cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6a1b      	ldr	r3, [r3, #32]
 80080d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	69db      	ldr	r3, [r3, #28]
 80080de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6a1b      	ldr	r3, [r3, #32]
 80080e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	f023 0303 	bic.w	r3, r3, #3
 80080ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	011b      	lsls	r3, r3, #4
 8008102:	b2db      	uxtb	r3, r3
 8008104:	697a      	ldr	r2, [r7, #20]
 8008106:	4313      	orrs	r3, r2
 8008108:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008110:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	021b      	lsls	r3, r3, #8
 8008116:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	4313      	orrs	r3, r2
 800811e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	697a      	ldr	r2, [r7, #20]
 8008124:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	693a      	ldr	r2, [r7, #16]
 800812a:	621a      	str	r2, [r3, #32]
}
 800812c:	bf00      	nop
 800812e:	371c      	adds	r7, #28
 8008130:	46bd      	mov	sp, r7
 8008132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008136:	4770      	bx	lr

08008138 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008138:	b480      	push	{r7}
 800813a:	b087      	sub	sp, #28
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	607a      	str	r2, [r7, #4]
 8008144:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	6a1b      	ldr	r3, [r3, #32]
 800814a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	69db      	ldr	r3, [r3, #28]
 8008156:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6a1b      	ldr	r3, [r3, #32]
 800815c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008164:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	021b      	lsls	r3, r3, #8
 800816a:	697a      	ldr	r2, [r7, #20]
 800816c:	4313      	orrs	r3, r2
 800816e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008176:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	031b      	lsls	r3, r3, #12
 800817c:	b29b      	uxth	r3, r3
 800817e:	697a      	ldr	r2, [r7, #20]
 8008180:	4313      	orrs	r3, r2
 8008182:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800818a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	031b      	lsls	r3, r3, #12
 8008190:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008194:	693a      	ldr	r2, [r7, #16]
 8008196:	4313      	orrs	r3, r2
 8008198:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	697a      	ldr	r2, [r7, #20]
 800819e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	621a      	str	r2, [r3, #32]
}
 80081a6:	bf00      	nop
 80081a8:	371c      	adds	r7, #28
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b085      	sub	sp, #20
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
 80081ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80081ca:	683a      	ldr	r2, [r7, #0]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	f043 0307 	orr.w	r3, r3, #7
 80081d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	68fa      	ldr	r2, [r7, #12]
 80081da:	609a      	str	r2, [r3, #8]
}
 80081dc:	bf00      	nop
 80081de:	3714      	adds	r7, #20
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b087      	sub	sp, #28
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	60f8      	str	r0, [r7, #12]
 80081f0:	60b9      	str	r1, [r7, #8]
 80081f2:	607a      	str	r2, [r7, #4]
 80081f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008202:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	021a      	lsls	r2, r3, #8
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	431a      	orrs	r2, r3
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	4313      	orrs	r3, r2
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	4313      	orrs	r3, r2
 8008214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	697a      	ldr	r2, [r7, #20]
 800821a:	609a      	str	r2, [r3, #8]
}
 800821c:	bf00      	nop
 800821e:	371c      	adds	r7, #28
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008228:	b480      	push	{r7}
 800822a:	b087      	sub	sp, #28
 800822c:	af00      	add	r7, sp, #0
 800822e:	60f8      	str	r0, [r7, #12]
 8008230:	60b9      	str	r1, [r7, #8]
 8008232:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	f003 031f 	and.w	r3, r3, #31
 800823a:	2201      	movs	r2, #1
 800823c:	fa02 f303 	lsl.w	r3, r2, r3
 8008240:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6a1a      	ldr	r2, [r3, #32]
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	43db      	mvns	r3, r3
 800824a:	401a      	ands	r2, r3
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6a1a      	ldr	r2, [r3, #32]
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	f003 031f 	and.w	r3, r3, #31
 800825a:	6879      	ldr	r1, [r7, #4]
 800825c:	fa01 f303 	lsl.w	r3, r1, r3
 8008260:	431a      	orrs	r2, r3
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	621a      	str	r2, [r3, #32]
}
 8008266:	bf00      	nop
 8008268:	371c      	adds	r7, #28
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
	...

08008274 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008274:	b480      	push	{r7}
 8008276:	b085      	sub	sp, #20
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008284:	2b01      	cmp	r3, #1
 8008286:	d101      	bne.n	800828c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008288:	2302      	movs	r3, #2
 800828a:	e06d      	b.n	8008368 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2202      	movs	r2, #2
 8008298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a30      	ldr	r2, [pc, #192]	; (8008374 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d004      	beq.n	80082c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a2f      	ldr	r2, [pc, #188]	; (8008378 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d108      	bne.n	80082d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80082c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	4313      	orrs	r3, r2
 80082d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	4313      	orrs	r3, r2
 80082e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68fa      	ldr	r2, [r7, #12]
 80082ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a20      	ldr	r2, [pc, #128]	; (8008374 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d022      	beq.n	800833c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082fe:	d01d      	beq.n	800833c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a1d      	ldr	r2, [pc, #116]	; (800837c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d018      	beq.n	800833c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a1c      	ldr	r2, [pc, #112]	; (8008380 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d013      	beq.n	800833c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a1a      	ldr	r2, [pc, #104]	; (8008384 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d00e      	beq.n	800833c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a15      	ldr	r2, [pc, #84]	; (8008378 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d009      	beq.n	800833c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a16      	ldr	r2, [pc, #88]	; (8008388 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d004      	beq.n	800833c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a15      	ldr	r2, [pc, #84]	; (800838c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d10c      	bne.n	8008356 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008342:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	68ba      	ldr	r2, [r7, #8]
 800834a:	4313      	orrs	r3, r2
 800834c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68ba      	ldr	r2, [r7, #8]
 8008354:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2201      	movs	r2, #1
 800835a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008366:	2300      	movs	r3, #0
}
 8008368:	4618      	mov	r0, r3
 800836a:	3714      	adds	r7, #20
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr
 8008374:	40010000 	.word	0x40010000
 8008378:	40010400 	.word	0x40010400
 800837c:	40000400 	.word	0x40000400
 8008380:	40000800 	.word	0x40000800
 8008384:	40000c00 	.word	0x40000c00
 8008388:	40014000 	.word	0x40014000
 800838c:	40001800 	.word	0x40001800

08008390 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008398:	bf00      	nop
 800839a:	370c      	adds	r7, #12
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b083      	sub	sp, #12
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083ac:	bf00      	nop
 80083ae:	370c      	adds	r7, #12
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b083      	sub	sp, #12
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80083c0:	bf00      	nop
 80083c2:	370c      	adds	r7, #12
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr

080083cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b082      	sub	sp, #8
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d101      	bne.n	80083de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083da:	2301      	movs	r3, #1
 80083dc:	e040      	b.n	8008460 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d106      	bne.n	80083f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f7fa fb90 	bl	8002b14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2224      	movs	r2, #36	; 0x24
 80083f8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f022 0201 	bic.w	r2, r2, #1
 8008408:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 fa94 	bl	8008938 <UART_SetConfig>
 8008410:	4603      	mov	r3, r0
 8008412:	2b01      	cmp	r3, #1
 8008414:	d101      	bne.n	800841a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	e022      	b.n	8008460 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800841e:	2b00      	cmp	r3, #0
 8008420:	d002      	beq.n	8008428 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 fcea 	bl	8008dfc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	685a      	ldr	r2, [r3, #4]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008436:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	689a      	ldr	r2, [r3, #8]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008446:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	681a      	ldr	r2, [r3, #0]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f042 0201 	orr.w	r2, r2, #1
 8008456:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 fd71 	bl	8008f40 <UART_CheckIdleState>
 800845e:	4603      	mov	r3, r0
}
 8008460:	4618      	mov	r0, r3
 8008462:	3708      	adds	r7, #8
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	4613      	mov	r3, r2
 8008474:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800847a:	2b20      	cmp	r3, #32
 800847c:	d145      	bne.n	800850a <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d002      	beq.n	800848a <HAL_UART_Transmit_IT+0x22>
 8008484:	88fb      	ldrh	r3, [r7, #6]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d101      	bne.n	800848e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e03e      	b.n	800850c <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008494:	2b01      	cmp	r3, #1
 8008496:	d101      	bne.n	800849c <HAL_UART_Transmit_IT+0x34>
 8008498:	2302      	movs	r3, #2
 800849a:	e037      	b.n	800850c <HAL_UART_Transmit_IT+0xa4>
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	68ba      	ldr	r2, [r7, #8]
 80084a8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	88fa      	ldrh	r2, [r7, #6]
 80084ae:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	88fa      	ldrh	r2, [r7, #6]
 80084b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2200      	movs	r2, #0
 80084be:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2200      	movs	r2, #0
 80084c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2221      	movs	r2, #33	; 0x21
 80084cc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084d6:	d107      	bne.n	80084e8 <HAL_UART_Transmit_IT+0x80>
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d103      	bne.n	80084e8 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	4a0d      	ldr	r2, [pc, #52]	; (8008518 <HAL_UART_Transmit_IT+0xb0>)
 80084e4:	669a      	str	r2, [r3, #104]	; 0x68
 80084e6:	e002      	b.n	80084ee <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	4a0c      	ldr	r2, [pc, #48]	; (800851c <HAL_UART_Transmit_IT+0xb4>)
 80084ec:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008504:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8008506:	2300      	movs	r3, #0
 8008508:	e000      	b.n	800850c <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 800850a:	2302      	movs	r3, #2
  }
}
 800850c:	4618      	mov	r0, r3
 800850e:	3714      	adds	r7, #20
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr
 8008518:	0800919b 	.word	0x0800919b
 800851c:	08009129 	.word	0x08009129

08008520 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b088      	sub	sp, #32
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	69db      	ldr	r3, [r3, #28]
 800852e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008540:	69fa      	ldr	r2, [r7, #28]
 8008542:	f640 030f 	movw	r3, #2063	; 0x80f
 8008546:	4013      	ands	r3, r2
 8008548:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d113      	bne.n	8008578 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	f003 0320 	and.w	r3, r3, #32
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00e      	beq.n	8008578 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800855a:	69bb      	ldr	r3, [r7, #24]
 800855c:	f003 0320 	and.w	r3, r3, #32
 8008560:	2b00      	cmp	r3, #0
 8008562:	d009      	beq.n	8008578 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008568:	2b00      	cmp	r3, #0
 800856a:	f000 81b9 	beq.w	80088e0 <HAL_UART_IRQHandler+0x3c0>
      {
        huart->RxISR(huart);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	4798      	blx	r3
      }
      return;
 8008576:	e1b3      	b.n	80088e0 <HAL_UART_IRQHandler+0x3c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	2b00      	cmp	r3, #0
 800857c:	f000 80e3 	beq.w	8008746 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f003 0301 	and.w	r3, r3, #1
 8008586:	2b00      	cmp	r3, #0
 8008588:	d105      	bne.n	8008596 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800858a:	69ba      	ldr	r2, [r7, #24]
 800858c:	4ba5      	ldr	r3, [pc, #660]	; (8008824 <HAL_UART_IRQHandler+0x304>)
 800858e:	4013      	ands	r3, r2
 8008590:	2b00      	cmp	r3, #0
 8008592:	f000 80d8 	beq.w	8008746 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008596:	69fb      	ldr	r3, [r7, #28]
 8008598:	f003 0301 	and.w	r3, r3, #1
 800859c:	2b00      	cmp	r3, #0
 800859e:	d010      	beq.n	80085c2 <HAL_UART_IRQHandler+0xa2>
 80085a0:	69bb      	ldr	r3, [r7, #24]
 80085a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00b      	beq.n	80085c2 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2201      	movs	r2, #1
 80085b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085b8:	f043 0201 	orr.w	r2, r3, #1
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	f003 0302 	and.w	r3, r3, #2
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d010      	beq.n	80085ee <HAL_UART_IRQHandler+0xce>
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	f003 0301 	and.w	r3, r3, #1
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00b      	beq.n	80085ee <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2202      	movs	r2, #2
 80085dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085e4:	f043 0204 	orr.w	r2, r3, #4
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	f003 0304 	and.w	r3, r3, #4
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d010      	beq.n	800861a <HAL_UART_IRQHandler+0xfa>
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	f003 0301 	and.w	r3, r3, #1
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d00b      	beq.n	800861a <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2204      	movs	r2, #4
 8008608:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008610:	f043 0202 	orr.w	r2, r3, #2
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	f003 0308 	and.w	r3, r3, #8
 8008620:	2b00      	cmp	r3, #0
 8008622:	d015      	beq.n	8008650 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008624:	69bb      	ldr	r3, [r7, #24]
 8008626:	f003 0320 	and.w	r3, r3, #32
 800862a:	2b00      	cmp	r3, #0
 800862c:	d104      	bne.n	8008638 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008634:	2b00      	cmp	r3, #0
 8008636:	d00b      	beq.n	8008650 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2208      	movs	r2, #8
 800863e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008646:	f043 0208 	orr.w	r2, r3, #8
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008656:	2b00      	cmp	r3, #0
 8008658:	d011      	beq.n	800867e <HAL_UART_IRQHandler+0x15e>
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008660:	2b00      	cmp	r3, #0
 8008662:	d00c      	beq.n	800867e <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800866c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008674:	f043 0220 	orr.w	r2, r3, #32
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008684:	2b00      	cmp	r3, #0
 8008686:	f000 812d 	beq.w	80088e4 <HAL_UART_IRQHandler+0x3c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800868a:	69fb      	ldr	r3, [r7, #28]
 800868c:	f003 0320 	and.w	r3, r3, #32
 8008690:	2b00      	cmp	r3, #0
 8008692:	d00c      	beq.n	80086ae <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008694:	69bb      	ldr	r3, [r7, #24]
 8008696:	f003 0320 	and.w	r3, r3, #32
 800869a:	2b00      	cmp	r3, #0
 800869c:	d007      	beq.n	80086ae <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d003      	beq.n	80086ae <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80086b4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086c0:	2b40      	cmp	r3, #64	; 0x40
 80086c2:	d004      	beq.n	80086ce <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d031      	beq.n	8008732 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 fce5 	bl	800909e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086de:	2b40      	cmp	r3, #64	; 0x40
 80086e0:	d123      	bne.n	800872a <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	689a      	ldr	r2, [r3, #8]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086f0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d013      	beq.n	8008722 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086fe:	4a4a      	ldr	r2, [pc, #296]	; (8008828 <HAL_UART_IRQHandler+0x308>)
 8008700:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008706:	4618      	mov	r0, r3
 8008708:	f7fb fa82 	bl	8003c10 <HAL_DMA_Abort_IT>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d017      	beq.n	8008742 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008716:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008718:	687a      	ldr	r2, [r7, #4]
 800871a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800871c:	4610      	mov	r0, r2
 800871e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008720:	e00f      	b.n	8008742 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 f8f2 	bl	800890c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008728:	e00b      	b.n	8008742 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 f8ee 	bl	800890c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008730:	e007      	b.n	8008742 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 f8ea 	bl	800890c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008740:	e0d0      	b.n	80088e4 <HAL_UART_IRQHandler+0x3c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008742:	bf00      	nop
    return;
 8008744:	e0ce      	b.n	80088e4 <HAL_UART_IRQHandler+0x3c4>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800874a:	2b01      	cmp	r3, #1
 800874c:	f040 80a7 	bne.w	800889e <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008750:	69fb      	ldr	r3, [r7, #28]
 8008752:	f003 0310 	and.w	r3, r3, #16
 8008756:	2b00      	cmp	r3, #0
 8008758:	f000 80a1 	beq.w	800889e <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800875c:	69bb      	ldr	r3, [r7, #24]
 800875e:	f003 0310 	and.w	r3, r3, #16
 8008762:	2b00      	cmp	r3, #0
 8008764:	f000 809b 	beq.w	800889e <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2210      	movs	r2, #16
 800876e:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800877a:	2b40      	cmp	r3, #64	; 0x40
 800877c:	d156      	bne.n	800882c <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8008788:	893b      	ldrh	r3, [r7, #8]
 800878a:	2b00      	cmp	r3, #0
 800878c:	f000 80ac 	beq.w	80088e8 <HAL_UART_IRQHandler+0x3c8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008796:	893a      	ldrh	r2, [r7, #8]
 8008798:	429a      	cmp	r2, r3
 800879a:	f080 80a5 	bcs.w	80088e8 <HAL_UART_IRQHandler+0x3c8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	893a      	ldrh	r2, [r7, #8]
 80087a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087aa:	69db      	ldr	r3, [r3, #28]
 80087ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087b0:	d02a      	beq.n	8008808 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087c0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	689a      	ldr	r2, [r3, #8]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f022 0201 	bic.w	r2, r2, #1
 80087d0:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	689a      	ldr	r2, [r3, #8]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087e0:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2220      	movs	r2, #32
 80087e6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2200      	movs	r2, #0
 80087ec:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 0210 	bic.w	r2, r2, #16
 80087fc:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008802:	4618      	mov	r0, r3
 8008804:	f7fb f994 	bl	8003b30 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008814:	b29b      	uxth	r3, r3
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	b29b      	uxth	r3, r3
 800881a:	4619      	mov	r1, r3
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f000 f87f 	bl	8008920 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008822:	e061      	b.n	80088e8 <HAL_UART_IRQHandler+0x3c8>
 8008824:	04000120 	.word	0x04000120
 8008828:	080090fd 	.word	0x080090fd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008838:	b29b      	uxth	r3, r3
 800883a:	1ad3      	subs	r3, r2, r3
 800883c:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008844:	b29b      	uxth	r3, r3
 8008846:	2b00      	cmp	r3, #0
 8008848:	d050      	beq.n	80088ec <HAL_UART_IRQHandler+0x3cc>
          && (nb_rx_data > 0U))
 800884a:	897b      	ldrh	r3, [r7, #10]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d04d      	beq.n	80088ec <HAL_UART_IRQHandler+0x3cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800885e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	689a      	ldr	r2, [r3, #8]
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f022 0201 	bic.w	r2, r2, #1
 800886e:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2220      	movs	r2, #32
 8008874:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2200      	movs	r2, #0
 800887a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2200      	movs	r2, #0
 8008880:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f022 0210 	bic.w	r2, r2, #16
 8008890:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008892:	897b      	ldrh	r3, [r7, #10]
 8008894:	4619      	mov	r1, r3
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f842 	bl	8008920 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800889c:	e026      	b.n	80088ec <HAL_UART_IRQHandler+0x3cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00d      	beq.n	80088c4 <HAL_UART_IRQHandler+0x3a4>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80088a8:	69bb      	ldr	r3, [r7, #24]
 80088aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d008      	beq.n	80088c4 <HAL_UART_IRQHandler+0x3a4>
  {
    if (huart->TxISR != NULL)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d01a      	beq.n	80088f0 <HAL_UART_IRQHandler+0x3d0>
    {
      huart->TxISR(huart);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	4798      	blx	r3
    }
    return;
 80088c2:	e015      	b.n	80088f0 <HAL_UART_IRQHandler+0x3d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80088c4:	69fb      	ldr	r3, [r7, #28]
 80088c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d011      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3d2>
 80088ce:	69bb      	ldr	r3, [r7, #24]
 80088d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00c      	beq.n	80088f2 <HAL_UART_IRQHandler+0x3d2>
  {
    UART_EndTransmit_IT(huart);
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f000 fc9c 	bl	8009216 <UART_EndTransmit_IT>
    return;
 80088de:	e008      	b.n	80088f2 <HAL_UART_IRQHandler+0x3d2>
      return;
 80088e0:	bf00      	nop
 80088e2:	e006      	b.n	80088f2 <HAL_UART_IRQHandler+0x3d2>
    return;
 80088e4:	bf00      	nop
 80088e6:	e004      	b.n	80088f2 <HAL_UART_IRQHandler+0x3d2>
      return;
 80088e8:	bf00      	nop
 80088ea:	e002      	b.n	80088f2 <HAL_UART_IRQHandler+0x3d2>
      return;
 80088ec:	bf00      	nop
 80088ee:	e000      	b.n	80088f2 <HAL_UART_IRQHandler+0x3d2>
    return;
 80088f0:	bf00      	nop
  }

}
 80088f2:	3720      	adds	r7, #32
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008900:	bf00      	nop
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800890c:	b480      	push	{r7}
 800890e:	b083      	sub	sp, #12
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008914:	bf00      	nop
 8008916:	370c      	adds	r7, #12
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr

08008920 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	460b      	mov	r3, r1
 800892a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800892c:	bf00      	nop
 800892e:	370c      	adds	r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b088      	sub	sp, #32
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008940:	2300      	movs	r3, #0
 8008942:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	689a      	ldr	r2, [r3, #8]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	431a      	orrs	r2, r3
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	695b      	ldr	r3, [r3, #20]
 8008952:	431a      	orrs	r2, r3
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	69db      	ldr	r3, [r3, #28]
 8008958:	4313      	orrs	r3, r2
 800895a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	4ba7      	ldr	r3, [pc, #668]	; (8008c00 <UART_SetConfig+0x2c8>)
 8008964:	4013      	ands	r3, r2
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	6812      	ldr	r2, [r2, #0]
 800896a:	6979      	ldr	r1, [r7, #20]
 800896c:	430b      	orrs	r3, r1
 800896e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	68da      	ldr	r2, [r3, #12]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	430a      	orrs	r2, r1
 8008984:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	699b      	ldr	r3, [r3, #24]
 800898a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6a1b      	ldr	r3, [r3, #32]
 8008990:	697a      	ldr	r2, [r7, #20]
 8008992:	4313      	orrs	r3, r2
 8008994:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	697a      	ldr	r2, [r7, #20]
 80089a6:	430a      	orrs	r2, r1
 80089a8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a95      	ldr	r2, [pc, #596]	; (8008c04 <UART_SetConfig+0x2cc>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d120      	bne.n	80089f6 <UART_SetConfig+0xbe>
 80089b4:	4b94      	ldr	r3, [pc, #592]	; (8008c08 <UART_SetConfig+0x2d0>)
 80089b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089ba:	f003 0303 	and.w	r3, r3, #3
 80089be:	2b03      	cmp	r3, #3
 80089c0:	d816      	bhi.n	80089f0 <UART_SetConfig+0xb8>
 80089c2:	a201      	add	r2, pc, #4	; (adr r2, 80089c8 <UART_SetConfig+0x90>)
 80089c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c8:	080089d9 	.word	0x080089d9
 80089cc:	080089e5 	.word	0x080089e5
 80089d0:	080089df 	.word	0x080089df
 80089d4:	080089eb 	.word	0x080089eb
 80089d8:	2301      	movs	r3, #1
 80089da:	77fb      	strb	r3, [r7, #31]
 80089dc:	e14f      	b.n	8008c7e <UART_SetConfig+0x346>
 80089de:	2302      	movs	r3, #2
 80089e0:	77fb      	strb	r3, [r7, #31]
 80089e2:	e14c      	b.n	8008c7e <UART_SetConfig+0x346>
 80089e4:	2304      	movs	r3, #4
 80089e6:	77fb      	strb	r3, [r7, #31]
 80089e8:	e149      	b.n	8008c7e <UART_SetConfig+0x346>
 80089ea:	2308      	movs	r3, #8
 80089ec:	77fb      	strb	r3, [r7, #31]
 80089ee:	e146      	b.n	8008c7e <UART_SetConfig+0x346>
 80089f0:	2310      	movs	r3, #16
 80089f2:	77fb      	strb	r3, [r7, #31]
 80089f4:	e143      	b.n	8008c7e <UART_SetConfig+0x346>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4a84      	ldr	r2, [pc, #528]	; (8008c0c <UART_SetConfig+0x2d4>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d132      	bne.n	8008a66 <UART_SetConfig+0x12e>
 8008a00:	4b81      	ldr	r3, [pc, #516]	; (8008c08 <UART_SetConfig+0x2d0>)
 8008a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a06:	f003 030c 	and.w	r3, r3, #12
 8008a0a:	2b0c      	cmp	r3, #12
 8008a0c:	d828      	bhi.n	8008a60 <UART_SetConfig+0x128>
 8008a0e:	a201      	add	r2, pc, #4	; (adr r2, 8008a14 <UART_SetConfig+0xdc>)
 8008a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a14:	08008a49 	.word	0x08008a49
 8008a18:	08008a61 	.word	0x08008a61
 8008a1c:	08008a61 	.word	0x08008a61
 8008a20:	08008a61 	.word	0x08008a61
 8008a24:	08008a55 	.word	0x08008a55
 8008a28:	08008a61 	.word	0x08008a61
 8008a2c:	08008a61 	.word	0x08008a61
 8008a30:	08008a61 	.word	0x08008a61
 8008a34:	08008a4f 	.word	0x08008a4f
 8008a38:	08008a61 	.word	0x08008a61
 8008a3c:	08008a61 	.word	0x08008a61
 8008a40:	08008a61 	.word	0x08008a61
 8008a44:	08008a5b 	.word	0x08008a5b
 8008a48:	2300      	movs	r3, #0
 8008a4a:	77fb      	strb	r3, [r7, #31]
 8008a4c:	e117      	b.n	8008c7e <UART_SetConfig+0x346>
 8008a4e:	2302      	movs	r3, #2
 8008a50:	77fb      	strb	r3, [r7, #31]
 8008a52:	e114      	b.n	8008c7e <UART_SetConfig+0x346>
 8008a54:	2304      	movs	r3, #4
 8008a56:	77fb      	strb	r3, [r7, #31]
 8008a58:	e111      	b.n	8008c7e <UART_SetConfig+0x346>
 8008a5a:	2308      	movs	r3, #8
 8008a5c:	77fb      	strb	r3, [r7, #31]
 8008a5e:	e10e      	b.n	8008c7e <UART_SetConfig+0x346>
 8008a60:	2310      	movs	r3, #16
 8008a62:	77fb      	strb	r3, [r7, #31]
 8008a64:	e10b      	b.n	8008c7e <UART_SetConfig+0x346>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a69      	ldr	r2, [pc, #420]	; (8008c10 <UART_SetConfig+0x2d8>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d120      	bne.n	8008ab2 <UART_SetConfig+0x17a>
 8008a70:	4b65      	ldr	r3, [pc, #404]	; (8008c08 <UART_SetConfig+0x2d0>)
 8008a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a76:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008a7a:	2b30      	cmp	r3, #48	; 0x30
 8008a7c:	d013      	beq.n	8008aa6 <UART_SetConfig+0x16e>
 8008a7e:	2b30      	cmp	r3, #48	; 0x30
 8008a80:	d814      	bhi.n	8008aac <UART_SetConfig+0x174>
 8008a82:	2b20      	cmp	r3, #32
 8008a84:	d009      	beq.n	8008a9a <UART_SetConfig+0x162>
 8008a86:	2b20      	cmp	r3, #32
 8008a88:	d810      	bhi.n	8008aac <UART_SetConfig+0x174>
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d002      	beq.n	8008a94 <UART_SetConfig+0x15c>
 8008a8e:	2b10      	cmp	r3, #16
 8008a90:	d006      	beq.n	8008aa0 <UART_SetConfig+0x168>
 8008a92:	e00b      	b.n	8008aac <UART_SetConfig+0x174>
 8008a94:	2300      	movs	r3, #0
 8008a96:	77fb      	strb	r3, [r7, #31]
 8008a98:	e0f1      	b.n	8008c7e <UART_SetConfig+0x346>
 8008a9a:	2302      	movs	r3, #2
 8008a9c:	77fb      	strb	r3, [r7, #31]
 8008a9e:	e0ee      	b.n	8008c7e <UART_SetConfig+0x346>
 8008aa0:	2304      	movs	r3, #4
 8008aa2:	77fb      	strb	r3, [r7, #31]
 8008aa4:	e0eb      	b.n	8008c7e <UART_SetConfig+0x346>
 8008aa6:	2308      	movs	r3, #8
 8008aa8:	77fb      	strb	r3, [r7, #31]
 8008aaa:	e0e8      	b.n	8008c7e <UART_SetConfig+0x346>
 8008aac:	2310      	movs	r3, #16
 8008aae:	77fb      	strb	r3, [r7, #31]
 8008ab0:	e0e5      	b.n	8008c7e <UART_SetConfig+0x346>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a57      	ldr	r2, [pc, #348]	; (8008c14 <UART_SetConfig+0x2dc>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d120      	bne.n	8008afe <UART_SetConfig+0x1c6>
 8008abc:	4b52      	ldr	r3, [pc, #328]	; (8008c08 <UART_SetConfig+0x2d0>)
 8008abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ac2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008ac6:	2bc0      	cmp	r3, #192	; 0xc0
 8008ac8:	d013      	beq.n	8008af2 <UART_SetConfig+0x1ba>
 8008aca:	2bc0      	cmp	r3, #192	; 0xc0
 8008acc:	d814      	bhi.n	8008af8 <UART_SetConfig+0x1c0>
 8008ace:	2b80      	cmp	r3, #128	; 0x80
 8008ad0:	d009      	beq.n	8008ae6 <UART_SetConfig+0x1ae>
 8008ad2:	2b80      	cmp	r3, #128	; 0x80
 8008ad4:	d810      	bhi.n	8008af8 <UART_SetConfig+0x1c0>
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d002      	beq.n	8008ae0 <UART_SetConfig+0x1a8>
 8008ada:	2b40      	cmp	r3, #64	; 0x40
 8008adc:	d006      	beq.n	8008aec <UART_SetConfig+0x1b4>
 8008ade:	e00b      	b.n	8008af8 <UART_SetConfig+0x1c0>
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	77fb      	strb	r3, [r7, #31]
 8008ae4:	e0cb      	b.n	8008c7e <UART_SetConfig+0x346>
 8008ae6:	2302      	movs	r3, #2
 8008ae8:	77fb      	strb	r3, [r7, #31]
 8008aea:	e0c8      	b.n	8008c7e <UART_SetConfig+0x346>
 8008aec:	2304      	movs	r3, #4
 8008aee:	77fb      	strb	r3, [r7, #31]
 8008af0:	e0c5      	b.n	8008c7e <UART_SetConfig+0x346>
 8008af2:	2308      	movs	r3, #8
 8008af4:	77fb      	strb	r3, [r7, #31]
 8008af6:	e0c2      	b.n	8008c7e <UART_SetConfig+0x346>
 8008af8:	2310      	movs	r3, #16
 8008afa:	77fb      	strb	r3, [r7, #31]
 8008afc:	e0bf      	b.n	8008c7e <UART_SetConfig+0x346>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a45      	ldr	r2, [pc, #276]	; (8008c18 <UART_SetConfig+0x2e0>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d125      	bne.n	8008b54 <UART_SetConfig+0x21c>
 8008b08:	4b3f      	ldr	r3, [pc, #252]	; (8008c08 <UART_SetConfig+0x2d0>)
 8008b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b16:	d017      	beq.n	8008b48 <UART_SetConfig+0x210>
 8008b18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b1c:	d817      	bhi.n	8008b4e <UART_SetConfig+0x216>
 8008b1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b22:	d00b      	beq.n	8008b3c <UART_SetConfig+0x204>
 8008b24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b28:	d811      	bhi.n	8008b4e <UART_SetConfig+0x216>
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d003      	beq.n	8008b36 <UART_SetConfig+0x1fe>
 8008b2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b32:	d006      	beq.n	8008b42 <UART_SetConfig+0x20a>
 8008b34:	e00b      	b.n	8008b4e <UART_SetConfig+0x216>
 8008b36:	2300      	movs	r3, #0
 8008b38:	77fb      	strb	r3, [r7, #31]
 8008b3a:	e0a0      	b.n	8008c7e <UART_SetConfig+0x346>
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	77fb      	strb	r3, [r7, #31]
 8008b40:	e09d      	b.n	8008c7e <UART_SetConfig+0x346>
 8008b42:	2304      	movs	r3, #4
 8008b44:	77fb      	strb	r3, [r7, #31]
 8008b46:	e09a      	b.n	8008c7e <UART_SetConfig+0x346>
 8008b48:	2308      	movs	r3, #8
 8008b4a:	77fb      	strb	r3, [r7, #31]
 8008b4c:	e097      	b.n	8008c7e <UART_SetConfig+0x346>
 8008b4e:	2310      	movs	r3, #16
 8008b50:	77fb      	strb	r3, [r7, #31]
 8008b52:	e094      	b.n	8008c7e <UART_SetConfig+0x346>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a30      	ldr	r2, [pc, #192]	; (8008c1c <UART_SetConfig+0x2e4>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d125      	bne.n	8008baa <UART_SetConfig+0x272>
 8008b5e:	4b2a      	ldr	r3, [pc, #168]	; (8008c08 <UART_SetConfig+0x2d0>)
 8008b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b64:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008b68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b6c:	d017      	beq.n	8008b9e <UART_SetConfig+0x266>
 8008b6e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b72:	d817      	bhi.n	8008ba4 <UART_SetConfig+0x26c>
 8008b74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b78:	d00b      	beq.n	8008b92 <UART_SetConfig+0x25a>
 8008b7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b7e:	d811      	bhi.n	8008ba4 <UART_SetConfig+0x26c>
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d003      	beq.n	8008b8c <UART_SetConfig+0x254>
 8008b84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b88:	d006      	beq.n	8008b98 <UART_SetConfig+0x260>
 8008b8a:	e00b      	b.n	8008ba4 <UART_SetConfig+0x26c>
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	77fb      	strb	r3, [r7, #31]
 8008b90:	e075      	b.n	8008c7e <UART_SetConfig+0x346>
 8008b92:	2302      	movs	r3, #2
 8008b94:	77fb      	strb	r3, [r7, #31]
 8008b96:	e072      	b.n	8008c7e <UART_SetConfig+0x346>
 8008b98:	2304      	movs	r3, #4
 8008b9a:	77fb      	strb	r3, [r7, #31]
 8008b9c:	e06f      	b.n	8008c7e <UART_SetConfig+0x346>
 8008b9e:	2308      	movs	r3, #8
 8008ba0:	77fb      	strb	r3, [r7, #31]
 8008ba2:	e06c      	b.n	8008c7e <UART_SetConfig+0x346>
 8008ba4:	2310      	movs	r3, #16
 8008ba6:	77fb      	strb	r3, [r7, #31]
 8008ba8:	e069      	b.n	8008c7e <UART_SetConfig+0x346>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a1c      	ldr	r2, [pc, #112]	; (8008c20 <UART_SetConfig+0x2e8>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d137      	bne.n	8008c24 <UART_SetConfig+0x2ec>
 8008bb4:	4b14      	ldr	r3, [pc, #80]	; (8008c08 <UART_SetConfig+0x2d0>)
 8008bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008bbe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008bc2:	d017      	beq.n	8008bf4 <UART_SetConfig+0x2bc>
 8008bc4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008bc8:	d817      	bhi.n	8008bfa <UART_SetConfig+0x2c2>
 8008bca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bce:	d00b      	beq.n	8008be8 <UART_SetConfig+0x2b0>
 8008bd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bd4:	d811      	bhi.n	8008bfa <UART_SetConfig+0x2c2>
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d003      	beq.n	8008be2 <UART_SetConfig+0x2aa>
 8008bda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bde:	d006      	beq.n	8008bee <UART_SetConfig+0x2b6>
 8008be0:	e00b      	b.n	8008bfa <UART_SetConfig+0x2c2>
 8008be2:	2300      	movs	r3, #0
 8008be4:	77fb      	strb	r3, [r7, #31]
 8008be6:	e04a      	b.n	8008c7e <UART_SetConfig+0x346>
 8008be8:	2302      	movs	r3, #2
 8008bea:	77fb      	strb	r3, [r7, #31]
 8008bec:	e047      	b.n	8008c7e <UART_SetConfig+0x346>
 8008bee:	2304      	movs	r3, #4
 8008bf0:	77fb      	strb	r3, [r7, #31]
 8008bf2:	e044      	b.n	8008c7e <UART_SetConfig+0x346>
 8008bf4:	2308      	movs	r3, #8
 8008bf6:	77fb      	strb	r3, [r7, #31]
 8008bf8:	e041      	b.n	8008c7e <UART_SetConfig+0x346>
 8008bfa:	2310      	movs	r3, #16
 8008bfc:	77fb      	strb	r3, [r7, #31]
 8008bfe:	e03e      	b.n	8008c7e <UART_SetConfig+0x346>
 8008c00:	efff69f3 	.word	0xefff69f3
 8008c04:	40011000 	.word	0x40011000
 8008c08:	40023800 	.word	0x40023800
 8008c0c:	40004400 	.word	0x40004400
 8008c10:	40004800 	.word	0x40004800
 8008c14:	40004c00 	.word	0x40004c00
 8008c18:	40005000 	.word	0x40005000
 8008c1c:	40011400 	.word	0x40011400
 8008c20:	40007800 	.word	0x40007800
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a71      	ldr	r2, [pc, #452]	; (8008df0 <UART_SetConfig+0x4b8>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d125      	bne.n	8008c7a <UART_SetConfig+0x342>
 8008c2e:	4b71      	ldr	r3, [pc, #452]	; (8008df4 <UART_SetConfig+0x4bc>)
 8008c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c34:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008c38:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008c3c:	d017      	beq.n	8008c6e <UART_SetConfig+0x336>
 8008c3e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008c42:	d817      	bhi.n	8008c74 <UART_SetConfig+0x33c>
 8008c44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c48:	d00b      	beq.n	8008c62 <UART_SetConfig+0x32a>
 8008c4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c4e:	d811      	bhi.n	8008c74 <UART_SetConfig+0x33c>
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d003      	beq.n	8008c5c <UART_SetConfig+0x324>
 8008c54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c58:	d006      	beq.n	8008c68 <UART_SetConfig+0x330>
 8008c5a:	e00b      	b.n	8008c74 <UART_SetConfig+0x33c>
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	77fb      	strb	r3, [r7, #31]
 8008c60:	e00d      	b.n	8008c7e <UART_SetConfig+0x346>
 8008c62:	2302      	movs	r3, #2
 8008c64:	77fb      	strb	r3, [r7, #31]
 8008c66:	e00a      	b.n	8008c7e <UART_SetConfig+0x346>
 8008c68:	2304      	movs	r3, #4
 8008c6a:	77fb      	strb	r3, [r7, #31]
 8008c6c:	e007      	b.n	8008c7e <UART_SetConfig+0x346>
 8008c6e:	2308      	movs	r3, #8
 8008c70:	77fb      	strb	r3, [r7, #31]
 8008c72:	e004      	b.n	8008c7e <UART_SetConfig+0x346>
 8008c74:	2310      	movs	r3, #16
 8008c76:	77fb      	strb	r3, [r7, #31]
 8008c78:	e001      	b.n	8008c7e <UART_SetConfig+0x346>
 8008c7a:	2310      	movs	r3, #16
 8008c7c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	69db      	ldr	r3, [r3, #28]
 8008c82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c86:	d15b      	bne.n	8008d40 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8008c88:	7ffb      	ldrb	r3, [r7, #31]
 8008c8a:	2b08      	cmp	r3, #8
 8008c8c:	d827      	bhi.n	8008cde <UART_SetConfig+0x3a6>
 8008c8e:	a201      	add	r2, pc, #4	; (adr r2, 8008c94 <UART_SetConfig+0x35c>)
 8008c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c94:	08008cb9 	.word	0x08008cb9
 8008c98:	08008cc1 	.word	0x08008cc1
 8008c9c:	08008cc9 	.word	0x08008cc9
 8008ca0:	08008cdf 	.word	0x08008cdf
 8008ca4:	08008ccf 	.word	0x08008ccf
 8008ca8:	08008cdf 	.word	0x08008cdf
 8008cac:	08008cdf 	.word	0x08008cdf
 8008cb0:	08008cdf 	.word	0x08008cdf
 8008cb4:	08008cd7 	.word	0x08008cd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008cb8:	f7fc ff9c 	bl	8005bf4 <HAL_RCC_GetPCLK1Freq>
 8008cbc:	61b8      	str	r0, [r7, #24]
        break;
 8008cbe:	e013      	b.n	8008ce8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008cc0:	f7fc ffac 	bl	8005c1c <HAL_RCC_GetPCLK2Freq>
 8008cc4:	61b8      	str	r0, [r7, #24]
        break;
 8008cc6:	e00f      	b.n	8008ce8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008cc8:	4b4b      	ldr	r3, [pc, #300]	; (8008df8 <UART_SetConfig+0x4c0>)
 8008cca:	61bb      	str	r3, [r7, #24]
        break;
 8008ccc:	e00c      	b.n	8008ce8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008cce:	f7fc fea3 	bl	8005a18 <HAL_RCC_GetSysClockFreq>
 8008cd2:	61b8      	str	r0, [r7, #24]
        break;
 8008cd4:	e008      	b.n	8008ce8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008cd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008cda:	61bb      	str	r3, [r7, #24]
        break;
 8008cdc:	e004      	b.n	8008ce8 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	77bb      	strb	r3, [r7, #30]
        break;
 8008ce6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008ce8:	69bb      	ldr	r3, [r7, #24]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d074      	beq.n	8008dd8 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	005a      	lsls	r2, r3, #1
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	085b      	lsrs	r3, r3, #1
 8008cf8:	441a      	add	r2, r3
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	2b0f      	cmp	r3, #15
 8008d0a:	d916      	bls.n	8008d3a <UART_SetConfig+0x402>
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d12:	d212      	bcs.n	8008d3a <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	f023 030f 	bic.w	r3, r3, #15
 8008d1c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	085b      	lsrs	r3, r3, #1
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	f003 0307 	and.w	r3, r3, #7
 8008d28:	b29a      	uxth	r2, r3
 8008d2a:	89fb      	ldrh	r3, [r7, #14]
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	89fa      	ldrh	r2, [r7, #14]
 8008d36:	60da      	str	r2, [r3, #12]
 8008d38:	e04e      	b.n	8008dd8 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	77bb      	strb	r3, [r7, #30]
 8008d3e:	e04b      	b.n	8008dd8 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d40:	7ffb      	ldrb	r3, [r7, #31]
 8008d42:	2b08      	cmp	r3, #8
 8008d44:	d827      	bhi.n	8008d96 <UART_SetConfig+0x45e>
 8008d46:	a201      	add	r2, pc, #4	; (adr r2, 8008d4c <UART_SetConfig+0x414>)
 8008d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4c:	08008d71 	.word	0x08008d71
 8008d50:	08008d79 	.word	0x08008d79
 8008d54:	08008d81 	.word	0x08008d81
 8008d58:	08008d97 	.word	0x08008d97
 8008d5c:	08008d87 	.word	0x08008d87
 8008d60:	08008d97 	.word	0x08008d97
 8008d64:	08008d97 	.word	0x08008d97
 8008d68:	08008d97 	.word	0x08008d97
 8008d6c:	08008d8f 	.word	0x08008d8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d70:	f7fc ff40 	bl	8005bf4 <HAL_RCC_GetPCLK1Freq>
 8008d74:	61b8      	str	r0, [r7, #24]
        break;
 8008d76:	e013      	b.n	8008da0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d78:	f7fc ff50 	bl	8005c1c <HAL_RCC_GetPCLK2Freq>
 8008d7c:	61b8      	str	r0, [r7, #24]
        break;
 8008d7e:	e00f      	b.n	8008da0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d80:	4b1d      	ldr	r3, [pc, #116]	; (8008df8 <UART_SetConfig+0x4c0>)
 8008d82:	61bb      	str	r3, [r7, #24]
        break;
 8008d84:	e00c      	b.n	8008da0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d86:	f7fc fe47 	bl	8005a18 <HAL_RCC_GetSysClockFreq>
 8008d8a:	61b8      	str	r0, [r7, #24]
        break;
 8008d8c:	e008      	b.n	8008da0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d92:	61bb      	str	r3, [r7, #24]
        break;
 8008d94:	e004      	b.n	8008da0 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8008d96:	2300      	movs	r3, #0
 8008d98:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	77bb      	strb	r3, [r7, #30]
        break;
 8008d9e:	bf00      	nop
    }

    if (pclk != 0U)
 8008da0:	69bb      	ldr	r3, [r7, #24]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d018      	beq.n	8008dd8 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	085a      	lsrs	r2, r3, #1
 8008dac:	69bb      	ldr	r3, [r7, #24]
 8008dae:	441a      	add	r2, r3
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	2b0f      	cmp	r3, #15
 8008dc0:	d908      	bls.n	8008dd4 <UART_SetConfig+0x49c>
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008dc8:	d204      	bcs.n	8008dd4 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	693a      	ldr	r2, [r7, #16]
 8008dd0:	60da      	str	r2, [r3, #12]
 8008dd2:	e001      	b.n	8008dd8 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008de4:	7fbb      	ldrb	r3, [r7, #30]
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3720      	adds	r7, #32
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	bf00      	nop
 8008df0:	40007c00 	.word	0x40007c00
 8008df4:	40023800 	.word	0x40023800
 8008df8:	00f42400 	.word	0x00f42400

08008dfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e08:	f003 0301 	and.w	r3, r3, #1
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d00a      	beq.n	8008e26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	430a      	orrs	r2, r1
 8008e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e2a:	f003 0302 	and.w	r3, r3, #2
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d00a      	beq.n	8008e48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	430a      	orrs	r2, r1
 8008e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e4c:	f003 0304 	and.w	r3, r3, #4
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d00a      	beq.n	8008e6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	430a      	orrs	r2, r1
 8008e68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e6e:	f003 0308 	and.w	r3, r3, #8
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00a      	beq.n	8008e8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	430a      	orrs	r2, r1
 8008e8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e90:	f003 0310 	and.w	r3, r3, #16
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d00a      	beq.n	8008eae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	430a      	orrs	r2, r1
 8008eac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb2:	f003 0320 	and.w	r3, r3, #32
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00a      	beq.n	8008ed0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	430a      	orrs	r2, r1
 8008ece:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d01a      	beq.n	8008f12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	430a      	orrs	r2, r1
 8008ef0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ef6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008efa:	d10a      	bne.n	8008f12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	430a      	orrs	r2, r1
 8008f10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d00a      	beq.n	8008f34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	430a      	orrs	r2, r1
 8008f32:	605a      	str	r2, [r3, #4]
  }
}
 8008f34:	bf00      	nop
 8008f36:	370c      	adds	r7, #12
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b086      	sub	sp, #24
 8008f44:	af02      	add	r7, sp, #8
 8008f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f50:	f7f9 fea6 	bl	8002ca0 <HAL_GetTick>
 8008f54:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f003 0308 	and.w	r3, r3, #8
 8008f60:	2b08      	cmp	r3, #8
 8008f62:	d10e      	bne.n	8008f82 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008f68:	9300      	str	r3, [sp, #0]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f817 	bl	8008fa6 <UART_WaitOnFlagUntilTimeout>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d001      	beq.n	8008f82 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f7e:	2303      	movs	r3, #3
 8008f80:	e00d      	b.n	8008f9e <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2220      	movs	r2, #32
 8008f86:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2220      	movs	r2, #32
 8008f8c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008f9c:	2300      	movs	r3, #0
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3710      	adds	r7, #16
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}

08008fa6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008fa6:	b580      	push	{r7, lr}
 8008fa8:	b084      	sub	sp, #16
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	60f8      	str	r0, [r7, #12]
 8008fae:	60b9      	str	r1, [r7, #8]
 8008fb0:	603b      	str	r3, [r7, #0]
 8008fb2:	4613      	mov	r3, r2
 8008fb4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008fb6:	e05e      	b.n	8009076 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fb8:	69bb      	ldr	r3, [r7, #24]
 8008fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fbe:	d05a      	beq.n	8009076 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fc0:	f7f9 fe6e 	bl	8002ca0 <HAL_GetTick>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	1ad3      	subs	r3, r2, r3
 8008fca:	69ba      	ldr	r2, [r7, #24]
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d302      	bcc.n	8008fd6 <UART_WaitOnFlagUntilTimeout+0x30>
 8008fd0:	69bb      	ldr	r3, [r7, #24]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d11b      	bne.n	800900e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008fe4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	689a      	ldr	r2, [r3, #8]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f022 0201 	bic.w	r2, r2, #1
 8008ff4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2220      	movs	r2, #32
 8008ffa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2220      	movs	r2, #32
 8009000:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2200      	movs	r2, #0
 8009006:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800900a:	2303      	movs	r3, #3
 800900c:	e043      	b.n	8009096 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f003 0304 	and.w	r3, r3, #4
 8009018:	2b00      	cmp	r3, #0
 800901a:	d02c      	beq.n	8009076 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	69db      	ldr	r3, [r3, #28]
 8009022:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009026:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800902a:	d124      	bne.n	8009076 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009034:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009044:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	689a      	ldr	r2, [r3, #8]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f022 0201 	bic.w	r2, r2, #1
 8009054:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2220      	movs	r2, #32
 800905a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2220      	movs	r2, #32
 8009060:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2220      	movs	r2, #32
 8009066:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2200      	movs	r2, #0
 800906e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009072:	2303      	movs	r3, #3
 8009074:	e00f      	b.n	8009096 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	69da      	ldr	r2, [r3, #28]
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	4013      	ands	r3, r2
 8009080:	68ba      	ldr	r2, [r7, #8]
 8009082:	429a      	cmp	r2, r3
 8009084:	bf0c      	ite	eq
 8009086:	2301      	moveq	r3, #1
 8009088:	2300      	movne	r3, #0
 800908a:	b2db      	uxtb	r3, r3
 800908c:	461a      	mov	r2, r3
 800908e:	79fb      	ldrb	r3, [r7, #7]
 8009090:	429a      	cmp	r2, r3
 8009092:	d091      	beq.n	8008fb8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3710      	adds	r7, #16
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}

0800909e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800909e:	b480      	push	{r7}
 80090a0:	b083      	sub	sp, #12
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	681a      	ldr	r2, [r3, #0]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80090b4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	689a      	ldr	r2, [r3, #8]
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f022 0201 	bic.w	r2, r2, #1
 80090c4:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090ca:	2b01      	cmp	r3, #1
 80090cc:	d107      	bne.n	80090de <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f022 0210 	bic.w	r2, r2, #16
 80090dc:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2220      	movs	r2, #32
 80090e2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2200      	movs	r2, #0
 80090ee:	665a      	str	r2, [r3, #100]	; 0x64
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b084      	sub	sp, #16
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009108:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2200      	movs	r2, #0
 800910e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2200      	movs	r2, #0
 8009116:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f7ff fbf6 	bl	800890c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009120:	bf00      	nop
 8009122:	3710      	adds	r7, #16
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}

08009128 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009134:	2b21      	cmp	r3, #33	; 0x21
 8009136:	d12a      	bne.n	800918e <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800913e:	b29b      	uxth	r3, r3
 8009140:	2b00      	cmp	r3, #0
 8009142:	d110      	bne.n	8009166 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009152:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009162:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009164:	e013      	b.n	800918e <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800916a:	781a      	ldrb	r2, [r3, #0]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009176:	1c5a      	adds	r2, r3, #1
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009182:	b29b      	uxth	r3, r3
 8009184:	3b01      	subs	r3, #1
 8009186:	b29a      	uxth	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800918e:	bf00      	nop
 8009190:	370c      	adds	r7, #12
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr

0800919a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800919a:	b480      	push	{r7}
 800919c:	b085      	sub	sp, #20
 800919e:	af00      	add	r7, sp, #0
 80091a0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80091a6:	2b21      	cmp	r3, #33	; 0x21
 80091a8:	d12f      	bne.n	800920a <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d110      	bne.n	80091d8 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	681a      	ldr	r2, [r3, #0]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80091c4:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	681a      	ldr	r2, [r3, #0]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091d4:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80091d6:	e018      	b.n	800920a <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	881b      	ldrh	r3, [r3, #0]
 80091e2:	461a      	mov	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091ec:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091f2:	1c9a      	adds	r2, r3, #2
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80091fe:	b29b      	uxth	r3, r3
 8009200:	3b01      	subs	r3, #1
 8009202:	b29a      	uxth	r2, r3
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800920a:	bf00      	nop
 800920c:	3714      	adds	r7, #20
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr

08009216 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009216:	b580      	push	{r7, lr}
 8009218:	b082      	sub	sp, #8
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800922c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2220      	movs	r2, #32
 8009232:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2200      	movs	r2, #0
 8009238:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f7ff fb5c 	bl	80088f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009240:	bf00      	nop
 8009242:	3708      	adds	r7, #8
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <arm_pid_init_f32>:
 8009248:	ed90 7a08 	vldr	s14, [r0, #32]
 800924c:	edd0 7a06 	vldr	s15, [r0, #24]
 8009250:	ed90 6a07 	vldr	s12, [r0, #28]
 8009254:	eef1 6a67 	vneg.f32	s13, s15
 8009258:	ed80 7a02 	vstr	s14, [r0, #8]
 800925c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009260:	ee37 6a07 	vadd.f32	s12, s14, s14
 8009264:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009268:	ee36 7ac6 	vsub.f32	s14, s13, s12
 800926c:	edc0 7a00 	vstr	s15, [r0]
 8009270:	ed80 7a01 	vstr	s14, [r0, #4]
 8009274:	b901      	cbnz	r1, 8009278 <arm_pid_init_f32+0x30>
 8009276:	4770      	bx	lr
 8009278:	2300      	movs	r3, #0
 800927a:	60c3      	str	r3, [r0, #12]
 800927c:	6103      	str	r3, [r0, #16]
 800927e:	6143      	str	r3, [r0, #20]
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop

08009284 <__errno>:
 8009284:	4b01      	ldr	r3, [pc, #4]	; (800928c <__errno+0x8>)
 8009286:	6818      	ldr	r0, [r3, #0]
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	2000007c 	.word	0x2000007c

08009290 <__libc_init_array>:
 8009290:	b570      	push	{r4, r5, r6, lr}
 8009292:	4d0d      	ldr	r5, [pc, #52]	; (80092c8 <__libc_init_array+0x38>)
 8009294:	4c0d      	ldr	r4, [pc, #52]	; (80092cc <__libc_init_array+0x3c>)
 8009296:	1b64      	subs	r4, r4, r5
 8009298:	10a4      	asrs	r4, r4, #2
 800929a:	2600      	movs	r6, #0
 800929c:	42a6      	cmp	r6, r4
 800929e:	d109      	bne.n	80092b4 <__libc_init_array+0x24>
 80092a0:	4d0b      	ldr	r5, [pc, #44]	; (80092d0 <__libc_init_array+0x40>)
 80092a2:	4c0c      	ldr	r4, [pc, #48]	; (80092d4 <__libc_init_array+0x44>)
 80092a4:	f004 fc44 	bl	800db30 <_init>
 80092a8:	1b64      	subs	r4, r4, r5
 80092aa:	10a4      	asrs	r4, r4, #2
 80092ac:	2600      	movs	r6, #0
 80092ae:	42a6      	cmp	r6, r4
 80092b0:	d105      	bne.n	80092be <__libc_init_array+0x2e>
 80092b2:	bd70      	pop	{r4, r5, r6, pc}
 80092b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80092b8:	4798      	blx	r3
 80092ba:	3601      	adds	r6, #1
 80092bc:	e7ee      	b.n	800929c <__libc_init_array+0xc>
 80092be:	f855 3b04 	ldr.w	r3, [r5], #4
 80092c2:	4798      	blx	r3
 80092c4:	3601      	adds	r6, #1
 80092c6:	e7f2      	b.n	80092ae <__libc_init_array+0x1e>
 80092c8:	0800e04c 	.word	0x0800e04c
 80092cc:	0800e04c 	.word	0x0800e04c
 80092d0:	0800e04c 	.word	0x0800e04c
 80092d4:	0800e050 	.word	0x0800e050

080092d8 <memset>:
 80092d8:	4402      	add	r2, r0
 80092da:	4603      	mov	r3, r0
 80092dc:	4293      	cmp	r3, r2
 80092de:	d100      	bne.n	80092e2 <memset+0xa>
 80092e0:	4770      	bx	lr
 80092e2:	f803 1b01 	strb.w	r1, [r3], #1
 80092e6:	e7f9      	b.n	80092dc <memset+0x4>

080092e8 <__cvt>:
 80092e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092ec:	ec55 4b10 	vmov	r4, r5, d0
 80092f0:	2d00      	cmp	r5, #0
 80092f2:	460e      	mov	r6, r1
 80092f4:	4619      	mov	r1, r3
 80092f6:	462b      	mov	r3, r5
 80092f8:	bfbb      	ittet	lt
 80092fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80092fe:	461d      	movlt	r5, r3
 8009300:	2300      	movge	r3, #0
 8009302:	232d      	movlt	r3, #45	; 0x2d
 8009304:	700b      	strb	r3, [r1, #0]
 8009306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009308:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800930c:	4691      	mov	r9, r2
 800930e:	f023 0820 	bic.w	r8, r3, #32
 8009312:	bfbc      	itt	lt
 8009314:	4622      	movlt	r2, r4
 8009316:	4614      	movlt	r4, r2
 8009318:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800931c:	d005      	beq.n	800932a <__cvt+0x42>
 800931e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009322:	d100      	bne.n	8009326 <__cvt+0x3e>
 8009324:	3601      	adds	r6, #1
 8009326:	2102      	movs	r1, #2
 8009328:	e000      	b.n	800932c <__cvt+0x44>
 800932a:	2103      	movs	r1, #3
 800932c:	ab03      	add	r3, sp, #12
 800932e:	9301      	str	r3, [sp, #4]
 8009330:	ab02      	add	r3, sp, #8
 8009332:	9300      	str	r3, [sp, #0]
 8009334:	ec45 4b10 	vmov	d0, r4, r5
 8009338:	4653      	mov	r3, sl
 800933a:	4632      	mov	r2, r6
 800933c:	f001 fdb4 	bl	800aea8 <_dtoa_r>
 8009340:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009344:	4607      	mov	r7, r0
 8009346:	d102      	bne.n	800934e <__cvt+0x66>
 8009348:	f019 0f01 	tst.w	r9, #1
 800934c:	d022      	beq.n	8009394 <__cvt+0xac>
 800934e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009352:	eb07 0906 	add.w	r9, r7, r6
 8009356:	d110      	bne.n	800937a <__cvt+0x92>
 8009358:	783b      	ldrb	r3, [r7, #0]
 800935a:	2b30      	cmp	r3, #48	; 0x30
 800935c:	d10a      	bne.n	8009374 <__cvt+0x8c>
 800935e:	2200      	movs	r2, #0
 8009360:	2300      	movs	r3, #0
 8009362:	4620      	mov	r0, r4
 8009364:	4629      	mov	r1, r5
 8009366:	f7f7 fbcf 	bl	8000b08 <__aeabi_dcmpeq>
 800936a:	b918      	cbnz	r0, 8009374 <__cvt+0x8c>
 800936c:	f1c6 0601 	rsb	r6, r6, #1
 8009370:	f8ca 6000 	str.w	r6, [sl]
 8009374:	f8da 3000 	ldr.w	r3, [sl]
 8009378:	4499      	add	r9, r3
 800937a:	2200      	movs	r2, #0
 800937c:	2300      	movs	r3, #0
 800937e:	4620      	mov	r0, r4
 8009380:	4629      	mov	r1, r5
 8009382:	f7f7 fbc1 	bl	8000b08 <__aeabi_dcmpeq>
 8009386:	b108      	cbz	r0, 800938c <__cvt+0xa4>
 8009388:	f8cd 900c 	str.w	r9, [sp, #12]
 800938c:	2230      	movs	r2, #48	; 0x30
 800938e:	9b03      	ldr	r3, [sp, #12]
 8009390:	454b      	cmp	r3, r9
 8009392:	d307      	bcc.n	80093a4 <__cvt+0xbc>
 8009394:	9b03      	ldr	r3, [sp, #12]
 8009396:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009398:	1bdb      	subs	r3, r3, r7
 800939a:	4638      	mov	r0, r7
 800939c:	6013      	str	r3, [r2, #0]
 800939e:	b004      	add	sp, #16
 80093a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093a4:	1c59      	adds	r1, r3, #1
 80093a6:	9103      	str	r1, [sp, #12]
 80093a8:	701a      	strb	r2, [r3, #0]
 80093aa:	e7f0      	b.n	800938e <__cvt+0xa6>

080093ac <__exponent>:
 80093ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093ae:	4603      	mov	r3, r0
 80093b0:	2900      	cmp	r1, #0
 80093b2:	bfb8      	it	lt
 80093b4:	4249      	neglt	r1, r1
 80093b6:	f803 2b02 	strb.w	r2, [r3], #2
 80093ba:	bfb4      	ite	lt
 80093bc:	222d      	movlt	r2, #45	; 0x2d
 80093be:	222b      	movge	r2, #43	; 0x2b
 80093c0:	2909      	cmp	r1, #9
 80093c2:	7042      	strb	r2, [r0, #1]
 80093c4:	dd2a      	ble.n	800941c <__exponent+0x70>
 80093c6:	f10d 0407 	add.w	r4, sp, #7
 80093ca:	46a4      	mov	ip, r4
 80093cc:	270a      	movs	r7, #10
 80093ce:	46a6      	mov	lr, r4
 80093d0:	460a      	mov	r2, r1
 80093d2:	fb91 f6f7 	sdiv	r6, r1, r7
 80093d6:	fb07 1516 	mls	r5, r7, r6, r1
 80093da:	3530      	adds	r5, #48	; 0x30
 80093dc:	2a63      	cmp	r2, #99	; 0x63
 80093de:	f104 34ff 	add.w	r4, r4, #4294967295
 80093e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80093e6:	4631      	mov	r1, r6
 80093e8:	dcf1      	bgt.n	80093ce <__exponent+0x22>
 80093ea:	3130      	adds	r1, #48	; 0x30
 80093ec:	f1ae 0502 	sub.w	r5, lr, #2
 80093f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80093f4:	1c44      	adds	r4, r0, #1
 80093f6:	4629      	mov	r1, r5
 80093f8:	4561      	cmp	r1, ip
 80093fa:	d30a      	bcc.n	8009412 <__exponent+0x66>
 80093fc:	f10d 0209 	add.w	r2, sp, #9
 8009400:	eba2 020e 	sub.w	r2, r2, lr
 8009404:	4565      	cmp	r5, ip
 8009406:	bf88      	it	hi
 8009408:	2200      	movhi	r2, #0
 800940a:	4413      	add	r3, r2
 800940c:	1a18      	subs	r0, r3, r0
 800940e:	b003      	add	sp, #12
 8009410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009412:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009416:	f804 2f01 	strb.w	r2, [r4, #1]!
 800941a:	e7ed      	b.n	80093f8 <__exponent+0x4c>
 800941c:	2330      	movs	r3, #48	; 0x30
 800941e:	3130      	adds	r1, #48	; 0x30
 8009420:	7083      	strb	r3, [r0, #2]
 8009422:	70c1      	strb	r1, [r0, #3]
 8009424:	1d03      	adds	r3, r0, #4
 8009426:	e7f1      	b.n	800940c <__exponent+0x60>

08009428 <_printf_float>:
 8009428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800942c:	ed2d 8b02 	vpush	{d8}
 8009430:	b08d      	sub	sp, #52	; 0x34
 8009432:	460c      	mov	r4, r1
 8009434:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009438:	4616      	mov	r6, r2
 800943a:	461f      	mov	r7, r3
 800943c:	4605      	mov	r5, r0
 800943e:	f002 fe8f 	bl	800c160 <_localeconv_r>
 8009442:	f8d0 a000 	ldr.w	sl, [r0]
 8009446:	4650      	mov	r0, sl
 8009448:	f7f6 fee2 	bl	8000210 <strlen>
 800944c:	2300      	movs	r3, #0
 800944e:	930a      	str	r3, [sp, #40]	; 0x28
 8009450:	6823      	ldr	r3, [r4, #0]
 8009452:	9305      	str	r3, [sp, #20]
 8009454:	f8d8 3000 	ldr.w	r3, [r8]
 8009458:	f894 b018 	ldrb.w	fp, [r4, #24]
 800945c:	3307      	adds	r3, #7
 800945e:	f023 0307 	bic.w	r3, r3, #7
 8009462:	f103 0208 	add.w	r2, r3, #8
 8009466:	f8c8 2000 	str.w	r2, [r8]
 800946a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800946e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009472:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009476:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800947a:	9307      	str	r3, [sp, #28]
 800947c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009480:	ee08 0a10 	vmov	s16, r0
 8009484:	4b9f      	ldr	r3, [pc, #636]	; (8009704 <_printf_float+0x2dc>)
 8009486:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800948a:	f04f 32ff 	mov.w	r2, #4294967295
 800948e:	f7f7 fb6d 	bl	8000b6c <__aeabi_dcmpun>
 8009492:	bb88      	cbnz	r0, 80094f8 <_printf_float+0xd0>
 8009494:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009498:	4b9a      	ldr	r3, [pc, #616]	; (8009704 <_printf_float+0x2dc>)
 800949a:	f04f 32ff 	mov.w	r2, #4294967295
 800949e:	f7f7 fb47 	bl	8000b30 <__aeabi_dcmple>
 80094a2:	bb48      	cbnz	r0, 80094f8 <_printf_float+0xd0>
 80094a4:	2200      	movs	r2, #0
 80094a6:	2300      	movs	r3, #0
 80094a8:	4640      	mov	r0, r8
 80094aa:	4649      	mov	r1, r9
 80094ac:	f7f7 fb36 	bl	8000b1c <__aeabi_dcmplt>
 80094b0:	b110      	cbz	r0, 80094b8 <_printf_float+0x90>
 80094b2:	232d      	movs	r3, #45	; 0x2d
 80094b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094b8:	4b93      	ldr	r3, [pc, #588]	; (8009708 <_printf_float+0x2e0>)
 80094ba:	4894      	ldr	r0, [pc, #592]	; (800970c <_printf_float+0x2e4>)
 80094bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80094c0:	bf94      	ite	ls
 80094c2:	4698      	movls	r8, r3
 80094c4:	4680      	movhi	r8, r0
 80094c6:	2303      	movs	r3, #3
 80094c8:	6123      	str	r3, [r4, #16]
 80094ca:	9b05      	ldr	r3, [sp, #20]
 80094cc:	f023 0204 	bic.w	r2, r3, #4
 80094d0:	6022      	str	r2, [r4, #0]
 80094d2:	f04f 0900 	mov.w	r9, #0
 80094d6:	9700      	str	r7, [sp, #0]
 80094d8:	4633      	mov	r3, r6
 80094da:	aa0b      	add	r2, sp, #44	; 0x2c
 80094dc:	4621      	mov	r1, r4
 80094de:	4628      	mov	r0, r5
 80094e0:	f000 f9d8 	bl	8009894 <_printf_common>
 80094e4:	3001      	adds	r0, #1
 80094e6:	f040 8090 	bne.w	800960a <_printf_float+0x1e2>
 80094ea:	f04f 30ff 	mov.w	r0, #4294967295
 80094ee:	b00d      	add	sp, #52	; 0x34
 80094f0:	ecbd 8b02 	vpop	{d8}
 80094f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f8:	4642      	mov	r2, r8
 80094fa:	464b      	mov	r3, r9
 80094fc:	4640      	mov	r0, r8
 80094fe:	4649      	mov	r1, r9
 8009500:	f7f7 fb34 	bl	8000b6c <__aeabi_dcmpun>
 8009504:	b140      	cbz	r0, 8009518 <_printf_float+0xf0>
 8009506:	464b      	mov	r3, r9
 8009508:	2b00      	cmp	r3, #0
 800950a:	bfbc      	itt	lt
 800950c:	232d      	movlt	r3, #45	; 0x2d
 800950e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009512:	487f      	ldr	r0, [pc, #508]	; (8009710 <_printf_float+0x2e8>)
 8009514:	4b7f      	ldr	r3, [pc, #508]	; (8009714 <_printf_float+0x2ec>)
 8009516:	e7d1      	b.n	80094bc <_printf_float+0x94>
 8009518:	6863      	ldr	r3, [r4, #4]
 800951a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800951e:	9206      	str	r2, [sp, #24]
 8009520:	1c5a      	adds	r2, r3, #1
 8009522:	d13f      	bne.n	80095a4 <_printf_float+0x17c>
 8009524:	2306      	movs	r3, #6
 8009526:	6063      	str	r3, [r4, #4]
 8009528:	9b05      	ldr	r3, [sp, #20]
 800952a:	6861      	ldr	r1, [r4, #4]
 800952c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009530:	2300      	movs	r3, #0
 8009532:	9303      	str	r3, [sp, #12]
 8009534:	ab0a      	add	r3, sp, #40	; 0x28
 8009536:	e9cd b301 	strd	fp, r3, [sp, #4]
 800953a:	ab09      	add	r3, sp, #36	; 0x24
 800953c:	ec49 8b10 	vmov	d0, r8, r9
 8009540:	9300      	str	r3, [sp, #0]
 8009542:	6022      	str	r2, [r4, #0]
 8009544:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009548:	4628      	mov	r0, r5
 800954a:	f7ff fecd 	bl	80092e8 <__cvt>
 800954e:	9b06      	ldr	r3, [sp, #24]
 8009550:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009552:	2b47      	cmp	r3, #71	; 0x47
 8009554:	4680      	mov	r8, r0
 8009556:	d108      	bne.n	800956a <_printf_float+0x142>
 8009558:	1cc8      	adds	r0, r1, #3
 800955a:	db02      	blt.n	8009562 <_printf_float+0x13a>
 800955c:	6863      	ldr	r3, [r4, #4]
 800955e:	4299      	cmp	r1, r3
 8009560:	dd41      	ble.n	80095e6 <_printf_float+0x1be>
 8009562:	f1ab 0b02 	sub.w	fp, fp, #2
 8009566:	fa5f fb8b 	uxtb.w	fp, fp
 800956a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800956e:	d820      	bhi.n	80095b2 <_printf_float+0x18a>
 8009570:	3901      	subs	r1, #1
 8009572:	465a      	mov	r2, fp
 8009574:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009578:	9109      	str	r1, [sp, #36]	; 0x24
 800957a:	f7ff ff17 	bl	80093ac <__exponent>
 800957e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009580:	1813      	adds	r3, r2, r0
 8009582:	2a01      	cmp	r2, #1
 8009584:	4681      	mov	r9, r0
 8009586:	6123      	str	r3, [r4, #16]
 8009588:	dc02      	bgt.n	8009590 <_printf_float+0x168>
 800958a:	6822      	ldr	r2, [r4, #0]
 800958c:	07d2      	lsls	r2, r2, #31
 800958e:	d501      	bpl.n	8009594 <_printf_float+0x16c>
 8009590:	3301      	adds	r3, #1
 8009592:	6123      	str	r3, [r4, #16]
 8009594:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009598:	2b00      	cmp	r3, #0
 800959a:	d09c      	beq.n	80094d6 <_printf_float+0xae>
 800959c:	232d      	movs	r3, #45	; 0x2d
 800959e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095a2:	e798      	b.n	80094d6 <_printf_float+0xae>
 80095a4:	9a06      	ldr	r2, [sp, #24]
 80095a6:	2a47      	cmp	r2, #71	; 0x47
 80095a8:	d1be      	bne.n	8009528 <_printf_float+0x100>
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1bc      	bne.n	8009528 <_printf_float+0x100>
 80095ae:	2301      	movs	r3, #1
 80095b0:	e7b9      	b.n	8009526 <_printf_float+0xfe>
 80095b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80095b6:	d118      	bne.n	80095ea <_printf_float+0x1c2>
 80095b8:	2900      	cmp	r1, #0
 80095ba:	6863      	ldr	r3, [r4, #4]
 80095bc:	dd0b      	ble.n	80095d6 <_printf_float+0x1ae>
 80095be:	6121      	str	r1, [r4, #16]
 80095c0:	b913      	cbnz	r3, 80095c8 <_printf_float+0x1a0>
 80095c2:	6822      	ldr	r2, [r4, #0]
 80095c4:	07d0      	lsls	r0, r2, #31
 80095c6:	d502      	bpl.n	80095ce <_printf_float+0x1a6>
 80095c8:	3301      	adds	r3, #1
 80095ca:	440b      	add	r3, r1
 80095cc:	6123      	str	r3, [r4, #16]
 80095ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80095d0:	f04f 0900 	mov.w	r9, #0
 80095d4:	e7de      	b.n	8009594 <_printf_float+0x16c>
 80095d6:	b913      	cbnz	r3, 80095de <_printf_float+0x1b6>
 80095d8:	6822      	ldr	r2, [r4, #0]
 80095da:	07d2      	lsls	r2, r2, #31
 80095dc:	d501      	bpl.n	80095e2 <_printf_float+0x1ba>
 80095de:	3302      	adds	r3, #2
 80095e0:	e7f4      	b.n	80095cc <_printf_float+0x1a4>
 80095e2:	2301      	movs	r3, #1
 80095e4:	e7f2      	b.n	80095cc <_printf_float+0x1a4>
 80095e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80095ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095ec:	4299      	cmp	r1, r3
 80095ee:	db05      	blt.n	80095fc <_printf_float+0x1d4>
 80095f0:	6823      	ldr	r3, [r4, #0]
 80095f2:	6121      	str	r1, [r4, #16]
 80095f4:	07d8      	lsls	r0, r3, #31
 80095f6:	d5ea      	bpl.n	80095ce <_printf_float+0x1a6>
 80095f8:	1c4b      	adds	r3, r1, #1
 80095fa:	e7e7      	b.n	80095cc <_printf_float+0x1a4>
 80095fc:	2900      	cmp	r1, #0
 80095fe:	bfd4      	ite	le
 8009600:	f1c1 0202 	rsble	r2, r1, #2
 8009604:	2201      	movgt	r2, #1
 8009606:	4413      	add	r3, r2
 8009608:	e7e0      	b.n	80095cc <_printf_float+0x1a4>
 800960a:	6823      	ldr	r3, [r4, #0]
 800960c:	055a      	lsls	r2, r3, #21
 800960e:	d407      	bmi.n	8009620 <_printf_float+0x1f8>
 8009610:	6923      	ldr	r3, [r4, #16]
 8009612:	4642      	mov	r2, r8
 8009614:	4631      	mov	r1, r6
 8009616:	4628      	mov	r0, r5
 8009618:	47b8      	blx	r7
 800961a:	3001      	adds	r0, #1
 800961c:	d12c      	bne.n	8009678 <_printf_float+0x250>
 800961e:	e764      	b.n	80094ea <_printf_float+0xc2>
 8009620:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009624:	f240 80e0 	bls.w	80097e8 <_printf_float+0x3c0>
 8009628:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800962c:	2200      	movs	r2, #0
 800962e:	2300      	movs	r3, #0
 8009630:	f7f7 fa6a 	bl	8000b08 <__aeabi_dcmpeq>
 8009634:	2800      	cmp	r0, #0
 8009636:	d034      	beq.n	80096a2 <_printf_float+0x27a>
 8009638:	4a37      	ldr	r2, [pc, #220]	; (8009718 <_printf_float+0x2f0>)
 800963a:	2301      	movs	r3, #1
 800963c:	4631      	mov	r1, r6
 800963e:	4628      	mov	r0, r5
 8009640:	47b8      	blx	r7
 8009642:	3001      	adds	r0, #1
 8009644:	f43f af51 	beq.w	80094ea <_printf_float+0xc2>
 8009648:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800964c:	429a      	cmp	r2, r3
 800964e:	db02      	blt.n	8009656 <_printf_float+0x22e>
 8009650:	6823      	ldr	r3, [r4, #0]
 8009652:	07d8      	lsls	r0, r3, #31
 8009654:	d510      	bpl.n	8009678 <_printf_float+0x250>
 8009656:	ee18 3a10 	vmov	r3, s16
 800965a:	4652      	mov	r2, sl
 800965c:	4631      	mov	r1, r6
 800965e:	4628      	mov	r0, r5
 8009660:	47b8      	blx	r7
 8009662:	3001      	adds	r0, #1
 8009664:	f43f af41 	beq.w	80094ea <_printf_float+0xc2>
 8009668:	f04f 0800 	mov.w	r8, #0
 800966c:	f104 091a 	add.w	r9, r4, #26
 8009670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009672:	3b01      	subs	r3, #1
 8009674:	4543      	cmp	r3, r8
 8009676:	dc09      	bgt.n	800968c <_printf_float+0x264>
 8009678:	6823      	ldr	r3, [r4, #0]
 800967a:	079b      	lsls	r3, r3, #30
 800967c:	f100 8105 	bmi.w	800988a <_printf_float+0x462>
 8009680:	68e0      	ldr	r0, [r4, #12]
 8009682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009684:	4298      	cmp	r0, r3
 8009686:	bfb8      	it	lt
 8009688:	4618      	movlt	r0, r3
 800968a:	e730      	b.n	80094ee <_printf_float+0xc6>
 800968c:	2301      	movs	r3, #1
 800968e:	464a      	mov	r2, r9
 8009690:	4631      	mov	r1, r6
 8009692:	4628      	mov	r0, r5
 8009694:	47b8      	blx	r7
 8009696:	3001      	adds	r0, #1
 8009698:	f43f af27 	beq.w	80094ea <_printf_float+0xc2>
 800969c:	f108 0801 	add.w	r8, r8, #1
 80096a0:	e7e6      	b.n	8009670 <_printf_float+0x248>
 80096a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	dc39      	bgt.n	800971c <_printf_float+0x2f4>
 80096a8:	4a1b      	ldr	r2, [pc, #108]	; (8009718 <_printf_float+0x2f0>)
 80096aa:	2301      	movs	r3, #1
 80096ac:	4631      	mov	r1, r6
 80096ae:	4628      	mov	r0, r5
 80096b0:	47b8      	blx	r7
 80096b2:	3001      	adds	r0, #1
 80096b4:	f43f af19 	beq.w	80094ea <_printf_float+0xc2>
 80096b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80096bc:	4313      	orrs	r3, r2
 80096be:	d102      	bne.n	80096c6 <_printf_float+0x29e>
 80096c0:	6823      	ldr	r3, [r4, #0]
 80096c2:	07d9      	lsls	r1, r3, #31
 80096c4:	d5d8      	bpl.n	8009678 <_printf_float+0x250>
 80096c6:	ee18 3a10 	vmov	r3, s16
 80096ca:	4652      	mov	r2, sl
 80096cc:	4631      	mov	r1, r6
 80096ce:	4628      	mov	r0, r5
 80096d0:	47b8      	blx	r7
 80096d2:	3001      	adds	r0, #1
 80096d4:	f43f af09 	beq.w	80094ea <_printf_float+0xc2>
 80096d8:	f04f 0900 	mov.w	r9, #0
 80096dc:	f104 0a1a 	add.w	sl, r4, #26
 80096e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096e2:	425b      	negs	r3, r3
 80096e4:	454b      	cmp	r3, r9
 80096e6:	dc01      	bgt.n	80096ec <_printf_float+0x2c4>
 80096e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096ea:	e792      	b.n	8009612 <_printf_float+0x1ea>
 80096ec:	2301      	movs	r3, #1
 80096ee:	4652      	mov	r2, sl
 80096f0:	4631      	mov	r1, r6
 80096f2:	4628      	mov	r0, r5
 80096f4:	47b8      	blx	r7
 80096f6:	3001      	adds	r0, #1
 80096f8:	f43f aef7 	beq.w	80094ea <_printf_float+0xc2>
 80096fc:	f109 0901 	add.w	r9, r9, #1
 8009700:	e7ee      	b.n	80096e0 <_printf_float+0x2b8>
 8009702:	bf00      	nop
 8009704:	7fefffff 	.word	0x7fefffff
 8009708:	0800db94 	.word	0x0800db94
 800970c:	0800db98 	.word	0x0800db98
 8009710:	0800dba0 	.word	0x0800dba0
 8009714:	0800db9c 	.word	0x0800db9c
 8009718:	0800dba4 	.word	0x0800dba4
 800971c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800971e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009720:	429a      	cmp	r2, r3
 8009722:	bfa8      	it	ge
 8009724:	461a      	movge	r2, r3
 8009726:	2a00      	cmp	r2, #0
 8009728:	4691      	mov	r9, r2
 800972a:	dc37      	bgt.n	800979c <_printf_float+0x374>
 800972c:	f04f 0b00 	mov.w	fp, #0
 8009730:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009734:	f104 021a 	add.w	r2, r4, #26
 8009738:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800973a:	9305      	str	r3, [sp, #20]
 800973c:	eba3 0309 	sub.w	r3, r3, r9
 8009740:	455b      	cmp	r3, fp
 8009742:	dc33      	bgt.n	80097ac <_printf_float+0x384>
 8009744:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009748:	429a      	cmp	r2, r3
 800974a:	db3b      	blt.n	80097c4 <_printf_float+0x39c>
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	07da      	lsls	r2, r3, #31
 8009750:	d438      	bmi.n	80097c4 <_printf_float+0x39c>
 8009752:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009754:	9b05      	ldr	r3, [sp, #20]
 8009756:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009758:	1ad3      	subs	r3, r2, r3
 800975a:	eba2 0901 	sub.w	r9, r2, r1
 800975e:	4599      	cmp	r9, r3
 8009760:	bfa8      	it	ge
 8009762:	4699      	movge	r9, r3
 8009764:	f1b9 0f00 	cmp.w	r9, #0
 8009768:	dc35      	bgt.n	80097d6 <_printf_float+0x3ae>
 800976a:	f04f 0800 	mov.w	r8, #0
 800976e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009772:	f104 0a1a 	add.w	sl, r4, #26
 8009776:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800977a:	1a9b      	subs	r3, r3, r2
 800977c:	eba3 0309 	sub.w	r3, r3, r9
 8009780:	4543      	cmp	r3, r8
 8009782:	f77f af79 	ble.w	8009678 <_printf_float+0x250>
 8009786:	2301      	movs	r3, #1
 8009788:	4652      	mov	r2, sl
 800978a:	4631      	mov	r1, r6
 800978c:	4628      	mov	r0, r5
 800978e:	47b8      	blx	r7
 8009790:	3001      	adds	r0, #1
 8009792:	f43f aeaa 	beq.w	80094ea <_printf_float+0xc2>
 8009796:	f108 0801 	add.w	r8, r8, #1
 800979a:	e7ec      	b.n	8009776 <_printf_float+0x34e>
 800979c:	4613      	mov	r3, r2
 800979e:	4631      	mov	r1, r6
 80097a0:	4642      	mov	r2, r8
 80097a2:	4628      	mov	r0, r5
 80097a4:	47b8      	blx	r7
 80097a6:	3001      	adds	r0, #1
 80097a8:	d1c0      	bne.n	800972c <_printf_float+0x304>
 80097aa:	e69e      	b.n	80094ea <_printf_float+0xc2>
 80097ac:	2301      	movs	r3, #1
 80097ae:	4631      	mov	r1, r6
 80097b0:	4628      	mov	r0, r5
 80097b2:	9205      	str	r2, [sp, #20]
 80097b4:	47b8      	blx	r7
 80097b6:	3001      	adds	r0, #1
 80097b8:	f43f ae97 	beq.w	80094ea <_printf_float+0xc2>
 80097bc:	9a05      	ldr	r2, [sp, #20]
 80097be:	f10b 0b01 	add.w	fp, fp, #1
 80097c2:	e7b9      	b.n	8009738 <_printf_float+0x310>
 80097c4:	ee18 3a10 	vmov	r3, s16
 80097c8:	4652      	mov	r2, sl
 80097ca:	4631      	mov	r1, r6
 80097cc:	4628      	mov	r0, r5
 80097ce:	47b8      	blx	r7
 80097d0:	3001      	adds	r0, #1
 80097d2:	d1be      	bne.n	8009752 <_printf_float+0x32a>
 80097d4:	e689      	b.n	80094ea <_printf_float+0xc2>
 80097d6:	9a05      	ldr	r2, [sp, #20]
 80097d8:	464b      	mov	r3, r9
 80097da:	4442      	add	r2, r8
 80097dc:	4631      	mov	r1, r6
 80097de:	4628      	mov	r0, r5
 80097e0:	47b8      	blx	r7
 80097e2:	3001      	adds	r0, #1
 80097e4:	d1c1      	bne.n	800976a <_printf_float+0x342>
 80097e6:	e680      	b.n	80094ea <_printf_float+0xc2>
 80097e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097ea:	2a01      	cmp	r2, #1
 80097ec:	dc01      	bgt.n	80097f2 <_printf_float+0x3ca>
 80097ee:	07db      	lsls	r3, r3, #31
 80097f0:	d538      	bpl.n	8009864 <_printf_float+0x43c>
 80097f2:	2301      	movs	r3, #1
 80097f4:	4642      	mov	r2, r8
 80097f6:	4631      	mov	r1, r6
 80097f8:	4628      	mov	r0, r5
 80097fa:	47b8      	blx	r7
 80097fc:	3001      	adds	r0, #1
 80097fe:	f43f ae74 	beq.w	80094ea <_printf_float+0xc2>
 8009802:	ee18 3a10 	vmov	r3, s16
 8009806:	4652      	mov	r2, sl
 8009808:	4631      	mov	r1, r6
 800980a:	4628      	mov	r0, r5
 800980c:	47b8      	blx	r7
 800980e:	3001      	adds	r0, #1
 8009810:	f43f ae6b 	beq.w	80094ea <_printf_float+0xc2>
 8009814:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009818:	2200      	movs	r2, #0
 800981a:	2300      	movs	r3, #0
 800981c:	f7f7 f974 	bl	8000b08 <__aeabi_dcmpeq>
 8009820:	b9d8      	cbnz	r0, 800985a <_printf_float+0x432>
 8009822:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009824:	f108 0201 	add.w	r2, r8, #1
 8009828:	3b01      	subs	r3, #1
 800982a:	4631      	mov	r1, r6
 800982c:	4628      	mov	r0, r5
 800982e:	47b8      	blx	r7
 8009830:	3001      	adds	r0, #1
 8009832:	d10e      	bne.n	8009852 <_printf_float+0x42a>
 8009834:	e659      	b.n	80094ea <_printf_float+0xc2>
 8009836:	2301      	movs	r3, #1
 8009838:	4652      	mov	r2, sl
 800983a:	4631      	mov	r1, r6
 800983c:	4628      	mov	r0, r5
 800983e:	47b8      	blx	r7
 8009840:	3001      	adds	r0, #1
 8009842:	f43f ae52 	beq.w	80094ea <_printf_float+0xc2>
 8009846:	f108 0801 	add.w	r8, r8, #1
 800984a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800984c:	3b01      	subs	r3, #1
 800984e:	4543      	cmp	r3, r8
 8009850:	dcf1      	bgt.n	8009836 <_printf_float+0x40e>
 8009852:	464b      	mov	r3, r9
 8009854:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009858:	e6dc      	b.n	8009614 <_printf_float+0x1ec>
 800985a:	f04f 0800 	mov.w	r8, #0
 800985e:	f104 0a1a 	add.w	sl, r4, #26
 8009862:	e7f2      	b.n	800984a <_printf_float+0x422>
 8009864:	2301      	movs	r3, #1
 8009866:	4642      	mov	r2, r8
 8009868:	e7df      	b.n	800982a <_printf_float+0x402>
 800986a:	2301      	movs	r3, #1
 800986c:	464a      	mov	r2, r9
 800986e:	4631      	mov	r1, r6
 8009870:	4628      	mov	r0, r5
 8009872:	47b8      	blx	r7
 8009874:	3001      	adds	r0, #1
 8009876:	f43f ae38 	beq.w	80094ea <_printf_float+0xc2>
 800987a:	f108 0801 	add.w	r8, r8, #1
 800987e:	68e3      	ldr	r3, [r4, #12]
 8009880:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009882:	1a5b      	subs	r3, r3, r1
 8009884:	4543      	cmp	r3, r8
 8009886:	dcf0      	bgt.n	800986a <_printf_float+0x442>
 8009888:	e6fa      	b.n	8009680 <_printf_float+0x258>
 800988a:	f04f 0800 	mov.w	r8, #0
 800988e:	f104 0919 	add.w	r9, r4, #25
 8009892:	e7f4      	b.n	800987e <_printf_float+0x456>

08009894 <_printf_common>:
 8009894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009898:	4616      	mov	r6, r2
 800989a:	4699      	mov	r9, r3
 800989c:	688a      	ldr	r2, [r1, #8]
 800989e:	690b      	ldr	r3, [r1, #16]
 80098a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80098a4:	4293      	cmp	r3, r2
 80098a6:	bfb8      	it	lt
 80098a8:	4613      	movlt	r3, r2
 80098aa:	6033      	str	r3, [r6, #0]
 80098ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80098b0:	4607      	mov	r7, r0
 80098b2:	460c      	mov	r4, r1
 80098b4:	b10a      	cbz	r2, 80098ba <_printf_common+0x26>
 80098b6:	3301      	adds	r3, #1
 80098b8:	6033      	str	r3, [r6, #0]
 80098ba:	6823      	ldr	r3, [r4, #0]
 80098bc:	0699      	lsls	r1, r3, #26
 80098be:	bf42      	ittt	mi
 80098c0:	6833      	ldrmi	r3, [r6, #0]
 80098c2:	3302      	addmi	r3, #2
 80098c4:	6033      	strmi	r3, [r6, #0]
 80098c6:	6825      	ldr	r5, [r4, #0]
 80098c8:	f015 0506 	ands.w	r5, r5, #6
 80098cc:	d106      	bne.n	80098dc <_printf_common+0x48>
 80098ce:	f104 0a19 	add.w	sl, r4, #25
 80098d2:	68e3      	ldr	r3, [r4, #12]
 80098d4:	6832      	ldr	r2, [r6, #0]
 80098d6:	1a9b      	subs	r3, r3, r2
 80098d8:	42ab      	cmp	r3, r5
 80098da:	dc26      	bgt.n	800992a <_printf_common+0x96>
 80098dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80098e0:	1e13      	subs	r3, r2, #0
 80098e2:	6822      	ldr	r2, [r4, #0]
 80098e4:	bf18      	it	ne
 80098e6:	2301      	movne	r3, #1
 80098e8:	0692      	lsls	r2, r2, #26
 80098ea:	d42b      	bmi.n	8009944 <_printf_common+0xb0>
 80098ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80098f0:	4649      	mov	r1, r9
 80098f2:	4638      	mov	r0, r7
 80098f4:	47c0      	blx	r8
 80098f6:	3001      	adds	r0, #1
 80098f8:	d01e      	beq.n	8009938 <_printf_common+0xa4>
 80098fa:	6823      	ldr	r3, [r4, #0]
 80098fc:	68e5      	ldr	r5, [r4, #12]
 80098fe:	6832      	ldr	r2, [r6, #0]
 8009900:	f003 0306 	and.w	r3, r3, #6
 8009904:	2b04      	cmp	r3, #4
 8009906:	bf08      	it	eq
 8009908:	1aad      	subeq	r5, r5, r2
 800990a:	68a3      	ldr	r3, [r4, #8]
 800990c:	6922      	ldr	r2, [r4, #16]
 800990e:	bf0c      	ite	eq
 8009910:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009914:	2500      	movne	r5, #0
 8009916:	4293      	cmp	r3, r2
 8009918:	bfc4      	itt	gt
 800991a:	1a9b      	subgt	r3, r3, r2
 800991c:	18ed      	addgt	r5, r5, r3
 800991e:	2600      	movs	r6, #0
 8009920:	341a      	adds	r4, #26
 8009922:	42b5      	cmp	r5, r6
 8009924:	d11a      	bne.n	800995c <_printf_common+0xc8>
 8009926:	2000      	movs	r0, #0
 8009928:	e008      	b.n	800993c <_printf_common+0xa8>
 800992a:	2301      	movs	r3, #1
 800992c:	4652      	mov	r2, sl
 800992e:	4649      	mov	r1, r9
 8009930:	4638      	mov	r0, r7
 8009932:	47c0      	blx	r8
 8009934:	3001      	adds	r0, #1
 8009936:	d103      	bne.n	8009940 <_printf_common+0xac>
 8009938:	f04f 30ff 	mov.w	r0, #4294967295
 800993c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009940:	3501      	adds	r5, #1
 8009942:	e7c6      	b.n	80098d2 <_printf_common+0x3e>
 8009944:	18e1      	adds	r1, r4, r3
 8009946:	1c5a      	adds	r2, r3, #1
 8009948:	2030      	movs	r0, #48	; 0x30
 800994a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800994e:	4422      	add	r2, r4
 8009950:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009954:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009958:	3302      	adds	r3, #2
 800995a:	e7c7      	b.n	80098ec <_printf_common+0x58>
 800995c:	2301      	movs	r3, #1
 800995e:	4622      	mov	r2, r4
 8009960:	4649      	mov	r1, r9
 8009962:	4638      	mov	r0, r7
 8009964:	47c0      	blx	r8
 8009966:	3001      	adds	r0, #1
 8009968:	d0e6      	beq.n	8009938 <_printf_common+0xa4>
 800996a:	3601      	adds	r6, #1
 800996c:	e7d9      	b.n	8009922 <_printf_common+0x8e>
	...

08009970 <_printf_i>:
 8009970:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009974:	460c      	mov	r4, r1
 8009976:	4691      	mov	r9, r2
 8009978:	7e27      	ldrb	r7, [r4, #24]
 800997a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800997c:	2f78      	cmp	r7, #120	; 0x78
 800997e:	4680      	mov	r8, r0
 8009980:	469a      	mov	sl, r3
 8009982:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009986:	d807      	bhi.n	8009998 <_printf_i+0x28>
 8009988:	2f62      	cmp	r7, #98	; 0x62
 800998a:	d80a      	bhi.n	80099a2 <_printf_i+0x32>
 800998c:	2f00      	cmp	r7, #0
 800998e:	f000 80d8 	beq.w	8009b42 <_printf_i+0x1d2>
 8009992:	2f58      	cmp	r7, #88	; 0x58
 8009994:	f000 80a3 	beq.w	8009ade <_printf_i+0x16e>
 8009998:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800999c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80099a0:	e03a      	b.n	8009a18 <_printf_i+0xa8>
 80099a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80099a6:	2b15      	cmp	r3, #21
 80099a8:	d8f6      	bhi.n	8009998 <_printf_i+0x28>
 80099aa:	a001      	add	r0, pc, #4	; (adr r0, 80099b0 <_printf_i+0x40>)
 80099ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80099b0:	08009a09 	.word	0x08009a09
 80099b4:	08009a1d 	.word	0x08009a1d
 80099b8:	08009999 	.word	0x08009999
 80099bc:	08009999 	.word	0x08009999
 80099c0:	08009999 	.word	0x08009999
 80099c4:	08009999 	.word	0x08009999
 80099c8:	08009a1d 	.word	0x08009a1d
 80099cc:	08009999 	.word	0x08009999
 80099d0:	08009999 	.word	0x08009999
 80099d4:	08009999 	.word	0x08009999
 80099d8:	08009999 	.word	0x08009999
 80099dc:	08009b29 	.word	0x08009b29
 80099e0:	08009a4d 	.word	0x08009a4d
 80099e4:	08009b0b 	.word	0x08009b0b
 80099e8:	08009999 	.word	0x08009999
 80099ec:	08009999 	.word	0x08009999
 80099f0:	08009b4b 	.word	0x08009b4b
 80099f4:	08009999 	.word	0x08009999
 80099f8:	08009a4d 	.word	0x08009a4d
 80099fc:	08009999 	.word	0x08009999
 8009a00:	08009999 	.word	0x08009999
 8009a04:	08009b13 	.word	0x08009b13
 8009a08:	680b      	ldr	r3, [r1, #0]
 8009a0a:	1d1a      	adds	r2, r3, #4
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	600a      	str	r2, [r1, #0]
 8009a10:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009a14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a18:	2301      	movs	r3, #1
 8009a1a:	e0a3      	b.n	8009b64 <_printf_i+0x1f4>
 8009a1c:	6825      	ldr	r5, [r4, #0]
 8009a1e:	6808      	ldr	r0, [r1, #0]
 8009a20:	062e      	lsls	r6, r5, #24
 8009a22:	f100 0304 	add.w	r3, r0, #4
 8009a26:	d50a      	bpl.n	8009a3e <_printf_i+0xce>
 8009a28:	6805      	ldr	r5, [r0, #0]
 8009a2a:	600b      	str	r3, [r1, #0]
 8009a2c:	2d00      	cmp	r5, #0
 8009a2e:	da03      	bge.n	8009a38 <_printf_i+0xc8>
 8009a30:	232d      	movs	r3, #45	; 0x2d
 8009a32:	426d      	negs	r5, r5
 8009a34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a38:	485e      	ldr	r0, [pc, #376]	; (8009bb4 <_printf_i+0x244>)
 8009a3a:	230a      	movs	r3, #10
 8009a3c:	e019      	b.n	8009a72 <_printf_i+0x102>
 8009a3e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009a42:	6805      	ldr	r5, [r0, #0]
 8009a44:	600b      	str	r3, [r1, #0]
 8009a46:	bf18      	it	ne
 8009a48:	b22d      	sxthne	r5, r5
 8009a4a:	e7ef      	b.n	8009a2c <_printf_i+0xbc>
 8009a4c:	680b      	ldr	r3, [r1, #0]
 8009a4e:	6825      	ldr	r5, [r4, #0]
 8009a50:	1d18      	adds	r0, r3, #4
 8009a52:	6008      	str	r0, [r1, #0]
 8009a54:	0628      	lsls	r0, r5, #24
 8009a56:	d501      	bpl.n	8009a5c <_printf_i+0xec>
 8009a58:	681d      	ldr	r5, [r3, #0]
 8009a5a:	e002      	b.n	8009a62 <_printf_i+0xf2>
 8009a5c:	0669      	lsls	r1, r5, #25
 8009a5e:	d5fb      	bpl.n	8009a58 <_printf_i+0xe8>
 8009a60:	881d      	ldrh	r5, [r3, #0]
 8009a62:	4854      	ldr	r0, [pc, #336]	; (8009bb4 <_printf_i+0x244>)
 8009a64:	2f6f      	cmp	r7, #111	; 0x6f
 8009a66:	bf0c      	ite	eq
 8009a68:	2308      	moveq	r3, #8
 8009a6a:	230a      	movne	r3, #10
 8009a6c:	2100      	movs	r1, #0
 8009a6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009a72:	6866      	ldr	r6, [r4, #4]
 8009a74:	60a6      	str	r6, [r4, #8]
 8009a76:	2e00      	cmp	r6, #0
 8009a78:	bfa2      	ittt	ge
 8009a7a:	6821      	ldrge	r1, [r4, #0]
 8009a7c:	f021 0104 	bicge.w	r1, r1, #4
 8009a80:	6021      	strge	r1, [r4, #0]
 8009a82:	b90d      	cbnz	r5, 8009a88 <_printf_i+0x118>
 8009a84:	2e00      	cmp	r6, #0
 8009a86:	d04d      	beq.n	8009b24 <_printf_i+0x1b4>
 8009a88:	4616      	mov	r6, r2
 8009a8a:	fbb5 f1f3 	udiv	r1, r5, r3
 8009a8e:	fb03 5711 	mls	r7, r3, r1, r5
 8009a92:	5dc7      	ldrb	r7, [r0, r7]
 8009a94:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a98:	462f      	mov	r7, r5
 8009a9a:	42bb      	cmp	r3, r7
 8009a9c:	460d      	mov	r5, r1
 8009a9e:	d9f4      	bls.n	8009a8a <_printf_i+0x11a>
 8009aa0:	2b08      	cmp	r3, #8
 8009aa2:	d10b      	bne.n	8009abc <_printf_i+0x14c>
 8009aa4:	6823      	ldr	r3, [r4, #0]
 8009aa6:	07df      	lsls	r7, r3, #31
 8009aa8:	d508      	bpl.n	8009abc <_printf_i+0x14c>
 8009aaa:	6923      	ldr	r3, [r4, #16]
 8009aac:	6861      	ldr	r1, [r4, #4]
 8009aae:	4299      	cmp	r1, r3
 8009ab0:	bfde      	ittt	le
 8009ab2:	2330      	movle	r3, #48	; 0x30
 8009ab4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009ab8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009abc:	1b92      	subs	r2, r2, r6
 8009abe:	6122      	str	r2, [r4, #16]
 8009ac0:	f8cd a000 	str.w	sl, [sp]
 8009ac4:	464b      	mov	r3, r9
 8009ac6:	aa03      	add	r2, sp, #12
 8009ac8:	4621      	mov	r1, r4
 8009aca:	4640      	mov	r0, r8
 8009acc:	f7ff fee2 	bl	8009894 <_printf_common>
 8009ad0:	3001      	adds	r0, #1
 8009ad2:	d14c      	bne.n	8009b6e <_printf_i+0x1fe>
 8009ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad8:	b004      	add	sp, #16
 8009ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ade:	4835      	ldr	r0, [pc, #212]	; (8009bb4 <_printf_i+0x244>)
 8009ae0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009ae4:	6823      	ldr	r3, [r4, #0]
 8009ae6:	680e      	ldr	r6, [r1, #0]
 8009ae8:	061f      	lsls	r7, r3, #24
 8009aea:	f856 5b04 	ldr.w	r5, [r6], #4
 8009aee:	600e      	str	r6, [r1, #0]
 8009af0:	d514      	bpl.n	8009b1c <_printf_i+0x1ac>
 8009af2:	07d9      	lsls	r1, r3, #31
 8009af4:	bf44      	itt	mi
 8009af6:	f043 0320 	orrmi.w	r3, r3, #32
 8009afa:	6023      	strmi	r3, [r4, #0]
 8009afc:	b91d      	cbnz	r5, 8009b06 <_printf_i+0x196>
 8009afe:	6823      	ldr	r3, [r4, #0]
 8009b00:	f023 0320 	bic.w	r3, r3, #32
 8009b04:	6023      	str	r3, [r4, #0]
 8009b06:	2310      	movs	r3, #16
 8009b08:	e7b0      	b.n	8009a6c <_printf_i+0xfc>
 8009b0a:	6823      	ldr	r3, [r4, #0]
 8009b0c:	f043 0320 	orr.w	r3, r3, #32
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	2378      	movs	r3, #120	; 0x78
 8009b14:	4828      	ldr	r0, [pc, #160]	; (8009bb8 <_printf_i+0x248>)
 8009b16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009b1a:	e7e3      	b.n	8009ae4 <_printf_i+0x174>
 8009b1c:	065e      	lsls	r6, r3, #25
 8009b1e:	bf48      	it	mi
 8009b20:	b2ad      	uxthmi	r5, r5
 8009b22:	e7e6      	b.n	8009af2 <_printf_i+0x182>
 8009b24:	4616      	mov	r6, r2
 8009b26:	e7bb      	b.n	8009aa0 <_printf_i+0x130>
 8009b28:	680b      	ldr	r3, [r1, #0]
 8009b2a:	6826      	ldr	r6, [r4, #0]
 8009b2c:	6960      	ldr	r0, [r4, #20]
 8009b2e:	1d1d      	adds	r5, r3, #4
 8009b30:	600d      	str	r5, [r1, #0]
 8009b32:	0635      	lsls	r5, r6, #24
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	d501      	bpl.n	8009b3c <_printf_i+0x1cc>
 8009b38:	6018      	str	r0, [r3, #0]
 8009b3a:	e002      	b.n	8009b42 <_printf_i+0x1d2>
 8009b3c:	0671      	lsls	r1, r6, #25
 8009b3e:	d5fb      	bpl.n	8009b38 <_printf_i+0x1c8>
 8009b40:	8018      	strh	r0, [r3, #0]
 8009b42:	2300      	movs	r3, #0
 8009b44:	6123      	str	r3, [r4, #16]
 8009b46:	4616      	mov	r6, r2
 8009b48:	e7ba      	b.n	8009ac0 <_printf_i+0x150>
 8009b4a:	680b      	ldr	r3, [r1, #0]
 8009b4c:	1d1a      	adds	r2, r3, #4
 8009b4e:	600a      	str	r2, [r1, #0]
 8009b50:	681e      	ldr	r6, [r3, #0]
 8009b52:	6862      	ldr	r2, [r4, #4]
 8009b54:	2100      	movs	r1, #0
 8009b56:	4630      	mov	r0, r6
 8009b58:	f7f6 fb62 	bl	8000220 <memchr>
 8009b5c:	b108      	cbz	r0, 8009b62 <_printf_i+0x1f2>
 8009b5e:	1b80      	subs	r0, r0, r6
 8009b60:	6060      	str	r0, [r4, #4]
 8009b62:	6863      	ldr	r3, [r4, #4]
 8009b64:	6123      	str	r3, [r4, #16]
 8009b66:	2300      	movs	r3, #0
 8009b68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b6c:	e7a8      	b.n	8009ac0 <_printf_i+0x150>
 8009b6e:	6923      	ldr	r3, [r4, #16]
 8009b70:	4632      	mov	r2, r6
 8009b72:	4649      	mov	r1, r9
 8009b74:	4640      	mov	r0, r8
 8009b76:	47d0      	blx	sl
 8009b78:	3001      	adds	r0, #1
 8009b7a:	d0ab      	beq.n	8009ad4 <_printf_i+0x164>
 8009b7c:	6823      	ldr	r3, [r4, #0]
 8009b7e:	079b      	lsls	r3, r3, #30
 8009b80:	d413      	bmi.n	8009baa <_printf_i+0x23a>
 8009b82:	68e0      	ldr	r0, [r4, #12]
 8009b84:	9b03      	ldr	r3, [sp, #12]
 8009b86:	4298      	cmp	r0, r3
 8009b88:	bfb8      	it	lt
 8009b8a:	4618      	movlt	r0, r3
 8009b8c:	e7a4      	b.n	8009ad8 <_printf_i+0x168>
 8009b8e:	2301      	movs	r3, #1
 8009b90:	4632      	mov	r2, r6
 8009b92:	4649      	mov	r1, r9
 8009b94:	4640      	mov	r0, r8
 8009b96:	47d0      	blx	sl
 8009b98:	3001      	adds	r0, #1
 8009b9a:	d09b      	beq.n	8009ad4 <_printf_i+0x164>
 8009b9c:	3501      	adds	r5, #1
 8009b9e:	68e3      	ldr	r3, [r4, #12]
 8009ba0:	9903      	ldr	r1, [sp, #12]
 8009ba2:	1a5b      	subs	r3, r3, r1
 8009ba4:	42ab      	cmp	r3, r5
 8009ba6:	dcf2      	bgt.n	8009b8e <_printf_i+0x21e>
 8009ba8:	e7eb      	b.n	8009b82 <_printf_i+0x212>
 8009baa:	2500      	movs	r5, #0
 8009bac:	f104 0619 	add.w	r6, r4, #25
 8009bb0:	e7f5      	b.n	8009b9e <_printf_i+0x22e>
 8009bb2:	bf00      	nop
 8009bb4:	0800dba6 	.word	0x0800dba6
 8009bb8:	0800dbb7 	.word	0x0800dbb7

08009bbc <_scanf_float>:
 8009bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc0:	b087      	sub	sp, #28
 8009bc2:	4617      	mov	r7, r2
 8009bc4:	9303      	str	r3, [sp, #12]
 8009bc6:	688b      	ldr	r3, [r1, #8]
 8009bc8:	1e5a      	subs	r2, r3, #1
 8009bca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009bce:	bf83      	ittte	hi
 8009bd0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009bd4:	195b      	addhi	r3, r3, r5
 8009bd6:	9302      	strhi	r3, [sp, #8]
 8009bd8:	2300      	movls	r3, #0
 8009bda:	bf86      	itte	hi
 8009bdc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009be0:	608b      	strhi	r3, [r1, #8]
 8009be2:	9302      	strls	r3, [sp, #8]
 8009be4:	680b      	ldr	r3, [r1, #0]
 8009be6:	468b      	mov	fp, r1
 8009be8:	2500      	movs	r5, #0
 8009bea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009bee:	f84b 3b1c 	str.w	r3, [fp], #28
 8009bf2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009bf6:	4680      	mov	r8, r0
 8009bf8:	460c      	mov	r4, r1
 8009bfa:	465e      	mov	r6, fp
 8009bfc:	46aa      	mov	sl, r5
 8009bfe:	46a9      	mov	r9, r5
 8009c00:	9501      	str	r5, [sp, #4]
 8009c02:	68a2      	ldr	r2, [r4, #8]
 8009c04:	b152      	cbz	r2, 8009c1c <_scanf_float+0x60>
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	2b4e      	cmp	r3, #78	; 0x4e
 8009c0c:	d864      	bhi.n	8009cd8 <_scanf_float+0x11c>
 8009c0e:	2b40      	cmp	r3, #64	; 0x40
 8009c10:	d83c      	bhi.n	8009c8c <_scanf_float+0xd0>
 8009c12:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009c16:	b2c8      	uxtb	r0, r1
 8009c18:	280e      	cmp	r0, #14
 8009c1a:	d93a      	bls.n	8009c92 <_scanf_float+0xd6>
 8009c1c:	f1b9 0f00 	cmp.w	r9, #0
 8009c20:	d003      	beq.n	8009c2a <_scanf_float+0x6e>
 8009c22:	6823      	ldr	r3, [r4, #0]
 8009c24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c28:	6023      	str	r3, [r4, #0]
 8009c2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c2e:	f1ba 0f01 	cmp.w	sl, #1
 8009c32:	f200 8113 	bhi.w	8009e5c <_scanf_float+0x2a0>
 8009c36:	455e      	cmp	r6, fp
 8009c38:	f200 8105 	bhi.w	8009e46 <_scanf_float+0x28a>
 8009c3c:	2501      	movs	r5, #1
 8009c3e:	4628      	mov	r0, r5
 8009c40:	b007      	add	sp, #28
 8009c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c46:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009c4a:	2a0d      	cmp	r2, #13
 8009c4c:	d8e6      	bhi.n	8009c1c <_scanf_float+0x60>
 8009c4e:	a101      	add	r1, pc, #4	; (adr r1, 8009c54 <_scanf_float+0x98>)
 8009c50:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009c54:	08009d93 	.word	0x08009d93
 8009c58:	08009c1d 	.word	0x08009c1d
 8009c5c:	08009c1d 	.word	0x08009c1d
 8009c60:	08009c1d 	.word	0x08009c1d
 8009c64:	08009df3 	.word	0x08009df3
 8009c68:	08009dcb 	.word	0x08009dcb
 8009c6c:	08009c1d 	.word	0x08009c1d
 8009c70:	08009c1d 	.word	0x08009c1d
 8009c74:	08009da1 	.word	0x08009da1
 8009c78:	08009c1d 	.word	0x08009c1d
 8009c7c:	08009c1d 	.word	0x08009c1d
 8009c80:	08009c1d 	.word	0x08009c1d
 8009c84:	08009c1d 	.word	0x08009c1d
 8009c88:	08009d59 	.word	0x08009d59
 8009c8c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009c90:	e7db      	b.n	8009c4a <_scanf_float+0x8e>
 8009c92:	290e      	cmp	r1, #14
 8009c94:	d8c2      	bhi.n	8009c1c <_scanf_float+0x60>
 8009c96:	a001      	add	r0, pc, #4	; (adr r0, 8009c9c <_scanf_float+0xe0>)
 8009c98:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009c9c:	08009d4b 	.word	0x08009d4b
 8009ca0:	08009c1d 	.word	0x08009c1d
 8009ca4:	08009d4b 	.word	0x08009d4b
 8009ca8:	08009ddf 	.word	0x08009ddf
 8009cac:	08009c1d 	.word	0x08009c1d
 8009cb0:	08009cf9 	.word	0x08009cf9
 8009cb4:	08009d35 	.word	0x08009d35
 8009cb8:	08009d35 	.word	0x08009d35
 8009cbc:	08009d35 	.word	0x08009d35
 8009cc0:	08009d35 	.word	0x08009d35
 8009cc4:	08009d35 	.word	0x08009d35
 8009cc8:	08009d35 	.word	0x08009d35
 8009ccc:	08009d35 	.word	0x08009d35
 8009cd0:	08009d35 	.word	0x08009d35
 8009cd4:	08009d35 	.word	0x08009d35
 8009cd8:	2b6e      	cmp	r3, #110	; 0x6e
 8009cda:	d809      	bhi.n	8009cf0 <_scanf_float+0x134>
 8009cdc:	2b60      	cmp	r3, #96	; 0x60
 8009cde:	d8b2      	bhi.n	8009c46 <_scanf_float+0x8a>
 8009ce0:	2b54      	cmp	r3, #84	; 0x54
 8009ce2:	d077      	beq.n	8009dd4 <_scanf_float+0x218>
 8009ce4:	2b59      	cmp	r3, #89	; 0x59
 8009ce6:	d199      	bne.n	8009c1c <_scanf_float+0x60>
 8009ce8:	2d07      	cmp	r5, #7
 8009cea:	d197      	bne.n	8009c1c <_scanf_float+0x60>
 8009cec:	2508      	movs	r5, #8
 8009cee:	e029      	b.n	8009d44 <_scanf_float+0x188>
 8009cf0:	2b74      	cmp	r3, #116	; 0x74
 8009cf2:	d06f      	beq.n	8009dd4 <_scanf_float+0x218>
 8009cf4:	2b79      	cmp	r3, #121	; 0x79
 8009cf6:	e7f6      	b.n	8009ce6 <_scanf_float+0x12a>
 8009cf8:	6821      	ldr	r1, [r4, #0]
 8009cfa:	05c8      	lsls	r0, r1, #23
 8009cfc:	d51a      	bpl.n	8009d34 <_scanf_float+0x178>
 8009cfe:	9b02      	ldr	r3, [sp, #8]
 8009d00:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009d04:	6021      	str	r1, [r4, #0]
 8009d06:	f109 0901 	add.w	r9, r9, #1
 8009d0a:	b11b      	cbz	r3, 8009d14 <_scanf_float+0x158>
 8009d0c:	3b01      	subs	r3, #1
 8009d0e:	3201      	adds	r2, #1
 8009d10:	9302      	str	r3, [sp, #8]
 8009d12:	60a2      	str	r2, [r4, #8]
 8009d14:	68a3      	ldr	r3, [r4, #8]
 8009d16:	3b01      	subs	r3, #1
 8009d18:	60a3      	str	r3, [r4, #8]
 8009d1a:	6923      	ldr	r3, [r4, #16]
 8009d1c:	3301      	adds	r3, #1
 8009d1e:	6123      	str	r3, [r4, #16]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	3b01      	subs	r3, #1
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	607b      	str	r3, [r7, #4]
 8009d28:	f340 8084 	ble.w	8009e34 <_scanf_float+0x278>
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	603b      	str	r3, [r7, #0]
 8009d32:	e766      	b.n	8009c02 <_scanf_float+0x46>
 8009d34:	eb1a 0f05 	cmn.w	sl, r5
 8009d38:	f47f af70 	bne.w	8009c1c <_scanf_float+0x60>
 8009d3c:	6822      	ldr	r2, [r4, #0]
 8009d3e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009d42:	6022      	str	r2, [r4, #0]
 8009d44:	f806 3b01 	strb.w	r3, [r6], #1
 8009d48:	e7e4      	b.n	8009d14 <_scanf_float+0x158>
 8009d4a:	6822      	ldr	r2, [r4, #0]
 8009d4c:	0610      	lsls	r0, r2, #24
 8009d4e:	f57f af65 	bpl.w	8009c1c <_scanf_float+0x60>
 8009d52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009d56:	e7f4      	b.n	8009d42 <_scanf_float+0x186>
 8009d58:	f1ba 0f00 	cmp.w	sl, #0
 8009d5c:	d10e      	bne.n	8009d7c <_scanf_float+0x1c0>
 8009d5e:	f1b9 0f00 	cmp.w	r9, #0
 8009d62:	d10e      	bne.n	8009d82 <_scanf_float+0x1c6>
 8009d64:	6822      	ldr	r2, [r4, #0]
 8009d66:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009d6a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009d6e:	d108      	bne.n	8009d82 <_scanf_float+0x1c6>
 8009d70:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009d74:	6022      	str	r2, [r4, #0]
 8009d76:	f04f 0a01 	mov.w	sl, #1
 8009d7a:	e7e3      	b.n	8009d44 <_scanf_float+0x188>
 8009d7c:	f1ba 0f02 	cmp.w	sl, #2
 8009d80:	d055      	beq.n	8009e2e <_scanf_float+0x272>
 8009d82:	2d01      	cmp	r5, #1
 8009d84:	d002      	beq.n	8009d8c <_scanf_float+0x1d0>
 8009d86:	2d04      	cmp	r5, #4
 8009d88:	f47f af48 	bne.w	8009c1c <_scanf_float+0x60>
 8009d8c:	3501      	adds	r5, #1
 8009d8e:	b2ed      	uxtb	r5, r5
 8009d90:	e7d8      	b.n	8009d44 <_scanf_float+0x188>
 8009d92:	f1ba 0f01 	cmp.w	sl, #1
 8009d96:	f47f af41 	bne.w	8009c1c <_scanf_float+0x60>
 8009d9a:	f04f 0a02 	mov.w	sl, #2
 8009d9e:	e7d1      	b.n	8009d44 <_scanf_float+0x188>
 8009da0:	b97d      	cbnz	r5, 8009dc2 <_scanf_float+0x206>
 8009da2:	f1b9 0f00 	cmp.w	r9, #0
 8009da6:	f47f af3c 	bne.w	8009c22 <_scanf_float+0x66>
 8009daa:	6822      	ldr	r2, [r4, #0]
 8009dac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009db0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009db4:	f47f af39 	bne.w	8009c2a <_scanf_float+0x6e>
 8009db8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009dbc:	6022      	str	r2, [r4, #0]
 8009dbe:	2501      	movs	r5, #1
 8009dc0:	e7c0      	b.n	8009d44 <_scanf_float+0x188>
 8009dc2:	2d03      	cmp	r5, #3
 8009dc4:	d0e2      	beq.n	8009d8c <_scanf_float+0x1d0>
 8009dc6:	2d05      	cmp	r5, #5
 8009dc8:	e7de      	b.n	8009d88 <_scanf_float+0x1cc>
 8009dca:	2d02      	cmp	r5, #2
 8009dcc:	f47f af26 	bne.w	8009c1c <_scanf_float+0x60>
 8009dd0:	2503      	movs	r5, #3
 8009dd2:	e7b7      	b.n	8009d44 <_scanf_float+0x188>
 8009dd4:	2d06      	cmp	r5, #6
 8009dd6:	f47f af21 	bne.w	8009c1c <_scanf_float+0x60>
 8009dda:	2507      	movs	r5, #7
 8009ddc:	e7b2      	b.n	8009d44 <_scanf_float+0x188>
 8009dde:	6822      	ldr	r2, [r4, #0]
 8009de0:	0591      	lsls	r1, r2, #22
 8009de2:	f57f af1b 	bpl.w	8009c1c <_scanf_float+0x60>
 8009de6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009dea:	6022      	str	r2, [r4, #0]
 8009dec:	f8cd 9004 	str.w	r9, [sp, #4]
 8009df0:	e7a8      	b.n	8009d44 <_scanf_float+0x188>
 8009df2:	6822      	ldr	r2, [r4, #0]
 8009df4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009df8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009dfc:	d006      	beq.n	8009e0c <_scanf_float+0x250>
 8009dfe:	0550      	lsls	r0, r2, #21
 8009e00:	f57f af0c 	bpl.w	8009c1c <_scanf_float+0x60>
 8009e04:	f1b9 0f00 	cmp.w	r9, #0
 8009e08:	f43f af0f 	beq.w	8009c2a <_scanf_float+0x6e>
 8009e0c:	0591      	lsls	r1, r2, #22
 8009e0e:	bf58      	it	pl
 8009e10:	9901      	ldrpl	r1, [sp, #4]
 8009e12:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009e16:	bf58      	it	pl
 8009e18:	eba9 0101 	subpl.w	r1, r9, r1
 8009e1c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009e20:	bf58      	it	pl
 8009e22:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009e26:	6022      	str	r2, [r4, #0]
 8009e28:	f04f 0900 	mov.w	r9, #0
 8009e2c:	e78a      	b.n	8009d44 <_scanf_float+0x188>
 8009e2e:	f04f 0a03 	mov.w	sl, #3
 8009e32:	e787      	b.n	8009d44 <_scanf_float+0x188>
 8009e34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009e38:	4639      	mov	r1, r7
 8009e3a:	4640      	mov	r0, r8
 8009e3c:	4798      	blx	r3
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	f43f aedf 	beq.w	8009c02 <_scanf_float+0x46>
 8009e44:	e6ea      	b.n	8009c1c <_scanf_float+0x60>
 8009e46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009e4e:	463a      	mov	r2, r7
 8009e50:	4640      	mov	r0, r8
 8009e52:	4798      	blx	r3
 8009e54:	6923      	ldr	r3, [r4, #16]
 8009e56:	3b01      	subs	r3, #1
 8009e58:	6123      	str	r3, [r4, #16]
 8009e5a:	e6ec      	b.n	8009c36 <_scanf_float+0x7a>
 8009e5c:	1e6b      	subs	r3, r5, #1
 8009e5e:	2b06      	cmp	r3, #6
 8009e60:	d825      	bhi.n	8009eae <_scanf_float+0x2f2>
 8009e62:	2d02      	cmp	r5, #2
 8009e64:	d836      	bhi.n	8009ed4 <_scanf_float+0x318>
 8009e66:	455e      	cmp	r6, fp
 8009e68:	f67f aee8 	bls.w	8009c3c <_scanf_float+0x80>
 8009e6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e70:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009e74:	463a      	mov	r2, r7
 8009e76:	4640      	mov	r0, r8
 8009e78:	4798      	blx	r3
 8009e7a:	6923      	ldr	r3, [r4, #16]
 8009e7c:	3b01      	subs	r3, #1
 8009e7e:	6123      	str	r3, [r4, #16]
 8009e80:	e7f1      	b.n	8009e66 <_scanf_float+0x2aa>
 8009e82:	9802      	ldr	r0, [sp, #8]
 8009e84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e88:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009e8c:	9002      	str	r0, [sp, #8]
 8009e8e:	463a      	mov	r2, r7
 8009e90:	4640      	mov	r0, r8
 8009e92:	4798      	blx	r3
 8009e94:	6923      	ldr	r3, [r4, #16]
 8009e96:	3b01      	subs	r3, #1
 8009e98:	6123      	str	r3, [r4, #16]
 8009e9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e9e:	fa5f fa8a 	uxtb.w	sl, sl
 8009ea2:	f1ba 0f02 	cmp.w	sl, #2
 8009ea6:	d1ec      	bne.n	8009e82 <_scanf_float+0x2c6>
 8009ea8:	3d03      	subs	r5, #3
 8009eaa:	b2ed      	uxtb	r5, r5
 8009eac:	1b76      	subs	r6, r6, r5
 8009eae:	6823      	ldr	r3, [r4, #0]
 8009eb0:	05da      	lsls	r2, r3, #23
 8009eb2:	d52f      	bpl.n	8009f14 <_scanf_float+0x358>
 8009eb4:	055b      	lsls	r3, r3, #21
 8009eb6:	d510      	bpl.n	8009eda <_scanf_float+0x31e>
 8009eb8:	455e      	cmp	r6, fp
 8009eba:	f67f aebf 	bls.w	8009c3c <_scanf_float+0x80>
 8009ebe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ec2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009ec6:	463a      	mov	r2, r7
 8009ec8:	4640      	mov	r0, r8
 8009eca:	4798      	blx	r3
 8009ecc:	6923      	ldr	r3, [r4, #16]
 8009ece:	3b01      	subs	r3, #1
 8009ed0:	6123      	str	r3, [r4, #16]
 8009ed2:	e7f1      	b.n	8009eb8 <_scanf_float+0x2fc>
 8009ed4:	46aa      	mov	sl, r5
 8009ed6:	9602      	str	r6, [sp, #8]
 8009ed8:	e7df      	b.n	8009e9a <_scanf_float+0x2de>
 8009eda:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009ede:	6923      	ldr	r3, [r4, #16]
 8009ee0:	2965      	cmp	r1, #101	; 0x65
 8009ee2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009ee6:	f106 35ff 	add.w	r5, r6, #4294967295
 8009eea:	6123      	str	r3, [r4, #16]
 8009eec:	d00c      	beq.n	8009f08 <_scanf_float+0x34c>
 8009eee:	2945      	cmp	r1, #69	; 0x45
 8009ef0:	d00a      	beq.n	8009f08 <_scanf_float+0x34c>
 8009ef2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ef6:	463a      	mov	r2, r7
 8009ef8:	4640      	mov	r0, r8
 8009efa:	4798      	blx	r3
 8009efc:	6923      	ldr	r3, [r4, #16]
 8009efe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009f02:	3b01      	subs	r3, #1
 8009f04:	1eb5      	subs	r5, r6, #2
 8009f06:	6123      	str	r3, [r4, #16]
 8009f08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f0c:	463a      	mov	r2, r7
 8009f0e:	4640      	mov	r0, r8
 8009f10:	4798      	blx	r3
 8009f12:	462e      	mov	r6, r5
 8009f14:	6825      	ldr	r5, [r4, #0]
 8009f16:	f015 0510 	ands.w	r5, r5, #16
 8009f1a:	d158      	bne.n	8009fce <_scanf_float+0x412>
 8009f1c:	7035      	strb	r5, [r6, #0]
 8009f1e:	6823      	ldr	r3, [r4, #0]
 8009f20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009f24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f28:	d11c      	bne.n	8009f64 <_scanf_float+0x3a8>
 8009f2a:	9b01      	ldr	r3, [sp, #4]
 8009f2c:	454b      	cmp	r3, r9
 8009f2e:	eba3 0209 	sub.w	r2, r3, r9
 8009f32:	d124      	bne.n	8009f7e <_scanf_float+0x3c2>
 8009f34:	2200      	movs	r2, #0
 8009f36:	4659      	mov	r1, fp
 8009f38:	4640      	mov	r0, r8
 8009f3a:	f000 fe9b 	bl	800ac74 <_strtod_r>
 8009f3e:	9b03      	ldr	r3, [sp, #12]
 8009f40:	6821      	ldr	r1, [r4, #0]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f011 0f02 	tst.w	r1, #2
 8009f48:	ec57 6b10 	vmov	r6, r7, d0
 8009f4c:	f103 0204 	add.w	r2, r3, #4
 8009f50:	d020      	beq.n	8009f94 <_scanf_float+0x3d8>
 8009f52:	9903      	ldr	r1, [sp, #12]
 8009f54:	600a      	str	r2, [r1, #0]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	e9c3 6700 	strd	r6, r7, [r3]
 8009f5c:	68e3      	ldr	r3, [r4, #12]
 8009f5e:	3301      	adds	r3, #1
 8009f60:	60e3      	str	r3, [r4, #12]
 8009f62:	e66c      	b.n	8009c3e <_scanf_float+0x82>
 8009f64:	9b04      	ldr	r3, [sp, #16]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d0e4      	beq.n	8009f34 <_scanf_float+0x378>
 8009f6a:	9905      	ldr	r1, [sp, #20]
 8009f6c:	230a      	movs	r3, #10
 8009f6e:	462a      	mov	r2, r5
 8009f70:	3101      	adds	r1, #1
 8009f72:	4640      	mov	r0, r8
 8009f74:	f000 ff08 	bl	800ad88 <_strtol_r>
 8009f78:	9b04      	ldr	r3, [sp, #16]
 8009f7a:	9e05      	ldr	r6, [sp, #20]
 8009f7c:	1ac2      	subs	r2, r0, r3
 8009f7e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009f82:	429e      	cmp	r6, r3
 8009f84:	bf28      	it	cs
 8009f86:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009f8a:	4912      	ldr	r1, [pc, #72]	; (8009fd4 <_scanf_float+0x418>)
 8009f8c:	4630      	mov	r0, r6
 8009f8e:	f000 f82b 	bl	8009fe8 <siprintf>
 8009f92:	e7cf      	b.n	8009f34 <_scanf_float+0x378>
 8009f94:	f011 0f04 	tst.w	r1, #4
 8009f98:	9903      	ldr	r1, [sp, #12]
 8009f9a:	600a      	str	r2, [r1, #0]
 8009f9c:	d1db      	bne.n	8009f56 <_scanf_float+0x39a>
 8009f9e:	f8d3 8000 	ldr.w	r8, [r3]
 8009fa2:	ee10 2a10 	vmov	r2, s0
 8009fa6:	ee10 0a10 	vmov	r0, s0
 8009faa:	463b      	mov	r3, r7
 8009fac:	4639      	mov	r1, r7
 8009fae:	f7f6 fddd 	bl	8000b6c <__aeabi_dcmpun>
 8009fb2:	b128      	cbz	r0, 8009fc0 <_scanf_float+0x404>
 8009fb4:	4808      	ldr	r0, [pc, #32]	; (8009fd8 <_scanf_float+0x41c>)
 8009fb6:	f000 f811 	bl	8009fdc <nanf>
 8009fba:	ed88 0a00 	vstr	s0, [r8]
 8009fbe:	e7cd      	b.n	8009f5c <_scanf_float+0x3a0>
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	4639      	mov	r1, r7
 8009fc4:	f7f6 fe30 	bl	8000c28 <__aeabi_d2f>
 8009fc8:	f8c8 0000 	str.w	r0, [r8]
 8009fcc:	e7c6      	b.n	8009f5c <_scanf_float+0x3a0>
 8009fce:	2500      	movs	r5, #0
 8009fd0:	e635      	b.n	8009c3e <_scanf_float+0x82>
 8009fd2:	bf00      	nop
 8009fd4:	0800dbc8 	.word	0x0800dbc8
 8009fd8:	0800dfe0 	.word	0x0800dfe0

08009fdc <nanf>:
 8009fdc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009fe4 <nanf+0x8>
 8009fe0:	4770      	bx	lr
 8009fe2:	bf00      	nop
 8009fe4:	7fc00000 	.word	0x7fc00000

08009fe8 <siprintf>:
 8009fe8:	b40e      	push	{r1, r2, r3}
 8009fea:	b500      	push	{lr}
 8009fec:	b09c      	sub	sp, #112	; 0x70
 8009fee:	ab1d      	add	r3, sp, #116	; 0x74
 8009ff0:	9002      	str	r0, [sp, #8]
 8009ff2:	9006      	str	r0, [sp, #24]
 8009ff4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009ff8:	4809      	ldr	r0, [pc, #36]	; (800a020 <siprintf+0x38>)
 8009ffa:	9107      	str	r1, [sp, #28]
 8009ffc:	9104      	str	r1, [sp, #16]
 8009ffe:	4909      	ldr	r1, [pc, #36]	; (800a024 <siprintf+0x3c>)
 800a000:	f853 2b04 	ldr.w	r2, [r3], #4
 800a004:	9105      	str	r1, [sp, #20]
 800a006:	6800      	ldr	r0, [r0, #0]
 800a008:	9301      	str	r3, [sp, #4]
 800a00a:	a902      	add	r1, sp, #8
 800a00c:	f002 fea4 	bl	800cd58 <_svfiprintf_r>
 800a010:	9b02      	ldr	r3, [sp, #8]
 800a012:	2200      	movs	r2, #0
 800a014:	701a      	strb	r2, [r3, #0]
 800a016:	b01c      	add	sp, #112	; 0x70
 800a018:	f85d eb04 	ldr.w	lr, [sp], #4
 800a01c:	b003      	add	sp, #12
 800a01e:	4770      	bx	lr
 800a020:	2000007c 	.word	0x2000007c
 800a024:	ffff0208 	.word	0xffff0208

0800a028 <sulp>:
 800a028:	b570      	push	{r4, r5, r6, lr}
 800a02a:	4604      	mov	r4, r0
 800a02c:	460d      	mov	r5, r1
 800a02e:	ec45 4b10 	vmov	d0, r4, r5
 800a032:	4616      	mov	r6, r2
 800a034:	f002 fc2c 	bl	800c890 <__ulp>
 800a038:	ec51 0b10 	vmov	r0, r1, d0
 800a03c:	b17e      	cbz	r6, 800a05e <sulp+0x36>
 800a03e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a042:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a046:	2b00      	cmp	r3, #0
 800a048:	dd09      	ble.n	800a05e <sulp+0x36>
 800a04a:	051b      	lsls	r3, r3, #20
 800a04c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a050:	2400      	movs	r4, #0
 800a052:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a056:	4622      	mov	r2, r4
 800a058:	462b      	mov	r3, r5
 800a05a:	f7f6 faed 	bl	8000638 <__aeabi_dmul>
 800a05e:	bd70      	pop	{r4, r5, r6, pc}

0800a060 <_strtod_l>:
 800a060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a064:	b0a3      	sub	sp, #140	; 0x8c
 800a066:	461f      	mov	r7, r3
 800a068:	2300      	movs	r3, #0
 800a06a:	931e      	str	r3, [sp, #120]	; 0x78
 800a06c:	4ba4      	ldr	r3, [pc, #656]	; (800a300 <_strtod_l+0x2a0>)
 800a06e:	9219      	str	r2, [sp, #100]	; 0x64
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	9307      	str	r3, [sp, #28]
 800a074:	4604      	mov	r4, r0
 800a076:	4618      	mov	r0, r3
 800a078:	4688      	mov	r8, r1
 800a07a:	f7f6 f8c9 	bl	8000210 <strlen>
 800a07e:	f04f 0a00 	mov.w	sl, #0
 800a082:	4605      	mov	r5, r0
 800a084:	f04f 0b00 	mov.w	fp, #0
 800a088:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a08c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a08e:	781a      	ldrb	r2, [r3, #0]
 800a090:	2a2b      	cmp	r2, #43	; 0x2b
 800a092:	d04c      	beq.n	800a12e <_strtod_l+0xce>
 800a094:	d839      	bhi.n	800a10a <_strtod_l+0xaa>
 800a096:	2a0d      	cmp	r2, #13
 800a098:	d832      	bhi.n	800a100 <_strtod_l+0xa0>
 800a09a:	2a08      	cmp	r2, #8
 800a09c:	d832      	bhi.n	800a104 <_strtod_l+0xa4>
 800a09e:	2a00      	cmp	r2, #0
 800a0a0:	d03c      	beq.n	800a11c <_strtod_l+0xbc>
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	930e      	str	r3, [sp, #56]	; 0x38
 800a0a6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a0a8:	7833      	ldrb	r3, [r6, #0]
 800a0aa:	2b30      	cmp	r3, #48	; 0x30
 800a0ac:	f040 80b4 	bne.w	800a218 <_strtod_l+0x1b8>
 800a0b0:	7873      	ldrb	r3, [r6, #1]
 800a0b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a0b6:	2b58      	cmp	r3, #88	; 0x58
 800a0b8:	d16c      	bne.n	800a194 <_strtod_l+0x134>
 800a0ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0bc:	9301      	str	r3, [sp, #4]
 800a0be:	ab1e      	add	r3, sp, #120	; 0x78
 800a0c0:	9702      	str	r7, [sp, #8]
 800a0c2:	9300      	str	r3, [sp, #0]
 800a0c4:	4a8f      	ldr	r2, [pc, #572]	; (800a304 <_strtod_l+0x2a4>)
 800a0c6:	ab1f      	add	r3, sp, #124	; 0x7c
 800a0c8:	a91d      	add	r1, sp, #116	; 0x74
 800a0ca:	4620      	mov	r0, r4
 800a0cc:	f001 fd40 	bl	800bb50 <__gethex>
 800a0d0:	f010 0707 	ands.w	r7, r0, #7
 800a0d4:	4605      	mov	r5, r0
 800a0d6:	d005      	beq.n	800a0e4 <_strtod_l+0x84>
 800a0d8:	2f06      	cmp	r7, #6
 800a0da:	d12a      	bne.n	800a132 <_strtod_l+0xd2>
 800a0dc:	3601      	adds	r6, #1
 800a0de:	2300      	movs	r3, #0
 800a0e0:	961d      	str	r6, [sp, #116]	; 0x74
 800a0e2:	930e      	str	r3, [sp, #56]	; 0x38
 800a0e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	f040 8596 	bne.w	800ac18 <_strtod_l+0xbb8>
 800a0ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0ee:	b1db      	cbz	r3, 800a128 <_strtod_l+0xc8>
 800a0f0:	4652      	mov	r2, sl
 800a0f2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a0f6:	ec43 2b10 	vmov	d0, r2, r3
 800a0fa:	b023      	add	sp, #140	; 0x8c
 800a0fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a100:	2a20      	cmp	r2, #32
 800a102:	d1ce      	bne.n	800a0a2 <_strtod_l+0x42>
 800a104:	3301      	adds	r3, #1
 800a106:	931d      	str	r3, [sp, #116]	; 0x74
 800a108:	e7c0      	b.n	800a08c <_strtod_l+0x2c>
 800a10a:	2a2d      	cmp	r2, #45	; 0x2d
 800a10c:	d1c9      	bne.n	800a0a2 <_strtod_l+0x42>
 800a10e:	2201      	movs	r2, #1
 800a110:	920e      	str	r2, [sp, #56]	; 0x38
 800a112:	1c5a      	adds	r2, r3, #1
 800a114:	921d      	str	r2, [sp, #116]	; 0x74
 800a116:	785b      	ldrb	r3, [r3, #1]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d1c4      	bne.n	800a0a6 <_strtod_l+0x46>
 800a11c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a11e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a122:	2b00      	cmp	r3, #0
 800a124:	f040 8576 	bne.w	800ac14 <_strtod_l+0xbb4>
 800a128:	4652      	mov	r2, sl
 800a12a:	465b      	mov	r3, fp
 800a12c:	e7e3      	b.n	800a0f6 <_strtod_l+0x96>
 800a12e:	2200      	movs	r2, #0
 800a130:	e7ee      	b.n	800a110 <_strtod_l+0xb0>
 800a132:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a134:	b13a      	cbz	r2, 800a146 <_strtod_l+0xe6>
 800a136:	2135      	movs	r1, #53	; 0x35
 800a138:	a820      	add	r0, sp, #128	; 0x80
 800a13a:	f002 fcb4 	bl	800caa6 <__copybits>
 800a13e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a140:	4620      	mov	r0, r4
 800a142:	f002 f879 	bl	800c238 <_Bfree>
 800a146:	3f01      	subs	r7, #1
 800a148:	2f05      	cmp	r7, #5
 800a14a:	d807      	bhi.n	800a15c <_strtod_l+0xfc>
 800a14c:	e8df f007 	tbb	[pc, r7]
 800a150:	1d180b0e 	.word	0x1d180b0e
 800a154:	030e      	.short	0x030e
 800a156:	f04f 0b00 	mov.w	fp, #0
 800a15a:	46da      	mov	sl, fp
 800a15c:	0728      	lsls	r0, r5, #28
 800a15e:	d5c1      	bpl.n	800a0e4 <_strtod_l+0x84>
 800a160:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a164:	e7be      	b.n	800a0e4 <_strtod_l+0x84>
 800a166:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800a16a:	e7f7      	b.n	800a15c <_strtod_l+0xfc>
 800a16c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800a170:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a172:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a176:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a17a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a17e:	e7ed      	b.n	800a15c <_strtod_l+0xfc>
 800a180:	f8df b184 	ldr.w	fp, [pc, #388]	; 800a308 <_strtod_l+0x2a8>
 800a184:	f04f 0a00 	mov.w	sl, #0
 800a188:	e7e8      	b.n	800a15c <_strtod_l+0xfc>
 800a18a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a18e:	f04f 3aff 	mov.w	sl, #4294967295
 800a192:	e7e3      	b.n	800a15c <_strtod_l+0xfc>
 800a194:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a196:	1c5a      	adds	r2, r3, #1
 800a198:	921d      	str	r2, [sp, #116]	; 0x74
 800a19a:	785b      	ldrb	r3, [r3, #1]
 800a19c:	2b30      	cmp	r3, #48	; 0x30
 800a19e:	d0f9      	beq.n	800a194 <_strtod_l+0x134>
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d09f      	beq.n	800a0e4 <_strtod_l+0x84>
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	f04f 0900 	mov.w	r9, #0
 800a1aa:	9304      	str	r3, [sp, #16]
 800a1ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a1ae:	930a      	str	r3, [sp, #40]	; 0x28
 800a1b0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a1b4:	464f      	mov	r7, r9
 800a1b6:	220a      	movs	r2, #10
 800a1b8:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a1ba:	7806      	ldrb	r6, [r0, #0]
 800a1bc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a1c0:	b2d9      	uxtb	r1, r3
 800a1c2:	2909      	cmp	r1, #9
 800a1c4:	d92a      	bls.n	800a21c <_strtod_l+0x1bc>
 800a1c6:	9907      	ldr	r1, [sp, #28]
 800a1c8:	462a      	mov	r2, r5
 800a1ca:	f002 fedd 	bl	800cf88 <strncmp>
 800a1ce:	b398      	cbz	r0, 800a238 <_strtod_l+0x1d8>
 800a1d0:	2000      	movs	r0, #0
 800a1d2:	4633      	mov	r3, r6
 800a1d4:	463d      	mov	r5, r7
 800a1d6:	9007      	str	r0, [sp, #28]
 800a1d8:	4602      	mov	r2, r0
 800a1da:	2b65      	cmp	r3, #101	; 0x65
 800a1dc:	d001      	beq.n	800a1e2 <_strtod_l+0x182>
 800a1de:	2b45      	cmp	r3, #69	; 0x45
 800a1e0:	d118      	bne.n	800a214 <_strtod_l+0x1b4>
 800a1e2:	b91d      	cbnz	r5, 800a1ec <_strtod_l+0x18c>
 800a1e4:	9b04      	ldr	r3, [sp, #16]
 800a1e6:	4303      	orrs	r3, r0
 800a1e8:	d098      	beq.n	800a11c <_strtod_l+0xbc>
 800a1ea:	2500      	movs	r5, #0
 800a1ec:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800a1f0:	f108 0301 	add.w	r3, r8, #1
 800a1f4:	931d      	str	r3, [sp, #116]	; 0x74
 800a1f6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a1fa:	2b2b      	cmp	r3, #43	; 0x2b
 800a1fc:	d075      	beq.n	800a2ea <_strtod_l+0x28a>
 800a1fe:	2b2d      	cmp	r3, #45	; 0x2d
 800a200:	d07b      	beq.n	800a2fa <_strtod_l+0x29a>
 800a202:	f04f 0c00 	mov.w	ip, #0
 800a206:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a20a:	2909      	cmp	r1, #9
 800a20c:	f240 8082 	bls.w	800a314 <_strtod_l+0x2b4>
 800a210:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a214:	2600      	movs	r6, #0
 800a216:	e09d      	b.n	800a354 <_strtod_l+0x2f4>
 800a218:	2300      	movs	r3, #0
 800a21a:	e7c4      	b.n	800a1a6 <_strtod_l+0x146>
 800a21c:	2f08      	cmp	r7, #8
 800a21e:	bfd8      	it	le
 800a220:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a222:	f100 0001 	add.w	r0, r0, #1
 800a226:	bfda      	itte	le
 800a228:	fb02 3301 	mlale	r3, r2, r1, r3
 800a22c:	9309      	strle	r3, [sp, #36]	; 0x24
 800a22e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a232:	3701      	adds	r7, #1
 800a234:	901d      	str	r0, [sp, #116]	; 0x74
 800a236:	e7bf      	b.n	800a1b8 <_strtod_l+0x158>
 800a238:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a23a:	195a      	adds	r2, r3, r5
 800a23c:	921d      	str	r2, [sp, #116]	; 0x74
 800a23e:	5d5b      	ldrb	r3, [r3, r5]
 800a240:	2f00      	cmp	r7, #0
 800a242:	d037      	beq.n	800a2b4 <_strtod_l+0x254>
 800a244:	9007      	str	r0, [sp, #28]
 800a246:	463d      	mov	r5, r7
 800a248:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a24c:	2a09      	cmp	r2, #9
 800a24e:	d912      	bls.n	800a276 <_strtod_l+0x216>
 800a250:	2201      	movs	r2, #1
 800a252:	e7c2      	b.n	800a1da <_strtod_l+0x17a>
 800a254:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a256:	1c5a      	adds	r2, r3, #1
 800a258:	921d      	str	r2, [sp, #116]	; 0x74
 800a25a:	785b      	ldrb	r3, [r3, #1]
 800a25c:	3001      	adds	r0, #1
 800a25e:	2b30      	cmp	r3, #48	; 0x30
 800a260:	d0f8      	beq.n	800a254 <_strtod_l+0x1f4>
 800a262:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a266:	2a08      	cmp	r2, #8
 800a268:	f200 84db 	bhi.w	800ac22 <_strtod_l+0xbc2>
 800a26c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a26e:	9007      	str	r0, [sp, #28]
 800a270:	2000      	movs	r0, #0
 800a272:	920a      	str	r2, [sp, #40]	; 0x28
 800a274:	4605      	mov	r5, r0
 800a276:	3b30      	subs	r3, #48	; 0x30
 800a278:	f100 0201 	add.w	r2, r0, #1
 800a27c:	d014      	beq.n	800a2a8 <_strtod_l+0x248>
 800a27e:	9907      	ldr	r1, [sp, #28]
 800a280:	4411      	add	r1, r2
 800a282:	9107      	str	r1, [sp, #28]
 800a284:	462a      	mov	r2, r5
 800a286:	eb00 0e05 	add.w	lr, r0, r5
 800a28a:	210a      	movs	r1, #10
 800a28c:	4572      	cmp	r2, lr
 800a28e:	d113      	bne.n	800a2b8 <_strtod_l+0x258>
 800a290:	182a      	adds	r2, r5, r0
 800a292:	2a08      	cmp	r2, #8
 800a294:	f105 0501 	add.w	r5, r5, #1
 800a298:	4405      	add	r5, r0
 800a29a:	dc1c      	bgt.n	800a2d6 <_strtod_l+0x276>
 800a29c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a29e:	220a      	movs	r2, #10
 800a2a0:	fb02 3301 	mla	r3, r2, r1, r3
 800a2a4:	9309      	str	r3, [sp, #36]	; 0x24
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a2aa:	1c59      	adds	r1, r3, #1
 800a2ac:	911d      	str	r1, [sp, #116]	; 0x74
 800a2ae:	785b      	ldrb	r3, [r3, #1]
 800a2b0:	4610      	mov	r0, r2
 800a2b2:	e7c9      	b.n	800a248 <_strtod_l+0x1e8>
 800a2b4:	4638      	mov	r0, r7
 800a2b6:	e7d2      	b.n	800a25e <_strtod_l+0x1fe>
 800a2b8:	2a08      	cmp	r2, #8
 800a2ba:	dc04      	bgt.n	800a2c6 <_strtod_l+0x266>
 800a2bc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a2be:	434e      	muls	r6, r1
 800a2c0:	9609      	str	r6, [sp, #36]	; 0x24
 800a2c2:	3201      	adds	r2, #1
 800a2c4:	e7e2      	b.n	800a28c <_strtod_l+0x22c>
 800a2c6:	f102 0c01 	add.w	ip, r2, #1
 800a2ca:	f1bc 0f10 	cmp.w	ip, #16
 800a2ce:	bfd8      	it	le
 800a2d0:	fb01 f909 	mulle.w	r9, r1, r9
 800a2d4:	e7f5      	b.n	800a2c2 <_strtod_l+0x262>
 800a2d6:	2d10      	cmp	r5, #16
 800a2d8:	bfdc      	itt	le
 800a2da:	220a      	movle	r2, #10
 800a2dc:	fb02 3909 	mlale	r9, r2, r9, r3
 800a2e0:	e7e1      	b.n	800a2a6 <_strtod_l+0x246>
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	9307      	str	r3, [sp, #28]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	e77c      	b.n	800a1e4 <_strtod_l+0x184>
 800a2ea:	f04f 0c00 	mov.w	ip, #0
 800a2ee:	f108 0302 	add.w	r3, r8, #2
 800a2f2:	931d      	str	r3, [sp, #116]	; 0x74
 800a2f4:	f898 3002 	ldrb.w	r3, [r8, #2]
 800a2f8:	e785      	b.n	800a206 <_strtod_l+0x1a6>
 800a2fa:	f04f 0c01 	mov.w	ip, #1
 800a2fe:	e7f6      	b.n	800a2ee <_strtod_l+0x28e>
 800a300:	0800de20 	.word	0x0800de20
 800a304:	0800dbd0 	.word	0x0800dbd0
 800a308:	7ff00000 	.word	0x7ff00000
 800a30c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a30e:	1c59      	adds	r1, r3, #1
 800a310:	911d      	str	r1, [sp, #116]	; 0x74
 800a312:	785b      	ldrb	r3, [r3, #1]
 800a314:	2b30      	cmp	r3, #48	; 0x30
 800a316:	d0f9      	beq.n	800a30c <_strtod_l+0x2ac>
 800a318:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a31c:	2908      	cmp	r1, #8
 800a31e:	f63f af79 	bhi.w	800a214 <_strtod_l+0x1b4>
 800a322:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a326:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a328:	9308      	str	r3, [sp, #32]
 800a32a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a32c:	1c59      	adds	r1, r3, #1
 800a32e:	911d      	str	r1, [sp, #116]	; 0x74
 800a330:	785b      	ldrb	r3, [r3, #1]
 800a332:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a336:	2e09      	cmp	r6, #9
 800a338:	d937      	bls.n	800a3aa <_strtod_l+0x34a>
 800a33a:	9e08      	ldr	r6, [sp, #32]
 800a33c:	1b89      	subs	r1, r1, r6
 800a33e:	2908      	cmp	r1, #8
 800a340:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a344:	dc02      	bgt.n	800a34c <_strtod_l+0x2ec>
 800a346:	4576      	cmp	r6, lr
 800a348:	bfa8      	it	ge
 800a34a:	4676      	movge	r6, lr
 800a34c:	f1bc 0f00 	cmp.w	ip, #0
 800a350:	d000      	beq.n	800a354 <_strtod_l+0x2f4>
 800a352:	4276      	negs	r6, r6
 800a354:	2d00      	cmp	r5, #0
 800a356:	d14f      	bne.n	800a3f8 <_strtod_l+0x398>
 800a358:	9904      	ldr	r1, [sp, #16]
 800a35a:	4301      	orrs	r1, r0
 800a35c:	f47f aec2 	bne.w	800a0e4 <_strtod_l+0x84>
 800a360:	2a00      	cmp	r2, #0
 800a362:	f47f aedb 	bne.w	800a11c <_strtod_l+0xbc>
 800a366:	2b69      	cmp	r3, #105	; 0x69
 800a368:	d027      	beq.n	800a3ba <_strtod_l+0x35a>
 800a36a:	dc24      	bgt.n	800a3b6 <_strtod_l+0x356>
 800a36c:	2b49      	cmp	r3, #73	; 0x49
 800a36e:	d024      	beq.n	800a3ba <_strtod_l+0x35a>
 800a370:	2b4e      	cmp	r3, #78	; 0x4e
 800a372:	f47f aed3 	bne.w	800a11c <_strtod_l+0xbc>
 800a376:	499e      	ldr	r1, [pc, #632]	; (800a5f0 <_strtod_l+0x590>)
 800a378:	a81d      	add	r0, sp, #116	; 0x74
 800a37a:	f001 fe41 	bl	800c000 <__match>
 800a37e:	2800      	cmp	r0, #0
 800a380:	f43f aecc 	beq.w	800a11c <_strtod_l+0xbc>
 800a384:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a386:	781b      	ldrb	r3, [r3, #0]
 800a388:	2b28      	cmp	r3, #40	; 0x28
 800a38a:	d12d      	bne.n	800a3e8 <_strtod_l+0x388>
 800a38c:	4999      	ldr	r1, [pc, #612]	; (800a5f4 <_strtod_l+0x594>)
 800a38e:	aa20      	add	r2, sp, #128	; 0x80
 800a390:	a81d      	add	r0, sp, #116	; 0x74
 800a392:	f001 fe49 	bl	800c028 <__hexnan>
 800a396:	2805      	cmp	r0, #5
 800a398:	d126      	bne.n	800a3e8 <_strtod_l+0x388>
 800a39a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a39c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800a3a0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a3a4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a3a8:	e69c      	b.n	800a0e4 <_strtod_l+0x84>
 800a3aa:	210a      	movs	r1, #10
 800a3ac:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a3b0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a3b4:	e7b9      	b.n	800a32a <_strtod_l+0x2ca>
 800a3b6:	2b6e      	cmp	r3, #110	; 0x6e
 800a3b8:	e7db      	b.n	800a372 <_strtod_l+0x312>
 800a3ba:	498f      	ldr	r1, [pc, #572]	; (800a5f8 <_strtod_l+0x598>)
 800a3bc:	a81d      	add	r0, sp, #116	; 0x74
 800a3be:	f001 fe1f 	bl	800c000 <__match>
 800a3c2:	2800      	cmp	r0, #0
 800a3c4:	f43f aeaa 	beq.w	800a11c <_strtod_l+0xbc>
 800a3c8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a3ca:	498c      	ldr	r1, [pc, #560]	; (800a5fc <_strtod_l+0x59c>)
 800a3cc:	3b01      	subs	r3, #1
 800a3ce:	a81d      	add	r0, sp, #116	; 0x74
 800a3d0:	931d      	str	r3, [sp, #116]	; 0x74
 800a3d2:	f001 fe15 	bl	800c000 <__match>
 800a3d6:	b910      	cbnz	r0, 800a3de <_strtod_l+0x37e>
 800a3d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a3da:	3301      	adds	r3, #1
 800a3dc:	931d      	str	r3, [sp, #116]	; 0x74
 800a3de:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800a60c <_strtod_l+0x5ac>
 800a3e2:	f04f 0a00 	mov.w	sl, #0
 800a3e6:	e67d      	b.n	800a0e4 <_strtod_l+0x84>
 800a3e8:	4885      	ldr	r0, [pc, #532]	; (800a600 <_strtod_l+0x5a0>)
 800a3ea:	f002 fdb5 	bl	800cf58 <nan>
 800a3ee:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a3f2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a3f6:	e675      	b.n	800a0e4 <_strtod_l+0x84>
 800a3f8:	9b07      	ldr	r3, [sp, #28]
 800a3fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3fc:	1af3      	subs	r3, r6, r3
 800a3fe:	2f00      	cmp	r7, #0
 800a400:	bf08      	it	eq
 800a402:	462f      	moveq	r7, r5
 800a404:	2d10      	cmp	r5, #16
 800a406:	9308      	str	r3, [sp, #32]
 800a408:	46a8      	mov	r8, r5
 800a40a:	bfa8      	it	ge
 800a40c:	f04f 0810 	movge.w	r8, #16
 800a410:	f7f6 f898 	bl	8000544 <__aeabi_ui2d>
 800a414:	2d09      	cmp	r5, #9
 800a416:	4682      	mov	sl, r0
 800a418:	468b      	mov	fp, r1
 800a41a:	dd13      	ble.n	800a444 <_strtod_l+0x3e4>
 800a41c:	4b79      	ldr	r3, [pc, #484]	; (800a604 <_strtod_l+0x5a4>)
 800a41e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a422:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a426:	f7f6 f907 	bl	8000638 <__aeabi_dmul>
 800a42a:	4682      	mov	sl, r0
 800a42c:	4648      	mov	r0, r9
 800a42e:	468b      	mov	fp, r1
 800a430:	f7f6 f888 	bl	8000544 <__aeabi_ui2d>
 800a434:	4602      	mov	r2, r0
 800a436:	460b      	mov	r3, r1
 800a438:	4650      	mov	r0, sl
 800a43a:	4659      	mov	r1, fp
 800a43c:	f7f5 ff46 	bl	80002cc <__adddf3>
 800a440:	4682      	mov	sl, r0
 800a442:	468b      	mov	fp, r1
 800a444:	2d0f      	cmp	r5, #15
 800a446:	dc38      	bgt.n	800a4ba <_strtod_l+0x45a>
 800a448:	9b08      	ldr	r3, [sp, #32]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	f43f ae4a 	beq.w	800a0e4 <_strtod_l+0x84>
 800a450:	dd24      	ble.n	800a49c <_strtod_l+0x43c>
 800a452:	2b16      	cmp	r3, #22
 800a454:	dc0b      	bgt.n	800a46e <_strtod_l+0x40e>
 800a456:	4d6b      	ldr	r5, [pc, #428]	; (800a604 <_strtod_l+0x5a4>)
 800a458:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800a45c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a460:	4652      	mov	r2, sl
 800a462:	465b      	mov	r3, fp
 800a464:	f7f6 f8e8 	bl	8000638 <__aeabi_dmul>
 800a468:	4682      	mov	sl, r0
 800a46a:	468b      	mov	fp, r1
 800a46c:	e63a      	b.n	800a0e4 <_strtod_l+0x84>
 800a46e:	9a08      	ldr	r2, [sp, #32]
 800a470:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a474:	4293      	cmp	r3, r2
 800a476:	db20      	blt.n	800a4ba <_strtod_l+0x45a>
 800a478:	4c62      	ldr	r4, [pc, #392]	; (800a604 <_strtod_l+0x5a4>)
 800a47a:	f1c5 050f 	rsb	r5, r5, #15
 800a47e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a482:	4652      	mov	r2, sl
 800a484:	465b      	mov	r3, fp
 800a486:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a48a:	f7f6 f8d5 	bl	8000638 <__aeabi_dmul>
 800a48e:	9b08      	ldr	r3, [sp, #32]
 800a490:	1b5d      	subs	r5, r3, r5
 800a492:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a496:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a49a:	e7e3      	b.n	800a464 <_strtod_l+0x404>
 800a49c:	9b08      	ldr	r3, [sp, #32]
 800a49e:	3316      	adds	r3, #22
 800a4a0:	db0b      	blt.n	800a4ba <_strtod_l+0x45a>
 800a4a2:	9b07      	ldr	r3, [sp, #28]
 800a4a4:	4a57      	ldr	r2, [pc, #348]	; (800a604 <_strtod_l+0x5a4>)
 800a4a6:	1b9e      	subs	r6, r3, r6
 800a4a8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a4ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a4b0:	4650      	mov	r0, sl
 800a4b2:	4659      	mov	r1, fp
 800a4b4:	f7f6 f9ea 	bl	800088c <__aeabi_ddiv>
 800a4b8:	e7d6      	b.n	800a468 <_strtod_l+0x408>
 800a4ba:	9b08      	ldr	r3, [sp, #32]
 800a4bc:	eba5 0808 	sub.w	r8, r5, r8
 800a4c0:	4498      	add	r8, r3
 800a4c2:	f1b8 0f00 	cmp.w	r8, #0
 800a4c6:	dd71      	ble.n	800a5ac <_strtod_l+0x54c>
 800a4c8:	f018 030f 	ands.w	r3, r8, #15
 800a4cc:	d00a      	beq.n	800a4e4 <_strtod_l+0x484>
 800a4ce:	494d      	ldr	r1, [pc, #308]	; (800a604 <_strtod_l+0x5a4>)
 800a4d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a4d4:	4652      	mov	r2, sl
 800a4d6:	465b      	mov	r3, fp
 800a4d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4dc:	f7f6 f8ac 	bl	8000638 <__aeabi_dmul>
 800a4e0:	4682      	mov	sl, r0
 800a4e2:	468b      	mov	fp, r1
 800a4e4:	f038 080f 	bics.w	r8, r8, #15
 800a4e8:	d04d      	beq.n	800a586 <_strtod_l+0x526>
 800a4ea:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a4ee:	dd22      	ble.n	800a536 <_strtod_l+0x4d6>
 800a4f0:	2500      	movs	r5, #0
 800a4f2:	462e      	mov	r6, r5
 800a4f4:	9509      	str	r5, [sp, #36]	; 0x24
 800a4f6:	9507      	str	r5, [sp, #28]
 800a4f8:	2322      	movs	r3, #34	; 0x22
 800a4fa:	f8df b110 	ldr.w	fp, [pc, #272]	; 800a60c <_strtod_l+0x5ac>
 800a4fe:	6023      	str	r3, [r4, #0]
 800a500:	f04f 0a00 	mov.w	sl, #0
 800a504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a506:	2b00      	cmp	r3, #0
 800a508:	f43f adec 	beq.w	800a0e4 <_strtod_l+0x84>
 800a50c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a50e:	4620      	mov	r0, r4
 800a510:	f001 fe92 	bl	800c238 <_Bfree>
 800a514:	9907      	ldr	r1, [sp, #28]
 800a516:	4620      	mov	r0, r4
 800a518:	f001 fe8e 	bl	800c238 <_Bfree>
 800a51c:	4631      	mov	r1, r6
 800a51e:	4620      	mov	r0, r4
 800a520:	f001 fe8a 	bl	800c238 <_Bfree>
 800a524:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a526:	4620      	mov	r0, r4
 800a528:	f001 fe86 	bl	800c238 <_Bfree>
 800a52c:	4629      	mov	r1, r5
 800a52e:	4620      	mov	r0, r4
 800a530:	f001 fe82 	bl	800c238 <_Bfree>
 800a534:	e5d6      	b.n	800a0e4 <_strtod_l+0x84>
 800a536:	2300      	movs	r3, #0
 800a538:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a53c:	4650      	mov	r0, sl
 800a53e:	4659      	mov	r1, fp
 800a540:	4699      	mov	r9, r3
 800a542:	f1b8 0f01 	cmp.w	r8, #1
 800a546:	dc21      	bgt.n	800a58c <_strtod_l+0x52c>
 800a548:	b10b      	cbz	r3, 800a54e <_strtod_l+0x4ee>
 800a54a:	4682      	mov	sl, r0
 800a54c:	468b      	mov	fp, r1
 800a54e:	4b2e      	ldr	r3, [pc, #184]	; (800a608 <_strtod_l+0x5a8>)
 800a550:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a554:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a558:	4652      	mov	r2, sl
 800a55a:	465b      	mov	r3, fp
 800a55c:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a560:	f7f6 f86a 	bl	8000638 <__aeabi_dmul>
 800a564:	4b29      	ldr	r3, [pc, #164]	; (800a60c <_strtod_l+0x5ac>)
 800a566:	460a      	mov	r2, r1
 800a568:	400b      	ands	r3, r1
 800a56a:	4929      	ldr	r1, [pc, #164]	; (800a610 <_strtod_l+0x5b0>)
 800a56c:	428b      	cmp	r3, r1
 800a56e:	4682      	mov	sl, r0
 800a570:	d8be      	bhi.n	800a4f0 <_strtod_l+0x490>
 800a572:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a576:	428b      	cmp	r3, r1
 800a578:	bf86      	itte	hi
 800a57a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800a614 <_strtod_l+0x5b4>
 800a57e:	f04f 3aff 	movhi.w	sl, #4294967295
 800a582:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a586:	2300      	movs	r3, #0
 800a588:	9304      	str	r3, [sp, #16]
 800a58a:	e081      	b.n	800a690 <_strtod_l+0x630>
 800a58c:	f018 0f01 	tst.w	r8, #1
 800a590:	d007      	beq.n	800a5a2 <_strtod_l+0x542>
 800a592:	4b1d      	ldr	r3, [pc, #116]	; (800a608 <_strtod_l+0x5a8>)
 800a594:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a59c:	f7f6 f84c 	bl	8000638 <__aeabi_dmul>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	f109 0901 	add.w	r9, r9, #1
 800a5a6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a5aa:	e7ca      	b.n	800a542 <_strtod_l+0x4e2>
 800a5ac:	d0eb      	beq.n	800a586 <_strtod_l+0x526>
 800a5ae:	f1c8 0800 	rsb	r8, r8, #0
 800a5b2:	f018 020f 	ands.w	r2, r8, #15
 800a5b6:	d00a      	beq.n	800a5ce <_strtod_l+0x56e>
 800a5b8:	4b12      	ldr	r3, [pc, #72]	; (800a604 <_strtod_l+0x5a4>)
 800a5ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5be:	4650      	mov	r0, sl
 800a5c0:	4659      	mov	r1, fp
 800a5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c6:	f7f6 f961 	bl	800088c <__aeabi_ddiv>
 800a5ca:	4682      	mov	sl, r0
 800a5cc:	468b      	mov	fp, r1
 800a5ce:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a5d2:	d0d8      	beq.n	800a586 <_strtod_l+0x526>
 800a5d4:	f1b8 0f1f 	cmp.w	r8, #31
 800a5d8:	dd1e      	ble.n	800a618 <_strtod_l+0x5b8>
 800a5da:	2500      	movs	r5, #0
 800a5dc:	462e      	mov	r6, r5
 800a5de:	9509      	str	r5, [sp, #36]	; 0x24
 800a5e0:	9507      	str	r5, [sp, #28]
 800a5e2:	2322      	movs	r3, #34	; 0x22
 800a5e4:	f04f 0a00 	mov.w	sl, #0
 800a5e8:	f04f 0b00 	mov.w	fp, #0
 800a5ec:	6023      	str	r3, [r4, #0]
 800a5ee:	e789      	b.n	800a504 <_strtod_l+0x4a4>
 800a5f0:	0800dba1 	.word	0x0800dba1
 800a5f4:	0800dbe4 	.word	0x0800dbe4
 800a5f8:	0800db99 	.word	0x0800db99
 800a5fc:	0800dd24 	.word	0x0800dd24
 800a600:	0800dfe0 	.word	0x0800dfe0
 800a604:	0800dec0 	.word	0x0800dec0
 800a608:	0800de98 	.word	0x0800de98
 800a60c:	7ff00000 	.word	0x7ff00000
 800a610:	7ca00000 	.word	0x7ca00000
 800a614:	7fefffff 	.word	0x7fefffff
 800a618:	f018 0310 	ands.w	r3, r8, #16
 800a61c:	bf18      	it	ne
 800a61e:	236a      	movne	r3, #106	; 0x6a
 800a620:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800a9d8 <_strtod_l+0x978>
 800a624:	9304      	str	r3, [sp, #16]
 800a626:	4650      	mov	r0, sl
 800a628:	4659      	mov	r1, fp
 800a62a:	2300      	movs	r3, #0
 800a62c:	f018 0f01 	tst.w	r8, #1
 800a630:	d004      	beq.n	800a63c <_strtod_l+0x5dc>
 800a632:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a636:	f7f5 ffff 	bl	8000638 <__aeabi_dmul>
 800a63a:	2301      	movs	r3, #1
 800a63c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a640:	f109 0908 	add.w	r9, r9, #8
 800a644:	d1f2      	bne.n	800a62c <_strtod_l+0x5cc>
 800a646:	b10b      	cbz	r3, 800a64c <_strtod_l+0x5ec>
 800a648:	4682      	mov	sl, r0
 800a64a:	468b      	mov	fp, r1
 800a64c:	9b04      	ldr	r3, [sp, #16]
 800a64e:	b1bb      	cbz	r3, 800a680 <_strtod_l+0x620>
 800a650:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800a654:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a658:	2b00      	cmp	r3, #0
 800a65a:	4659      	mov	r1, fp
 800a65c:	dd10      	ble.n	800a680 <_strtod_l+0x620>
 800a65e:	2b1f      	cmp	r3, #31
 800a660:	f340 8128 	ble.w	800a8b4 <_strtod_l+0x854>
 800a664:	2b34      	cmp	r3, #52	; 0x34
 800a666:	bfde      	ittt	le
 800a668:	3b20      	suble	r3, #32
 800a66a:	f04f 32ff 	movle.w	r2, #4294967295
 800a66e:	fa02 f303 	lslle.w	r3, r2, r3
 800a672:	f04f 0a00 	mov.w	sl, #0
 800a676:	bfcc      	ite	gt
 800a678:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a67c:	ea03 0b01 	andle.w	fp, r3, r1
 800a680:	2200      	movs	r2, #0
 800a682:	2300      	movs	r3, #0
 800a684:	4650      	mov	r0, sl
 800a686:	4659      	mov	r1, fp
 800a688:	f7f6 fa3e 	bl	8000b08 <__aeabi_dcmpeq>
 800a68c:	2800      	cmp	r0, #0
 800a68e:	d1a4      	bne.n	800a5da <_strtod_l+0x57a>
 800a690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a692:	9300      	str	r3, [sp, #0]
 800a694:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a696:	462b      	mov	r3, r5
 800a698:	463a      	mov	r2, r7
 800a69a:	4620      	mov	r0, r4
 800a69c:	f001 fe38 	bl	800c310 <__s2b>
 800a6a0:	9009      	str	r0, [sp, #36]	; 0x24
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	f43f af24 	beq.w	800a4f0 <_strtod_l+0x490>
 800a6a8:	9b07      	ldr	r3, [sp, #28]
 800a6aa:	1b9e      	subs	r6, r3, r6
 800a6ac:	9b08      	ldr	r3, [sp, #32]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	bfb4      	ite	lt
 800a6b2:	4633      	movlt	r3, r6
 800a6b4:	2300      	movge	r3, #0
 800a6b6:	9310      	str	r3, [sp, #64]	; 0x40
 800a6b8:	9b08      	ldr	r3, [sp, #32]
 800a6ba:	2500      	movs	r5, #0
 800a6bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a6c0:	9318      	str	r3, [sp, #96]	; 0x60
 800a6c2:	462e      	mov	r6, r5
 800a6c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	6859      	ldr	r1, [r3, #4]
 800a6ca:	f001 fd75 	bl	800c1b8 <_Balloc>
 800a6ce:	9007      	str	r0, [sp, #28]
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	f43f af11 	beq.w	800a4f8 <_strtod_l+0x498>
 800a6d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d8:	691a      	ldr	r2, [r3, #16]
 800a6da:	3202      	adds	r2, #2
 800a6dc:	f103 010c 	add.w	r1, r3, #12
 800a6e0:	0092      	lsls	r2, r2, #2
 800a6e2:	300c      	adds	r0, #12
 800a6e4:	f001 fd5a 	bl	800c19c <memcpy>
 800a6e8:	ec4b ab10 	vmov	d0, sl, fp
 800a6ec:	aa20      	add	r2, sp, #128	; 0x80
 800a6ee:	a91f      	add	r1, sp, #124	; 0x7c
 800a6f0:	4620      	mov	r0, r4
 800a6f2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800a6f6:	f002 f947 	bl	800c988 <__d2b>
 800a6fa:	901e      	str	r0, [sp, #120]	; 0x78
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	f43f aefb 	beq.w	800a4f8 <_strtod_l+0x498>
 800a702:	2101      	movs	r1, #1
 800a704:	4620      	mov	r0, r4
 800a706:	f001 fe9d 	bl	800c444 <__i2b>
 800a70a:	4606      	mov	r6, r0
 800a70c:	2800      	cmp	r0, #0
 800a70e:	f43f aef3 	beq.w	800a4f8 <_strtod_l+0x498>
 800a712:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a714:	9904      	ldr	r1, [sp, #16]
 800a716:	2b00      	cmp	r3, #0
 800a718:	bfab      	itete	ge
 800a71a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800a71c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800a71e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800a720:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800a724:	bfac      	ite	ge
 800a726:	eb03 0902 	addge.w	r9, r3, r2
 800a72a:	1ad7      	sublt	r7, r2, r3
 800a72c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a72e:	eba3 0801 	sub.w	r8, r3, r1
 800a732:	4490      	add	r8, r2
 800a734:	4ba3      	ldr	r3, [pc, #652]	; (800a9c4 <_strtod_l+0x964>)
 800a736:	f108 38ff 	add.w	r8, r8, #4294967295
 800a73a:	4598      	cmp	r8, r3
 800a73c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a740:	f280 80cc 	bge.w	800a8dc <_strtod_l+0x87c>
 800a744:	eba3 0308 	sub.w	r3, r3, r8
 800a748:	2b1f      	cmp	r3, #31
 800a74a:	eba2 0203 	sub.w	r2, r2, r3
 800a74e:	f04f 0101 	mov.w	r1, #1
 800a752:	f300 80b6 	bgt.w	800a8c2 <_strtod_l+0x862>
 800a756:	fa01 f303 	lsl.w	r3, r1, r3
 800a75a:	9311      	str	r3, [sp, #68]	; 0x44
 800a75c:	2300      	movs	r3, #0
 800a75e:	930c      	str	r3, [sp, #48]	; 0x30
 800a760:	eb09 0802 	add.w	r8, r9, r2
 800a764:	9b04      	ldr	r3, [sp, #16]
 800a766:	45c1      	cmp	r9, r8
 800a768:	4417      	add	r7, r2
 800a76a:	441f      	add	r7, r3
 800a76c:	464b      	mov	r3, r9
 800a76e:	bfa8      	it	ge
 800a770:	4643      	movge	r3, r8
 800a772:	42bb      	cmp	r3, r7
 800a774:	bfa8      	it	ge
 800a776:	463b      	movge	r3, r7
 800a778:	2b00      	cmp	r3, #0
 800a77a:	bfc2      	ittt	gt
 800a77c:	eba8 0803 	subgt.w	r8, r8, r3
 800a780:	1aff      	subgt	r7, r7, r3
 800a782:	eba9 0903 	subgt.w	r9, r9, r3
 800a786:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a788:	2b00      	cmp	r3, #0
 800a78a:	dd17      	ble.n	800a7bc <_strtod_l+0x75c>
 800a78c:	4631      	mov	r1, r6
 800a78e:	461a      	mov	r2, r3
 800a790:	4620      	mov	r0, r4
 800a792:	f001 ff13 	bl	800c5bc <__pow5mult>
 800a796:	4606      	mov	r6, r0
 800a798:	2800      	cmp	r0, #0
 800a79a:	f43f aead 	beq.w	800a4f8 <_strtod_l+0x498>
 800a79e:	4601      	mov	r1, r0
 800a7a0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f001 fe64 	bl	800c470 <__multiply>
 800a7a8:	900f      	str	r0, [sp, #60]	; 0x3c
 800a7aa:	2800      	cmp	r0, #0
 800a7ac:	f43f aea4 	beq.w	800a4f8 <_strtod_l+0x498>
 800a7b0:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f001 fd40 	bl	800c238 <_Bfree>
 800a7b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7ba:	931e      	str	r3, [sp, #120]	; 0x78
 800a7bc:	f1b8 0f00 	cmp.w	r8, #0
 800a7c0:	f300 8091 	bgt.w	800a8e6 <_strtod_l+0x886>
 800a7c4:	9b08      	ldr	r3, [sp, #32]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	dd08      	ble.n	800a7dc <_strtod_l+0x77c>
 800a7ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a7cc:	9907      	ldr	r1, [sp, #28]
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	f001 fef4 	bl	800c5bc <__pow5mult>
 800a7d4:	9007      	str	r0, [sp, #28]
 800a7d6:	2800      	cmp	r0, #0
 800a7d8:	f43f ae8e 	beq.w	800a4f8 <_strtod_l+0x498>
 800a7dc:	2f00      	cmp	r7, #0
 800a7de:	dd08      	ble.n	800a7f2 <_strtod_l+0x792>
 800a7e0:	9907      	ldr	r1, [sp, #28]
 800a7e2:	463a      	mov	r2, r7
 800a7e4:	4620      	mov	r0, r4
 800a7e6:	f001 ff43 	bl	800c670 <__lshift>
 800a7ea:	9007      	str	r0, [sp, #28]
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	f43f ae83 	beq.w	800a4f8 <_strtod_l+0x498>
 800a7f2:	f1b9 0f00 	cmp.w	r9, #0
 800a7f6:	dd08      	ble.n	800a80a <_strtod_l+0x7aa>
 800a7f8:	4631      	mov	r1, r6
 800a7fa:	464a      	mov	r2, r9
 800a7fc:	4620      	mov	r0, r4
 800a7fe:	f001 ff37 	bl	800c670 <__lshift>
 800a802:	4606      	mov	r6, r0
 800a804:	2800      	cmp	r0, #0
 800a806:	f43f ae77 	beq.w	800a4f8 <_strtod_l+0x498>
 800a80a:	9a07      	ldr	r2, [sp, #28]
 800a80c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a80e:	4620      	mov	r0, r4
 800a810:	f001 ffb6 	bl	800c780 <__mdiff>
 800a814:	4605      	mov	r5, r0
 800a816:	2800      	cmp	r0, #0
 800a818:	f43f ae6e 	beq.w	800a4f8 <_strtod_l+0x498>
 800a81c:	68c3      	ldr	r3, [r0, #12]
 800a81e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a820:	2300      	movs	r3, #0
 800a822:	60c3      	str	r3, [r0, #12]
 800a824:	4631      	mov	r1, r6
 800a826:	f001 ff8f 	bl	800c748 <__mcmp>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	da65      	bge.n	800a8fa <_strtod_l+0x89a>
 800a82e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a830:	ea53 030a 	orrs.w	r3, r3, sl
 800a834:	f040 8087 	bne.w	800a946 <_strtod_l+0x8e6>
 800a838:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	f040 8082 	bne.w	800a946 <_strtod_l+0x8e6>
 800a842:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a846:	0d1b      	lsrs	r3, r3, #20
 800a848:	051b      	lsls	r3, r3, #20
 800a84a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a84e:	d97a      	bls.n	800a946 <_strtod_l+0x8e6>
 800a850:	696b      	ldr	r3, [r5, #20]
 800a852:	b913      	cbnz	r3, 800a85a <_strtod_l+0x7fa>
 800a854:	692b      	ldr	r3, [r5, #16]
 800a856:	2b01      	cmp	r3, #1
 800a858:	dd75      	ble.n	800a946 <_strtod_l+0x8e6>
 800a85a:	4629      	mov	r1, r5
 800a85c:	2201      	movs	r2, #1
 800a85e:	4620      	mov	r0, r4
 800a860:	f001 ff06 	bl	800c670 <__lshift>
 800a864:	4631      	mov	r1, r6
 800a866:	4605      	mov	r5, r0
 800a868:	f001 ff6e 	bl	800c748 <__mcmp>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	dd6a      	ble.n	800a946 <_strtod_l+0x8e6>
 800a870:	9904      	ldr	r1, [sp, #16]
 800a872:	4a55      	ldr	r2, [pc, #340]	; (800a9c8 <_strtod_l+0x968>)
 800a874:	465b      	mov	r3, fp
 800a876:	2900      	cmp	r1, #0
 800a878:	f000 8085 	beq.w	800a986 <_strtod_l+0x926>
 800a87c:	ea02 010b 	and.w	r1, r2, fp
 800a880:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a884:	dc7f      	bgt.n	800a986 <_strtod_l+0x926>
 800a886:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a88a:	f77f aeaa 	ble.w	800a5e2 <_strtod_l+0x582>
 800a88e:	4a4f      	ldr	r2, [pc, #316]	; (800a9cc <_strtod_l+0x96c>)
 800a890:	2300      	movs	r3, #0
 800a892:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800a896:	4650      	mov	r0, sl
 800a898:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800a89c:	4659      	mov	r1, fp
 800a89e:	f7f5 fecb 	bl	8000638 <__aeabi_dmul>
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	4303      	orrs	r3, r0
 800a8a6:	bf08      	it	eq
 800a8a8:	2322      	moveq	r3, #34	; 0x22
 800a8aa:	4682      	mov	sl, r0
 800a8ac:	468b      	mov	fp, r1
 800a8ae:	bf08      	it	eq
 800a8b0:	6023      	streq	r3, [r4, #0]
 800a8b2:	e62b      	b.n	800a50c <_strtod_l+0x4ac>
 800a8b4:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a8bc:	ea03 0a0a 	and.w	sl, r3, sl
 800a8c0:	e6de      	b.n	800a680 <_strtod_l+0x620>
 800a8c2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a8c6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a8ca:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a8ce:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a8d2:	fa01 f308 	lsl.w	r3, r1, r8
 800a8d6:	930c      	str	r3, [sp, #48]	; 0x30
 800a8d8:	9111      	str	r1, [sp, #68]	; 0x44
 800a8da:	e741      	b.n	800a760 <_strtod_l+0x700>
 800a8dc:	2300      	movs	r3, #0
 800a8de:	930c      	str	r3, [sp, #48]	; 0x30
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	9311      	str	r3, [sp, #68]	; 0x44
 800a8e4:	e73c      	b.n	800a760 <_strtod_l+0x700>
 800a8e6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a8e8:	4642      	mov	r2, r8
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	f001 fec0 	bl	800c670 <__lshift>
 800a8f0:	901e      	str	r0, [sp, #120]	; 0x78
 800a8f2:	2800      	cmp	r0, #0
 800a8f4:	f47f af66 	bne.w	800a7c4 <_strtod_l+0x764>
 800a8f8:	e5fe      	b.n	800a4f8 <_strtod_l+0x498>
 800a8fa:	465f      	mov	r7, fp
 800a8fc:	d16e      	bne.n	800a9dc <_strtod_l+0x97c>
 800a8fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a900:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a904:	b342      	cbz	r2, 800a958 <_strtod_l+0x8f8>
 800a906:	4a32      	ldr	r2, [pc, #200]	; (800a9d0 <_strtod_l+0x970>)
 800a908:	4293      	cmp	r3, r2
 800a90a:	d128      	bne.n	800a95e <_strtod_l+0x8fe>
 800a90c:	9b04      	ldr	r3, [sp, #16]
 800a90e:	4650      	mov	r0, sl
 800a910:	b1eb      	cbz	r3, 800a94e <_strtod_l+0x8ee>
 800a912:	4a2d      	ldr	r2, [pc, #180]	; (800a9c8 <_strtod_l+0x968>)
 800a914:	403a      	ands	r2, r7
 800a916:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a91a:	f04f 31ff 	mov.w	r1, #4294967295
 800a91e:	d819      	bhi.n	800a954 <_strtod_l+0x8f4>
 800a920:	0d12      	lsrs	r2, r2, #20
 800a922:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a926:	fa01 f303 	lsl.w	r3, r1, r3
 800a92a:	4298      	cmp	r0, r3
 800a92c:	d117      	bne.n	800a95e <_strtod_l+0x8fe>
 800a92e:	4b29      	ldr	r3, [pc, #164]	; (800a9d4 <_strtod_l+0x974>)
 800a930:	429f      	cmp	r7, r3
 800a932:	d102      	bne.n	800a93a <_strtod_l+0x8da>
 800a934:	3001      	adds	r0, #1
 800a936:	f43f addf 	beq.w	800a4f8 <_strtod_l+0x498>
 800a93a:	4b23      	ldr	r3, [pc, #140]	; (800a9c8 <_strtod_l+0x968>)
 800a93c:	403b      	ands	r3, r7
 800a93e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a942:	f04f 0a00 	mov.w	sl, #0
 800a946:	9b04      	ldr	r3, [sp, #16]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d1a0      	bne.n	800a88e <_strtod_l+0x82e>
 800a94c:	e5de      	b.n	800a50c <_strtod_l+0x4ac>
 800a94e:	f04f 33ff 	mov.w	r3, #4294967295
 800a952:	e7ea      	b.n	800a92a <_strtod_l+0x8ca>
 800a954:	460b      	mov	r3, r1
 800a956:	e7e8      	b.n	800a92a <_strtod_l+0x8ca>
 800a958:	ea53 030a 	orrs.w	r3, r3, sl
 800a95c:	d088      	beq.n	800a870 <_strtod_l+0x810>
 800a95e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a960:	b1db      	cbz	r3, 800a99a <_strtod_l+0x93a>
 800a962:	423b      	tst	r3, r7
 800a964:	d0ef      	beq.n	800a946 <_strtod_l+0x8e6>
 800a966:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a968:	9a04      	ldr	r2, [sp, #16]
 800a96a:	4650      	mov	r0, sl
 800a96c:	4659      	mov	r1, fp
 800a96e:	b1c3      	cbz	r3, 800a9a2 <_strtod_l+0x942>
 800a970:	f7ff fb5a 	bl	800a028 <sulp>
 800a974:	4602      	mov	r2, r0
 800a976:	460b      	mov	r3, r1
 800a978:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a97c:	f7f5 fca6 	bl	80002cc <__adddf3>
 800a980:	4682      	mov	sl, r0
 800a982:	468b      	mov	fp, r1
 800a984:	e7df      	b.n	800a946 <_strtod_l+0x8e6>
 800a986:	4013      	ands	r3, r2
 800a988:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a98c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a990:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a994:	f04f 3aff 	mov.w	sl, #4294967295
 800a998:	e7d5      	b.n	800a946 <_strtod_l+0x8e6>
 800a99a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a99c:	ea13 0f0a 	tst.w	r3, sl
 800a9a0:	e7e0      	b.n	800a964 <_strtod_l+0x904>
 800a9a2:	f7ff fb41 	bl	800a028 <sulp>
 800a9a6:	4602      	mov	r2, r0
 800a9a8:	460b      	mov	r3, r1
 800a9aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a9ae:	f7f5 fc8b 	bl	80002c8 <__aeabi_dsub>
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	4682      	mov	sl, r0
 800a9b8:	468b      	mov	fp, r1
 800a9ba:	f7f6 f8a5 	bl	8000b08 <__aeabi_dcmpeq>
 800a9be:	2800      	cmp	r0, #0
 800a9c0:	d0c1      	beq.n	800a946 <_strtod_l+0x8e6>
 800a9c2:	e60e      	b.n	800a5e2 <_strtod_l+0x582>
 800a9c4:	fffffc02 	.word	0xfffffc02
 800a9c8:	7ff00000 	.word	0x7ff00000
 800a9cc:	39500000 	.word	0x39500000
 800a9d0:	000fffff 	.word	0x000fffff
 800a9d4:	7fefffff 	.word	0x7fefffff
 800a9d8:	0800dbf8 	.word	0x0800dbf8
 800a9dc:	4631      	mov	r1, r6
 800a9de:	4628      	mov	r0, r5
 800a9e0:	f002 f82e 	bl	800ca40 <__ratio>
 800a9e4:	ec59 8b10 	vmov	r8, r9, d0
 800a9e8:	ee10 0a10 	vmov	r0, s0
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a9f2:	4649      	mov	r1, r9
 800a9f4:	f7f6 f89c 	bl	8000b30 <__aeabi_dcmple>
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	d07c      	beq.n	800aaf6 <_strtod_l+0xa96>
 800a9fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d04c      	beq.n	800aa9c <_strtod_l+0xa3c>
 800aa02:	4b95      	ldr	r3, [pc, #596]	; (800ac58 <_strtod_l+0xbf8>)
 800aa04:	2200      	movs	r2, #0
 800aa06:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800aa0a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800ac58 <_strtod_l+0xbf8>
 800aa0e:	f04f 0800 	mov.w	r8, #0
 800aa12:	4b92      	ldr	r3, [pc, #584]	; (800ac5c <_strtod_l+0xbfc>)
 800aa14:	403b      	ands	r3, r7
 800aa16:	9311      	str	r3, [sp, #68]	; 0x44
 800aa18:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa1a:	4b91      	ldr	r3, [pc, #580]	; (800ac60 <_strtod_l+0xc00>)
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	f040 80b2 	bne.w	800ab86 <_strtod_l+0xb26>
 800aa22:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800aa26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa2a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800aa2e:	ec4b ab10 	vmov	d0, sl, fp
 800aa32:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800aa36:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aa3a:	f001 ff29 	bl	800c890 <__ulp>
 800aa3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa42:	ec53 2b10 	vmov	r2, r3, d0
 800aa46:	f7f5 fdf7 	bl	8000638 <__aeabi_dmul>
 800aa4a:	4652      	mov	r2, sl
 800aa4c:	465b      	mov	r3, fp
 800aa4e:	f7f5 fc3d 	bl	80002cc <__adddf3>
 800aa52:	460b      	mov	r3, r1
 800aa54:	4981      	ldr	r1, [pc, #516]	; (800ac5c <_strtod_l+0xbfc>)
 800aa56:	4a83      	ldr	r2, [pc, #524]	; (800ac64 <_strtod_l+0xc04>)
 800aa58:	4019      	ands	r1, r3
 800aa5a:	4291      	cmp	r1, r2
 800aa5c:	4682      	mov	sl, r0
 800aa5e:	d95e      	bls.n	800ab1e <_strtod_l+0xabe>
 800aa60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa62:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d103      	bne.n	800aa72 <_strtod_l+0xa12>
 800aa6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	f43f ad43 	beq.w	800a4f8 <_strtod_l+0x498>
 800aa72:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800ac70 <_strtod_l+0xc10>
 800aa76:	f04f 3aff 	mov.w	sl, #4294967295
 800aa7a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800aa7c:	4620      	mov	r0, r4
 800aa7e:	f001 fbdb 	bl	800c238 <_Bfree>
 800aa82:	9907      	ldr	r1, [sp, #28]
 800aa84:	4620      	mov	r0, r4
 800aa86:	f001 fbd7 	bl	800c238 <_Bfree>
 800aa8a:	4631      	mov	r1, r6
 800aa8c:	4620      	mov	r0, r4
 800aa8e:	f001 fbd3 	bl	800c238 <_Bfree>
 800aa92:	4629      	mov	r1, r5
 800aa94:	4620      	mov	r0, r4
 800aa96:	f001 fbcf 	bl	800c238 <_Bfree>
 800aa9a:	e613      	b.n	800a6c4 <_strtod_l+0x664>
 800aa9c:	f1ba 0f00 	cmp.w	sl, #0
 800aaa0:	d11b      	bne.n	800aada <_strtod_l+0xa7a>
 800aaa2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaa6:	b9f3      	cbnz	r3, 800aae6 <_strtod_l+0xa86>
 800aaa8:	4b6b      	ldr	r3, [pc, #428]	; (800ac58 <_strtod_l+0xbf8>)
 800aaaa:	2200      	movs	r2, #0
 800aaac:	4640      	mov	r0, r8
 800aaae:	4649      	mov	r1, r9
 800aab0:	f7f6 f834 	bl	8000b1c <__aeabi_dcmplt>
 800aab4:	b9d0      	cbnz	r0, 800aaec <_strtod_l+0xa8c>
 800aab6:	4640      	mov	r0, r8
 800aab8:	4649      	mov	r1, r9
 800aaba:	4b6b      	ldr	r3, [pc, #428]	; (800ac68 <_strtod_l+0xc08>)
 800aabc:	2200      	movs	r2, #0
 800aabe:	f7f5 fdbb 	bl	8000638 <__aeabi_dmul>
 800aac2:	4680      	mov	r8, r0
 800aac4:	4689      	mov	r9, r1
 800aac6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800aaca:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800aace:	931b      	str	r3, [sp, #108]	; 0x6c
 800aad0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800aad4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800aad8:	e79b      	b.n	800aa12 <_strtod_l+0x9b2>
 800aada:	f1ba 0f01 	cmp.w	sl, #1
 800aade:	d102      	bne.n	800aae6 <_strtod_l+0xa86>
 800aae0:	2f00      	cmp	r7, #0
 800aae2:	f43f ad7e 	beq.w	800a5e2 <_strtod_l+0x582>
 800aae6:	4b61      	ldr	r3, [pc, #388]	; (800ac6c <_strtod_l+0xc0c>)
 800aae8:	2200      	movs	r2, #0
 800aaea:	e78c      	b.n	800aa06 <_strtod_l+0x9a6>
 800aaec:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ac68 <_strtod_l+0xc08>
 800aaf0:	f04f 0800 	mov.w	r8, #0
 800aaf4:	e7e7      	b.n	800aac6 <_strtod_l+0xa66>
 800aaf6:	4b5c      	ldr	r3, [pc, #368]	; (800ac68 <_strtod_l+0xc08>)
 800aaf8:	4640      	mov	r0, r8
 800aafa:	4649      	mov	r1, r9
 800aafc:	2200      	movs	r2, #0
 800aafe:	f7f5 fd9b 	bl	8000638 <__aeabi_dmul>
 800ab02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab04:	4680      	mov	r8, r0
 800ab06:	4689      	mov	r9, r1
 800ab08:	b933      	cbnz	r3, 800ab18 <_strtod_l+0xab8>
 800ab0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab0e:	9012      	str	r0, [sp, #72]	; 0x48
 800ab10:	9313      	str	r3, [sp, #76]	; 0x4c
 800ab12:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800ab16:	e7dd      	b.n	800aad4 <_strtod_l+0xa74>
 800ab18:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800ab1c:	e7f9      	b.n	800ab12 <_strtod_l+0xab2>
 800ab1e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ab22:	9b04      	ldr	r3, [sp, #16]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d1a8      	bne.n	800aa7a <_strtod_l+0xa1a>
 800ab28:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ab2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab2e:	0d1b      	lsrs	r3, r3, #20
 800ab30:	051b      	lsls	r3, r3, #20
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d1a1      	bne.n	800aa7a <_strtod_l+0xa1a>
 800ab36:	4640      	mov	r0, r8
 800ab38:	4649      	mov	r1, r9
 800ab3a:	f7f6 f8dd 	bl	8000cf8 <__aeabi_d2lz>
 800ab3e:	f7f5 fd4d 	bl	80005dc <__aeabi_l2d>
 800ab42:	4602      	mov	r2, r0
 800ab44:	460b      	mov	r3, r1
 800ab46:	4640      	mov	r0, r8
 800ab48:	4649      	mov	r1, r9
 800ab4a:	f7f5 fbbd 	bl	80002c8 <__aeabi_dsub>
 800ab4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ab50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab54:	ea43 030a 	orr.w	r3, r3, sl
 800ab58:	4313      	orrs	r3, r2
 800ab5a:	4680      	mov	r8, r0
 800ab5c:	4689      	mov	r9, r1
 800ab5e:	d053      	beq.n	800ac08 <_strtod_l+0xba8>
 800ab60:	a335      	add	r3, pc, #212	; (adr r3, 800ac38 <_strtod_l+0xbd8>)
 800ab62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab66:	f7f5 ffd9 	bl	8000b1c <__aeabi_dcmplt>
 800ab6a:	2800      	cmp	r0, #0
 800ab6c:	f47f acce 	bne.w	800a50c <_strtod_l+0x4ac>
 800ab70:	a333      	add	r3, pc, #204	; (adr r3, 800ac40 <_strtod_l+0xbe0>)
 800ab72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab76:	4640      	mov	r0, r8
 800ab78:	4649      	mov	r1, r9
 800ab7a:	f7f5 ffed 	bl	8000b58 <__aeabi_dcmpgt>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	f43f af7b 	beq.w	800aa7a <_strtod_l+0xa1a>
 800ab84:	e4c2      	b.n	800a50c <_strtod_l+0x4ac>
 800ab86:	9b04      	ldr	r3, [sp, #16]
 800ab88:	b333      	cbz	r3, 800abd8 <_strtod_l+0xb78>
 800ab8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab8c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ab90:	d822      	bhi.n	800abd8 <_strtod_l+0xb78>
 800ab92:	a32d      	add	r3, pc, #180	; (adr r3, 800ac48 <_strtod_l+0xbe8>)
 800ab94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab98:	4640      	mov	r0, r8
 800ab9a:	4649      	mov	r1, r9
 800ab9c:	f7f5 ffc8 	bl	8000b30 <__aeabi_dcmple>
 800aba0:	b1a0      	cbz	r0, 800abcc <_strtod_l+0xb6c>
 800aba2:	4649      	mov	r1, r9
 800aba4:	4640      	mov	r0, r8
 800aba6:	f7f6 f81f 	bl	8000be8 <__aeabi_d2uiz>
 800abaa:	2801      	cmp	r0, #1
 800abac:	bf38      	it	cc
 800abae:	2001      	movcc	r0, #1
 800abb0:	f7f5 fcc8 	bl	8000544 <__aeabi_ui2d>
 800abb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abb6:	4680      	mov	r8, r0
 800abb8:	4689      	mov	r9, r1
 800abba:	bb13      	cbnz	r3, 800ac02 <_strtod_l+0xba2>
 800abbc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800abc0:	9014      	str	r0, [sp, #80]	; 0x50
 800abc2:	9315      	str	r3, [sp, #84]	; 0x54
 800abc4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800abc8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800abcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800abd0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800abd4:	1a9b      	subs	r3, r3, r2
 800abd6:	930d      	str	r3, [sp, #52]	; 0x34
 800abd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800abdc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800abe0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800abe4:	f001 fe54 	bl	800c890 <__ulp>
 800abe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800abec:	ec53 2b10 	vmov	r2, r3, d0
 800abf0:	f7f5 fd22 	bl	8000638 <__aeabi_dmul>
 800abf4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800abf8:	f7f5 fb68 	bl	80002cc <__adddf3>
 800abfc:	4682      	mov	sl, r0
 800abfe:	468b      	mov	fp, r1
 800ac00:	e78f      	b.n	800ab22 <_strtod_l+0xac2>
 800ac02:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800ac06:	e7dd      	b.n	800abc4 <_strtod_l+0xb64>
 800ac08:	a311      	add	r3, pc, #68	; (adr r3, 800ac50 <_strtod_l+0xbf0>)
 800ac0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac0e:	f7f5 ff85 	bl	8000b1c <__aeabi_dcmplt>
 800ac12:	e7b4      	b.n	800ab7e <_strtod_l+0xb1e>
 800ac14:	2300      	movs	r3, #0
 800ac16:	930e      	str	r3, [sp, #56]	; 0x38
 800ac18:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ac1a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ac1c:	6013      	str	r3, [r2, #0]
 800ac1e:	f7ff ba65 	b.w	800a0ec <_strtod_l+0x8c>
 800ac22:	2b65      	cmp	r3, #101	; 0x65
 800ac24:	f43f ab5d 	beq.w	800a2e2 <_strtod_l+0x282>
 800ac28:	2b45      	cmp	r3, #69	; 0x45
 800ac2a:	f43f ab5a 	beq.w	800a2e2 <_strtod_l+0x282>
 800ac2e:	2201      	movs	r2, #1
 800ac30:	f7ff bb92 	b.w	800a358 <_strtod_l+0x2f8>
 800ac34:	f3af 8000 	nop.w
 800ac38:	94a03595 	.word	0x94a03595
 800ac3c:	3fdfffff 	.word	0x3fdfffff
 800ac40:	35afe535 	.word	0x35afe535
 800ac44:	3fe00000 	.word	0x3fe00000
 800ac48:	ffc00000 	.word	0xffc00000
 800ac4c:	41dfffff 	.word	0x41dfffff
 800ac50:	94a03595 	.word	0x94a03595
 800ac54:	3fcfffff 	.word	0x3fcfffff
 800ac58:	3ff00000 	.word	0x3ff00000
 800ac5c:	7ff00000 	.word	0x7ff00000
 800ac60:	7fe00000 	.word	0x7fe00000
 800ac64:	7c9fffff 	.word	0x7c9fffff
 800ac68:	3fe00000 	.word	0x3fe00000
 800ac6c:	bff00000 	.word	0xbff00000
 800ac70:	7fefffff 	.word	0x7fefffff

0800ac74 <_strtod_r>:
 800ac74:	4b01      	ldr	r3, [pc, #4]	; (800ac7c <_strtod_r+0x8>)
 800ac76:	f7ff b9f3 	b.w	800a060 <_strtod_l>
 800ac7a:	bf00      	nop
 800ac7c:	200000e4 	.word	0x200000e4

0800ac80 <_strtol_l.isra.0>:
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac86:	d001      	beq.n	800ac8c <_strtol_l.isra.0+0xc>
 800ac88:	2b24      	cmp	r3, #36	; 0x24
 800ac8a:	d906      	bls.n	800ac9a <_strtol_l.isra.0+0x1a>
 800ac8c:	f7fe fafa 	bl	8009284 <__errno>
 800ac90:	2316      	movs	r3, #22
 800ac92:	6003      	str	r3, [r0, #0]
 800ac94:	2000      	movs	r0, #0
 800ac96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac9a:	4f3a      	ldr	r7, [pc, #232]	; (800ad84 <_strtol_l.isra.0+0x104>)
 800ac9c:	468e      	mov	lr, r1
 800ac9e:	4676      	mov	r6, lr
 800aca0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800aca4:	5de5      	ldrb	r5, [r4, r7]
 800aca6:	f015 0508 	ands.w	r5, r5, #8
 800acaa:	d1f8      	bne.n	800ac9e <_strtol_l.isra.0+0x1e>
 800acac:	2c2d      	cmp	r4, #45	; 0x2d
 800acae:	d134      	bne.n	800ad1a <_strtol_l.isra.0+0x9a>
 800acb0:	f89e 4000 	ldrb.w	r4, [lr]
 800acb4:	f04f 0801 	mov.w	r8, #1
 800acb8:	f106 0e02 	add.w	lr, r6, #2
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d05c      	beq.n	800ad7a <_strtol_l.isra.0+0xfa>
 800acc0:	2b10      	cmp	r3, #16
 800acc2:	d10c      	bne.n	800acde <_strtol_l.isra.0+0x5e>
 800acc4:	2c30      	cmp	r4, #48	; 0x30
 800acc6:	d10a      	bne.n	800acde <_strtol_l.isra.0+0x5e>
 800acc8:	f89e 4000 	ldrb.w	r4, [lr]
 800accc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800acd0:	2c58      	cmp	r4, #88	; 0x58
 800acd2:	d14d      	bne.n	800ad70 <_strtol_l.isra.0+0xf0>
 800acd4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800acd8:	2310      	movs	r3, #16
 800acda:	f10e 0e02 	add.w	lr, lr, #2
 800acde:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800ace2:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ace6:	2600      	movs	r6, #0
 800ace8:	fbbc f9f3 	udiv	r9, ip, r3
 800acec:	4635      	mov	r5, r6
 800acee:	fb03 ca19 	mls	sl, r3, r9, ip
 800acf2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800acf6:	2f09      	cmp	r7, #9
 800acf8:	d818      	bhi.n	800ad2c <_strtol_l.isra.0+0xac>
 800acfa:	463c      	mov	r4, r7
 800acfc:	42a3      	cmp	r3, r4
 800acfe:	dd24      	ble.n	800ad4a <_strtol_l.isra.0+0xca>
 800ad00:	2e00      	cmp	r6, #0
 800ad02:	db1f      	blt.n	800ad44 <_strtol_l.isra.0+0xc4>
 800ad04:	45a9      	cmp	r9, r5
 800ad06:	d31d      	bcc.n	800ad44 <_strtol_l.isra.0+0xc4>
 800ad08:	d101      	bne.n	800ad0e <_strtol_l.isra.0+0x8e>
 800ad0a:	45a2      	cmp	sl, r4
 800ad0c:	db1a      	blt.n	800ad44 <_strtol_l.isra.0+0xc4>
 800ad0e:	fb05 4503 	mla	r5, r5, r3, r4
 800ad12:	2601      	movs	r6, #1
 800ad14:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ad18:	e7eb      	b.n	800acf2 <_strtol_l.isra.0+0x72>
 800ad1a:	2c2b      	cmp	r4, #43	; 0x2b
 800ad1c:	bf08      	it	eq
 800ad1e:	f89e 4000 	ldrbeq.w	r4, [lr]
 800ad22:	46a8      	mov	r8, r5
 800ad24:	bf08      	it	eq
 800ad26:	f106 0e02 	addeq.w	lr, r6, #2
 800ad2a:	e7c7      	b.n	800acbc <_strtol_l.isra.0+0x3c>
 800ad2c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800ad30:	2f19      	cmp	r7, #25
 800ad32:	d801      	bhi.n	800ad38 <_strtol_l.isra.0+0xb8>
 800ad34:	3c37      	subs	r4, #55	; 0x37
 800ad36:	e7e1      	b.n	800acfc <_strtol_l.isra.0+0x7c>
 800ad38:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ad3c:	2f19      	cmp	r7, #25
 800ad3e:	d804      	bhi.n	800ad4a <_strtol_l.isra.0+0xca>
 800ad40:	3c57      	subs	r4, #87	; 0x57
 800ad42:	e7db      	b.n	800acfc <_strtol_l.isra.0+0x7c>
 800ad44:	f04f 36ff 	mov.w	r6, #4294967295
 800ad48:	e7e4      	b.n	800ad14 <_strtol_l.isra.0+0x94>
 800ad4a:	2e00      	cmp	r6, #0
 800ad4c:	da05      	bge.n	800ad5a <_strtol_l.isra.0+0xda>
 800ad4e:	2322      	movs	r3, #34	; 0x22
 800ad50:	6003      	str	r3, [r0, #0]
 800ad52:	4665      	mov	r5, ip
 800ad54:	b942      	cbnz	r2, 800ad68 <_strtol_l.isra.0+0xe8>
 800ad56:	4628      	mov	r0, r5
 800ad58:	e79d      	b.n	800ac96 <_strtol_l.isra.0+0x16>
 800ad5a:	f1b8 0f00 	cmp.w	r8, #0
 800ad5e:	d000      	beq.n	800ad62 <_strtol_l.isra.0+0xe2>
 800ad60:	426d      	negs	r5, r5
 800ad62:	2a00      	cmp	r2, #0
 800ad64:	d0f7      	beq.n	800ad56 <_strtol_l.isra.0+0xd6>
 800ad66:	b10e      	cbz	r6, 800ad6c <_strtol_l.isra.0+0xec>
 800ad68:	f10e 31ff 	add.w	r1, lr, #4294967295
 800ad6c:	6011      	str	r1, [r2, #0]
 800ad6e:	e7f2      	b.n	800ad56 <_strtol_l.isra.0+0xd6>
 800ad70:	2430      	movs	r4, #48	; 0x30
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d1b3      	bne.n	800acde <_strtol_l.isra.0+0x5e>
 800ad76:	2308      	movs	r3, #8
 800ad78:	e7b1      	b.n	800acde <_strtol_l.isra.0+0x5e>
 800ad7a:	2c30      	cmp	r4, #48	; 0x30
 800ad7c:	d0a4      	beq.n	800acc8 <_strtol_l.isra.0+0x48>
 800ad7e:	230a      	movs	r3, #10
 800ad80:	e7ad      	b.n	800acde <_strtol_l.isra.0+0x5e>
 800ad82:	bf00      	nop
 800ad84:	0800dc21 	.word	0x0800dc21

0800ad88 <_strtol_r>:
 800ad88:	f7ff bf7a 	b.w	800ac80 <_strtol_l.isra.0>

0800ad8c <quorem>:
 800ad8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad90:	6903      	ldr	r3, [r0, #16]
 800ad92:	690c      	ldr	r4, [r1, #16]
 800ad94:	42a3      	cmp	r3, r4
 800ad96:	4607      	mov	r7, r0
 800ad98:	f2c0 8081 	blt.w	800ae9e <quorem+0x112>
 800ad9c:	3c01      	subs	r4, #1
 800ad9e:	f101 0814 	add.w	r8, r1, #20
 800ada2:	f100 0514 	add.w	r5, r0, #20
 800ada6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adaa:	9301      	str	r3, [sp, #4]
 800adac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800adb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adb4:	3301      	adds	r3, #1
 800adb6:	429a      	cmp	r2, r3
 800adb8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800adbc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800adc0:	fbb2 f6f3 	udiv	r6, r2, r3
 800adc4:	d331      	bcc.n	800ae2a <quorem+0x9e>
 800adc6:	f04f 0e00 	mov.w	lr, #0
 800adca:	4640      	mov	r0, r8
 800adcc:	46ac      	mov	ip, r5
 800adce:	46f2      	mov	sl, lr
 800add0:	f850 2b04 	ldr.w	r2, [r0], #4
 800add4:	b293      	uxth	r3, r2
 800add6:	fb06 e303 	mla	r3, r6, r3, lr
 800adda:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800adde:	b29b      	uxth	r3, r3
 800ade0:	ebaa 0303 	sub.w	r3, sl, r3
 800ade4:	0c12      	lsrs	r2, r2, #16
 800ade6:	f8dc a000 	ldr.w	sl, [ip]
 800adea:	fb06 e202 	mla	r2, r6, r2, lr
 800adee:	fa13 f38a 	uxtah	r3, r3, sl
 800adf2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800adf6:	fa1f fa82 	uxth.w	sl, r2
 800adfa:	f8dc 2000 	ldr.w	r2, [ip]
 800adfe:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ae02:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae06:	b29b      	uxth	r3, r3
 800ae08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae0c:	4581      	cmp	r9, r0
 800ae0e:	f84c 3b04 	str.w	r3, [ip], #4
 800ae12:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ae16:	d2db      	bcs.n	800add0 <quorem+0x44>
 800ae18:	f855 300b 	ldr.w	r3, [r5, fp]
 800ae1c:	b92b      	cbnz	r3, 800ae2a <quorem+0x9e>
 800ae1e:	9b01      	ldr	r3, [sp, #4]
 800ae20:	3b04      	subs	r3, #4
 800ae22:	429d      	cmp	r5, r3
 800ae24:	461a      	mov	r2, r3
 800ae26:	d32e      	bcc.n	800ae86 <quorem+0xfa>
 800ae28:	613c      	str	r4, [r7, #16]
 800ae2a:	4638      	mov	r0, r7
 800ae2c:	f001 fc8c 	bl	800c748 <__mcmp>
 800ae30:	2800      	cmp	r0, #0
 800ae32:	db24      	blt.n	800ae7e <quorem+0xf2>
 800ae34:	3601      	adds	r6, #1
 800ae36:	4628      	mov	r0, r5
 800ae38:	f04f 0c00 	mov.w	ip, #0
 800ae3c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae40:	f8d0 e000 	ldr.w	lr, [r0]
 800ae44:	b293      	uxth	r3, r2
 800ae46:	ebac 0303 	sub.w	r3, ip, r3
 800ae4a:	0c12      	lsrs	r2, r2, #16
 800ae4c:	fa13 f38e 	uxtah	r3, r3, lr
 800ae50:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ae54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae5e:	45c1      	cmp	r9, r8
 800ae60:	f840 3b04 	str.w	r3, [r0], #4
 800ae64:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae68:	d2e8      	bcs.n	800ae3c <quorem+0xb0>
 800ae6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae72:	b922      	cbnz	r2, 800ae7e <quorem+0xf2>
 800ae74:	3b04      	subs	r3, #4
 800ae76:	429d      	cmp	r5, r3
 800ae78:	461a      	mov	r2, r3
 800ae7a:	d30a      	bcc.n	800ae92 <quorem+0x106>
 800ae7c:	613c      	str	r4, [r7, #16]
 800ae7e:	4630      	mov	r0, r6
 800ae80:	b003      	add	sp, #12
 800ae82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae86:	6812      	ldr	r2, [r2, #0]
 800ae88:	3b04      	subs	r3, #4
 800ae8a:	2a00      	cmp	r2, #0
 800ae8c:	d1cc      	bne.n	800ae28 <quorem+0x9c>
 800ae8e:	3c01      	subs	r4, #1
 800ae90:	e7c7      	b.n	800ae22 <quorem+0x96>
 800ae92:	6812      	ldr	r2, [r2, #0]
 800ae94:	3b04      	subs	r3, #4
 800ae96:	2a00      	cmp	r2, #0
 800ae98:	d1f0      	bne.n	800ae7c <quorem+0xf0>
 800ae9a:	3c01      	subs	r4, #1
 800ae9c:	e7eb      	b.n	800ae76 <quorem+0xea>
 800ae9e:	2000      	movs	r0, #0
 800aea0:	e7ee      	b.n	800ae80 <quorem+0xf4>
 800aea2:	0000      	movs	r0, r0
 800aea4:	0000      	movs	r0, r0
	...

0800aea8 <_dtoa_r>:
 800aea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeac:	ed2d 8b02 	vpush	{d8}
 800aeb0:	ec57 6b10 	vmov	r6, r7, d0
 800aeb4:	b095      	sub	sp, #84	; 0x54
 800aeb6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aeb8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800aebc:	9105      	str	r1, [sp, #20]
 800aebe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800aec2:	4604      	mov	r4, r0
 800aec4:	9209      	str	r2, [sp, #36]	; 0x24
 800aec6:	930f      	str	r3, [sp, #60]	; 0x3c
 800aec8:	b975      	cbnz	r5, 800aee8 <_dtoa_r+0x40>
 800aeca:	2010      	movs	r0, #16
 800aecc:	f001 f94c 	bl	800c168 <malloc>
 800aed0:	4602      	mov	r2, r0
 800aed2:	6260      	str	r0, [r4, #36]	; 0x24
 800aed4:	b920      	cbnz	r0, 800aee0 <_dtoa_r+0x38>
 800aed6:	4bb2      	ldr	r3, [pc, #712]	; (800b1a0 <_dtoa_r+0x2f8>)
 800aed8:	21ea      	movs	r1, #234	; 0xea
 800aeda:	48b2      	ldr	r0, [pc, #712]	; (800b1a4 <_dtoa_r+0x2fc>)
 800aedc:	f002 f874 	bl	800cfc8 <__assert_func>
 800aee0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aee4:	6005      	str	r5, [r0, #0]
 800aee6:	60c5      	str	r5, [r0, #12]
 800aee8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aeea:	6819      	ldr	r1, [r3, #0]
 800aeec:	b151      	cbz	r1, 800af04 <_dtoa_r+0x5c>
 800aeee:	685a      	ldr	r2, [r3, #4]
 800aef0:	604a      	str	r2, [r1, #4]
 800aef2:	2301      	movs	r3, #1
 800aef4:	4093      	lsls	r3, r2
 800aef6:	608b      	str	r3, [r1, #8]
 800aef8:	4620      	mov	r0, r4
 800aefa:	f001 f99d 	bl	800c238 <_Bfree>
 800aefe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af00:	2200      	movs	r2, #0
 800af02:	601a      	str	r2, [r3, #0]
 800af04:	1e3b      	subs	r3, r7, #0
 800af06:	bfb9      	ittee	lt
 800af08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800af0c:	9303      	strlt	r3, [sp, #12]
 800af0e:	2300      	movge	r3, #0
 800af10:	f8c8 3000 	strge.w	r3, [r8]
 800af14:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800af18:	4ba3      	ldr	r3, [pc, #652]	; (800b1a8 <_dtoa_r+0x300>)
 800af1a:	bfbc      	itt	lt
 800af1c:	2201      	movlt	r2, #1
 800af1e:	f8c8 2000 	strlt.w	r2, [r8]
 800af22:	ea33 0309 	bics.w	r3, r3, r9
 800af26:	d11b      	bne.n	800af60 <_dtoa_r+0xb8>
 800af28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af2a:	f242 730f 	movw	r3, #9999	; 0x270f
 800af2e:	6013      	str	r3, [r2, #0]
 800af30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af34:	4333      	orrs	r3, r6
 800af36:	f000 857a 	beq.w	800ba2e <_dtoa_r+0xb86>
 800af3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af3c:	b963      	cbnz	r3, 800af58 <_dtoa_r+0xb0>
 800af3e:	4b9b      	ldr	r3, [pc, #620]	; (800b1ac <_dtoa_r+0x304>)
 800af40:	e024      	b.n	800af8c <_dtoa_r+0xe4>
 800af42:	4b9b      	ldr	r3, [pc, #620]	; (800b1b0 <_dtoa_r+0x308>)
 800af44:	9300      	str	r3, [sp, #0]
 800af46:	3308      	adds	r3, #8
 800af48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af4a:	6013      	str	r3, [r2, #0]
 800af4c:	9800      	ldr	r0, [sp, #0]
 800af4e:	b015      	add	sp, #84	; 0x54
 800af50:	ecbd 8b02 	vpop	{d8}
 800af54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af58:	4b94      	ldr	r3, [pc, #592]	; (800b1ac <_dtoa_r+0x304>)
 800af5a:	9300      	str	r3, [sp, #0]
 800af5c:	3303      	adds	r3, #3
 800af5e:	e7f3      	b.n	800af48 <_dtoa_r+0xa0>
 800af60:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af64:	2200      	movs	r2, #0
 800af66:	ec51 0b17 	vmov	r0, r1, d7
 800af6a:	2300      	movs	r3, #0
 800af6c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800af70:	f7f5 fdca 	bl	8000b08 <__aeabi_dcmpeq>
 800af74:	4680      	mov	r8, r0
 800af76:	b158      	cbz	r0, 800af90 <_dtoa_r+0xe8>
 800af78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af7a:	2301      	movs	r3, #1
 800af7c:	6013      	str	r3, [r2, #0]
 800af7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af80:	2b00      	cmp	r3, #0
 800af82:	f000 8551 	beq.w	800ba28 <_dtoa_r+0xb80>
 800af86:	488b      	ldr	r0, [pc, #556]	; (800b1b4 <_dtoa_r+0x30c>)
 800af88:	6018      	str	r0, [r3, #0]
 800af8a:	1e43      	subs	r3, r0, #1
 800af8c:	9300      	str	r3, [sp, #0]
 800af8e:	e7dd      	b.n	800af4c <_dtoa_r+0xa4>
 800af90:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800af94:	aa12      	add	r2, sp, #72	; 0x48
 800af96:	a913      	add	r1, sp, #76	; 0x4c
 800af98:	4620      	mov	r0, r4
 800af9a:	f001 fcf5 	bl	800c988 <__d2b>
 800af9e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800afa2:	4683      	mov	fp, r0
 800afa4:	2d00      	cmp	r5, #0
 800afa6:	d07c      	beq.n	800b0a2 <_dtoa_r+0x1fa>
 800afa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afaa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800afae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afb2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800afb6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800afba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800afbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800afc2:	4b7d      	ldr	r3, [pc, #500]	; (800b1b8 <_dtoa_r+0x310>)
 800afc4:	2200      	movs	r2, #0
 800afc6:	4630      	mov	r0, r6
 800afc8:	4639      	mov	r1, r7
 800afca:	f7f5 f97d 	bl	80002c8 <__aeabi_dsub>
 800afce:	a36e      	add	r3, pc, #440	; (adr r3, 800b188 <_dtoa_r+0x2e0>)
 800afd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd4:	f7f5 fb30 	bl	8000638 <__aeabi_dmul>
 800afd8:	a36d      	add	r3, pc, #436	; (adr r3, 800b190 <_dtoa_r+0x2e8>)
 800afda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afde:	f7f5 f975 	bl	80002cc <__adddf3>
 800afe2:	4606      	mov	r6, r0
 800afe4:	4628      	mov	r0, r5
 800afe6:	460f      	mov	r7, r1
 800afe8:	f7f5 fabc 	bl	8000564 <__aeabi_i2d>
 800afec:	a36a      	add	r3, pc, #424	; (adr r3, 800b198 <_dtoa_r+0x2f0>)
 800afee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff2:	f7f5 fb21 	bl	8000638 <__aeabi_dmul>
 800aff6:	4602      	mov	r2, r0
 800aff8:	460b      	mov	r3, r1
 800affa:	4630      	mov	r0, r6
 800affc:	4639      	mov	r1, r7
 800affe:	f7f5 f965 	bl	80002cc <__adddf3>
 800b002:	4606      	mov	r6, r0
 800b004:	460f      	mov	r7, r1
 800b006:	f7f5 fdc7 	bl	8000b98 <__aeabi_d2iz>
 800b00a:	2200      	movs	r2, #0
 800b00c:	4682      	mov	sl, r0
 800b00e:	2300      	movs	r3, #0
 800b010:	4630      	mov	r0, r6
 800b012:	4639      	mov	r1, r7
 800b014:	f7f5 fd82 	bl	8000b1c <__aeabi_dcmplt>
 800b018:	b148      	cbz	r0, 800b02e <_dtoa_r+0x186>
 800b01a:	4650      	mov	r0, sl
 800b01c:	f7f5 faa2 	bl	8000564 <__aeabi_i2d>
 800b020:	4632      	mov	r2, r6
 800b022:	463b      	mov	r3, r7
 800b024:	f7f5 fd70 	bl	8000b08 <__aeabi_dcmpeq>
 800b028:	b908      	cbnz	r0, 800b02e <_dtoa_r+0x186>
 800b02a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b02e:	f1ba 0f16 	cmp.w	sl, #22
 800b032:	d854      	bhi.n	800b0de <_dtoa_r+0x236>
 800b034:	4b61      	ldr	r3, [pc, #388]	; (800b1bc <_dtoa_r+0x314>)
 800b036:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b042:	f7f5 fd6b 	bl	8000b1c <__aeabi_dcmplt>
 800b046:	2800      	cmp	r0, #0
 800b048:	d04b      	beq.n	800b0e2 <_dtoa_r+0x23a>
 800b04a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b04e:	2300      	movs	r3, #0
 800b050:	930e      	str	r3, [sp, #56]	; 0x38
 800b052:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b054:	1b5d      	subs	r5, r3, r5
 800b056:	1e6b      	subs	r3, r5, #1
 800b058:	9304      	str	r3, [sp, #16]
 800b05a:	bf43      	ittte	mi
 800b05c:	2300      	movmi	r3, #0
 800b05e:	f1c5 0801 	rsbmi	r8, r5, #1
 800b062:	9304      	strmi	r3, [sp, #16]
 800b064:	f04f 0800 	movpl.w	r8, #0
 800b068:	f1ba 0f00 	cmp.w	sl, #0
 800b06c:	db3b      	blt.n	800b0e6 <_dtoa_r+0x23e>
 800b06e:	9b04      	ldr	r3, [sp, #16]
 800b070:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b074:	4453      	add	r3, sl
 800b076:	9304      	str	r3, [sp, #16]
 800b078:	2300      	movs	r3, #0
 800b07a:	9306      	str	r3, [sp, #24]
 800b07c:	9b05      	ldr	r3, [sp, #20]
 800b07e:	2b09      	cmp	r3, #9
 800b080:	d869      	bhi.n	800b156 <_dtoa_r+0x2ae>
 800b082:	2b05      	cmp	r3, #5
 800b084:	bfc4      	itt	gt
 800b086:	3b04      	subgt	r3, #4
 800b088:	9305      	strgt	r3, [sp, #20]
 800b08a:	9b05      	ldr	r3, [sp, #20]
 800b08c:	f1a3 0302 	sub.w	r3, r3, #2
 800b090:	bfcc      	ite	gt
 800b092:	2500      	movgt	r5, #0
 800b094:	2501      	movle	r5, #1
 800b096:	2b03      	cmp	r3, #3
 800b098:	d869      	bhi.n	800b16e <_dtoa_r+0x2c6>
 800b09a:	e8df f003 	tbb	[pc, r3]
 800b09e:	4e2c      	.short	0x4e2c
 800b0a0:	5a4c      	.short	0x5a4c
 800b0a2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b0a6:	441d      	add	r5, r3
 800b0a8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b0ac:	2b20      	cmp	r3, #32
 800b0ae:	bfc1      	itttt	gt
 800b0b0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b0b4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b0b8:	fa09 f303 	lslgt.w	r3, r9, r3
 800b0bc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b0c0:	bfda      	itte	le
 800b0c2:	f1c3 0320 	rsble	r3, r3, #32
 800b0c6:	fa06 f003 	lslle.w	r0, r6, r3
 800b0ca:	4318      	orrgt	r0, r3
 800b0cc:	f7f5 fa3a 	bl	8000544 <__aeabi_ui2d>
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	4606      	mov	r6, r0
 800b0d4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b0d8:	3d01      	subs	r5, #1
 800b0da:	9310      	str	r3, [sp, #64]	; 0x40
 800b0dc:	e771      	b.n	800afc2 <_dtoa_r+0x11a>
 800b0de:	2301      	movs	r3, #1
 800b0e0:	e7b6      	b.n	800b050 <_dtoa_r+0x1a8>
 800b0e2:	900e      	str	r0, [sp, #56]	; 0x38
 800b0e4:	e7b5      	b.n	800b052 <_dtoa_r+0x1aa>
 800b0e6:	f1ca 0300 	rsb	r3, sl, #0
 800b0ea:	9306      	str	r3, [sp, #24]
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	eba8 080a 	sub.w	r8, r8, sl
 800b0f2:	930d      	str	r3, [sp, #52]	; 0x34
 800b0f4:	e7c2      	b.n	800b07c <_dtoa_r+0x1d4>
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	9308      	str	r3, [sp, #32]
 800b0fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	dc39      	bgt.n	800b174 <_dtoa_r+0x2cc>
 800b100:	f04f 0901 	mov.w	r9, #1
 800b104:	f8cd 9004 	str.w	r9, [sp, #4]
 800b108:	464b      	mov	r3, r9
 800b10a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b10e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b110:	2200      	movs	r2, #0
 800b112:	6042      	str	r2, [r0, #4]
 800b114:	2204      	movs	r2, #4
 800b116:	f102 0614 	add.w	r6, r2, #20
 800b11a:	429e      	cmp	r6, r3
 800b11c:	6841      	ldr	r1, [r0, #4]
 800b11e:	d92f      	bls.n	800b180 <_dtoa_r+0x2d8>
 800b120:	4620      	mov	r0, r4
 800b122:	f001 f849 	bl	800c1b8 <_Balloc>
 800b126:	9000      	str	r0, [sp, #0]
 800b128:	2800      	cmp	r0, #0
 800b12a:	d14b      	bne.n	800b1c4 <_dtoa_r+0x31c>
 800b12c:	4b24      	ldr	r3, [pc, #144]	; (800b1c0 <_dtoa_r+0x318>)
 800b12e:	4602      	mov	r2, r0
 800b130:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b134:	e6d1      	b.n	800aeda <_dtoa_r+0x32>
 800b136:	2301      	movs	r3, #1
 800b138:	e7de      	b.n	800b0f8 <_dtoa_r+0x250>
 800b13a:	2300      	movs	r3, #0
 800b13c:	9308      	str	r3, [sp, #32]
 800b13e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b140:	eb0a 0903 	add.w	r9, sl, r3
 800b144:	f109 0301 	add.w	r3, r9, #1
 800b148:	2b01      	cmp	r3, #1
 800b14a:	9301      	str	r3, [sp, #4]
 800b14c:	bfb8      	it	lt
 800b14e:	2301      	movlt	r3, #1
 800b150:	e7dd      	b.n	800b10e <_dtoa_r+0x266>
 800b152:	2301      	movs	r3, #1
 800b154:	e7f2      	b.n	800b13c <_dtoa_r+0x294>
 800b156:	2501      	movs	r5, #1
 800b158:	2300      	movs	r3, #0
 800b15a:	9305      	str	r3, [sp, #20]
 800b15c:	9508      	str	r5, [sp, #32]
 800b15e:	f04f 39ff 	mov.w	r9, #4294967295
 800b162:	2200      	movs	r2, #0
 800b164:	f8cd 9004 	str.w	r9, [sp, #4]
 800b168:	2312      	movs	r3, #18
 800b16a:	9209      	str	r2, [sp, #36]	; 0x24
 800b16c:	e7cf      	b.n	800b10e <_dtoa_r+0x266>
 800b16e:	2301      	movs	r3, #1
 800b170:	9308      	str	r3, [sp, #32]
 800b172:	e7f4      	b.n	800b15e <_dtoa_r+0x2b6>
 800b174:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b178:	f8cd 9004 	str.w	r9, [sp, #4]
 800b17c:	464b      	mov	r3, r9
 800b17e:	e7c6      	b.n	800b10e <_dtoa_r+0x266>
 800b180:	3101      	adds	r1, #1
 800b182:	6041      	str	r1, [r0, #4]
 800b184:	0052      	lsls	r2, r2, #1
 800b186:	e7c6      	b.n	800b116 <_dtoa_r+0x26e>
 800b188:	636f4361 	.word	0x636f4361
 800b18c:	3fd287a7 	.word	0x3fd287a7
 800b190:	8b60c8b3 	.word	0x8b60c8b3
 800b194:	3fc68a28 	.word	0x3fc68a28
 800b198:	509f79fb 	.word	0x509f79fb
 800b19c:	3fd34413 	.word	0x3fd34413
 800b1a0:	0800dd2e 	.word	0x0800dd2e
 800b1a4:	0800dd45 	.word	0x0800dd45
 800b1a8:	7ff00000 	.word	0x7ff00000
 800b1ac:	0800dd2a 	.word	0x0800dd2a
 800b1b0:	0800dd21 	.word	0x0800dd21
 800b1b4:	0800dba5 	.word	0x0800dba5
 800b1b8:	3ff80000 	.word	0x3ff80000
 800b1bc:	0800dec0 	.word	0x0800dec0
 800b1c0:	0800dda4 	.word	0x0800dda4
 800b1c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1c6:	9a00      	ldr	r2, [sp, #0]
 800b1c8:	601a      	str	r2, [r3, #0]
 800b1ca:	9b01      	ldr	r3, [sp, #4]
 800b1cc:	2b0e      	cmp	r3, #14
 800b1ce:	f200 80ad 	bhi.w	800b32c <_dtoa_r+0x484>
 800b1d2:	2d00      	cmp	r5, #0
 800b1d4:	f000 80aa 	beq.w	800b32c <_dtoa_r+0x484>
 800b1d8:	f1ba 0f00 	cmp.w	sl, #0
 800b1dc:	dd36      	ble.n	800b24c <_dtoa_r+0x3a4>
 800b1de:	4ac3      	ldr	r2, [pc, #780]	; (800b4ec <_dtoa_r+0x644>)
 800b1e0:	f00a 030f 	and.w	r3, sl, #15
 800b1e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b1e8:	ed93 7b00 	vldr	d7, [r3]
 800b1ec:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b1f0:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b1f4:	eeb0 8a47 	vmov.f32	s16, s14
 800b1f8:	eef0 8a67 	vmov.f32	s17, s15
 800b1fc:	d016      	beq.n	800b22c <_dtoa_r+0x384>
 800b1fe:	4bbc      	ldr	r3, [pc, #752]	; (800b4f0 <_dtoa_r+0x648>)
 800b200:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b204:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b208:	f7f5 fb40 	bl	800088c <__aeabi_ddiv>
 800b20c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b210:	f007 070f 	and.w	r7, r7, #15
 800b214:	2503      	movs	r5, #3
 800b216:	4eb6      	ldr	r6, [pc, #728]	; (800b4f0 <_dtoa_r+0x648>)
 800b218:	b957      	cbnz	r7, 800b230 <_dtoa_r+0x388>
 800b21a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b21e:	ec53 2b18 	vmov	r2, r3, d8
 800b222:	f7f5 fb33 	bl	800088c <__aeabi_ddiv>
 800b226:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b22a:	e029      	b.n	800b280 <_dtoa_r+0x3d8>
 800b22c:	2502      	movs	r5, #2
 800b22e:	e7f2      	b.n	800b216 <_dtoa_r+0x36e>
 800b230:	07f9      	lsls	r1, r7, #31
 800b232:	d508      	bpl.n	800b246 <_dtoa_r+0x39e>
 800b234:	ec51 0b18 	vmov	r0, r1, d8
 800b238:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b23c:	f7f5 f9fc 	bl	8000638 <__aeabi_dmul>
 800b240:	ec41 0b18 	vmov	d8, r0, r1
 800b244:	3501      	adds	r5, #1
 800b246:	107f      	asrs	r7, r7, #1
 800b248:	3608      	adds	r6, #8
 800b24a:	e7e5      	b.n	800b218 <_dtoa_r+0x370>
 800b24c:	f000 80a6 	beq.w	800b39c <_dtoa_r+0x4f4>
 800b250:	f1ca 0600 	rsb	r6, sl, #0
 800b254:	4ba5      	ldr	r3, [pc, #660]	; (800b4ec <_dtoa_r+0x644>)
 800b256:	4fa6      	ldr	r7, [pc, #664]	; (800b4f0 <_dtoa_r+0x648>)
 800b258:	f006 020f 	and.w	r2, r6, #15
 800b25c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b264:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b268:	f7f5 f9e6 	bl	8000638 <__aeabi_dmul>
 800b26c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b270:	1136      	asrs	r6, r6, #4
 800b272:	2300      	movs	r3, #0
 800b274:	2502      	movs	r5, #2
 800b276:	2e00      	cmp	r6, #0
 800b278:	f040 8085 	bne.w	800b386 <_dtoa_r+0x4de>
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d1d2      	bne.n	800b226 <_dtoa_r+0x37e>
 800b280:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b282:	2b00      	cmp	r3, #0
 800b284:	f000 808c 	beq.w	800b3a0 <_dtoa_r+0x4f8>
 800b288:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b28c:	4b99      	ldr	r3, [pc, #612]	; (800b4f4 <_dtoa_r+0x64c>)
 800b28e:	2200      	movs	r2, #0
 800b290:	4630      	mov	r0, r6
 800b292:	4639      	mov	r1, r7
 800b294:	f7f5 fc42 	bl	8000b1c <__aeabi_dcmplt>
 800b298:	2800      	cmp	r0, #0
 800b29a:	f000 8081 	beq.w	800b3a0 <_dtoa_r+0x4f8>
 800b29e:	9b01      	ldr	r3, [sp, #4]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d07d      	beq.n	800b3a0 <_dtoa_r+0x4f8>
 800b2a4:	f1b9 0f00 	cmp.w	r9, #0
 800b2a8:	dd3c      	ble.n	800b324 <_dtoa_r+0x47c>
 800b2aa:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b2ae:	9307      	str	r3, [sp, #28]
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	4b91      	ldr	r3, [pc, #580]	; (800b4f8 <_dtoa_r+0x650>)
 800b2b4:	4630      	mov	r0, r6
 800b2b6:	4639      	mov	r1, r7
 800b2b8:	f7f5 f9be 	bl	8000638 <__aeabi_dmul>
 800b2bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2c0:	3501      	adds	r5, #1
 800b2c2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b2c6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b2ca:	4628      	mov	r0, r5
 800b2cc:	f7f5 f94a 	bl	8000564 <__aeabi_i2d>
 800b2d0:	4632      	mov	r2, r6
 800b2d2:	463b      	mov	r3, r7
 800b2d4:	f7f5 f9b0 	bl	8000638 <__aeabi_dmul>
 800b2d8:	4b88      	ldr	r3, [pc, #544]	; (800b4fc <_dtoa_r+0x654>)
 800b2da:	2200      	movs	r2, #0
 800b2dc:	f7f4 fff6 	bl	80002cc <__adddf3>
 800b2e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b2e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2e8:	9303      	str	r3, [sp, #12]
 800b2ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d15c      	bne.n	800b3aa <_dtoa_r+0x502>
 800b2f0:	4b83      	ldr	r3, [pc, #524]	; (800b500 <_dtoa_r+0x658>)
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	4630      	mov	r0, r6
 800b2f6:	4639      	mov	r1, r7
 800b2f8:	f7f4 ffe6 	bl	80002c8 <__aeabi_dsub>
 800b2fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b300:	4606      	mov	r6, r0
 800b302:	460f      	mov	r7, r1
 800b304:	f7f5 fc28 	bl	8000b58 <__aeabi_dcmpgt>
 800b308:	2800      	cmp	r0, #0
 800b30a:	f040 8296 	bne.w	800b83a <_dtoa_r+0x992>
 800b30e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b312:	4630      	mov	r0, r6
 800b314:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b318:	4639      	mov	r1, r7
 800b31a:	f7f5 fbff 	bl	8000b1c <__aeabi_dcmplt>
 800b31e:	2800      	cmp	r0, #0
 800b320:	f040 8288 	bne.w	800b834 <_dtoa_r+0x98c>
 800b324:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b328:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b32c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b32e:	2b00      	cmp	r3, #0
 800b330:	f2c0 8158 	blt.w	800b5e4 <_dtoa_r+0x73c>
 800b334:	f1ba 0f0e 	cmp.w	sl, #14
 800b338:	f300 8154 	bgt.w	800b5e4 <_dtoa_r+0x73c>
 800b33c:	4b6b      	ldr	r3, [pc, #428]	; (800b4ec <_dtoa_r+0x644>)
 800b33e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b342:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b348:	2b00      	cmp	r3, #0
 800b34a:	f280 80e3 	bge.w	800b514 <_dtoa_r+0x66c>
 800b34e:	9b01      	ldr	r3, [sp, #4]
 800b350:	2b00      	cmp	r3, #0
 800b352:	f300 80df 	bgt.w	800b514 <_dtoa_r+0x66c>
 800b356:	f040 826d 	bne.w	800b834 <_dtoa_r+0x98c>
 800b35a:	4b69      	ldr	r3, [pc, #420]	; (800b500 <_dtoa_r+0x658>)
 800b35c:	2200      	movs	r2, #0
 800b35e:	4640      	mov	r0, r8
 800b360:	4649      	mov	r1, r9
 800b362:	f7f5 f969 	bl	8000638 <__aeabi_dmul>
 800b366:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b36a:	f7f5 fbeb 	bl	8000b44 <__aeabi_dcmpge>
 800b36e:	9e01      	ldr	r6, [sp, #4]
 800b370:	4637      	mov	r7, r6
 800b372:	2800      	cmp	r0, #0
 800b374:	f040 8243 	bne.w	800b7fe <_dtoa_r+0x956>
 800b378:	9d00      	ldr	r5, [sp, #0]
 800b37a:	2331      	movs	r3, #49	; 0x31
 800b37c:	f805 3b01 	strb.w	r3, [r5], #1
 800b380:	f10a 0a01 	add.w	sl, sl, #1
 800b384:	e23f      	b.n	800b806 <_dtoa_r+0x95e>
 800b386:	07f2      	lsls	r2, r6, #31
 800b388:	d505      	bpl.n	800b396 <_dtoa_r+0x4ee>
 800b38a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b38e:	f7f5 f953 	bl	8000638 <__aeabi_dmul>
 800b392:	3501      	adds	r5, #1
 800b394:	2301      	movs	r3, #1
 800b396:	1076      	asrs	r6, r6, #1
 800b398:	3708      	adds	r7, #8
 800b39a:	e76c      	b.n	800b276 <_dtoa_r+0x3ce>
 800b39c:	2502      	movs	r5, #2
 800b39e:	e76f      	b.n	800b280 <_dtoa_r+0x3d8>
 800b3a0:	9b01      	ldr	r3, [sp, #4]
 800b3a2:	f8cd a01c 	str.w	sl, [sp, #28]
 800b3a6:	930c      	str	r3, [sp, #48]	; 0x30
 800b3a8:	e78d      	b.n	800b2c6 <_dtoa_r+0x41e>
 800b3aa:	9900      	ldr	r1, [sp, #0]
 800b3ac:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b3ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b3b0:	4b4e      	ldr	r3, [pc, #312]	; (800b4ec <_dtoa_r+0x644>)
 800b3b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b3b6:	4401      	add	r1, r0
 800b3b8:	9102      	str	r1, [sp, #8]
 800b3ba:	9908      	ldr	r1, [sp, #32]
 800b3bc:	eeb0 8a47 	vmov.f32	s16, s14
 800b3c0:	eef0 8a67 	vmov.f32	s17, s15
 800b3c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3cc:	2900      	cmp	r1, #0
 800b3ce:	d045      	beq.n	800b45c <_dtoa_r+0x5b4>
 800b3d0:	494c      	ldr	r1, [pc, #304]	; (800b504 <_dtoa_r+0x65c>)
 800b3d2:	2000      	movs	r0, #0
 800b3d4:	f7f5 fa5a 	bl	800088c <__aeabi_ddiv>
 800b3d8:	ec53 2b18 	vmov	r2, r3, d8
 800b3dc:	f7f4 ff74 	bl	80002c8 <__aeabi_dsub>
 800b3e0:	9d00      	ldr	r5, [sp, #0]
 800b3e2:	ec41 0b18 	vmov	d8, r0, r1
 800b3e6:	4639      	mov	r1, r7
 800b3e8:	4630      	mov	r0, r6
 800b3ea:	f7f5 fbd5 	bl	8000b98 <__aeabi_d2iz>
 800b3ee:	900c      	str	r0, [sp, #48]	; 0x30
 800b3f0:	f7f5 f8b8 	bl	8000564 <__aeabi_i2d>
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	4639      	mov	r1, r7
 800b3fc:	f7f4 ff64 	bl	80002c8 <__aeabi_dsub>
 800b400:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b402:	3330      	adds	r3, #48	; 0x30
 800b404:	f805 3b01 	strb.w	r3, [r5], #1
 800b408:	ec53 2b18 	vmov	r2, r3, d8
 800b40c:	4606      	mov	r6, r0
 800b40e:	460f      	mov	r7, r1
 800b410:	f7f5 fb84 	bl	8000b1c <__aeabi_dcmplt>
 800b414:	2800      	cmp	r0, #0
 800b416:	d165      	bne.n	800b4e4 <_dtoa_r+0x63c>
 800b418:	4632      	mov	r2, r6
 800b41a:	463b      	mov	r3, r7
 800b41c:	4935      	ldr	r1, [pc, #212]	; (800b4f4 <_dtoa_r+0x64c>)
 800b41e:	2000      	movs	r0, #0
 800b420:	f7f4 ff52 	bl	80002c8 <__aeabi_dsub>
 800b424:	ec53 2b18 	vmov	r2, r3, d8
 800b428:	f7f5 fb78 	bl	8000b1c <__aeabi_dcmplt>
 800b42c:	2800      	cmp	r0, #0
 800b42e:	f040 80b9 	bne.w	800b5a4 <_dtoa_r+0x6fc>
 800b432:	9b02      	ldr	r3, [sp, #8]
 800b434:	429d      	cmp	r5, r3
 800b436:	f43f af75 	beq.w	800b324 <_dtoa_r+0x47c>
 800b43a:	4b2f      	ldr	r3, [pc, #188]	; (800b4f8 <_dtoa_r+0x650>)
 800b43c:	ec51 0b18 	vmov	r0, r1, d8
 800b440:	2200      	movs	r2, #0
 800b442:	f7f5 f8f9 	bl	8000638 <__aeabi_dmul>
 800b446:	4b2c      	ldr	r3, [pc, #176]	; (800b4f8 <_dtoa_r+0x650>)
 800b448:	ec41 0b18 	vmov	d8, r0, r1
 800b44c:	2200      	movs	r2, #0
 800b44e:	4630      	mov	r0, r6
 800b450:	4639      	mov	r1, r7
 800b452:	f7f5 f8f1 	bl	8000638 <__aeabi_dmul>
 800b456:	4606      	mov	r6, r0
 800b458:	460f      	mov	r7, r1
 800b45a:	e7c4      	b.n	800b3e6 <_dtoa_r+0x53e>
 800b45c:	ec51 0b17 	vmov	r0, r1, d7
 800b460:	f7f5 f8ea 	bl	8000638 <__aeabi_dmul>
 800b464:	9b02      	ldr	r3, [sp, #8]
 800b466:	9d00      	ldr	r5, [sp, #0]
 800b468:	930c      	str	r3, [sp, #48]	; 0x30
 800b46a:	ec41 0b18 	vmov	d8, r0, r1
 800b46e:	4639      	mov	r1, r7
 800b470:	4630      	mov	r0, r6
 800b472:	f7f5 fb91 	bl	8000b98 <__aeabi_d2iz>
 800b476:	9011      	str	r0, [sp, #68]	; 0x44
 800b478:	f7f5 f874 	bl	8000564 <__aeabi_i2d>
 800b47c:	4602      	mov	r2, r0
 800b47e:	460b      	mov	r3, r1
 800b480:	4630      	mov	r0, r6
 800b482:	4639      	mov	r1, r7
 800b484:	f7f4 ff20 	bl	80002c8 <__aeabi_dsub>
 800b488:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b48a:	3330      	adds	r3, #48	; 0x30
 800b48c:	f805 3b01 	strb.w	r3, [r5], #1
 800b490:	9b02      	ldr	r3, [sp, #8]
 800b492:	429d      	cmp	r5, r3
 800b494:	4606      	mov	r6, r0
 800b496:	460f      	mov	r7, r1
 800b498:	f04f 0200 	mov.w	r2, #0
 800b49c:	d134      	bne.n	800b508 <_dtoa_r+0x660>
 800b49e:	4b19      	ldr	r3, [pc, #100]	; (800b504 <_dtoa_r+0x65c>)
 800b4a0:	ec51 0b18 	vmov	r0, r1, d8
 800b4a4:	f7f4 ff12 	bl	80002cc <__adddf3>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	460b      	mov	r3, r1
 800b4ac:	4630      	mov	r0, r6
 800b4ae:	4639      	mov	r1, r7
 800b4b0:	f7f5 fb52 	bl	8000b58 <__aeabi_dcmpgt>
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	d175      	bne.n	800b5a4 <_dtoa_r+0x6fc>
 800b4b8:	ec53 2b18 	vmov	r2, r3, d8
 800b4bc:	4911      	ldr	r1, [pc, #68]	; (800b504 <_dtoa_r+0x65c>)
 800b4be:	2000      	movs	r0, #0
 800b4c0:	f7f4 ff02 	bl	80002c8 <__aeabi_dsub>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	4630      	mov	r0, r6
 800b4ca:	4639      	mov	r1, r7
 800b4cc:	f7f5 fb26 	bl	8000b1c <__aeabi_dcmplt>
 800b4d0:	2800      	cmp	r0, #0
 800b4d2:	f43f af27 	beq.w	800b324 <_dtoa_r+0x47c>
 800b4d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b4d8:	1e6b      	subs	r3, r5, #1
 800b4da:	930c      	str	r3, [sp, #48]	; 0x30
 800b4dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b4e0:	2b30      	cmp	r3, #48	; 0x30
 800b4e2:	d0f8      	beq.n	800b4d6 <_dtoa_r+0x62e>
 800b4e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b4e8:	e04a      	b.n	800b580 <_dtoa_r+0x6d8>
 800b4ea:	bf00      	nop
 800b4ec:	0800dec0 	.word	0x0800dec0
 800b4f0:	0800de98 	.word	0x0800de98
 800b4f4:	3ff00000 	.word	0x3ff00000
 800b4f8:	40240000 	.word	0x40240000
 800b4fc:	401c0000 	.word	0x401c0000
 800b500:	40140000 	.word	0x40140000
 800b504:	3fe00000 	.word	0x3fe00000
 800b508:	4baf      	ldr	r3, [pc, #700]	; (800b7c8 <_dtoa_r+0x920>)
 800b50a:	f7f5 f895 	bl	8000638 <__aeabi_dmul>
 800b50e:	4606      	mov	r6, r0
 800b510:	460f      	mov	r7, r1
 800b512:	e7ac      	b.n	800b46e <_dtoa_r+0x5c6>
 800b514:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b518:	9d00      	ldr	r5, [sp, #0]
 800b51a:	4642      	mov	r2, r8
 800b51c:	464b      	mov	r3, r9
 800b51e:	4630      	mov	r0, r6
 800b520:	4639      	mov	r1, r7
 800b522:	f7f5 f9b3 	bl	800088c <__aeabi_ddiv>
 800b526:	f7f5 fb37 	bl	8000b98 <__aeabi_d2iz>
 800b52a:	9002      	str	r0, [sp, #8]
 800b52c:	f7f5 f81a 	bl	8000564 <__aeabi_i2d>
 800b530:	4642      	mov	r2, r8
 800b532:	464b      	mov	r3, r9
 800b534:	f7f5 f880 	bl	8000638 <__aeabi_dmul>
 800b538:	4602      	mov	r2, r0
 800b53a:	460b      	mov	r3, r1
 800b53c:	4630      	mov	r0, r6
 800b53e:	4639      	mov	r1, r7
 800b540:	f7f4 fec2 	bl	80002c8 <__aeabi_dsub>
 800b544:	9e02      	ldr	r6, [sp, #8]
 800b546:	9f01      	ldr	r7, [sp, #4]
 800b548:	3630      	adds	r6, #48	; 0x30
 800b54a:	f805 6b01 	strb.w	r6, [r5], #1
 800b54e:	9e00      	ldr	r6, [sp, #0]
 800b550:	1bae      	subs	r6, r5, r6
 800b552:	42b7      	cmp	r7, r6
 800b554:	4602      	mov	r2, r0
 800b556:	460b      	mov	r3, r1
 800b558:	d137      	bne.n	800b5ca <_dtoa_r+0x722>
 800b55a:	f7f4 feb7 	bl	80002cc <__adddf3>
 800b55e:	4642      	mov	r2, r8
 800b560:	464b      	mov	r3, r9
 800b562:	4606      	mov	r6, r0
 800b564:	460f      	mov	r7, r1
 800b566:	f7f5 faf7 	bl	8000b58 <__aeabi_dcmpgt>
 800b56a:	b9c8      	cbnz	r0, 800b5a0 <_dtoa_r+0x6f8>
 800b56c:	4642      	mov	r2, r8
 800b56e:	464b      	mov	r3, r9
 800b570:	4630      	mov	r0, r6
 800b572:	4639      	mov	r1, r7
 800b574:	f7f5 fac8 	bl	8000b08 <__aeabi_dcmpeq>
 800b578:	b110      	cbz	r0, 800b580 <_dtoa_r+0x6d8>
 800b57a:	9b02      	ldr	r3, [sp, #8]
 800b57c:	07d9      	lsls	r1, r3, #31
 800b57e:	d40f      	bmi.n	800b5a0 <_dtoa_r+0x6f8>
 800b580:	4620      	mov	r0, r4
 800b582:	4659      	mov	r1, fp
 800b584:	f000 fe58 	bl	800c238 <_Bfree>
 800b588:	2300      	movs	r3, #0
 800b58a:	702b      	strb	r3, [r5, #0]
 800b58c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b58e:	f10a 0001 	add.w	r0, sl, #1
 800b592:	6018      	str	r0, [r3, #0]
 800b594:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b596:	2b00      	cmp	r3, #0
 800b598:	f43f acd8 	beq.w	800af4c <_dtoa_r+0xa4>
 800b59c:	601d      	str	r5, [r3, #0]
 800b59e:	e4d5      	b.n	800af4c <_dtoa_r+0xa4>
 800b5a0:	f8cd a01c 	str.w	sl, [sp, #28]
 800b5a4:	462b      	mov	r3, r5
 800b5a6:	461d      	mov	r5, r3
 800b5a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5ac:	2a39      	cmp	r2, #57	; 0x39
 800b5ae:	d108      	bne.n	800b5c2 <_dtoa_r+0x71a>
 800b5b0:	9a00      	ldr	r2, [sp, #0]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d1f7      	bne.n	800b5a6 <_dtoa_r+0x6fe>
 800b5b6:	9a07      	ldr	r2, [sp, #28]
 800b5b8:	9900      	ldr	r1, [sp, #0]
 800b5ba:	3201      	adds	r2, #1
 800b5bc:	9207      	str	r2, [sp, #28]
 800b5be:	2230      	movs	r2, #48	; 0x30
 800b5c0:	700a      	strb	r2, [r1, #0]
 800b5c2:	781a      	ldrb	r2, [r3, #0]
 800b5c4:	3201      	adds	r2, #1
 800b5c6:	701a      	strb	r2, [r3, #0]
 800b5c8:	e78c      	b.n	800b4e4 <_dtoa_r+0x63c>
 800b5ca:	4b7f      	ldr	r3, [pc, #508]	; (800b7c8 <_dtoa_r+0x920>)
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	f7f5 f833 	bl	8000638 <__aeabi_dmul>
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	4606      	mov	r6, r0
 800b5d8:	460f      	mov	r7, r1
 800b5da:	f7f5 fa95 	bl	8000b08 <__aeabi_dcmpeq>
 800b5de:	2800      	cmp	r0, #0
 800b5e0:	d09b      	beq.n	800b51a <_dtoa_r+0x672>
 800b5e2:	e7cd      	b.n	800b580 <_dtoa_r+0x6d8>
 800b5e4:	9a08      	ldr	r2, [sp, #32]
 800b5e6:	2a00      	cmp	r2, #0
 800b5e8:	f000 80c4 	beq.w	800b774 <_dtoa_r+0x8cc>
 800b5ec:	9a05      	ldr	r2, [sp, #20]
 800b5ee:	2a01      	cmp	r2, #1
 800b5f0:	f300 80a8 	bgt.w	800b744 <_dtoa_r+0x89c>
 800b5f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b5f6:	2a00      	cmp	r2, #0
 800b5f8:	f000 80a0 	beq.w	800b73c <_dtoa_r+0x894>
 800b5fc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b600:	9e06      	ldr	r6, [sp, #24]
 800b602:	4645      	mov	r5, r8
 800b604:	9a04      	ldr	r2, [sp, #16]
 800b606:	2101      	movs	r1, #1
 800b608:	441a      	add	r2, r3
 800b60a:	4620      	mov	r0, r4
 800b60c:	4498      	add	r8, r3
 800b60e:	9204      	str	r2, [sp, #16]
 800b610:	f000 ff18 	bl	800c444 <__i2b>
 800b614:	4607      	mov	r7, r0
 800b616:	2d00      	cmp	r5, #0
 800b618:	dd0b      	ble.n	800b632 <_dtoa_r+0x78a>
 800b61a:	9b04      	ldr	r3, [sp, #16]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	dd08      	ble.n	800b632 <_dtoa_r+0x78a>
 800b620:	42ab      	cmp	r3, r5
 800b622:	9a04      	ldr	r2, [sp, #16]
 800b624:	bfa8      	it	ge
 800b626:	462b      	movge	r3, r5
 800b628:	eba8 0803 	sub.w	r8, r8, r3
 800b62c:	1aed      	subs	r5, r5, r3
 800b62e:	1ad3      	subs	r3, r2, r3
 800b630:	9304      	str	r3, [sp, #16]
 800b632:	9b06      	ldr	r3, [sp, #24]
 800b634:	b1fb      	cbz	r3, 800b676 <_dtoa_r+0x7ce>
 800b636:	9b08      	ldr	r3, [sp, #32]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	f000 809f 	beq.w	800b77c <_dtoa_r+0x8d4>
 800b63e:	2e00      	cmp	r6, #0
 800b640:	dd11      	ble.n	800b666 <_dtoa_r+0x7be>
 800b642:	4639      	mov	r1, r7
 800b644:	4632      	mov	r2, r6
 800b646:	4620      	mov	r0, r4
 800b648:	f000 ffb8 	bl	800c5bc <__pow5mult>
 800b64c:	465a      	mov	r2, fp
 800b64e:	4601      	mov	r1, r0
 800b650:	4607      	mov	r7, r0
 800b652:	4620      	mov	r0, r4
 800b654:	f000 ff0c 	bl	800c470 <__multiply>
 800b658:	4659      	mov	r1, fp
 800b65a:	9007      	str	r0, [sp, #28]
 800b65c:	4620      	mov	r0, r4
 800b65e:	f000 fdeb 	bl	800c238 <_Bfree>
 800b662:	9b07      	ldr	r3, [sp, #28]
 800b664:	469b      	mov	fp, r3
 800b666:	9b06      	ldr	r3, [sp, #24]
 800b668:	1b9a      	subs	r2, r3, r6
 800b66a:	d004      	beq.n	800b676 <_dtoa_r+0x7ce>
 800b66c:	4659      	mov	r1, fp
 800b66e:	4620      	mov	r0, r4
 800b670:	f000 ffa4 	bl	800c5bc <__pow5mult>
 800b674:	4683      	mov	fp, r0
 800b676:	2101      	movs	r1, #1
 800b678:	4620      	mov	r0, r4
 800b67a:	f000 fee3 	bl	800c444 <__i2b>
 800b67e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b680:	2b00      	cmp	r3, #0
 800b682:	4606      	mov	r6, r0
 800b684:	dd7c      	ble.n	800b780 <_dtoa_r+0x8d8>
 800b686:	461a      	mov	r2, r3
 800b688:	4601      	mov	r1, r0
 800b68a:	4620      	mov	r0, r4
 800b68c:	f000 ff96 	bl	800c5bc <__pow5mult>
 800b690:	9b05      	ldr	r3, [sp, #20]
 800b692:	2b01      	cmp	r3, #1
 800b694:	4606      	mov	r6, r0
 800b696:	dd76      	ble.n	800b786 <_dtoa_r+0x8de>
 800b698:	2300      	movs	r3, #0
 800b69a:	9306      	str	r3, [sp, #24]
 800b69c:	6933      	ldr	r3, [r6, #16]
 800b69e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b6a2:	6918      	ldr	r0, [r3, #16]
 800b6a4:	f000 fe7e 	bl	800c3a4 <__hi0bits>
 800b6a8:	f1c0 0020 	rsb	r0, r0, #32
 800b6ac:	9b04      	ldr	r3, [sp, #16]
 800b6ae:	4418      	add	r0, r3
 800b6b0:	f010 001f 	ands.w	r0, r0, #31
 800b6b4:	f000 8086 	beq.w	800b7c4 <_dtoa_r+0x91c>
 800b6b8:	f1c0 0320 	rsb	r3, r0, #32
 800b6bc:	2b04      	cmp	r3, #4
 800b6be:	dd7f      	ble.n	800b7c0 <_dtoa_r+0x918>
 800b6c0:	f1c0 001c 	rsb	r0, r0, #28
 800b6c4:	9b04      	ldr	r3, [sp, #16]
 800b6c6:	4403      	add	r3, r0
 800b6c8:	4480      	add	r8, r0
 800b6ca:	4405      	add	r5, r0
 800b6cc:	9304      	str	r3, [sp, #16]
 800b6ce:	f1b8 0f00 	cmp.w	r8, #0
 800b6d2:	dd05      	ble.n	800b6e0 <_dtoa_r+0x838>
 800b6d4:	4659      	mov	r1, fp
 800b6d6:	4642      	mov	r2, r8
 800b6d8:	4620      	mov	r0, r4
 800b6da:	f000 ffc9 	bl	800c670 <__lshift>
 800b6de:	4683      	mov	fp, r0
 800b6e0:	9b04      	ldr	r3, [sp, #16]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	dd05      	ble.n	800b6f2 <_dtoa_r+0x84a>
 800b6e6:	4631      	mov	r1, r6
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	4620      	mov	r0, r4
 800b6ec:	f000 ffc0 	bl	800c670 <__lshift>
 800b6f0:	4606      	mov	r6, r0
 800b6f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d069      	beq.n	800b7cc <_dtoa_r+0x924>
 800b6f8:	4631      	mov	r1, r6
 800b6fa:	4658      	mov	r0, fp
 800b6fc:	f001 f824 	bl	800c748 <__mcmp>
 800b700:	2800      	cmp	r0, #0
 800b702:	da63      	bge.n	800b7cc <_dtoa_r+0x924>
 800b704:	2300      	movs	r3, #0
 800b706:	4659      	mov	r1, fp
 800b708:	220a      	movs	r2, #10
 800b70a:	4620      	mov	r0, r4
 800b70c:	f000 fdb6 	bl	800c27c <__multadd>
 800b710:	9b08      	ldr	r3, [sp, #32]
 800b712:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b716:	4683      	mov	fp, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	f000 818f 	beq.w	800ba3c <_dtoa_r+0xb94>
 800b71e:	4639      	mov	r1, r7
 800b720:	2300      	movs	r3, #0
 800b722:	220a      	movs	r2, #10
 800b724:	4620      	mov	r0, r4
 800b726:	f000 fda9 	bl	800c27c <__multadd>
 800b72a:	f1b9 0f00 	cmp.w	r9, #0
 800b72e:	4607      	mov	r7, r0
 800b730:	f300 808e 	bgt.w	800b850 <_dtoa_r+0x9a8>
 800b734:	9b05      	ldr	r3, [sp, #20]
 800b736:	2b02      	cmp	r3, #2
 800b738:	dc50      	bgt.n	800b7dc <_dtoa_r+0x934>
 800b73a:	e089      	b.n	800b850 <_dtoa_r+0x9a8>
 800b73c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b73e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b742:	e75d      	b.n	800b600 <_dtoa_r+0x758>
 800b744:	9b01      	ldr	r3, [sp, #4]
 800b746:	1e5e      	subs	r6, r3, #1
 800b748:	9b06      	ldr	r3, [sp, #24]
 800b74a:	42b3      	cmp	r3, r6
 800b74c:	bfbf      	itttt	lt
 800b74e:	9b06      	ldrlt	r3, [sp, #24]
 800b750:	9606      	strlt	r6, [sp, #24]
 800b752:	1af2      	sublt	r2, r6, r3
 800b754:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800b756:	bfb6      	itet	lt
 800b758:	189b      	addlt	r3, r3, r2
 800b75a:	1b9e      	subge	r6, r3, r6
 800b75c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800b75e:	9b01      	ldr	r3, [sp, #4]
 800b760:	bfb8      	it	lt
 800b762:	2600      	movlt	r6, #0
 800b764:	2b00      	cmp	r3, #0
 800b766:	bfb5      	itete	lt
 800b768:	eba8 0503 	sublt.w	r5, r8, r3
 800b76c:	9b01      	ldrge	r3, [sp, #4]
 800b76e:	2300      	movlt	r3, #0
 800b770:	4645      	movge	r5, r8
 800b772:	e747      	b.n	800b604 <_dtoa_r+0x75c>
 800b774:	9e06      	ldr	r6, [sp, #24]
 800b776:	9f08      	ldr	r7, [sp, #32]
 800b778:	4645      	mov	r5, r8
 800b77a:	e74c      	b.n	800b616 <_dtoa_r+0x76e>
 800b77c:	9a06      	ldr	r2, [sp, #24]
 800b77e:	e775      	b.n	800b66c <_dtoa_r+0x7c4>
 800b780:	9b05      	ldr	r3, [sp, #20]
 800b782:	2b01      	cmp	r3, #1
 800b784:	dc18      	bgt.n	800b7b8 <_dtoa_r+0x910>
 800b786:	9b02      	ldr	r3, [sp, #8]
 800b788:	b9b3      	cbnz	r3, 800b7b8 <_dtoa_r+0x910>
 800b78a:	9b03      	ldr	r3, [sp, #12]
 800b78c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b790:	b9a3      	cbnz	r3, 800b7bc <_dtoa_r+0x914>
 800b792:	9b03      	ldr	r3, [sp, #12]
 800b794:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b798:	0d1b      	lsrs	r3, r3, #20
 800b79a:	051b      	lsls	r3, r3, #20
 800b79c:	b12b      	cbz	r3, 800b7aa <_dtoa_r+0x902>
 800b79e:	9b04      	ldr	r3, [sp, #16]
 800b7a0:	3301      	adds	r3, #1
 800b7a2:	9304      	str	r3, [sp, #16]
 800b7a4:	f108 0801 	add.w	r8, r8, #1
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	9306      	str	r3, [sp, #24]
 800b7ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	f47f af74 	bne.w	800b69c <_dtoa_r+0x7f4>
 800b7b4:	2001      	movs	r0, #1
 800b7b6:	e779      	b.n	800b6ac <_dtoa_r+0x804>
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	e7f6      	b.n	800b7aa <_dtoa_r+0x902>
 800b7bc:	9b02      	ldr	r3, [sp, #8]
 800b7be:	e7f4      	b.n	800b7aa <_dtoa_r+0x902>
 800b7c0:	d085      	beq.n	800b6ce <_dtoa_r+0x826>
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	301c      	adds	r0, #28
 800b7c6:	e77d      	b.n	800b6c4 <_dtoa_r+0x81c>
 800b7c8:	40240000 	.word	0x40240000
 800b7cc:	9b01      	ldr	r3, [sp, #4]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	dc38      	bgt.n	800b844 <_dtoa_r+0x99c>
 800b7d2:	9b05      	ldr	r3, [sp, #20]
 800b7d4:	2b02      	cmp	r3, #2
 800b7d6:	dd35      	ble.n	800b844 <_dtoa_r+0x99c>
 800b7d8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b7dc:	f1b9 0f00 	cmp.w	r9, #0
 800b7e0:	d10d      	bne.n	800b7fe <_dtoa_r+0x956>
 800b7e2:	4631      	mov	r1, r6
 800b7e4:	464b      	mov	r3, r9
 800b7e6:	2205      	movs	r2, #5
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	f000 fd47 	bl	800c27c <__multadd>
 800b7ee:	4601      	mov	r1, r0
 800b7f0:	4606      	mov	r6, r0
 800b7f2:	4658      	mov	r0, fp
 800b7f4:	f000 ffa8 	bl	800c748 <__mcmp>
 800b7f8:	2800      	cmp	r0, #0
 800b7fa:	f73f adbd 	bgt.w	800b378 <_dtoa_r+0x4d0>
 800b7fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b800:	9d00      	ldr	r5, [sp, #0]
 800b802:	ea6f 0a03 	mvn.w	sl, r3
 800b806:	f04f 0800 	mov.w	r8, #0
 800b80a:	4631      	mov	r1, r6
 800b80c:	4620      	mov	r0, r4
 800b80e:	f000 fd13 	bl	800c238 <_Bfree>
 800b812:	2f00      	cmp	r7, #0
 800b814:	f43f aeb4 	beq.w	800b580 <_dtoa_r+0x6d8>
 800b818:	f1b8 0f00 	cmp.w	r8, #0
 800b81c:	d005      	beq.n	800b82a <_dtoa_r+0x982>
 800b81e:	45b8      	cmp	r8, r7
 800b820:	d003      	beq.n	800b82a <_dtoa_r+0x982>
 800b822:	4641      	mov	r1, r8
 800b824:	4620      	mov	r0, r4
 800b826:	f000 fd07 	bl	800c238 <_Bfree>
 800b82a:	4639      	mov	r1, r7
 800b82c:	4620      	mov	r0, r4
 800b82e:	f000 fd03 	bl	800c238 <_Bfree>
 800b832:	e6a5      	b.n	800b580 <_dtoa_r+0x6d8>
 800b834:	2600      	movs	r6, #0
 800b836:	4637      	mov	r7, r6
 800b838:	e7e1      	b.n	800b7fe <_dtoa_r+0x956>
 800b83a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b83c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b840:	4637      	mov	r7, r6
 800b842:	e599      	b.n	800b378 <_dtoa_r+0x4d0>
 800b844:	9b08      	ldr	r3, [sp, #32]
 800b846:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	f000 80fd 	beq.w	800ba4a <_dtoa_r+0xba2>
 800b850:	2d00      	cmp	r5, #0
 800b852:	dd05      	ble.n	800b860 <_dtoa_r+0x9b8>
 800b854:	4639      	mov	r1, r7
 800b856:	462a      	mov	r2, r5
 800b858:	4620      	mov	r0, r4
 800b85a:	f000 ff09 	bl	800c670 <__lshift>
 800b85e:	4607      	mov	r7, r0
 800b860:	9b06      	ldr	r3, [sp, #24]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d05c      	beq.n	800b920 <_dtoa_r+0xa78>
 800b866:	6879      	ldr	r1, [r7, #4]
 800b868:	4620      	mov	r0, r4
 800b86a:	f000 fca5 	bl	800c1b8 <_Balloc>
 800b86e:	4605      	mov	r5, r0
 800b870:	b928      	cbnz	r0, 800b87e <_dtoa_r+0x9d6>
 800b872:	4b80      	ldr	r3, [pc, #512]	; (800ba74 <_dtoa_r+0xbcc>)
 800b874:	4602      	mov	r2, r0
 800b876:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b87a:	f7ff bb2e 	b.w	800aeda <_dtoa_r+0x32>
 800b87e:	693a      	ldr	r2, [r7, #16]
 800b880:	3202      	adds	r2, #2
 800b882:	0092      	lsls	r2, r2, #2
 800b884:	f107 010c 	add.w	r1, r7, #12
 800b888:	300c      	adds	r0, #12
 800b88a:	f000 fc87 	bl	800c19c <memcpy>
 800b88e:	2201      	movs	r2, #1
 800b890:	4629      	mov	r1, r5
 800b892:	4620      	mov	r0, r4
 800b894:	f000 feec 	bl	800c670 <__lshift>
 800b898:	9b00      	ldr	r3, [sp, #0]
 800b89a:	3301      	adds	r3, #1
 800b89c:	9301      	str	r3, [sp, #4]
 800b89e:	9b00      	ldr	r3, [sp, #0]
 800b8a0:	444b      	add	r3, r9
 800b8a2:	9307      	str	r3, [sp, #28]
 800b8a4:	9b02      	ldr	r3, [sp, #8]
 800b8a6:	f003 0301 	and.w	r3, r3, #1
 800b8aa:	46b8      	mov	r8, r7
 800b8ac:	9306      	str	r3, [sp, #24]
 800b8ae:	4607      	mov	r7, r0
 800b8b0:	9b01      	ldr	r3, [sp, #4]
 800b8b2:	4631      	mov	r1, r6
 800b8b4:	3b01      	subs	r3, #1
 800b8b6:	4658      	mov	r0, fp
 800b8b8:	9302      	str	r3, [sp, #8]
 800b8ba:	f7ff fa67 	bl	800ad8c <quorem>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	3330      	adds	r3, #48	; 0x30
 800b8c2:	9004      	str	r0, [sp, #16]
 800b8c4:	4641      	mov	r1, r8
 800b8c6:	4658      	mov	r0, fp
 800b8c8:	9308      	str	r3, [sp, #32]
 800b8ca:	f000 ff3d 	bl	800c748 <__mcmp>
 800b8ce:	463a      	mov	r2, r7
 800b8d0:	4681      	mov	r9, r0
 800b8d2:	4631      	mov	r1, r6
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	f000 ff53 	bl	800c780 <__mdiff>
 800b8da:	68c2      	ldr	r2, [r0, #12]
 800b8dc:	9b08      	ldr	r3, [sp, #32]
 800b8de:	4605      	mov	r5, r0
 800b8e0:	bb02      	cbnz	r2, 800b924 <_dtoa_r+0xa7c>
 800b8e2:	4601      	mov	r1, r0
 800b8e4:	4658      	mov	r0, fp
 800b8e6:	f000 ff2f 	bl	800c748 <__mcmp>
 800b8ea:	9b08      	ldr	r3, [sp, #32]
 800b8ec:	4602      	mov	r2, r0
 800b8ee:	4629      	mov	r1, r5
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b8f6:	f000 fc9f 	bl	800c238 <_Bfree>
 800b8fa:	9b05      	ldr	r3, [sp, #20]
 800b8fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8fe:	9d01      	ldr	r5, [sp, #4]
 800b900:	ea43 0102 	orr.w	r1, r3, r2
 800b904:	9b06      	ldr	r3, [sp, #24]
 800b906:	430b      	orrs	r3, r1
 800b908:	9b08      	ldr	r3, [sp, #32]
 800b90a:	d10d      	bne.n	800b928 <_dtoa_r+0xa80>
 800b90c:	2b39      	cmp	r3, #57	; 0x39
 800b90e:	d029      	beq.n	800b964 <_dtoa_r+0xabc>
 800b910:	f1b9 0f00 	cmp.w	r9, #0
 800b914:	dd01      	ble.n	800b91a <_dtoa_r+0xa72>
 800b916:	9b04      	ldr	r3, [sp, #16]
 800b918:	3331      	adds	r3, #49	; 0x31
 800b91a:	9a02      	ldr	r2, [sp, #8]
 800b91c:	7013      	strb	r3, [r2, #0]
 800b91e:	e774      	b.n	800b80a <_dtoa_r+0x962>
 800b920:	4638      	mov	r0, r7
 800b922:	e7b9      	b.n	800b898 <_dtoa_r+0x9f0>
 800b924:	2201      	movs	r2, #1
 800b926:	e7e2      	b.n	800b8ee <_dtoa_r+0xa46>
 800b928:	f1b9 0f00 	cmp.w	r9, #0
 800b92c:	db06      	blt.n	800b93c <_dtoa_r+0xa94>
 800b92e:	9905      	ldr	r1, [sp, #20]
 800b930:	ea41 0909 	orr.w	r9, r1, r9
 800b934:	9906      	ldr	r1, [sp, #24]
 800b936:	ea59 0101 	orrs.w	r1, r9, r1
 800b93a:	d120      	bne.n	800b97e <_dtoa_r+0xad6>
 800b93c:	2a00      	cmp	r2, #0
 800b93e:	ddec      	ble.n	800b91a <_dtoa_r+0xa72>
 800b940:	4659      	mov	r1, fp
 800b942:	2201      	movs	r2, #1
 800b944:	4620      	mov	r0, r4
 800b946:	9301      	str	r3, [sp, #4]
 800b948:	f000 fe92 	bl	800c670 <__lshift>
 800b94c:	4631      	mov	r1, r6
 800b94e:	4683      	mov	fp, r0
 800b950:	f000 fefa 	bl	800c748 <__mcmp>
 800b954:	2800      	cmp	r0, #0
 800b956:	9b01      	ldr	r3, [sp, #4]
 800b958:	dc02      	bgt.n	800b960 <_dtoa_r+0xab8>
 800b95a:	d1de      	bne.n	800b91a <_dtoa_r+0xa72>
 800b95c:	07da      	lsls	r2, r3, #31
 800b95e:	d5dc      	bpl.n	800b91a <_dtoa_r+0xa72>
 800b960:	2b39      	cmp	r3, #57	; 0x39
 800b962:	d1d8      	bne.n	800b916 <_dtoa_r+0xa6e>
 800b964:	9a02      	ldr	r2, [sp, #8]
 800b966:	2339      	movs	r3, #57	; 0x39
 800b968:	7013      	strb	r3, [r2, #0]
 800b96a:	462b      	mov	r3, r5
 800b96c:	461d      	mov	r5, r3
 800b96e:	3b01      	subs	r3, #1
 800b970:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b974:	2a39      	cmp	r2, #57	; 0x39
 800b976:	d050      	beq.n	800ba1a <_dtoa_r+0xb72>
 800b978:	3201      	adds	r2, #1
 800b97a:	701a      	strb	r2, [r3, #0]
 800b97c:	e745      	b.n	800b80a <_dtoa_r+0x962>
 800b97e:	2a00      	cmp	r2, #0
 800b980:	dd03      	ble.n	800b98a <_dtoa_r+0xae2>
 800b982:	2b39      	cmp	r3, #57	; 0x39
 800b984:	d0ee      	beq.n	800b964 <_dtoa_r+0xabc>
 800b986:	3301      	adds	r3, #1
 800b988:	e7c7      	b.n	800b91a <_dtoa_r+0xa72>
 800b98a:	9a01      	ldr	r2, [sp, #4]
 800b98c:	9907      	ldr	r1, [sp, #28]
 800b98e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b992:	428a      	cmp	r2, r1
 800b994:	d02a      	beq.n	800b9ec <_dtoa_r+0xb44>
 800b996:	4659      	mov	r1, fp
 800b998:	2300      	movs	r3, #0
 800b99a:	220a      	movs	r2, #10
 800b99c:	4620      	mov	r0, r4
 800b99e:	f000 fc6d 	bl	800c27c <__multadd>
 800b9a2:	45b8      	cmp	r8, r7
 800b9a4:	4683      	mov	fp, r0
 800b9a6:	f04f 0300 	mov.w	r3, #0
 800b9aa:	f04f 020a 	mov.w	r2, #10
 800b9ae:	4641      	mov	r1, r8
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	d107      	bne.n	800b9c4 <_dtoa_r+0xb1c>
 800b9b4:	f000 fc62 	bl	800c27c <__multadd>
 800b9b8:	4680      	mov	r8, r0
 800b9ba:	4607      	mov	r7, r0
 800b9bc:	9b01      	ldr	r3, [sp, #4]
 800b9be:	3301      	adds	r3, #1
 800b9c0:	9301      	str	r3, [sp, #4]
 800b9c2:	e775      	b.n	800b8b0 <_dtoa_r+0xa08>
 800b9c4:	f000 fc5a 	bl	800c27c <__multadd>
 800b9c8:	4639      	mov	r1, r7
 800b9ca:	4680      	mov	r8, r0
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	220a      	movs	r2, #10
 800b9d0:	4620      	mov	r0, r4
 800b9d2:	f000 fc53 	bl	800c27c <__multadd>
 800b9d6:	4607      	mov	r7, r0
 800b9d8:	e7f0      	b.n	800b9bc <_dtoa_r+0xb14>
 800b9da:	f1b9 0f00 	cmp.w	r9, #0
 800b9de:	9a00      	ldr	r2, [sp, #0]
 800b9e0:	bfcc      	ite	gt
 800b9e2:	464d      	movgt	r5, r9
 800b9e4:	2501      	movle	r5, #1
 800b9e6:	4415      	add	r5, r2
 800b9e8:	f04f 0800 	mov.w	r8, #0
 800b9ec:	4659      	mov	r1, fp
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	4620      	mov	r0, r4
 800b9f2:	9301      	str	r3, [sp, #4]
 800b9f4:	f000 fe3c 	bl	800c670 <__lshift>
 800b9f8:	4631      	mov	r1, r6
 800b9fa:	4683      	mov	fp, r0
 800b9fc:	f000 fea4 	bl	800c748 <__mcmp>
 800ba00:	2800      	cmp	r0, #0
 800ba02:	dcb2      	bgt.n	800b96a <_dtoa_r+0xac2>
 800ba04:	d102      	bne.n	800ba0c <_dtoa_r+0xb64>
 800ba06:	9b01      	ldr	r3, [sp, #4]
 800ba08:	07db      	lsls	r3, r3, #31
 800ba0a:	d4ae      	bmi.n	800b96a <_dtoa_r+0xac2>
 800ba0c:	462b      	mov	r3, r5
 800ba0e:	461d      	mov	r5, r3
 800ba10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba14:	2a30      	cmp	r2, #48	; 0x30
 800ba16:	d0fa      	beq.n	800ba0e <_dtoa_r+0xb66>
 800ba18:	e6f7      	b.n	800b80a <_dtoa_r+0x962>
 800ba1a:	9a00      	ldr	r2, [sp, #0]
 800ba1c:	429a      	cmp	r2, r3
 800ba1e:	d1a5      	bne.n	800b96c <_dtoa_r+0xac4>
 800ba20:	f10a 0a01 	add.w	sl, sl, #1
 800ba24:	2331      	movs	r3, #49	; 0x31
 800ba26:	e779      	b.n	800b91c <_dtoa_r+0xa74>
 800ba28:	4b13      	ldr	r3, [pc, #76]	; (800ba78 <_dtoa_r+0xbd0>)
 800ba2a:	f7ff baaf 	b.w	800af8c <_dtoa_r+0xe4>
 800ba2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	f47f aa86 	bne.w	800af42 <_dtoa_r+0x9a>
 800ba36:	4b11      	ldr	r3, [pc, #68]	; (800ba7c <_dtoa_r+0xbd4>)
 800ba38:	f7ff baa8 	b.w	800af8c <_dtoa_r+0xe4>
 800ba3c:	f1b9 0f00 	cmp.w	r9, #0
 800ba40:	dc03      	bgt.n	800ba4a <_dtoa_r+0xba2>
 800ba42:	9b05      	ldr	r3, [sp, #20]
 800ba44:	2b02      	cmp	r3, #2
 800ba46:	f73f aec9 	bgt.w	800b7dc <_dtoa_r+0x934>
 800ba4a:	9d00      	ldr	r5, [sp, #0]
 800ba4c:	4631      	mov	r1, r6
 800ba4e:	4658      	mov	r0, fp
 800ba50:	f7ff f99c 	bl	800ad8c <quorem>
 800ba54:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ba58:	f805 3b01 	strb.w	r3, [r5], #1
 800ba5c:	9a00      	ldr	r2, [sp, #0]
 800ba5e:	1aaa      	subs	r2, r5, r2
 800ba60:	4591      	cmp	r9, r2
 800ba62:	ddba      	ble.n	800b9da <_dtoa_r+0xb32>
 800ba64:	4659      	mov	r1, fp
 800ba66:	2300      	movs	r3, #0
 800ba68:	220a      	movs	r2, #10
 800ba6a:	4620      	mov	r0, r4
 800ba6c:	f000 fc06 	bl	800c27c <__multadd>
 800ba70:	4683      	mov	fp, r0
 800ba72:	e7eb      	b.n	800ba4c <_dtoa_r+0xba4>
 800ba74:	0800dda4 	.word	0x0800dda4
 800ba78:	0800dba4 	.word	0x0800dba4
 800ba7c:	0800dd21 	.word	0x0800dd21

0800ba80 <rshift>:
 800ba80:	6903      	ldr	r3, [r0, #16]
 800ba82:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba8a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba8e:	f100 0414 	add.w	r4, r0, #20
 800ba92:	dd45      	ble.n	800bb20 <rshift+0xa0>
 800ba94:	f011 011f 	ands.w	r1, r1, #31
 800ba98:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba9c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800baa0:	d10c      	bne.n	800babc <rshift+0x3c>
 800baa2:	f100 0710 	add.w	r7, r0, #16
 800baa6:	4629      	mov	r1, r5
 800baa8:	42b1      	cmp	r1, r6
 800baaa:	d334      	bcc.n	800bb16 <rshift+0x96>
 800baac:	1a9b      	subs	r3, r3, r2
 800baae:	009b      	lsls	r3, r3, #2
 800bab0:	1eea      	subs	r2, r5, #3
 800bab2:	4296      	cmp	r6, r2
 800bab4:	bf38      	it	cc
 800bab6:	2300      	movcc	r3, #0
 800bab8:	4423      	add	r3, r4
 800baba:	e015      	b.n	800bae8 <rshift+0x68>
 800babc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bac0:	f1c1 0820 	rsb	r8, r1, #32
 800bac4:	40cf      	lsrs	r7, r1
 800bac6:	f105 0e04 	add.w	lr, r5, #4
 800baca:	46a1      	mov	r9, r4
 800bacc:	4576      	cmp	r6, lr
 800bace:	46f4      	mov	ip, lr
 800bad0:	d815      	bhi.n	800bafe <rshift+0x7e>
 800bad2:	1a9b      	subs	r3, r3, r2
 800bad4:	009a      	lsls	r2, r3, #2
 800bad6:	3a04      	subs	r2, #4
 800bad8:	3501      	adds	r5, #1
 800bada:	42ae      	cmp	r6, r5
 800badc:	bf38      	it	cc
 800bade:	2200      	movcc	r2, #0
 800bae0:	18a3      	adds	r3, r4, r2
 800bae2:	50a7      	str	r7, [r4, r2]
 800bae4:	b107      	cbz	r7, 800bae8 <rshift+0x68>
 800bae6:	3304      	adds	r3, #4
 800bae8:	1b1a      	subs	r2, r3, r4
 800baea:	42a3      	cmp	r3, r4
 800baec:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800baf0:	bf08      	it	eq
 800baf2:	2300      	moveq	r3, #0
 800baf4:	6102      	str	r2, [r0, #16]
 800baf6:	bf08      	it	eq
 800baf8:	6143      	streq	r3, [r0, #20]
 800bafa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bafe:	f8dc c000 	ldr.w	ip, [ip]
 800bb02:	fa0c fc08 	lsl.w	ip, ip, r8
 800bb06:	ea4c 0707 	orr.w	r7, ip, r7
 800bb0a:	f849 7b04 	str.w	r7, [r9], #4
 800bb0e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bb12:	40cf      	lsrs	r7, r1
 800bb14:	e7da      	b.n	800bacc <rshift+0x4c>
 800bb16:	f851 cb04 	ldr.w	ip, [r1], #4
 800bb1a:	f847 cf04 	str.w	ip, [r7, #4]!
 800bb1e:	e7c3      	b.n	800baa8 <rshift+0x28>
 800bb20:	4623      	mov	r3, r4
 800bb22:	e7e1      	b.n	800bae8 <rshift+0x68>

0800bb24 <__hexdig_fun>:
 800bb24:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bb28:	2b09      	cmp	r3, #9
 800bb2a:	d802      	bhi.n	800bb32 <__hexdig_fun+0xe>
 800bb2c:	3820      	subs	r0, #32
 800bb2e:	b2c0      	uxtb	r0, r0
 800bb30:	4770      	bx	lr
 800bb32:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bb36:	2b05      	cmp	r3, #5
 800bb38:	d801      	bhi.n	800bb3e <__hexdig_fun+0x1a>
 800bb3a:	3847      	subs	r0, #71	; 0x47
 800bb3c:	e7f7      	b.n	800bb2e <__hexdig_fun+0xa>
 800bb3e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bb42:	2b05      	cmp	r3, #5
 800bb44:	d801      	bhi.n	800bb4a <__hexdig_fun+0x26>
 800bb46:	3827      	subs	r0, #39	; 0x27
 800bb48:	e7f1      	b.n	800bb2e <__hexdig_fun+0xa>
 800bb4a:	2000      	movs	r0, #0
 800bb4c:	4770      	bx	lr
	...

0800bb50 <__gethex>:
 800bb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb54:	ed2d 8b02 	vpush	{d8}
 800bb58:	b089      	sub	sp, #36	; 0x24
 800bb5a:	ee08 0a10 	vmov	s16, r0
 800bb5e:	9304      	str	r3, [sp, #16]
 800bb60:	4bbc      	ldr	r3, [pc, #752]	; (800be54 <__gethex+0x304>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	9301      	str	r3, [sp, #4]
 800bb66:	4618      	mov	r0, r3
 800bb68:	468b      	mov	fp, r1
 800bb6a:	4690      	mov	r8, r2
 800bb6c:	f7f4 fb50 	bl	8000210 <strlen>
 800bb70:	9b01      	ldr	r3, [sp, #4]
 800bb72:	f8db 2000 	ldr.w	r2, [fp]
 800bb76:	4403      	add	r3, r0
 800bb78:	4682      	mov	sl, r0
 800bb7a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bb7e:	9305      	str	r3, [sp, #20]
 800bb80:	1c93      	adds	r3, r2, #2
 800bb82:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bb86:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bb8a:	32fe      	adds	r2, #254	; 0xfe
 800bb8c:	18d1      	adds	r1, r2, r3
 800bb8e:	461f      	mov	r7, r3
 800bb90:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bb94:	9100      	str	r1, [sp, #0]
 800bb96:	2830      	cmp	r0, #48	; 0x30
 800bb98:	d0f8      	beq.n	800bb8c <__gethex+0x3c>
 800bb9a:	f7ff ffc3 	bl	800bb24 <__hexdig_fun>
 800bb9e:	4604      	mov	r4, r0
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d13a      	bne.n	800bc1a <__gethex+0xca>
 800bba4:	9901      	ldr	r1, [sp, #4]
 800bba6:	4652      	mov	r2, sl
 800bba8:	4638      	mov	r0, r7
 800bbaa:	f001 f9ed 	bl	800cf88 <strncmp>
 800bbae:	4605      	mov	r5, r0
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	d168      	bne.n	800bc86 <__gethex+0x136>
 800bbb4:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bbb8:	eb07 060a 	add.w	r6, r7, sl
 800bbbc:	f7ff ffb2 	bl	800bb24 <__hexdig_fun>
 800bbc0:	2800      	cmp	r0, #0
 800bbc2:	d062      	beq.n	800bc8a <__gethex+0x13a>
 800bbc4:	4633      	mov	r3, r6
 800bbc6:	7818      	ldrb	r0, [r3, #0]
 800bbc8:	2830      	cmp	r0, #48	; 0x30
 800bbca:	461f      	mov	r7, r3
 800bbcc:	f103 0301 	add.w	r3, r3, #1
 800bbd0:	d0f9      	beq.n	800bbc6 <__gethex+0x76>
 800bbd2:	f7ff ffa7 	bl	800bb24 <__hexdig_fun>
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	fab0 f480 	clz	r4, r0
 800bbdc:	0964      	lsrs	r4, r4, #5
 800bbde:	4635      	mov	r5, r6
 800bbe0:	9300      	str	r3, [sp, #0]
 800bbe2:	463a      	mov	r2, r7
 800bbe4:	4616      	mov	r6, r2
 800bbe6:	3201      	adds	r2, #1
 800bbe8:	7830      	ldrb	r0, [r6, #0]
 800bbea:	f7ff ff9b 	bl	800bb24 <__hexdig_fun>
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	d1f8      	bne.n	800bbe4 <__gethex+0x94>
 800bbf2:	9901      	ldr	r1, [sp, #4]
 800bbf4:	4652      	mov	r2, sl
 800bbf6:	4630      	mov	r0, r6
 800bbf8:	f001 f9c6 	bl	800cf88 <strncmp>
 800bbfc:	b980      	cbnz	r0, 800bc20 <__gethex+0xd0>
 800bbfe:	b94d      	cbnz	r5, 800bc14 <__gethex+0xc4>
 800bc00:	eb06 050a 	add.w	r5, r6, sl
 800bc04:	462a      	mov	r2, r5
 800bc06:	4616      	mov	r6, r2
 800bc08:	3201      	adds	r2, #1
 800bc0a:	7830      	ldrb	r0, [r6, #0]
 800bc0c:	f7ff ff8a 	bl	800bb24 <__hexdig_fun>
 800bc10:	2800      	cmp	r0, #0
 800bc12:	d1f8      	bne.n	800bc06 <__gethex+0xb6>
 800bc14:	1bad      	subs	r5, r5, r6
 800bc16:	00ad      	lsls	r5, r5, #2
 800bc18:	e004      	b.n	800bc24 <__gethex+0xd4>
 800bc1a:	2400      	movs	r4, #0
 800bc1c:	4625      	mov	r5, r4
 800bc1e:	e7e0      	b.n	800bbe2 <__gethex+0x92>
 800bc20:	2d00      	cmp	r5, #0
 800bc22:	d1f7      	bne.n	800bc14 <__gethex+0xc4>
 800bc24:	7833      	ldrb	r3, [r6, #0]
 800bc26:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bc2a:	2b50      	cmp	r3, #80	; 0x50
 800bc2c:	d13b      	bne.n	800bca6 <__gethex+0x156>
 800bc2e:	7873      	ldrb	r3, [r6, #1]
 800bc30:	2b2b      	cmp	r3, #43	; 0x2b
 800bc32:	d02c      	beq.n	800bc8e <__gethex+0x13e>
 800bc34:	2b2d      	cmp	r3, #45	; 0x2d
 800bc36:	d02e      	beq.n	800bc96 <__gethex+0x146>
 800bc38:	1c71      	adds	r1, r6, #1
 800bc3a:	f04f 0900 	mov.w	r9, #0
 800bc3e:	7808      	ldrb	r0, [r1, #0]
 800bc40:	f7ff ff70 	bl	800bb24 <__hexdig_fun>
 800bc44:	1e43      	subs	r3, r0, #1
 800bc46:	b2db      	uxtb	r3, r3
 800bc48:	2b18      	cmp	r3, #24
 800bc4a:	d82c      	bhi.n	800bca6 <__gethex+0x156>
 800bc4c:	f1a0 0210 	sub.w	r2, r0, #16
 800bc50:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bc54:	f7ff ff66 	bl	800bb24 <__hexdig_fun>
 800bc58:	1e43      	subs	r3, r0, #1
 800bc5a:	b2db      	uxtb	r3, r3
 800bc5c:	2b18      	cmp	r3, #24
 800bc5e:	d91d      	bls.n	800bc9c <__gethex+0x14c>
 800bc60:	f1b9 0f00 	cmp.w	r9, #0
 800bc64:	d000      	beq.n	800bc68 <__gethex+0x118>
 800bc66:	4252      	negs	r2, r2
 800bc68:	4415      	add	r5, r2
 800bc6a:	f8cb 1000 	str.w	r1, [fp]
 800bc6e:	b1e4      	cbz	r4, 800bcaa <__gethex+0x15a>
 800bc70:	9b00      	ldr	r3, [sp, #0]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	bf14      	ite	ne
 800bc76:	2700      	movne	r7, #0
 800bc78:	2706      	moveq	r7, #6
 800bc7a:	4638      	mov	r0, r7
 800bc7c:	b009      	add	sp, #36	; 0x24
 800bc7e:	ecbd 8b02 	vpop	{d8}
 800bc82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc86:	463e      	mov	r6, r7
 800bc88:	4625      	mov	r5, r4
 800bc8a:	2401      	movs	r4, #1
 800bc8c:	e7ca      	b.n	800bc24 <__gethex+0xd4>
 800bc8e:	f04f 0900 	mov.w	r9, #0
 800bc92:	1cb1      	adds	r1, r6, #2
 800bc94:	e7d3      	b.n	800bc3e <__gethex+0xee>
 800bc96:	f04f 0901 	mov.w	r9, #1
 800bc9a:	e7fa      	b.n	800bc92 <__gethex+0x142>
 800bc9c:	230a      	movs	r3, #10
 800bc9e:	fb03 0202 	mla	r2, r3, r2, r0
 800bca2:	3a10      	subs	r2, #16
 800bca4:	e7d4      	b.n	800bc50 <__gethex+0x100>
 800bca6:	4631      	mov	r1, r6
 800bca8:	e7df      	b.n	800bc6a <__gethex+0x11a>
 800bcaa:	1bf3      	subs	r3, r6, r7
 800bcac:	3b01      	subs	r3, #1
 800bcae:	4621      	mov	r1, r4
 800bcb0:	2b07      	cmp	r3, #7
 800bcb2:	dc0b      	bgt.n	800bccc <__gethex+0x17c>
 800bcb4:	ee18 0a10 	vmov	r0, s16
 800bcb8:	f000 fa7e 	bl	800c1b8 <_Balloc>
 800bcbc:	4604      	mov	r4, r0
 800bcbe:	b940      	cbnz	r0, 800bcd2 <__gethex+0x182>
 800bcc0:	4b65      	ldr	r3, [pc, #404]	; (800be58 <__gethex+0x308>)
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	21de      	movs	r1, #222	; 0xde
 800bcc6:	4865      	ldr	r0, [pc, #404]	; (800be5c <__gethex+0x30c>)
 800bcc8:	f001 f97e 	bl	800cfc8 <__assert_func>
 800bccc:	3101      	adds	r1, #1
 800bcce:	105b      	asrs	r3, r3, #1
 800bcd0:	e7ee      	b.n	800bcb0 <__gethex+0x160>
 800bcd2:	f100 0914 	add.w	r9, r0, #20
 800bcd6:	f04f 0b00 	mov.w	fp, #0
 800bcda:	f1ca 0301 	rsb	r3, sl, #1
 800bcde:	f8cd 9008 	str.w	r9, [sp, #8]
 800bce2:	f8cd b000 	str.w	fp, [sp]
 800bce6:	9306      	str	r3, [sp, #24]
 800bce8:	42b7      	cmp	r7, r6
 800bcea:	d340      	bcc.n	800bd6e <__gethex+0x21e>
 800bcec:	9802      	ldr	r0, [sp, #8]
 800bcee:	9b00      	ldr	r3, [sp, #0]
 800bcf0:	f840 3b04 	str.w	r3, [r0], #4
 800bcf4:	eba0 0009 	sub.w	r0, r0, r9
 800bcf8:	1080      	asrs	r0, r0, #2
 800bcfa:	0146      	lsls	r6, r0, #5
 800bcfc:	6120      	str	r0, [r4, #16]
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f000 fb50 	bl	800c3a4 <__hi0bits>
 800bd04:	1a30      	subs	r0, r6, r0
 800bd06:	f8d8 6000 	ldr.w	r6, [r8]
 800bd0a:	42b0      	cmp	r0, r6
 800bd0c:	dd63      	ble.n	800bdd6 <__gethex+0x286>
 800bd0e:	1b87      	subs	r7, r0, r6
 800bd10:	4639      	mov	r1, r7
 800bd12:	4620      	mov	r0, r4
 800bd14:	f000 feea 	bl	800caec <__any_on>
 800bd18:	4682      	mov	sl, r0
 800bd1a:	b1a8      	cbz	r0, 800bd48 <__gethex+0x1f8>
 800bd1c:	1e7b      	subs	r3, r7, #1
 800bd1e:	1159      	asrs	r1, r3, #5
 800bd20:	f003 021f 	and.w	r2, r3, #31
 800bd24:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bd28:	f04f 0a01 	mov.w	sl, #1
 800bd2c:	fa0a f202 	lsl.w	r2, sl, r2
 800bd30:	420a      	tst	r2, r1
 800bd32:	d009      	beq.n	800bd48 <__gethex+0x1f8>
 800bd34:	4553      	cmp	r3, sl
 800bd36:	dd05      	ble.n	800bd44 <__gethex+0x1f4>
 800bd38:	1eb9      	subs	r1, r7, #2
 800bd3a:	4620      	mov	r0, r4
 800bd3c:	f000 fed6 	bl	800caec <__any_on>
 800bd40:	2800      	cmp	r0, #0
 800bd42:	d145      	bne.n	800bdd0 <__gethex+0x280>
 800bd44:	f04f 0a02 	mov.w	sl, #2
 800bd48:	4639      	mov	r1, r7
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	f7ff fe98 	bl	800ba80 <rshift>
 800bd50:	443d      	add	r5, r7
 800bd52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bd56:	42ab      	cmp	r3, r5
 800bd58:	da4c      	bge.n	800bdf4 <__gethex+0x2a4>
 800bd5a:	ee18 0a10 	vmov	r0, s16
 800bd5e:	4621      	mov	r1, r4
 800bd60:	f000 fa6a 	bl	800c238 <_Bfree>
 800bd64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bd66:	2300      	movs	r3, #0
 800bd68:	6013      	str	r3, [r2, #0]
 800bd6a:	27a3      	movs	r7, #163	; 0xa3
 800bd6c:	e785      	b.n	800bc7a <__gethex+0x12a>
 800bd6e:	1e73      	subs	r3, r6, #1
 800bd70:	9a05      	ldr	r2, [sp, #20]
 800bd72:	9303      	str	r3, [sp, #12]
 800bd74:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d019      	beq.n	800bdb0 <__gethex+0x260>
 800bd7c:	f1bb 0f20 	cmp.w	fp, #32
 800bd80:	d107      	bne.n	800bd92 <__gethex+0x242>
 800bd82:	9b02      	ldr	r3, [sp, #8]
 800bd84:	9a00      	ldr	r2, [sp, #0]
 800bd86:	f843 2b04 	str.w	r2, [r3], #4
 800bd8a:	9302      	str	r3, [sp, #8]
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	9300      	str	r3, [sp, #0]
 800bd90:	469b      	mov	fp, r3
 800bd92:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bd96:	f7ff fec5 	bl	800bb24 <__hexdig_fun>
 800bd9a:	9b00      	ldr	r3, [sp, #0]
 800bd9c:	f000 000f 	and.w	r0, r0, #15
 800bda0:	fa00 f00b 	lsl.w	r0, r0, fp
 800bda4:	4303      	orrs	r3, r0
 800bda6:	9300      	str	r3, [sp, #0]
 800bda8:	f10b 0b04 	add.w	fp, fp, #4
 800bdac:	9b03      	ldr	r3, [sp, #12]
 800bdae:	e00d      	b.n	800bdcc <__gethex+0x27c>
 800bdb0:	9b03      	ldr	r3, [sp, #12]
 800bdb2:	9a06      	ldr	r2, [sp, #24]
 800bdb4:	4413      	add	r3, r2
 800bdb6:	42bb      	cmp	r3, r7
 800bdb8:	d3e0      	bcc.n	800bd7c <__gethex+0x22c>
 800bdba:	4618      	mov	r0, r3
 800bdbc:	9901      	ldr	r1, [sp, #4]
 800bdbe:	9307      	str	r3, [sp, #28]
 800bdc0:	4652      	mov	r2, sl
 800bdc2:	f001 f8e1 	bl	800cf88 <strncmp>
 800bdc6:	9b07      	ldr	r3, [sp, #28]
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d1d7      	bne.n	800bd7c <__gethex+0x22c>
 800bdcc:	461e      	mov	r6, r3
 800bdce:	e78b      	b.n	800bce8 <__gethex+0x198>
 800bdd0:	f04f 0a03 	mov.w	sl, #3
 800bdd4:	e7b8      	b.n	800bd48 <__gethex+0x1f8>
 800bdd6:	da0a      	bge.n	800bdee <__gethex+0x29e>
 800bdd8:	1a37      	subs	r7, r6, r0
 800bdda:	4621      	mov	r1, r4
 800bddc:	ee18 0a10 	vmov	r0, s16
 800bde0:	463a      	mov	r2, r7
 800bde2:	f000 fc45 	bl	800c670 <__lshift>
 800bde6:	1bed      	subs	r5, r5, r7
 800bde8:	4604      	mov	r4, r0
 800bdea:	f100 0914 	add.w	r9, r0, #20
 800bdee:	f04f 0a00 	mov.w	sl, #0
 800bdf2:	e7ae      	b.n	800bd52 <__gethex+0x202>
 800bdf4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bdf8:	42a8      	cmp	r0, r5
 800bdfa:	dd72      	ble.n	800bee2 <__gethex+0x392>
 800bdfc:	1b45      	subs	r5, r0, r5
 800bdfe:	42ae      	cmp	r6, r5
 800be00:	dc36      	bgt.n	800be70 <__gethex+0x320>
 800be02:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be06:	2b02      	cmp	r3, #2
 800be08:	d02a      	beq.n	800be60 <__gethex+0x310>
 800be0a:	2b03      	cmp	r3, #3
 800be0c:	d02c      	beq.n	800be68 <__gethex+0x318>
 800be0e:	2b01      	cmp	r3, #1
 800be10:	d115      	bne.n	800be3e <__gethex+0x2ee>
 800be12:	42ae      	cmp	r6, r5
 800be14:	d113      	bne.n	800be3e <__gethex+0x2ee>
 800be16:	2e01      	cmp	r6, #1
 800be18:	d10b      	bne.n	800be32 <__gethex+0x2e2>
 800be1a:	9a04      	ldr	r2, [sp, #16]
 800be1c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800be20:	6013      	str	r3, [r2, #0]
 800be22:	2301      	movs	r3, #1
 800be24:	6123      	str	r3, [r4, #16]
 800be26:	f8c9 3000 	str.w	r3, [r9]
 800be2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be2c:	2762      	movs	r7, #98	; 0x62
 800be2e:	601c      	str	r4, [r3, #0]
 800be30:	e723      	b.n	800bc7a <__gethex+0x12a>
 800be32:	1e71      	subs	r1, r6, #1
 800be34:	4620      	mov	r0, r4
 800be36:	f000 fe59 	bl	800caec <__any_on>
 800be3a:	2800      	cmp	r0, #0
 800be3c:	d1ed      	bne.n	800be1a <__gethex+0x2ca>
 800be3e:	ee18 0a10 	vmov	r0, s16
 800be42:	4621      	mov	r1, r4
 800be44:	f000 f9f8 	bl	800c238 <_Bfree>
 800be48:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800be4a:	2300      	movs	r3, #0
 800be4c:	6013      	str	r3, [r2, #0]
 800be4e:	2750      	movs	r7, #80	; 0x50
 800be50:	e713      	b.n	800bc7a <__gethex+0x12a>
 800be52:	bf00      	nop
 800be54:	0800de20 	.word	0x0800de20
 800be58:	0800dda4 	.word	0x0800dda4
 800be5c:	0800ddb5 	.word	0x0800ddb5
 800be60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be62:	2b00      	cmp	r3, #0
 800be64:	d1eb      	bne.n	800be3e <__gethex+0x2ee>
 800be66:	e7d8      	b.n	800be1a <__gethex+0x2ca>
 800be68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d1d5      	bne.n	800be1a <__gethex+0x2ca>
 800be6e:	e7e6      	b.n	800be3e <__gethex+0x2ee>
 800be70:	1e6f      	subs	r7, r5, #1
 800be72:	f1ba 0f00 	cmp.w	sl, #0
 800be76:	d131      	bne.n	800bedc <__gethex+0x38c>
 800be78:	b127      	cbz	r7, 800be84 <__gethex+0x334>
 800be7a:	4639      	mov	r1, r7
 800be7c:	4620      	mov	r0, r4
 800be7e:	f000 fe35 	bl	800caec <__any_on>
 800be82:	4682      	mov	sl, r0
 800be84:	117b      	asrs	r3, r7, #5
 800be86:	2101      	movs	r1, #1
 800be88:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800be8c:	f007 071f 	and.w	r7, r7, #31
 800be90:	fa01 f707 	lsl.w	r7, r1, r7
 800be94:	421f      	tst	r7, r3
 800be96:	4629      	mov	r1, r5
 800be98:	4620      	mov	r0, r4
 800be9a:	bf18      	it	ne
 800be9c:	f04a 0a02 	orrne.w	sl, sl, #2
 800bea0:	1b76      	subs	r6, r6, r5
 800bea2:	f7ff fded 	bl	800ba80 <rshift>
 800bea6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800beaa:	2702      	movs	r7, #2
 800beac:	f1ba 0f00 	cmp.w	sl, #0
 800beb0:	d048      	beq.n	800bf44 <__gethex+0x3f4>
 800beb2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800beb6:	2b02      	cmp	r3, #2
 800beb8:	d015      	beq.n	800bee6 <__gethex+0x396>
 800beba:	2b03      	cmp	r3, #3
 800bebc:	d017      	beq.n	800beee <__gethex+0x39e>
 800bebe:	2b01      	cmp	r3, #1
 800bec0:	d109      	bne.n	800bed6 <__gethex+0x386>
 800bec2:	f01a 0f02 	tst.w	sl, #2
 800bec6:	d006      	beq.n	800bed6 <__gethex+0x386>
 800bec8:	f8d9 0000 	ldr.w	r0, [r9]
 800becc:	ea4a 0a00 	orr.w	sl, sl, r0
 800bed0:	f01a 0f01 	tst.w	sl, #1
 800bed4:	d10e      	bne.n	800bef4 <__gethex+0x3a4>
 800bed6:	f047 0710 	orr.w	r7, r7, #16
 800beda:	e033      	b.n	800bf44 <__gethex+0x3f4>
 800bedc:	f04f 0a01 	mov.w	sl, #1
 800bee0:	e7d0      	b.n	800be84 <__gethex+0x334>
 800bee2:	2701      	movs	r7, #1
 800bee4:	e7e2      	b.n	800beac <__gethex+0x35c>
 800bee6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bee8:	f1c3 0301 	rsb	r3, r3, #1
 800beec:	9315      	str	r3, [sp, #84]	; 0x54
 800beee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d0f0      	beq.n	800bed6 <__gethex+0x386>
 800bef4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bef8:	f104 0314 	add.w	r3, r4, #20
 800befc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bf00:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bf04:	f04f 0c00 	mov.w	ip, #0
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf0e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bf12:	d01c      	beq.n	800bf4e <__gethex+0x3fe>
 800bf14:	3201      	adds	r2, #1
 800bf16:	6002      	str	r2, [r0, #0]
 800bf18:	2f02      	cmp	r7, #2
 800bf1a:	f104 0314 	add.w	r3, r4, #20
 800bf1e:	d13f      	bne.n	800bfa0 <__gethex+0x450>
 800bf20:	f8d8 2000 	ldr.w	r2, [r8]
 800bf24:	3a01      	subs	r2, #1
 800bf26:	42b2      	cmp	r2, r6
 800bf28:	d10a      	bne.n	800bf40 <__gethex+0x3f0>
 800bf2a:	1171      	asrs	r1, r6, #5
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bf32:	f006 061f 	and.w	r6, r6, #31
 800bf36:	fa02 f606 	lsl.w	r6, r2, r6
 800bf3a:	421e      	tst	r6, r3
 800bf3c:	bf18      	it	ne
 800bf3e:	4617      	movne	r7, r2
 800bf40:	f047 0720 	orr.w	r7, r7, #32
 800bf44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bf46:	601c      	str	r4, [r3, #0]
 800bf48:	9b04      	ldr	r3, [sp, #16]
 800bf4a:	601d      	str	r5, [r3, #0]
 800bf4c:	e695      	b.n	800bc7a <__gethex+0x12a>
 800bf4e:	4299      	cmp	r1, r3
 800bf50:	f843 cc04 	str.w	ip, [r3, #-4]
 800bf54:	d8d8      	bhi.n	800bf08 <__gethex+0x3b8>
 800bf56:	68a3      	ldr	r3, [r4, #8]
 800bf58:	459b      	cmp	fp, r3
 800bf5a:	db19      	blt.n	800bf90 <__gethex+0x440>
 800bf5c:	6861      	ldr	r1, [r4, #4]
 800bf5e:	ee18 0a10 	vmov	r0, s16
 800bf62:	3101      	adds	r1, #1
 800bf64:	f000 f928 	bl	800c1b8 <_Balloc>
 800bf68:	4681      	mov	r9, r0
 800bf6a:	b918      	cbnz	r0, 800bf74 <__gethex+0x424>
 800bf6c:	4b1a      	ldr	r3, [pc, #104]	; (800bfd8 <__gethex+0x488>)
 800bf6e:	4602      	mov	r2, r0
 800bf70:	2184      	movs	r1, #132	; 0x84
 800bf72:	e6a8      	b.n	800bcc6 <__gethex+0x176>
 800bf74:	6922      	ldr	r2, [r4, #16]
 800bf76:	3202      	adds	r2, #2
 800bf78:	f104 010c 	add.w	r1, r4, #12
 800bf7c:	0092      	lsls	r2, r2, #2
 800bf7e:	300c      	adds	r0, #12
 800bf80:	f000 f90c 	bl	800c19c <memcpy>
 800bf84:	4621      	mov	r1, r4
 800bf86:	ee18 0a10 	vmov	r0, s16
 800bf8a:	f000 f955 	bl	800c238 <_Bfree>
 800bf8e:	464c      	mov	r4, r9
 800bf90:	6923      	ldr	r3, [r4, #16]
 800bf92:	1c5a      	adds	r2, r3, #1
 800bf94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf98:	6122      	str	r2, [r4, #16]
 800bf9a:	2201      	movs	r2, #1
 800bf9c:	615a      	str	r2, [r3, #20]
 800bf9e:	e7bb      	b.n	800bf18 <__gethex+0x3c8>
 800bfa0:	6922      	ldr	r2, [r4, #16]
 800bfa2:	455a      	cmp	r2, fp
 800bfa4:	dd0b      	ble.n	800bfbe <__gethex+0x46e>
 800bfa6:	2101      	movs	r1, #1
 800bfa8:	4620      	mov	r0, r4
 800bfaa:	f7ff fd69 	bl	800ba80 <rshift>
 800bfae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bfb2:	3501      	adds	r5, #1
 800bfb4:	42ab      	cmp	r3, r5
 800bfb6:	f6ff aed0 	blt.w	800bd5a <__gethex+0x20a>
 800bfba:	2701      	movs	r7, #1
 800bfbc:	e7c0      	b.n	800bf40 <__gethex+0x3f0>
 800bfbe:	f016 061f 	ands.w	r6, r6, #31
 800bfc2:	d0fa      	beq.n	800bfba <__gethex+0x46a>
 800bfc4:	449a      	add	sl, r3
 800bfc6:	f1c6 0620 	rsb	r6, r6, #32
 800bfca:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800bfce:	f000 f9e9 	bl	800c3a4 <__hi0bits>
 800bfd2:	42b0      	cmp	r0, r6
 800bfd4:	dbe7      	blt.n	800bfa6 <__gethex+0x456>
 800bfd6:	e7f0      	b.n	800bfba <__gethex+0x46a>
 800bfd8:	0800dda4 	.word	0x0800dda4

0800bfdc <L_shift>:
 800bfdc:	f1c2 0208 	rsb	r2, r2, #8
 800bfe0:	0092      	lsls	r2, r2, #2
 800bfe2:	b570      	push	{r4, r5, r6, lr}
 800bfe4:	f1c2 0620 	rsb	r6, r2, #32
 800bfe8:	6843      	ldr	r3, [r0, #4]
 800bfea:	6804      	ldr	r4, [r0, #0]
 800bfec:	fa03 f506 	lsl.w	r5, r3, r6
 800bff0:	432c      	orrs	r4, r5
 800bff2:	40d3      	lsrs	r3, r2
 800bff4:	6004      	str	r4, [r0, #0]
 800bff6:	f840 3f04 	str.w	r3, [r0, #4]!
 800bffa:	4288      	cmp	r0, r1
 800bffc:	d3f4      	bcc.n	800bfe8 <L_shift+0xc>
 800bffe:	bd70      	pop	{r4, r5, r6, pc}

0800c000 <__match>:
 800c000:	b530      	push	{r4, r5, lr}
 800c002:	6803      	ldr	r3, [r0, #0]
 800c004:	3301      	adds	r3, #1
 800c006:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c00a:	b914      	cbnz	r4, 800c012 <__match+0x12>
 800c00c:	6003      	str	r3, [r0, #0]
 800c00e:	2001      	movs	r0, #1
 800c010:	bd30      	pop	{r4, r5, pc}
 800c012:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c016:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c01a:	2d19      	cmp	r5, #25
 800c01c:	bf98      	it	ls
 800c01e:	3220      	addls	r2, #32
 800c020:	42a2      	cmp	r2, r4
 800c022:	d0f0      	beq.n	800c006 <__match+0x6>
 800c024:	2000      	movs	r0, #0
 800c026:	e7f3      	b.n	800c010 <__match+0x10>

0800c028 <__hexnan>:
 800c028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c02c:	680b      	ldr	r3, [r1, #0]
 800c02e:	6801      	ldr	r1, [r0, #0]
 800c030:	115e      	asrs	r6, r3, #5
 800c032:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c036:	f013 031f 	ands.w	r3, r3, #31
 800c03a:	b087      	sub	sp, #28
 800c03c:	bf18      	it	ne
 800c03e:	3604      	addne	r6, #4
 800c040:	2500      	movs	r5, #0
 800c042:	1f37      	subs	r7, r6, #4
 800c044:	4682      	mov	sl, r0
 800c046:	4690      	mov	r8, r2
 800c048:	9301      	str	r3, [sp, #4]
 800c04a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c04e:	46b9      	mov	r9, r7
 800c050:	463c      	mov	r4, r7
 800c052:	9502      	str	r5, [sp, #8]
 800c054:	46ab      	mov	fp, r5
 800c056:	784a      	ldrb	r2, [r1, #1]
 800c058:	1c4b      	adds	r3, r1, #1
 800c05a:	9303      	str	r3, [sp, #12]
 800c05c:	b342      	cbz	r2, 800c0b0 <__hexnan+0x88>
 800c05e:	4610      	mov	r0, r2
 800c060:	9105      	str	r1, [sp, #20]
 800c062:	9204      	str	r2, [sp, #16]
 800c064:	f7ff fd5e 	bl	800bb24 <__hexdig_fun>
 800c068:	2800      	cmp	r0, #0
 800c06a:	d14f      	bne.n	800c10c <__hexnan+0xe4>
 800c06c:	9a04      	ldr	r2, [sp, #16]
 800c06e:	9905      	ldr	r1, [sp, #20]
 800c070:	2a20      	cmp	r2, #32
 800c072:	d818      	bhi.n	800c0a6 <__hexnan+0x7e>
 800c074:	9b02      	ldr	r3, [sp, #8]
 800c076:	459b      	cmp	fp, r3
 800c078:	dd13      	ble.n	800c0a2 <__hexnan+0x7a>
 800c07a:	454c      	cmp	r4, r9
 800c07c:	d206      	bcs.n	800c08c <__hexnan+0x64>
 800c07e:	2d07      	cmp	r5, #7
 800c080:	dc04      	bgt.n	800c08c <__hexnan+0x64>
 800c082:	462a      	mov	r2, r5
 800c084:	4649      	mov	r1, r9
 800c086:	4620      	mov	r0, r4
 800c088:	f7ff ffa8 	bl	800bfdc <L_shift>
 800c08c:	4544      	cmp	r4, r8
 800c08e:	d950      	bls.n	800c132 <__hexnan+0x10a>
 800c090:	2300      	movs	r3, #0
 800c092:	f1a4 0904 	sub.w	r9, r4, #4
 800c096:	f844 3c04 	str.w	r3, [r4, #-4]
 800c09a:	f8cd b008 	str.w	fp, [sp, #8]
 800c09e:	464c      	mov	r4, r9
 800c0a0:	461d      	mov	r5, r3
 800c0a2:	9903      	ldr	r1, [sp, #12]
 800c0a4:	e7d7      	b.n	800c056 <__hexnan+0x2e>
 800c0a6:	2a29      	cmp	r2, #41	; 0x29
 800c0a8:	d156      	bne.n	800c158 <__hexnan+0x130>
 800c0aa:	3102      	adds	r1, #2
 800c0ac:	f8ca 1000 	str.w	r1, [sl]
 800c0b0:	f1bb 0f00 	cmp.w	fp, #0
 800c0b4:	d050      	beq.n	800c158 <__hexnan+0x130>
 800c0b6:	454c      	cmp	r4, r9
 800c0b8:	d206      	bcs.n	800c0c8 <__hexnan+0xa0>
 800c0ba:	2d07      	cmp	r5, #7
 800c0bc:	dc04      	bgt.n	800c0c8 <__hexnan+0xa0>
 800c0be:	462a      	mov	r2, r5
 800c0c0:	4649      	mov	r1, r9
 800c0c2:	4620      	mov	r0, r4
 800c0c4:	f7ff ff8a 	bl	800bfdc <L_shift>
 800c0c8:	4544      	cmp	r4, r8
 800c0ca:	d934      	bls.n	800c136 <__hexnan+0x10e>
 800c0cc:	f1a8 0204 	sub.w	r2, r8, #4
 800c0d0:	4623      	mov	r3, r4
 800c0d2:	f853 1b04 	ldr.w	r1, [r3], #4
 800c0d6:	f842 1f04 	str.w	r1, [r2, #4]!
 800c0da:	429f      	cmp	r7, r3
 800c0dc:	d2f9      	bcs.n	800c0d2 <__hexnan+0xaa>
 800c0de:	1b3b      	subs	r3, r7, r4
 800c0e0:	f023 0303 	bic.w	r3, r3, #3
 800c0e4:	3304      	adds	r3, #4
 800c0e6:	3401      	adds	r4, #1
 800c0e8:	3e03      	subs	r6, #3
 800c0ea:	42b4      	cmp	r4, r6
 800c0ec:	bf88      	it	hi
 800c0ee:	2304      	movhi	r3, #4
 800c0f0:	4443      	add	r3, r8
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	f843 2b04 	str.w	r2, [r3], #4
 800c0f8:	429f      	cmp	r7, r3
 800c0fa:	d2fb      	bcs.n	800c0f4 <__hexnan+0xcc>
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	b91b      	cbnz	r3, 800c108 <__hexnan+0xe0>
 800c100:	4547      	cmp	r7, r8
 800c102:	d127      	bne.n	800c154 <__hexnan+0x12c>
 800c104:	2301      	movs	r3, #1
 800c106:	603b      	str	r3, [r7, #0]
 800c108:	2005      	movs	r0, #5
 800c10a:	e026      	b.n	800c15a <__hexnan+0x132>
 800c10c:	3501      	adds	r5, #1
 800c10e:	2d08      	cmp	r5, #8
 800c110:	f10b 0b01 	add.w	fp, fp, #1
 800c114:	dd06      	ble.n	800c124 <__hexnan+0xfc>
 800c116:	4544      	cmp	r4, r8
 800c118:	d9c3      	bls.n	800c0a2 <__hexnan+0x7a>
 800c11a:	2300      	movs	r3, #0
 800c11c:	f844 3c04 	str.w	r3, [r4, #-4]
 800c120:	2501      	movs	r5, #1
 800c122:	3c04      	subs	r4, #4
 800c124:	6822      	ldr	r2, [r4, #0]
 800c126:	f000 000f 	and.w	r0, r0, #15
 800c12a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c12e:	6022      	str	r2, [r4, #0]
 800c130:	e7b7      	b.n	800c0a2 <__hexnan+0x7a>
 800c132:	2508      	movs	r5, #8
 800c134:	e7b5      	b.n	800c0a2 <__hexnan+0x7a>
 800c136:	9b01      	ldr	r3, [sp, #4]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d0df      	beq.n	800c0fc <__hexnan+0xd4>
 800c13c:	f04f 32ff 	mov.w	r2, #4294967295
 800c140:	f1c3 0320 	rsb	r3, r3, #32
 800c144:	fa22 f303 	lsr.w	r3, r2, r3
 800c148:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c14c:	401a      	ands	r2, r3
 800c14e:	f846 2c04 	str.w	r2, [r6, #-4]
 800c152:	e7d3      	b.n	800c0fc <__hexnan+0xd4>
 800c154:	3f04      	subs	r7, #4
 800c156:	e7d1      	b.n	800c0fc <__hexnan+0xd4>
 800c158:	2004      	movs	r0, #4
 800c15a:	b007      	add	sp, #28
 800c15c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c160 <_localeconv_r>:
 800c160:	4800      	ldr	r0, [pc, #0]	; (800c164 <_localeconv_r+0x4>)
 800c162:	4770      	bx	lr
 800c164:	200001d4 	.word	0x200001d4

0800c168 <malloc>:
 800c168:	4b02      	ldr	r3, [pc, #8]	; (800c174 <malloc+0xc>)
 800c16a:	4601      	mov	r1, r0
 800c16c:	6818      	ldr	r0, [r3, #0]
 800c16e:	f000 bd3d 	b.w	800cbec <_malloc_r>
 800c172:	bf00      	nop
 800c174:	2000007c 	.word	0x2000007c

0800c178 <__ascii_mbtowc>:
 800c178:	b082      	sub	sp, #8
 800c17a:	b901      	cbnz	r1, 800c17e <__ascii_mbtowc+0x6>
 800c17c:	a901      	add	r1, sp, #4
 800c17e:	b142      	cbz	r2, 800c192 <__ascii_mbtowc+0x1a>
 800c180:	b14b      	cbz	r3, 800c196 <__ascii_mbtowc+0x1e>
 800c182:	7813      	ldrb	r3, [r2, #0]
 800c184:	600b      	str	r3, [r1, #0]
 800c186:	7812      	ldrb	r2, [r2, #0]
 800c188:	1e10      	subs	r0, r2, #0
 800c18a:	bf18      	it	ne
 800c18c:	2001      	movne	r0, #1
 800c18e:	b002      	add	sp, #8
 800c190:	4770      	bx	lr
 800c192:	4610      	mov	r0, r2
 800c194:	e7fb      	b.n	800c18e <__ascii_mbtowc+0x16>
 800c196:	f06f 0001 	mvn.w	r0, #1
 800c19a:	e7f8      	b.n	800c18e <__ascii_mbtowc+0x16>

0800c19c <memcpy>:
 800c19c:	440a      	add	r2, r1
 800c19e:	4291      	cmp	r1, r2
 800c1a0:	f100 33ff 	add.w	r3, r0, #4294967295
 800c1a4:	d100      	bne.n	800c1a8 <memcpy+0xc>
 800c1a6:	4770      	bx	lr
 800c1a8:	b510      	push	{r4, lr}
 800c1aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1b2:	4291      	cmp	r1, r2
 800c1b4:	d1f9      	bne.n	800c1aa <memcpy+0xe>
 800c1b6:	bd10      	pop	{r4, pc}

0800c1b8 <_Balloc>:
 800c1b8:	b570      	push	{r4, r5, r6, lr}
 800c1ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c1bc:	4604      	mov	r4, r0
 800c1be:	460d      	mov	r5, r1
 800c1c0:	b976      	cbnz	r6, 800c1e0 <_Balloc+0x28>
 800c1c2:	2010      	movs	r0, #16
 800c1c4:	f7ff ffd0 	bl	800c168 <malloc>
 800c1c8:	4602      	mov	r2, r0
 800c1ca:	6260      	str	r0, [r4, #36]	; 0x24
 800c1cc:	b920      	cbnz	r0, 800c1d8 <_Balloc+0x20>
 800c1ce:	4b18      	ldr	r3, [pc, #96]	; (800c230 <_Balloc+0x78>)
 800c1d0:	4818      	ldr	r0, [pc, #96]	; (800c234 <_Balloc+0x7c>)
 800c1d2:	2166      	movs	r1, #102	; 0x66
 800c1d4:	f000 fef8 	bl	800cfc8 <__assert_func>
 800c1d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1dc:	6006      	str	r6, [r0, #0]
 800c1de:	60c6      	str	r6, [r0, #12]
 800c1e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c1e2:	68f3      	ldr	r3, [r6, #12]
 800c1e4:	b183      	cbz	r3, 800c208 <_Balloc+0x50>
 800c1e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1e8:	68db      	ldr	r3, [r3, #12]
 800c1ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c1ee:	b9b8      	cbnz	r0, 800c220 <_Balloc+0x68>
 800c1f0:	2101      	movs	r1, #1
 800c1f2:	fa01 f605 	lsl.w	r6, r1, r5
 800c1f6:	1d72      	adds	r2, r6, #5
 800c1f8:	0092      	lsls	r2, r2, #2
 800c1fa:	4620      	mov	r0, r4
 800c1fc:	f000 fc97 	bl	800cb2e <_calloc_r>
 800c200:	b160      	cbz	r0, 800c21c <_Balloc+0x64>
 800c202:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c206:	e00e      	b.n	800c226 <_Balloc+0x6e>
 800c208:	2221      	movs	r2, #33	; 0x21
 800c20a:	2104      	movs	r1, #4
 800c20c:	4620      	mov	r0, r4
 800c20e:	f000 fc8e 	bl	800cb2e <_calloc_r>
 800c212:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c214:	60f0      	str	r0, [r6, #12]
 800c216:	68db      	ldr	r3, [r3, #12]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d1e4      	bne.n	800c1e6 <_Balloc+0x2e>
 800c21c:	2000      	movs	r0, #0
 800c21e:	bd70      	pop	{r4, r5, r6, pc}
 800c220:	6802      	ldr	r2, [r0, #0]
 800c222:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c226:	2300      	movs	r3, #0
 800c228:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c22c:	e7f7      	b.n	800c21e <_Balloc+0x66>
 800c22e:	bf00      	nop
 800c230:	0800dd2e 	.word	0x0800dd2e
 800c234:	0800de34 	.word	0x0800de34

0800c238 <_Bfree>:
 800c238:	b570      	push	{r4, r5, r6, lr}
 800c23a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c23c:	4605      	mov	r5, r0
 800c23e:	460c      	mov	r4, r1
 800c240:	b976      	cbnz	r6, 800c260 <_Bfree+0x28>
 800c242:	2010      	movs	r0, #16
 800c244:	f7ff ff90 	bl	800c168 <malloc>
 800c248:	4602      	mov	r2, r0
 800c24a:	6268      	str	r0, [r5, #36]	; 0x24
 800c24c:	b920      	cbnz	r0, 800c258 <_Bfree+0x20>
 800c24e:	4b09      	ldr	r3, [pc, #36]	; (800c274 <_Bfree+0x3c>)
 800c250:	4809      	ldr	r0, [pc, #36]	; (800c278 <_Bfree+0x40>)
 800c252:	218a      	movs	r1, #138	; 0x8a
 800c254:	f000 feb8 	bl	800cfc8 <__assert_func>
 800c258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c25c:	6006      	str	r6, [r0, #0]
 800c25e:	60c6      	str	r6, [r0, #12]
 800c260:	b13c      	cbz	r4, 800c272 <_Bfree+0x3a>
 800c262:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c264:	6862      	ldr	r2, [r4, #4]
 800c266:	68db      	ldr	r3, [r3, #12]
 800c268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c26c:	6021      	str	r1, [r4, #0]
 800c26e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c272:	bd70      	pop	{r4, r5, r6, pc}
 800c274:	0800dd2e 	.word	0x0800dd2e
 800c278:	0800de34 	.word	0x0800de34

0800c27c <__multadd>:
 800c27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c280:	690e      	ldr	r6, [r1, #16]
 800c282:	4607      	mov	r7, r0
 800c284:	4698      	mov	r8, r3
 800c286:	460c      	mov	r4, r1
 800c288:	f101 0014 	add.w	r0, r1, #20
 800c28c:	2300      	movs	r3, #0
 800c28e:	6805      	ldr	r5, [r0, #0]
 800c290:	b2a9      	uxth	r1, r5
 800c292:	fb02 8101 	mla	r1, r2, r1, r8
 800c296:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c29a:	0c2d      	lsrs	r5, r5, #16
 800c29c:	fb02 c505 	mla	r5, r2, r5, ip
 800c2a0:	b289      	uxth	r1, r1
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c2a8:	429e      	cmp	r6, r3
 800c2aa:	f840 1b04 	str.w	r1, [r0], #4
 800c2ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c2b2:	dcec      	bgt.n	800c28e <__multadd+0x12>
 800c2b4:	f1b8 0f00 	cmp.w	r8, #0
 800c2b8:	d022      	beq.n	800c300 <__multadd+0x84>
 800c2ba:	68a3      	ldr	r3, [r4, #8]
 800c2bc:	42b3      	cmp	r3, r6
 800c2be:	dc19      	bgt.n	800c2f4 <__multadd+0x78>
 800c2c0:	6861      	ldr	r1, [r4, #4]
 800c2c2:	4638      	mov	r0, r7
 800c2c4:	3101      	adds	r1, #1
 800c2c6:	f7ff ff77 	bl	800c1b8 <_Balloc>
 800c2ca:	4605      	mov	r5, r0
 800c2cc:	b928      	cbnz	r0, 800c2da <__multadd+0x5e>
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	4b0d      	ldr	r3, [pc, #52]	; (800c308 <__multadd+0x8c>)
 800c2d2:	480e      	ldr	r0, [pc, #56]	; (800c30c <__multadd+0x90>)
 800c2d4:	21b5      	movs	r1, #181	; 0xb5
 800c2d6:	f000 fe77 	bl	800cfc8 <__assert_func>
 800c2da:	6922      	ldr	r2, [r4, #16]
 800c2dc:	3202      	adds	r2, #2
 800c2de:	f104 010c 	add.w	r1, r4, #12
 800c2e2:	0092      	lsls	r2, r2, #2
 800c2e4:	300c      	adds	r0, #12
 800c2e6:	f7ff ff59 	bl	800c19c <memcpy>
 800c2ea:	4621      	mov	r1, r4
 800c2ec:	4638      	mov	r0, r7
 800c2ee:	f7ff ffa3 	bl	800c238 <_Bfree>
 800c2f2:	462c      	mov	r4, r5
 800c2f4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c2f8:	3601      	adds	r6, #1
 800c2fa:	f8c3 8014 	str.w	r8, [r3, #20]
 800c2fe:	6126      	str	r6, [r4, #16]
 800c300:	4620      	mov	r0, r4
 800c302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c306:	bf00      	nop
 800c308:	0800dda4 	.word	0x0800dda4
 800c30c:	0800de34 	.word	0x0800de34

0800c310 <__s2b>:
 800c310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c314:	460c      	mov	r4, r1
 800c316:	4615      	mov	r5, r2
 800c318:	461f      	mov	r7, r3
 800c31a:	2209      	movs	r2, #9
 800c31c:	3308      	adds	r3, #8
 800c31e:	4606      	mov	r6, r0
 800c320:	fb93 f3f2 	sdiv	r3, r3, r2
 800c324:	2100      	movs	r1, #0
 800c326:	2201      	movs	r2, #1
 800c328:	429a      	cmp	r2, r3
 800c32a:	db09      	blt.n	800c340 <__s2b+0x30>
 800c32c:	4630      	mov	r0, r6
 800c32e:	f7ff ff43 	bl	800c1b8 <_Balloc>
 800c332:	b940      	cbnz	r0, 800c346 <__s2b+0x36>
 800c334:	4602      	mov	r2, r0
 800c336:	4b19      	ldr	r3, [pc, #100]	; (800c39c <__s2b+0x8c>)
 800c338:	4819      	ldr	r0, [pc, #100]	; (800c3a0 <__s2b+0x90>)
 800c33a:	21ce      	movs	r1, #206	; 0xce
 800c33c:	f000 fe44 	bl	800cfc8 <__assert_func>
 800c340:	0052      	lsls	r2, r2, #1
 800c342:	3101      	adds	r1, #1
 800c344:	e7f0      	b.n	800c328 <__s2b+0x18>
 800c346:	9b08      	ldr	r3, [sp, #32]
 800c348:	6143      	str	r3, [r0, #20]
 800c34a:	2d09      	cmp	r5, #9
 800c34c:	f04f 0301 	mov.w	r3, #1
 800c350:	6103      	str	r3, [r0, #16]
 800c352:	dd16      	ble.n	800c382 <__s2b+0x72>
 800c354:	f104 0909 	add.w	r9, r4, #9
 800c358:	46c8      	mov	r8, r9
 800c35a:	442c      	add	r4, r5
 800c35c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c360:	4601      	mov	r1, r0
 800c362:	3b30      	subs	r3, #48	; 0x30
 800c364:	220a      	movs	r2, #10
 800c366:	4630      	mov	r0, r6
 800c368:	f7ff ff88 	bl	800c27c <__multadd>
 800c36c:	45a0      	cmp	r8, r4
 800c36e:	d1f5      	bne.n	800c35c <__s2b+0x4c>
 800c370:	f1a5 0408 	sub.w	r4, r5, #8
 800c374:	444c      	add	r4, r9
 800c376:	1b2d      	subs	r5, r5, r4
 800c378:	1963      	adds	r3, r4, r5
 800c37a:	42bb      	cmp	r3, r7
 800c37c:	db04      	blt.n	800c388 <__s2b+0x78>
 800c37e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c382:	340a      	adds	r4, #10
 800c384:	2509      	movs	r5, #9
 800c386:	e7f6      	b.n	800c376 <__s2b+0x66>
 800c388:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c38c:	4601      	mov	r1, r0
 800c38e:	3b30      	subs	r3, #48	; 0x30
 800c390:	220a      	movs	r2, #10
 800c392:	4630      	mov	r0, r6
 800c394:	f7ff ff72 	bl	800c27c <__multadd>
 800c398:	e7ee      	b.n	800c378 <__s2b+0x68>
 800c39a:	bf00      	nop
 800c39c:	0800dda4 	.word	0x0800dda4
 800c3a0:	0800de34 	.word	0x0800de34

0800c3a4 <__hi0bits>:
 800c3a4:	0c03      	lsrs	r3, r0, #16
 800c3a6:	041b      	lsls	r3, r3, #16
 800c3a8:	b9d3      	cbnz	r3, 800c3e0 <__hi0bits+0x3c>
 800c3aa:	0400      	lsls	r0, r0, #16
 800c3ac:	2310      	movs	r3, #16
 800c3ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c3b2:	bf04      	itt	eq
 800c3b4:	0200      	lsleq	r0, r0, #8
 800c3b6:	3308      	addeq	r3, #8
 800c3b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c3bc:	bf04      	itt	eq
 800c3be:	0100      	lsleq	r0, r0, #4
 800c3c0:	3304      	addeq	r3, #4
 800c3c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c3c6:	bf04      	itt	eq
 800c3c8:	0080      	lsleq	r0, r0, #2
 800c3ca:	3302      	addeq	r3, #2
 800c3cc:	2800      	cmp	r0, #0
 800c3ce:	db05      	blt.n	800c3dc <__hi0bits+0x38>
 800c3d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c3d4:	f103 0301 	add.w	r3, r3, #1
 800c3d8:	bf08      	it	eq
 800c3da:	2320      	moveq	r3, #32
 800c3dc:	4618      	mov	r0, r3
 800c3de:	4770      	bx	lr
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	e7e4      	b.n	800c3ae <__hi0bits+0xa>

0800c3e4 <__lo0bits>:
 800c3e4:	6803      	ldr	r3, [r0, #0]
 800c3e6:	f013 0207 	ands.w	r2, r3, #7
 800c3ea:	4601      	mov	r1, r0
 800c3ec:	d00b      	beq.n	800c406 <__lo0bits+0x22>
 800c3ee:	07da      	lsls	r2, r3, #31
 800c3f0:	d424      	bmi.n	800c43c <__lo0bits+0x58>
 800c3f2:	0798      	lsls	r0, r3, #30
 800c3f4:	bf49      	itett	mi
 800c3f6:	085b      	lsrmi	r3, r3, #1
 800c3f8:	089b      	lsrpl	r3, r3, #2
 800c3fa:	2001      	movmi	r0, #1
 800c3fc:	600b      	strmi	r3, [r1, #0]
 800c3fe:	bf5c      	itt	pl
 800c400:	600b      	strpl	r3, [r1, #0]
 800c402:	2002      	movpl	r0, #2
 800c404:	4770      	bx	lr
 800c406:	b298      	uxth	r0, r3
 800c408:	b9b0      	cbnz	r0, 800c438 <__lo0bits+0x54>
 800c40a:	0c1b      	lsrs	r3, r3, #16
 800c40c:	2010      	movs	r0, #16
 800c40e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c412:	bf04      	itt	eq
 800c414:	0a1b      	lsreq	r3, r3, #8
 800c416:	3008      	addeq	r0, #8
 800c418:	071a      	lsls	r2, r3, #28
 800c41a:	bf04      	itt	eq
 800c41c:	091b      	lsreq	r3, r3, #4
 800c41e:	3004      	addeq	r0, #4
 800c420:	079a      	lsls	r2, r3, #30
 800c422:	bf04      	itt	eq
 800c424:	089b      	lsreq	r3, r3, #2
 800c426:	3002      	addeq	r0, #2
 800c428:	07da      	lsls	r2, r3, #31
 800c42a:	d403      	bmi.n	800c434 <__lo0bits+0x50>
 800c42c:	085b      	lsrs	r3, r3, #1
 800c42e:	f100 0001 	add.w	r0, r0, #1
 800c432:	d005      	beq.n	800c440 <__lo0bits+0x5c>
 800c434:	600b      	str	r3, [r1, #0]
 800c436:	4770      	bx	lr
 800c438:	4610      	mov	r0, r2
 800c43a:	e7e8      	b.n	800c40e <__lo0bits+0x2a>
 800c43c:	2000      	movs	r0, #0
 800c43e:	4770      	bx	lr
 800c440:	2020      	movs	r0, #32
 800c442:	4770      	bx	lr

0800c444 <__i2b>:
 800c444:	b510      	push	{r4, lr}
 800c446:	460c      	mov	r4, r1
 800c448:	2101      	movs	r1, #1
 800c44a:	f7ff feb5 	bl	800c1b8 <_Balloc>
 800c44e:	4602      	mov	r2, r0
 800c450:	b928      	cbnz	r0, 800c45e <__i2b+0x1a>
 800c452:	4b05      	ldr	r3, [pc, #20]	; (800c468 <__i2b+0x24>)
 800c454:	4805      	ldr	r0, [pc, #20]	; (800c46c <__i2b+0x28>)
 800c456:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c45a:	f000 fdb5 	bl	800cfc8 <__assert_func>
 800c45e:	2301      	movs	r3, #1
 800c460:	6144      	str	r4, [r0, #20]
 800c462:	6103      	str	r3, [r0, #16]
 800c464:	bd10      	pop	{r4, pc}
 800c466:	bf00      	nop
 800c468:	0800dda4 	.word	0x0800dda4
 800c46c:	0800de34 	.word	0x0800de34

0800c470 <__multiply>:
 800c470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c474:	4614      	mov	r4, r2
 800c476:	690a      	ldr	r2, [r1, #16]
 800c478:	6923      	ldr	r3, [r4, #16]
 800c47a:	429a      	cmp	r2, r3
 800c47c:	bfb8      	it	lt
 800c47e:	460b      	movlt	r3, r1
 800c480:	460d      	mov	r5, r1
 800c482:	bfbc      	itt	lt
 800c484:	4625      	movlt	r5, r4
 800c486:	461c      	movlt	r4, r3
 800c488:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c48c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c490:	68ab      	ldr	r3, [r5, #8]
 800c492:	6869      	ldr	r1, [r5, #4]
 800c494:	eb0a 0709 	add.w	r7, sl, r9
 800c498:	42bb      	cmp	r3, r7
 800c49a:	b085      	sub	sp, #20
 800c49c:	bfb8      	it	lt
 800c49e:	3101      	addlt	r1, #1
 800c4a0:	f7ff fe8a 	bl	800c1b8 <_Balloc>
 800c4a4:	b930      	cbnz	r0, 800c4b4 <__multiply+0x44>
 800c4a6:	4602      	mov	r2, r0
 800c4a8:	4b42      	ldr	r3, [pc, #264]	; (800c5b4 <__multiply+0x144>)
 800c4aa:	4843      	ldr	r0, [pc, #268]	; (800c5b8 <__multiply+0x148>)
 800c4ac:	f240 115d 	movw	r1, #349	; 0x15d
 800c4b0:	f000 fd8a 	bl	800cfc8 <__assert_func>
 800c4b4:	f100 0614 	add.w	r6, r0, #20
 800c4b8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c4bc:	4633      	mov	r3, r6
 800c4be:	2200      	movs	r2, #0
 800c4c0:	4543      	cmp	r3, r8
 800c4c2:	d31e      	bcc.n	800c502 <__multiply+0x92>
 800c4c4:	f105 0c14 	add.w	ip, r5, #20
 800c4c8:	f104 0314 	add.w	r3, r4, #20
 800c4cc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c4d0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c4d4:	9202      	str	r2, [sp, #8]
 800c4d6:	ebac 0205 	sub.w	r2, ip, r5
 800c4da:	3a15      	subs	r2, #21
 800c4dc:	f022 0203 	bic.w	r2, r2, #3
 800c4e0:	3204      	adds	r2, #4
 800c4e2:	f105 0115 	add.w	r1, r5, #21
 800c4e6:	458c      	cmp	ip, r1
 800c4e8:	bf38      	it	cc
 800c4ea:	2204      	movcc	r2, #4
 800c4ec:	9201      	str	r2, [sp, #4]
 800c4ee:	9a02      	ldr	r2, [sp, #8]
 800c4f0:	9303      	str	r3, [sp, #12]
 800c4f2:	429a      	cmp	r2, r3
 800c4f4:	d808      	bhi.n	800c508 <__multiply+0x98>
 800c4f6:	2f00      	cmp	r7, #0
 800c4f8:	dc55      	bgt.n	800c5a6 <__multiply+0x136>
 800c4fa:	6107      	str	r7, [r0, #16]
 800c4fc:	b005      	add	sp, #20
 800c4fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c502:	f843 2b04 	str.w	r2, [r3], #4
 800c506:	e7db      	b.n	800c4c0 <__multiply+0x50>
 800c508:	f8b3 a000 	ldrh.w	sl, [r3]
 800c50c:	f1ba 0f00 	cmp.w	sl, #0
 800c510:	d020      	beq.n	800c554 <__multiply+0xe4>
 800c512:	f105 0e14 	add.w	lr, r5, #20
 800c516:	46b1      	mov	r9, r6
 800c518:	2200      	movs	r2, #0
 800c51a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c51e:	f8d9 b000 	ldr.w	fp, [r9]
 800c522:	b2a1      	uxth	r1, r4
 800c524:	fa1f fb8b 	uxth.w	fp, fp
 800c528:	fb0a b101 	mla	r1, sl, r1, fp
 800c52c:	4411      	add	r1, r2
 800c52e:	f8d9 2000 	ldr.w	r2, [r9]
 800c532:	0c24      	lsrs	r4, r4, #16
 800c534:	0c12      	lsrs	r2, r2, #16
 800c536:	fb0a 2404 	mla	r4, sl, r4, r2
 800c53a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c53e:	b289      	uxth	r1, r1
 800c540:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c544:	45f4      	cmp	ip, lr
 800c546:	f849 1b04 	str.w	r1, [r9], #4
 800c54a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c54e:	d8e4      	bhi.n	800c51a <__multiply+0xaa>
 800c550:	9901      	ldr	r1, [sp, #4]
 800c552:	5072      	str	r2, [r6, r1]
 800c554:	9a03      	ldr	r2, [sp, #12]
 800c556:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c55a:	3304      	adds	r3, #4
 800c55c:	f1b9 0f00 	cmp.w	r9, #0
 800c560:	d01f      	beq.n	800c5a2 <__multiply+0x132>
 800c562:	6834      	ldr	r4, [r6, #0]
 800c564:	f105 0114 	add.w	r1, r5, #20
 800c568:	46b6      	mov	lr, r6
 800c56a:	f04f 0a00 	mov.w	sl, #0
 800c56e:	880a      	ldrh	r2, [r1, #0]
 800c570:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c574:	fb09 b202 	mla	r2, r9, r2, fp
 800c578:	4492      	add	sl, r2
 800c57a:	b2a4      	uxth	r4, r4
 800c57c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c580:	f84e 4b04 	str.w	r4, [lr], #4
 800c584:	f851 4b04 	ldr.w	r4, [r1], #4
 800c588:	f8be 2000 	ldrh.w	r2, [lr]
 800c58c:	0c24      	lsrs	r4, r4, #16
 800c58e:	fb09 2404 	mla	r4, r9, r4, r2
 800c592:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c596:	458c      	cmp	ip, r1
 800c598:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c59c:	d8e7      	bhi.n	800c56e <__multiply+0xfe>
 800c59e:	9a01      	ldr	r2, [sp, #4]
 800c5a0:	50b4      	str	r4, [r6, r2]
 800c5a2:	3604      	adds	r6, #4
 800c5a4:	e7a3      	b.n	800c4ee <__multiply+0x7e>
 800c5a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d1a5      	bne.n	800c4fa <__multiply+0x8a>
 800c5ae:	3f01      	subs	r7, #1
 800c5b0:	e7a1      	b.n	800c4f6 <__multiply+0x86>
 800c5b2:	bf00      	nop
 800c5b4:	0800dda4 	.word	0x0800dda4
 800c5b8:	0800de34 	.word	0x0800de34

0800c5bc <__pow5mult>:
 800c5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5c0:	4615      	mov	r5, r2
 800c5c2:	f012 0203 	ands.w	r2, r2, #3
 800c5c6:	4606      	mov	r6, r0
 800c5c8:	460f      	mov	r7, r1
 800c5ca:	d007      	beq.n	800c5dc <__pow5mult+0x20>
 800c5cc:	4c25      	ldr	r4, [pc, #148]	; (800c664 <__pow5mult+0xa8>)
 800c5ce:	3a01      	subs	r2, #1
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c5d6:	f7ff fe51 	bl	800c27c <__multadd>
 800c5da:	4607      	mov	r7, r0
 800c5dc:	10ad      	asrs	r5, r5, #2
 800c5de:	d03d      	beq.n	800c65c <__pow5mult+0xa0>
 800c5e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c5e2:	b97c      	cbnz	r4, 800c604 <__pow5mult+0x48>
 800c5e4:	2010      	movs	r0, #16
 800c5e6:	f7ff fdbf 	bl	800c168 <malloc>
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	6270      	str	r0, [r6, #36]	; 0x24
 800c5ee:	b928      	cbnz	r0, 800c5fc <__pow5mult+0x40>
 800c5f0:	4b1d      	ldr	r3, [pc, #116]	; (800c668 <__pow5mult+0xac>)
 800c5f2:	481e      	ldr	r0, [pc, #120]	; (800c66c <__pow5mult+0xb0>)
 800c5f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c5f8:	f000 fce6 	bl	800cfc8 <__assert_func>
 800c5fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c600:	6004      	str	r4, [r0, #0]
 800c602:	60c4      	str	r4, [r0, #12]
 800c604:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c608:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c60c:	b94c      	cbnz	r4, 800c622 <__pow5mult+0x66>
 800c60e:	f240 2171 	movw	r1, #625	; 0x271
 800c612:	4630      	mov	r0, r6
 800c614:	f7ff ff16 	bl	800c444 <__i2b>
 800c618:	2300      	movs	r3, #0
 800c61a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c61e:	4604      	mov	r4, r0
 800c620:	6003      	str	r3, [r0, #0]
 800c622:	f04f 0900 	mov.w	r9, #0
 800c626:	07eb      	lsls	r3, r5, #31
 800c628:	d50a      	bpl.n	800c640 <__pow5mult+0x84>
 800c62a:	4639      	mov	r1, r7
 800c62c:	4622      	mov	r2, r4
 800c62e:	4630      	mov	r0, r6
 800c630:	f7ff ff1e 	bl	800c470 <__multiply>
 800c634:	4639      	mov	r1, r7
 800c636:	4680      	mov	r8, r0
 800c638:	4630      	mov	r0, r6
 800c63a:	f7ff fdfd 	bl	800c238 <_Bfree>
 800c63e:	4647      	mov	r7, r8
 800c640:	106d      	asrs	r5, r5, #1
 800c642:	d00b      	beq.n	800c65c <__pow5mult+0xa0>
 800c644:	6820      	ldr	r0, [r4, #0]
 800c646:	b938      	cbnz	r0, 800c658 <__pow5mult+0x9c>
 800c648:	4622      	mov	r2, r4
 800c64a:	4621      	mov	r1, r4
 800c64c:	4630      	mov	r0, r6
 800c64e:	f7ff ff0f 	bl	800c470 <__multiply>
 800c652:	6020      	str	r0, [r4, #0]
 800c654:	f8c0 9000 	str.w	r9, [r0]
 800c658:	4604      	mov	r4, r0
 800c65a:	e7e4      	b.n	800c626 <__pow5mult+0x6a>
 800c65c:	4638      	mov	r0, r7
 800c65e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c662:	bf00      	nop
 800c664:	0800df88 	.word	0x0800df88
 800c668:	0800dd2e 	.word	0x0800dd2e
 800c66c:	0800de34 	.word	0x0800de34

0800c670 <__lshift>:
 800c670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c674:	460c      	mov	r4, r1
 800c676:	6849      	ldr	r1, [r1, #4]
 800c678:	6923      	ldr	r3, [r4, #16]
 800c67a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c67e:	68a3      	ldr	r3, [r4, #8]
 800c680:	4607      	mov	r7, r0
 800c682:	4691      	mov	r9, r2
 800c684:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c688:	f108 0601 	add.w	r6, r8, #1
 800c68c:	42b3      	cmp	r3, r6
 800c68e:	db0b      	blt.n	800c6a8 <__lshift+0x38>
 800c690:	4638      	mov	r0, r7
 800c692:	f7ff fd91 	bl	800c1b8 <_Balloc>
 800c696:	4605      	mov	r5, r0
 800c698:	b948      	cbnz	r0, 800c6ae <__lshift+0x3e>
 800c69a:	4602      	mov	r2, r0
 800c69c:	4b28      	ldr	r3, [pc, #160]	; (800c740 <__lshift+0xd0>)
 800c69e:	4829      	ldr	r0, [pc, #164]	; (800c744 <__lshift+0xd4>)
 800c6a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c6a4:	f000 fc90 	bl	800cfc8 <__assert_func>
 800c6a8:	3101      	adds	r1, #1
 800c6aa:	005b      	lsls	r3, r3, #1
 800c6ac:	e7ee      	b.n	800c68c <__lshift+0x1c>
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	f100 0114 	add.w	r1, r0, #20
 800c6b4:	f100 0210 	add.w	r2, r0, #16
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	4553      	cmp	r3, sl
 800c6bc:	db33      	blt.n	800c726 <__lshift+0xb6>
 800c6be:	6920      	ldr	r0, [r4, #16]
 800c6c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c6c4:	f104 0314 	add.w	r3, r4, #20
 800c6c8:	f019 091f 	ands.w	r9, r9, #31
 800c6cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c6d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c6d4:	d02b      	beq.n	800c72e <__lshift+0xbe>
 800c6d6:	f1c9 0e20 	rsb	lr, r9, #32
 800c6da:	468a      	mov	sl, r1
 800c6dc:	2200      	movs	r2, #0
 800c6de:	6818      	ldr	r0, [r3, #0]
 800c6e0:	fa00 f009 	lsl.w	r0, r0, r9
 800c6e4:	4302      	orrs	r2, r0
 800c6e6:	f84a 2b04 	str.w	r2, [sl], #4
 800c6ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6ee:	459c      	cmp	ip, r3
 800c6f0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c6f4:	d8f3      	bhi.n	800c6de <__lshift+0x6e>
 800c6f6:	ebac 0304 	sub.w	r3, ip, r4
 800c6fa:	3b15      	subs	r3, #21
 800c6fc:	f023 0303 	bic.w	r3, r3, #3
 800c700:	3304      	adds	r3, #4
 800c702:	f104 0015 	add.w	r0, r4, #21
 800c706:	4584      	cmp	ip, r0
 800c708:	bf38      	it	cc
 800c70a:	2304      	movcc	r3, #4
 800c70c:	50ca      	str	r2, [r1, r3]
 800c70e:	b10a      	cbz	r2, 800c714 <__lshift+0xa4>
 800c710:	f108 0602 	add.w	r6, r8, #2
 800c714:	3e01      	subs	r6, #1
 800c716:	4638      	mov	r0, r7
 800c718:	612e      	str	r6, [r5, #16]
 800c71a:	4621      	mov	r1, r4
 800c71c:	f7ff fd8c 	bl	800c238 <_Bfree>
 800c720:	4628      	mov	r0, r5
 800c722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c726:	f842 0f04 	str.w	r0, [r2, #4]!
 800c72a:	3301      	adds	r3, #1
 800c72c:	e7c5      	b.n	800c6ba <__lshift+0x4a>
 800c72e:	3904      	subs	r1, #4
 800c730:	f853 2b04 	ldr.w	r2, [r3], #4
 800c734:	f841 2f04 	str.w	r2, [r1, #4]!
 800c738:	459c      	cmp	ip, r3
 800c73a:	d8f9      	bhi.n	800c730 <__lshift+0xc0>
 800c73c:	e7ea      	b.n	800c714 <__lshift+0xa4>
 800c73e:	bf00      	nop
 800c740:	0800dda4 	.word	0x0800dda4
 800c744:	0800de34 	.word	0x0800de34

0800c748 <__mcmp>:
 800c748:	b530      	push	{r4, r5, lr}
 800c74a:	6902      	ldr	r2, [r0, #16]
 800c74c:	690c      	ldr	r4, [r1, #16]
 800c74e:	1b12      	subs	r2, r2, r4
 800c750:	d10e      	bne.n	800c770 <__mcmp+0x28>
 800c752:	f100 0314 	add.w	r3, r0, #20
 800c756:	3114      	adds	r1, #20
 800c758:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c75c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c760:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c764:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c768:	42a5      	cmp	r5, r4
 800c76a:	d003      	beq.n	800c774 <__mcmp+0x2c>
 800c76c:	d305      	bcc.n	800c77a <__mcmp+0x32>
 800c76e:	2201      	movs	r2, #1
 800c770:	4610      	mov	r0, r2
 800c772:	bd30      	pop	{r4, r5, pc}
 800c774:	4283      	cmp	r3, r0
 800c776:	d3f3      	bcc.n	800c760 <__mcmp+0x18>
 800c778:	e7fa      	b.n	800c770 <__mcmp+0x28>
 800c77a:	f04f 32ff 	mov.w	r2, #4294967295
 800c77e:	e7f7      	b.n	800c770 <__mcmp+0x28>

0800c780 <__mdiff>:
 800c780:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c784:	460c      	mov	r4, r1
 800c786:	4606      	mov	r6, r0
 800c788:	4611      	mov	r1, r2
 800c78a:	4620      	mov	r0, r4
 800c78c:	4617      	mov	r7, r2
 800c78e:	f7ff ffdb 	bl	800c748 <__mcmp>
 800c792:	1e05      	subs	r5, r0, #0
 800c794:	d110      	bne.n	800c7b8 <__mdiff+0x38>
 800c796:	4629      	mov	r1, r5
 800c798:	4630      	mov	r0, r6
 800c79a:	f7ff fd0d 	bl	800c1b8 <_Balloc>
 800c79e:	b930      	cbnz	r0, 800c7ae <__mdiff+0x2e>
 800c7a0:	4b39      	ldr	r3, [pc, #228]	; (800c888 <__mdiff+0x108>)
 800c7a2:	4602      	mov	r2, r0
 800c7a4:	f240 2132 	movw	r1, #562	; 0x232
 800c7a8:	4838      	ldr	r0, [pc, #224]	; (800c88c <__mdiff+0x10c>)
 800c7aa:	f000 fc0d 	bl	800cfc8 <__assert_func>
 800c7ae:	2301      	movs	r3, #1
 800c7b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c7b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7b8:	bfa4      	itt	ge
 800c7ba:	463b      	movge	r3, r7
 800c7bc:	4627      	movge	r7, r4
 800c7be:	4630      	mov	r0, r6
 800c7c0:	6879      	ldr	r1, [r7, #4]
 800c7c2:	bfa6      	itte	ge
 800c7c4:	461c      	movge	r4, r3
 800c7c6:	2500      	movge	r5, #0
 800c7c8:	2501      	movlt	r5, #1
 800c7ca:	f7ff fcf5 	bl	800c1b8 <_Balloc>
 800c7ce:	b920      	cbnz	r0, 800c7da <__mdiff+0x5a>
 800c7d0:	4b2d      	ldr	r3, [pc, #180]	; (800c888 <__mdiff+0x108>)
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c7d8:	e7e6      	b.n	800c7a8 <__mdiff+0x28>
 800c7da:	693e      	ldr	r6, [r7, #16]
 800c7dc:	60c5      	str	r5, [r0, #12]
 800c7de:	6925      	ldr	r5, [r4, #16]
 800c7e0:	f107 0114 	add.w	r1, r7, #20
 800c7e4:	f104 0914 	add.w	r9, r4, #20
 800c7e8:	f100 0e14 	add.w	lr, r0, #20
 800c7ec:	f107 0210 	add.w	r2, r7, #16
 800c7f0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c7f4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c7f8:	46f2      	mov	sl, lr
 800c7fa:	2700      	movs	r7, #0
 800c7fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800c800:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c804:	fa1f f883 	uxth.w	r8, r3
 800c808:	fa17 f78b 	uxtah	r7, r7, fp
 800c80c:	0c1b      	lsrs	r3, r3, #16
 800c80e:	eba7 0808 	sub.w	r8, r7, r8
 800c812:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c816:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c81a:	fa1f f888 	uxth.w	r8, r8
 800c81e:	141f      	asrs	r7, r3, #16
 800c820:	454d      	cmp	r5, r9
 800c822:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c826:	f84a 3b04 	str.w	r3, [sl], #4
 800c82a:	d8e7      	bhi.n	800c7fc <__mdiff+0x7c>
 800c82c:	1b2b      	subs	r3, r5, r4
 800c82e:	3b15      	subs	r3, #21
 800c830:	f023 0303 	bic.w	r3, r3, #3
 800c834:	3304      	adds	r3, #4
 800c836:	3415      	adds	r4, #21
 800c838:	42a5      	cmp	r5, r4
 800c83a:	bf38      	it	cc
 800c83c:	2304      	movcc	r3, #4
 800c83e:	4419      	add	r1, r3
 800c840:	4473      	add	r3, lr
 800c842:	469e      	mov	lr, r3
 800c844:	460d      	mov	r5, r1
 800c846:	4565      	cmp	r5, ip
 800c848:	d30e      	bcc.n	800c868 <__mdiff+0xe8>
 800c84a:	f10c 0203 	add.w	r2, ip, #3
 800c84e:	1a52      	subs	r2, r2, r1
 800c850:	f022 0203 	bic.w	r2, r2, #3
 800c854:	3903      	subs	r1, #3
 800c856:	458c      	cmp	ip, r1
 800c858:	bf38      	it	cc
 800c85a:	2200      	movcc	r2, #0
 800c85c:	441a      	add	r2, r3
 800c85e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c862:	b17b      	cbz	r3, 800c884 <__mdiff+0x104>
 800c864:	6106      	str	r6, [r0, #16]
 800c866:	e7a5      	b.n	800c7b4 <__mdiff+0x34>
 800c868:	f855 8b04 	ldr.w	r8, [r5], #4
 800c86c:	fa17 f488 	uxtah	r4, r7, r8
 800c870:	1422      	asrs	r2, r4, #16
 800c872:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c876:	b2a4      	uxth	r4, r4
 800c878:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c87c:	f84e 4b04 	str.w	r4, [lr], #4
 800c880:	1417      	asrs	r7, r2, #16
 800c882:	e7e0      	b.n	800c846 <__mdiff+0xc6>
 800c884:	3e01      	subs	r6, #1
 800c886:	e7ea      	b.n	800c85e <__mdiff+0xde>
 800c888:	0800dda4 	.word	0x0800dda4
 800c88c:	0800de34 	.word	0x0800de34

0800c890 <__ulp>:
 800c890:	b082      	sub	sp, #8
 800c892:	ed8d 0b00 	vstr	d0, [sp]
 800c896:	9b01      	ldr	r3, [sp, #4]
 800c898:	4912      	ldr	r1, [pc, #72]	; (800c8e4 <__ulp+0x54>)
 800c89a:	4019      	ands	r1, r3
 800c89c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c8a0:	2900      	cmp	r1, #0
 800c8a2:	dd05      	ble.n	800c8b0 <__ulp+0x20>
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	460b      	mov	r3, r1
 800c8a8:	ec43 2b10 	vmov	d0, r2, r3
 800c8ac:	b002      	add	sp, #8
 800c8ae:	4770      	bx	lr
 800c8b0:	4249      	negs	r1, r1
 800c8b2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c8b6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c8ba:	f04f 0200 	mov.w	r2, #0
 800c8be:	f04f 0300 	mov.w	r3, #0
 800c8c2:	da04      	bge.n	800c8ce <__ulp+0x3e>
 800c8c4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c8c8:	fa41 f300 	asr.w	r3, r1, r0
 800c8cc:	e7ec      	b.n	800c8a8 <__ulp+0x18>
 800c8ce:	f1a0 0114 	sub.w	r1, r0, #20
 800c8d2:	291e      	cmp	r1, #30
 800c8d4:	bfda      	itte	le
 800c8d6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c8da:	fa20 f101 	lsrle.w	r1, r0, r1
 800c8de:	2101      	movgt	r1, #1
 800c8e0:	460a      	mov	r2, r1
 800c8e2:	e7e1      	b.n	800c8a8 <__ulp+0x18>
 800c8e4:	7ff00000 	.word	0x7ff00000

0800c8e8 <__b2d>:
 800c8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ea:	6905      	ldr	r5, [r0, #16]
 800c8ec:	f100 0714 	add.w	r7, r0, #20
 800c8f0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c8f4:	1f2e      	subs	r6, r5, #4
 800c8f6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c8fa:	4620      	mov	r0, r4
 800c8fc:	f7ff fd52 	bl	800c3a4 <__hi0bits>
 800c900:	f1c0 0320 	rsb	r3, r0, #32
 800c904:	280a      	cmp	r0, #10
 800c906:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c984 <__b2d+0x9c>
 800c90a:	600b      	str	r3, [r1, #0]
 800c90c:	dc14      	bgt.n	800c938 <__b2d+0x50>
 800c90e:	f1c0 0e0b 	rsb	lr, r0, #11
 800c912:	fa24 f10e 	lsr.w	r1, r4, lr
 800c916:	42b7      	cmp	r7, r6
 800c918:	ea41 030c 	orr.w	r3, r1, ip
 800c91c:	bf34      	ite	cc
 800c91e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c922:	2100      	movcs	r1, #0
 800c924:	3015      	adds	r0, #21
 800c926:	fa04 f000 	lsl.w	r0, r4, r0
 800c92a:	fa21 f10e 	lsr.w	r1, r1, lr
 800c92e:	ea40 0201 	orr.w	r2, r0, r1
 800c932:	ec43 2b10 	vmov	d0, r2, r3
 800c936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c938:	42b7      	cmp	r7, r6
 800c93a:	bf3a      	itte	cc
 800c93c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c940:	f1a5 0608 	subcc.w	r6, r5, #8
 800c944:	2100      	movcs	r1, #0
 800c946:	380b      	subs	r0, #11
 800c948:	d017      	beq.n	800c97a <__b2d+0x92>
 800c94a:	f1c0 0c20 	rsb	ip, r0, #32
 800c94e:	fa04 f500 	lsl.w	r5, r4, r0
 800c952:	42be      	cmp	r6, r7
 800c954:	fa21 f40c 	lsr.w	r4, r1, ip
 800c958:	ea45 0504 	orr.w	r5, r5, r4
 800c95c:	bf8c      	ite	hi
 800c95e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c962:	2400      	movls	r4, #0
 800c964:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c968:	fa01 f000 	lsl.w	r0, r1, r0
 800c96c:	fa24 f40c 	lsr.w	r4, r4, ip
 800c970:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c974:	ea40 0204 	orr.w	r2, r0, r4
 800c978:	e7db      	b.n	800c932 <__b2d+0x4a>
 800c97a:	ea44 030c 	orr.w	r3, r4, ip
 800c97e:	460a      	mov	r2, r1
 800c980:	e7d7      	b.n	800c932 <__b2d+0x4a>
 800c982:	bf00      	nop
 800c984:	3ff00000 	.word	0x3ff00000

0800c988 <__d2b>:
 800c988:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c98c:	4689      	mov	r9, r1
 800c98e:	2101      	movs	r1, #1
 800c990:	ec57 6b10 	vmov	r6, r7, d0
 800c994:	4690      	mov	r8, r2
 800c996:	f7ff fc0f 	bl	800c1b8 <_Balloc>
 800c99a:	4604      	mov	r4, r0
 800c99c:	b930      	cbnz	r0, 800c9ac <__d2b+0x24>
 800c99e:	4602      	mov	r2, r0
 800c9a0:	4b25      	ldr	r3, [pc, #148]	; (800ca38 <__d2b+0xb0>)
 800c9a2:	4826      	ldr	r0, [pc, #152]	; (800ca3c <__d2b+0xb4>)
 800c9a4:	f240 310a 	movw	r1, #778	; 0x30a
 800c9a8:	f000 fb0e 	bl	800cfc8 <__assert_func>
 800c9ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c9b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c9b4:	bb35      	cbnz	r5, 800ca04 <__d2b+0x7c>
 800c9b6:	2e00      	cmp	r6, #0
 800c9b8:	9301      	str	r3, [sp, #4]
 800c9ba:	d028      	beq.n	800ca0e <__d2b+0x86>
 800c9bc:	4668      	mov	r0, sp
 800c9be:	9600      	str	r6, [sp, #0]
 800c9c0:	f7ff fd10 	bl	800c3e4 <__lo0bits>
 800c9c4:	9900      	ldr	r1, [sp, #0]
 800c9c6:	b300      	cbz	r0, 800ca0a <__d2b+0x82>
 800c9c8:	9a01      	ldr	r2, [sp, #4]
 800c9ca:	f1c0 0320 	rsb	r3, r0, #32
 800c9ce:	fa02 f303 	lsl.w	r3, r2, r3
 800c9d2:	430b      	orrs	r3, r1
 800c9d4:	40c2      	lsrs	r2, r0
 800c9d6:	6163      	str	r3, [r4, #20]
 800c9d8:	9201      	str	r2, [sp, #4]
 800c9da:	9b01      	ldr	r3, [sp, #4]
 800c9dc:	61a3      	str	r3, [r4, #24]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	bf14      	ite	ne
 800c9e2:	2202      	movne	r2, #2
 800c9e4:	2201      	moveq	r2, #1
 800c9e6:	6122      	str	r2, [r4, #16]
 800c9e8:	b1d5      	cbz	r5, 800ca20 <__d2b+0x98>
 800c9ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c9ee:	4405      	add	r5, r0
 800c9f0:	f8c9 5000 	str.w	r5, [r9]
 800c9f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c9f8:	f8c8 0000 	str.w	r0, [r8]
 800c9fc:	4620      	mov	r0, r4
 800c9fe:	b003      	add	sp, #12
 800ca00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ca08:	e7d5      	b.n	800c9b6 <__d2b+0x2e>
 800ca0a:	6161      	str	r1, [r4, #20]
 800ca0c:	e7e5      	b.n	800c9da <__d2b+0x52>
 800ca0e:	a801      	add	r0, sp, #4
 800ca10:	f7ff fce8 	bl	800c3e4 <__lo0bits>
 800ca14:	9b01      	ldr	r3, [sp, #4]
 800ca16:	6163      	str	r3, [r4, #20]
 800ca18:	2201      	movs	r2, #1
 800ca1a:	6122      	str	r2, [r4, #16]
 800ca1c:	3020      	adds	r0, #32
 800ca1e:	e7e3      	b.n	800c9e8 <__d2b+0x60>
 800ca20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ca24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ca28:	f8c9 0000 	str.w	r0, [r9]
 800ca2c:	6918      	ldr	r0, [r3, #16]
 800ca2e:	f7ff fcb9 	bl	800c3a4 <__hi0bits>
 800ca32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ca36:	e7df      	b.n	800c9f8 <__d2b+0x70>
 800ca38:	0800dda4 	.word	0x0800dda4
 800ca3c:	0800de34 	.word	0x0800de34

0800ca40 <__ratio>:
 800ca40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca44:	4688      	mov	r8, r1
 800ca46:	4669      	mov	r1, sp
 800ca48:	4681      	mov	r9, r0
 800ca4a:	f7ff ff4d 	bl	800c8e8 <__b2d>
 800ca4e:	a901      	add	r1, sp, #4
 800ca50:	4640      	mov	r0, r8
 800ca52:	ec55 4b10 	vmov	r4, r5, d0
 800ca56:	f7ff ff47 	bl	800c8e8 <__b2d>
 800ca5a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ca5e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ca62:	eba3 0c02 	sub.w	ip, r3, r2
 800ca66:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ca6a:	1a9b      	subs	r3, r3, r2
 800ca6c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ca70:	ec51 0b10 	vmov	r0, r1, d0
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	bfd6      	itet	le
 800ca78:	460a      	movle	r2, r1
 800ca7a:	462a      	movgt	r2, r5
 800ca7c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ca80:	468b      	mov	fp, r1
 800ca82:	462f      	mov	r7, r5
 800ca84:	bfd4      	ite	le
 800ca86:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ca8a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ca8e:	4620      	mov	r0, r4
 800ca90:	ee10 2a10 	vmov	r2, s0
 800ca94:	465b      	mov	r3, fp
 800ca96:	4639      	mov	r1, r7
 800ca98:	f7f3 fef8 	bl	800088c <__aeabi_ddiv>
 800ca9c:	ec41 0b10 	vmov	d0, r0, r1
 800caa0:	b003      	add	sp, #12
 800caa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800caa6 <__copybits>:
 800caa6:	3901      	subs	r1, #1
 800caa8:	b570      	push	{r4, r5, r6, lr}
 800caaa:	1149      	asrs	r1, r1, #5
 800caac:	6914      	ldr	r4, [r2, #16]
 800caae:	3101      	adds	r1, #1
 800cab0:	f102 0314 	add.w	r3, r2, #20
 800cab4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cab8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cabc:	1f05      	subs	r5, r0, #4
 800cabe:	42a3      	cmp	r3, r4
 800cac0:	d30c      	bcc.n	800cadc <__copybits+0x36>
 800cac2:	1aa3      	subs	r3, r4, r2
 800cac4:	3b11      	subs	r3, #17
 800cac6:	f023 0303 	bic.w	r3, r3, #3
 800caca:	3211      	adds	r2, #17
 800cacc:	42a2      	cmp	r2, r4
 800cace:	bf88      	it	hi
 800cad0:	2300      	movhi	r3, #0
 800cad2:	4418      	add	r0, r3
 800cad4:	2300      	movs	r3, #0
 800cad6:	4288      	cmp	r0, r1
 800cad8:	d305      	bcc.n	800cae6 <__copybits+0x40>
 800cada:	bd70      	pop	{r4, r5, r6, pc}
 800cadc:	f853 6b04 	ldr.w	r6, [r3], #4
 800cae0:	f845 6f04 	str.w	r6, [r5, #4]!
 800cae4:	e7eb      	b.n	800cabe <__copybits+0x18>
 800cae6:	f840 3b04 	str.w	r3, [r0], #4
 800caea:	e7f4      	b.n	800cad6 <__copybits+0x30>

0800caec <__any_on>:
 800caec:	f100 0214 	add.w	r2, r0, #20
 800caf0:	6900      	ldr	r0, [r0, #16]
 800caf2:	114b      	asrs	r3, r1, #5
 800caf4:	4298      	cmp	r0, r3
 800caf6:	b510      	push	{r4, lr}
 800caf8:	db11      	blt.n	800cb1e <__any_on+0x32>
 800cafa:	dd0a      	ble.n	800cb12 <__any_on+0x26>
 800cafc:	f011 011f 	ands.w	r1, r1, #31
 800cb00:	d007      	beq.n	800cb12 <__any_on+0x26>
 800cb02:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cb06:	fa24 f001 	lsr.w	r0, r4, r1
 800cb0a:	fa00 f101 	lsl.w	r1, r0, r1
 800cb0e:	428c      	cmp	r4, r1
 800cb10:	d10b      	bne.n	800cb2a <__any_on+0x3e>
 800cb12:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cb16:	4293      	cmp	r3, r2
 800cb18:	d803      	bhi.n	800cb22 <__any_on+0x36>
 800cb1a:	2000      	movs	r0, #0
 800cb1c:	bd10      	pop	{r4, pc}
 800cb1e:	4603      	mov	r3, r0
 800cb20:	e7f7      	b.n	800cb12 <__any_on+0x26>
 800cb22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cb26:	2900      	cmp	r1, #0
 800cb28:	d0f5      	beq.n	800cb16 <__any_on+0x2a>
 800cb2a:	2001      	movs	r0, #1
 800cb2c:	e7f6      	b.n	800cb1c <__any_on+0x30>

0800cb2e <_calloc_r>:
 800cb2e:	b513      	push	{r0, r1, r4, lr}
 800cb30:	434a      	muls	r2, r1
 800cb32:	4611      	mov	r1, r2
 800cb34:	9201      	str	r2, [sp, #4]
 800cb36:	f000 f859 	bl	800cbec <_malloc_r>
 800cb3a:	4604      	mov	r4, r0
 800cb3c:	b118      	cbz	r0, 800cb46 <_calloc_r+0x18>
 800cb3e:	9a01      	ldr	r2, [sp, #4]
 800cb40:	2100      	movs	r1, #0
 800cb42:	f7fc fbc9 	bl	80092d8 <memset>
 800cb46:	4620      	mov	r0, r4
 800cb48:	b002      	add	sp, #8
 800cb4a:	bd10      	pop	{r4, pc}

0800cb4c <_free_r>:
 800cb4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cb4e:	2900      	cmp	r1, #0
 800cb50:	d048      	beq.n	800cbe4 <_free_r+0x98>
 800cb52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb56:	9001      	str	r0, [sp, #4]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	f1a1 0404 	sub.w	r4, r1, #4
 800cb5e:	bfb8      	it	lt
 800cb60:	18e4      	addlt	r4, r4, r3
 800cb62:	f000 fa7b 	bl	800d05c <__malloc_lock>
 800cb66:	4a20      	ldr	r2, [pc, #128]	; (800cbe8 <_free_r+0x9c>)
 800cb68:	9801      	ldr	r0, [sp, #4]
 800cb6a:	6813      	ldr	r3, [r2, #0]
 800cb6c:	4615      	mov	r5, r2
 800cb6e:	b933      	cbnz	r3, 800cb7e <_free_r+0x32>
 800cb70:	6063      	str	r3, [r4, #4]
 800cb72:	6014      	str	r4, [r2, #0]
 800cb74:	b003      	add	sp, #12
 800cb76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb7a:	f000 ba75 	b.w	800d068 <__malloc_unlock>
 800cb7e:	42a3      	cmp	r3, r4
 800cb80:	d90b      	bls.n	800cb9a <_free_r+0x4e>
 800cb82:	6821      	ldr	r1, [r4, #0]
 800cb84:	1862      	adds	r2, r4, r1
 800cb86:	4293      	cmp	r3, r2
 800cb88:	bf04      	itt	eq
 800cb8a:	681a      	ldreq	r2, [r3, #0]
 800cb8c:	685b      	ldreq	r3, [r3, #4]
 800cb8e:	6063      	str	r3, [r4, #4]
 800cb90:	bf04      	itt	eq
 800cb92:	1852      	addeq	r2, r2, r1
 800cb94:	6022      	streq	r2, [r4, #0]
 800cb96:	602c      	str	r4, [r5, #0]
 800cb98:	e7ec      	b.n	800cb74 <_free_r+0x28>
 800cb9a:	461a      	mov	r2, r3
 800cb9c:	685b      	ldr	r3, [r3, #4]
 800cb9e:	b10b      	cbz	r3, 800cba4 <_free_r+0x58>
 800cba0:	42a3      	cmp	r3, r4
 800cba2:	d9fa      	bls.n	800cb9a <_free_r+0x4e>
 800cba4:	6811      	ldr	r1, [r2, #0]
 800cba6:	1855      	adds	r5, r2, r1
 800cba8:	42a5      	cmp	r5, r4
 800cbaa:	d10b      	bne.n	800cbc4 <_free_r+0x78>
 800cbac:	6824      	ldr	r4, [r4, #0]
 800cbae:	4421      	add	r1, r4
 800cbb0:	1854      	adds	r4, r2, r1
 800cbb2:	42a3      	cmp	r3, r4
 800cbb4:	6011      	str	r1, [r2, #0]
 800cbb6:	d1dd      	bne.n	800cb74 <_free_r+0x28>
 800cbb8:	681c      	ldr	r4, [r3, #0]
 800cbba:	685b      	ldr	r3, [r3, #4]
 800cbbc:	6053      	str	r3, [r2, #4]
 800cbbe:	4421      	add	r1, r4
 800cbc0:	6011      	str	r1, [r2, #0]
 800cbc2:	e7d7      	b.n	800cb74 <_free_r+0x28>
 800cbc4:	d902      	bls.n	800cbcc <_free_r+0x80>
 800cbc6:	230c      	movs	r3, #12
 800cbc8:	6003      	str	r3, [r0, #0]
 800cbca:	e7d3      	b.n	800cb74 <_free_r+0x28>
 800cbcc:	6825      	ldr	r5, [r4, #0]
 800cbce:	1961      	adds	r1, r4, r5
 800cbd0:	428b      	cmp	r3, r1
 800cbd2:	bf04      	itt	eq
 800cbd4:	6819      	ldreq	r1, [r3, #0]
 800cbd6:	685b      	ldreq	r3, [r3, #4]
 800cbd8:	6063      	str	r3, [r4, #4]
 800cbda:	bf04      	itt	eq
 800cbdc:	1949      	addeq	r1, r1, r5
 800cbde:	6021      	streq	r1, [r4, #0]
 800cbe0:	6054      	str	r4, [r2, #4]
 800cbe2:	e7c7      	b.n	800cb74 <_free_r+0x28>
 800cbe4:	b003      	add	sp, #12
 800cbe6:	bd30      	pop	{r4, r5, pc}
 800cbe8:	2000029c 	.word	0x2000029c

0800cbec <_malloc_r>:
 800cbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbee:	1ccd      	adds	r5, r1, #3
 800cbf0:	f025 0503 	bic.w	r5, r5, #3
 800cbf4:	3508      	adds	r5, #8
 800cbf6:	2d0c      	cmp	r5, #12
 800cbf8:	bf38      	it	cc
 800cbfa:	250c      	movcc	r5, #12
 800cbfc:	2d00      	cmp	r5, #0
 800cbfe:	4606      	mov	r6, r0
 800cc00:	db01      	blt.n	800cc06 <_malloc_r+0x1a>
 800cc02:	42a9      	cmp	r1, r5
 800cc04:	d903      	bls.n	800cc0e <_malloc_r+0x22>
 800cc06:	230c      	movs	r3, #12
 800cc08:	6033      	str	r3, [r6, #0]
 800cc0a:	2000      	movs	r0, #0
 800cc0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc0e:	f000 fa25 	bl	800d05c <__malloc_lock>
 800cc12:	4921      	ldr	r1, [pc, #132]	; (800cc98 <_malloc_r+0xac>)
 800cc14:	680a      	ldr	r2, [r1, #0]
 800cc16:	4614      	mov	r4, r2
 800cc18:	b99c      	cbnz	r4, 800cc42 <_malloc_r+0x56>
 800cc1a:	4f20      	ldr	r7, [pc, #128]	; (800cc9c <_malloc_r+0xb0>)
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	b923      	cbnz	r3, 800cc2a <_malloc_r+0x3e>
 800cc20:	4621      	mov	r1, r4
 800cc22:	4630      	mov	r0, r6
 800cc24:	f000 f9a0 	bl	800cf68 <_sbrk_r>
 800cc28:	6038      	str	r0, [r7, #0]
 800cc2a:	4629      	mov	r1, r5
 800cc2c:	4630      	mov	r0, r6
 800cc2e:	f000 f99b 	bl	800cf68 <_sbrk_r>
 800cc32:	1c43      	adds	r3, r0, #1
 800cc34:	d123      	bne.n	800cc7e <_malloc_r+0x92>
 800cc36:	230c      	movs	r3, #12
 800cc38:	6033      	str	r3, [r6, #0]
 800cc3a:	4630      	mov	r0, r6
 800cc3c:	f000 fa14 	bl	800d068 <__malloc_unlock>
 800cc40:	e7e3      	b.n	800cc0a <_malloc_r+0x1e>
 800cc42:	6823      	ldr	r3, [r4, #0]
 800cc44:	1b5b      	subs	r3, r3, r5
 800cc46:	d417      	bmi.n	800cc78 <_malloc_r+0x8c>
 800cc48:	2b0b      	cmp	r3, #11
 800cc4a:	d903      	bls.n	800cc54 <_malloc_r+0x68>
 800cc4c:	6023      	str	r3, [r4, #0]
 800cc4e:	441c      	add	r4, r3
 800cc50:	6025      	str	r5, [r4, #0]
 800cc52:	e004      	b.n	800cc5e <_malloc_r+0x72>
 800cc54:	6863      	ldr	r3, [r4, #4]
 800cc56:	42a2      	cmp	r2, r4
 800cc58:	bf0c      	ite	eq
 800cc5a:	600b      	streq	r3, [r1, #0]
 800cc5c:	6053      	strne	r3, [r2, #4]
 800cc5e:	4630      	mov	r0, r6
 800cc60:	f000 fa02 	bl	800d068 <__malloc_unlock>
 800cc64:	f104 000b 	add.w	r0, r4, #11
 800cc68:	1d23      	adds	r3, r4, #4
 800cc6a:	f020 0007 	bic.w	r0, r0, #7
 800cc6e:	1ac2      	subs	r2, r0, r3
 800cc70:	d0cc      	beq.n	800cc0c <_malloc_r+0x20>
 800cc72:	1a1b      	subs	r3, r3, r0
 800cc74:	50a3      	str	r3, [r4, r2]
 800cc76:	e7c9      	b.n	800cc0c <_malloc_r+0x20>
 800cc78:	4622      	mov	r2, r4
 800cc7a:	6864      	ldr	r4, [r4, #4]
 800cc7c:	e7cc      	b.n	800cc18 <_malloc_r+0x2c>
 800cc7e:	1cc4      	adds	r4, r0, #3
 800cc80:	f024 0403 	bic.w	r4, r4, #3
 800cc84:	42a0      	cmp	r0, r4
 800cc86:	d0e3      	beq.n	800cc50 <_malloc_r+0x64>
 800cc88:	1a21      	subs	r1, r4, r0
 800cc8a:	4630      	mov	r0, r6
 800cc8c:	f000 f96c 	bl	800cf68 <_sbrk_r>
 800cc90:	3001      	adds	r0, #1
 800cc92:	d1dd      	bne.n	800cc50 <_malloc_r+0x64>
 800cc94:	e7cf      	b.n	800cc36 <_malloc_r+0x4a>
 800cc96:	bf00      	nop
 800cc98:	2000029c 	.word	0x2000029c
 800cc9c:	200002a0 	.word	0x200002a0

0800cca0 <__ssputs_r>:
 800cca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cca4:	688e      	ldr	r6, [r1, #8]
 800cca6:	429e      	cmp	r6, r3
 800cca8:	4682      	mov	sl, r0
 800ccaa:	460c      	mov	r4, r1
 800ccac:	4690      	mov	r8, r2
 800ccae:	461f      	mov	r7, r3
 800ccb0:	d838      	bhi.n	800cd24 <__ssputs_r+0x84>
 800ccb2:	898a      	ldrh	r2, [r1, #12]
 800ccb4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ccb8:	d032      	beq.n	800cd20 <__ssputs_r+0x80>
 800ccba:	6825      	ldr	r5, [r4, #0]
 800ccbc:	6909      	ldr	r1, [r1, #16]
 800ccbe:	eba5 0901 	sub.w	r9, r5, r1
 800ccc2:	6965      	ldr	r5, [r4, #20]
 800ccc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ccc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cccc:	3301      	adds	r3, #1
 800ccce:	444b      	add	r3, r9
 800ccd0:	106d      	asrs	r5, r5, #1
 800ccd2:	429d      	cmp	r5, r3
 800ccd4:	bf38      	it	cc
 800ccd6:	461d      	movcc	r5, r3
 800ccd8:	0553      	lsls	r3, r2, #21
 800ccda:	d531      	bpl.n	800cd40 <__ssputs_r+0xa0>
 800ccdc:	4629      	mov	r1, r5
 800ccde:	f7ff ff85 	bl	800cbec <_malloc_r>
 800cce2:	4606      	mov	r6, r0
 800cce4:	b950      	cbnz	r0, 800ccfc <__ssputs_r+0x5c>
 800cce6:	230c      	movs	r3, #12
 800cce8:	f8ca 3000 	str.w	r3, [sl]
 800ccec:	89a3      	ldrh	r3, [r4, #12]
 800ccee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ccf2:	81a3      	strh	r3, [r4, #12]
 800ccf4:	f04f 30ff 	mov.w	r0, #4294967295
 800ccf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccfc:	6921      	ldr	r1, [r4, #16]
 800ccfe:	464a      	mov	r2, r9
 800cd00:	f7ff fa4c 	bl	800c19c <memcpy>
 800cd04:	89a3      	ldrh	r3, [r4, #12]
 800cd06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cd0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd0e:	81a3      	strh	r3, [r4, #12]
 800cd10:	6126      	str	r6, [r4, #16]
 800cd12:	6165      	str	r5, [r4, #20]
 800cd14:	444e      	add	r6, r9
 800cd16:	eba5 0509 	sub.w	r5, r5, r9
 800cd1a:	6026      	str	r6, [r4, #0]
 800cd1c:	60a5      	str	r5, [r4, #8]
 800cd1e:	463e      	mov	r6, r7
 800cd20:	42be      	cmp	r6, r7
 800cd22:	d900      	bls.n	800cd26 <__ssputs_r+0x86>
 800cd24:	463e      	mov	r6, r7
 800cd26:	4632      	mov	r2, r6
 800cd28:	6820      	ldr	r0, [r4, #0]
 800cd2a:	4641      	mov	r1, r8
 800cd2c:	f000 f97c 	bl	800d028 <memmove>
 800cd30:	68a3      	ldr	r3, [r4, #8]
 800cd32:	6822      	ldr	r2, [r4, #0]
 800cd34:	1b9b      	subs	r3, r3, r6
 800cd36:	4432      	add	r2, r6
 800cd38:	60a3      	str	r3, [r4, #8]
 800cd3a:	6022      	str	r2, [r4, #0]
 800cd3c:	2000      	movs	r0, #0
 800cd3e:	e7db      	b.n	800ccf8 <__ssputs_r+0x58>
 800cd40:	462a      	mov	r2, r5
 800cd42:	f000 f997 	bl	800d074 <_realloc_r>
 800cd46:	4606      	mov	r6, r0
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	d1e1      	bne.n	800cd10 <__ssputs_r+0x70>
 800cd4c:	6921      	ldr	r1, [r4, #16]
 800cd4e:	4650      	mov	r0, sl
 800cd50:	f7ff fefc 	bl	800cb4c <_free_r>
 800cd54:	e7c7      	b.n	800cce6 <__ssputs_r+0x46>
	...

0800cd58 <_svfiprintf_r>:
 800cd58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd5c:	4698      	mov	r8, r3
 800cd5e:	898b      	ldrh	r3, [r1, #12]
 800cd60:	061b      	lsls	r3, r3, #24
 800cd62:	b09d      	sub	sp, #116	; 0x74
 800cd64:	4607      	mov	r7, r0
 800cd66:	460d      	mov	r5, r1
 800cd68:	4614      	mov	r4, r2
 800cd6a:	d50e      	bpl.n	800cd8a <_svfiprintf_r+0x32>
 800cd6c:	690b      	ldr	r3, [r1, #16]
 800cd6e:	b963      	cbnz	r3, 800cd8a <_svfiprintf_r+0x32>
 800cd70:	2140      	movs	r1, #64	; 0x40
 800cd72:	f7ff ff3b 	bl	800cbec <_malloc_r>
 800cd76:	6028      	str	r0, [r5, #0]
 800cd78:	6128      	str	r0, [r5, #16]
 800cd7a:	b920      	cbnz	r0, 800cd86 <_svfiprintf_r+0x2e>
 800cd7c:	230c      	movs	r3, #12
 800cd7e:	603b      	str	r3, [r7, #0]
 800cd80:	f04f 30ff 	mov.w	r0, #4294967295
 800cd84:	e0d1      	b.n	800cf2a <_svfiprintf_r+0x1d2>
 800cd86:	2340      	movs	r3, #64	; 0x40
 800cd88:	616b      	str	r3, [r5, #20]
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	9309      	str	r3, [sp, #36]	; 0x24
 800cd8e:	2320      	movs	r3, #32
 800cd90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd94:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd98:	2330      	movs	r3, #48	; 0x30
 800cd9a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cf44 <_svfiprintf_r+0x1ec>
 800cd9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cda2:	f04f 0901 	mov.w	r9, #1
 800cda6:	4623      	mov	r3, r4
 800cda8:	469a      	mov	sl, r3
 800cdaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdae:	b10a      	cbz	r2, 800cdb4 <_svfiprintf_r+0x5c>
 800cdb0:	2a25      	cmp	r2, #37	; 0x25
 800cdb2:	d1f9      	bne.n	800cda8 <_svfiprintf_r+0x50>
 800cdb4:	ebba 0b04 	subs.w	fp, sl, r4
 800cdb8:	d00b      	beq.n	800cdd2 <_svfiprintf_r+0x7a>
 800cdba:	465b      	mov	r3, fp
 800cdbc:	4622      	mov	r2, r4
 800cdbe:	4629      	mov	r1, r5
 800cdc0:	4638      	mov	r0, r7
 800cdc2:	f7ff ff6d 	bl	800cca0 <__ssputs_r>
 800cdc6:	3001      	adds	r0, #1
 800cdc8:	f000 80aa 	beq.w	800cf20 <_svfiprintf_r+0x1c8>
 800cdcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cdce:	445a      	add	r2, fp
 800cdd0:	9209      	str	r2, [sp, #36]	; 0x24
 800cdd2:	f89a 3000 	ldrb.w	r3, [sl]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	f000 80a2 	beq.w	800cf20 <_svfiprintf_r+0x1c8>
 800cddc:	2300      	movs	r3, #0
 800cdde:	f04f 32ff 	mov.w	r2, #4294967295
 800cde2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cde6:	f10a 0a01 	add.w	sl, sl, #1
 800cdea:	9304      	str	r3, [sp, #16]
 800cdec:	9307      	str	r3, [sp, #28]
 800cdee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cdf2:	931a      	str	r3, [sp, #104]	; 0x68
 800cdf4:	4654      	mov	r4, sl
 800cdf6:	2205      	movs	r2, #5
 800cdf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdfc:	4851      	ldr	r0, [pc, #324]	; (800cf44 <_svfiprintf_r+0x1ec>)
 800cdfe:	f7f3 fa0f 	bl	8000220 <memchr>
 800ce02:	9a04      	ldr	r2, [sp, #16]
 800ce04:	b9d8      	cbnz	r0, 800ce3e <_svfiprintf_r+0xe6>
 800ce06:	06d0      	lsls	r0, r2, #27
 800ce08:	bf44      	itt	mi
 800ce0a:	2320      	movmi	r3, #32
 800ce0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce10:	0711      	lsls	r1, r2, #28
 800ce12:	bf44      	itt	mi
 800ce14:	232b      	movmi	r3, #43	; 0x2b
 800ce16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ce1e:	2b2a      	cmp	r3, #42	; 0x2a
 800ce20:	d015      	beq.n	800ce4e <_svfiprintf_r+0xf6>
 800ce22:	9a07      	ldr	r2, [sp, #28]
 800ce24:	4654      	mov	r4, sl
 800ce26:	2000      	movs	r0, #0
 800ce28:	f04f 0c0a 	mov.w	ip, #10
 800ce2c:	4621      	mov	r1, r4
 800ce2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce32:	3b30      	subs	r3, #48	; 0x30
 800ce34:	2b09      	cmp	r3, #9
 800ce36:	d94e      	bls.n	800ced6 <_svfiprintf_r+0x17e>
 800ce38:	b1b0      	cbz	r0, 800ce68 <_svfiprintf_r+0x110>
 800ce3a:	9207      	str	r2, [sp, #28]
 800ce3c:	e014      	b.n	800ce68 <_svfiprintf_r+0x110>
 800ce3e:	eba0 0308 	sub.w	r3, r0, r8
 800ce42:	fa09 f303 	lsl.w	r3, r9, r3
 800ce46:	4313      	orrs	r3, r2
 800ce48:	9304      	str	r3, [sp, #16]
 800ce4a:	46a2      	mov	sl, r4
 800ce4c:	e7d2      	b.n	800cdf4 <_svfiprintf_r+0x9c>
 800ce4e:	9b03      	ldr	r3, [sp, #12]
 800ce50:	1d19      	adds	r1, r3, #4
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	9103      	str	r1, [sp, #12]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	bfbb      	ittet	lt
 800ce5a:	425b      	neglt	r3, r3
 800ce5c:	f042 0202 	orrlt.w	r2, r2, #2
 800ce60:	9307      	strge	r3, [sp, #28]
 800ce62:	9307      	strlt	r3, [sp, #28]
 800ce64:	bfb8      	it	lt
 800ce66:	9204      	strlt	r2, [sp, #16]
 800ce68:	7823      	ldrb	r3, [r4, #0]
 800ce6a:	2b2e      	cmp	r3, #46	; 0x2e
 800ce6c:	d10c      	bne.n	800ce88 <_svfiprintf_r+0x130>
 800ce6e:	7863      	ldrb	r3, [r4, #1]
 800ce70:	2b2a      	cmp	r3, #42	; 0x2a
 800ce72:	d135      	bne.n	800cee0 <_svfiprintf_r+0x188>
 800ce74:	9b03      	ldr	r3, [sp, #12]
 800ce76:	1d1a      	adds	r2, r3, #4
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	9203      	str	r2, [sp, #12]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	bfb8      	it	lt
 800ce80:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce84:	3402      	adds	r4, #2
 800ce86:	9305      	str	r3, [sp, #20]
 800ce88:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cf54 <_svfiprintf_r+0x1fc>
 800ce8c:	7821      	ldrb	r1, [r4, #0]
 800ce8e:	2203      	movs	r2, #3
 800ce90:	4650      	mov	r0, sl
 800ce92:	f7f3 f9c5 	bl	8000220 <memchr>
 800ce96:	b140      	cbz	r0, 800ceaa <_svfiprintf_r+0x152>
 800ce98:	2340      	movs	r3, #64	; 0x40
 800ce9a:	eba0 000a 	sub.w	r0, r0, sl
 800ce9e:	fa03 f000 	lsl.w	r0, r3, r0
 800cea2:	9b04      	ldr	r3, [sp, #16]
 800cea4:	4303      	orrs	r3, r0
 800cea6:	3401      	adds	r4, #1
 800cea8:	9304      	str	r3, [sp, #16]
 800ceaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ceae:	4826      	ldr	r0, [pc, #152]	; (800cf48 <_svfiprintf_r+0x1f0>)
 800ceb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ceb4:	2206      	movs	r2, #6
 800ceb6:	f7f3 f9b3 	bl	8000220 <memchr>
 800ceba:	2800      	cmp	r0, #0
 800cebc:	d038      	beq.n	800cf30 <_svfiprintf_r+0x1d8>
 800cebe:	4b23      	ldr	r3, [pc, #140]	; (800cf4c <_svfiprintf_r+0x1f4>)
 800cec0:	bb1b      	cbnz	r3, 800cf0a <_svfiprintf_r+0x1b2>
 800cec2:	9b03      	ldr	r3, [sp, #12]
 800cec4:	3307      	adds	r3, #7
 800cec6:	f023 0307 	bic.w	r3, r3, #7
 800ceca:	3308      	adds	r3, #8
 800cecc:	9303      	str	r3, [sp, #12]
 800cece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ced0:	4433      	add	r3, r6
 800ced2:	9309      	str	r3, [sp, #36]	; 0x24
 800ced4:	e767      	b.n	800cda6 <_svfiprintf_r+0x4e>
 800ced6:	fb0c 3202 	mla	r2, ip, r2, r3
 800ceda:	460c      	mov	r4, r1
 800cedc:	2001      	movs	r0, #1
 800cede:	e7a5      	b.n	800ce2c <_svfiprintf_r+0xd4>
 800cee0:	2300      	movs	r3, #0
 800cee2:	3401      	adds	r4, #1
 800cee4:	9305      	str	r3, [sp, #20]
 800cee6:	4619      	mov	r1, r3
 800cee8:	f04f 0c0a 	mov.w	ip, #10
 800ceec:	4620      	mov	r0, r4
 800ceee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cef2:	3a30      	subs	r2, #48	; 0x30
 800cef4:	2a09      	cmp	r2, #9
 800cef6:	d903      	bls.n	800cf00 <_svfiprintf_r+0x1a8>
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d0c5      	beq.n	800ce88 <_svfiprintf_r+0x130>
 800cefc:	9105      	str	r1, [sp, #20]
 800cefe:	e7c3      	b.n	800ce88 <_svfiprintf_r+0x130>
 800cf00:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf04:	4604      	mov	r4, r0
 800cf06:	2301      	movs	r3, #1
 800cf08:	e7f0      	b.n	800ceec <_svfiprintf_r+0x194>
 800cf0a:	ab03      	add	r3, sp, #12
 800cf0c:	9300      	str	r3, [sp, #0]
 800cf0e:	462a      	mov	r2, r5
 800cf10:	4b0f      	ldr	r3, [pc, #60]	; (800cf50 <_svfiprintf_r+0x1f8>)
 800cf12:	a904      	add	r1, sp, #16
 800cf14:	4638      	mov	r0, r7
 800cf16:	f7fc fa87 	bl	8009428 <_printf_float>
 800cf1a:	1c42      	adds	r2, r0, #1
 800cf1c:	4606      	mov	r6, r0
 800cf1e:	d1d6      	bne.n	800cece <_svfiprintf_r+0x176>
 800cf20:	89ab      	ldrh	r3, [r5, #12]
 800cf22:	065b      	lsls	r3, r3, #25
 800cf24:	f53f af2c 	bmi.w	800cd80 <_svfiprintf_r+0x28>
 800cf28:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf2a:	b01d      	add	sp, #116	; 0x74
 800cf2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf30:	ab03      	add	r3, sp, #12
 800cf32:	9300      	str	r3, [sp, #0]
 800cf34:	462a      	mov	r2, r5
 800cf36:	4b06      	ldr	r3, [pc, #24]	; (800cf50 <_svfiprintf_r+0x1f8>)
 800cf38:	a904      	add	r1, sp, #16
 800cf3a:	4638      	mov	r0, r7
 800cf3c:	f7fc fd18 	bl	8009970 <_printf_i>
 800cf40:	e7eb      	b.n	800cf1a <_svfiprintf_r+0x1c2>
 800cf42:	bf00      	nop
 800cf44:	0800df94 	.word	0x0800df94
 800cf48:	0800df9e 	.word	0x0800df9e
 800cf4c:	08009429 	.word	0x08009429
 800cf50:	0800cca1 	.word	0x0800cca1
 800cf54:	0800df9a 	.word	0x0800df9a

0800cf58 <nan>:
 800cf58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cf60 <nan+0x8>
 800cf5c:	4770      	bx	lr
 800cf5e:	bf00      	nop
 800cf60:	00000000 	.word	0x00000000
 800cf64:	7ff80000 	.word	0x7ff80000

0800cf68 <_sbrk_r>:
 800cf68:	b538      	push	{r3, r4, r5, lr}
 800cf6a:	4d06      	ldr	r5, [pc, #24]	; (800cf84 <_sbrk_r+0x1c>)
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	4604      	mov	r4, r0
 800cf70:	4608      	mov	r0, r1
 800cf72:	602b      	str	r3, [r5, #0]
 800cf74:	f7f5 fa96 	bl	80024a4 <_sbrk>
 800cf78:	1c43      	adds	r3, r0, #1
 800cf7a:	d102      	bne.n	800cf82 <_sbrk_r+0x1a>
 800cf7c:	682b      	ldr	r3, [r5, #0]
 800cf7e:	b103      	cbz	r3, 800cf82 <_sbrk_r+0x1a>
 800cf80:	6023      	str	r3, [r4, #0]
 800cf82:	bd38      	pop	{r3, r4, r5, pc}
 800cf84:	20000624 	.word	0x20000624

0800cf88 <strncmp>:
 800cf88:	b510      	push	{r4, lr}
 800cf8a:	b16a      	cbz	r2, 800cfa8 <strncmp+0x20>
 800cf8c:	3901      	subs	r1, #1
 800cf8e:	1884      	adds	r4, r0, r2
 800cf90:	f810 3b01 	ldrb.w	r3, [r0], #1
 800cf94:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	d103      	bne.n	800cfa4 <strncmp+0x1c>
 800cf9c:	42a0      	cmp	r0, r4
 800cf9e:	d001      	beq.n	800cfa4 <strncmp+0x1c>
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d1f5      	bne.n	800cf90 <strncmp+0x8>
 800cfa4:	1a98      	subs	r0, r3, r2
 800cfa6:	bd10      	pop	{r4, pc}
 800cfa8:	4610      	mov	r0, r2
 800cfaa:	e7fc      	b.n	800cfa6 <strncmp+0x1e>

0800cfac <__ascii_wctomb>:
 800cfac:	b149      	cbz	r1, 800cfc2 <__ascii_wctomb+0x16>
 800cfae:	2aff      	cmp	r2, #255	; 0xff
 800cfb0:	bf85      	ittet	hi
 800cfb2:	238a      	movhi	r3, #138	; 0x8a
 800cfb4:	6003      	strhi	r3, [r0, #0]
 800cfb6:	700a      	strbls	r2, [r1, #0]
 800cfb8:	f04f 30ff 	movhi.w	r0, #4294967295
 800cfbc:	bf98      	it	ls
 800cfbe:	2001      	movls	r0, #1
 800cfc0:	4770      	bx	lr
 800cfc2:	4608      	mov	r0, r1
 800cfc4:	4770      	bx	lr
	...

0800cfc8 <__assert_func>:
 800cfc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cfca:	4614      	mov	r4, r2
 800cfcc:	461a      	mov	r2, r3
 800cfce:	4b09      	ldr	r3, [pc, #36]	; (800cff4 <__assert_func+0x2c>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	4605      	mov	r5, r0
 800cfd4:	68d8      	ldr	r0, [r3, #12]
 800cfd6:	b14c      	cbz	r4, 800cfec <__assert_func+0x24>
 800cfd8:	4b07      	ldr	r3, [pc, #28]	; (800cff8 <__assert_func+0x30>)
 800cfda:	9100      	str	r1, [sp, #0]
 800cfdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cfe0:	4906      	ldr	r1, [pc, #24]	; (800cffc <__assert_func+0x34>)
 800cfe2:	462b      	mov	r3, r5
 800cfe4:	f000 f80e 	bl	800d004 <fiprintf>
 800cfe8:	f000 fa84 	bl	800d4f4 <abort>
 800cfec:	4b04      	ldr	r3, [pc, #16]	; (800d000 <__assert_func+0x38>)
 800cfee:	461c      	mov	r4, r3
 800cff0:	e7f3      	b.n	800cfda <__assert_func+0x12>
 800cff2:	bf00      	nop
 800cff4:	2000007c 	.word	0x2000007c
 800cff8:	0800dfa5 	.word	0x0800dfa5
 800cffc:	0800dfb2 	.word	0x0800dfb2
 800d000:	0800dfe0 	.word	0x0800dfe0

0800d004 <fiprintf>:
 800d004:	b40e      	push	{r1, r2, r3}
 800d006:	b503      	push	{r0, r1, lr}
 800d008:	4601      	mov	r1, r0
 800d00a:	ab03      	add	r3, sp, #12
 800d00c:	4805      	ldr	r0, [pc, #20]	; (800d024 <fiprintf+0x20>)
 800d00e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d012:	6800      	ldr	r0, [r0, #0]
 800d014:	9301      	str	r3, [sp, #4]
 800d016:	f000 f87d 	bl	800d114 <_vfiprintf_r>
 800d01a:	b002      	add	sp, #8
 800d01c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d020:	b003      	add	sp, #12
 800d022:	4770      	bx	lr
 800d024:	2000007c 	.word	0x2000007c

0800d028 <memmove>:
 800d028:	4288      	cmp	r0, r1
 800d02a:	b510      	push	{r4, lr}
 800d02c:	eb01 0402 	add.w	r4, r1, r2
 800d030:	d902      	bls.n	800d038 <memmove+0x10>
 800d032:	4284      	cmp	r4, r0
 800d034:	4623      	mov	r3, r4
 800d036:	d807      	bhi.n	800d048 <memmove+0x20>
 800d038:	1e43      	subs	r3, r0, #1
 800d03a:	42a1      	cmp	r1, r4
 800d03c:	d008      	beq.n	800d050 <memmove+0x28>
 800d03e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d042:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d046:	e7f8      	b.n	800d03a <memmove+0x12>
 800d048:	4402      	add	r2, r0
 800d04a:	4601      	mov	r1, r0
 800d04c:	428a      	cmp	r2, r1
 800d04e:	d100      	bne.n	800d052 <memmove+0x2a>
 800d050:	bd10      	pop	{r4, pc}
 800d052:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d056:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d05a:	e7f7      	b.n	800d04c <memmove+0x24>

0800d05c <__malloc_lock>:
 800d05c:	4801      	ldr	r0, [pc, #4]	; (800d064 <__malloc_lock+0x8>)
 800d05e:	f000 bc09 	b.w	800d874 <__retarget_lock_acquire_recursive>
 800d062:	bf00      	nop
 800d064:	2000062c 	.word	0x2000062c

0800d068 <__malloc_unlock>:
 800d068:	4801      	ldr	r0, [pc, #4]	; (800d070 <__malloc_unlock+0x8>)
 800d06a:	f000 bc04 	b.w	800d876 <__retarget_lock_release_recursive>
 800d06e:	bf00      	nop
 800d070:	2000062c 	.word	0x2000062c

0800d074 <_realloc_r>:
 800d074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d076:	4607      	mov	r7, r0
 800d078:	4614      	mov	r4, r2
 800d07a:	460e      	mov	r6, r1
 800d07c:	b921      	cbnz	r1, 800d088 <_realloc_r+0x14>
 800d07e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d082:	4611      	mov	r1, r2
 800d084:	f7ff bdb2 	b.w	800cbec <_malloc_r>
 800d088:	b922      	cbnz	r2, 800d094 <_realloc_r+0x20>
 800d08a:	f7ff fd5f 	bl	800cb4c <_free_r>
 800d08e:	4625      	mov	r5, r4
 800d090:	4628      	mov	r0, r5
 800d092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d094:	f000 fc54 	bl	800d940 <_malloc_usable_size_r>
 800d098:	42a0      	cmp	r0, r4
 800d09a:	d20f      	bcs.n	800d0bc <_realloc_r+0x48>
 800d09c:	4621      	mov	r1, r4
 800d09e:	4638      	mov	r0, r7
 800d0a0:	f7ff fda4 	bl	800cbec <_malloc_r>
 800d0a4:	4605      	mov	r5, r0
 800d0a6:	2800      	cmp	r0, #0
 800d0a8:	d0f2      	beq.n	800d090 <_realloc_r+0x1c>
 800d0aa:	4631      	mov	r1, r6
 800d0ac:	4622      	mov	r2, r4
 800d0ae:	f7ff f875 	bl	800c19c <memcpy>
 800d0b2:	4631      	mov	r1, r6
 800d0b4:	4638      	mov	r0, r7
 800d0b6:	f7ff fd49 	bl	800cb4c <_free_r>
 800d0ba:	e7e9      	b.n	800d090 <_realloc_r+0x1c>
 800d0bc:	4635      	mov	r5, r6
 800d0be:	e7e7      	b.n	800d090 <_realloc_r+0x1c>

0800d0c0 <__sfputc_r>:
 800d0c0:	6893      	ldr	r3, [r2, #8]
 800d0c2:	3b01      	subs	r3, #1
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	b410      	push	{r4}
 800d0c8:	6093      	str	r3, [r2, #8]
 800d0ca:	da08      	bge.n	800d0de <__sfputc_r+0x1e>
 800d0cc:	6994      	ldr	r4, [r2, #24]
 800d0ce:	42a3      	cmp	r3, r4
 800d0d0:	db01      	blt.n	800d0d6 <__sfputc_r+0x16>
 800d0d2:	290a      	cmp	r1, #10
 800d0d4:	d103      	bne.n	800d0de <__sfputc_r+0x1e>
 800d0d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0da:	f000 b94b 	b.w	800d374 <__swbuf_r>
 800d0de:	6813      	ldr	r3, [r2, #0]
 800d0e0:	1c58      	adds	r0, r3, #1
 800d0e2:	6010      	str	r0, [r2, #0]
 800d0e4:	7019      	strb	r1, [r3, #0]
 800d0e6:	4608      	mov	r0, r1
 800d0e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0ec:	4770      	bx	lr

0800d0ee <__sfputs_r>:
 800d0ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0f0:	4606      	mov	r6, r0
 800d0f2:	460f      	mov	r7, r1
 800d0f4:	4614      	mov	r4, r2
 800d0f6:	18d5      	adds	r5, r2, r3
 800d0f8:	42ac      	cmp	r4, r5
 800d0fa:	d101      	bne.n	800d100 <__sfputs_r+0x12>
 800d0fc:	2000      	movs	r0, #0
 800d0fe:	e007      	b.n	800d110 <__sfputs_r+0x22>
 800d100:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d104:	463a      	mov	r2, r7
 800d106:	4630      	mov	r0, r6
 800d108:	f7ff ffda 	bl	800d0c0 <__sfputc_r>
 800d10c:	1c43      	adds	r3, r0, #1
 800d10e:	d1f3      	bne.n	800d0f8 <__sfputs_r+0xa>
 800d110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d114 <_vfiprintf_r>:
 800d114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d118:	460d      	mov	r5, r1
 800d11a:	b09d      	sub	sp, #116	; 0x74
 800d11c:	4614      	mov	r4, r2
 800d11e:	4698      	mov	r8, r3
 800d120:	4606      	mov	r6, r0
 800d122:	b118      	cbz	r0, 800d12c <_vfiprintf_r+0x18>
 800d124:	6983      	ldr	r3, [r0, #24]
 800d126:	b90b      	cbnz	r3, 800d12c <_vfiprintf_r+0x18>
 800d128:	f000 fb06 	bl	800d738 <__sinit>
 800d12c:	4b89      	ldr	r3, [pc, #548]	; (800d354 <_vfiprintf_r+0x240>)
 800d12e:	429d      	cmp	r5, r3
 800d130:	d11b      	bne.n	800d16a <_vfiprintf_r+0x56>
 800d132:	6875      	ldr	r5, [r6, #4]
 800d134:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d136:	07d9      	lsls	r1, r3, #31
 800d138:	d405      	bmi.n	800d146 <_vfiprintf_r+0x32>
 800d13a:	89ab      	ldrh	r3, [r5, #12]
 800d13c:	059a      	lsls	r2, r3, #22
 800d13e:	d402      	bmi.n	800d146 <_vfiprintf_r+0x32>
 800d140:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d142:	f000 fb97 	bl	800d874 <__retarget_lock_acquire_recursive>
 800d146:	89ab      	ldrh	r3, [r5, #12]
 800d148:	071b      	lsls	r3, r3, #28
 800d14a:	d501      	bpl.n	800d150 <_vfiprintf_r+0x3c>
 800d14c:	692b      	ldr	r3, [r5, #16]
 800d14e:	b9eb      	cbnz	r3, 800d18c <_vfiprintf_r+0x78>
 800d150:	4629      	mov	r1, r5
 800d152:	4630      	mov	r0, r6
 800d154:	f000 f960 	bl	800d418 <__swsetup_r>
 800d158:	b1c0      	cbz	r0, 800d18c <_vfiprintf_r+0x78>
 800d15a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d15c:	07dc      	lsls	r4, r3, #31
 800d15e:	d50e      	bpl.n	800d17e <_vfiprintf_r+0x6a>
 800d160:	f04f 30ff 	mov.w	r0, #4294967295
 800d164:	b01d      	add	sp, #116	; 0x74
 800d166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d16a:	4b7b      	ldr	r3, [pc, #492]	; (800d358 <_vfiprintf_r+0x244>)
 800d16c:	429d      	cmp	r5, r3
 800d16e:	d101      	bne.n	800d174 <_vfiprintf_r+0x60>
 800d170:	68b5      	ldr	r5, [r6, #8]
 800d172:	e7df      	b.n	800d134 <_vfiprintf_r+0x20>
 800d174:	4b79      	ldr	r3, [pc, #484]	; (800d35c <_vfiprintf_r+0x248>)
 800d176:	429d      	cmp	r5, r3
 800d178:	bf08      	it	eq
 800d17a:	68f5      	ldreq	r5, [r6, #12]
 800d17c:	e7da      	b.n	800d134 <_vfiprintf_r+0x20>
 800d17e:	89ab      	ldrh	r3, [r5, #12]
 800d180:	0598      	lsls	r0, r3, #22
 800d182:	d4ed      	bmi.n	800d160 <_vfiprintf_r+0x4c>
 800d184:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d186:	f000 fb76 	bl	800d876 <__retarget_lock_release_recursive>
 800d18a:	e7e9      	b.n	800d160 <_vfiprintf_r+0x4c>
 800d18c:	2300      	movs	r3, #0
 800d18e:	9309      	str	r3, [sp, #36]	; 0x24
 800d190:	2320      	movs	r3, #32
 800d192:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d196:	f8cd 800c 	str.w	r8, [sp, #12]
 800d19a:	2330      	movs	r3, #48	; 0x30
 800d19c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d360 <_vfiprintf_r+0x24c>
 800d1a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d1a4:	f04f 0901 	mov.w	r9, #1
 800d1a8:	4623      	mov	r3, r4
 800d1aa:	469a      	mov	sl, r3
 800d1ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1b0:	b10a      	cbz	r2, 800d1b6 <_vfiprintf_r+0xa2>
 800d1b2:	2a25      	cmp	r2, #37	; 0x25
 800d1b4:	d1f9      	bne.n	800d1aa <_vfiprintf_r+0x96>
 800d1b6:	ebba 0b04 	subs.w	fp, sl, r4
 800d1ba:	d00b      	beq.n	800d1d4 <_vfiprintf_r+0xc0>
 800d1bc:	465b      	mov	r3, fp
 800d1be:	4622      	mov	r2, r4
 800d1c0:	4629      	mov	r1, r5
 800d1c2:	4630      	mov	r0, r6
 800d1c4:	f7ff ff93 	bl	800d0ee <__sfputs_r>
 800d1c8:	3001      	adds	r0, #1
 800d1ca:	f000 80aa 	beq.w	800d322 <_vfiprintf_r+0x20e>
 800d1ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d1d0:	445a      	add	r2, fp
 800d1d2:	9209      	str	r2, [sp, #36]	; 0x24
 800d1d4:	f89a 3000 	ldrb.w	r3, [sl]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	f000 80a2 	beq.w	800d322 <_vfiprintf_r+0x20e>
 800d1de:	2300      	movs	r3, #0
 800d1e0:	f04f 32ff 	mov.w	r2, #4294967295
 800d1e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1e8:	f10a 0a01 	add.w	sl, sl, #1
 800d1ec:	9304      	str	r3, [sp, #16]
 800d1ee:	9307      	str	r3, [sp, #28]
 800d1f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d1f4:	931a      	str	r3, [sp, #104]	; 0x68
 800d1f6:	4654      	mov	r4, sl
 800d1f8:	2205      	movs	r2, #5
 800d1fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1fe:	4858      	ldr	r0, [pc, #352]	; (800d360 <_vfiprintf_r+0x24c>)
 800d200:	f7f3 f80e 	bl	8000220 <memchr>
 800d204:	9a04      	ldr	r2, [sp, #16]
 800d206:	b9d8      	cbnz	r0, 800d240 <_vfiprintf_r+0x12c>
 800d208:	06d1      	lsls	r1, r2, #27
 800d20a:	bf44      	itt	mi
 800d20c:	2320      	movmi	r3, #32
 800d20e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d212:	0713      	lsls	r3, r2, #28
 800d214:	bf44      	itt	mi
 800d216:	232b      	movmi	r3, #43	; 0x2b
 800d218:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d21c:	f89a 3000 	ldrb.w	r3, [sl]
 800d220:	2b2a      	cmp	r3, #42	; 0x2a
 800d222:	d015      	beq.n	800d250 <_vfiprintf_r+0x13c>
 800d224:	9a07      	ldr	r2, [sp, #28]
 800d226:	4654      	mov	r4, sl
 800d228:	2000      	movs	r0, #0
 800d22a:	f04f 0c0a 	mov.w	ip, #10
 800d22e:	4621      	mov	r1, r4
 800d230:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d234:	3b30      	subs	r3, #48	; 0x30
 800d236:	2b09      	cmp	r3, #9
 800d238:	d94e      	bls.n	800d2d8 <_vfiprintf_r+0x1c4>
 800d23a:	b1b0      	cbz	r0, 800d26a <_vfiprintf_r+0x156>
 800d23c:	9207      	str	r2, [sp, #28]
 800d23e:	e014      	b.n	800d26a <_vfiprintf_r+0x156>
 800d240:	eba0 0308 	sub.w	r3, r0, r8
 800d244:	fa09 f303 	lsl.w	r3, r9, r3
 800d248:	4313      	orrs	r3, r2
 800d24a:	9304      	str	r3, [sp, #16]
 800d24c:	46a2      	mov	sl, r4
 800d24e:	e7d2      	b.n	800d1f6 <_vfiprintf_r+0xe2>
 800d250:	9b03      	ldr	r3, [sp, #12]
 800d252:	1d19      	adds	r1, r3, #4
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	9103      	str	r1, [sp, #12]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	bfbb      	ittet	lt
 800d25c:	425b      	neglt	r3, r3
 800d25e:	f042 0202 	orrlt.w	r2, r2, #2
 800d262:	9307      	strge	r3, [sp, #28]
 800d264:	9307      	strlt	r3, [sp, #28]
 800d266:	bfb8      	it	lt
 800d268:	9204      	strlt	r2, [sp, #16]
 800d26a:	7823      	ldrb	r3, [r4, #0]
 800d26c:	2b2e      	cmp	r3, #46	; 0x2e
 800d26e:	d10c      	bne.n	800d28a <_vfiprintf_r+0x176>
 800d270:	7863      	ldrb	r3, [r4, #1]
 800d272:	2b2a      	cmp	r3, #42	; 0x2a
 800d274:	d135      	bne.n	800d2e2 <_vfiprintf_r+0x1ce>
 800d276:	9b03      	ldr	r3, [sp, #12]
 800d278:	1d1a      	adds	r2, r3, #4
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	9203      	str	r2, [sp, #12]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	bfb8      	it	lt
 800d282:	f04f 33ff 	movlt.w	r3, #4294967295
 800d286:	3402      	adds	r4, #2
 800d288:	9305      	str	r3, [sp, #20]
 800d28a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d370 <_vfiprintf_r+0x25c>
 800d28e:	7821      	ldrb	r1, [r4, #0]
 800d290:	2203      	movs	r2, #3
 800d292:	4650      	mov	r0, sl
 800d294:	f7f2 ffc4 	bl	8000220 <memchr>
 800d298:	b140      	cbz	r0, 800d2ac <_vfiprintf_r+0x198>
 800d29a:	2340      	movs	r3, #64	; 0x40
 800d29c:	eba0 000a 	sub.w	r0, r0, sl
 800d2a0:	fa03 f000 	lsl.w	r0, r3, r0
 800d2a4:	9b04      	ldr	r3, [sp, #16]
 800d2a6:	4303      	orrs	r3, r0
 800d2a8:	3401      	adds	r4, #1
 800d2aa:	9304      	str	r3, [sp, #16]
 800d2ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2b0:	482c      	ldr	r0, [pc, #176]	; (800d364 <_vfiprintf_r+0x250>)
 800d2b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d2b6:	2206      	movs	r2, #6
 800d2b8:	f7f2 ffb2 	bl	8000220 <memchr>
 800d2bc:	2800      	cmp	r0, #0
 800d2be:	d03f      	beq.n	800d340 <_vfiprintf_r+0x22c>
 800d2c0:	4b29      	ldr	r3, [pc, #164]	; (800d368 <_vfiprintf_r+0x254>)
 800d2c2:	bb1b      	cbnz	r3, 800d30c <_vfiprintf_r+0x1f8>
 800d2c4:	9b03      	ldr	r3, [sp, #12]
 800d2c6:	3307      	adds	r3, #7
 800d2c8:	f023 0307 	bic.w	r3, r3, #7
 800d2cc:	3308      	adds	r3, #8
 800d2ce:	9303      	str	r3, [sp, #12]
 800d2d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d2:	443b      	add	r3, r7
 800d2d4:	9309      	str	r3, [sp, #36]	; 0x24
 800d2d6:	e767      	b.n	800d1a8 <_vfiprintf_r+0x94>
 800d2d8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2dc:	460c      	mov	r4, r1
 800d2de:	2001      	movs	r0, #1
 800d2e0:	e7a5      	b.n	800d22e <_vfiprintf_r+0x11a>
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	3401      	adds	r4, #1
 800d2e6:	9305      	str	r3, [sp, #20]
 800d2e8:	4619      	mov	r1, r3
 800d2ea:	f04f 0c0a 	mov.w	ip, #10
 800d2ee:	4620      	mov	r0, r4
 800d2f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2f4:	3a30      	subs	r2, #48	; 0x30
 800d2f6:	2a09      	cmp	r2, #9
 800d2f8:	d903      	bls.n	800d302 <_vfiprintf_r+0x1ee>
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d0c5      	beq.n	800d28a <_vfiprintf_r+0x176>
 800d2fe:	9105      	str	r1, [sp, #20]
 800d300:	e7c3      	b.n	800d28a <_vfiprintf_r+0x176>
 800d302:	fb0c 2101 	mla	r1, ip, r1, r2
 800d306:	4604      	mov	r4, r0
 800d308:	2301      	movs	r3, #1
 800d30a:	e7f0      	b.n	800d2ee <_vfiprintf_r+0x1da>
 800d30c:	ab03      	add	r3, sp, #12
 800d30e:	9300      	str	r3, [sp, #0]
 800d310:	462a      	mov	r2, r5
 800d312:	4b16      	ldr	r3, [pc, #88]	; (800d36c <_vfiprintf_r+0x258>)
 800d314:	a904      	add	r1, sp, #16
 800d316:	4630      	mov	r0, r6
 800d318:	f7fc f886 	bl	8009428 <_printf_float>
 800d31c:	4607      	mov	r7, r0
 800d31e:	1c78      	adds	r0, r7, #1
 800d320:	d1d6      	bne.n	800d2d0 <_vfiprintf_r+0x1bc>
 800d322:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d324:	07d9      	lsls	r1, r3, #31
 800d326:	d405      	bmi.n	800d334 <_vfiprintf_r+0x220>
 800d328:	89ab      	ldrh	r3, [r5, #12]
 800d32a:	059a      	lsls	r2, r3, #22
 800d32c:	d402      	bmi.n	800d334 <_vfiprintf_r+0x220>
 800d32e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d330:	f000 faa1 	bl	800d876 <__retarget_lock_release_recursive>
 800d334:	89ab      	ldrh	r3, [r5, #12]
 800d336:	065b      	lsls	r3, r3, #25
 800d338:	f53f af12 	bmi.w	800d160 <_vfiprintf_r+0x4c>
 800d33c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d33e:	e711      	b.n	800d164 <_vfiprintf_r+0x50>
 800d340:	ab03      	add	r3, sp, #12
 800d342:	9300      	str	r3, [sp, #0]
 800d344:	462a      	mov	r2, r5
 800d346:	4b09      	ldr	r3, [pc, #36]	; (800d36c <_vfiprintf_r+0x258>)
 800d348:	a904      	add	r1, sp, #16
 800d34a:	4630      	mov	r0, r6
 800d34c:	f7fc fb10 	bl	8009970 <_printf_i>
 800d350:	e7e4      	b.n	800d31c <_vfiprintf_r+0x208>
 800d352:	bf00      	nop
 800d354:	0800e004 	.word	0x0800e004
 800d358:	0800e024 	.word	0x0800e024
 800d35c:	0800dfe4 	.word	0x0800dfe4
 800d360:	0800df94 	.word	0x0800df94
 800d364:	0800df9e 	.word	0x0800df9e
 800d368:	08009429 	.word	0x08009429
 800d36c:	0800d0ef 	.word	0x0800d0ef
 800d370:	0800df9a 	.word	0x0800df9a

0800d374 <__swbuf_r>:
 800d374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d376:	460e      	mov	r6, r1
 800d378:	4614      	mov	r4, r2
 800d37a:	4605      	mov	r5, r0
 800d37c:	b118      	cbz	r0, 800d386 <__swbuf_r+0x12>
 800d37e:	6983      	ldr	r3, [r0, #24]
 800d380:	b90b      	cbnz	r3, 800d386 <__swbuf_r+0x12>
 800d382:	f000 f9d9 	bl	800d738 <__sinit>
 800d386:	4b21      	ldr	r3, [pc, #132]	; (800d40c <__swbuf_r+0x98>)
 800d388:	429c      	cmp	r4, r3
 800d38a:	d12b      	bne.n	800d3e4 <__swbuf_r+0x70>
 800d38c:	686c      	ldr	r4, [r5, #4]
 800d38e:	69a3      	ldr	r3, [r4, #24]
 800d390:	60a3      	str	r3, [r4, #8]
 800d392:	89a3      	ldrh	r3, [r4, #12]
 800d394:	071a      	lsls	r2, r3, #28
 800d396:	d52f      	bpl.n	800d3f8 <__swbuf_r+0x84>
 800d398:	6923      	ldr	r3, [r4, #16]
 800d39a:	b36b      	cbz	r3, 800d3f8 <__swbuf_r+0x84>
 800d39c:	6923      	ldr	r3, [r4, #16]
 800d39e:	6820      	ldr	r0, [r4, #0]
 800d3a0:	1ac0      	subs	r0, r0, r3
 800d3a2:	6963      	ldr	r3, [r4, #20]
 800d3a4:	b2f6      	uxtb	r6, r6
 800d3a6:	4283      	cmp	r3, r0
 800d3a8:	4637      	mov	r7, r6
 800d3aa:	dc04      	bgt.n	800d3b6 <__swbuf_r+0x42>
 800d3ac:	4621      	mov	r1, r4
 800d3ae:	4628      	mov	r0, r5
 800d3b0:	f000 f92e 	bl	800d610 <_fflush_r>
 800d3b4:	bb30      	cbnz	r0, 800d404 <__swbuf_r+0x90>
 800d3b6:	68a3      	ldr	r3, [r4, #8]
 800d3b8:	3b01      	subs	r3, #1
 800d3ba:	60a3      	str	r3, [r4, #8]
 800d3bc:	6823      	ldr	r3, [r4, #0]
 800d3be:	1c5a      	adds	r2, r3, #1
 800d3c0:	6022      	str	r2, [r4, #0]
 800d3c2:	701e      	strb	r6, [r3, #0]
 800d3c4:	6963      	ldr	r3, [r4, #20]
 800d3c6:	3001      	adds	r0, #1
 800d3c8:	4283      	cmp	r3, r0
 800d3ca:	d004      	beq.n	800d3d6 <__swbuf_r+0x62>
 800d3cc:	89a3      	ldrh	r3, [r4, #12]
 800d3ce:	07db      	lsls	r3, r3, #31
 800d3d0:	d506      	bpl.n	800d3e0 <__swbuf_r+0x6c>
 800d3d2:	2e0a      	cmp	r6, #10
 800d3d4:	d104      	bne.n	800d3e0 <__swbuf_r+0x6c>
 800d3d6:	4621      	mov	r1, r4
 800d3d8:	4628      	mov	r0, r5
 800d3da:	f000 f919 	bl	800d610 <_fflush_r>
 800d3de:	b988      	cbnz	r0, 800d404 <__swbuf_r+0x90>
 800d3e0:	4638      	mov	r0, r7
 800d3e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3e4:	4b0a      	ldr	r3, [pc, #40]	; (800d410 <__swbuf_r+0x9c>)
 800d3e6:	429c      	cmp	r4, r3
 800d3e8:	d101      	bne.n	800d3ee <__swbuf_r+0x7a>
 800d3ea:	68ac      	ldr	r4, [r5, #8]
 800d3ec:	e7cf      	b.n	800d38e <__swbuf_r+0x1a>
 800d3ee:	4b09      	ldr	r3, [pc, #36]	; (800d414 <__swbuf_r+0xa0>)
 800d3f0:	429c      	cmp	r4, r3
 800d3f2:	bf08      	it	eq
 800d3f4:	68ec      	ldreq	r4, [r5, #12]
 800d3f6:	e7ca      	b.n	800d38e <__swbuf_r+0x1a>
 800d3f8:	4621      	mov	r1, r4
 800d3fa:	4628      	mov	r0, r5
 800d3fc:	f000 f80c 	bl	800d418 <__swsetup_r>
 800d400:	2800      	cmp	r0, #0
 800d402:	d0cb      	beq.n	800d39c <__swbuf_r+0x28>
 800d404:	f04f 37ff 	mov.w	r7, #4294967295
 800d408:	e7ea      	b.n	800d3e0 <__swbuf_r+0x6c>
 800d40a:	bf00      	nop
 800d40c:	0800e004 	.word	0x0800e004
 800d410:	0800e024 	.word	0x0800e024
 800d414:	0800dfe4 	.word	0x0800dfe4

0800d418 <__swsetup_r>:
 800d418:	4b32      	ldr	r3, [pc, #200]	; (800d4e4 <__swsetup_r+0xcc>)
 800d41a:	b570      	push	{r4, r5, r6, lr}
 800d41c:	681d      	ldr	r5, [r3, #0]
 800d41e:	4606      	mov	r6, r0
 800d420:	460c      	mov	r4, r1
 800d422:	b125      	cbz	r5, 800d42e <__swsetup_r+0x16>
 800d424:	69ab      	ldr	r3, [r5, #24]
 800d426:	b913      	cbnz	r3, 800d42e <__swsetup_r+0x16>
 800d428:	4628      	mov	r0, r5
 800d42a:	f000 f985 	bl	800d738 <__sinit>
 800d42e:	4b2e      	ldr	r3, [pc, #184]	; (800d4e8 <__swsetup_r+0xd0>)
 800d430:	429c      	cmp	r4, r3
 800d432:	d10f      	bne.n	800d454 <__swsetup_r+0x3c>
 800d434:	686c      	ldr	r4, [r5, #4]
 800d436:	89a3      	ldrh	r3, [r4, #12]
 800d438:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d43c:	0719      	lsls	r1, r3, #28
 800d43e:	d42c      	bmi.n	800d49a <__swsetup_r+0x82>
 800d440:	06dd      	lsls	r5, r3, #27
 800d442:	d411      	bmi.n	800d468 <__swsetup_r+0x50>
 800d444:	2309      	movs	r3, #9
 800d446:	6033      	str	r3, [r6, #0]
 800d448:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d44c:	81a3      	strh	r3, [r4, #12]
 800d44e:	f04f 30ff 	mov.w	r0, #4294967295
 800d452:	e03e      	b.n	800d4d2 <__swsetup_r+0xba>
 800d454:	4b25      	ldr	r3, [pc, #148]	; (800d4ec <__swsetup_r+0xd4>)
 800d456:	429c      	cmp	r4, r3
 800d458:	d101      	bne.n	800d45e <__swsetup_r+0x46>
 800d45a:	68ac      	ldr	r4, [r5, #8]
 800d45c:	e7eb      	b.n	800d436 <__swsetup_r+0x1e>
 800d45e:	4b24      	ldr	r3, [pc, #144]	; (800d4f0 <__swsetup_r+0xd8>)
 800d460:	429c      	cmp	r4, r3
 800d462:	bf08      	it	eq
 800d464:	68ec      	ldreq	r4, [r5, #12]
 800d466:	e7e6      	b.n	800d436 <__swsetup_r+0x1e>
 800d468:	0758      	lsls	r0, r3, #29
 800d46a:	d512      	bpl.n	800d492 <__swsetup_r+0x7a>
 800d46c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d46e:	b141      	cbz	r1, 800d482 <__swsetup_r+0x6a>
 800d470:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d474:	4299      	cmp	r1, r3
 800d476:	d002      	beq.n	800d47e <__swsetup_r+0x66>
 800d478:	4630      	mov	r0, r6
 800d47a:	f7ff fb67 	bl	800cb4c <_free_r>
 800d47e:	2300      	movs	r3, #0
 800d480:	6363      	str	r3, [r4, #52]	; 0x34
 800d482:	89a3      	ldrh	r3, [r4, #12]
 800d484:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d488:	81a3      	strh	r3, [r4, #12]
 800d48a:	2300      	movs	r3, #0
 800d48c:	6063      	str	r3, [r4, #4]
 800d48e:	6923      	ldr	r3, [r4, #16]
 800d490:	6023      	str	r3, [r4, #0]
 800d492:	89a3      	ldrh	r3, [r4, #12]
 800d494:	f043 0308 	orr.w	r3, r3, #8
 800d498:	81a3      	strh	r3, [r4, #12]
 800d49a:	6923      	ldr	r3, [r4, #16]
 800d49c:	b94b      	cbnz	r3, 800d4b2 <__swsetup_r+0x9a>
 800d49e:	89a3      	ldrh	r3, [r4, #12]
 800d4a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d4a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d4a8:	d003      	beq.n	800d4b2 <__swsetup_r+0x9a>
 800d4aa:	4621      	mov	r1, r4
 800d4ac:	4630      	mov	r0, r6
 800d4ae:	f000 fa07 	bl	800d8c0 <__smakebuf_r>
 800d4b2:	89a0      	ldrh	r0, [r4, #12]
 800d4b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d4b8:	f010 0301 	ands.w	r3, r0, #1
 800d4bc:	d00a      	beq.n	800d4d4 <__swsetup_r+0xbc>
 800d4be:	2300      	movs	r3, #0
 800d4c0:	60a3      	str	r3, [r4, #8]
 800d4c2:	6963      	ldr	r3, [r4, #20]
 800d4c4:	425b      	negs	r3, r3
 800d4c6:	61a3      	str	r3, [r4, #24]
 800d4c8:	6923      	ldr	r3, [r4, #16]
 800d4ca:	b943      	cbnz	r3, 800d4de <__swsetup_r+0xc6>
 800d4cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d4d0:	d1ba      	bne.n	800d448 <__swsetup_r+0x30>
 800d4d2:	bd70      	pop	{r4, r5, r6, pc}
 800d4d4:	0781      	lsls	r1, r0, #30
 800d4d6:	bf58      	it	pl
 800d4d8:	6963      	ldrpl	r3, [r4, #20]
 800d4da:	60a3      	str	r3, [r4, #8]
 800d4dc:	e7f4      	b.n	800d4c8 <__swsetup_r+0xb0>
 800d4de:	2000      	movs	r0, #0
 800d4e0:	e7f7      	b.n	800d4d2 <__swsetup_r+0xba>
 800d4e2:	bf00      	nop
 800d4e4:	2000007c 	.word	0x2000007c
 800d4e8:	0800e004 	.word	0x0800e004
 800d4ec:	0800e024 	.word	0x0800e024
 800d4f0:	0800dfe4 	.word	0x0800dfe4

0800d4f4 <abort>:
 800d4f4:	b508      	push	{r3, lr}
 800d4f6:	2006      	movs	r0, #6
 800d4f8:	f000 fa52 	bl	800d9a0 <raise>
 800d4fc:	2001      	movs	r0, #1
 800d4fe:	f7f4 ff59 	bl	80023b4 <_exit>
	...

0800d504 <__sflush_r>:
 800d504:	898a      	ldrh	r2, [r1, #12]
 800d506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d50a:	4605      	mov	r5, r0
 800d50c:	0710      	lsls	r0, r2, #28
 800d50e:	460c      	mov	r4, r1
 800d510:	d458      	bmi.n	800d5c4 <__sflush_r+0xc0>
 800d512:	684b      	ldr	r3, [r1, #4]
 800d514:	2b00      	cmp	r3, #0
 800d516:	dc05      	bgt.n	800d524 <__sflush_r+0x20>
 800d518:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	dc02      	bgt.n	800d524 <__sflush_r+0x20>
 800d51e:	2000      	movs	r0, #0
 800d520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d524:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d526:	2e00      	cmp	r6, #0
 800d528:	d0f9      	beq.n	800d51e <__sflush_r+0x1a>
 800d52a:	2300      	movs	r3, #0
 800d52c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d530:	682f      	ldr	r7, [r5, #0]
 800d532:	602b      	str	r3, [r5, #0]
 800d534:	d032      	beq.n	800d59c <__sflush_r+0x98>
 800d536:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d538:	89a3      	ldrh	r3, [r4, #12]
 800d53a:	075a      	lsls	r2, r3, #29
 800d53c:	d505      	bpl.n	800d54a <__sflush_r+0x46>
 800d53e:	6863      	ldr	r3, [r4, #4]
 800d540:	1ac0      	subs	r0, r0, r3
 800d542:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d544:	b10b      	cbz	r3, 800d54a <__sflush_r+0x46>
 800d546:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d548:	1ac0      	subs	r0, r0, r3
 800d54a:	2300      	movs	r3, #0
 800d54c:	4602      	mov	r2, r0
 800d54e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d550:	6a21      	ldr	r1, [r4, #32]
 800d552:	4628      	mov	r0, r5
 800d554:	47b0      	blx	r6
 800d556:	1c43      	adds	r3, r0, #1
 800d558:	89a3      	ldrh	r3, [r4, #12]
 800d55a:	d106      	bne.n	800d56a <__sflush_r+0x66>
 800d55c:	6829      	ldr	r1, [r5, #0]
 800d55e:	291d      	cmp	r1, #29
 800d560:	d82c      	bhi.n	800d5bc <__sflush_r+0xb8>
 800d562:	4a2a      	ldr	r2, [pc, #168]	; (800d60c <__sflush_r+0x108>)
 800d564:	40ca      	lsrs	r2, r1
 800d566:	07d6      	lsls	r6, r2, #31
 800d568:	d528      	bpl.n	800d5bc <__sflush_r+0xb8>
 800d56a:	2200      	movs	r2, #0
 800d56c:	6062      	str	r2, [r4, #4]
 800d56e:	04d9      	lsls	r1, r3, #19
 800d570:	6922      	ldr	r2, [r4, #16]
 800d572:	6022      	str	r2, [r4, #0]
 800d574:	d504      	bpl.n	800d580 <__sflush_r+0x7c>
 800d576:	1c42      	adds	r2, r0, #1
 800d578:	d101      	bne.n	800d57e <__sflush_r+0x7a>
 800d57a:	682b      	ldr	r3, [r5, #0]
 800d57c:	b903      	cbnz	r3, 800d580 <__sflush_r+0x7c>
 800d57e:	6560      	str	r0, [r4, #84]	; 0x54
 800d580:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d582:	602f      	str	r7, [r5, #0]
 800d584:	2900      	cmp	r1, #0
 800d586:	d0ca      	beq.n	800d51e <__sflush_r+0x1a>
 800d588:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d58c:	4299      	cmp	r1, r3
 800d58e:	d002      	beq.n	800d596 <__sflush_r+0x92>
 800d590:	4628      	mov	r0, r5
 800d592:	f7ff fadb 	bl	800cb4c <_free_r>
 800d596:	2000      	movs	r0, #0
 800d598:	6360      	str	r0, [r4, #52]	; 0x34
 800d59a:	e7c1      	b.n	800d520 <__sflush_r+0x1c>
 800d59c:	6a21      	ldr	r1, [r4, #32]
 800d59e:	2301      	movs	r3, #1
 800d5a0:	4628      	mov	r0, r5
 800d5a2:	47b0      	blx	r6
 800d5a4:	1c41      	adds	r1, r0, #1
 800d5a6:	d1c7      	bne.n	800d538 <__sflush_r+0x34>
 800d5a8:	682b      	ldr	r3, [r5, #0]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d0c4      	beq.n	800d538 <__sflush_r+0x34>
 800d5ae:	2b1d      	cmp	r3, #29
 800d5b0:	d001      	beq.n	800d5b6 <__sflush_r+0xb2>
 800d5b2:	2b16      	cmp	r3, #22
 800d5b4:	d101      	bne.n	800d5ba <__sflush_r+0xb6>
 800d5b6:	602f      	str	r7, [r5, #0]
 800d5b8:	e7b1      	b.n	800d51e <__sflush_r+0x1a>
 800d5ba:	89a3      	ldrh	r3, [r4, #12]
 800d5bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5c0:	81a3      	strh	r3, [r4, #12]
 800d5c2:	e7ad      	b.n	800d520 <__sflush_r+0x1c>
 800d5c4:	690f      	ldr	r7, [r1, #16]
 800d5c6:	2f00      	cmp	r7, #0
 800d5c8:	d0a9      	beq.n	800d51e <__sflush_r+0x1a>
 800d5ca:	0793      	lsls	r3, r2, #30
 800d5cc:	680e      	ldr	r6, [r1, #0]
 800d5ce:	bf08      	it	eq
 800d5d0:	694b      	ldreq	r3, [r1, #20]
 800d5d2:	600f      	str	r7, [r1, #0]
 800d5d4:	bf18      	it	ne
 800d5d6:	2300      	movne	r3, #0
 800d5d8:	eba6 0807 	sub.w	r8, r6, r7
 800d5dc:	608b      	str	r3, [r1, #8]
 800d5de:	f1b8 0f00 	cmp.w	r8, #0
 800d5e2:	dd9c      	ble.n	800d51e <__sflush_r+0x1a>
 800d5e4:	6a21      	ldr	r1, [r4, #32]
 800d5e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d5e8:	4643      	mov	r3, r8
 800d5ea:	463a      	mov	r2, r7
 800d5ec:	4628      	mov	r0, r5
 800d5ee:	47b0      	blx	r6
 800d5f0:	2800      	cmp	r0, #0
 800d5f2:	dc06      	bgt.n	800d602 <__sflush_r+0xfe>
 800d5f4:	89a3      	ldrh	r3, [r4, #12]
 800d5f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5fa:	81a3      	strh	r3, [r4, #12]
 800d5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d600:	e78e      	b.n	800d520 <__sflush_r+0x1c>
 800d602:	4407      	add	r7, r0
 800d604:	eba8 0800 	sub.w	r8, r8, r0
 800d608:	e7e9      	b.n	800d5de <__sflush_r+0xda>
 800d60a:	bf00      	nop
 800d60c:	20400001 	.word	0x20400001

0800d610 <_fflush_r>:
 800d610:	b538      	push	{r3, r4, r5, lr}
 800d612:	690b      	ldr	r3, [r1, #16]
 800d614:	4605      	mov	r5, r0
 800d616:	460c      	mov	r4, r1
 800d618:	b913      	cbnz	r3, 800d620 <_fflush_r+0x10>
 800d61a:	2500      	movs	r5, #0
 800d61c:	4628      	mov	r0, r5
 800d61e:	bd38      	pop	{r3, r4, r5, pc}
 800d620:	b118      	cbz	r0, 800d62a <_fflush_r+0x1a>
 800d622:	6983      	ldr	r3, [r0, #24]
 800d624:	b90b      	cbnz	r3, 800d62a <_fflush_r+0x1a>
 800d626:	f000 f887 	bl	800d738 <__sinit>
 800d62a:	4b14      	ldr	r3, [pc, #80]	; (800d67c <_fflush_r+0x6c>)
 800d62c:	429c      	cmp	r4, r3
 800d62e:	d11b      	bne.n	800d668 <_fflush_r+0x58>
 800d630:	686c      	ldr	r4, [r5, #4]
 800d632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d0ef      	beq.n	800d61a <_fflush_r+0xa>
 800d63a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d63c:	07d0      	lsls	r0, r2, #31
 800d63e:	d404      	bmi.n	800d64a <_fflush_r+0x3a>
 800d640:	0599      	lsls	r1, r3, #22
 800d642:	d402      	bmi.n	800d64a <_fflush_r+0x3a>
 800d644:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d646:	f000 f915 	bl	800d874 <__retarget_lock_acquire_recursive>
 800d64a:	4628      	mov	r0, r5
 800d64c:	4621      	mov	r1, r4
 800d64e:	f7ff ff59 	bl	800d504 <__sflush_r>
 800d652:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d654:	07da      	lsls	r2, r3, #31
 800d656:	4605      	mov	r5, r0
 800d658:	d4e0      	bmi.n	800d61c <_fflush_r+0xc>
 800d65a:	89a3      	ldrh	r3, [r4, #12]
 800d65c:	059b      	lsls	r3, r3, #22
 800d65e:	d4dd      	bmi.n	800d61c <_fflush_r+0xc>
 800d660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d662:	f000 f908 	bl	800d876 <__retarget_lock_release_recursive>
 800d666:	e7d9      	b.n	800d61c <_fflush_r+0xc>
 800d668:	4b05      	ldr	r3, [pc, #20]	; (800d680 <_fflush_r+0x70>)
 800d66a:	429c      	cmp	r4, r3
 800d66c:	d101      	bne.n	800d672 <_fflush_r+0x62>
 800d66e:	68ac      	ldr	r4, [r5, #8]
 800d670:	e7df      	b.n	800d632 <_fflush_r+0x22>
 800d672:	4b04      	ldr	r3, [pc, #16]	; (800d684 <_fflush_r+0x74>)
 800d674:	429c      	cmp	r4, r3
 800d676:	bf08      	it	eq
 800d678:	68ec      	ldreq	r4, [r5, #12]
 800d67a:	e7da      	b.n	800d632 <_fflush_r+0x22>
 800d67c:	0800e004 	.word	0x0800e004
 800d680:	0800e024 	.word	0x0800e024
 800d684:	0800dfe4 	.word	0x0800dfe4

0800d688 <std>:
 800d688:	2300      	movs	r3, #0
 800d68a:	b510      	push	{r4, lr}
 800d68c:	4604      	mov	r4, r0
 800d68e:	e9c0 3300 	strd	r3, r3, [r0]
 800d692:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d696:	6083      	str	r3, [r0, #8]
 800d698:	8181      	strh	r1, [r0, #12]
 800d69a:	6643      	str	r3, [r0, #100]	; 0x64
 800d69c:	81c2      	strh	r2, [r0, #14]
 800d69e:	6183      	str	r3, [r0, #24]
 800d6a0:	4619      	mov	r1, r3
 800d6a2:	2208      	movs	r2, #8
 800d6a4:	305c      	adds	r0, #92	; 0x5c
 800d6a6:	f7fb fe17 	bl	80092d8 <memset>
 800d6aa:	4b05      	ldr	r3, [pc, #20]	; (800d6c0 <std+0x38>)
 800d6ac:	6263      	str	r3, [r4, #36]	; 0x24
 800d6ae:	4b05      	ldr	r3, [pc, #20]	; (800d6c4 <std+0x3c>)
 800d6b0:	62a3      	str	r3, [r4, #40]	; 0x28
 800d6b2:	4b05      	ldr	r3, [pc, #20]	; (800d6c8 <std+0x40>)
 800d6b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d6b6:	4b05      	ldr	r3, [pc, #20]	; (800d6cc <std+0x44>)
 800d6b8:	6224      	str	r4, [r4, #32]
 800d6ba:	6323      	str	r3, [r4, #48]	; 0x30
 800d6bc:	bd10      	pop	{r4, pc}
 800d6be:	bf00      	nop
 800d6c0:	0800d9d9 	.word	0x0800d9d9
 800d6c4:	0800d9fb 	.word	0x0800d9fb
 800d6c8:	0800da33 	.word	0x0800da33
 800d6cc:	0800da57 	.word	0x0800da57

0800d6d0 <_cleanup_r>:
 800d6d0:	4901      	ldr	r1, [pc, #4]	; (800d6d8 <_cleanup_r+0x8>)
 800d6d2:	f000 b8af 	b.w	800d834 <_fwalk_reent>
 800d6d6:	bf00      	nop
 800d6d8:	0800d611 	.word	0x0800d611

0800d6dc <__sfmoreglue>:
 800d6dc:	b570      	push	{r4, r5, r6, lr}
 800d6de:	1e4a      	subs	r2, r1, #1
 800d6e0:	2568      	movs	r5, #104	; 0x68
 800d6e2:	4355      	muls	r5, r2
 800d6e4:	460e      	mov	r6, r1
 800d6e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d6ea:	f7ff fa7f 	bl	800cbec <_malloc_r>
 800d6ee:	4604      	mov	r4, r0
 800d6f0:	b140      	cbz	r0, 800d704 <__sfmoreglue+0x28>
 800d6f2:	2100      	movs	r1, #0
 800d6f4:	e9c0 1600 	strd	r1, r6, [r0]
 800d6f8:	300c      	adds	r0, #12
 800d6fa:	60a0      	str	r0, [r4, #8]
 800d6fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d700:	f7fb fdea 	bl	80092d8 <memset>
 800d704:	4620      	mov	r0, r4
 800d706:	bd70      	pop	{r4, r5, r6, pc}

0800d708 <__sfp_lock_acquire>:
 800d708:	4801      	ldr	r0, [pc, #4]	; (800d710 <__sfp_lock_acquire+0x8>)
 800d70a:	f000 b8b3 	b.w	800d874 <__retarget_lock_acquire_recursive>
 800d70e:	bf00      	nop
 800d710:	20000630 	.word	0x20000630

0800d714 <__sfp_lock_release>:
 800d714:	4801      	ldr	r0, [pc, #4]	; (800d71c <__sfp_lock_release+0x8>)
 800d716:	f000 b8ae 	b.w	800d876 <__retarget_lock_release_recursive>
 800d71a:	bf00      	nop
 800d71c:	20000630 	.word	0x20000630

0800d720 <__sinit_lock_acquire>:
 800d720:	4801      	ldr	r0, [pc, #4]	; (800d728 <__sinit_lock_acquire+0x8>)
 800d722:	f000 b8a7 	b.w	800d874 <__retarget_lock_acquire_recursive>
 800d726:	bf00      	nop
 800d728:	2000062b 	.word	0x2000062b

0800d72c <__sinit_lock_release>:
 800d72c:	4801      	ldr	r0, [pc, #4]	; (800d734 <__sinit_lock_release+0x8>)
 800d72e:	f000 b8a2 	b.w	800d876 <__retarget_lock_release_recursive>
 800d732:	bf00      	nop
 800d734:	2000062b 	.word	0x2000062b

0800d738 <__sinit>:
 800d738:	b510      	push	{r4, lr}
 800d73a:	4604      	mov	r4, r0
 800d73c:	f7ff fff0 	bl	800d720 <__sinit_lock_acquire>
 800d740:	69a3      	ldr	r3, [r4, #24]
 800d742:	b11b      	cbz	r3, 800d74c <__sinit+0x14>
 800d744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d748:	f7ff bff0 	b.w	800d72c <__sinit_lock_release>
 800d74c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d750:	6523      	str	r3, [r4, #80]	; 0x50
 800d752:	4b13      	ldr	r3, [pc, #76]	; (800d7a0 <__sinit+0x68>)
 800d754:	4a13      	ldr	r2, [pc, #76]	; (800d7a4 <__sinit+0x6c>)
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	62a2      	str	r2, [r4, #40]	; 0x28
 800d75a:	42a3      	cmp	r3, r4
 800d75c:	bf04      	itt	eq
 800d75e:	2301      	moveq	r3, #1
 800d760:	61a3      	streq	r3, [r4, #24]
 800d762:	4620      	mov	r0, r4
 800d764:	f000 f820 	bl	800d7a8 <__sfp>
 800d768:	6060      	str	r0, [r4, #4]
 800d76a:	4620      	mov	r0, r4
 800d76c:	f000 f81c 	bl	800d7a8 <__sfp>
 800d770:	60a0      	str	r0, [r4, #8]
 800d772:	4620      	mov	r0, r4
 800d774:	f000 f818 	bl	800d7a8 <__sfp>
 800d778:	2200      	movs	r2, #0
 800d77a:	60e0      	str	r0, [r4, #12]
 800d77c:	2104      	movs	r1, #4
 800d77e:	6860      	ldr	r0, [r4, #4]
 800d780:	f7ff ff82 	bl	800d688 <std>
 800d784:	68a0      	ldr	r0, [r4, #8]
 800d786:	2201      	movs	r2, #1
 800d788:	2109      	movs	r1, #9
 800d78a:	f7ff ff7d 	bl	800d688 <std>
 800d78e:	68e0      	ldr	r0, [r4, #12]
 800d790:	2202      	movs	r2, #2
 800d792:	2112      	movs	r1, #18
 800d794:	f7ff ff78 	bl	800d688 <std>
 800d798:	2301      	movs	r3, #1
 800d79a:	61a3      	str	r3, [r4, #24]
 800d79c:	e7d2      	b.n	800d744 <__sinit+0xc>
 800d79e:	bf00      	nop
 800d7a0:	0800db90 	.word	0x0800db90
 800d7a4:	0800d6d1 	.word	0x0800d6d1

0800d7a8 <__sfp>:
 800d7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7aa:	4607      	mov	r7, r0
 800d7ac:	f7ff ffac 	bl	800d708 <__sfp_lock_acquire>
 800d7b0:	4b1e      	ldr	r3, [pc, #120]	; (800d82c <__sfp+0x84>)
 800d7b2:	681e      	ldr	r6, [r3, #0]
 800d7b4:	69b3      	ldr	r3, [r6, #24]
 800d7b6:	b913      	cbnz	r3, 800d7be <__sfp+0x16>
 800d7b8:	4630      	mov	r0, r6
 800d7ba:	f7ff ffbd 	bl	800d738 <__sinit>
 800d7be:	3648      	adds	r6, #72	; 0x48
 800d7c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d7c4:	3b01      	subs	r3, #1
 800d7c6:	d503      	bpl.n	800d7d0 <__sfp+0x28>
 800d7c8:	6833      	ldr	r3, [r6, #0]
 800d7ca:	b30b      	cbz	r3, 800d810 <__sfp+0x68>
 800d7cc:	6836      	ldr	r6, [r6, #0]
 800d7ce:	e7f7      	b.n	800d7c0 <__sfp+0x18>
 800d7d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d7d4:	b9d5      	cbnz	r5, 800d80c <__sfp+0x64>
 800d7d6:	4b16      	ldr	r3, [pc, #88]	; (800d830 <__sfp+0x88>)
 800d7d8:	60e3      	str	r3, [r4, #12]
 800d7da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d7de:	6665      	str	r5, [r4, #100]	; 0x64
 800d7e0:	f000 f847 	bl	800d872 <__retarget_lock_init_recursive>
 800d7e4:	f7ff ff96 	bl	800d714 <__sfp_lock_release>
 800d7e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d7ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d7f0:	6025      	str	r5, [r4, #0]
 800d7f2:	61a5      	str	r5, [r4, #24]
 800d7f4:	2208      	movs	r2, #8
 800d7f6:	4629      	mov	r1, r5
 800d7f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d7fc:	f7fb fd6c 	bl	80092d8 <memset>
 800d800:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d804:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d808:	4620      	mov	r0, r4
 800d80a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d80c:	3468      	adds	r4, #104	; 0x68
 800d80e:	e7d9      	b.n	800d7c4 <__sfp+0x1c>
 800d810:	2104      	movs	r1, #4
 800d812:	4638      	mov	r0, r7
 800d814:	f7ff ff62 	bl	800d6dc <__sfmoreglue>
 800d818:	4604      	mov	r4, r0
 800d81a:	6030      	str	r0, [r6, #0]
 800d81c:	2800      	cmp	r0, #0
 800d81e:	d1d5      	bne.n	800d7cc <__sfp+0x24>
 800d820:	f7ff ff78 	bl	800d714 <__sfp_lock_release>
 800d824:	230c      	movs	r3, #12
 800d826:	603b      	str	r3, [r7, #0]
 800d828:	e7ee      	b.n	800d808 <__sfp+0x60>
 800d82a:	bf00      	nop
 800d82c:	0800db90 	.word	0x0800db90
 800d830:	ffff0001 	.word	0xffff0001

0800d834 <_fwalk_reent>:
 800d834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d838:	4606      	mov	r6, r0
 800d83a:	4688      	mov	r8, r1
 800d83c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d840:	2700      	movs	r7, #0
 800d842:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d846:	f1b9 0901 	subs.w	r9, r9, #1
 800d84a:	d505      	bpl.n	800d858 <_fwalk_reent+0x24>
 800d84c:	6824      	ldr	r4, [r4, #0]
 800d84e:	2c00      	cmp	r4, #0
 800d850:	d1f7      	bne.n	800d842 <_fwalk_reent+0xe>
 800d852:	4638      	mov	r0, r7
 800d854:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d858:	89ab      	ldrh	r3, [r5, #12]
 800d85a:	2b01      	cmp	r3, #1
 800d85c:	d907      	bls.n	800d86e <_fwalk_reent+0x3a>
 800d85e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d862:	3301      	adds	r3, #1
 800d864:	d003      	beq.n	800d86e <_fwalk_reent+0x3a>
 800d866:	4629      	mov	r1, r5
 800d868:	4630      	mov	r0, r6
 800d86a:	47c0      	blx	r8
 800d86c:	4307      	orrs	r7, r0
 800d86e:	3568      	adds	r5, #104	; 0x68
 800d870:	e7e9      	b.n	800d846 <_fwalk_reent+0x12>

0800d872 <__retarget_lock_init_recursive>:
 800d872:	4770      	bx	lr

0800d874 <__retarget_lock_acquire_recursive>:
 800d874:	4770      	bx	lr

0800d876 <__retarget_lock_release_recursive>:
 800d876:	4770      	bx	lr

0800d878 <__swhatbuf_r>:
 800d878:	b570      	push	{r4, r5, r6, lr}
 800d87a:	460e      	mov	r6, r1
 800d87c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d880:	2900      	cmp	r1, #0
 800d882:	b096      	sub	sp, #88	; 0x58
 800d884:	4614      	mov	r4, r2
 800d886:	461d      	mov	r5, r3
 800d888:	da07      	bge.n	800d89a <__swhatbuf_r+0x22>
 800d88a:	2300      	movs	r3, #0
 800d88c:	602b      	str	r3, [r5, #0]
 800d88e:	89b3      	ldrh	r3, [r6, #12]
 800d890:	061a      	lsls	r2, r3, #24
 800d892:	d410      	bmi.n	800d8b6 <__swhatbuf_r+0x3e>
 800d894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d898:	e00e      	b.n	800d8b8 <__swhatbuf_r+0x40>
 800d89a:	466a      	mov	r2, sp
 800d89c:	f000 f902 	bl	800daa4 <_fstat_r>
 800d8a0:	2800      	cmp	r0, #0
 800d8a2:	dbf2      	blt.n	800d88a <__swhatbuf_r+0x12>
 800d8a4:	9a01      	ldr	r2, [sp, #4]
 800d8a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d8aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d8ae:	425a      	negs	r2, r3
 800d8b0:	415a      	adcs	r2, r3
 800d8b2:	602a      	str	r2, [r5, #0]
 800d8b4:	e7ee      	b.n	800d894 <__swhatbuf_r+0x1c>
 800d8b6:	2340      	movs	r3, #64	; 0x40
 800d8b8:	2000      	movs	r0, #0
 800d8ba:	6023      	str	r3, [r4, #0]
 800d8bc:	b016      	add	sp, #88	; 0x58
 800d8be:	bd70      	pop	{r4, r5, r6, pc}

0800d8c0 <__smakebuf_r>:
 800d8c0:	898b      	ldrh	r3, [r1, #12]
 800d8c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d8c4:	079d      	lsls	r5, r3, #30
 800d8c6:	4606      	mov	r6, r0
 800d8c8:	460c      	mov	r4, r1
 800d8ca:	d507      	bpl.n	800d8dc <__smakebuf_r+0x1c>
 800d8cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d8d0:	6023      	str	r3, [r4, #0]
 800d8d2:	6123      	str	r3, [r4, #16]
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	6163      	str	r3, [r4, #20]
 800d8d8:	b002      	add	sp, #8
 800d8da:	bd70      	pop	{r4, r5, r6, pc}
 800d8dc:	ab01      	add	r3, sp, #4
 800d8de:	466a      	mov	r2, sp
 800d8e0:	f7ff ffca 	bl	800d878 <__swhatbuf_r>
 800d8e4:	9900      	ldr	r1, [sp, #0]
 800d8e6:	4605      	mov	r5, r0
 800d8e8:	4630      	mov	r0, r6
 800d8ea:	f7ff f97f 	bl	800cbec <_malloc_r>
 800d8ee:	b948      	cbnz	r0, 800d904 <__smakebuf_r+0x44>
 800d8f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8f4:	059a      	lsls	r2, r3, #22
 800d8f6:	d4ef      	bmi.n	800d8d8 <__smakebuf_r+0x18>
 800d8f8:	f023 0303 	bic.w	r3, r3, #3
 800d8fc:	f043 0302 	orr.w	r3, r3, #2
 800d900:	81a3      	strh	r3, [r4, #12]
 800d902:	e7e3      	b.n	800d8cc <__smakebuf_r+0xc>
 800d904:	4b0d      	ldr	r3, [pc, #52]	; (800d93c <__smakebuf_r+0x7c>)
 800d906:	62b3      	str	r3, [r6, #40]	; 0x28
 800d908:	89a3      	ldrh	r3, [r4, #12]
 800d90a:	6020      	str	r0, [r4, #0]
 800d90c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d910:	81a3      	strh	r3, [r4, #12]
 800d912:	9b00      	ldr	r3, [sp, #0]
 800d914:	6163      	str	r3, [r4, #20]
 800d916:	9b01      	ldr	r3, [sp, #4]
 800d918:	6120      	str	r0, [r4, #16]
 800d91a:	b15b      	cbz	r3, 800d934 <__smakebuf_r+0x74>
 800d91c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d920:	4630      	mov	r0, r6
 800d922:	f000 f8d1 	bl	800dac8 <_isatty_r>
 800d926:	b128      	cbz	r0, 800d934 <__smakebuf_r+0x74>
 800d928:	89a3      	ldrh	r3, [r4, #12]
 800d92a:	f023 0303 	bic.w	r3, r3, #3
 800d92e:	f043 0301 	orr.w	r3, r3, #1
 800d932:	81a3      	strh	r3, [r4, #12]
 800d934:	89a0      	ldrh	r0, [r4, #12]
 800d936:	4305      	orrs	r5, r0
 800d938:	81a5      	strh	r5, [r4, #12]
 800d93a:	e7cd      	b.n	800d8d8 <__smakebuf_r+0x18>
 800d93c:	0800d6d1 	.word	0x0800d6d1

0800d940 <_malloc_usable_size_r>:
 800d940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d944:	1f18      	subs	r0, r3, #4
 800d946:	2b00      	cmp	r3, #0
 800d948:	bfbc      	itt	lt
 800d94a:	580b      	ldrlt	r3, [r1, r0]
 800d94c:	18c0      	addlt	r0, r0, r3
 800d94e:	4770      	bx	lr

0800d950 <_raise_r>:
 800d950:	291f      	cmp	r1, #31
 800d952:	b538      	push	{r3, r4, r5, lr}
 800d954:	4604      	mov	r4, r0
 800d956:	460d      	mov	r5, r1
 800d958:	d904      	bls.n	800d964 <_raise_r+0x14>
 800d95a:	2316      	movs	r3, #22
 800d95c:	6003      	str	r3, [r0, #0]
 800d95e:	f04f 30ff 	mov.w	r0, #4294967295
 800d962:	bd38      	pop	{r3, r4, r5, pc}
 800d964:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d966:	b112      	cbz	r2, 800d96e <_raise_r+0x1e>
 800d968:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d96c:	b94b      	cbnz	r3, 800d982 <_raise_r+0x32>
 800d96e:	4620      	mov	r0, r4
 800d970:	f000 f830 	bl	800d9d4 <_getpid_r>
 800d974:	462a      	mov	r2, r5
 800d976:	4601      	mov	r1, r0
 800d978:	4620      	mov	r0, r4
 800d97a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d97e:	f000 b817 	b.w	800d9b0 <_kill_r>
 800d982:	2b01      	cmp	r3, #1
 800d984:	d00a      	beq.n	800d99c <_raise_r+0x4c>
 800d986:	1c59      	adds	r1, r3, #1
 800d988:	d103      	bne.n	800d992 <_raise_r+0x42>
 800d98a:	2316      	movs	r3, #22
 800d98c:	6003      	str	r3, [r0, #0]
 800d98e:	2001      	movs	r0, #1
 800d990:	e7e7      	b.n	800d962 <_raise_r+0x12>
 800d992:	2400      	movs	r4, #0
 800d994:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d998:	4628      	mov	r0, r5
 800d99a:	4798      	blx	r3
 800d99c:	2000      	movs	r0, #0
 800d99e:	e7e0      	b.n	800d962 <_raise_r+0x12>

0800d9a0 <raise>:
 800d9a0:	4b02      	ldr	r3, [pc, #8]	; (800d9ac <raise+0xc>)
 800d9a2:	4601      	mov	r1, r0
 800d9a4:	6818      	ldr	r0, [r3, #0]
 800d9a6:	f7ff bfd3 	b.w	800d950 <_raise_r>
 800d9aa:	bf00      	nop
 800d9ac:	2000007c 	.word	0x2000007c

0800d9b0 <_kill_r>:
 800d9b0:	b538      	push	{r3, r4, r5, lr}
 800d9b2:	4d07      	ldr	r5, [pc, #28]	; (800d9d0 <_kill_r+0x20>)
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	4604      	mov	r4, r0
 800d9b8:	4608      	mov	r0, r1
 800d9ba:	4611      	mov	r1, r2
 800d9bc:	602b      	str	r3, [r5, #0]
 800d9be:	f7f4 fce9 	bl	8002394 <_kill>
 800d9c2:	1c43      	adds	r3, r0, #1
 800d9c4:	d102      	bne.n	800d9cc <_kill_r+0x1c>
 800d9c6:	682b      	ldr	r3, [r5, #0]
 800d9c8:	b103      	cbz	r3, 800d9cc <_kill_r+0x1c>
 800d9ca:	6023      	str	r3, [r4, #0]
 800d9cc:	bd38      	pop	{r3, r4, r5, pc}
 800d9ce:	bf00      	nop
 800d9d0:	20000624 	.word	0x20000624

0800d9d4 <_getpid_r>:
 800d9d4:	f7f4 bcd6 	b.w	8002384 <_getpid>

0800d9d8 <__sread>:
 800d9d8:	b510      	push	{r4, lr}
 800d9da:	460c      	mov	r4, r1
 800d9dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9e0:	f000 f894 	bl	800db0c <_read_r>
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	bfab      	itete	ge
 800d9e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d9ea:	89a3      	ldrhlt	r3, [r4, #12]
 800d9ec:	181b      	addge	r3, r3, r0
 800d9ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d9f2:	bfac      	ite	ge
 800d9f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800d9f6:	81a3      	strhlt	r3, [r4, #12]
 800d9f8:	bd10      	pop	{r4, pc}

0800d9fa <__swrite>:
 800d9fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9fe:	461f      	mov	r7, r3
 800da00:	898b      	ldrh	r3, [r1, #12]
 800da02:	05db      	lsls	r3, r3, #23
 800da04:	4605      	mov	r5, r0
 800da06:	460c      	mov	r4, r1
 800da08:	4616      	mov	r6, r2
 800da0a:	d505      	bpl.n	800da18 <__swrite+0x1e>
 800da0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da10:	2302      	movs	r3, #2
 800da12:	2200      	movs	r2, #0
 800da14:	f000 f868 	bl	800dae8 <_lseek_r>
 800da18:	89a3      	ldrh	r3, [r4, #12]
 800da1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800da22:	81a3      	strh	r3, [r4, #12]
 800da24:	4632      	mov	r2, r6
 800da26:	463b      	mov	r3, r7
 800da28:	4628      	mov	r0, r5
 800da2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da2e:	f000 b817 	b.w	800da60 <_write_r>

0800da32 <__sseek>:
 800da32:	b510      	push	{r4, lr}
 800da34:	460c      	mov	r4, r1
 800da36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da3a:	f000 f855 	bl	800dae8 <_lseek_r>
 800da3e:	1c43      	adds	r3, r0, #1
 800da40:	89a3      	ldrh	r3, [r4, #12]
 800da42:	bf15      	itete	ne
 800da44:	6560      	strne	r0, [r4, #84]	; 0x54
 800da46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800da4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800da4e:	81a3      	strheq	r3, [r4, #12]
 800da50:	bf18      	it	ne
 800da52:	81a3      	strhne	r3, [r4, #12]
 800da54:	bd10      	pop	{r4, pc}

0800da56 <__sclose>:
 800da56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da5a:	f000 b813 	b.w	800da84 <_close_r>
	...

0800da60 <_write_r>:
 800da60:	b538      	push	{r3, r4, r5, lr}
 800da62:	4d07      	ldr	r5, [pc, #28]	; (800da80 <_write_r+0x20>)
 800da64:	4604      	mov	r4, r0
 800da66:	4608      	mov	r0, r1
 800da68:	4611      	mov	r1, r2
 800da6a:	2200      	movs	r2, #0
 800da6c:	602a      	str	r2, [r5, #0]
 800da6e:	461a      	mov	r2, r3
 800da70:	f7f4 fcc7 	bl	8002402 <_write>
 800da74:	1c43      	adds	r3, r0, #1
 800da76:	d102      	bne.n	800da7e <_write_r+0x1e>
 800da78:	682b      	ldr	r3, [r5, #0]
 800da7a:	b103      	cbz	r3, 800da7e <_write_r+0x1e>
 800da7c:	6023      	str	r3, [r4, #0]
 800da7e:	bd38      	pop	{r3, r4, r5, pc}
 800da80:	20000624 	.word	0x20000624

0800da84 <_close_r>:
 800da84:	b538      	push	{r3, r4, r5, lr}
 800da86:	4d06      	ldr	r5, [pc, #24]	; (800daa0 <_close_r+0x1c>)
 800da88:	2300      	movs	r3, #0
 800da8a:	4604      	mov	r4, r0
 800da8c:	4608      	mov	r0, r1
 800da8e:	602b      	str	r3, [r5, #0]
 800da90:	f7f4 fcd3 	bl	800243a <_close>
 800da94:	1c43      	adds	r3, r0, #1
 800da96:	d102      	bne.n	800da9e <_close_r+0x1a>
 800da98:	682b      	ldr	r3, [r5, #0]
 800da9a:	b103      	cbz	r3, 800da9e <_close_r+0x1a>
 800da9c:	6023      	str	r3, [r4, #0]
 800da9e:	bd38      	pop	{r3, r4, r5, pc}
 800daa0:	20000624 	.word	0x20000624

0800daa4 <_fstat_r>:
 800daa4:	b538      	push	{r3, r4, r5, lr}
 800daa6:	4d07      	ldr	r5, [pc, #28]	; (800dac4 <_fstat_r+0x20>)
 800daa8:	2300      	movs	r3, #0
 800daaa:	4604      	mov	r4, r0
 800daac:	4608      	mov	r0, r1
 800daae:	4611      	mov	r1, r2
 800dab0:	602b      	str	r3, [r5, #0]
 800dab2:	f7f4 fcce 	bl	8002452 <_fstat>
 800dab6:	1c43      	adds	r3, r0, #1
 800dab8:	d102      	bne.n	800dac0 <_fstat_r+0x1c>
 800daba:	682b      	ldr	r3, [r5, #0]
 800dabc:	b103      	cbz	r3, 800dac0 <_fstat_r+0x1c>
 800dabe:	6023      	str	r3, [r4, #0]
 800dac0:	bd38      	pop	{r3, r4, r5, pc}
 800dac2:	bf00      	nop
 800dac4:	20000624 	.word	0x20000624

0800dac8 <_isatty_r>:
 800dac8:	b538      	push	{r3, r4, r5, lr}
 800daca:	4d06      	ldr	r5, [pc, #24]	; (800dae4 <_isatty_r+0x1c>)
 800dacc:	2300      	movs	r3, #0
 800dace:	4604      	mov	r4, r0
 800dad0:	4608      	mov	r0, r1
 800dad2:	602b      	str	r3, [r5, #0]
 800dad4:	f7f4 fccd 	bl	8002472 <_isatty>
 800dad8:	1c43      	adds	r3, r0, #1
 800dada:	d102      	bne.n	800dae2 <_isatty_r+0x1a>
 800dadc:	682b      	ldr	r3, [r5, #0]
 800dade:	b103      	cbz	r3, 800dae2 <_isatty_r+0x1a>
 800dae0:	6023      	str	r3, [r4, #0]
 800dae2:	bd38      	pop	{r3, r4, r5, pc}
 800dae4:	20000624 	.word	0x20000624

0800dae8 <_lseek_r>:
 800dae8:	b538      	push	{r3, r4, r5, lr}
 800daea:	4d07      	ldr	r5, [pc, #28]	; (800db08 <_lseek_r+0x20>)
 800daec:	4604      	mov	r4, r0
 800daee:	4608      	mov	r0, r1
 800daf0:	4611      	mov	r1, r2
 800daf2:	2200      	movs	r2, #0
 800daf4:	602a      	str	r2, [r5, #0]
 800daf6:	461a      	mov	r2, r3
 800daf8:	f7f4 fcc6 	bl	8002488 <_lseek>
 800dafc:	1c43      	adds	r3, r0, #1
 800dafe:	d102      	bne.n	800db06 <_lseek_r+0x1e>
 800db00:	682b      	ldr	r3, [r5, #0]
 800db02:	b103      	cbz	r3, 800db06 <_lseek_r+0x1e>
 800db04:	6023      	str	r3, [r4, #0]
 800db06:	bd38      	pop	{r3, r4, r5, pc}
 800db08:	20000624 	.word	0x20000624

0800db0c <_read_r>:
 800db0c:	b538      	push	{r3, r4, r5, lr}
 800db0e:	4d07      	ldr	r5, [pc, #28]	; (800db2c <_read_r+0x20>)
 800db10:	4604      	mov	r4, r0
 800db12:	4608      	mov	r0, r1
 800db14:	4611      	mov	r1, r2
 800db16:	2200      	movs	r2, #0
 800db18:	602a      	str	r2, [r5, #0]
 800db1a:	461a      	mov	r2, r3
 800db1c:	f7f4 fc54 	bl	80023c8 <_read>
 800db20:	1c43      	adds	r3, r0, #1
 800db22:	d102      	bne.n	800db2a <_read_r+0x1e>
 800db24:	682b      	ldr	r3, [r5, #0]
 800db26:	b103      	cbz	r3, 800db2a <_read_r+0x1e>
 800db28:	6023      	str	r3, [r4, #0]
 800db2a:	bd38      	pop	{r3, r4, r5, pc}
 800db2c:	20000624 	.word	0x20000624

0800db30 <_init>:
 800db30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db32:	bf00      	nop
 800db34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db36:	bc08      	pop	{r3}
 800db38:	469e      	mov	lr, r3
 800db3a:	4770      	bx	lr

0800db3c <_fini>:
 800db3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db3e:	bf00      	nop
 800db40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db42:	bc08      	pop	{r3}
 800db44:	469e      	mov	lr, r3
 800db46:	4770      	bx	lr
