INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Pool_Birds/Project_of_vivado/project_4/project_4.sim/sim_1/synth/func/tb_riscv_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_reg
INFO: [VRFC 10-311] analyzing module inst_fetch
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/cpu_pipline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/riscv_min_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_min_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sim_1/new/tb_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
