# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:35 on Mar 06,2018
# vlog -reportprogress 300 ./input_blink.sv 
# -- Compiling module input_blink
# -- Compiling module input_blink_testbench
# 
# Top level modules:
# 	input_blink_testbench
# End time: 10:42:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:36 on Mar 06,2018
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 10:42:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:36 on Mar 06,2018
# vlog -reportprogress 300 ./myDFF.sv 
# -- Compiling module myDFF
# -- Compiling module myDFF_testbench
# 
# Top level modules:
# 	myDFF_testbench
# End time: 10:42:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:36 on Mar 06,2018
# vlog -reportprogress 300 ./buttons_controller.sv 
# -- Compiling module buttons_controller
# -- Compiling module buttons_controller_testbench
# 
# Top level modules:
# 	buttons_controller_testbench
# End time: 10:42:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:36 on Mar 06,2018
# vlog -reportprogress 300 ./floor_tracker.sv 
# -- Compiling module floor_tracker
# -- Compiling module floor_tracker_testbench
# 
# Top level modules:
# 	floor_tracker_testbench
# End time: 10:42:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:36 on Mar 06,2018
# vlog -reportprogress 300 ./myDFF_6b.sv 
# -- Compiling module myDFF_6b
# 
# Top level modules:
# 	myDFF_6b
# End time: 10:42:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 10:42:36 on Mar 06,2018
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.myDFF
# Loading work.myDFF_6b
# Loading work.input_blink
# Loading work.buttons_controller
# Loading work.floor_tracker
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(139)
#    Time: 24800 ps  Iteration: 0  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 139
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:30 on Mar 06,2018
# vlog -reportprogress 300 ./input_blink.sv 
# -- Compiling module input_blink
# -- Compiling module input_blink_testbench
# 
# Top level modules:
# 	input_blink_testbench
# End time: 10:43:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:30 on Mar 06,2018
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 10:43:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:30 on Mar 06,2018
# vlog -reportprogress 300 ./myDFF.sv 
# -- Compiling module myDFF
# -- Compiling module myDFF_testbench
# 
# Top level modules:
# 	myDFF_testbench
# End time: 10:43:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:30 on Mar 06,2018
# vlog -reportprogress 300 ./buttons_controller.sv 
# -- Compiling module buttons_controller
# -- Compiling module buttons_controller_testbench
# 
# Top level modules:
# 	buttons_controller_testbench
# End time: 10:43:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:31 on Mar 06,2018
# vlog -reportprogress 300 ./floor_tracker.sv 
# -- Compiling module floor_tracker
# -- Compiling module floor_tracker_testbench
# 
# Top level modules:
# 	floor_tracker_testbench
# End time: 10:43:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:31 on Mar 06,2018
# vlog -reportprogress 300 ./myDFF_6b.sv 
# -- Compiling module myDFF_6b
# 
# Top level modules:
# 	myDFF_6b
# End time: 10:43:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:43:36 on Mar 06,2018, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 10:43:36 on Mar 06,2018
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.myDFF
# Loading work.myDFF_6b
# Loading work.input_blink
# Loading work.buttons_controller
# Loading work.floor_tracker
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(139)
#    Time: 23600 ps  Iteration: 0  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 139
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:16 on Mar 06,2018
# vlog -reportprogress 300 ./input_blink.sv 
# -- Compiling module input_blink
# -- Compiling module input_blink_testbench
# 
# Top level modules:
# 	input_blink_testbench
# End time: 10:44:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:16 on Mar 06,2018
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 10:44:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:16 on Mar 06,2018
# vlog -reportprogress 300 ./myDFF.sv 
# -- Compiling module myDFF
# -- Compiling module myDFF_testbench
# 
# Top level modules:
# 	myDFF_testbench
# End time: 10:44:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:16 on Mar 06,2018
# vlog -reportprogress 300 ./buttons_controller.sv 
# -- Compiling module buttons_controller
# -- Compiling module buttons_controller_testbench
# 
# Top level modules:
# 	buttons_controller_testbench
# End time: 10:44:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:17 on Mar 06,2018
# vlog -reportprogress 300 ./floor_tracker.sv 
# -- Compiling module floor_tracker
# -- Compiling module floor_tracker_testbench
# 
# Top level modules:
# 	floor_tracker_testbench
# End time: 10:44:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:17 on Mar 06,2018
# vlog -reportprogress 300 ./myDFF_6b.sv 
# -- Compiling module myDFF_6b
# 
# Top level modules:
# 	myDFF_6b
# End time: 10:44:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:44:18 on Mar 06,2018, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 10:44:19 on Mar 06,2018
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.myDFF
# Loading work.myDFF_6b
# Loading work.input_blink
# Loading work.buttons_controller
# Loading work.floor_tracker
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(139)
#    Time: 21200 ps  Iteration: 0  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 139
add wave -position 3  sim:/DE1_SoC_testbench/HEX5
add wave -position 4  sim:/DE1_SoC_testbench/HEX4
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/micha/Documents/ee271/lab8 - Elevator/DE1_SoC_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:19 on Mar 06,2018
# vlog -reportprogress 300 ./input_blink.sv 
# -- Compiling module input_blink
# -- Compiling module input_blink_testbench
# 
# Top level modules:
# 	input_blink_testbench
# End time: 10:46:19 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:20 on Mar 06,2018
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 10:46:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:20 on Mar 06,2018
# vlog -reportprogress 300 ./myDFF.sv 
# -- Compiling module myDFF
# -- Compiling module myDFF_testbench
# 
# Top level modules:
# 	myDFF_testbench
# End time: 10:46:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:20 on Mar 06,2018
# vlog -reportprogress 300 ./buttons_controller.sv 
# -- Compiling module buttons_controller
# -- Compiling module buttons_controller_testbench
# 
# Top level modules:
# 	buttons_controller_testbench
# End time: 10:46:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:20 on Mar 06,2018
# vlog -reportprogress 300 ./floor_tracker.sv 
# -- Compiling module floor_tracker
# -- Compiling module floor_tracker_testbench
# 
# Top level modules:
# 	floor_tracker_testbench
# End time: 10:46:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:20 on Mar 06,2018
# vlog -reportprogress 300 ./myDFF_6b.sv 
# -- Compiling module myDFF_6b
# 
# Top level modules:
# 	myDFF_6b
# End time: 10:46:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:46:21 on Mar 06,2018, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 10:46:22 on Mar 06,2018
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.myDFF
# Loading work.myDFF_6b
# Loading work.input_blink
# Loading work.buttons_controller
# Loading work.floor_tracker
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(139)
#    Time: 21200 ps  Iteration: 0  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 139
# End time: 11:49:09 on Mar 06,2018, Elapsed time: 1:02:47
# Errors: 0, Warnings: 0
