{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483433455237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483433455238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 16:50:55 2017 " "Processing started: Tue Jan 03 16:50:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483433455238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483433455238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad9226_test -c ad9226_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad9226_test -c ad9226_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483433455238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1483433455560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/volt_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/volt_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_cal " "Found entity 1: volt_cal" {  } { { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433455606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433455606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "rtl/uarttx.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uarttx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433455607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433455607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433455609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433455609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "rtl/clkdiv.v" "" { Text "E:/AX301/28_ad9226_test/rtl/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433455611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433455611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "rtl/bcd.v" "" { Text "E:/AX301/28_ad9226_test/rtl/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433455613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433455613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9226_test " "Found entity 1: ad9226_test" {  } { { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433455614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433455614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "rtl/ad.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433455616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433455616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk uart.v(132) " "Verilog HDL Implicit Net warning at uart.v(132): created implicit net for \"clk\"" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1483433455616 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle uart.v(140) " "Verilog HDL Implicit Net warning at uart.v(140): created implicit net for \"idle\"" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1483433455616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad9226_test " "Elaborating entity \"ad9226_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1483433455767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:u1 " "Elaborating entity \"ad\" for hierarchy \"ad:u1\"" {  } { { "rtl/ad9226_test.v" "u1" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433455769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_cal volt_cal:u2 " "Elaborating entity \"volt_cal\" for hierarchy \"volt_cal:u2\"" {  } { { "rtl/ad9226_test.v" "u2" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433455770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd volt_cal:u2\|bcd:bcd1_ist " "Elaborating entity \"bcd\" for hierarchy \"volt_cal:u2\|bcd:bcd1_ist\"" {  } { { "rtl/volt_cal.v" "bcd1_ist" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433455772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u3 " "Elaborating entity \"uart\" for hierarchy \"uart:u3\"" {  } { { "rtl/ad9226_test.v" "u3" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433455775 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uart_stat uart.v(24) " "Verilog HDL Always Construct warning at uart.v(24): variable \"uart_stat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_sig uart.v(29) " "Verilog HDL Always Construct warning at uart.v(29): variable \"ch1_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(30) " "Verilog HDL Always Construct warning at uart.v(30): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(30) " "Verilog HDL assignment warning at uart.v(30): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(32) " "Verilog HDL Always Construct warning at uart.v(32): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(32) " "Verilog HDL assignment warning at uart.v(32): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(33) " "Verilog HDL Always Construct warning at uart.v(33): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(33) " "Verilog HDL assignment warning at uart.v(33): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(34) " "Verilog HDL Always Construct warning at uart.v(34): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(34) " "Verilog HDL assignment warning at uart.v(34): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433455781 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_sig uart.v(42) " "Verilog HDL Always Construct warning at uart.v(42): variable \"ch2_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(43) " "Verilog HDL Always Construct warning at uart.v(43): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(43) " "Verilog HDL assignment warning at uart.v(43): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(45) " "Verilog HDL Always Construct warning at uart.v(45): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(45) " "Verilog HDL assignment warning at uart.v(45): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(46) " "Verilog HDL Always Construct warning at uart.v(46): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(46) " "Verilog HDL assignment warning at uart.v(46): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(47) " "Verilog HDL Always Construct warning at uart.v(47): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(47) " "Verilog HDL assignment warning at uart.v(47): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455782 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455783 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455784 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455785 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455786 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455787 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455788 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455789 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455790 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455791 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455791 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455791 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455791 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455791 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455791 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455791 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433455791 "|ad9226_test|uart:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv uart:u3\|clkdiv:u0 " "Elaborating entity \"clkdiv\" for hierarchy \"uart:u3\|clkdiv:u0\"" {  } { { "rtl/uart.v" "u0" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433455792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uart:u3\|uarttx:u1 " "Elaborating entity \"uarttx\" for hierarchy \"uart:u3\|uarttx:u1\"" {  } { { "rtl/uart.v" "u1" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433455793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cu14 " "Found entity 1: altsyncram_cu14" {  } { { "db/altsyncram_cu14.tdf" "" { Text "E:/AX301/28_ad9226_test/db/altsyncram_cu14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433456812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433456812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/AX301/28_ad9226_test/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433456919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433456919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/AX301/28_ad9226_test/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433457001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433457001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433457098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433457098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433457152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433457152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433457224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433457224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433457308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433457308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433457364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433457364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433457433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433457433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433457489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433457489 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1483433457555 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult0\"" {  } { { "rtl/volt_cal.v" "Mult0" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1483433458656 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult1\"" {  } { { "rtl/volt_cal.v" "Mult1" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1483433458656 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1483433458656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1483433458709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volt_cal:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"volt_cal:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433458709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433458709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433458709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433458709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433458709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433458709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433458709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433458709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433458709 ""}  } { { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1483433458709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433458739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433458754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433458778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "E:/AX301/28_ad9226_test/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433458835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433458835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433458848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433458853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "E:/AX301/28_ad9226_test/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433458907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433458907 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433458926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1483433459381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1483433460154 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1483433460914 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 49 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1483433461455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1483433461483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1483433461483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1483433461676 "|ad9226_test|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1483433461676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1612 " "Implemented 1612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1483433461676 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1483433461676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1553 " "Implemented 1553 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1483433461676 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1483433461676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1483433461676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483433461717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 16:51:01 2017 " "Processing ended: Tue Jan 03 16:51:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483433461717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483433461717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483433461717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483433461717 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483433462647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483433462648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 16:51:02 2017 " "Processing started: Tue Jan 03 16:51:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483433462648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483433462648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ad9226_test -c ad9226_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ad9226_test -c ad9226_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483433462648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1483433462756 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ad9226_test EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"ad9226_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1483433462784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483433462838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483433462838 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1483433463038 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1483433463267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1483433463267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1483433463267 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1483433463267 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 3614 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483433463274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 3616 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483433463274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 3618 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483433463274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 3620 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483433463274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 3622 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483433463274 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1483433463274 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1483433463275 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1483433463278 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1483433464095 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1483433464097 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1483433464097 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1483433464097 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1483433464097 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad9226_test.sdc " "Synopsys Design Constraints File file not found: 'ad9226_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1483433464127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|clkdiv:u0\|clkout " "Node: uart:u3\|clkdiv:u0\|clkout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433464132 "|ad9226_test|uart:u3|clkdiv:u0|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50m " "Node: clk50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433464133 "|ad9226_test|clk50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|uart_stat.000 " "Node: uart:u3\|uart_stat.000 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433464133 "|ad9226_test|uart:u3|uart_stat.000"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483433464142 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483433464142 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483433464142 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1483433464143 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483433464143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483433464143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483433464143 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483433464143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1483433464215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad1_clk~output " "Destination node ad1_clk~output" {  } { { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 3575 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1483433464215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad2_clk~output " "Destination node ad2_clk~output" {  } { { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 3576 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1483433464215 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1483433464215 ""}  } { { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 6 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50m~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 3577 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1483433464215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1483433464215 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 1648 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1483433464215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|clkdiv:u0\|clkout  " "Automatically promoted node uart:u3\|clkdiv:u0\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1483433464215 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|clkdiv:u0\|clkout~0 " "Destination node uart:u3\|clkdiv:u0\|clkout~0" {  } { { "rtl/clkdiv.v" "" { Text "E:/AX301/28_ad9226_test/rtl/clkdiv.v" 7 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|clkdiv:u0|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 851 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1483433464215 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1483433464215 ""}  } { { "rtl/clkdiv.v" "" { Text "E:/AX301/28_ad9226_test/rtl/clkdiv.v" 7 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|clkdiv:u0|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1483433464215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|uart_stat.000  " "Automatically promoted node uart:u3\|uart_stat.000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1483433464216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|uart_stat~10 " "Destination node uart:u3\|uart_stat~10" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 58 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uart_stat~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 907 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1483433464216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[0\]~18 " "Destination node uart:u3\|Time_wait\[0\]~18" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 67 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|Time_wait[0]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 957 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1483433464216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|uart_stat~11 " "Destination node uart:u3\|uart_stat~11" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 58 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uart_stat~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 988 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1483433464216 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1483433464216 ""}  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 58 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uart_stat.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1483433464216 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1483433464216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 3000 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1483433464216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 2148 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1483433464216 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1483433464216 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 2562 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1483433464216 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1483433464616 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1483433464618 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1483433464618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1483433464621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1483433464625 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1483433464627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1483433464627 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1483433464629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1483433464668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1483433464671 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1483433464671 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483433464714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1483433465331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483433465720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1483433465728 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1483433466125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483433466125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1483433466666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1483433467455 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1483433467455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483433467617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1483433467619 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1483433467619 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1483433467619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1483433467710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1483433467933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1483433467993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1483433468294 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483433468742 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "27 Cyclone IV E " "27 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL M2 " "Pin rx uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50m 3.3-V LVTTL E1 " "Pin clk50m uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk50m } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50m" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 6 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL N13 " "Pin reset_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 7 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[0\] 3.3-V LVTTL L9 " "Pin ad2_in\[0\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[0\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[0\] 3.3-V LVTTL R7 " "Pin ad1_in\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[0\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[7\] 3.3-V LVTTL T5 " "Pin ad2_in\[7\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[7\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[8\] 3.3-V LVTTL R4 " "Pin ad2_in\[8\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[8\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[9\] 3.3-V LVTTL T6 " "Pin ad2_in\[9\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[9\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[10\] 3.3-V LVTTL R5 " "Pin ad2_in\[10\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[10\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[11\] 3.3-V LVTTL T7 " "Pin ad2_in\[11\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[11\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[5\] 3.3-V LVTTL T4 " "Pin ad2_in\[5\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[5\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[6\] 3.3-V LVTTL R3 " "Pin ad2_in\[6\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[6\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[4\] 3.3-V LVTTL P3 " "Pin ad2_in\[4\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[4\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[3\] 3.3-V LVTTL T3 " "Pin ad2_in\[3\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[3\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[1\] 3.3-V LVTTL T2 " "Pin ad2_in\[1\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[1\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[2\] 3.3-V LVTTL M9 " "Pin ad2_in\[2\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[2\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[1\] 3.3-V LVTTL T9 " "Pin ad1_in\[1\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[1\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[2\] 3.3-V LVTTL R8 " "Pin ad1_in\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[2\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[3\] 3.3-V LVTTL T10 " "Pin ad1_in\[3\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[3\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[4\] 3.3-V LVTTL R9 " "Pin ad1_in\[4\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[4\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[5\] 3.3-V LVTTL T11 " "Pin ad1_in\[5\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[5\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[6\] 3.3-V LVTTL R10 " "Pin ad1_in\[6\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[6\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[7\] 3.3-V LVTTL T12 " "Pin ad1_in\[7\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[7\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[8\] 3.3-V LVTTL R11 " "Pin ad1_in\[8\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[8\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[9\] 3.3-V LVTTL T13 " "Pin ad1_in\[9\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[9\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[10\] 3.3-V LVTTL R12 " "Pin ad1_in\[10\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[10\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[11\] 3.3-V LVTTL T14 " "Pin ad1_in\[11\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[11\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/28_ad9226_test/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483433469291 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1483433469291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/AX301/28_ad9226_test/output_files/ad9226_test.fit.smsg " "Generated suppressed messages file E:/AX301/28_ad9226_test/output_files/ad9226_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1483433469487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483433470166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 16:51:10 2017 " "Processing ended: Tue Jan 03 16:51:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483433470166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483433470166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483433470166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483433470166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483433471099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483433471099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 16:51:10 2017 " "Processing started: Tue Jan 03 16:51:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483433471099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483433471099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ad9226_test -c ad9226_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ad9226_test -c ad9226_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483433471100 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1483433471770 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1483433471787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483433472115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 16:51:12 2017 " "Processing ended: Tue Jan 03 16:51:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483433472115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483433472115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483433472115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483433472115 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1483433472696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483433473141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483433473142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 16:51:12 2017 " "Processing started: Tue Jan 03 16:51:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483433473142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483433473142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ad9226_test -c ad9226_test " "Command: quartus_sta ad9226_test -c ad9226_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483433473142 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1483433473218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1483433473409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483433473466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483433473466 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1483433473691 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1483433473762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1483433473762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1483433473762 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1483433473762 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad9226_test.sdc " "Synopsys Design Constraints File file not found: 'ad9226_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1483433473773 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|clkdiv:u0\|clkout " "Node: uart:u3\|clkdiv:u0\|clkout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433473779 "|ad9226_test|uart:u3|clkdiv:u0|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50m " "Node: clk50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433473779 "|ad9226_test|clk50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|uart_stat.000 " "Node: uart:u3\|uart_stat.000 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433473779 "|ad9226_test|uart:u3|uart_stat.000"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483433473870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483433473870 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483433473870 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1483433473871 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1483433473880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.224 " "Worst-case setup slack is 44.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.224         0.000 altera_reserved_tck  " "   44.224         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433473894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433473898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.838 " "Worst-case recovery slack is 47.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.838         0.000 altera_reserved_tck  " "   47.838         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433473901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.192 " "Worst-case removal slack is 1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192         0.000 altera_reserved_tck  " "    1.192         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433473904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.392 " "Worst-case minimum pulse width slack is 49.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.392         0.000 altera_reserved_tck  " "   49.392         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433473906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433473906 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1483433473985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1483433474009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1483433474374 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|clkdiv:u0\|clkout " "Node: uart:u3\|clkdiv:u0\|clkout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433474553 "|ad9226_test|uart:u3|clkdiv:u0|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50m " "Node: clk50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433474553 "|ad9226_test|clk50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|uart_stat.000 " "Node: uart:u3\|uart_stat.000 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433474553 "|ad9226_test|uart:u3|uart_stat.000"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483433474557 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483433474557 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483433474557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.708 " "Worst-case setup slack is 44.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.708         0.000 altera_reserved_tck  " "   44.708         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.123 " "Worst-case recovery slack is 48.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.123         0.000 altera_reserved_tck  " "   48.123         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.095 " "Worst-case removal slack is 1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095         0.000 altera_reserved_tck  " "    1.095         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.232 " "Worst-case minimum pulse width slack is 49.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.232         0.000 altera_reserved_tck  " "   49.232         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474585 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1483433474665 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|clkdiv:u0\|clkout " "Node: uart:u3\|clkdiv:u0\|clkout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433474873 "|ad9226_test|uart:u3|clkdiv:u0|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50m " "Node: clk50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433474873 "|ad9226_test|clk50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|uart_stat.000 " "Node: uart:u3\|uart_stat.000 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1483433474873 "|ad9226_test|uart:u3|uart_stat.000"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483433474876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483433474876 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483433474876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.884 " "Worst-case setup slack is 47.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.884         0.000 altera_reserved_tck  " "   47.884         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.358 " "Worst-case recovery slack is 49.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.358         0.000 altera_reserved_tck  " "   49.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507         0.000 altera_reserved_tck  " "    0.507         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.279 " "Worst-case minimum pulse width slack is 49.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.279         0.000 altera_reserved_tck  " "   49.279         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483433474904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483433474904 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1483433475289 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1483433475289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483433475399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 16:51:15 2017 " "Processing ended: Tue Jan 03 16:51:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483433475399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483433475399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483433475399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483433475399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483433476365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483433476365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 16:51:16 2017 " "Processing started: Tue Jan 03 16:51:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483433476365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483433476365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ad9226_test -c ad9226_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ad9226_test -c ad9226_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483433476365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9226_test_8_1200mv_85c_slow.vho E:/AX301/28_ad9226_test/simulation/modelsim/ simulation " "Generated file ad9226_test_8_1200mv_85c_slow.vho in folder \"E:/AX301/28_ad9226_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483433477091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9226_test_8_1200mv_0c_slow.vho E:/AX301/28_ad9226_test/simulation/modelsim/ simulation " "Generated file ad9226_test_8_1200mv_0c_slow.vho in folder \"E:/AX301/28_ad9226_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483433477283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9226_test_min_1200mv_0c_fast.vho E:/AX301/28_ad9226_test/simulation/modelsim/ simulation " "Generated file ad9226_test_min_1200mv_0c_fast.vho in folder \"E:/AX301/28_ad9226_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483433477472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9226_test.vho E:/AX301/28_ad9226_test/simulation/modelsim/ simulation " "Generated file ad9226_test.vho in folder \"E:/AX301/28_ad9226_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483433477661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9226_test_8_1200mv_85c_vhd_slow.sdo E:/AX301/28_ad9226_test/simulation/modelsim/ simulation " "Generated file ad9226_test_8_1200mv_85c_vhd_slow.sdo in folder \"E:/AX301/28_ad9226_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483433477835 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9226_test_8_1200mv_0c_vhd_slow.sdo E:/AX301/28_ad9226_test/simulation/modelsim/ simulation " "Generated file ad9226_test_8_1200mv_0c_vhd_slow.sdo in folder \"E:/AX301/28_ad9226_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483433478006 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9226_test_min_1200mv_0c_vhd_fast.sdo E:/AX301/28_ad9226_test/simulation/modelsim/ simulation " "Generated file ad9226_test_min_1200mv_0c_vhd_fast.sdo in folder \"E:/AX301/28_ad9226_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483433478173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad9226_test_vhd.sdo E:/AX301/28_ad9226_test/simulation/modelsim/ simulation " "Generated file ad9226_test_vhd.sdo in folder \"E:/AX301/28_ad9226_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483433478343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483433478522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 16:51:18 2017 " "Processing ended: Tue Jan 03 16:51:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483433478522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483433478522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483433478522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483433478522 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483433479115 ""}
