
AssignmentOne.elf:     file format elf32-littlenios2
AssignmentOne.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001a804 memsz 0x0001a804 flags r-x
    LOAD off    0x0001c000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001c000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002b10 memsz 0x0007ff10 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001c000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001a5d0  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000009a4  08000000  08000000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000216c  080009a4  080009a4  0001c9a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d4a5  08002b10  08002b10  0001eb10  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001a824  0001a824  0001eb10  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001eb10  2**0
                  CONTENTS
  8 .sdram        00000000  0807ff10  0807ff10  0001eb10  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001eb10  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000011d8  00000000  00000000  0001eb38  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002d6b9  00000000  00000000  0001fd10  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b8b4  00000000  00000000  0004d3c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f0e7  00000000  00000000  00058c7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000041e8  00000000  00000000  00067d64  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000625d  00000000  00000000  0006bf4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00019526  00000000  00000000  000721a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  0008b6d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001bf8  00000000  00000000  0008b720  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  000930f9  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  000930fc  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00093101  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00093102  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00093103  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  00093107  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0009310b  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0009310f  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  00093118  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  00093121  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0009312a  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000037  00000000  00000000  0009312f  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  00093166  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080009a4 l    d  .rwdata	00000000 .rwdata
08002b10 l    d  .bss	00000000 .bss
0001a824 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807ff10 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../AssignmentOne_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002c08 l     O .bss	00000028 pxReadyCoRoutineLists
08002c30 l     O .bss	00000014 xDelayedCoRoutineList1
08002c44 l     O .bss	00000014 xDelayedCoRoutineList2
08002b10 l     O .bss	00000004 pxDelayedCoRoutineList
08002b14 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002c58 l     O .bss	00000014 xPendingReadyCoRoutineList
08002b1c l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002b20 l     O .bss	00000004 xCoRoutineTickCount
08002b24 l     O .bss	00000004 xLastTickCount
08002b28 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002c6c l     O .bss	0007d000 xHeap
08002ab0 l     O .rwdata	00000002 heapSTRUCT_SIZE
08002ab4 l     O .rwdata	00000004 xTotalHeapSize
08002b2c l     O .bss	00000008 xStart
08002b34 l     O .bss	00000004 pxEnd
08002ab8 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807fc6c l     O .bss	000000f0 pxReadyTasksLists
0807fd5c l     O .bss	00000014 xDelayedTaskList1
0807fd70 l     O .bss	00000014 xDelayedTaskList2
08002b3c l     O .bss	00000004 pxDelayedTaskList
08002b40 l     O .bss	00000004 pxOverflowDelayedTaskList
0807fd84 l     O .bss	00000014 xPendingReadyList
0807fd98 l     O .bss	00000014 xTasksWaitingTermination
08002b44 l     O .bss	00000004 uxTasksDeleted
08002b48 l     O .bss	00000004 uxCurrentNumberOfTasks
08002b4c l     O .bss	00000004 xTickCount
08002b50 l     O .bss	00000004 uxTopReadyPriority
08002b54 l     O .bss	00000004 xSchedulerRunning
08002b58 l     O .bss	00000004 uxPendedTicks
08002b5c l     O .bss	00000004 xYieldPending
08002b60 l     O .bss	00000004 xNumOfOverflows
08002b64 l     O .bss	00000004 uxTaskNumber
08002abc l     O .rwdata	00000004 xNextTaskUnblockTime
08002b68 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2845
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807fdac l     O .bss	00000014 xActiveTimerList1
0807fdc0 l     O .bss	00000014 xActiveTimerList2
08002b6c l     O .bss	00000004 pxCurrentTimerList
08002b70 l     O .bss	00000004 pxOverflowTimerList
08002b74 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
08002b78 l     O .bss	00000004 xLastTime.2766
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 hello_world.c
000054c0 l     F .text	0000003c Switch_Control_Task
000054fc l     F .text	00000068 Load_LED_Ctrl_Task
00005a7c l     F .text	00000164 Keyboard_Task
00005800 l     F .text	0000027c Stability_Monitor_Task
00005564 l     F .text	0000029c Load_Management_Task
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800027a l     O .rodata	00000010 zeroes.4404
00009c88 l     F .text	000000bc __sbprintf
0800028a l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
00009e98 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000b9c8 l     F .text	00000008 __fp_unlock
0000b9dc l     F .text	0000019c __sinit.part.1
0000bb78 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080009a4 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000de8 l     O .rwdata	00000020 lc_ctype_charset
08000dc8 l     O .rwdata	00000020 lc_message_charset
08000e08 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080002bc l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000ed04 l     F .text	000000fc __sprint_r.part.0
080003f0 l     O .rodata	00000010 blanks.4348
080003e0 l     O .rodata	00000010 zeroes.4349
00010290 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00013370 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0001347c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
000134a8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00013594 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00013674 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00013848 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002af4 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00013a94 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00013bc8 l     F .text	00000034 alt_dev_reg
080013f0 l     O .rwdata	000000dc flash_controller
080014cc l     O .rwdata	00001060 jtag_uart
0800252c l     O .rwdata	00000120 character_lcd
0800264c l     O .rwdata	000000c4 uart
08002710 l     O .rwdata	00000038 ps2
08002748 l     O .rwdata	00000048 video_character_buffer_with_dma
08002790 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00013f88 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00014dd8 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00015e80 l     F .text	00000210 altera_avalon_jtag_uart_irq
00016090 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002af8 l     O .rwdata	00000004 colstart
000166c8 l     F .text	000000b8 lcd_write_command
00016780 l     F .text	000000d8 lcd_write_data
00016858 l     F .text	000000d0 lcd_clear_screen
00016928 l     F .text	000001f0 lcd_repaint_screen
00016b18 l     F .text	000000cc lcd_scroll_up
00016be4 l     F .text	000002ac lcd_handle_escape
00017364 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000175a0 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00017844 l     F .text	000000a0 altera_avalon_uart_irq
000178e4 l     F .text	000000e4 altera_avalon_uart_rxirq
000179c8 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00017b64 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00017d7c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_ps2_keyboard.c
08002bfc l     O .bss	00000004 state.2101
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00019074 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00019360 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
000194a0 l     F .text	0000003c alt_get_errno
000194dc l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00019c80 l     F .text	000000cc alt_write_word_amd
00019b64 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00019f58 l     F .text	0000017c alt_unlock_block_intel
0001a0d4 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
08000822 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000e348 g     F .text	00000074 _mprec_log10
0000e434 g     F .text	0000008c __any_on
0001082c g     F .text	00000054 _isatty_r
080002c8 g     O .rodata	00000028 __mprec_tinytens
00013784 g     F .text	0000007c alt_main
0001a4c8 g     F .text	00000090 strcpy
00007908 g     F .text	000000c0 _puts_r
0001489c g     F .text	00000040 alt_read_query_entry_32bit
000181b0 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807fe10 g     O .bss	00000100 alt_irq
00010880 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
0001404c g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
00011fdc g     F .text	00000088 .hidden __eqdf2
0807ff10 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
000078cc g     F .text	0000003c printf
00010a98 g     F .text	0000009c _wcrtomb_r
0807fdfc g     O .bss	00000014 Prev_Five_Freq
0000ebc4 g     F .text	0000005c __sseek
0000bd18 g     F .text	00000010 __sinit
0001879c g     F .text	000000fc alt_up_char_buffer_string
00010940 g     F .text	00000140 __swbuf_r
00017fc8 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000c7e0 g     F .text	0000007c _setlocale_r
0000bb80 g     F .text	00000068 __sfmoreglue
00013824 g     F .text	00000024 __malloc_unlock
00018350 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
08002b80 g     O .bss	00000004 Maintenance
000186d0 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000d368 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
080027e4 g     O .rwdata	00000198 key_table
000040a8 g     F .text	00000054 vTaskEnterCritical
0000bd00 g     F .text	00000018 _cleanup
08002b84 g     O .bss	00000004 Current_Switch_State
08002b88 g     O .bss	00000004 Current_ROC_Freq
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
08002b8c g     O .bss	00000004 Init_Load
0000d4c4 g     F .text	000000a8 _Balloc
00006588 g     F .text	00000070 .hidden __fixsfsi
00012064 g     F .text	000000dc .hidden __gtdf2
00014a34 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
08002b38 g     O .bss	00000004 pxCurrentTCB
000188f4 g     F .text	00000070 get_multi_byte_make_code_index
000107d0 g     F .text	0000005c _fstat_r
00014540 g     F .text	000002e0 alt_flash_program_block
08002b90 g     O .bss	00000004 semaphore
08002be8 g     O .bss	00000004 errno
0000eb40 g     F .text	00000008 __seofread
00018cdc g     F .text	00000064 set_keyboard_rate
08002bf4 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800aaae g       *ABS*	00000000 _gp
00019898 g     F .text	00000030 usleep
000060a4 g     F .text	000004e4 .hidden __subsf3
00000ab4 g     F .text	0000019c xEventGroupWaitBits
00018e58 g     F .text	00000078 reset_keyboard
08001270 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
08002b94 g     O .bss	00000004 Ld_Manage_State
00002f24 g     F .text	00000048 vTaskEndScheduler
00019214 g     F .text	00000090 alt_find_dev
0000762c g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00018898 g     F .text	0000005c alt_up_char_buffer_clear
0000b9d0 g     F .text	0000000c _cleanup_r
00007004 g     F .text	000000dc .hidden __floatsidf
00019424 g     F .text	0000007c alt_io_redirect
00012140 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001a824 g       *ABS*	00000000 __DTOR_END__
000079c8 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
0000ea24 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000e2a4 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00010274 g     F .text	0000001c __vfiprintf_internal
00016288 g     F .text	0000021c altera_avalon_jtag_uart_read
0000789c g     F .text	00000030 _printf_r
000074f4 g     F .text	00000064 .hidden __udivsi3
000135d0 g     F .text	000000a4 isatty
08000318 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
0000c85c g     F .text	0000000c __locale_charset
00005be0 g     F .text	000000c8 .hidden __lesf2
00001498 g     F .text	0000008c vListInsertEnd
08002be4 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
08002ac8 g     O .rwdata	00000004 __mb_cur_max
0000c88c g     F .text	0000000c _localeconv_r
0000d8d0 g     F .text	0000003c __i2b
0000c19c g     F .text	000004bc __sfvwrite_r
0000ea98 g     F .text	00000054 _sbrk_r
00019d4c g     F .text	00000080 alt_program_intel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
000108e0 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
00018ffc g     F .text	00000078 alt_dcache_flush
08002ae8 g     O .rwdata	00000004 alt_max_fd
00014820 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
000104c4 g     F .text	000000f0 _fclose_r
00017ffc g     F .text	00000030 read_num_bytes_available
00019dcc g     F .text	0000018c alt_erase_block_intel
0000b998 g     F .text	00000030 fflush
0800297c g     O .rwdata	00000066 ascii_codes
08002be0 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
00017f64 g     F .text	00000034 read_RI_bit
000070e0 g     F .text	00000110 .hidden __extendsfdf2
00011730 g     F .text	000008ac .hidden __adddf3
0000e04c g     F .text	0000010c __b2d
000111f8 g     F .text	00000538 .hidden __umoddi3
000136b0 g     F .text	000000d4 lseek
08002ac0 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000e4c0 g     F .text	00000564 _realloc_r
0807ff10 g       *ABS*	00000000 __bss_end
00019790 g     F .text	00000108 alt_tick
00010c80 g     F .text	00000578 .hidden __udivdi3
0001072c g     F .text	00000024 _fputwc_r
080002f0 g     O .rodata	00000028 __mprec_bigtens
0000d6b4 g     F .text	00000104 __s2b
000132c8 g     F .text	000000a8 .hidden __floatunsidf
0000dd8c g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
000177a0 g     F .text	000000a4 altera_avalon_uart_init
00018060 g     F .text	0000002c read_data_byte
0000bd38 g     F .text	00000018 __fp_lock_all
08002b98 g     O .bss	00000004 LoadTimeExp
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
000196f4 g     F .text	0000009c alt_alarm_stop
00017f98 g     F .text	00000030 read_RE_bit
08002bec g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08001248 g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
00005104 g     F .text	0000003c MaintenanceStateButton
00014d3c g     F .text	0000009c alt_set_flash_algorithm_func
00018210 g     F .text	00000074 alt_up_ps2_write_data_byte
0000d7b8 g     F .text	00000068 __hi0bits
00013248 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
08002b9c g     O .bss	00000004 Thresh_Val
000148dc g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
08002a48 g     O .rwdata	00000066 multi_byte_make_code
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002ae0 g     O .rwdata	00000008 alt_dev_list
00013ad0 g     F .text	000000f8 write
08002ba0 g     O .bss	00000004 LoadTimer
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
000134e4 g     F .text	000000b0 fstat
08002ba4 g     O .bss	00000004 threshold_mutex
00000c50 g     F .text	00000068 xEventGroupClearBits
00012140 g     F .text	000000f4 .hidden __ledf2
00015b90 g     F .text	000000d8 alt_check_primary_table
0000db04 g     F .text	00000140 __pow5mult
0000ee18 g     F .text	0000145c ___vfiprintf_internal_r
08002bd8 g     O .bss	00000004 __nlocale_changed
00007558 g     F .text	00000058 .hidden __umodsi3
00014380 g     F .text	00000064 alt_flash_cfi_read
00014ad4 g     F .text	00000038 alt_write_native_8bit
0807ff10 g       *ABS*	00000000 end
00018540 g     F .text	00000098 alt_up_ps2_write_fd
00014920 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
00016e90 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
00018614 g     F .text	00000080 alt_up_char_buffer_init
00017db8 g     F .text	000001ac altera_avalon_uart_write
00014e58 g     F .text	000005c8 alt_read_cfi_table
00015dcc g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001a824 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
0001761c g     F .text	00000074 alt_avalon_timer_sc_init
08002ba8 g     O .bss	00000004 Prev_Stable
000176f0 g     F .text	00000060 altera_avalon_uart_write_fd
00007398 g     F .text	00000064 .hidden __clzsi2
00017750 g     F .text	00000050 altera_avalon_uart_close_fd
000164a4 g     F .text	00000224 altera_avalon_jtag_uart_write
00013fbc g     F .text	00000090 alt_flash_cfi_init
0000bd28 g     F .text	00000004 __sfp_lock_acquire
0000d284 g     F .text	000000e4 memchr
00007a74 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000be8c g     F .text	00000310 _free_r
0000c868 g     F .text	00000010 __locale_mb_cur_max
08002b18 g     O .bss	00000004 pxCurrentCoRoutine
0001a670 g     F .text	00000180 __call_exitprocs
00018d40 g     F .text	00000118 translate_make_code
08002bd4 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
08002acc g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002c00 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000dc44 g     F .text	00000148 __lshift
08002c04 g     O .bss	00000004 _alt_nticks
00013884 g     F .text	000000fc read
00013c34 g     F .text	00000354 alt_sys_init
000065f8 g     F .text	00000124 .hidden __floatsisf
000015fc g     F .text	00000098 uxListRemove
0001a558 g     F .text	00000118 __register_exitproc
0001845c g     F .text	00000058 alt_up_ps2_clear_fifo
0001485c g     F .text	00000040 alt_read_query_entry_16bit
0000d90c g     F .text	000001f8 __multiply
00016130 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807fdd4 g     O .bss	00000028 __malloc_current_mallinfo
00014b78 g     F .text	000001c4 alt_set_flash_width_func
0000e158 g     F .text	0000014c __d2b
08002bac g     O .bss	00000004 freqSemaphore
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
0000522c g     F .text	0000004c freq_relay_isr
00015c68 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
08002bb0 g     O .bss	00000004 StabilityQ
0001a3d8 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001a1a8 g     F .text	00000128 alt_busy_sleep
000103ac g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00019954 g     F .text	00000210 alt_erase_block_amd
00018c20 g     F .text	000000bc decode_scancode
000075b0 g     F .text	0000007c memcmp
00015d28 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807ff10 g       *ABS*	00000000 __alt_stack_base
00015d78 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00004920 g     F .text	000000dc xTimerGenericCommand
00009d44 g     F .text	00000154 __swsetup_r
00015420 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
0000671c g     F .text	000008e8 .hidden __divdf3
0000bbe8 g     F .text	00000118 __sfp
08002bb4 g     O .bss	00000004 Current_Stable
0000e3bc g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08002bb8 g     O .bss	00000001 byte
08000e40 g     O .rwdata	00000408 __malloc_av_
0000bd34 g     F .text	00000004 __sinit_lock_release
00012234 g     F .text	00000718 .hidden __muldf3
0000eaec g     F .text	00000054 __sread
0001a2d0 g     F .text	00000108 alt_find_file
000190b0 g     F .text	000000a4 alt_dev_llist_insert
00013800 g     F .text	00000024 __malloc_lock
000139e4 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000b93c g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00010400 g     F .text	000000c4 _calloc_r
08002afc g     O .rwdata	00000008 alt_flash_dev_list
000149e8 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
08002b10 g       *ABS*	00000000 __bss_start
00007774 g     F .text	00000128 memset
00005278 g     F .text	00000248 main
00018964 g     F .text	00000070 get_single_byte_make_code_index
08002bf8 g     O .bss	00000004 alt_envp
08002bdc g     O .bss	00000004 __malloc_max_total_mem
00018694 g     F .text	0000003c alt_up_char_buffer_open_dev
00015cc8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00010a80 g     F .text	00000018 __swbuf
00005be0 g     F .text	000000c8 .hidden __ltsf2
00001524 g     F .text	000000d8 vListInsert
00017410 g     F .text	00000130 altera_avalon_lcd_16207_init
0000ec20 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
08002bbc g     O .bss	00000004 Freq_Val
000105b4 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
000183ec g     F .text	00000070 alt_up_ps2_read_data_byte
000071f0 g     F .text	000001a8 .hidden __truncdfsf2
0000a098 g     F .text	00001688 _dtoa_r
0000ca78 g     F .text	0000080c _malloc_r
00010bf4 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
08002aec g     O .rwdata	00000004 alt_errno
00014a84 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000c658 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
000143e4 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
000185d8 g     F .text	0000003c alt_up_ps2_open_dev
00014b0c g     F .text	00000038 alt_write_native_16bit
000073fc g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000bd68 g     F .text	00000124 _malloc_trim_r
00018154 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001a824 g       *ABS*	00000000 __CTOR_END__
00005ca8 g     F .text	000003fc .hidden __mulsf3
0000ec28 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001a824 g       *ABS*	00000000 __DTOR_LIST__
00011fdc g     F .text	00000088 .hidden __nedf2
00013bfc g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00013980 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
0001802c g     F .text	00000034 read_data_valid
08000133 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
08002bd0 g     O .bss	00000004 _PathLocale
000182ec g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001a47c g     F .text	00000014 atexit
0001034c g     F .text	00000060 _write_r
0000c898 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
08002bc0 g     O .bss	00000004 switch_control_handle
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002ac4 g     O .rwdata	00000004 _impure_ptr
08002bf0 g     O .bss	00000004 alt_argc
0000b720 g     F .text	0000021c __sflush_r
000191b4 g     F .text	00000060 _do_dtors
0000c884 g     F .text	00000008 __locale_cjk_lang
08002b7c g     O .bss	00000001 use_ROC_Thresh
0000dfe8 g     F .text	00000064 __ulp
0000bd50 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00017540 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002bc4 g     O .bss	00000004 Current_Freq
08002ad8 g     O .rwdata	00000008 alt_fs_list
00014998 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
08002bc8 g     O .bss	00000004 Thresh_ROC
00003150 g     F .text	000001c4 xTaskIncrementTick
0000c8b0 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
08002b10 g       *ABS*	00000000 _edata
00017690 g     F .text	00000060 altera_avalon_uart_read_fd
0807ff10 g       *ABS*	00000000 _end
000192a4 g     F .text	00000068 alt_flash_open_dev
000105c8 g     F .text	00000164 __fputwc
00016198 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0000eb48 g     F .text	0000007c __swrite
08002ad0 g     O .rwdata	00000004 __malloc_trim_threshold
000198c8 g     F .text	00000024 altera_nios2_qsys_irq_init
0000c878 g     F .text	0000000c __locale_msgcharset
0001a490 g     F .text	00000038 exit
0000c71c g     F .text	000000c4 _fwalk_reent
0001808c g     F .text	000000c8 alt_up_ps2_init
0000ddec g     F .text	000001fc __mdiff
0001930c g     F .text	00000054 alt_flash_close_dev
00007480 g     F .text	00000074 .hidden __modsi3
08002b0c g     O .rwdata	00000004 __ctype_ptr__
000051ec g     F .text	00000040 loadTimerISR
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000bd2c g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
08000721 g     O .rodata	00000101 _ctype_
00017b10 g     F .text	00000054 altera_avalon_uart_close
0001a7f0 g     F .text	00000034 _exit
00018ed0 g     F .text	0000012c alt_alarm_start
000189d4 g     F .text	0000024c get_next_state
0000c8bc g     F .text	000001bc __smakebuf_r
00014b44 g     F .text	00000034 alt_write_native_32bit
00018284 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
000079dc g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
000195a0 g     F .text	00000154 open
00005140 g     F .text	000000ac ps2_isr
00012064 g     F .text	000000dc .hidden __gedf2
000142f4 g     F .text	0000008c alt_flash_cfi_get_info
08002ad4 g     O .rwdata	00000004 __wctomb
0000ee00 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
08002af0 g     O .rwdata	00000004 alt_priority_mask
08002bcc g     O .bss	00000004 LoadControlQ
00009c6c g     F .text	0000001c __vfprintf_internal
00017ba0 g     F .text	000001dc altera_avalon_uart_read
00010c24 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
000184b4 g     F .text	0000008c alt_up_ps2_read_fd
0001294c g     F .text	000008fc .hidden __subdf3
080029e2 g     O .rwdata	00000066 single_byte_make_code
0000d820 g     F .text	000000b0 __lo0bits
08002b04 g     O .rwdata	00000008 alt_alarm_list
00019154 g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
00010b34 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
000133ac g     F .text	000000d0 close
000198ec g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
00010750 g     F .text	00000080 fputwc
0000bd30 g     F .text	00000004 __sinit_lock_acquire
0000d594 g     F .text	00000120 __multadd
0000d56c g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c60ace04 	addi	et,et,11064
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c60ace04 	addi	et,et,11064
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10bf8404 	addi	r2,r2,-496
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10bf8404 	addi	r2,r2,-496
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6aaab94 	ori	gp,gp,43694
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	108ac414 	ori	r2,r2,11024

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18ffc414 	ori	r3,r3,65296

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00137840 	call	13784 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01a97 	ldw	r2,-32662(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01a95 	stw	r2,-32662(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01b97 	ldw	r3,-32658(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01b95 	stw	r2,-32658(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	108b0204 	addi	r2,r2,11272
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e01c97 	ldw	r3,-32654(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01a97 	ldw	r2,-32662(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01a97 	ldw	r2,-32662(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a01c97 	ldw	r2,-32654(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01997 	ldw	r3,-32666(gp)
     434:	d0a01a97 	ldw	r2,-32662(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01897 	ldw	r3,-32670(gp)
     450:	d0a01a97 	ldw	r2,-32662(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01a97 	ldw	r2,-32662(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	108b1604 	addi	r2,r2,11352
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01b97 	ldw	r3,-32658(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01b95 	stw	r2,-32658(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	108b0204 	addi	r2,r2,11272
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	108b1604 	addi	r2,r2,11352
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a01d97 	ldw	r2,-32650(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a01e95 	stw	r2,-32646(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a01c97 	ldw	r2,-32654(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a01c95 	stw	r2,-32654(gp)
		xPassedTicks--;
     5ac:	d0a01e97 	ldw	r2,-32646(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a01e95 	stw	r2,-32646(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a01c97 	ldw	r2,-32654(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01897 	ldw	r2,-32670(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01997 	ldw	r2,-32666(gp)
     5cc:	d0a01895 	stw	r2,-32670(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01995 	stw	r2,-32666(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01897 	ldw	r2,-32670(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e01c97 	ldw	r3,-32654(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01b97 	ldw	r3,-32658(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01b95 	stw	r2,-32658(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	108b0204 	addi	r2,r2,11272
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01897 	ldw	r2,-32670(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a01e97 	ldw	r2,-32646(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a01c97 	ldw	r2,-32654(gp)
     6b4:	d0a01d95 	stw	r2,-32650(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01b97 	ldw	r2,-32658(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01b97 	ldw	r2,-32658(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01b95 	stw	r2,-32658(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01b97 	ldw	r3,-32658(gp)
     704:	00820034 	movhi	r2,2048
     708:	108b0204 	addi	r2,r2,11272
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01b97 	ldw	r2,-32658(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	108b0204 	addi	r2,r2,11272
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01a95 	stw	r2,-32662(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01a97 	ldw	r2,-32662(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201a97 	ldw	r4,-32662(gp)
     78c:	d0e01a97 	ldw	r3,-32662(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	108b0204 	addi	r2,r2,11272
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	210b0c04 	addi	r4,r4,11312
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	210b1104 	addi	r4,r4,11332
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	210b1604 	addi	r4,r4,11352
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	108b0c04 	addi	r2,r2,11312
     834:	d0a01895 	stw	r2,-32670(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	108b1104 	addi	r2,r2,11332
     840:	d0a01995 	stw	r2,-32666(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	210b1604 	addi	r4,r4,11352
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01a97 	ldw	r2,-32662(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02197 	ldw	r2,-32634(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a01f84 	addi	r2,gp,-32642
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a01f97 	ldw	r2,-32642(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02197 	ldw	r2,-32634(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00297 	ldw	r3,-32758(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00295 	stw	r2,-32758(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00297 	ldw	r2,-32758(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00295 	stw	r2,-32758(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00297 	ldw	r2,-32758(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	108b1b04 	addi	r2,r2,11372
    1224:	d0a01f95 	stw	r2,-32642(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202095 	stw	zero,-32638(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	108b1b04 	addi	r2,r2,11372
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02195 	stw	r2,-32634(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02197 	ldw	r2,-32634(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02197 	ldw	r2,-32634(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	108b1b04 	addi	r2,r2,11372
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02197 	ldw	r3,-32634(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00297 	ldw	r3,-32758(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00295 	stw	r2,-32758(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a01f84 	addi	r2,gp,-32642
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02197 	ldw	r2,-32634(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02197 	ldw	r3,-32634(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	00078cc0 	call	78cc <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10bf8404 	addi	r2,r2,-496
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10bf8404 	addi	r2,r2,-496
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04f97 	ldw	r2,-32450(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04f95 	stw	r2,-32450(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04f97 	ldw	r2,-32450(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04f97 	ldw	r2,-32450(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04f95 	stw	r2,-32450(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04f97 	ldw	r2,-32450(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	000762c0 	call	762c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	000762c0 	call	762c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	000762c0 	call	762c <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02697 	ldw	r2,-32614(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02695 	stw	r2,-32614(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02297 	ldw	r2,-32630(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02295 	stw	r2,-32630(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02697 	ldw	r2,-32614(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02997 	ldw	r2,-32602(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02297 	ldw	r2,-32630(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02295 	stw	r2,-32630(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a02d97 	ldw	r2,-32586(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a02d95 	stw	r2,-32586(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02897 	ldw	r3,-32606(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02895 	stw	r2,-32606(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bf1b04 	addi	r2,r2,-916
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02997 	ldw	r2,-32602(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02297 	ldw	r2,-32630(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02297 	ldw	r2,-32630(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213f6604 	addi	r4,r4,-616
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02597 	ldw	r2,-32618(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02595 	stw	r2,-32618(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a02d97 	ldw	r2,-32586(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a02d95 	stw	r2,-32586(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02997 	ldw	r2,-32602(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02297 	ldw	r2,-32630(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02797 	ldw	r3,-32610(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02297 	ldw	r2,-32630(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02995 	stw	r2,-32602(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202795 	stw	zero,-32610(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202995 	stw	zero,-32602(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a02e97 	ldw	r2,-32582(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a02e95 	stw	r2,-32582(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a02e97 	ldw	r2,-32582(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a02e95 	stw	r2,-32582(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a02e97 	ldw	r2,-32582(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02697 	ldw	r2,-32614(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10bf6104 	addi	r2,r2,-636
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02897 	ldw	r3,-32606(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02895 	stw	r2,-32606(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bf1b04 	addi	r2,r2,-916
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02297 	ldw	r2,-32630(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02b95 	stw	r2,-32594(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10bf6104 	addi	r2,r2,-636
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02a97 	ldw	r2,-32598(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02b95 	stw	r2,-32594(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02a97 	ldw	r2,-32598(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02a95 	stw	r2,-32598(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02a97 	ldw	r2,-32598(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02b97 	ldw	r2,-32594(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02797 	ldw	r2,-32610(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02797 	ldw	r2,-32610(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02697 	ldw	r2,-32614(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a02e97 	ldw	r2,-32582(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02797 	ldw	r2,-32610(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02795 	stw	r2,-32610(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02797 	ldw	r2,-32610(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02397 	ldw	r2,-32626(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02497 	ldw	r2,-32622(gp)
    3194:	d0a02395 	stw	r2,-32626(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02495 	stw	r2,-32622(gp)
    31a0:	d0a02c97 	ldw	r2,-32590(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a02c95 	stw	r2,-32590(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00397 	ldw	r2,-32754(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02397 	ldw	r2,-32626(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00395 	stw	r2,-32754(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02397 	ldw	r2,-32626(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00395 	stw	r2,-32754(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02897 	ldw	r3,-32606(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02895 	stw	r2,-32606(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bf1b04 	addi	r2,r2,-916
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02297 	ldw	r2,-32630(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02297 	ldw	r2,-32630(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bf1b04 	addi	r2,r2,-916
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02a97 	ldw	r2,-32598(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02a95 	stw	r2,-32598(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02b97 	ldw	r2,-32594(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a02e97 	ldw	r2,-32582(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02b95 	stw	r2,-32594(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202b95 	stw	zero,-32594(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02297 	ldw	r2,-32630(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02297 	ldw	r3,-32630(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02297 	ldw	r3,-32630(gp)
    3354:	d0a02297 	ldw	r2,-32630(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02297 	ldw	r2,-32630(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	00075b00 	call	75b0 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02297 	ldw	r3,-32630(gp)
    338c:	d0a02297 	ldw	r2,-32630(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02897 	ldw	r2,-32606(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02895 	stw	r2,-32606(gp)
    33b0:	d0e02897 	ldw	r3,-32606(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bf1b04 	addi	r2,r2,-916
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02897 	ldw	r2,-32606(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bf1b04 	addi	r2,r2,-916
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02295 	stw	r2,-32630(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02297 	ldw	r2,-32630(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02297 	ldw	r2,-32630(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02797 	ldw	r3,-32610(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02297 	ldw	r2,-32630(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02297 	ldw	r2,-32630(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02297 	ldw	r2,-32630(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02797 	ldw	r3,-32610(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02297 	ldw	r2,-32630(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02297 	ldw	r2,-32630(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02797 	ldw	r3,-32610(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a02e97 	ldw	r2,-32582(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02897 	ldw	r3,-32606(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02895 	stw	r2,-32606(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bf1b04 	addi	r2,r2,-916
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213f6104 	addi	r4,r4,-636
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02297 	ldw	r3,-32630(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02b95 	stw	r2,-32594(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02897 	ldw	r3,-32606(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02895 	stw	r2,-32606(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bf1b04 	addi	r2,r2,-916
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02297 	ldw	r3,-32630(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02b95 	stw	r2,-32594(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e02c97 	ldw	r3,-32590(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02797 	ldw	r3,-32610(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02797 	ldw	r2,-32610(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a02c97 	ldw	r2,-32590(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02b95 	stw	r2,-32594(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bf1b04 	addi	r2,r2,-916
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213f5704 	addi	r4,r4,-676
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213f5c04 	addi	r4,r4,-656
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213f6104 	addi	r4,r4,-636
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213f6604 	addi	r4,r4,-616
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10bf5704 	addi	r2,r2,-676
    3a80:	d0a02395 	stw	r2,-32626(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10bf5c04 	addi	r2,r2,-656
    3a8c:	d0a02495 	stw	r2,-32622(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10bf6604 	addi	r2,r2,-616
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10bf6604 	addi	r2,r2,-616
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02697 	ldw	r2,-32614(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02695 	stw	r2,-32614(gp)
					--uxTasksDeleted;
    3b18:	d0a02597 	ldw	r2,-32618(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02595 	stw	r2,-32618(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02597 	ldw	r2,-32618(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02297 	ldw	r2,-32630(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02797 	ldw	r2,-32610(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02497 	ldw	r3,-32622(gp)
    3b80:	d0a02297 	ldw	r2,-32630(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02397 	ldw	r3,-32626(gp)
    3b9c:	d0a02297 	ldw	r2,-32630(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00397 	ldw	r2,-32754(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00395 	stw	r2,-32754(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	00077740 	call	7774 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02297 	ldw	r2,-32630(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02397 	ldw	r2,-32626(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00395 	stw	r2,-32754(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02397 	ldw	r2,-32626(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00395 	stw	r2,-32754(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02297 	ldw	r2,-32630(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02997 	ldw	r2,-32602(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a02e97 	ldw	r2,-32582(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02297 	ldw	r2,-32630(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02297 	ldw	r2,-32630(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bf1b04 	addi	r2,r2,-916
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02297 	ldw	r2,-32630(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02897 	ldw	r3,-32606(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02895 	stw	r2,-32606(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bf1b04 	addi	r2,r2,-916
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02297 	ldw	r2,-32630(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02897 	ldw	r3,-32606(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02895 	stw	r2,-32606(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bf1b04 	addi	r2,r2,-916
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02997 	ldw	r2,-32602(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02297 	ldw	r2,-32630(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02297 	ldw	r2,-32630(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02997 	ldw	r2,-32602(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02297 	ldw	r2,-32630(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02297 	ldw	r2,-32630(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02297 	ldw	r2,-32630(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02297 	ldw	r2,-32630(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02297 	ldw	r2,-32630(gp)
    4178:	d0e02297 	ldw	r3,-32630(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02297 	ldw	r2,-32630(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02297 	ldw	r2,-32630(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02297 	ldw	r2,-32630(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02297 	ldw	r2,-32630(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02297 	ldw	r2,-32630(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02297 	ldw	r2,-32630(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02797 	ldw	r3,-32610(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02297 	ldw	r2,-32630(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02297 	ldw	r2,-32630(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02297 	ldw	r2,-32630(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02297 	ldw	r2,-32630(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02297 	ldw	r2,-32630(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02297 	ldw	r2,-32630(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02297 	ldw	r2,-32630(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02297 	ldw	r2,-32630(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02797 	ldw	r3,-32610(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02297 	ldw	r2,-32630(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02297 	ldw	r2,-32630(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02297 	ldw	r2,-32630(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02297 	ldw	r2,-32630(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02897 	ldw	r3,-32606(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02895 	stw	r2,-32606(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bf1b04 	addi	r2,r2,-916
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02297 	ldw	r3,-32630(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a02e97 	ldw	r2,-32582(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02897 	ldw	r3,-32606(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02895 	stw	r2,-32606(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bf1b04 	addi	r2,r2,-916
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213f6104 	addi	r4,r4,-636
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02297 	ldw	r3,-32630(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a02e97 	ldw	r2,-32582(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02897 	ldw	r3,-32606(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02895 	stw	r2,-32606(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bf1b04 	addi	r2,r2,-916
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213f6104 	addi	r4,r4,-636
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02297 	ldw	r3,-32630(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03197 	ldw	r2,-32570(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03197 	ldw	r2,-32570(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03197 	ldw	r2,-32570(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03197 	ldw	r2,-32570(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03197 	ldw	r2,-32570(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a02f97 	ldw	r2,-32578(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203197 	ldw	r4,-32570(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a02f97 	ldw	r2,-32578(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a02f97 	ldw	r2,-32578(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03297 	ldw	r2,-32566(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03295 	stw	r2,-32566(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03097 	ldw	r3,-32574(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e02f97 	ldw	r3,-32578(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03197 	ldw	r2,-32570(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a02f97 	ldw	r2,-32578(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a02f97 	ldw	r2,-32578(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e02f97 	ldw	r3,-32578(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a02f97 	ldw	r2,-32578(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a02f97 	ldw	r2,-32578(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03097 	ldw	r2,-32574(gp)
    4fe4:	d0a02f95 	stw	r2,-32578(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03095 	stw	r2,-32574(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03197 	ldw	r2,-32570(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213f6b04 	addi	r4,r4,-596
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213f7004 	addi	r4,r4,-576
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10bf6b04 	addi	r2,r2,-596
    5044:	d0a02f95 	stw	r2,-32578(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10bf7004 	addi	r2,r2,-576
    5050:	d0a03095 	stw	r2,-32574(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03195 	stw	r2,-32570(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <MaintenanceStateButton>:
static void Load_LED_Ctrl_Task(void *pvParams);
static void Switch_Control_Task(void *pvParams);
unsigned char byte;


void MaintenanceStateButton () {
    5104:	deffff04 	addi	sp,sp,-4
    5108:	df000015 	stw	fp,0(sp)
    510c:	d839883a 	mov	fp,sp

	  // Inverting maintenance mode:
	Maintenance ^= 0x1;
    5110:	d0a03497 	ldw	r2,-32558(gp)
    5114:	1080005c 	xori	r2,r2,1
    5118:	d0a03495 	stw	r2,-32558(gp)
	  // clears the edge capture register
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    511c:	00c001c4 	movi	r3,7
    5120:	00800134 	movhi	r2,4
    5124:	108c3304 	addi	r2,r2,12492
    5128:	10c00035 	stwio	r3,0(r2)

}
    512c:	0001883a 	nop
    5130:	e037883a 	mov	sp,fp
    5134:	df000017 	ldw	fp,0(sp)
    5138:	dec00104 	addi	sp,sp,4
    513c:	f800283a 	ret

00005140 <ps2_isr>:
void ps2_isr(void* ps2_device, alt_u32 id){
    5140:	defff804 	addi	sp,sp,-32
    5144:	dfc00715 	stw	ra,28(sp)
    5148:	df000615 	stw	fp,24(sp)
    514c:	df000604 	addi	fp,sp,24
    5150:	e13ffe15 	stw	r4,-8(fp)
    5154:	e17fff15 	stw	r5,-4(fp)
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    5158:	e03ffb15 	stw	zero,-20(fp)
	char ascii;
	int status = 0;
    515c:	e03ffa15 	stw	zero,-24(fp)
	KB_CODE_TYPE decode_mode;
	status = decode_scancode (ps2_device, &decode_mode , &byte , &ascii) ;
    5160:	e0fffc04 	addi	r3,fp,-16
    5164:	e0bffd04 	addi	r2,fp,-12
    5168:	180f883a 	mov	r7,r3
    516c:	d1a04284 	addi	r6,gp,-32502
    5170:	100b883a 	mov	r5,r2
    5174:	e13ffe17 	ldw	r4,-8(fp)
    5178:	0018c200 	call	18c20 <decode_scancode>
    517c:	e0bffa15 	stw	r2,-24(fp)
	if ( status == 0 ) //success
    5180:	e0bffa17 	ldw	r2,-24(fp)
    5184:	1000131e 	bne	r2,zero,51d4 <ps2_isr+0x94>
	{
		// print out the result
		switch ( decode_mode )
    5188:	e0bffd17 	ldw	r2,-12(fp)
    518c:	10c00060 	cmpeqi	r3,r2,1
    5190:	18000a1e 	bne	r3,zero,51bc <ps2_isr+0x7c>
    5194:	0080032e 	bgeu	zero,r2,51a4 <ps2_isr+0x64>
    5198:	10800128 	cmpgeui	r2,r2,4
    519c:	1000011e 	bne	r2,zero,51a4 <ps2_isr+0x64>
	        break ;
	      case KB_LONG_BINARY_MAKE_CODE :
	        // do nothing
	      case KB_BINARY_MAKE_CODE :
	        //printf ( "MAKE CODE : %x\n", byte ) ;
	        break ;
    51a0:	00000706 	br	51c0 <ps2_isr+0x80>
	      case KB_BREAK_CODE :
	        // do nothing
	      default :
	        xSemaphoreGiveFromISR(semaphore, &xHigherPriorityTaskWoken);
    51a4:	d0a03897 	ldw	r2,-32542(gp)
    51a8:	e0fffb04 	addi	r3,fp,-20
    51ac:	180b883a 	mov	r5,r3
    51b0:	1009883a 	mov	r4,r2
    51b4:	000215c0 	call	215c <xQueueGiveFromISR>
	        break ;
    51b8:	00000106 	br	51c0 <ps2_isr+0x80>
		// print out the result
		switch ( decode_mode )
	    {
	      case KB_ASCII_MAKE_CODE :
	        //printf ( "ASCII   : %x\n", byte ) ;
	        break ;
    51bc:	0001883a 	nop
	        // do nothing
	      default :
	        xSemaphoreGiveFromISR(semaphore, &xHigherPriorityTaskWoken);
	        break ;
	    }
	    IOWR(SEVEN_SEG_BASE,0 ,byte);
    51c0:	d0a04283 	ldbu	r2,-32502(gp)
    51c4:	10c03fcc 	andi	r3,r2,255
    51c8:	00800134 	movhi	r2,4
    51cc:	108c4104 	addi	r2,r2,12548
    51d0:	10c00035 	stwio	r3,0(r2)
	  }


}
    51d4:	0001883a 	nop
    51d8:	e037883a 	mov	sp,fp
    51dc:	dfc00117 	ldw	ra,4(sp)
    51e0:	df000017 	ldw	fp,0(sp)
    51e4:	dec00204 	addi	sp,sp,8
    51e8:	f800283a 	ret

000051ec <loadTimerISR>:
void loadTimerISR(TimerHandle_t xTimer) {
    51ec:	defffd04 	addi	sp,sp,-12
    51f0:	dfc00215 	stw	ra,8(sp)
    51f4:	df000115 	stw	fp,4(sp)
    51f8:	df000104 	addi	fp,sp,4
    51fc:	e13fff15 	stw	r4,-4(fp)
	// Timer has expired, do smthn
	printf("expired \n");
    5200:	01020034 	movhi	r4,2048
    5204:	21001604 	addi	r4,r4,88
    5208:	00079c80 	call	79c8 <puts>
	LoadTimeExp = 1;
    520c:	00800044 	movi	r2,1
    5210:	d0a03a95 	stw	r2,-32534(gp)
}
    5214:	0001883a 	nop
    5218:	e037883a 	mov	sp,fp
    521c:	dfc00117 	ldw	ra,4(sp)
    5220:	df000017 	ldw	fp,0(sp)
    5224:	dec00204 	addi	sp,sp,8
    5228:	f800283a 	ret

0000522c <freq_relay_isr>:
void freq_relay_isr() {
    522c:	defffd04 	addi	sp,sp,-12
    5230:	dfc00215 	stw	ra,8(sp)
    5234:	df000115 	stw	fp,4(sp)
    5238:	df000104 	addi	fp,sp,4
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    523c:	e03fff15 	stw	zero,-4(fp)
	Freq_Val= IORD(FREQUENCY_ANALYSER_BASE, 0); //it's in COUNT, not in HERTZ. to convert, do 16000/temp
    5240:	00800134 	movhi	r2,4
    5244:	108c4004 	addi	r2,r2,12544
    5248:	10800037 	ldwio	r2,0(r2)
    524c:	d0a04395 	stw	r2,-32498(gp)
	xSemaphoreGiveFromISR(freqSemaphore, &xHigherPriorityTaskWoken);
    5250:	d0a03f97 	ldw	r2,-32514(gp)
    5254:	e17fff04 	addi	r5,fp,-4
    5258:	1009883a 	mov	r4,r2
    525c:	000215c0 	call	215c <xQueueGiveFromISR>
}
    5260:	0001883a 	nop
    5264:	e037883a 	mov	sp,fp
    5268:	dfc00117 	ldw	ra,4(sp)
    526c:	df000017 	ldw	fp,0(sp)
    5270:	dec00204 	addi	sp,sp,8
    5274:	f800283a 	ret

00005278 <main>:

int main(void) {
    5278:	defff904 	addi	sp,sp,-28
    527c:	dfc00615 	stw	ra,24(sp)
    5280:	df000515 	stw	fp,20(sp)
    5284:	df000504 	addi	fp,sp,20
	StabilityQ = xQueueCreate( STBL_QUEUE_SIZE, sizeof( void* ) );
    5288:	000d883a 	mov	r6,zero
    528c:	01400104 	movi	r5,4
    5290:	01000c84 	movi	r4,50
    5294:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5298:	d0a04095 	stw	r2,-32510(gp)
	LoadControlQ = xQueueCreate(STBL_QUEUE_SIZE, sizeof(void*));
    529c:	000d883a 	mov	r6,zero
    52a0:	01400104 	movi	r5,4
    52a4:	01000c84 	movi	r4,50
    52a8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    52ac:	d0a04795 	stw	r2,-32482(gp)
	alt_up_ps2_dev * ps2_device = alt_up_ps2_open_dev(PS2_NAME);
    52b0:	01020034 	movhi	r4,2048
    52b4:	21001904 	addi	r4,r4,100
    52b8:	00185d80 	call	185d8 <alt_up_ps2_open_dev>
    52bc:	e0bfff15 	stw	r2,-4(fp)

	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7); // Clearing edge capture register for ISR
    52c0:	00c001c4 	movi	r3,7
    52c4:	00800134 	movhi	r2,4
    52c8:	108c3304 	addi	r2,r2,12492
    52cc:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE,0x7); // Enabling interrupts for the buttons
    52d0:	00c001c4 	movi	r3,7
    52d4:	00800134 	movhi	r2,4
    52d8:	108c3204 	addi	r2,r2,12488
    52dc:	10c00035 	stwio	r3,0(r2)
	alt_irq_register(PUSH_BUTTON_IRQ,0,MaintenanceStateButton);
    52e0:	01800034 	movhi	r6,0
    52e4:	31944104 	addi	r6,r6,20740
    52e8:	000b883a 	mov	r5,zero
    52ec:	01000044 	movi	r4,1
    52f0:	00019200 	call	1920 <alt_irq_register>
	//Threshold values defined.
	Thresh_Val = 55;
    52f4:	00800dc4 	movi	r2,55
    52f8:	d0a03b95 	stw	r2,-32530(gp)
	Thresh_ROC = 5;
    52fc:	00800144 	movi	r2,5
    5300:	d0a04695 	stw	r2,-32486(gp)
	if(ps2_device == NULL){
    5304:	e0bfff17 	ldw	r2,-4(fp)
    5308:	1000051e 	bne	r2,zero,5320 <main+0xa8>
		printf("can't find PS/2 device\n");
    530c:	01020034 	movhi	r4,2048
    5310:	21001c04 	addi	r4,r4,112
    5314:	00079c80 	call	79c8 <puts>
		return 1;
    5318:	00800044 	movi	r2,1
    531c:	00006306 	br	54ac <main+0x234>
	}

	alt_up_ps2_enable_read_interrupt(ps2_device);
    5320:	e13fff17 	ldw	r4,-4(fp)
    5324:	00181540 	call	18154 <alt_up_ps2_enable_read_interrupt>
	alt_irq_register(PS2_IRQ, ps2_device, ps2_isr);
    5328:	01800034 	movhi	r6,0
    532c:	31945004 	addi	r6,r6,20800
    5330:	e17fff17 	ldw	r5,-4(fp)
    5334:	01000084 	movi	r4,2
    5338:	00019200 	call	1920 <alt_irq_register>
	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, freq_relay_isr);
    533c:	01800034 	movhi	r6,0
    5340:	31948b04 	addi	r6,r6,21036
    5344:	000b883a 	mov	r5,zero
    5348:	010001c4 	movi	r4,7
    534c:	00019200 	call	1920 <alt_irq_register>
	//Create binary Semaphore
	semaphore = xSemaphoreCreateBinary();
    5350:	018000c4 	movi	r6,3
    5354:	000b883a 	mov	r5,zero
    5358:	01000044 	movi	r4,1
    535c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5360:	d0a03895 	stw	r2,-32542(gp)
	freqSemaphore = xSemaphoreCreateBinary();
    5364:	018000c4 	movi	r6,3
    5368:	000b883a 	mov	r5,zero
    536c:	01000044 	movi	r4,1
    5370:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5374:	d0a03f95 	stw	r2,-32514(gp)
	threshold_mutex = xSemaphoreCreateMutex(); //has a priority inheritance mechanism unlike binary semaphores.
    5378:	01000044 	movi	r4,1
    537c:	0001c800 	call	1c80 <xQueueCreateMutex>
    5380:	d0a03d95 	stw	r2,-32522(gp)


	// Creating Timers
	LoadTimer = xTimerCreate("LoadTimer",pdMS_TO_TICKS(500),pdTRUE,NULL,loadTimerISR);
    5384:	00800034 	movhi	r2,0
    5388:	10947b04 	addi	r2,r2,20972
    538c:	d8800015 	stw	r2,0(sp)
    5390:	000f883a 	mov	r7,zero
    5394:	01800044 	movi	r6,1
    5398:	01407d04 	movi	r5,500
    539c:	01020034 	movhi	r4,2048
    53a0:	21002204 	addi	r4,r4,136
    53a4:	00048740 	call	4874 <xTimerCreate>
    53a8:	d0a03c95 	stw	r2,-32526(gp)

	// Creating Tasks used
	xTaskCreate(Switch_Control_Task, 'Switch', configMINIMAL_STACK_SIZE, Switch_Control_Param, Switch_Task_Priority, switch_control_handle);
    53ac:	d0a04497 	ldw	r2,-32494(gp)
    53b0:	d8000315 	stw	zero,12(sp)
    53b4:	d8000215 	stw	zero,8(sp)
    53b8:	d8800115 	stw	r2,4(sp)
    53bc:	00800104 	movi	r2,4
    53c0:	d8800015 	stw	r2,0(sp)
    53c4:	01c48d34 	movhi	r7,4660
    53c8:	39d59e04 	addi	r7,r7,22136
    53cc:	01840004 	movi	r6,4096
    53d0:	015a5d34 	movhi	r5,26996
    53d4:	2958da04 	addi	r5,r5,25448
    53d8:	01000034 	movhi	r4,0
    53dc:	21153004 	addi	r4,r4,21696
    53e0:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(Load_LED_Ctrl_Task,'LEDs',configMINIMAL_STACK_SIZE,NULL,Load_LED_Ctrl_Task_Priority,NULL);
    53e4:	d8000315 	stw	zero,12(sp)
    53e8:	d8000215 	stw	zero,8(sp)
    53ec:	d8000115 	stw	zero,4(sp)
    53f0:	008000c4 	movi	r2,3
    53f4:	d8800015 	stw	r2,0(sp)
    53f8:	000f883a 	mov	r7,zero
    53fc:	01840004 	movi	r6,4096
    5400:	01531174 	movhi	r5,19525
    5404:	29511cc4 	addi	r5,r5,17523
    5408:	01000034 	movhi	r4,0
    540c:	21153f04 	addi	r4,r4,21756
    5410:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(Keyboard_Task, 'Keyboard', configMINIMAL_STACK_SIZE, NULL, Keyboard_Task_Priority, NULL);
    5414:	d8000315 	stw	zero,12(sp)
    5418:	d8000215 	stw	zero,8(sp)
    541c:	d8000115 	stw	zero,4(sp)
    5420:	00800144 	movi	r2,5
    5424:	d8800015 	stw	r2,0(sp)
    5428:	000f883a 	mov	r7,zero
    542c:	01840004 	movi	r6,4096
    5430:	015bd874 	movhi	r5,28513
    5434:	295c9904 	addi	r5,r5,29284
    5438:	01000034 	movhi	r4,0
    543c:	21169f04 	addi	r4,r4,23164
    5440:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(Stability_Monitor_Task, 'Monitoring', configMINIMAL_STACK_SIZE, NULL, Stable_Mon_Tsk_Priority, NULL);
    5444:	d8000315 	stw	zero,12(sp)
    5448:	d8000215 	stw	zero,8(sp)
    544c:	d8000115 	stw	zero,4(sp)
    5450:	00800044 	movi	r2,1
    5454:	d8800015 	stw	r2,0(sp)
    5458:	000f883a 	mov	r7,zero
    545c:	01840004 	movi	r6,4096
    5460:	015c9a74 	movhi	r5,29289
    5464:	295b99c4 	addi	r5,r5,28263
    5468:	01000034 	movhi	r4,0
    546c:	21160004 	addi	r4,r4,22528
    5470:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate(Load_Management_Task, 'LoadShed',configMINIMAL_STACK_SIZE,NULL,Load_Management_Task_Priority,NULL);
    5474:	d8000315 	stw	zero,12(sp)
    5478:	d8000215 	stw	zero,8(sp)
    547c:	d8000115 	stw	zero,4(sp)
    5480:	00800084 	movi	r2,2
    5484:	d8800015 	stw	r2,0(sp)
    5488:	000f883a 	mov	r7,zero
    548c:	01840004 	movi	r6,4096
    5490:	0154da34 	movhi	r5,21352
    5494:	29595904 	addi	r5,r5,25956
    5498:	01000034 	movhi	r4,0
    549c:	21155904 	addi	r4,r4,21860
    54a0:	0002b780 	call	2b78 <xTaskGenericCreate>

	//xTaskCreate(VGA_Task, 'VGA', configMINIMAL_STACK_SIZE, NULL, VGA_Task_Priority, NULL);

	vTaskStartScheduler();
    54a4:	0002e840 	call	2e84 <vTaskStartScheduler>
	for(;;);
    54a8:	003fff06 	br	54a8 <__alt_data_end+0xf00054a8>
}
    54ac:	e037883a 	mov	sp,fp
    54b0:	dfc00117 	ldw	ra,4(sp)
    54b4:	df000017 	ldw	fp,0(sp)
    54b8:	dec00204 	addi	sp,sp,8
    54bc:	f800283a 	ret

000054c0 <Switch_Control_Task>:


static void Switch_Control_Task(void *pvParams) {
    54c0:	defffd04 	addi	sp,sp,-12
    54c4:	dfc00215 	stw	ra,8(sp)
    54c8:	df000115 	stw	fp,4(sp)
    54cc:	df000104 	addi	fp,sp,4
    54d0:	e13fff15 	stw	r4,-4(fp)
	while (1) {
		printf("SwitchTask\n"); //Debug version
    54d4:	01020034 	movhi	r4,2048
    54d8:	21002504 	addi	r4,r4,148
    54dc:	00079c80 	call	79c8 <puts>
		Current_Switch_State = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    54e0:	00800134 	movhi	r2,4
    54e4:	108c2c04 	addi	r2,r2,12464
    54e8:	10800037 	ldwio	r2,0(r2)
    54ec:	d0a03595 	stw	r2,-32554(gp)
		vTaskDelay(pdMS_TO_TICKS(200));
    54f0:	01003204 	movi	r4,200
    54f4:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    54f8:	003ff606 	br	54d4 <__alt_data_end+0xf00054d4>

000054fc <Load_LED_Ctrl_Task>:
}
static void Load_LED_Ctrl_Task(void *pvParams) {
    54fc:	defffc04 	addi	sp,sp,-16
    5500:	dfc00315 	stw	ra,12(sp)
    5504:	df000215 	stw	fp,8(sp)
    5508:	df000204 	addi	fp,sp,8
    550c:	e13fff15 	stw	r4,-4(fp)
	unsigned int *LdQ;
	while (1) {
		printf("LED Control Task \n");
    5510:	01020034 	movhi	r4,2048
    5514:	21002804 	addi	r4,r4,160
    5518:	00079c80 	call	79c8 <puts>
		xQueueReceive(LoadControlQ,&LdQ,portMAX_DELAY);
    551c:	d0a04797 	ldw	r2,-32482(gp)
    5520:	000f883a 	mov	r7,zero
    5524:	01bfffc4 	movi	r6,-1
    5528:	e17ffe04 	addi	r5,fp,-8
    552c:	1009883a 	mov	r4,r2
    5530:	000222c0 	call	222c <xQueueGenericReceive>
		IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, Current_Switch_State);
    5534:	d0e03597 	ldw	r3,-32554(gp)
    5538:	00800134 	movhi	r2,4
    553c:	108c1804 	addi	r2,r2,12384
    5540:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE,LdQ);
    5544:	e0bffe17 	ldw	r2,-8(fp)
    5548:	1007883a 	mov	r3,r2
    554c:	00800134 	movhi	r2,4
    5550:	108c2004 	addi	r2,r2,12416
    5554:	10c00035 	stwio	r3,0(r2)
		vTaskDelay(pdMS_TO_TICKS(200));
    5558:	01003204 	movi	r4,200
    555c:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5560:	003feb06 	br	5510 <__alt_data_end+0xf0005510>

00005564 <Load_Management_Task>:
}
static void Load_Management_Task(void *pvParams) {
    5564:	defff604 	addi	sp,sp,-40
    5568:	dfc00915 	stw	ra,36(sp)
    556c:	df000815 	stw	fp,32(sp)
    5570:	dc000715 	stw	r16,28(sp)
    5574:	df000804 	addi	fp,sp,32
    5578:	e13ffe15 	stw	r4,-8(fp)
	unsigned int *stable;
	unsigned int LoadQ;
	while(1) {

		xQueueReceive(StabilityQ,&stable,portMAX_DELAY);
    557c:	d0a04097 	ldw	r2,-32510(gp)
    5580:	e0fffc04 	addi	r3,fp,-16
    5584:	000f883a 	mov	r7,zero
    5588:	01bfffc4 	movi	r6,-1
    558c:	180b883a 	mov	r5,r3
    5590:	1009883a 	mov	r4,r2
    5594:	000222c0 	call	222c <xQueueGenericReceive>
		printf("Maintenance: %d\n",Maintenance);
    5598:	d0a03497 	ldw	r2,-32558(gp)
    559c:	100b883a 	mov	r5,r2
    55a0:	01020034 	movhi	r4,2048
    55a4:	21002d04 	addi	r4,r4,180
    55a8:	00078cc0 	call	78cc <printf>
		if (Maintenance != 0) {
    55ac:	d0a03497 	ldw	r2,-32558(gp)
    55b0:	10008626 	beq	r2,zero,57cc <Load_Management_Task+0x268>

			if (stable == 0 && Ld_Manage_State == 0) { // Found to be unstable
    55b4:	e0bffc17 	ldw	r2,-16(fp)
    55b8:	1000131e 	bne	r2,zero,5608 <Load_Management_Task+0xa4>
    55bc:	d0a03997 	ldw	r2,-32538(gp)
    55c0:	1000111e 	bne	r2,zero,5608 <Load_Management_Task+0xa4>
			// Labeling as now in load managing state
				Ld_Manage_State = 1;
    55c4:	00800044 	movi	r2,1
    55c8:	d0a03995 	stw	r2,-32538(gp)
				Init_Load = Current_Switch_State;
    55cc:	d0a03597 	ldw	r2,-32554(gp)
    55d0:	d0a03795 	stw	r2,-32546(gp)
				Prev_Stable = Current_Switch_State;
    55d4:	d0a03597 	ldw	r2,-32554(gp)
    55d8:	d0a03e95 	stw	r2,-32518(gp)
				Prev_Stable = (Prev_Stable & ~(1 << 5)) | (1<< 5);
    55dc:	d0a03e97 	ldw	r2,-32518(gp)
    55e0:	10800814 	ori	r2,r2,32
    55e4:	d0a03e95 	stw	r2,-32518(gp)
				xTimerStart(LoadTimer,0);
    55e8:	d4203c97 	ldw	r16,-32526(gp)
    55ec:	00030dc0 	call	30dc <xTaskGetTickCount>
    55f0:	d8000015 	stw	zero,0(sp)
    55f4:	000f883a 	mov	r7,zero
    55f8:	100d883a 	mov	r6,r2
    55fc:	01400044 	movi	r5,1
    5600:	8009883a 	mov	r4,r16
    5604:	00049200 	call	4920 <xTimerGenericCommand>
			}
			if (Ld_Manage_State == 1) {
    5608:	d0a03997 	ldw	r2,-32538(gp)
    560c:	10800058 	cmpnei	r2,r2,1
    5610:	1000781e 	bne	r2,zero,57f4 <Load_Management_Task+0x290>
				if (stable ==1) {
    5614:	e0bffc17 	ldw	r2,-16(fp)
    5618:	10800058 	cmpnei	r2,r2,1
    561c:	1000141e 	bne	r2,zero,5670 <Load_Management_Task+0x10c>
					if ((Prev_Stable >> 6) == 0) { // If it was unstable prior we reset the timer
    5620:	d0a03e97 	ldw	r2,-32518(gp)
    5624:	1005d1ba 	srai	r2,r2,6
    5628:	1000091e 	bne	r2,zero,5650 <Load_Management_Task+0xec>
						xTimerReset(LoadTimer,0);
    562c:	d4203c97 	ldw	r16,-32526(gp)
    5630:	00030dc0 	call	30dc <xTaskGetTickCount>
    5634:	d8000015 	stw	zero,0(sp)
    5638:	000f883a 	mov	r7,zero
    563c:	100d883a 	mov	r6,r2
    5640:	01400084 	movi	r5,2
    5644:	8009883a 	mov	r4,r16
    5648:	00049200 	call	4920 <xTimerGenericCommand>
    564c:	00000406 	br	5660 <Load_Management_Task+0xfc>
					} else if (LoadTimeExp == 1) {
    5650:	d0a03a97 	ldw	r2,-32534(gp)
    5654:	10800058 	cmpnei	r2,r2,1
    5658:	1000011e 	bne	r2,zero,5660 <Load_Management_Task+0xfc>
						LoadTimeExp = 0;
    565c:	d0203a95 	stw	zero,-32534(gp)
						// Restoring
					}
					Prev_Stable = (Prev_Stable & ~(1 << 5)) | (1<< 5);
    5660:	d0a03e97 	ldw	r2,-32518(gp)
    5664:	10800814 	ori	r2,r2,32
    5668:	d0a03e95 	stw	r2,-32518(gp)
    566c:	00006106 	br	57f4 <Load_Management_Task+0x290>

				} else {
					// Finding the lowest bit (lowest priority that is on)
					int pos = 0;
    5670:	e03ff915 	stw	zero,-28(fp)
					unsigned int mask = 1;
    5674:	00800044 	movi	r2,1
    5678:	e0bffb15 	stw	r2,-20(fp)
					if ((Prev_Stable >> 6) == 1) { // If it was stable prior we reset the timer
    567c:	d0a03e97 	ldw	r2,-32518(gp)
    5680:	1005d1ba 	srai	r2,r2,6
    5684:	10800058 	cmpnei	r2,r2,1
    5688:	10000c1e 	bne	r2,zero,56bc <Load_Management_Task+0x158>
						xTimerReset(LoadTimer,0);
    568c:	d4203c97 	ldw	r16,-32526(gp)
    5690:	00030dc0 	call	30dc <xTaskGetTickCount>
    5694:	d8000015 	stw	zero,0(sp)
    5698:	000f883a 	mov	r7,zero
    569c:	100d883a 	mov	r6,r2
    56a0:	01400084 	movi	r5,2
    56a4:	8009883a 	mov	r4,r16
    56a8:	00049200 	call	4920 <xTimerGenericCommand>
						printf("HERE\n");
    56ac:	01020034 	movhi	r4,2048
    56b0:	21003204 	addi	r4,r4,200
    56b4:	00079c80 	call	79c8 <puts>
    56b8:	00004e06 	br	57f4 <Load_Management_Task+0x290>
					} else if ((LoadTimeExp == 1) || ((Prev_Stable & 0b011111) == Init_Load) ) {
    56bc:	d0a03a97 	ldw	r2,-32534(gp)
    56c0:	10800060 	cmpeqi	r2,r2,1
    56c4:	1000041e 	bne	r2,zero,56d8 <Load_Management_Task+0x174>
    56c8:	d0a03e97 	ldw	r2,-32518(gp)
    56cc:	10c007cc 	andi	r3,r2,31
    56d0:	d0a03797 	ldw	r2,-32546(gp)
    56d4:	1880471e 	bne	r3,r2,57f4 <Load_Management_Task+0x290>
						printf("here \n");
    56d8:	01020034 	movhi	r4,2048
    56dc:	21003404 	addi	r4,r4,208
    56e0:	00079c80 	call	79c8 <puts>
						LoadTimeExp = 0;
    56e4:	d0203a95 	stw	zero,-32534(gp)
						int iso = Prev_Stable & -Prev_Stable;
    56e8:	d0a03e97 	ldw	r2,-32518(gp)
    56ec:	0087c83a 	sub	r3,zero,r2
    56f0:	d0a03e97 	ldw	r2,-32518(gp)
    56f4:	1884703a 	and	r2,r3,r2
    56f8:	e0bffa15 	stw	r2,-24(fp)
						while (iso > 1) {
    56fc:	00000606 	br	5718 <Load_Management_Task+0x1b4>
							iso>>=1;
    5700:	e0bffa17 	ldw	r2,-24(fp)
    5704:	1005d07a 	srai	r2,r2,1
    5708:	e0bffa15 	stw	r2,-24(fp)
							pos++;
    570c:	e0bff917 	ldw	r2,-28(fp)
    5710:	10800044 	addi	r2,r2,1
    5714:	e0bff915 	stw	r2,-28(fp)
						printf("HERE\n");
					} else if ((LoadTimeExp == 1) || ((Prev_Stable & 0b011111) == Init_Load) ) {
						printf("here \n");
						LoadTimeExp = 0;
						int iso = Prev_Stable & -Prev_Stable;
						while (iso > 1) {
    5718:	e0bffa17 	ldw	r2,-24(fp)
    571c:	10800088 	cmpgei	r2,r2,2
    5720:	103ff71e 	bne	r2,zero,5700 <__alt_data_end+0xf0005700>
							iso>>=1;
							pos++;
						}
						if (pos == 5) {
    5724:	e0bff917 	ldw	r2,-28(fp)
    5728:	10800160 	cmpeqi	r2,r2,5
    572c:	10001a1e 	bne	r2,zero,5798 <Load_Management_Task+0x234>
							// ALL LOADS ARE OFF, don't do any shedding
						} else {
							mask = 1 << pos;
    5730:	00c00044 	movi	r3,1
    5734:	e0bff917 	ldw	r2,-28(fp)
    5738:	1884983a 	sll	r2,r3,r2
    573c:	e0bffb15 	stw	r2,-20(fp)
							Prev_Stable &= ~mask;
    5740:	e0bffb17 	ldw	r2,-20(fp)
    5744:	0084303a 	nor	r2,zero,r2
    5748:	d0e03e97 	ldw	r3,-32518(gp)
    574c:	10c4703a 	and	r2,r2,r3
    5750:	d0a03e95 	stw	r2,-32518(gp)
							LoadQ = Prev_Stable;
    5754:	d0a03e97 	ldw	r2,-32518(gp)
    5758:	e0bffd15 	stw	r2,-12(fp)
							LoadQ &= 0b011111;
    575c:	e0bffd17 	ldw	r2,-12(fp)
    5760:	108007cc 	andi	r2,r2,31
    5764:	e0bffd15 	stw	r2,-12(fp)
							printf("LOAD: %d\n",LoadQ);
    5768:	e0bffd17 	ldw	r2,-12(fp)
    576c:	100b883a 	mov	r5,r2
    5770:	01020034 	movhi	r4,2048
    5774:	21003604 	addi	r4,r4,216
    5778:	00078cc0 	call	78cc <printf>
							xQueueSend(LoadControlQ,(void *)&LoadQ,0);
    577c:	d0a04797 	ldw	r2,-32482(gp)
    5780:	e0fffd04 	addi	r3,fp,-12
    5784:	000f883a 	mov	r7,zero
    5788:	000d883a 	mov	r6,zero
    578c:	180b883a 	mov	r5,r3
    5790:	1009883a 	mov	r4,r2
    5794:	0001edc0 	call	1edc <xQueueGenericSend>

						}
						Prev_Stable = (Prev_Stable & ~(1 << 5)) | (0<< 5);
    5798:	d0e03e97 	ldw	r3,-32518(gp)
    579c:	00bff7c4 	movi	r2,-33
    57a0:	1884703a 	and	r2,r3,r2
    57a4:	d0a03e95 	stw	r2,-32518(gp)
						xTimerStart(LoadTimer,0);
    57a8:	d4203c97 	ldw	r16,-32526(gp)
    57ac:	00030dc0 	call	30dc <xTaskGetTickCount>
    57b0:	d8000015 	stw	zero,0(sp)
    57b4:	000f883a 	mov	r7,zero
    57b8:	100d883a 	mov	r6,r2
    57bc:	01400044 	movi	r5,1
    57c0:	8009883a 	mov	r4,r16
    57c4:	00049200 	call	4920 <xTimerGenericCommand>
    57c8:	00000a06 	br	57f4 <Load_Management_Task+0x290>

				}

			}
		} else {
			LoadQ = Current_Switch_State;
    57cc:	d0a03597 	ldw	r2,-32554(gp)
    57d0:	e0bffd15 	stw	r2,-12(fp)
			xQueueSend(LoadControlQ,(void *)&LoadQ,0);
    57d4:	d0a04797 	ldw	r2,-32482(gp)
    57d8:	e0fffd04 	addi	r3,fp,-12
    57dc:	000f883a 	mov	r7,zero
    57e0:	000d883a 	mov	r6,zero
    57e4:	180b883a 	mov	r5,r3
    57e8:	1009883a 	mov	r4,r2
    57ec:	0001edc0 	call	1edc <xQueueGenericSend>
			Ld_Manage_State = 0;
    57f0:	d0203995 	stw	zero,-32538(gp)
		}
		vTaskDelay(100);
    57f4:	01001904 	movi	r4,100
    57f8:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    57fc:	003f5f06 	br	557c <__alt_data_end+0xf000557c>

00005800 <Stability_Monitor_Task>:
}
static void Stability_Monitor_Task(void *paParams) {
    5800:	defff304 	addi	sp,sp,-52
    5804:	dfc00c15 	stw	ra,48(sp)
    5808:	df000b15 	stw	fp,44(sp)
    580c:	dc400a15 	stw	r17,40(sp)
    5810:	dc000915 	stw	r16,36(sp)
    5814:	df000b04 	addi	fp,sp,44
    5818:	e13ffd15 	stw	r4,-12(fp)
	unsigned int stableQ;
	while (1) {
		float temp_five[5];
		if (xSemaphoreTake(freqSemaphore, portMAX_DELAY) == pdTRUE) {
    581c:	d0a03f97 	ldw	r2,-32514(gp)
    5820:	000f883a 	mov	r7,zero
    5824:	01bfffc4 	movi	r6,-1
    5828:	000b883a 	mov	r5,zero
    582c:	1009883a 	mov	r4,r2
    5830:	000222c0 	call	222c <xQueueGenericReceive>
    5834:	10800058 	cmpnei	r2,r2,1
    5838:	10008c1e 	bne	r2,zero,5a6c <Stability_Monitor_Task+0x26c>
			memcpy(temp_five,Prev_Five_Freq, 5*sizeof(float));
    583c:	00820234 	movhi	r2,2056
    5840:	10bf7f04 	addi	r2,r2,-516
    5844:	10c00017 	ldw	r3,0(r2)
    5848:	e0fff815 	stw	r3,-32(fp)
    584c:	10c00117 	ldw	r3,4(r2)
    5850:	e0fff915 	stw	r3,-28(fp)
    5854:	10c00217 	ldw	r3,8(r2)
    5858:	e0fffa15 	stw	r3,-24(fp)
    585c:	10c00317 	ldw	r3,12(r2)
    5860:	e0fffb15 	stw	r3,-20(fp)
    5864:	10800417 	ldw	r2,16(r2)
    5868:	e0bffc15 	stw	r2,-16(fp)
			for (uint8_t i=0;i<3;i++) {
    586c:	e03ff505 	stb	zero,-44(fp)
    5870:	00001206 	br	58bc <Stability_Monitor_Task+0xbc>
				Prev_Five_Freq[i+1] = temp_five[i];
    5874:	e0bff503 	ldbu	r2,-44(fp)
    5878:	10c00044 	addi	r3,r2,1
    587c:	e0bff503 	ldbu	r2,-44(fp)
    5880:	1085883a 	add	r2,r2,r2
    5884:	1085883a 	add	r2,r2,r2
    5888:	e13ff504 	addi	r4,fp,-44
    588c:	2085883a 	add	r2,r4,r2
    5890:	10800304 	addi	r2,r2,12
    5894:	11000017 	ldw	r4,0(r2)
    5898:	00820234 	movhi	r2,2056
    589c:	10bf7f04 	addi	r2,r2,-516
    58a0:	18c7883a 	add	r3,r3,r3
    58a4:	18c7883a 	add	r3,r3,r3
    58a8:	10c5883a 	add	r2,r2,r3
    58ac:	11000015 	stw	r4,0(r2)
	unsigned int stableQ;
	while (1) {
		float temp_five[5];
		if (xSemaphoreTake(freqSemaphore, portMAX_DELAY) == pdTRUE) {
			memcpy(temp_five,Prev_Five_Freq, 5*sizeof(float));
			for (uint8_t i=0;i<3;i++) {
    58b0:	e0bff503 	ldbu	r2,-44(fp)
    58b4:	10800044 	addi	r2,r2,1
    58b8:	e0bff505 	stb	r2,-44(fp)
    58bc:	e0bff503 	ldbu	r2,-44(fp)
    58c0:	108000f0 	cmpltui	r2,r2,3
    58c4:	103feb1e 	bne	r2,zero,5874 <__alt_data_end+0xf0005874>
				Prev_Five_Freq[i+1] = temp_five[i];
			}

			Prev_Five_Freq[0] = 16000.0/(double)Freq_Val;	//Freq_val is in count
    58c8:	d0a04397 	ldw	r2,-32498(gp)
    58cc:	1009883a 	mov	r4,r2
    58d0:	00070040 	call	7004 <__floatsidf>
    58d4:	1009883a 	mov	r4,r2
    58d8:	180b883a 	mov	r5,r3
    58dc:	200d883a 	mov	r6,r4
    58e0:	280f883a 	mov	r7,r5
    58e4:	0009883a 	mov	r4,zero
    58e8:	015033f4 	movhi	r5,16591
    58ec:	29500004 	addi	r5,r5,16384
    58f0:	000671c0 	call	671c <__divdf3>
    58f4:	1009883a 	mov	r4,r2
    58f8:	180b883a 	mov	r5,r3
    58fc:	2005883a 	mov	r2,r4
    5900:	2807883a 	mov	r3,r5
    5904:	1009883a 	mov	r4,r2
    5908:	180b883a 	mov	r5,r3
    590c:	00071f00 	call	71f0 <__truncdfsf2>
    5910:	1007883a 	mov	r3,r2
    5914:	00820234 	movhi	r2,2056
    5918:	10bf7f04 	addi	r2,r2,-516
    591c:	10c00015 	stw	r3,0(r2)
			//printf("%f hz\n", 16000.0/(double)Freq_Val);
			//printf("Count number %d\n", Freq_Val);
			float change_freq = Prev_Five_Freq[0] - Prev_Five_Freq[1];
    5920:	00820234 	movhi	r2,2056
    5924:	10bf7f04 	addi	r2,r2,-516
    5928:	10c00017 	ldw	r3,0(r2)
    592c:	00820234 	movhi	r2,2056
    5930:	10bf7f04 	addi	r2,r2,-516
    5934:	11000117 	ldw	r4,4(r2)
    5938:	200b883a 	mov	r5,r4
    593c:	1809883a 	mov	r4,r3
    5940:	00060a40 	call	60a4 <__subsf3>
    5944:	1007883a 	mov	r3,r2
    5948:	e0fff615 	stw	r3,-40(fp)
			//printf("change freq %f\n", change_freq);
			Current_ROC_Freq = (double)(change_freq * 16000)/ (double)Freq_Val;
    594c:	01519eb4 	movhi	r5,18042
    5950:	e13ff617 	ldw	r4,-40(fp)
    5954:	0005ca80 	call	5ca8 <__mulsf3>
    5958:	1007883a 	mov	r3,r2
    595c:	1805883a 	mov	r2,r3
    5960:	1009883a 	mov	r4,r2
    5964:	00070e00 	call	70e0 <__extendsfdf2>
    5968:	1021883a 	mov	r16,r2
    596c:	1823883a 	mov	r17,r3
    5970:	d0a04397 	ldw	r2,-32498(gp)
    5974:	1009883a 	mov	r4,r2
    5978:	00070040 	call	7004 <__floatsidf>
    597c:	1009883a 	mov	r4,r2
    5980:	180b883a 	mov	r5,r3
    5984:	200d883a 	mov	r6,r4
    5988:	280f883a 	mov	r7,r5
    598c:	8009883a 	mov	r4,r16
    5990:	880b883a 	mov	r5,r17
    5994:	000671c0 	call	671c <__divdf3>
    5998:	1009883a 	mov	r4,r2
    599c:	180b883a 	mov	r5,r3
    59a0:	2005883a 	mov	r2,r4
    59a4:	2807883a 	mov	r3,r5
    59a8:	1009883a 	mov	r4,r2
    59ac:	180b883a 	mov	r5,r3
    59b0:	00071f00 	call	71f0 <__truncdfsf2>
    59b4:	1007883a 	mov	r3,r2
    59b8:	d0e03695 	stw	r3,-32550(gp)
			//printf("Rate of change is %f hz/s \n", Current_ROC_Freq);

			if ((Prev_Five_Freq[0] < Thresh_Val) || (abs(Current_ROC_Freq)>Thresh_ROC)) {
    59bc:	00820234 	movhi	r2,2056
    59c0:	10bf7f04 	addi	r2,r2,-516
    59c4:	14000017 	ldw	r16,0(r2)
    59c8:	d0a03b97 	ldw	r2,-32530(gp)
    59cc:	1009883a 	mov	r4,r2
    59d0:	00065f80 	call	65f8 <__floatsisf>
    59d4:	1007883a 	mov	r3,r2
    59d8:	180b883a 	mov	r5,r3
    59dc:	8009883a 	mov	r4,r16
    59e0:	0005be00 	call	5be0 <__lesf2>
    59e4:	10000816 	blt	r2,zero,5a08 <Stability_Monitor_Task+0x208>
    59e8:	d0a03697 	ldw	r2,-32550(gp)
    59ec:	1009883a 	mov	r4,r2
    59f0:	00065880 	call	6588 <__fixsfsi>
    59f4:	1000010e 	bge	r2,zero,59fc <Stability_Monitor_Task+0x1fc>
    59f8:	0085c83a 	sub	r2,zero,r2
    59fc:	1007883a 	mov	r3,r2
    5a00:	d0a04697 	ldw	r2,-32486(gp)
    5a04:	10c00b0e 	bge	r2,r3,5a34 <Stability_Monitor_Task+0x234>
				//printf("-----UNSTABLE----- \n");
				//printf("Current Freq:%f, Thresh: %d, Current ROC: %f, Thresh: %d \n",Prev_Five_Freq[0],Thresh_Val,Current_ROC_Freq,Thresh_ROC);
				Current_Stable = 0;
    5a08:	d0204195 	stw	zero,-32506(gp)
				stableQ = Current_Stable;
    5a0c:	d0a04197 	ldw	r2,-32506(gp)
    5a10:	e0bff715 	stw	r2,-36(fp)
				xQueueSend(StabilityQ, (void *)&stableQ,0);
    5a14:	d0a04097 	ldw	r2,-32510(gp)
    5a18:	e0fff704 	addi	r3,fp,-36
    5a1c:	000f883a 	mov	r7,zero
    5a20:	000d883a 	mov	r6,zero
    5a24:	180b883a 	mov	r5,r3
    5a28:	1009883a 	mov	r4,r2
    5a2c:	0001edc0 	call	1edc <xQueueGenericSend>
    5a30:	00000b06 	br	5a60 <Stability_Monitor_Task+0x260>
			} else {
				Current_Stable = 1;
    5a34:	00800044 	movi	r2,1
    5a38:	d0a04195 	stw	r2,-32506(gp)
				stableQ = Current_Stable;
    5a3c:	d0a04197 	ldw	r2,-32506(gp)
    5a40:	e0bff715 	stw	r2,-36(fp)
				xQueueSend(StabilityQ, (void *)&stableQ,0);
    5a44:	d0a04097 	ldw	r2,-32510(gp)
    5a48:	e0fff704 	addi	r3,fp,-36
    5a4c:	000f883a 	mov	r7,zero
    5a50:	000d883a 	mov	r6,zero
    5a54:	180b883a 	mov	r5,r3
    5a58:	1009883a 	mov	r4,r2
    5a5c:	0001edc0 	call	1edc <xQueueGenericSend>
			}
			//printf("Stable: %d \n",stableQ);
			vTaskDelay(100);
    5a60:	01001904 	movi	r4,100
    5a64:	0002e0c0 	call	2e0c <vTaskDelay>
    5a68:	003f6c06 	br	581c <__alt_data_end+0xf000581c>
		} else {
			printf("no freq_semaphore was taken");
    5a6c:	01020034 	movhi	r4,2048
    5a70:	21003904 	addi	r4,r4,228
    5a74:	00078cc0 	call	78cc <printf>
		}
	}
    5a78:	003f6806 	br	581c <__alt_data_end+0xf000581c>

00005a7c <Keyboard_Task>:
}
static void Keyboard_Task(void *pvParams) {
    5a7c:	defffd04 	addi	sp,sp,-12
    5a80:	dfc00215 	stw	ra,8(sp)
    5a84:	df000115 	stw	fp,4(sp)
    5a88:	df000104 	addi	fp,sp,4
    5a8c:	e13fff15 	stw	r4,-4(fp)
	// UP:   75
	//DOWN:  72
	//LEFT:  6B
	//RIGHT: 74
	while (1) {
		if (xSemaphoreTake(semaphore, portMAX_DELAY) == pdTRUE) {
    5a90:	d0a03897 	ldw	r2,-32542(gp)
    5a94:	000f883a 	mov	r7,zero
    5a98:	01bfffc4 	movi	r6,-1
    5a9c:	000b883a 	mov	r5,zero
    5aa0:	1009883a 	mov	r4,r2
    5aa4:	000222c0 	call	222c <xQueueGenericReceive>
    5aa8:	10800058 	cmpnei	r2,r2,1
    5aac:	1000481e 	bne	r2,zero,5bd0 <Keyboard_Task+0x154>
			if (byte == 0x75) {
    5ab0:	d0a04283 	ldbu	r2,-32502(gp)
    5ab4:	10803fcc 	andi	r2,r2,255
    5ab8:	10801d58 	cmpnei	r2,r2,117
    5abc:	1000151e 	bne	r2,zero,5b14 <Keyboard_Task+0x98>
				// Up case
				if (use_ROC_Thresh == 0) {
    5ac0:	d0a03383 	ldbu	r2,-32562(gp)
    5ac4:	10803fcc 	andi	r2,r2,255
    5ac8:	1000091e 	bne	r2,zero,5af0 <Keyboard_Task+0x74>
					Thresh_Val +=1;
    5acc:	d0a03b97 	ldw	r2,-32530(gp)
    5ad0:	10800044 	addi	r2,r2,1
    5ad4:	d0a03b95 	stw	r2,-32530(gp)
					printf("%d\n",Thresh_Val);
    5ad8:	d0a03b97 	ldw	r2,-32530(gp)
    5adc:	100b883a 	mov	r5,r2
    5ae0:	01020034 	movhi	r4,2048
    5ae4:	21004004 	addi	r4,r4,256
    5ae8:	00078cc0 	call	78cc <printf>
    5aec:	003fe806 	br	5a90 <__alt_data_end+0xf0005a90>
				} else {
					Thresh_ROC += 1;
    5af0:	d0a04697 	ldw	r2,-32486(gp)
    5af4:	10800044 	addi	r2,r2,1
    5af8:	d0a04695 	stw	r2,-32486(gp)
					printf("%d\n",Thresh_ROC);
    5afc:	d0a04697 	ldw	r2,-32486(gp)
    5b00:	100b883a 	mov	r5,r2
    5b04:	01020034 	movhi	r4,2048
    5b08:	21004004 	addi	r4,r4,256
    5b0c:	00078cc0 	call	78cc <printf>
    5b10:	003fdf06 	br	5a90 <__alt_data_end+0xf0005a90>
				}

			} else if (byte == 0x72) {
    5b14:	d0a04283 	ldbu	r2,-32502(gp)
    5b18:	10803fcc 	andi	r2,r2,255
    5b1c:	10801c98 	cmpnei	r2,r2,114
    5b20:	10001b1e 	bne	r2,zero,5b90 <Keyboard_Task+0x114>
				// DOWN case
				if (use_ROC_Thresh ==0) {
    5b24:	d0a03383 	ldbu	r2,-32562(gp)
    5b28:	10803fcc 	andi	r2,r2,255
    5b2c:	10000c1e 	bne	r2,zero,5b60 <Keyboard_Task+0xe4>
					Thresh_Val += -1;
    5b30:	d0a03b97 	ldw	r2,-32530(gp)
    5b34:	10bfffc4 	addi	r2,r2,-1
    5b38:	d0a03b95 	stw	r2,-32530(gp)
					if (Thresh_Val <= 0) {
    5b3c:	d0a03b97 	ldw	r2,-32530(gp)
    5b40:	00800116 	blt	zero,r2,5b48 <Keyboard_Task+0xcc>
						Thresh_Val = 0;
    5b44:	d0203b95 	stw	zero,-32530(gp)
					}
					printf("%d\n",Thresh_Val);
    5b48:	d0a03b97 	ldw	r2,-32530(gp)
    5b4c:	100b883a 	mov	r5,r2
    5b50:	01020034 	movhi	r4,2048
    5b54:	21004004 	addi	r4,r4,256
    5b58:	00078cc0 	call	78cc <printf>
    5b5c:	003fcc06 	br	5a90 <__alt_data_end+0xf0005a90>
				} else {
					Thresh_ROC += -1;
    5b60:	d0a04697 	ldw	r2,-32486(gp)
    5b64:	10bfffc4 	addi	r2,r2,-1
    5b68:	d0a04695 	stw	r2,-32486(gp)
					if (Thresh_ROC <= 0) {
    5b6c:	d0a04697 	ldw	r2,-32486(gp)
    5b70:	00800116 	blt	zero,r2,5b78 <Keyboard_Task+0xfc>
						Thresh_ROC = 0;
    5b74:	d0204695 	stw	zero,-32486(gp)
					}
					printf("%d\n",Thresh_ROC);
    5b78:	d0a04697 	ldw	r2,-32486(gp)
    5b7c:	100b883a 	mov	r5,r2
    5b80:	01020034 	movhi	r4,2048
    5b84:	21004004 	addi	r4,r4,256
    5b88:	00078cc0 	call	78cc <printf>
    5b8c:	003fc006 	br	5a90 <__alt_data_end+0xf0005a90>
				}
			} else if (byte == 0x6B || byte== 0x74) {
    5b90:	d0a04283 	ldbu	r2,-32502(gp)
    5b94:	10803fcc 	andi	r2,r2,255
    5b98:	10801ae0 	cmpeqi	r2,r2,107
    5b9c:	1000041e 	bne	r2,zero,5bb0 <Keyboard_Task+0x134>
    5ba0:	d0a04283 	ldbu	r2,-32502(gp)
    5ba4:	10803fcc 	andi	r2,r2,255
    5ba8:	10801d18 	cmpnei	r2,r2,116
    5bac:	1000041e 	bne	r2,zero,5bc0 <Keyboard_Task+0x144>
				use_ROC_Thresh = use_ROC_Thresh ^ 0b1;
    5bb0:	d0a03383 	ldbu	r2,-32562(gp)
    5bb4:	1080005c 	xori	r2,r2,1
    5bb8:	d0a03385 	stb	r2,-32562(gp)
    5bbc:	00000706 	br	5bdc <Keyboard_Task+0x160>
			} else {
				printf("not valid key press \n");
    5bc0:	01020034 	movhi	r4,2048
    5bc4:	21004104 	addi	r4,r4,260
    5bc8:	00079c80 	call	79c8 <puts>
    5bcc:	003fb006 	br	5a90 <__alt_data_end+0xf0005a90>
			}
		} else {
			printf("no semaphore was taken");
    5bd0:	01020034 	movhi	r4,2048
    5bd4:	21004704 	addi	r4,r4,284
    5bd8:	00078cc0 	call	78cc <printf>
		}
	}
    5bdc:	003fac06 	br	5a90 <__alt_data_end+0xf0005a90>

00005be0 <__lesf2>:
    5be0:	2004d5fa 	srli	r2,r4,23
    5be4:	280cd5fa 	srli	r6,r5,23
    5be8:	00c02034 	movhi	r3,128
    5bec:	18ffffc4 	addi	r3,r3,-1
    5bf0:	10803fcc 	andi	r2,r2,255
    5bf4:	01c03fc4 	movi	r7,255
    5bf8:	1910703a 	and	r8,r3,r4
    5bfc:	31803fcc 	andi	r6,r6,255
    5c00:	1946703a 	and	r3,r3,r5
    5c04:	2008d7fa 	srli	r4,r4,31
    5c08:	280ad7fa 	srli	r5,r5,31
    5c0c:	11c01b26 	beq	r2,r7,5c7c <__lesf2+0x9c>
    5c10:	01c03fc4 	movi	r7,255
    5c14:	31c01126 	beq	r6,r7,5c5c <__lesf2+0x7c>
    5c18:	1000071e 	bne	r2,zero,5c38 <__lesf2+0x58>
    5c1c:	400f003a 	cmpeq	r7,r8,zero
    5c20:	21003fcc 	andi	r4,r4,255
    5c24:	3000081e 	bne	r6,zero,5c48 <__lesf2+0x68>
    5c28:	1800071e 	bne	r3,zero,5c48 <__lesf2+0x68>
    5c2c:	0005883a 	mov	r2,zero
    5c30:	40000f1e 	bne	r8,zero,5c70 <__lesf2+0x90>
    5c34:	f800283a 	ret
    5c38:	21003fcc 	andi	r4,r4,255
    5c3c:	30000a1e 	bne	r6,zero,5c68 <__lesf2+0x88>
    5c40:	18000b26 	beq	r3,zero,5c70 <__lesf2+0x90>
    5c44:	000f883a 	mov	r7,zero
    5c48:	29403fcc 	andi	r5,r5,255
    5c4c:	38000726 	beq	r7,zero,5c6c <__lesf2+0x8c>
    5c50:	28000826 	beq	r5,zero,5c74 <__lesf2+0x94>
    5c54:	00800044 	movi	r2,1
    5c58:	f800283a 	ret
    5c5c:	183fee26 	beq	r3,zero,5c18 <__alt_data_end+0xf0005c18>
    5c60:	00800084 	movi	r2,2
    5c64:	f800283a 	ret
    5c68:	29403fcc 	andi	r5,r5,255
    5c6c:	21400626 	beq	r4,r5,5c88 <__lesf2+0xa8>
    5c70:	203ff826 	beq	r4,zero,5c54 <__alt_data_end+0xf0005c54>
    5c74:	00bfffc4 	movi	r2,-1
    5c78:	f800283a 	ret
    5c7c:	403fe426 	beq	r8,zero,5c10 <__alt_data_end+0xf0005c10>
    5c80:	00800084 	movi	r2,2
    5c84:	f800283a 	ret
    5c88:	30bff916 	blt	r6,r2,5c70 <__alt_data_end+0xf0005c70>
    5c8c:	11800216 	blt	r2,r6,5c98 <__lesf2+0xb8>
    5c90:	1a3ff736 	bltu	r3,r8,5c70 <__alt_data_end+0xf0005c70>
    5c94:	40c0022e 	bgeu	r8,r3,5ca0 <__lesf2+0xc0>
    5c98:	203fee1e 	bne	r4,zero,5c54 <__alt_data_end+0xf0005c54>
    5c9c:	003ff506 	br	5c74 <__alt_data_end+0xf0005c74>
    5ca0:	0005883a 	mov	r2,zero
    5ca4:	f800283a 	ret

00005ca8 <__mulsf3>:
    5ca8:	defff504 	addi	sp,sp,-44
    5cac:	dc000115 	stw	r16,4(sp)
    5cb0:	2020d5fa 	srli	r16,r4,23
    5cb4:	dd400615 	stw	r21,24(sp)
    5cb8:	202ad7fa 	srli	r21,r4,31
    5cbc:	dc800315 	stw	r18,12(sp)
    5cc0:	04802034 	movhi	r18,128
    5cc4:	df000915 	stw	fp,36(sp)
    5cc8:	dd000515 	stw	r20,20(sp)
    5ccc:	94bfffc4 	addi	r18,r18,-1
    5cd0:	dfc00a15 	stw	ra,40(sp)
    5cd4:	ddc00815 	stw	r23,32(sp)
    5cd8:	dd800715 	stw	r22,28(sp)
    5cdc:	dcc00415 	stw	r19,16(sp)
    5ce0:	dc400215 	stw	r17,8(sp)
    5ce4:	84003fcc 	andi	r16,r16,255
    5ce8:	9124703a 	and	r18,r18,r4
    5cec:	a829883a 	mov	r20,r21
    5cf0:	af003fcc 	andi	fp,r21,255
    5cf4:	80005426 	beq	r16,zero,5e48 <__mulsf3+0x1a0>
    5cf8:	00803fc4 	movi	r2,255
    5cfc:	80802f26 	beq	r16,r2,5dbc <__mulsf3+0x114>
    5d00:	91002034 	orhi	r4,r18,128
    5d04:	202490fa 	slli	r18,r4,3
    5d08:	843fe044 	addi	r16,r16,-127
    5d0c:	0023883a 	mov	r17,zero
    5d10:	002f883a 	mov	r23,zero
    5d14:	2804d5fa 	srli	r2,r5,23
    5d18:	282cd7fa 	srli	r22,r5,31
    5d1c:	01002034 	movhi	r4,128
    5d20:	213fffc4 	addi	r4,r4,-1
    5d24:	10803fcc 	andi	r2,r2,255
    5d28:	2166703a 	and	r19,r4,r5
    5d2c:	b1803fcc 	andi	r6,r22,255
    5d30:	10004c26 	beq	r2,zero,5e64 <__mulsf3+0x1bc>
    5d34:	00c03fc4 	movi	r3,255
    5d38:	10c04726 	beq	r2,r3,5e58 <__mulsf3+0x1b0>
    5d3c:	99002034 	orhi	r4,r19,128
    5d40:	202690fa 	slli	r19,r4,3
    5d44:	10bfe044 	addi	r2,r2,-127
    5d48:	0007883a 	mov	r3,zero
    5d4c:	80a1883a 	add	r16,r16,r2
    5d50:	010003c4 	movi	r4,15
    5d54:	1c44b03a 	or	r2,r3,r17
    5d58:	b56af03a 	xor	r21,r22,r21
    5d5c:	81c00044 	addi	r7,r16,1
    5d60:	20806b36 	bltu	r4,r2,5f10 <__mulsf3+0x268>
    5d64:	100490ba 	slli	r2,r2,2
    5d68:	01000034 	movhi	r4,0
    5d6c:	21175f04 	addi	r4,r4,23932
    5d70:	1105883a 	add	r2,r2,r4
    5d74:	10800017 	ldw	r2,0(r2)
    5d78:	1000683a 	jmp	r2
    5d7c:	00005f10 	cmplti	zero,zero,380
    5d80:	00005dd0 	cmplti	zero,zero,375
    5d84:	00005dd0 	cmplti	zero,zero,375
    5d88:	00005dcc 	andi	zero,zero,375
    5d8c:	00005ef4 	movhi	zero,379
    5d90:	00005ef4 	movhi	zero,379
    5d94:	00005ee0 	cmpeqi	zero,zero,379
    5d98:	00005dcc 	andi	zero,zero,375
    5d9c:	00005ef4 	movhi	zero,379
    5da0:	00005ee0 	cmpeqi	zero,zero,379
    5da4:	00005ef4 	movhi	zero,379
    5da8:	00005dcc 	andi	zero,zero,375
    5dac:	00005f00 	call	5f0 <prvCheckDelayedList+0x78>
    5db0:	00005f00 	call	5f0 <prvCheckDelayedList+0x78>
    5db4:	00005f00 	call	5f0 <prvCheckDelayedList+0x78>
    5db8:	00005fdc 	xori	zero,zero,383
    5dbc:	90003b1e 	bne	r18,zero,5eac <__mulsf3+0x204>
    5dc0:	04400204 	movi	r17,8
    5dc4:	05c00084 	movi	r23,2
    5dc8:	003fd206 	br	5d14 <__alt_data_end+0xf0005d14>
    5dcc:	302b883a 	mov	r21,r6
    5dd0:	00800084 	movi	r2,2
    5dd4:	18802626 	beq	r3,r2,5e70 <__mulsf3+0x1c8>
    5dd8:	008000c4 	movi	r2,3
    5ddc:	1880ab26 	beq	r3,r2,608c <__mulsf3+0x3e4>
    5de0:	00800044 	movi	r2,1
    5de4:	1880a21e 	bne	r3,r2,6070 <__mulsf3+0x3c8>
    5de8:	a829883a 	mov	r20,r21
    5dec:	0007883a 	mov	r3,zero
    5df0:	0009883a 	mov	r4,zero
    5df4:	18803fcc 	andi	r2,r3,255
    5df8:	100695fa 	slli	r3,r2,23
    5dfc:	a0803fcc 	andi	r2,r20,255
    5e00:	100a97fa 	slli	r5,r2,31
    5e04:	00802034 	movhi	r2,128
    5e08:	10bfffc4 	addi	r2,r2,-1
    5e0c:	2084703a 	and	r2,r4,r2
    5e10:	10c4b03a 	or	r2,r2,r3
    5e14:	1144b03a 	or	r2,r2,r5
    5e18:	dfc00a17 	ldw	ra,40(sp)
    5e1c:	df000917 	ldw	fp,36(sp)
    5e20:	ddc00817 	ldw	r23,32(sp)
    5e24:	dd800717 	ldw	r22,28(sp)
    5e28:	dd400617 	ldw	r21,24(sp)
    5e2c:	dd000517 	ldw	r20,20(sp)
    5e30:	dcc00417 	ldw	r19,16(sp)
    5e34:	dc800317 	ldw	r18,12(sp)
    5e38:	dc400217 	ldw	r17,8(sp)
    5e3c:	dc000117 	ldw	r16,4(sp)
    5e40:	dec00b04 	addi	sp,sp,44
    5e44:	f800283a 	ret
    5e48:	90000d1e 	bne	r18,zero,5e80 <__mulsf3+0x1d8>
    5e4c:	04400104 	movi	r17,4
    5e50:	05c00044 	movi	r23,1
    5e54:	003faf06 	br	5d14 <__alt_data_end+0xf0005d14>
    5e58:	9806c03a 	cmpne	r3,r19,zero
    5e5c:	18c00084 	addi	r3,r3,2
    5e60:	003fba06 	br	5d4c <__alt_data_end+0xf0005d4c>
    5e64:	9800141e 	bne	r19,zero,5eb8 <__mulsf3+0x210>
    5e68:	00c00044 	movi	r3,1
    5e6c:	003fb706 	br	5d4c <__alt_data_end+0xf0005d4c>
    5e70:	a829883a 	mov	r20,r21
    5e74:	00ffffc4 	movi	r3,-1
    5e78:	0009883a 	mov	r4,zero
    5e7c:	003fdd06 	br	5df4 <__alt_data_end+0xf0005df4>
    5e80:	9009883a 	mov	r4,r18
    5e84:	d9400015 	stw	r5,0(sp)
    5e88:	00073980 	call	7398 <__clzsi2>
    5e8c:	10fffec4 	addi	r3,r2,-5
    5e90:	10801d84 	addi	r2,r2,118
    5e94:	90e4983a 	sll	r18,r18,r3
    5e98:	00a1c83a 	sub	r16,zero,r2
    5e9c:	0023883a 	mov	r17,zero
    5ea0:	002f883a 	mov	r23,zero
    5ea4:	d9400017 	ldw	r5,0(sp)
    5ea8:	003f9a06 	br	5d14 <__alt_data_end+0xf0005d14>
    5eac:	04400304 	movi	r17,12
    5eb0:	05c000c4 	movi	r23,3
    5eb4:	003f9706 	br	5d14 <__alt_data_end+0xf0005d14>
    5eb8:	9809883a 	mov	r4,r19
    5ebc:	d9800015 	stw	r6,0(sp)
    5ec0:	00073980 	call	7398 <__clzsi2>
    5ec4:	10fffec4 	addi	r3,r2,-5
    5ec8:	10801d84 	addi	r2,r2,118
    5ecc:	98e6983a 	sll	r19,r19,r3
    5ed0:	0085c83a 	sub	r2,zero,r2
    5ed4:	0007883a 	mov	r3,zero
    5ed8:	d9800017 	ldw	r6,0(sp)
    5edc:	003f9b06 	br	5d4c <__alt_data_end+0xf0005d4c>
    5ee0:	01002034 	movhi	r4,128
    5ee4:	0029883a 	mov	r20,zero
    5ee8:	213fffc4 	addi	r4,r4,-1
    5eec:	00ffffc4 	movi	r3,-1
    5ef0:	003fc006 	br	5df4 <__alt_data_end+0xf0005df4>
    5ef4:	9027883a 	mov	r19,r18
    5ef8:	b807883a 	mov	r3,r23
    5efc:	003fb406 	br	5dd0 <__alt_data_end+0xf0005dd0>
    5f00:	9027883a 	mov	r19,r18
    5f04:	e02b883a 	mov	r21,fp
    5f08:	b807883a 	mov	r3,r23
    5f0c:	003fb006 	br	5dd0 <__alt_data_end+0xf0005dd0>
    5f10:	9004d43a 	srli	r2,r18,16
    5f14:	9810d43a 	srli	r8,r19,16
    5f18:	94bfffcc 	andi	r18,r18,65535
    5f1c:	993fffcc 	andi	r4,r19,65535
    5f20:	910d383a 	mul	r6,r18,r4
    5f24:	20a7383a 	mul	r19,r4,r2
    5f28:	9225383a 	mul	r18,r18,r8
    5f2c:	3006d43a 	srli	r3,r6,16
    5f30:	1211383a 	mul	r8,r2,r8
    5f34:	94e5883a 	add	r18,r18,r19
    5f38:	1c87883a 	add	r3,r3,r18
    5f3c:	1cc0022e 	bgeu	r3,r19,5f48 <__mulsf3+0x2a0>
    5f40:	00800074 	movhi	r2,1
    5f44:	4091883a 	add	r8,r8,r2
    5f48:	1804943a 	slli	r2,r3,16
    5f4c:	31bfffcc 	andi	r6,r6,65535
    5f50:	1806d43a 	srli	r3,r3,16
    5f54:	1185883a 	add	r2,r2,r6
    5f58:	102691ba 	slli	r19,r2,6
    5f5c:	1a07883a 	add	r3,r3,r8
    5f60:	1004d6ba 	srli	r2,r2,26
    5f64:	180891ba 	slli	r4,r3,6
    5f68:	9826c03a 	cmpne	r19,r19,zero
    5f6c:	9884b03a 	or	r2,r19,r2
    5f70:	1126b03a 	or	r19,r2,r4
    5f74:	9882002c 	andhi	r2,r19,2048
    5f78:	10000426 	beq	r2,zero,5f8c <__mulsf3+0x2e4>
    5f7c:	9804d07a 	srli	r2,r19,1
    5f80:	9900004c 	andi	r4,r19,1
    5f84:	3821883a 	mov	r16,r7
    5f88:	1126b03a 	or	r19,r2,r4
    5f8c:	80c01fc4 	addi	r3,r16,127
    5f90:	00c0210e 	bge	zero,r3,6018 <__mulsf3+0x370>
    5f94:	988001cc 	andi	r2,r19,7
    5f98:	10000426 	beq	r2,zero,5fac <__mulsf3+0x304>
    5f9c:	988003cc 	andi	r2,r19,15
    5fa0:	01000104 	movi	r4,4
    5fa4:	11000126 	beq	r2,r4,5fac <__mulsf3+0x304>
    5fa8:	9927883a 	add	r19,r19,r4
    5fac:	9882002c 	andhi	r2,r19,2048
    5fb0:	10000426 	beq	r2,zero,5fc4 <__mulsf3+0x31c>
    5fb4:	00be0034 	movhi	r2,63488
    5fb8:	10bfffc4 	addi	r2,r2,-1
    5fbc:	80c02004 	addi	r3,r16,128
    5fc0:	98a6703a 	and	r19,r19,r2
    5fc4:	00803f84 	movi	r2,254
    5fc8:	10ffa916 	blt	r2,r3,5e70 <__alt_data_end+0xf0005e70>
    5fcc:	980891ba 	slli	r4,r19,6
    5fd0:	a829883a 	mov	r20,r21
    5fd4:	2008d27a 	srli	r4,r4,9
    5fd8:	003f8606 	br	5df4 <__alt_data_end+0xf0005df4>
    5fdc:	9080102c 	andhi	r2,r18,64
    5fe0:	10000826 	beq	r2,zero,6004 <__mulsf3+0x35c>
    5fe4:	9880102c 	andhi	r2,r19,64
    5fe8:	1000061e 	bne	r2,zero,6004 <__mulsf3+0x35c>
    5fec:	00802034 	movhi	r2,128
    5ff0:	99001034 	orhi	r4,r19,64
    5ff4:	10bfffc4 	addi	r2,r2,-1
    5ff8:	b029883a 	mov	r20,r22
    5ffc:	2088703a 	and	r4,r4,r2
    6000:	003fba06 	br	5eec <__alt_data_end+0xf0005eec>
    6004:	00802034 	movhi	r2,128
    6008:	91001034 	orhi	r4,r18,64
    600c:	10bfffc4 	addi	r2,r2,-1
    6010:	2088703a 	and	r4,r4,r2
    6014:	003fb506 	br	5eec <__alt_data_end+0xf0005eec>
    6018:	00800044 	movi	r2,1
    601c:	10c7c83a 	sub	r3,r2,r3
    6020:	008006c4 	movi	r2,27
    6024:	10ff7016 	blt	r2,r3,5de8 <__alt_data_end+0xf0005de8>
    6028:	00800804 	movi	r2,32
    602c:	10c5c83a 	sub	r2,r2,r3
    6030:	9884983a 	sll	r2,r19,r2
    6034:	98c6d83a 	srl	r3,r19,r3
    6038:	1004c03a 	cmpne	r2,r2,zero
    603c:	1884b03a 	or	r2,r3,r2
    6040:	10c001cc 	andi	r3,r2,7
    6044:	18000426 	beq	r3,zero,6058 <__mulsf3+0x3b0>
    6048:	10c003cc 	andi	r3,r2,15
    604c:	01000104 	movi	r4,4
    6050:	19000126 	beq	r3,r4,6058 <__mulsf3+0x3b0>
    6054:	1105883a 	add	r2,r2,r4
    6058:	10c1002c 	andhi	r3,r2,1024
    605c:	18000626 	beq	r3,zero,6078 <__mulsf3+0x3d0>
    6060:	a829883a 	mov	r20,r21
    6064:	00c00044 	movi	r3,1
    6068:	0009883a 	mov	r4,zero
    606c:	003f6106 	br	5df4 <__alt_data_end+0xf0005df4>
    6070:	3821883a 	mov	r16,r7
    6074:	003fc506 	br	5f8c <__alt_data_end+0xf0005f8c>
    6078:	100491ba 	slli	r2,r2,6
    607c:	a829883a 	mov	r20,r21
    6080:	0007883a 	mov	r3,zero
    6084:	1008d27a 	srli	r4,r2,9
    6088:	003f5a06 	br	5df4 <__alt_data_end+0xf0005df4>
    608c:	00802034 	movhi	r2,128
    6090:	99001034 	orhi	r4,r19,64
    6094:	10bfffc4 	addi	r2,r2,-1
    6098:	a829883a 	mov	r20,r21
    609c:	2088703a 	and	r4,r4,r2
    60a0:	003f9206 	br	5eec <__alt_data_end+0xf0005eec>

000060a4 <__subsf3>:
    60a4:	defffc04 	addi	sp,sp,-16
    60a8:	280cd5fa 	srli	r6,r5,23
    60ac:	dc000015 	stw	r16,0(sp)
    60b0:	01c02034 	movhi	r7,128
    60b4:	2020d5fa 	srli	r16,r4,23
    60b8:	39ffffc4 	addi	r7,r7,-1
    60bc:	3906703a 	and	r3,r7,r4
    60c0:	dc400115 	stw	r17,4(sp)
    60c4:	394e703a 	and	r7,r7,r5
    60c8:	2022d7fa 	srli	r17,r4,31
    60cc:	dfc00315 	stw	ra,12(sp)
    60d0:	dc800215 	stw	r18,8(sp)
    60d4:	31803fcc 	andi	r6,r6,255
    60d8:	01003fc4 	movi	r4,255
    60dc:	84003fcc 	andi	r16,r16,255
    60e0:	180690fa 	slli	r3,r3,3
    60e4:	2804d7fa 	srli	r2,r5,31
    60e8:	380e90fa 	slli	r7,r7,3
    60ec:	31006d26 	beq	r6,r4,62a4 <__subsf3+0x200>
    60f0:	1080005c 	xori	r2,r2,1
    60f4:	8189c83a 	sub	r4,r16,r6
    60f8:	14404f26 	beq	r2,r17,6238 <__subsf3+0x194>
    60fc:	0100770e 	bge	zero,r4,62dc <__subsf3+0x238>
    6100:	30001e1e 	bne	r6,zero,617c <__subsf3+0xd8>
    6104:	38006a1e 	bne	r7,zero,62b0 <__subsf3+0x20c>
    6108:	188001cc 	andi	r2,r3,7
    610c:	10000426 	beq	r2,zero,6120 <__subsf3+0x7c>
    6110:	188003cc 	andi	r2,r3,15
    6114:	01000104 	movi	r4,4
    6118:	11000126 	beq	r2,r4,6120 <__subsf3+0x7c>
    611c:	1907883a 	add	r3,r3,r4
    6120:	1881002c 	andhi	r2,r3,1024
    6124:	10003926 	beq	r2,zero,620c <__subsf3+0x168>
    6128:	84000044 	addi	r16,r16,1
    612c:	00803fc4 	movi	r2,255
    6130:	80807526 	beq	r16,r2,6308 <__subsf3+0x264>
    6134:	180691ba 	slli	r3,r3,6
    6138:	8880004c 	andi	r2,r17,1
    613c:	180ad27a 	srli	r5,r3,9
    6140:	84003fcc 	andi	r16,r16,255
    6144:	800695fa 	slli	r3,r16,23
    6148:	10803fcc 	andi	r2,r2,255
    614c:	01002034 	movhi	r4,128
    6150:	213fffc4 	addi	r4,r4,-1
    6154:	100497fa 	slli	r2,r2,31
    6158:	2920703a 	and	r16,r5,r4
    615c:	80e0b03a 	or	r16,r16,r3
    6160:	8084b03a 	or	r2,r16,r2
    6164:	dfc00317 	ldw	ra,12(sp)
    6168:	dc800217 	ldw	r18,8(sp)
    616c:	dc400117 	ldw	r17,4(sp)
    6170:	dc000017 	ldw	r16,0(sp)
    6174:	dec00404 	addi	sp,sp,16
    6178:	f800283a 	ret
    617c:	00803fc4 	movi	r2,255
    6180:	80bfe126 	beq	r16,r2,6108 <__alt_data_end+0xf0006108>
    6184:	39c10034 	orhi	r7,r7,1024
    6188:	008006c4 	movi	r2,27
    618c:	11007416 	blt	r2,r4,6360 <__subsf3+0x2bc>
    6190:	00800804 	movi	r2,32
    6194:	1105c83a 	sub	r2,r2,r4
    6198:	3884983a 	sll	r2,r7,r2
    619c:	390ed83a 	srl	r7,r7,r4
    61a0:	1008c03a 	cmpne	r4,r2,zero
    61a4:	390eb03a 	or	r7,r7,r4
    61a8:	19c7c83a 	sub	r3,r3,r7
    61ac:	1881002c 	andhi	r2,r3,1024
    61b0:	10001426 	beq	r2,zero,6204 <__subsf3+0x160>
    61b4:	04810034 	movhi	r18,1024
    61b8:	94bfffc4 	addi	r18,r18,-1
    61bc:	1ca4703a 	and	r18,r3,r18
    61c0:	9009883a 	mov	r4,r18
    61c4:	00073980 	call	7398 <__clzsi2>
    61c8:	10bffec4 	addi	r2,r2,-5
    61cc:	90a4983a 	sll	r18,r18,r2
    61d0:	14005116 	blt	r2,r16,6318 <__subsf3+0x274>
    61d4:	1405c83a 	sub	r2,r2,r16
    61d8:	10c00044 	addi	r3,r2,1
    61dc:	00800804 	movi	r2,32
    61e0:	10c5c83a 	sub	r2,r2,r3
    61e4:	9084983a 	sll	r2,r18,r2
    61e8:	90e4d83a 	srl	r18,r18,r3
    61ec:	0021883a 	mov	r16,zero
    61f0:	1006c03a 	cmpne	r3,r2,zero
    61f4:	90c6b03a 	or	r3,r18,r3
    61f8:	003fc306 	br	6108 <__alt_data_end+0xf0006108>
    61fc:	2000e026 	beq	r4,zero,6580 <__subsf3+0x4dc>
    6200:	2007883a 	mov	r3,r4
    6204:	188001cc 	andi	r2,r3,7
    6208:	103fc11e 	bne	r2,zero,6110 <__alt_data_end+0xf0006110>
    620c:	180ad0fa 	srli	r5,r3,3
    6210:	00c03fc4 	movi	r3,255
    6214:	8880004c 	andi	r2,r17,1
    6218:	80c0031e 	bne	r16,r3,6228 <__subsf3+0x184>
    621c:	28006d26 	beq	r5,zero,63d4 <__subsf3+0x330>
    6220:	29401034 	orhi	r5,r5,64
    6224:	043fffc4 	movi	r16,-1
    6228:	00c02034 	movhi	r3,128
    622c:	18ffffc4 	addi	r3,r3,-1
    6230:	28ca703a 	and	r5,r5,r3
    6234:	003fc206 	br	6140 <__alt_data_end+0xf0006140>
    6238:	01003c0e 	bge	zero,r4,632c <__subsf3+0x288>
    623c:	30002126 	beq	r6,zero,62c4 <__subsf3+0x220>
    6240:	01403fc4 	movi	r5,255
    6244:	817fb026 	beq	r16,r5,6108 <__alt_data_end+0xf0006108>
    6248:	39c10034 	orhi	r7,r7,1024
    624c:	014006c4 	movi	r5,27
    6250:	29007416 	blt	r5,r4,6424 <__subsf3+0x380>
    6254:	01400804 	movi	r5,32
    6258:	290bc83a 	sub	r5,r5,r4
    625c:	394a983a 	sll	r5,r7,r5
    6260:	390ed83a 	srl	r7,r7,r4
    6264:	2808c03a 	cmpne	r4,r5,zero
    6268:	390eb03a 	or	r7,r7,r4
    626c:	19c7883a 	add	r3,r3,r7
    6270:	1901002c 	andhi	r4,r3,1024
    6274:	20003826 	beq	r4,zero,6358 <__subsf3+0x2b4>
    6278:	84000044 	addi	r16,r16,1
    627c:	01003fc4 	movi	r4,255
    6280:	81005426 	beq	r16,r4,63d4 <__subsf3+0x330>
    6284:	1023883a 	mov	r17,r2
    6288:	00bf0034 	movhi	r2,64512
    628c:	10bfffc4 	addi	r2,r2,-1
    6290:	1900004c 	andi	r4,r3,1
    6294:	1886703a 	and	r3,r3,r2
    6298:	1806d07a 	srli	r3,r3,1
    629c:	1906b03a 	or	r3,r3,r4
    62a0:	003f9906 	br	6108 <__alt_data_end+0xf0006108>
    62a4:	383f9226 	beq	r7,zero,60f0 <__alt_data_end+0xf00060f0>
    62a8:	10803fcc 	andi	r2,r2,255
    62ac:	003f9106 	br	60f4 <__alt_data_end+0xf00060f4>
    62b0:	213fffc4 	addi	r4,r4,-1
    62b4:	203fbc26 	beq	r4,zero,61a8 <__alt_data_end+0xf00061a8>
    62b8:	00803fc4 	movi	r2,255
    62bc:	80bfb21e 	bne	r16,r2,6188 <__alt_data_end+0xf0006188>
    62c0:	003f9106 	br	6108 <__alt_data_end+0xf0006108>
    62c4:	383f9026 	beq	r7,zero,6108 <__alt_data_end+0xf0006108>
    62c8:	213fffc4 	addi	r4,r4,-1
    62cc:	203fe726 	beq	r4,zero,626c <__alt_data_end+0xf000626c>
    62d0:	01403fc4 	movi	r5,255
    62d4:	817fdd1e 	bne	r16,r5,624c <__alt_data_end+0xf000624c>
    62d8:	003f8b06 	br	6108 <__alt_data_end+0xf0006108>
    62dc:	2000221e 	bne	r4,zero,6368 <__subsf3+0x2c4>
    62e0:	81000044 	addi	r4,r16,1
    62e4:	21003fcc 	andi	r4,r4,255
    62e8:	01400044 	movi	r5,1
    62ec:	2900470e 	bge	r5,r4,640c <__subsf3+0x368>
    62f0:	19e5c83a 	sub	r18,r3,r7
    62f4:	9141002c 	andhi	r5,r18,1024
    62f8:	28002d26 	beq	r5,zero,63b0 <__subsf3+0x30c>
    62fc:	38e5c83a 	sub	r18,r7,r3
    6300:	1023883a 	mov	r17,r2
    6304:	003fae06 	br	61c0 <__alt_data_end+0xf00061c0>
    6308:	8880004c 	andi	r2,r17,1
    630c:	043fffc4 	movi	r16,-1
    6310:	000b883a 	mov	r5,zero
    6314:	003f8a06 	br	6140 <__alt_data_end+0xf0006140>
    6318:	00ff0034 	movhi	r3,64512
    631c:	18ffffc4 	addi	r3,r3,-1
    6320:	80a1c83a 	sub	r16,r16,r2
    6324:	90c6703a 	and	r3,r18,r3
    6328:	003f7706 	br	6108 <__alt_data_end+0xf0006108>
    632c:	2000431e 	bne	r4,zero,643c <__subsf3+0x398>
    6330:	81000044 	addi	r4,r16,1
    6334:	21803fcc 	andi	r6,r4,255
    6338:	01400044 	movi	r5,1
    633c:	2980280e 	bge	r5,r6,63e0 <__subsf3+0x33c>
    6340:	01403fc4 	movi	r5,255
    6344:	21402326 	beq	r4,r5,63d4 <__subsf3+0x330>
    6348:	19c7883a 	add	r3,r3,r7
    634c:	1806d07a 	srli	r3,r3,1
    6350:	2021883a 	mov	r16,r4
    6354:	003f6c06 	br	6108 <__alt_data_end+0xf0006108>
    6358:	1023883a 	mov	r17,r2
    635c:	003fa906 	br	6204 <__alt_data_end+0xf0006204>
    6360:	01c00044 	movi	r7,1
    6364:	003f9006 	br	61a8 <__alt_data_end+0xf00061a8>
    6368:	8000151e 	bne	r16,zero,63c0 <__subsf3+0x31c>
    636c:	18002f26 	beq	r3,zero,642c <__subsf3+0x388>
    6370:	0108303a 	nor	r4,zero,r4
    6374:	20000a26 	beq	r4,zero,63a0 <__subsf3+0x2fc>
    6378:	01403fc4 	movi	r5,255
    637c:	31402b26 	beq	r6,r5,642c <__subsf3+0x388>
    6380:	014006c4 	movi	r5,27
    6384:	29006e16 	blt	r5,r4,6540 <__subsf3+0x49c>
    6388:	01400804 	movi	r5,32
    638c:	290bc83a 	sub	r5,r5,r4
    6390:	194a983a 	sll	r5,r3,r5
    6394:	1908d83a 	srl	r4,r3,r4
    6398:	2806c03a 	cmpne	r3,r5,zero
    639c:	20c6b03a 	or	r3,r4,r3
    63a0:	38c7c83a 	sub	r3,r7,r3
    63a4:	3021883a 	mov	r16,r6
    63a8:	1023883a 	mov	r17,r2
    63ac:	003f7f06 	br	61ac <__alt_data_end+0xf00061ac>
    63b0:	903f831e 	bne	r18,zero,61c0 <__alt_data_end+0xf00061c0>
    63b4:	0005883a 	mov	r2,zero
    63b8:	0021883a 	mov	r16,zero
    63bc:	003f9a06 	br	6228 <__alt_data_end+0xf0006228>
    63c0:	01403fc4 	movi	r5,255
    63c4:	31401926 	beq	r6,r5,642c <__subsf3+0x388>
    63c8:	0109c83a 	sub	r4,zero,r4
    63cc:	18c10034 	orhi	r3,r3,1024
    63d0:	003feb06 	br	6380 <__alt_data_end+0xf0006380>
    63d4:	043fffc4 	movi	r16,-1
    63d8:	000b883a 	mov	r5,zero
    63dc:	003f5806 	br	6140 <__alt_data_end+0xf0006140>
    63e0:	8000481e 	bne	r16,zero,6504 <__subsf3+0x460>
    63e4:	18006226 	beq	r3,zero,6570 <__subsf3+0x4cc>
    63e8:	383f4726 	beq	r7,zero,6108 <__alt_data_end+0xf0006108>
    63ec:	19c7883a 	add	r3,r3,r7
    63f0:	1881002c 	andhi	r2,r3,1024
    63f4:	103f8326 	beq	r2,zero,6204 <__alt_data_end+0xf0006204>
    63f8:	00bf0034 	movhi	r2,64512
    63fc:	10bfffc4 	addi	r2,r2,-1
    6400:	2821883a 	mov	r16,r5
    6404:	1886703a 	and	r3,r3,r2
    6408:	003f3f06 	br	6108 <__alt_data_end+0xf0006108>
    640c:	80001c1e 	bne	r16,zero,6480 <__subsf3+0x3dc>
    6410:	1800261e 	bne	r3,zero,64ac <__subsf3+0x408>
    6414:	38004c26 	beq	r7,zero,6548 <__subsf3+0x4a4>
    6418:	3807883a 	mov	r3,r7
    641c:	1023883a 	mov	r17,r2
    6420:	003f3906 	br	6108 <__alt_data_end+0xf0006108>
    6424:	01c00044 	movi	r7,1
    6428:	003f9006 	br	626c <__alt_data_end+0xf000626c>
    642c:	3807883a 	mov	r3,r7
    6430:	3021883a 	mov	r16,r6
    6434:	1023883a 	mov	r17,r2
    6438:	003f3306 	br	6108 <__alt_data_end+0xf0006108>
    643c:	8000161e 	bne	r16,zero,6498 <__subsf3+0x3f4>
    6440:	18002d26 	beq	r3,zero,64f8 <__subsf3+0x454>
    6444:	0108303a 	nor	r4,zero,r4
    6448:	20000a26 	beq	r4,zero,6474 <__subsf3+0x3d0>
    644c:	01403fc4 	movi	r5,255
    6450:	31402926 	beq	r6,r5,64f8 <__subsf3+0x454>
    6454:	014006c4 	movi	r5,27
    6458:	29004716 	blt	r5,r4,6578 <__subsf3+0x4d4>
    645c:	01400804 	movi	r5,32
    6460:	290bc83a 	sub	r5,r5,r4
    6464:	194a983a 	sll	r5,r3,r5
    6468:	1908d83a 	srl	r4,r3,r4
    646c:	2806c03a 	cmpne	r3,r5,zero
    6470:	20c6b03a 	or	r3,r4,r3
    6474:	19c7883a 	add	r3,r3,r7
    6478:	3021883a 	mov	r16,r6
    647c:	003f7c06 	br	6270 <__alt_data_end+0xf0006270>
    6480:	1800111e 	bne	r3,zero,64c8 <__subsf3+0x424>
    6484:	38003326 	beq	r7,zero,6554 <__subsf3+0x4b0>
    6488:	3807883a 	mov	r3,r7
    648c:	1023883a 	mov	r17,r2
    6490:	04003fc4 	movi	r16,255
    6494:	003f1c06 	br	6108 <__alt_data_end+0xf0006108>
    6498:	01403fc4 	movi	r5,255
    649c:	31401626 	beq	r6,r5,64f8 <__subsf3+0x454>
    64a0:	0109c83a 	sub	r4,zero,r4
    64a4:	18c10034 	orhi	r3,r3,1024
    64a8:	003fea06 	br	6454 <__alt_data_end+0xf0006454>
    64ac:	383f1626 	beq	r7,zero,6108 <__alt_data_end+0xf0006108>
    64b0:	19c9c83a 	sub	r4,r3,r7
    64b4:	2141002c 	andhi	r5,r4,1024
    64b8:	283f5026 	beq	r5,zero,61fc <__alt_data_end+0xf00061fc>
    64bc:	38c7c83a 	sub	r3,r7,r3
    64c0:	1023883a 	mov	r17,r2
    64c4:	003f1006 	br	6108 <__alt_data_end+0xf0006108>
    64c8:	38001b26 	beq	r7,zero,6538 <__subsf3+0x494>
    64cc:	1806d0fa 	srli	r3,r3,3
    64d0:	1900102c 	andhi	r4,r3,64
    64d4:	20000526 	beq	r4,zero,64ec <__subsf3+0x448>
    64d8:	380ed0fa 	srli	r7,r7,3
    64dc:	3900102c 	andhi	r4,r7,64
    64e0:	2000021e 	bne	r4,zero,64ec <__subsf3+0x448>
    64e4:	3807883a 	mov	r3,r7
    64e8:	1023883a 	mov	r17,r2
    64ec:	180690fa 	slli	r3,r3,3
    64f0:	04003fc4 	movi	r16,255
    64f4:	003f0406 	br	6108 <__alt_data_end+0xf0006108>
    64f8:	3807883a 	mov	r3,r7
    64fc:	3021883a 	mov	r16,r6
    6500:	003f0106 	br	6108 <__alt_data_end+0xf0006108>
    6504:	18001726 	beq	r3,zero,6564 <__subsf3+0x4c0>
    6508:	38000b26 	beq	r7,zero,6538 <__subsf3+0x494>
    650c:	1806d0fa 	srli	r3,r3,3
    6510:	1900102c 	andhi	r4,r3,64
    6514:	20000426 	beq	r4,zero,6528 <__subsf3+0x484>
    6518:	380ed0fa 	srli	r7,r7,3
    651c:	3900102c 	andhi	r4,r7,64
    6520:	2000011e 	bne	r4,zero,6528 <__subsf3+0x484>
    6524:	3807883a 	mov	r3,r7
    6528:	180690fa 	slli	r3,r3,3
    652c:	1023883a 	mov	r17,r2
    6530:	04003fc4 	movi	r16,255
    6534:	003ef406 	br	6108 <__alt_data_end+0xf0006108>
    6538:	04003fc4 	movi	r16,255
    653c:	003ef206 	br	6108 <__alt_data_end+0xf0006108>
    6540:	00c00044 	movi	r3,1
    6544:	003f9606 	br	63a0 <__alt_data_end+0xf00063a0>
    6548:	000b883a 	mov	r5,zero
    654c:	0005883a 	mov	r2,zero
    6550:	003f3506 	br	6228 <__alt_data_end+0xf0006228>
    6554:	01402034 	movhi	r5,128
    6558:	297fffc4 	addi	r5,r5,-1
    655c:	0005883a 	mov	r2,zero
    6560:	003f2f06 	br	6220 <__alt_data_end+0xf0006220>
    6564:	3807883a 	mov	r3,r7
    6568:	04003fc4 	movi	r16,255
    656c:	003ee606 	br	6108 <__alt_data_end+0xf0006108>
    6570:	3807883a 	mov	r3,r7
    6574:	003ee406 	br	6108 <__alt_data_end+0xf0006108>
    6578:	00c00044 	movi	r3,1
    657c:	003fbd06 	br	6474 <__alt_data_end+0xf0006474>
    6580:	0005883a 	mov	r2,zero
    6584:	003f2806 	br	6228 <__alt_data_end+0xf0006228>

00006588 <__fixsfsi>:
    6588:	200ad5fa 	srli	r5,r4,23
    658c:	00c02034 	movhi	r3,128
    6590:	18ffffc4 	addi	r3,r3,-1
    6594:	29403fcc 	andi	r5,r5,255
    6598:	00801f84 	movi	r2,126
    659c:	1906703a 	and	r3,r3,r4
    65a0:	2008d7fa 	srli	r4,r4,31
    65a4:	11400e0e 	bge	r2,r5,65e0 <__fixsfsi+0x58>
    65a8:	00802744 	movi	r2,157
    65ac:	11400816 	blt	r2,r5,65d0 <__fixsfsi+0x48>
    65b0:	00802544 	movi	r2,149
    65b4:	18c02034 	orhi	r3,r3,128
    65b8:	11400b0e 	bge	r2,r5,65e8 <__fixsfsi+0x60>
    65bc:	28bfda84 	addi	r2,r5,-150
    65c0:	1884983a 	sll	r2,r3,r2
    65c4:	20000726 	beq	r4,zero,65e4 <__fixsfsi+0x5c>
    65c8:	0085c83a 	sub	r2,zero,r2
    65cc:	f800283a 	ret
    65d0:	00a00034 	movhi	r2,32768
    65d4:	10bfffc4 	addi	r2,r2,-1
    65d8:	2085883a 	add	r2,r4,r2
    65dc:	f800283a 	ret
    65e0:	0005883a 	mov	r2,zero
    65e4:	f800283a 	ret
    65e8:	00802584 	movi	r2,150
    65ec:	1145c83a 	sub	r2,r2,r5
    65f0:	1884d83a 	srl	r2,r3,r2
    65f4:	003ff306 	br	65c4 <__alt_data_end+0xf00065c4>

000065f8 <__floatsisf>:
    65f8:	defffd04 	addi	sp,sp,-12
    65fc:	dfc00215 	stw	ra,8(sp)
    6600:	dc400115 	stw	r17,4(sp)
    6604:	dc000015 	stw	r16,0(sp)
    6608:	20003526 	beq	r4,zero,66e0 <__floatsisf+0xe8>
    660c:	2021883a 	mov	r16,r4
    6610:	2022d7fa 	srli	r17,r4,31
    6614:	20003616 	blt	r4,zero,66f0 <__floatsisf+0xf8>
    6618:	8009883a 	mov	r4,r16
    661c:	00073980 	call	7398 <__clzsi2>
    6620:	00c02784 	movi	r3,158
    6624:	1887c83a 	sub	r3,r3,r2
    6628:	01002584 	movi	r4,150
    662c:	20c01416 	blt	r4,r3,6680 <__floatsisf+0x88>
    6630:	20c9c83a 	sub	r4,r4,r3
    6634:	8120983a 	sll	r16,r16,r4
    6638:	00802034 	movhi	r2,128
    663c:	10bfffc4 	addi	r2,r2,-1
    6640:	8809883a 	mov	r4,r17
    6644:	80a0703a 	and	r16,r16,r2
    6648:	18803fcc 	andi	r2,r3,255
    664c:	100695fa 	slli	r3,r2,23
    6650:	20803fcc 	andi	r2,r4,255
    6654:	100897fa 	slli	r4,r2,31
    6658:	00802034 	movhi	r2,128
    665c:	10bfffc4 	addi	r2,r2,-1
    6660:	8084703a 	and	r2,r16,r2
    6664:	10c4b03a 	or	r2,r2,r3
    6668:	1104b03a 	or	r2,r2,r4
    666c:	dfc00217 	ldw	ra,8(sp)
    6670:	dc400117 	ldw	r17,4(sp)
    6674:	dc000017 	ldw	r16,0(sp)
    6678:	dec00304 	addi	sp,sp,12
    667c:	f800283a 	ret
    6680:	01002644 	movi	r4,153
    6684:	20c01c16 	blt	r4,r3,66f8 <__floatsisf+0x100>
    6688:	20c9c83a 	sub	r4,r4,r3
    668c:	8120983a 	sll	r16,r16,r4
    6690:	013f0034 	movhi	r4,64512
    6694:	213fffc4 	addi	r4,r4,-1
    6698:	814001cc 	andi	r5,r16,7
    669c:	8108703a 	and	r4,r16,r4
    66a0:	28000426 	beq	r5,zero,66b4 <__floatsisf+0xbc>
    66a4:	840003cc 	andi	r16,r16,15
    66a8:	01400104 	movi	r5,4
    66ac:	81400126 	beq	r16,r5,66b4 <__floatsisf+0xbc>
    66b0:	2149883a 	add	r4,r4,r5
    66b4:	2141002c 	andhi	r5,r4,1024
    66b8:	28000526 	beq	r5,zero,66d0 <__floatsisf+0xd8>
    66bc:	00c027c4 	movi	r3,159
    66c0:	1887c83a 	sub	r3,r3,r2
    66c4:	00bf0034 	movhi	r2,64512
    66c8:	10bfffc4 	addi	r2,r2,-1
    66cc:	2088703a 	and	r4,r4,r2
    66d0:	202091ba 	slli	r16,r4,6
    66d4:	8809883a 	mov	r4,r17
    66d8:	8020d27a 	srli	r16,r16,9
    66dc:	003fda06 	br	6648 <__alt_data_end+0xf0006648>
    66e0:	0009883a 	mov	r4,zero
    66e4:	0007883a 	mov	r3,zero
    66e8:	0021883a 	mov	r16,zero
    66ec:	003fd606 	br	6648 <__alt_data_end+0xf0006648>
    66f0:	0121c83a 	sub	r16,zero,r4
    66f4:	003fc806 	br	6618 <__alt_data_end+0xf0006618>
    66f8:	01002e44 	movi	r4,185
    66fc:	20c9c83a 	sub	r4,r4,r3
    6700:	01400144 	movi	r5,5
    6704:	8108983a 	sll	r4,r16,r4
    6708:	288bc83a 	sub	r5,r5,r2
    670c:	8160d83a 	srl	r16,r16,r5
    6710:	2008c03a 	cmpne	r4,r4,zero
    6714:	8120b03a 	or	r16,r16,r4
    6718:	003fdd06 	br	6690 <__alt_data_end+0xf0006690>

0000671c <__divdf3>:
    671c:	defff204 	addi	sp,sp,-56
    6720:	dd400915 	stw	r21,36(sp)
    6724:	282ad53a 	srli	r21,r5,20
    6728:	dd000815 	stw	r20,32(sp)
    672c:	2828d7fa 	srli	r20,r5,31
    6730:	dc000415 	stw	r16,16(sp)
    6734:	04000434 	movhi	r16,16
    6738:	df000c15 	stw	fp,48(sp)
    673c:	843fffc4 	addi	r16,r16,-1
    6740:	dfc00d15 	stw	ra,52(sp)
    6744:	ddc00b15 	stw	r23,44(sp)
    6748:	dd800a15 	stw	r22,40(sp)
    674c:	dcc00715 	stw	r19,28(sp)
    6750:	dc800615 	stw	r18,24(sp)
    6754:	dc400515 	stw	r17,20(sp)
    6758:	ad41ffcc 	andi	r21,r21,2047
    675c:	2c20703a 	and	r16,r5,r16
    6760:	a7003fcc 	andi	fp,r20,255
    6764:	a8006126 	beq	r21,zero,68ec <__divdf3+0x1d0>
    6768:	0081ffc4 	movi	r2,2047
    676c:	2025883a 	mov	r18,r4
    6770:	a8803726 	beq	r21,r2,6850 <__divdf3+0x134>
    6774:	80800434 	orhi	r2,r16,16
    6778:	100490fa 	slli	r2,r2,3
    677c:	2020d77a 	srli	r16,r4,29
    6780:	202490fa 	slli	r18,r4,3
    6784:	ad7f0044 	addi	r21,r21,-1023
    6788:	80a0b03a 	or	r16,r16,r2
    678c:	0027883a 	mov	r19,zero
    6790:	0013883a 	mov	r9,zero
    6794:	3804d53a 	srli	r2,r7,20
    6798:	382cd7fa 	srli	r22,r7,31
    679c:	04400434 	movhi	r17,16
    67a0:	8c7fffc4 	addi	r17,r17,-1
    67a4:	1081ffcc 	andi	r2,r2,2047
    67a8:	3011883a 	mov	r8,r6
    67ac:	3c62703a 	and	r17,r7,r17
    67b0:	b5c03fcc 	andi	r23,r22,255
    67b4:	10006c26 	beq	r2,zero,6968 <__divdf3+0x24c>
    67b8:	00c1ffc4 	movi	r3,2047
    67bc:	10c06426 	beq	r2,r3,6950 <__divdf3+0x234>
    67c0:	88c00434 	orhi	r3,r17,16
    67c4:	180690fa 	slli	r3,r3,3
    67c8:	3022d77a 	srli	r17,r6,29
    67cc:	301090fa 	slli	r8,r6,3
    67d0:	10bf0044 	addi	r2,r2,-1023
    67d4:	88e2b03a 	or	r17,r17,r3
    67d8:	000f883a 	mov	r7,zero
    67dc:	a58cf03a 	xor	r6,r20,r22
    67e0:	3cc8b03a 	or	r4,r7,r19
    67e4:	a8abc83a 	sub	r21,r21,r2
    67e8:	008003c4 	movi	r2,15
    67ec:	3007883a 	mov	r3,r6
    67f0:	34c03fcc 	andi	r19,r6,255
    67f4:	11009036 	bltu	r2,r4,6a38 <__divdf3+0x31c>
    67f8:	200890ba 	slli	r4,r4,2
    67fc:	00800034 	movhi	r2,0
    6800:	109a0404 	addi	r2,r2,26640
    6804:	2089883a 	add	r4,r4,r2
    6808:	20800017 	ldw	r2,0(r4)
    680c:	1000683a 	jmp	r2
    6810:	00006a38 	rdprs	zero,zero,424
    6814:	00006888 	cmpgei	zero,zero,418
    6818:	00006a28 	cmpgeui	zero,zero,424
    681c:	0000687c 	xorhi	zero,zero,417
    6820:	00006a28 	cmpgeui	zero,zero,424
    6824:	000069fc 	xorhi	zero,zero,423
    6828:	00006a28 	cmpgeui	zero,zero,424
    682c:	0000687c 	xorhi	zero,zero,417
    6830:	00006888 	cmpgei	zero,zero,418
    6834:	00006888 	cmpgei	zero,zero,418
    6838:	000069fc 	xorhi	zero,zero,423
    683c:	0000687c 	xorhi	zero,zero,417
    6840:	0000686c 	andhi	zero,zero,417
    6844:	0000686c 	andhi	zero,zero,417
    6848:	0000686c 	andhi	zero,zero,417
    684c:	00006d1c 	xori	zero,zero,436
    6850:	2404b03a 	or	r2,r4,r16
    6854:	1000661e 	bne	r2,zero,69f0 <__divdf3+0x2d4>
    6858:	04c00204 	movi	r19,8
    685c:	0021883a 	mov	r16,zero
    6860:	0025883a 	mov	r18,zero
    6864:	02400084 	movi	r9,2
    6868:	003fca06 	br	6794 <__alt_data_end+0xf0006794>
    686c:	8023883a 	mov	r17,r16
    6870:	9011883a 	mov	r8,r18
    6874:	e02f883a 	mov	r23,fp
    6878:	480f883a 	mov	r7,r9
    687c:	00800084 	movi	r2,2
    6880:	3881311e 	bne	r7,r2,6d48 <__divdf3+0x62c>
    6884:	b827883a 	mov	r19,r23
    6888:	98c0004c 	andi	r3,r19,1
    688c:	0081ffc4 	movi	r2,2047
    6890:	000b883a 	mov	r5,zero
    6894:	0025883a 	mov	r18,zero
    6898:	1004953a 	slli	r2,r2,20
    689c:	18c03fcc 	andi	r3,r3,255
    68a0:	04400434 	movhi	r17,16
    68a4:	8c7fffc4 	addi	r17,r17,-1
    68a8:	180697fa 	slli	r3,r3,31
    68ac:	2c4a703a 	and	r5,r5,r17
    68b0:	288ab03a 	or	r5,r5,r2
    68b4:	28c6b03a 	or	r3,r5,r3
    68b8:	9005883a 	mov	r2,r18
    68bc:	dfc00d17 	ldw	ra,52(sp)
    68c0:	df000c17 	ldw	fp,48(sp)
    68c4:	ddc00b17 	ldw	r23,44(sp)
    68c8:	dd800a17 	ldw	r22,40(sp)
    68cc:	dd400917 	ldw	r21,36(sp)
    68d0:	dd000817 	ldw	r20,32(sp)
    68d4:	dcc00717 	ldw	r19,28(sp)
    68d8:	dc800617 	ldw	r18,24(sp)
    68dc:	dc400517 	ldw	r17,20(sp)
    68e0:	dc000417 	ldw	r16,16(sp)
    68e4:	dec00e04 	addi	sp,sp,56
    68e8:	f800283a 	ret
    68ec:	2404b03a 	or	r2,r4,r16
    68f0:	2027883a 	mov	r19,r4
    68f4:	10003926 	beq	r2,zero,69dc <__divdf3+0x2c0>
    68f8:	80012e26 	beq	r16,zero,6db4 <__divdf3+0x698>
    68fc:	8009883a 	mov	r4,r16
    6900:	d9800315 	stw	r6,12(sp)
    6904:	d9c00215 	stw	r7,8(sp)
    6908:	00073980 	call	7398 <__clzsi2>
    690c:	d9800317 	ldw	r6,12(sp)
    6910:	d9c00217 	ldw	r7,8(sp)
    6914:	113ffd44 	addi	r4,r2,-11
    6918:	00c00704 	movi	r3,28
    691c:	19012116 	blt	r3,r4,6da4 <__divdf3+0x688>
    6920:	00c00744 	movi	r3,29
    6924:	147ffe04 	addi	r17,r2,-8
    6928:	1907c83a 	sub	r3,r3,r4
    692c:	8460983a 	sll	r16,r16,r17
    6930:	98c6d83a 	srl	r3,r19,r3
    6934:	9c64983a 	sll	r18,r19,r17
    6938:	1c20b03a 	or	r16,r3,r16
    693c:	1080fcc4 	addi	r2,r2,1011
    6940:	00abc83a 	sub	r21,zero,r2
    6944:	0027883a 	mov	r19,zero
    6948:	0013883a 	mov	r9,zero
    694c:	003f9106 	br	6794 <__alt_data_end+0xf0006794>
    6950:	3446b03a 	or	r3,r6,r17
    6954:	18001f1e 	bne	r3,zero,69d4 <__divdf3+0x2b8>
    6958:	0023883a 	mov	r17,zero
    695c:	0011883a 	mov	r8,zero
    6960:	01c00084 	movi	r7,2
    6964:	003f9d06 	br	67dc <__alt_data_end+0xf00067dc>
    6968:	3446b03a 	or	r3,r6,r17
    696c:	18001526 	beq	r3,zero,69c4 <__divdf3+0x2a8>
    6970:	88011b26 	beq	r17,zero,6de0 <__divdf3+0x6c4>
    6974:	8809883a 	mov	r4,r17
    6978:	d9800315 	stw	r6,12(sp)
    697c:	da400115 	stw	r9,4(sp)
    6980:	00073980 	call	7398 <__clzsi2>
    6984:	d9800317 	ldw	r6,12(sp)
    6988:	da400117 	ldw	r9,4(sp)
    698c:	113ffd44 	addi	r4,r2,-11
    6990:	00c00704 	movi	r3,28
    6994:	19010e16 	blt	r3,r4,6dd0 <__divdf3+0x6b4>
    6998:	00c00744 	movi	r3,29
    699c:	123ffe04 	addi	r8,r2,-8
    69a0:	1907c83a 	sub	r3,r3,r4
    69a4:	8a22983a 	sll	r17,r17,r8
    69a8:	30c6d83a 	srl	r3,r6,r3
    69ac:	3210983a 	sll	r8,r6,r8
    69b0:	1c62b03a 	or	r17,r3,r17
    69b4:	1080fcc4 	addi	r2,r2,1011
    69b8:	0085c83a 	sub	r2,zero,r2
    69bc:	000f883a 	mov	r7,zero
    69c0:	003f8606 	br	67dc <__alt_data_end+0xf00067dc>
    69c4:	0023883a 	mov	r17,zero
    69c8:	0011883a 	mov	r8,zero
    69cc:	01c00044 	movi	r7,1
    69d0:	003f8206 	br	67dc <__alt_data_end+0xf00067dc>
    69d4:	01c000c4 	movi	r7,3
    69d8:	003f8006 	br	67dc <__alt_data_end+0xf00067dc>
    69dc:	04c00104 	movi	r19,4
    69e0:	0021883a 	mov	r16,zero
    69e4:	0025883a 	mov	r18,zero
    69e8:	02400044 	movi	r9,1
    69ec:	003f6906 	br	6794 <__alt_data_end+0xf0006794>
    69f0:	04c00304 	movi	r19,12
    69f4:	024000c4 	movi	r9,3
    69f8:	003f6606 	br	6794 <__alt_data_end+0xf0006794>
    69fc:	01400434 	movhi	r5,16
    6a00:	0007883a 	mov	r3,zero
    6a04:	297fffc4 	addi	r5,r5,-1
    6a08:	04bfffc4 	movi	r18,-1
    6a0c:	0081ffc4 	movi	r2,2047
    6a10:	003fa106 	br	6898 <__alt_data_end+0xf0006898>
    6a14:	00c00044 	movi	r3,1
    6a18:	1887c83a 	sub	r3,r3,r2
    6a1c:	01000e04 	movi	r4,56
    6a20:	20c1210e 	bge	r4,r3,6ea8 <__divdf3+0x78c>
    6a24:	98c0004c 	andi	r3,r19,1
    6a28:	0005883a 	mov	r2,zero
    6a2c:	000b883a 	mov	r5,zero
    6a30:	0025883a 	mov	r18,zero
    6a34:	003f9806 	br	6898 <__alt_data_end+0xf0006898>
    6a38:	8c00fd36 	bltu	r17,r16,6e30 <__divdf3+0x714>
    6a3c:	8440fb26 	beq	r16,r17,6e2c <__divdf3+0x710>
    6a40:	8007883a 	mov	r3,r16
    6a44:	ad7fffc4 	addi	r21,r21,-1
    6a48:	0021883a 	mov	r16,zero
    6a4c:	4004d63a 	srli	r2,r8,24
    6a50:	8822923a 	slli	r17,r17,8
    6a54:	1809883a 	mov	r4,r3
    6a58:	402c923a 	slli	r22,r8,8
    6a5c:	88b8b03a 	or	fp,r17,r2
    6a60:	e028d43a 	srli	r20,fp,16
    6a64:	d8c00015 	stw	r3,0(sp)
    6a68:	e5ffffcc 	andi	r23,fp,65535
    6a6c:	a00b883a 	mov	r5,r20
    6a70:	00074f40 	call	74f4 <__udivsi3>
    6a74:	d8c00017 	ldw	r3,0(sp)
    6a78:	a00b883a 	mov	r5,r20
    6a7c:	d8800315 	stw	r2,12(sp)
    6a80:	1809883a 	mov	r4,r3
    6a84:	00075580 	call	7558 <__umodsi3>
    6a88:	d9800317 	ldw	r6,12(sp)
    6a8c:	1006943a 	slli	r3,r2,16
    6a90:	9004d43a 	srli	r2,r18,16
    6a94:	b9a3383a 	mul	r17,r23,r6
    6a98:	10c4b03a 	or	r2,r2,r3
    6a9c:	1440062e 	bgeu	r2,r17,6ab8 <__divdf3+0x39c>
    6aa0:	1705883a 	add	r2,r2,fp
    6aa4:	30ffffc4 	addi	r3,r6,-1
    6aa8:	1700ee36 	bltu	r2,fp,6e64 <__divdf3+0x748>
    6aac:	1440ed2e 	bgeu	r2,r17,6e64 <__divdf3+0x748>
    6ab0:	31bfff84 	addi	r6,r6,-2
    6ab4:	1705883a 	add	r2,r2,fp
    6ab8:	1463c83a 	sub	r17,r2,r17
    6abc:	a00b883a 	mov	r5,r20
    6ac0:	8809883a 	mov	r4,r17
    6ac4:	d9800315 	stw	r6,12(sp)
    6ac8:	00074f40 	call	74f4 <__udivsi3>
    6acc:	a00b883a 	mov	r5,r20
    6ad0:	8809883a 	mov	r4,r17
    6ad4:	d8800215 	stw	r2,8(sp)
    6ad8:	00075580 	call	7558 <__umodsi3>
    6adc:	d9c00217 	ldw	r7,8(sp)
    6ae0:	1004943a 	slli	r2,r2,16
    6ae4:	94bfffcc 	andi	r18,r18,65535
    6ae8:	b9d1383a 	mul	r8,r23,r7
    6aec:	90a4b03a 	or	r18,r18,r2
    6af0:	d9800317 	ldw	r6,12(sp)
    6af4:	9200062e 	bgeu	r18,r8,6b10 <__divdf3+0x3f4>
    6af8:	9725883a 	add	r18,r18,fp
    6afc:	38bfffc4 	addi	r2,r7,-1
    6b00:	9700d636 	bltu	r18,fp,6e5c <__divdf3+0x740>
    6b04:	9200d52e 	bgeu	r18,r8,6e5c <__divdf3+0x740>
    6b08:	39ffff84 	addi	r7,r7,-2
    6b0c:	9725883a 	add	r18,r18,fp
    6b10:	3004943a 	slli	r2,r6,16
    6b14:	b012d43a 	srli	r9,r22,16
    6b18:	b1bfffcc 	andi	r6,r22,65535
    6b1c:	11e2b03a 	or	r17,r2,r7
    6b20:	8806d43a 	srli	r3,r17,16
    6b24:	893fffcc 	andi	r4,r17,65535
    6b28:	218b383a 	mul	r5,r4,r6
    6b2c:	30c5383a 	mul	r2,r6,r3
    6b30:	2249383a 	mul	r4,r4,r9
    6b34:	280ed43a 	srli	r7,r5,16
    6b38:	9225c83a 	sub	r18,r18,r8
    6b3c:	2089883a 	add	r4,r4,r2
    6b40:	3909883a 	add	r4,r7,r4
    6b44:	1a47383a 	mul	r3,r3,r9
    6b48:	2080022e 	bgeu	r4,r2,6b54 <__divdf3+0x438>
    6b4c:	00800074 	movhi	r2,1
    6b50:	1887883a 	add	r3,r3,r2
    6b54:	2004d43a 	srli	r2,r4,16
    6b58:	2008943a 	slli	r4,r4,16
    6b5c:	297fffcc 	andi	r5,r5,65535
    6b60:	10c7883a 	add	r3,r2,r3
    6b64:	2149883a 	add	r4,r4,r5
    6b68:	90c0a536 	bltu	r18,r3,6e00 <__divdf3+0x6e4>
    6b6c:	90c0bf26 	beq	r18,r3,6e6c <__divdf3+0x750>
    6b70:	90c7c83a 	sub	r3,r18,r3
    6b74:	810fc83a 	sub	r7,r16,r4
    6b78:	81e5803a 	cmpltu	r18,r16,r7
    6b7c:	1ca5c83a 	sub	r18,r3,r18
    6b80:	e480c126 	beq	fp,r18,6e88 <__divdf3+0x76c>
    6b84:	a00b883a 	mov	r5,r20
    6b88:	9009883a 	mov	r4,r18
    6b8c:	d9800315 	stw	r6,12(sp)
    6b90:	d9c00215 	stw	r7,8(sp)
    6b94:	da400115 	stw	r9,4(sp)
    6b98:	00074f40 	call	74f4 <__udivsi3>
    6b9c:	a00b883a 	mov	r5,r20
    6ba0:	9009883a 	mov	r4,r18
    6ba4:	d8800015 	stw	r2,0(sp)
    6ba8:	00075580 	call	7558 <__umodsi3>
    6bac:	d9c00217 	ldw	r7,8(sp)
    6bb0:	da000017 	ldw	r8,0(sp)
    6bb4:	1006943a 	slli	r3,r2,16
    6bb8:	3804d43a 	srli	r2,r7,16
    6bbc:	ba21383a 	mul	r16,r23,r8
    6bc0:	d9800317 	ldw	r6,12(sp)
    6bc4:	10c4b03a 	or	r2,r2,r3
    6bc8:	da400117 	ldw	r9,4(sp)
    6bcc:	1400062e 	bgeu	r2,r16,6be8 <__divdf3+0x4cc>
    6bd0:	1705883a 	add	r2,r2,fp
    6bd4:	40ffffc4 	addi	r3,r8,-1
    6bd8:	1700ad36 	bltu	r2,fp,6e90 <__divdf3+0x774>
    6bdc:	1400ac2e 	bgeu	r2,r16,6e90 <__divdf3+0x774>
    6be0:	423fff84 	addi	r8,r8,-2
    6be4:	1705883a 	add	r2,r2,fp
    6be8:	1421c83a 	sub	r16,r2,r16
    6bec:	a00b883a 	mov	r5,r20
    6bf0:	8009883a 	mov	r4,r16
    6bf4:	d9800315 	stw	r6,12(sp)
    6bf8:	d9c00215 	stw	r7,8(sp)
    6bfc:	da000015 	stw	r8,0(sp)
    6c00:	da400115 	stw	r9,4(sp)
    6c04:	00074f40 	call	74f4 <__udivsi3>
    6c08:	8009883a 	mov	r4,r16
    6c0c:	a00b883a 	mov	r5,r20
    6c10:	1025883a 	mov	r18,r2
    6c14:	00075580 	call	7558 <__umodsi3>
    6c18:	d9c00217 	ldw	r7,8(sp)
    6c1c:	1004943a 	slli	r2,r2,16
    6c20:	bcaf383a 	mul	r23,r23,r18
    6c24:	393fffcc 	andi	r4,r7,65535
    6c28:	2088b03a 	or	r4,r4,r2
    6c2c:	d9800317 	ldw	r6,12(sp)
    6c30:	da000017 	ldw	r8,0(sp)
    6c34:	da400117 	ldw	r9,4(sp)
    6c38:	25c0062e 	bgeu	r4,r23,6c54 <__divdf3+0x538>
    6c3c:	2709883a 	add	r4,r4,fp
    6c40:	90bfffc4 	addi	r2,r18,-1
    6c44:	27009436 	bltu	r4,fp,6e98 <__divdf3+0x77c>
    6c48:	25c0932e 	bgeu	r4,r23,6e98 <__divdf3+0x77c>
    6c4c:	94bfff84 	addi	r18,r18,-2
    6c50:	2709883a 	add	r4,r4,fp
    6c54:	4004943a 	slli	r2,r8,16
    6c58:	25efc83a 	sub	r23,r4,r23
    6c5c:	1490b03a 	or	r8,r2,r18
    6c60:	4008d43a 	srli	r4,r8,16
    6c64:	40ffffcc 	andi	r3,r8,65535
    6c68:	30c5383a 	mul	r2,r6,r3
    6c6c:	1a47383a 	mul	r3,r3,r9
    6c70:	310d383a 	mul	r6,r6,r4
    6c74:	100ad43a 	srli	r5,r2,16
    6c78:	4913383a 	mul	r9,r9,r4
    6c7c:	1987883a 	add	r3,r3,r6
    6c80:	28c7883a 	add	r3,r5,r3
    6c84:	1980022e 	bgeu	r3,r6,6c90 <__divdf3+0x574>
    6c88:	01000074 	movhi	r4,1
    6c8c:	4913883a 	add	r9,r9,r4
    6c90:	1808d43a 	srli	r4,r3,16
    6c94:	1806943a 	slli	r3,r3,16
    6c98:	10bfffcc 	andi	r2,r2,65535
    6c9c:	2253883a 	add	r9,r4,r9
    6ca0:	1887883a 	add	r3,r3,r2
    6ca4:	ba403836 	bltu	r23,r9,6d88 <__divdf3+0x66c>
    6ca8:	ba403626 	beq	r23,r9,6d84 <__divdf3+0x668>
    6cac:	42000054 	ori	r8,r8,1
    6cb0:	a880ffc4 	addi	r2,r21,1023
    6cb4:	00bf570e 	bge	zero,r2,6a14 <__alt_data_end+0xf0006a14>
    6cb8:	40c001cc 	andi	r3,r8,7
    6cbc:	18000726 	beq	r3,zero,6cdc <__divdf3+0x5c0>
    6cc0:	40c003cc 	andi	r3,r8,15
    6cc4:	01000104 	movi	r4,4
    6cc8:	19000426 	beq	r3,r4,6cdc <__divdf3+0x5c0>
    6ccc:	4107883a 	add	r3,r8,r4
    6cd0:	1a11803a 	cmpltu	r8,r3,r8
    6cd4:	8a23883a 	add	r17,r17,r8
    6cd8:	1811883a 	mov	r8,r3
    6cdc:	88c0402c 	andhi	r3,r17,256
    6ce0:	18000426 	beq	r3,zero,6cf4 <__divdf3+0x5d8>
    6ce4:	00ffc034 	movhi	r3,65280
    6ce8:	18ffffc4 	addi	r3,r3,-1
    6cec:	a8810004 	addi	r2,r21,1024
    6cf0:	88e2703a 	and	r17,r17,r3
    6cf4:	00c1ff84 	movi	r3,2046
    6cf8:	18bee316 	blt	r3,r2,6888 <__alt_data_end+0xf0006888>
    6cfc:	8824977a 	slli	r18,r17,29
    6d00:	4010d0fa 	srli	r8,r8,3
    6d04:	8822927a 	slli	r17,r17,9
    6d08:	1081ffcc 	andi	r2,r2,2047
    6d0c:	9224b03a 	or	r18,r18,r8
    6d10:	880ad33a 	srli	r5,r17,12
    6d14:	98c0004c 	andi	r3,r19,1
    6d18:	003edf06 	br	6898 <__alt_data_end+0xf0006898>
    6d1c:	8080022c 	andhi	r2,r16,8
    6d20:	10001226 	beq	r2,zero,6d6c <__divdf3+0x650>
    6d24:	8880022c 	andhi	r2,r17,8
    6d28:	1000101e 	bne	r2,zero,6d6c <__divdf3+0x650>
    6d2c:	00800434 	movhi	r2,16
    6d30:	89400234 	orhi	r5,r17,8
    6d34:	10bfffc4 	addi	r2,r2,-1
    6d38:	b007883a 	mov	r3,r22
    6d3c:	288a703a 	and	r5,r5,r2
    6d40:	4025883a 	mov	r18,r8
    6d44:	003f3106 	br	6a0c <__alt_data_end+0xf0006a0c>
    6d48:	008000c4 	movi	r2,3
    6d4c:	3880a626 	beq	r7,r2,6fe8 <__divdf3+0x8cc>
    6d50:	00800044 	movi	r2,1
    6d54:	3880521e 	bne	r7,r2,6ea0 <__divdf3+0x784>
    6d58:	b807883a 	mov	r3,r23
    6d5c:	0005883a 	mov	r2,zero
    6d60:	000b883a 	mov	r5,zero
    6d64:	0025883a 	mov	r18,zero
    6d68:	003ecb06 	br	6898 <__alt_data_end+0xf0006898>
    6d6c:	00800434 	movhi	r2,16
    6d70:	81400234 	orhi	r5,r16,8
    6d74:	10bfffc4 	addi	r2,r2,-1
    6d78:	a007883a 	mov	r3,r20
    6d7c:	288a703a 	and	r5,r5,r2
    6d80:	003f2206 	br	6a0c <__alt_data_end+0xf0006a0c>
    6d84:	183fca26 	beq	r3,zero,6cb0 <__alt_data_end+0xf0006cb0>
    6d88:	e5ef883a 	add	r23,fp,r23
    6d8c:	40bfffc4 	addi	r2,r8,-1
    6d90:	bf00392e 	bgeu	r23,fp,6e78 <__divdf3+0x75c>
    6d94:	1011883a 	mov	r8,r2
    6d98:	ba7fc41e 	bne	r23,r9,6cac <__alt_data_end+0xf0006cac>
    6d9c:	b0ffc31e 	bne	r22,r3,6cac <__alt_data_end+0xf0006cac>
    6da0:	003fc306 	br	6cb0 <__alt_data_end+0xf0006cb0>
    6da4:	143ff604 	addi	r16,r2,-40
    6da8:	9c20983a 	sll	r16,r19,r16
    6dac:	0025883a 	mov	r18,zero
    6db0:	003ee206 	br	693c <__alt_data_end+0xf000693c>
    6db4:	d9800315 	stw	r6,12(sp)
    6db8:	d9c00215 	stw	r7,8(sp)
    6dbc:	00073980 	call	7398 <__clzsi2>
    6dc0:	10800804 	addi	r2,r2,32
    6dc4:	d9c00217 	ldw	r7,8(sp)
    6dc8:	d9800317 	ldw	r6,12(sp)
    6dcc:	003ed106 	br	6914 <__alt_data_end+0xf0006914>
    6dd0:	147ff604 	addi	r17,r2,-40
    6dd4:	3462983a 	sll	r17,r6,r17
    6dd8:	0011883a 	mov	r8,zero
    6ddc:	003ef506 	br	69b4 <__alt_data_end+0xf00069b4>
    6de0:	3009883a 	mov	r4,r6
    6de4:	d9800315 	stw	r6,12(sp)
    6de8:	da400115 	stw	r9,4(sp)
    6dec:	00073980 	call	7398 <__clzsi2>
    6df0:	10800804 	addi	r2,r2,32
    6df4:	da400117 	ldw	r9,4(sp)
    6df8:	d9800317 	ldw	r6,12(sp)
    6dfc:	003ee306 	br	698c <__alt_data_end+0xf000698c>
    6e00:	85a1883a 	add	r16,r16,r22
    6e04:	8585803a 	cmpltu	r2,r16,r22
    6e08:	1705883a 	add	r2,r2,fp
    6e0c:	14a5883a 	add	r18,r2,r18
    6e10:	88bfffc4 	addi	r2,r17,-1
    6e14:	e4800c2e 	bgeu	fp,r18,6e48 <__divdf3+0x72c>
    6e18:	90c03e36 	bltu	r18,r3,6f14 <__divdf3+0x7f8>
    6e1c:	1c806926 	beq	r3,r18,6fc4 <__divdf3+0x8a8>
    6e20:	90c7c83a 	sub	r3,r18,r3
    6e24:	1023883a 	mov	r17,r2
    6e28:	003f5206 	br	6b74 <__alt_data_end+0xf0006b74>
    6e2c:	923f0436 	bltu	r18,r8,6a40 <__alt_data_end+0xf0006a40>
    6e30:	800897fa 	slli	r4,r16,31
    6e34:	9004d07a 	srli	r2,r18,1
    6e38:	8006d07a 	srli	r3,r16,1
    6e3c:	902097fa 	slli	r16,r18,31
    6e40:	20a4b03a 	or	r18,r4,r2
    6e44:	003f0106 	br	6a4c <__alt_data_end+0xf0006a4c>
    6e48:	e4bff51e 	bne	fp,r18,6e20 <__alt_data_end+0xf0006e20>
    6e4c:	85bff22e 	bgeu	r16,r22,6e18 <__alt_data_end+0xf0006e18>
    6e50:	e0c7c83a 	sub	r3,fp,r3
    6e54:	1023883a 	mov	r17,r2
    6e58:	003f4606 	br	6b74 <__alt_data_end+0xf0006b74>
    6e5c:	100f883a 	mov	r7,r2
    6e60:	003f2b06 	br	6b10 <__alt_data_end+0xf0006b10>
    6e64:	180d883a 	mov	r6,r3
    6e68:	003f1306 	br	6ab8 <__alt_data_end+0xf0006ab8>
    6e6c:	813fe436 	bltu	r16,r4,6e00 <__alt_data_end+0xf0006e00>
    6e70:	0007883a 	mov	r3,zero
    6e74:	003f3f06 	br	6b74 <__alt_data_end+0xf0006b74>
    6e78:	ba402c36 	bltu	r23,r9,6f2c <__divdf3+0x810>
    6e7c:	4dc05426 	beq	r9,r23,6fd0 <__divdf3+0x8b4>
    6e80:	1011883a 	mov	r8,r2
    6e84:	003f8906 	br	6cac <__alt_data_end+0xf0006cac>
    6e88:	023fffc4 	movi	r8,-1
    6e8c:	003f8806 	br	6cb0 <__alt_data_end+0xf0006cb0>
    6e90:	1811883a 	mov	r8,r3
    6e94:	003f5406 	br	6be8 <__alt_data_end+0xf0006be8>
    6e98:	1025883a 	mov	r18,r2
    6e9c:	003f6d06 	br	6c54 <__alt_data_end+0xf0006c54>
    6ea0:	b827883a 	mov	r19,r23
    6ea4:	003f8206 	br	6cb0 <__alt_data_end+0xf0006cb0>
    6ea8:	010007c4 	movi	r4,31
    6eac:	20c02616 	blt	r4,r3,6f48 <__divdf3+0x82c>
    6eb0:	00800804 	movi	r2,32
    6eb4:	10c5c83a 	sub	r2,r2,r3
    6eb8:	888a983a 	sll	r5,r17,r2
    6ebc:	40c8d83a 	srl	r4,r8,r3
    6ec0:	4084983a 	sll	r2,r8,r2
    6ec4:	88e2d83a 	srl	r17,r17,r3
    6ec8:	2906b03a 	or	r3,r5,r4
    6ecc:	1004c03a 	cmpne	r2,r2,zero
    6ed0:	1886b03a 	or	r3,r3,r2
    6ed4:	188001cc 	andi	r2,r3,7
    6ed8:	10000726 	beq	r2,zero,6ef8 <__divdf3+0x7dc>
    6edc:	188003cc 	andi	r2,r3,15
    6ee0:	01000104 	movi	r4,4
    6ee4:	11000426 	beq	r2,r4,6ef8 <__divdf3+0x7dc>
    6ee8:	1805883a 	mov	r2,r3
    6eec:	10c00104 	addi	r3,r2,4
    6ef0:	1885803a 	cmpltu	r2,r3,r2
    6ef4:	88a3883a 	add	r17,r17,r2
    6ef8:	8880202c 	andhi	r2,r17,128
    6efc:	10002726 	beq	r2,zero,6f9c <__divdf3+0x880>
    6f00:	98c0004c 	andi	r3,r19,1
    6f04:	00800044 	movi	r2,1
    6f08:	000b883a 	mov	r5,zero
    6f0c:	0025883a 	mov	r18,zero
    6f10:	003e6106 	br	6898 <__alt_data_end+0xf0006898>
    6f14:	85a1883a 	add	r16,r16,r22
    6f18:	8585803a 	cmpltu	r2,r16,r22
    6f1c:	1705883a 	add	r2,r2,fp
    6f20:	14a5883a 	add	r18,r2,r18
    6f24:	8c7fff84 	addi	r17,r17,-2
    6f28:	003f1106 	br	6b70 <__alt_data_end+0xf0006b70>
    6f2c:	b589883a 	add	r4,r22,r22
    6f30:	25ad803a 	cmpltu	r22,r4,r22
    6f34:	b739883a 	add	fp,r22,fp
    6f38:	40bfff84 	addi	r2,r8,-2
    6f3c:	bf2f883a 	add	r23,r23,fp
    6f40:	202d883a 	mov	r22,r4
    6f44:	003f9306 	br	6d94 <__alt_data_end+0xf0006d94>
    6f48:	013ff844 	movi	r4,-31
    6f4c:	2085c83a 	sub	r2,r4,r2
    6f50:	8888d83a 	srl	r4,r17,r2
    6f54:	00800804 	movi	r2,32
    6f58:	18802126 	beq	r3,r2,6fe0 <__divdf3+0x8c4>
    6f5c:	00801004 	movi	r2,64
    6f60:	10c5c83a 	sub	r2,r2,r3
    6f64:	8884983a 	sll	r2,r17,r2
    6f68:	1204b03a 	or	r2,r2,r8
    6f6c:	1004c03a 	cmpne	r2,r2,zero
    6f70:	2084b03a 	or	r2,r4,r2
    6f74:	144001cc 	andi	r17,r2,7
    6f78:	88000d1e 	bne	r17,zero,6fb0 <__divdf3+0x894>
    6f7c:	000b883a 	mov	r5,zero
    6f80:	1024d0fa 	srli	r18,r2,3
    6f84:	98c0004c 	andi	r3,r19,1
    6f88:	0005883a 	mov	r2,zero
    6f8c:	9464b03a 	or	r18,r18,r17
    6f90:	003e4106 	br	6898 <__alt_data_end+0xf0006898>
    6f94:	1007883a 	mov	r3,r2
    6f98:	0023883a 	mov	r17,zero
    6f9c:	880a927a 	slli	r5,r17,9
    6fa0:	1805883a 	mov	r2,r3
    6fa4:	8822977a 	slli	r17,r17,29
    6fa8:	280ad33a 	srli	r5,r5,12
    6fac:	003ff406 	br	6f80 <__alt_data_end+0xf0006f80>
    6fb0:	10c003cc 	andi	r3,r2,15
    6fb4:	01000104 	movi	r4,4
    6fb8:	193ff626 	beq	r3,r4,6f94 <__alt_data_end+0xf0006f94>
    6fbc:	0023883a 	mov	r17,zero
    6fc0:	003fca06 	br	6eec <__alt_data_end+0xf0006eec>
    6fc4:	813fd336 	bltu	r16,r4,6f14 <__alt_data_end+0xf0006f14>
    6fc8:	1023883a 	mov	r17,r2
    6fcc:	003fa806 	br	6e70 <__alt_data_end+0xf0006e70>
    6fd0:	b0ffd636 	bltu	r22,r3,6f2c <__alt_data_end+0xf0006f2c>
    6fd4:	1011883a 	mov	r8,r2
    6fd8:	b0ff341e 	bne	r22,r3,6cac <__alt_data_end+0xf0006cac>
    6fdc:	003f3406 	br	6cb0 <__alt_data_end+0xf0006cb0>
    6fe0:	0005883a 	mov	r2,zero
    6fe4:	003fe006 	br	6f68 <__alt_data_end+0xf0006f68>
    6fe8:	00800434 	movhi	r2,16
    6fec:	89400234 	orhi	r5,r17,8
    6ff0:	10bfffc4 	addi	r2,r2,-1
    6ff4:	b807883a 	mov	r3,r23
    6ff8:	288a703a 	and	r5,r5,r2
    6ffc:	4025883a 	mov	r18,r8
    7000:	003e8206 	br	6a0c <__alt_data_end+0xf0006a0c>

00007004 <__floatsidf>:
    7004:	defffd04 	addi	sp,sp,-12
    7008:	dfc00215 	stw	ra,8(sp)
    700c:	dc400115 	stw	r17,4(sp)
    7010:	dc000015 	stw	r16,0(sp)
    7014:	20002b26 	beq	r4,zero,70c4 <__floatsidf+0xc0>
    7018:	2023883a 	mov	r17,r4
    701c:	2020d7fa 	srli	r16,r4,31
    7020:	20002d16 	blt	r4,zero,70d8 <__floatsidf+0xd4>
    7024:	8809883a 	mov	r4,r17
    7028:	00073980 	call	7398 <__clzsi2>
    702c:	01410784 	movi	r5,1054
    7030:	288bc83a 	sub	r5,r5,r2
    7034:	01010cc4 	movi	r4,1075
    7038:	2149c83a 	sub	r4,r4,r5
    703c:	00c007c4 	movi	r3,31
    7040:	1900160e 	bge	r3,r4,709c <__floatsidf+0x98>
    7044:	00c104c4 	movi	r3,1043
    7048:	1947c83a 	sub	r3,r3,r5
    704c:	88c6983a 	sll	r3,r17,r3
    7050:	00800434 	movhi	r2,16
    7054:	10bfffc4 	addi	r2,r2,-1
    7058:	1886703a 	and	r3,r3,r2
    705c:	2941ffcc 	andi	r5,r5,2047
    7060:	800d883a 	mov	r6,r16
    7064:	0005883a 	mov	r2,zero
    7068:	280a953a 	slli	r5,r5,20
    706c:	31803fcc 	andi	r6,r6,255
    7070:	01000434 	movhi	r4,16
    7074:	300c97fa 	slli	r6,r6,31
    7078:	213fffc4 	addi	r4,r4,-1
    707c:	1906703a 	and	r3,r3,r4
    7080:	1946b03a 	or	r3,r3,r5
    7084:	1986b03a 	or	r3,r3,r6
    7088:	dfc00217 	ldw	ra,8(sp)
    708c:	dc400117 	ldw	r17,4(sp)
    7090:	dc000017 	ldw	r16,0(sp)
    7094:	dec00304 	addi	sp,sp,12
    7098:	f800283a 	ret
    709c:	00c002c4 	movi	r3,11
    70a0:	1887c83a 	sub	r3,r3,r2
    70a4:	88c6d83a 	srl	r3,r17,r3
    70a8:	8904983a 	sll	r2,r17,r4
    70ac:	01000434 	movhi	r4,16
    70b0:	213fffc4 	addi	r4,r4,-1
    70b4:	2941ffcc 	andi	r5,r5,2047
    70b8:	1906703a 	and	r3,r3,r4
    70bc:	800d883a 	mov	r6,r16
    70c0:	003fe906 	br	7068 <__alt_data_end+0xf0007068>
    70c4:	000d883a 	mov	r6,zero
    70c8:	000b883a 	mov	r5,zero
    70cc:	0007883a 	mov	r3,zero
    70d0:	0005883a 	mov	r2,zero
    70d4:	003fe406 	br	7068 <__alt_data_end+0xf0007068>
    70d8:	0123c83a 	sub	r17,zero,r4
    70dc:	003fd106 	br	7024 <__alt_data_end+0xf0007024>

000070e0 <__extendsfdf2>:
    70e0:	200ad5fa 	srli	r5,r4,23
    70e4:	defffd04 	addi	sp,sp,-12
    70e8:	dc400115 	stw	r17,4(sp)
    70ec:	29403fcc 	andi	r5,r5,255
    70f0:	29800044 	addi	r6,r5,1
    70f4:	04402034 	movhi	r17,128
    70f8:	dc000015 	stw	r16,0(sp)
    70fc:	8c7fffc4 	addi	r17,r17,-1
    7100:	dfc00215 	stw	ra,8(sp)
    7104:	31803fcc 	andi	r6,r6,255
    7108:	00800044 	movi	r2,1
    710c:	8922703a 	and	r17,r17,r4
    7110:	2020d7fa 	srli	r16,r4,31
    7114:	1180110e 	bge	r2,r6,715c <__extendsfdf2+0x7c>
    7118:	880cd0fa 	srli	r6,r17,3
    711c:	8822977a 	slli	r17,r17,29
    7120:	2940e004 	addi	r5,r5,896
    7124:	2941ffcc 	andi	r5,r5,2047
    7128:	2804953a 	slli	r2,r5,20
    712c:	01400434 	movhi	r5,16
    7130:	800697fa 	slli	r3,r16,31
    7134:	297fffc4 	addi	r5,r5,-1
    7138:	314a703a 	and	r5,r6,r5
    713c:	288ab03a 	or	r5,r5,r2
    7140:	28c6b03a 	or	r3,r5,r3
    7144:	8805883a 	mov	r2,r17
    7148:	dfc00217 	ldw	ra,8(sp)
    714c:	dc400117 	ldw	r17,4(sp)
    7150:	dc000017 	ldw	r16,0(sp)
    7154:	dec00304 	addi	sp,sp,12
    7158:	f800283a 	ret
    715c:	2800111e 	bne	r5,zero,71a4 <__extendsfdf2+0xc4>
    7160:	88001c26 	beq	r17,zero,71d4 <__extendsfdf2+0xf4>
    7164:	8809883a 	mov	r4,r17
    7168:	00073980 	call	7398 <__clzsi2>
    716c:	00c00284 	movi	r3,10
    7170:	18801b16 	blt	r3,r2,71e0 <__extendsfdf2+0x100>
    7174:	018002c4 	movi	r6,11
    7178:	308dc83a 	sub	r6,r6,r2
    717c:	11000544 	addi	r4,r2,21
    7180:	8986d83a 	srl	r3,r17,r6
    7184:	8922983a 	sll	r17,r17,r4
    7188:	0180e244 	movi	r6,905
    718c:	01400434 	movhi	r5,16
    7190:	3085c83a 	sub	r2,r6,r2
    7194:	297fffc4 	addi	r5,r5,-1
    7198:	194c703a 	and	r6,r3,r5
    719c:	1141ffcc 	andi	r5,r2,2047
    71a0:	003fe006 	br	7124 <__alt_data_end+0xf0007124>
    71a4:	88000826 	beq	r17,zero,71c8 <__extendsfdf2+0xe8>
    71a8:	880cd0fa 	srli	r6,r17,3
    71ac:	00800434 	movhi	r2,16
    71b0:	10bfffc4 	addi	r2,r2,-1
    71b4:	31800234 	orhi	r6,r6,8
    71b8:	8822977a 	slli	r17,r17,29
    71bc:	308c703a 	and	r6,r6,r2
    71c0:	0141ffc4 	movi	r5,2047
    71c4:	003fd706 	br	7124 <__alt_data_end+0xf0007124>
    71c8:	0141ffc4 	movi	r5,2047
    71cc:	000d883a 	mov	r6,zero
    71d0:	003fd406 	br	7124 <__alt_data_end+0xf0007124>
    71d4:	000b883a 	mov	r5,zero
    71d8:	000d883a 	mov	r6,zero
    71dc:	003fd106 	br	7124 <__alt_data_end+0xf0007124>
    71e0:	11bffd44 	addi	r6,r2,-11
    71e4:	8986983a 	sll	r3,r17,r6
    71e8:	0023883a 	mov	r17,zero
    71ec:	003fe606 	br	7188 <__alt_data_end+0xf0007188>

000071f0 <__truncdfsf2>:
    71f0:	2810d53a 	srli	r8,r5,20
    71f4:	01c00434 	movhi	r7,16
    71f8:	39ffffc4 	addi	r7,r7,-1
    71fc:	29ce703a 	and	r7,r5,r7
    7200:	4201ffcc 	andi	r8,r8,2047
    7204:	380e90fa 	slli	r7,r7,3
    7208:	200cd77a 	srli	r6,r4,29
    720c:	42400044 	addi	r9,r8,1
    7210:	4a41ffcc 	andi	r9,r9,2047
    7214:	00c00044 	movi	r3,1
    7218:	280ad7fa 	srli	r5,r5,31
    721c:	31ceb03a 	or	r7,r6,r7
    7220:	200490fa 	slli	r2,r4,3
    7224:	1a40230e 	bge	r3,r9,72b4 <__truncdfsf2+0xc4>
    7228:	40ff2004 	addi	r3,r8,-896
    722c:	01803f84 	movi	r6,254
    7230:	30c01516 	blt	r6,r3,7288 <__truncdfsf2+0x98>
    7234:	00c0380e 	bge	zero,r3,7318 <__truncdfsf2+0x128>
    7238:	200c91ba 	slli	r6,r4,6
    723c:	380e90fa 	slli	r7,r7,3
    7240:	1004d77a 	srli	r2,r2,29
    7244:	300cc03a 	cmpne	r6,r6,zero
    7248:	31ccb03a 	or	r6,r6,r7
    724c:	308cb03a 	or	r6,r6,r2
    7250:	308001cc 	andi	r2,r6,7
    7254:	10000426 	beq	r2,zero,7268 <__truncdfsf2+0x78>
    7258:	308003cc 	andi	r2,r6,15
    725c:	01000104 	movi	r4,4
    7260:	11000126 	beq	r2,r4,7268 <__truncdfsf2+0x78>
    7264:	31800104 	addi	r6,r6,4
    7268:	3081002c 	andhi	r2,r6,1024
    726c:	10001626 	beq	r2,zero,72c8 <__truncdfsf2+0xd8>
    7270:	18c00044 	addi	r3,r3,1
    7274:	00803fc4 	movi	r2,255
    7278:	18800326 	beq	r3,r2,7288 <__truncdfsf2+0x98>
    727c:	300c91ba 	slli	r6,r6,6
    7280:	300cd27a 	srli	r6,r6,9
    7284:	00000206 	br	7290 <__truncdfsf2+0xa0>
    7288:	00ffffc4 	movi	r3,-1
    728c:	000d883a 	mov	r6,zero
    7290:	18c03fcc 	andi	r3,r3,255
    7294:	180895fa 	slli	r4,r3,23
    7298:	00c02034 	movhi	r3,128
    729c:	280a97fa 	slli	r5,r5,31
    72a0:	18ffffc4 	addi	r3,r3,-1
    72a4:	30c6703a 	and	r3,r6,r3
    72a8:	1906b03a 	or	r3,r3,r4
    72ac:	1944b03a 	or	r2,r3,r5
    72b0:	f800283a 	ret
    72b4:	40000b1e 	bne	r8,zero,72e4 <__truncdfsf2+0xf4>
    72b8:	388cb03a 	or	r6,r7,r2
    72bc:	0007883a 	mov	r3,zero
    72c0:	30000426 	beq	r6,zero,72d4 <__truncdfsf2+0xe4>
    72c4:	01800144 	movi	r6,5
    72c8:	00803fc4 	movi	r2,255
    72cc:	300cd0fa 	srli	r6,r6,3
    72d0:	18800a26 	beq	r3,r2,72fc <__truncdfsf2+0x10c>
    72d4:	00802034 	movhi	r2,128
    72d8:	10bfffc4 	addi	r2,r2,-1
    72dc:	308c703a 	and	r6,r6,r2
    72e0:	003feb06 	br	7290 <__alt_data_end+0xf0007290>
    72e4:	3888b03a 	or	r4,r7,r2
    72e8:	203fe726 	beq	r4,zero,7288 <__alt_data_end+0xf0007288>
    72ec:	380c90fa 	slli	r6,r7,3
    72f0:	00c03fc4 	movi	r3,255
    72f4:	31808034 	orhi	r6,r6,512
    72f8:	003fd506 	br	7250 <__alt_data_end+0xf0007250>
    72fc:	303fe226 	beq	r6,zero,7288 <__alt_data_end+0xf0007288>
    7300:	00802034 	movhi	r2,128
    7304:	31801034 	orhi	r6,r6,64
    7308:	10bfffc4 	addi	r2,r2,-1
    730c:	00ffffc4 	movi	r3,-1
    7310:	308c703a 	and	r6,r6,r2
    7314:	003fde06 	br	7290 <__alt_data_end+0xf0007290>
    7318:	013ffa44 	movi	r4,-23
    731c:	19000e16 	blt	r3,r4,7358 <__truncdfsf2+0x168>
    7320:	01000784 	movi	r4,30
    7324:	20c9c83a 	sub	r4,r4,r3
    7328:	018007c4 	movi	r6,31
    732c:	39c02034 	orhi	r7,r7,128
    7330:	31000b16 	blt	r6,r4,7360 <__truncdfsf2+0x170>
    7334:	423f2084 	addi	r8,r8,-894
    7338:	120c983a 	sll	r6,r2,r8
    733c:	3a0e983a 	sll	r7,r7,r8
    7340:	1104d83a 	srl	r2,r2,r4
    7344:	300cc03a 	cmpne	r6,r6,zero
    7348:	31ceb03a 	or	r7,r6,r7
    734c:	388cb03a 	or	r6,r7,r2
    7350:	0007883a 	mov	r3,zero
    7354:	003fbe06 	br	7250 <__alt_data_end+0xf0007250>
    7358:	0007883a 	mov	r3,zero
    735c:	003fd906 	br	72c4 <__alt_data_end+0xf00072c4>
    7360:	01bfff84 	movi	r6,-2
    7364:	30cdc83a 	sub	r6,r6,r3
    7368:	00c00804 	movi	r3,32
    736c:	398cd83a 	srl	r6,r7,r6
    7370:	20c00726 	beq	r4,r3,7390 <__truncdfsf2+0x1a0>
    7374:	423f2884 	addi	r8,r8,-862
    7378:	3a0e983a 	sll	r7,r7,r8
    737c:	3884b03a 	or	r2,r7,r2
    7380:	1004c03a 	cmpne	r2,r2,zero
    7384:	118cb03a 	or	r6,r2,r6
    7388:	0007883a 	mov	r3,zero
    738c:	003fb006 	br	7250 <__alt_data_end+0xf0007250>
    7390:	000f883a 	mov	r7,zero
    7394:	003ff906 	br	737c <__alt_data_end+0xf000737c>

00007398 <__clzsi2>:
    7398:	00bfffd4 	movui	r2,65535
    739c:	11000536 	bltu	r2,r4,73b4 <__clzsi2+0x1c>
    73a0:	00803fc4 	movi	r2,255
    73a4:	11000f36 	bltu	r2,r4,73e4 <__clzsi2+0x4c>
    73a8:	00800804 	movi	r2,32
    73ac:	0007883a 	mov	r3,zero
    73b0:	00000506 	br	73c8 <__clzsi2+0x30>
    73b4:	00804034 	movhi	r2,256
    73b8:	10bfffc4 	addi	r2,r2,-1
    73bc:	11000c2e 	bgeu	r2,r4,73f0 <__clzsi2+0x58>
    73c0:	00800204 	movi	r2,8
    73c4:	00c00604 	movi	r3,24
    73c8:	20c8d83a 	srl	r4,r4,r3
    73cc:	00c20034 	movhi	r3,2048
    73d0:	18c04cc4 	addi	r3,r3,307
    73d4:	1909883a 	add	r4,r3,r4
    73d8:	20c00003 	ldbu	r3,0(r4)
    73dc:	10c5c83a 	sub	r2,r2,r3
    73e0:	f800283a 	ret
    73e4:	00800604 	movi	r2,24
    73e8:	00c00204 	movi	r3,8
    73ec:	003ff606 	br	73c8 <__alt_data_end+0xf00073c8>
    73f0:	00800404 	movi	r2,16
    73f4:	1007883a 	mov	r3,r2
    73f8:	003ff306 	br	73c8 <__alt_data_end+0xf00073c8>

000073fc <__divsi3>:
    73fc:	20001b16 	blt	r4,zero,746c <__divsi3+0x70>
    7400:	000f883a 	mov	r7,zero
    7404:	28001616 	blt	r5,zero,7460 <__divsi3+0x64>
    7408:	200d883a 	mov	r6,r4
    740c:	29001a2e 	bgeu	r5,r4,7478 <__divsi3+0x7c>
    7410:	00800804 	movi	r2,32
    7414:	00c00044 	movi	r3,1
    7418:	00000106 	br	7420 <__divsi3+0x24>
    741c:	10000d26 	beq	r2,zero,7454 <__divsi3+0x58>
    7420:	294b883a 	add	r5,r5,r5
    7424:	10bfffc4 	addi	r2,r2,-1
    7428:	18c7883a 	add	r3,r3,r3
    742c:	293ffb36 	bltu	r5,r4,741c <__alt_data_end+0xf000741c>
    7430:	0005883a 	mov	r2,zero
    7434:	18000726 	beq	r3,zero,7454 <__divsi3+0x58>
    7438:	0005883a 	mov	r2,zero
    743c:	31400236 	bltu	r6,r5,7448 <__divsi3+0x4c>
    7440:	314dc83a 	sub	r6,r6,r5
    7444:	10c4b03a 	or	r2,r2,r3
    7448:	1806d07a 	srli	r3,r3,1
    744c:	280ad07a 	srli	r5,r5,1
    7450:	183ffa1e 	bne	r3,zero,743c <__alt_data_end+0xf000743c>
    7454:	38000126 	beq	r7,zero,745c <__divsi3+0x60>
    7458:	0085c83a 	sub	r2,zero,r2
    745c:	f800283a 	ret
    7460:	014bc83a 	sub	r5,zero,r5
    7464:	39c0005c 	xori	r7,r7,1
    7468:	003fe706 	br	7408 <__alt_data_end+0xf0007408>
    746c:	0109c83a 	sub	r4,zero,r4
    7470:	01c00044 	movi	r7,1
    7474:	003fe306 	br	7404 <__alt_data_end+0xf0007404>
    7478:	00c00044 	movi	r3,1
    747c:	003fee06 	br	7438 <__alt_data_end+0xf0007438>

00007480 <__modsi3>:
    7480:	20001716 	blt	r4,zero,74e0 <__modsi3+0x60>
    7484:	000f883a 	mov	r7,zero
    7488:	2005883a 	mov	r2,r4
    748c:	28001216 	blt	r5,zero,74d8 <__modsi3+0x58>
    7490:	2900162e 	bgeu	r5,r4,74ec <__modsi3+0x6c>
    7494:	01800804 	movi	r6,32
    7498:	00c00044 	movi	r3,1
    749c:	00000106 	br	74a4 <__modsi3+0x24>
    74a0:	30000a26 	beq	r6,zero,74cc <__modsi3+0x4c>
    74a4:	294b883a 	add	r5,r5,r5
    74a8:	31bfffc4 	addi	r6,r6,-1
    74ac:	18c7883a 	add	r3,r3,r3
    74b0:	293ffb36 	bltu	r5,r4,74a0 <__alt_data_end+0xf00074a0>
    74b4:	18000526 	beq	r3,zero,74cc <__modsi3+0x4c>
    74b8:	1806d07a 	srli	r3,r3,1
    74bc:	11400136 	bltu	r2,r5,74c4 <__modsi3+0x44>
    74c0:	1145c83a 	sub	r2,r2,r5
    74c4:	280ad07a 	srli	r5,r5,1
    74c8:	183ffb1e 	bne	r3,zero,74b8 <__alt_data_end+0xf00074b8>
    74cc:	38000126 	beq	r7,zero,74d4 <__modsi3+0x54>
    74d0:	0085c83a 	sub	r2,zero,r2
    74d4:	f800283a 	ret
    74d8:	014bc83a 	sub	r5,zero,r5
    74dc:	003fec06 	br	7490 <__alt_data_end+0xf0007490>
    74e0:	0109c83a 	sub	r4,zero,r4
    74e4:	01c00044 	movi	r7,1
    74e8:	003fe706 	br	7488 <__alt_data_end+0xf0007488>
    74ec:	00c00044 	movi	r3,1
    74f0:	003ff106 	br	74b8 <__alt_data_end+0xf00074b8>

000074f4 <__udivsi3>:
    74f4:	200d883a 	mov	r6,r4
    74f8:	2900152e 	bgeu	r5,r4,7550 <__udivsi3+0x5c>
    74fc:	28001416 	blt	r5,zero,7550 <__udivsi3+0x5c>
    7500:	00800804 	movi	r2,32
    7504:	00c00044 	movi	r3,1
    7508:	00000206 	br	7514 <__udivsi3+0x20>
    750c:	10000e26 	beq	r2,zero,7548 <__udivsi3+0x54>
    7510:	28000516 	blt	r5,zero,7528 <__udivsi3+0x34>
    7514:	294b883a 	add	r5,r5,r5
    7518:	10bfffc4 	addi	r2,r2,-1
    751c:	18c7883a 	add	r3,r3,r3
    7520:	293ffa36 	bltu	r5,r4,750c <__alt_data_end+0xf000750c>
    7524:	18000826 	beq	r3,zero,7548 <__udivsi3+0x54>
    7528:	0005883a 	mov	r2,zero
    752c:	31400236 	bltu	r6,r5,7538 <__udivsi3+0x44>
    7530:	314dc83a 	sub	r6,r6,r5
    7534:	10c4b03a 	or	r2,r2,r3
    7538:	1806d07a 	srli	r3,r3,1
    753c:	280ad07a 	srli	r5,r5,1
    7540:	183ffa1e 	bne	r3,zero,752c <__alt_data_end+0xf000752c>
    7544:	f800283a 	ret
    7548:	0005883a 	mov	r2,zero
    754c:	f800283a 	ret
    7550:	00c00044 	movi	r3,1
    7554:	003ff406 	br	7528 <__alt_data_end+0xf0007528>

00007558 <__umodsi3>:
    7558:	2005883a 	mov	r2,r4
    755c:	2900122e 	bgeu	r5,r4,75a8 <__umodsi3+0x50>
    7560:	28001116 	blt	r5,zero,75a8 <__umodsi3+0x50>
    7564:	01800804 	movi	r6,32
    7568:	00c00044 	movi	r3,1
    756c:	00000206 	br	7578 <__umodsi3+0x20>
    7570:	30000c26 	beq	r6,zero,75a4 <__umodsi3+0x4c>
    7574:	28000516 	blt	r5,zero,758c <__umodsi3+0x34>
    7578:	294b883a 	add	r5,r5,r5
    757c:	31bfffc4 	addi	r6,r6,-1
    7580:	18c7883a 	add	r3,r3,r3
    7584:	293ffa36 	bltu	r5,r4,7570 <__alt_data_end+0xf0007570>
    7588:	18000626 	beq	r3,zero,75a4 <__umodsi3+0x4c>
    758c:	1806d07a 	srli	r3,r3,1
    7590:	11400136 	bltu	r2,r5,7598 <__umodsi3+0x40>
    7594:	1145c83a 	sub	r2,r2,r5
    7598:	280ad07a 	srli	r5,r5,1
    759c:	183ffb1e 	bne	r3,zero,758c <__alt_data_end+0xf000758c>
    75a0:	f800283a 	ret
    75a4:	f800283a 	ret
    75a8:	00c00044 	movi	r3,1
    75ac:	003ff706 	br	758c <__alt_data_end+0xf000758c>

000075b0 <memcmp>:
    75b0:	01c000c4 	movi	r7,3
    75b4:	3980192e 	bgeu	r7,r6,761c <memcmp+0x6c>
    75b8:	2144b03a 	or	r2,r4,r5
    75bc:	11c4703a 	and	r2,r2,r7
    75c0:	10000f26 	beq	r2,zero,7600 <memcmp+0x50>
    75c4:	20800003 	ldbu	r2,0(r4)
    75c8:	28c00003 	ldbu	r3,0(r5)
    75cc:	10c0151e 	bne	r2,r3,7624 <memcmp+0x74>
    75d0:	31bfff84 	addi	r6,r6,-2
    75d4:	01ffffc4 	movi	r7,-1
    75d8:	00000406 	br	75ec <memcmp+0x3c>
    75dc:	20800003 	ldbu	r2,0(r4)
    75e0:	28c00003 	ldbu	r3,0(r5)
    75e4:	31bfffc4 	addi	r6,r6,-1
    75e8:	10c00e1e 	bne	r2,r3,7624 <memcmp+0x74>
    75ec:	21000044 	addi	r4,r4,1
    75f0:	29400044 	addi	r5,r5,1
    75f4:	31fff91e 	bne	r6,r7,75dc <__alt_data_end+0xf00075dc>
    75f8:	0005883a 	mov	r2,zero
    75fc:	f800283a 	ret
    7600:	20c00017 	ldw	r3,0(r4)
    7604:	28800017 	ldw	r2,0(r5)
    7608:	18bfee1e 	bne	r3,r2,75c4 <__alt_data_end+0xf00075c4>
    760c:	31bfff04 	addi	r6,r6,-4
    7610:	21000104 	addi	r4,r4,4
    7614:	29400104 	addi	r5,r5,4
    7618:	39bff936 	bltu	r7,r6,7600 <__alt_data_end+0xf0007600>
    761c:	303fe91e 	bne	r6,zero,75c4 <__alt_data_end+0xf00075c4>
    7620:	003ff506 	br	75f8 <__alt_data_end+0xf00075f8>
    7624:	10c5c83a 	sub	r2,r2,r3
    7628:	f800283a 	ret

0000762c <memcpy>:
    762c:	defffd04 	addi	sp,sp,-12
    7630:	dfc00215 	stw	ra,8(sp)
    7634:	dc400115 	stw	r17,4(sp)
    7638:	dc000015 	stw	r16,0(sp)
    763c:	00c003c4 	movi	r3,15
    7640:	2005883a 	mov	r2,r4
    7644:	1980452e 	bgeu	r3,r6,775c <memcpy+0x130>
    7648:	2906b03a 	or	r3,r5,r4
    764c:	18c000cc 	andi	r3,r3,3
    7650:	1800441e 	bne	r3,zero,7764 <memcpy+0x138>
    7654:	347ffc04 	addi	r17,r6,-16
    7658:	8822d13a 	srli	r17,r17,4
    765c:	28c00104 	addi	r3,r5,4
    7660:	23400104 	addi	r13,r4,4
    7664:	8820913a 	slli	r16,r17,4
    7668:	2b000204 	addi	r12,r5,8
    766c:	22c00204 	addi	r11,r4,8
    7670:	84000504 	addi	r16,r16,20
    7674:	2a800304 	addi	r10,r5,12
    7678:	22400304 	addi	r9,r4,12
    767c:	2c21883a 	add	r16,r5,r16
    7680:	2811883a 	mov	r8,r5
    7684:	200f883a 	mov	r7,r4
    7688:	41000017 	ldw	r4,0(r8)
    768c:	1fc00017 	ldw	ra,0(r3)
    7690:	63c00017 	ldw	r15,0(r12)
    7694:	39000015 	stw	r4,0(r7)
    7698:	53800017 	ldw	r14,0(r10)
    769c:	6fc00015 	stw	ra,0(r13)
    76a0:	5bc00015 	stw	r15,0(r11)
    76a4:	4b800015 	stw	r14,0(r9)
    76a8:	18c00404 	addi	r3,r3,16
    76ac:	39c00404 	addi	r7,r7,16
    76b0:	42000404 	addi	r8,r8,16
    76b4:	6b400404 	addi	r13,r13,16
    76b8:	63000404 	addi	r12,r12,16
    76bc:	5ac00404 	addi	r11,r11,16
    76c0:	52800404 	addi	r10,r10,16
    76c4:	4a400404 	addi	r9,r9,16
    76c8:	1c3fef1e 	bne	r3,r16,7688 <__alt_data_end+0xf0007688>
    76cc:	89c00044 	addi	r7,r17,1
    76d0:	380e913a 	slli	r7,r7,4
    76d4:	310003cc 	andi	r4,r6,15
    76d8:	02c000c4 	movi	r11,3
    76dc:	11c7883a 	add	r3,r2,r7
    76e0:	29cb883a 	add	r5,r5,r7
    76e4:	5900212e 	bgeu	r11,r4,776c <memcpy+0x140>
    76e8:	1813883a 	mov	r9,r3
    76ec:	2811883a 	mov	r8,r5
    76f0:	200f883a 	mov	r7,r4
    76f4:	42800017 	ldw	r10,0(r8)
    76f8:	4a400104 	addi	r9,r9,4
    76fc:	39ffff04 	addi	r7,r7,-4
    7700:	4abfff15 	stw	r10,-4(r9)
    7704:	42000104 	addi	r8,r8,4
    7708:	59fffa36 	bltu	r11,r7,76f4 <__alt_data_end+0xf00076f4>
    770c:	213fff04 	addi	r4,r4,-4
    7710:	2008d0ba 	srli	r4,r4,2
    7714:	318000cc 	andi	r6,r6,3
    7718:	21000044 	addi	r4,r4,1
    771c:	2109883a 	add	r4,r4,r4
    7720:	2109883a 	add	r4,r4,r4
    7724:	1907883a 	add	r3,r3,r4
    7728:	290b883a 	add	r5,r5,r4
    772c:	30000626 	beq	r6,zero,7748 <memcpy+0x11c>
    7730:	198d883a 	add	r6,r3,r6
    7734:	29c00003 	ldbu	r7,0(r5)
    7738:	18c00044 	addi	r3,r3,1
    773c:	29400044 	addi	r5,r5,1
    7740:	19ffffc5 	stb	r7,-1(r3)
    7744:	19bffb1e 	bne	r3,r6,7734 <__alt_data_end+0xf0007734>
    7748:	dfc00217 	ldw	ra,8(sp)
    774c:	dc400117 	ldw	r17,4(sp)
    7750:	dc000017 	ldw	r16,0(sp)
    7754:	dec00304 	addi	sp,sp,12
    7758:	f800283a 	ret
    775c:	2007883a 	mov	r3,r4
    7760:	003ff206 	br	772c <__alt_data_end+0xf000772c>
    7764:	2007883a 	mov	r3,r4
    7768:	003ff106 	br	7730 <__alt_data_end+0xf0007730>
    776c:	200d883a 	mov	r6,r4
    7770:	003fee06 	br	772c <__alt_data_end+0xf000772c>

00007774 <memset>:
    7774:	20c000cc 	andi	r3,r4,3
    7778:	2005883a 	mov	r2,r4
    777c:	18004426 	beq	r3,zero,7890 <memset+0x11c>
    7780:	31ffffc4 	addi	r7,r6,-1
    7784:	30004026 	beq	r6,zero,7888 <memset+0x114>
    7788:	2813883a 	mov	r9,r5
    778c:	200d883a 	mov	r6,r4
    7790:	2007883a 	mov	r3,r4
    7794:	00000406 	br	77a8 <memset+0x34>
    7798:	3a3fffc4 	addi	r8,r7,-1
    779c:	31800044 	addi	r6,r6,1
    77a0:	38003926 	beq	r7,zero,7888 <memset+0x114>
    77a4:	400f883a 	mov	r7,r8
    77a8:	18c00044 	addi	r3,r3,1
    77ac:	32400005 	stb	r9,0(r6)
    77b0:	1a0000cc 	andi	r8,r3,3
    77b4:	403ff81e 	bne	r8,zero,7798 <__alt_data_end+0xf0007798>
    77b8:	010000c4 	movi	r4,3
    77bc:	21c02d2e 	bgeu	r4,r7,7874 <memset+0x100>
    77c0:	29003fcc 	andi	r4,r5,255
    77c4:	200c923a 	slli	r6,r4,8
    77c8:	3108b03a 	or	r4,r6,r4
    77cc:	200c943a 	slli	r6,r4,16
    77d0:	218cb03a 	or	r6,r4,r6
    77d4:	010003c4 	movi	r4,15
    77d8:	21c0182e 	bgeu	r4,r7,783c <memset+0xc8>
    77dc:	3b3ffc04 	addi	r12,r7,-16
    77e0:	6018d13a 	srli	r12,r12,4
    77e4:	1a000104 	addi	r8,r3,4
    77e8:	1ac00204 	addi	r11,r3,8
    77ec:	6008913a 	slli	r4,r12,4
    77f0:	1a800304 	addi	r10,r3,12
    77f4:	1813883a 	mov	r9,r3
    77f8:	21000504 	addi	r4,r4,20
    77fc:	1909883a 	add	r4,r3,r4
    7800:	49800015 	stw	r6,0(r9)
    7804:	41800015 	stw	r6,0(r8)
    7808:	59800015 	stw	r6,0(r11)
    780c:	51800015 	stw	r6,0(r10)
    7810:	42000404 	addi	r8,r8,16
    7814:	4a400404 	addi	r9,r9,16
    7818:	5ac00404 	addi	r11,r11,16
    781c:	52800404 	addi	r10,r10,16
    7820:	413ff71e 	bne	r8,r4,7800 <__alt_data_end+0xf0007800>
    7824:	63000044 	addi	r12,r12,1
    7828:	6018913a 	slli	r12,r12,4
    782c:	39c003cc 	andi	r7,r7,15
    7830:	010000c4 	movi	r4,3
    7834:	1b07883a 	add	r3,r3,r12
    7838:	21c00e2e 	bgeu	r4,r7,7874 <memset+0x100>
    783c:	1813883a 	mov	r9,r3
    7840:	3811883a 	mov	r8,r7
    7844:	010000c4 	movi	r4,3
    7848:	49800015 	stw	r6,0(r9)
    784c:	423fff04 	addi	r8,r8,-4
    7850:	4a400104 	addi	r9,r9,4
    7854:	223ffc36 	bltu	r4,r8,7848 <__alt_data_end+0xf0007848>
    7858:	393fff04 	addi	r4,r7,-4
    785c:	2008d0ba 	srli	r4,r4,2
    7860:	39c000cc 	andi	r7,r7,3
    7864:	21000044 	addi	r4,r4,1
    7868:	2109883a 	add	r4,r4,r4
    786c:	2109883a 	add	r4,r4,r4
    7870:	1907883a 	add	r3,r3,r4
    7874:	38000526 	beq	r7,zero,788c <memset+0x118>
    7878:	19cf883a 	add	r7,r3,r7
    787c:	19400005 	stb	r5,0(r3)
    7880:	18c00044 	addi	r3,r3,1
    7884:	38fffd1e 	bne	r7,r3,787c <__alt_data_end+0xf000787c>
    7888:	f800283a 	ret
    788c:	f800283a 	ret
    7890:	2007883a 	mov	r3,r4
    7894:	300f883a 	mov	r7,r6
    7898:	003fc706 	br	77b8 <__alt_data_end+0xf00077b8>

0000789c <_printf_r>:
    789c:	defffd04 	addi	sp,sp,-12
    78a0:	2805883a 	mov	r2,r5
    78a4:	dfc00015 	stw	ra,0(sp)
    78a8:	d9800115 	stw	r6,4(sp)
    78ac:	d9c00215 	stw	r7,8(sp)
    78b0:	21400217 	ldw	r5,8(r4)
    78b4:	d9c00104 	addi	r7,sp,4
    78b8:	100d883a 	mov	r6,r2
    78bc:	0007a740 	call	7a74 <___vfprintf_internal_r>
    78c0:	dfc00017 	ldw	ra,0(sp)
    78c4:	dec00304 	addi	sp,sp,12
    78c8:	f800283a 	ret

000078cc <printf>:
    78cc:	defffc04 	addi	sp,sp,-16
    78d0:	dfc00015 	stw	ra,0(sp)
    78d4:	d9400115 	stw	r5,4(sp)
    78d8:	d9800215 	stw	r6,8(sp)
    78dc:	d9c00315 	stw	r7,12(sp)
    78e0:	00820034 	movhi	r2,2048
    78e4:	108ab104 	addi	r2,r2,10948
    78e8:	10800017 	ldw	r2,0(r2)
    78ec:	200b883a 	mov	r5,r4
    78f0:	d9800104 	addi	r6,sp,4
    78f4:	11000217 	ldw	r4,8(r2)
    78f8:	0009c6c0 	call	9c6c <__vfprintf_internal>
    78fc:	dfc00017 	ldw	ra,0(sp)
    7900:	dec00404 	addi	sp,sp,16
    7904:	f800283a 	ret

00007908 <_puts_r>:
    7908:	defff604 	addi	sp,sp,-40
    790c:	dc000715 	stw	r16,28(sp)
    7910:	2021883a 	mov	r16,r4
    7914:	2809883a 	mov	r4,r5
    7918:	dc400815 	stw	r17,32(sp)
    791c:	dfc00915 	stw	ra,36(sp)
    7920:	2823883a 	mov	r17,r5
    7924:	00079dc0 	call	79dc <strlen>
    7928:	10c00044 	addi	r3,r2,1
    792c:	d8800115 	stw	r2,4(sp)
    7930:	00820034 	movhi	r2,2048
    7934:	10808d04 	addi	r2,r2,564
    7938:	d8800215 	stw	r2,8(sp)
    793c:	00800044 	movi	r2,1
    7940:	d8800315 	stw	r2,12(sp)
    7944:	00800084 	movi	r2,2
    7948:	dc400015 	stw	r17,0(sp)
    794c:	d8c00615 	stw	r3,24(sp)
    7950:	dec00415 	stw	sp,16(sp)
    7954:	d8800515 	stw	r2,20(sp)
    7958:	80000226 	beq	r16,zero,7964 <_puts_r+0x5c>
    795c:	80800e17 	ldw	r2,56(r16)
    7960:	10001426 	beq	r2,zero,79b4 <_puts_r+0xac>
    7964:	81400217 	ldw	r5,8(r16)
    7968:	2880030b 	ldhu	r2,12(r5)
    796c:	10c8000c 	andi	r3,r2,8192
    7970:	1800061e 	bne	r3,zero,798c <_puts_r+0x84>
    7974:	29001917 	ldw	r4,100(r5)
    7978:	00f7ffc4 	movi	r3,-8193
    797c:	10880014 	ori	r2,r2,8192
    7980:	20c6703a 	and	r3,r4,r3
    7984:	2880030d 	sth	r2,12(r5)
    7988:	28c01915 	stw	r3,100(r5)
    798c:	d9800404 	addi	r6,sp,16
    7990:	8009883a 	mov	r4,r16
    7994:	000c19c0 	call	c19c <__sfvwrite_r>
    7998:	1000091e 	bne	r2,zero,79c0 <_puts_r+0xb8>
    799c:	00800284 	movi	r2,10
    79a0:	dfc00917 	ldw	ra,36(sp)
    79a4:	dc400817 	ldw	r17,32(sp)
    79a8:	dc000717 	ldw	r16,28(sp)
    79ac:	dec00a04 	addi	sp,sp,40
    79b0:	f800283a 	ret
    79b4:	8009883a 	mov	r4,r16
    79b8:	000bd180 	call	bd18 <__sinit>
    79bc:	003fe906 	br	7964 <__alt_data_end+0xf0007964>
    79c0:	00bfffc4 	movi	r2,-1
    79c4:	003ff606 	br	79a0 <__alt_data_end+0xf00079a0>

000079c8 <puts>:
    79c8:	00820034 	movhi	r2,2048
    79cc:	108ab104 	addi	r2,r2,10948
    79d0:	200b883a 	mov	r5,r4
    79d4:	11000017 	ldw	r4,0(r2)
    79d8:	00079081 	jmpi	7908 <_puts_r>

000079dc <strlen>:
    79dc:	208000cc 	andi	r2,r4,3
    79e0:	10002026 	beq	r2,zero,7a64 <strlen+0x88>
    79e4:	20800007 	ldb	r2,0(r4)
    79e8:	10002026 	beq	r2,zero,7a6c <strlen+0x90>
    79ec:	2005883a 	mov	r2,r4
    79f0:	00000206 	br	79fc <strlen+0x20>
    79f4:	10c00007 	ldb	r3,0(r2)
    79f8:	18001826 	beq	r3,zero,7a5c <strlen+0x80>
    79fc:	10800044 	addi	r2,r2,1
    7a00:	10c000cc 	andi	r3,r2,3
    7a04:	183ffb1e 	bne	r3,zero,79f4 <__alt_data_end+0xf00079f4>
    7a08:	10c00017 	ldw	r3,0(r2)
    7a0c:	01ffbff4 	movhi	r7,65279
    7a10:	39ffbfc4 	addi	r7,r7,-257
    7a14:	00ca303a 	nor	r5,zero,r3
    7a18:	01a02074 	movhi	r6,32897
    7a1c:	19c7883a 	add	r3,r3,r7
    7a20:	31a02004 	addi	r6,r6,-32640
    7a24:	1946703a 	and	r3,r3,r5
    7a28:	1986703a 	and	r3,r3,r6
    7a2c:	1800091e 	bne	r3,zero,7a54 <strlen+0x78>
    7a30:	10800104 	addi	r2,r2,4
    7a34:	10c00017 	ldw	r3,0(r2)
    7a38:	19cb883a 	add	r5,r3,r7
    7a3c:	00c6303a 	nor	r3,zero,r3
    7a40:	28c6703a 	and	r3,r5,r3
    7a44:	1986703a 	and	r3,r3,r6
    7a48:	183ff926 	beq	r3,zero,7a30 <__alt_data_end+0xf0007a30>
    7a4c:	00000106 	br	7a54 <strlen+0x78>
    7a50:	10800044 	addi	r2,r2,1
    7a54:	10c00007 	ldb	r3,0(r2)
    7a58:	183ffd1e 	bne	r3,zero,7a50 <__alt_data_end+0xf0007a50>
    7a5c:	1105c83a 	sub	r2,r2,r4
    7a60:	f800283a 	ret
    7a64:	2005883a 	mov	r2,r4
    7a68:	003fe706 	br	7a08 <__alt_data_end+0xf0007a08>
    7a6c:	0005883a 	mov	r2,zero
    7a70:	f800283a 	ret

00007a74 <___vfprintf_internal_r>:
    7a74:	deffb804 	addi	sp,sp,-288
    7a78:	dfc04715 	stw	ra,284(sp)
    7a7c:	ddc04515 	stw	r23,276(sp)
    7a80:	dd404315 	stw	r21,268(sp)
    7a84:	d9002c15 	stw	r4,176(sp)
    7a88:	282f883a 	mov	r23,r5
    7a8c:	302b883a 	mov	r21,r6
    7a90:	d9c02d15 	stw	r7,180(sp)
    7a94:	df004615 	stw	fp,280(sp)
    7a98:	dd804415 	stw	r22,272(sp)
    7a9c:	dd004215 	stw	r20,264(sp)
    7aa0:	dcc04115 	stw	r19,260(sp)
    7aa4:	dc804015 	stw	r18,256(sp)
    7aa8:	dc403f15 	stw	r17,252(sp)
    7aac:	dc003e15 	stw	r16,248(sp)
    7ab0:	000c88c0 	call	c88c <_localeconv_r>
    7ab4:	10800017 	ldw	r2,0(r2)
    7ab8:	1009883a 	mov	r4,r2
    7abc:	d8803415 	stw	r2,208(sp)
    7ac0:	00079dc0 	call	79dc <strlen>
    7ac4:	d8803715 	stw	r2,220(sp)
    7ac8:	d8802c17 	ldw	r2,176(sp)
    7acc:	10000226 	beq	r2,zero,7ad8 <___vfprintf_internal_r+0x64>
    7ad0:	10800e17 	ldw	r2,56(r2)
    7ad4:	1000f926 	beq	r2,zero,7ebc <___vfprintf_internal_r+0x448>
    7ad8:	b880030b 	ldhu	r2,12(r23)
    7adc:	10c8000c 	andi	r3,r2,8192
    7ae0:	1800061e 	bne	r3,zero,7afc <___vfprintf_internal_r+0x88>
    7ae4:	b9001917 	ldw	r4,100(r23)
    7ae8:	00f7ffc4 	movi	r3,-8193
    7aec:	10880014 	ori	r2,r2,8192
    7af0:	20c6703a 	and	r3,r4,r3
    7af4:	b880030d 	sth	r2,12(r23)
    7af8:	b8c01915 	stw	r3,100(r23)
    7afc:	10c0020c 	andi	r3,r2,8
    7b00:	1800c126 	beq	r3,zero,7e08 <___vfprintf_internal_r+0x394>
    7b04:	b8c00417 	ldw	r3,16(r23)
    7b08:	1800bf26 	beq	r3,zero,7e08 <___vfprintf_internal_r+0x394>
    7b0c:	1080068c 	andi	r2,r2,26
    7b10:	00c00284 	movi	r3,10
    7b14:	10c0c426 	beq	r2,r3,7e28 <___vfprintf_internal_r+0x3b4>
    7b18:	d8c00404 	addi	r3,sp,16
    7b1c:	05020034 	movhi	r20,2048
    7b20:	d9001e04 	addi	r4,sp,120
    7b24:	a5009e84 	addi	r20,r20,634
    7b28:	d8c01e15 	stw	r3,120(sp)
    7b2c:	d8002015 	stw	zero,128(sp)
    7b30:	d8001f15 	stw	zero,124(sp)
    7b34:	d8003315 	stw	zero,204(sp)
    7b38:	d8003615 	stw	zero,216(sp)
    7b3c:	d8003815 	stw	zero,224(sp)
    7b40:	1811883a 	mov	r8,r3
    7b44:	d8003915 	stw	zero,228(sp)
    7b48:	d8003a15 	stw	zero,232(sp)
    7b4c:	d8002f15 	stw	zero,188(sp)
    7b50:	d9002815 	stw	r4,160(sp)
    7b54:	a8800007 	ldb	r2,0(r21)
    7b58:	10027b26 	beq	r2,zero,8548 <___vfprintf_internal_r+0xad4>
    7b5c:	00c00944 	movi	r3,37
    7b60:	a821883a 	mov	r16,r21
    7b64:	10c0021e 	bne	r2,r3,7b70 <___vfprintf_internal_r+0xfc>
    7b68:	00001406 	br	7bbc <___vfprintf_internal_r+0x148>
    7b6c:	10c00326 	beq	r2,r3,7b7c <___vfprintf_internal_r+0x108>
    7b70:	84000044 	addi	r16,r16,1
    7b74:	80800007 	ldb	r2,0(r16)
    7b78:	103ffc1e 	bne	r2,zero,7b6c <__alt_data_end+0xf0007b6c>
    7b7c:	8563c83a 	sub	r17,r16,r21
    7b80:	88000e26 	beq	r17,zero,7bbc <___vfprintf_internal_r+0x148>
    7b84:	d8c02017 	ldw	r3,128(sp)
    7b88:	d8801f17 	ldw	r2,124(sp)
    7b8c:	45400015 	stw	r21,0(r8)
    7b90:	1c47883a 	add	r3,r3,r17
    7b94:	10800044 	addi	r2,r2,1
    7b98:	d8c02015 	stw	r3,128(sp)
    7b9c:	44400115 	stw	r17,4(r8)
    7ba0:	d8801f15 	stw	r2,124(sp)
    7ba4:	00c001c4 	movi	r3,7
    7ba8:	1880a716 	blt	r3,r2,7e48 <___vfprintf_internal_r+0x3d4>
    7bac:	42000204 	addi	r8,r8,8
    7bb0:	d9402f17 	ldw	r5,188(sp)
    7bb4:	2c4b883a 	add	r5,r5,r17
    7bb8:	d9402f15 	stw	r5,188(sp)
    7bbc:	80800007 	ldb	r2,0(r16)
    7bc0:	1000a826 	beq	r2,zero,7e64 <___vfprintf_internal_r+0x3f0>
    7bc4:	84400047 	ldb	r17,1(r16)
    7bc8:	00bfffc4 	movi	r2,-1
    7bcc:	85400044 	addi	r21,r16,1
    7bd0:	d8002785 	stb	zero,158(sp)
    7bd4:	0007883a 	mov	r3,zero
    7bd8:	000f883a 	mov	r7,zero
    7bdc:	d8802915 	stw	r2,164(sp)
    7be0:	d8003115 	stw	zero,196(sp)
    7be4:	0025883a 	mov	r18,zero
    7be8:	01401604 	movi	r5,88
    7bec:	01800244 	movi	r6,9
    7bf0:	02800a84 	movi	r10,42
    7bf4:	02401b04 	movi	r9,108
    7bf8:	ad400044 	addi	r21,r21,1
    7bfc:	88bff804 	addi	r2,r17,-32
    7c00:	28830436 	bltu	r5,r2,8814 <___vfprintf_internal_r+0xda0>
    7c04:	100490ba 	slli	r2,r2,2
    7c08:	01000034 	movhi	r4,0
    7c0c:	211f0704 	addi	r4,r4,31772
    7c10:	1105883a 	add	r2,r2,r4
    7c14:	10800017 	ldw	r2,0(r2)
    7c18:	1000683a 	jmp	r2
    7c1c:	00008734 	movhi	zero,540
    7c20:	00008814 	movui	zero,544
    7c24:	00008814 	movui	zero,544
    7c28:	00008754 	movui	zero,541
    7c2c:	00008814 	movui	zero,544
    7c30:	00008814 	movui	zero,544
    7c34:	00008814 	movui	zero,544
    7c38:	00008814 	movui	zero,544
    7c3c:	00008814 	movui	zero,544
    7c40:	00008814 	movui	zero,544
    7c44:	00007ec8 	cmpgei	zero,zero,507
    7c48:	00008670 	cmpltui	zero,zero,537
    7c4c:	00008814 	movui	zero,544
    7c50:	00007d90 	cmplti	zero,zero,502
    7c54:	00007ef0 	cmpltui	zero,zero,507
    7c58:	00008814 	movui	zero,544
    7c5c:	00007f30 	cmpltui	zero,zero,508
    7c60:	00007f3c 	xorhi	zero,zero,508
    7c64:	00007f3c 	xorhi	zero,zero,508
    7c68:	00007f3c 	xorhi	zero,zero,508
    7c6c:	00007f3c 	xorhi	zero,zero,508
    7c70:	00007f3c 	xorhi	zero,zero,508
    7c74:	00007f3c 	xorhi	zero,zero,508
    7c78:	00007f3c 	xorhi	zero,zero,508
    7c7c:	00007f3c 	xorhi	zero,zero,508
    7c80:	00007f3c 	xorhi	zero,zero,508
    7c84:	00008814 	movui	zero,544
    7c88:	00008814 	movui	zero,544
    7c8c:	00008814 	movui	zero,544
    7c90:	00008814 	movui	zero,544
    7c94:	00008814 	movui	zero,544
    7c98:	00008814 	movui	zero,544
    7c9c:	00008814 	movui	zero,544
    7ca0:	00008814 	movui	zero,544
    7ca4:	00008814 	movui	zero,544
    7ca8:	00008814 	movui	zero,544
    7cac:	00007f70 	cmpltui	zero,zero,509
    7cb0:	0000802c 	andhi	zero,zero,512
    7cb4:	00008814 	movui	zero,544
    7cb8:	0000802c 	andhi	zero,zero,512
    7cbc:	00008814 	movui	zero,544
    7cc0:	00008814 	movui	zero,544
    7cc4:	00008814 	movui	zero,544
    7cc8:	00008814 	movui	zero,544
    7ccc:	000080cc 	andi	zero,zero,515
    7cd0:	00008814 	movui	zero,544
    7cd4:	00008814 	movui	zero,544
    7cd8:	000080d8 	cmpnei	zero,zero,515
    7cdc:	00008814 	movui	zero,544
    7ce0:	00008814 	movui	zero,544
    7ce4:	00008814 	movui	zero,544
    7ce8:	00008814 	movui	zero,544
    7cec:	00008814 	movui	zero,544
    7cf0:	00008550 	cmplti	zero,zero,533
    7cf4:	00008814 	movui	zero,544
    7cf8:	00008814 	movui	zero,544
    7cfc:	000085b0 	cmpltui	zero,zero,534
    7d00:	00008814 	movui	zero,544
    7d04:	00008814 	movui	zero,544
    7d08:	00008814 	movui	zero,544
    7d0c:	00008814 	movui	zero,544
    7d10:	00008814 	movui	zero,544
    7d14:	00008814 	movui	zero,544
    7d18:	00008814 	movui	zero,544
    7d1c:	00008814 	movui	zero,544
    7d20:	00008814 	movui	zero,544
    7d24:	00008814 	movui	zero,544
    7d28:	000087c0 	call	87c <xCoRoutineRemoveFromEventList+0x20>
    7d2c:	00008760 	cmpeqi	zero,zero,541
    7d30:	0000802c 	andhi	zero,zero,512
    7d34:	0000802c 	andhi	zero,zero,512
    7d38:	0000802c 	andhi	zero,zero,512
    7d3c:	00008770 	cmpltui	zero,zero,541
    7d40:	00008760 	cmpeqi	zero,zero,541
    7d44:	00008814 	movui	zero,544
    7d48:	00008814 	movui	zero,544
    7d4c:	0000877c 	xorhi	zero,zero,541
    7d50:	00008814 	movui	zero,544
    7d54:	0000878c 	andi	zero,zero,542
    7d58:	00008660 	cmpeqi	zero,zero,537
    7d5c:	00007d9c 	xori	zero,zero,502
    7d60:	00008680 	call	868 <xCoRoutineRemoveFromEventList+0xc>
    7d64:	00008814 	movui	zero,544
    7d68:	0000868c 	andi	zero,zero,538
    7d6c:	00008814 	movui	zero,544
    7d70:	000086e8 	cmpgeui	zero,zero,539
    7d74:	00008814 	movui	zero,544
    7d78:	00008814 	movui	zero,544
    7d7c:	000086f8 	rdprs	zero,zero,539
    7d80:	d9003117 	ldw	r4,196(sp)
    7d84:	d8802d15 	stw	r2,180(sp)
    7d88:	0109c83a 	sub	r4,zero,r4
    7d8c:	d9003115 	stw	r4,196(sp)
    7d90:	94800114 	ori	r18,r18,4
    7d94:	ac400007 	ldb	r17,0(r21)
    7d98:	003f9706 	br	7bf8 <__alt_data_end+0xf0007bf8>
    7d9c:	00800c04 	movi	r2,48
    7da0:	d9002d17 	ldw	r4,180(sp)
    7da4:	d9402917 	ldw	r5,164(sp)
    7da8:	d8802705 	stb	r2,156(sp)
    7dac:	00801e04 	movi	r2,120
    7db0:	d8802745 	stb	r2,157(sp)
    7db4:	d8002785 	stb	zero,158(sp)
    7db8:	20c00104 	addi	r3,r4,4
    7dbc:	24c00017 	ldw	r19,0(r4)
    7dc0:	002d883a 	mov	r22,zero
    7dc4:	90800094 	ori	r2,r18,2
    7dc8:	28029a16 	blt	r5,zero,8834 <___vfprintf_internal_r+0xdc0>
    7dcc:	00bfdfc4 	movi	r2,-129
    7dd0:	90a4703a 	and	r18,r18,r2
    7dd4:	d8c02d15 	stw	r3,180(sp)
    7dd8:	94800094 	ori	r18,r18,2
    7ddc:	9802871e 	bne	r19,zero,87fc <___vfprintf_internal_r+0xd88>
    7de0:	00820034 	movhi	r2,2048
    7de4:	10809704 	addi	r2,r2,604
    7de8:	d8803915 	stw	r2,228(sp)
    7dec:	04401e04 	movi	r17,120
    7df0:	d8802917 	ldw	r2,164(sp)
    7df4:	0039883a 	mov	fp,zero
    7df8:	1001e926 	beq	r2,zero,85a0 <___vfprintf_internal_r+0xb2c>
    7dfc:	0027883a 	mov	r19,zero
    7e00:	002d883a 	mov	r22,zero
    7e04:	00020506 	br	861c <___vfprintf_internal_r+0xba8>
    7e08:	d9002c17 	ldw	r4,176(sp)
    7e0c:	b80b883a 	mov	r5,r23
    7e10:	0009d440 	call	9d44 <__swsetup_r>
    7e14:	1005ac1e 	bne	r2,zero,94c8 <___vfprintf_internal_r+0x1a54>
    7e18:	b880030b 	ldhu	r2,12(r23)
    7e1c:	00c00284 	movi	r3,10
    7e20:	1080068c 	andi	r2,r2,26
    7e24:	10ff3c1e 	bne	r2,r3,7b18 <__alt_data_end+0xf0007b18>
    7e28:	b880038f 	ldh	r2,14(r23)
    7e2c:	103f3a16 	blt	r2,zero,7b18 <__alt_data_end+0xf0007b18>
    7e30:	d9c02d17 	ldw	r7,180(sp)
    7e34:	d9002c17 	ldw	r4,176(sp)
    7e38:	a80d883a 	mov	r6,r21
    7e3c:	b80b883a 	mov	r5,r23
    7e40:	0009c880 	call	9c88 <__sbprintf>
    7e44:	00001106 	br	7e8c <___vfprintf_internal_r+0x418>
    7e48:	d9002c17 	ldw	r4,176(sp)
    7e4c:	d9801e04 	addi	r6,sp,120
    7e50:	b80b883a 	mov	r5,r23
    7e54:	000ee000 	call	ee00 <__sprint_r>
    7e58:	1000081e 	bne	r2,zero,7e7c <___vfprintf_internal_r+0x408>
    7e5c:	da000404 	addi	r8,sp,16
    7e60:	003f5306 	br	7bb0 <__alt_data_end+0xf0007bb0>
    7e64:	d8802017 	ldw	r2,128(sp)
    7e68:	10000426 	beq	r2,zero,7e7c <___vfprintf_internal_r+0x408>
    7e6c:	d9002c17 	ldw	r4,176(sp)
    7e70:	d9801e04 	addi	r6,sp,120
    7e74:	b80b883a 	mov	r5,r23
    7e78:	000ee000 	call	ee00 <__sprint_r>
    7e7c:	b880030b 	ldhu	r2,12(r23)
    7e80:	1080100c 	andi	r2,r2,64
    7e84:	1005901e 	bne	r2,zero,94c8 <___vfprintf_internal_r+0x1a54>
    7e88:	d8802f17 	ldw	r2,188(sp)
    7e8c:	dfc04717 	ldw	ra,284(sp)
    7e90:	df004617 	ldw	fp,280(sp)
    7e94:	ddc04517 	ldw	r23,276(sp)
    7e98:	dd804417 	ldw	r22,272(sp)
    7e9c:	dd404317 	ldw	r21,268(sp)
    7ea0:	dd004217 	ldw	r20,264(sp)
    7ea4:	dcc04117 	ldw	r19,260(sp)
    7ea8:	dc804017 	ldw	r18,256(sp)
    7eac:	dc403f17 	ldw	r17,252(sp)
    7eb0:	dc003e17 	ldw	r16,248(sp)
    7eb4:	dec04804 	addi	sp,sp,288
    7eb8:	f800283a 	ret
    7ebc:	d9002c17 	ldw	r4,176(sp)
    7ec0:	000bd180 	call	bd18 <__sinit>
    7ec4:	003f0406 	br	7ad8 <__alt_data_end+0xf0007ad8>
    7ec8:	d8802d17 	ldw	r2,180(sp)
    7ecc:	d9002d17 	ldw	r4,180(sp)
    7ed0:	10800017 	ldw	r2,0(r2)
    7ed4:	d8803115 	stw	r2,196(sp)
    7ed8:	20800104 	addi	r2,r4,4
    7edc:	d9003117 	ldw	r4,196(sp)
    7ee0:	203fa716 	blt	r4,zero,7d80 <__alt_data_end+0xf0007d80>
    7ee4:	d8802d15 	stw	r2,180(sp)
    7ee8:	ac400007 	ldb	r17,0(r21)
    7eec:	003f4206 	br	7bf8 <__alt_data_end+0xf0007bf8>
    7ef0:	ac400007 	ldb	r17,0(r21)
    7ef4:	aac00044 	addi	r11,r21,1
    7ef8:	8a872826 	beq	r17,r10,9b9c <___vfprintf_internal_r+0x2128>
    7efc:	88bff404 	addi	r2,r17,-48
    7f00:	0009883a 	mov	r4,zero
    7f04:	30867d36 	bltu	r6,r2,98fc <___vfprintf_internal_r+0x1e88>
    7f08:	5c400007 	ldb	r17,0(r11)
    7f0c:	210002a4 	muli	r4,r4,10
    7f10:	5d400044 	addi	r21,r11,1
    7f14:	a817883a 	mov	r11,r21
    7f18:	2089883a 	add	r4,r4,r2
    7f1c:	88bff404 	addi	r2,r17,-48
    7f20:	30bff92e 	bgeu	r6,r2,7f08 <__alt_data_end+0xf0007f08>
    7f24:	2005c916 	blt	r4,zero,964c <___vfprintf_internal_r+0x1bd8>
    7f28:	d9002915 	stw	r4,164(sp)
    7f2c:	003f3306 	br	7bfc <__alt_data_end+0xf0007bfc>
    7f30:	94802014 	ori	r18,r18,128
    7f34:	ac400007 	ldb	r17,0(r21)
    7f38:	003f2f06 	br	7bf8 <__alt_data_end+0xf0007bf8>
    7f3c:	a809883a 	mov	r4,r21
    7f40:	d8003115 	stw	zero,196(sp)
    7f44:	88bff404 	addi	r2,r17,-48
    7f48:	0017883a 	mov	r11,zero
    7f4c:	24400007 	ldb	r17,0(r4)
    7f50:	5ac002a4 	muli	r11,r11,10
    7f54:	ad400044 	addi	r21,r21,1
    7f58:	a809883a 	mov	r4,r21
    7f5c:	12d7883a 	add	r11,r2,r11
    7f60:	88bff404 	addi	r2,r17,-48
    7f64:	30bff92e 	bgeu	r6,r2,7f4c <__alt_data_end+0xf0007f4c>
    7f68:	dac03115 	stw	r11,196(sp)
    7f6c:	003f2306 	br	7bfc <__alt_data_end+0xf0007bfc>
    7f70:	18c03fcc 	andi	r3,r3,255
    7f74:	18072b1e 	bne	r3,zero,9c24 <___vfprintf_internal_r+0x21b0>
    7f78:	94800414 	ori	r18,r18,16
    7f7c:	9080080c 	andi	r2,r18,32
    7f80:	10037b26 	beq	r2,zero,8d70 <___vfprintf_internal_r+0x12fc>
    7f84:	d9402d17 	ldw	r5,180(sp)
    7f88:	28800117 	ldw	r2,4(r5)
    7f8c:	2cc00017 	ldw	r19,0(r5)
    7f90:	29400204 	addi	r5,r5,8
    7f94:	d9402d15 	stw	r5,180(sp)
    7f98:	102d883a 	mov	r22,r2
    7f9c:	10044b16 	blt	r2,zero,90cc <___vfprintf_internal_r+0x1658>
    7fa0:	d9402917 	ldw	r5,164(sp)
    7fa4:	df002783 	ldbu	fp,158(sp)
    7fa8:	2803bc16 	blt	r5,zero,8e9c <___vfprintf_internal_r+0x1428>
    7fac:	00ffdfc4 	movi	r3,-129
    7fb0:	9d84b03a 	or	r2,r19,r22
    7fb4:	90e4703a 	and	r18,r18,r3
    7fb8:	10017726 	beq	r2,zero,8598 <___vfprintf_internal_r+0xb24>
    7fbc:	b0038326 	beq	r22,zero,8dcc <___vfprintf_internal_r+0x1358>
    7fc0:	dc402a15 	stw	r17,168(sp)
    7fc4:	dc001e04 	addi	r16,sp,120
    7fc8:	b023883a 	mov	r17,r22
    7fcc:	402d883a 	mov	r22,r8
    7fd0:	9809883a 	mov	r4,r19
    7fd4:	880b883a 	mov	r5,r17
    7fd8:	01800284 	movi	r6,10
    7fdc:	000f883a 	mov	r7,zero
    7fe0:	00111f80 	call	111f8 <__umoddi3>
    7fe4:	10800c04 	addi	r2,r2,48
    7fe8:	843fffc4 	addi	r16,r16,-1
    7fec:	9809883a 	mov	r4,r19
    7ff0:	880b883a 	mov	r5,r17
    7ff4:	80800005 	stb	r2,0(r16)
    7ff8:	01800284 	movi	r6,10
    7ffc:	000f883a 	mov	r7,zero
    8000:	0010c800 	call	10c80 <__udivdi3>
    8004:	1027883a 	mov	r19,r2
    8008:	10c4b03a 	or	r2,r2,r3
    800c:	1823883a 	mov	r17,r3
    8010:	103fef1e 	bne	r2,zero,7fd0 <__alt_data_end+0xf0007fd0>
    8014:	d8c02817 	ldw	r3,160(sp)
    8018:	dc402a17 	ldw	r17,168(sp)
    801c:	b011883a 	mov	r8,r22
    8020:	1c07c83a 	sub	r3,r3,r16
    8024:	d8c02e15 	stw	r3,184(sp)
    8028:	00005906 	br	8190 <___vfprintf_internal_r+0x71c>
    802c:	18c03fcc 	andi	r3,r3,255
    8030:	1806fa1e 	bne	r3,zero,9c1c <___vfprintf_internal_r+0x21a8>
    8034:	9080020c 	andi	r2,r18,8
    8038:	10048a26 	beq	r2,zero,9264 <___vfprintf_internal_r+0x17f0>
    803c:	d8c02d17 	ldw	r3,180(sp)
    8040:	d9002d17 	ldw	r4,180(sp)
    8044:	d9402d17 	ldw	r5,180(sp)
    8048:	18c00017 	ldw	r3,0(r3)
    804c:	21000117 	ldw	r4,4(r4)
    8050:	29400204 	addi	r5,r5,8
    8054:	d8c03615 	stw	r3,216(sp)
    8058:	d9003815 	stw	r4,224(sp)
    805c:	d9402d15 	stw	r5,180(sp)
    8060:	d9003617 	ldw	r4,216(sp)
    8064:	d9403817 	ldw	r5,224(sp)
    8068:	da003d15 	stw	r8,244(sp)
    806c:	04000044 	movi	r16,1
    8070:	000ea240 	call	ea24 <__fpclassifyd>
    8074:	da003d17 	ldw	r8,244(sp)
    8078:	14041f1e 	bne	r2,r16,90f8 <___vfprintf_internal_r+0x1684>
    807c:	d9003617 	ldw	r4,216(sp)
    8080:	d9403817 	ldw	r5,224(sp)
    8084:	000d883a 	mov	r6,zero
    8088:	000f883a 	mov	r7,zero
    808c:	00121400 	call	12140 <__ledf2>
    8090:	da003d17 	ldw	r8,244(sp)
    8094:	1005be16 	blt	r2,zero,9790 <___vfprintf_internal_r+0x1d1c>
    8098:	df002783 	ldbu	fp,158(sp)
    809c:	008011c4 	movi	r2,71
    80a0:	1445330e 	bge	r2,r17,9570 <___vfprintf_internal_r+0x1afc>
    80a4:	04020034 	movhi	r16,2048
    80a8:	84008f04 	addi	r16,r16,572
    80ac:	00c000c4 	movi	r3,3
    80b0:	00bfdfc4 	movi	r2,-129
    80b4:	d8c02a15 	stw	r3,168(sp)
    80b8:	90a4703a 	and	r18,r18,r2
    80bc:	d8c02e15 	stw	r3,184(sp)
    80c0:	d8002915 	stw	zero,164(sp)
    80c4:	d8003215 	stw	zero,200(sp)
    80c8:	00003706 	br	81a8 <___vfprintf_internal_r+0x734>
    80cc:	94800214 	ori	r18,r18,8
    80d0:	ac400007 	ldb	r17,0(r21)
    80d4:	003ec806 	br	7bf8 <__alt_data_end+0xf0007bf8>
    80d8:	18c03fcc 	andi	r3,r3,255
    80dc:	1806db1e 	bne	r3,zero,9c4c <___vfprintf_internal_r+0x21d8>
    80e0:	94800414 	ori	r18,r18,16
    80e4:	9080080c 	andi	r2,r18,32
    80e8:	1002d826 	beq	r2,zero,8c4c <___vfprintf_internal_r+0x11d8>
    80ec:	d9402d17 	ldw	r5,180(sp)
    80f0:	d8c02917 	ldw	r3,164(sp)
    80f4:	d8002785 	stb	zero,158(sp)
    80f8:	28800204 	addi	r2,r5,8
    80fc:	2cc00017 	ldw	r19,0(r5)
    8100:	2d800117 	ldw	r22,4(r5)
    8104:	18048f16 	blt	r3,zero,9344 <___vfprintf_internal_r+0x18d0>
    8108:	013fdfc4 	movi	r4,-129
    810c:	9d86b03a 	or	r3,r19,r22
    8110:	d8802d15 	stw	r2,180(sp)
    8114:	9124703a 	and	r18,r18,r4
    8118:	1802d91e 	bne	r3,zero,8c80 <___vfprintf_internal_r+0x120c>
    811c:	d8c02917 	ldw	r3,164(sp)
    8120:	0039883a 	mov	fp,zero
    8124:	1805c326 	beq	r3,zero,9834 <___vfprintf_internal_r+0x1dc0>
    8128:	0027883a 	mov	r19,zero
    812c:	002d883a 	mov	r22,zero
    8130:	dc001e04 	addi	r16,sp,120
    8134:	9806d0fa 	srli	r3,r19,3
    8138:	b008977a 	slli	r4,r22,29
    813c:	b02cd0fa 	srli	r22,r22,3
    8140:	9cc001cc 	andi	r19,r19,7
    8144:	98800c04 	addi	r2,r19,48
    8148:	843fffc4 	addi	r16,r16,-1
    814c:	20e6b03a 	or	r19,r4,r3
    8150:	80800005 	stb	r2,0(r16)
    8154:	9d86b03a 	or	r3,r19,r22
    8158:	183ff61e 	bne	r3,zero,8134 <__alt_data_end+0xf0008134>
    815c:	90c0004c 	andi	r3,r18,1
    8160:	18013b26 	beq	r3,zero,8650 <___vfprintf_internal_r+0xbdc>
    8164:	10803fcc 	andi	r2,r2,255
    8168:	1080201c 	xori	r2,r2,128
    816c:	10bfe004 	addi	r2,r2,-128
    8170:	00c00c04 	movi	r3,48
    8174:	10c13626 	beq	r2,r3,8650 <___vfprintf_internal_r+0xbdc>
    8178:	80ffffc5 	stb	r3,-1(r16)
    817c:	d8c02817 	ldw	r3,160(sp)
    8180:	80bfffc4 	addi	r2,r16,-1
    8184:	1021883a 	mov	r16,r2
    8188:	1887c83a 	sub	r3,r3,r2
    818c:	d8c02e15 	stw	r3,184(sp)
    8190:	d8802e17 	ldw	r2,184(sp)
    8194:	d9002917 	ldw	r4,164(sp)
    8198:	1100010e 	bge	r2,r4,81a0 <___vfprintf_internal_r+0x72c>
    819c:	2005883a 	mov	r2,r4
    81a0:	d8802a15 	stw	r2,168(sp)
    81a4:	d8003215 	stw	zero,200(sp)
    81a8:	e7003fcc 	andi	fp,fp,255
    81ac:	e700201c 	xori	fp,fp,128
    81b0:	e73fe004 	addi	fp,fp,-128
    81b4:	e0000326 	beq	fp,zero,81c4 <___vfprintf_internal_r+0x750>
    81b8:	d8c02a17 	ldw	r3,168(sp)
    81bc:	18c00044 	addi	r3,r3,1
    81c0:	d8c02a15 	stw	r3,168(sp)
    81c4:	90c0008c 	andi	r3,r18,2
    81c8:	d8c02b15 	stw	r3,172(sp)
    81cc:	18000326 	beq	r3,zero,81dc <___vfprintf_internal_r+0x768>
    81d0:	d8c02a17 	ldw	r3,168(sp)
    81d4:	18c00084 	addi	r3,r3,2
    81d8:	d8c02a15 	stw	r3,168(sp)
    81dc:	90c0210c 	andi	r3,r18,132
    81e0:	d8c03015 	stw	r3,192(sp)
    81e4:	1801a31e 	bne	r3,zero,8874 <___vfprintf_internal_r+0xe00>
    81e8:	d9003117 	ldw	r4,196(sp)
    81ec:	d8c02a17 	ldw	r3,168(sp)
    81f0:	20e7c83a 	sub	r19,r4,r3
    81f4:	04c19f0e 	bge	zero,r19,8874 <___vfprintf_internal_r+0xe00>
    81f8:	02400404 	movi	r9,16
    81fc:	d8c02017 	ldw	r3,128(sp)
    8200:	d8801f17 	ldw	r2,124(sp)
    8204:	4cc50d0e 	bge	r9,r19,963c <___vfprintf_internal_r+0x1bc8>
    8208:	01420034 	movhi	r5,2048
    820c:	2940a284 	addi	r5,r5,650
    8210:	dc403b15 	stw	r17,236(sp)
    8214:	d9403515 	stw	r5,212(sp)
    8218:	9823883a 	mov	r17,r19
    821c:	482d883a 	mov	r22,r9
    8220:	9027883a 	mov	r19,r18
    8224:	070001c4 	movi	fp,7
    8228:	8025883a 	mov	r18,r16
    822c:	dc002c17 	ldw	r16,176(sp)
    8230:	00000306 	br	8240 <___vfprintf_internal_r+0x7cc>
    8234:	8c7ffc04 	addi	r17,r17,-16
    8238:	42000204 	addi	r8,r8,8
    823c:	b440130e 	bge	r22,r17,828c <___vfprintf_internal_r+0x818>
    8240:	01020034 	movhi	r4,2048
    8244:	18c00404 	addi	r3,r3,16
    8248:	10800044 	addi	r2,r2,1
    824c:	2100a284 	addi	r4,r4,650
    8250:	41000015 	stw	r4,0(r8)
    8254:	45800115 	stw	r22,4(r8)
    8258:	d8c02015 	stw	r3,128(sp)
    825c:	d8801f15 	stw	r2,124(sp)
    8260:	e0bff40e 	bge	fp,r2,8234 <__alt_data_end+0xf0008234>
    8264:	d9801e04 	addi	r6,sp,120
    8268:	b80b883a 	mov	r5,r23
    826c:	8009883a 	mov	r4,r16
    8270:	000ee000 	call	ee00 <__sprint_r>
    8274:	103f011e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8278:	8c7ffc04 	addi	r17,r17,-16
    827c:	d8c02017 	ldw	r3,128(sp)
    8280:	d8801f17 	ldw	r2,124(sp)
    8284:	da000404 	addi	r8,sp,16
    8288:	b47fed16 	blt	r22,r17,8240 <__alt_data_end+0xf0008240>
    828c:	9021883a 	mov	r16,r18
    8290:	9825883a 	mov	r18,r19
    8294:	8827883a 	mov	r19,r17
    8298:	dc403b17 	ldw	r17,236(sp)
    829c:	d9403517 	ldw	r5,212(sp)
    82a0:	98c7883a 	add	r3,r19,r3
    82a4:	10800044 	addi	r2,r2,1
    82a8:	41400015 	stw	r5,0(r8)
    82ac:	44c00115 	stw	r19,4(r8)
    82b0:	d8c02015 	stw	r3,128(sp)
    82b4:	d8801f15 	stw	r2,124(sp)
    82b8:	010001c4 	movi	r4,7
    82bc:	2082a316 	blt	r4,r2,8d4c <___vfprintf_internal_r+0x12d8>
    82c0:	df002787 	ldb	fp,158(sp)
    82c4:	42000204 	addi	r8,r8,8
    82c8:	e0000c26 	beq	fp,zero,82fc <___vfprintf_internal_r+0x888>
    82cc:	d8801f17 	ldw	r2,124(sp)
    82d0:	d9002784 	addi	r4,sp,158
    82d4:	18c00044 	addi	r3,r3,1
    82d8:	10800044 	addi	r2,r2,1
    82dc:	41000015 	stw	r4,0(r8)
    82e0:	01000044 	movi	r4,1
    82e4:	41000115 	stw	r4,4(r8)
    82e8:	d8c02015 	stw	r3,128(sp)
    82ec:	d8801f15 	stw	r2,124(sp)
    82f0:	010001c4 	movi	r4,7
    82f4:	20823c16 	blt	r4,r2,8be8 <___vfprintf_internal_r+0x1174>
    82f8:	42000204 	addi	r8,r8,8
    82fc:	d8802b17 	ldw	r2,172(sp)
    8300:	10000c26 	beq	r2,zero,8334 <___vfprintf_internal_r+0x8c0>
    8304:	d8801f17 	ldw	r2,124(sp)
    8308:	d9002704 	addi	r4,sp,156
    830c:	18c00084 	addi	r3,r3,2
    8310:	10800044 	addi	r2,r2,1
    8314:	41000015 	stw	r4,0(r8)
    8318:	01000084 	movi	r4,2
    831c:	41000115 	stw	r4,4(r8)
    8320:	d8c02015 	stw	r3,128(sp)
    8324:	d8801f15 	stw	r2,124(sp)
    8328:	010001c4 	movi	r4,7
    832c:	20823616 	blt	r4,r2,8c08 <___vfprintf_internal_r+0x1194>
    8330:	42000204 	addi	r8,r8,8
    8334:	d9003017 	ldw	r4,192(sp)
    8338:	00802004 	movi	r2,128
    833c:	20819926 	beq	r4,r2,89a4 <___vfprintf_internal_r+0xf30>
    8340:	d9402917 	ldw	r5,164(sp)
    8344:	d8802e17 	ldw	r2,184(sp)
    8348:	28adc83a 	sub	r22,r5,r2
    834c:	0580310e 	bge	zero,r22,8414 <___vfprintf_internal_r+0x9a0>
    8350:	07000404 	movi	fp,16
    8354:	d8801f17 	ldw	r2,124(sp)
    8358:	e584140e 	bge	fp,r22,93ac <___vfprintf_internal_r+0x1938>
    835c:	01420034 	movhi	r5,2048
    8360:	29409e84 	addi	r5,r5,634
    8364:	dc402915 	stw	r17,164(sp)
    8368:	d9402b15 	stw	r5,172(sp)
    836c:	b023883a 	mov	r17,r22
    8370:	04c001c4 	movi	r19,7
    8374:	a82d883a 	mov	r22,r21
    8378:	902b883a 	mov	r21,r18
    837c:	8025883a 	mov	r18,r16
    8380:	dc002c17 	ldw	r16,176(sp)
    8384:	00000306 	br	8394 <___vfprintf_internal_r+0x920>
    8388:	8c7ffc04 	addi	r17,r17,-16
    838c:	42000204 	addi	r8,r8,8
    8390:	e440110e 	bge	fp,r17,83d8 <___vfprintf_internal_r+0x964>
    8394:	18c00404 	addi	r3,r3,16
    8398:	10800044 	addi	r2,r2,1
    839c:	45000015 	stw	r20,0(r8)
    83a0:	47000115 	stw	fp,4(r8)
    83a4:	d8c02015 	stw	r3,128(sp)
    83a8:	d8801f15 	stw	r2,124(sp)
    83ac:	98bff60e 	bge	r19,r2,8388 <__alt_data_end+0xf0008388>
    83b0:	d9801e04 	addi	r6,sp,120
    83b4:	b80b883a 	mov	r5,r23
    83b8:	8009883a 	mov	r4,r16
    83bc:	000ee000 	call	ee00 <__sprint_r>
    83c0:	103eae1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    83c4:	8c7ffc04 	addi	r17,r17,-16
    83c8:	d8c02017 	ldw	r3,128(sp)
    83cc:	d8801f17 	ldw	r2,124(sp)
    83d0:	da000404 	addi	r8,sp,16
    83d4:	e47fef16 	blt	fp,r17,8394 <__alt_data_end+0xf0008394>
    83d8:	9021883a 	mov	r16,r18
    83dc:	a825883a 	mov	r18,r21
    83e0:	b02b883a 	mov	r21,r22
    83e4:	882d883a 	mov	r22,r17
    83e8:	dc402917 	ldw	r17,164(sp)
    83ec:	d9002b17 	ldw	r4,172(sp)
    83f0:	1d87883a 	add	r3,r3,r22
    83f4:	10800044 	addi	r2,r2,1
    83f8:	41000015 	stw	r4,0(r8)
    83fc:	45800115 	stw	r22,4(r8)
    8400:	d8c02015 	stw	r3,128(sp)
    8404:	d8801f15 	stw	r2,124(sp)
    8408:	010001c4 	movi	r4,7
    840c:	2081ee16 	blt	r4,r2,8bc8 <___vfprintf_internal_r+0x1154>
    8410:	42000204 	addi	r8,r8,8
    8414:	9080400c 	andi	r2,r18,256
    8418:	1001181e 	bne	r2,zero,887c <___vfprintf_internal_r+0xe08>
    841c:	d9402e17 	ldw	r5,184(sp)
    8420:	d8801f17 	ldw	r2,124(sp)
    8424:	44000015 	stw	r16,0(r8)
    8428:	1947883a 	add	r3,r3,r5
    842c:	10800044 	addi	r2,r2,1
    8430:	41400115 	stw	r5,4(r8)
    8434:	d8c02015 	stw	r3,128(sp)
    8438:	d8801f15 	stw	r2,124(sp)
    843c:	010001c4 	movi	r4,7
    8440:	2081d316 	blt	r4,r2,8b90 <___vfprintf_internal_r+0x111c>
    8444:	42000204 	addi	r8,r8,8
    8448:	9480010c 	andi	r18,r18,4
    844c:	90003226 	beq	r18,zero,8518 <___vfprintf_internal_r+0xaa4>
    8450:	d9403117 	ldw	r5,196(sp)
    8454:	d8802a17 	ldw	r2,168(sp)
    8458:	28a1c83a 	sub	r16,r5,r2
    845c:	04002e0e 	bge	zero,r16,8518 <___vfprintf_internal_r+0xaa4>
    8460:	04400404 	movi	r17,16
    8464:	d8801f17 	ldw	r2,124(sp)
    8468:	8c04a20e 	bge	r17,r16,96f4 <___vfprintf_internal_r+0x1c80>
    846c:	01420034 	movhi	r5,2048
    8470:	2940a284 	addi	r5,r5,650
    8474:	d9403515 	stw	r5,212(sp)
    8478:	048001c4 	movi	r18,7
    847c:	dcc02c17 	ldw	r19,176(sp)
    8480:	00000306 	br	8490 <___vfprintf_internal_r+0xa1c>
    8484:	843ffc04 	addi	r16,r16,-16
    8488:	42000204 	addi	r8,r8,8
    848c:	8c00130e 	bge	r17,r16,84dc <___vfprintf_internal_r+0xa68>
    8490:	01020034 	movhi	r4,2048
    8494:	18c00404 	addi	r3,r3,16
    8498:	10800044 	addi	r2,r2,1
    849c:	2100a284 	addi	r4,r4,650
    84a0:	41000015 	stw	r4,0(r8)
    84a4:	44400115 	stw	r17,4(r8)
    84a8:	d8c02015 	stw	r3,128(sp)
    84ac:	d8801f15 	stw	r2,124(sp)
    84b0:	90bff40e 	bge	r18,r2,8484 <__alt_data_end+0xf0008484>
    84b4:	d9801e04 	addi	r6,sp,120
    84b8:	b80b883a 	mov	r5,r23
    84bc:	9809883a 	mov	r4,r19
    84c0:	000ee000 	call	ee00 <__sprint_r>
    84c4:	103e6d1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    84c8:	843ffc04 	addi	r16,r16,-16
    84cc:	d8c02017 	ldw	r3,128(sp)
    84d0:	d8801f17 	ldw	r2,124(sp)
    84d4:	da000404 	addi	r8,sp,16
    84d8:	8c3fed16 	blt	r17,r16,8490 <__alt_data_end+0xf0008490>
    84dc:	d9403517 	ldw	r5,212(sp)
    84e0:	1c07883a 	add	r3,r3,r16
    84e4:	10800044 	addi	r2,r2,1
    84e8:	41400015 	stw	r5,0(r8)
    84ec:	44000115 	stw	r16,4(r8)
    84f0:	d8c02015 	stw	r3,128(sp)
    84f4:	d8801f15 	stw	r2,124(sp)
    84f8:	010001c4 	movi	r4,7
    84fc:	2080060e 	bge	r4,r2,8518 <___vfprintf_internal_r+0xaa4>
    8500:	d9002c17 	ldw	r4,176(sp)
    8504:	d9801e04 	addi	r6,sp,120
    8508:	b80b883a 	mov	r5,r23
    850c:	000ee000 	call	ee00 <__sprint_r>
    8510:	103e5a1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8514:	d8c02017 	ldw	r3,128(sp)
    8518:	d8803117 	ldw	r2,196(sp)
    851c:	d9002a17 	ldw	r4,168(sp)
    8520:	1100010e 	bge	r2,r4,8528 <___vfprintf_internal_r+0xab4>
    8524:	2005883a 	mov	r2,r4
    8528:	d9402f17 	ldw	r5,188(sp)
    852c:	288b883a 	add	r5,r5,r2
    8530:	d9402f15 	stw	r5,188(sp)
    8534:	18019e1e 	bne	r3,zero,8bb0 <___vfprintf_internal_r+0x113c>
    8538:	a8800007 	ldb	r2,0(r21)
    853c:	d8001f15 	stw	zero,124(sp)
    8540:	da000404 	addi	r8,sp,16
    8544:	103d851e 	bne	r2,zero,7b5c <__alt_data_end+0xf0007b5c>
    8548:	a821883a 	mov	r16,r21
    854c:	003d9b06 	br	7bbc <__alt_data_end+0xf0007bbc>
    8550:	18c03fcc 	andi	r3,r3,255
    8554:	1805c11e 	bne	r3,zero,9c5c <___vfprintf_internal_r+0x21e8>
    8558:	94800414 	ori	r18,r18,16
    855c:	9080080c 	andi	r2,r18,32
    8560:	10020c26 	beq	r2,zero,8d94 <___vfprintf_internal_r+0x1320>
    8564:	d8802d17 	ldw	r2,180(sp)
    8568:	d9002917 	ldw	r4,164(sp)
    856c:	d8002785 	stb	zero,158(sp)
    8570:	10c00204 	addi	r3,r2,8
    8574:	14c00017 	ldw	r19,0(r2)
    8578:	15800117 	ldw	r22,4(r2)
    857c:	20040f16 	blt	r4,zero,95bc <___vfprintf_internal_r+0x1b48>
    8580:	013fdfc4 	movi	r4,-129
    8584:	9d84b03a 	or	r2,r19,r22
    8588:	d8c02d15 	stw	r3,180(sp)
    858c:	9124703a 	and	r18,r18,r4
    8590:	0039883a 	mov	fp,zero
    8594:	103e891e 	bne	r2,zero,7fbc <__alt_data_end+0xf0007fbc>
    8598:	d9002917 	ldw	r4,164(sp)
    859c:	2002c11e 	bne	r4,zero,90a4 <___vfprintf_internal_r+0x1630>
    85a0:	d8002915 	stw	zero,164(sp)
    85a4:	d8002e15 	stw	zero,184(sp)
    85a8:	dc001e04 	addi	r16,sp,120
    85ac:	003ef806 	br	8190 <__alt_data_end+0xf0008190>
    85b0:	18c03fcc 	andi	r3,r3,255
    85b4:	18059d1e 	bne	r3,zero,9c2c <___vfprintf_internal_r+0x21b8>
    85b8:	01420034 	movhi	r5,2048
    85bc:	29409204 	addi	r5,r5,584
    85c0:	d9403915 	stw	r5,228(sp)
    85c4:	9080080c 	andi	r2,r18,32
    85c8:	10005226 	beq	r2,zero,8714 <___vfprintf_internal_r+0xca0>
    85cc:	d8802d17 	ldw	r2,180(sp)
    85d0:	14c00017 	ldw	r19,0(r2)
    85d4:	15800117 	ldw	r22,4(r2)
    85d8:	10800204 	addi	r2,r2,8
    85dc:	d8802d15 	stw	r2,180(sp)
    85e0:	9080004c 	andi	r2,r18,1
    85e4:	10019026 	beq	r2,zero,8c28 <___vfprintf_internal_r+0x11b4>
    85e8:	9d84b03a 	or	r2,r19,r22
    85ec:	10036926 	beq	r2,zero,9394 <___vfprintf_internal_r+0x1920>
    85f0:	d8c02917 	ldw	r3,164(sp)
    85f4:	00800c04 	movi	r2,48
    85f8:	d8802705 	stb	r2,156(sp)
    85fc:	dc402745 	stb	r17,157(sp)
    8600:	d8002785 	stb	zero,158(sp)
    8604:	90800094 	ori	r2,r18,2
    8608:	18045d16 	blt	r3,zero,9780 <___vfprintf_internal_r+0x1d0c>
    860c:	00bfdfc4 	movi	r2,-129
    8610:	90a4703a 	and	r18,r18,r2
    8614:	94800094 	ori	r18,r18,2
    8618:	0039883a 	mov	fp,zero
    861c:	d9003917 	ldw	r4,228(sp)
    8620:	dc001e04 	addi	r16,sp,120
    8624:	988003cc 	andi	r2,r19,15
    8628:	b006973a 	slli	r3,r22,28
    862c:	2085883a 	add	r2,r4,r2
    8630:	9826d13a 	srli	r19,r19,4
    8634:	10800003 	ldbu	r2,0(r2)
    8638:	b02cd13a 	srli	r22,r22,4
    863c:	843fffc4 	addi	r16,r16,-1
    8640:	1ce6b03a 	or	r19,r3,r19
    8644:	80800005 	stb	r2,0(r16)
    8648:	9d84b03a 	or	r2,r19,r22
    864c:	103ff51e 	bne	r2,zero,8624 <__alt_data_end+0xf0008624>
    8650:	d8c02817 	ldw	r3,160(sp)
    8654:	1c07c83a 	sub	r3,r3,r16
    8658:	d8c02e15 	stw	r3,184(sp)
    865c:	003ecc06 	br	8190 <__alt_data_end+0xf0008190>
    8660:	18c03fcc 	andi	r3,r3,255
    8664:	183e9f26 	beq	r3,zero,80e4 <__alt_data_end+0xf00080e4>
    8668:	d9c02785 	stb	r7,158(sp)
    866c:	003e9d06 	br	80e4 <__alt_data_end+0xf00080e4>
    8670:	00c00044 	movi	r3,1
    8674:	01c00ac4 	movi	r7,43
    8678:	ac400007 	ldb	r17,0(r21)
    867c:	003d5e06 	br	7bf8 <__alt_data_end+0xf0007bf8>
    8680:	94800814 	ori	r18,r18,32
    8684:	ac400007 	ldb	r17,0(r21)
    8688:	003d5b06 	br	7bf8 <__alt_data_end+0xf0007bf8>
    868c:	d8c02d17 	ldw	r3,180(sp)
    8690:	d8002785 	stb	zero,158(sp)
    8694:	1c000017 	ldw	r16,0(r3)
    8698:	1cc00104 	addi	r19,r3,4
    869c:	80041926 	beq	r16,zero,9704 <___vfprintf_internal_r+0x1c90>
    86a0:	d9002917 	ldw	r4,164(sp)
    86a4:	2003d016 	blt	r4,zero,95e8 <___vfprintf_internal_r+0x1b74>
    86a8:	200d883a 	mov	r6,r4
    86ac:	000b883a 	mov	r5,zero
    86b0:	8009883a 	mov	r4,r16
    86b4:	da003d15 	stw	r8,244(sp)
    86b8:	000d2840 	call	d284 <memchr>
    86bc:	da003d17 	ldw	r8,244(sp)
    86c0:	10045426 	beq	r2,zero,9814 <___vfprintf_internal_r+0x1da0>
    86c4:	1405c83a 	sub	r2,r2,r16
    86c8:	d8802e15 	stw	r2,184(sp)
    86cc:	1003cc16 	blt	r2,zero,9600 <___vfprintf_internal_r+0x1b8c>
    86d0:	df002783 	ldbu	fp,158(sp)
    86d4:	d8802a15 	stw	r2,168(sp)
    86d8:	dcc02d15 	stw	r19,180(sp)
    86dc:	d8002915 	stw	zero,164(sp)
    86e0:	d8003215 	stw	zero,200(sp)
    86e4:	003eb006 	br	81a8 <__alt_data_end+0xf00081a8>
    86e8:	18c03fcc 	andi	r3,r3,255
    86ec:	183f9b26 	beq	r3,zero,855c <__alt_data_end+0xf000855c>
    86f0:	d9c02785 	stb	r7,158(sp)
    86f4:	003f9906 	br	855c <__alt_data_end+0xf000855c>
    86f8:	18c03fcc 	andi	r3,r3,255
    86fc:	1805551e 	bne	r3,zero,9c54 <___vfprintf_internal_r+0x21e0>
    8700:	01420034 	movhi	r5,2048
    8704:	29409704 	addi	r5,r5,604
    8708:	d9403915 	stw	r5,228(sp)
    870c:	9080080c 	andi	r2,r18,32
    8710:	103fae1e 	bne	r2,zero,85cc <__alt_data_end+0xf00085cc>
    8714:	9080040c 	andi	r2,r18,16
    8718:	1002de26 	beq	r2,zero,9294 <___vfprintf_internal_r+0x1820>
    871c:	d8c02d17 	ldw	r3,180(sp)
    8720:	002d883a 	mov	r22,zero
    8724:	1cc00017 	ldw	r19,0(r3)
    8728:	18c00104 	addi	r3,r3,4
    872c:	d8c02d15 	stw	r3,180(sp)
    8730:	003fab06 	br	85e0 <__alt_data_end+0xf00085e0>
    8734:	38803fcc 	andi	r2,r7,255
    8738:	1080201c 	xori	r2,r2,128
    873c:	10bfe004 	addi	r2,r2,-128
    8740:	1002d21e 	bne	r2,zero,928c <___vfprintf_internal_r+0x1818>
    8744:	00c00044 	movi	r3,1
    8748:	01c00804 	movi	r7,32
    874c:	ac400007 	ldb	r17,0(r21)
    8750:	003d2906 	br	7bf8 <__alt_data_end+0xf0007bf8>
    8754:	94800054 	ori	r18,r18,1
    8758:	ac400007 	ldb	r17,0(r21)
    875c:	003d2606 	br	7bf8 <__alt_data_end+0xf0007bf8>
    8760:	18c03fcc 	andi	r3,r3,255
    8764:	183e0526 	beq	r3,zero,7f7c <__alt_data_end+0xf0007f7c>
    8768:	d9c02785 	stb	r7,158(sp)
    876c:	003e0306 	br	7f7c <__alt_data_end+0xf0007f7c>
    8770:	94801014 	ori	r18,r18,64
    8774:	ac400007 	ldb	r17,0(r21)
    8778:	003d1f06 	br	7bf8 <__alt_data_end+0xf0007bf8>
    877c:	ac400007 	ldb	r17,0(r21)
    8780:	8a438726 	beq	r17,r9,95a0 <___vfprintf_internal_r+0x1b2c>
    8784:	94800414 	ori	r18,r18,16
    8788:	003d1b06 	br	7bf8 <__alt_data_end+0xf0007bf8>
    878c:	18c03fcc 	andi	r3,r3,255
    8790:	1805341e 	bne	r3,zero,9c64 <___vfprintf_internal_r+0x21f0>
    8794:	9080080c 	andi	r2,r18,32
    8798:	1002cd26 	beq	r2,zero,92d0 <___vfprintf_internal_r+0x185c>
    879c:	d9402d17 	ldw	r5,180(sp)
    87a0:	d9002f17 	ldw	r4,188(sp)
    87a4:	28800017 	ldw	r2,0(r5)
    87a8:	2007d7fa 	srai	r3,r4,31
    87ac:	29400104 	addi	r5,r5,4
    87b0:	d9402d15 	stw	r5,180(sp)
    87b4:	11000015 	stw	r4,0(r2)
    87b8:	10c00115 	stw	r3,4(r2)
    87bc:	003ce506 	br	7b54 <__alt_data_end+0xf0007b54>
    87c0:	d8c02d17 	ldw	r3,180(sp)
    87c4:	d9002d17 	ldw	r4,180(sp)
    87c8:	d8002785 	stb	zero,158(sp)
    87cc:	18800017 	ldw	r2,0(r3)
    87d0:	21000104 	addi	r4,r4,4
    87d4:	00c00044 	movi	r3,1
    87d8:	d8c02a15 	stw	r3,168(sp)
    87dc:	d8801405 	stb	r2,80(sp)
    87e0:	d9002d15 	stw	r4,180(sp)
    87e4:	d8c02e15 	stw	r3,184(sp)
    87e8:	d8002915 	stw	zero,164(sp)
    87ec:	d8003215 	stw	zero,200(sp)
    87f0:	dc001404 	addi	r16,sp,80
    87f4:	0039883a 	mov	fp,zero
    87f8:	003e7206 	br	81c4 <__alt_data_end+0xf00081c4>
    87fc:	01020034 	movhi	r4,2048
    8800:	21009704 	addi	r4,r4,604
    8804:	0039883a 	mov	fp,zero
    8808:	d9003915 	stw	r4,228(sp)
    880c:	04401e04 	movi	r17,120
    8810:	003f8206 	br	861c <__alt_data_end+0xf000861c>
    8814:	18c03fcc 	andi	r3,r3,255
    8818:	1805061e 	bne	r3,zero,9c34 <___vfprintf_internal_r+0x21c0>
    881c:	883d9126 	beq	r17,zero,7e64 <__alt_data_end+0xf0007e64>
    8820:	00c00044 	movi	r3,1
    8824:	d8c02a15 	stw	r3,168(sp)
    8828:	dc401405 	stb	r17,80(sp)
    882c:	d8002785 	stb	zero,158(sp)
    8830:	003fec06 	br	87e4 <__alt_data_end+0xf00087e4>
    8834:	01420034 	movhi	r5,2048
    8838:	29409704 	addi	r5,r5,604
    883c:	d9403915 	stw	r5,228(sp)
    8840:	d8c02d15 	stw	r3,180(sp)
    8844:	1025883a 	mov	r18,r2
    8848:	04401e04 	movi	r17,120
    884c:	9d84b03a 	or	r2,r19,r22
    8850:	1000fc1e 	bne	r2,zero,8c44 <___vfprintf_internal_r+0x11d0>
    8854:	0039883a 	mov	fp,zero
    8858:	00800084 	movi	r2,2
    885c:	10803fcc 	andi	r2,r2,255
    8860:	00c00044 	movi	r3,1
    8864:	10c20f26 	beq	r2,r3,90a4 <___vfprintf_internal_r+0x1630>
    8868:	00c00084 	movi	r3,2
    886c:	10fd6326 	beq	r2,r3,7dfc <__alt_data_end+0xf0007dfc>
    8870:	003e2d06 	br	8128 <__alt_data_end+0xf0008128>
    8874:	d8c02017 	ldw	r3,128(sp)
    8878:	003e9306 	br	82c8 <__alt_data_end+0xf00082c8>
    887c:	00801944 	movi	r2,101
    8880:	14407e0e 	bge	r2,r17,8a7c <___vfprintf_internal_r+0x1008>
    8884:	d9003617 	ldw	r4,216(sp)
    8888:	d9403817 	ldw	r5,224(sp)
    888c:	000d883a 	mov	r6,zero
    8890:	000f883a 	mov	r7,zero
    8894:	d8c03c15 	stw	r3,240(sp)
    8898:	da003d15 	stw	r8,244(sp)
    889c:	0011fdc0 	call	11fdc <__eqdf2>
    88a0:	d8c03c17 	ldw	r3,240(sp)
    88a4:	da003d17 	ldw	r8,244(sp)
    88a8:	1000f71e 	bne	r2,zero,8c88 <___vfprintf_internal_r+0x1214>
    88ac:	d8801f17 	ldw	r2,124(sp)
    88b0:	01020034 	movhi	r4,2048
    88b4:	21009e04 	addi	r4,r4,632
    88b8:	18c00044 	addi	r3,r3,1
    88bc:	10800044 	addi	r2,r2,1
    88c0:	41000015 	stw	r4,0(r8)
    88c4:	01000044 	movi	r4,1
    88c8:	41000115 	stw	r4,4(r8)
    88cc:	d8c02015 	stw	r3,128(sp)
    88d0:	d8801f15 	stw	r2,124(sp)
    88d4:	010001c4 	movi	r4,7
    88d8:	2082b816 	blt	r4,r2,93bc <___vfprintf_internal_r+0x1948>
    88dc:	42000204 	addi	r8,r8,8
    88e0:	d8802617 	ldw	r2,152(sp)
    88e4:	d9403317 	ldw	r5,204(sp)
    88e8:	11400216 	blt	r2,r5,88f4 <___vfprintf_internal_r+0xe80>
    88ec:	9080004c 	andi	r2,r18,1
    88f0:	103ed526 	beq	r2,zero,8448 <__alt_data_end+0xf0008448>
    88f4:	d8803717 	ldw	r2,220(sp)
    88f8:	d9003417 	ldw	r4,208(sp)
    88fc:	d9403717 	ldw	r5,220(sp)
    8900:	1887883a 	add	r3,r3,r2
    8904:	d8801f17 	ldw	r2,124(sp)
    8908:	41000015 	stw	r4,0(r8)
    890c:	41400115 	stw	r5,4(r8)
    8910:	10800044 	addi	r2,r2,1
    8914:	d8c02015 	stw	r3,128(sp)
    8918:	d8801f15 	stw	r2,124(sp)
    891c:	010001c4 	movi	r4,7
    8920:	20832916 	blt	r4,r2,95c8 <___vfprintf_internal_r+0x1b54>
    8924:	42000204 	addi	r8,r8,8
    8928:	d8803317 	ldw	r2,204(sp)
    892c:	143fffc4 	addi	r16,r2,-1
    8930:	043ec50e 	bge	zero,r16,8448 <__alt_data_end+0xf0008448>
    8934:	04400404 	movi	r17,16
    8938:	d8801f17 	ldw	r2,124(sp)
    893c:	8c00880e 	bge	r17,r16,8b60 <___vfprintf_internal_r+0x10ec>
    8940:	01420034 	movhi	r5,2048
    8944:	29409e84 	addi	r5,r5,634
    8948:	d9402b15 	stw	r5,172(sp)
    894c:	058001c4 	movi	r22,7
    8950:	dcc02c17 	ldw	r19,176(sp)
    8954:	00000306 	br	8964 <___vfprintf_internal_r+0xef0>
    8958:	42000204 	addi	r8,r8,8
    895c:	843ffc04 	addi	r16,r16,-16
    8960:	8c00820e 	bge	r17,r16,8b6c <___vfprintf_internal_r+0x10f8>
    8964:	18c00404 	addi	r3,r3,16
    8968:	10800044 	addi	r2,r2,1
    896c:	45000015 	stw	r20,0(r8)
    8970:	44400115 	stw	r17,4(r8)
    8974:	d8c02015 	stw	r3,128(sp)
    8978:	d8801f15 	stw	r2,124(sp)
    897c:	b0bff60e 	bge	r22,r2,8958 <__alt_data_end+0xf0008958>
    8980:	d9801e04 	addi	r6,sp,120
    8984:	b80b883a 	mov	r5,r23
    8988:	9809883a 	mov	r4,r19
    898c:	000ee000 	call	ee00 <__sprint_r>
    8990:	103d3a1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8994:	d8c02017 	ldw	r3,128(sp)
    8998:	d8801f17 	ldw	r2,124(sp)
    899c:	da000404 	addi	r8,sp,16
    89a0:	003fee06 	br	895c <__alt_data_end+0xf000895c>
    89a4:	d9403117 	ldw	r5,196(sp)
    89a8:	d8802a17 	ldw	r2,168(sp)
    89ac:	28adc83a 	sub	r22,r5,r2
    89b0:	05be630e 	bge	zero,r22,8340 <__alt_data_end+0xf0008340>
    89b4:	07000404 	movi	fp,16
    89b8:	d8801f17 	ldw	r2,124(sp)
    89bc:	e5838f0e 	bge	fp,r22,97fc <___vfprintf_internal_r+0x1d88>
    89c0:	01420034 	movhi	r5,2048
    89c4:	29409e84 	addi	r5,r5,634
    89c8:	dc403015 	stw	r17,192(sp)
    89cc:	d9402b15 	stw	r5,172(sp)
    89d0:	b023883a 	mov	r17,r22
    89d4:	04c001c4 	movi	r19,7
    89d8:	a82d883a 	mov	r22,r21
    89dc:	902b883a 	mov	r21,r18
    89e0:	8025883a 	mov	r18,r16
    89e4:	dc002c17 	ldw	r16,176(sp)
    89e8:	00000306 	br	89f8 <___vfprintf_internal_r+0xf84>
    89ec:	8c7ffc04 	addi	r17,r17,-16
    89f0:	42000204 	addi	r8,r8,8
    89f4:	e440110e 	bge	fp,r17,8a3c <___vfprintf_internal_r+0xfc8>
    89f8:	18c00404 	addi	r3,r3,16
    89fc:	10800044 	addi	r2,r2,1
    8a00:	45000015 	stw	r20,0(r8)
    8a04:	47000115 	stw	fp,4(r8)
    8a08:	d8c02015 	stw	r3,128(sp)
    8a0c:	d8801f15 	stw	r2,124(sp)
    8a10:	98bff60e 	bge	r19,r2,89ec <__alt_data_end+0xf00089ec>
    8a14:	d9801e04 	addi	r6,sp,120
    8a18:	b80b883a 	mov	r5,r23
    8a1c:	8009883a 	mov	r4,r16
    8a20:	000ee000 	call	ee00 <__sprint_r>
    8a24:	103d151e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8a28:	8c7ffc04 	addi	r17,r17,-16
    8a2c:	d8c02017 	ldw	r3,128(sp)
    8a30:	d8801f17 	ldw	r2,124(sp)
    8a34:	da000404 	addi	r8,sp,16
    8a38:	e47fef16 	blt	fp,r17,89f8 <__alt_data_end+0xf00089f8>
    8a3c:	9021883a 	mov	r16,r18
    8a40:	a825883a 	mov	r18,r21
    8a44:	b02b883a 	mov	r21,r22
    8a48:	882d883a 	mov	r22,r17
    8a4c:	dc403017 	ldw	r17,192(sp)
    8a50:	d9002b17 	ldw	r4,172(sp)
    8a54:	1d87883a 	add	r3,r3,r22
    8a58:	10800044 	addi	r2,r2,1
    8a5c:	41000015 	stw	r4,0(r8)
    8a60:	45800115 	stw	r22,4(r8)
    8a64:	d8c02015 	stw	r3,128(sp)
    8a68:	d8801f15 	stw	r2,124(sp)
    8a6c:	010001c4 	movi	r4,7
    8a70:	20818e16 	blt	r4,r2,90ac <___vfprintf_internal_r+0x1638>
    8a74:	42000204 	addi	r8,r8,8
    8a78:	003e3106 	br	8340 <__alt_data_end+0xf0008340>
    8a7c:	d9403317 	ldw	r5,204(sp)
    8a80:	00800044 	movi	r2,1
    8a84:	18c00044 	addi	r3,r3,1
    8a88:	1141530e 	bge	r2,r5,8fd8 <___vfprintf_internal_r+0x1564>
    8a8c:	dc401f17 	ldw	r17,124(sp)
    8a90:	00800044 	movi	r2,1
    8a94:	40800115 	stw	r2,4(r8)
    8a98:	8c400044 	addi	r17,r17,1
    8a9c:	44000015 	stw	r16,0(r8)
    8aa0:	d8c02015 	stw	r3,128(sp)
    8aa4:	dc401f15 	stw	r17,124(sp)
    8aa8:	008001c4 	movi	r2,7
    8aac:	14416b16 	blt	r2,r17,905c <___vfprintf_internal_r+0x15e8>
    8ab0:	42000204 	addi	r8,r8,8
    8ab4:	d8803717 	ldw	r2,220(sp)
    8ab8:	d9003417 	ldw	r4,208(sp)
    8abc:	8c400044 	addi	r17,r17,1
    8ac0:	10c7883a 	add	r3,r2,r3
    8ac4:	40800115 	stw	r2,4(r8)
    8ac8:	41000015 	stw	r4,0(r8)
    8acc:	d8c02015 	stw	r3,128(sp)
    8ad0:	dc401f15 	stw	r17,124(sp)
    8ad4:	008001c4 	movi	r2,7
    8ad8:	14416916 	blt	r2,r17,9080 <___vfprintf_internal_r+0x160c>
    8adc:	45800204 	addi	r22,r8,8
    8ae0:	d9003617 	ldw	r4,216(sp)
    8ae4:	d9403817 	ldw	r5,224(sp)
    8ae8:	000d883a 	mov	r6,zero
    8aec:	000f883a 	mov	r7,zero
    8af0:	d8c03c15 	stw	r3,240(sp)
    8af4:	0011fdc0 	call	11fdc <__eqdf2>
    8af8:	d8c03c17 	ldw	r3,240(sp)
    8afc:	1000bc26 	beq	r2,zero,8df0 <___vfprintf_internal_r+0x137c>
    8b00:	d9403317 	ldw	r5,204(sp)
    8b04:	84000044 	addi	r16,r16,1
    8b08:	8c400044 	addi	r17,r17,1
    8b0c:	28bfffc4 	addi	r2,r5,-1
    8b10:	1887883a 	add	r3,r3,r2
    8b14:	b0800115 	stw	r2,4(r22)
    8b18:	b4000015 	stw	r16,0(r22)
    8b1c:	d8c02015 	stw	r3,128(sp)
    8b20:	dc401f15 	stw	r17,124(sp)
    8b24:	008001c4 	movi	r2,7
    8b28:	14414316 	blt	r2,r17,9038 <___vfprintf_internal_r+0x15c4>
    8b2c:	b5800204 	addi	r22,r22,8
    8b30:	d9003a17 	ldw	r4,232(sp)
    8b34:	df0022c4 	addi	fp,sp,139
    8b38:	8c400044 	addi	r17,r17,1
    8b3c:	20c7883a 	add	r3,r4,r3
    8b40:	b7000015 	stw	fp,0(r22)
    8b44:	b1000115 	stw	r4,4(r22)
    8b48:	d8c02015 	stw	r3,128(sp)
    8b4c:	dc401f15 	stw	r17,124(sp)
    8b50:	008001c4 	movi	r2,7
    8b54:	14400e16 	blt	r2,r17,8b90 <___vfprintf_internal_r+0x111c>
    8b58:	b2000204 	addi	r8,r22,8
    8b5c:	003e3a06 	br	8448 <__alt_data_end+0xf0008448>
    8b60:	01020034 	movhi	r4,2048
    8b64:	21009e84 	addi	r4,r4,634
    8b68:	d9002b15 	stw	r4,172(sp)
    8b6c:	d9002b17 	ldw	r4,172(sp)
    8b70:	1c07883a 	add	r3,r3,r16
    8b74:	44000115 	stw	r16,4(r8)
    8b78:	41000015 	stw	r4,0(r8)
    8b7c:	10800044 	addi	r2,r2,1
    8b80:	d8c02015 	stw	r3,128(sp)
    8b84:	d8801f15 	stw	r2,124(sp)
    8b88:	010001c4 	movi	r4,7
    8b8c:	20be2d0e 	bge	r4,r2,8444 <__alt_data_end+0xf0008444>
    8b90:	d9002c17 	ldw	r4,176(sp)
    8b94:	d9801e04 	addi	r6,sp,120
    8b98:	b80b883a 	mov	r5,r23
    8b9c:	000ee000 	call	ee00 <__sprint_r>
    8ba0:	103cb61e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8ba4:	d8c02017 	ldw	r3,128(sp)
    8ba8:	da000404 	addi	r8,sp,16
    8bac:	003e2606 	br	8448 <__alt_data_end+0xf0008448>
    8bb0:	d9002c17 	ldw	r4,176(sp)
    8bb4:	d9801e04 	addi	r6,sp,120
    8bb8:	b80b883a 	mov	r5,r23
    8bbc:	000ee000 	call	ee00 <__sprint_r>
    8bc0:	103e5d26 	beq	r2,zero,8538 <__alt_data_end+0xf0008538>
    8bc4:	003cad06 	br	7e7c <__alt_data_end+0xf0007e7c>
    8bc8:	d9002c17 	ldw	r4,176(sp)
    8bcc:	d9801e04 	addi	r6,sp,120
    8bd0:	b80b883a 	mov	r5,r23
    8bd4:	000ee000 	call	ee00 <__sprint_r>
    8bd8:	103ca81e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8bdc:	d8c02017 	ldw	r3,128(sp)
    8be0:	da000404 	addi	r8,sp,16
    8be4:	003e0b06 	br	8414 <__alt_data_end+0xf0008414>
    8be8:	d9002c17 	ldw	r4,176(sp)
    8bec:	d9801e04 	addi	r6,sp,120
    8bf0:	b80b883a 	mov	r5,r23
    8bf4:	000ee000 	call	ee00 <__sprint_r>
    8bf8:	103ca01e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8bfc:	d8c02017 	ldw	r3,128(sp)
    8c00:	da000404 	addi	r8,sp,16
    8c04:	003dbd06 	br	82fc <__alt_data_end+0xf00082fc>
    8c08:	d9002c17 	ldw	r4,176(sp)
    8c0c:	d9801e04 	addi	r6,sp,120
    8c10:	b80b883a 	mov	r5,r23
    8c14:	000ee000 	call	ee00 <__sprint_r>
    8c18:	103c981e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8c1c:	d8c02017 	ldw	r3,128(sp)
    8c20:	da000404 	addi	r8,sp,16
    8c24:	003dc306 	br	8334 <__alt_data_end+0xf0008334>
    8c28:	d8802917 	ldw	r2,164(sp)
    8c2c:	d8002785 	stb	zero,158(sp)
    8c30:	103f0616 	blt	r2,zero,884c <__alt_data_end+0xf000884c>
    8c34:	00ffdfc4 	movi	r3,-129
    8c38:	9d84b03a 	or	r2,r19,r22
    8c3c:	90e4703a 	and	r18,r18,r3
    8c40:	103c6b26 	beq	r2,zero,7df0 <__alt_data_end+0xf0007df0>
    8c44:	0039883a 	mov	fp,zero
    8c48:	003e7406 	br	861c <__alt_data_end+0xf000861c>
    8c4c:	9080040c 	andi	r2,r18,16
    8c50:	1001b326 	beq	r2,zero,9320 <___vfprintf_internal_r+0x18ac>
    8c54:	d9002d17 	ldw	r4,180(sp)
    8c58:	d9402917 	ldw	r5,164(sp)
    8c5c:	d8002785 	stb	zero,158(sp)
    8c60:	20800104 	addi	r2,r4,4
    8c64:	24c00017 	ldw	r19,0(r4)
    8c68:	002d883a 	mov	r22,zero
    8c6c:	2801b516 	blt	r5,zero,9344 <___vfprintf_internal_r+0x18d0>
    8c70:	00ffdfc4 	movi	r3,-129
    8c74:	d8802d15 	stw	r2,180(sp)
    8c78:	90e4703a 	and	r18,r18,r3
    8c7c:	983d2726 	beq	r19,zero,811c <__alt_data_end+0xf000811c>
    8c80:	0039883a 	mov	fp,zero
    8c84:	003d2a06 	br	8130 <__alt_data_end+0xf0008130>
    8c88:	dc402617 	ldw	r17,152(sp)
    8c8c:	0441d30e 	bge	zero,r17,93dc <___vfprintf_internal_r+0x1968>
    8c90:	dc403217 	ldw	r17,200(sp)
    8c94:	d8803317 	ldw	r2,204(sp)
    8c98:	1440010e 	bge	r2,r17,8ca0 <___vfprintf_internal_r+0x122c>
    8c9c:	1023883a 	mov	r17,r2
    8ca0:	04400a0e 	bge	zero,r17,8ccc <___vfprintf_internal_r+0x1258>
    8ca4:	d8801f17 	ldw	r2,124(sp)
    8ca8:	1c47883a 	add	r3,r3,r17
    8cac:	44000015 	stw	r16,0(r8)
    8cb0:	10800044 	addi	r2,r2,1
    8cb4:	44400115 	stw	r17,4(r8)
    8cb8:	d8c02015 	stw	r3,128(sp)
    8cbc:	d8801f15 	stw	r2,124(sp)
    8cc0:	010001c4 	movi	r4,7
    8cc4:	20826516 	blt	r4,r2,965c <___vfprintf_internal_r+0x1be8>
    8cc8:	42000204 	addi	r8,r8,8
    8ccc:	88026116 	blt	r17,zero,9654 <___vfprintf_internal_r+0x1be0>
    8cd0:	d9003217 	ldw	r4,200(sp)
    8cd4:	2463c83a 	sub	r17,r4,r17
    8cd8:	04407b0e 	bge	zero,r17,8ec8 <___vfprintf_internal_r+0x1454>
    8cdc:	05800404 	movi	r22,16
    8ce0:	d8801f17 	ldw	r2,124(sp)
    8ce4:	b4419d0e 	bge	r22,r17,935c <___vfprintf_internal_r+0x18e8>
    8ce8:	01020034 	movhi	r4,2048
    8cec:	21009e84 	addi	r4,r4,634
    8cf0:	d9002b15 	stw	r4,172(sp)
    8cf4:	070001c4 	movi	fp,7
    8cf8:	dcc02c17 	ldw	r19,176(sp)
    8cfc:	00000306 	br	8d0c <___vfprintf_internal_r+0x1298>
    8d00:	42000204 	addi	r8,r8,8
    8d04:	8c7ffc04 	addi	r17,r17,-16
    8d08:	b441970e 	bge	r22,r17,9368 <___vfprintf_internal_r+0x18f4>
    8d0c:	18c00404 	addi	r3,r3,16
    8d10:	10800044 	addi	r2,r2,1
    8d14:	45000015 	stw	r20,0(r8)
    8d18:	45800115 	stw	r22,4(r8)
    8d1c:	d8c02015 	stw	r3,128(sp)
    8d20:	d8801f15 	stw	r2,124(sp)
    8d24:	e0bff60e 	bge	fp,r2,8d00 <__alt_data_end+0xf0008d00>
    8d28:	d9801e04 	addi	r6,sp,120
    8d2c:	b80b883a 	mov	r5,r23
    8d30:	9809883a 	mov	r4,r19
    8d34:	000ee000 	call	ee00 <__sprint_r>
    8d38:	103c501e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8d3c:	d8c02017 	ldw	r3,128(sp)
    8d40:	d8801f17 	ldw	r2,124(sp)
    8d44:	da000404 	addi	r8,sp,16
    8d48:	003fee06 	br	8d04 <__alt_data_end+0xf0008d04>
    8d4c:	d9002c17 	ldw	r4,176(sp)
    8d50:	d9801e04 	addi	r6,sp,120
    8d54:	b80b883a 	mov	r5,r23
    8d58:	000ee000 	call	ee00 <__sprint_r>
    8d5c:	103c471e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8d60:	d8c02017 	ldw	r3,128(sp)
    8d64:	df002787 	ldb	fp,158(sp)
    8d68:	da000404 	addi	r8,sp,16
    8d6c:	003d5606 	br	82c8 <__alt_data_end+0xf00082c8>
    8d70:	9080040c 	andi	r2,r18,16
    8d74:	10016126 	beq	r2,zero,92fc <___vfprintf_internal_r+0x1888>
    8d78:	d8802d17 	ldw	r2,180(sp)
    8d7c:	14c00017 	ldw	r19,0(r2)
    8d80:	10800104 	addi	r2,r2,4
    8d84:	d8802d15 	stw	r2,180(sp)
    8d88:	982dd7fa 	srai	r22,r19,31
    8d8c:	b005883a 	mov	r2,r22
    8d90:	003c8206 	br	7f9c <__alt_data_end+0xf0007f9c>
    8d94:	9080040c 	andi	r2,r18,16
    8d98:	10003526 	beq	r2,zero,8e70 <___vfprintf_internal_r+0x13fc>
    8d9c:	d9402d17 	ldw	r5,180(sp)
    8da0:	d8c02917 	ldw	r3,164(sp)
    8da4:	d8002785 	stb	zero,158(sp)
    8da8:	28800104 	addi	r2,r5,4
    8dac:	2cc00017 	ldw	r19,0(r5)
    8db0:	002d883a 	mov	r22,zero
    8db4:	18003716 	blt	r3,zero,8e94 <___vfprintf_internal_r+0x1420>
    8db8:	00ffdfc4 	movi	r3,-129
    8dbc:	d8802d15 	stw	r2,180(sp)
    8dc0:	90e4703a 	and	r18,r18,r3
    8dc4:	0039883a 	mov	fp,zero
    8dc8:	983df326 	beq	r19,zero,8598 <__alt_data_end+0xf0008598>
    8dcc:	00800244 	movi	r2,9
    8dd0:	14fc7b36 	bltu	r2,r19,7fc0 <__alt_data_end+0xf0007fc0>
    8dd4:	d8c02817 	ldw	r3,160(sp)
    8dd8:	dc001dc4 	addi	r16,sp,119
    8ddc:	9cc00c04 	addi	r19,r19,48
    8de0:	1c07c83a 	sub	r3,r3,r16
    8de4:	dcc01dc5 	stb	r19,119(sp)
    8de8:	d8c02e15 	stw	r3,184(sp)
    8dec:	003ce806 	br	8190 <__alt_data_end+0xf0008190>
    8df0:	d8803317 	ldw	r2,204(sp)
    8df4:	143fffc4 	addi	r16,r2,-1
    8df8:	043f4d0e 	bge	zero,r16,8b30 <__alt_data_end+0xf0008b30>
    8dfc:	07000404 	movi	fp,16
    8e00:	e400810e 	bge	fp,r16,9008 <___vfprintf_internal_r+0x1594>
    8e04:	01420034 	movhi	r5,2048
    8e08:	29409e84 	addi	r5,r5,634
    8e0c:	d9402b15 	stw	r5,172(sp)
    8e10:	01c001c4 	movi	r7,7
    8e14:	dcc02c17 	ldw	r19,176(sp)
    8e18:	00000306 	br	8e28 <___vfprintf_internal_r+0x13b4>
    8e1c:	b5800204 	addi	r22,r22,8
    8e20:	843ffc04 	addi	r16,r16,-16
    8e24:	e4007b0e 	bge	fp,r16,9014 <___vfprintf_internal_r+0x15a0>
    8e28:	18c00404 	addi	r3,r3,16
    8e2c:	8c400044 	addi	r17,r17,1
    8e30:	b5000015 	stw	r20,0(r22)
    8e34:	b7000115 	stw	fp,4(r22)
    8e38:	d8c02015 	stw	r3,128(sp)
    8e3c:	dc401f15 	stw	r17,124(sp)
    8e40:	3c7ff60e 	bge	r7,r17,8e1c <__alt_data_end+0xf0008e1c>
    8e44:	d9801e04 	addi	r6,sp,120
    8e48:	b80b883a 	mov	r5,r23
    8e4c:	9809883a 	mov	r4,r19
    8e50:	d9c03c15 	stw	r7,240(sp)
    8e54:	000ee000 	call	ee00 <__sprint_r>
    8e58:	d9c03c17 	ldw	r7,240(sp)
    8e5c:	103c071e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8e60:	d8c02017 	ldw	r3,128(sp)
    8e64:	dc401f17 	ldw	r17,124(sp)
    8e68:	dd800404 	addi	r22,sp,16
    8e6c:	003fec06 	br	8e20 <__alt_data_end+0xf0008e20>
    8e70:	9080100c 	andi	r2,r18,64
    8e74:	d8002785 	stb	zero,158(sp)
    8e78:	10010e26 	beq	r2,zero,92b4 <___vfprintf_internal_r+0x1840>
    8e7c:	d9002d17 	ldw	r4,180(sp)
    8e80:	d9402917 	ldw	r5,164(sp)
    8e84:	002d883a 	mov	r22,zero
    8e88:	20800104 	addi	r2,r4,4
    8e8c:	24c0000b 	ldhu	r19,0(r4)
    8e90:	283fc90e 	bge	r5,zero,8db8 <__alt_data_end+0xf0008db8>
    8e94:	d8802d15 	stw	r2,180(sp)
    8e98:	0039883a 	mov	fp,zero
    8e9c:	9d84b03a 	or	r2,r19,r22
    8ea0:	103c461e 	bne	r2,zero,7fbc <__alt_data_end+0xf0007fbc>
    8ea4:	00800044 	movi	r2,1
    8ea8:	003e6c06 	br	885c <__alt_data_end+0xf000885c>
    8eac:	d9002c17 	ldw	r4,176(sp)
    8eb0:	d9801e04 	addi	r6,sp,120
    8eb4:	b80b883a 	mov	r5,r23
    8eb8:	000ee000 	call	ee00 <__sprint_r>
    8ebc:	103bef1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8ec0:	d8c02017 	ldw	r3,128(sp)
    8ec4:	da000404 	addi	r8,sp,16
    8ec8:	d9003217 	ldw	r4,200(sp)
    8ecc:	d8802617 	ldw	r2,152(sp)
    8ed0:	d9403317 	ldw	r5,204(sp)
    8ed4:	8123883a 	add	r17,r16,r4
    8ed8:	11400216 	blt	r2,r5,8ee4 <___vfprintf_internal_r+0x1470>
    8edc:	9100004c 	andi	r4,r18,1
    8ee0:	20000d26 	beq	r4,zero,8f18 <___vfprintf_internal_r+0x14a4>
    8ee4:	d9003717 	ldw	r4,220(sp)
    8ee8:	d9403417 	ldw	r5,208(sp)
    8eec:	1907883a 	add	r3,r3,r4
    8ef0:	d9001f17 	ldw	r4,124(sp)
    8ef4:	41400015 	stw	r5,0(r8)
    8ef8:	d9403717 	ldw	r5,220(sp)
    8efc:	21000044 	addi	r4,r4,1
    8f00:	d8c02015 	stw	r3,128(sp)
    8f04:	41400115 	stw	r5,4(r8)
    8f08:	d9001f15 	stw	r4,124(sp)
    8f0c:	014001c4 	movi	r5,7
    8f10:	2901e816 	blt	r5,r4,96b4 <___vfprintf_internal_r+0x1c40>
    8f14:	42000204 	addi	r8,r8,8
    8f18:	d9003317 	ldw	r4,204(sp)
    8f1c:	8121883a 	add	r16,r16,r4
    8f20:	2085c83a 	sub	r2,r4,r2
    8f24:	8461c83a 	sub	r16,r16,r17
    8f28:	1400010e 	bge	r2,r16,8f30 <___vfprintf_internal_r+0x14bc>
    8f2c:	1021883a 	mov	r16,r2
    8f30:	04000a0e 	bge	zero,r16,8f5c <___vfprintf_internal_r+0x14e8>
    8f34:	d9001f17 	ldw	r4,124(sp)
    8f38:	1c07883a 	add	r3,r3,r16
    8f3c:	44400015 	stw	r17,0(r8)
    8f40:	21000044 	addi	r4,r4,1
    8f44:	44000115 	stw	r16,4(r8)
    8f48:	d8c02015 	stw	r3,128(sp)
    8f4c:	d9001f15 	stw	r4,124(sp)
    8f50:	014001c4 	movi	r5,7
    8f54:	2901fb16 	blt	r5,r4,9744 <___vfprintf_internal_r+0x1cd0>
    8f58:	42000204 	addi	r8,r8,8
    8f5c:	8001f716 	blt	r16,zero,973c <___vfprintf_internal_r+0x1cc8>
    8f60:	1421c83a 	sub	r16,r2,r16
    8f64:	043d380e 	bge	zero,r16,8448 <__alt_data_end+0xf0008448>
    8f68:	04400404 	movi	r17,16
    8f6c:	d8801f17 	ldw	r2,124(sp)
    8f70:	8c3efb0e 	bge	r17,r16,8b60 <__alt_data_end+0xf0008b60>
    8f74:	01420034 	movhi	r5,2048
    8f78:	29409e84 	addi	r5,r5,634
    8f7c:	d9402b15 	stw	r5,172(sp)
    8f80:	058001c4 	movi	r22,7
    8f84:	dcc02c17 	ldw	r19,176(sp)
    8f88:	00000306 	br	8f98 <___vfprintf_internal_r+0x1524>
    8f8c:	42000204 	addi	r8,r8,8
    8f90:	843ffc04 	addi	r16,r16,-16
    8f94:	8c3ef50e 	bge	r17,r16,8b6c <__alt_data_end+0xf0008b6c>
    8f98:	18c00404 	addi	r3,r3,16
    8f9c:	10800044 	addi	r2,r2,1
    8fa0:	45000015 	stw	r20,0(r8)
    8fa4:	44400115 	stw	r17,4(r8)
    8fa8:	d8c02015 	stw	r3,128(sp)
    8fac:	d8801f15 	stw	r2,124(sp)
    8fb0:	b0bff60e 	bge	r22,r2,8f8c <__alt_data_end+0xf0008f8c>
    8fb4:	d9801e04 	addi	r6,sp,120
    8fb8:	b80b883a 	mov	r5,r23
    8fbc:	9809883a 	mov	r4,r19
    8fc0:	000ee000 	call	ee00 <__sprint_r>
    8fc4:	103bad1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    8fc8:	d8c02017 	ldw	r3,128(sp)
    8fcc:	d8801f17 	ldw	r2,124(sp)
    8fd0:	da000404 	addi	r8,sp,16
    8fd4:	003fee06 	br	8f90 <__alt_data_end+0xf0008f90>
    8fd8:	9088703a 	and	r4,r18,r2
    8fdc:	203eab1e 	bne	r4,zero,8a8c <__alt_data_end+0xf0008a8c>
    8fe0:	dc401f17 	ldw	r17,124(sp)
    8fe4:	40800115 	stw	r2,4(r8)
    8fe8:	44000015 	stw	r16,0(r8)
    8fec:	8c400044 	addi	r17,r17,1
    8ff0:	d8c02015 	stw	r3,128(sp)
    8ff4:	dc401f15 	stw	r17,124(sp)
    8ff8:	008001c4 	movi	r2,7
    8ffc:	14400e16 	blt	r2,r17,9038 <___vfprintf_internal_r+0x15c4>
    9000:	45800204 	addi	r22,r8,8
    9004:	003eca06 	br	8b30 <__alt_data_end+0xf0008b30>
    9008:	01020034 	movhi	r4,2048
    900c:	21009e84 	addi	r4,r4,634
    9010:	d9002b15 	stw	r4,172(sp)
    9014:	d8802b17 	ldw	r2,172(sp)
    9018:	1c07883a 	add	r3,r3,r16
    901c:	8c400044 	addi	r17,r17,1
    9020:	b0800015 	stw	r2,0(r22)
    9024:	b4000115 	stw	r16,4(r22)
    9028:	d8c02015 	stw	r3,128(sp)
    902c:	dc401f15 	stw	r17,124(sp)
    9030:	008001c4 	movi	r2,7
    9034:	147ebd0e 	bge	r2,r17,8b2c <__alt_data_end+0xf0008b2c>
    9038:	d9002c17 	ldw	r4,176(sp)
    903c:	d9801e04 	addi	r6,sp,120
    9040:	b80b883a 	mov	r5,r23
    9044:	000ee000 	call	ee00 <__sprint_r>
    9048:	103b8c1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    904c:	d8c02017 	ldw	r3,128(sp)
    9050:	dc401f17 	ldw	r17,124(sp)
    9054:	dd800404 	addi	r22,sp,16
    9058:	003eb506 	br	8b30 <__alt_data_end+0xf0008b30>
    905c:	d9002c17 	ldw	r4,176(sp)
    9060:	d9801e04 	addi	r6,sp,120
    9064:	b80b883a 	mov	r5,r23
    9068:	000ee000 	call	ee00 <__sprint_r>
    906c:	103b831e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    9070:	d8c02017 	ldw	r3,128(sp)
    9074:	dc401f17 	ldw	r17,124(sp)
    9078:	da000404 	addi	r8,sp,16
    907c:	003e8d06 	br	8ab4 <__alt_data_end+0xf0008ab4>
    9080:	d9002c17 	ldw	r4,176(sp)
    9084:	d9801e04 	addi	r6,sp,120
    9088:	b80b883a 	mov	r5,r23
    908c:	000ee000 	call	ee00 <__sprint_r>
    9090:	103b7a1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    9094:	d8c02017 	ldw	r3,128(sp)
    9098:	dc401f17 	ldw	r17,124(sp)
    909c:	dd800404 	addi	r22,sp,16
    90a0:	003e8f06 	br	8ae0 <__alt_data_end+0xf0008ae0>
    90a4:	0027883a 	mov	r19,zero
    90a8:	003f4a06 	br	8dd4 <__alt_data_end+0xf0008dd4>
    90ac:	d9002c17 	ldw	r4,176(sp)
    90b0:	d9801e04 	addi	r6,sp,120
    90b4:	b80b883a 	mov	r5,r23
    90b8:	000ee000 	call	ee00 <__sprint_r>
    90bc:	103b6f1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    90c0:	d8c02017 	ldw	r3,128(sp)
    90c4:	da000404 	addi	r8,sp,16
    90c8:	003c9d06 	br	8340 <__alt_data_end+0xf0008340>
    90cc:	04e7c83a 	sub	r19,zero,r19
    90d0:	9804c03a 	cmpne	r2,r19,zero
    90d4:	05adc83a 	sub	r22,zero,r22
    90d8:	b0adc83a 	sub	r22,r22,r2
    90dc:	d8802917 	ldw	r2,164(sp)
    90e0:	07000b44 	movi	fp,45
    90e4:	df002785 	stb	fp,158(sp)
    90e8:	10017b16 	blt	r2,zero,96d8 <___vfprintf_internal_r+0x1c64>
    90ec:	00bfdfc4 	movi	r2,-129
    90f0:	90a4703a 	and	r18,r18,r2
    90f4:	003bb106 	br	7fbc <__alt_data_end+0xf0007fbc>
    90f8:	d9003617 	ldw	r4,216(sp)
    90fc:	d9403817 	ldw	r5,224(sp)
    9100:	da003d15 	stw	r8,244(sp)
    9104:	000ea240 	call	ea24 <__fpclassifyd>
    9108:	da003d17 	ldw	r8,244(sp)
    910c:	1000f026 	beq	r2,zero,94d0 <___vfprintf_internal_r+0x1a5c>
    9110:	d9002917 	ldw	r4,164(sp)
    9114:	05bff7c4 	movi	r22,-33
    9118:	00bfffc4 	movi	r2,-1
    911c:	8dac703a 	and	r22,r17,r22
    9120:	20820026 	beq	r4,r2,9924 <___vfprintf_internal_r+0x1eb0>
    9124:	008011c4 	movi	r2,71
    9128:	b081f726 	beq	r22,r2,9908 <___vfprintf_internal_r+0x1e94>
    912c:	d9003817 	ldw	r4,224(sp)
    9130:	90c04014 	ori	r3,r18,256
    9134:	d8c02b15 	stw	r3,172(sp)
    9138:	20021516 	blt	r4,zero,9990 <___vfprintf_internal_r+0x1f1c>
    913c:	dcc03817 	ldw	r19,224(sp)
    9140:	d8002a05 	stb	zero,168(sp)
    9144:	00801984 	movi	r2,102
    9148:	8881f926 	beq	r17,r2,9930 <___vfprintf_internal_r+0x1ebc>
    914c:	00801184 	movi	r2,70
    9150:	88821c26 	beq	r17,r2,99c4 <___vfprintf_internal_r+0x1f50>
    9154:	00801144 	movi	r2,69
    9158:	b081ef26 	beq	r22,r2,9918 <___vfprintf_internal_r+0x1ea4>
    915c:	d8c02917 	ldw	r3,164(sp)
    9160:	d8802104 	addi	r2,sp,132
    9164:	d8800315 	stw	r2,12(sp)
    9168:	d9403617 	ldw	r5,216(sp)
    916c:	d8802504 	addi	r2,sp,148
    9170:	d9002c17 	ldw	r4,176(sp)
    9174:	d8800215 	stw	r2,8(sp)
    9178:	d8802604 	addi	r2,sp,152
    917c:	d8c00015 	stw	r3,0(sp)
    9180:	d8800115 	stw	r2,4(sp)
    9184:	01c00084 	movi	r7,2
    9188:	980d883a 	mov	r6,r19
    918c:	d8c03c15 	stw	r3,240(sp)
    9190:	da003d15 	stw	r8,244(sp)
    9194:	000a0980 	call	a098 <_dtoa_r>
    9198:	1021883a 	mov	r16,r2
    919c:	008019c4 	movi	r2,103
    91a0:	d8c03c17 	ldw	r3,240(sp)
    91a4:	da003d17 	ldw	r8,244(sp)
    91a8:	88817126 	beq	r17,r2,9770 <___vfprintf_internal_r+0x1cfc>
    91ac:	008011c4 	movi	r2,71
    91b0:	88829226 	beq	r17,r2,9bfc <___vfprintf_internal_r+0x2188>
    91b4:	80f9883a 	add	fp,r16,r3
    91b8:	d9003617 	ldw	r4,216(sp)
    91bc:	000d883a 	mov	r6,zero
    91c0:	000f883a 	mov	r7,zero
    91c4:	980b883a 	mov	r5,r19
    91c8:	da003d15 	stw	r8,244(sp)
    91cc:	0011fdc0 	call	11fdc <__eqdf2>
    91d0:	da003d17 	ldw	r8,244(sp)
    91d4:	10018d26 	beq	r2,zero,980c <___vfprintf_internal_r+0x1d98>
    91d8:	d8802117 	ldw	r2,132(sp)
    91dc:	1700062e 	bgeu	r2,fp,91f8 <___vfprintf_internal_r+0x1784>
    91e0:	01000c04 	movi	r4,48
    91e4:	10c00044 	addi	r3,r2,1
    91e8:	d8c02115 	stw	r3,132(sp)
    91ec:	11000005 	stb	r4,0(r2)
    91f0:	d8802117 	ldw	r2,132(sp)
    91f4:	173ffb36 	bltu	r2,fp,91e4 <__alt_data_end+0xf00091e4>
    91f8:	1405c83a 	sub	r2,r2,r16
    91fc:	d8803315 	stw	r2,204(sp)
    9200:	008011c4 	movi	r2,71
    9204:	b0817626 	beq	r22,r2,97e0 <___vfprintf_internal_r+0x1d6c>
    9208:	00801944 	movi	r2,101
    920c:	1442810e 	bge	r2,r17,9c14 <___vfprintf_internal_r+0x21a0>
    9210:	d8c02617 	ldw	r3,152(sp)
    9214:	00801984 	movi	r2,102
    9218:	d8c03215 	stw	r3,200(sp)
    921c:	8881fe26 	beq	r17,r2,9a18 <___vfprintf_internal_r+0x1fa4>
    9220:	d8c03217 	ldw	r3,200(sp)
    9224:	d9003317 	ldw	r4,204(sp)
    9228:	1901dd16 	blt	r3,r4,99a0 <___vfprintf_internal_r+0x1f2c>
    922c:	9480004c 	andi	r18,r18,1
    9230:	90022b1e 	bne	r18,zero,9ae0 <___vfprintf_internal_r+0x206c>
    9234:	1805883a 	mov	r2,r3
    9238:	18028016 	blt	r3,zero,9c3c <___vfprintf_internal_r+0x21c8>
    923c:	d8c03217 	ldw	r3,200(sp)
    9240:	044019c4 	movi	r17,103
    9244:	d8c02e15 	stw	r3,184(sp)
    9248:	df002a07 	ldb	fp,168(sp)
    924c:	e001531e 	bne	fp,zero,979c <___vfprintf_internal_r+0x1d28>
    9250:	df002783 	ldbu	fp,158(sp)
    9254:	d8802a15 	stw	r2,168(sp)
    9258:	dc802b17 	ldw	r18,172(sp)
    925c:	d8002915 	stw	zero,164(sp)
    9260:	003bd106 	br	81a8 <__alt_data_end+0xf00081a8>
    9264:	d8802d17 	ldw	r2,180(sp)
    9268:	d8c02d17 	ldw	r3,180(sp)
    926c:	d9002d17 	ldw	r4,180(sp)
    9270:	10800017 	ldw	r2,0(r2)
    9274:	18c00117 	ldw	r3,4(r3)
    9278:	21000204 	addi	r4,r4,8
    927c:	d8803615 	stw	r2,216(sp)
    9280:	d8c03815 	stw	r3,224(sp)
    9284:	d9002d15 	stw	r4,180(sp)
    9288:	003b7506 	br	8060 <__alt_data_end+0xf0008060>
    928c:	ac400007 	ldb	r17,0(r21)
    9290:	003a5906 	br	7bf8 <__alt_data_end+0xf0007bf8>
    9294:	9080100c 	andi	r2,r18,64
    9298:	1000a826 	beq	r2,zero,953c <___vfprintf_internal_r+0x1ac8>
    929c:	d9002d17 	ldw	r4,180(sp)
    92a0:	002d883a 	mov	r22,zero
    92a4:	24c0000b 	ldhu	r19,0(r4)
    92a8:	21000104 	addi	r4,r4,4
    92ac:	d9002d15 	stw	r4,180(sp)
    92b0:	003ccb06 	br	85e0 <__alt_data_end+0xf00085e0>
    92b4:	d8c02d17 	ldw	r3,180(sp)
    92b8:	d9002917 	ldw	r4,164(sp)
    92bc:	002d883a 	mov	r22,zero
    92c0:	18800104 	addi	r2,r3,4
    92c4:	1cc00017 	ldw	r19,0(r3)
    92c8:	203ebb0e 	bge	r4,zero,8db8 <__alt_data_end+0xf0008db8>
    92cc:	003ef106 	br	8e94 <__alt_data_end+0xf0008e94>
    92d0:	9080040c 	andi	r2,r18,16
    92d4:	1000921e 	bne	r2,zero,9520 <___vfprintf_internal_r+0x1aac>
    92d8:	9480100c 	andi	r18,r18,64
    92dc:	90013926 	beq	r18,zero,97c4 <___vfprintf_internal_r+0x1d50>
    92e0:	d9002d17 	ldw	r4,180(sp)
    92e4:	d9402f17 	ldw	r5,188(sp)
    92e8:	20800017 	ldw	r2,0(r4)
    92ec:	21000104 	addi	r4,r4,4
    92f0:	d9002d15 	stw	r4,180(sp)
    92f4:	1140000d 	sth	r5,0(r2)
    92f8:	003a1606 	br	7b54 <__alt_data_end+0xf0007b54>
    92fc:	9080100c 	andi	r2,r18,64
    9300:	10008026 	beq	r2,zero,9504 <___vfprintf_internal_r+0x1a90>
    9304:	d8c02d17 	ldw	r3,180(sp)
    9308:	1cc0000f 	ldh	r19,0(r3)
    930c:	18c00104 	addi	r3,r3,4
    9310:	d8c02d15 	stw	r3,180(sp)
    9314:	982dd7fa 	srai	r22,r19,31
    9318:	b005883a 	mov	r2,r22
    931c:	003b1f06 	br	7f9c <__alt_data_end+0xf0007f9c>
    9320:	9080100c 	andi	r2,r18,64
    9324:	d8002785 	stb	zero,158(sp)
    9328:	10008a1e 	bne	r2,zero,9554 <___vfprintf_internal_r+0x1ae0>
    932c:	d9402d17 	ldw	r5,180(sp)
    9330:	d8c02917 	ldw	r3,164(sp)
    9334:	002d883a 	mov	r22,zero
    9338:	28800104 	addi	r2,r5,4
    933c:	2cc00017 	ldw	r19,0(r5)
    9340:	183e4b0e 	bge	r3,zero,8c70 <__alt_data_end+0xf0008c70>
    9344:	9d86b03a 	or	r3,r19,r22
    9348:	d8802d15 	stw	r2,180(sp)
    934c:	183e4c1e 	bne	r3,zero,8c80 <__alt_data_end+0xf0008c80>
    9350:	0039883a 	mov	fp,zero
    9354:	0005883a 	mov	r2,zero
    9358:	003d4006 	br	885c <__alt_data_end+0xf000885c>
    935c:	01420034 	movhi	r5,2048
    9360:	29409e84 	addi	r5,r5,634
    9364:	d9402b15 	stw	r5,172(sp)
    9368:	d9402b17 	ldw	r5,172(sp)
    936c:	1c47883a 	add	r3,r3,r17
    9370:	10800044 	addi	r2,r2,1
    9374:	41400015 	stw	r5,0(r8)
    9378:	44400115 	stw	r17,4(r8)
    937c:	d8c02015 	stw	r3,128(sp)
    9380:	d8801f15 	stw	r2,124(sp)
    9384:	010001c4 	movi	r4,7
    9388:	20bec816 	blt	r4,r2,8eac <__alt_data_end+0xf0008eac>
    938c:	42000204 	addi	r8,r8,8
    9390:	003ecd06 	br	8ec8 <__alt_data_end+0xf0008ec8>
    9394:	d9002917 	ldw	r4,164(sp)
    9398:	d8002785 	stb	zero,158(sp)
    939c:	203d2d16 	blt	r4,zero,8854 <__alt_data_end+0xf0008854>
    93a0:	00bfdfc4 	movi	r2,-129
    93a4:	90a4703a 	and	r18,r18,r2
    93a8:	003a9106 	br	7df0 <__alt_data_end+0xf0007df0>
    93ac:	01020034 	movhi	r4,2048
    93b0:	21009e84 	addi	r4,r4,634
    93b4:	d9002b15 	stw	r4,172(sp)
    93b8:	003c0c06 	br	83ec <__alt_data_end+0xf00083ec>
    93bc:	d9002c17 	ldw	r4,176(sp)
    93c0:	d9801e04 	addi	r6,sp,120
    93c4:	b80b883a 	mov	r5,r23
    93c8:	000ee000 	call	ee00 <__sprint_r>
    93cc:	103aab1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    93d0:	d8c02017 	ldw	r3,128(sp)
    93d4:	da000404 	addi	r8,sp,16
    93d8:	003d4106 	br	88e0 <__alt_data_end+0xf00088e0>
    93dc:	d8801f17 	ldw	r2,124(sp)
    93e0:	01420034 	movhi	r5,2048
    93e4:	01000044 	movi	r4,1
    93e8:	18c00044 	addi	r3,r3,1
    93ec:	10800044 	addi	r2,r2,1
    93f0:	29409e04 	addi	r5,r5,632
    93f4:	41000115 	stw	r4,4(r8)
    93f8:	41400015 	stw	r5,0(r8)
    93fc:	d8c02015 	stw	r3,128(sp)
    9400:	d8801f15 	stw	r2,124(sp)
    9404:	010001c4 	movi	r4,7
    9408:	20805c16 	blt	r4,r2,957c <___vfprintf_internal_r+0x1b08>
    940c:	42000204 	addi	r8,r8,8
    9410:	8800041e 	bne	r17,zero,9424 <___vfprintf_internal_r+0x19b0>
    9414:	d8803317 	ldw	r2,204(sp)
    9418:	1000021e 	bne	r2,zero,9424 <___vfprintf_internal_r+0x19b0>
    941c:	9080004c 	andi	r2,r18,1
    9420:	103c0926 	beq	r2,zero,8448 <__alt_data_end+0xf0008448>
    9424:	d9003717 	ldw	r4,220(sp)
    9428:	d8801f17 	ldw	r2,124(sp)
    942c:	d9403417 	ldw	r5,208(sp)
    9430:	20c7883a 	add	r3,r4,r3
    9434:	10800044 	addi	r2,r2,1
    9438:	41000115 	stw	r4,4(r8)
    943c:	41400015 	stw	r5,0(r8)
    9440:	d8c02015 	stw	r3,128(sp)
    9444:	d8801f15 	stw	r2,124(sp)
    9448:	010001c4 	movi	r4,7
    944c:	20812116 	blt	r4,r2,98d4 <___vfprintf_internal_r+0x1e60>
    9450:	42000204 	addi	r8,r8,8
    9454:	0463c83a 	sub	r17,zero,r17
    9458:	0440730e 	bge	zero,r17,9628 <___vfprintf_internal_r+0x1bb4>
    945c:	05800404 	movi	r22,16
    9460:	b440860e 	bge	r22,r17,967c <___vfprintf_internal_r+0x1c08>
    9464:	01420034 	movhi	r5,2048
    9468:	29409e84 	addi	r5,r5,634
    946c:	d9402b15 	stw	r5,172(sp)
    9470:	070001c4 	movi	fp,7
    9474:	dcc02c17 	ldw	r19,176(sp)
    9478:	00000306 	br	9488 <___vfprintf_internal_r+0x1a14>
    947c:	42000204 	addi	r8,r8,8
    9480:	8c7ffc04 	addi	r17,r17,-16
    9484:	b440800e 	bge	r22,r17,9688 <___vfprintf_internal_r+0x1c14>
    9488:	18c00404 	addi	r3,r3,16
    948c:	10800044 	addi	r2,r2,1
    9490:	45000015 	stw	r20,0(r8)
    9494:	45800115 	stw	r22,4(r8)
    9498:	d8c02015 	stw	r3,128(sp)
    949c:	d8801f15 	stw	r2,124(sp)
    94a0:	e0bff60e 	bge	fp,r2,947c <__alt_data_end+0xf000947c>
    94a4:	d9801e04 	addi	r6,sp,120
    94a8:	b80b883a 	mov	r5,r23
    94ac:	9809883a 	mov	r4,r19
    94b0:	000ee000 	call	ee00 <__sprint_r>
    94b4:	103a711e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    94b8:	d8c02017 	ldw	r3,128(sp)
    94bc:	d8801f17 	ldw	r2,124(sp)
    94c0:	da000404 	addi	r8,sp,16
    94c4:	003fee06 	br	9480 <__alt_data_end+0xf0009480>
    94c8:	00bfffc4 	movi	r2,-1
    94cc:	003a6f06 	br	7e8c <__alt_data_end+0xf0007e8c>
    94d0:	008011c4 	movi	r2,71
    94d4:	1440b816 	blt	r2,r17,97b8 <___vfprintf_internal_r+0x1d44>
    94d8:	04020034 	movhi	r16,2048
    94dc:	84009004 	addi	r16,r16,576
    94e0:	00c000c4 	movi	r3,3
    94e4:	00bfdfc4 	movi	r2,-129
    94e8:	d8c02a15 	stw	r3,168(sp)
    94ec:	90a4703a 	and	r18,r18,r2
    94f0:	df002783 	ldbu	fp,158(sp)
    94f4:	d8c02e15 	stw	r3,184(sp)
    94f8:	d8002915 	stw	zero,164(sp)
    94fc:	d8003215 	stw	zero,200(sp)
    9500:	003b2906 	br	81a8 <__alt_data_end+0xf00081a8>
    9504:	d9002d17 	ldw	r4,180(sp)
    9508:	24c00017 	ldw	r19,0(r4)
    950c:	21000104 	addi	r4,r4,4
    9510:	d9002d15 	stw	r4,180(sp)
    9514:	982dd7fa 	srai	r22,r19,31
    9518:	b005883a 	mov	r2,r22
    951c:	003a9f06 	br	7f9c <__alt_data_end+0xf0007f9c>
    9520:	d9402d17 	ldw	r5,180(sp)
    9524:	d8c02f17 	ldw	r3,188(sp)
    9528:	28800017 	ldw	r2,0(r5)
    952c:	29400104 	addi	r5,r5,4
    9530:	d9402d15 	stw	r5,180(sp)
    9534:	10c00015 	stw	r3,0(r2)
    9538:	00398606 	br	7b54 <__alt_data_end+0xf0007b54>
    953c:	d9402d17 	ldw	r5,180(sp)
    9540:	002d883a 	mov	r22,zero
    9544:	2cc00017 	ldw	r19,0(r5)
    9548:	29400104 	addi	r5,r5,4
    954c:	d9402d15 	stw	r5,180(sp)
    9550:	003c2306 	br	85e0 <__alt_data_end+0xf00085e0>
    9554:	d8c02d17 	ldw	r3,180(sp)
    9558:	d9002917 	ldw	r4,164(sp)
    955c:	002d883a 	mov	r22,zero
    9560:	18800104 	addi	r2,r3,4
    9564:	1cc0000b 	ldhu	r19,0(r3)
    9568:	203dc10e 	bge	r4,zero,8c70 <__alt_data_end+0xf0008c70>
    956c:	003f7506 	br	9344 <__alt_data_end+0xf0009344>
    9570:	04020034 	movhi	r16,2048
    9574:	84008e04 	addi	r16,r16,568
    9578:	003acc06 	br	80ac <__alt_data_end+0xf00080ac>
    957c:	d9002c17 	ldw	r4,176(sp)
    9580:	d9801e04 	addi	r6,sp,120
    9584:	b80b883a 	mov	r5,r23
    9588:	000ee000 	call	ee00 <__sprint_r>
    958c:	103a3b1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    9590:	dc402617 	ldw	r17,152(sp)
    9594:	d8c02017 	ldw	r3,128(sp)
    9598:	da000404 	addi	r8,sp,16
    959c:	003f9c06 	br	9410 <__alt_data_end+0xf0009410>
    95a0:	ac400043 	ldbu	r17,1(r21)
    95a4:	94800814 	ori	r18,r18,32
    95a8:	ad400044 	addi	r21,r21,1
    95ac:	8c403fcc 	andi	r17,r17,255
    95b0:	8c40201c 	xori	r17,r17,128
    95b4:	8c7fe004 	addi	r17,r17,-128
    95b8:	00398f06 	br	7bf8 <__alt_data_end+0xf0007bf8>
    95bc:	d8c02d15 	stw	r3,180(sp)
    95c0:	0039883a 	mov	fp,zero
    95c4:	003e3506 	br	8e9c <__alt_data_end+0xf0008e9c>
    95c8:	d9002c17 	ldw	r4,176(sp)
    95cc:	d9801e04 	addi	r6,sp,120
    95d0:	b80b883a 	mov	r5,r23
    95d4:	000ee000 	call	ee00 <__sprint_r>
    95d8:	103a281e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    95dc:	d8c02017 	ldw	r3,128(sp)
    95e0:	da000404 	addi	r8,sp,16
    95e4:	003cd006 	br	8928 <__alt_data_end+0xf0008928>
    95e8:	8009883a 	mov	r4,r16
    95ec:	da003d15 	stw	r8,244(sp)
    95f0:	00079dc0 	call	79dc <strlen>
    95f4:	d8802e15 	stw	r2,184(sp)
    95f8:	da003d17 	ldw	r8,244(sp)
    95fc:	103c340e 	bge	r2,zero,86d0 <__alt_data_end+0xf00086d0>
    9600:	0005883a 	mov	r2,zero
    9604:	003c3206 	br	86d0 <__alt_data_end+0xf00086d0>
    9608:	d9002c17 	ldw	r4,176(sp)
    960c:	d9801e04 	addi	r6,sp,120
    9610:	b80b883a 	mov	r5,r23
    9614:	000ee000 	call	ee00 <__sprint_r>
    9618:	103a181e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    961c:	d8c02017 	ldw	r3,128(sp)
    9620:	d8801f17 	ldw	r2,124(sp)
    9624:	da000404 	addi	r8,sp,16
    9628:	d9403317 	ldw	r5,204(sp)
    962c:	10800044 	addi	r2,r2,1
    9630:	44000015 	stw	r16,0(r8)
    9634:	28c7883a 	add	r3,r5,r3
    9638:	003b7d06 	br	8430 <__alt_data_end+0xf0008430>
    963c:	01020034 	movhi	r4,2048
    9640:	2100a284 	addi	r4,r4,650
    9644:	d9003515 	stw	r4,212(sp)
    9648:	003b1406 	br	829c <__alt_data_end+0xf000829c>
    964c:	013fffc4 	movi	r4,-1
    9650:	003a3506 	br	7f28 <__alt_data_end+0xf0007f28>
    9654:	0023883a 	mov	r17,zero
    9658:	003d9d06 	br	8cd0 <__alt_data_end+0xf0008cd0>
    965c:	d9002c17 	ldw	r4,176(sp)
    9660:	d9801e04 	addi	r6,sp,120
    9664:	b80b883a 	mov	r5,r23
    9668:	000ee000 	call	ee00 <__sprint_r>
    966c:	103a031e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    9670:	d8c02017 	ldw	r3,128(sp)
    9674:	da000404 	addi	r8,sp,16
    9678:	003d9406 	br	8ccc <__alt_data_end+0xf0008ccc>
    967c:	01020034 	movhi	r4,2048
    9680:	21009e84 	addi	r4,r4,634
    9684:	d9002b15 	stw	r4,172(sp)
    9688:	d9002b17 	ldw	r4,172(sp)
    968c:	1c47883a 	add	r3,r3,r17
    9690:	10800044 	addi	r2,r2,1
    9694:	41000015 	stw	r4,0(r8)
    9698:	44400115 	stw	r17,4(r8)
    969c:	d8c02015 	stw	r3,128(sp)
    96a0:	d8801f15 	stw	r2,124(sp)
    96a4:	010001c4 	movi	r4,7
    96a8:	20bfd716 	blt	r4,r2,9608 <__alt_data_end+0xf0009608>
    96ac:	42000204 	addi	r8,r8,8
    96b0:	003fdd06 	br	9628 <__alt_data_end+0xf0009628>
    96b4:	d9002c17 	ldw	r4,176(sp)
    96b8:	d9801e04 	addi	r6,sp,120
    96bc:	b80b883a 	mov	r5,r23
    96c0:	000ee000 	call	ee00 <__sprint_r>
    96c4:	1039ed1e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    96c8:	d8802617 	ldw	r2,152(sp)
    96cc:	d8c02017 	ldw	r3,128(sp)
    96d0:	da000404 	addi	r8,sp,16
    96d4:	003e1006 	br	8f18 <__alt_data_end+0xf0008f18>
    96d8:	00800044 	movi	r2,1
    96dc:	10803fcc 	andi	r2,r2,255
    96e0:	00c00044 	movi	r3,1
    96e4:	10fa3526 	beq	r2,r3,7fbc <__alt_data_end+0xf0007fbc>
    96e8:	00c00084 	movi	r3,2
    96ec:	10fbcb26 	beq	r2,r3,861c <__alt_data_end+0xf000861c>
    96f0:	003a8f06 	br	8130 <__alt_data_end+0xf0008130>
    96f4:	01020034 	movhi	r4,2048
    96f8:	2100a284 	addi	r4,r4,650
    96fc:	d9003515 	stw	r4,212(sp)
    9700:	003b7606 	br	84dc <__alt_data_end+0xf00084dc>
    9704:	d8802917 	ldw	r2,164(sp)
    9708:	00c00184 	movi	r3,6
    970c:	1880012e 	bgeu	r3,r2,9714 <___vfprintf_internal_r+0x1ca0>
    9710:	1805883a 	mov	r2,r3
    9714:	d8802e15 	stw	r2,184(sp)
    9718:	1000ef16 	blt	r2,zero,9ad8 <___vfprintf_internal_r+0x2064>
    971c:	04020034 	movhi	r16,2048
    9720:	d8802a15 	stw	r2,168(sp)
    9724:	dcc02d15 	stw	r19,180(sp)
    9728:	d8002915 	stw	zero,164(sp)
    972c:	d8003215 	stw	zero,200(sp)
    9730:	84009c04 	addi	r16,r16,624
    9734:	0039883a 	mov	fp,zero
    9738:	003aa206 	br	81c4 <__alt_data_end+0xf00081c4>
    973c:	0021883a 	mov	r16,zero
    9740:	003e0706 	br	8f60 <__alt_data_end+0xf0008f60>
    9744:	d9002c17 	ldw	r4,176(sp)
    9748:	d9801e04 	addi	r6,sp,120
    974c:	b80b883a 	mov	r5,r23
    9750:	000ee000 	call	ee00 <__sprint_r>
    9754:	1039c91e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    9758:	d8802617 	ldw	r2,152(sp)
    975c:	d9403317 	ldw	r5,204(sp)
    9760:	d8c02017 	ldw	r3,128(sp)
    9764:	da000404 	addi	r8,sp,16
    9768:	2885c83a 	sub	r2,r5,r2
    976c:	003dfb06 	br	8f5c <__alt_data_end+0xf0008f5c>
    9770:	9080004c 	andi	r2,r18,1
    9774:	103e8f1e 	bne	r2,zero,91b4 <__alt_data_end+0xf00091b4>
    9778:	d8802117 	ldw	r2,132(sp)
    977c:	003e9e06 	br	91f8 <__alt_data_end+0xf00091f8>
    9780:	1025883a 	mov	r18,r2
    9784:	0039883a 	mov	fp,zero
    9788:	00800084 	movi	r2,2
    978c:	003fd306 	br	96dc <__alt_data_end+0xf00096dc>
    9790:	07000b44 	movi	fp,45
    9794:	df002785 	stb	fp,158(sp)
    9798:	003a4006 	br	809c <__alt_data_end+0xf000809c>
    979c:	00c00b44 	movi	r3,45
    97a0:	d8c02785 	stb	r3,158(sp)
    97a4:	d8802a15 	stw	r2,168(sp)
    97a8:	dc802b17 	ldw	r18,172(sp)
    97ac:	d8002915 	stw	zero,164(sp)
    97b0:	07000b44 	movi	fp,45
    97b4:	003a8006 	br	81b8 <__alt_data_end+0xf00081b8>
    97b8:	04020034 	movhi	r16,2048
    97bc:	84009104 	addi	r16,r16,580
    97c0:	003f4706 	br	94e0 <__alt_data_end+0xf00094e0>
    97c4:	d8c02d17 	ldw	r3,180(sp)
    97c8:	d9002f17 	ldw	r4,188(sp)
    97cc:	18800017 	ldw	r2,0(r3)
    97d0:	18c00104 	addi	r3,r3,4
    97d4:	d8c02d15 	stw	r3,180(sp)
    97d8:	11000015 	stw	r4,0(r2)
    97dc:	0038dd06 	br	7b54 <__alt_data_end+0xf0007b54>
    97e0:	dd802617 	ldw	r22,152(sp)
    97e4:	00bfff44 	movi	r2,-3
    97e8:	b0801c16 	blt	r22,r2,985c <___vfprintf_internal_r+0x1de8>
    97ec:	d9402917 	ldw	r5,164(sp)
    97f0:	2d801a16 	blt	r5,r22,985c <___vfprintf_internal_r+0x1de8>
    97f4:	dd803215 	stw	r22,200(sp)
    97f8:	003e8906 	br	9220 <__alt_data_end+0xf0009220>
    97fc:	01020034 	movhi	r4,2048
    9800:	21009e84 	addi	r4,r4,634
    9804:	d9002b15 	stw	r4,172(sp)
    9808:	003c9106 	br	8a50 <__alt_data_end+0xf0008a50>
    980c:	e005883a 	mov	r2,fp
    9810:	003e7906 	br	91f8 <__alt_data_end+0xf00091f8>
    9814:	d9402917 	ldw	r5,164(sp)
    9818:	df002783 	ldbu	fp,158(sp)
    981c:	dcc02d15 	stw	r19,180(sp)
    9820:	d9402a15 	stw	r5,168(sp)
    9824:	d9402e15 	stw	r5,184(sp)
    9828:	d8002915 	stw	zero,164(sp)
    982c:	d8003215 	stw	zero,200(sp)
    9830:	003a5d06 	br	81a8 <__alt_data_end+0xf00081a8>
    9834:	9080004c 	andi	r2,r18,1
    9838:	0039883a 	mov	fp,zero
    983c:	10000426 	beq	r2,zero,9850 <___vfprintf_internal_r+0x1ddc>
    9840:	00800c04 	movi	r2,48
    9844:	dc001dc4 	addi	r16,sp,119
    9848:	d8801dc5 	stb	r2,119(sp)
    984c:	003b8006 	br	8650 <__alt_data_end+0xf0008650>
    9850:	d8002e15 	stw	zero,184(sp)
    9854:	dc001e04 	addi	r16,sp,120
    9858:	003a4d06 	br	8190 <__alt_data_end+0xf0008190>
    985c:	8c7fff84 	addi	r17,r17,-2
    9860:	b5bfffc4 	addi	r22,r22,-1
    9864:	dd802615 	stw	r22,152(sp)
    9868:	dc4022c5 	stb	r17,139(sp)
    986c:	b000bf16 	blt	r22,zero,9b6c <___vfprintf_internal_r+0x20f8>
    9870:	00800ac4 	movi	r2,43
    9874:	d8802305 	stb	r2,140(sp)
    9878:	00800244 	movi	r2,9
    987c:	15807016 	blt	r2,r22,9a40 <___vfprintf_internal_r+0x1fcc>
    9880:	00800c04 	movi	r2,48
    9884:	b5800c04 	addi	r22,r22,48
    9888:	d8802345 	stb	r2,141(sp)
    988c:	dd802385 	stb	r22,142(sp)
    9890:	d88023c4 	addi	r2,sp,143
    9894:	df0022c4 	addi	fp,sp,139
    9898:	d8c03317 	ldw	r3,204(sp)
    989c:	1739c83a 	sub	fp,r2,fp
    98a0:	d9003317 	ldw	r4,204(sp)
    98a4:	e0c7883a 	add	r3,fp,r3
    98a8:	df003a15 	stw	fp,232(sp)
    98ac:	d8c02e15 	stw	r3,184(sp)
    98b0:	00800044 	movi	r2,1
    98b4:	1100b30e 	bge	r2,r4,9b84 <___vfprintf_internal_r+0x2110>
    98b8:	d8c02e17 	ldw	r3,184(sp)
    98bc:	18c00044 	addi	r3,r3,1
    98c0:	d8c02e15 	stw	r3,184(sp)
    98c4:	1805883a 	mov	r2,r3
    98c8:	1800ac16 	blt	r3,zero,9b7c <___vfprintf_internal_r+0x2108>
    98cc:	d8003215 	stw	zero,200(sp)
    98d0:	003e5d06 	br	9248 <__alt_data_end+0xf0009248>
    98d4:	d9002c17 	ldw	r4,176(sp)
    98d8:	d9801e04 	addi	r6,sp,120
    98dc:	b80b883a 	mov	r5,r23
    98e0:	000ee000 	call	ee00 <__sprint_r>
    98e4:	1039651e 	bne	r2,zero,7e7c <__alt_data_end+0xf0007e7c>
    98e8:	dc402617 	ldw	r17,152(sp)
    98ec:	d8c02017 	ldw	r3,128(sp)
    98f0:	d8801f17 	ldw	r2,124(sp)
    98f4:	da000404 	addi	r8,sp,16
    98f8:	003ed606 	br	9454 <__alt_data_end+0xf0009454>
    98fc:	582b883a 	mov	r21,r11
    9900:	d8002915 	stw	zero,164(sp)
    9904:	0038bd06 	br	7bfc <__alt_data_end+0xf0007bfc>
    9908:	d8802917 	ldw	r2,164(sp)
    990c:	103e071e 	bne	r2,zero,912c <__alt_data_end+0xf000912c>
    9910:	dc002915 	stw	r16,164(sp)
    9914:	003e0506 	br	912c <__alt_data_end+0xf000912c>
    9918:	d9002917 	ldw	r4,164(sp)
    991c:	20c00044 	addi	r3,r4,1
    9920:	003e0f06 	br	9160 <__alt_data_end+0xf0009160>
    9924:	01400184 	movi	r5,6
    9928:	d9402915 	stw	r5,164(sp)
    992c:	003dff06 	br	912c <__alt_data_end+0xf000912c>
    9930:	d8802104 	addi	r2,sp,132
    9934:	d8800315 	stw	r2,12(sp)
    9938:	d8802504 	addi	r2,sp,148
    993c:	d8800215 	stw	r2,8(sp)
    9940:	d8802604 	addi	r2,sp,152
    9944:	d8800115 	stw	r2,4(sp)
    9948:	d8802917 	ldw	r2,164(sp)
    994c:	d9403617 	ldw	r5,216(sp)
    9950:	d9002c17 	ldw	r4,176(sp)
    9954:	d8800015 	stw	r2,0(sp)
    9958:	01c000c4 	movi	r7,3
    995c:	980d883a 	mov	r6,r19
    9960:	da003d15 	stw	r8,244(sp)
    9964:	000a0980 	call	a098 <_dtoa_r>
    9968:	d8c02917 	ldw	r3,164(sp)
    996c:	da003d17 	ldw	r8,244(sp)
    9970:	1021883a 	mov	r16,r2
    9974:	10f9883a 	add	fp,r2,r3
    9978:	81000007 	ldb	r4,0(r16)
    997c:	00800c04 	movi	r2,48
    9980:	20805e26 	beq	r4,r2,9afc <___vfprintf_internal_r+0x2088>
    9984:	d8c02617 	ldw	r3,152(sp)
    9988:	e0f9883a 	add	fp,fp,r3
    998c:	003e0a06 	br	91b8 <__alt_data_end+0xf00091b8>
    9990:	00c00b44 	movi	r3,45
    9994:	24e0003c 	xorhi	r19,r4,32768
    9998:	d8c02a05 	stb	r3,168(sp)
    999c:	003de906 	br	9144 <__alt_data_end+0xf0009144>
    99a0:	d8c03217 	ldw	r3,200(sp)
    99a4:	00c07a0e 	bge	zero,r3,9b90 <___vfprintf_internal_r+0x211c>
    99a8:	00800044 	movi	r2,1
    99ac:	d9003317 	ldw	r4,204(sp)
    99b0:	1105883a 	add	r2,r2,r4
    99b4:	d8802e15 	stw	r2,184(sp)
    99b8:	10004e16 	blt	r2,zero,9af4 <___vfprintf_internal_r+0x2080>
    99bc:	044019c4 	movi	r17,103
    99c0:	003e2106 	br	9248 <__alt_data_end+0xf0009248>
    99c4:	d9002917 	ldw	r4,164(sp)
    99c8:	d8802104 	addi	r2,sp,132
    99cc:	d8800315 	stw	r2,12(sp)
    99d0:	d9000015 	stw	r4,0(sp)
    99d4:	d8802504 	addi	r2,sp,148
    99d8:	d9403617 	ldw	r5,216(sp)
    99dc:	d9002c17 	ldw	r4,176(sp)
    99e0:	d8800215 	stw	r2,8(sp)
    99e4:	d8802604 	addi	r2,sp,152
    99e8:	d8800115 	stw	r2,4(sp)
    99ec:	01c000c4 	movi	r7,3
    99f0:	980d883a 	mov	r6,r19
    99f4:	da003d15 	stw	r8,244(sp)
    99f8:	000a0980 	call	a098 <_dtoa_r>
    99fc:	d8c02917 	ldw	r3,164(sp)
    9a00:	da003d17 	ldw	r8,244(sp)
    9a04:	1021883a 	mov	r16,r2
    9a08:	00801184 	movi	r2,70
    9a0c:	80f9883a 	add	fp,r16,r3
    9a10:	88bfd926 	beq	r17,r2,9978 <__alt_data_end+0xf0009978>
    9a14:	003de806 	br	91b8 <__alt_data_end+0xf00091b8>
    9a18:	d9002917 	ldw	r4,164(sp)
    9a1c:	00c04d0e 	bge	zero,r3,9b54 <___vfprintf_internal_r+0x20e0>
    9a20:	2000441e 	bne	r4,zero,9b34 <___vfprintf_internal_r+0x20c0>
    9a24:	9480004c 	andi	r18,r18,1
    9a28:	9000421e 	bne	r18,zero,9b34 <___vfprintf_internal_r+0x20c0>
    9a2c:	1805883a 	mov	r2,r3
    9a30:	18007016 	blt	r3,zero,9bf4 <___vfprintf_internal_r+0x2180>
    9a34:	d8c03217 	ldw	r3,200(sp)
    9a38:	d8c02e15 	stw	r3,184(sp)
    9a3c:	003e0206 	br	9248 <__alt_data_end+0xf0009248>
    9a40:	df0022c4 	addi	fp,sp,139
    9a44:	dc002915 	stw	r16,164(sp)
    9a48:	4027883a 	mov	r19,r8
    9a4c:	e021883a 	mov	r16,fp
    9a50:	b009883a 	mov	r4,r22
    9a54:	01400284 	movi	r5,10
    9a58:	00074800 	call	7480 <__modsi3>
    9a5c:	10800c04 	addi	r2,r2,48
    9a60:	843fffc4 	addi	r16,r16,-1
    9a64:	b009883a 	mov	r4,r22
    9a68:	01400284 	movi	r5,10
    9a6c:	80800005 	stb	r2,0(r16)
    9a70:	00073fc0 	call	73fc <__divsi3>
    9a74:	102d883a 	mov	r22,r2
    9a78:	00800244 	movi	r2,9
    9a7c:	15bff416 	blt	r2,r22,9a50 <__alt_data_end+0xf0009a50>
    9a80:	9811883a 	mov	r8,r19
    9a84:	b0800c04 	addi	r2,r22,48
    9a88:	8027883a 	mov	r19,r16
    9a8c:	997fffc4 	addi	r5,r19,-1
    9a90:	98bfffc5 	stb	r2,-1(r19)
    9a94:	dc002917 	ldw	r16,164(sp)
    9a98:	2f006a2e 	bgeu	r5,fp,9c44 <___vfprintf_internal_r+0x21d0>
    9a9c:	d9c02384 	addi	r7,sp,142
    9aa0:	3ccfc83a 	sub	r7,r7,r19
    9aa4:	d9002344 	addi	r4,sp,141
    9aa8:	e1cf883a 	add	r7,fp,r7
    9aac:	00000106 	br	9ab4 <___vfprintf_internal_r+0x2040>
    9ab0:	28800003 	ldbu	r2,0(r5)
    9ab4:	20800005 	stb	r2,0(r4)
    9ab8:	21000044 	addi	r4,r4,1
    9abc:	29400044 	addi	r5,r5,1
    9ac0:	393ffb1e 	bne	r7,r4,9ab0 <__alt_data_end+0xf0009ab0>
    9ac4:	d8802304 	addi	r2,sp,140
    9ac8:	14c5c83a 	sub	r2,r2,r19
    9acc:	d8c02344 	addi	r3,sp,141
    9ad0:	1885883a 	add	r2,r3,r2
    9ad4:	003f7006 	br	9898 <__alt_data_end+0xf0009898>
    9ad8:	0005883a 	mov	r2,zero
    9adc:	003f0f06 	br	971c <__alt_data_end+0xf000971c>
    9ae0:	d8c03217 	ldw	r3,200(sp)
    9ae4:	18c00044 	addi	r3,r3,1
    9ae8:	d8c02e15 	stw	r3,184(sp)
    9aec:	1805883a 	mov	r2,r3
    9af0:	183fb20e 	bge	r3,zero,99bc <__alt_data_end+0xf00099bc>
    9af4:	0005883a 	mov	r2,zero
    9af8:	003fb006 	br	99bc <__alt_data_end+0xf00099bc>
    9afc:	d9003617 	ldw	r4,216(sp)
    9b00:	000d883a 	mov	r6,zero
    9b04:	000f883a 	mov	r7,zero
    9b08:	980b883a 	mov	r5,r19
    9b0c:	d8c03c15 	stw	r3,240(sp)
    9b10:	da003d15 	stw	r8,244(sp)
    9b14:	0011fdc0 	call	11fdc <__eqdf2>
    9b18:	d8c03c17 	ldw	r3,240(sp)
    9b1c:	da003d17 	ldw	r8,244(sp)
    9b20:	103f9826 	beq	r2,zero,9984 <__alt_data_end+0xf0009984>
    9b24:	00800044 	movi	r2,1
    9b28:	10c7c83a 	sub	r3,r2,r3
    9b2c:	d8c02615 	stw	r3,152(sp)
    9b30:	003f9506 	br	9988 <__alt_data_end+0xf0009988>
    9b34:	d9002917 	ldw	r4,164(sp)
    9b38:	d8c03217 	ldw	r3,200(sp)
    9b3c:	20800044 	addi	r2,r4,1
    9b40:	1885883a 	add	r2,r3,r2
    9b44:	d8802e15 	stw	r2,184(sp)
    9b48:	103dbf0e 	bge	r2,zero,9248 <__alt_data_end+0xf0009248>
    9b4c:	0005883a 	mov	r2,zero
    9b50:	003dbd06 	br	9248 <__alt_data_end+0xf0009248>
    9b54:	2000211e 	bne	r4,zero,9bdc <___vfprintf_internal_r+0x2168>
    9b58:	9480004c 	andi	r18,r18,1
    9b5c:	90001f1e 	bne	r18,zero,9bdc <___vfprintf_internal_r+0x2168>
    9b60:	00800044 	movi	r2,1
    9b64:	d8802e15 	stw	r2,184(sp)
    9b68:	003db706 	br	9248 <__alt_data_end+0xf0009248>
    9b6c:	00800b44 	movi	r2,45
    9b70:	05adc83a 	sub	r22,zero,r22
    9b74:	d8802305 	stb	r2,140(sp)
    9b78:	003f3f06 	br	9878 <__alt_data_end+0xf0009878>
    9b7c:	0005883a 	mov	r2,zero
    9b80:	003f5206 	br	98cc <__alt_data_end+0xf00098cc>
    9b84:	90a4703a 	and	r18,r18,r2
    9b88:	903f4e26 	beq	r18,zero,98c4 <__alt_data_end+0xf00098c4>
    9b8c:	003f4a06 	br	98b8 <__alt_data_end+0xf00098b8>
    9b90:	00800084 	movi	r2,2
    9b94:	10c5c83a 	sub	r2,r2,r3
    9b98:	003f8406 	br	99ac <__alt_data_end+0xf00099ac>
    9b9c:	d8802d17 	ldw	r2,180(sp)
    9ba0:	d9002d17 	ldw	r4,180(sp)
    9ba4:	ac400043 	ldbu	r17,1(r21)
    9ba8:	10800017 	ldw	r2,0(r2)
    9bac:	582b883a 	mov	r21,r11
    9bb0:	d8802915 	stw	r2,164(sp)
    9bb4:	20800104 	addi	r2,r4,4
    9bb8:	d9002917 	ldw	r4,164(sp)
    9bbc:	d8802d15 	stw	r2,180(sp)
    9bc0:	203e7a0e 	bge	r4,zero,95ac <__alt_data_end+0xf00095ac>
    9bc4:	8c403fcc 	andi	r17,r17,255
    9bc8:	00bfffc4 	movi	r2,-1
    9bcc:	8c40201c 	xori	r17,r17,128
    9bd0:	d8802915 	stw	r2,164(sp)
    9bd4:	8c7fe004 	addi	r17,r17,-128
    9bd8:	00380706 	br	7bf8 <__alt_data_end+0xf0007bf8>
    9bdc:	d8c02917 	ldw	r3,164(sp)
    9be0:	18c00084 	addi	r3,r3,2
    9be4:	d8c02e15 	stw	r3,184(sp)
    9be8:	1805883a 	mov	r2,r3
    9bec:	183d960e 	bge	r3,zero,9248 <__alt_data_end+0xf0009248>
    9bf0:	003fd606 	br	9b4c <__alt_data_end+0xf0009b4c>
    9bf4:	0005883a 	mov	r2,zero
    9bf8:	003f8e06 	br	9a34 <__alt_data_end+0xf0009a34>
    9bfc:	9080004c 	andi	r2,r18,1
    9c00:	103f811e 	bne	r2,zero,9a08 <__alt_data_end+0xf0009a08>
    9c04:	d8802117 	ldw	r2,132(sp)
    9c08:	1405c83a 	sub	r2,r2,r16
    9c0c:	d8803315 	stw	r2,204(sp)
    9c10:	b47ef326 	beq	r22,r17,97e0 <__alt_data_end+0xf00097e0>
    9c14:	dd802617 	ldw	r22,152(sp)
    9c18:	003f1106 	br	9860 <__alt_data_end+0xf0009860>
    9c1c:	d9c02785 	stb	r7,158(sp)
    9c20:	00390406 	br	8034 <__alt_data_end+0xf0008034>
    9c24:	d9c02785 	stb	r7,158(sp)
    9c28:	0038d306 	br	7f78 <__alt_data_end+0xf0007f78>
    9c2c:	d9c02785 	stb	r7,158(sp)
    9c30:	003a6106 	br	85b8 <__alt_data_end+0xf00085b8>
    9c34:	d9c02785 	stb	r7,158(sp)
    9c38:	003af806 	br	881c <__alt_data_end+0xf000881c>
    9c3c:	0005883a 	mov	r2,zero
    9c40:	003d7e06 	br	923c <__alt_data_end+0xf000923c>
    9c44:	d8802344 	addi	r2,sp,141
    9c48:	003f1306 	br	9898 <__alt_data_end+0xf0009898>
    9c4c:	d9c02785 	stb	r7,158(sp)
    9c50:	00392306 	br	80e0 <__alt_data_end+0xf00080e0>
    9c54:	d9c02785 	stb	r7,158(sp)
    9c58:	003aa906 	br	8700 <__alt_data_end+0xf0008700>
    9c5c:	d9c02785 	stb	r7,158(sp)
    9c60:	003a3d06 	br	8558 <__alt_data_end+0xf0008558>
    9c64:	d9c02785 	stb	r7,158(sp)
    9c68:	003aca06 	br	8794 <__alt_data_end+0xf0008794>

00009c6c <__vfprintf_internal>:
    9c6c:	00820034 	movhi	r2,2048
    9c70:	108ab104 	addi	r2,r2,10948
    9c74:	300f883a 	mov	r7,r6
    9c78:	280d883a 	mov	r6,r5
    9c7c:	200b883a 	mov	r5,r4
    9c80:	11000017 	ldw	r4,0(r2)
    9c84:	0007a741 	jmpi	7a74 <___vfprintf_internal_r>

00009c88 <__sbprintf>:
    9c88:	2880030b 	ldhu	r2,12(r5)
    9c8c:	2ac01917 	ldw	r11,100(r5)
    9c90:	2a80038b 	ldhu	r10,14(r5)
    9c94:	2a400717 	ldw	r9,28(r5)
    9c98:	2a000917 	ldw	r8,36(r5)
    9c9c:	defee204 	addi	sp,sp,-1144
    9ca0:	00c10004 	movi	r3,1024
    9ca4:	dc011a15 	stw	r16,1128(sp)
    9ca8:	10bfff4c 	andi	r2,r2,65533
    9cac:	2821883a 	mov	r16,r5
    9cb0:	d8cb883a 	add	r5,sp,r3
    9cb4:	dc811c15 	stw	r18,1136(sp)
    9cb8:	dc411b15 	stw	r17,1132(sp)
    9cbc:	dfc11d15 	stw	ra,1140(sp)
    9cc0:	2025883a 	mov	r18,r4
    9cc4:	d881030d 	sth	r2,1036(sp)
    9cc8:	dac11915 	stw	r11,1124(sp)
    9ccc:	da81038d 	sth	r10,1038(sp)
    9cd0:	da410715 	stw	r9,1052(sp)
    9cd4:	da010915 	stw	r8,1060(sp)
    9cd8:	dec10015 	stw	sp,1024(sp)
    9cdc:	dec10415 	stw	sp,1040(sp)
    9ce0:	d8c10215 	stw	r3,1032(sp)
    9ce4:	d8c10515 	stw	r3,1044(sp)
    9ce8:	d8010615 	stw	zero,1048(sp)
    9cec:	0007a740 	call	7a74 <___vfprintf_internal_r>
    9cf0:	1023883a 	mov	r17,r2
    9cf4:	10000416 	blt	r2,zero,9d08 <__sbprintf+0x80>
    9cf8:	d9410004 	addi	r5,sp,1024
    9cfc:	9009883a 	mov	r4,r18
    9d00:	000b93c0 	call	b93c <_fflush_r>
    9d04:	10000d1e 	bne	r2,zero,9d3c <__sbprintf+0xb4>
    9d08:	d881030b 	ldhu	r2,1036(sp)
    9d0c:	1080100c 	andi	r2,r2,64
    9d10:	10000326 	beq	r2,zero,9d20 <__sbprintf+0x98>
    9d14:	8080030b 	ldhu	r2,12(r16)
    9d18:	10801014 	ori	r2,r2,64
    9d1c:	8080030d 	sth	r2,12(r16)
    9d20:	8805883a 	mov	r2,r17
    9d24:	dfc11d17 	ldw	ra,1140(sp)
    9d28:	dc811c17 	ldw	r18,1136(sp)
    9d2c:	dc411b17 	ldw	r17,1132(sp)
    9d30:	dc011a17 	ldw	r16,1128(sp)
    9d34:	dec11e04 	addi	sp,sp,1144
    9d38:	f800283a 	ret
    9d3c:	047fffc4 	movi	r17,-1
    9d40:	003ff106 	br	9d08 <__alt_data_end+0xf0009d08>

00009d44 <__swsetup_r>:
    9d44:	00820034 	movhi	r2,2048
    9d48:	defffd04 	addi	sp,sp,-12
    9d4c:	108ab104 	addi	r2,r2,10948
    9d50:	dc400115 	stw	r17,4(sp)
    9d54:	2023883a 	mov	r17,r4
    9d58:	11000017 	ldw	r4,0(r2)
    9d5c:	dc000015 	stw	r16,0(sp)
    9d60:	dfc00215 	stw	ra,8(sp)
    9d64:	2821883a 	mov	r16,r5
    9d68:	20000226 	beq	r4,zero,9d74 <__swsetup_r+0x30>
    9d6c:	20800e17 	ldw	r2,56(r4)
    9d70:	10003126 	beq	r2,zero,9e38 <__swsetup_r+0xf4>
    9d74:	8080030b 	ldhu	r2,12(r16)
    9d78:	10c0020c 	andi	r3,r2,8
    9d7c:	1009883a 	mov	r4,r2
    9d80:	18000f26 	beq	r3,zero,9dc0 <__swsetup_r+0x7c>
    9d84:	80c00417 	ldw	r3,16(r16)
    9d88:	18001526 	beq	r3,zero,9de0 <__swsetup_r+0x9c>
    9d8c:	1100004c 	andi	r4,r2,1
    9d90:	20001c1e 	bne	r4,zero,9e04 <__swsetup_r+0xc0>
    9d94:	1080008c 	andi	r2,r2,2
    9d98:	1000291e 	bne	r2,zero,9e40 <__swsetup_r+0xfc>
    9d9c:	80800517 	ldw	r2,20(r16)
    9da0:	80800215 	stw	r2,8(r16)
    9da4:	18001c26 	beq	r3,zero,9e18 <__swsetup_r+0xd4>
    9da8:	0005883a 	mov	r2,zero
    9dac:	dfc00217 	ldw	ra,8(sp)
    9db0:	dc400117 	ldw	r17,4(sp)
    9db4:	dc000017 	ldw	r16,0(sp)
    9db8:	dec00304 	addi	sp,sp,12
    9dbc:	f800283a 	ret
    9dc0:	2080040c 	andi	r2,r4,16
    9dc4:	10002e26 	beq	r2,zero,9e80 <__swsetup_r+0x13c>
    9dc8:	2080010c 	andi	r2,r4,4
    9dcc:	10001e1e 	bne	r2,zero,9e48 <__swsetup_r+0x104>
    9dd0:	80c00417 	ldw	r3,16(r16)
    9dd4:	20800214 	ori	r2,r4,8
    9dd8:	8080030d 	sth	r2,12(r16)
    9ddc:	183feb1e 	bne	r3,zero,9d8c <__alt_data_end+0xf0009d8c>
    9de0:	1100a00c 	andi	r4,r2,640
    9de4:	01408004 	movi	r5,512
    9de8:	217fe826 	beq	r4,r5,9d8c <__alt_data_end+0xf0009d8c>
    9dec:	800b883a 	mov	r5,r16
    9df0:	8809883a 	mov	r4,r17
    9df4:	000c8bc0 	call	c8bc <__smakebuf_r>
    9df8:	8080030b 	ldhu	r2,12(r16)
    9dfc:	80c00417 	ldw	r3,16(r16)
    9e00:	003fe206 	br	9d8c <__alt_data_end+0xf0009d8c>
    9e04:	80800517 	ldw	r2,20(r16)
    9e08:	80000215 	stw	zero,8(r16)
    9e0c:	0085c83a 	sub	r2,zero,r2
    9e10:	80800615 	stw	r2,24(r16)
    9e14:	183fe41e 	bne	r3,zero,9da8 <__alt_data_end+0xf0009da8>
    9e18:	80c0030b 	ldhu	r3,12(r16)
    9e1c:	0005883a 	mov	r2,zero
    9e20:	1900200c 	andi	r4,r3,128
    9e24:	203fe126 	beq	r4,zero,9dac <__alt_data_end+0xf0009dac>
    9e28:	18c01014 	ori	r3,r3,64
    9e2c:	80c0030d 	sth	r3,12(r16)
    9e30:	00bfffc4 	movi	r2,-1
    9e34:	003fdd06 	br	9dac <__alt_data_end+0xf0009dac>
    9e38:	000bd180 	call	bd18 <__sinit>
    9e3c:	003fcd06 	br	9d74 <__alt_data_end+0xf0009d74>
    9e40:	0005883a 	mov	r2,zero
    9e44:	003fd606 	br	9da0 <__alt_data_end+0xf0009da0>
    9e48:	81400c17 	ldw	r5,48(r16)
    9e4c:	28000626 	beq	r5,zero,9e68 <__swsetup_r+0x124>
    9e50:	80801004 	addi	r2,r16,64
    9e54:	28800326 	beq	r5,r2,9e64 <__swsetup_r+0x120>
    9e58:	8809883a 	mov	r4,r17
    9e5c:	000be8c0 	call	be8c <_free_r>
    9e60:	8100030b 	ldhu	r4,12(r16)
    9e64:	80000c15 	stw	zero,48(r16)
    9e68:	80c00417 	ldw	r3,16(r16)
    9e6c:	00bff6c4 	movi	r2,-37
    9e70:	1108703a 	and	r4,r2,r4
    9e74:	80000115 	stw	zero,4(r16)
    9e78:	80c00015 	stw	r3,0(r16)
    9e7c:	003fd506 	br	9dd4 <__alt_data_end+0xf0009dd4>
    9e80:	00800244 	movi	r2,9
    9e84:	88800015 	stw	r2,0(r17)
    9e88:	20801014 	ori	r2,r4,64
    9e8c:	8080030d 	sth	r2,12(r16)
    9e90:	00bfffc4 	movi	r2,-1
    9e94:	003fc506 	br	9dac <__alt_data_end+0xf0009dac>

00009e98 <quorem>:
    9e98:	defff704 	addi	sp,sp,-36
    9e9c:	dc800215 	stw	r18,8(sp)
    9ea0:	20800417 	ldw	r2,16(r4)
    9ea4:	2c800417 	ldw	r18,16(r5)
    9ea8:	dfc00815 	stw	ra,32(sp)
    9eac:	ddc00715 	stw	r23,28(sp)
    9eb0:	dd800615 	stw	r22,24(sp)
    9eb4:	dd400515 	stw	r21,20(sp)
    9eb8:	dd000415 	stw	r20,16(sp)
    9ebc:	dcc00315 	stw	r19,12(sp)
    9ec0:	dc400115 	stw	r17,4(sp)
    9ec4:	dc000015 	stw	r16,0(sp)
    9ec8:	14807116 	blt	r2,r18,a090 <quorem+0x1f8>
    9ecc:	94bfffc4 	addi	r18,r18,-1
    9ed0:	94ad883a 	add	r22,r18,r18
    9ed4:	b5ad883a 	add	r22,r22,r22
    9ed8:	2c400504 	addi	r17,r5,20
    9edc:	8da9883a 	add	r20,r17,r22
    9ee0:	25400504 	addi	r21,r4,20
    9ee4:	282f883a 	mov	r23,r5
    9ee8:	adad883a 	add	r22,r21,r22
    9eec:	a1400017 	ldw	r5,0(r20)
    9ef0:	2021883a 	mov	r16,r4
    9ef4:	b1000017 	ldw	r4,0(r22)
    9ef8:	29400044 	addi	r5,r5,1
    9efc:	00074f40 	call	74f4 <__udivsi3>
    9f00:	1027883a 	mov	r19,r2
    9f04:	10002c26 	beq	r2,zero,9fb8 <quorem+0x120>
    9f08:	a813883a 	mov	r9,r21
    9f0c:	880b883a 	mov	r5,r17
    9f10:	0009883a 	mov	r4,zero
    9f14:	000d883a 	mov	r6,zero
    9f18:	2a000017 	ldw	r8,0(r5)
    9f1c:	49c00017 	ldw	r7,0(r9)
    9f20:	29400104 	addi	r5,r5,4
    9f24:	40bfffcc 	andi	r2,r8,65535
    9f28:	14c5383a 	mul	r2,r2,r19
    9f2c:	4010d43a 	srli	r8,r8,16
    9f30:	38ffffcc 	andi	r3,r7,65535
    9f34:	1105883a 	add	r2,r2,r4
    9f38:	1008d43a 	srli	r4,r2,16
    9f3c:	44d1383a 	mul	r8,r8,r19
    9f40:	198d883a 	add	r6,r3,r6
    9f44:	10ffffcc 	andi	r3,r2,65535
    9f48:	30c7c83a 	sub	r3,r6,r3
    9f4c:	380ed43a 	srli	r7,r7,16
    9f50:	4105883a 	add	r2,r8,r4
    9f54:	180dd43a 	srai	r6,r3,16
    9f58:	113fffcc 	andi	r4,r2,65535
    9f5c:	390fc83a 	sub	r7,r7,r4
    9f60:	398d883a 	add	r6,r7,r6
    9f64:	300e943a 	slli	r7,r6,16
    9f68:	18ffffcc 	andi	r3,r3,65535
    9f6c:	1008d43a 	srli	r4,r2,16
    9f70:	38ceb03a 	or	r7,r7,r3
    9f74:	49c00015 	stw	r7,0(r9)
    9f78:	300dd43a 	srai	r6,r6,16
    9f7c:	4a400104 	addi	r9,r9,4
    9f80:	a17fe52e 	bgeu	r20,r5,9f18 <__alt_data_end+0xf0009f18>
    9f84:	b0800017 	ldw	r2,0(r22)
    9f88:	10000b1e 	bne	r2,zero,9fb8 <quorem+0x120>
    9f8c:	b0bfff04 	addi	r2,r22,-4
    9f90:	a880082e 	bgeu	r21,r2,9fb4 <quorem+0x11c>
    9f94:	b0ffff17 	ldw	r3,-4(r22)
    9f98:	18000326 	beq	r3,zero,9fa8 <quorem+0x110>
    9f9c:	00000506 	br	9fb4 <quorem+0x11c>
    9fa0:	10c00017 	ldw	r3,0(r2)
    9fa4:	1800031e 	bne	r3,zero,9fb4 <quorem+0x11c>
    9fa8:	10bfff04 	addi	r2,r2,-4
    9fac:	94bfffc4 	addi	r18,r18,-1
    9fb0:	a8bffb36 	bltu	r21,r2,9fa0 <__alt_data_end+0xf0009fa0>
    9fb4:	84800415 	stw	r18,16(r16)
    9fb8:	b80b883a 	mov	r5,r23
    9fbc:	8009883a 	mov	r4,r16
    9fc0:	000dd8c0 	call	dd8c <__mcmp>
    9fc4:	10002616 	blt	r2,zero,a060 <quorem+0x1c8>
    9fc8:	9cc00044 	addi	r19,r19,1
    9fcc:	a805883a 	mov	r2,r21
    9fd0:	000b883a 	mov	r5,zero
    9fd4:	11000017 	ldw	r4,0(r2)
    9fd8:	89800017 	ldw	r6,0(r17)
    9fdc:	10800104 	addi	r2,r2,4
    9fe0:	20ffffcc 	andi	r3,r4,65535
    9fe4:	194b883a 	add	r5,r3,r5
    9fe8:	30ffffcc 	andi	r3,r6,65535
    9fec:	28c7c83a 	sub	r3,r5,r3
    9ff0:	300cd43a 	srli	r6,r6,16
    9ff4:	2008d43a 	srli	r4,r4,16
    9ff8:	180bd43a 	srai	r5,r3,16
    9ffc:	18ffffcc 	andi	r3,r3,65535
    a000:	2189c83a 	sub	r4,r4,r6
    a004:	2149883a 	add	r4,r4,r5
    a008:	200c943a 	slli	r6,r4,16
    a00c:	8c400104 	addi	r17,r17,4
    a010:	200bd43a 	srai	r5,r4,16
    a014:	30c6b03a 	or	r3,r6,r3
    a018:	10ffff15 	stw	r3,-4(r2)
    a01c:	a47fed2e 	bgeu	r20,r17,9fd4 <__alt_data_end+0xf0009fd4>
    a020:	9485883a 	add	r2,r18,r18
    a024:	1085883a 	add	r2,r2,r2
    a028:	a887883a 	add	r3,r21,r2
    a02c:	18800017 	ldw	r2,0(r3)
    a030:	10000b1e 	bne	r2,zero,a060 <quorem+0x1c8>
    a034:	18bfff04 	addi	r2,r3,-4
    a038:	a880082e 	bgeu	r21,r2,a05c <quorem+0x1c4>
    a03c:	18ffff17 	ldw	r3,-4(r3)
    a040:	18000326 	beq	r3,zero,a050 <quorem+0x1b8>
    a044:	00000506 	br	a05c <quorem+0x1c4>
    a048:	10c00017 	ldw	r3,0(r2)
    a04c:	1800031e 	bne	r3,zero,a05c <quorem+0x1c4>
    a050:	10bfff04 	addi	r2,r2,-4
    a054:	94bfffc4 	addi	r18,r18,-1
    a058:	a8bffb36 	bltu	r21,r2,a048 <__alt_data_end+0xf000a048>
    a05c:	84800415 	stw	r18,16(r16)
    a060:	9805883a 	mov	r2,r19
    a064:	dfc00817 	ldw	ra,32(sp)
    a068:	ddc00717 	ldw	r23,28(sp)
    a06c:	dd800617 	ldw	r22,24(sp)
    a070:	dd400517 	ldw	r21,20(sp)
    a074:	dd000417 	ldw	r20,16(sp)
    a078:	dcc00317 	ldw	r19,12(sp)
    a07c:	dc800217 	ldw	r18,8(sp)
    a080:	dc400117 	ldw	r17,4(sp)
    a084:	dc000017 	ldw	r16,0(sp)
    a088:	dec00904 	addi	sp,sp,36
    a08c:	f800283a 	ret
    a090:	0005883a 	mov	r2,zero
    a094:	003ff306 	br	a064 <__alt_data_end+0xf000a064>

0000a098 <_dtoa_r>:
    a098:	20801017 	ldw	r2,64(r4)
    a09c:	deffde04 	addi	sp,sp,-136
    a0a0:	df002015 	stw	fp,128(sp)
    a0a4:	dcc01b15 	stw	r19,108(sp)
    a0a8:	dc801a15 	stw	r18,104(sp)
    a0ac:	dc401915 	stw	r17,100(sp)
    a0b0:	dc001815 	stw	r16,96(sp)
    a0b4:	dfc02115 	stw	ra,132(sp)
    a0b8:	ddc01f15 	stw	r23,124(sp)
    a0bc:	dd801e15 	stw	r22,120(sp)
    a0c0:	dd401d15 	stw	r21,116(sp)
    a0c4:	dd001c15 	stw	r20,112(sp)
    a0c8:	d9c00315 	stw	r7,12(sp)
    a0cc:	2039883a 	mov	fp,r4
    a0d0:	3023883a 	mov	r17,r6
    a0d4:	2825883a 	mov	r18,r5
    a0d8:	dc002417 	ldw	r16,144(sp)
    a0dc:	3027883a 	mov	r19,r6
    a0e0:	10000826 	beq	r2,zero,a104 <_dtoa_r+0x6c>
    a0e4:	21801117 	ldw	r6,68(r4)
    a0e8:	00c00044 	movi	r3,1
    a0ec:	100b883a 	mov	r5,r2
    a0f0:	1986983a 	sll	r3,r3,r6
    a0f4:	11800115 	stw	r6,4(r2)
    a0f8:	10c00215 	stw	r3,8(r2)
    a0fc:	000d56c0 	call	d56c <_Bfree>
    a100:	e0001015 	stw	zero,64(fp)
    a104:	88002e16 	blt	r17,zero,a1c0 <_dtoa_r+0x128>
    a108:	80000015 	stw	zero,0(r16)
    a10c:	889ffc2c 	andhi	r2,r17,32752
    a110:	00dffc34 	movhi	r3,32752
    a114:	10c01c26 	beq	r2,r3,a188 <_dtoa_r+0xf0>
    a118:	000d883a 	mov	r6,zero
    a11c:	000f883a 	mov	r7,zero
    a120:	9009883a 	mov	r4,r18
    a124:	980b883a 	mov	r5,r19
    a128:	0011fdc0 	call	11fdc <__eqdf2>
    a12c:	10002b1e 	bne	r2,zero,a1dc <_dtoa_r+0x144>
    a130:	d9c02317 	ldw	r7,140(sp)
    a134:	00800044 	movi	r2,1
    a138:	38800015 	stw	r2,0(r7)
    a13c:	d8802517 	ldw	r2,148(sp)
    a140:	10019e26 	beq	r2,zero,a7bc <_dtoa_r+0x724>
    a144:	d8c02517 	ldw	r3,148(sp)
    a148:	00820034 	movhi	r2,2048
    a14c:	10809e44 	addi	r2,r2,633
    a150:	18800015 	stw	r2,0(r3)
    a154:	10bfffc4 	addi	r2,r2,-1
    a158:	dfc02117 	ldw	ra,132(sp)
    a15c:	df002017 	ldw	fp,128(sp)
    a160:	ddc01f17 	ldw	r23,124(sp)
    a164:	dd801e17 	ldw	r22,120(sp)
    a168:	dd401d17 	ldw	r21,116(sp)
    a16c:	dd001c17 	ldw	r20,112(sp)
    a170:	dcc01b17 	ldw	r19,108(sp)
    a174:	dc801a17 	ldw	r18,104(sp)
    a178:	dc401917 	ldw	r17,100(sp)
    a17c:	dc001817 	ldw	r16,96(sp)
    a180:	dec02204 	addi	sp,sp,136
    a184:	f800283a 	ret
    a188:	d8c02317 	ldw	r3,140(sp)
    a18c:	0089c3c4 	movi	r2,9999
    a190:	18800015 	stw	r2,0(r3)
    a194:	90017726 	beq	r18,zero,a774 <_dtoa_r+0x6dc>
    a198:	00820034 	movhi	r2,2048
    a19c:	1080aa04 	addi	r2,r2,680
    a1a0:	d9002517 	ldw	r4,148(sp)
    a1a4:	203fec26 	beq	r4,zero,a158 <__alt_data_end+0xf000a158>
    a1a8:	10c000c7 	ldb	r3,3(r2)
    a1ac:	1801781e 	bne	r3,zero,a790 <_dtoa_r+0x6f8>
    a1b0:	10c000c4 	addi	r3,r2,3
    a1b4:	d9802517 	ldw	r6,148(sp)
    a1b8:	30c00015 	stw	r3,0(r6)
    a1bc:	003fe606 	br	a158 <__alt_data_end+0xf000a158>
    a1c0:	04e00034 	movhi	r19,32768
    a1c4:	9cffffc4 	addi	r19,r19,-1
    a1c8:	00800044 	movi	r2,1
    a1cc:	8ce6703a 	and	r19,r17,r19
    a1d0:	80800015 	stw	r2,0(r16)
    a1d4:	9823883a 	mov	r17,r19
    a1d8:	003fcc06 	br	a10c <__alt_data_end+0xf000a10c>
    a1dc:	d8800204 	addi	r2,sp,8
    a1e0:	d8800015 	stw	r2,0(sp)
    a1e4:	d9c00104 	addi	r7,sp,4
    a1e8:	900b883a 	mov	r5,r18
    a1ec:	980d883a 	mov	r6,r19
    a1f0:	e009883a 	mov	r4,fp
    a1f4:	8820d53a 	srli	r16,r17,20
    a1f8:	000e1580 	call	e158 <__d2b>
    a1fc:	d8800915 	stw	r2,36(sp)
    a200:	8001651e 	bne	r16,zero,a798 <_dtoa_r+0x700>
    a204:	dd800217 	ldw	r22,8(sp)
    a208:	dc000117 	ldw	r16,4(sp)
    a20c:	00800804 	movi	r2,32
    a210:	b421883a 	add	r16,r22,r16
    a214:	80c10c84 	addi	r3,r16,1074
    a218:	10c2d10e 	bge	r2,r3,ad60 <_dtoa_r+0xcc8>
    a21c:	00801004 	movi	r2,64
    a220:	81010484 	addi	r4,r16,1042
    a224:	10c7c83a 	sub	r3,r2,r3
    a228:	9108d83a 	srl	r4,r18,r4
    a22c:	88e2983a 	sll	r17,r17,r3
    a230:	2448b03a 	or	r4,r4,r17
    a234:	00132c80 	call	132c8 <__floatunsidf>
    a238:	017f8434 	movhi	r5,65040
    a23c:	01800044 	movi	r6,1
    a240:	1009883a 	mov	r4,r2
    a244:	194b883a 	add	r5,r3,r5
    a248:	843fffc4 	addi	r16,r16,-1
    a24c:	d9801115 	stw	r6,68(sp)
    a250:	000d883a 	mov	r6,zero
    a254:	01cffe34 	movhi	r7,16376
    a258:	001294c0 	call	1294c <__subdf3>
    a25c:	0198dbf4 	movhi	r6,25455
    a260:	01cff4f4 	movhi	r7,16339
    a264:	3190d844 	addi	r6,r6,17249
    a268:	39e1e9c4 	addi	r7,r7,-30809
    a26c:	1009883a 	mov	r4,r2
    a270:	180b883a 	mov	r5,r3
    a274:	00122340 	call	12234 <__muldf3>
    a278:	01a2d874 	movhi	r6,35681
    a27c:	01cff1f4 	movhi	r7,16327
    a280:	31b22cc4 	addi	r6,r6,-14157
    a284:	39e28a04 	addi	r7,r7,-30168
    a288:	180b883a 	mov	r5,r3
    a28c:	1009883a 	mov	r4,r2
    a290:	00117300 	call	11730 <__adddf3>
    a294:	8009883a 	mov	r4,r16
    a298:	1029883a 	mov	r20,r2
    a29c:	1823883a 	mov	r17,r3
    a2a0:	00070040 	call	7004 <__floatsidf>
    a2a4:	019427f4 	movhi	r6,20639
    a2a8:	01cff4f4 	movhi	r7,16339
    a2ac:	319e7ec4 	addi	r6,r6,31227
    a2b0:	39d104c4 	addi	r7,r7,17427
    a2b4:	1009883a 	mov	r4,r2
    a2b8:	180b883a 	mov	r5,r3
    a2bc:	00122340 	call	12234 <__muldf3>
    a2c0:	100d883a 	mov	r6,r2
    a2c4:	180f883a 	mov	r7,r3
    a2c8:	a009883a 	mov	r4,r20
    a2cc:	880b883a 	mov	r5,r17
    a2d0:	00117300 	call	11730 <__adddf3>
    a2d4:	1009883a 	mov	r4,r2
    a2d8:	180b883a 	mov	r5,r3
    a2dc:	1029883a 	mov	r20,r2
    a2e0:	1823883a 	mov	r17,r3
    a2e4:	00132480 	call	13248 <__fixdfsi>
    a2e8:	000d883a 	mov	r6,zero
    a2ec:	000f883a 	mov	r7,zero
    a2f0:	a009883a 	mov	r4,r20
    a2f4:	880b883a 	mov	r5,r17
    a2f8:	d8800515 	stw	r2,20(sp)
    a2fc:	00121400 	call	12140 <__ledf2>
    a300:	10028716 	blt	r2,zero,ad20 <_dtoa_r+0xc88>
    a304:	d8c00517 	ldw	r3,20(sp)
    a308:	00800584 	movi	r2,22
    a30c:	10c27536 	bltu	r2,r3,ace4 <_dtoa_r+0xc4c>
    a310:	180490fa 	slli	r2,r3,3
    a314:	00c20034 	movhi	r3,2048
    a318:	18c0c604 	addi	r3,r3,792
    a31c:	1885883a 	add	r2,r3,r2
    a320:	11000017 	ldw	r4,0(r2)
    a324:	11400117 	ldw	r5,4(r2)
    a328:	900d883a 	mov	r6,r18
    a32c:	980f883a 	mov	r7,r19
    a330:	00120640 	call	12064 <__gedf2>
    a334:	00828d0e 	bge	zero,r2,ad6c <_dtoa_r+0xcd4>
    a338:	d9000517 	ldw	r4,20(sp)
    a33c:	d8000e15 	stw	zero,56(sp)
    a340:	213fffc4 	addi	r4,r4,-1
    a344:	d9000515 	stw	r4,20(sp)
    a348:	b42dc83a 	sub	r22,r22,r16
    a34c:	b5bfffc4 	addi	r22,r22,-1
    a350:	b0026f16 	blt	r22,zero,ad10 <_dtoa_r+0xc78>
    a354:	d8000815 	stw	zero,32(sp)
    a358:	d9c00517 	ldw	r7,20(sp)
    a35c:	38026416 	blt	r7,zero,acf0 <_dtoa_r+0xc58>
    a360:	b1ed883a 	add	r22,r22,r7
    a364:	d9c00d15 	stw	r7,52(sp)
    a368:	d8000a15 	stw	zero,40(sp)
    a36c:	d9800317 	ldw	r6,12(sp)
    a370:	00800244 	movi	r2,9
    a374:	11811436 	bltu	r2,r6,a7c8 <_dtoa_r+0x730>
    a378:	00800144 	movi	r2,5
    a37c:	1184e10e 	bge	r2,r6,b704 <_dtoa_r+0x166c>
    a380:	31bfff04 	addi	r6,r6,-4
    a384:	d9800315 	stw	r6,12(sp)
    a388:	0023883a 	mov	r17,zero
    a38c:	d9800317 	ldw	r6,12(sp)
    a390:	008000c4 	movi	r2,3
    a394:	30836726 	beq	r6,r2,b134 <_dtoa_r+0x109c>
    a398:	1183410e 	bge	r2,r6,b0a0 <_dtoa_r+0x1008>
    a39c:	d9c00317 	ldw	r7,12(sp)
    a3a0:	00800104 	movi	r2,4
    a3a4:	38827c26 	beq	r7,r2,ad98 <_dtoa_r+0xd00>
    a3a8:	00800144 	movi	r2,5
    a3ac:	3884c41e 	bne	r7,r2,b6c0 <_dtoa_r+0x1628>
    a3b0:	00800044 	movi	r2,1
    a3b4:	d8800b15 	stw	r2,44(sp)
    a3b8:	d8c00517 	ldw	r3,20(sp)
    a3bc:	d9002217 	ldw	r4,136(sp)
    a3c0:	1907883a 	add	r3,r3,r4
    a3c4:	19800044 	addi	r6,r3,1
    a3c8:	d8c00c15 	stw	r3,48(sp)
    a3cc:	d9800615 	stw	r6,24(sp)
    a3d0:	0183a40e 	bge	zero,r6,b264 <_dtoa_r+0x11cc>
    a3d4:	d9800617 	ldw	r6,24(sp)
    a3d8:	3021883a 	mov	r16,r6
    a3dc:	e0001115 	stw	zero,68(fp)
    a3e0:	008005c4 	movi	r2,23
    a3e4:	1184c92e 	bgeu	r2,r6,b70c <_dtoa_r+0x1674>
    a3e8:	00c00044 	movi	r3,1
    a3ec:	00800104 	movi	r2,4
    a3f0:	1085883a 	add	r2,r2,r2
    a3f4:	11000504 	addi	r4,r2,20
    a3f8:	180b883a 	mov	r5,r3
    a3fc:	18c00044 	addi	r3,r3,1
    a400:	313ffb2e 	bgeu	r6,r4,a3f0 <__alt_data_end+0xf000a3f0>
    a404:	e1401115 	stw	r5,68(fp)
    a408:	e009883a 	mov	r4,fp
    a40c:	000d4c40 	call	d4c4 <_Balloc>
    a410:	d8800715 	stw	r2,28(sp)
    a414:	e0801015 	stw	r2,64(fp)
    a418:	00800384 	movi	r2,14
    a41c:	1400f736 	bltu	r2,r16,a7fc <_dtoa_r+0x764>
    a420:	8800f626 	beq	r17,zero,a7fc <_dtoa_r+0x764>
    a424:	d9c00517 	ldw	r7,20(sp)
    a428:	01c39a0e 	bge	zero,r7,b294 <_dtoa_r+0x11fc>
    a42c:	388003cc 	andi	r2,r7,15
    a430:	100490fa 	slli	r2,r2,3
    a434:	382bd13a 	srai	r21,r7,4
    a438:	00c20034 	movhi	r3,2048
    a43c:	18c0c604 	addi	r3,r3,792
    a440:	1885883a 	add	r2,r3,r2
    a444:	a8c0040c 	andi	r3,r21,16
    a448:	12400017 	ldw	r9,0(r2)
    a44c:	12000117 	ldw	r8,4(r2)
    a450:	18037926 	beq	r3,zero,b238 <_dtoa_r+0x11a0>
    a454:	00820034 	movhi	r2,2048
    a458:	1080bc04 	addi	r2,r2,752
    a45c:	11800817 	ldw	r6,32(r2)
    a460:	11c00917 	ldw	r7,36(r2)
    a464:	9009883a 	mov	r4,r18
    a468:	980b883a 	mov	r5,r19
    a46c:	da001715 	stw	r8,92(sp)
    a470:	da401615 	stw	r9,88(sp)
    a474:	000671c0 	call	671c <__divdf3>
    a478:	da001717 	ldw	r8,92(sp)
    a47c:	da401617 	ldw	r9,88(sp)
    a480:	ad4003cc 	andi	r21,r21,15
    a484:	040000c4 	movi	r16,3
    a488:	1023883a 	mov	r17,r2
    a48c:	1829883a 	mov	r20,r3
    a490:	a8001126 	beq	r21,zero,a4d8 <_dtoa_r+0x440>
    a494:	05c20034 	movhi	r23,2048
    a498:	bdc0bc04 	addi	r23,r23,752
    a49c:	4805883a 	mov	r2,r9
    a4a0:	4007883a 	mov	r3,r8
    a4a4:	a980004c 	andi	r6,r21,1
    a4a8:	1009883a 	mov	r4,r2
    a4ac:	a82bd07a 	srai	r21,r21,1
    a4b0:	180b883a 	mov	r5,r3
    a4b4:	30000426 	beq	r6,zero,a4c8 <_dtoa_r+0x430>
    a4b8:	b9800017 	ldw	r6,0(r23)
    a4bc:	b9c00117 	ldw	r7,4(r23)
    a4c0:	84000044 	addi	r16,r16,1
    a4c4:	00122340 	call	12234 <__muldf3>
    a4c8:	bdc00204 	addi	r23,r23,8
    a4cc:	a83ff51e 	bne	r21,zero,a4a4 <__alt_data_end+0xf000a4a4>
    a4d0:	1013883a 	mov	r9,r2
    a4d4:	1811883a 	mov	r8,r3
    a4d8:	480d883a 	mov	r6,r9
    a4dc:	400f883a 	mov	r7,r8
    a4e0:	8809883a 	mov	r4,r17
    a4e4:	a00b883a 	mov	r5,r20
    a4e8:	000671c0 	call	671c <__divdf3>
    a4ec:	d8800f15 	stw	r2,60(sp)
    a4f0:	d8c01015 	stw	r3,64(sp)
    a4f4:	d8c00e17 	ldw	r3,56(sp)
    a4f8:	18000626 	beq	r3,zero,a514 <_dtoa_r+0x47c>
    a4fc:	d9000f17 	ldw	r4,60(sp)
    a500:	d9401017 	ldw	r5,64(sp)
    a504:	000d883a 	mov	r6,zero
    a508:	01cffc34 	movhi	r7,16368
    a50c:	00121400 	call	12140 <__ledf2>
    a510:	10040b16 	blt	r2,zero,b540 <_dtoa_r+0x14a8>
    a514:	8009883a 	mov	r4,r16
    a518:	00070040 	call	7004 <__floatsidf>
    a51c:	d9800f17 	ldw	r6,60(sp)
    a520:	d9c01017 	ldw	r7,64(sp)
    a524:	1009883a 	mov	r4,r2
    a528:	180b883a 	mov	r5,r3
    a52c:	00122340 	call	12234 <__muldf3>
    a530:	000d883a 	mov	r6,zero
    a534:	01d00734 	movhi	r7,16412
    a538:	1009883a 	mov	r4,r2
    a53c:	180b883a 	mov	r5,r3
    a540:	00117300 	call	11730 <__adddf3>
    a544:	1021883a 	mov	r16,r2
    a548:	d8800617 	ldw	r2,24(sp)
    a54c:	047f3034 	movhi	r17,64704
    a550:	1c63883a 	add	r17,r3,r17
    a554:	10031826 	beq	r2,zero,b1b8 <_dtoa_r+0x1120>
    a558:	d8c00517 	ldw	r3,20(sp)
    a55c:	db000617 	ldw	r12,24(sp)
    a560:	d8c01315 	stw	r3,76(sp)
    a564:	d9000b17 	ldw	r4,44(sp)
    a568:	20038f26 	beq	r4,zero,b3a8 <_dtoa_r+0x1310>
    a56c:	60bfffc4 	addi	r2,r12,-1
    a570:	100490fa 	slli	r2,r2,3
    a574:	00c20034 	movhi	r3,2048
    a578:	18c0c604 	addi	r3,r3,792
    a57c:	1885883a 	add	r2,r3,r2
    a580:	11800017 	ldw	r6,0(r2)
    a584:	11c00117 	ldw	r7,4(r2)
    a588:	d8800717 	ldw	r2,28(sp)
    a58c:	0009883a 	mov	r4,zero
    a590:	014ff834 	movhi	r5,16352
    a594:	db001615 	stw	r12,88(sp)
    a598:	15c00044 	addi	r23,r2,1
    a59c:	000671c0 	call	671c <__divdf3>
    a5a0:	800d883a 	mov	r6,r16
    a5a4:	880f883a 	mov	r7,r17
    a5a8:	1009883a 	mov	r4,r2
    a5ac:	180b883a 	mov	r5,r3
    a5b0:	001294c0 	call	1294c <__subdf3>
    a5b4:	d9401017 	ldw	r5,64(sp)
    a5b8:	d9000f17 	ldw	r4,60(sp)
    a5bc:	102b883a 	mov	r21,r2
    a5c0:	d8c01215 	stw	r3,72(sp)
    a5c4:	00132480 	call	13248 <__fixdfsi>
    a5c8:	1009883a 	mov	r4,r2
    a5cc:	1029883a 	mov	r20,r2
    a5d0:	00070040 	call	7004 <__floatsidf>
    a5d4:	d9000f17 	ldw	r4,60(sp)
    a5d8:	d9401017 	ldw	r5,64(sp)
    a5dc:	100d883a 	mov	r6,r2
    a5e0:	180f883a 	mov	r7,r3
    a5e4:	001294c0 	call	1294c <__subdf3>
    a5e8:	1823883a 	mov	r17,r3
    a5ec:	d8c00717 	ldw	r3,28(sp)
    a5f0:	d9401217 	ldw	r5,72(sp)
    a5f4:	a2000c04 	addi	r8,r20,48
    a5f8:	1021883a 	mov	r16,r2
    a5fc:	1a000005 	stb	r8,0(r3)
    a600:	800d883a 	mov	r6,r16
    a604:	880f883a 	mov	r7,r17
    a608:	a809883a 	mov	r4,r21
    a60c:	4029883a 	mov	r20,r8
    a610:	00120640 	call	12064 <__gedf2>
    a614:	00841d16 	blt	zero,r2,b68c <_dtoa_r+0x15f4>
    a618:	800d883a 	mov	r6,r16
    a61c:	880f883a 	mov	r7,r17
    a620:	0009883a 	mov	r4,zero
    a624:	014ffc34 	movhi	r5,16368
    a628:	001294c0 	call	1294c <__subdf3>
    a62c:	d9401217 	ldw	r5,72(sp)
    a630:	100d883a 	mov	r6,r2
    a634:	180f883a 	mov	r7,r3
    a638:	a809883a 	mov	r4,r21
    a63c:	00120640 	call	12064 <__gedf2>
    a640:	db001617 	ldw	r12,88(sp)
    a644:	00840e16 	blt	zero,r2,b680 <_dtoa_r+0x15e8>
    a648:	00800044 	movi	r2,1
    a64c:	13006b0e 	bge	r2,r12,a7fc <_dtoa_r+0x764>
    a650:	d9000717 	ldw	r4,28(sp)
    a654:	dd800f15 	stw	r22,60(sp)
    a658:	dcc01015 	stw	r19,64(sp)
    a65c:	2319883a 	add	r12,r4,r12
    a660:	dcc01217 	ldw	r19,72(sp)
    a664:	602d883a 	mov	r22,r12
    a668:	dc801215 	stw	r18,72(sp)
    a66c:	b825883a 	mov	r18,r23
    a670:	00000906 	br	a698 <_dtoa_r+0x600>
    a674:	001294c0 	call	1294c <__subdf3>
    a678:	a80d883a 	mov	r6,r21
    a67c:	980f883a 	mov	r7,r19
    a680:	1009883a 	mov	r4,r2
    a684:	180b883a 	mov	r5,r3
    a688:	00121400 	call	12140 <__ledf2>
    a68c:	1003e816 	blt	r2,zero,b630 <_dtoa_r+0x1598>
    a690:	b825883a 	mov	r18,r23
    a694:	bd83e926 	beq	r23,r22,b63c <_dtoa_r+0x15a4>
    a698:	a809883a 	mov	r4,r21
    a69c:	980b883a 	mov	r5,r19
    a6a0:	000d883a 	mov	r6,zero
    a6a4:	01d00934 	movhi	r7,16420
    a6a8:	00122340 	call	12234 <__muldf3>
    a6ac:	000d883a 	mov	r6,zero
    a6b0:	01d00934 	movhi	r7,16420
    a6b4:	8009883a 	mov	r4,r16
    a6b8:	880b883a 	mov	r5,r17
    a6bc:	102b883a 	mov	r21,r2
    a6c0:	1827883a 	mov	r19,r3
    a6c4:	00122340 	call	12234 <__muldf3>
    a6c8:	180b883a 	mov	r5,r3
    a6cc:	1009883a 	mov	r4,r2
    a6d0:	1821883a 	mov	r16,r3
    a6d4:	1023883a 	mov	r17,r2
    a6d8:	00132480 	call	13248 <__fixdfsi>
    a6dc:	1009883a 	mov	r4,r2
    a6e0:	1029883a 	mov	r20,r2
    a6e4:	00070040 	call	7004 <__floatsidf>
    a6e8:	8809883a 	mov	r4,r17
    a6ec:	800b883a 	mov	r5,r16
    a6f0:	100d883a 	mov	r6,r2
    a6f4:	180f883a 	mov	r7,r3
    a6f8:	001294c0 	call	1294c <__subdf3>
    a6fc:	a5000c04 	addi	r20,r20,48
    a700:	a80d883a 	mov	r6,r21
    a704:	980f883a 	mov	r7,r19
    a708:	1009883a 	mov	r4,r2
    a70c:	180b883a 	mov	r5,r3
    a710:	95000005 	stb	r20,0(r18)
    a714:	1021883a 	mov	r16,r2
    a718:	1823883a 	mov	r17,r3
    a71c:	00121400 	call	12140 <__ledf2>
    a720:	bdc00044 	addi	r23,r23,1
    a724:	800d883a 	mov	r6,r16
    a728:	880f883a 	mov	r7,r17
    a72c:	0009883a 	mov	r4,zero
    a730:	014ffc34 	movhi	r5,16368
    a734:	103fcf0e 	bge	r2,zero,a674 <__alt_data_end+0xf000a674>
    a738:	d8c01317 	ldw	r3,76(sp)
    a73c:	d8c00515 	stw	r3,20(sp)
    a740:	d9400917 	ldw	r5,36(sp)
    a744:	e009883a 	mov	r4,fp
    a748:	000d56c0 	call	d56c <_Bfree>
    a74c:	d9000517 	ldw	r4,20(sp)
    a750:	d9802317 	ldw	r6,140(sp)
    a754:	d9c02517 	ldw	r7,148(sp)
    a758:	b8000005 	stb	zero,0(r23)
    a75c:	20800044 	addi	r2,r4,1
    a760:	30800015 	stw	r2,0(r6)
    a764:	3802aa26 	beq	r7,zero,b210 <_dtoa_r+0x1178>
    a768:	3dc00015 	stw	r23,0(r7)
    a76c:	d8800717 	ldw	r2,28(sp)
    a770:	003e7906 	br	a158 <__alt_data_end+0xf000a158>
    a774:	00800434 	movhi	r2,16
    a778:	10bfffc4 	addi	r2,r2,-1
    a77c:	88a2703a 	and	r17,r17,r2
    a780:	883e851e 	bne	r17,zero,a198 <__alt_data_end+0xf000a198>
    a784:	00820034 	movhi	r2,2048
    a788:	1080a704 	addi	r2,r2,668
    a78c:	003e8406 	br	a1a0 <__alt_data_end+0xf000a1a0>
    a790:	10c00204 	addi	r3,r2,8
    a794:	003e8706 	br	a1b4 <__alt_data_end+0xf000a1b4>
    a798:	01400434 	movhi	r5,16
    a79c:	297fffc4 	addi	r5,r5,-1
    a7a0:	994a703a 	and	r5,r19,r5
    a7a4:	9009883a 	mov	r4,r18
    a7a8:	843f0044 	addi	r16,r16,-1023
    a7ac:	294ffc34 	orhi	r5,r5,16368
    a7b0:	dd800217 	ldw	r22,8(sp)
    a7b4:	d8001115 	stw	zero,68(sp)
    a7b8:	003ea506 	br	a250 <__alt_data_end+0xf000a250>
    a7bc:	00820034 	movhi	r2,2048
    a7c0:	10809e04 	addi	r2,r2,632
    a7c4:	003e6406 	br	a158 <__alt_data_end+0xf000a158>
    a7c8:	e0001115 	stw	zero,68(fp)
    a7cc:	000b883a 	mov	r5,zero
    a7d0:	e009883a 	mov	r4,fp
    a7d4:	000d4c40 	call	d4c4 <_Balloc>
    a7d8:	01bfffc4 	movi	r6,-1
    a7dc:	01c00044 	movi	r7,1
    a7e0:	d8800715 	stw	r2,28(sp)
    a7e4:	d9800c15 	stw	r6,48(sp)
    a7e8:	e0801015 	stw	r2,64(fp)
    a7ec:	d8000315 	stw	zero,12(sp)
    a7f0:	d9c00b15 	stw	r7,44(sp)
    a7f4:	d9800615 	stw	r6,24(sp)
    a7f8:	d8002215 	stw	zero,136(sp)
    a7fc:	d8800117 	ldw	r2,4(sp)
    a800:	10008916 	blt	r2,zero,aa28 <_dtoa_r+0x990>
    a804:	d9000517 	ldw	r4,20(sp)
    a808:	00c00384 	movi	r3,14
    a80c:	19008616 	blt	r3,r4,aa28 <_dtoa_r+0x990>
    a810:	200490fa 	slli	r2,r4,3
    a814:	00c20034 	movhi	r3,2048
    a818:	d9802217 	ldw	r6,136(sp)
    a81c:	18c0c604 	addi	r3,r3,792
    a820:	1885883a 	add	r2,r3,r2
    a824:	14000017 	ldw	r16,0(r2)
    a828:	14400117 	ldw	r17,4(r2)
    a82c:	30016316 	blt	r6,zero,adbc <_dtoa_r+0xd24>
    a830:	800d883a 	mov	r6,r16
    a834:	880f883a 	mov	r7,r17
    a838:	9009883a 	mov	r4,r18
    a83c:	980b883a 	mov	r5,r19
    a840:	000671c0 	call	671c <__divdf3>
    a844:	180b883a 	mov	r5,r3
    a848:	1009883a 	mov	r4,r2
    a84c:	00132480 	call	13248 <__fixdfsi>
    a850:	1009883a 	mov	r4,r2
    a854:	102b883a 	mov	r21,r2
    a858:	00070040 	call	7004 <__floatsidf>
    a85c:	800d883a 	mov	r6,r16
    a860:	880f883a 	mov	r7,r17
    a864:	1009883a 	mov	r4,r2
    a868:	180b883a 	mov	r5,r3
    a86c:	00122340 	call	12234 <__muldf3>
    a870:	100d883a 	mov	r6,r2
    a874:	180f883a 	mov	r7,r3
    a878:	9009883a 	mov	r4,r18
    a87c:	980b883a 	mov	r5,r19
    a880:	001294c0 	call	1294c <__subdf3>
    a884:	d9c00717 	ldw	r7,28(sp)
    a888:	1009883a 	mov	r4,r2
    a88c:	a8800c04 	addi	r2,r21,48
    a890:	38800005 	stb	r2,0(r7)
    a894:	3dc00044 	addi	r23,r7,1
    a898:	d9c00617 	ldw	r7,24(sp)
    a89c:	01800044 	movi	r6,1
    a8a0:	180b883a 	mov	r5,r3
    a8a4:	2005883a 	mov	r2,r4
    a8a8:	39803826 	beq	r7,r6,a98c <_dtoa_r+0x8f4>
    a8ac:	000d883a 	mov	r6,zero
    a8b0:	01d00934 	movhi	r7,16420
    a8b4:	00122340 	call	12234 <__muldf3>
    a8b8:	000d883a 	mov	r6,zero
    a8bc:	000f883a 	mov	r7,zero
    a8c0:	1009883a 	mov	r4,r2
    a8c4:	180b883a 	mov	r5,r3
    a8c8:	1025883a 	mov	r18,r2
    a8cc:	1827883a 	mov	r19,r3
    a8d0:	0011fdc0 	call	11fdc <__eqdf2>
    a8d4:	103f9a26 	beq	r2,zero,a740 <__alt_data_end+0xf000a740>
    a8d8:	d9c00617 	ldw	r7,24(sp)
    a8dc:	d8c00717 	ldw	r3,28(sp)
    a8e0:	b829883a 	mov	r20,r23
    a8e4:	38bfffc4 	addi	r2,r7,-1
    a8e8:	18ad883a 	add	r22,r3,r2
    a8ec:	00000a06 	br	a918 <_dtoa_r+0x880>
    a8f0:	00122340 	call	12234 <__muldf3>
    a8f4:	000d883a 	mov	r6,zero
    a8f8:	000f883a 	mov	r7,zero
    a8fc:	1009883a 	mov	r4,r2
    a900:	180b883a 	mov	r5,r3
    a904:	1025883a 	mov	r18,r2
    a908:	1827883a 	mov	r19,r3
    a90c:	b829883a 	mov	r20,r23
    a910:	0011fdc0 	call	11fdc <__eqdf2>
    a914:	103f8a26 	beq	r2,zero,a740 <__alt_data_end+0xf000a740>
    a918:	800d883a 	mov	r6,r16
    a91c:	880f883a 	mov	r7,r17
    a920:	9009883a 	mov	r4,r18
    a924:	980b883a 	mov	r5,r19
    a928:	000671c0 	call	671c <__divdf3>
    a92c:	180b883a 	mov	r5,r3
    a930:	1009883a 	mov	r4,r2
    a934:	00132480 	call	13248 <__fixdfsi>
    a938:	1009883a 	mov	r4,r2
    a93c:	102b883a 	mov	r21,r2
    a940:	00070040 	call	7004 <__floatsidf>
    a944:	800d883a 	mov	r6,r16
    a948:	880f883a 	mov	r7,r17
    a94c:	1009883a 	mov	r4,r2
    a950:	180b883a 	mov	r5,r3
    a954:	00122340 	call	12234 <__muldf3>
    a958:	100d883a 	mov	r6,r2
    a95c:	180f883a 	mov	r7,r3
    a960:	9009883a 	mov	r4,r18
    a964:	980b883a 	mov	r5,r19
    a968:	001294c0 	call	1294c <__subdf3>
    a96c:	aa000c04 	addi	r8,r21,48
    a970:	a2000005 	stb	r8,0(r20)
    a974:	000d883a 	mov	r6,zero
    a978:	01d00934 	movhi	r7,16420
    a97c:	1009883a 	mov	r4,r2
    a980:	180b883a 	mov	r5,r3
    a984:	a5c00044 	addi	r23,r20,1
    a988:	b53fd91e 	bne	r22,r20,a8f0 <__alt_data_end+0xf000a8f0>
    a98c:	100d883a 	mov	r6,r2
    a990:	180f883a 	mov	r7,r3
    a994:	1009883a 	mov	r4,r2
    a998:	180b883a 	mov	r5,r3
    a99c:	00117300 	call	11730 <__adddf3>
    a9a0:	100d883a 	mov	r6,r2
    a9a4:	180f883a 	mov	r7,r3
    a9a8:	8009883a 	mov	r4,r16
    a9ac:	880b883a 	mov	r5,r17
    a9b0:	1027883a 	mov	r19,r2
    a9b4:	1825883a 	mov	r18,r3
    a9b8:	00121400 	call	12140 <__ledf2>
    a9bc:	10000816 	blt	r2,zero,a9e0 <_dtoa_r+0x948>
    a9c0:	980d883a 	mov	r6,r19
    a9c4:	900f883a 	mov	r7,r18
    a9c8:	8009883a 	mov	r4,r16
    a9cc:	880b883a 	mov	r5,r17
    a9d0:	0011fdc0 	call	11fdc <__eqdf2>
    a9d4:	103f5a1e 	bne	r2,zero,a740 <__alt_data_end+0xf000a740>
    a9d8:	ad40004c 	andi	r21,r21,1
    a9dc:	a83f5826 	beq	r21,zero,a740 <__alt_data_end+0xf000a740>
    a9e0:	bd3fffc3 	ldbu	r20,-1(r23)
    a9e4:	b8bfffc4 	addi	r2,r23,-1
    a9e8:	1007883a 	mov	r3,r2
    a9ec:	01400e44 	movi	r5,57
    a9f0:	d9800717 	ldw	r6,28(sp)
    a9f4:	00000506 	br	aa0c <_dtoa_r+0x974>
    a9f8:	18ffffc4 	addi	r3,r3,-1
    a9fc:	11824726 	beq	r2,r6,b31c <_dtoa_r+0x1284>
    aa00:	1d000003 	ldbu	r20,0(r3)
    aa04:	102f883a 	mov	r23,r2
    aa08:	10bfffc4 	addi	r2,r2,-1
    aa0c:	a1003fcc 	andi	r4,r20,255
    aa10:	2100201c 	xori	r4,r4,128
    aa14:	213fe004 	addi	r4,r4,-128
    aa18:	217ff726 	beq	r4,r5,a9f8 <__alt_data_end+0xf000a9f8>
    aa1c:	a2000044 	addi	r8,r20,1
    aa20:	12000005 	stb	r8,0(r2)
    aa24:	003f4606 	br	a740 <__alt_data_end+0xf000a740>
    aa28:	d9000b17 	ldw	r4,44(sp)
    aa2c:	2000c826 	beq	r4,zero,ad50 <_dtoa_r+0xcb8>
    aa30:	d9800317 	ldw	r6,12(sp)
    aa34:	00c00044 	movi	r3,1
    aa38:	1980f90e 	bge	r3,r6,ae20 <_dtoa_r+0xd88>
    aa3c:	d8800617 	ldw	r2,24(sp)
    aa40:	d8c00a17 	ldw	r3,40(sp)
    aa44:	157fffc4 	addi	r21,r2,-1
    aa48:	1d41f316 	blt	r3,r21,b218 <_dtoa_r+0x1180>
    aa4c:	1d6bc83a 	sub	r21,r3,r21
    aa50:	d9c00617 	ldw	r7,24(sp)
    aa54:	3802aa16 	blt	r7,zero,b500 <_dtoa_r+0x1468>
    aa58:	dd000817 	ldw	r20,32(sp)
    aa5c:	d8800617 	ldw	r2,24(sp)
    aa60:	d8c00817 	ldw	r3,32(sp)
    aa64:	01400044 	movi	r5,1
    aa68:	e009883a 	mov	r4,fp
    aa6c:	1887883a 	add	r3,r3,r2
    aa70:	d8c00815 	stw	r3,32(sp)
    aa74:	b0ad883a 	add	r22,r22,r2
    aa78:	000d8d00 	call	d8d0 <__i2b>
    aa7c:	1023883a 	mov	r17,r2
    aa80:	a0000826 	beq	r20,zero,aaa4 <_dtoa_r+0xa0c>
    aa84:	0580070e 	bge	zero,r22,aaa4 <_dtoa_r+0xa0c>
    aa88:	a005883a 	mov	r2,r20
    aa8c:	b500b916 	blt	r22,r20,ad74 <_dtoa_r+0xcdc>
    aa90:	d9000817 	ldw	r4,32(sp)
    aa94:	a0a9c83a 	sub	r20,r20,r2
    aa98:	b0adc83a 	sub	r22,r22,r2
    aa9c:	2089c83a 	sub	r4,r4,r2
    aaa0:	d9000815 	stw	r4,32(sp)
    aaa4:	d9800a17 	ldw	r6,40(sp)
    aaa8:	0181810e 	bge	zero,r6,b0b0 <_dtoa_r+0x1018>
    aaac:	d9c00b17 	ldw	r7,44(sp)
    aab0:	3800b326 	beq	r7,zero,ad80 <_dtoa_r+0xce8>
    aab4:	a800b226 	beq	r21,zero,ad80 <_dtoa_r+0xce8>
    aab8:	880b883a 	mov	r5,r17
    aabc:	a80d883a 	mov	r6,r21
    aac0:	e009883a 	mov	r4,fp
    aac4:	000db040 	call	db04 <__pow5mult>
    aac8:	d9800917 	ldw	r6,36(sp)
    aacc:	100b883a 	mov	r5,r2
    aad0:	e009883a 	mov	r4,fp
    aad4:	1023883a 	mov	r17,r2
    aad8:	000d90c0 	call	d90c <__multiply>
    aadc:	1021883a 	mov	r16,r2
    aae0:	d8800a17 	ldw	r2,40(sp)
    aae4:	d9400917 	ldw	r5,36(sp)
    aae8:	e009883a 	mov	r4,fp
    aaec:	1545c83a 	sub	r2,r2,r21
    aaf0:	d8800a15 	stw	r2,40(sp)
    aaf4:	000d56c0 	call	d56c <_Bfree>
    aaf8:	d8c00a17 	ldw	r3,40(sp)
    aafc:	18009f1e 	bne	r3,zero,ad7c <_dtoa_r+0xce4>
    ab00:	05c00044 	movi	r23,1
    ab04:	e009883a 	mov	r4,fp
    ab08:	b80b883a 	mov	r5,r23
    ab0c:	000d8d00 	call	d8d0 <__i2b>
    ab10:	d9000d17 	ldw	r4,52(sp)
    ab14:	102b883a 	mov	r21,r2
    ab18:	2000ce26 	beq	r4,zero,ae54 <_dtoa_r+0xdbc>
    ab1c:	200d883a 	mov	r6,r4
    ab20:	100b883a 	mov	r5,r2
    ab24:	e009883a 	mov	r4,fp
    ab28:	000db040 	call	db04 <__pow5mult>
    ab2c:	d9800317 	ldw	r6,12(sp)
    ab30:	102b883a 	mov	r21,r2
    ab34:	b981810e 	bge	r23,r6,b13c <_dtoa_r+0x10a4>
    ab38:	0027883a 	mov	r19,zero
    ab3c:	a8800417 	ldw	r2,16(r21)
    ab40:	05c00804 	movi	r23,32
    ab44:	10800104 	addi	r2,r2,4
    ab48:	1085883a 	add	r2,r2,r2
    ab4c:	1085883a 	add	r2,r2,r2
    ab50:	a885883a 	add	r2,r21,r2
    ab54:	11000017 	ldw	r4,0(r2)
    ab58:	000d7b80 	call	d7b8 <__hi0bits>
    ab5c:	b885c83a 	sub	r2,r23,r2
    ab60:	1585883a 	add	r2,r2,r22
    ab64:	108007cc 	andi	r2,r2,31
    ab68:	1000b326 	beq	r2,zero,ae38 <_dtoa_r+0xda0>
    ab6c:	00c00804 	movi	r3,32
    ab70:	1887c83a 	sub	r3,r3,r2
    ab74:	01000104 	movi	r4,4
    ab78:	20c2cd0e 	bge	r4,r3,b6b0 <_dtoa_r+0x1618>
    ab7c:	00c00704 	movi	r3,28
    ab80:	1885c83a 	sub	r2,r3,r2
    ab84:	d8c00817 	ldw	r3,32(sp)
    ab88:	a0a9883a 	add	r20,r20,r2
    ab8c:	b0ad883a 	add	r22,r22,r2
    ab90:	1887883a 	add	r3,r3,r2
    ab94:	d8c00815 	stw	r3,32(sp)
    ab98:	d9800817 	ldw	r6,32(sp)
    ab9c:	0180040e 	bge	zero,r6,abb0 <_dtoa_r+0xb18>
    aba0:	800b883a 	mov	r5,r16
    aba4:	e009883a 	mov	r4,fp
    aba8:	000dc440 	call	dc44 <__lshift>
    abac:	1021883a 	mov	r16,r2
    abb0:	0580050e 	bge	zero,r22,abc8 <_dtoa_r+0xb30>
    abb4:	a80b883a 	mov	r5,r21
    abb8:	b00d883a 	mov	r6,r22
    abbc:	e009883a 	mov	r4,fp
    abc0:	000dc440 	call	dc44 <__lshift>
    abc4:	102b883a 	mov	r21,r2
    abc8:	d9c00e17 	ldw	r7,56(sp)
    abcc:	3801211e 	bne	r7,zero,b054 <_dtoa_r+0xfbc>
    abd0:	d9800617 	ldw	r6,24(sp)
    abd4:	0181380e 	bge	zero,r6,b0b8 <_dtoa_r+0x1020>
    abd8:	d8c00b17 	ldw	r3,44(sp)
    abdc:	1800ab1e 	bne	r3,zero,ae8c <_dtoa_r+0xdf4>
    abe0:	dc800717 	ldw	r18,28(sp)
    abe4:	dcc00617 	ldw	r19,24(sp)
    abe8:	9029883a 	mov	r20,r18
    abec:	00000206 	br	abf8 <_dtoa_r+0xb60>
    abf0:	000d5940 	call	d594 <__multadd>
    abf4:	1021883a 	mov	r16,r2
    abf8:	a80b883a 	mov	r5,r21
    abfc:	8009883a 	mov	r4,r16
    ac00:	0009e980 	call	9e98 <quorem>
    ac04:	10800c04 	addi	r2,r2,48
    ac08:	90800005 	stb	r2,0(r18)
    ac0c:	94800044 	addi	r18,r18,1
    ac10:	9507c83a 	sub	r3,r18,r20
    ac14:	000f883a 	mov	r7,zero
    ac18:	01800284 	movi	r6,10
    ac1c:	800b883a 	mov	r5,r16
    ac20:	e009883a 	mov	r4,fp
    ac24:	1cfff216 	blt	r3,r19,abf0 <__alt_data_end+0xf000abf0>
    ac28:	1011883a 	mov	r8,r2
    ac2c:	d8800617 	ldw	r2,24(sp)
    ac30:	0082370e 	bge	zero,r2,b510 <_dtoa_r+0x1478>
    ac34:	d9000717 	ldw	r4,28(sp)
    ac38:	0025883a 	mov	r18,zero
    ac3c:	20af883a 	add	r23,r4,r2
    ac40:	01800044 	movi	r6,1
    ac44:	800b883a 	mov	r5,r16
    ac48:	e009883a 	mov	r4,fp
    ac4c:	da001715 	stw	r8,92(sp)
    ac50:	000dc440 	call	dc44 <__lshift>
    ac54:	a80b883a 	mov	r5,r21
    ac58:	1009883a 	mov	r4,r2
    ac5c:	d8800915 	stw	r2,36(sp)
    ac60:	000dd8c0 	call	dd8c <__mcmp>
    ac64:	da001717 	ldw	r8,92(sp)
    ac68:	0081800e 	bge	zero,r2,b26c <_dtoa_r+0x11d4>
    ac6c:	b93fffc3 	ldbu	r4,-1(r23)
    ac70:	b8bfffc4 	addi	r2,r23,-1
    ac74:	1007883a 	mov	r3,r2
    ac78:	01800e44 	movi	r6,57
    ac7c:	d9c00717 	ldw	r7,28(sp)
    ac80:	00000506 	br	ac98 <_dtoa_r+0xc00>
    ac84:	18ffffc4 	addi	r3,r3,-1
    ac88:	11c12326 	beq	r2,r7,b118 <_dtoa_r+0x1080>
    ac8c:	19000003 	ldbu	r4,0(r3)
    ac90:	102f883a 	mov	r23,r2
    ac94:	10bfffc4 	addi	r2,r2,-1
    ac98:	21403fcc 	andi	r5,r4,255
    ac9c:	2940201c 	xori	r5,r5,128
    aca0:	297fe004 	addi	r5,r5,-128
    aca4:	29bff726 	beq	r5,r6,ac84 <__alt_data_end+0xf000ac84>
    aca8:	21000044 	addi	r4,r4,1
    acac:	11000005 	stb	r4,0(r2)
    acb0:	a80b883a 	mov	r5,r21
    acb4:	e009883a 	mov	r4,fp
    acb8:	000d56c0 	call	d56c <_Bfree>
    acbc:	883ea026 	beq	r17,zero,a740 <__alt_data_end+0xf000a740>
    acc0:	90000426 	beq	r18,zero,acd4 <_dtoa_r+0xc3c>
    acc4:	94400326 	beq	r18,r17,acd4 <_dtoa_r+0xc3c>
    acc8:	900b883a 	mov	r5,r18
    accc:	e009883a 	mov	r4,fp
    acd0:	000d56c0 	call	d56c <_Bfree>
    acd4:	880b883a 	mov	r5,r17
    acd8:	e009883a 	mov	r4,fp
    acdc:	000d56c0 	call	d56c <_Bfree>
    ace0:	003e9706 	br	a740 <__alt_data_end+0xf000a740>
    ace4:	01800044 	movi	r6,1
    ace8:	d9800e15 	stw	r6,56(sp)
    acec:	003d9606 	br	a348 <__alt_data_end+0xf000a348>
    acf0:	d8800817 	ldw	r2,32(sp)
    acf4:	d8c00517 	ldw	r3,20(sp)
    acf8:	d8000d15 	stw	zero,52(sp)
    acfc:	10c5c83a 	sub	r2,r2,r3
    ad00:	00c9c83a 	sub	r4,zero,r3
    ad04:	d8800815 	stw	r2,32(sp)
    ad08:	d9000a15 	stw	r4,40(sp)
    ad0c:	003d9706 	br	a36c <__alt_data_end+0xf000a36c>
    ad10:	05adc83a 	sub	r22,zero,r22
    ad14:	dd800815 	stw	r22,32(sp)
    ad18:	002d883a 	mov	r22,zero
    ad1c:	003d8e06 	br	a358 <__alt_data_end+0xf000a358>
    ad20:	d9000517 	ldw	r4,20(sp)
    ad24:	00070040 	call	7004 <__floatsidf>
    ad28:	100d883a 	mov	r6,r2
    ad2c:	180f883a 	mov	r7,r3
    ad30:	a009883a 	mov	r4,r20
    ad34:	880b883a 	mov	r5,r17
    ad38:	0011fdc0 	call	11fdc <__eqdf2>
    ad3c:	103d7126 	beq	r2,zero,a304 <__alt_data_end+0xf000a304>
    ad40:	d9c00517 	ldw	r7,20(sp)
    ad44:	39ffffc4 	addi	r7,r7,-1
    ad48:	d9c00515 	stw	r7,20(sp)
    ad4c:	003d6d06 	br	a304 <__alt_data_end+0xf000a304>
    ad50:	dd400a17 	ldw	r21,40(sp)
    ad54:	dd000817 	ldw	r20,32(sp)
    ad58:	0023883a 	mov	r17,zero
    ad5c:	003f4806 	br	aa80 <__alt_data_end+0xf000aa80>
    ad60:	10e3c83a 	sub	r17,r2,r3
    ad64:	9448983a 	sll	r4,r18,r17
    ad68:	003d3206 	br	a234 <__alt_data_end+0xf000a234>
    ad6c:	d8000e15 	stw	zero,56(sp)
    ad70:	003d7506 	br	a348 <__alt_data_end+0xf000a348>
    ad74:	b005883a 	mov	r2,r22
    ad78:	003f4506 	br	aa90 <__alt_data_end+0xf000aa90>
    ad7c:	dc000915 	stw	r16,36(sp)
    ad80:	d9800a17 	ldw	r6,40(sp)
    ad84:	d9400917 	ldw	r5,36(sp)
    ad88:	e009883a 	mov	r4,fp
    ad8c:	000db040 	call	db04 <__pow5mult>
    ad90:	1021883a 	mov	r16,r2
    ad94:	003f5a06 	br	ab00 <__alt_data_end+0xf000ab00>
    ad98:	01c00044 	movi	r7,1
    ad9c:	d9c00b15 	stw	r7,44(sp)
    ada0:	d8802217 	ldw	r2,136(sp)
    ada4:	0081280e 	bge	zero,r2,b248 <_dtoa_r+0x11b0>
    ada8:	100d883a 	mov	r6,r2
    adac:	1021883a 	mov	r16,r2
    adb0:	d8800c15 	stw	r2,48(sp)
    adb4:	d8800615 	stw	r2,24(sp)
    adb8:	003d8806 	br	a3dc <__alt_data_end+0xf000a3dc>
    adbc:	d8800617 	ldw	r2,24(sp)
    adc0:	00be9b16 	blt	zero,r2,a830 <__alt_data_end+0xf000a830>
    adc4:	10010f1e 	bne	r2,zero,b204 <_dtoa_r+0x116c>
    adc8:	880b883a 	mov	r5,r17
    adcc:	000d883a 	mov	r6,zero
    add0:	01d00534 	movhi	r7,16404
    add4:	8009883a 	mov	r4,r16
    add8:	00122340 	call	12234 <__muldf3>
    addc:	900d883a 	mov	r6,r18
    ade0:	980f883a 	mov	r7,r19
    ade4:	1009883a 	mov	r4,r2
    ade8:	180b883a 	mov	r5,r3
    adec:	00120640 	call	12064 <__gedf2>
    adf0:	002b883a 	mov	r21,zero
    adf4:	0023883a 	mov	r17,zero
    adf8:	1000bf16 	blt	r2,zero,b0f8 <_dtoa_r+0x1060>
    adfc:	d9802217 	ldw	r6,136(sp)
    ae00:	ddc00717 	ldw	r23,28(sp)
    ae04:	018c303a 	nor	r6,zero,r6
    ae08:	d9800515 	stw	r6,20(sp)
    ae0c:	a80b883a 	mov	r5,r21
    ae10:	e009883a 	mov	r4,fp
    ae14:	000d56c0 	call	d56c <_Bfree>
    ae18:	883e4926 	beq	r17,zero,a740 <__alt_data_end+0xf000a740>
    ae1c:	003fad06 	br	acd4 <__alt_data_end+0xf000acd4>
    ae20:	d9c01117 	ldw	r7,68(sp)
    ae24:	3801bc26 	beq	r7,zero,b518 <_dtoa_r+0x1480>
    ae28:	10810cc4 	addi	r2,r2,1075
    ae2c:	dd400a17 	ldw	r21,40(sp)
    ae30:	dd000817 	ldw	r20,32(sp)
    ae34:	003f0a06 	br	aa60 <__alt_data_end+0xf000aa60>
    ae38:	00800704 	movi	r2,28
    ae3c:	d9000817 	ldw	r4,32(sp)
    ae40:	a0a9883a 	add	r20,r20,r2
    ae44:	b0ad883a 	add	r22,r22,r2
    ae48:	2089883a 	add	r4,r4,r2
    ae4c:	d9000815 	stw	r4,32(sp)
    ae50:	003f5106 	br	ab98 <__alt_data_end+0xf000ab98>
    ae54:	d8c00317 	ldw	r3,12(sp)
    ae58:	b8c1fc0e 	bge	r23,r3,b64c <_dtoa_r+0x15b4>
    ae5c:	0027883a 	mov	r19,zero
    ae60:	b805883a 	mov	r2,r23
    ae64:	003f3e06 	br	ab60 <__alt_data_end+0xf000ab60>
    ae68:	880b883a 	mov	r5,r17
    ae6c:	e009883a 	mov	r4,fp
    ae70:	000f883a 	mov	r7,zero
    ae74:	01800284 	movi	r6,10
    ae78:	000d5940 	call	d594 <__multadd>
    ae7c:	d9000c17 	ldw	r4,48(sp)
    ae80:	1023883a 	mov	r17,r2
    ae84:	0102040e 	bge	zero,r4,b698 <_dtoa_r+0x1600>
    ae88:	d9000615 	stw	r4,24(sp)
    ae8c:	0500050e 	bge	zero,r20,aea4 <_dtoa_r+0xe0c>
    ae90:	880b883a 	mov	r5,r17
    ae94:	a00d883a 	mov	r6,r20
    ae98:	e009883a 	mov	r4,fp
    ae9c:	000dc440 	call	dc44 <__lshift>
    aea0:	1023883a 	mov	r17,r2
    aea4:	9801241e 	bne	r19,zero,b338 <_dtoa_r+0x12a0>
    aea8:	8829883a 	mov	r20,r17
    aeac:	d9000617 	ldw	r4,24(sp)
    aeb0:	dcc00717 	ldw	r19,28(sp)
    aeb4:	9480004c 	andi	r18,r18,1
    aeb8:	20bfffc4 	addi	r2,r4,-1
    aebc:	9885883a 	add	r2,r19,r2
    aec0:	d8800415 	stw	r2,16(sp)
    aec4:	dc800615 	stw	r18,24(sp)
    aec8:	a80b883a 	mov	r5,r21
    aecc:	8009883a 	mov	r4,r16
    aed0:	0009e980 	call	9e98 <quorem>
    aed4:	880b883a 	mov	r5,r17
    aed8:	8009883a 	mov	r4,r16
    aedc:	102f883a 	mov	r23,r2
    aee0:	000dd8c0 	call	dd8c <__mcmp>
    aee4:	a80b883a 	mov	r5,r21
    aee8:	a00d883a 	mov	r6,r20
    aeec:	e009883a 	mov	r4,fp
    aef0:	102d883a 	mov	r22,r2
    aef4:	000ddec0 	call	ddec <__mdiff>
    aef8:	1007883a 	mov	r3,r2
    aefc:	10800317 	ldw	r2,12(r2)
    af00:	bc800c04 	addi	r18,r23,48
    af04:	180b883a 	mov	r5,r3
    af08:	10004e1e 	bne	r2,zero,b044 <_dtoa_r+0xfac>
    af0c:	8009883a 	mov	r4,r16
    af10:	d8c01615 	stw	r3,88(sp)
    af14:	000dd8c0 	call	dd8c <__mcmp>
    af18:	d8c01617 	ldw	r3,88(sp)
    af1c:	e009883a 	mov	r4,fp
    af20:	d8801615 	stw	r2,88(sp)
    af24:	180b883a 	mov	r5,r3
    af28:	000d56c0 	call	d56c <_Bfree>
    af2c:	d8801617 	ldw	r2,88(sp)
    af30:	1000041e 	bne	r2,zero,af44 <_dtoa_r+0xeac>
    af34:	d9800317 	ldw	r6,12(sp)
    af38:	3000021e 	bne	r6,zero,af44 <_dtoa_r+0xeac>
    af3c:	d8c00617 	ldw	r3,24(sp)
    af40:	18003726 	beq	r3,zero,b020 <_dtoa_r+0xf88>
    af44:	b0002016 	blt	r22,zero,afc8 <_dtoa_r+0xf30>
    af48:	b000041e 	bne	r22,zero,af5c <_dtoa_r+0xec4>
    af4c:	d9000317 	ldw	r4,12(sp)
    af50:	2000021e 	bne	r4,zero,af5c <_dtoa_r+0xec4>
    af54:	d8c00617 	ldw	r3,24(sp)
    af58:	18001b26 	beq	r3,zero,afc8 <_dtoa_r+0xf30>
    af5c:	00810716 	blt	zero,r2,b37c <_dtoa_r+0x12e4>
    af60:	d8c00417 	ldw	r3,16(sp)
    af64:	9d800044 	addi	r22,r19,1
    af68:	9c800005 	stb	r18,0(r19)
    af6c:	b02f883a 	mov	r23,r22
    af70:	98c10626 	beq	r19,r3,b38c <_dtoa_r+0x12f4>
    af74:	800b883a 	mov	r5,r16
    af78:	000f883a 	mov	r7,zero
    af7c:	01800284 	movi	r6,10
    af80:	e009883a 	mov	r4,fp
    af84:	000d5940 	call	d594 <__multadd>
    af88:	1021883a 	mov	r16,r2
    af8c:	000f883a 	mov	r7,zero
    af90:	01800284 	movi	r6,10
    af94:	880b883a 	mov	r5,r17
    af98:	e009883a 	mov	r4,fp
    af9c:	8d002526 	beq	r17,r20,b034 <_dtoa_r+0xf9c>
    afa0:	000d5940 	call	d594 <__multadd>
    afa4:	a00b883a 	mov	r5,r20
    afa8:	000f883a 	mov	r7,zero
    afac:	01800284 	movi	r6,10
    afb0:	e009883a 	mov	r4,fp
    afb4:	1023883a 	mov	r17,r2
    afb8:	000d5940 	call	d594 <__multadd>
    afbc:	1029883a 	mov	r20,r2
    afc0:	b027883a 	mov	r19,r22
    afc4:	003fc006 	br	aec8 <__alt_data_end+0xf000aec8>
    afc8:	9011883a 	mov	r8,r18
    afcc:	00800e0e 	bge	zero,r2,b008 <_dtoa_r+0xf70>
    afd0:	800b883a 	mov	r5,r16
    afd4:	01800044 	movi	r6,1
    afd8:	e009883a 	mov	r4,fp
    afdc:	da001715 	stw	r8,92(sp)
    afe0:	000dc440 	call	dc44 <__lshift>
    afe4:	a80b883a 	mov	r5,r21
    afe8:	1009883a 	mov	r4,r2
    afec:	1021883a 	mov	r16,r2
    aff0:	000dd8c0 	call	dd8c <__mcmp>
    aff4:	da001717 	ldw	r8,92(sp)
    aff8:	0081960e 	bge	zero,r2,b654 <_dtoa_r+0x15bc>
    affc:	00800e44 	movi	r2,57
    b000:	40817026 	beq	r8,r2,b5c4 <_dtoa_r+0x152c>
    b004:	ba000c44 	addi	r8,r23,49
    b008:	8825883a 	mov	r18,r17
    b00c:	9dc00044 	addi	r23,r19,1
    b010:	9a000005 	stb	r8,0(r19)
    b014:	a023883a 	mov	r17,r20
    b018:	dc000915 	stw	r16,36(sp)
    b01c:	003f2406 	br	acb0 <__alt_data_end+0xf000acb0>
    b020:	00800e44 	movi	r2,57
    b024:	9011883a 	mov	r8,r18
    b028:	90816626 	beq	r18,r2,b5c4 <_dtoa_r+0x152c>
    b02c:	05bff516 	blt	zero,r22,b004 <__alt_data_end+0xf000b004>
    b030:	003ff506 	br	b008 <__alt_data_end+0xf000b008>
    b034:	000d5940 	call	d594 <__multadd>
    b038:	1023883a 	mov	r17,r2
    b03c:	1029883a 	mov	r20,r2
    b040:	003fdf06 	br	afc0 <__alt_data_end+0xf000afc0>
    b044:	e009883a 	mov	r4,fp
    b048:	000d56c0 	call	d56c <_Bfree>
    b04c:	00800044 	movi	r2,1
    b050:	003fbc06 	br	af44 <__alt_data_end+0xf000af44>
    b054:	a80b883a 	mov	r5,r21
    b058:	8009883a 	mov	r4,r16
    b05c:	000dd8c0 	call	dd8c <__mcmp>
    b060:	103edb0e 	bge	r2,zero,abd0 <__alt_data_end+0xf000abd0>
    b064:	800b883a 	mov	r5,r16
    b068:	000f883a 	mov	r7,zero
    b06c:	01800284 	movi	r6,10
    b070:	e009883a 	mov	r4,fp
    b074:	000d5940 	call	d594 <__multadd>
    b078:	1021883a 	mov	r16,r2
    b07c:	d8800517 	ldw	r2,20(sp)
    b080:	d8c00b17 	ldw	r3,44(sp)
    b084:	10bfffc4 	addi	r2,r2,-1
    b088:	d8800515 	stw	r2,20(sp)
    b08c:	183f761e 	bne	r3,zero,ae68 <__alt_data_end+0xf000ae68>
    b090:	d9000c17 	ldw	r4,48(sp)
    b094:	0101730e 	bge	zero,r4,b664 <_dtoa_r+0x15cc>
    b098:	d9000615 	stw	r4,24(sp)
    b09c:	003ed006 	br	abe0 <__alt_data_end+0xf000abe0>
    b0a0:	00800084 	movi	r2,2
    b0a4:	3081861e 	bne	r6,r2,b6c0 <_dtoa_r+0x1628>
    b0a8:	d8000b15 	stw	zero,44(sp)
    b0ac:	003f3c06 	br	ada0 <__alt_data_end+0xf000ada0>
    b0b0:	dc000917 	ldw	r16,36(sp)
    b0b4:	003e9206 	br	ab00 <__alt_data_end+0xf000ab00>
    b0b8:	d9c00317 	ldw	r7,12(sp)
    b0bc:	00800084 	movi	r2,2
    b0c0:	11fec50e 	bge	r2,r7,abd8 <__alt_data_end+0xf000abd8>
    b0c4:	d9000617 	ldw	r4,24(sp)
    b0c8:	20013c1e 	bne	r4,zero,b5bc <_dtoa_r+0x1524>
    b0cc:	a80b883a 	mov	r5,r21
    b0d0:	000f883a 	mov	r7,zero
    b0d4:	01800144 	movi	r6,5
    b0d8:	e009883a 	mov	r4,fp
    b0dc:	000d5940 	call	d594 <__multadd>
    b0e0:	100b883a 	mov	r5,r2
    b0e4:	8009883a 	mov	r4,r16
    b0e8:	102b883a 	mov	r21,r2
    b0ec:	000dd8c0 	call	dd8c <__mcmp>
    b0f0:	dc000915 	stw	r16,36(sp)
    b0f4:	00bf410e 	bge	zero,r2,adfc <__alt_data_end+0xf000adfc>
    b0f8:	d9c00717 	ldw	r7,28(sp)
    b0fc:	00800c44 	movi	r2,49
    b100:	38800005 	stb	r2,0(r7)
    b104:	d8800517 	ldw	r2,20(sp)
    b108:	3dc00044 	addi	r23,r7,1
    b10c:	10800044 	addi	r2,r2,1
    b110:	d8800515 	stw	r2,20(sp)
    b114:	003f3d06 	br	ae0c <__alt_data_end+0xf000ae0c>
    b118:	d9800517 	ldw	r6,20(sp)
    b11c:	d9c00717 	ldw	r7,28(sp)
    b120:	00800c44 	movi	r2,49
    b124:	31800044 	addi	r6,r6,1
    b128:	d9800515 	stw	r6,20(sp)
    b12c:	38800005 	stb	r2,0(r7)
    b130:	003edf06 	br	acb0 <__alt_data_end+0xf000acb0>
    b134:	d8000b15 	stw	zero,44(sp)
    b138:	003c9f06 	br	a3b8 <__alt_data_end+0xf000a3b8>
    b13c:	903e7e1e 	bne	r18,zero,ab38 <__alt_data_end+0xf000ab38>
    b140:	00800434 	movhi	r2,16
    b144:	10bfffc4 	addi	r2,r2,-1
    b148:	9884703a 	and	r2,r19,r2
    b14c:	1000ea1e 	bne	r2,zero,b4f8 <_dtoa_r+0x1460>
    b150:	9cdffc2c 	andhi	r19,r19,32752
    b154:	9800e826 	beq	r19,zero,b4f8 <_dtoa_r+0x1460>
    b158:	d9c00817 	ldw	r7,32(sp)
    b15c:	b5800044 	addi	r22,r22,1
    b160:	04c00044 	movi	r19,1
    b164:	39c00044 	addi	r7,r7,1
    b168:	d9c00815 	stw	r7,32(sp)
    b16c:	d8800d17 	ldw	r2,52(sp)
    b170:	103e721e 	bne	r2,zero,ab3c <__alt_data_end+0xf000ab3c>
    b174:	00800044 	movi	r2,1
    b178:	003e7906 	br	ab60 <__alt_data_end+0xf000ab60>
    b17c:	8009883a 	mov	r4,r16
    b180:	00070040 	call	7004 <__floatsidf>
    b184:	d9800f17 	ldw	r6,60(sp)
    b188:	d9c01017 	ldw	r7,64(sp)
    b18c:	1009883a 	mov	r4,r2
    b190:	180b883a 	mov	r5,r3
    b194:	00122340 	call	12234 <__muldf3>
    b198:	000d883a 	mov	r6,zero
    b19c:	01d00734 	movhi	r7,16412
    b1a0:	1009883a 	mov	r4,r2
    b1a4:	180b883a 	mov	r5,r3
    b1a8:	00117300 	call	11730 <__adddf3>
    b1ac:	047f3034 	movhi	r17,64704
    b1b0:	1021883a 	mov	r16,r2
    b1b4:	1c63883a 	add	r17,r3,r17
    b1b8:	d9000f17 	ldw	r4,60(sp)
    b1bc:	d9401017 	ldw	r5,64(sp)
    b1c0:	000d883a 	mov	r6,zero
    b1c4:	01d00534 	movhi	r7,16404
    b1c8:	001294c0 	call	1294c <__subdf3>
    b1cc:	800d883a 	mov	r6,r16
    b1d0:	880f883a 	mov	r7,r17
    b1d4:	1009883a 	mov	r4,r2
    b1d8:	180b883a 	mov	r5,r3
    b1dc:	102b883a 	mov	r21,r2
    b1e0:	1829883a 	mov	r20,r3
    b1e4:	00120640 	call	12064 <__gedf2>
    b1e8:	00806c16 	blt	zero,r2,b39c <_dtoa_r+0x1304>
    b1ec:	89e0003c 	xorhi	r7,r17,32768
    b1f0:	800d883a 	mov	r6,r16
    b1f4:	a809883a 	mov	r4,r21
    b1f8:	a00b883a 	mov	r5,r20
    b1fc:	00121400 	call	12140 <__ledf2>
    b200:	103d7e0e 	bge	r2,zero,a7fc <__alt_data_end+0xf000a7fc>
    b204:	002b883a 	mov	r21,zero
    b208:	0023883a 	mov	r17,zero
    b20c:	003efb06 	br	adfc <__alt_data_end+0xf000adfc>
    b210:	d8800717 	ldw	r2,28(sp)
    b214:	003bd006 	br	a158 <__alt_data_end+0xf000a158>
    b218:	d9000a17 	ldw	r4,40(sp)
    b21c:	d9800d17 	ldw	r6,52(sp)
    b220:	dd400a15 	stw	r21,40(sp)
    b224:	a905c83a 	sub	r2,r21,r4
    b228:	308d883a 	add	r6,r6,r2
    b22c:	d9800d15 	stw	r6,52(sp)
    b230:	002b883a 	mov	r21,zero
    b234:	003e0606 	br	aa50 <__alt_data_end+0xf000aa50>
    b238:	9023883a 	mov	r17,r18
    b23c:	9829883a 	mov	r20,r19
    b240:	04000084 	movi	r16,2
    b244:	003c9206 	br	a490 <__alt_data_end+0xf000a490>
    b248:	04000044 	movi	r16,1
    b24c:	dc000c15 	stw	r16,48(sp)
    b250:	dc000615 	stw	r16,24(sp)
    b254:	dc002215 	stw	r16,136(sp)
    b258:	e0001115 	stw	zero,68(fp)
    b25c:	000b883a 	mov	r5,zero
    b260:	003c6906 	br	a408 <__alt_data_end+0xf000a408>
    b264:	3021883a 	mov	r16,r6
    b268:	003ffb06 	br	b258 <__alt_data_end+0xf000b258>
    b26c:	1000021e 	bne	r2,zero,b278 <_dtoa_r+0x11e0>
    b270:	4200004c 	andi	r8,r8,1
    b274:	403e7d1e 	bne	r8,zero,ac6c <__alt_data_end+0xf000ac6c>
    b278:	01000c04 	movi	r4,48
    b27c:	00000106 	br	b284 <_dtoa_r+0x11ec>
    b280:	102f883a 	mov	r23,r2
    b284:	b8bfffc4 	addi	r2,r23,-1
    b288:	10c00007 	ldb	r3,0(r2)
    b28c:	193ffc26 	beq	r3,r4,b280 <__alt_data_end+0xf000b280>
    b290:	003e8706 	br	acb0 <__alt_data_end+0xf000acb0>
    b294:	d8800517 	ldw	r2,20(sp)
    b298:	00a3c83a 	sub	r17,zero,r2
    b29c:	8800a426 	beq	r17,zero,b530 <_dtoa_r+0x1498>
    b2a0:	888003cc 	andi	r2,r17,15
    b2a4:	100490fa 	slli	r2,r2,3
    b2a8:	00c20034 	movhi	r3,2048
    b2ac:	18c0c604 	addi	r3,r3,792
    b2b0:	1885883a 	add	r2,r3,r2
    b2b4:	11800017 	ldw	r6,0(r2)
    b2b8:	11c00117 	ldw	r7,4(r2)
    b2bc:	9009883a 	mov	r4,r18
    b2c0:	980b883a 	mov	r5,r19
    b2c4:	8823d13a 	srai	r17,r17,4
    b2c8:	00122340 	call	12234 <__muldf3>
    b2cc:	d8800f15 	stw	r2,60(sp)
    b2d0:	d8c01015 	stw	r3,64(sp)
    b2d4:	8800e826 	beq	r17,zero,b678 <_dtoa_r+0x15e0>
    b2d8:	05020034 	movhi	r20,2048
    b2dc:	a500bc04 	addi	r20,r20,752
    b2e0:	04000084 	movi	r16,2
    b2e4:	8980004c 	andi	r6,r17,1
    b2e8:	1009883a 	mov	r4,r2
    b2ec:	8823d07a 	srai	r17,r17,1
    b2f0:	180b883a 	mov	r5,r3
    b2f4:	30000426 	beq	r6,zero,b308 <_dtoa_r+0x1270>
    b2f8:	a1800017 	ldw	r6,0(r20)
    b2fc:	a1c00117 	ldw	r7,4(r20)
    b300:	84000044 	addi	r16,r16,1
    b304:	00122340 	call	12234 <__muldf3>
    b308:	a5000204 	addi	r20,r20,8
    b30c:	883ff51e 	bne	r17,zero,b2e4 <__alt_data_end+0xf000b2e4>
    b310:	d8800f15 	stw	r2,60(sp)
    b314:	d8c01015 	stw	r3,64(sp)
    b318:	003c7606 	br	a4f4 <__alt_data_end+0xf000a4f4>
    b31c:	00c00c04 	movi	r3,48
    b320:	10c00005 	stb	r3,0(r2)
    b324:	d8c00517 	ldw	r3,20(sp)
    b328:	bd3fffc3 	ldbu	r20,-1(r23)
    b32c:	18c00044 	addi	r3,r3,1
    b330:	d8c00515 	stw	r3,20(sp)
    b334:	003db906 	br	aa1c <__alt_data_end+0xf000aa1c>
    b338:	89400117 	ldw	r5,4(r17)
    b33c:	e009883a 	mov	r4,fp
    b340:	000d4c40 	call	d4c4 <_Balloc>
    b344:	89800417 	ldw	r6,16(r17)
    b348:	89400304 	addi	r5,r17,12
    b34c:	11000304 	addi	r4,r2,12
    b350:	31800084 	addi	r6,r6,2
    b354:	318d883a 	add	r6,r6,r6
    b358:	318d883a 	add	r6,r6,r6
    b35c:	1027883a 	mov	r19,r2
    b360:	000762c0 	call	762c <memcpy>
    b364:	01800044 	movi	r6,1
    b368:	980b883a 	mov	r5,r19
    b36c:	e009883a 	mov	r4,fp
    b370:	000dc440 	call	dc44 <__lshift>
    b374:	1029883a 	mov	r20,r2
    b378:	003ecc06 	br	aeac <__alt_data_end+0xf000aeac>
    b37c:	00800e44 	movi	r2,57
    b380:	90809026 	beq	r18,r2,b5c4 <_dtoa_r+0x152c>
    b384:	92000044 	addi	r8,r18,1
    b388:	003f1f06 	br	b008 <__alt_data_end+0xf000b008>
    b38c:	9011883a 	mov	r8,r18
    b390:	8825883a 	mov	r18,r17
    b394:	a023883a 	mov	r17,r20
    b398:	003e2906 	br	ac40 <__alt_data_end+0xf000ac40>
    b39c:	002b883a 	mov	r21,zero
    b3a0:	0023883a 	mov	r17,zero
    b3a4:	003f5406 	br	b0f8 <__alt_data_end+0xf000b0f8>
    b3a8:	61bfffc4 	addi	r6,r12,-1
    b3ac:	300490fa 	slli	r2,r6,3
    b3b0:	00c20034 	movhi	r3,2048
    b3b4:	18c0c604 	addi	r3,r3,792
    b3b8:	1885883a 	add	r2,r3,r2
    b3bc:	11000017 	ldw	r4,0(r2)
    b3c0:	11400117 	ldw	r5,4(r2)
    b3c4:	d8800717 	ldw	r2,28(sp)
    b3c8:	880f883a 	mov	r7,r17
    b3cc:	d9801215 	stw	r6,72(sp)
    b3d0:	800d883a 	mov	r6,r16
    b3d4:	db001615 	stw	r12,88(sp)
    b3d8:	15c00044 	addi	r23,r2,1
    b3dc:	00122340 	call	12234 <__muldf3>
    b3e0:	d9401017 	ldw	r5,64(sp)
    b3e4:	d9000f17 	ldw	r4,60(sp)
    b3e8:	d8c01515 	stw	r3,84(sp)
    b3ec:	d8801415 	stw	r2,80(sp)
    b3f0:	00132480 	call	13248 <__fixdfsi>
    b3f4:	1009883a 	mov	r4,r2
    b3f8:	1021883a 	mov	r16,r2
    b3fc:	00070040 	call	7004 <__floatsidf>
    b400:	d9000f17 	ldw	r4,60(sp)
    b404:	d9401017 	ldw	r5,64(sp)
    b408:	100d883a 	mov	r6,r2
    b40c:	180f883a 	mov	r7,r3
    b410:	001294c0 	call	1294c <__subdf3>
    b414:	1829883a 	mov	r20,r3
    b418:	d8c00717 	ldw	r3,28(sp)
    b41c:	84000c04 	addi	r16,r16,48
    b420:	1023883a 	mov	r17,r2
    b424:	1c000005 	stb	r16,0(r3)
    b428:	db001617 	ldw	r12,88(sp)
    b42c:	00800044 	movi	r2,1
    b430:	60802226 	beq	r12,r2,b4bc <_dtoa_r+0x1424>
    b434:	d9c00717 	ldw	r7,28(sp)
    b438:	8805883a 	mov	r2,r17
    b43c:	b82b883a 	mov	r21,r23
    b440:	3b19883a 	add	r12,r7,r12
    b444:	6023883a 	mov	r17,r12
    b448:	a007883a 	mov	r3,r20
    b44c:	dc800f15 	stw	r18,60(sp)
    b450:	000d883a 	mov	r6,zero
    b454:	01d00934 	movhi	r7,16420
    b458:	1009883a 	mov	r4,r2
    b45c:	180b883a 	mov	r5,r3
    b460:	00122340 	call	12234 <__muldf3>
    b464:	180b883a 	mov	r5,r3
    b468:	1009883a 	mov	r4,r2
    b46c:	1829883a 	mov	r20,r3
    b470:	1025883a 	mov	r18,r2
    b474:	00132480 	call	13248 <__fixdfsi>
    b478:	1009883a 	mov	r4,r2
    b47c:	1021883a 	mov	r16,r2
    b480:	00070040 	call	7004 <__floatsidf>
    b484:	100d883a 	mov	r6,r2
    b488:	180f883a 	mov	r7,r3
    b48c:	9009883a 	mov	r4,r18
    b490:	a00b883a 	mov	r5,r20
    b494:	84000c04 	addi	r16,r16,48
    b498:	001294c0 	call	1294c <__subdf3>
    b49c:	ad400044 	addi	r21,r21,1
    b4a0:	ac3fffc5 	stb	r16,-1(r21)
    b4a4:	ac7fea1e 	bne	r21,r17,b450 <__alt_data_end+0xf000b450>
    b4a8:	1023883a 	mov	r17,r2
    b4ac:	d8801217 	ldw	r2,72(sp)
    b4b0:	dc800f17 	ldw	r18,60(sp)
    b4b4:	1829883a 	mov	r20,r3
    b4b8:	b8af883a 	add	r23,r23,r2
    b4bc:	d9001417 	ldw	r4,80(sp)
    b4c0:	d9401517 	ldw	r5,84(sp)
    b4c4:	000d883a 	mov	r6,zero
    b4c8:	01cff834 	movhi	r7,16352
    b4cc:	00117300 	call	11730 <__adddf3>
    b4d0:	880d883a 	mov	r6,r17
    b4d4:	a00f883a 	mov	r7,r20
    b4d8:	1009883a 	mov	r4,r2
    b4dc:	180b883a 	mov	r5,r3
    b4e0:	00121400 	call	12140 <__ledf2>
    b4e4:	10003e0e 	bge	r2,zero,b5e0 <_dtoa_r+0x1548>
    b4e8:	d9001317 	ldw	r4,76(sp)
    b4ec:	bd3fffc3 	ldbu	r20,-1(r23)
    b4f0:	d9000515 	stw	r4,20(sp)
    b4f4:	003d3b06 	br	a9e4 <__alt_data_end+0xf000a9e4>
    b4f8:	0027883a 	mov	r19,zero
    b4fc:	003f1b06 	br	b16c <__alt_data_end+0xf000b16c>
    b500:	d8800817 	ldw	r2,32(sp)
    b504:	11e9c83a 	sub	r20,r2,r7
    b508:	0005883a 	mov	r2,zero
    b50c:	003d5406 	br	aa60 <__alt_data_end+0xf000aa60>
    b510:	00800044 	movi	r2,1
    b514:	003dc706 	br	ac34 <__alt_data_end+0xf000ac34>
    b518:	d8c00217 	ldw	r3,8(sp)
    b51c:	00800d84 	movi	r2,54
    b520:	dd400a17 	ldw	r21,40(sp)
    b524:	10c5c83a 	sub	r2,r2,r3
    b528:	dd000817 	ldw	r20,32(sp)
    b52c:	003d4c06 	br	aa60 <__alt_data_end+0xf000aa60>
    b530:	dc800f15 	stw	r18,60(sp)
    b534:	dcc01015 	stw	r19,64(sp)
    b538:	04000084 	movi	r16,2
    b53c:	003bed06 	br	a4f4 <__alt_data_end+0xf000a4f4>
    b540:	d9000617 	ldw	r4,24(sp)
    b544:	203f0d26 	beq	r4,zero,b17c <__alt_data_end+0xf000b17c>
    b548:	d9800c17 	ldw	r6,48(sp)
    b54c:	01bcab0e 	bge	zero,r6,a7fc <__alt_data_end+0xf000a7fc>
    b550:	d9401017 	ldw	r5,64(sp)
    b554:	d9000f17 	ldw	r4,60(sp)
    b558:	000d883a 	mov	r6,zero
    b55c:	01d00934 	movhi	r7,16420
    b560:	00122340 	call	12234 <__muldf3>
    b564:	81000044 	addi	r4,r16,1
    b568:	d8800f15 	stw	r2,60(sp)
    b56c:	d8c01015 	stw	r3,64(sp)
    b570:	00070040 	call	7004 <__floatsidf>
    b574:	d9800f17 	ldw	r6,60(sp)
    b578:	d9c01017 	ldw	r7,64(sp)
    b57c:	1009883a 	mov	r4,r2
    b580:	180b883a 	mov	r5,r3
    b584:	00122340 	call	12234 <__muldf3>
    b588:	01d00734 	movhi	r7,16412
    b58c:	000d883a 	mov	r6,zero
    b590:	1009883a 	mov	r4,r2
    b594:	180b883a 	mov	r5,r3
    b598:	00117300 	call	11730 <__adddf3>
    b59c:	d9c00517 	ldw	r7,20(sp)
    b5a0:	047f3034 	movhi	r17,64704
    b5a4:	1021883a 	mov	r16,r2
    b5a8:	39ffffc4 	addi	r7,r7,-1
    b5ac:	d9c01315 	stw	r7,76(sp)
    b5b0:	1c63883a 	add	r17,r3,r17
    b5b4:	db000c17 	ldw	r12,48(sp)
    b5b8:	003bea06 	br	a564 <__alt_data_end+0xf000a564>
    b5bc:	dc000915 	stw	r16,36(sp)
    b5c0:	003e0e06 	br	adfc <__alt_data_end+0xf000adfc>
    b5c4:	01000e44 	movi	r4,57
    b5c8:	8825883a 	mov	r18,r17
    b5cc:	9dc00044 	addi	r23,r19,1
    b5d0:	99000005 	stb	r4,0(r19)
    b5d4:	a023883a 	mov	r17,r20
    b5d8:	dc000915 	stw	r16,36(sp)
    b5dc:	003da406 	br	ac70 <__alt_data_end+0xf000ac70>
    b5e0:	d9801417 	ldw	r6,80(sp)
    b5e4:	d9c01517 	ldw	r7,84(sp)
    b5e8:	0009883a 	mov	r4,zero
    b5ec:	014ff834 	movhi	r5,16352
    b5f0:	001294c0 	call	1294c <__subdf3>
    b5f4:	880d883a 	mov	r6,r17
    b5f8:	a00f883a 	mov	r7,r20
    b5fc:	1009883a 	mov	r4,r2
    b600:	180b883a 	mov	r5,r3
    b604:	00120640 	call	12064 <__gedf2>
    b608:	00bc7c0e 	bge	zero,r2,a7fc <__alt_data_end+0xf000a7fc>
    b60c:	01000c04 	movi	r4,48
    b610:	00000106 	br	b618 <_dtoa_r+0x1580>
    b614:	102f883a 	mov	r23,r2
    b618:	b8bfffc4 	addi	r2,r23,-1
    b61c:	10c00007 	ldb	r3,0(r2)
    b620:	193ffc26 	beq	r3,r4,b614 <__alt_data_end+0xf000b614>
    b624:	d9801317 	ldw	r6,76(sp)
    b628:	d9800515 	stw	r6,20(sp)
    b62c:	003c4406 	br	a740 <__alt_data_end+0xf000a740>
    b630:	d9801317 	ldw	r6,76(sp)
    b634:	d9800515 	stw	r6,20(sp)
    b638:	003cea06 	br	a9e4 <__alt_data_end+0xf000a9e4>
    b63c:	dd800f17 	ldw	r22,60(sp)
    b640:	dcc01017 	ldw	r19,64(sp)
    b644:	dc801217 	ldw	r18,72(sp)
    b648:	003c6c06 	br	a7fc <__alt_data_end+0xf000a7fc>
    b64c:	903e031e 	bne	r18,zero,ae5c <__alt_data_end+0xf000ae5c>
    b650:	003ebb06 	br	b140 <__alt_data_end+0xf000b140>
    b654:	103e6c1e 	bne	r2,zero,b008 <__alt_data_end+0xf000b008>
    b658:	4080004c 	andi	r2,r8,1
    b65c:	103e6a26 	beq	r2,zero,b008 <__alt_data_end+0xf000b008>
    b660:	003e6606 	br	affc <__alt_data_end+0xf000affc>
    b664:	d8c00317 	ldw	r3,12(sp)
    b668:	00800084 	movi	r2,2
    b66c:	10c02916 	blt	r2,r3,b714 <_dtoa_r+0x167c>
    b670:	d9000c17 	ldw	r4,48(sp)
    b674:	003e8806 	br	b098 <__alt_data_end+0xf000b098>
    b678:	04000084 	movi	r16,2
    b67c:	003b9d06 	br	a4f4 <__alt_data_end+0xf000a4f4>
    b680:	d9001317 	ldw	r4,76(sp)
    b684:	d9000515 	stw	r4,20(sp)
    b688:	003cd606 	br	a9e4 <__alt_data_end+0xf000a9e4>
    b68c:	d8801317 	ldw	r2,76(sp)
    b690:	d8800515 	stw	r2,20(sp)
    b694:	003c2a06 	br	a740 <__alt_data_end+0xf000a740>
    b698:	d9800317 	ldw	r6,12(sp)
    b69c:	00800084 	movi	r2,2
    b6a0:	11801516 	blt	r2,r6,b6f8 <_dtoa_r+0x1660>
    b6a4:	d9c00c17 	ldw	r7,48(sp)
    b6a8:	d9c00615 	stw	r7,24(sp)
    b6ac:	003df706 	br	ae8c <__alt_data_end+0xf000ae8c>
    b6b0:	193d3926 	beq	r3,r4,ab98 <__alt_data_end+0xf000ab98>
    b6b4:	00c00f04 	movi	r3,60
    b6b8:	1885c83a 	sub	r2,r3,r2
    b6bc:	003ddf06 	br	ae3c <__alt_data_end+0xf000ae3c>
    b6c0:	e009883a 	mov	r4,fp
    b6c4:	e0001115 	stw	zero,68(fp)
    b6c8:	000b883a 	mov	r5,zero
    b6cc:	000d4c40 	call	d4c4 <_Balloc>
    b6d0:	d8800715 	stw	r2,28(sp)
    b6d4:	d8c00717 	ldw	r3,28(sp)
    b6d8:	00bfffc4 	movi	r2,-1
    b6dc:	01000044 	movi	r4,1
    b6e0:	d8800c15 	stw	r2,48(sp)
    b6e4:	e0c01015 	stw	r3,64(fp)
    b6e8:	d9000b15 	stw	r4,44(sp)
    b6ec:	d8800615 	stw	r2,24(sp)
    b6f0:	d8002215 	stw	zero,136(sp)
    b6f4:	003c4106 	br	a7fc <__alt_data_end+0xf000a7fc>
    b6f8:	d8c00c17 	ldw	r3,48(sp)
    b6fc:	d8c00615 	stw	r3,24(sp)
    b700:	003e7006 	br	b0c4 <__alt_data_end+0xf000b0c4>
    b704:	04400044 	movi	r17,1
    b708:	003b2006 	br	a38c <__alt_data_end+0xf000a38c>
    b70c:	000b883a 	mov	r5,zero
    b710:	003b3d06 	br	a408 <__alt_data_end+0xf000a408>
    b714:	d8800c17 	ldw	r2,48(sp)
    b718:	d8800615 	stw	r2,24(sp)
    b71c:	003e6906 	br	b0c4 <__alt_data_end+0xf000b0c4>

0000b720 <__sflush_r>:
    b720:	2880030b 	ldhu	r2,12(r5)
    b724:	defffb04 	addi	sp,sp,-20
    b728:	dcc00315 	stw	r19,12(sp)
    b72c:	dc400115 	stw	r17,4(sp)
    b730:	dfc00415 	stw	ra,16(sp)
    b734:	dc800215 	stw	r18,8(sp)
    b738:	dc000015 	stw	r16,0(sp)
    b73c:	10c0020c 	andi	r3,r2,8
    b740:	2823883a 	mov	r17,r5
    b744:	2027883a 	mov	r19,r4
    b748:	1800311e 	bne	r3,zero,b810 <__sflush_r+0xf0>
    b74c:	28c00117 	ldw	r3,4(r5)
    b750:	10820014 	ori	r2,r2,2048
    b754:	2880030d 	sth	r2,12(r5)
    b758:	00c04b0e 	bge	zero,r3,b888 <__sflush_r+0x168>
    b75c:	8a000a17 	ldw	r8,40(r17)
    b760:	40002326 	beq	r8,zero,b7f0 <__sflush_r+0xd0>
    b764:	9c000017 	ldw	r16,0(r19)
    b768:	10c4000c 	andi	r3,r2,4096
    b76c:	98000015 	stw	zero,0(r19)
    b770:	18004826 	beq	r3,zero,b894 <__sflush_r+0x174>
    b774:	89801417 	ldw	r6,80(r17)
    b778:	10c0010c 	andi	r3,r2,4
    b77c:	18000626 	beq	r3,zero,b798 <__sflush_r+0x78>
    b780:	88c00117 	ldw	r3,4(r17)
    b784:	88800c17 	ldw	r2,48(r17)
    b788:	30cdc83a 	sub	r6,r6,r3
    b78c:	10000226 	beq	r2,zero,b798 <__sflush_r+0x78>
    b790:	88800f17 	ldw	r2,60(r17)
    b794:	308dc83a 	sub	r6,r6,r2
    b798:	89400717 	ldw	r5,28(r17)
    b79c:	000f883a 	mov	r7,zero
    b7a0:	9809883a 	mov	r4,r19
    b7a4:	403ee83a 	callr	r8
    b7a8:	00ffffc4 	movi	r3,-1
    b7ac:	10c04426 	beq	r2,r3,b8c0 <__sflush_r+0x1a0>
    b7b0:	88c0030b 	ldhu	r3,12(r17)
    b7b4:	89000417 	ldw	r4,16(r17)
    b7b8:	88000115 	stw	zero,4(r17)
    b7bc:	197dffcc 	andi	r5,r3,63487
    b7c0:	8940030d 	sth	r5,12(r17)
    b7c4:	89000015 	stw	r4,0(r17)
    b7c8:	18c4000c 	andi	r3,r3,4096
    b7cc:	18002c1e 	bne	r3,zero,b880 <__sflush_r+0x160>
    b7d0:	89400c17 	ldw	r5,48(r17)
    b7d4:	9c000015 	stw	r16,0(r19)
    b7d8:	28000526 	beq	r5,zero,b7f0 <__sflush_r+0xd0>
    b7dc:	88801004 	addi	r2,r17,64
    b7e0:	28800226 	beq	r5,r2,b7ec <__sflush_r+0xcc>
    b7e4:	9809883a 	mov	r4,r19
    b7e8:	000be8c0 	call	be8c <_free_r>
    b7ec:	88000c15 	stw	zero,48(r17)
    b7f0:	0005883a 	mov	r2,zero
    b7f4:	dfc00417 	ldw	ra,16(sp)
    b7f8:	dcc00317 	ldw	r19,12(sp)
    b7fc:	dc800217 	ldw	r18,8(sp)
    b800:	dc400117 	ldw	r17,4(sp)
    b804:	dc000017 	ldw	r16,0(sp)
    b808:	dec00504 	addi	sp,sp,20
    b80c:	f800283a 	ret
    b810:	2c800417 	ldw	r18,16(r5)
    b814:	903ff626 	beq	r18,zero,b7f0 <__alt_data_end+0xf000b7f0>
    b818:	2c000017 	ldw	r16,0(r5)
    b81c:	108000cc 	andi	r2,r2,3
    b820:	2c800015 	stw	r18,0(r5)
    b824:	84a1c83a 	sub	r16,r16,r18
    b828:	1000131e 	bne	r2,zero,b878 <__sflush_r+0x158>
    b82c:	28800517 	ldw	r2,20(r5)
    b830:	88800215 	stw	r2,8(r17)
    b834:	04000316 	blt	zero,r16,b844 <__sflush_r+0x124>
    b838:	003fed06 	br	b7f0 <__alt_data_end+0xf000b7f0>
    b83c:	90a5883a 	add	r18,r18,r2
    b840:	043feb0e 	bge	zero,r16,b7f0 <__alt_data_end+0xf000b7f0>
    b844:	88800917 	ldw	r2,36(r17)
    b848:	89400717 	ldw	r5,28(r17)
    b84c:	800f883a 	mov	r7,r16
    b850:	900d883a 	mov	r6,r18
    b854:	9809883a 	mov	r4,r19
    b858:	103ee83a 	callr	r2
    b85c:	80a1c83a 	sub	r16,r16,r2
    b860:	00bff616 	blt	zero,r2,b83c <__alt_data_end+0xf000b83c>
    b864:	88c0030b 	ldhu	r3,12(r17)
    b868:	00bfffc4 	movi	r2,-1
    b86c:	18c01014 	ori	r3,r3,64
    b870:	88c0030d 	sth	r3,12(r17)
    b874:	003fdf06 	br	b7f4 <__alt_data_end+0xf000b7f4>
    b878:	0005883a 	mov	r2,zero
    b87c:	003fec06 	br	b830 <__alt_data_end+0xf000b830>
    b880:	88801415 	stw	r2,80(r17)
    b884:	003fd206 	br	b7d0 <__alt_data_end+0xf000b7d0>
    b888:	28c00f17 	ldw	r3,60(r5)
    b88c:	00ffb316 	blt	zero,r3,b75c <__alt_data_end+0xf000b75c>
    b890:	003fd706 	br	b7f0 <__alt_data_end+0xf000b7f0>
    b894:	89400717 	ldw	r5,28(r17)
    b898:	000d883a 	mov	r6,zero
    b89c:	01c00044 	movi	r7,1
    b8a0:	9809883a 	mov	r4,r19
    b8a4:	403ee83a 	callr	r8
    b8a8:	100d883a 	mov	r6,r2
    b8ac:	00bfffc4 	movi	r2,-1
    b8b0:	30801426 	beq	r6,r2,b904 <__sflush_r+0x1e4>
    b8b4:	8880030b 	ldhu	r2,12(r17)
    b8b8:	8a000a17 	ldw	r8,40(r17)
    b8bc:	003fae06 	br	b778 <__alt_data_end+0xf000b778>
    b8c0:	98c00017 	ldw	r3,0(r19)
    b8c4:	183fba26 	beq	r3,zero,b7b0 <__alt_data_end+0xf000b7b0>
    b8c8:	01000744 	movi	r4,29
    b8cc:	19000626 	beq	r3,r4,b8e8 <__sflush_r+0x1c8>
    b8d0:	01000584 	movi	r4,22
    b8d4:	19000426 	beq	r3,r4,b8e8 <__sflush_r+0x1c8>
    b8d8:	88c0030b 	ldhu	r3,12(r17)
    b8dc:	18c01014 	ori	r3,r3,64
    b8e0:	88c0030d 	sth	r3,12(r17)
    b8e4:	003fc306 	br	b7f4 <__alt_data_end+0xf000b7f4>
    b8e8:	8880030b 	ldhu	r2,12(r17)
    b8ec:	88c00417 	ldw	r3,16(r17)
    b8f0:	88000115 	stw	zero,4(r17)
    b8f4:	10bdffcc 	andi	r2,r2,63487
    b8f8:	8880030d 	sth	r2,12(r17)
    b8fc:	88c00015 	stw	r3,0(r17)
    b900:	003fb306 	br	b7d0 <__alt_data_end+0xf000b7d0>
    b904:	98800017 	ldw	r2,0(r19)
    b908:	103fea26 	beq	r2,zero,b8b4 <__alt_data_end+0xf000b8b4>
    b90c:	00c00744 	movi	r3,29
    b910:	10c00226 	beq	r2,r3,b91c <__sflush_r+0x1fc>
    b914:	00c00584 	movi	r3,22
    b918:	10c0031e 	bne	r2,r3,b928 <__sflush_r+0x208>
    b91c:	9c000015 	stw	r16,0(r19)
    b920:	0005883a 	mov	r2,zero
    b924:	003fb306 	br	b7f4 <__alt_data_end+0xf000b7f4>
    b928:	88c0030b 	ldhu	r3,12(r17)
    b92c:	3005883a 	mov	r2,r6
    b930:	18c01014 	ori	r3,r3,64
    b934:	88c0030d 	sth	r3,12(r17)
    b938:	003fae06 	br	b7f4 <__alt_data_end+0xf000b7f4>

0000b93c <_fflush_r>:
    b93c:	defffd04 	addi	sp,sp,-12
    b940:	dc000115 	stw	r16,4(sp)
    b944:	dfc00215 	stw	ra,8(sp)
    b948:	2021883a 	mov	r16,r4
    b94c:	20000226 	beq	r4,zero,b958 <_fflush_r+0x1c>
    b950:	20800e17 	ldw	r2,56(r4)
    b954:	10000c26 	beq	r2,zero,b988 <_fflush_r+0x4c>
    b958:	2880030f 	ldh	r2,12(r5)
    b95c:	1000051e 	bne	r2,zero,b974 <_fflush_r+0x38>
    b960:	0005883a 	mov	r2,zero
    b964:	dfc00217 	ldw	ra,8(sp)
    b968:	dc000117 	ldw	r16,4(sp)
    b96c:	dec00304 	addi	sp,sp,12
    b970:	f800283a 	ret
    b974:	8009883a 	mov	r4,r16
    b978:	dfc00217 	ldw	ra,8(sp)
    b97c:	dc000117 	ldw	r16,4(sp)
    b980:	dec00304 	addi	sp,sp,12
    b984:	000b7201 	jmpi	b720 <__sflush_r>
    b988:	d9400015 	stw	r5,0(sp)
    b98c:	000bd180 	call	bd18 <__sinit>
    b990:	d9400017 	ldw	r5,0(sp)
    b994:	003ff006 	br	b958 <__alt_data_end+0xf000b958>

0000b998 <fflush>:
    b998:	20000526 	beq	r4,zero,b9b0 <fflush+0x18>
    b99c:	00820034 	movhi	r2,2048
    b9a0:	108ab104 	addi	r2,r2,10948
    b9a4:	200b883a 	mov	r5,r4
    b9a8:	11000017 	ldw	r4,0(r2)
    b9ac:	000b93c1 	jmpi	b93c <_fflush_r>
    b9b0:	00820034 	movhi	r2,2048
    b9b4:	108ab004 	addi	r2,r2,10944
    b9b8:	11000017 	ldw	r4,0(r2)
    b9bc:	01400074 	movhi	r5,1
    b9c0:	296e4f04 	addi	r5,r5,-18116
    b9c4:	000c71c1 	jmpi	c71c <_fwalk_reent>

0000b9c8 <__fp_unlock>:
    b9c8:	0005883a 	mov	r2,zero
    b9cc:	f800283a 	ret

0000b9d0 <_cleanup_r>:
    b9d0:	01400074 	movhi	r5,1
    b9d4:	29413104 	addi	r5,r5,1220
    b9d8:	000c71c1 	jmpi	c71c <_fwalk_reent>

0000b9dc <__sinit.part.1>:
    b9dc:	defff704 	addi	sp,sp,-36
    b9e0:	00c00074 	movhi	r3,1
    b9e4:	dfc00815 	stw	ra,32(sp)
    b9e8:	ddc00715 	stw	r23,28(sp)
    b9ec:	dd800615 	stw	r22,24(sp)
    b9f0:	dd400515 	stw	r21,20(sp)
    b9f4:	dd000415 	stw	r20,16(sp)
    b9f8:	dcc00315 	stw	r19,12(sp)
    b9fc:	dc800215 	stw	r18,8(sp)
    ba00:	dc400115 	stw	r17,4(sp)
    ba04:	dc000015 	stw	r16,0(sp)
    ba08:	18ee7404 	addi	r3,r3,-17968
    ba0c:	24000117 	ldw	r16,4(r4)
    ba10:	20c00f15 	stw	r3,60(r4)
    ba14:	2080bb04 	addi	r2,r4,748
    ba18:	00c000c4 	movi	r3,3
    ba1c:	20c0b915 	stw	r3,740(r4)
    ba20:	2080ba15 	stw	r2,744(r4)
    ba24:	2000b815 	stw	zero,736(r4)
    ba28:	05c00204 	movi	r23,8
    ba2c:	00800104 	movi	r2,4
    ba30:	2025883a 	mov	r18,r4
    ba34:	b80d883a 	mov	r6,r23
    ba38:	81001704 	addi	r4,r16,92
    ba3c:	000b883a 	mov	r5,zero
    ba40:	80000015 	stw	zero,0(r16)
    ba44:	80000115 	stw	zero,4(r16)
    ba48:	80000215 	stw	zero,8(r16)
    ba4c:	8080030d 	sth	r2,12(r16)
    ba50:	80001915 	stw	zero,100(r16)
    ba54:	8000038d 	sth	zero,14(r16)
    ba58:	80000415 	stw	zero,16(r16)
    ba5c:	80000515 	stw	zero,20(r16)
    ba60:	80000615 	stw	zero,24(r16)
    ba64:	00077740 	call	7774 <memset>
    ba68:	05800074 	movhi	r22,1
    ba6c:	94400217 	ldw	r17,8(r18)
    ba70:	05400074 	movhi	r21,1
    ba74:	05000074 	movhi	r20,1
    ba78:	04c00074 	movhi	r19,1
    ba7c:	b5babb04 	addi	r22,r22,-5396
    ba80:	ad7ad204 	addi	r21,r21,-5304
    ba84:	a53af104 	addi	r20,r20,-5180
    ba88:	9cfb0804 	addi	r19,r19,-5088
    ba8c:	85800815 	stw	r22,32(r16)
    ba90:	85400915 	stw	r21,36(r16)
    ba94:	85000a15 	stw	r20,40(r16)
    ba98:	84c00b15 	stw	r19,44(r16)
    ba9c:	84000715 	stw	r16,28(r16)
    baa0:	00800284 	movi	r2,10
    baa4:	8880030d 	sth	r2,12(r17)
    baa8:	00800044 	movi	r2,1
    baac:	b80d883a 	mov	r6,r23
    bab0:	89001704 	addi	r4,r17,92
    bab4:	000b883a 	mov	r5,zero
    bab8:	88000015 	stw	zero,0(r17)
    babc:	88000115 	stw	zero,4(r17)
    bac0:	88000215 	stw	zero,8(r17)
    bac4:	88001915 	stw	zero,100(r17)
    bac8:	8880038d 	sth	r2,14(r17)
    bacc:	88000415 	stw	zero,16(r17)
    bad0:	88000515 	stw	zero,20(r17)
    bad4:	88000615 	stw	zero,24(r17)
    bad8:	00077740 	call	7774 <memset>
    badc:	94000317 	ldw	r16,12(r18)
    bae0:	00800484 	movi	r2,18
    bae4:	8c400715 	stw	r17,28(r17)
    bae8:	8d800815 	stw	r22,32(r17)
    baec:	8d400915 	stw	r21,36(r17)
    baf0:	8d000a15 	stw	r20,40(r17)
    baf4:	8cc00b15 	stw	r19,44(r17)
    baf8:	8080030d 	sth	r2,12(r16)
    bafc:	00800084 	movi	r2,2
    bb00:	80000015 	stw	zero,0(r16)
    bb04:	80000115 	stw	zero,4(r16)
    bb08:	80000215 	stw	zero,8(r16)
    bb0c:	80001915 	stw	zero,100(r16)
    bb10:	8080038d 	sth	r2,14(r16)
    bb14:	80000415 	stw	zero,16(r16)
    bb18:	80000515 	stw	zero,20(r16)
    bb1c:	80000615 	stw	zero,24(r16)
    bb20:	b80d883a 	mov	r6,r23
    bb24:	000b883a 	mov	r5,zero
    bb28:	81001704 	addi	r4,r16,92
    bb2c:	00077740 	call	7774 <memset>
    bb30:	00800044 	movi	r2,1
    bb34:	84000715 	stw	r16,28(r16)
    bb38:	85800815 	stw	r22,32(r16)
    bb3c:	85400915 	stw	r21,36(r16)
    bb40:	85000a15 	stw	r20,40(r16)
    bb44:	84c00b15 	stw	r19,44(r16)
    bb48:	90800e15 	stw	r2,56(r18)
    bb4c:	dfc00817 	ldw	ra,32(sp)
    bb50:	ddc00717 	ldw	r23,28(sp)
    bb54:	dd800617 	ldw	r22,24(sp)
    bb58:	dd400517 	ldw	r21,20(sp)
    bb5c:	dd000417 	ldw	r20,16(sp)
    bb60:	dcc00317 	ldw	r19,12(sp)
    bb64:	dc800217 	ldw	r18,8(sp)
    bb68:	dc400117 	ldw	r17,4(sp)
    bb6c:	dc000017 	ldw	r16,0(sp)
    bb70:	dec00904 	addi	sp,sp,36
    bb74:	f800283a 	ret

0000bb78 <__fp_lock>:
    bb78:	0005883a 	mov	r2,zero
    bb7c:	f800283a 	ret

0000bb80 <__sfmoreglue>:
    bb80:	defffc04 	addi	sp,sp,-16
    bb84:	dc400115 	stw	r17,4(sp)
    bb88:	2c7fffc4 	addi	r17,r5,-1
    bb8c:	8c401a24 	muli	r17,r17,104
    bb90:	dc800215 	stw	r18,8(sp)
    bb94:	2825883a 	mov	r18,r5
    bb98:	89401d04 	addi	r5,r17,116
    bb9c:	dc000015 	stw	r16,0(sp)
    bba0:	dfc00315 	stw	ra,12(sp)
    bba4:	000ca780 	call	ca78 <_malloc_r>
    bba8:	1021883a 	mov	r16,r2
    bbac:	10000726 	beq	r2,zero,bbcc <__sfmoreglue+0x4c>
    bbb0:	11000304 	addi	r4,r2,12
    bbb4:	10000015 	stw	zero,0(r2)
    bbb8:	14800115 	stw	r18,4(r2)
    bbbc:	11000215 	stw	r4,8(r2)
    bbc0:	89801a04 	addi	r6,r17,104
    bbc4:	000b883a 	mov	r5,zero
    bbc8:	00077740 	call	7774 <memset>
    bbcc:	8005883a 	mov	r2,r16
    bbd0:	dfc00317 	ldw	ra,12(sp)
    bbd4:	dc800217 	ldw	r18,8(sp)
    bbd8:	dc400117 	ldw	r17,4(sp)
    bbdc:	dc000017 	ldw	r16,0(sp)
    bbe0:	dec00404 	addi	sp,sp,16
    bbe4:	f800283a 	ret

0000bbe8 <__sfp>:
    bbe8:	defffb04 	addi	sp,sp,-20
    bbec:	dc000015 	stw	r16,0(sp)
    bbf0:	04020034 	movhi	r16,2048
    bbf4:	840ab004 	addi	r16,r16,10944
    bbf8:	dcc00315 	stw	r19,12(sp)
    bbfc:	2027883a 	mov	r19,r4
    bc00:	81000017 	ldw	r4,0(r16)
    bc04:	dfc00415 	stw	ra,16(sp)
    bc08:	dc800215 	stw	r18,8(sp)
    bc0c:	20800e17 	ldw	r2,56(r4)
    bc10:	dc400115 	stw	r17,4(sp)
    bc14:	1000021e 	bne	r2,zero,bc20 <__sfp+0x38>
    bc18:	000b9dc0 	call	b9dc <__sinit.part.1>
    bc1c:	81000017 	ldw	r4,0(r16)
    bc20:	2480b804 	addi	r18,r4,736
    bc24:	047fffc4 	movi	r17,-1
    bc28:	91000117 	ldw	r4,4(r18)
    bc2c:	94000217 	ldw	r16,8(r18)
    bc30:	213fffc4 	addi	r4,r4,-1
    bc34:	20000a16 	blt	r4,zero,bc60 <__sfp+0x78>
    bc38:	8080030f 	ldh	r2,12(r16)
    bc3c:	10000c26 	beq	r2,zero,bc70 <__sfp+0x88>
    bc40:	80c01d04 	addi	r3,r16,116
    bc44:	00000206 	br	bc50 <__sfp+0x68>
    bc48:	18bfe60f 	ldh	r2,-104(r3)
    bc4c:	10000826 	beq	r2,zero,bc70 <__sfp+0x88>
    bc50:	213fffc4 	addi	r4,r4,-1
    bc54:	1c3ffd04 	addi	r16,r3,-12
    bc58:	18c01a04 	addi	r3,r3,104
    bc5c:	247ffa1e 	bne	r4,r17,bc48 <__alt_data_end+0xf000bc48>
    bc60:	90800017 	ldw	r2,0(r18)
    bc64:	10001d26 	beq	r2,zero,bcdc <__sfp+0xf4>
    bc68:	1025883a 	mov	r18,r2
    bc6c:	003fee06 	br	bc28 <__alt_data_end+0xf000bc28>
    bc70:	00bfffc4 	movi	r2,-1
    bc74:	8080038d 	sth	r2,14(r16)
    bc78:	00800044 	movi	r2,1
    bc7c:	8080030d 	sth	r2,12(r16)
    bc80:	80001915 	stw	zero,100(r16)
    bc84:	80000015 	stw	zero,0(r16)
    bc88:	80000215 	stw	zero,8(r16)
    bc8c:	80000115 	stw	zero,4(r16)
    bc90:	80000415 	stw	zero,16(r16)
    bc94:	80000515 	stw	zero,20(r16)
    bc98:	80000615 	stw	zero,24(r16)
    bc9c:	01800204 	movi	r6,8
    bca0:	000b883a 	mov	r5,zero
    bca4:	81001704 	addi	r4,r16,92
    bca8:	00077740 	call	7774 <memset>
    bcac:	8005883a 	mov	r2,r16
    bcb0:	80000c15 	stw	zero,48(r16)
    bcb4:	80000d15 	stw	zero,52(r16)
    bcb8:	80001115 	stw	zero,68(r16)
    bcbc:	80001215 	stw	zero,72(r16)
    bcc0:	dfc00417 	ldw	ra,16(sp)
    bcc4:	dcc00317 	ldw	r19,12(sp)
    bcc8:	dc800217 	ldw	r18,8(sp)
    bccc:	dc400117 	ldw	r17,4(sp)
    bcd0:	dc000017 	ldw	r16,0(sp)
    bcd4:	dec00504 	addi	sp,sp,20
    bcd8:	f800283a 	ret
    bcdc:	01400104 	movi	r5,4
    bce0:	9809883a 	mov	r4,r19
    bce4:	000bb800 	call	bb80 <__sfmoreglue>
    bce8:	90800015 	stw	r2,0(r18)
    bcec:	103fde1e 	bne	r2,zero,bc68 <__alt_data_end+0xf000bc68>
    bcf0:	00800304 	movi	r2,12
    bcf4:	98800015 	stw	r2,0(r19)
    bcf8:	0005883a 	mov	r2,zero
    bcfc:	003ff006 	br	bcc0 <__alt_data_end+0xf000bcc0>

0000bd00 <_cleanup>:
    bd00:	00820034 	movhi	r2,2048
    bd04:	108ab004 	addi	r2,r2,10944
    bd08:	11000017 	ldw	r4,0(r2)
    bd0c:	01400074 	movhi	r5,1
    bd10:	29413104 	addi	r5,r5,1220
    bd14:	000c71c1 	jmpi	c71c <_fwalk_reent>

0000bd18 <__sinit>:
    bd18:	20800e17 	ldw	r2,56(r4)
    bd1c:	10000126 	beq	r2,zero,bd24 <__sinit+0xc>
    bd20:	f800283a 	ret
    bd24:	000b9dc1 	jmpi	b9dc <__sinit.part.1>

0000bd28 <__sfp_lock_acquire>:
    bd28:	f800283a 	ret

0000bd2c <__sfp_lock_release>:
    bd2c:	f800283a 	ret

0000bd30 <__sinit_lock_acquire>:
    bd30:	f800283a 	ret

0000bd34 <__sinit_lock_release>:
    bd34:	f800283a 	ret

0000bd38 <__fp_lock_all>:
    bd38:	00820034 	movhi	r2,2048
    bd3c:	108ab104 	addi	r2,r2,10948
    bd40:	11000017 	ldw	r4,0(r2)
    bd44:	01400074 	movhi	r5,1
    bd48:	296ede04 	addi	r5,r5,-17544
    bd4c:	000c6581 	jmpi	c658 <_fwalk>

0000bd50 <__fp_unlock_all>:
    bd50:	00820034 	movhi	r2,2048
    bd54:	108ab104 	addi	r2,r2,10948
    bd58:	11000017 	ldw	r4,0(r2)
    bd5c:	01400074 	movhi	r5,1
    bd60:	296e7204 	addi	r5,r5,-17976
    bd64:	000c6581 	jmpi	c658 <_fwalk>

0000bd68 <_malloc_trim_r>:
    bd68:	defffb04 	addi	sp,sp,-20
    bd6c:	dcc00315 	stw	r19,12(sp)
    bd70:	04c20034 	movhi	r19,2048
    bd74:	dc800215 	stw	r18,8(sp)
    bd78:	dc400115 	stw	r17,4(sp)
    bd7c:	dc000015 	stw	r16,0(sp)
    bd80:	dfc00415 	stw	ra,16(sp)
    bd84:	2821883a 	mov	r16,r5
    bd88:	9cc39004 	addi	r19,r19,3648
    bd8c:	2025883a 	mov	r18,r4
    bd90:	00138000 	call	13800 <__malloc_lock>
    bd94:	98800217 	ldw	r2,8(r19)
    bd98:	14400117 	ldw	r17,4(r2)
    bd9c:	00bfff04 	movi	r2,-4
    bda0:	88a2703a 	and	r17,r17,r2
    bda4:	8c21c83a 	sub	r16,r17,r16
    bda8:	8403fbc4 	addi	r16,r16,4079
    bdac:	8020d33a 	srli	r16,r16,12
    bdb0:	0083ffc4 	movi	r2,4095
    bdb4:	843fffc4 	addi	r16,r16,-1
    bdb8:	8020933a 	slli	r16,r16,12
    bdbc:	1400060e 	bge	r2,r16,bdd8 <_malloc_trim_r+0x70>
    bdc0:	000b883a 	mov	r5,zero
    bdc4:	9009883a 	mov	r4,r18
    bdc8:	000ea980 	call	ea98 <_sbrk_r>
    bdcc:	98c00217 	ldw	r3,8(r19)
    bdd0:	1c47883a 	add	r3,r3,r17
    bdd4:	10c00a26 	beq	r2,r3,be00 <_malloc_trim_r+0x98>
    bdd8:	9009883a 	mov	r4,r18
    bddc:	00138240 	call	13824 <__malloc_unlock>
    bde0:	0005883a 	mov	r2,zero
    bde4:	dfc00417 	ldw	ra,16(sp)
    bde8:	dcc00317 	ldw	r19,12(sp)
    bdec:	dc800217 	ldw	r18,8(sp)
    bdf0:	dc400117 	ldw	r17,4(sp)
    bdf4:	dc000017 	ldw	r16,0(sp)
    bdf8:	dec00504 	addi	sp,sp,20
    bdfc:	f800283a 	ret
    be00:	040bc83a 	sub	r5,zero,r16
    be04:	9009883a 	mov	r4,r18
    be08:	000ea980 	call	ea98 <_sbrk_r>
    be0c:	00ffffc4 	movi	r3,-1
    be10:	10c00d26 	beq	r2,r3,be48 <_malloc_trim_r+0xe0>
    be14:	00c20234 	movhi	r3,2056
    be18:	18ff7504 	addi	r3,r3,-556
    be1c:	18800017 	ldw	r2,0(r3)
    be20:	99000217 	ldw	r4,8(r19)
    be24:	8c23c83a 	sub	r17,r17,r16
    be28:	8c400054 	ori	r17,r17,1
    be2c:	1421c83a 	sub	r16,r2,r16
    be30:	24400115 	stw	r17,4(r4)
    be34:	9009883a 	mov	r4,r18
    be38:	1c000015 	stw	r16,0(r3)
    be3c:	00138240 	call	13824 <__malloc_unlock>
    be40:	00800044 	movi	r2,1
    be44:	003fe706 	br	bde4 <__alt_data_end+0xf000bde4>
    be48:	000b883a 	mov	r5,zero
    be4c:	9009883a 	mov	r4,r18
    be50:	000ea980 	call	ea98 <_sbrk_r>
    be54:	99000217 	ldw	r4,8(r19)
    be58:	014003c4 	movi	r5,15
    be5c:	1107c83a 	sub	r3,r2,r4
    be60:	28ffdd0e 	bge	r5,r3,bdd8 <__alt_data_end+0xf000bdd8>
    be64:	01420034 	movhi	r5,2048
    be68:	294ab304 	addi	r5,r5,10956
    be6c:	29400017 	ldw	r5,0(r5)
    be70:	18c00054 	ori	r3,r3,1
    be74:	20c00115 	stw	r3,4(r4)
    be78:	00c20234 	movhi	r3,2056
    be7c:	1145c83a 	sub	r2,r2,r5
    be80:	18ff7504 	addi	r3,r3,-556
    be84:	18800015 	stw	r2,0(r3)
    be88:	003fd306 	br	bdd8 <__alt_data_end+0xf000bdd8>

0000be8c <_free_r>:
    be8c:	28004126 	beq	r5,zero,bf94 <_free_r+0x108>
    be90:	defffd04 	addi	sp,sp,-12
    be94:	dc400115 	stw	r17,4(sp)
    be98:	dc000015 	stw	r16,0(sp)
    be9c:	2023883a 	mov	r17,r4
    bea0:	2821883a 	mov	r16,r5
    bea4:	dfc00215 	stw	ra,8(sp)
    bea8:	00138000 	call	13800 <__malloc_lock>
    beac:	81ffff17 	ldw	r7,-4(r16)
    beb0:	00bfff84 	movi	r2,-2
    beb4:	01020034 	movhi	r4,2048
    beb8:	81bffe04 	addi	r6,r16,-8
    bebc:	3884703a 	and	r2,r7,r2
    bec0:	21039004 	addi	r4,r4,3648
    bec4:	308b883a 	add	r5,r6,r2
    bec8:	2a400117 	ldw	r9,4(r5)
    becc:	22000217 	ldw	r8,8(r4)
    bed0:	00ffff04 	movi	r3,-4
    bed4:	48c6703a 	and	r3,r9,r3
    bed8:	2a005726 	beq	r5,r8,c038 <_free_r+0x1ac>
    bedc:	28c00115 	stw	r3,4(r5)
    bee0:	39c0004c 	andi	r7,r7,1
    bee4:	3800091e 	bne	r7,zero,bf0c <_free_r+0x80>
    bee8:	823ffe17 	ldw	r8,-8(r16)
    beec:	22400204 	addi	r9,r4,8
    bef0:	320dc83a 	sub	r6,r6,r8
    bef4:	31c00217 	ldw	r7,8(r6)
    bef8:	1205883a 	add	r2,r2,r8
    befc:	3a406526 	beq	r7,r9,c094 <_free_r+0x208>
    bf00:	32000317 	ldw	r8,12(r6)
    bf04:	3a000315 	stw	r8,12(r7)
    bf08:	41c00215 	stw	r7,8(r8)
    bf0c:	28cf883a 	add	r7,r5,r3
    bf10:	39c00117 	ldw	r7,4(r7)
    bf14:	39c0004c 	andi	r7,r7,1
    bf18:	38003a26 	beq	r7,zero,c004 <_free_r+0x178>
    bf1c:	10c00054 	ori	r3,r2,1
    bf20:	30c00115 	stw	r3,4(r6)
    bf24:	3087883a 	add	r3,r6,r2
    bf28:	18800015 	stw	r2,0(r3)
    bf2c:	00c07fc4 	movi	r3,511
    bf30:	18801936 	bltu	r3,r2,bf98 <_free_r+0x10c>
    bf34:	1004d0fa 	srli	r2,r2,3
    bf38:	01c00044 	movi	r7,1
    bf3c:	21400117 	ldw	r5,4(r4)
    bf40:	10c00044 	addi	r3,r2,1
    bf44:	18c7883a 	add	r3,r3,r3
    bf48:	1005d0ba 	srai	r2,r2,2
    bf4c:	18c7883a 	add	r3,r3,r3
    bf50:	18c7883a 	add	r3,r3,r3
    bf54:	1907883a 	add	r3,r3,r4
    bf58:	3884983a 	sll	r2,r7,r2
    bf5c:	19c00017 	ldw	r7,0(r3)
    bf60:	1a3ffe04 	addi	r8,r3,-8
    bf64:	1144b03a 	or	r2,r2,r5
    bf68:	32000315 	stw	r8,12(r6)
    bf6c:	31c00215 	stw	r7,8(r6)
    bf70:	20800115 	stw	r2,4(r4)
    bf74:	19800015 	stw	r6,0(r3)
    bf78:	39800315 	stw	r6,12(r7)
    bf7c:	8809883a 	mov	r4,r17
    bf80:	dfc00217 	ldw	ra,8(sp)
    bf84:	dc400117 	ldw	r17,4(sp)
    bf88:	dc000017 	ldw	r16,0(sp)
    bf8c:	dec00304 	addi	sp,sp,12
    bf90:	00138241 	jmpi	13824 <__malloc_unlock>
    bf94:	f800283a 	ret
    bf98:	100ad27a 	srli	r5,r2,9
    bf9c:	00c00104 	movi	r3,4
    bfa0:	19404a36 	bltu	r3,r5,c0cc <_free_r+0x240>
    bfa4:	100ad1ba 	srli	r5,r2,6
    bfa8:	28c00e44 	addi	r3,r5,57
    bfac:	18c7883a 	add	r3,r3,r3
    bfb0:	29400e04 	addi	r5,r5,56
    bfb4:	18c7883a 	add	r3,r3,r3
    bfb8:	18c7883a 	add	r3,r3,r3
    bfbc:	1909883a 	add	r4,r3,r4
    bfc0:	20c00017 	ldw	r3,0(r4)
    bfc4:	01c20034 	movhi	r7,2048
    bfc8:	213ffe04 	addi	r4,r4,-8
    bfcc:	39c39004 	addi	r7,r7,3648
    bfd0:	20c04426 	beq	r4,r3,c0e4 <_free_r+0x258>
    bfd4:	01ffff04 	movi	r7,-4
    bfd8:	19400117 	ldw	r5,4(r3)
    bfdc:	29ca703a 	and	r5,r5,r7
    bfe0:	1140022e 	bgeu	r2,r5,bfec <_free_r+0x160>
    bfe4:	18c00217 	ldw	r3,8(r3)
    bfe8:	20fffb1e 	bne	r4,r3,bfd8 <__alt_data_end+0xf000bfd8>
    bfec:	19000317 	ldw	r4,12(r3)
    bff0:	31000315 	stw	r4,12(r6)
    bff4:	30c00215 	stw	r3,8(r6)
    bff8:	21800215 	stw	r6,8(r4)
    bffc:	19800315 	stw	r6,12(r3)
    c000:	003fde06 	br	bf7c <__alt_data_end+0xf000bf7c>
    c004:	29c00217 	ldw	r7,8(r5)
    c008:	10c5883a 	add	r2,r2,r3
    c00c:	00c20034 	movhi	r3,2048
    c010:	18c39204 	addi	r3,r3,3656
    c014:	38c03b26 	beq	r7,r3,c104 <_free_r+0x278>
    c018:	2a000317 	ldw	r8,12(r5)
    c01c:	11400054 	ori	r5,r2,1
    c020:	3087883a 	add	r3,r6,r2
    c024:	3a000315 	stw	r8,12(r7)
    c028:	41c00215 	stw	r7,8(r8)
    c02c:	31400115 	stw	r5,4(r6)
    c030:	18800015 	stw	r2,0(r3)
    c034:	003fbd06 	br	bf2c <__alt_data_end+0xf000bf2c>
    c038:	39c0004c 	andi	r7,r7,1
    c03c:	10c5883a 	add	r2,r2,r3
    c040:	3800071e 	bne	r7,zero,c060 <_free_r+0x1d4>
    c044:	81fffe17 	ldw	r7,-8(r16)
    c048:	31cdc83a 	sub	r6,r6,r7
    c04c:	30c00317 	ldw	r3,12(r6)
    c050:	31400217 	ldw	r5,8(r6)
    c054:	11c5883a 	add	r2,r2,r7
    c058:	28c00315 	stw	r3,12(r5)
    c05c:	19400215 	stw	r5,8(r3)
    c060:	10c00054 	ori	r3,r2,1
    c064:	30c00115 	stw	r3,4(r6)
    c068:	00c20034 	movhi	r3,2048
    c06c:	18cab404 	addi	r3,r3,10960
    c070:	18c00017 	ldw	r3,0(r3)
    c074:	21800215 	stw	r6,8(r4)
    c078:	10ffc036 	bltu	r2,r3,bf7c <__alt_data_end+0xf000bf7c>
    c07c:	00820034 	movhi	r2,2048
    c080:	108af904 	addi	r2,r2,11236
    c084:	11400017 	ldw	r5,0(r2)
    c088:	8809883a 	mov	r4,r17
    c08c:	000bd680 	call	bd68 <_malloc_trim_r>
    c090:	003fba06 	br	bf7c <__alt_data_end+0xf000bf7c>
    c094:	28c9883a 	add	r4,r5,r3
    c098:	21000117 	ldw	r4,4(r4)
    c09c:	2100004c 	andi	r4,r4,1
    c0a0:	2000391e 	bne	r4,zero,c188 <_free_r+0x2fc>
    c0a4:	29c00217 	ldw	r7,8(r5)
    c0a8:	29000317 	ldw	r4,12(r5)
    c0ac:	1885883a 	add	r2,r3,r2
    c0b0:	10c00054 	ori	r3,r2,1
    c0b4:	39000315 	stw	r4,12(r7)
    c0b8:	21c00215 	stw	r7,8(r4)
    c0bc:	30c00115 	stw	r3,4(r6)
    c0c0:	308d883a 	add	r6,r6,r2
    c0c4:	30800015 	stw	r2,0(r6)
    c0c8:	003fac06 	br	bf7c <__alt_data_end+0xf000bf7c>
    c0cc:	00c00504 	movi	r3,20
    c0d0:	19401536 	bltu	r3,r5,c128 <_free_r+0x29c>
    c0d4:	28c01704 	addi	r3,r5,92
    c0d8:	18c7883a 	add	r3,r3,r3
    c0dc:	294016c4 	addi	r5,r5,91
    c0e0:	003fb406 	br	bfb4 <__alt_data_end+0xf000bfb4>
    c0e4:	280bd0ba 	srai	r5,r5,2
    c0e8:	00c00044 	movi	r3,1
    c0ec:	38800117 	ldw	r2,4(r7)
    c0f0:	194a983a 	sll	r5,r3,r5
    c0f4:	2007883a 	mov	r3,r4
    c0f8:	2884b03a 	or	r2,r5,r2
    c0fc:	38800115 	stw	r2,4(r7)
    c100:	003fbb06 	br	bff0 <__alt_data_end+0xf000bff0>
    c104:	21800515 	stw	r6,20(r4)
    c108:	21800415 	stw	r6,16(r4)
    c10c:	10c00054 	ori	r3,r2,1
    c110:	31c00315 	stw	r7,12(r6)
    c114:	31c00215 	stw	r7,8(r6)
    c118:	30c00115 	stw	r3,4(r6)
    c11c:	308d883a 	add	r6,r6,r2
    c120:	30800015 	stw	r2,0(r6)
    c124:	003f9506 	br	bf7c <__alt_data_end+0xf000bf7c>
    c128:	00c01504 	movi	r3,84
    c12c:	19400536 	bltu	r3,r5,c144 <_free_r+0x2b8>
    c130:	100ad33a 	srli	r5,r2,12
    c134:	28c01bc4 	addi	r3,r5,111
    c138:	18c7883a 	add	r3,r3,r3
    c13c:	29401b84 	addi	r5,r5,110
    c140:	003f9c06 	br	bfb4 <__alt_data_end+0xf000bfb4>
    c144:	00c05504 	movi	r3,340
    c148:	19400536 	bltu	r3,r5,c160 <_free_r+0x2d4>
    c14c:	100ad3fa 	srli	r5,r2,15
    c150:	28c01e04 	addi	r3,r5,120
    c154:	18c7883a 	add	r3,r3,r3
    c158:	29401dc4 	addi	r5,r5,119
    c15c:	003f9506 	br	bfb4 <__alt_data_end+0xf000bfb4>
    c160:	00c15504 	movi	r3,1364
    c164:	19400536 	bltu	r3,r5,c17c <_free_r+0x2f0>
    c168:	100ad4ba 	srli	r5,r2,18
    c16c:	28c01f44 	addi	r3,r5,125
    c170:	18c7883a 	add	r3,r3,r3
    c174:	29401f04 	addi	r5,r5,124
    c178:	003f8e06 	br	bfb4 <__alt_data_end+0xf000bfb4>
    c17c:	00c03f84 	movi	r3,254
    c180:	01401f84 	movi	r5,126
    c184:	003f8b06 	br	bfb4 <__alt_data_end+0xf000bfb4>
    c188:	10c00054 	ori	r3,r2,1
    c18c:	30c00115 	stw	r3,4(r6)
    c190:	308d883a 	add	r6,r6,r2
    c194:	30800015 	stw	r2,0(r6)
    c198:	003f7806 	br	bf7c <__alt_data_end+0xf000bf7c>

0000c19c <__sfvwrite_r>:
    c19c:	30800217 	ldw	r2,8(r6)
    c1a0:	10006726 	beq	r2,zero,c340 <__sfvwrite_r+0x1a4>
    c1a4:	28c0030b 	ldhu	r3,12(r5)
    c1a8:	defff404 	addi	sp,sp,-48
    c1ac:	dd400715 	stw	r21,28(sp)
    c1b0:	dd000615 	stw	r20,24(sp)
    c1b4:	dc000215 	stw	r16,8(sp)
    c1b8:	dfc00b15 	stw	ra,44(sp)
    c1bc:	df000a15 	stw	fp,40(sp)
    c1c0:	ddc00915 	stw	r23,36(sp)
    c1c4:	dd800815 	stw	r22,32(sp)
    c1c8:	dcc00515 	stw	r19,20(sp)
    c1cc:	dc800415 	stw	r18,16(sp)
    c1d0:	dc400315 	stw	r17,12(sp)
    c1d4:	1880020c 	andi	r2,r3,8
    c1d8:	2821883a 	mov	r16,r5
    c1dc:	202b883a 	mov	r21,r4
    c1e0:	3029883a 	mov	r20,r6
    c1e4:	10002726 	beq	r2,zero,c284 <__sfvwrite_r+0xe8>
    c1e8:	28800417 	ldw	r2,16(r5)
    c1ec:	10002526 	beq	r2,zero,c284 <__sfvwrite_r+0xe8>
    c1f0:	1880008c 	andi	r2,r3,2
    c1f4:	a4400017 	ldw	r17,0(r20)
    c1f8:	10002a26 	beq	r2,zero,c2a4 <__sfvwrite_r+0x108>
    c1fc:	05a00034 	movhi	r22,32768
    c200:	0027883a 	mov	r19,zero
    c204:	0025883a 	mov	r18,zero
    c208:	b5bf0004 	addi	r22,r22,-1024
    c20c:	980d883a 	mov	r6,r19
    c210:	a809883a 	mov	r4,r21
    c214:	90004626 	beq	r18,zero,c330 <__sfvwrite_r+0x194>
    c218:	900f883a 	mov	r7,r18
    c21c:	b480022e 	bgeu	r22,r18,c228 <__sfvwrite_r+0x8c>
    c220:	01e00034 	movhi	r7,32768
    c224:	39ff0004 	addi	r7,r7,-1024
    c228:	80800917 	ldw	r2,36(r16)
    c22c:	81400717 	ldw	r5,28(r16)
    c230:	103ee83a 	callr	r2
    c234:	0080570e 	bge	zero,r2,c394 <__sfvwrite_r+0x1f8>
    c238:	a0c00217 	ldw	r3,8(r20)
    c23c:	98a7883a 	add	r19,r19,r2
    c240:	90a5c83a 	sub	r18,r18,r2
    c244:	1885c83a 	sub	r2,r3,r2
    c248:	a0800215 	stw	r2,8(r20)
    c24c:	103fef1e 	bne	r2,zero,c20c <__alt_data_end+0xf000c20c>
    c250:	0005883a 	mov	r2,zero
    c254:	dfc00b17 	ldw	ra,44(sp)
    c258:	df000a17 	ldw	fp,40(sp)
    c25c:	ddc00917 	ldw	r23,36(sp)
    c260:	dd800817 	ldw	r22,32(sp)
    c264:	dd400717 	ldw	r21,28(sp)
    c268:	dd000617 	ldw	r20,24(sp)
    c26c:	dcc00517 	ldw	r19,20(sp)
    c270:	dc800417 	ldw	r18,16(sp)
    c274:	dc400317 	ldw	r17,12(sp)
    c278:	dc000217 	ldw	r16,8(sp)
    c27c:	dec00c04 	addi	sp,sp,48
    c280:	f800283a 	ret
    c284:	800b883a 	mov	r5,r16
    c288:	a809883a 	mov	r4,r21
    c28c:	0009d440 	call	9d44 <__swsetup_r>
    c290:	1000eb1e 	bne	r2,zero,c640 <__sfvwrite_r+0x4a4>
    c294:	80c0030b 	ldhu	r3,12(r16)
    c298:	a4400017 	ldw	r17,0(r20)
    c29c:	1880008c 	andi	r2,r3,2
    c2a0:	103fd61e 	bne	r2,zero,c1fc <__alt_data_end+0xf000c1fc>
    c2a4:	1880004c 	andi	r2,r3,1
    c2a8:	10003f1e 	bne	r2,zero,c3a8 <__sfvwrite_r+0x20c>
    c2ac:	0039883a 	mov	fp,zero
    c2b0:	0025883a 	mov	r18,zero
    c2b4:	90001a26 	beq	r18,zero,c320 <__sfvwrite_r+0x184>
    c2b8:	1880800c 	andi	r2,r3,512
    c2bc:	84c00217 	ldw	r19,8(r16)
    c2c0:	10002126 	beq	r2,zero,c348 <__sfvwrite_r+0x1ac>
    c2c4:	982f883a 	mov	r23,r19
    c2c8:	94c09336 	bltu	r18,r19,c518 <__sfvwrite_r+0x37c>
    c2cc:	1881200c 	andi	r2,r3,1152
    c2d0:	10009e1e 	bne	r2,zero,c54c <__sfvwrite_r+0x3b0>
    c2d4:	81000017 	ldw	r4,0(r16)
    c2d8:	b80d883a 	mov	r6,r23
    c2dc:	e00b883a 	mov	r5,fp
    c2e0:	000d3680 	call	d368 <memmove>
    c2e4:	80c00217 	ldw	r3,8(r16)
    c2e8:	81000017 	ldw	r4,0(r16)
    c2ec:	9005883a 	mov	r2,r18
    c2f0:	1ce7c83a 	sub	r19,r3,r19
    c2f4:	25cf883a 	add	r7,r4,r23
    c2f8:	84c00215 	stw	r19,8(r16)
    c2fc:	81c00015 	stw	r7,0(r16)
    c300:	a0c00217 	ldw	r3,8(r20)
    c304:	e0b9883a 	add	fp,fp,r2
    c308:	90a5c83a 	sub	r18,r18,r2
    c30c:	18a7c83a 	sub	r19,r3,r2
    c310:	a4c00215 	stw	r19,8(r20)
    c314:	983fce26 	beq	r19,zero,c250 <__alt_data_end+0xf000c250>
    c318:	80c0030b 	ldhu	r3,12(r16)
    c31c:	903fe61e 	bne	r18,zero,c2b8 <__alt_data_end+0xf000c2b8>
    c320:	8f000017 	ldw	fp,0(r17)
    c324:	8c800117 	ldw	r18,4(r17)
    c328:	8c400204 	addi	r17,r17,8
    c32c:	003fe106 	br	c2b4 <__alt_data_end+0xf000c2b4>
    c330:	8cc00017 	ldw	r19,0(r17)
    c334:	8c800117 	ldw	r18,4(r17)
    c338:	8c400204 	addi	r17,r17,8
    c33c:	003fb306 	br	c20c <__alt_data_end+0xf000c20c>
    c340:	0005883a 	mov	r2,zero
    c344:	f800283a 	ret
    c348:	81000017 	ldw	r4,0(r16)
    c34c:	80800417 	ldw	r2,16(r16)
    c350:	11005736 	bltu	r2,r4,c4b0 <__sfvwrite_r+0x314>
    c354:	85c00517 	ldw	r23,20(r16)
    c358:	95c05536 	bltu	r18,r23,c4b0 <__sfvwrite_r+0x314>
    c35c:	00a00034 	movhi	r2,32768
    c360:	10bfffc4 	addi	r2,r2,-1
    c364:	9009883a 	mov	r4,r18
    c368:	1480012e 	bgeu	r2,r18,c370 <__sfvwrite_r+0x1d4>
    c36c:	1009883a 	mov	r4,r2
    c370:	b80b883a 	mov	r5,r23
    c374:	00073fc0 	call	73fc <__divsi3>
    c378:	15cf383a 	mul	r7,r2,r23
    c37c:	81400717 	ldw	r5,28(r16)
    c380:	80800917 	ldw	r2,36(r16)
    c384:	e00d883a 	mov	r6,fp
    c388:	a809883a 	mov	r4,r21
    c38c:	103ee83a 	callr	r2
    c390:	00bfdb16 	blt	zero,r2,c300 <__alt_data_end+0xf000c300>
    c394:	8080030b 	ldhu	r2,12(r16)
    c398:	10801014 	ori	r2,r2,64
    c39c:	8080030d 	sth	r2,12(r16)
    c3a0:	00bfffc4 	movi	r2,-1
    c3a4:	003fab06 	br	c254 <__alt_data_end+0xf000c254>
    c3a8:	0027883a 	mov	r19,zero
    c3ac:	0011883a 	mov	r8,zero
    c3b0:	0039883a 	mov	fp,zero
    c3b4:	0025883a 	mov	r18,zero
    c3b8:	90001f26 	beq	r18,zero,c438 <__sfvwrite_r+0x29c>
    c3bc:	40005a26 	beq	r8,zero,c528 <__sfvwrite_r+0x38c>
    c3c0:	982d883a 	mov	r22,r19
    c3c4:	94c0012e 	bgeu	r18,r19,c3cc <__sfvwrite_r+0x230>
    c3c8:	902d883a 	mov	r22,r18
    c3cc:	81000017 	ldw	r4,0(r16)
    c3d0:	80800417 	ldw	r2,16(r16)
    c3d4:	b02f883a 	mov	r23,r22
    c3d8:	81c00517 	ldw	r7,20(r16)
    c3dc:	1100032e 	bgeu	r2,r4,c3ec <__sfvwrite_r+0x250>
    c3e0:	80c00217 	ldw	r3,8(r16)
    c3e4:	38c7883a 	add	r3,r7,r3
    c3e8:	1d801816 	blt	r3,r22,c44c <__sfvwrite_r+0x2b0>
    c3ec:	b1c03e16 	blt	r22,r7,c4e8 <__sfvwrite_r+0x34c>
    c3f0:	80800917 	ldw	r2,36(r16)
    c3f4:	81400717 	ldw	r5,28(r16)
    c3f8:	e00d883a 	mov	r6,fp
    c3fc:	da000115 	stw	r8,4(sp)
    c400:	a809883a 	mov	r4,r21
    c404:	103ee83a 	callr	r2
    c408:	102f883a 	mov	r23,r2
    c40c:	da000117 	ldw	r8,4(sp)
    c410:	00bfe00e 	bge	zero,r2,c394 <__alt_data_end+0xf000c394>
    c414:	9de7c83a 	sub	r19,r19,r23
    c418:	98001f26 	beq	r19,zero,c498 <__sfvwrite_r+0x2fc>
    c41c:	a0800217 	ldw	r2,8(r20)
    c420:	e5f9883a 	add	fp,fp,r23
    c424:	95e5c83a 	sub	r18,r18,r23
    c428:	15efc83a 	sub	r23,r2,r23
    c42c:	a5c00215 	stw	r23,8(r20)
    c430:	b83f8726 	beq	r23,zero,c250 <__alt_data_end+0xf000c250>
    c434:	903fe11e 	bne	r18,zero,c3bc <__alt_data_end+0xf000c3bc>
    c438:	8f000017 	ldw	fp,0(r17)
    c43c:	8c800117 	ldw	r18,4(r17)
    c440:	0011883a 	mov	r8,zero
    c444:	8c400204 	addi	r17,r17,8
    c448:	003fdb06 	br	c3b8 <__alt_data_end+0xf000c3b8>
    c44c:	180d883a 	mov	r6,r3
    c450:	e00b883a 	mov	r5,fp
    c454:	da000115 	stw	r8,4(sp)
    c458:	d8c00015 	stw	r3,0(sp)
    c45c:	000d3680 	call	d368 <memmove>
    c460:	d8c00017 	ldw	r3,0(sp)
    c464:	80800017 	ldw	r2,0(r16)
    c468:	800b883a 	mov	r5,r16
    c46c:	a809883a 	mov	r4,r21
    c470:	10c5883a 	add	r2,r2,r3
    c474:	80800015 	stw	r2,0(r16)
    c478:	d8c00015 	stw	r3,0(sp)
    c47c:	000b93c0 	call	b93c <_fflush_r>
    c480:	d8c00017 	ldw	r3,0(sp)
    c484:	da000117 	ldw	r8,4(sp)
    c488:	103fc21e 	bne	r2,zero,c394 <__alt_data_end+0xf000c394>
    c48c:	182f883a 	mov	r23,r3
    c490:	9de7c83a 	sub	r19,r19,r23
    c494:	983fe11e 	bne	r19,zero,c41c <__alt_data_end+0xf000c41c>
    c498:	800b883a 	mov	r5,r16
    c49c:	a809883a 	mov	r4,r21
    c4a0:	000b93c0 	call	b93c <_fflush_r>
    c4a4:	103fbb1e 	bne	r2,zero,c394 <__alt_data_end+0xf000c394>
    c4a8:	0011883a 	mov	r8,zero
    c4ac:	003fdb06 	br	c41c <__alt_data_end+0xf000c41c>
    c4b0:	94c0012e 	bgeu	r18,r19,c4b8 <__sfvwrite_r+0x31c>
    c4b4:	9027883a 	mov	r19,r18
    c4b8:	980d883a 	mov	r6,r19
    c4bc:	e00b883a 	mov	r5,fp
    c4c0:	000d3680 	call	d368 <memmove>
    c4c4:	80800217 	ldw	r2,8(r16)
    c4c8:	80c00017 	ldw	r3,0(r16)
    c4cc:	14c5c83a 	sub	r2,r2,r19
    c4d0:	1cc7883a 	add	r3,r3,r19
    c4d4:	80800215 	stw	r2,8(r16)
    c4d8:	80c00015 	stw	r3,0(r16)
    c4dc:	10004326 	beq	r2,zero,c5ec <__sfvwrite_r+0x450>
    c4e0:	9805883a 	mov	r2,r19
    c4e4:	003f8606 	br	c300 <__alt_data_end+0xf000c300>
    c4e8:	b00d883a 	mov	r6,r22
    c4ec:	e00b883a 	mov	r5,fp
    c4f0:	da000115 	stw	r8,4(sp)
    c4f4:	000d3680 	call	d368 <memmove>
    c4f8:	80800217 	ldw	r2,8(r16)
    c4fc:	80c00017 	ldw	r3,0(r16)
    c500:	da000117 	ldw	r8,4(sp)
    c504:	1585c83a 	sub	r2,r2,r22
    c508:	1dad883a 	add	r22,r3,r22
    c50c:	80800215 	stw	r2,8(r16)
    c510:	85800015 	stw	r22,0(r16)
    c514:	003fbf06 	br	c414 <__alt_data_end+0xf000c414>
    c518:	81000017 	ldw	r4,0(r16)
    c51c:	9027883a 	mov	r19,r18
    c520:	902f883a 	mov	r23,r18
    c524:	003f6c06 	br	c2d8 <__alt_data_end+0xf000c2d8>
    c528:	900d883a 	mov	r6,r18
    c52c:	01400284 	movi	r5,10
    c530:	e009883a 	mov	r4,fp
    c534:	000d2840 	call	d284 <memchr>
    c538:	10003e26 	beq	r2,zero,c634 <__sfvwrite_r+0x498>
    c53c:	10800044 	addi	r2,r2,1
    c540:	1727c83a 	sub	r19,r2,fp
    c544:	02000044 	movi	r8,1
    c548:	003f9d06 	br	c3c0 <__alt_data_end+0xf000c3c0>
    c54c:	80800517 	ldw	r2,20(r16)
    c550:	81400417 	ldw	r5,16(r16)
    c554:	81c00017 	ldw	r7,0(r16)
    c558:	10a7883a 	add	r19,r2,r2
    c55c:	9885883a 	add	r2,r19,r2
    c560:	1026d7fa 	srli	r19,r2,31
    c564:	396dc83a 	sub	r22,r7,r5
    c568:	b1000044 	addi	r4,r22,1
    c56c:	9885883a 	add	r2,r19,r2
    c570:	1027d07a 	srai	r19,r2,1
    c574:	2485883a 	add	r2,r4,r18
    c578:	980d883a 	mov	r6,r19
    c57c:	9880022e 	bgeu	r19,r2,c588 <__sfvwrite_r+0x3ec>
    c580:	1027883a 	mov	r19,r2
    c584:	100d883a 	mov	r6,r2
    c588:	18c1000c 	andi	r3,r3,1024
    c58c:	18001c26 	beq	r3,zero,c600 <__sfvwrite_r+0x464>
    c590:	300b883a 	mov	r5,r6
    c594:	a809883a 	mov	r4,r21
    c598:	000ca780 	call	ca78 <_malloc_r>
    c59c:	102f883a 	mov	r23,r2
    c5a0:	10002926 	beq	r2,zero,c648 <__sfvwrite_r+0x4ac>
    c5a4:	81400417 	ldw	r5,16(r16)
    c5a8:	b00d883a 	mov	r6,r22
    c5ac:	1009883a 	mov	r4,r2
    c5b0:	000762c0 	call	762c <memcpy>
    c5b4:	8080030b 	ldhu	r2,12(r16)
    c5b8:	00fedfc4 	movi	r3,-1153
    c5bc:	10c4703a 	and	r2,r2,r3
    c5c0:	10802014 	ori	r2,r2,128
    c5c4:	8080030d 	sth	r2,12(r16)
    c5c8:	bd89883a 	add	r4,r23,r22
    c5cc:	9d8fc83a 	sub	r7,r19,r22
    c5d0:	85c00415 	stw	r23,16(r16)
    c5d4:	84c00515 	stw	r19,20(r16)
    c5d8:	81000015 	stw	r4,0(r16)
    c5dc:	9027883a 	mov	r19,r18
    c5e0:	81c00215 	stw	r7,8(r16)
    c5e4:	902f883a 	mov	r23,r18
    c5e8:	003f3b06 	br	c2d8 <__alt_data_end+0xf000c2d8>
    c5ec:	800b883a 	mov	r5,r16
    c5f0:	a809883a 	mov	r4,r21
    c5f4:	000b93c0 	call	b93c <_fflush_r>
    c5f8:	103fb926 	beq	r2,zero,c4e0 <__alt_data_end+0xf000c4e0>
    c5fc:	003f6506 	br	c394 <__alt_data_end+0xf000c394>
    c600:	a809883a 	mov	r4,r21
    c604:	000e4c00 	call	e4c0 <_realloc_r>
    c608:	102f883a 	mov	r23,r2
    c60c:	103fee1e 	bne	r2,zero,c5c8 <__alt_data_end+0xf000c5c8>
    c610:	81400417 	ldw	r5,16(r16)
    c614:	a809883a 	mov	r4,r21
    c618:	000be8c0 	call	be8c <_free_r>
    c61c:	8080030b 	ldhu	r2,12(r16)
    c620:	00ffdfc4 	movi	r3,-129
    c624:	1884703a 	and	r2,r3,r2
    c628:	00c00304 	movi	r3,12
    c62c:	a8c00015 	stw	r3,0(r21)
    c630:	003f5906 	br	c398 <__alt_data_end+0xf000c398>
    c634:	94c00044 	addi	r19,r18,1
    c638:	02000044 	movi	r8,1
    c63c:	003f6006 	br	c3c0 <__alt_data_end+0xf000c3c0>
    c640:	00bfffc4 	movi	r2,-1
    c644:	003f0306 	br	c254 <__alt_data_end+0xf000c254>
    c648:	00800304 	movi	r2,12
    c64c:	a8800015 	stw	r2,0(r21)
    c650:	8080030b 	ldhu	r2,12(r16)
    c654:	003f5006 	br	c398 <__alt_data_end+0xf000c398>

0000c658 <_fwalk>:
    c658:	defff704 	addi	sp,sp,-36
    c65c:	dd000415 	stw	r20,16(sp)
    c660:	dfc00815 	stw	ra,32(sp)
    c664:	ddc00715 	stw	r23,28(sp)
    c668:	dd800615 	stw	r22,24(sp)
    c66c:	dd400515 	stw	r21,20(sp)
    c670:	dcc00315 	stw	r19,12(sp)
    c674:	dc800215 	stw	r18,8(sp)
    c678:	dc400115 	stw	r17,4(sp)
    c67c:	dc000015 	stw	r16,0(sp)
    c680:	2500b804 	addi	r20,r4,736
    c684:	a0002326 	beq	r20,zero,c714 <_fwalk+0xbc>
    c688:	282b883a 	mov	r21,r5
    c68c:	002f883a 	mov	r23,zero
    c690:	05800044 	movi	r22,1
    c694:	04ffffc4 	movi	r19,-1
    c698:	a4400117 	ldw	r17,4(r20)
    c69c:	a4800217 	ldw	r18,8(r20)
    c6a0:	8c7fffc4 	addi	r17,r17,-1
    c6a4:	88000d16 	blt	r17,zero,c6dc <_fwalk+0x84>
    c6a8:	94000304 	addi	r16,r18,12
    c6ac:	94800384 	addi	r18,r18,14
    c6b0:	8080000b 	ldhu	r2,0(r16)
    c6b4:	8c7fffc4 	addi	r17,r17,-1
    c6b8:	813ffd04 	addi	r4,r16,-12
    c6bc:	b080042e 	bgeu	r22,r2,c6d0 <_fwalk+0x78>
    c6c0:	9080000f 	ldh	r2,0(r18)
    c6c4:	14c00226 	beq	r2,r19,c6d0 <_fwalk+0x78>
    c6c8:	a83ee83a 	callr	r21
    c6cc:	b8aeb03a 	or	r23,r23,r2
    c6d0:	84001a04 	addi	r16,r16,104
    c6d4:	94801a04 	addi	r18,r18,104
    c6d8:	8cfff51e 	bne	r17,r19,c6b0 <__alt_data_end+0xf000c6b0>
    c6dc:	a5000017 	ldw	r20,0(r20)
    c6e0:	a03fed1e 	bne	r20,zero,c698 <__alt_data_end+0xf000c698>
    c6e4:	b805883a 	mov	r2,r23
    c6e8:	dfc00817 	ldw	ra,32(sp)
    c6ec:	ddc00717 	ldw	r23,28(sp)
    c6f0:	dd800617 	ldw	r22,24(sp)
    c6f4:	dd400517 	ldw	r21,20(sp)
    c6f8:	dd000417 	ldw	r20,16(sp)
    c6fc:	dcc00317 	ldw	r19,12(sp)
    c700:	dc800217 	ldw	r18,8(sp)
    c704:	dc400117 	ldw	r17,4(sp)
    c708:	dc000017 	ldw	r16,0(sp)
    c70c:	dec00904 	addi	sp,sp,36
    c710:	f800283a 	ret
    c714:	002f883a 	mov	r23,zero
    c718:	003ff206 	br	c6e4 <__alt_data_end+0xf000c6e4>

0000c71c <_fwalk_reent>:
    c71c:	defff704 	addi	sp,sp,-36
    c720:	dd000415 	stw	r20,16(sp)
    c724:	dfc00815 	stw	ra,32(sp)
    c728:	ddc00715 	stw	r23,28(sp)
    c72c:	dd800615 	stw	r22,24(sp)
    c730:	dd400515 	stw	r21,20(sp)
    c734:	dcc00315 	stw	r19,12(sp)
    c738:	dc800215 	stw	r18,8(sp)
    c73c:	dc400115 	stw	r17,4(sp)
    c740:	dc000015 	stw	r16,0(sp)
    c744:	2500b804 	addi	r20,r4,736
    c748:	a0002326 	beq	r20,zero,c7d8 <_fwalk_reent+0xbc>
    c74c:	282b883a 	mov	r21,r5
    c750:	2027883a 	mov	r19,r4
    c754:	002f883a 	mov	r23,zero
    c758:	05800044 	movi	r22,1
    c75c:	04bfffc4 	movi	r18,-1
    c760:	a4400117 	ldw	r17,4(r20)
    c764:	a4000217 	ldw	r16,8(r20)
    c768:	8c7fffc4 	addi	r17,r17,-1
    c76c:	88000c16 	blt	r17,zero,c7a0 <_fwalk_reent+0x84>
    c770:	84000304 	addi	r16,r16,12
    c774:	8080000b 	ldhu	r2,0(r16)
    c778:	8c7fffc4 	addi	r17,r17,-1
    c77c:	817ffd04 	addi	r5,r16,-12
    c780:	b080052e 	bgeu	r22,r2,c798 <_fwalk_reent+0x7c>
    c784:	8080008f 	ldh	r2,2(r16)
    c788:	9809883a 	mov	r4,r19
    c78c:	14800226 	beq	r2,r18,c798 <_fwalk_reent+0x7c>
    c790:	a83ee83a 	callr	r21
    c794:	b8aeb03a 	or	r23,r23,r2
    c798:	84001a04 	addi	r16,r16,104
    c79c:	8cbff51e 	bne	r17,r18,c774 <__alt_data_end+0xf000c774>
    c7a0:	a5000017 	ldw	r20,0(r20)
    c7a4:	a03fee1e 	bne	r20,zero,c760 <__alt_data_end+0xf000c760>
    c7a8:	b805883a 	mov	r2,r23
    c7ac:	dfc00817 	ldw	ra,32(sp)
    c7b0:	ddc00717 	ldw	r23,28(sp)
    c7b4:	dd800617 	ldw	r22,24(sp)
    c7b8:	dd400517 	ldw	r21,20(sp)
    c7bc:	dd000417 	ldw	r20,16(sp)
    c7c0:	dcc00317 	ldw	r19,12(sp)
    c7c4:	dc800217 	ldw	r18,8(sp)
    c7c8:	dc400117 	ldw	r17,4(sp)
    c7cc:	dc000017 	ldw	r16,0(sp)
    c7d0:	dec00904 	addi	sp,sp,36
    c7d4:	f800283a 	ret
    c7d8:	002f883a 	mov	r23,zero
    c7dc:	003ff206 	br	c7a8 <__alt_data_end+0xf000c7a8>

0000c7e0 <_setlocale_r>:
    c7e0:	30001b26 	beq	r6,zero,c850 <_setlocale_r+0x70>
    c7e4:	01420034 	movhi	r5,2048
    c7e8:	defffe04 	addi	sp,sp,-8
    c7ec:	2940ac04 	addi	r5,r5,688
    c7f0:	3009883a 	mov	r4,r6
    c7f4:	dc000015 	stw	r16,0(sp)
    c7f8:	dfc00115 	stw	ra,4(sp)
    c7fc:	3021883a 	mov	r16,r6
    c800:	000ec280 	call	ec28 <strcmp>
    c804:	1000061e 	bne	r2,zero,c820 <_setlocale_r+0x40>
    c808:	00820034 	movhi	r2,2048
    c80c:	1080ab04 	addi	r2,r2,684
    c810:	dfc00117 	ldw	ra,4(sp)
    c814:	dc000017 	ldw	r16,0(sp)
    c818:	dec00204 	addi	sp,sp,8
    c81c:	f800283a 	ret
    c820:	01420034 	movhi	r5,2048
    c824:	2940ab04 	addi	r5,r5,684
    c828:	8009883a 	mov	r4,r16
    c82c:	000ec280 	call	ec28 <strcmp>
    c830:	103ff526 	beq	r2,zero,c808 <__alt_data_end+0xf000c808>
    c834:	01420034 	movhi	r5,2048
    c838:	29409604 	addi	r5,r5,600
    c83c:	8009883a 	mov	r4,r16
    c840:	000ec280 	call	ec28 <strcmp>
    c844:	103ff026 	beq	r2,zero,c808 <__alt_data_end+0xf000c808>
    c848:	0005883a 	mov	r2,zero
    c84c:	003ff006 	br	c810 <__alt_data_end+0xf000c810>
    c850:	00820034 	movhi	r2,2048
    c854:	1080ab04 	addi	r2,r2,684
    c858:	f800283a 	ret

0000c85c <__locale_charset>:
    c85c:	00820034 	movhi	r2,2048
    c860:	10837a04 	addi	r2,r2,3560
    c864:	f800283a 	ret

0000c868 <__locale_mb_cur_max>:
    c868:	00820034 	movhi	r2,2048
    c86c:	108ab204 	addi	r2,r2,10952
    c870:	10800017 	ldw	r2,0(r2)
    c874:	f800283a 	ret

0000c878 <__locale_msgcharset>:
    c878:	00820034 	movhi	r2,2048
    c87c:	10837204 	addi	r2,r2,3528
    c880:	f800283a 	ret

0000c884 <__locale_cjk_lang>:
    c884:	0005883a 	mov	r2,zero
    c888:	f800283a 	ret

0000c88c <_localeconv_r>:
    c88c:	00820034 	movhi	r2,2048
    c890:	10838204 	addi	r2,r2,3592
    c894:	f800283a 	ret

0000c898 <setlocale>:
    c898:	00820034 	movhi	r2,2048
    c89c:	108ab104 	addi	r2,r2,10948
    c8a0:	280d883a 	mov	r6,r5
    c8a4:	200b883a 	mov	r5,r4
    c8a8:	11000017 	ldw	r4,0(r2)
    c8ac:	000c7e01 	jmpi	c7e0 <_setlocale_r>

0000c8b0 <localeconv>:
    c8b0:	00820034 	movhi	r2,2048
    c8b4:	10838204 	addi	r2,r2,3592
    c8b8:	f800283a 	ret

0000c8bc <__smakebuf_r>:
    c8bc:	2880030b 	ldhu	r2,12(r5)
    c8c0:	10c0008c 	andi	r3,r2,2
    c8c4:	1800411e 	bne	r3,zero,c9cc <__smakebuf_r+0x110>
    c8c8:	deffec04 	addi	sp,sp,-80
    c8cc:	dc000f15 	stw	r16,60(sp)
    c8d0:	2821883a 	mov	r16,r5
    c8d4:	2940038f 	ldh	r5,14(r5)
    c8d8:	dc401015 	stw	r17,64(sp)
    c8dc:	dfc01315 	stw	ra,76(sp)
    c8e0:	dcc01215 	stw	r19,72(sp)
    c8e4:	dc801115 	stw	r18,68(sp)
    c8e8:	2023883a 	mov	r17,r4
    c8ec:	28001c16 	blt	r5,zero,c960 <__smakebuf_r+0xa4>
    c8f0:	d80d883a 	mov	r6,sp
    c8f4:	00107d00 	call	107d0 <_fstat_r>
    c8f8:	10001816 	blt	r2,zero,c95c <__smakebuf_r+0xa0>
    c8fc:	d8800117 	ldw	r2,4(sp)
    c900:	00e00014 	movui	r3,32768
    c904:	10bc000c 	andi	r2,r2,61440
    c908:	14c80020 	cmpeqi	r19,r2,8192
    c90c:	10c03726 	beq	r2,r3,c9ec <__smakebuf_r+0x130>
    c910:	80c0030b 	ldhu	r3,12(r16)
    c914:	18c20014 	ori	r3,r3,2048
    c918:	80c0030d 	sth	r3,12(r16)
    c91c:	00c80004 	movi	r3,8192
    c920:	10c0521e 	bne	r2,r3,ca6c <__smakebuf_r+0x1b0>
    c924:	8140038f 	ldh	r5,14(r16)
    c928:	8809883a 	mov	r4,r17
    c92c:	001082c0 	call	1082c <_isatty_r>
    c930:	10004c26 	beq	r2,zero,ca64 <__smakebuf_r+0x1a8>
    c934:	8080030b 	ldhu	r2,12(r16)
    c938:	80c010c4 	addi	r3,r16,67
    c93c:	80c00015 	stw	r3,0(r16)
    c940:	10800054 	ori	r2,r2,1
    c944:	8080030d 	sth	r2,12(r16)
    c948:	00800044 	movi	r2,1
    c94c:	80c00415 	stw	r3,16(r16)
    c950:	80800515 	stw	r2,20(r16)
    c954:	04810004 	movi	r18,1024
    c958:	00000706 	br	c978 <__smakebuf_r+0xbc>
    c95c:	8080030b 	ldhu	r2,12(r16)
    c960:	10c0200c 	andi	r3,r2,128
    c964:	18001f1e 	bne	r3,zero,c9e4 <__smakebuf_r+0x128>
    c968:	04810004 	movi	r18,1024
    c96c:	10820014 	ori	r2,r2,2048
    c970:	8080030d 	sth	r2,12(r16)
    c974:	0027883a 	mov	r19,zero
    c978:	900b883a 	mov	r5,r18
    c97c:	8809883a 	mov	r4,r17
    c980:	000ca780 	call	ca78 <_malloc_r>
    c984:	10002c26 	beq	r2,zero,ca38 <__smakebuf_r+0x17c>
    c988:	80c0030b 	ldhu	r3,12(r16)
    c98c:	01000074 	movhi	r4,1
    c990:	212e7404 	addi	r4,r4,-17968
    c994:	89000f15 	stw	r4,60(r17)
    c998:	18c02014 	ori	r3,r3,128
    c99c:	80c0030d 	sth	r3,12(r16)
    c9a0:	80800015 	stw	r2,0(r16)
    c9a4:	80800415 	stw	r2,16(r16)
    c9a8:	84800515 	stw	r18,20(r16)
    c9ac:	98001a1e 	bne	r19,zero,ca18 <__smakebuf_r+0x15c>
    c9b0:	dfc01317 	ldw	ra,76(sp)
    c9b4:	dcc01217 	ldw	r19,72(sp)
    c9b8:	dc801117 	ldw	r18,68(sp)
    c9bc:	dc401017 	ldw	r17,64(sp)
    c9c0:	dc000f17 	ldw	r16,60(sp)
    c9c4:	dec01404 	addi	sp,sp,80
    c9c8:	f800283a 	ret
    c9cc:	288010c4 	addi	r2,r5,67
    c9d0:	28800015 	stw	r2,0(r5)
    c9d4:	28800415 	stw	r2,16(r5)
    c9d8:	00800044 	movi	r2,1
    c9dc:	28800515 	stw	r2,20(r5)
    c9e0:	f800283a 	ret
    c9e4:	04801004 	movi	r18,64
    c9e8:	003fe006 	br	c96c <__alt_data_end+0xf000c96c>
    c9ec:	81000a17 	ldw	r4,40(r16)
    c9f0:	00c00074 	movhi	r3,1
    c9f4:	18faf104 	addi	r3,r3,-5180
    c9f8:	20ffc51e 	bne	r4,r3,c910 <__alt_data_end+0xf000c910>
    c9fc:	8080030b 	ldhu	r2,12(r16)
    ca00:	04810004 	movi	r18,1024
    ca04:	84801315 	stw	r18,76(r16)
    ca08:	1484b03a 	or	r2,r2,r18
    ca0c:	8080030d 	sth	r2,12(r16)
    ca10:	0027883a 	mov	r19,zero
    ca14:	003fd806 	br	c978 <__alt_data_end+0xf000c978>
    ca18:	8140038f 	ldh	r5,14(r16)
    ca1c:	8809883a 	mov	r4,r17
    ca20:	001082c0 	call	1082c <_isatty_r>
    ca24:	103fe226 	beq	r2,zero,c9b0 <__alt_data_end+0xf000c9b0>
    ca28:	8080030b 	ldhu	r2,12(r16)
    ca2c:	10800054 	ori	r2,r2,1
    ca30:	8080030d 	sth	r2,12(r16)
    ca34:	003fde06 	br	c9b0 <__alt_data_end+0xf000c9b0>
    ca38:	8080030b 	ldhu	r2,12(r16)
    ca3c:	10c0800c 	andi	r3,r2,512
    ca40:	183fdb1e 	bne	r3,zero,c9b0 <__alt_data_end+0xf000c9b0>
    ca44:	10800094 	ori	r2,r2,2
    ca48:	80c010c4 	addi	r3,r16,67
    ca4c:	8080030d 	sth	r2,12(r16)
    ca50:	00800044 	movi	r2,1
    ca54:	80c00015 	stw	r3,0(r16)
    ca58:	80c00415 	stw	r3,16(r16)
    ca5c:	80800515 	stw	r2,20(r16)
    ca60:	003fd306 	br	c9b0 <__alt_data_end+0xf000c9b0>
    ca64:	04810004 	movi	r18,1024
    ca68:	003fc306 	br	c978 <__alt_data_end+0xf000c978>
    ca6c:	0027883a 	mov	r19,zero
    ca70:	04810004 	movi	r18,1024
    ca74:	003fc006 	br	c978 <__alt_data_end+0xf000c978>

0000ca78 <_malloc_r>:
    ca78:	defff504 	addi	sp,sp,-44
    ca7c:	dc800315 	stw	r18,12(sp)
    ca80:	dfc00a15 	stw	ra,40(sp)
    ca84:	df000915 	stw	fp,36(sp)
    ca88:	ddc00815 	stw	r23,32(sp)
    ca8c:	dd800715 	stw	r22,28(sp)
    ca90:	dd400615 	stw	r21,24(sp)
    ca94:	dd000515 	stw	r20,20(sp)
    ca98:	dcc00415 	stw	r19,16(sp)
    ca9c:	dc400215 	stw	r17,8(sp)
    caa0:	dc000115 	stw	r16,4(sp)
    caa4:	288002c4 	addi	r2,r5,11
    caa8:	00c00584 	movi	r3,22
    caac:	2025883a 	mov	r18,r4
    cab0:	18807f2e 	bgeu	r3,r2,ccb0 <_malloc_r+0x238>
    cab4:	047ffe04 	movi	r17,-8
    cab8:	1462703a 	and	r17,r2,r17
    cabc:	8800a316 	blt	r17,zero,cd4c <_malloc_r+0x2d4>
    cac0:	8940a236 	bltu	r17,r5,cd4c <_malloc_r+0x2d4>
    cac4:	00138000 	call	13800 <__malloc_lock>
    cac8:	00807dc4 	movi	r2,503
    cacc:	1441e92e 	bgeu	r2,r17,d274 <_malloc_r+0x7fc>
    cad0:	8804d27a 	srli	r2,r17,9
    cad4:	1000a126 	beq	r2,zero,cd5c <_malloc_r+0x2e4>
    cad8:	00c00104 	movi	r3,4
    cadc:	18811e36 	bltu	r3,r2,cf58 <_malloc_r+0x4e0>
    cae0:	8804d1ba 	srli	r2,r17,6
    cae4:	12000e44 	addi	r8,r2,57
    cae8:	11c00e04 	addi	r7,r2,56
    caec:	4209883a 	add	r4,r8,r8
    caf0:	04c20034 	movhi	r19,2048
    caf4:	2109883a 	add	r4,r4,r4
    caf8:	9cc39004 	addi	r19,r19,3648
    cafc:	2109883a 	add	r4,r4,r4
    cb00:	9909883a 	add	r4,r19,r4
    cb04:	24000117 	ldw	r16,4(r4)
    cb08:	213ffe04 	addi	r4,r4,-8
    cb0c:	24009726 	beq	r4,r16,cd6c <_malloc_r+0x2f4>
    cb10:	80800117 	ldw	r2,4(r16)
    cb14:	01bfff04 	movi	r6,-4
    cb18:	014003c4 	movi	r5,15
    cb1c:	1184703a 	and	r2,r2,r6
    cb20:	1447c83a 	sub	r3,r2,r17
    cb24:	28c00716 	blt	r5,r3,cb44 <_malloc_r+0xcc>
    cb28:	1800920e 	bge	r3,zero,cd74 <_malloc_r+0x2fc>
    cb2c:	84000317 	ldw	r16,12(r16)
    cb30:	24008e26 	beq	r4,r16,cd6c <_malloc_r+0x2f4>
    cb34:	80800117 	ldw	r2,4(r16)
    cb38:	1184703a 	and	r2,r2,r6
    cb3c:	1447c83a 	sub	r3,r2,r17
    cb40:	28fff90e 	bge	r5,r3,cb28 <__alt_data_end+0xf000cb28>
    cb44:	3809883a 	mov	r4,r7
    cb48:	01820034 	movhi	r6,2048
    cb4c:	9c000417 	ldw	r16,16(r19)
    cb50:	31839004 	addi	r6,r6,3648
    cb54:	32000204 	addi	r8,r6,8
    cb58:	82013426 	beq	r16,r8,d02c <_malloc_r+0x5b4>
    cb5c:	80c00117 	ldw	r3,4(r16)
    cb60:	00bfff04 	movi	r2,-4
    cb64:	188e703a 	and	r7,r3,r2
    cb68:	3c45c83a 	sub	r2,r7,r17
    cb6c:	00c003c4 	movi	r3,15
    cb70:	18811f16 	blt	r3,r2,cff0 <_malloc_r+0x578>
    cb74:	32000515 	stw	r8,20(r6)
    cb78:	32000415 	stw	r8,16(r6)
    cb7c:	10007f0e 	bge	r2,zero,cd7c <_malloc_r+0x304>
    cb80:	00807fc4 	movi	r2,511
    cb84:	11c0fd36 	bltu	r2,r7,cf7c <_malloc_r+0x504>
    cb88:	3806d0fa 	srli	r3,r7,3
    cb8c:	01c00044 	movi	r7,1
    cb90:	30800117 	ldw	r2,4(r6)
    cb94:	19400044 	addi	r5,r3,1
    cb98:	294b883a 	add	r5,r5,r5
    cb9c:	1807d0ba 	srai	r3,r3,2
    cba0:	294b883a 	add	r5,r5,r5
    cba4:	294b883a 	add	r5,r5,r5
    cba8:	298b883a 	add	r5,r5,r6
    cbac:	38c6983a 	sll	r3,r7,r3
    cbb0:	29c00017 	ldw	r7,0(r5)
    cbb4:	2a7ffe04 	addi	r9,r5,-8
    cbb8:	1886b03a 	or	r3,r3,r2
    cbbc:	82400315 	stw	r9,12(r16)
    cbc0:	81c00215 	stw	r7,8(r16)
    cbc4:	30c00115 	stw	r3,4(r6)
    cbc8:	2c000015 	stw	r16,0(r5)
    cbcc:	3c000315 	stw	r16,12(r7)
    cbd0:	2005d0ba 	srai	r2,r4,2
    cbd4:	01400044 	movi	r5,1
    cbd8:	288a983a 	sll	r5,r5,r2
    cbdc:	19406f36 	bltu	r3,r5,cd9c <_malloc_r+0x324>
    cbe0:	28c4703a 	and	r2,r5,r3
    cbe4:	10000a1e 	bne	r2,zero,cc10 <_malloc_r+0x198>
    cbe8:	00bfff04 	movi	r2,-4
    cbec:	294b883a 	add	r5,r5,r5
    cbf0:	2088703a 	and	r4,r4,r2
    cbf4:	28c4703a 	and	r2,r5,r3
    cbf8:	21000104 	addi	r4,r4,4
    cbfc:	1000041e 	bne	r2,zero,cc10 <_malloc_r+0x198>
    cc00:	294b883a 	add	r5,r5,r5
    cc04:	28c4703a 	and	r2,r5,r3
    cc08:	21000104 	addi	r4,r4,4
    cc0c:	103ffc26 	beq	r2,zero,cc00 <__alt_data_end+0xf000cc00>
    cc10:	02bfff04 	movi	r10,-4
    cc14:	024003c4 	movi	r9,15
    cc18:	21800044 	addi	r6,r4,1
    cc1c:	318d883a 	add	r6,r6,r6
    cc20:	318d883a 	add	r6,r6,r6
    cc24:	318d883a 	add	r6,r6,r6
    cc28:	998d883a 	add	r6,r19,r6
    cc2c:	333ffe04 	addi	r12,r6,-8
    cc30:	2017883a 	mov	r11,r4
    cc34:	31800104 	addi	r6,r6,4
    cc38:	34000017 	ldw	r16,0(r6)
    cc3c:	31fffd04 	addi	r7,r6,-12
    cc40:	81c0041e 	bne	r16,r7,cc54 <_malloc_r+0x1dc>
    cc44:	0000fb06 	br	d034 <_malloc_r+0x5bc>
    cc48:	1801030e 	bge	r3,zero,d058 <_malloc_r+0x5e0>
    cc4c:	84000317 	ldw	r16,12(r16)
    cc50:	81c0f826 	beq	r16,r7,d034 <_malloc_r+0x5bc>
    cc54:	80800117 	ldw	r2,4(r16)
    cc58:	1284703a 	and	r2,r2,r10
    cc5c:	1447c83a 	sub	r3,r2,r17
    cc60:	48fff90e 	bge	r9,r3,cc48 <__alt_data_end+0xf000cc48>
    cc64:	80800317 	ldw	r2,12(r16)
    cc68:	81000217 	ldw	r4,8(r16)
    cc6c:	89400054 	ori	r5,r17,1
    cc70:	81400115 	stw	r5,4(r16)
    cc74:	20800315 	stw	r2,12(r4)
    cc78:	11000215 	stw	r4,8(r2)
    cc7c:	8463883a 	add	r17,r16,r17
    cc80:	9c400515 	stw	r17,20(r19)
    cc84:	9c400415 	stw	r17,16(r19)
    cc88:	18800054 	ori	r2,r3,1
    cc8c:	88800115 	stw	r2,4(r17)
    cc90:	8a000315 	stw	r8,12(r17)
    cc94:	8a000215 	stw	r8,8(r17)
    cc98:	88e3883a 	add	r17,r17,r3
    cc9c:	88c00015 	stw	r3,0(r17)
    cca0:	9009883a 	mov	r4,r18
    cca4:	00138240 	call	13824 <__malloc_unlock>
    cca8:	80800204 	addi	r2,r16,8
    ccac:	00001b06 	br	cd1c <_malloc_r+0x2a4>
    ccb0:	04400404 	movi	r17,16
    ccb4:	89402536 	bltu	r17,r5,cd4c <_malloc_r+0x2d4>
    ccb8:	00138000 	call	13800 <__malloc_lock>
    ccbc:	00800184 	movi	r2,6
    ccc0:	01000084 	movi	r4,2
    ccc4:	04c20034 	movhi	r19,2048
    ccc8:	1085883a 	add	r2,r2,r2
    cccc:	9cc39004 	addi	r19,r19,3648
    ccd0:	1085883a 	add	r2,r2,r2
    ccd4:	9885883a 	add	r2,r19,r2
    ccd8:	14000117 	ldw	r16,4(r2)
    ccdc:	10fffe04 	addi	r3,r2,-8
    cce0:	80c0d926 	beq	r16,r3,d048 <_malloc_r+0x5d0>
    cce4:	80c00117 	ldw	r3,4(r16)
    cce8:	81000317 	ldw	r4,12(r16)
    ccec:	00bfff04 	movi	r2,-4
    ccf0:	1884703a 	and	r2,r3,r2
    ccf4:	81400217 	ldw	r5,8(r16)
    ccf8:	8085883a 	add	r2,r16,r2
    ccfc:	10c00117 	ldw	r3,4(r2)
    cd00:	29000315 	stw	r4,12(r5)
    cd04:	21400215 	stw	r5,8(r4)
    cd08:	18c00054 	ori	r3,r3,1
    cd0c:	10c00115 	stw	r3,4(r2)
    cd10:	9009883a 	mov	r4,r18
    cd14:	00138240 	call	13824 <__malloc_unlock>
    cd18:	80800204 	addi	r2,r16,8
    cd1c:	dfc00a17 	ldw	ra,40(sp)
    cd20:	df000917 	ldw	fp,36(sp)
    cd24:	ddc00817 	ldw	r23,32(sp)
    cd28:	dd800717 	ldw	r22,28(sp)
    cd2c:	dd400617 	ldw	r21,24(sp)
    cd30:	dd000517 	ldw	r20,20(sp)
    cd34:	dcc00417 	ldw	r19,16(sp)
    cd38:	dc800317 	ldw	r18,12(sp)
    cd3c:	dc400217 	ldw	r17,8(sp)
    cd40:	dc000117 	ldw	r16,4(sp)
    cd44:	dec00b04 	addi	sp,sp,44
    cd48:	f800283a 	ret
    cd4c:	00800304 	movi	r2,12
    cd50:	90800015 	stw	r2,0(r18)
    cd54:	0005883a 	mov	r2,zero
    cd58:	003ff006 	br	cd1c <__alt_data_end+0xf000cd1c>
    cd5c:	01002004 	movi	r4,128
    cd60:	02001004 	movi	r8,64
    cd64:	01c00fc4 	movi	r7,63
    cd68:	003f6106 	br	caf0 <__alt_data_end+0xf000caf0>
    cd6c:	4009883a 	mov	r4,r8
    cd70:	003f7506 	br	cb48 <__alt_data_end+0xf000cb48>
    cd74:	81000317 	ldw	r4,12(r16)
    cd78:	003fde06 	br	ccf4 <__alt_data_end+0xf000ccf4>
    cd7c:	81c5883a 	add	r2,r16,r7
    cd80:	11400117 	ldw	r5,4(r2)
    cd84:	9009883a 	mov	r4,r18
    cd88:	29400054 	ori	r5,r5,1
    cd8c:	11400115 	stw	r5,4(r2)
    cd90:	00138240 	call	13824 <__malloc_unlock>
    cd94:	80800204 	addi	r2,r16,8
    cd98:	003fe006 	br	cd1c <__alt_data_end+0xf000cd1c>
    cd9c:	9c000217 	ldw	r16,8(r19)
    cda0:	00bfff04 	movi	r2,-4
    cda4:	85800117 	ldw	r22,4(r16)
    cda8:	b0ac703a 	and	r22,r22,r2
    cdac:	b4400336 	bltu	r22,r17,cdbc <_malloc_r+0x344>
    cdb0:	b445c83a 	sub	r2,r22,r17
    cdb4:	00c003c4 	movi	r3,15
    cdb8:	18805d16 	blt	r3,r2,cf30 <_malloc_r+0x4b8>
    cdbc:	05c20034 	movhi	r23,2048
    cdc0:	00820034 	movhi	r2,2048
    cdc4:	108af904 	addi	r2,r2,11236
    cdc8:	bdcab304 	addi	r23,r23,10956
    cdcc:	15400017 	ldw	r21,0(r2)
    cdd0:	b8c00017 	ldw	r3,0(r23)
    cdd4:	00bfffc4 	movi	r2,-1
    cdd8:	858d883a 	add	r6,r16,r22
    cddc:	8d6b883a 	add	r21,r17,r21
    cde0:	1880ea26 	beq	r3,r2,d18c <_malloc_r+0x714>
    cde4:	ad4403c4 	addi	r21,r21,4111
    cde8:	00bc0004 	movi	r2,-4096
    cdec:	a8aa703a 	and	r21,r21,r2
    cdf0:	a80b883a 	mov	r5,r21
    cdf4:	9009883a 	mov	r4,r18
    cdf8:	d9800015 	stw	r6,0(sp)
    cdfc:	000ea980 	call	ea98 <_sbrk_r>
    ce00:	1029883a 	mov	r20,r2
    ce04:	00bfffc4 	movi	r2,-1
    ce08:	d9800017 	ldw	r6,0(sp)
    ce0c:	a080e826 	beq	r20,r2,d1b0 <_malloc_r+0x738>
    ce10:	a180a636 	bltu	r20,r6,d0ac <_malloc_r+0x634>
    ce14:	07020234 	movhi	fp,2056
    ce18:	e73f7504 	addi	fp,fp,-556
    ce1c:	e0800017 	ldw	r2,0(fp)
    ce20:	a887883a 	add	r3,r21,r2
    ce24:	e0c00015 	stw	r3,0(fp)
    ce28:	3500e626 	beq	r6,r20,d1c4 <_malloc_r+0x74c>
    ce2c:	b9000017 	ldw	r4,0(r23)
    ce30:	00bfffc4 	movi	r2,-1
    ce34:	2080ee26 	beq	r4,r2,d1f0 <_malloc_r+0x778>
    ce38:	a185c83a 	sub	r2,r20,r6
    ce3c:	10c5883a 	add	r2,r2,r3
    ce40:	e0800015 	stw	r2,0(fp)
    ce44:	a0c001cc 	andi	r3,r20,7
    ce48:	1800bc26 	beq	r3,zero,d13c <_malloc_r+0x6c4>
    ce4c:	a0e9c83a 	sub	r20,r20,r3
    ce50:	00840204 	movi	r2,4104
    ce54:	a5000204 	addi	r20,r20,8
    ce58:	10c7c83a 	sub	r3,r2,r3
    ce5c:	a545883a 	add	r2,r20,r21
    ce60:	1083ffcc 	andi	r2,r2,4095
    ce64:	18abc83a 	sub	r21,r3,r2
    ce68:	a80b883a 	mov	r5,r21
    ce6c:	9009883a 	mov	r4,r18
    ce70:	000ea980 	call	ea98 <_sbrk_r>
    ce74:	00ffffc4 	movi	r3,-1
    ce78:	10c0e126 	beq	r2,r3,d200 <_malloc_r+0x788>
    ce7c:	1505c83a 	sub	r2,r2,r20
    ce80:	1545883a 	add	r2,r2,r21
    ce84:	10800054 	ori	r2,r2,1
    ce88:	e0c00017 	ldw	r3,0(fp)
    ce8c:	9d000215 	stw	r20,8(r19)
    ce90:	a0800115 	stw	r2,4(r20)
    ce94:	a8c7883a 	add	r3,r21,r3
    ce98:	e0c00015 	stw	r3,0(fp)
    ce9c:	84c00e26 	beq	r16,r19,ced8 <_malloc_r+0x460>
    cea0:	018003c4 	movi	r6,15
    cea4:	3580a72e 	bgeu	r6,r22,d144 <_malloc_r+0x6cc>
    cea8:	81400117 	ldw	r5,4(r16)
    ceac:	013ffe04 	movi	r4,-8
    ceb0:	b0bffd04 	addi	r2,r22,-12
    ceb4:	1104703a 	and	r2,r2,r4
    ceb8:	2900004c 	andi	r4,r5,1
    cebc:	2088b03a 	or	r4,r4,r2
    cec0:	81000115 	stw	r4,4(r16)
    cec4:	01400144 	movi	r5,5
    cec8:	8089883a 	add	r4,r16,r2
    cecc:	21400115 	stw	r5,4(r4)
    ced0:	21400215 	stw	r5,8(r4)
    ced4:	3080cd36 	bltu	r6,r2,d20c <_malloc_r+0x794>
    ced8:	00820034 	movhi	r2,2048
    cedc:	108af804 	addi	r2,r2,11232
    cee0:	11000017 	ldw	r4,0(r2)
    cee4:	20c0012e 	bgeu	r4,r3,ceec <_malloc_r+0x474>
    cee8:	10c00015 	stw	r3,0(r2)
    ceec:	00820034 	movhi	r2,2048
    cef0:	108af704 	addi	r2,r2,11228
    cef4:	11000017 	ldw	r4,0(r2)
    cef8:	9c000217 	ldw	r16,8(r19)
    cefc:	20c0012e 	bgeu	r4,r3,cf04 <_malloc_r+0x48c>
    cf00:	10c00015 	stw	r3,0(r2)
    cf04:	80c00117 	ldw	r3,4(r16)
    cf08:	00bfff04 	movi	r2,-4
    cf0c:	1886703a 	and	r3,r3,r2
    cf10:	1c45c83a 	sub	r2,r3,r17
    cf14:	1c400236 	bltu	r3,r17,cf20 <_malloc_r+0x4a8>
    cf18:	00c003c4 	movi	r3,15
    cf1c:	18800416 	blt	r3,r2,cf30 <_malloc_r+0x4b8>
    cf20:	9009883a 	mov	r4,r18
    cf24:	00138240 	call	13824 <__malloc_unlock>
    cf28:	0005883a 	mov	r2,zero
    cf2c:	003f7b06 	br	cd1c <__alt_data_end+0xf000cd1c>
    cf30:	88c00054 	ori	r3,r17,1
    cf34:	80c00115 	stw	r3,4(r16)
    cf38:	8463883a 	add	r17,r16,r17
    cf3c:	10800054 	ori	r2,r2,1
    cf40:	9c400215 	stw	r17,8(r19)
    cf44:	88800115 	stw	r2,4(r17)
    cf48:	9009883a 	mov	r4,r18
    cf4c:	00138240 	call	13824 <__malloc_unlock>
    cf50:	80800204 	addi	r2,r16,8
    cf54:	003f7106 	br	cd1c <__alt_data_end+0xf000cd1c>
    cf58:	00c00504 	movi	r3,20
    cf5c:	18804a2e 	bgeu	r3,r2,d088 <_malloc_r+0x610>
    cf60:	00c01504 	movi	r3,84
    cf64:	18806e36 	bltu	r3,r2,d120 <_malloc_r+0x6a8>
    cf68:	8804d33a 	srli	r2,r17,12
    cf6c:	12001bc4 	addi	r8,r2,111
    cf70:	11c01b84 	addi	r7,r2,110
    cf74:	4209883a 	add	r4,r8,r8
    cf78:	003edd06 	br	caf0 <__alt_data_end+0xf000caf0>
    cf7c:	3804d27a 	srli	r2,r7,9
    cf80:	00c00104 	movi	r3,4
    cf84:	1880442e 	bgeu	r3,r2,d098 <_malloc_r+0x620>
    cf88:	00c00504 	movi	r3,20
    cf8c:	18808136 	bltu	r3,r2,d194 <_malloc_r+0x71c>
    cf90:	11401704 	addi	r5,r2,92
    cf94:	10c016c4 	addi	r3,r2,91
    cf98:	294b883a 	add	r5,r5,r5
    cf9c:	294b883a 	add	r5,r5,r5
    cfa0:	294b883a 	add	r5,r5,r5
    cfa4:	994b883a 	add	r5,r19,r5
    cfa8:	28800017 	ldw	r2,0(r5)
    cfac:	01820034 	movhi	r6,2048
    cfb0:	297ffe04 	addi	r5,r5,-8
    cfb4:	31839004 	addi	r6,r6,3648
    cfb8:	28806526 	beq	r5,r2,d150 <_malloc_r+0x6d8>
    cfbc:	01bfff04 	movi	r6,-4
    cfc0:	10c00117 	ldw	r3,4(r2)
    cfc4:	1986703a 	and	r3,r3,r6
    cfc8:	38c0022e 	bgeu	r7,r3,cfd4 <_malloc_r+0x55c>
    cfcc:	10800217 	ldw	r2,8(r2)
    cfd0:	28bffb1e 	bne	r5,r2,cfc0 <__alt_data_end+0xf000cfc0>
    cfd4:	11400317 	ldw	r5,12(r2)
    cfd8:	98c00117 	ldw	r3,4(r19)
    cfdc:	81400315 	stw	r5,12(r16)
    cfe0:	80800215 	stw	r2,8(r16)
    cfe4:	2c000215 	stw	r16,8(r5)
    cfe8:	14000315 	stw	r16,12(r2)
    cfec:	003ef806 	br	cbd0 <__alt_data_end+0xf000cbd0>
    cff0:	88c00054 	ori	r3,r17,1
    cff4:	80c00115 	stw	r3,4(r16)
    cff8:	8463883a 	add	r17,r16,r17
    cffc:	34400515 	stw	r17,20(r6)
    d000:	34400415 	stw	r17,16(r6)
    d004:	10c00054 	ori	r3,r2,1
    d008:	8a000315 	stw	r8,12(r17)
    d00c:	8a000215 	stw	r8,8(r17)
    d010:	88c00115 	stw	r3,4(r17)
    d014:	88a3883a 	add	r17,r17,r2
    d018:	88800015 	stw	r2,0(r17)
    d01c:	9009883a 	mov	r4,r18
    d020:	00138240 	call	13824 <__malloc_unlock>
    d024:	80800204 	addi	r2,r16,8
    d028:	003f3c06 	br	cd1c <__alt_data_end+0xf000cd1c>
    d02c:	30c00117 	ldw	r3,4(r6)
    d030:	003ee706 	br	cbd0 <__alt_data_end+0xf000cbd0>
    d034:	5ac00044 	addi	r11,r11,1
    d038:	588000cc 	andi	r2,r11,3
    d03c:	31800204 	addi	r6,r6,8
    d040:	103efd1e 	bne	r2,zero,cc38 <__alt_data_end+0xf000cc38>
    d044:	00002406 	br	d0d8 <_malloc_r+0x660>
    d048:	14000317 	ldw	r16,12(r2)
    d04c:	143f251e 	bne	r2,r16,cce4 <__alt_data_end+0xf000cce4>
    d050:	21000084 	addi	r4,r4,2
    d054:	003ebc06 	br	cb48 <__alt_data_end+0xf000cb48>
    d058:	8085883a 	add	r2,r16,r2
    d05c:	10c00117 	ldw	r3,4(r2)
    d060:	81000317 	ldw	r4,12(r16)
    d064:	81400217 	ldw	r5,8(r16)
    d068:	18c00054 	ori	r3,r3,1
    d06c:	10c00115 	stw	r3,4(r2)
    d070:	29000315 	stw	r4,12(r5)
    d074:	21400215 	stw	r5,8(r4)
    d078:	9009883a 	mov	r4,r18
    d07c:	00138240 	call	13824 <__malloc_unlock>
    d080:	80800204 	addi	r2,r16,8
    d084:	003f2506 	br	cd1c <__alt_data_end+0xf000cd1c>
    d088:	12001704 	addi	r8,r2,92
    d08c:	11c016c4 	addi	r7,r2,91
    d090:	4209883a 	add	r4,r8,r8
    d094:	003e9606 	br	caf0 <__alt_data_end+0xf000caf0>
    d098:	3804d1ba 	srli	r2,r7,6
    d09c:	11400e44 	addi	r5,r2,57
    d0a0:	10c00e04 	addi	r3,r2,56
    d0a4:	294b883a 	add	r5,r5,r5
    d0a8:	003fbc06 	br	cf9c <__alt_data_end+0xf000cf9c>
    d0ac:	84ff5926 	beq	r16,r19,ce14 <__alt_data_end+0xf000ce14>
    d0b0:	00820034 	movhi	r2,2048
    d0b4:	10839004 	addi	r2,r2,3648
    d0b8:	14000217 	ldw	r16,8(r2)
    d0bc:	00bfff04 	movi	r2,-4
    d0c0:	80c00117 	ldw	r3,4(r16)
    d0c4:	1886703a 	and	r3,r3,r2
    d0c8:	003f9106 	br	cf10 <__alt_data_end+0xf000cf10>
    d0cc:	60800217 	ldw	r2,8(r12)
    d0d0:	213fffc4 	addi	r4,r4,-1
    d0d4:	1300651e 	bne	r2,r12,d26c <_malloc_r+0x7f4>
    d0d8:	208000cc 	andi	r2,r4,3
    d0dc:	633ffe04 	addi	r12,r12,-8
    d0e0:	103ffa1e 	bne	r2,zero,d0cc <__alt_data_end+0xf000d0cc>
    d0e4:	98800117 	ldw	r2,4(r19)
    d0e8:	0146303a 	nor	r3,zero,r5
    d0ec:	1884703a 	and	r2,r3,r2
    d0f0:	98800115 	stw	r2,4(r19)
    d0f4:	294b883a 	add	r5,r5,r5
    d0f8:	117f2836 	bltu	r2,r5,cd9c <__alt_data_end+0xf000cd9c>
    d0fc:	283f2726 	beq	r5,zero,cd9c <__alt_data_end+0xf000cd9c>
    d100:	2886703a 	and	r3,r5,r2
    d104:	5809883a 	mov	r4,r11
    d108:	183ec31e 	bne	r3,zero,cc18 <__alt_data_end+0xf000cc18>
    d10c:	294b883a 	add	r5,r5,r5
    d110:	2886703a 	and	r3,r5,r2
    d114:	21000104 	addi	r4,r4,4
    d118:	183ffc26 	beq	r3,zero,d10c <__alt_data_end+0xf000d10c>
    d11c:	003ebe06 	br	cc18 <__alt_data_end+0xf000cc18>
    d120:	00c05504 	movi	r3,340
    d124:	18801236 	bltu	r3,r2,d170 <_malloc_r+0x6f8>
    d128:	8804d3fa 	srli	r2,r17,15
    d12c:	12001e04 	addi	r8,r2,120
    d130:	11c01dc4 	addi	r7,r2,119
    d134:	4209883a 	add	r4,r8,r8
    d138:	003e6d06 	br	caf0 <__alt_data_end+0xf000caf0>
    d13c:	00c40004 	movi	r3,4096
    d140:	003f4606 	br	ce5c <__alt_data_end+0xf000ce5c>
    d144:	00800044 	movi	r2,1
    d148:	a0800115 	stw	r2,4(r20)
    d14c:	003f7406 	br	cf20 <__alt_data_end+0xf000cf20>
    d150:	1805d0ba 	srai	r2,r3,2
    d154:	01c00044 	movi	r7,1
    d158:	30c00117 	ldw	r3,4(r6)
    d15c:	388e983a 	sll	r7,r7,r2
    d160:	2805883a 	mov	r2,r5
    d164:	38c6b03a 	or	r3,r7,r3
    d168:	30c00115 	stw	r3,4(r6)
    d16c:	003f9b06 	br	cfdc <__alt_data_end+0xf000cfdc>
    d170:	00c15504 	movi	r3,1364
    d174:	18801a36 	bltu	r3,r2,d1e0 <_malloc_r+0x768>
    d178:	8804d4ba 	srli	r2,r17,18
    d17c:	12001f44 	addi	r8,r2,125
    d180:	11c01f04 	addi	r7,r2,124
    d184:	4209883a 	add	r4,r8,r8
    d188:	003e5906 	br	caf0 <__alt_data_end+0xf000caf0>
    d18c:	ad400404 	addi	r21,r21,16
    d190:	003f1706 	br	cdf0 <__alt_data_end+0xf000cdf0>
    d194:	00c01504 	movi	r3,84
    d198:	18802336 	bltu	r3,r2,d228 <_malloc_r+0x7b0>
    d19c:	3804d33a 	srli	r2,r7,12
    d1a0:	11401bc4 	addi	r5,r2,111
    d1a4:	10c01b84 	addi	r3,r2,110
    d1a8:	294b883a 	add	r5,r5,r5
    d1ac:	003f7b06 	br	cf9c <__alt_data_end+0xf000cf9c>
    d1b0:	9c000217 	ldw	r16,8(r19)
    d1b4:	00bfff04 	movi	r2,-4
    d1b8:	80c00117 	ldw	r3,4(r16)
    d1bc:	1886703a 	and	r3,r3,r2
    d1c0:	003f5306 	br	cf10 <__alt_data_end+0xf000cf10>
    d1c4:	3083ffcc 	andi	r2,r6,4095
    d1c8:	103f181e 	bne	r2,zero,ce2c <__alt_data_end+0xf000ce2c>
    d1cc:	99000217 	ldw	r4,8(r19)
    d1d0:	b545883a 	add	r2,r22,r21
    d1d4:	10800054 	ori	r2,r2,1
    d1d8:	20800115 	stw	r2,4(r4)
    d1dc:	003f3e06 	br	ced8 <__alt_data_end+0xf000ced8>
    d1e0:	01003f84 	movi	r4,254
    d1e4:	02001fc4 	movi	r8,127
    d1e8:	01c01f84 	movi	r7,126
    d1ec:	003e4006 	br	caf0 <__alt_data_end+0xf000caf0>
    d1f0:	00820034 	movhi	r2,2048
    d1f4:	108ab304 	addi	r2,r2,10956
    d1f8:	15000015 	stw	r20,0(r2)
    d1fc:	003f1106 	br	ce44 <__alt_data_end+0xf000ce44>
    d200:	00800044 	movi	r2,1
    d204:	002b883a 	mov	r21,zero
    d208:	003f1f06 	br	ce88 <__alt_data_end+0xf000ce88>
    d20c:	81400204 	addi	r5,r16,8
    d210:	9009883a 	mov	r4,r18
    d214:	000be8c0 	call	be8c <_free_r>
    d218:	00820234 	movhi	r2,2056
    d21c:	10bf7504 	addi	r2,r2,-556
    d220:	10c00017 	ldw	r3,0(r2)
    d224:	003f2c06 	br	ced8 <__alt_data_end+0xf000ced8>
    d228:	00c05504 	movi	r3,340
    d22c:	18800536 	bltu	r3,r2,d244 <_malloc_r+0x7cc>
    d230:	3804d3fa 	srli	r2,r7,15
    d234:	11401e04 	addi	r5,r2,120
    d238:	10c01dc4 	addi	r3,r2,119
    d23c:	294b883a 	add	r5,r5,r5
    d240:	003f5606 	br	cf9c <__alt_data_end+0xf000cf9c>
    d244:	00c15504 	movi	r3,1364
    d248:	18800536 	bltu	r3,r2,d260 <_malloc_r+0x7e8>
    d24c:	3804d4ba 	srli	r2,r7,18
    d250:	11401f44 	addi	r5,r2,125
    d254:	10c01f04 	addi	r3,r2,124
    d258:	294b883a 	add	r5,r5,r5
    d25c:	003f4f06 	br	cf9c <__alt_data_end+0xf000cf9c>
    d260:	01403f84 	movi	r5,254
    d264:	00c01f84 	movi	r3,126
    d268:	003f4c06 	br	cf9c <__alt_data_end+0xf000cf9c>
    d26c:	98800117 	ldw	r2,4(r19)
    d270:	003fa006 	br	d0f4 <__alt_data_end+0xf000d0f4>
    d274:	8808d0fa 	srli	r4,r17,3
    d278:	20800044 	addi	r2,r4,1
    d27c:	1085883a 	add	r2,r2,r2
    d280:	003e9006 	br	ccc4 <__alt_data_end+0xf000ccc4>

0000d284 <memchr>:
    d284:	208000cc 	andi	r2,r4,3
    d288:	280f883a 	mov	r7,r5
    d28c:	10003426 	beq	r2,zero,d360 <memchr+0xdc>
    d290:	30bfffc4 	addi	r2,r6,-1
    d294:	30001a26 	beq	r6,zero,d300 <memchr+0x7c>
    d298:	20c00003 	ldbu	r3,0(r4)
    d29c:	29803fcc 	andi	r6,r5,255
    d2a0:	30c0051e 	bne	r6,r3,d2b8 <memchr+0x34>
    d2a4:	00001806 	br	d308 <memchr+0x84>
    d2a8:	10001526 	beq	r2,zero,d300 <memchr+0x7c>
    d2ac:	20c00003 	ldbu	r3,0(r4)
    d2b0:	10bfffc4 	addi	r2,r2,-1
    d2b4:	30c01426 	beq	r6,r3,d308 <memchr+0x84>
    d2b8:	21000044 	addi	r4,r4,1
    d2bc:	20c000cc 	andi	r3,r4,3
    d2c0:	183ff91e 	bne	r3,zero,d2a8 <__alt_data_end+0xf000d2a8>
    d2c4:	020000c4 	movi	r8,3
    d2c8:	40801136 	bltu	r8,r2,d310 <memchr+0x8c>
    d2cc:	10000c26 	beq	r2,zero,d300 <memchr+0x7c>
    d2d0:	20c00003 	ldbu	r3,0(r4)
    d2d4:	29403fcc 	andi	r5,r5,255
    d2d8:	28c00b26 	beq	r5,r3,d308 <memchr+0x84>
    d2dc:	20c00044 	addi	r3,r4,1
    d2e0:	39803fcc 	andi	r6,r7,255
    d2e4:	2089883a 	add	r4,r4,r2
    d2e8:	00000306 	br	d2f8 <memchr+0x74>
    d2ec:	18c00044 	addi	r3,r3,1
    d2f0:	197fffc3 	ldbu	r5,-1(r3)
    d2f4:	31400526 	beq	r6,r5,d30c <memchr+0x88>
    d2f8:	1805883a 	mov	r2,r3
    d2fc:	20fffb1e 	bne	r4,r3,d2ec <__alt_data_end+0xf000d2ec>
    d300:	0005883a 	mov	r2,zero
    d304:	f800283a 	ret
    d308:	2005883a 	mov	r2,r4
    d30c:	f800283a 	ret
    d310:	28c03fcc 	andi	r3,r5,255
    d314:	1812923a 	slli	r9,r3,8
    d318:	02ffbff4 	movhi	r11,65279
    d31c:	02a02074 	movhi	r10,32897
    d320:	48d2b03a 	or	r9,r9,r3
    d324:	4806943a 	slli	r3,r9,16
    d328:	5affbfc4 	addi	r11,r11,-257
    d32c:	52a02004 	addi	r10,r10,-32640
    d330:	48d2b03a 	or	r9,r9,r3
    d334:	20c00017 	ldw	r3,0(r4)
    d338:	48c6f03a 	xor	r3,r9,r3
    d33c:	1acd883a 	add	r6,r3,r11
    d340:	00c6303a 	nor	r3,zero,r3
    d344:	30c6703a 	and	r3,r6,r3
    d348:	1a86703a 	and	r3,r3,r10
    d34c:	183fe01e 	bne	r3,zero,d2d0 <__alt_data_end+0xf000d2d0>
    d350:	10bfff04 	addi	r2,r2,-4
    d354:	21000104 	addi	r4,r4,4
    d358:	40bff636 	bltu	r8,r2,d334 <__alt_data_end+0xf000d334>
    d35c:	003fdb06 	br	d2cc <__alt_data_end+0xf000d2cc>
    d360:	3005883a 	mov	r2,r6
    d364:	003fd706 	br	d2c4 <__alt_data_end+0xf000d2c4>

0000d368 <memmove>:
    d368:	2005883a 	mov	r2,r4
    d36c:	29000b2e 	bgeu	r5,r4,d39c <memmove+0x34>
    d370:	298f883a 	add	r7,r5,r6
    d374:	21c0092e 	bgeu	r4,r7,d39c <memmove+0x34>
    d378:	2187883a 	add	r3,r4,r6
    d37c:	198bc83a 	sub	r5,r3,r6
    d380:	30004826 	beq	r6,zero,d4a4 <memmove+0x13c>
    d384:	39ffffc4 	addi	r7,r7,-1
    d388:	39000003 	ldbu	r4,0(r7)
    d38c:	18ffffc4 	addi	r3,r3,-1
    d390:	19000005 	stb	r4,0(r3)
    d394:	28fffb1e 	bne	r5,r3,d384 <__alt_data_end+0xf000d384>
    d398:	f800283a 	ret
    d39c:	00c003c4 	movi	r3,15
    d3a0:	1980412e 	bgeu	r3,r6,d4a8 <memmove+0x140>
    d3a4:	2886b03a 	or	r3,r5,r2
    d3a8:	18c000cc 	andi	r3,r3,3
    d3ac:	1800401e 	bne	r3,zero,d4b0 <memmove+0x148>
    d3b0:	33fffc04 	addi	r15,r6,-16
    d3b4:	781ed13a 	srli	r15,r15,4
    d3b8:	28c00104 	addi	r3,r5,4
    d3bc:	13400104 	addi	r13,r2,4
    d3c0:	781c913a 	slli	r14,r15,4
    d3c4:	2b000204 	addi	r12,r5,8
    d3c8:	12c00204 	addi	r11,r2,8
    d3cc:	73800504 	addi	r14,r14,20
    d3d0:	2a800304 	addi	r10,r5,12
    d3d4:	12400304 	addi	r9,r2,12
    d3d8:	2b9d883a 	add	r14,r5,r14
    d3dc:	2811883a 	mov	r8,r5
    d3e0:	100f883a 	mov	r7,r2
    d3e4:	41000017 	ldw	r4,0(r8)
    d3e8:	39c00404 	addi	r7,r7,16
    d3ec:	18c00404 	addi	r3,r3,16
    d3f0:	393ffc15 	stw	r4,-16(r7)
    d3f4:	193ffc17 	ldw	r4,-16(r3)
    d3f8:	6b400404 	addi	r13,r13,16
    d3fc:	5ac00404 	addi	r11,r11,16
    d400:	693ffc15 	stw	r4,-16(r13)
    d404:	61000017 	ldw	r4,0(r12)
    d408:	4a400404 	addi	r9,r9,16
    d40c:	42000404 	addi	r8,r8,16
    d410:	593ffc15 	stw	r4,-16(r11)
    d414:	51000017 	ldw	r4,0(r10)
    d418:	63000404 	addi	r12,r12,16
    d41c:	52800404 	addi	r10,r10,16
    d420:	493ffc15 	stw	r4,-16(r9)
    d424:	1bbfef1e 	bne	r3,r14,d3e4 <__alt_data_end+0xf000d3e4>
    d428:	79000044 	addi	r4,r15,1
    d42c:	2008913a 	slli	r4,r4,4
    d430:	328003cc 	andi	r10,r6,15
    d434:	02c000c4 	movi	r11,3
    d438:	1107883a 	add	r3,r2,r4
    d43c:	290b883a 	add	r5,r5,r4
    d440:	5a801e2e 	bgeu	r11,r10,d4bc <memmove+0x154>
    d444:	1813883a 	mov	r9,r3
    d448:	2811883a 	mov	r8,r5
    d44c:	500f883a 	mov	r7,r10
    d450:	41000017 	ldw	r4,0(r8)
    d454:	4a400104 	addi	r9,r9,4
    d458:	39ffff04 	addi	r7,r7,-4
    d45c:	493fff15 	stw	r4,-4(r9)
    d460:	42000104 	addi	r8,r8,4
    d464:	59fffa36 	bltu	r11,r7,d450 <__alt_data_end+0xf000d450>
    d468:	513fff04 	addi	r4,r10,-4
    d46c:	2008d0ba 	srli	r4,r4,2
    d470:	318000cc 	andi	r6,r6,3
    d474:	21000044 	addi	r4,r4,1
    d478:	2109883a 	add	r4,r4,r4
    d47c:	2109883a 	add	r4,r4,r4
    d480:	1907883a 	add	r3,r3,r4
    d484:	290b883a 	add	r5,r5,r4
    d488:	30000b26 	beq	r6,zero,d4b8 <memmove+0x150>
    d48c:	198d883a 	add	r6,r3,r6
    d490:	29c00003 	ldbu	r7,0(r5)
    d494:	18c00044 	addi	r3,r3,1
    d498:	29400044 	addi	r5,r5,1
    d49c:	19ffffc5 	stb	r7,-1(r3)
    d4a0:	19bffb1e 	bne	r3,r6,d490 <__alt_data_end+0xf000d490>
    d4a4:	f800283a 	ret
    d4a8:	1007883a 	mov	r3,r2
    d4ac:	003ff606 	br	d488 <__alt_data_end+0xf000d488>
    d4b0:	1007883a 	mov	r3,r2
    d4b4:	003ff506 	br	d48c <__alt_data_end+0xf000d48c>
    d4b8:	f800283a 	ret
    d4bc:	500d883a 	mov	r6,r10
    d4c0:	003ff106 	br	d488 <__alt_data_end+0xf000d488>

0000d4c4 <_Balloc>:
    d4c4:	20801317 	ldw	r2,76(r4)
    d4c8:	defffc04 	addi	sp,sp,-16
    d4cc:	dc400115 	stw	r17,4(sp)
    d4d0:	dc000015 	stw	r16,0(sp)
    d4d4:	dfc00315 	stw	ra,12(sp)
    d4d8:	dc800215 	stw	r18,8(sp)
    d4dc:	2023883a 	mov	r17,r4
    d4e0:	2821883a 	mov	r16,r5
    d4e4:	10000f26 	beq	r2,zero,d524 <_Balloc+0x60>
    d4e8:	8407883a 	add	r3,r16,r16
    d4ec:	18c7883a 	add	r3,r3,r3
    d4f0:	10c7883a 	add	r3,r2,r3
    d4f4:	18800017 	ldw	r2,0(r3)
    d4f8:	10001126 	beq	r2,zero,d540 <_Balloc+0x7c>
    d4fc:	11000017 	ldw	r4,0(r2)
    d500:	19000015 	stw	r4,0(r3)
    d504:	10000415 	stw	zero,16(r2)
    d508:	10000315 	stw	zero,12(r2)
    d50c:	dfc00317 	ldw	ra,12(sp)
    d510:	dc800217 	ldw	r18,8(sp)
    d514:	dc400117 	ldw	r17,4(sp)
    d518:	dc000017 	ldw	r16,0(sp)
    d51c:	dec00404 	addi	sp,sp,16
    d520:	f800283a 	ret
    d524:	01800844 	movi	r6,33
    d528:	01400104 	movi	r5,4
    d52c:	00104000 	call	10400 <_calloc_r>
    d530:	88801315 	stw	r2,76(r17)
    d534:	103fec1e 	bne	r2,zero,d4e8 <__alt_data_end+0xf000d4e8>
    d538:	0005883a 	mov	r2,zero
    d53c:	003ff306 	br	d50c <__alt_data_end+0xf000d50c>
    d540:	01400044 	movi	r5,1
    d544:	2c24983a 	sll	r18,r5,r16
    d548:	8809883a 	mov	r4,r17
    d54c:	91800144 	addi	r6,r18,5
    d550:	318d883a 	add	r6,r6,r6
    d554:	318d883a 	add	r6,r6,r6
    d558:	00104000 	call	10400 <_calloc_r>
    d55c:	103ff626 	beq	r2,zero,d538 <__alt_data_end+0xf000d538>
    d560:	14000115 	stw	r16,4(r2)
    d564:	14800215 	stw	r18,8(r2)
    d568:	003fe606 	br	d504 <__alt_data_end+0xf000d504>

0000d56c <_Bfree>:
    d56c:	28000826 	beq	r5,zero,d590 <_Bfree+0x24>
    d570:	28c00117 	ldw	r3,4(r5)
    d574:	20801317 	ldw	r2,76(r4)
    d578:	18c7883a 	add	r3,r3,r3
    d57c:	18c7883a 	add	r3,r3,r3
    d580:	10c5883a 	add	r2,r2,r3
    d584:	10c00017 	ldw	r3,0(r2)
    d588:	28c00015 	stw	r3,0(r5)
    d58c:	11400015 	stw	r5,0(r2)
    d590:	f800283a 	ret

0000d594 <__multadd>:
    d594:	defffa04 	addi	sp,sp,-24
    d598:	dc800315 	stw	r18,12(sp)
    d59c:	dc400215 	stw	r17,8(sp)
    d5a0:	dc000115 	stw	r16,4(sp)
    d5a4:	2823883a 	mov	r17,r5
    d5a8:	2c000417 	ldw	r16,16(r5)
    d5ac:	dfc00515 	stw	ra,20(sp)
    d5b0:	dcc00415 	stw	r19,16(sp)
    d5b4:	2025883a 	mov	r18,r4
    d5b8:	29400504 	addi	r5,r5,20
    d5bc:	0011883a 	mov	r8,zero
    d5c0:	28c00017 	ldw	r3,0(r5)
    d5c4:	29400104 	addi	r5,r5,4
    d5c8:	42000044 	addi	r8,r8,1
    d5cc:	18bfffcc 	andi	r2,r3,65535
    d5d0:	1185383a 	mul	r2,r2,r6
    d5d4:	1806d43a 	srli	r3,r3,16
    d5d8:	11cf883a 	add	r7,r2,r7
    d5dc:	3808d43a 	srli	r4,r7,16
    d5e0:	1987383a 	mul	r3,r3,r6
    d5e4:	38bfffcc 	andi	r2,r7,65535
    d5e8:	1907883a 	add	r3,r3,r4
    d5ec:	1808943a 	slli	r4,r3,16
    d5f0:	180ed43a 	srli	r7,r3,16
    d5f4:	2085883a 	add	r2,r4,r2
    d5f8:	28bfff15 	stw	r2,-4(r5)
    d5fc:	443ff016 	blt	r8,r16,d5c0 <__alt_data_end+0xf000d5c0>
    d600:	38000926 	beq	r7,zero,d628 <__multadd+0x94>
    d604:	88800217 	ldw	r2,8(r17)
    d608:	80800f0e 	bge	r16,r2,d648 <__multadd+0xb4>
    d60c:	80800144 	addi	r2,r16,5
    d610:	1085883a 	add	r2,r2,r2
    d614:	1085883a 	add	r2,r2,r2
    d618:	8885883a 	add	r2,r17,r2
    d61c:	11c00015 	stw	r7,0(r2)
    d620:	84000044 	addi	r16,r16,1
    d624:	8c000415 	stw	r16,16(r17)
    d628:	8805883a 	mov	r2,r17
    d62c:	dfc00517 	ldw	ra,20(sp)
    d630:	dcc00417 	ldw	r19,16(sp)
    d634:	dc800317 	ldw	r18,12(sp)
    d638:	dc400217 	ldw	r17,8(sp)
    d63c:	dc000117 	ldw	r16,4(sp)
    d640:	dec00604 	addi	sp,sp,24
    d644:	f800283a 	ret
    d648:	89400117 	ldw	r5,4(r17)
    d64c:	9009883a 	mov	r4,r18
    d650:	d9c00015 	stw	r7,0(sp)
    d654:	29400044 	addi	r5,r5,1
    d658:	000d4c40 	call	d4c4 <_Balloc>
    d65c:	89800417 	ldw	r6,16(r17)
    d660:	89400304 	addi	r5,r17,12
    d664:	11000304 	addi	r4,r2,12
    d668:	31800084 	addi	r6,r6,2
    d66c:	318d883a 	add	r6,r6,r6
    d670:	318d883a 	add	r6,r6,r6
    d674:	1027883a 	mov	r19,r2
    d678:	000762c0 	call	762c <memcpy>
    d67c:	d9c00017 	ldw	r7,0(sp)
    d680:	88000a26 	beq	r17,zero,d6ac <__multadd+0x118>
    d684:	88c00117 	ldw	r3,4(r17)
    d688:	90801317 	ldw	r2,76(r18)
    d68c:	18c7883a 	add	r3,r3,r3
    d690:	18c7883a 	add	r3,r3,r3
    d694:	10c5883a 	add	r2,r2,r3
    d698:	10c00017 	ldw	r3,0(r2)
    d69c:	88c00015 	stw	r3,0(r17)
    d6a0:	14400015 	stw	r17,0(r2)
    d6a4:	9823883a 	mov	r17,r19
    d6a8:	003fd806 	br	d60c <__alt_data_end+0xf000d60c>
    d6ac:	9823883a 	mov	r17,r19
    d6b0:	003fd606 	br	d60c <__alt_data_end+0xf000d60c>

0000d6b4 <__s2b>:
    d6b4:	defff904 	addi	sp,sp,-28
    d6b8:	dc400115 	stw	r17,4(sp)
    d6bc:	dc000015 	stw	r16,0(sp)
    d6c0:	2023883a 	mov	r17,r4
    d6c4:	2821883a 	mov	r16,r5
    d6c8:	39000204 	addi	r4,r7,8
    d6cc:	01400244 	movi	r5,9
    d6d0:	dcc00315 	stw	r19,12(sp)
    d6d4:	dc800215 	stw	r18,8(sp)
    d6d8:	dfc00615 	stw	ra,24(sp)
    d6dc:	dd400515 	stw	r21,20(sp)
    d6e0:	dd000415 	stw	r20,16(sp)
    d6e4:	3825883a 	mov	r18,r7
    d6e8:	3027883a 	mov	r19,r6
    d6ec:	00073fc0 	call	73fc <__divsi3>
    d6f0:	00c00044 	movi	r3,1
    d6f4:	000b883a 	mov	r5,zero
    d6f8:	1880030e 	bge	r3,r2,d708 <__s2b+0x54>
    d6fc:	18c7883a 	add	r3,r3,r3
    d700:	29400044 	addi	r5,r5,1
    d704:	18bffd16 	blt	r3,r2,d6fc <__alt_data_end+0xf000d6fc>
    d708:	8809883a 	mov	r4,r17
    d70c:	000d4c40 	call	d4c4 <_Balloc>
    d710:	d8c00717 	ldw	r3,28(sp)
    d714:	10c00515 	stw	r3,20(r2)
    d718:	00c00044 	movi	r3,1
    d71c:	10c00415 	stw	r3,16(r2)
    d720:	00c00244 	movi	r3,9
    d724:	1cc0210e 	bge	r3,r19,d7ac <__s2b+0xf8>
    d728:	80eb883a 	add	r21,r16,r3
    d72c:	a829883a 	mov	r20,r21
    d730:	84e1883a 	add	r16,r16,r19
    d734:	a1c00007 	ldb	r7,0(r20)
    d738:	01800284 	movi	r6,10
    d73c:	a5000044 	addi	r20,r20,1
    d740:	100b883a 	mov	r5,r2
    d744:	39fff404 	addi	r7,r7,-48
    d748:	8809883a 	mov	r4,r17
    d74c:	000d5940 	call	d594 <__multadd>
    d750:	a43ff81e 	bne	r20,r16,d734 <__alt_data_end+0xf000d734>
    d754:	ace1883a 	add	r16,r21,r19
    d758:	843ffe04 	addi	r16,r16,-8
    d75c:	9c800a0e 	bge	r19,r18,d788 <__s2b+0xd4>
    d760:	94e5c83a 	sub	r18,r18,r19
    d764:	84a5883a 	add	r18,r16,r18
    d768:	81c00007 	ldb	r7,0(r16)
    d76c:	01800284 	movi	r6,10
    d770:	84000044 	addi	r16,r16,1
    d774:	100b883a 	mov	r5,r2
    d778:	39fff404 	addi	r7,r7,-48
    d77c:	8809883a 	mov	r4,r17
    d780:	000d5940 	call	d594 <__multadd>
    d784:	84bff81e 	bne	r16,r18,d768 <__alt_data_end+0xf000d768>
    d788:	dfc00617 	ldw	ra,24(sp)
    d78c:	dd400517 	ldw	r21,20(sp)
    d790:	dd000417 	ldw	r20,16(sp)
    d794:	dcc00317 	ldw	r19,12(sp)
    d798:	dc800217 	ldw	r18,8(sp)
    d79c:	dc400117 	ldw	r17,4(sp)
    d7a0:	dc000017 	ldw	r16,0(sp)
    d7a4:	dec00704 	addi	sp,sp,28
    d7a8:	f800283a 	ret
    d7ac:	84000284 	addi	r16,r16,10
    d7b0:	1827883a 	mov	r19,r3
    d7b4:	003fe906 	br	d75c <__alt_data_end+0xf000d75c>

0000d7b8 <__hi0bits>:
    d7b8:	20bfffec 	andhi	r2,r4,65535
    d7bc:	1000141e 	bne	r2,zero,d810 <__hi0bits+0x58>
    d7c0:	2008943a 	slli	r4,r4,16
    d7c4:	00800404 	movi	r2,16
    d7c8:	20ffc02c 	andhi	r3,r4,65280
    d7cc:	1800021e 	bne	r3,zero,d7d8 <__hi0bits+0x20>
    d7d0:	2008923a 	slli	r4,r4,8
    d7d4:	10800204 	addi	r2,r2,8
    d7d8:	20fc002c 	andhi	r3,r4,61440
    d7dc:	1800021e 	bne	r3,zero,d7e8 <__hi0bits+0x30>
    d7e0:	2008913a 	slli	r4,r4,4
    d7e4:	10800104 	addi	r2,r2,4
    d7e8:	20f0002c 	andhi	r3,r4,49152
    d7ec:	1800031e 	bne	r3,zero,d7fc <__hi0bits+0x44>
    d7f0:	2109883a 	add	r4,r4,r4
    d7f4:	10800084 	addi	r2,r2,2
    d7f8:	2109883a 	add	r4,r4,r4
    d7fc:	20000316 	blt	r4,zero,d80c <__hi0bits+0x54>
    d800:	2110002c 	andhi	r4,r4,16384
    d804:	2000041e 	bne	r4,zero,d818 <__hi0bits+0x60>
    d808:	00800804 	movi	r2,32
    d80c:	f800283a 	ret
    d810:	0005883a 	mov	r2,zero
    d814:	003fec06 	br	d7c8 <__alt_data_end+0xf000d7c8>
    d818:	10800044 	addi	r2,r2,1
    d81c:	f800283a 	ret

0000d820 <__lo0bits>:
    d820:	20c00017 	ldw	r3,0(r4)
    d824:	188001cc 	andi	r2,r3,7
    d828:	10000826 	beq	r2,zero,d84c <__lo0bits+0x2c>
    d82c:	1880004c 	andi	r2,r3,1
    d830:	1000211e 	bne	r2,zero,d8b8 <__lo0bits+0x98>
    d834:	1880008c 	andi	r2,r3,2
    d838:	1000211e 	bne	r2,zero,d8c0 <__lo0bits+0xa0>
    d83c:	1806d0ba 	srli	r3,r3,2
    d840:	00800084 	movi	r2,2
    d844:	20c00015 	stw	r3,0(r4)
    d848:	f800283a 	ret
    d84c:	18bfffcc 	andi	r2,r3,65535
    d850:	10001326 	beq	r2,zero,d8a0 <__lo0bits+0x80>
    d854:	0005883a 	mov	r2,zero
    d858:	19403fcc 	andi	r5,r3,255
    d85c:	2800021e 	bne	r5,zero,d868 <__lo0bits+0x48>
    d860:	1806d23a 	srli	r3,r3,8
    d864:	10800204 	addi	r2,r2,8
    d868:	194003cc 	andi	r5,r3,15
    d86c:	2800021e 	bne	r5,zero,d878 <__lo0bits+0x58>
    d870:	1806d13a 	srli	r3,r3,4
    d874:	10800104 	addi	r2,r2,4
    d878:	194000cc 	andi	r5,r3,3
    d87c:	2800021e 	bne	r5,zero,d888 <__lo0bits+0x68>
    d880:	1806d0ba 	srli	r3,r3,2
    d884:	10800084 	addi	r2,r2,2
    d888:	1940004c 	andi	r5,r3,1
    d88c:	2800081e 	bne	r5,zero,d8b0 <__lo0bits+0x90>
    d890:	1806d07a 	srli	r3,r3,1
    d894:	1800051e 	bne	r3,zero,d8ac <__lo0bits+0x8c>
    d898:	00800804 	movi	r2,32
    d89c:	f800283a 	ret
    d8a0:	1806d43a 	srli	r3,r3,16
    d8a4:	00800404 	movi	r2,16
    d8a8:	003feb06 	br	d858 <__alt_data_end+0xf000d858>
    d8ac:	10800044 	addi	r2,r2,1
    d8b0:	20c00015 	stw	r3,0(r4)
    d8b4:	f800283a 	ret
    d8b8:	0005883a 	mov	r2,zero
    d8bc:	f800283a 	ret
    d8c0:	1806d07a 	srli	r3,r3,1
    d8c4:	00800044 	movi	r2,1
    d8c8:	20c00015 	stw	r3,0(r4)
    d8cc:	f800283a 	ret

0000d8d0 <__i2b>:
    d8d0:	defffd04 	addi	sp,sp,-12
    d8d4:	dc000015 	stw	r16,0(sp)
    d8d8:	04000044 	movi	r16,1
    d8dc:	dc400115 	stw	r17,4(sp)
    d8e0:	2823883a 	mov	r17,r5
    d8e4:	800b883a 	mov	r5,r16
    d8e8:	dfc00215 	stw	ra,8(sp)
    d8ec:	000d4c40 	call	d4c4 <_Balloc>
    d8f0:	14400515 	stw	r17,20(r2)
    d8f4:	14000415 	stw	r16,16(r2)
    d8f8:	dfc00217 	ldw	ra,8(sp)
    d8fc:	dc400117 	ldw	r17,4(sp)
    d900:	dc000017 	ldw	r16,0(sp)
    d904:	dec00304 	addi	sp,sp,12
    d908:	f800283a 	ret

0000d90c <__multiply>:
    d90c:	defffa04 	addi	sp,sp,-24
    d910:	dcc00315 	stw	r19,12(sp)
    d914:	dc800215 	stw	r18,8(sp)
    d918:	34c00417 	ldw	r19,16(r6)
    d91c:	2c800417 	ldw	r18,16(r5)
    d920:	dd000415 	stw	r20,16(sp)
    d924:	dc400115 	stw	r17,4(sp)
    d928:	dfc00515 	stw	ra,20(sp)
    d92c:	dc000015 	stw	r16,0(sp)
    d930:	2829883a 	mov	r20,r5
    d934:	3023883a 	mov	r17,r6
    d938:	94c0050e 	bge	r18,r19,d950 <__multiply+0x44>
    d93c:	9007883a 	mov	r3,r18
    d940:	3029883a 	mov	r20,r6
    d944:	9825883a 	mov	r18,r19
    d948:	2823883a 	mov	r17,r5
    d94c:	1827883a 	mov	r19,r3
    d950:	a0800217 	ldw	r2,8(r20)
    d954:	94e1883a 	add	r16,r18,r19
    d958:	a1400117 	ldw	r5,4(r20)
    d95c:	1400010e 	bge	r2,r16,d964 <__multiply+0x58>
    d960:	29400044 	addi	r5,r5,1
    d964:	000d4c40 	call	d4c4 <_Balloc>
    d968:	8415883a 	add	r10,r16,r16
    d96c:	12c00504 	addi	r11,r2,20
    d970:	5295883a 	add	r10,r10,r10
    d974:	5a95883a 	add	r10,r11,r10
    d978:	5807883a 	mov	r3,r11
    d97c:	5a80032e 	bgeu	r11,r10,d98c <__multiply+0x80>
    d980:	18000015 	stw	zero,0(r3)
    d984:	18c00104 	addi	r3,r3,4
    d988:	1abffd36 	bltu	r3,r10,d980 <__alt_data_end+0xf000d980>
    d98c:	9ce7883a 	add	r19,r19,r19
    d990:	94a5883a 	add	r18,r18,r18
    d994:	89800504 	addi	r6,r17,20
    d998:	9ce7883a 	add	r19,r19,r19
    d99c:	a3400504 	addi	r13,r20,20
    d9a0:	94a5883a 	add	r18,r18,r18
    d9a4:	34d9883a 	add	r12,r6,r19
    d9a8:	6c93883a 	add	r9,r13,r18
    d9ac:	3300422e 	bgeu	r6,r12,dab8 <__multiply+0x1ac>
    d9b0:	37c00017 	ldw	ra,0(r6)
    d9b4:	fbffffcc 	andi	r15,ra,65535
    d9b8:	78001b26 	beq	r15,zero,da28 <__multiply+0x11c>
    d9bc:	5811883a 	mov	r8,r11
    d9c0:	681d883a 	mov	r14,r13
    d9c4:	000f883a 	mov	r7,zero
    d9c8:	71000017 	ldw	r4,0(r14)
    d9cc:	40c00017 	ldw	r3,0(r8)
    d9d0:	73800104 	addi	r14,r14,4
    d9d4:	217fffcc 	andi	r5,r4,65535
    d9d8:	2bcb383a 	mul	r5,r5,r15
    d9dc:	2008d43a 	srli	r4,r4,16
    d9e0:	1c7fffcc 	andi	r17,r3,65535
    d9e4:	2c4b883a 	add	r5,r5,r17
    d9e8:	29cb883a 	add	r5,r5,r7
    d9ec:	23c9383a 	mul	r4,r4,r15
    d9f0:	1806d43a 	srli	r3,r3,16
    d9f4:	280ed43a 	srli	r7,r5,16
    d9f8:	297fffcc 	andi	r5,r5,65535
    d9fc:	20c7883a 	add	r3,r4,r3
    da00:	19c7883a 	add	r3,r3,r7
    da04:	1808943a 	slli	r4,r3,16
    da08:	4023883a 	mov	r17,r8
    da0c:	180ed43a 	srli	r7,r3,16
    da10:	214ab03a 	or	r5,r4,r5
    da14:	41400015 	stw	r5,0(r8)
    da18:	42000104 	addi	r8,r8,4
    da1c:	727fea36 	bltu	r14,r9,d9c8 <__alt_data_end+0xf000d9c8>
    da20:	89c00115 	stw	r7,4(r17)
    da24:	37c00017 	ldw	ra,0(r6)
    da28:	f83ed43a 	srli	ra,ra,16
    da2c:	f8001f26 	beq	ra,zero,daac <__multiply+0x1a0>
    da30:	58c00017 	ldw	r3,0(r11)
    da34:	681d883a 	mov	r14,r13
    da38:	581f883a 	mov	r15,r11
    da3c:	1811883a 	mov	r8,r3
    da40:	5825883a 	mov	r18,r11
    da44:	000f883a 	mov	r7,zero
    da48:	00000106 	br	da50 <__multiply+0x144>
    da4c:	8825883a 	mov	r18,r17
    da50:	7140000b 	ldhu	r5,0(r14)
    da54:	4010d43a 	srli	r8,r8,16
    da58:	193fffcc 	andi	r4,r3,65535
    da5c:	2fcb383a 	mul	r5,r5,ra
    da60:	7bc00104 	addi	r15,r15,4
    da64:	73800104 	addi	r14,r14,4
    da68:	2a0b883a 	add	r5,r5,r8
    da6c:	29cb883a 	add	r5,r5,r7
    da70:	2806943a 	slli	r3,r5,16
    da74:	94400104 	addi	r17,r18,4
    da78:	280ad43a 	srli	r5,r5,16
    da7c:	1908b03a 	or	r4,r3,r4
    da80:	793fff15 	stw	r4,-4(r15)
    da84:	70ffff17 	ldw	r3,-4(r14)
    da88:	8a000017 	ldw	r8,0(r17)
    da8c:	1806d43a 	srli	r3,r3,16
    da90:	413fffcc 	andi	r4,r8,65535
    da94:	1fc7383a 	mul	r3,r3,ra
    da98:	1907883a 	add	r3,r3,r4
    da9c:	1947883a 	add	r3,r3,r5
    daa0:	180ed43a 	srli	r7,r3,16
    daa4:	727fe936 	bltu	r14,r9,da4c <__alt_data_end+0xf000da4c>
    daa8:	90c00115 	stw	r3,4(r18)
    daac:	31800104 	addi	r6,r6,4
    dab0:	5ac00104 	addi	r11,r11,4
    dab4:	333fbe36 	bltu	r6,r12,d9b0 <__alt_data_end+0xf000d9b0>
    dab8:	0400090e 	bge	zero,r16,dae0 <__multiply+0x1d4>
    dabc:	50ffff17 	ldw	r3,-4(r10)
    dac0:	52bfff04 	addi	r10,r10,-4
    dac4:	18000326 	beq	r3,zero,dad4 <__multiply+0x1c8>
    dac8:	00000506 	br	dae0 <__multiply+0x1d4>
    dacc:	50c00017 	ldw	r3,0(r10)
    dad0:	1800031e 	bne	r3,zero,dae0 <__multiply+0x1d4>
    dad4:	843fffc4 	addi	r16,r16,-1
    dad8:	52bfff04 	addi	r10,r10,-4
    dadc:	803ffb1e 	bne	r16,zero,dacc <__alt_data_end+0xf000dacc>
    dae0:	14000415 	stw	r16,16(r2)
    dae4:	dfc00517 	ldw	ra,20(sp)
    dae8:	dd000417 	ldw	r20,16(sp)
    daec:	dcc00317 	ldw	r19,12(sp)
    daf0:	dc800217 	ldw	r18,8(sp)
    daf4:	dc400117 	ldw	r17,4(sp)
    daf8:	dc000017 	ldw	r16,0(sp)
    dafc:	dec00604 	addi	sp,sp,24
    db00:	f800283a 	ret

0000db04 <__pow5mult>:
    db04:	defffa04 	addi	sp,sp,-24
    db08:	dcc00315 	stw	r19,12(sp)
    db0c:	dc000015 	stw	r16,0(sp)
    db10:	dfc00515 	stw	ra,20(sp)
    db14:	dd000415 	stw	r20,16(sp)
    db18:	dc800215 	stw	r18,8(sp)
    db1c:	dc400115 	stw	r17,4(sp)
    db20:	308000cc 	andi	r2,r6,3
    db24:	3021883a 	mov	r16,r6
    db28:	2027883a 	mov	r19,r4
    db2c:	10002f1e 	bne	r2,zero,dbec <__pow5mult+0xe8>
    db30:	2825883a 	mov	r18,r5
    db34:	8021d0ba 	srai	r16,r16,2
    db38:	80001a26 	beq	r16,zero,dba4 <__pow5mult+0xa0>
    db3c:	9c401217 	ldw	r17,72(r19)
    db40:	8800061e 	bne	r17,zero,db5c <__pow5mult+0x58>
    db44:	00003406 	br	dc18 <__pow5mult+0x114>
    db48:	8021d07a 	srai	r16,r16,1
    db4c:	80001526 	beq	r16,zero,dba4 <__pow5mult+0xa0>
    db50:	88800017 	ldw	r2,0(r17)
    db54:	10001c26 	beq	r2,zero,dbc8 <__pow5mult+0xc4>
    db58:	1023883a 	mov	r17,r2
    db5c:	8080004c 	andi	r2,r16,1
    db60:	103ff926 	beq	r2,zero,db48 <__alt_data_end+0xf000db48>
    db64:	880d883a 	mov	r6,r17
    db68:	900b883a 	mov	r5,r18
    db6c:	9809883a 	mov	r4,r19
    db70:	000d90c0 	call	d90c <__multiply>
    db74:	90001b26 	beq	r18,zero,dbe4 <__pow5mult+0xe0>
    db78:	91000117 	ldw	r4,4(r18)
    db7c:	98c01317 	ldw	r3,76(r19)
    db80:	8021d07a 	srai	r16,r16,1
    db84:	2109883a 	add	r4,r4,r4
    db88:	2109883a 	add	r4,r4,r4
    db8c:	1907883a 	add	r3,r3,r4
    db90:	19000017 	ldw	r4,0(r3)
    db94:	91000015 	stw	r4,0(r18)
    db98:	1c800015 	stw	r18,0(r3)
    db9c:	1025883a 	mov	r18,r2
    dba0:	803feb1e 	bne	r16,zero,db50 <__alt_data_end+0xf000db50>
    dba4:	9005883a 	mov	r2,r18
    dba8:	dfc00517 	ldw	ra,20(sp)
    dbac:	dd000417 	ldw	r20,16(sp)
    dbb0:	dcc00317 	ldw	r19,12(sp)
    dbb4:	dc800217 	ldw	r18,8(sp)
    dbb8:	dc400117 	ldw	r17,4(sp)
    dbbc:	dc000017 	ldw	r16,0(sp)
    dbc0:	dec00604 	addi	sp,sp,24
    dbc4:	f800283a 	ret
    dbc8:	880d883a 	mov	r6,r17
    dbcc:	880b883a 	mov	r5,r17
    dbd0:	9809883a 	mov	r4,r19
    dbd4:	000d90c0 	call	d90c <__multiply>
    dbd8:	88800015 	stw	r2,0(r17)
    dbdc:	10000015 	stw	zero,0(r2)
    dbe0:	003fdd06 	br	db58 <__alt_data_end+0xf000db58>
    dbe4:	1025883a 	mov	r18,r2
    dbe8:	003fd706 	br	db48 <__alt_data_end+0xf000db48>
    dbec:	10bfffc4 	addi	r2,r2,-1
    dbf0:	1085883a 	add	r2,r2,r2
    dbf4:	00c20034 	movhi	r3,2048
    dbf8:	18c0af04 	addi	r3,r3,700
    dbfc:	1085883a 	add	r2,r2,r2
    dc00:	1885883a 	add	r2,r3,r2
    dc04:	11800017 	ldw	r6,0(r2)
    dc08:	000f883a 	mov	r7,zero
    dc0c:	000d5940 	call	d594 <__multadd>
    dc10:	1025883a 	mov	r18,r2
    dc14:	003fc706 	br	db34 <__alt_data_end+0xf000db34>
    dc18:	05000044 	movi	r20,1
    dc1c:	a00b883a 	mov	r5,r20
    dc20:	9809883a 	mov	r4,r19
    dc24:	000d4c40 	call	d4c4 <_Balloc>
    dc28:	1023883a 	mov	r17,r2
    dc2c:	00809c44 	movi	r2,625
    dc30:	88800515 	stw	r2,20(r17)
    dc34:	8d000415 	stw	r20,16(r17)
    dc38:	9c401215 	stw	r17,72(r19)
    dc3c:	88000015 	stw	zero,0(r17)
    dc40:	003fc606 	br	db5c <__alt_data_end+0xf000db5c>

0000dc44 <__lshift>:
    dc44:	defff904 	addi	sp,sp,-28
    dc48:	dd400515 	stw	r21,20(sp)
    dc4c:	dcc00315 	stw	r19,12(sp)
    dc50:	302bd17a 	srai	r21,r6,5
    dc54:	2cc00417 	ldw	r19,16(r5)
    dc58:	28800217 	ldw	r2,8(r5)
    dc5c:	dd000415 	stw	r20,16(sp)
    dc60:	ace7883a 	add	r19,r21,r19
    dc64:	dc800215 	stw	r18,8(sp)
    dc68:	dc400115 	stw	r17,4(sp)
    dc6c:	dc000015 	stw	r16,0(sp)
    dc70:	dfc00615 	stw	ra,24(sp)
    dc74:	9c000044 	addi	r16,r19,1
    dc78:	2823883a 	mov	r17,r5
    dc7c:	3029883a 	mov	r20,r6
    dc80:	2025883a 	mov	r18,r4
    dc84:	29400117 	ldw	r5,4(r5)
    dc88:	1400030e 	bge	r2,r16,dc98 <__lshift+0x54>
    dc8c:	1085883a 	add	r2,r2,r2
    dc90:	29400044 	addi	r5,r5,1
    dc94:	143ffd16 	blt	r2,r16,dc8c <__alt_data_end+0xf000dc8c>
    dc98:	9009883a 	mov	r4,r18
    dc9c:	000d4c40 	call	d4c4 <_Balloc>
    dca0:	10c00504 	addi	r3,r2,20
    dca4:	0540070e 	bge	zero,r21,dcc4 <__lshift+0x80>
    dca8:	ad6b883a 	add	r21,r21,r21
    dcac:	ad6b883a 	add	r21,r21,r21
    dcb0:	1809883a 	mov	r4,r3
    dcb4:	1d47883a 	add	r3,r3,r21
    dcb8:	20000015 	stw	zero,0(r4)
    dcbc:	21000104 	addi	r4,r4,4
    dcc0:	193ffd1e 	bne	r3,r4,dcb8 <__alt_data_end+0xf000dcb8>
    dcc4:	8a000417 	ldw	r8,16(r17)
    dcc8:	89000504 	addi	r4,r17,20
    dccc:	a18007cc 	andi	r6,r20,31
    dcd0:	4211883a 	add	r8,r8,r8
    dcd4:	4211883a 	add	r8,r8,r8
    dcd8:	2211883a 	add	r8,r4,r8
    dcdc:	30002326 	beq	r6,zero,dd6c <__lshift+0x128>
    dce0:	02400804 	movi	r9,32
    dce4:	4993c83a 	sub	r9,r9,r6
    dce8:	000b883a 	mov	r5,zero
    dcec:	21c00017 	ldw	r7,0(r4)
    dcf0:	1815883a 	mov	r10,r3
    dcf4:	18c00104 	addi	r3,r3,4
    dcf8:	398e983a 	sll	r7,r7,r6
    dcfc:	21000104 	addi	r4,r4,4
    dd00:	394ab03a 	or	r5,r7,r5
    dd04:	197fff15 	stw	r5,-4(r3)
    dd08:	217fff17 	ldw	r5,-4(r4)
    dd0c:	2a4ad83a 	srl	r5,r5,r9
    dd10:	223ff636 	bltu	r4,r8,dcec <__alt_data_end+0xf000dcec>
    dd14:	51400115 	stw	r5,4(r10)
    dd18:	28001a1e 	bne	r5,zero,dd84 <__lshift+0x140>
    dd1c:	843fffc4 	addi	r16,r16,-1
    dd20:	14000415 	stw	r16,16(r2)
    dd24:	88000826 	beq	r17,zero,dd48 <__lshift+0x104>
    dd28:	89000117 	ldw	r4,4(r17)
    dd2c:	90c01317 	ldw	r3,76(r18)
    dd30:	2109883a 	add	r4,r4,r4
    dd34:	2109883a 	add	r4,r4,r4
    dd38:	1907883a 	add	r3,r3,r4
    dd3c:	19000017 	ldw	r4,0(r3)
    dd40:	89000015 	stw	r4,0(r17)
    dd44:	1c400015 	stw	r17,0(r3)
    dd48:	dfc00617 	ldw	ra,24(sp)
    dd4c:	dd400517 	ldw	r21,20(sp)
    dd50:	dd000417 	ldw	r20,16(sp)
    dd54:	dcc00317 	ldw	r19,12(sp)
    dd58:	dc800217 	ldw	r18,8(sp)
    dd5c:	dc400117 	ldw	r17,4(sp)
    dd60:	dc000017 	ldw	r16,0(sp)
    dd64:	dec00704 	addi	sp,sp,28
    dd68:	f800283a 	ret
    dd6c:	21400017 	ldw	r5,0(r4)
    dd70:	18c00104 	addi	r3,r3,4
    dd74:	21000104 	addi	r4,r4,4
    dd78:	197fff15 	stw	r5,-4(r3)
    dd7c:	223ffb36 	bltu	r4,r8,dd6c <__alt_data_end+0xf000dd6c>
    dd80:	003fe606 	br	dd1c <__alt_data_end+0xf000dd1c>
    dd84:	9c000084 	addi	r16,r19,2
    dd88:	003fe406 	br	dd1c <__alt_data_end+0xf000dd1c>

0000dd8c <__mcmp>:
    dd8c:	20800417 	ldw	r2,16(r4)
    dd90:	28c00417 	ldw	r3,16(r5)
    dd94:	10c5c83a 	sub	r2,r2,r3
    dd98:	1000111e 	bne	r2,zero,dde0 <__mcmp+0x54>
    dd9c:	18c7883a 	add	r3,r3,r3
    dda0:	18c7883a 	add	r3,r3,r3
    dda4:	21000504 	addi	r4,r4,20
    dda8:	29400504 	addi	r5,r5,20
    ddac:	20c5883a 	add	r2,r4,r3
    ddb0:	28cb883a 	add	r5,r5,r3
    ddb4:	00000106 	br	ddbc <__mcmp+0x30>
    ddb8:	20800a2e 	bgeu	r4,r2,dde4 <__mcmp+0x58>
    ddbc:	10bfff04 	addi	r2,r2,-4
    ddc0:	297fff04 	addi	r5,r5,-4
    ddc4:	11800017 	ldw	r6,0(r2)
    ddc8:	28c00017 	ldw	r3,0(r5)
    ddcc:	30fffa26 	beq	r6,r3,ddb8 <__alt_data_end+0xf000ddb8>
    ddd0:	30c00236 	bltu	r6,r3,dddc <__mcmp+0x50>
    ddd4:	00800044 	movi	r2,1
    ddd8:	f800283a 	ret
    dddc:	00bfffc4 	movi	r2,-1
    dde0:	f800283a 	ret
    dde4:	0005883a 	mov	r2,zero
    dde8:	f800283a 	ret

0000ddec <__mdiff>:
    ddec:	28c00417 	ldw	r3,16(r5)
    ddf0:	30800417 	ldw	r2,16(r6)
    ddf4:	defffa04 	addi	sp,sp,-24
    ddf8:	dcc00315 	stw	r19,12(sp)
    ddfc:	dc800215 	stw	r18,8(sp)
    de00:	dfc00515 	stw	ra,20(sp)
    de04:	dd000415 	stw	r20,16(sp)
    de08:	dc400115 	stw	r17,4(sp)
    de0c:	dc000015 	stw	r16,0(sp)
    de10:	1887c83a 	sub	r3,r3,r2
    de14:	2825883a 	mov	r18,r5
    de18:	3027883a 	mov	r19,r6
    de1c:	1800141e 	bne	r3,zero,de70 <__mdiff+0x84>
    de20:	1085883a 	add	r2,r2,r2
    de24:	1085883a 	add	r2,r2,r2
    de28:	2a000504 	addi	r8,r5,20
    de2c:	34000504 	addi	r16,r6,20
    de30:	4087883a 	add	r3,r8,r2
    de34:	8085883a 	add	r2,r16,r2
    de38:	00000106 	br	de40 <__mdiff+0x54>
    de3c:	40c0592e 	bgeu	r8,r3,dfa4 <__mdiff+0x1b8>
    de40:	18ffff04 	addi	r3,r3,-4
    de44:	10bfff04 	addi	r2,r2,-4
    de48:	19c00017 	ldw	r7,0(r3)
    de4c:	11400017 	ldw	r5,0(r2)
    de50:	397ffa26 	beq	r7,r5,de3c <__alt_data_end+0xf000de3c>
    de54:	3940592e 	bgeu	r7,r5,dfbc <__mdiff+0x1d0>
    de58:	9005883a 	mov	r2,r18
    de5c:	4023883a 	mov	r17,r8
    de60:	9825883a 	mov	r18,r19
    de64:	05000044 	movi	r20,1
    de68:	1027883a 	mov	r19,r2
    de6c:	00000406 	br	de80 <__mdiff+0x94>
    de70:	18005616 	blt	r3,zero,dfcc <__mdiff+0x1e0>
    de74:	34400504 	addi	r17,r6,20
    de78:	2c000504 	addi	r16,r5,20
    de7c:	0029883a 	mov	r20,zero
    de80:	91400117 	ldw	r5,4(r18)
    de84:	000d4c40 	call	d4c4 <_Balloc>
    de88:	92400417 	ldw	r9,16(r18)
    de8c:	9b000417 	ldw	r12,16(r19)
    de90:	12c00504 	addi	r11,r2,20
    de94:	4a51883a 	add	r8,r9,r9
    de98:	6319883a 	add	r12,r12,r12
    de9c:	4211883a 	add	r8,r8,r8
    dea0:	6319883a 	add	r12,r12,r12
    dea4:	15000315 	stw	r20,12(r2)
    dea8:	8211883a 	add	r8,r16,r8
    deac:	8b19883a 	add	r12,r17,r12
    deb0:	0007883a 	mov	r3,zero
    deb4:	81400017 	ldw	r5,0(r16)
    deb8:	89c00017 	ldw	r7,0(r17)
    debc:	59800104 	addi	r6,r11,4
    dec0:	293fffcc 	andi	r4,r5,65535
    dec4:	20c7883a 	add	r3,r4,r3
    dec8:	393fffcc 	andi	r4,r7,65535
    decc:	1909c83a 	sub	r4,r3,r4
    ded0:	280ad43a 	srli	r5,r5,16
    ded4:	380ed43a 	srli	r7,r7,16
    ded8:	2007d43a 	srai	r3,r4,16
    dedc:	213fffcc 	andi	r4,r4,65535
    dee0:	29cbc83a 	sub	r5,r5,r7
    dee4:	28c7883a 	add	r3,r5,r3
    dee8:	180a943a 	slli	r5,r3,16
    deec:	8c400104 	addi	r17,r17,4
    def0:	84000104 	addi	r16,r16,4
    def4:	2908b03a 	or	r4,r5,r4
    def8:	59000015 	stw	r4,0(r11)
    defc:	1807d43a 	srai	r3,r3,16
    df00:	3015883a 	mov	r10,r6
    df04:	3017883a 	mov	r11,r6
    df08:	8b3fea36 	bltu	r17,r12,deb4 <__alt_data_end+0xf000deb4>
    df0c:	8200162e 	bgeu	r16,r8,df68 <__mdiff+0x17c>
    df10:	8017883a 	mov	r11,r16
    df14:	59400017 	ldw	r5,0(r11)
    df18:	31800104 	addi	r6,r6,4
    df1c:	5ac00104 	addi	r11,r11,4
    df20:	293fffcc 	andi	r4,r5,65535
    df24:	20c7883a 	add	r3,r4,r3
    df28:	280ed43a 	srli	r7,r5,16
    df2c:	180bd43a 	srai	r5,r3,16
    df30:	193fffcc 	andi	r4,r3,65535
    df34:	3947883a 	add	r3,r7,r5
    df38:	180a943a 	slli	r5,r3,16
    df3c:	1807d43a 	srai	r3,r3,16
    df40:	2908b03a 	or	r4,r5,r4
    df44:	313fff15 	stw	r4,-4(r6)
    df48:	5a3ff236 	bltu	r11,r8,df14 <__alt_data_end+0xf000df14>
    df4c:	0406303a 	nor	r3,zero,r16
    df50:	1a07883a 	add	r3,r3,r8
    df54:	1806d0ba 	srli	r3,r3,2
    df58:	18c00044 	addi	r3,r3,1
    df5c:	18c7883a 	add	r3,r3,r3
    df60:	18c7883a 	add	r3,r3,r3
    df64:	50d5883a 	add	r10,r10,r3
    df68:	50ffff04 	addi	r3,r10,-4
    df6c:	2000041e 	bne	r4,zero,df80 <__mdiff+0x194>
    df70:	18ffff04 	addi	r3,r3,-4
    df74:	19000017 	ldw	r4,0(r3)
    df78:	4a7fffc4 	addi	r9,r9,-1
    df7c:	203ffc26 	beq	r4,zero,df70 <__alt_data_end+0xf000df70>
    df80:	12400415 	stw	r9,16(r2)
    df84:	dfc00517 	ldw	ra,20(sp)
    df88:	dd000417 	ldw	r20,16(sp)
    df8c:	dcc00317 	ldw	r19,12(sp)
    df90:	dc800217 	ldw	r18,8(sp)
    df94:	dc400117 	ldw	r17,4(sp)
    df98:	dc000017 	ldw	r16,0(sp)
    df9c:	dec00604 	addi	sp,sp,24
    dfa0:	f800283a 	ret
    dfa4:	000b883a 	mov	r5,zero
    dfa8:	000d4c40 	call	d4c4 <_Balloc>
    dfac:	00c00044 	movi	r3,1
    dfb0:	10c00415 	stw	r3,16(r2)
    dfb4:	10000515 	stw	zero,20(r2)
    dfb8:	003ff206 	br	df84 <__alt_data_end+0xf000df84>
    dfbc:	8023883a 	mov	r17,r16
    dfc0:	0029883a 	mov	r20,zero
    dfc4:	4021883a 	mov	r16,r8
    dfc8:	003fad06 	br	de80 <__alt_data_end+0xf000de80>
    dfcc:	9005883a 	mov	r2,r18
    dfd0:	94400504 	addi	r17,r18,20
    dfd4:	9c000504 	addi	r16,r19,20
    dfd8:	9825883a 	mov	r18,r19
    dfdc:	05000044 	movi	r20,1
    dfe0:	1027883a 	mov	r19,r2
    dfe4:	003fa606 	br	de80 <__alt_data_end+0xf000de80>

0000dfe8 <__ulp>:
    dfe8:	295ffc2c 	andhi	r5,r5,32752
    dfec:	00bf3034 	movhi	r2,64704
    dff0:	2887883a 	add	r3,r5,r2
    dff4:	00c0020e 	bge	zero,r3,e000 <__ulp+0x18>
    dff8:	0005883a 	mov	r2,zero
    dffc:	f800283a 	ret
    e000:	00c7c83a 	sub	r3,zero,r3
    e004:	1807d53a 	srai	r3,r3,20
    e008:	008004c4 	movi	r2,19
    e00c:	10c00b0e 	bge	r2,r3,e03c <__ulp+0x54>
    e010:	18bffb04 	addi	r2,r3,-20
    e014:	01000784 	movi	r4,30
    e018:	0007883a 	mov	r3,zero
    e01c:	20800516 	blt	r4,r2,e034 <__ulp+0x4c>
    e020:	010007c4 	movi	r4,31
    e024:	2089c83a 	sub	r4,r4,r2
    e028:	00800044 	movi	r2,1
    e02c:	1104983a 	sll	r2,r2,r4
    e030:	f800283a 	ret
    e034:	00800044 	movi	r2,1
    e038:	f800283a 	ret
    e03c:	01400234 	movhi	r5,8
    e040:	28c7d83a 	sra	r3,r5,r3
    e044:	0005883a 	mov	r2,zero
    e048:	f800283a 	ret

0000e04c <__b2d>:
    e04c:	defffa04 	addi	sp,sp,-24
    e050:	dc000015 	stw	r16,0(sp)
    e054:	24000417 	ldw	r16,16(r4)
    e058:	dc400115 	stw	r17,4(sp)
    e05c:	24400504 	addi	r17,r4,20
    e060:	8421883a 	add	r16,r16,r16
    e064:	8421883a 	add	r16,r16,r16
    e068:	8c21883a 	add	r16,r17,r16
    e06c:	dc800215 	stw	r18,8(sp)
    e070:	84bfff17 	ldw	r18,-4(r16)
    e074:	dd000415 	stw	r20,16(sp)
    e078:	dcc00315 	stw	r19,12(sp)
    e07c:	9009883a 	mov	r4,r18
    e080:	2829883a 	mov	r20,r5
    e084:	dfc00515 	stw	ra,20(sp)
    e088:	000d7b80 	call	d7b8 <__hi0bits>
    e08c:	00c00804 	movi	r3,32
    e090:	1889c83a 	sub	r4,r3,r2
    e094:	a1000015 	stw	r4,0(r20)
    e098:	01000284 	movi	r4,10
    e09c:	84ffff04 	addi	r19,r16,-4
    e0a0:	20801216 	blt	r4,r2,e0ec <__b2d+0xa0>
    e0a4:	018002c4 	movi	r6,11
    e0a8:	308dc83a 	sub	r6,r6,r2
    e0ac:	9186d83a 	srl	r3,r18,r6
    e0b0:	18cffc34 	orhi	r3,r3,16368
    e0b4:	8cc0212e 	bgeu	r17,r19,e13c <__b2d+0xf0>
    e0b8:	813ffe17 	ldw	r4,-8(r16)
    e0bc:	218cd83a 	srl	r6,r4,r6
    e0c0:	10800544 	addi	r2,r2,21
    e0c4:	9084983a 	sll	r2,r18,r2
    e0c8:	1184b03a 	or	r2,r2,r6
    e0cc:	dfc00517 	ldw	ra,20(sp)
    e0d0:	dd000417 	ldw	r20,16(sp)
    e0d4:	dcc00317 	ldw	r19,12(sp)
    e0d8:	dc800217 	ldw	r18,8(sp)
    e0dc:	dc400117 	ldw	r17,4(sp)
    e0e0:	dc000017 	ldw	r16,0(sp)
    e0e4:	dec00604 	addi	sp,sp,24
    e0e8:	f800283a 	ret
    e0ec:	8cc00f2e 	bgeu	r17,r19,e12c <__b2d+0xe0>
    e0f0:	117ffd44 	addi	r5,r2,-11
    e0f4:	80bffe17 	ldw	r2,-8(r16)
    e0f8:	28000e26 	beq	r5,zero,e134 <__b2d+0xe8>
    e0fc:	1949c83a 	sub	r4,r3,r5
    e100:	9164983a 	sll	r18,r18,r5
    e104:	1106d83a 	srl	r3,r2,r4
    e108:	81bffe04 	addi	r6,r16,-8
    e10c:	948ffc34 	orhi	r18,r18,16368
    e110:	90c6b03a 	or	r3,r18,r3
    e114:	89800e2e 	bgeu	r17,r6,e150 <__b2d+0x104>
    e118:	81bffd17 	ldw	r6,-12(r16)
    e11c:	1144983a 	sll	r2,r2,r5
    e120:	310ad83a 	srl	r5,r6,r4
    e124:	2884b03a 	or	r2,r5,r2
    e128:	003fe806 	br	e0cc <__alt_data_end+0xf000e0cc>
    e12c:	10bffd44 	addi	r2,r2,-11
    e130:	1000041e 	bne	r2,zero,e144 <__b2d+0xf8>
    e134:	90cffc34 	orhi	r3,r18,16368
    e138:	003fe406 	br	e0cc <__alt_data_end+0xf000e0cc>
    e13c:	000d883a 	mov	r6,zero
    e140:	003fdf06 	br	e0c0 <__alt_data_end+0xf000e0c0>
    e144:	90a4983a 	sll	r18,r18,r2
    e148:	0005883a 	mov	r2,zero
    e14c:	003ff906 	br	e134 <__alt_data_end+0xf000e134>
    e150:	1144983a 	sll	r2,r2,r5
    e154:	003fdd06 	br	e0cc <__alt_data_end+0xf000e0cc>

0000e158 <__d2b>:
    e158:	defff804 	addi	sp,sp,-32
    e15c:	dc000215 	stw	r16,8(sp)
    e160:	3021883a 	mov	r16,r6
    e164:	dc400315 	stw	r17,12(sp)
    e168:	8022907a 	slli	r17,r16,1
    e16c:	dd000615 	stw	r20,24(sp)
    e170:	2829883a 	mov	r20,r5
    e174:	01400044 	movi	r5,1
    e178:	dcc00515 	stw	r19,20(sp)
    e17c:	dc800415 	stw	r18,16(sp)
    e180:	dfc00715 	stw	ra,28(sp)
    e184:	3825883a 	mov	r18,r7
    e188:	8822d57a 	srli	r17,r17,21
    e18c:	000d4c40 	call	d4c4 <_Balloc>
    e190:	1027883a 	mov	r19,r2
    e194:	00800434 	movhi	r2,16
    e198:	10bfffc4 	addi	r2,r2,-1
    e19c:	808c703a 	and	r6,r16,r2
    e1a0:	88000126 	beq	r17,zero,e1a8 <__d2b+0x50>
    e1a4:	31800434 	orhi	r6,r6,16
    e1a8:	d9800015 	stw	r6,0(sp)
    e1ac:	a0002426 	beq	r20,zero,e240 <__d2b+0xe8>
    e1b0:	d9000104 	addi	r4,sp,4
    e1b4:	dd000115 	stw	r20,4(sp)
    e1b8:	000d8200 	call	d820 <__lo0bits>
    e1bc:	d8c00017 	ldw	r3,0(sp)
    e1c0:	10002f1e 	bne	r2,zero,e280 <__d2b+0x128>
    e1c4:	d9000117 	ldw	r4,4(sp)
    e1c8:	99000515 	stw	r4,20(r19)
    e1cc:	1821003a 	cmpeq	r16,r3,zero
    e1d0:	01000084 	movi	r4,2
    e1d4:	2421c83a 	sub	r16,r4,r16
    e1d8:	98c00615 	stw	r3,24(r19)
    e1dc:	9c000415 	stw	r16,16(r19)
    e1e0:	88001f1e 	bne	r17,zero,e260 <__d2b+0x108>
    e1e4:	10bef384 	addi	r2,r2,-1074
    e1e8:	90800015 	stw	r2,0(r18)
    e1ec:	00900034 	movhi	r2,16384
    e1f0:	10bfffc4 	addi	r2,r2,-1
    e1f4:	8085883a 	add	r2,r16,r2
    e1f8:	1085883a 	add	r2,r2,r2
    e1fc:	1085883a 	add	r2,r2,r2
    e200:	9885883a 	add	r2,r19,r2
    e204:	11000517 	ldw	r4,20(r2)
    e208:	8020917a 	slli	r16,r16,5
    e20c:	000d7b80 	call	d7b8 <__hi0bits>
    e210:	d8c00817 	ldw	r3,32(sp)
    e214:	8085c83a 	sub	r2,r16,r2
    e218:	18800015 	stw	r2,0(r3)
    e21c:	9805883a 	mov	r2,r19
    e220:	dfc00717 	ldw	ra,28(sp)
    e224:	dd000617 	ldw	r20,24(sp)
    e228:	dcc00517 	ldw	r19,20(sp)
    e22c:	dc800417 	ldw	r18,16(sp)
    e230:	dc400317 	ldw	r17,12(sp)
    e234:	dc000217 	ldw	r16,8(sp)
    e238:	dec00804 	addi	sp,sp,32
    e23c:	f800283a 	ret
    e240:	d809883a 	mov	r4,sp
    e244:	000d8200 	call	d820 <__lo0bits>
    e248:	d8c00017 	ldw	r3,0(sp)
    e24c:	04000044 	movi	r16,1
    e250:	9c000415 	stw	r16,16(r19)
    e254:	98c00515 	stw	r3,20(r19)
    e258:	10800804 	addi	r2,r2,32
    e25c:	883fe126 	beq	r17,zero,e1e4 <__alt_data_end+0xf000e1e4>
    e260:	00c00d44 	movi	r3,53
    e264:	8c7ef344 	addi	r17,r17,-1075
    e268:	88a3883a 	add	r17,r17,r2
    e26c:	1885c83a 	sub	r2,r3,r2
    e270:	d8c00817 	ldw	r3,32(sp)
    e274:	94400015 	stw	r17,0(r18)
    e278:	18800015 	stw	r2,0(r3)
    e27c:	003fe706 	br	e21c <__alt_data_end+0xf000e21c>
    e280:	01000804 	movi	r4,32
    e284:	2089c83a 	sub	r4,r4,r2
    e288:	1908983a 	sll	r4,r3,r4
    e28c:	d9400117 	ldw	r5,4(sp)
    e290:	1886d83a 	srl	r3,r3,r2
    e294:	2148b03a 	or	r4,r4,r5
    e298:	99000515 	stw	r4,20(r19)
    e29c:	d8c00015 	stw	r3,0(sp)
    e2a0:	003fca06 	br	e1cc <__alt_data_end+0xf000e1cc>

0000e2a4 <__ratio>:
    e2a4:	defff904 	addi	sp,sp,-28
    e2a8:	dc400315 	stw	r17,12(sp)
    e2ac:	2823883a 	mov	r17,r5
    e2b0:	d9400104 	addi	r5,sp,4
    e2b4:	dfc00615 	stw	ra,24(sp)
    e2b8:	dcc00515 	stw	r19,20(sp)
    e2bc:	dc800415 	stw	r18,16(sp)
    e2c0:	2027883a 	mov	r19,r4
    e2c4:	dc000215 	stw	r16,8(sp)
    e2c8:	000e04c0 	call	e04c <__b2d>
    e2cc:	d80b883a 	mov	r5,sp
    e2d0:	8809883a 	mov	r4,r17
    e2d4:	1025883a 	mov	r18,r2
    e2d8:	1821883a 	mov	r16,r3
    e2dc:	000e04c0 	call	e04c <__b2d>
    e2e0:	8a000417 	ldw	r8,16(r17)
    e2e4:	99000417 	ldw	r4,16(r19)
    e2e8:	d9400117 	ldw	r5,4(sp)
    e2ec:	2209c83a 	sub	r4,r4,r8
    e2f0:	2010917a 	slli	r8,r4,5
    e2f4:	d9000017 	ldw	r4,0(sp)
    e2f8:	2909c83a 	sub	r4,r5,r4
    e2fc:	4109883a 	add	r4,r8,r4
    e300:	01000e0e 	bge	zero,r4,e33c <__ratio+0x98>
    e304:	2008953a 	slli	r4,r4,20
    e308:	2421883a 	add	r16,r4,r16
    e30c:	100d883a 	mov	r6,r2
    e310:	180f883a 	mov	r7,r3
    e314:	9009883a 	mov	r4,r18
    e318:	800b883a 	mov	r5,r16
    e31c:	000671c0 	call	671c <__divdf3>
    e320:	dfc00617 	ldw	ra,24(sp)
    e324:	dcc00517 	ldw	r19,20(sp)
    e328:	dc800417 	ldw	r18,16(sp)
    e32c:	dc400317 	ldw	r17,12(sp)
    e330:	dc000217 	ldw	r16,8(sp)
    e334:	dec00704 	addi	sp,sp,28
    e338:	f800283a 	ret
    e33c:	2008953a 	slli	r4,r4,20
    e340:	1907c83a 	sub	r3,r3,r4
    e344:	003ff106 	br	e30c <__alt_data_end+0xf000e30c>

0000e348 <_mprec_log10>:
    e348:	defffe04 	addi	sp,sp,-8
    e34c:	dc000015 	stw	r16,0(sp)
    e350:	dfc00115 	stw	ra,4(sp)
    e354:	008005c4 	movi	r2,23
    e358:	2021883a 	mov	r16,r4
    e35c:	11000d0e 	bge	r2,r4,e394 <_mprec_log10+0x4c>
    e360:	0005883a 	mov	r2,zero
    e364:	00cffc34 	movhi	r3,16368
    e368:	843fffc4 	addi	r16,r16,-1
    e36c:	000d883a 	mov	r6,zero
    e370:	01d00934 	movhi	r7,16420
    e374:	1009883a 	mov	r4,r2
    e378:	180b883a 	mov	r5,r3
    e37c:	00122340 	call	12234 <__muldf3>
    e380:	803ff91e 	bne	r16,zero,e368 <__alt_data_end+0xf000e368>
    e384:	dfc00117 	ldw	ra,4(sp)
    e388:	dc000017 	ldw	r16,0(sp)
    e38c:	dec00204 	addi	sp,sp,8
    e390:	f800283a 	ret
    e394:	202090fa 	slli	r16,r4,3
    e398:	00820034 	movhi	r2,2048
    e39c:	1080c604 	addi	r2,r2,792
    e3a0:	1421883a 	add	r16,r2,r16
    e3a4:	80800017 	ldw	r2,0(r16)
    e3a8:	80c00117 	ldw	r3,4(r16)
    e3ac:	dfc00117 	ldw	ra,4(sp)
    e3b0:	dc000017 	ldw	r16,0(sp)
    e3b4:	dec00204 	addi	sp,sp,8
    e3b8:	f800283a 	ret

0000e3bc <__copybits>:
    e3bc:	297fffc4 	addi	r5,r5,-1
    e3c0:	280fd17a 	srai	r7,r5,5
    e3c4:	30c00417 	ldw	r3,16(r6)
    e3c8:	30800504 	addi	r2,r6,20
    e3cc:	39c00044 	addi	r7,r7,1
    e3d0:	18c7883a 	add	r3,r3,r3
    e3d4:	39cf883a 	add	r7,r7,r7
    e3d8:	18c7883a 	add	r3,r3,r3
    e3dc:	39cf883a 	add	r7,r7,r7
    e3e0:	10c7883a 	add	r3,r2,r3
    e3e4:	21cf883a 	add	r7,r4,r7
    e3e8:	10c00d2e 	bgeu	r2,r3,e420 <__copybits+0x64>
    e3ec:	200b883a 	mov	r5,r4
    e3f0:	12000017 	ldw	r8,0(r2)
    e3f4:	29400104 	addi	r5,r5,4
    e3f8:	10800104 	addi	r2,r2,4
    e3fc:	2a3fff15 	stw	r8,-4(r5)
    e400:	10fffb36 	bltu	r2,r3,e3f0 <__alt_data_end+0xf000e3f0>
    e404:	1985c83a 	sub	r2,r3,r6
    e408:	10bffac4 	addi	r2,r2,-21
    e40c:	1004d0ba 	srli	r2,r2,2
    e410:	10800044 	addi	r2,r2,1
    e414:	1085883a 	add	r2,r2,r2
    e418:	1085883a 	add	r2,r2,r2
    e41c:	2089883a 	add	r4,r4,r2
    e420:	21c0032e 	bgeu	r4,r7,e430 <__copybits+0x74>
    e424:	20000015 	stw	zero,0(r4)
    e428:	21000104 	addi	r4,r4,4
    e42c:	21fffd36 	bltu	r4,r7,e424 <__alt_data_end+0xf000e424>
    e430:	f800283a 	ret

0000e434 <__any_on>:
    e434:	20c00417 	ldw	r3,16(r4)
    e438:	2805d17a 	srai	r2,r5,5
    e43c:	21000504 	addi	r4,r4,20
    e440:	18800d0e 	bge	r3,r2,e478 <__any_on+0x44>
    e444:	18c7883a 	add	r3,r3,r3
    e448:	18c7883a 	add	r3,r3,r3
    e44c:	20c7883a 	add	r3,r4,r3
    e450:	20c0192e 	bgeu	r4,r3,e4b8 <__any_on+0x84>
    e454:	18bfff17 	ldw	r2,-4(r3)
    e458:	18ffff04 	addi	r3,r3,-4
    e45c:	1000041e 	bne	r2,zero,e470 <__any_on+0x3c>
    e460:	20c0142e 	bgeu	r4,r3,e4b4 <__any_on+0x80>
    e464:	18ffff04 	addi	r3,r3,-4
    e468:	19400017 	ldw	r5,0(r3)
    e46c:	283ffc26 	beq	r5,zero,e460 <__alt_data_end+0xf000e460>
    e470:	00800044 	movi	r2,1
    e474:	f800283a 	ret
    e478:	10c00a0e 	bge	r2,r3,e4a4 <__any_on+0x70>
    e47c:	1085883a 	add	r2,r2,r2
    e480:	1085883a 	add	r2,r2,r2
    e484:	294007cc 	andi	r5,r5,31
    e488:	2087883a 	add	r3,r4,r2
    e48c:	283ff026 	beq	r5,zero,e450 <__alt_data_end+0xf000e450>
    e490:	19800017 	ldw	r6,0(r3)
    e494:	3144d83a 	srl	r2,r6,r5
    e498:	114a983a 	sll	r5,r2,r5
    e49c:	317ff41e 	bne	r6,r5,e470 <__alt_data_end+0xf000e470>
    e4a0:	003feb06 	br	e450 <__alt_data_end+0xf000e450>
    e4a4:	1085883a 	add	r2,r2,r2
    e4a8:	1085883a 	add	r2,r2,r2
    e4ac:	2087883a 	add	r3,r4,r2
    e4b0:	003fe706 	br	e450 <__alt_data_end+0xf000e450>
    e4b4:	f800283a 	ret
    e4b8:	0005883a 	mov	r2,zero
    e4bc:	f800283a 	ret

0000e4c0 <_realloc_r>:
    e4c0:	defff604 	addi	sp,sp,-40
    e4c4:	dc800215 	stw	r18,8(sp)
    e4c8:	dfc00915 	stw	ra,36(sp)
    e4cc:	df000815 	stw	fp,32(sp)
    e4d0:	ddc00715 	stw	r23,28(sp)
    e4d4:	dd800615 	stw	r22,24(sp)
    e4d8:	dd400515 	stw	r21,20(sp)
    e4dc:	dd000415 	stw	r20,16(sp)
    e4e0:	dcc00315 	stw	r19,12(sp)
    e4e4:	dc400115 	stw	r17,4(sp)
    e4e8:	dc000015 	stw	r16,0(sp)
    e4ec:	3025883a 	mov	r18,r6
    e4f0:	2800b726 	beq	r5,zero,e7d0 <_realloc_r+0x310>
    e4f4:	282b883a 	mov	r21,r5
    e4f8:	2029883a 	mov	r20,r4
    e4fc:	00138000 	call	13800 <__malloc_lock>
    e500:	a8bfff17 	ldw	r2,-4(r21)
    e504:	043fff04 	movi	r16,-4
    e508:	90c002c4 	addi	r3,r18,11
    e50c:	01000584 	movi	r4,22
    e510:	acfffe04 	addi	r19,r21,-8
    e514:	1420703a 	and	r16,r2,r16
    e518:	20c0332e 	bgeu	r4,r3,e5e8 <_realloc_r+0x128>
    e51c:	047ffe04 	movi	r17,-8
    e520:	1c62703a 	and	r17,r3,r17
    e524:	8807883a 	mov	r3,r17
    e528:	88005816 	blt	r17,zero,e68c <_realloc_r+0x1cc>
    e52c:	8c805736 	bltu	r17,r18,e68c <_realloc_r+0x1cc>
    e530:	80c0300e 	bge	r16,r3,e5f4 <_realloc_r+0x134>
    e534:	07020034 	movhi	fp,2048
    e538:	e7039004 	addi	fp,fp,3648
    e53c:	e1c00217 	ldw	r7,8(fp)
    e540:	9c09883a 	add	r4,r19,r16
    e544:	22000117 	ldw	r8,4(r4)
    e548:	21c06326 	beq	r4,r7,e6d8 <_realloc_r+0x218>
    e54c:	017fff84 	movi	r5,-2
    e550:	414a703a 	and	r5,r8,r5
    e554:	214b883a 	add	r5,r4,r5
    e558:	29800117 	ldw	r6,4(r5)
    e55c:	3180004c 	andi	r6,r6,1
    e560:	30003f26 	beq	r6,zero,e660 <_realloc_r+0x1a0>
    e564:	1080004c 	andi	r2,r2,1
    e568:	10008326 	beq	r2,zero,e778 <_realloc_r+0x2b8>
    e56c:	900b883a 	mov	r5,r18
    e570:	a009883a 	mov	r4,r20
    e574:	000ca780 	call	ca78 <_malloc_r>
    e578:	1025883a 	mov	r18,r2
    e57c:	10011e26 	beq	r2,zero,e9f8 <_realloc_r+0x538>
    e580:	a93fff17 	ldw	r4,-4(r21)
    e584:	10fffe04 	addi	r3,r2,-8
    e588:	00bfff84 	movi	r2,-2
    e58c:	2084703a 	and	r2,r4,r2
    e590:	9885883a 	add	r2,r19,r2
    e594:	1880ee26 	beq	r3,r2,e950 <_realloc_r+0x490>
    e598:	81bfff04 	addi	r6,r16,-4
    e59c:	00800904 	movi	r2,36
    e5a0:	1180b836 	bltu	r2,r6,e884 <_realloc_r+0x3c4>
    e5a4:	00c004c4 	movi	r3,19
    e5a8:	19809636 	bltu	r3,r6,e804 <_realloc_r+0x344>
    e5ac:	9005883a 	mov	r2,r18
    e5b0:	a807883a 	mov	r3,r21
    e5b4:	19000017 	ldw	r4,0(r3)
    e5b8:	11000015 	stw	r4,0(r2)
    e5bc:	19000117 	ldw	r4,4(r3)
    e5c0:	11000115 	stw	r4,4(r2)
    e5c4:	18c00217 	ldw	r3,8(r3)
    e5c8:	10c00215 	stw	r3,8(r2)
    e5cc:	a80b883a 	mov	r5,r21
    e5d0:	a009883a 	mov	r4,r20
    e5d4:	000be8c0 	call	be8c <_free_r>
    e5d8:	a009883a 	mov	r4,r20
    e5dc:	00138240 	call	13824 <__malloc_unlock>
    e5e0:	9005883a 	mov	r2,r18
    e5e4:	00001206 	br	e630 <_realloc_r+0x170>
    e5e8:	00c00404 	movi	r3,16
    e5ec:	1823883a 	mov	r17,r3
    e5f0:	003fce06 	br	e52c <__alt_data_end+0xf000e52c>
    e5f4:	a825883a 	mov	r18,r21
    e5f8:	8445c83a 	sub	r2,r16,r17
    e5fc:	00c003c4 	movi	r3,15
    e600:	18802636 	bltu	r3,r2,e69c <_realloc_r+0x1dc>
    e604:	99800117 	ldw	r6,4(r19)
    e608:	9c07883a 	add	r3,r19,r16
    e60c:	3180004c 	andi	r6,r6,1
    e610:	3420b03a 	or	r16,r6,r16
    e614:	9c000115 	stw	r16,4(r19)
    e618:	18800117 	ldw	r2,4(r3)
    e61c:	10800054 	ori	r2,r2,1
    e620:	18800115 	stw	r2,4(r3)
    e624:	a009883a 	mov	r4,r20
    e628:	00138240 	call	13824 <__malloc_unlock>
    e62c:	9005883a 	mov	r2,r18
    e630:	dfc00917 	ldw	ra,36(sp)
    e634:	df000817 	ldw	fp,32(sp)
    e638:	ddc00717 	ldw	r23,28(sp)
    e63c:	dd800617 	ldw	r22,24(sp)
    e640:	dd400517 	ldw	r21,20(sp)
    e644:	dd000417 	ldw	r20,16(sp)
    e648:	dcc00317 	ldw	r19,12(sp)
    e64c:	dc800217 	ldw	r18,8(sp)
    e650:	dc400117 	ldw	r17,4(sp)
    e654:	dc000017 	ldw	r16,0(sp)
    e658:	dec00a04 	addi	sp,sp,40
    e65c:	f800283a 	ret
    e660:	017fff04 	movi	r5,-4
    e664:	414a703a 	and	r5,r8,r5
    e668:	814d883a 	add	r6,r16,r5
    e66c:	30c01f16 	blt	r6,r3,e6ec <_realloc_r+0x22c>
    e670:	20800317 	ldw	r2,12(r4)
    e674:	20c00217 	ldw	r3,8(r4)
    e678:	a825883a 	mov	r18,r21
    e67c:	3021883a 	mov	r16,r6
    e680:	18800315 	stw	r2,12(r3)
    e684:	10c00215 	stw	r3,8(r2)
    e688:	003fdb06 	br	e5f8 <__alt_data_end+0xf000e5f8>
    e68c:	00800304 	movi	r2,12
    e690:	a0800015 	stw	r2,0(r20)
    e694:	0005883a 	mov	r2,zero
    e698:	003fe506 	br	e630 <__alt_data_end+0xf000e630>
    e69c:	98c00117 	ldw	r3,4(r19)
    e6a0:	9c4b883a 	add	r5,r19,r17
    e6a4:	11000054 	ori	r4,r2,1
    e6a8:	18c0004c 	andi	r3,r3,1
    e6ac:	1c62b03a 	or	r17,r3,r17
    e6b0:	9c400115 	stw	r17,4(r19)
    e6b4:	29000115 	stw	r4,4(r5)
    e6b8:	2885883a 	add	r2,r5,r2
    e6bc:	10c00117 	ldw	r3,4(r2)
    e6c0:	29400204 	addi	r5,r5,8
    e6c4:	a009883a 	mov	r4,r20
    e6c8:	18c00054 	ori	r3,r3,1
    e6cc:	10c00115 	stw	r3,4(r2)
    e6d0:	000be8c0 	call	be8c <_free_r>
    e6d4:	003fd306 	br	e624 <__alt_data_end+0xf000e624>
    e6d8:	017fff04 	movi	r5,-4
    e6dc:	414a703a 	and	r5,r8,r5
    e6e0:	89800404 	addi	r6,r17,16
    e6e4:	8151883a 	add	r8,r16,r5
    e6e8:	4180590e 	bge	r8,r6,e850 <_realloc_r+0x390>
    e6ec:	1080004c 	andi	r2,r2,1
    e6f0:	103f9e1e 	bne	r2,zero,e56c <__alt_data_end+0xf000e56c>
    e6f4:	adbffe17 	ldw	r22,-8(r21)
    e6f8:	00bfff04 	movi	r2,-4
    e6fc:	9dadc83a 	sub	r22,r19,r22
    e700:	b1800117 	ldw	r6,4(r22)
    e704:	3084703a 	and	r2,r6,r2
    e708:	20002026 	beq	r4,zero,e78c <_realloc_r+0x2cc>
    e70c:	80af883a 	add	r23,r16,r2
    e710:	b96f883a 	add	r23,r23,r5
    e714:	21c05f26 	beq	r4,r7,e894 <_realloc_r+0x3d4>
    e718:	b8c01c16 	blt	r23,r3,e78c <_realloc_r+0x2cc>
    e71c:	20800317 	ldw	r2,12(r4)
    e720:	20c00217 	ldw	r3,8(r4)
    e724:	81bfff04 	addi	r6,r16,-4
    e728:	01000904 	movi	r4,36
    e72c:	18800315 	stw	r2,12(r3)
    e730:	10c00215 	stw	r3,8(r2)
    e734:	b0c00217 	ldw	r3,8(r22)
    e738:	b0800317 	ldw	r2,12(r22)
    e73c:	b4800204 	addi	r18,r22,8
    e740:	18800315 	stw	r2,12(r3)
    e744:	10c00215 	stw	r3,8(r2)
    e748:	21801b36 	bltu	r4,r6,e7b8 <_realloc_r+0x2f8>
    e74c:	008004c4 	movi	r2,19
    e750:	1180352e 	bgeu	r2,r6,e828 <_realloc_r+0x368>
    e754:	a8800017 	ldw	r2,0(r21)
    e758:	b0800215 	stw	r2,8(r22)
    e75c:	a8800117 	ldw	r2,4(r21)
    e760:	b0800315 	stw	r2,12(r22)
    e764:	008006c4 	movi	r2,27
    e768:	11807f36 	bltu	r2,r6,e968 <_realloc_r+0x4a8>
    e76c:	b0800404 	addi	r2,r22,16
    e770:	ad400204 	addi	r21,r21,8
    e774:	00002d06 	br	e82c <_realloc_r+0x36c>
    e778:	adbffe17 	ldw	r22,-8(r21)
    e77c:	00bfff04 	movi	r2,-4
    e780:	9dadc83a 	sub	r22,r19,r22
    e784:	b1000117 	ldw	r4,4(r22)
    e788:	2084703a 	and	r2,r4,r2
    e78c:	b03f7726 	beq	r22,zero,e56c <__alt_data_end+0xf000e56c>
    e790:	80af883a 	add	r23,r16,r2
    e794:	b8ff7516 	blt	r23,r3,e56c <__alt_data_end+0xf000e56c>
    e798:	b0800317 	ldw	r2,12(r22)
    e79c:	b0c00217 	ldw	r3,8(r22)
    e7a0:	81bfff04 	addi	r6,r16,-4
    e7a4:	01000904 	movi	r4,36
    e7a8:	18800315 	stw	r2,12(r3)
    e7ac:	10c00215 	stw	r3,8(r2)
    e7b0:	b4800204 	addi	r18,r22,8
    e7b4:	21bfe52e 	bgeu	r4,r6,e74c <__alt_data_end+0xf000e74c>
    e7b8:	a80b883a 	mov	r5,r21
    e7bc:	9009883a 	mov	r4,r18
    e7c0:	000d3680 	call	d368 <memmove>
    e7c4:	b821883a 	mov	r16,r23
    e7c8:	b027883a 	mov	r19,r22
    e7cc:	003f8a06 	br	e5f8 <__alt_data_end+0xf000e5f8>
    e7d0:	300b883a 	mov	r5,r6
    e7d4:	dfc00917 	ldw	ra,36(sp)
    e7d8:	df000817 	ldw	fp,32(sp)
    e7dc:	ddc00717 	ldw	r23,28(sp)
    e7e0:	dd800617 	ldw	r22,24(sp)
    e7e4:	dd400517 	ldw	r21,20(sp)
    e7e8:	dd000417 	ldw	r20,16(sp)
    e7ec:	dcc00317 	ldw	r19,12(sp)
    e7f0:	dc800217 	ldw	r18,8(sp)
    e7f4:	dc400117 	ldw	r17,4(sp)
    e7f8:	dc000017 	ldw	r16,0(sp)
    e7fc:	dec00a04 	addi	sp,sp,40
    e800:	000ca781 	jmpi	ca78 <_malloc_r>
    e804:	a8c00017 	ldw	r3,0(r21)
    e808:	90c00015 	stw	r3,0(r18)
    e80c:	a8c00117 	ldw	r3,4(r21)
    e810:	90c00115 	stw	r3,4(r18)
    e814:	00c006c4 	movi	r3,27
    e818:	19804536 	bltu	r3,r6,e930 <_realloc_r+0x470>
    e81c:	90800204 	addi	r2,r18,8
    e820:	a8c00204 	addi	r3,r21,8
    e824:	003f6306 	br	e5b4 <__alt_data_end+0xf000e5b4>
    e828:	9005883a 	mov	r2,r18
    e82c:	a8c00017 	ldw	r3,0(r21)
    e830:	b821883a 	mov	r16,r23
    e834:	b027883a 	mov	r19,r22
    e838:	10c00015 	stw	r3,0(r2)
    e83c:	a8c00117 	ldw	r3,4(r21)
    e840:	10c00115 	stw	r3,4(r2)
    e844:	a8c00217 	ldw	r3,8(r21)
    e848:	10c00215 	stw	r3,8(r2)
    e84c:	003f6a06 	br	e5f8 <__alt_data_end+0xf000e5f8>
    e850:	9c67883a 	add	r19,r19,r17
    e854:	4445c83a 	sub	r2,r8,r17
    e858:	e4c00215 	stw	r19,8(fp)
    e85c:	10800054 	ori	r2,r2,1
    e860:	98800115 	stw	r2,4(r19)
    e864:	a8bfff17 	ldw	r2,-4(r21)
    e868:	a009883a 	mov	r4,r20
    e86c:	1080004c 	andi	r2,r2,1
    e870:	1462b03a 	or	r17,r2,r17
    e874:	ac7fff15 	stw	r17,-4(r21)
    e878:	00138240 	call	13824 <__malloc_unlock>
    e87c:	a805883a 	mov	r2,r21
    e880:	003f6b06 	br	e630 <__alt_data_end+0xf000e630>
    e884:	a80b883a 	mov	r5,r21
    e888:	9009883a 	mov	r4,r18
    e88c:	000d3680 	call	d368 <memmove>
    e890:	003f4e06 	br	e5cc <__alt_data_end+0xf000e5cc>
    e894:	89000404 	addi	r4,r17,16
    e898:	b93fbc16 	blt	r23,r4,e78c <__alt_data_end+0xf000e78c>
    e89c:	b0800317 	ldw	r2,12(r22)
    e8a0:	b0c00217 	ldw	r3,8(r22)
    e8a4:	81bfff04 	addi	r6,r16,-4
    e8a8:	01000904 	movi	r4,36
    e8ac:	18800315 	stw	r2,12(r3)
    e8b0:	10c00215 	stw	r3,8(r2)
    e8b4:	b4800204 	addi	r18,r22,8
    e8b8:	21804336 	bltu	r4,r6,e9c8 <_realloc_r+0x508>
    e8bc:	008004c4 	movi	r2,19
    e8c0:	11803f2e 	bgeu	r2,r6,e9c0 <_realloc_r+0x500>
    e8c4:	a8800017 	ldw	r2,0(r21)
    e8c8:	b0800215 	stw	r2,8(r22)
    e8cc:	a8800117 	ldw	r2,4(r21)
    e8d0:	b0800315 	stw	r2,12(r22)
    e8d4:	008006c4 	movi	r2,27
    e8d8:	11803f36 	bltu	r2,r6,e9d8 <_realloc_r+0x518>
    e8dc:	b0800404 	addi	r2,r22,16
    e8e0:	ad400204 	addi	r21,r21,8
    e8e4:	a8c00017 	ldw	r3,0(r21)
    e8e8:	10c00015 	stw	r3,0(r2)
    e8ec:	a8c00117 	ldw	r3,4(r21)
    e8f0:	10c00115 	stw	r3,4(r2)
    e8f4:	a8c00217 	ldw	r3,8(r21)
    e8f8:	10c00215 	stw	r3,8(r2)
    e8fc:	b447883a 	add	r3,r22,r17
    e900:	bc45c83a 	sub	r2,r23,r17
    e904:	e0c00215 	stw	r3,8(fp)
    e908:	10800054 	ori	r2,r2,1
    e90c:	18800115 	stw	r2,4(r3)
    e910:	b0800117 	ldw	r2,4(r22)
    e914:	a009883a 	mov	r4,r20
    e918:	1080004c 	andi	r2,r2,1
    e91c:	1462b03a 	or	r17,r2,r17
    e920:	b4400115 	stw	r17,4(r22)
    e924:	00138240 	call	13824 <__malloc_unlock>
    e928:	9005883a 	mov	r2,r18
    e92c:	003f4006 	br	e630 <__alt_data_end+0xf000e630>
    e930:	a8c00217 	ldw	r3,8(r21)
    e934:	90c00215 	stw	r3,8(r18)
    e938:	a8c00317 	ldw	r3,12(r21)
    e93c:	90c00315 	stw	r3,12(r18)
    e940:	30801126 	beq	r6,r2,e988 <_realloc_r+0x4c8>
    e944:	90800404 	addi	r2,r18,16
    e948:	a8c00404 	addi	r3,r21,16
    e94c:	003f1906 	br	e5b4 <__alt_data_end+0xf000e5b4>
    e950:	90ffff17 	ldw	r3,-4(r18)
    e954:	00bfff04 	movi	r2,-4
    e958:	a825883a 	mov	r18,r21
    e95c:	1884703a 	and	r2,r3,r2
    e960:	80a1883a 	add	r16,r16,r2
    e964:	003f2406 	br	e5f8 <__alt_data_end+0xf000e5f8>
    e968:	a8800217 	ldw	r2,8(r21)
    e96c:	b0800415 	stw	r2,16(r22)
    e970:	a8800317 	ldw	r2,12(r21)
    e974:	b0800515 	stw	r2,20(r22)
    e978:	31000a26 	beq	r6,r4,e9a4 <_realloc_r+0x4e4>
    e97c:	b0800604 	addi	r2,r22,24
    e980:	ad400404 	addi	r21,r21,16
    e984:	003fa906 	br	e82c <__alt_data_end+0xf000e82c>
    e988:	a9000417 	ldw	r4,16(r21)
    e98c:	90800604 	addi	r2,r18,24
    e990:	a8c00604 	addi	r3,r21,24
    e994:	91000415 	stw	r4,16(r18)
    e998:	a9000517 	ldw	r4,20(r21)
    e99c:	91000515 	stw	r4,20(r18)
    e9a0:	003f0406 	br	e5b4 <__alt_data_end+0xf000e5b4>
    e9a4:	a8c00417 	ldw	r3,16(r21)
    e9a8:	ad400604 	addi	r21,r21,24
    e9ac:	b0800804 	addi	r2,r22,32
    e9b0:	b0c00615 	stw	r3,24(r22)
    e9b4:	a8ffff17 	ldw	r3,-4(r21)
    e9b8:	b0c00715 	stw	r3,28(r22)
    e9bc:	003f9b06 	br	e82c <__alt_data_end+0xf000e82c>
    e9c0:	9005883a 	mov	r2,r18
    e9c4:	003fc706 	br	e8e4 <__alt_data_end+0xf000e8e4>
    e9c8:	a80b883a 	mov	r5,r21
    e9cc:	9009883a 	mov	r4,r18
    e9d0:	000d3680 	call	d368 <memmove>
    e9d4:	003fc906 	br	e8fc <__alt_data_end+0xf000e8fc>
    e9d8:	a8800217 	ldw	r2,8(r21)
    e9dc:	b0800415 	stw	r2,16(r22)
    e9e0:	a8800317 	ldw	r2,12(r21)
    e9e4:	b0800515 	stw	r2,20(r22)
    e9e8:	31000726 	beq	r6,r4,ea08 <_realloc_r+0x548>
    e9ec:	b0800604 	addi	r2,r22,24
    e9f0:	ad400404 	addi	r21,r21,16
    e9f4:	003fbb06 	br	e8e4 <__alt_data_end+0xf000e8e4>
    e9f8:	a009883a 	mov	r4,r20
    e9fc:	00138240 	call	13824 <__malloc_unlock>
    ea00:	0005883a 	mov	r2,zero
    ea04:	003f0a06 	br	e630 <__alt_data_end+0xf000e630>
    ea08:	a8c00417 	ldw	r3,16(r21)
    ea0c:	ad400604 	addi	r21,r21,24
    ea10:	b0800804 	addi	r2,r22,32
    ea14:	b0c00615 	stw	r3,24(r22)
    ea18:	a8ffff17 	ldw	r3,-4(r21)
    ea1c:	b0c00715 	stw	r3,28(r22)
    ea20:	003fb006 	br	e8e4 <__alt_data_end+0xf000e8e4>

0000ea24 <__fpclassifyd>:
    ea24:	00a00034 	movhi	r2,32768
    ea28:	10bfffc4 	addi	r2,r2,-1
    ea2c:	2884703a 	and	r2,r5,r2
    ea30:	10000726 	beq	r2,zero,ea50 <__fpclassifyd+0x2c>
    ea34:	00fffc34 	movhi	r3,65520
    ea38:	019ff834 	movhi	r6,32736
    ea3c:	28c7883a 	add	r3,r5,r3
    ea40:	31bfffc4 	addi	r6,r6,-1
    ea44:	30c00536 	bltu	r6,r3,ea5c <__fpclassifyd+0x38>
    ea48:	00800104 	movi	r2,4
    ea4c:	f800283a 	ret
    ea50:	2000021e 	bne	r4,zero,ea5c <__fpclassifyd+0x38>
    ea54:	00800084 	movi	r2,2
    ea58:	f800283a 	ret
    ea5c:	00dffc34 	movhi	r3,32752
    ea60:	019ff834 	movhi	r6,32736
    ea64:	28cb883a 	add	r5,r5,r3
    ea68:	31bfffc4 	addi	r6,r6,-1
    ea6c:	317ff62e 	bgeu	r6,r5,ea48 <__alt_data_end+0xf000ea48>
    ea70:	01400434 	movhi	r5,16
    ea74:	297fffc4 	addi	r5,r5,-1
    ea78:	28800236 	bltu	r5,r2,ea84 <__fpclassifyd+0x60>
    ea7c:	008000c4 	movi	r2,3
    ea80:	f800283a 	ret
    ea84:	10c00226 	beq	r2,r3,ea90 <__fpclassifyd+0x6c>
    ea88:	0005883a 	mov	r2,zero
    ea8c:	f800283a 	ret
    ea90:	2005003a 	cmpeq	r2,r4,zero
    ea94:	f800283a 	ret

0000ea98 <_sbrk_r>:
    ea98:	defffd04 	addi	sp,sp,-12
    ea9c:	dc000015 	stw	r16,0(sp)
    eaa0:	04020034 	movhi	r16,2048
    eaa4:	dc400115 	stw	r17,4(sp)
    eaa8:	840afa04 	addi	r16,r16,11240
    eaac:	2023883a 	mov	r17,r4
    eab0:	2809883a 	mov	r4,r5
    eab4:	dfc00215 	stw	ra,8(sp)
    eab8:	80000015 	stw	zero,0(r16)
    eabc:	00139e40 	call	139e4 <sbrk>
    eac0:	00ffffc4 	movi	r3,-1
    eac4:	10c00526 	beq	r2,r3,eadc <_sbrk_r+0x44>
    eac8:	dfc00217 	ldw	ra,8(sp)
    eacc:	dc400117 	ldw	r17,4(sp)
    ead0:	dc000017 	ldw	r16,0(sp)
    ead4:	dec00304 	addi	sp,sp,12
    ead8:	f800283a 	ret
    eadc:	80c00017 	ldw	r3,0(r16)
    eae0:	183ff926 	beq	r3,zero,eac8 <__alt_data_end+0xf000eac8>
    eae4:	88c00015 	stw	r3,0(r17)
    eae8:	003ff706 	br	eac8 <__alt_data_end+0xf000eac8>

0000eaec <__sread>:
    eaec:	defffe04 	addi	sp,sp,-8
    eaf0:	dc000015 	stw	r16,0(sp)
    eaf4:	2821883a 	mov	r16,r5
    eaf8:	2940038f 	ldh	r5,14(r5)
    eafc:	dfc00115 	stw	ra,4(sp)
    eb00:	00108e00 	call	108e0 <_read_r>
    eb04:	10000716 	blt	r2,zero,eb24 <__sread+0x38>
    eb08:	80c01417 	ldw	r3,80(r16)
    eb0c:	1887883a 	add	r3,r3,r2
    eb10:	80c01415 	stw	r3,80(r16)
    eb14:	dfc00117 	ldw	ra,4(sp)
    eb18:	dc000017 	ldw	r16,0(sp)
    eb1c:	dec00204 	addi	sp,sp,8
    eb20:	f800283a 	ret
    eb24:	80c0030b 	ldhu	r3,12(r16)
    eb28:	18fbffcc 	andi	r3,r3,61439
    eb2c:	80c0030d 	sth	r3,12(r16)
    eb30:	dfc00117 	ldw	ra,4(sp)
    eb34:	dc000017 	ldw	r16,0(sp)
    eb38:	dec00204 	addi	sp,sp,8
    eb3c:	f800283a 	ret

0000eb40 <__seofread>:
    eb40:	0005883a 	mov	r2,zero
    eb44:	f800283a 	ret

0000eb48 <__swrite>:
    eb48:	2880030b 	ldhu	r2,12(r5)
    eb4c:	defffb04 	addi	sp,sp,-20
    eb50:	dcc00315 	stw	r19,12(sp)
    eb54:	dc800215 	stw	r18,8(sp)
    eb58:	dc400115 	stw	r17,4(sp)
    eb5c:	dc000015 	stw	r16,0(sp)
    eb60:	dfc00415 	stw	ra,16(sp)
    eb64:	10c0400c 	andi	r3,r2,256
    eb68:	2821883a 	mov	r16,r5
    eb6c:	2023883a 	mov	r17,r4
    eb70:	3025883a 	mov	r18,r6
    eb74:	3827883a 	mov	r19,r7
    eb78:	18000526 	beq	r3,zero,eb90 <__swrite+0x48>
    eb7c:	2940038f 	ldh	r5,14(r5)
    eb80:	01c00084 	movi	r7,2
    eb84:	000d883a 	mov	r6,zero
    eb88:	00108800 	call	10880 <_lseek_r>
    eb8c:	8080030b 	ldhu	r2,12(r16)
    eb90:	8140038f 	ldh	r5,14(r16)
    eb94:	10bbffcc 	andi	r2,r2,61439
    eb98:	980f883a 	mov	r7,r19
    eb9c:	900d883a 	mov	r6,r18
    eba0:	8809883a 	mov	r4,r17
    eba4:	8080030d 	sth	r2,12(r16)
    eba8:	dfc00417 	ldw	ra,16(sp)
    ebac:	dcc00317 	ldw	r19,12(sp)
    ebb0:	dc800217 	ldw	r18,8(sp)
    ebb4:	dc400117 	ldw	r17,4(sp)
    ebb8:	dc000017 	ldw	r16,0(sp)
    ebbc:	dec00504 	addi	sp,sp,20
    ebc0:	001034c1 	jmpi	1034c <_write_r>

0000ebc4 <__sseek>:
    ebc4:	defffe04 	addi	sp,sp,-8
    ebc8:	dc000015 	stw	r16,0(sp)
    ebcc:	2821883a 	mov	r16,r5
    ebd0:	2940038f 	ldh	r5,14(r5)
    ebd4:	dfc00115 	stw	ra,4(sp)
    ebd8:	00108800 	call	10880 <_lseek_r>
    ebdc:	00ffffc4 	movi	r3,-1
    ebe0:	10c00826 	beq	r2,r3,ec04 <__sseek+0x40>
    ebe4:	80c0030b 	ldhu	r3,12(r16)
    ebe8:	80801415 	stw	r2,80(r16)
    ebec:	18c40014 	ori	r3,r3,4096
    ebf0:	80c0030d 	sth	r3,12(r16)
    ebf4:	dfc00117 	ldw	ra,4(sp)
    ebf8:	dc000017 	ldw	r16,0(sp)
    ebfc:	dec00204 	addi	sp,sp,8
    ec00:	f800283a 	ret
    ec04:	80c0030b 	ldhu	r3,12(r16)
    ec08:	18fbffcc 	andi	r3,r3,61439
    ec0c:	80c0030d 	sth	r3,12(r16)
    ec10:	dfc00117 	ldw	ra,4(sp)
    ec14:	dc000017 	ldw	r16,0(sp)
    ec18:	dec00204 	addi	sp,sp,8
    ec1c:	f800283a 	ret

0000ec20 <__sclose>:
    ec20:	2940038f 	ldh	r5,14(r5)
    ec24:	00103ac1 	jmpi	103ac <_close_r>

0000ec28 <strcmp>:
    ec28:	2144b03a 	or	r2,r4,r5
    ec2c:	108000cc 	andi	r2,r2,3
    ec30:	1000171e 	bne	r2,zero,ec90 <strcmp+0x68>
    ec34:	20800017 	ldw	r2,0(r4)
    ec38:	28c00017 	ldw	r3,0(r5)
    ec3c:	10c0141e 	bne	r2,r3,ec90 <strcmp+0x68>
    ec40:	027fbff4 	movhi	r9,65279
    ec44:	4a7fbfc4 	addi	r9,r9,-257
    ec48:	0086303a 	nor	r3,zero,r2
    ec4c:	02202074 	movhi	r8,32897
    ec50:	1245883a 	add	r2,r2,r9
    ec54:	42202004 	addi	r8,r8,-32640
    ec58:	10c4703a 	and	r2,r2,r3
    ec5c:	1204703a 	and	r2,r2,r8
    ec60:	10000226 	beq	r2,zero,ec6c <strcmp+0x44>
    ec64:	00002306 	br	ecf4 <strcmp+0xcc>
    ec68:	1000221e 	bne	r2,zero,ecf4 <strcmp+0xcc>
    ec6c:	21000104 	addi	r4,r4,4
    ec70:	20c00017 	ldw	r3,0(r4)
    ec74:	29400104 	addi	r5,r5,4
    ec78:	29800017 	ldw	r6,0(r5)
    ec7c:	1a4f883a 	add	r7,r3,r9
    ec80:	00c4303a 	nor	r2,zero,r3
    ec84:	3884703a 	and	r2,r7,r2
    ec88:	1204703a 	and	r2,r2,r8
    ec8c:	19bff626 	beq	r3,r6,ec68 <__alt_data_end+0xf000ec68>
    ec90:	20800003 	ldbu	r2,0(r4)
    ec94:	10c03fcc 	andi	r3,r2,255
    ec98:	18c0201c 	xori	r3,r3,128
    ec9c:	18ffe004 	addi	r3,r3,-128
    eca0:	18000c26 	beq	r3,zero,ecd4 <strcmp+0xac>
    eca4:	29800007 	ldb	r6,0(r5)
    eca8:	19800326 	beq	r3,r6,ecb8 <strcmp+0x90>
    ecac:	00001306 	br	ecfc <strcmp+0xd4>
    ecb0:	29800007 	ldb	r6,0(r5)
    ecb4:	11800b1e 	bne	r2,r6,ece4 <strcmp+0xbc>
    ecb8:	21000044 	addi	r4,r4,1
    ecbc:	20c00003 	ldbu	r3,0(r4)
    ecc0:	29400044 	addi	r5,r5,1
    ecc4:	18803fcc 	andi	r2,r3,255
    ecc8:	1080201c 	xori	r2,r2,128
    eccc:	10bfe004 	addi	r2,r2,-128
    ecd0:	103ff71e 	bne	r2,zero,ecb0 <__alt_data_end+0xf000ecb0>
    ecd4:	0007883a 	mov	r3,zero
    ecd8:	28800003 	ldbu	r2,0(r5)
    ecdc:	1885c83a 	sub	r2,r3,r2
    ece0:	f800283a 	ret
    ece4:	28800003 	ldbu	r2,0(r5)
    ece8:	18c03fcc 	andi	r3,r3,255
    ecec:	1885c83a 	sub	r2,r3,r2
    ecf0:	f800283a 	ret
    ecf4:	0005883a 	mov	r2,zero
    ecf8:	f800283a 	ret
    ecfc:	10c03fcc 	andi	r3,r2,255
    ed00:	003ff506 	br	ecd8 <__alt_data_end+0xf000ecd8>

0000ed04 <__sprint_r.part.0>:
    ed04:	28801917 	ldw	r2,100(r5)
    ed08:	defff604 	addi	sp,sp,-40
    ed0c:	dd400515 	stw	r21,20(sp)
    ed10:	dfc00915 	stw	ra,36(sp)
    ed14:	df000815 	stw	fp,32(sp)
    ed18:	ddc00715 	stw	r23,28(sp)
    ed1c:	dd800615 	stw	r22,24(sp)
    ed20:	dd000415 	stw	r20,16(sp)
    ed24:	dcc00315 	stw	r19,12(sp)
    ed28:	dc800215 	stw	r18,8(sp)
    ed2c:	dc400115 	stw	r17,4(sp)
    ed30:	dc000015 	stw	r16,0(sp)
    ed34:	1088000c 	andi	r2,r2,8192
    ed38:	302b883a 	mov	r21,r6
    ed3c:	10002e26 	beq	r2,zero,edf8 <__sprint_r.part.0+0xf4>
    ed40:	30800217 	ldw	r2,8(r6)
    ed44:	35800017 	ldw	r22,0(r6)
    ed48:	10002926 	beq	r2,zero,edf0 <__sprint_r.part.0+0xec>
    ed4c:	2827883a 	mov	r19,r5
    ed50:	2029883a 	mov	r20,r4
    ed54:	b5c00104 	addi	r23,r22,4
    ed58:	04bfffc4 	movi	r18,-1
    ed5c:	bc400017 	ldw	r17,0(r23)
    ed60:	b4000017 	ldw	r16,0(r22)
    ed64:	0039883a 	mov	fp,zero
    ed68:	8822d0ba 	srli	r17,r17,2
    ed6c:	8800031e 	bne	r17,zero,ed7c <__sprint_r.part.0+0x78>
    ed70:	00001806 	br	edd4 <__sprint_r.part.0+0xd0>
    ed74:	84000104 	addi	r16,r16,4
    ed78:	8f001526 	beq	r17,fp,edd0 <__sprint_r.part.0+0xcc>
    ed7c:	81400017 	ldw	r5,0(r16)
    ed80:	980d883a 	mov	r6,r19
    ed84:	a009883a 	mov	r4,r20
    ed88:	001072c0 	call	1072c <_fputwc_r>
    ed8c:	e7000044 	addi	fp,fp,1
    ed90:	14bff81e 	bne	r2,r18,ed74 <__alt_data_end+0xf000ed74>
    ed94:	9005883a 	mov	r2,r18
    ed98:	a8000215 	stw	zero,8(r21)
    ed9c:	a8000115 	stw	zero,4(r21)
    eda0:	dfc00917 	ldw	ra,36(sp)
    eda4:	df000817 	ldw	fp,32(sp)
    eda8:	ddc00717 	ldw	r23,28(sp)
    edac:	dd800617 	ldw	r22,24(sp)
    edb0:	dd400517 	ldw	r21,20(sp)
    edb4:	dd000417 	ldw	r20,16(sp)
    edb8:	dcc00317 	ldw	r19,12(sp)
    edbc:	dc800217 	ldw	r18,8(sp)
    edc0:	dc400117 	ldw	r17,4(sp)
    edc4:	dc000017 	ldw	r16,0(sp)
    edc8:	dec00a04 	addi	sp,sp,40
    edcc:	f800283a 	ret
    edd0:	a8800217 	ldw	r2,8(r21)
    edd4:	8c63883a 	add	r17,r17,r17
    edd8:	8c63883a 	add	r17,r17,r17
    eddc:	1445c83a 	sub	r2,r2,r17
    ede0:	a8800215 	stw	r2,8(r21)
    ede4:	b5800204 	addi	r22,r22,8
    ede8:	bdc00204 	addi	r23,r23,8
    edec:	103fdb1e 	bne	r2,zero,ed5c <__alt_data_end+0xf000ed5c>
    edf0:	0005883a 	mov	r2,zero
    edf4:	003fe806 	br	ed98 <__alt_data_end+0xf000ed98>
    edf8:	000c19c0 	call	c19c <__sfvwrite_r>
    edfc:	003fe606 	br	ed98 <__alt_data_end+0xf000ed98>

0000ee00 <__sprint_r>:
    ee00:	30c00217 	ldw	r3,8(r6)
    ee04:	18000126 	beq	r3,zero,ee0c <__sprint_r+0xc>
    ee08:	000ed041 	jmpi	ed04 <__sprint_r.part.0>
    ee0c:	30000115 	stw	zero,4(r6)
    ee10:	0005883a 	mov	r2,zero
    ee14:	f800283a 	ret

0000ee18 <___vfiprintf_internal_r>:
    ee18:	deffc904 	addi	sp,sp,-220
    ee1c:	df003515 	stw	fp,212(sp)
    ee20:	dd003115 	stw	r20,196(sp)
    ee24:	dfc03615 	stw	ra,216(sp)
    ee28:	ddc03415 	stw	r23,208(sp)
    ee2c:	dd803315 	stw	r22,204(sp)
    ee30:	dd403215 	stw	r21,200(sp)
    ee34:	dcc03015 	stw	r19,192(sp)
    ee38:	dc802f15 	stw	r18,188(sp)
    ee3c:	dc402e15 	stw	r17,184(sp)
    ee40:	dc002d15 	stw	r16,180(sp)
    ee44:	d9002015 	stw	r4,128(sp)
    ee48:	d9c02215 	stw	r7,136(sp)
    ee4c:	2829883a 	mov	r20,r5
    ee50:	3039883a 	mov	fp,r6
    ee54:	20000226 	beq	r4,zero,ee60 <___vfiprintf_internal_r+0x48>
    ee58:	20800e17 	ldw	r2,56(r4)
    ee5c:	1000cf26 	beq	r2,zero,f19c <___vfiprintf_internal_r+0x384>
    ee60:	a080030b 	ldhu	r2,12(r20)
    ee64:	10c8000c 	andi	r3,r2,8192
    ee68:	1800061e 	bne	r3,zero,ee84 <___vfiprintf_internal_r+0x6c>
    ee6c:	a1001917 	ldw	r4,100(r20)
    ee70:	00f7ffc4 	movi	r3,-8193
    ee74:	10880014 	ori	r2,r2,8192
    ee78:	20c6703a 	and	r3,r4,r3
    ee7c:	a080030d 	sth	r2,12(r20)
    ee80:	a0c01915 	stw	r3,100(r20)
    ee84:	10c0020c 	andi	r3,r2,8
    ee88:	1800a926 	beq	r3,zero,f130 <___vfiprintf_internal_r+0x318>
    ee8c:	a0c00417 	ldw	r3,16(r20)
    ee90:	1800a726 	beq	r3,zero,f130 <___vfiprintf_internal_r+0x318>
    ee94:	1080068c 	andi	r2,r2,26
    ee98:	00c00284 	movi	r3,10
    ee9c:	10c0ac26 	beq	r2,r3,f150 <___vfiprintf_internal_r+0x338>
    eea0:	da801a04 	addi	r10,sp,104
    eea4:	da801e15 	stw	r10,120(sp)
    eea8:	d8801e17 	ldw	r2,120(sp)
    eeac:	da8019c4 	addi	r10,sp,103
    eeb0:	05820034 	movhi	r22,2048
    eeb4:	05c20034 	movhi	r23,2048
    eeb8:	da801f15 	stw	r10,124(sp)
    eebc:	1295c83a 	sub	r10,r2,r10
    eec0:	b580fc04 	addi	r22,r22,1008
    eec4:	bdc0f804 	addi	r23,r23,992
    eec8:	dec01a15 	stw	sp,104(sp)
    eecc:	d8001c15 	stw	zero,112(sp)
    eed0:	d8001b15 	stw	zero,108(sp)
    eed4:	d8002615 	stw	zero,152(sp)
    eed8:	d8002315 	stw	zero,140(sp)
    eedc:	da802715 	stw	r10,156(sp)
    eee0:	d811883a 	mov	r8,sp
    eee4:	dd002115 	stw	r20,132(sp)
    eee8:	e021883a 	mov	r16,fp
    eeec:	80800007 	ldb	r2,0(r16)
    eef0:	1003ea26 	beq	r2,zero,fe9c <___vfiprintf_internal_r+0x1084>
    eef4:	00c00944 	movi	r3,37
    eef8:	8025883a 	mov	r18,r16
    eefc:	10c0021e 	bne	r2,r3,ef08 <___vfiprintf_internal_r+0xf0>
    ef00:	00001606 	br	ef5c <___vfiprintf_internal_r+0x144>
    ef04:	10c00326 	beq	r2,r3,ef14 <___vfiprintf_internal_r+0xfc>
    ef08:	94800044 	addi	r18,r18,1
    ef0c:	90800007 	ldb	r2,0(r18)
    ef10:	103ffc1e 	bne	r2,zero,ef04 <__alt_data_end+0xf000ef04>
    ef14:	9423c83a 	sub	r17,r18,r16
    ef18:	88001026 	beq	r17,zero,ef5c <___vfiprintf_internal_r+0x144>
    ef1c:	d8c01c17 	ldw	r3,112(sp)
    ef20:	d8801b17 	ldw	r2,108(sp)
    ef24:	44000015 	stw	r16,0(r8)
    ef28:	88c7883a 	add	r3,r17,r3
    ef2c:	10800044 	addi	r2,r2,1
    ef30:	44400115 	stw	r17,4(r8)
    ef34:	d8c01c15 	stw	r3,112(sp)
    ef38:	d8801b15 	stw	r2,108(sp)
    ef3c:	010001c4 	movi	r4,7
    ef40:	2080760e 	bge	r4,r2,f11c <___vfiprintf_internal_r+0x304>
    ef44:	1803821e 	bne	r3,zero,fd50 <___vfiprintf_internal_r+0xf38>
    ef48:	da802317 	ldw	r10,140(sp)
    ef4c:	d8001b15 	stw	zero,108(sp)
    ef50:	d811883a 	mov	r8,sp
    ef54:	5455883a 	add	r10,r10,r17
    ef58:	da802315 	stw	r10,140(sp)
    ef5c:	90800007 	ldb	r2,0(r18)
    ef60:	10044626 	beq	r2,zero,1007c <___vfiprintf_internal_r+0x1264>
    ef64:	90c00047 	ldb	r3,1(r18)
    ef68:	94000044 	addi	r16,r18,1
    ef6c:	d8001d85 	stb	zero,118(sp)
    ef70:	0009883a 	mov	r4,zero
    ef74:	000f883a 	mov	r7,zero
    ef78:	027fffc4 	movi	r9,-1
    ef7c:	0023883a 	mov	r17,zero
    ef80:	0029883a 	mov	r20,zero
    ef84:	01401604 	movi	r5,88
    ef88:	01800244 	movi	r6,9
    ef8c:	03400a84 	movi	r13,42
    ef90:	03001b04 	movi	r12,108
    ef94:	84000044 	addi	r16,r16,1
    ef98:	18bff804 	addi	r2,r3,-32
    ef9c:	28827336 	bltu	r5,r2,f96c <___vfiprintf_internal_r+0xb54>
    efa0:	100490ba 	slli	r2,r2,2
    efa4:	02800074 	movhi	r10,1
    efa8:	52bbee04 	addi	r10,r10,-4168
    efac:	1285883a 	add	r2,r2,r10
    efb0:	10800017 	ldw	r2,0(r2)
    efb4:	1000683a 	jmp	r2
    efb8:	0000f6a0 	cmpeqi	zero,zero,986
    efbc:	0000f96c 	andhi	zero,zero,997
    efc0:	0000f96c 	andhi	zero,zero,997
    efc4:	0000f6c0 	call	f6c <prvTestWaitCondition+0xc>
    efc8:	0000f96c 	andhi	zero,zero,997
    efcc:	0000f96c 	andhi	zero,zero,997
    efd0:	0000f96c 	andhi	zero,zero,997
    efd4:	0000f96c 	andhi	zero,zero,997
    efd8:	0000f96c 	andhi	zero,zero,997
    efdc:	0000f96c 	andhi	zero,zero,997
    efe0:	0000f8a8 	cmpgeui	zero,zero,994
    efe4:	0000f8c4 	movi	zero,995
    efe8:	0000f96c 	andhi	zero,zero,997
    efec:	0000f1ac 	andhi	zero,zero,966
    eff0:	0000f8d4 	movui	zero,995
    eff4:	0000f96c 	andhi	zero,zero,997
    eff8:	0000f6cc 	andi	zero,zero,987
    effc:	0000f6d8 	cmpnei	zero,zero,987
    f000:	0000f6d8 	cmpnei	zero,zero,987
    f004:	0000f6d8 	cmpnei	zero,zero,987
    f008:	0000f6d8 	cmpnei	zero,zero,987
    f00c:	0000f6d8 	cmpnei	zero,zero,987
    f010:	0000f6d8 	cmpnei	zero,zero,987
    f014:	0000f6d8 	cmpnei	zero,zero,987
    f018:	0000f6d8 	cmpnei	zero,zero,987
    f01c:	0000f6d8 	cmpnei	zero,zero,987
    f020:	0000f96c 	andhi	zero,zero,997
    f024:	0000f96c 	andhi	zero,zero,997
    f028:	0000f96c 	andhi	zero,zero,997
    f02c:	0000f96c 	andhi	zero,zero,997
    f030:	0000f96c 	andhi	zero,zero,997
    f034:	0000f96c 	andhi	zero,zero,997
    f038:	0000f96c 	andhi	zero,zero,997
    f03c:	0000f96c 	andhi	zero,zero,997
    f040:	0000f96c 	andhi	zero,zero,997
    f044:	0000f96c 	andhi	zero,zero,997
    f048:	0000f704 	movi	zero,988
    f04c:	0000f96c 	andhi	zero,zero,997
    f050:	0000f96c 	andhi	zero,zero,997
    f054:	0000f96c 	andhi	zero,zero,997
    f058:	0000f96c 	andhi	zero,zero,997
    f05c:	0000f96c 	andhi	zero,zero,997
    f060:	0000f96c 	andhi	zero,zero,997
    f064:	0000f96c 	andhi	zero,zero,997
    f068:	0000f96c 	andhi	zero,zero,997
    f06c:	0000f96c 	andhi	zero,zero,997
    f070:	0000f96c 	andhi	zero,zero,997
    f074:	0000f73c 	xorhi	zero,zero,988
    f078:	0000f96c 	andhi	zero,zero,997
    f07c:	0000f96c 	andhi	zero,zero,997
    f080:	0000f96c 	andhi	zero,zero,997
    f084:	0000f96c 	andhi	zero,zero,997
    f088:	0000f96c 	andhi	zero,zero,997
    f08c:	0000f794 	movui	zero,990
    f090:	0000f96c 	andhi	zero,zero,997
    f094:	0000f96c 	andhi	zero,zero,997
    f098:	0000f804 	movi	zero,992
    f09c:	0000f96c 	andhi	zero,zero,997
    f0a0:	0000f96c 	andhi	zero,zero,997
    f0a4:	0000f96c 	andhi	zero,zero,997
    f0a8:	0000f96c 	andhi	zero,zero,997
    f0ac:	0000f96c 	andhi	zero,zero,997
    f0b0:	0000f96c 	andhi	zero,zero,997
    f0b4:	0000f96c 	andhi	zero,zero,997
    f0b8:	0000f96c 	andhi	zero,zero,997
    f0bc:	0000f96c 	andhi	zero,zero,997
    f0c0:	0000f96c 	andhi	zero,zero,997
    f0c4:	0000f5b0 	cmpltui	zero,zero,982
    f0c8:	0000f5dc 	xori	zero,zero,983
    f0cc:	0000f96c 	andhi	zero,zero,997
    f0d0:	0000f96c 	andhi	zero,zero,997
    f0d4:	0000f96c 	andhi	zero,zero,997
    f0d8:	0000f914 	movui	zero,996
    f0dc:	0000f5dc 	xori	zero,zero,983
    f0e0:	0000f96c 	andhi	zero,zero,997
    f0e4:	0000f96c 	andhi	zero,zero,997
    f0e8:	0000f470 	cmpltui	zero,zero,977
    f0ec:	0000f96c 	andhi	zero,zero,997
    f0f0:	0000f480 	call	f48 <vEventGroupClearBitsCallback+0x24>
    f0f4:	0000f4bc 	xorhi	zero,zero,978
    f0f8:	0000f1b8 	rdprs	zero,zero,966
    f0fc:	0000f464 	muli	zero,zero,977
    f100:	0000f96c 	andhi	zero,zero,997
    f104:	0000f840 	call	f84 <prvTestWaitCondition+0x24>
    f108:	0000f96c 	andhi	zero,zero,997
    f10c:	0000f898 	cmpnei	zero,zero,994
    f110:	0000f96c 	andhi	zero,zero,997
    f114:	0000f96c 	andhi	zero,zero,997
    f118:	0000f55c 	xori	zero,zero,981
    f11c:	42000204 	addi	r8,r8,8
    f120:	da802317 	ldw	r10,140(sp)
    f124:	5455883a 	add	r10,r10,r17
    f128:	da802315 	stw	r10,140(sp)
    f12c:	003f8b06 	br	ef5c <__alt_data_end+0xf000ef5c>
    f130:	d9002017 	ldw	r4,128(sp)
    f134:	a00b883a 	mov	r5,r20
    f138:	0009d440 	call	9d44 <__swsetup_r>
    f13c:	1003b11e 	bne	r2,zero,10004 <___vfiprintf_internal_r+0x11ec>
    f140:	a080030b 	ldhu	r2,12(r20)
    f144:	00c00284 	movi	r3,10
    f148:	1080068c 	andi	r2,r2,26
    f14c:	10ff541e 	bne	r2,r3,eea0 <__alt_data_end+0xf000eea0>
    f150:	a080038f 	ldh	r2,14(r20)
    f154:	103f5216 	blt	r2,zero,eea0 <__alt_data_end+0xf000eea0>
    f158:	d9c02217 	ldw	r7,136(sp)
    f15c:	d9002017 	ldw	r4,128(sp)
    f160:	e00d883a 	mov	r6,fp
    f164:	a00b883a 	mov	r5,r20
    f168:	00102900 	call	10290 <__sbprintf>
    f16c:	dfc03617 	ldw	ra,216(sp)
    f170:	df003517 	ldw	fp,212(sp)
    f174:	ddc03417 	ldw	r23,208(sp)
    f178:	dd803317 	ldw	r22,204(sp)
    f17c:	dd403217 	ldw	r21,200(sp)
    f180:	dd003117 	ldw	r20,196(sp)
    f184:	dcc03017 	ldw	r19,192(sp)
    f188:	dc802f17 	ldw	r18,188(sp)
    f18c:	dc402e17 	ldw	r17,184(sp)
    f190:	dc002d17 	ldw	r16,180(sp)
    f194:	dec03704 	addi	sp,sp,220
    f198:	f800283a 	ret
    f19c:	000bd180 	call	bd18 <__sinit>
    f1a0:	003f2f06 	br	ee60 <__alt_data_end+0xf000ee60>
    f1a4:	0463c83a 	sub	r17,zero,r17
    f1a8:	d8802215 	stw	r2,136(sp)
    f1ac:	a5000114 	ori	r20,r20,4
    f1b0:	80c00007 	ldb	r3,0(r16)
    f1b4:	003f7706 	br	ef94 <__alt_data_end+0xf000ef94>
    f1b8:	00800c04 	movi	r2,48
    f1bc:	da802217 	ldw	r10,136(sp)
    f1c0:	d8801d05 	stb	r2,116(sp)
    f1c4:	00801e04 	movi	r2,120
    f1c8:	d8801d45 	stb	r2,117(sp)
    f1cc:	d8001d85 	stb	zero,118(sp)
    f1d0:	50c00104 	addi	r3,r10,4
    f1d4:	54800017 	ldw	r18,0(r10)
    f1d8:	0027883a 	mov	r19,zero
    f1dc:	a0800094 	ori	r2,r20,2
    f1e0:	48030b16 	blt	r9,zero,fe10 <___vfiprintf_internal_r+0xff8>
    f1e4:	00bfdfc4 	movi	r2,-129
    f1e8:	a096703a 	and	r11,r20,r2
    f1ec:	d8c02215 	stw	r3,136(sp)
    f1f0:	5d000094 	ori	r20,r11,2
    f1f4:	90032b1e 	bne	r18,zero,fea4 <___vfiprintf_internal_r+0x108c>
    f1f8:	00820034 	movhi	r2,2048
    f1fc:	10809704 	addi	r2,r2,604
    f200:	d8802615 	stw	r2,152(sp)
    f204:	0039883a 	mov	fp,zero
    f208:	48017b1e 	bne	r9,zero,f7f8 <___vfiprintf_internal_r+0x9e0>
    f20c:	0013883a 	mov	r9,zero
    f210:	0027883a 	mov	r19,zero
    f214:	dd401a04 	addi	r21,sp,104
    f218:	4825883a 	mov	r18,r9
    f21c:	4cc0010e 	bge	r9,r19,f224 <___vfiprintf_internal_r+0x40c>
    f220:	9825883a 	mov	r18,r19
    f224:	e7003fcc 	andi	fp,fp,255
    f228:	e700201c 	xori	fp,fp,128
    f22c:	e73fe004 	addi	fp,fp,-128
    f230:	e0000126 	beq	fp,zero,f238 <___vfiprintf_internal_r+0x420>
    f234:	94800044 	addi	r18,r18,1
    f238:	a380008c 	andi	r14,r20,2
    f23c:	70000126 	beq	r14,zero,f244 <___vfiprintf_internal_r+0x42c>
    f240:	94800084 	addi	r18,r18,2
    f244:	a700210c 	andi	fp,r20,132
    f248:	e001df1e 	bne	fp,zero,f9c8 <___vfiprintf_internal_r+0xbb0>
    f24c:	8c87c83a 	sub	r3,r17,r18
    f250:	00c1dd0e 	bge	zero,r3,f9c8 <___vfiprintf_internal_r+0xbb0>
    f254:	01c00404 	movi	r7,16
    f258:	d8801c17 	ldw	r2,112(sp)
    f25c:	38c3ad0e 	bge	r7,r3,10114 <___vfiprintf_internal_r+0x12fc>
    f260:	02820034 	movhi	r10,2048
    f264:	5280fc04 	addi	r10,r10,1008
    f268:	dc002915 	stw	r16,164(sp)
    f26c:	d9801b17 	ldw	r6,108(sp)
    f270:	da802415 	stw	r10,144(sp)
    f274:	03c001c4 	movi	r15,7
    f278:	da402515 	stw	r9,148(sp)
    f27c:	db802815 	stw	r14,160(sp)
    f280:	1821883a 	mov	r16,r3
    f284:	00000506 	br	f29c <___vfiprintf_internal_r+0x484>
    f288:	31400084 	addi	r5,r6,2
    f28c:	42000204 	addi	r8,r8,8
    f290:	200d883a 	mov	r6,r4
    f294:	843ffc04 	addi	r16,r16,-16
    f298:	3c000d0e 	bge	r7,r16,f2d0 <___vfiprintf_internal_r+0x4b8>
    f29c:	10800404 	addi	r2,r2,16
    f2a0:	31000044 	addi	r4,r6,1
    f2a4:	45800015 	stw	r22,0(r8)
    f2a8:	41c00115 	stw	r7,4(r8)
    f2ac:	d8801c15 	stw	r2,112(sp)
    f2b0:	d9001b15 	stw	r4,108(sp)
    f2b4:	793ff40e 	bge	r15,r4,f288 <__alt_data_end+0xf000f288>
    f2b8:	1001b51e 	bne	r2,zero,f990 <___vfiprintf_internal_r+0xb78>
    f2bc:	843ffc04 	addi	r16,r16,-16
    f2c0:	000d883a 	mov	r6,zero
    f2c4:	01400044 	movi	r5,1
    f2c8:	d811883a 	mov	r8,sp
    f2cc:	3c3ff316 	blt	r7,r16,f29c <__alt_data_end+0xf000f29c>
    f2d0:	8007883a 	mov	r3,r16
    f2d4:	da402517 	ldw	r9,148(sp)
    f2d8:	db802817 	ldw	r14,160(sp)
    f2dc:	dc002917 	ldw	r16,164(sp)
    f2e0:	da802417 	ldw	r10,144(sp)
    f2e4:	1885883a 	add	r2,r3,r2
    f2e8:	40c00115 	stw	r3,4(r8)
    f2ec:	42800015 	stw	r10,0(r8)
    f2f0:	d8801c15 	stw	r2,112(sp)
    f2f4:	d9401b15 	stw	r5,108(sp)
    f2f8:	00c001c4 	movi	r3,7
    f2fc:	19426016 	blt	r3,r5,fc80 <___vfiprintf_internal_r+0xe68>
    f300:	d8c01d87 	ldb	r3,118(sp)
    f304:	42000204 	addi	r8,r8,8
    f308:	29000044 	addi	r4,r5,1
    f30c:	1801b31e 	bne	r3,zero,f9dc <___vfiprintf_internal_r+0xbc4>
    f310:	7001c026 	beq	r14,zero,fa14 <___vfiprintf_internal_r+0xbfc>
    f314:	d8c01d04 	addi	r3,sp,116
    f318:	10800084 	addi	r2,r2,2
    f31c:	40c00015 	stw	r3,0(r8)
    f320:	00c00084 	movi	r3,2
    f324:	40c00115 	stw	r3,4(r8)
    f328:	d8801c15 	stw	r2,112(sp)
    f32c:	d9001b15 	stw	r4,108(sp)
    f330:	00c001c4 	movi	r3,7
    f334:	1902650e 	bge	r3,r4,fccc <___vfiprintf_internal_r+0xeb4>
    f338:	10029a1e 	bne	r2,zero,fda4 <___vfiprintf_internal_r+0xf8c>
    f33c:	00c02004 	movi	r3,128
    f340:	01000044 	movi	r4,1
    f344:	000b883a 	mov	r5,zero
    f348:	d811883a 	mov	r8,sp
    f34c:	e0c1b31e 	bne	fp,r3,fa1c <___vfiprintf_internal_r+0xc04>
    f350:	8cb9c83a 	sub	fp,r17,r18
    f354:	0701b10e 	bge	zero,fp,fa1c <___vfiprintf_internal_r+0xc04>
    f358:	01c00404 	movi	r7,16
    f35c:	3f03890e 	bge	r7,fp,10184 <___vfiprintf_internal_r+0x136c>
    f360:	00c20034 	movhi	r3,2048
    f364:	18c0f804 	addi	r3,r3,992
    f368:	d8c02415 	stw	r3,144(sp)
    f36c:	8007883a 	mov	r3,r16
    f370:	034001c4 	movi	r13,7
    f374:	e021883a 	mov	r16,fp
    f378:	da402515 	stw	r9,148(sp)
    f37c:	1839883a 	mov	fp,r3
    f380:	00000506 	br	f398 <___vfiprintf_internal_r+0x580>
    f384:	29800084 	addi	r6,r5,2
    f388:	42000204 	addi	r8,r8,8
    f38c:	180b883a 	mov	r5,r3
    f390:	843ffc04 	addi	r16,r16,-16
    f394:	3c000d0e 	bge	r7,r16,f3cc <___vfiprintf_internal_r+0x5b4>
    f398:	10800404 	addi	r2,r2,16
    f39c:	28c00044 	addi	r3,r5,1
    f3a0:	45c00015 	stw	r23,0(r8)
    f3a4:	41c00115 	stw	r7,4(r8)
    f3a8:	d8801c15 	stw	r2,112(sp)
    f3ac:	d8c01b15 	stw	r3,108(sp)
    f3b0:	68fff40e 	bge	r13,r3,f384 <__alt_data_end+0xf000f384>
    f3b4:	1002241e 	bne	r2,zero,fc48 <___vfiprintf_internal_r+0xe30>
    f3b8:	843ffc04 	addi	r16,r16,-16
    f3bc:	01800044 	movi	r6,1
    f3c0:	000b883a 	mov	r5,zero
    f3c4:	d811883a 	mov	r8,sp
    f3c8:	3c3ff316 	blt	r7,r16,f398 <__alt_data_end+0xf000f398>
    f3cc:	da402517 	ldw	r9,148(sp)
    f3d0:	e007883a 	mov	r3,fp
    f3d4:	8039883a 	mov	fp,r16
    f3d8:	1821883a 	mov	r16,r3
    f3dc:	d8c02417 	ldw	r3,144(sp)
    f3e0:	1705883a 	add	r2,r2,fp
    f3e4:	47000115 	stw	fp,4(r8)
    f3e8:	40c00015 	stw	r3,0(r8)
    f3ec:	d8801c15 	stw	r2,112(sp)
    f3f0:	d9801b15 	stw	r6,108(sp)
    f3f4:	00c001c4 	movi	r3,7
    f3f8:	19827616 	blt	r3,r6,fdd4 <___vfiprintf_internal_r+0xfbc>
    f3fc:	4cf9c83a 	sub	fp,r9,r19
    f400:	42000204 	addi	r8,r8,8
    f404:	31000044 	addi	r4,r6,1
    f408:	300b883a 	mov	r5,r6
    f40c:	07018516 	blt	zero,fp,fa24 <___vfiprintf_internal_r+0xc0c>
    f410:	9885883a 	add	r2,r19,r2
    f414:	45400015 	stw	r21,0(r8)
    f418:	44c00115 	stw	r19,4(r8)
    f41c:	d8801c15 	stw	r2,112(sp)
    f420:	d9001b15 	stw	r4,108(sp)
    f424:	00c001c4 	movi	r3,7
    f428:	1901dd0e 	bge	r3,r4,fba0 <___vfiprintf_internal_r+0xd88>
    f42c:	1002401e 	bne	r2,zero,fd30 <___vfiprintf_internal_r+0xf18>
    f430:	d8001b15 	stw	zero,108(sp)
    f434:	a2c0010c 	andi	r11,r20,4
    f438:	58000226 	beq	r11,zero,f444 <___vfiprintf_internal_r+0x62c>
    f43c:	8ca7c83a 	sub	r19,r17,r18
    f440:	04c2f216 	blt	zero,r19,1000c <___vfiprintf_internal_r+0x11f4>
    f444:	8c80010e 	bge	r17,r18,f44c <___vfiprintf_internal_r+0x634>
    f448:	9023883a 	mov	r17,r18
    f44c:	da802317 	ldw	r10,140(sp)
    f450:	5455883a 	add	r10,r10,r17
    f454:	da802315 	stw	r10,140(sp)
    f458:	d8001b15 	stw	zero,108(sp)
    f45c:	d811883a 	mov	r8,sp
    f460:	003ea206 	br	eeec <__alt_data_end+0xf000eeec>
    f464:	a5000814 	ori	r20,r20,32
    f468:	80c00007 	ldb	r3,0(r16)
    f46c:	003ec906 	br	ef94 <__alt_data_end+0xf000ef94>
    f470:	80c00007 	ldb	r3,0(r16)
    f474:	1b030926 	beq	r3,r12,1009c <___vfiprintf_internal_r+0x1284>
    f478:	a5000414 	ori	r20,r20,16
    f47c:	003ec506 	br	ef94 <__alt_data_end+0xf000ef94>
    f480:	21003fcc 	andi	r4,r4,255
    f484:	20035e1e 	bne	r4,zero,10200 <___vfiprintf_internal_r+0x13e8>
    f488:	a080080c 	andi	r2,r20,32
    f48c:	1002a526 	beq	r2,zero,ff24 <___vfiprintf_internal_r+0x110c>
    f490:	da802217 	ldw	r10,136(sp)
    f494:	50800017 	ldw	r2,0(r10)
    f498:	da802317 	ldw	r10,140(sp)
    f49c:	5007d7fa 	srai	r3,r10,31
    f4a0:	da802217 	ldw	r10,136(sp)
    f4a4:	10c00115 	stw	r3,4(r2)
    f4a8:	52800104 	addi	r10,r10,4
    f4ac:	da802215 	stw	r10,136(sp)
    f4b0:	da802317 	ldw	r10,140(sp)
    f4b4:	12800015 	stw	r10,0(r2)
    f4b8:	003e8c06 	br	eeec <__alt_data_end+0xf000eeec>
    f4bc:	21003fcc 	andi	r4,r4,255
    f4c0:	2003511e 	bne	r4,zero,10208 <___vfiprintf_internal_r+0x13f0>
    f4c4:	a080080c 	andi	r2,r20,32
    f4c8:	1000a126 	beq	r2,zero,f750 <___vfiprintf_internal_r+0x938>
    f4cc:	da802217 	ldw	r10,136(sp)
    f4d0:	d8001d85 	stb	zero,118(sp)
    f4d4:	50800204 	addi	r2,r10,8
    f4d8:	54800017 	ldw	r18,0(r10)
    f4dc:	54c00117 	ldw	r19,4(r10)
    f4e0:	4802b416 	blt	r9,zero,ffb4 <___vfiprintf_internal_r+0x119c>
    f4e4:	013fdfc4 	movi	r4,-129
    f4e8:	94c6b03a 	or	r3,r18,r19
    f4ec:	d8802215 	stw	r2,136(sp)
    f4f0:	a128703a 	and	r20,r20,r4
    f4f4:	1800a226 	beq	r3,zero,f780 <___vfiprintf_internal_r+0x968>
    f4f8:	0039883a 	mov	fp,zero
    f4fc:	dd401a04 	addi	r21,sp,104
    f500:	9006d0fa 	srli	r3,r18,3
    f504:	9808977a 	slli	r4,r19,29
    f508:	9826d0fa 	srli	r19,r19,3
    f50c:	948001cc 	andi	r18,r18,7
    f510:	90800c04 	addi	r2,r18,48
    f514:	ad7fffc4 	addi	r21,r21,-1
    f518:	20e4b03a 	or	r18,r4,r3
    f51c:	a8800005 	stb	r2,0(r21)
    f520:	94c6b03a 	or	r3,r18,r19
    f524:	183ff61e 	bne	r3,zero,f500 <__alt_data_end+0xf000f500>
    f528:	a0c0004c 	andi	r3,r20,1
    f52c:	18005926 	beq	r3,zero,f694 <___vfiprintf_internal_r+0x87c>
    f530:	10803fcc 	andi	r2,r2,255
    f534:	1080201c 	xori	r2,r2,128
    f538:	10bfe004 	addi	r2,r2,-128
    f53c:	00c00c04 	movi	r3,48
    f540:	10c05426 	beq	r2,r3,f694 <___vfiprintf_internal_r+0x87c>
    f544:	da801e17 	ldw	r10,120(sp)
    f548:	a8bfffc4 	addi	r2,r21,-1
    f54c:	a8ffffc5 	stb	r3,-1(r21)
    f550:	50a7c83a 	sub	r19,r10,r2
    f554:	102b883a 	mov	r21,r2
    f558:	003f2f06 	br	f218 <__alt_data_end+0xf000f218>
    f55c:	21003fcc 	andi	r4,r4,255
    f560:	2003421e 	bne	r4,zero,1026c <___vfiprintf_internal_r+0x1454>
    f564:	00820034 	movhi	r2,2048
    f568:	10809704 	addi	r2,r2,604
    f56c:	d8802615 	stw	r2,152(sp)
    f570:	a080080c 	andi	r2,r20,32
    f574:	1000aa26 	beq	r2,zero,f820 <___vfiprintf_internal_r+0xa08>
    f578:	da802217 	ldw	r10,136(sp)
    f57c:	54800017 	ldw	r18,0(r10)
    f580:	54c00117 	ldw	r19,4(r10)
    f584:	52800204 	addi	r10,r10,8
    f588:	da802215 	stw	r10,136(sp)
    f58c:	a080004c 	andi	r2,r20,1
    f590:	1001d226 	beq	r2,zero,fcdc <___vfiprintf_internal_r+0xec4>
    f594:	94c4b03a 	or	r2,r18,r19
    f598:	1002351e 	bne	r2,zero,fe70 <___vfiprintf_internal_r+0x1058>
    f59c:	d8001d85 	stb	zero,118(sp)
    f5a0:	48022216 	blt	r9,zero,fe2c <___vfiprintf_internal_r+0x1014>
    f5a4:	00bfdfc4 	movi	r2,-129
    f5a8:	a0a8703a 	and	r20,r20,r2
    f5ac:	003f1506 	br	f204 <__alt_data_end+0xf000f204>
    f5b0:	da802217 	ldw	r10,136(sp)
    f5b4:	04800044 	movi	r18,1
    f5b8:	d8001d85 	stb	zero,118(sp)
    f5bc:	50800017 	ldw	r2,0(r10)
    f5c0:	52800104 	addi	r10,r10,4
    f5c4:	da802215 	stw	r10,136(sp)
    f5c8:	d8801005 	stb	r2,64(sp)
    f5cc:	9027883a 	mov	r19,r18
    f5d0:	dd401004 	addi	r21,sp,64
    f5d4:	0013883a 	mov	r9,zero
    f5d8:	003f1706 	br	f238 <__alt_data_end+0xf000f238>
    f5dc:	21003fcc 	andi	r4,r4,255
    f5e0:	2003201e 	bne	r4,zero,10264 <___vfiprintf_internal_r+0x144c>
    f5e4:	a080080c 	andi	r2,r20,32
    f5e8:	10004b26 	beq	r2,zero,f718 <___vfiprintf_internal_r+0x900>
    f5ec:	da802217 	ldw	r10,136(sp)
    f5f0:	50800117 	ldw	r2,4(r10)
    f5f4:	54800017 	ldw	r18,0(r10)
    f5f8:	52800204 	addi	r10,r10,8
    f5fc:	da802215 	stw	r10,136(sp)
    f600:	1027883a 	mov	r19,r2
    f604:	10022c16 	blt	r2,zero,feb8 <___vfiprintf_internal_r+0x10a0>
    f608:	df001d83 	ldbu	fp,118(sp)
    f60c:	48007216 	blt	r9,zero,f7d8 <___vfiprintf_internal_r+0x9c0>
    f610:	00ffdfc4 	movi	r3,-129
    f614:	94c4b03a 	or	r2,r18,r19
    f618:	a0e8703a 	and	r20,r20,r3
    f61c:	1000cc26 	beq	r2,zero,f950 <___vfiprintf_internal_r+0xb38>
    f620:	98021026 	beq	r19,zero,fe64 <___vfiprintf_internal_r+0x104c>
    f624:	dc402415 	stw	r17,144(sp)
    f628:	dc002515 	stw	r16,148(sp)
    f62c:	9823883a 	mov	r17,r19
    f630:	9021883a 	mov	r16,r18
    f634:	dd401a04 	addi	r21,sp,104
    f638:	4825883a 	mov	r18,r9
    f63c:	4027883a 	mov	r19,r8
    f640:	8009883a 	mov	r4,r16
    f644:	880b883a 	mov	r5,r17
    f648:	01800284 	movi	r6,10
    f64c:	000f883a 	mov	r7,zero
    f650:	00111f80 	call	111f8 <__umoddi3>
    f654:	10800c04 	addi	r2,r2,48
    f658:	ad7fffc4 	addi	r21,r21,-1
    f65c:	8009883a 	mov	r4,r16
    f660:	880b883a 	mov	r5,r17
    f664:	a8800005 	stb	r2,0(r21)
    f668:	01800284 	movi	r6,10
    f66c:	000f883a 	mov	r7,zero
    f670:	0010c800 	call	10c80 <__udivdi3>
    f674:	1021883a 	mov	r16,r2
    f678:	10c4b03a 	or	r2,r2,r3
    f67c:	1823883a 	mov	r17,r3
    f680:	103fef1e 	bne	r2,zero,f640 <__alt_data_end+0xf000f640>
    f684:	dc402417 	ldw	r17,144(sp)
    f688:	dc002517 	ldw	r16,148(sp)
    f68c:	9013883a 	mov	r9,r18
    f690:	9811883a 	mov	r8,r19
    f694:	da801e17 	ldw	r10,120(sp)
    f698:	5567c83a 	sub	r19,r10,r21
    f69c:	003ede06 	br	f218 <__alt_data_end+0xf000f218>
    f6a0:	38803fcc 	andi	r2,r7,255
    f6a4:	1080201c 	xori	r2,r2,128
    f6a8:	10bfe004 	addi	r2,r2,-128
    f6ac:	1002371e 	bne	r2,zero,ff8c <___vfiprintf_internal_r+0x1174>
    f6b0:	01000044 	movi	r4,1
    f6b4:	01c00804 	movi	r7,32
    f6b8:	80c00007 	ldb	r3,0(r16)
    f6bc:	003e3506 	br	ef94 <__alt_data_end+0xf000ef94>
    f6c0:	a5000054 	ori	r20,r20,1
    f6c4:	80c00007 	ldb	r3,0(r16)
    f6c8:	003e3206 	br	ef94 <__alt_data_end+0xf000ef94>
    f6cc:	a5002014 	ori	r20,r20,128
    f6d0:	80c00007 	ldb	r3,0(r16)
    f6d4:	003e2f06 	br	ef94 <__alt_data_end+0xf000ef94>
    f6d8:	8015883a 	mov	r10,r16
    f6dc:	0023883a 	mov	r17,zero
    f6e0:	18bff404 	addi	r2,r3,-48
    f6e4:	50c00007 	ldb	r3,0(r10)
    f6e8:	8c4002a4 	muli	r17,r17,10
    f6ec:	84000044 	addi	r16,r16,1
    f6f0:	8015883a 	mov	r10,r16
    f6f4:	1463883a 	add	r17,r2,r17
    f6f8:	18bff404 	addi	r2,r3,-48
    f6fc:	30bff92e 	bgeu	r6,r2,f6e4 <__alt_data_end+0xf000f6e4>
    f700:	003e2506 	br	ef98 <__alt_data_end+0xf000ef98>
    f704:	21003fcc 	andi	r4,r4,255
    f708:	2002d41e 	bne	r4,zero,1025c <___vfiprintf_internal_r+0x1444>
    f70c:	a5000414 	ori	r20,r20,16
    f710:	a080080c 	andi	r2,r20,32
    f714:	103fb51e 	bne	r2,zero,f5ec <__alt_data_end+0xf000f5ec>
    f718:	a080040c 	andi	r2,r20,16
    f71c:	1001f826 	beq	r2,zero,ff00 <___vfiprintf_internal_r+0x10e8>
    f720:	da802217 	ldw	r10,136(sp)
    f724:	54800017 	ldw	r18,0(r10)
    f728:	52800104 	addi	r10,r10,4
    f72c:	da802215 	stw	r10,136(sp)
    f730:	9027d7fa 	srai	r19,r18,31
    f734:	9805883a 	mov	r2,r19
    f738:	003fb206 	br	f604 <__alt_data_end+0xf000f604>
    f73c:	21003fcc 	andi	r4,r4,255
    f740:	2002c41e 	bne	r4,zero,10254 <___vfiprintf_internal_r+0x143c>
    f744:	a5000414 	ori	r20,r20,16
    f748:	a080080c 	andi	r2,r20,32
    f74c:	103f5f1e 	bne	r2,zero,f4cc <__alt_data_end+0xf000f4cc>
    f750:	a080040c 	andi	r2,r20,16
    f754:	10020f26 	beq	r2,zero,ff94 <___vfiprintf_internal_r+0x117c>
    f758:	da802217 	ldw	r10,136(sp)
    f75c:	d8001d85 	stb	zero,118(sp)
    f760:	0027883a 	mov	r19,zero
    f764:	50800104 	addi	r2,r10,4
    f768:	54800017 	ldw	r18,0(r10)
    f76c:	48021116 	blt	r9,zero,ffb4 <___vfiprintf_internal_r+0x119c>
    f770:	00ffdfc4 	movi	r3,-129
    f774:	d8802215 	stw	r2,136(sp)
    f778:	a0e8703a 	and	r20,r20,r3
    f77c:	903f5e1e 	bne	r18,zero,f4f8 <__alt_data_end+0xf000f4f8>
    f780:	0039883a 	mov	fp,zero
    f784:	4802a626 	beq	r9,zero,10220 <___vfiprintf_internal_r+0x1408>
    f788:	0025883a 	mov	r18,zero
    f78c:	0027883a 	mov	r19,zero
    f790:	003f5a06 	br	f4fc <__alt_data_end+0xf000f4fc>
    f794:	21003fcc 	andi	r4,r4,255
    f798:	20029f1e 	bne	r4,zero,10218 <___vfiprintf_internal_r+0x1400>
    f79c:	a5000414 	ori	r20,r20,16
    f7a0:	a080080c 	andi	r2,r20,32
    f7a4:	10005e1e 	bne	r2,zero,f920 <___vfiprintf_internal_r+0xb08>
    f7a8:	a080040c 	andi	r2,r20,16
    f7ac:	1001a21e 	bne	r2,zero,fe38 <___vfiprintf_internal_r+0x1020>
    f7b0:	a080100c 	andi	r2,r20,64
    f7b4:	d8001d85 	stb	zero,118(sp)
    f7b8:	da802217 	ldw	r10,136(sp)
    f7bc:	1002231e 	bne	r2,zero,1004c <___vfiprintf_internal_r+0x1234>
    f7c0:	50800104 	addi	r2,r10,4
    f7c4:	54800017 	ldw	r18,0(r10)
    f7c8:	0027883a 	mov	r19,zero
    f7cc:	4801a00e 	bge	r9,zero,fe50 <___vfiprintf_internal_r+0x1038>
    f7d0:	d8802215 	stw	r2,136(sp)
    f7d4:	0039883a 	mov	fp,zero
    f7d8:	94c4b03a 	or	r2,r18,r19
    f7dc:	103f901e 	bne	r2,zero,f620 <__alt_data_end+0xf000f620>
    f7e0:	00800044 	movi	r2,1
    f7e4:	10803fcc 	andi	r2,r2,255
    f7e8:	00c00044 	movi	r3,1
    f7ec:	10c05926 	beq	r2,r3,f954 <___vfiprintf_internal_r+0xb3c>
    f7f0:	00c00084 	movi	r3,2
    f7f4:	10ffe41e 	bne	r2,r3,f788 <__alt_data_end+0xf000f788>
    f7f8:	0025883a 	mov	r18,zero
    f7fc:	0027883a 	mov	r19,zero
    f800:	00013d06 	br	fcf8 <___vfiprintf_internal_r+0xee0>
    f804:	21003fcc 	andi	r4,r4,255
    f808:	2002811e 	bne	r4,zero,10210 <___vfiprintf_internal_r+0x13f8>
    f80c:	00820034 	movhi	r2,2048
    f810:	10809204 	addi	r2,r2,584
    f814:	d8802615 	stw	r2,152(sp)
    f818:	a080080c 	andi	r2,r20,32
    f81c:	103f561e 	bne	r2,zero,f578 <__alt_data_end+0xf000f578>
    f820:	a080040c 	andi	r2,r20,16
    f824:	1001d126 	beq	r2,zero,ff6c <___vfiprintf_internal_r+0x1154>
    f828:	da802217 	ldw	r10,136(sp)
    f82c:	0027883a 	mov	r19,zero
    f830:	54800017 	ldw	r18,0(r10)
    f834:	52800104 	addi	r10,r10,4
    f838:	da802215 	stw	r10,136(sp)
    f83c:	003f5306 	br	f58c <__alt_data_end+0xf000f58c>
    f840:	da802217 	ldw	r10,136(sp)
    f844:	d8001d85 	stb	zero,118(sp)
    f848:	55400017 	ldw	r21,0(r10)
    f84c:	50c00104 	addi	r3,r10,4
    f850:	a8024226 	beq	r21,zero,1015c <___vfiprintf_internal_r+0x1344>
    f854:	48021816 	blt	r9,zero,100b8 <___vfiprintf_internal_r+0x12a0>
    f858:	480d883a 	mov	r6,r9
    f85c:	000b883a 	mov	r5,zero
    f860:	a809883a 	mov	r4,r21
    f864:	d8c02a15 	stw	r3,168(sp)
    f868:	da002b15 	stw	r8,172(sp)
    f86c:	da402c15 	stw	r9,176(sp)
    f870:	000d2840 	call	d284 <memchr>
    f874:	d8c02a17 	ldw	r3,168(sp)
    f878:	da002b17 	ldw	r8,172(sp)
    f87c:	da402c17 	ldw	r9,176(sp)
    f880:	10024826 	beq	r2,zero,101a4 <___vfiprintf_internal_r+0x138c>
    f884:	1567c83a 	sub	r19,r2,r21
    f888:	df001d83 	ldbu	fp,118(sp)
    f88c:	d8c02215 	stw	r3,136(sp)
    f890:	0013883a 	mov	r9,zero
    f894:	003e6006 	br	f218 <__alt_data_end+0xf000f218>
    f898:	21003fcc 	andi	r4,r4,255
    f89c:	203fc026 	beq	r4,zero,f7a0 <__alt_data_end+0xf000f7a0>
    f8a0:	d9c01d85 	stb	r7,118(sp)
    f8a4:	003fbe06 	br	f7a0 <__alt_data_end+0xf000f7a0>
    f8a8:	da802217 	ldw	r10,136(sp)
    f8ac:	54400017 	ldw	r17,0(r10)
    f8b0:	50800104 	addi	r2,r10,4
    f8b4:	883e3b16 	blt	r17,zero,f1a4 <__alt_data_end+0xf000f1a4>
    f8b8:	d8802215 	stw	r2,136(sp)
    f8bc:	80c00007 	ldb	r3,0(r16)
    f8c0:	003db406 	br	ef94 <__alt_data_end+0xf000ef94>
    f8c4:	01000044 	movi	r4,1
    f8c8:	01c00ac4 	movi	r7,43
    f8cc:	80c00007 	ldb	r3,0(r16)
    f8d0:	003db006 	br	ef94 <__alt_data_end+0xf000ef94>
    f8d4:	80c00007 	ldb	r3,0(r16)
    f8d8:	82800044 	addi	r10,r16,1
    f8dc:	1b423c26 	beq	r3,r13,101d0 <___vfiprintf_internal_r+0x13b8>
    f8e0:	18bff404 	addi	r2,r3,-48
    f8e4:	0013883a 	mov	r9,zero
    f8e8:	30822b36 	bltu	r6,r2,10198 <___vfiprintf_internal_r+0x1380>
    f8ec:	50c00007 	ldb	r3,0(r10)
    f8f0:	4a4002a4 	muli	r9,r9,10
    f8f4:	54000044 	addi	r16,r10,1
    f8f8:	8015883a 	mov	r10,r16
    f8fc:	4893883a 	add	r9,r9,r2
    f900:	18bff404 	addi	r2,r3,-48
    f904:	30bff92e 	bgeu	r6,r2,f8ec <__alt_data_end+0xf000f8ec>
    f908:	483da30e 	bge	r9,zero,ef98 <__alt_data_end+0xf000ef98>
    f90c:	027fffc4 	movi	r9,-1
    f910:	003da106 	br	ef98 <__alt_data_end+0xf000ef98>
    f914:	a5001014 	ori	r20,r20,64
    f918:	80c00007 	ldb	r3,0(r16)
    f91c:	003d9d06 	br	ef94 <__alt_data_end+0xf000ef94>
    f920:	da802217 	ldw	r10,136(sp)
    f924:	d8001d85 	stb	zero,118(sp)
    f928:	50c00204 	addi	r3,r10,8
    f92c:	54800017 	ldw	r18,0(r10)
    f930:	54c00117 	ldw	r19,4(r10)
    f934:	4801ca16 	blt	r9,zero,10060 <___vfiprintf_internal_r+0x1248>
    f938:	013fdfc4 	movi	r4,-129
    f93c:	94c4b03a 	or	r2,r18,r19
    f940:	d8c02215 	stw	r3,136(sp)
    f944:	a128703a 	and	r20,r20,r4
    f948:	0039883a 	mov	fp,zero
    f94c:	103f341e 	bne	r2,zero,f620 <__alt_data_end+0xf000f620>
    f950:	483e2e26 	beq	r9,zero,f20c <__alt_data_end+0xf000f20c>
    f954:	0025883a 	mov	r18,zero
    f958:	94800c04 	addi	r18,r18,48
    f95c:	dc8019c5 	stb	r18,103(sp)
    f960:	dcc02717 	ldw	r19,156(sp)
    f964:	dd4019c4 	addi	r21,sp,103
    f968:	003e2b06 	br	f218 <__alt_data_end+0xf000f218>
    f96c:	21003fcc 	andi	r4,r4,255
    f970:	2002361e 	bne	r4,zero,1024c <___vfiprintf_internal_r+0x1434>
    f974:	1801c126 	beq	r3,zero,1007c <___vfiprintf_internal_r+0x1264>
    f978:	04800044 	movi	r18,1
    f97c:	d8c01005 	stb	r3,64(sp)
    f980:	d8001d85 	stb	zero,118(sp)
    f984:	9027883a 	mov	r19,r18
    f988:	dd401004 	addi	r21,sp,64
    f98c:	003f1106 	br	f5d4 <__alt_data_end+0xf000f5d4>
    f990:	d9402117 	ldw	r5,132(sp)
    f994:	d9002017 	ldw	r4,128(sp)
    f998:	d9801a04 	addi	r6,sp,104
    f99c:	d9c02b15 	stw	r7,172(sp)
    f9a0:	dbc02a15 	stw	r15,168(sp)
    f9a4:	000ed040 	call	ed04 <__sprint_r.part.0>
    f9a8:	d9c02b17 	ldw	r7,172(sp)
    f9ac:	dbc02a17 	ldw	r15,168(sp)
    f9b0:	10006d1e 	bne	r2,zero,fb68 <___vfiprintf_internal_r+0xd50>
    f9b4:	d9801b17 	ldw	r6,108(sp)
    f9b8:	d8801c17 	ldw	r2,112(sp)
    f9bc:	d811883a 	mov	r8,sp
    f9c0:	31400044 	addi	r5,r6,1
    f9c4:	003e3306 	br	f294 <__alt_data_end+0xf000f294>
    f9c8:	d9401b17 	ldw	r5,108(sp)
    f9cc:	d8801c17 	ldw	r2,112(sp)
    f9d0:	29000044 	addi	r4,r5,1
    f9d4:	d8c01d87 	ldb	r3,118(sp)
    f9d8:	183e4d26 	beq	r3,zero,f310 <__alt_data_end+0xf000f310>
    f9dc:	00c00044 	movi	r3,1
    f9e0:	d9401d84 	addi	r5,sp,118
    f9e4:	10c5883a 	add	r2,r2,r3
    f9e8:	41400015 	stw	r5,0(r8)
    f9ec:	40c00115 	stw	r3,4(r8)
    f9f0:	d8801c15 	stw	r2,112(sp)
    f9f4:	d9001b15 	stw	r4,108(sp)
    f9f8:	014001c4 	movi	r5,7
    f9fc:	2900a90e 	bge	r5,r4,fca4 <___vfiprintf_internal_r+0xe8c>
    fa00:	1000da1e 	bne	r2,zero,fd6c <___vfiprintf_internal_r+0xf54>
    fa04:	7000ab1e 	bne	r14,zero,fcb4 <___vfiprintf_internal_r+0xe9c>
    fa08:	000b883a 	mov	r5,zero
    fa0c:	1809883a 	mov	r4,r3
    fa10:	d811883a 	mov	r8,sp
    fa14:	00c02004 	movi	r3,128
    fa18:	e0fe4d26 	beq	fp,r3,f350 <__alt_data_end+0xf000f350>
    fa1c:	4cf9c83a 	sub	fp,r9,r19
    fa20:	073e7b0e 	bge	zero,fp,f410 <__alt_data_end+0xf000f410>
    fa24:	01c00404 	movi	r7,16
    fa28:	3f01900e 	bge	r7,fp,1006c <___vfiprintf_internal_r+0x1254>
    fa2c:	00c20034 	movhi	r3,2048
    fa30:	18c0f804 	addi	r3,r3,992
    fa34:	d8c02415 	stw	r3,144(sp)
    fa38:	034001c4 	movi	r13,7
    fa3c:	00000506 	br	fa54 <___vfiprintf_internal_r+0xc3c>
    fa40:	29000084 	addi	r4,r5,2
    fa44:	42000204 	addi	r8,r8,8
    fa48:	180b883a 	mov	r5,r3
    fa4c:	e73ffc04 	addi	fp,fp,-16
    fa50:	3f000d0e 	bge	r7,fp,fa88 <___vfiprintf_internal_r+0xc70>
    fa54:	10800404 	addi	r2,r2,16
    fa58:	28c00044 	addi	r3,r5,1
    fa5c:	45c00015 	stw	r23,0(r8)
    fa60:	41c00115 	stw	r7,4(r8)
    fa64:	d8801c15 	stw	r2,112(sp)
    fa68:	d8c01b15 	stw	r3,108(sp)
    fa6c:	68fff40e 	bge	r13,r3,fa40 <__alt_data_end+0xf000fa40>
    fa70:	1000101e 	bne	r2,zero,fab4 <___vfiprintf_internal_r+0xc9c>
    fa74:	e73ffc04 	addi	fp,fp,-16
    fa78:	01000044 	movi	r4,1
    fa7c:	000b883a 	mov	r5,zero
    fa80:	d811883a 	mov	r8,sp
    fa84:	3f3ff316 	blt	r7,fp,fa54 <__alt_data_end+0xf000fa54>
    fa88:	da802417 	ldw	r10,144(sp)
    fa8c:	1705883a 	add	r2,r2,fp
    fa90:	47000115 	stw	fp,4(r8)
    fa94:	42800015 	stw	r10,0(r8)
    fa98:	d8801c15 	stw	r2,112(sp)
    fa9c:	d9001b15 	stw	r4,108(sp)
    faa0:	00c001c4 	movi	r3,7
    faa4:	19003616 	blt	r3,r4,fb80 <___vfiprintf_internal_r+0xd68>
    faa8:	42000204 	addi	r8,r8,8
    faac:	21000044 	addi	r4,r4,1
    fab0:	003e5706 	br	f410 <__alt_data_end+0xf000f410>
    fab4:	d9402117 	ldw	r5,132(sp)
    fab8:	d9002017 	ldw	r4,128(sp)
    fabc:	d9801a04 	addi	r6,sp,104
    fac0:	d9c02b15 	stw	r7,172(sp)
    fac4:	db402a15 	stw	r13,168(sp)
    fac8:	000ed040 	call	ed04 <__sprint_r.part.0>
    facc:	d9c02b17 	ldw	r7,172(sp)
    fad0:	db402a17 	ldw	r13,168(sp)
    fad4:	1000241e 	bne	r2,zero,fb68 <___vfiprintf_internal_r+0xd50>
    fad8:	d9401b17 	ldw	r5,108(sp)
    fadc:	d8801c17 	ldw	r2,112(sp)
    fae0:	d811883a 	mov	r8,sp
    fae4:	29000044 	addi	r4,r5,1
    fae8:	003fd806 	br	fa4c <__alt_data_end+0xf000fa4c>
    faec:	d9401b17 	ldw	r5,108(sp)
    faf0:	00c20034 	movhi	r3,2048
    faf4:	18c0fc04 	addi	r3,r3,1008
    faf8:	d8c02415 	stw	r3,144(sp)
    fafc:	29400044 	addi	r5,r5,1
    fb00:	d8c02417 	ldw	r3,144(sp)
    fb04:	14c5883a 	add	r2,r2,r19
    fb08:	44c00115 	stw	r19,4(r8)
    fb0c:	40c00015 	stw	r3,0(r8)
    fb10:	d8801c15 	stw	r2,112(sp)
    fb14:	d9401b15 	stw	r5,108(sp)
    fb18:	00c001c4 	movi	r3,7
    fb1c:	1940070e 	bge	r3,r5,fb3c <___vfiprintf_internal_r+0xd24>
    fb20:	103e4826 	beq	r2,zero,f444 <__alt_data_end+0xf000f444>
    fb24:	d9402117 	ldw	r5,132(sp)
    fb28:	d9002017 	ldw	r4,128(sp)
    fb2c:	d9801a04 	addi	r6,sp,104
    fb30:	000ed040 	call	ed04 <__sprint_r.part.0>
    fb34:	10000c1e 	bne	r2,zero,fb68 <___vfiprintf_internal_r+0xd50>
    fb38:	d8801c17 	ldw	r2,112(sp)
    fb3c:	8c80010e 	bge	r17,r18,fb44 <___vfiprintf_internal_r+0xd2c>
    fb40:	9023883a 	mov	r17,r18
    fb44:	da802317 	ldw	r10,140(sp)
    fb48:	5455883a 	add	r10,r10,r17
    fb4c:	da802315 	stw	r10,140(sp)
    fb50:	103e4126 	beq	r2,zero,f458 <__alt_data_end+0xf000f458>
    fb54:	d9402117 	ldw	r5,132(sp)
    fb58:	d9002017 	ldw	r4,128(sp)
    fb5c:	d9801a04 	addi	r6,sp,104
    fb60:	000ed040 	call	ed04 <__sprint_r.part.0>
    fb64:	103e3c26 	beq	r2,zero,f458 <__alt_data_end+0xf000f458>
    fb68:	dd002117 	ldw	r20,132(sp)
    fb6c:	a080030b 	ldhu	r2,12(r20)
    fb70:	1080100c 	andi	r2,r2,64
    fb74:	1001231e 	bne	r2,zero,10004 <___vfiprintf_internal_r+0x11ec>
    fb78:	d8802317 	ldw	r2,140(sp)
    fb7c:	003d7b06 	br	f16c <__alt_data_end+0xf000f16c>
    fb80:	1000991e 	bne	r2,zero,fde8 <___vfiprintf_internal_r+0xfd0>
    fb84:	00c00044 	movi	r3,1
    fb88:	9805883a 	mov	r2,r19
    fb8c:	dd400015 	stw	r21,0(sp)
    fb90:	dcc00115 	stw	r19,4(sp)
    fb94:	dcc01c15 	stw	r19,112(sp)
    fb98:	d8c01b15 	stw	r3,108(sp)
    fb9c:	d811883a 	mov	r8,sp
    fba0:	42000204 	addi	r8,r8,8
    fba4:	a2c0010c 	andi	r11,r20,4
    fba8:	583fe426 	beq	r11,zero,fb3c <__alt_data_end+0xf000fb3c>
    fbac:	8ca7c83a 	sub	r19,r17,r18
    fbb0:	04ffe20e 	bge	zero,r19,fb3c <__alt_data_end+0xf000fb3c>
    fbb4:	01c00404 	movi	r7,16
    fbb8:	3cffcc0e 	bge	r7,r19,faec <__alt_data_end+0xf000faec>
    fbbc:	02820034 	movhi	r10,2048
    fbc0:	5280fc04 	addi	r10,r10,1008
    fbc4:	d9001b17 	ldw	r4,108(sp)
    fbc8:	da802415 	stw	r10,144(sp)
    fbcc:	382b883a 	mov	r21,r7
    fbd0:	050001c4 	movi	r20,7
    fbd4:	df002017 	ldw	fp,128(sp)
    fbd8:	00000506 	br	fbf0 <___vfiprintf_internal_r+0xdd8>
    fbdc:	21400084 	addi	r5,r4,2
    fbe0:	42000204 	addi	r8,r8,8
    fbe4:	1809883a 	mov	r4,r3
    fbe8:	9cfffc04 	addi	r19,r19,-16
    fbec:	acffc40e 	bge	r21,r19,fb00 <__alt_data_end+0xf000fb00>
    fbf0:	10800404 	addi	r2,r2,16
    fbf4:	20c00044 	addi	r3,r4,1
    fbf8:	45800015 	stw	r22,0(r8)
    fbfc:	45400115 	stw	r21,4(r8)
    fc00:	d8801c15 	stw	r2,112(sp)
    fc04:	d8c01b15 	stw	r3,108(sp)
    fc08:	a0fff40e 	bge	r20,r3,fbdc <__alt_data_end+0xf000fbdc>
    fc0c:	1000041e 	bne	r2,zero,fc20 <___vfiprintf_internal_r+0xe08>
    fc10:	01400044 	movi	r5,1
    fc14:	0009883a 	mov	r4,zero
    fc18:	d811883a 	mov	r8,sp
    fc1c:	003ff206 	br	fbe8 <__alt_data_end+0xf000fbe8>
    fc20:	d9402117 	ldw	r5,132(sp)
    fc24:	d9801a04 	addi	r6,sp,104
    fc28:	e009883a 	mov	r4,fp
    fc2c:	000ed040 	call	ed04 <__sprint_r.part.0>
    fc30:	103fcd1e 	bne	r2,zero,fb68 <__alt_data_end+0xf000fb68>
    fc34:	d9001b17 	ldw	r4,108(sp)
    fc38:	d8801c17 	ldw	r2,112(sp)
    fc3c:	d811883a 	mov	r8,sp
    fc40:	21400044 	addi	r5,r4,1
    fc44:	003fe806 	br	fbe8 <__alt_data_end+0xf000fbe8>
    fc48:	d9402117 	ldw	r5,132(sp)
    fc4c:	d9002017 	ldw	r4,128(sp)
    fc50:	d9801a04 	addi	r6,sp,104
    fc54:	d9c02b15 	stw	r7,172(sp)
    fc58:	db402a15 	stw	r13,168(sp)
    fc5c:	000ed040 	call	ed04 <__sprint_r.part.0>
    fc60:	d9c02b17 	ldw	r7,172(sp)
    fc64:	db402a17 	ldw	r13,168(sp)
    fc68:	103fbf1e 	bne	r2,zero,fb68 <__alt_data_end+0xf000fb68>
    fc6c:	d9401b17 	ldw	r5,108(sp)
    fc70:	d8801c17 	ldw	r2,112(sp)
    fc74:	d811883a 	mov	r8,sp
    fc78:	29800044 	addi	r6,r5,1
    fc7c:	003dc406 	br	f390 <__alt_data_end+0xf000f390>
    fc80:	1000d21e 	bne	r2,zero,ffcc <___vfiprintf_internal_r+0x11b4>
    fc84:	d8c01d87 	ldb	r3,118(sp)
    fc88:	18009526 	beq	r3,zero,fee0 <___vfiprintf_internal_r+0x10c8>
    fc8c:	00800044 	movi	r2,1
    fc90:	d8c01d84 	addi	r3,sp,118
    fc94:	1009883a 	mov	r4,r2
    fc98:	d8c00015 	stw	r3,0(sp)
    fc9c:	d8800115 	stw	r2,4(sp)
    fca0:	d811883a 	mov	r8,sp
    fca4:	200b883a 	mov	r5,r4
    fca8:	42000204 	addi	r8,r8,8
    fcac:	21000044 	addi	r4,r4,1
    fcb0:	003d9706 	br	f310 <__alt_data_end+0xf000f310>
    fcb4:	d9001d04 	addi	r4,sp,116
    fcb8:	00800084 	movi	r2,2
    fcbc:	d9000015 	stw	r4,0(sp)
    fcc0:	d8800115 	stw	r2,4(sp)
    fcc4:	1809883a 	mov	r4,r3
    fcc8:	d811883a 	mov	r8,sp
    fccc:	200b883a 	mov	r5,r4
    fcd0:	42000204 	addi	r8,r8,8
    fcd4:	21000044 	addi	r4,r4,1
    fcd8:	003f4e06 	br	fa14 <__alt_data_end+0xf000fa14>
    fcdc:	d8001d85 	stb	zero,118(sp)
    fce0:	48005016 	blt	r9,zero,fe24 <___vfiprintf_internal_r+0x100c>
    fce4:	00ffdfc4 	movi	r3,-129
    fce8:	94c4b03a 	or	r2,r18,r19
    fcec:	a0e8703a 	and	r20,r20,r3
    fcf0:	103d4426 	beq	r2,zero,f204 <__alt_data_end+0xf000f204>
    fcf4:	0039883a 	mov	fp,zero
    fcf8:	d9002617 	ldw	r4,152(sp)
    fcfc:	dd401a04 	addi	r21,sp,104
    fd00:	908003cc 	andi	r2,r18,15
    fd04:	9806973a 	slli	r3,r19,28
    fd08:	2085883a 	add	r2,r4,r2
    fd0c:	9024d13a 	srli	r18,r18,4
    fd10:	10800003 	ldbu	r2,0(r2)
    fd14:	9826d13a 	srli	r19,r19,4
    fd18:	ad7fffc4 	addi	r21,r21,-1
    fd1c:	1ca4b03a 	or	r18,r3,r18
    fd20:	a8800005 	stb	r2,0(r21)
    fd24:	94c4b03a 	or	r2,r18,r19
    fd28:	103ff51e 	bne	r2,zero,fd00 <__alt_data_end+0xf000fd00>
    fd2c:	003e5906 	br	f694 <__alt_data_end+0xf000f694>
    fd30:	d9402117 	ldw	r5,132(sp)
    fd34:	d9002017 	ldw	r4,128(sp)
    fd38:	d9801a04 	addi	r6,sp,104
    fd3c:	000ed040 	call	ed04 <__sprint_r.part.0>
    fd40:	103f891e 	bne	r2,zero,fb68 <__alt_data_end+0xf000fb68>
    fd44:	d8801c17 	ldw	r2,112(sp)
    fd48:	d811883a 	mov	r8,sp
    fd4c:	003f9506 	br	fba4 <__alt_data_end+0xf000fba4>
    fd50:	d9402117 	ldw	r5,132(sp)
    fd54:	d9002017 	ldw	r4,128(sp)
    fd58:	d9801a04 	addi	r6,sp,104
    fd5c:	000ed040 	call	ed04 <__sprint_r.part.0>
    fd60:	103f811e 	bne	r2,zero,fb68 <__alt_data_end+0xf000fb68>
    fd64:	d811883a 	mov	r8,sp
    fd68:	003ced06 	br	f120 <__alt_data_end+0xf000f120>
    fd6c:	d9402117 	ldw	r5,132(sp)
    fd70:	d9002017 	ldw	r4,128(sp)
    fd74:	d9801a04 	addi	r6,sp,104
    fd78:	da402c15 	stw	r9,176(sp)
    fd7c:	db802a15 	stw	r14,168(sp)
    fd80:	000ed040 	call	ed04 <__sprint_r.part.0>
    fd84:	da402c17 	ldw	r9,176(sp)
    fd88:	db802a17 	ldw	r14,168(sp)
    fd8c:	103f761e 	bne	r2,zero,fb68 <__alt_data_end+0xf000fb68>
    fd90:	d9401b17 	ldw	r5,108(sp)
    fd94:	d8801c17 	ldw	r2,112(sp)
    fd98:	d811883a 	mov	r8,sp
    fd9c:	29000044 	addi	r4,r5,1
    fda0:	003d5b06 	br	f310 <__alt_data_end+0xf000f310>
    fda4:	d9402117 	ldw	r5,132(sp)
    fda8:	d9002017 	ldw	r4,128(sp)
    fdac:	d9801a04 	addi	r6,sp,104
    fdb0:	da402c15 	stw	r9,176(sp)
    fdb4:	000ed040 	call	ed04 <__sprint_r.part.0>
    fdb8:	da402c17 	ldw	r9,176(sp)
    fdbc:	103f6a1e 	bne	r2,zero,fb68 <__alt_data_end+0xf000fb68>
    fdc0:	d9401b17 	ldw	r5,108(sp)
    fdc4:	d8801c17 	ldw	r2,112(sp)
    fdc8:	d811883a 	mov	r8,sp
    fdcc:	29000044 	addi	r4,r5,1
    fdd0:	003f1006 	br	fa14 <__alt_data_end+0xf000fa14>
    fdd4:	1000c31e 	bne	r2,zero,100e4 <___vfiprintf_internal_r+0x12cc>
    fdd8:	01000044 	movi	r4,1
    fddc:	000b883a 	mov	r5,zero
    fde0:	d811883a 	mov	r8,sp
    fde4:	003f0d06 	br	fa1c <__alt_data_end+0xf000fa1c>
    fde8:	d9402117 	ldw	r5,132(sp)
    fdec:	d9002017 	ldw	r4,128(sp)
    fdf0:	d9801a04 	addi	r6,sp,104
    fdf4:	000ed040 	call	ed04 <__sprint_r.part.0>
    fdf8:	103f5b1e 	bne	r2,zero,fb68 <__alt_data_end+0xf000fb68>
    fdfc:	d9001b17 	ldw	r4,108(sp)
    fe00:	d8801c17 	ldw	r2,112(sp)
    fe04:	d811883a 	mov	r8,sp
    fe08:	21000044 	addi	r4,r4,1
    fe0c:	003d8006 	br	f410 <__alt_data_end+0xf000f410>
    fe10:	01020034 	movhi	r4,2048
    fe14:	21009704 	addi	r4,r4,604
    fe18:	d9002615 	stw	r4,152(sp)
    fe1c:	d8c02215 	stw	r3,136(sp)
    fe20:	1029883a 	mov	r20,r2
    fe24:	94c4b03a 	or	r2,r18,r19
    fe28:	103fb21e 	bne	r2,zero,fcf4 <__alt_data_end+0xf000fcf4>
    fe2c:	0039883a 	mov	fp,zero
    fe30:	00800084 	movi	r2,2
    fe34:	003e6b06 	br	f7e4 <__alt_data_end+0xf000f7e4>
    fe38:	da802217 	ldw	r10,136(sp)
    fe3c:	d8001d85 	stb	zero,118(sp)
    fe40:	0027883a 	mov	r19,zero
    fe44:	50800104 	addi	r2,r10,4
    fe48:	54800017 	ldw	r18,0(r10)
    fe4c:	483e6016 	blt	r9,zero,f7d0 <__alt_data_end+0xf000f7d0>
    fe50:	00ffdfc4 	movi	r3,-129
    fe54:	d8802215 	stw	r2,136(sp)
    fe58:	a0e8703a 	and	r20,r20,r3
    fe5c:	0039883a 	mov	fp,zero
    fe60:	903ebb26 	beq	r18,zero,f950 <__alt_data_end+0xf000f950>
    fe64:	00800244 	movi	r2,9
    fe68:	14bdee36 	bltu	r2,r18,f624 <__alt_data_end+0xf000f624>
    fe6c:	003eba06 	br	f958 <__alt_data_end+0xf000f958>
    fe70:	00800c04 	movi	r2,48
    fe74:	d8c01d45 	stb	r3,117(sp)
    fe78:	d8801d05 	stb	r2,116(sp)
    fe7c:	d8001d85 	stb	zero,118(sp)
    fe80:	a0c00094 	ori	r3,r20,2
    fe84:	4800a916 	blt	r9,zero,1012c <___vfiprintf_internal_r+0x1314>
    fe88:	00bfdfc4 	movi	r2,-129
    fe8c:	a096703a 	and	r11,r20,r2
    fe90:	5d000094 	ori	r20,r11,2
    fe94:	0039883a 	mov	fp,zero
    fe98:	003f9706 	br	fcf8 <__alt_data_end+0xf000fcf8>
    fe9c:	8025883a 	mov	r18,r16
    fea0:	003c2e06 	br	ef5c <__alt_data_end+0xf000ef5c>
    fea4:	00820034 	movhi	r2,2048
    fea8:	10809704 	addi	r2,r2,604
    feac:	0039883a 	mov	fp,zero
    feb0:	d8802615 	stw	r2,152(sp)
    feb4:	003f9006 	br	fcf8 <__alt_data_end+0xf000fcf8>
    feb8:	04a5c83a 	sub	r18,zero,r18
    febc:	07000b44 	movi	fp,45
    fec0:	9004c03a 	cmpne	r2,r18,zero
    fec4:	04e7c83a 	sub	r19,zero,r19
    fec8:	df001d85 	stb	fp,118(sp)
    fecc:	98a7c83a 	sub	r19,r19,r2
    fed0:	48009f16 	blt	r9,zero,10150 <___vfiprintf_internal_r+0x1338>
    fed4:	00bfdfc4 	movi	r2,-129
    fed8:	a0a8703a 	and	r20,r20,r2
    fedc:	003dd006 	br	f620 <__alt_data_end+0xf000f620>
    fee0:	70004c26 	beq	r14,zero,10014 <___vfiprintf_internal_r+0x11fc>
    fee4:	00800084 	movi	r2,2
    fee8:	d8c01d04 	addi	r3,sp,116
    feec:	d8c00015 	stw	r3,0(sp)
    fef0:	d8800115 	stw	r2,4(sp)
    fef4:	01000044 	movi	r4,1
    fef8:	d811883a 	mov	r8,sp
    fefc:	003f7306 	br	fccc <__alt_data_end+0xf000fccc>
    ff00:	a080100c 	andi	r2,r20,64
    ff04:	da802217 	ldw	r10,136(sp)
    ff08:	103e0626 	beq	r2,zero,f724 <__alt_data_end+0xf000f724>
    ff0c:	5480000f 	ldh	r18,0(r10)
    ff10:	52800104 	addi	r10,r10,4
    ff14:	da802215 	stw	r10,136(sp)
    ff18:	9027d7fa 	srai	r19,r18,31
    ff1c:	9805883a 	mov	r2,r19
    ff20:	003db806 	br	f604 <__alt_data_end+0xf000f604>
    ff24:	a080040c 	andi	r2,r20,16
    ff28:	1000091e 	bne	r2,zero,ff50 <___vfiprintf_internal_r+0x1138>
    ff2c:	a2c0100c 	andi	r11,r20,64
    ff30:	58000726 	beq	r11,zero,ff50 <___vfiprintf_internal_r+0x1138>
    ff34:	da802217 	ldw	r10,136(sp)
    ff38:	50800017 	ldw	r2,0(r10)
    ff3c:	52800104 	addi	r10,r10,4
    ff40:	da802215 	stw	r10,136(sp)
    ff44:	da802317 	ldw	r10,140(sp)
    ff48:	1280000d 	sth	r10,0(r2)
    ff4c:	003be706 	br	eeec <__alt_data_end+0xf000eeec>
    ff50:	da802217 	ldw	r10,136(sp)
    ff54:	50800017 	ldw	r2,0(r10)
    ff58:	52800104 	addi	r10,r10,4
    ff5c:	da802215 	stw	r10,136(sp)
    ff60:	da802317 	ldw	r10,140(sp)
    ff64:	12800015 	stw	r10,0(r2)
    ff68:	003be006 	br	eeec <__alt_data_end+0xf000eeec>
    ff6c:	a080100c 	andi	r2,r20,64
    ff70:	da802217 	ldw	r10,136(sp)
    ff74:	10003026 	beq	r2,zero,10038 <___vfiprintf_internal_r+0x1220>
    ff78:	5480000b 	ldhu	r18,0(r10)
    ff7c:	52800104 	addi	r10,r10,4
    ff80:	0027883a 	mov	r19,zero
    ff84:	da802215 	stw	r10,136(sp)
    ff88:	003d8006 	br	f58c <__alt_data_end+0xf000f58c>
    ff8c:	80c00007 	ldb	r3,0(r16)
    ff90:	003c0006 	br	ef94 <__alt_data_end+0xf000ef94>
    ff94:	a080100c 	andi	r2,r20,64
    ff98:	d8001d85 	stb	zero,118(sp)
    ff9c:	da802217 	ldw	r10,136(sp)
    ffa0:	1000201e 	bne	r2,zero,10024 <___vfiprintf_internal_r+0x120c>
    ffa4:	50800104 	addi	r2,r10,4
    ffa8:	54800017 	ldw	r18,0(r10)
    ffac:	0027883a 	mov	r19,zero
    ffb0:	483def0e 	bge	r9,zero,f770 <__alt_data_end+0xf000f770>
    ffb4:	94c6b03a 	or	r3,r18,r19
    ffb8:	d8802215 	stw	r2,136(sp)
    ffbc:	183d4e1e 	bne	r3,zero,f4f8 <__alt_data_end+0xf000f4f8>
    ffc0:	0039883a 	mov	fp,zero
    ffc4:	0005883a 	mov	r2,zero
    ffc8:	003e0606 	br	f7e4 <__alt_data_end+0xf000f7e4>
    ffcc:	d9402117 	ldw	r5,132(sp)
    ffd0:	d9002017 	ldw	r4,128(sp)
    ffd4:	d9801a04 	addi	r6,sp,104
    ffd8:	da402c15 	stw	r9,176(sp)
    ffdc:	db802a15 	stw	r14,168(sp)
    ffe0:	000ed040 	call	ed04 <__sprint_r.part.0>
    ffe4:	da402c17 	ldw	r9,176(sp)
    ffe8:	db802a17 	ldw	r14,168(sp)
    ffec:	103ede1e 	bne	r2,zero,fb68 <__alt_data_end+0xf000fb68>
    fff0:	d9401b17 	ldw	r5,108(sp)
    fff4:	d8801c17 	ldw	r2,112(sp)
    fff8:	d811883a 	mov	r8,sp
    fffc:	29000044 	addi	r4,r5,1
   10000:	003e7406 	br	f9d4 <__alt_data_end+0xf000f9d4>
   10004:	00bfffc4 	movi	r2,-1
   10008:	003c5806 	br	f16c <__alt_data_end+0xf000f16c>
   1000c:	d811883a 	mov	r8,sp
   10010:	003ee806 	br	fbb4 <__alt_data_end+0xf000fbb4>
   10014:	000b883a 	mov	r5,zero
   10018:	01000044 	movi	r4,1
   1001c:	d811883a 	mov	r8,sp
   10020:	003e7c06 	br	fa14 <__alt_data_end+0xf000fa14>
   10024:	50800104 	addi	r2,r10,4
   10028:	5480000b 	ldhu	r18,0(r10)
   1002c:	0027883a 	mov	r19,zero
   10030:	483dcf0e 	bge	r9,zero,f770 <__alt_data_end+0xf000f770>
   10034:	003fdf06 	br	ffb4 <__alt_data_end+0xf000ffb4>
   10038:	54800017 	ldw	r18,0(r10)
   1003c:	52800104 	addi	r10,r10,4
   10040:	0027883a 	mov	r19,zero
   10044:	da802215 	stw	r10,136(sp)
   10048:	003d5006 	br	f58c <__alt_data_end+0xf000f58c>
   1004c:	50800104 	addi	r2,r10,4
   10050:	5480000b 	ldhu	r18,0(r10)
   10054:	0027883a 	mov	r19,zero
   10058:	483f7d0e 	bge	r9,zero,fe50 <__alt_data_end+0xf000fe50>
   1005c:	003ddc06 	br	f7d0 <__alt_data_end+0xf000f7d0>
   10060:	d8c02215 	stw	r3,136(sp)
   10064:	0039883a 	mov	fp,zero
   10068:	003ddb06 	br	f7d8 <__alt_data_end+0xf000f7d8>
   1006c:	02820034 	movhi	r10,2048
   10070:	5280f804 	addi	r10,r10,992
   10074:	da802415 	stw	r10,144(sp)
   10078:	003e8306 	br	fa88 <__alt_data_end+0xf000fa88>
   1007c:	d8801c17 	ldw	r2,112(sp)
   10080:	dd002117 	ldw	r20,132(sp)
   10084:	103eb926 	beq	r2,zero,fb6c <__alt_data_end+0xf000fb6c>
   10088:	d9002017 	ldw	r4,128(sp)
   1008c:	d9801a04 	addi	r6,sp,104
   10090:	a00b883a 	mov	r5,r20
   10094:	000ed040 	call	ed04 <__sprint_r.part.0>
   10098:	003eb406 	br	fb6c <__alt_data_end+0xf000fb6c>
   1009c:	80c00043 	ldbu	r3,1(r16)
   100a0:	a5000814 	ori	r20,r20,32
   100a4:	84000044 	addi	r16,r16,1
   100a8:	18c03fcc 	andi	r3,r3,255
   100ac:	18c0201c 	xori	r3,r3,128
   100b0:	18ffe004 	addi	r3,r3,-128
   100b4:	003bb706 	br	ef94 <__alt_data_end+0xf000ef94>
   100b8:	a809883a 	mov	r4,r21
   100bc:	d8c02a15 	stw	r3,168(sp)
   100c0:	da002b15 	stw	r8,172(sp)
   100c4:	00079dc0 	call	79dc <strlen>
   100c8:	d8c02a17 	ldw	r3,168(sp)
   100cc:	1027883a 	mov	r19,r2
   100d0:	df001d83 	ldbu	fp,118(sp)
   100d4:	d8c02215 	stw	r3,136(sp)
   100d8:	0013883a 	mov	r9,zero
   100dc:	da002b17 	ldw	r8,172(sp)
   100e0:	003c4d06 	br	f218 <__alt_data_end+0xf000f218>
   100e4:	d9402117 	ldw	r5,132(sp)
   100e8:	d9002017 	ldw	r4,128(sp)
   100ec:	d9801a04 	addi	r6,sp,104
   100f0:	da402c15 	stw	r9,176(sp)
   100f4:	000ed040 	call	ed04 <__sprint_r.part.0>
   100f8:	da402c17 	ldw	r9,176(sp)
   100fc:	103e9a1e 	bne	r2,zero,fb68 <__alt_data_end+0xf000fb68>
   10100:	d9401b17 	ldw	r5,108(sp)
   10104:	d8801c17 	ldw	r2,112(sp)
   10108:	d811883a 	mov	r8,sp
   1010c:	29000044 	addi	r4,r5,1
   10110:	003e4206 	br	fa1c <__alt_data_end+0xf000fa1c>
   10114:	d9401b17 	ldw	r5,108(sp)
   10118:	01020034 	movhi	r4,2048
   1011c:	2100fc04 	addi	r4,r4,1008
   10120:	d9002415 	stw	r4,144(sp)
   10124:	29400044 	addi	r5,r5,1
   10128:	003c6d06 	br	f2e0 <__alt_data_end+0xf000f2e0>
   1012c:	0039883a 	mov	fp,zero
   10130:	00800084 	movi	r2,2
   10134:	10803fcc 	andi	r2,r2,255
   10138:	01000044 	movi	r4,1
   1013c:	11001e26 	beq	r2,r4,101b8 <___vfiprintf_internal_r+0x13a0>
   10140:	01000084 	movi	r4,2
   10144:	11001e1e 	bne	r2,r4,101c0 <___vfiprintf_internal_r+0x13a8>
   10148:	1829883a 	mov	r20,r3
   1014c:	003eea06 	br	fcf8 <__alt_data_end+0xf000fcf8>
   10150:	a007883a 	mov	r3,r20
   10154:	00800044 	movi	r2,1
   10158:	003ff606 	br	10134 <__alt_data_end+0xf0010134>
   1015c:	00800184 	movi	r2,6
   10160:	1240012e 	bgeu	r2,r9,10168 <___vfiprintf_internal_r+0x1350>
   10164:	1013883a 	mov	r9,r2
   10168:	4827883a 	mov	r19,r9
   1016c:	4825883a 	mov	r18,r9
   10170:	48001516 	blt	r9,zero,101c8 <___vfiprintf_internal_r+0x13b0>
   10174:	05420034 	movhi	r21,2048
   10178:	d8c02215 	stw	r3,136(sp)
   1017c:	ad409c04 	addi	r21,r21,624
   10180:	003d1406 	br	f5d4 <__alt_data_end+0xf000f5d4>
   10184:	02820034 	movhi	r10,2048
   10188:	5280f804 	addi	r10,r10,992
   1018c:	da802415 	stw	r10,144(sp)
   10190:	200d883a 	mov	r6,r4
   10194:	003c9106 	br	f3dc <__alt_data_end+0xf000f3dc>
   10198:	5021883a 	mov	r16,r10
   1019c:	0013883a 	mov	r9,zero
   101a0:	003b7d06 	br	ef98 <__alt_data_end+0xf000ef98>
   101a4:	4827883a 	mov	r19,r9
   101a8:	df001d83 	ldbu	fp,118(sp)
   101ac:	d8c02215 	stw	r3,136(sp)
   101b0:	0013883a 	mov	r9,zero
   101b4:	003c1806 	br	f218 <__alt_data_end+0xf000f218>
   101b8:	1829883a 	mov	r20,r3
   101bc:	003d1806 	br	f620 <__alt_data_end+0xf000f620>
   101c0:	1829883a 	mov	r20,r3
   101c4:	003ccd06 	br	f4fc <__alt_data_end+0xf000f4fc>
   101c8:	0025883a 	mov	r18,zero
   101cc:	003fe906 	br	10174 <__alt_data_end+0xf0010174>
   101d0:	d8802217 	ldw	r2,136(sp)
   101d4:	80c00043 	ldbu	r3,1(r16)
   101d8:	5021883a 	mov	r16,r10
   101dc:	12400017 	ldw	r9,0(r2)
   101e0:	10800104 	addi	r2,r2,4
   101e4:	d8802215 	stw	r2,136(sp)
   101e8:	483faf0e 	bge	r9,zero,100a8 <__alt_data_end+0xf00100a8>
   101ec:	18c03fcc 	andi	r3,r3,255
   101f0:	18c0201c 	xori	r3,r3,128
   101f4:	027fffc4 	movi	r9,-1
   101f8:	18ffe004 	addi	r3,r3,-128
   101fc:	003b6506 	br	ef94 <__alt_data_end+0xf000ef94>
   10200:	d9c01d85 	stb	r7,118(sp)
   10204:	003ca006 	br	f488 <__alt_data_end+0xf000f488>
   10208:	d9c01d85 	stb	r7,118(sp)
   1020c:	003cad06 	br	f4c4 <__alt_data_end+0xf000f4c4>
   10210:	d9c01d85 	stb	r7,118(sp)
   10214:	003d7d06 	br	f80c <__alt_data_end+0xf000f80c>
   10218:	d9c01d85 	stb	r7,118(sp)
   1021c:	003d5f06 	br	f79c <__alt_data_end+0xf000f79c>
   10220:	a080004c 	andi	r2,r20,1
   10224:	0039883a 	mov	fp,zero
   10228:	10000526 	beq	r2,zero,10240 <___vfiprintf_internal_r+0x1428>
   1022c:	00800c04 	movi	r2,48
   10230:	d88019c5 	stb	r2,103(sp)
   10234:	dcc02717 	ldw	r19,156(sp)
   10238:	dd4019c4 	addi	r21,sp,103
   1023c:	003bf606 	br	f218 <__alt_data_end+0xf000f218>
   10240:	0027883a 	mov	r19,zero
   10244:	dd401a04 	addi	r21,sp,104
   10248:	003bf306 	br	f218 <__alt_data_end+0xf000f218>
   1024c:	d9c01d85 	stb	r7,118(sp)
   10250:	003dc806 	br	f974 <__alt_data_end+0xf000f974>
   10254:	d9c01d85 	stb	r7,118(sp)
   10258:	003d3a06 	br	f744 <__alt_data_end+0xf000f744>
   1025c:	d9c01d85 	stb	r7,118(sp)
   10260:	003d2a06 	br	f70c <__alt_data_end+0xf000f70c>
   10264:	d9c01d85 	stb	r7,118(sp)
   10268:	003cde06 	br	f5e4 <__alt_data_end+0xf000f5e4>
   1026c:	d9c01d85 	stb	r7,118(sp)
   10270:	003cbc06 	br	f564 <__alt_data_end+0xf000f564>

00010274 <__vfiprintf_internal>:
   10274:	00820034 	movhi	r2,2048
   10278:	108ab104 	addi	r2,r2,10948
   1027c:	300f883a 	mov	r7,r6
   10280:	280d883a 	mov	r6,r5
   10284:	200b883a 	mov	r5,r4
   10288:	11000017 	ldw	r4,0(r2)
   1028c:	000ee181 	jmpi	ee18 <___vfiprintf_internal_r>

00010290 <__sbprintf>:
   10290:	2880030b 	ldhu	r2,12(r5)
   10294:	2ac01917 	ldw	r11,100(r5)
   10298:	2a80038b 	ldhu	r10,14(r5)
   1029c:	2a400717 	ldw	r9,28(r5)
   102a0:	2a000917 	ldw	r8,36(r5)
   102a4:	defee204 	addi	sp,sp,-1144
   102a8:	00c10004 	movi	r3,1024
   102ac:	dc011a15 	stw	r16,1128(sp)
   102b0:	10bfff4c 	andi	r2,r2,65533
   102b4:	2821883a 	mov	r16,r5
   102b8:	d8cb883a 	add	r5,sp,r3
   102bc:	dc811c15 	stw	r18,1136(sp)
   102c0:	dc411b15 	stw	r17,1132(sp)
   102c4:	dfc11d15 	stw	ra,1140(sp)
   102c8:	2025883a 	mov	r18,r4
   102cc:	d881030d 	sth	r2,1036(sp)
   102d0:	dac11915 	stw	r11,1124(sp)
   102d4:	da81038d 	sth	r10,1038(sp)
   102d8:	da410715 	stw	r9,1052(sp)
   102dc:	da010915 	stw	r8,1060(sp)
   102e0:	dec10015 	stw	sp,1024(sp)
   102e4:	dec10415 	stw	sp,1040(sp)
   102e8:	d8c10215 	stw	r3,1032(sp)
   102ec:	d8c10515 	stw	r3,1044(sp)
   102f0:	d8010615 	stw	zero,1048(sp)
   102f4:	000ee180 	call	ee18 <___vfiprintf_internal_r>
   102f8:	1023883a 	mov	r17,r2
   102fc:	10000416 	blt	r2,zero,10310 <__sbprintf+0x80>
   10300:	d9410004 	addi	r5,sp,1024
   10304:	9009883a 	mov	r4,r18
   10308:	000b93c0 	call	b93c <_fflush_r>
   1030c:	10000d1e 	bne	r2,zero,10344 <__sbprintf+0xb4>
   10310:	d881030b 	ldhu	r2,1036(sp)
   10314:	1080100c 	andi	r2,r2,64
   10318:	10000326 	beq	r2,zero,10328 <__sbprintf+0x98>
   1031c:	8080030b 	ldhu	r2,12(r16)
   10320:	10801014 	ori	r2,r2,64
   10324:	8080030d 	sth	r2,12(r16)
   10328:	8805883a 	mov	r2,r17
   1032c:	dfc11d17 	ldw	ra,1140(sp)
   10330:	dc811c17 	ldw	r18,1136(sp)
   10334:	dc411b17 	ldw	r17,1132(sp)
   10338:	dc011a17 	ldw	r16,1128(sp)
   1033c:	dec11e04 	addi	sp,sp,1144
   10340:	f800283a 	ret
   10344:	047fffc4 	movi	r17,-1
   10348:	003ff106 	br	10310 <__alt_data_end+0xf0010310>

0001034c <_write_r>:
   1034c:	defffd04 	addi	sp,sp,-12
   10350:	2805883a 	mov	r2,r5
   10354:	dc000015 	stw	r16,0(sp)
   10358:	04020034 	movhi	r16,2048
   1035c:	dc400115 	stw	r17,4(sp)
   10360:	300b883a 	mov	r5,r6
   10364:	840afa04 	addi	r16,r16,11240
   10368:	2023883a 	mov	r17,r4
   1036c:	380d883a 	mov	r6,r7
   10370:	1009883a 	mov	r4,r2
   10374:	dfc00215 	stw	ra,8(sp)
   10378:	80000015 	stw	zero,0(r16)
   1037c:	0013ad00 	call	13ad0 <write>
   10380:	00ffffc4 	movi	r3,-1
   10384:	10c00526 	beq	r2,r3,1039c <_write_r+0x50>
   10388:	dfc00217 	ldw	ra,8(sp)
   1038c:	dc400117 	ldw	r17,4(sp)
   10390:	dc000017 	ldw	r16,0(sp)
   10394:	dec00304 	addi	sp,sp,12
   10398:	f800283a 	ret
   1039c:	80c00017 	ldw	r3,0(r16)
   103a0:	183ff926 	beq	r3,zero,10388 <__alt_data_end+0xf0010388>
   103a4:	88c00015 	stw	r3,0(r17)
   103a8:	003ff706 	br	10388 <__alt_data_end+0xf0010388>

000103ac <_close_r>:
   103ac:	defffd04 	addi	sp,sp,-12
   103b0:	dc000015 	stw	r16,0(sp)
   103b4:	04020034 	movhi	r16,2048
   103b8:	dc400115 	stw	r17,4(sp)
   103bc:	840afa04 	addi	r16,r16,11240
   103c0:	2023883a 	mov	r17,r4
   103c4:	2809883a 	mov	r4,r5
   103c8:	dfc00215 	stw	ra,8(sp)
   103cc:	80000015 	stw	zero,0(r16)
   103d0:	00133ac0 	call	133ac <close>
   103d4:	00ffffc4 	movi	r3,-1
   103d8:	10c00526 	beq	r2,r3,103f0 <_close_r+0x44>
   103dc:	dfc00217 	ldw	ra,8(sp)
   103e0:	dc400117 	ldw	r17,4(sp)
   103e4:	dc000017 	ldw	r16,0(sp)
   103e8:	dec00304 	addi	sp,sp,12
   103ec:	f800283a 	ret
   103f0:	80c00017 	ldw	r3,0(r16)
   103f4:	183ff926 	beq	r3,zero,103dc <__alt_data_end+0xf00103dc>
   103f8:	88c00015 	stw	r3,0(r17)
   103fc:	003ff706 	br	103dc <__alt_data_end+0xf00103dc>

00010400 <_calloc_r>:
   10400:	298b383a 	mul	r5,r5,r6
   10404:	defffe04 	addi	sp,sp,-8
   10408:	dfc00115 	stw	ra,4(sp)
   1040c:	dc000015 	stw	r16,0(sp)
   10410:	000ca780 	call	ca78 <_malloc_r>
   10414:	10002926 	beq	r2,zero,104bc <_calloc_r+0xbc>
   10418:	11bfff17 	ldw	r6,-4(r2)
   1041c:	1021883a 	mov	r16,r2
   10420:	00bfff04 	movi	r2,-4
   10424:	308c703a 	and	r6,r6,r2
   10428:	00c00904 	movi	r3,36
   1042c:	308d883a 	add	r6,r6,r2
   10430:	19801636 	bltu	r3,r6,1048c <_calloc_r+0x8c>
   10434:	008004c4 	movi	r2,19
   10438:	11800b2e 	bgeu	r2,r6,10468 <_calloc_r+0x68>
   1043c:	80000015 	stw	zero,0(r16)
   10440:	80000115 	stw	zero,4(r16)
   10444:	008006c4 	movi	r2,27
   10448:	11801a2e 	bgeu	r2,r6,104b4 <_calloc_r+0xb4>
   1044c:	80000215 	stw	zero,8(r16)
   10450:	80000315 	stw	zero,12(r16)
   10454:	30c0151e 	bne	r6,r3,104ac <_calloc_r+0xac>
   10458:	80000415 	stw	zero,16(r16)
   1045c:	80800604 	addi	r2,r16,24
   10460:	80000515 	stw	zero,20(r16)
   10464:	00000106 	br	1046c <_calloc_r+0x6c>
   10468:	8005883a 	mov	r2,r16
   1046c:	10000015 	stw	zero,0(r2)
   10470:	10000115 	stw	zero,4(r2)
   10474:	10000215 	stw	zero,8(r2)
   10478:	8005883a 	mov	r2,r16
   1047c:	dfc00117 	ldw	ra,4(sp)
   10480:	dc000017 	ldw	r16,0(sp)
   10484:	dec00204 	addi	sp,sp,8
   10488:	f800283a 	ret
   1048c:	000b883a 	mov	r5,zero
   10490:	8009883a 	mov	r4,r16
   10494:	00077740 	call	7774 <memset>
   10498:	8005883a 	mov	r2,r16
   1049c:	dfc00117 	ldw	ra,4(sp)
   104a0:	dc000017 	ldw	r16,0(sp)
   104a4:	dec00204 	addi	sp,sp,8
   104a8:	f800283a 	ret
   104ac:	80800404 	addi	r2,r16,16
   104b0:	003fee06 	br	1046c <__alt_data_end+0xf001046c>
   104b4:	80800204 	addi	r2,r16,8
   104b8:	003fec06 	br	1046c <__alt_data_end+0xf001046c>
   104bc:	0005883a 	mov	r2,zero
   104c0:	003fee06 	br	1047c <__alt_data_end+0xf001047c>

000104c4 <_fclose_r>:
   104c4:	28003926 	beq	r5,zero,105ac <_fclose_r+0xe8>
   104c8:	defffc04 	addi	sp,sp,-16
   104cc:	dc400115 	stw	r17,4(sp)
   104d0:	dc000015 	stw	r16,0(sp)
   104d4:	dfc00315 	stw	ra,12(sp)
   104d8:	dc800215 	stw	r18,8(sp)
   104dc:	2023883a 	mov	r17,r4
   104e0:	2821883a 	mov	r16,r5
   104e4:	20000226 	beq	r4,zero,104f0 <_fclose_r+0x2c>
   104e8:	20800e17 	ldw	r2,56(r4)
   104ec:	10002726 	beq	r2,zero,1058c <_fclose_r+0xc8>
   104f0:	8080030f 	ldh	r2,12(r16)
   104f4:	1000071e 	bne	r2,zero,10514 <_fclose_r+0x50>
   104f8:	0005883a 	mov	r2,zero
   104fc:	dfc00317 	ldw	ra,12(sp)
   10500:	dc800217 	ldw	r18,8(sp)
   10504:	dc400117 	ldw	r17,4(sp)
   10508:	dc000017 	ldw	r16,0(sp)
   1050c:	dec00404 	addi	sp,sp,16
   10510:	f800283a 	ret
   10514:	800b883a 	mov	r5,r16
   10518:	8809883a 	mov	r4,r17
   1051c:	000b7200 	call	b720 <__sflush_r>
   10520:	1025883a 	mov	r18,r2
   10524:	80800b17 	ldw	r2,44(r16)
   10528:	10000426 	beq	r2,zero,1053c <_fclose_r+0x78>
   1052c:	81400717 	ldw	r5,28(r16)
   10530:	8809883a 	mov	r4,r17
   10534:	103ee83a 	callr	r2
   10538:	10001616 	blt	r2,zero,10594 <_fclose_r+0xd0>
   1053c:	8080030b 	ldhu	r2,12(r16)
   10540:	1080200c 	andi	r2,r2,128
   10544:	1000151e 	bne	r2,zero,1059c <_fclose_r+0xd8>
   10548:	81400c17 	ldw	r5,48(r16)
   1054c:	28000526 	beq	r5,zero,10564 <_fclose_r+0xa0>
   10550:	80801004 	addi	r2,r16,64
   10554:	28800226 	beq	r5,r2,10560 <_fclose_r+0x9c>
   10558:	8809883a 	mov	r4,r17
   1055c:	000be8c0 	call	be8c <_free_r>
   10560:	80000c15 	stw	zero,48(r16)
   10564:	81401117 	ldw	r5,68(r16)
   10568:	28000326 	beq	r5,zero,10578 <_fclose_r+0xb4>
   1056c:	8809883a 	mov	r4,r17
   10570:	000be8c0 	call	be8c <_free_r>
   10574:	80001115 	stw	zero,68(r16)
   10578:	000bd280 	call	bd28 <__sfp_lock_acquire>
   1057c:	8000030d 	sth	zero,12(r16)
   10580:	000bd2c0 	call	bd2c <__sfp_lock_release>
   10584:	9005883a 	mov	r2,r18
   10588:	003fdc06 	br	104fc <__alt_data_end+0xf00104fc>
   1058c:	000bd180 	call	bd18 <__sinit>
   10590:	003fd706 	br	104f0 <__alt_data_end+0xf00104f0>
   10594:	04bfffc4 	movi	r18,-1
   10598:	003fe806 	br	1053c <__alt_data_end+0xf001053c>
   1059c:	81400417 	ldw	r5,16(r16)
   105a0:	8809883a 	mov	r4,r17
   105a4:	000be8c0 	call	be8c <_free_r>
   105a8:	003fe706 	br	10548 <__alt_data_end+0xf0010548>
   105ac:	0005883a 	mov	r2,zero
   105b0:	f800283a 	ret

000105b4 <fclose>:
   105b4:	00820034 	movhi	r2,2048
   105b8:	108ab104 	addi	r2,r2,10948
   105bc:	200b883a 	mov	r5,r4
   105c0:	11000017 	ldw	r4,0(r2)
   105c4:	00104c41 	jmpi	104c4 <_fclose_r>

000105c8 <__fputwc>:
   105c8:	defff804 	addi	sp,sp,-32
   105cc:	dcc00415 	stw	r19,16(sp)
   105d0:	dc800315 	stw	r18,12(sp)
   105d4:	dc000115 	stw	r16,4(sp)
   105d8:	dfc00715 	stw	ra,28(sp)
   105dc:	dd400615 	stw	r21,24(sp)
   105e0:	dd000515 	stw	r20,20(sp)
   105e4:	dc400215 	stw	r17,8(sp)
   105e8:	2027883a 	mov	r19,r4
   105ec:	2825883a 	mov	r18,r5
   105f0:	3021883a 	mov	r16,r6
   105f4:	000c8680 	call	c868 <__locale_mb_cur_max>
   105f8:	00c00044 	movi	r3,1
   105fc:	10c03e26 	beq	r2,r3,106f8 <__fputwc+0x130>
   10600:	81c01704 	addi	r7,r16,92
   10604:	900d883a 	mov	r6,r18
   10608:	d80b883a 	mov	r5,sp
   1060c:	9809883a 	mov	r4,r19
   10610:	0010a980 	call	10a98 <_wcrtomb_r>
   10614:	1029883a 	mov	r20,r2
   10618:	00bfffc4 	movi	r2,-1
   1061c:	a0802026 	beq	r20,r2,106a0 <__fputwc+0xd8>
   10620:	d9400003 	ldbu	r5,0(sp)
   10624:	a0001c26 	beq	r20,zero,10698 <__fputwc+0xd0>
   10628:	0023883a 	mov	r17,zero
   1062c:	05400284 	movi	r21,10
   10630:	00000906 	br	10658 <__fputwc+0x90>
   10634:	80800017 	ldw	r2,0(r16)
   10638:	11400005 	stb	r5,0(r2)
   1063c:	80c00017 	ldw	r3,0(r16)
   10640:	18c00044 	addi	r3,r3,1
   10644:	80c00015 	stw	r3,0(r16)
   10648:	8c400044 	addi	r17,r17,1
   1064c:	dc45883a 	add	r2,sp,r17
   10650:	8d00112e 	bgeu	r17,r20,10698 <__fputwc+0xd0>
   10654:	11400003 	ldbu	r5,0(r2)
   10658:	80c00217 	ldw	r3,8(r16)
   1065c:	18ffffc4 	addi	r3,r3,-1
   10660:	80c00215 	stw	r3,8(r16)
   10664:	183ff30e 	bge	r3,zero,10634 <__alt_data_end+0xf0010634>
   10668:	80800617 	ldw	r2,24(r16)
   1066c:	18801916 	blt	r3,r2,106d4 <__fputwc+0x10c>
   10670:	80800017 	ldw	r2,0(r16)
   10674:	11400005 	stb	r5,0(r2)
   10678:	80800017 	ldw	r2,0(r16)
   1067c:	10c00003 	ldbu	r3,0(r2)
   10680:	10800044 	addi	r2,r2,1
   10684:	1d402326 	beq	r3,r21,10714 <__fputwc+0x14c>
   10688:	80800015 	stw	r2,0(r16)
   1068c:	8c400044 	addi	r17,r17,1
   10690:	dc45883a 	add	r2,sp,r17
   10694:	8d3fef36 	bltu	r17,r20,10654 <__alt_data_end+0xf0010654>
   10698:	9005883a 	mov	r2,r18
   1069c:	00000406 	br	106b0 <__fputwc+0xe8>
   106a0:	80c0030b 	ldhu	r3,12(r16)
   106a4:	a005883a 	mov	r2,r20
   106a8:	18c01014 	ori	r3,r3,64
   106ac:	80c0030d 	sth	r3,12(r16)
   106b0:	dfc00717 	ldw	ra,28(sp)
   106b4:	dd400617 	ldw	r21,24(sp)
   106b8:	dd000517 	ldw	r20,20(sp)
   106bc:	dcc00417 	ldw	r19,16(sp)
   106c0:	dc800317 	ldw	r18,12(sp)
   106c4:	dc400217 	ldw	r17,8(sp)
   106c8:	dc000117 	ldw	r16,4(sp)
   106cc:	dec00804 	addi	sp,sp,32
   106d0:	f800283a 	ret
   106d4:	800d883a 	mov	r6,r16
   106d8:	29403fcc 	andi	r5,r5,255
   106dc:	9809883a 	mov	r4,r19
   106e0:	00109400 	call	10940 <__swbuf_r>
   106e4:	10bfffe0 	cmpeqi	r2,r2,-1
   106e8:	10803fcc 	andi	r2,r2,255
   106ec:	103fd626 	beq	r2,zero,10648 <__alt_data_end+0xf0010648>
   106f0:	00bfffc4 	movi	r2,-1
   106f4:	003fee06 	br	106b0 <__alt_data_end+0xf00106b0>
   106f8:	90ffffc4 	addi	r3,r18,-1
   106fc:	01003f84 	movi	r4,254
   10700:	20ffbf36 	bltu	r4,r3,10600 <__alt_data_end+0xf0010600>
   10704:	900b883a 	mov	r5,r18
   10708:	dc800005 	stb	r18,0(sp)
   1070c:	1029883a 	mov	r20,r2
   10710:	003fc506 	br	10628 <__alt_data_end+0xf0010628>
   10714:	800d883a 	mov	r6,r16
   10718:	a80b883a 	mov	r5,r21
   1071c:	9809883a 	mov	r4,r19
   10720:	00109400 	call	10940 <__swbuf_r>
   10724:	10bfffe0 	cmpeqi	r2,r2,-1
   10728:	003fef06 	br	106e8 <__alt_data_end+0xf00106e8>

0001072c <_fputwc_r>:
   1072c:	3080030b 	ldhu	r2,12(r6)
   10730:	10c8000c 	andi	r3,r2,8192
   10734:	1800051e 	bne	r3,zero,1074c <_fputwc_r+0x20>
   10738:	30c01917 	ldw	r3,100(r6)
   1073c:	10880014 	ori	r2,r2,8192
   10740:	3080030d 	sth	r2,12(r6)
   10744:	18880014 	ori	r2,r3,8192
   10748:	30801915 	stw	r2,100(r6)
   1074c:	00105c81 	jmpi	105c8 <__fputwc>

00010750 <fputwc>:
   10750:	00820034 	movhi	r2,2048
   10754:	defffc04 	addi	sp,sp,-16
   10758:	108ab104 	addi	r2,r2,10948
   1075c:	dc000115 	stw	r16,4(sp)
   10760:	14000017 	ldw	r16,0(r2)
   10764:	dc400215 	stw	r17,8(sp)
   10768:	dfc00315 	stw	ra,12(sp)
   1076c:	2023883a 	mov	r17,r4
   10770:	80000226 	beq	r16,zero,1077c <fputwc+0x2c>
   10774:	80800e17 	ldw	r2,56(r16)
   10778:	10001026 	beq	r2,zero,107bc <fputwc+0x6c>
   1077c:	2880030b 	ldhu	r2,12(r5)
   10780:	10c8000c 	andi	r3,r2,8192
   10784:	1800051e 	bne	r3,zero,1079c <fputwc+0x4c>
   10788:	28c01917 	ldw	r3,100(r5)
   1078c:	10880014 	ori	r2,r2,8192
   10790:	2880030d 	sth	r2,12(r5)
   10794:	18880014 	ori	r2,r3,8192
   10798:	28801915 	stw	r2,100(r5)
   1079c:	280d883a 	mov	r6,r5
   107a0:	8009883a 	mov	r4,r16
   107a4:	880b883a 	mov	r5,r17
   107a8:	dfc00317 	ldw	ra,12(sp)
   107ac:	dc400217 	ldw	r17,8(sp)
   107b0:	dc000117 	ldw	r16,4(sp)
   107b4:	dec00404 	addi	sp,sp,16
   107b8:	00105c81 	jmpi	105c8 <__fputwc>
   107bc:	8009883a 	mov	r4,r16
   107c0:	d9400015 	stw	r5,0(sp)
   107c4:	000bd180 	call	bd18 <__sinit>
   107c8:	d9400017 	ldw	r5,0(sp)
   107cc:	003feb06 	br	1077c <__alt_data_end+0xf001077c>

000107d0 <_fstat_r>:
   107d0:	defffd04 	addi	sp,sp,-12
   107d4:	2805883a 	mov	r2,r5
   107d8:	dc000015 	stw	r16,0(sp)
   107dc:	04020034 	movhi	r16,2048
   107e0:	dc400115 	stw	r17,4(sp)
   107e4:	840afa04 	addi	r16,r16,11240
   107e8:	2023883a 	mov	r17,r4
   107ec:	300b883a 	mov	r5,r6
   107f0:	1009883a 	mov	r4,r2
   107f4:	dfc00215 	stw	ra,8(sp)
   107f8:	80000015 	stw	zero,0(r16)
   107fc:	00134e40 	call	134e4 <fstat>
   10800:	00ffffc4 	movi	r3,-1
   10804:	10c00526 	beq	r2,r3,1081c <_fstat_r+0x4c>
   10808:	dfc00217 	ldw	ra,8(sp)
   1080c:	dc400117 	ldw	r17,4(sp)
   10810:	dc000017 	ldw	r16,0(sp)
   10814:	dec00304 	addi	sp,sp,12
   10818:	f800283a 	ret
   1081c:	80c00017 	ldw	r3,0(r16)
   10820:	183ff926 	beq	r3,zero,10808 <__alt_data_end+0xf0010808>
   10824:	88c00015 	stw	r3,0(r17)
   10828:	003ff706 	br	10808 <__alt_data_end+0xf0010808>

0001082c <_isatty_r>:
   1082c:	defffd04 	addi	sp,sp,-12
   10830:	dc000015 	stw	r16,0(sp)
   10834:	04020034 	movhi	r16,2048
   10838:	dc400115 	stw	r17,4(sp)
   1083c:	840afa04 	addi	r16,r16,11240
   10840:	2023883a 	mov	r17,r4
   10844:	2809883a 	mov	r4,r5
   10848:	dfc00215 	stw	ra,8(sp)
   1084c:	80000015 	stw	zero,0(r16)
   10850:	00135d00 	call	135d0 <isatty>
   10854:	00ffffc4 	movi	r3,-1
   10858:	10c00526 	beq	r2,r3,10870 <_isatty_r+0x44>
   1085c:	dfc00217 	ldw	ra,8(sp)
   10860:	dc400117 	ldw	r17,4(sp)
   10864:	dc000017 	ldw	r16,0(sp)
   10868:	dec00304 	addi	sp,sp,12
   1086c:	f800283a 	ret
   10870:	80c00017 	ldw	r3,0(r16)
   10874:	183ff926 	beq	r3,zero,1085c <__alt_data_end+0xf001085c>
   10878:	88c00015 	stw	r3,0(r17)
   1087c:	003ff706 	br	1085c <__alt_data_end+0xf001085c>

00010880 <_lseek_r>:
   10880:	defffd04 	addi	sp,sp,-12
   10884:	2805883a 	mov	r2,r5
   10888:	dc000015 	stw	r16,0(sp)
   1088c:	04020034 	movhi	r16,2048
   10890:	dc400115 	stw	r17,4(sp)
   10894:	300b883a 	mov	r5,r6
   10898:	840afa04 	addi	r16,r16,11240
   1089c:	2023883a 	mov	r17,r4
   108a0:	380d883a 	mov	r6,r7
   108a4:	1009883a 	mov	r4,r2
   108a8:	dfc00215 	stw	ra,8(sp)
   108ac:	80000015 	stw	zero,0(r16)
   108b0:	00136b00 	call	136b0 <lseek>
   108b4:	00ffffc4 	movi	r3,-1
   108b8:	10c00526 	beq	r2,r3,108d0 <_lseek_r+0x50>
   108bc:	dfc00217 	ldw	ra,8(sp)
   108c0:	dc400117 	ldw	r17,4(sp)
   108c4:	dc000017 	ldw	r16,0(sp)
   108c8:	dec00304 	addi	sp,sp,12
   108cc:	f800283a 	ret
   108d0:	80c00017 	ldw	r3,0(r16)
   108d4:	183ff926 	beq	r3,zero,108bc <__alt_data_end+0xf00108bc>
   108d8:	88c00015 	stw	r3,0(r17)
   108dc:	003ff706 	br	108bc <__alt_data_end+0xf00108bc>

000108e0 <_read_r>:
   108e0:	defffd04 	addi	sp,sp,-12
   108e4:	2805883a 	mov	r2,r5
   108e8:	dc000015 	stw	r16,0(sp)
   108ec:	04020034 	movhi	r16,2048
   108f0:	dc400115 	stw	r17,4(sp)
   108f4:	300b883a 	mov	r5,r6
   108f8:	840afa04 	addi	r16,r16,11240
   108fc:	2023883a 	mov	r17,r4
   10900:	380d883a 	mov	r6,r7
   10904:	1009883a 	mov	r4,r2
   10908:	dfc00215 	stw	ra,8(sp)
   1090c:	80000015 	stw	zero,0(r16)
   10910:	00138840 	call	13884 <read>
   10914:	00ffffc4 	movi	r3,-1
   10918:	10c00526 	beq	r2,r3,10930 <_read_r+0x50>
   1091c:	dfc00217 	ldw	ra,8(sp)
   10920:	dc400117 	ldw	r17,4(sp)
   10924:	dc000017 	ldw	r16,0(sp)
   10928:	dec00304 	addi	sp,sp,12
   1092c:	f800283a 	ret
   10930:	80c00017 	ldw	r3,0(r16)
   10934:	183ff926 	beq	r3,zero,1091c <__alt_data_end+0xf001091c>
   10938:	88c00015 	stw	r3,0(r17)
   1093c:	003ff706 	br	1091c <__alt_data_end+0xf001091c>

00010940 <__swbuf_r>:
   10940:	defffb04 	addi	sp,sp,-20
   10944:	dcc00315 	stw	r19,12(sp)
   10948:	dc800215 	stw	r18,8(sp)
   1094c:	dc000015 	stw	r16,0(sp)
   10950:	dfc00415 	stw	ra,16(sp)
   10954:	dc400115 	stw	r17,4(sp)
   10958:	2025883a 	mov	r18,r4
   1095c:	2827883a 	mov	r19,r5
   10960:	3021883a 	mov	r16,r6
   10964:	20000226 	beq	r4,zero,10970 <__swbuf_r+0x30>
   10968:	20800e17 	ldw	r2,56(r4)
   1096c:	10004226 	beq	r2,zero,10a78 <__swbuf_r+0x138>
   10970:	80800617 	ldw	r2,24(r16)
   10974:	8100030b 	ldhu	r4,12(r16)
   10978:	80800215 	stw	r2,8(r16)
   1097c:	2080020c 	andi	r2,r4,8
   10980:	10003626 	beq	r2,zero,10a5c <__swbuf_r+0x11c>
   10984:	80c00417 	ldw	r3,16(r16)
   10988:	18003426 	beq	r3,zero,10a5c <__swbuf_r+0x11c>
   1098c:	2088000c 	andi	r2,r4,8192
   10990:	9c403fcc 	andi	r17,r19,255
   10994:	10001a26 	beq	r2,zero,10a00 <__swbuf_r+0xc0>
   10998:	80800017 	ldw	r2,0(r16)
   1099c:	81000517 	ldw	r4,20(r16)
   109a0:	10c7c83a 	sub	r3,r2,r3
   109a4:	1900200e 	bge	r3,r4,10a28 <__swbuf_r+0xe8>
   109a8:	18c00044 	addi	r3,r3,1
   109ac:	81000217 	ldw	r4,8(r16)
   109b0:	11400044 	addi	r5,r2,1
   109b4:	81400015 	stw	r5,0(r16)
   109b8:	213fffc4 	addi	r4,r4,-1
   109bc:	81000215 	stw	r4,8(r16)
   109c0:	14c00005 	stb	r19,0(r2)
   109c4:	80800517 	ldw	r2,20(r16)
   109c8:	10c01e26 	beq	r2,r3,10a44 <__swbuf_r+0x104>
   109cc:	8080030b 	ldhu	r2,12(r16)
   109d0:	1080004c 	andi	r2,r2,1
   109d4:	10000226 	beq	r2,zero,109e0 <__swbuf_r+0xa0>
   109d8:	00800284 	movi	r2,10
   109dc:	88801926 	beq	r17,r2,10a44 <__swbuf_r+0x104>
   109e0:	8805883a 	mov	r2,r17
   109e4:	dfc00417 	ldw	ra,16(sp)
   109e8:	dcc00317 	ldw	r19,12(sp)
   109ec:	dc800217 	ldw	r18,8(sp)
   109f0:	dc400117 	ldw	r17,4(sp)
   109f4:	dc000017 	ldw	r16,0(sp)
   109f8:	dec00504 	addi	sp,sp,20
   109fc:	f800283a 	ret
   10a00:	81401917 	ldw	r5,100(r16)
   10a04:	00b7ffc4 	movi	r2,-8193
   10a08:	21080014 	ori	r4,r4,8192
   10a0c:	2884703a 	and	r2,r5,r2
   10a10:	80801915 	stw	r2,100(r16)
   10a14:	80800017 	ldw	r2,0(r16)
   10a18:	8100030d 	sth	r4,12(r16)
   10a1c:	81000517 	ldw	r4,20(r16)
   10a20:	10c7c83a 	sub	r3,r2,r3
   10a24:	193fe016 	blt	r3,r4,109a8 <__alt_data_end+0xf00109a8>
   10a28:	800b883a 	mov	r5,r16
   10a2c:	9009883a 	mov	r4,r18
   10a30:	000b93c0 	call	b93c <_fflush_r>
   10a34:	1000071e 	bne	r2,zero,10a54 <__swbuf_r+0x114>
   10a38:	80800017 	ldw	r2,0(r16)
   10a3c:	00c00044 	movi	r3,1
   10a40:	003fda06 	br	109ac <__alt_data_end+0xf00109ac>
   10a44:	800b883a 	mov	r5,r16
   10a48:	9009883a 	mov	r4,r18
   10a4c:	000b93c0 	call	b93c <_fflush_r>
   10a50:	103fe326 	beq	r2,zero,109e0 <__alt_data_end+0xf00109e0>
   10a54:	00bfffc4 	movi	r2,-1
   10a58:	003fe206 	br	109e4 <__alt_data_end+0xf00109e4>
   10a5c:	800b883a 	mov	r5,r16
   10a60:	9009883a 	mov	r4,r18
   10a64:	0009d440 	call	9d44 <__swsetup_r>
   10a68:	103ffa1e 	bne	r2,zero,10a54 <__alt_data_end+0xf0010a54>
   10a6c:	8100030b 	ldhu	r4,12(r16)
   10a70:	80c00417 	ldw	r3,16(r16)
   10a74:	003fc506 	br	1098c <__alt_data_end+0xf001098c>
   10a78:	000bd180 	call	bd18 <__sinit>
   10a7c:	003fbc06 	br	10970 <__alt_data_end+0xf0010970>

00010a80 <__swbuf>:
   10a80:	00820034 	movhi	r2,2048
   10a84:	108ab104 	addi	r2,r2,10948
   10a88:	280d883a 	mov	r6,r5
   10a8c:	200b883a 	mov	r5,r4
   10a90:	11000017 	ldw	r4,0(r2)
   10a94:	00109401 	jmpi	10940 <__swbuf_r>

00010a98 <_wcrtomb_r>:
   10a98:	defff604 	addi	sp,sp,-40
   10a9c:	00820034 	movhi	r2,2048
   10aa0:	dc800815 	stw	r18,32(sp)
   10aa4:	dc400715 	stw	r17,28(sp)
   10aa8:	dc000615 	stw	r16,24(sp)
   10aac:	108ab504 	addi	r2,r2,10964
   10ab0:	dfc00915 	stw	ra,36(sp)
   10ab4:	2021883a 	mov	r16,r4
   10ab8:	3823883a 	mov	r17,r7
   10abc:	14800017 	ldw	r18,0(r2)
   10ac0:	28001426 	beq	r5,zero,10b14 <_wcrtomb_r+0x7c>
   10ac4:	d9400415 	stw	r5,16(sp)
   10ac8:	d9800515 	stw	r6,20(sp)
   10acc:	000c85c0 	call	c85c <__locale_charset>
   10ad0:	d9800517 	ldw	r6,20(sp)
   10ad4:	d9400417 	ldw	r5,16(sp)
   10ad8:	100f883a 	mov	r7,r2
   10adc:	dc400015 	stw	r17,0(sp)
   10ae0:	8009883a 	mov	r4,r16
   10ae4:	903ee83a 	callr	r18
   10ae8:	00ffffc4 	movi	r3,-1
   10aec:	10c0031e 	bne	r2,r3,10afc <_wcrtomb_r+0x64>
   10af0:	88000015 	stw	zero,0(r17)
   10af4:	00c02284 	movi	r3,138
   10af8:	80c00015 	stw	r3,0(r16)
   10afc:	dfc00917 	ldw	ra,36(sp)
   10b00:	dc800817 	ldw	r18,32(sp)
   10b04:	dc400717 	ldw	r17,28(sp)
   10b08:	dc000617 	ldw	r16,24(sp)
   10b0c:	dec00a04 	addi	sp,sp,40
   10b10:	f800283a 	ret
   10b14:	000c85c0 	call	c85c <__locale_charset>
   10b18:	100f883a 	mov	r7,r2
   10b1c:	dc400015 	stw	r17,0(sp)
   10b20:	000d883a 	mov	r6,zero
   10b24:	d9400104 	addi	r5,sp,4
   10b28:	8009883a 	mov	r4,r16
   10b2c:	903ee83a 	callr	r18
   10b30:	003fed06 	br	10ae8 <__alt_data_end+0xf0010ae8>

00010b34 <wcrtomb>:
   10b34:	defff604 	addi	sp,sp,-40
   10b38:	00820034 	movhi	r2,2048
   10b3c:	dc800615 	stw	r18,24(sp)
   10b40:	dc400515 	stw	r17,20(sp)
   10b44:	108ab104 	addi	r2,r2,10948
   10b48:	dfc00915 	stw	ra,36(sp)
   10b4c:	dd000815 	stw	r20,32(sp)
   10b50:	dcc00715 	stw	r19,28(sp)
   10b54:	dc000415 	stw	r16,16(sp)
   10b58:	3025883a 	mov	r18,r6
   10b5c:	14400017 	ldw	r17,0(r2)
   10b60:	20001926 	beq	r4,zero,10bc8 <wcrtomb+0x94>
   10b64:	00820034 	movhi	r2,2048
   10b68:	108ab504 	addi	r2,r2,10964
   10b6c:	15000017 	ldw	r20,0(r2)
   10b70:	2021883a 	mov	r16,r4
   10b74:	2827883a 	mov	r19,r5
   10b78:	000c85c0 	call	c85c <__locale_charset>
   10b7c:	100f883a 	mov	r7,r2
   10b80:	dc800015 	stw	r18,0(sp)
   10b84:	980d883a 	mov	r6,r19
   10b88:	800b883a 	mov	r5,r16
   10b8c:	8809883a 	mov	r4,r17
   10b90:	a03ee83a 	callr	r20
   10b94:	00ffffc4 	movi	r3,-1
   10b98:	10c0031e 	bne	r2,r3,10ba8 <wcrtomb+0x74>
   10b9c:	90000015 	stw	zero,0(r18)
   10ba0:	00c02284 	movi	r3,138
   10ba4:	88c00015 	stw	r3,0(r17)
   10ba8:	dfc00917 	ldw	ra,36(sp)
   10bac:	dd000817 	ldw	r20,32(sp)
   10bb0:	dcc00717 	ldw	r19,28(sp)
   10bb4:	dc800617 	ldw	r18,24(sp)
   10bb8:	dc400517 	ldw	r17,20(sp)
   10bbc:	dc000417 	ldw	r16,16(sp)
   10bc0:	dec00a04 	addi	sp,sp,40
   10bc4:	f800283a 	ret
   10bc8:	00820034 	movhi	r2,2048
   10bcc:	108ab504 	addi	r2,r2,10964
   10bd0:	14000017 	ldw	r16,0(r2)
   10bd4:	000c85c0 	call	c85c <__locale_charset>
   10bd8:	100f883a 	mov	r7,r2
   10bdc:	dc800015 	stw	r18,0(sp)
   10be0:	000d883a 	mov	r6,zero
   10be4:	d9400104 	addi	r5,sp,4
   10be8:	8809883a 	mov	r4,r17
   10bec:	803ee83a 	callr	r16
   10bf0:	003fe806 	br	10b94 <__alt_data_end+0xf0010b94>

00010bf4 <__ascii_wctomb>:
   10bf4:	28000526 	beq	r5,zero,10c0c <__ascii_wctomb+0x18>
   10bf8:	00803fc4 	movi	r2,255
   10bfc:	11800536 	bltu	r2,r6,10c14 <__ascii_wctomb+0x20>
   10c00:	29800005 	stb	r6,0(r5)
   10c04:	00800044 	movi	r2,1
   10c08:	f800283a 	ret
   10c0c:	0005883a 	mov	r2,zero
   10c10:	f800283a 	ret
   10c14:	00802284 	movi	r2,138
   10c18:	20800015 	stw	r2,0(r4)
   10c1c:	00bfffc4 	movi	r2,-1
   10c20:	f800283a 	ret

00010c24 <_wctomb_r>:
   10c24:	00820034 	movhi	r2,2048
   10c28:	defff904 	addi	sp,sp,-28
   10c2c:	108ab504 	addi	r2,r2,10964
   10c30:	dfc00615 	stw	ra,24(sp)
   10c34:	dc400515 	stw	r17,20(sp)
   10c38:	dc000415 	stw	r16,16(sp)
   10c3c:	3823883a 	mov	r17,r7
   10c40:	14000017 	ldw	r16,0(r2)
   10c44:	d9000115 	stw	r4,4(sp)
   10c48:	d9400215 	stw	r5,8(sp)
   10c4c:	d9800315 	stw	r6,12(sp)
   10c50:	000c85c0 	call	c85c <__locale_charset>
   10c54:	d9800317 	ldw	r6,12(sp)
   10c58:	d9400217 	ldw	r5,8(sp)
   10c5c:	d9000117 	ldw	r4,4(sp)
   10c60:	100f883a 	mov	r7,r2
   10c64:	dc400015 	stw	r17,0(sp)
   10c68:	803ee83a 	callr	r16
   10c6c:	dfc00617 	ldw	ra,24(sp)
   10c70:	dc400517 	ldw	r17,20(sp)
   10c74:	dc000417 	ldw	r16,16(sp)
   10c78:	dec00704 	addi	sp,sp,28
   10c7c:	f800283a 	ret

00010c80 <__udivdi3>:
   10c80:	defff504 	addi	sp,sp,-44
   10c84:	dcc00415 	stw	r19,16(sp)
   10c88:	dc000115 	stw	r16,4(sp)
   10c8c:	dfc00a15 	stw	ra,40(sp)
   10c90:	df000915 	stw	fp,36(sp)
   10c94:	ddc00815 	stw	r23,32(sp)
   10c98:	dd800715 	stw	r22,28(sp)
   10c9c:	dd400615 	stw	r21,24(sp)
   10ca0:	dd000515 	stw	r20,20(sp)
   10ca4:	dc800315 	stw	r18,12(sp)
   10ca8:	dc400215 	stw	r17,8(sp)
   10cac:	2027883a 	mov	r19,r4
   10cb0:	2821883a 	mov	r16,r5
   10cb4:	3800411e 	bne	r7,zero,10dbc <__udivdi3+0x13c>
   10cb8:	3023883a 	mov	r17,r6
   10cbc:	2025883a 	mov	r18,r4
   10cc0:	2980522e 	bgeu	r5,r6,10e0c <__udivdi3+0x18c>
   10cc4:	00bfffd4 	movui	r2,65535
   10cc8:	282d883a 	mov	r22,r5
   10ccc:	1180a836 	bltu	r2,r6,10f70 <__udivdi3+0x2f0>
   10cd0:	00803fc4 	movi	r2,255
   10cd4:	1185803a 	cmpltu	r2,r2,r6
   10cd8:	100490fa 	slli	r2,r2,3
   10cdc:	3086d83a 	srl	r3,r6,r2
   10ce0:	01020034 	movhi	r4,2048
   10ce4:	21004cc4 	addi	r4,r4,307
   10ce8:	20c7883a 	add	r3,r4,r3
   10cec:	18c00003 	ldbu	r3,0(r3)
   10cf0:	1885883a 	add	r2,r3,r2
   10cf4:	00c00804 	movi	r3,32
   10cf8:	1887c83a 	sub	r3,r3,r2
   10cfc:	18000526 	beq	r3,zero,10d14 <__udivdi3+0x94>
   10d00:	80e0983a 	sll	r16,r16,r3
   10d04:	9884d83a 	srl	r2,r19,r2
   10d08:	30e2983a 	sll	r17,r6,r3
   10d0c:	98e4983a 	sll	r18,r19,r3
   10d10:	142cb03a 	or	r22,r2,r16
   10d14:	882ad43a 	srli	r21,r17,16
   10d18:	b009883a 	mov	r4,r22
   10d1c:	8d3fffcc 	andi	r20,r17,65535
   10d20:	a80b883a 	mov	r5,r21
   10d24:	00075580 	call	7558 <__umodsi3>
   10d28:	b009883a 	mov	r4,r22
   10d2c:	a80b883a 	mov	r5,r21
   10d30:	1027883a 	mov	r19,r2
   10d34:	00074f40 	call	74f4 <__udivsi3>
   10d38:	102d883a 	mov	r22,r2
   10d3c:	9826943a 	slli	r19,r19,16
   10d40:	9004d43a 	srli	r2,r18,16
   10d44:	a5a1383a 	mul	r16,r20,r22
   10d48:	14c4b03a 	or	r2,r2,r19
   10d4c:	1400052e 	bgeu	r2,r16,10d64 <__udivdi3+0xe4>
   10d50:	1445883a 	add	r2,r2,r17
   10d54:	b0ffffc4 	addi	r3,r22,-1
   10d58:	14400136 	bltu	r2,r17,10d60 <__udivdi3+0xe0>
   10d5c:	14012336 	bltu	r2,r16,111ec <__udivdi3+0x56c>
   10d60:	182d883a 	mov	r22,r3
   10d64:	1421c83a 	sub	r16,r2,r16
   10d68:	a80b883a 	mov	r5,r21
   10d6c:	8009883a 	mov	r4,r16
   10d70:	00075580 	call	7558 <__umodsi3>
   10d74:	1027883a 	mov	r19,r2
   10d78:	a80b883a 	mov	r5,r21
   10d7c:	8009883a 	mov	r4,r16
   10d80:	00074f40 	call	74f4 <__udivsi3>
   10d84:	9826943a 	slli	r19,r19,16
   10d88:	a0a9383a 	mul	r20,r20,r2
   10d8c:	94bfffcc 	andi	r18,r18,65535
   10d90:	94e4b03a 	or	r18,r18,r19
   10d94:	9500052e 	bgeu	r18,r20,10dac <__udivdi3+0x12c>
   10d98:	8ca5883a 	add	r18,r17,r18
   10d9c:	10ffffc4 	addi	r3,r2,-1
   10da0:	9440f136 	bltu	r18,r17,11168 <__udivdi3+0x4e8>
   10da4:	9500f02e 	bgeu	r18,r20,11168 <__udivdi3+0x4e8>
   10da8:	10bfff84 	addi	r2,r2,-2
   10dac:	b00c943a 	slli	r6,r22,16
   10db0:	0007883a 	mov	r3,zero
   10db4:	3084b03a 	or	r2,r6,r2
   10db8:	00005906 	br	10f20 <__udivdi3+0x2a0>
   10dbc:	29c05636 	bltu	r5,r7,10f18 <__udivdi3+0x298>
   10dc0:	00bfffd4 	movui	r2,65535
   10dc4:	11c0622e 	bgeu	r2,r7,10f50 <__udivdi3+0x2d0>
   10dc8:	00804034 	movhi	r2,256
   10dcc:	10bfffc4 	addi	r2,r2,-1
   10dd0:	11c0ee36 	bltu	r2,r7,1118c <__udivdi3+0x50c>
   10dd4:	00800404 	movi	r2,16
   10dd8:	3886d83a 	srl	r3,r7,r2
   10ddc:	01020034 	movhi	r4,2048
   10de0:	21004cc4 	addi	r4,r4,307
   10de4:	20c7883a 	add	r3,r4,r3
   10de8:	18c00003 	ldbu	r3,0(r3)
   10dec:	05400804 	movi	r21,32
   10df0:	1885883a 	add	r2,r3,r2
   10df4:	a8abc83a 	sub	r21,r21,r2
   10df8:	a800621e 	bne	r21,zero,10f84 <__udivdi3+0x304>
   10dfc:	3c00e936 	bltu	r7,r16,111a4 <__udivdi3+0x524>
   10e00:	9985403a 	cmpgeu	r2,r19,r6
   10e04:	0007883a 	mov	r3,zero
   10e08:	00004506 	br	10f20 <__udivdi3+0x2a0>
   10e0c:	3000041e 	bne	r6,zero,10e20 <__udivdi3+0x1a0>
   10e10:	000b883a 	mov	r5,zero
   10e14:	01000044 	movi	r4,1
   10e18:	00074f40 	call	74f4 <__udivsi3>
   10e1c:	1023883a 	mov	r17,r2
   10e20:	00bfffd4 	movui	r2,65535
   10e24:	14404e2e 	bgeu	r2,r17,10f60 <__udivdi3+0x2e0>
   10e28:	00804034 	movhi	r2,256
   10e2c:	10bfffc4 	addi	r2,r2,-1
   10e30:	1440d836 	bltu	r2,r17,11194 <__udivdi3+0x514>
   10e34:	00800404 	movi	r2,16
   10e38:	8886d83a 	srl	r3,r17,r2
   10e3c:	01020034 	movhi	r4,2048
   10e40:	21004cc4 	addi	r4,r4,307
   10e44:	20c7883a 	add	r3,r4,r3
   10e48:	18c00003 	ldbu	r3,0(r3)
   10e4c:	1885883a 	add	r2,r3,r2
   10e50:	00c00804 	movi	r3,32
   10e54:	1887c83a 	sub	r3,r3,r2
   10e58:	18008f1e 	bne	r3,zero,11098 <__udivdi3+0x418>
   10e5c:	882ad43a 	srli	r21,r17,16
   10e60:	8461c83a 	sub	r16,r16,r17
   10e64:	8d3fffcc 	andi	r20,r17,65535
   10e68:	00c00044 	movi	r3,1
   10e6c:	8009883a 	mov	r4,r16
   10e70:	a80b883a 	mov	r5,r21
   10e74:	d8c00015 	stw	r3,0(sp)
   10e78:	00075580 	call	7558 <__umodsi3>
   10e7c:	8009883a 	mov	r4,r16
   10e80:	a80b883a 	mov	r5,r21
   10e84:	1027883a 	mov	r19,r2
   10e88:	00074f40 	call	74f4 <__udivsi3>
   10e8c:	9826943a 	slli	r19,r19,16
   10e90:	9008d43a 	srli	r4,r18,16
   10e94:	1521383a 	mul	r16,r2,r20
   10e98:	102d883a 	mov	r22,r2
   10e9c:	24c8b03a 	or	r4,r4,r19
   10ea0:	d8c00017 	ldw	r3,0(sp)
   10ea4:	2400052e 	bgeu	r4,r16,10ebc <__udivdi3+0x23c>
   10ea8:	2449883a 	add	r4,r4,r17
   10eac:	b0bfffc4 	addi	r2,r22,-1
   10eb0:	24400136 	bltu	r4,r17,10eb8 <__udivdi3+0x238>
   10eb4:	2400ca36 	bltu	r4,r16,111e0 <__udivdi3+0x560>
   10eb8:	102d883a 	mov	r22,r2
   10ebc:	2421c83a 	sub	r16,r4,r16
   10ec0:	a80b883a 	mov	r5,r21
   10ec4:	8009883a 	mov	r4,r16
   10ec8:	d8c00015 	stw	r3,0(sp)
   10ecc:	00075580 	call	7558 <__umodsi3>
   10ed0:	1027883a 	mov	r19,r2
   10ed4:	a80b883a 	mov	r5,r21
   10ed8:	8009883a 	mov	r4,r16
   10edc:	00074f40 	call	74f4 <__udivsi3>
   10ee0:	9826943a 	slli	r19,r19,16
   10ee4:	1529383a 	mul	r20,r2,r20
   10ee8:	94bfffcc 	andi	r18,r18,65535
   10eec:	94e4b03a 	or	r18,r18,r19
   10ef0:	d8c00017 	ldw	r3,0(sp)
   10ef4:	9500052e 	bgeu	r18,r20,10f0c <__udivdi3+0x28c>
   10ef8:	8ca5883a 	add	r18,r17,r18
   10efc:	113fffc4 	addi	r4,r2,-1
   10f00:	94409736 	bltu	r18,r17,11160 <__udivdi3+0x4e0>
   10f04:	9500962e 	bgeu	r18,r20,11160 <__udivdi3+0x4e0>
   10f08:	10bfff84 	addi	r2,r2,-2
   10f0c:	b00c943a 	slli	r6,r22,16
   10f10:	3084b03a 	or	r2,r6,r2
   10f14:	00000206 	br	10f20 <__udivdi3+0x2a0>
   10f18:	0007883a 	mov	r3,zero
   10f1c:	0005883a 	mov	r2,zero
   10f20:	dfc00a17 	ldw	ra,40(sp)
   10f24:	df000917 	ldw	fp,36(sp)
   10f28:	ddc00817 	ldw	r23,32(sp)
   10f2c:	dd800717 	ldw	r22,28(sp)
   10f30:	dd400617 	ldw	r21,24(sp)
   10f34:	dd000517 	ldw	r20,20(sp)
   10f38:	dcc00417 	ldw	r19,16(sp)
   10f3c:	dc800317 	ldw	r18,12(sp)
   10f40:	dc400217 	ldw	r17,8(sp)
   10f44:	dc000117 	ldw	r16,4(sp)
   10f48:	dec00b04 	addi	sp,sp,44
   10f4c:	f800283a 	ret
   10f50:	00803fc4 	movi	r2,255
   10f54:	11c5803a 	cmpltu	r2,r2,r7
   10f58:	100490fa 	slli	r2,r2,3
   10f5c:	003f9e06 	br	10dd8 <__alt_data_end+0xf0010dd8>
   10f60:	00803fc4 	movi	r2,255
   10f64:	1445803a 	cmpltu	r2,r2,r17
   10f68:	100490fa 	slli	r2,r2,3
   10f6c:	003fb206 	br	10e38 <__alt_data_end+0xf0010e38>
   10f70:	00804034 	movhi	r2,256
   10f74:	10bfffc4 	addi	r2,r2,-1
   10f78:	11808836 	bltu	r2,r6,1119c <__udivdi3+0x51c>
   10f7c:	00800404 	movi	r2,16
   10f80:	003f5606 	br	10cdc <__alt_data_end+0xf0010cdc>
   10f84:	30aed83a 	srl	r23,r6,r2
   10f88:	3d4e983a 	sll	r7,r7,r21
   10f8c:	80acd83a 	srl	r22,r16,r2
   10f90:	9884d83a 	srl	r2,r19,r2
   10f94:	3deeb03a 	or	r23,r7,r23
   10f98:	b824d43a 	srli	r18,r23,16
   10f9c:	8560983a 	sll	r16,r16,r21
   10fa0:	b009883a 	mov	r4,r22
   10fa4:	900b883a 	mov	r5,r18
   10fa8:	3568983a 	sll	r20,r6,r21
   10fac:	1420b03a 	or	r16,r2,r16
   10fb0:	00075580 	call	7558 <__umodsi3>
   10fb4:	b009883a 	mov	r4,r22
   10fb8:	900b883a 	mov	r5,r18
   10fbc:	1023883a 	mov	r17,r2
   10fc0:	00074f40 	call	74f4 <__udivsi3>
   10fc4:	8808943a 	slli	r4,r17,16
   10fc8:	bf3fffcc 	andi	fp,r23,65535
   10fcc:	8006d43a 	srli	r3,r16,16
   10fd0:	e0a3383a 	mul	r17,fp,r2
   10fd4:	100d883a 	mov	r6,r2
   10fd8:	1906b03a 	or	r3,r3,r4
   10fdc:	1c40042e 	bgeu	r3,r17,10ff0 <__udivdi3+0x370>
   10fe0:	1dc7883a 	add	r3,r3,r23
   10fe4:	10bfffc4 	addi	r2,r2,-1
   10fe8:	1dc0752e 	bgeu	r3,r23,111c0 <__udivdi3+0x540>
   10fec:	100d883a 	mov	r6,r2
   10ff0:	1c63c83a 	sub	r17,r3,r17
   10ff4:	900b883a 	mov	r5,r18
   10ff8:	8809883a 	mov	r4,r17
   10ffc:	d9800015 	stw	r6,0(sp)
   11000:	00075580 	call	7558 <__umodsi3>
   11004:	102d883a 	mov	r22,r2
   11008:	8809883a 	mov	r4,r17
   1100c:	900b883a 	mov	r5,r18
   11010:	00074f40 	call	74f4 <__udivsi3>
   11014:	b02c943a 	slli	r22,r22,16
   11018:	e089383a 	mul	r4,fp,r2
   1101c:	843fffcc 	andi	r16,r16,65535
   11020:	85a0b03a 	or	r16,r16,r22
   11024:	d9800017 	ldw	r6,0(sp)
   11028:	8100042e 	bgeu	r16,r4,1103c <__udivdi3+0x3bc>
   1102c:	85e1883a 	add	r16,r16,r23
   11030:	10ffffc4 	addi	r3,r2,-1
   11034:	85c05e2e 	bgeu	r16,r23,111b0 <__udivdi3+0x530>
   11038:	1805883a 	mov	r2,r3
   1103c:	300c943a 	slli	r6,r6,16
   11040:	a17fffcc 	andi	r5,r20,65535
   11044:	a028d43a 	srli	r20,r20,16
   11048:	3084b03a 	or	r2,r6,r2
   1104c:	10ffffcc 	andi	r3,r2,65535
   11050:	100cd43a 	srli	r6,r2,16
   11054:	194f383a 	mul	r7,r3,r5
   11058:	1d07383a 	mul	r3,r3,r20
   1105c:	314b383a 	mul	r5,r6,r5
   11060:	3810d43a 	srli	r8,r7,16
   11064:	8121c83a 	sub	r16,r16,r4
   11068:	1947883a 	add	r3,r3,r5
   1106c:	40c7883a 	add	r3,r8,r3
   11070:	350d383a 	mul	r6,r6,r20
   11074:	1940022e 	bgeu	r3,r5,11080 <__udivdi3+0x400>
   11078:	01000074 	movhi	r4,1
   1107c:	310d883a 	add	r6,r6,r4
   11080:	1828d43a 	srli	r20,r3,16
   11084:	a18d883a 	add	r6,r20,r6
   11088:	81803e36 	bltu	r16,r6,11184 <__udivdi3+0x504>
   1108c:	81803826 	beq	r16,r6,11170 <__udivdi3+0x4f0>
   11090:	0007883a 	mov	r3,zero
   11094:	003fa206 	br	10f20 <__alt_data_end+0xf0010f20>
   11098:	88e2983a 	sll	r17,r17,r3
   1109c:	80a8d83a 	srl	r20,r16,r2
   110a0:	80e0983a 	sll	r16,r16,r3
   110a4:	882ad43a 	srli	r21,r17,16
   110a8:	9884d83a 	srl	r2,r19,r2
   110ac:	a009883a 	mov	r4,r20
   110b0:	a80b883a 	mov	r5,r21
   110b4:	142eb03a 	or	r23,r2,r16
   110b8:	98e4983a 	sll	r18,r19,r3
   110bc:	00075580 	call	7558 <__umodsi3>
   110c0:	a009883a 	mov	r4,r20
   110c4:	a80b883a 	mov	r5,r21
   110c8:	1021883a 	mov	r16,r2
   110cc:	00074f40 	call	74f4 <__udivsi3>
   110d0:	1039883a 	mov	fp,r2
   110d4:	8d3fffcc 	andi	r20,r17,65535
   110d8:	8020943a 	slli	r16,r16,16
   110dc:	b804d43a 	srli	r2,r23,16
   110e0:	a72d383a 	mul	r22,r20,fp
   110e4:	1404b03a 	or	r2,r2,r16
   110e8:	1580062e 	bgeu	r2,r22,11104 <__udivdi3+0x484>
   110ec:	1445883a 	add	r2,r2,r17
   110f0:	e0ffffc4 	addi	r3,fp,-1
   110f4:	14403836 	bltu	r2,r17,111d8 <__udivdi3+0x558>
   110f8:	1580372e 	bgeu	r2,r22,111d8 <__udivdi3+0x558>
   110fc:	e73fff84 	addi	fp,fp,-2
   11100:	1445883a 	add	r2,r2,r17
   11104:	15adc83a 	sub	r22,r2,r22
   11108:	a80b883a 	mov	r5,r21
   1110c:	b009883a 	mov	r4,r22
   11110:	00075580 	call	7558 <__umodsi3>
   11114:	1027883a 	mov	r19,r2
   11118:	b009883a 	mov	r4,r22
   1111c:	a80b883a 	mov	r5,r21
   11120:	00074f40 	call	74f4 <__udivsi3>
   11124:	9826943a 	slli	r19,r19,16
   11128:	a0a1383a 	mul	r16,r20,r2
   1112c:	b93fffcc 	andi	r4,r23,65535
   11130:	24c8b03a 	or	r4,r4,r19
   11134:	2400062e 	bgeu	r4,r16,11150 <__udivdi3+0x4d0>
   11138:	2449883a 	add	r4,r4,r17
   1113c:	10ffffc4 	addi	r3,r2,-1
   11140:	24402336 	bltu	r4,r17,111d0 <__udivdi3+0x550>
   11144:	2400222e 	bgeu	r4,r16,111d0 <__udivdi3+0x550>
   11148:	10bfff84 	addi	r2,r2,-2
   1114c:	2449883a 	add	r4,r4,r17
   11150:	e038943a 	slli	fp,fp,16
   11154:	2421c83a 	sub	r16,r4,r16
   11158:	e086b03a 	or	r3,fp,r2
   1115c:	003f4306 	br	10e6c <__alt_data_end+0xf0010e6c>
   11160:	2005883a 	mov	r2,r4
   11164:	003f6906 	br	10f0c <__alt_data_end+0xf0010f0c>
   11168:	1805883a 	mov	r2,r3
   1116c:	003f0f06 	br	10dac <__alt_data_end+0xf0010dac>
   11170:	1806943a 	slli	r3,r3,16
   11174:	9d66983a 	sll	r19,r19,r21
   11178:	39ffffcc 	andi	r7,r7,65535
   1117c:	19c7883a 	add	r3,r3,r7
   11180:	98ffc32e 	bgeu	r19,r3,11090 <__alt_data_end+0xf0011090>
   11184:	10bfffc4 	addi	r2,r2,-1
   11188:	003fc106 	br	11090 <__alt_data_end+0xf0011090>
   1118c:	00800604 	movi	r2,24
   11190:	003f1106 	br	10dd8 <__alt_data_end+0xf0010dd8>
   11194:	00800604 	movi	r2,24
   11198:	003f2706 	br	10e38 <__alt_data_end+0xf0010e38>
   1119c:	00800604 	movi	r2,24
   111a0:	003ece06 	br	10cdc <__alt_data_end+0xf0010cdc>
   111a4:	0007883a 	mov	r3,zero
   111a8:	00800044 	movi	r2,1
   111ac:	003f5c06 	br	10f20 <__alt_data_end+0xf0010f20>
   111b0:	813fa12e 	bgeu	r16,r4,11038 <__alt_data_end+0xf0011038>
   111b4:	10bfff84 	addi	r2,r2,-2
   111b8:	85e1883a 	add	r16,r16,r23
   111bc:	003f9f06 	br	1103c <__alt_data_end+0xf001103c>
   111c0:	1c7f8a2e 	bgeu	r3,r17,10fec <__alt_data_end+0xf0010fec>
   111c4:	31bfff84 	addi	r6,r6,-2
   111c8:	1dc7883a 	add	r3,r3,r23
   111cc:	003f8806 	br	10ff0 <__alt_data_end+0xf0010ff0>
   111d0:	1805883a 	mov	r2,r3
   111d4:	003fde06 	br	11150 <__alt_data_end+0xf0011150>
   111d8:	1839883a 	mov	fp,r3
   111dc:	003fc906 	br	11104 <__alt_data_end+0xf0011104>
   111e0:	b5bfff84 	addi	r22,r22,-2
   111e4:	2449883a 	add	r4,r4,r17
   111e8:	003f3406 	br	10ebc <__alt_data_end+0xf0010ebc>
   111ec:	b5bfff84 	addi	r22,r22,-2
   111f0:	1445883a 	add	r2,r2,r17
   111f4:	003edb06 	br	10d64 <__alt_data_end+0xf0010d64>

000111f8 <__umoddi3>:
   111f8:	defff404 	addi	sp,sp,-48
   111fc:	df000a15 	stw	fp,40(sp)
   11200:	dc400315 	stw	r17,12(sp)
   11204:	dc000215 	stw	r16,8(sp)
   11208:	dfc00b15 	stw	ra,44(sp)
   1120c:	ddc00915 	stw	r23,36(sp)
   11210:	dd800815 	stw	r22,32(sp)
   11214:	dd400715 	stw	r21,28(sp)
   11218:	dd000615 	stw	r20,24(sp)
   1121c:	dcc00515 	stw	r19,20(sp)
   11220:	dc800415 	stw	r18,16(sp)
   11224:	2021883a 	mov	r16,r4
   11228:	2823883a 	mov	r17,r5
   1122c:	2839883a 	mov	fp,r5
   11230:	38003c1e 	bne	r7,zero,11324 <__umoddi3+0x12c>
   11234:	3027883a 	mov	r19,r6
   11238:	2029883a 	mov	r20,r4
   1123c:	2980512e 	bgeu	r5,r6,11384 <__umoddi3+0x18c>
   11240:	00bfffd4 	movui	r2,65535
   11244:	11809a36 	bltu	r2,r6,114b0 <__umoddi3+0x2b8>
   11248:	01003fc4 	movi	r4,255
   1124c:	2189803a 	cmpltu	r4,r4,r6
   11250:	200890fa 	slli	r4,r4,3
   11254:	3104d83a 	srl	r2,r6,r4
   11258:	00c20034 	movhi	r3,2048
   1125c:	18c04cc4 	addi	r3,r3,307
   11260:	1885883a 	add	r2,r3,r2
   11264:	10c00003 	ldbu	r3,0(r2)
   11268:	00800804 	movi	r2,32
   1126c:	1909883a 	add	r4,r3,r4
   11270:	1125c83a 	sub	r18,r2,r4
   11274:	90000526 	beq	r18,zero,1128c <__umoddi3+0x94>
   11278:	8ca2983a 	sll	r17,r17,r18
   1127c:	8108d83a 	srl	r4,r16,r4
   11280:	34a6983a 	sll	r19,r6,r18
   11284:	84a8983a 	sll	r20,r16,r18
   11288:	2478b03a 	or	fp,r4,r17
   1128c:	982ed43a 	srli	r23,r19,16
   11290:	e009883a 	mov	r4,fp
   11294:	9dbfffcc 	andi	r22,r19,65535
   11298:	b80b883a 	mov	r5,r23
   1129c:	00075580 	call	7558 <__umodsi3>
   112a0:	e009883a 	mov	r4,fp
   112a4:	b80b883a 	mov	r5,r23
   112a8:	102b883a 	mov	r21,r2
   112ac:	00074f40 	call	74f4 <__udivsi3>
   112b0:	a806943a 	slli	r3,r21,16
   112b4:	a008d43a 	srli	r4,r20,16
   112b8:	b085383a 	mul	r2,r22,r2
   112bc:	20c8b03a 	or	r4,r4,r3
   112c0:	2080032e 	bgeu	r4,r2,112d0 <__umoddi3+0xd8>
   112c4:	24c9883a 	add	r4,r4,r19
   112c8:	24c00136 	bltu	r4,r19,112d0 <__umoddi3+0xd8>
   112cc:	20811036 	bltu	r4,r2,11710 <__umoddi3+0x518>
   112d0:	20abc83a 	sub	r21,r4,r2
   112d4:	b80b883a 	mov	r5,r23
   112d8:	a809883a 	mov	r4,r21
   112dc:	00075580 	call	7558 <__umodsi3>
   112e0:	1023883a 	mov	r17,r2
   112e4:	b80b883a 	mov	r5,r23
   112e8:	a809883a 	mov	r4,r21
   112ec:	00074f40 	call	74f4 <__udivsi3>
   112f0:	8822943a 	slli	r17,r17,16
   112f4:	b085383a 	mul	r2,r22,r2
   112f8:	a0ffffcc 	andi	r3,r20,65535
   112fc:	1c46b03a 	or	r3,r3,r17
   11300:	1880042e 	bgeu	r3,r2,11314 <__umoddi3+0x11c>
   11304:	1cc7883a 	add	r3,r3,r19
   11308:	1cc00236 	bltu	r3,r19,11314 <__umoddi3+0x11c>
   1130c:	1880012e 	bgeu	r3,r2,11314 <__umoddi3+0x11c>
   11310:	1cc7883a 	add	r3,r3,r19
   11314:	1885c83a 	sub	r2,r3,r2
   11318:	1484d83a 	srl	r2,r2,r18
   1131c:	0007883a 	mov	r3,zero
   11320:	00004f06 	br	11460 <__umoddi3+0x268>
   11324:	29c04c36 	bltu	r5,r7,11458 <__umoddi3+0x260>
   11328:	00bfffd4 	movui	r2,65535
   1132c:	11c0582e 	bgeu	r2,r7,11490 <__umoddi3+0x298>
   11330:	00804034 	movhi	r2,256
   11334:	10bfffc4 	addi	r2,r2,-1
   11338:	11c0e736 	bltu	r2,r7,116d8 <__umoddi3+0x4e0>
   1133c:	01000404 	movi	r4,16
   11340:	3904d83a 	srl	r2,r7,r4
   11344:	00c20034 	movhi	r3,2048
   11348:	18c04cc4 	addi	r3,r3,307
   1134c:	1885883a 	add	r2,r3,r2
   11350:	14c00003 	ldbu	r19,0(r2)
   11354:	00c00804 	movi	r3,32
   11358:	9927883a 	add	r19,r19,r4
   1135c:	1ce9c83a 	sub	r20,r3,r19
   11360:	a000581e 	bne	r20,zero,114c4 <__umoddi3+0x2cc>
   11364:	3c400136 	bltu	r7,r17,1136c <__umoddi3+0x174>
   11368:	8180eb36 	bltu	r16,r6,11718 <__umoddi3+0x520>
   1136c:	8185c83a 	sub	r2,r16,r6
   11370:	89e3c83a 	sub	r17,r17,r7
   11374:	8089803a 	cmpltu	r4,r16,r2
   11378:	8939c83a 	sub	fp,r17,r4
   1137c:	e007883a 	mov	r3,fp
   11380:	00003706 	br	11460 <__umoddi3+0x268>
   11384:	3000041e 	bne	r6,zero,11398 <__umoddi3+0x1a0>
   11388:	000b883a 	mov	r5,zero
   1138c:	01000044 	movi	r4,1
   11390:	00074f40 	call	74f4 <__udivsi3>
   11394:	1027883a 	mov	r19,r2
   11398:	00bfffd4 	movui	r2,65535
   1139c:	14c0402e 	bgeu	r2,r19,114a0 <__umoddi3+0x2a8>
   113a0:	00804034 	movhi	r2,256
   113a4:	10bfffc4 	addi	r2,r2,-1
   113a8:	14c0cd36 	bltu	r2,r19,116e0 <__umoddi3+0x4e8>
   113ac:	00800404 	movi	r2,16
   113b0:	9886d83a 	srl	r3,r19,r2
   113b4:	01020034 	movhi	r4,2048
   113b8:	21004cc4 	addi	r4,r4,307
   113bc:	20c7883a 	add	r3,r4,r3
   113c0:	18c00003 	ldbu	r3,0(r3)
   113c4:	1887883a 	add	r3,r3,r2
   113c8:	00800804 	movi	r2,32
   113cc:	10e5c83a 	sub	r18,r2,r3
   113d0:	9000901e 	bne	r18,zero,11614 <__umoddi3+0x41c>
   113d4:	982cd43a 	srli	r22,r19,16
   113d8:	8ce3c83a 	sub	r17,r17,r19
   113dc:	9d7fffcc 	andi	r21,r19,65535
   113e0:	b00b883a 	mov	r5,r22
   113e4:	8809883a 	mov	r4,r17
   113e8:	00075580 	call	7558 <__umodsi3>
   113ec:	8809883a 	mov	r4,r17
   113f0:	b00b883a 	mov	r5,r22
   113f4:	1021883a 	mov	r16,r2
   113f8:	00074f40 	call	74f4 <__udivsi3>
   113fc:	8006943a 	slli	r3,r16,16
   11400:	a008d43a 	srli	r4,r20,16
   11404:	1545383a 	mul	r2,r2,r21
   11408:	20c8b03a 	or	r4,r4,r3
   1140c:	2080042e 	bgeu	r4,r2,11420 <__umoddi3+0x228>
   11410:	24c9883a 	add	r4,r4,r19
   11414:	24c00236 	bltu	r4,r19,11420 <__umoddi3+0x228>
   11418:	2080012e 	bgeu	r4,r2,11420 <__umoddi3+0x228>
   1141c:	24c9883a 	add	r4,r4,r19
   11420:	20a1c83a 	sub	r16,r4,r2
   11424:	b00b883a 	mov	r5,r22
   11428:	8009883a 	mov	r4,r16
   1142c:	00075580 	call	7558 <__umodsi3>
   11430:	1023883a 	mov	r17,r2
   11434:	b00b883a 	mov	r5,r22
   11438:	8009883a 	mov	r4,r16
   1143c:	00074f40 	call	74f4 <__udivsi3>
   11440:	8822943a 	slli	r17,r17,16
   11444:	1545383a 	mul	r2,r2,r21
   11448:	a53fffcc 	andi	r20,r20,65535
   1144c:	a446b03a 	or	r3,r20,r17
   11450:	18bfb02e 	bgeu	r3,r2,11314 <__alt_data_end+0xf0011314>
   11454:	003fab06 	br	11304 <__alt_data_end+0xf0011304>
   11458:	2005883a 	mov	r2,r4
   1145c:	2807883a 	mov	r3,r5
   11460:	dfc00b17 	ldw	ra,44(sp)
   11464:	df000a17 	ldw	fp,40(sp)
   11468:	ddc00917 	ldw	r23,36(sp)
   1146c:	dd800817 	ldw	r22,32(sp)
   11470:	dd400717 	ldw	r21,28(sp)
   11474:	dd000617 	ldw	r20,24(sp)
   11478:	dcc00517 	ldw	r19,20(sp)
   1147c:	dc800417 	ldw	r18,16(sp)
   11480:	dc400317 	ldw	r17,12(sp)
   11484:	dc000217 	ldw	r16,8(sp)
   11488:	dec00c04 	addi	sp,sp,48
   1148c:	f800283a 	ret
   11490:	04c03fc4 	movi	r19,255
   11494:	99c9803a 	cmpltu	r4,r19,r7
   11498:	200890fa 	slli	r4,r4,3
   1149c:	003fa806 	br	11340 <__alt_data_end+0xf0011340>
   114a0:	00803fc4 	movi	r2,255
   114a4:	14c5803a 	cmpltu	r2,r2,r19
   114a8:	100490fa 	slli	r2,r2,3
   114ac:	003fc006 	br	113b0 <__alt_data_end+0xf00113b0>
   114b0:	00804034 	movhi	r2,256
   114b4:	10bfffc4 	addi	r2,r2,-1
   114b8:	11808b36 	bltu	r2,r6,116e8 <__umoddi3+0x4f0>
   114bc:	01000404 	movi	r4,16
   114c0:	003f6406 	br	11254 <__alt_data_end+0xf0011254>
   114c4:	34c4d83a 	srl	r2,r6,r19
   114c8:	3d0e983a 	sll	r7,r7,r20
   114cc:	8cf8d83a 	srl	fp,r17,r19
   114d0:	8d10983a 	sll	r8,r17,r20
   114d4:	38aab03a 	or	r21,r7,r2
   114d8:	a82cd43a 	srli	r22,r21,16
   114dc:	84e2d83a 	srl	r17,r16,r19
   114e0:	e009883a 	mov	r4,fp
   114e4:	b00b883a 	mov	r5,r22
   114e8:	8a22b03a 	or	r17,r17,r8
   114ec:	3524983a 	sll	r18,r6,r20
   114f0:	00075580 	call	7558 <__umodsi3>
   114f4:	e009883a 	mov	r4,fp
   114f8:	b00b883a 	mov	r5,r22
   114fc:	102f883a 	mov	r23,r2
   11500:	00074f40 	call	74f4 <__udivsi3>
   11504:	100d883a 	mov	r6,r2
   11508:	b808943a 	slli	r4,r23,16
   1150c:	aa3fffcc 	andi	r8,r21,65535
   11510:	8804d43a 	srli	r2,r17,16
   11514:	41af383a 	mul	r23,r8,r6
   11518:	8520983a 	sll	r16,r16,r20
   1151c:	1104b03a 	or	r2,r2,r4
   11520:	15c0042e 	bgeu	r2,r23,11534 <__umoddi3+0x33c>
   11524:	1545883a 	add	r2,r2,r21
   11528:	30ffffc4 	addi	r3,r6,-1
   1152c:	1540742e 	bgeu	r2,r21,11700 <__umoddi3+0x508>
   11530:	180d883a 	mov	r6,r3
   11534:	15efc83a 	sub	r23,r2,r23
   11538:	b00b883a 	mov	r5,r22
   1153c:	b809883a 	mov	r4,r23
   11540:	d9800115 	stw	r6,4(sp)
   11544:	da000015 	stw	r8,0(sp)
   11548:	00075580 	call	7558 <__umodsi3>
   1154c:	b00b883a 	mov	r5,r22
   11550:	b809883a 	mov	r4,r23
   11554:	1039883a 	mov	fp,r2
   11558:	00074f40 	call	74f4 <__udivsi3>
   1155c:	da000017 	ldw	r8,0(sp)
   11560:	e038943a 	slli	fp,fp,16
   11564:	100b883a 	mov	r5,r2
   11568:	4089383a 	mul	r4,r8,r2
   1156c:	8a3fffcc 	andi	r8,r17,65535
   11570:	4710b03a 	or	r8,r8,fp
   11574:	d9800117 	ldw	r6,4(sp)
   11578:	4100042e 	bgeu	r8,r4,1158c <__umoddi3+0x394>
   1157c:	4551883a 	add	r8,r8,r21
   11580:	10bfffc4 	addi	r2,r2,-1
   11584:	45405a2e 	bgeu	r8,r21,116f0 <__umoddi3+0x4f8>
   11588:	100b883a 	mov	r5,r2
   1158c:	300c943a 	slli	r6,r6,16
   11590:	91ffffcc 	andi	r7,r18,65535
   11594:	9004d43a 	srli	r2,r18,16
   11598:	314cb03a 	or	r6,r6,r5
   1159c:	317fffcc 	andi	r5,r6,65535
   115a0:	300cd43a 	srli	r6,r6,16
   115a4:	29d3383a 	mul	r9,r5,r7
   115a8:	288b383a 	mul	r5,r5,r2
   115ac:	31cf383a 	mul	r7,r6,r7
   115b0:	4806d43a 	srli	r3,r9,16
   115b4:	4111c83a 	sub	r8,r8,r4
   115b8:	29cb883a 	add	r5,r5,r7
   115bc:	194b883a 	add	r5,r3,r5
   115c0:	3085383a 	mul	r2,r6,r2
   115c4:	29c0022e 	bgeu	r5,r7,115d0 <__umoddi3+0x3d8>
   115c8:	00c00074 	movhi	r3,1
   115cc:	10c5883a 	add	r2,r2,r3
   115d0:	2808d43a 	srli	r4,r5,16
   115d4:	280a943a 	slli	r5,r5,16
   115d8:	4a7fffcc 	andi	r9,r9,65535
   115dc:	2085883a 	add	r2,r4,r2
   115e0:	2a4b883a 	add	r5,r5,r9
   115e4:	40803636 	bltu	r8,r2,116c0 <__umoddi3+0x4c8>
   115e8:	40804d26 	beq	r8,r2,11720 <__umoddi3+0x528>
   115ec:	4089c83a 	sub	r4,r8,r2
   115f0:	280f883a 	mov	r7,r5
   115f4:	81cfc83a 	sub	r7,r16,r7
   115f8:	81c7803a 	cmpltu	r3,r16,r7
   115fc:	20c7c83a 	sub	r3,r4,r3
   11600:	1cc4983a 	sll	r2,r3,r19
   11604:	3d0ed83a 	srl	r7,r7,r20
   11608:	1d06d83a 	srl	r3,r3,r20
   1160c:	11c4b03a 	or	r2,r2,r7
   11610:	003f9306 	br	11460 <__alt_data_end+0xf0011460>
   11614:	9ca6983a 	sll	r19,r19,r18
   11618:	88e8d83a 	srl	r20,r17,r3
   1161c:	80c4d83a 	srl	r2,r16,r3
   11620:	982cd43a 	srli	r22,r19,16
   11624:	8ca2983a 	sll	r17,r17,r18
   11628:	a009883a 	mov	r4,r20
   1162c:	b00b883a 	mov	r5,r22
   11630:	1478b03a 	or	fp,r2,r17
   11634:	00075580 	call	7558 <__umodsi3>
   11638:	a009883a 	mov	r4,r20
   1163c:	b00b883a 	mov	r5,r22
   11640:	1023883a 	mov	r17,r2
   11644:	00074f40 	call	74f4 <__udivsi3>
   11648:	9d7fffcc 	andi	r21,r19,65535
   1164c:	880a943a 	slli	r5,r17,16
   11650:	e008d43a 	srli	r4,fp,16
   11654:	a885383a 	mul	r2,r21,r2
   11658:	84a8983a 	sll	r20,r16,r18
   1165c:	2148b03a 	or	r4,r4,r5
   11660:	2080042e 	bgeu	r4,r2,11674 <__umoddi3+0x47c>
   11664:	24c9883a 	add	r4,r4,r19
   11668:	24c00236 	bltu	r4,r19,11674 <__umoddi3+0x47c>
   1166c:	2080012e 	bgeu	r4,r2,11674 <__umoddi3+0x47c>
   11670:	24c9883a 	add	r4,r4,r19
   11674:	20a3c83a 	sub	r17,r4,r2
   11678:	b00b883a 	mov	r5,r22
   1167c:	8809883a 	mov	r4,r17
   11680:	00075580 	call	7558 <__umodsi3>
   11684:	102f883a 	mov	r23,r2
   11688:	8809883a 	mov	r4,r17
   1168c:	b00b883a 	mov	r5,r22
   11690:	00074f40 	call	74f4 <__udivsi3>
   11694:	b82e943a 	slli	r23,r23,16
   11698:	a885383a 	mul	r2,r21,r2
   1169c:	e13fffcc 	andi	r4,fp,65535
   116a0:	25c8b03a 	or	r4,r4,r23
   116a4:	2080042e 	bgeu	r4,r2,116b8 <__umoddi3+0x4c0>
   116a8:	24c9883a 	add	r4,r4,r19
   116ac:	24c00236 	bltu	r4,r19,116b8 <__umoddi3+0x4c0>
   116b0:	2080012e 	bgeu	r4,r2,116b8 <__umoddi3+0x4c0>
   116b4:	24c9883a 	add	r4,r4,r19
   116b8:	20a3c83a 	sub	r17,r4,r2
   116bc:	003f4806 	br	113e0 <__alt_data_end+0xf00113e0>
   116c0:	2c8fc83a 	sub	r7,r5,r18
   116c4:	1545c83a 	sub	r2,r2,r21
   116c8:	29cb803a 	cmpltu	r5,r5,r7
   116cc:	1145c83a 	sub	r2,r2,r5
   116d0:	4089c83a 	sub	r4,r8,r2
   116d4:	003fc706 	br	115f4 <__alt_data_end+0xf00115f4>
   116d8:	01000604 	movi	r4,24
   116dc:	003f1806 	br	11340 <__alt_data_end+0xf0011340>
   116e0:	00800604 	movi	r2,24
   116e4:	003f3206 	br	113b0 <__alt_data_end+0xf00113b0>
   116e8:	01000604 	movi	r4,24
   116ec:	003ed906 	br	11254 <__alt_data_end+0xf0011254>
   116f0:	413fa52e 	bgeu	r8,r4,11588 <__alt_data_end+0xf0011588>
   116f4:	297fff84 	addi	r5,r5,-2
   116f8:	4551883a 	add	r8,r8,r21
   116fc:	003fa306 	br	1158c <__alt_data_end+0xf001158c>
   11700:	15ff8b2e 	bgeu	r2,r23,11530 <__alt_data_end+0xf0011530>
   11704:	31bfff84 	addi	r6,r6,-2
   11708:	1545883a 	add	r2,r2,r21
   1170c:	003f8906 	br	11534 <__alt_data_end+0xf0011534>
   11710:	24c9883a 	add	r4,r4,r19
   11714:	003eee06 	br	112d0 <__alt_data_end+0xf00112d0>
   11718:	8005883a 	mov	r2,r16
   1171c:	003f1706 	br	1137c <__alt_data_end+0xf001137c>
   11720:	817fe736 	bltu	r16,r5,116c0 <__alt_data_end+0xf00116c0>
   11724:	280f883a 	mov	r7,r5
   11728:	0009883a 	mov	r4,zero
   1172c:	003fb106 	br	115f4 <__alt_data_end+0xf00115f4>

00011730 <__adddf3>:
   11730:	02c00434 	movhi	r11,16
   11734:	5affffc4 	addi	r11,r11,-1
   11738:	2806d7fa 	srli	r3,r5,31
   1173c:	2ad4703a 	and	r10,r5,r11
   11740:	3ad2703a 	and	r9,r7,r11
   11744:	3804d53a 	srli	r2,r7,20
   11748:	3018d77a 	srli	r12,r6,29
   1174c:	280ad53a 	srli	r5,r5,20
   11750:	501490fa 	slli	r10,r10,3
   11754:	2010d77a 	srli	r8,r4,29
   11758:	481290fa 	slli	r9,r9,3
   1175c:	380ed7fa 	srli	r7,r7,31
   11760:	defffb04 	addi	sp,sp,-20
   11764:	dc800215 	stw	r18,8(sp)
   11768:	dc400115 	stw	r17,4(sp)
   1176c:	dc000015 	stw	r16,0(sp)
   11770:	dfc00415 	stw	ra,16(sp)
   11774:	dcc00315 	stw	r19,12(sp)
   11778:	1c803fcc 	andi	r18,r3,255
   1177c:	2c01ffcc 	andi	r16,r5,2047
   11780:	5210b03a 	or	r8,r10,r8
   11784:	202290fa 	slli	r17,r4,3
   11788:	1081ffcc 	andi	r2,r2,2047
   1178c:	4b12b03a 	or	r9,r9,r12
   11790:	300c90fa 	slli	r6,r6,3
   11794:	91c07526 	beq	r18,r7,1196c <__adddf3+0x23c>
   11798:	8087c83a 	sub	r3,r16,r2
   1179c:	00c0ab0e 	bge	zero,r3,11a4c <__adddf3+0x31c>
   117a0:	10002a1e 	bne	r2,zero,1184c <__adddf3+0x11c>
   117a4:	4984b03a 	or	r2,r9,r6
   117a8:	1000961e 	bne	r2,zero,11a04 <__adddf3+0x2d4>
   117ac:	888001cc 	andi	r2,r17,7
   117b0:	10000726 	beq	r2,zero,117d0 <__adddf3+0xa0>
   117b4:	888003cc 	andi	r2,r17,15
   117b8:	00c00104 	movi	r3,4
   117bc:	10c00426 	beq	r2,r3,117d0 <__adddf3+0xa0>
   117c0:	88c7883a 	add	r3,r17,r3
   117c4:	1c63803a 	cmpltu	r17,r3,r17
   117c8:	4451883a 	add	r8,r8,r17
   117cc:	1823883a 	mov	r17,r3
   117d0:	4080202c 	andhi	r2,r8,128
   117d4:	10005926 	beq	r2,zero,1193c <__adddf3+0x20c>
   117d8:	84000044 	addi	r16,r16,1
   117dc:	0081ffc4 	movi	r2,2047
   117e0:	8080ba26 	beq	r16,r2,11acc <__adddf3+0x39c>
   117e4:	00bfe034 	movhi	r2,65408
   117e8:	10bfffc4 	addi	r2,r2,-1
   117ec:	4090703a 	and	r8,r8,r2
   117f0:	4004977a 	slli	r2,r8,29
   117f4:	4010927a 	slli	r8,r8,9
   117f8:	8822d0fa 	srli	r17,r17,3
   117fc:	8401ffcc 	andi	r16,r16,2047
   11800:	4010d33a 	srli	r8,r8,12
   11804:	9007883a 	mov	r3,r18
   11808:	1444b03a 	or	r2,r2,r17
   1180c:	8401ffcc 	andi	r16,r16,2047
   11810:	8020953a 	slli	r16,r16,20
   11814:	18c03fcc 	andi	r3,r3,255
   11818:	01000434 	movhi	r4,16
   1181c:	213fffc4 	addi	r4,r4,-1
   11820:	180697fa 	slli	r3,r3,31
   11824:	4110703a 	and	r8,r8,r4
   11828:	4410b03a 	or	r8,r8,r16
   1182c:	40c6b03a 	or	r3,r8,r3
   11830:	dfc00417 	ldw	ra,16(sp)
   11834:	dcc00317 	ldw	r19,12(sp)
   11838:	dc800217 	ldw	r18,8(sp)
   1183c:	dc400117 	ldw	r17,4(sp)
   11840:	dc000017 	ldw	r16,0(sp)
   11844:	dec00504 	addi	sp,sp,20
   11848:	f800283a 	ret
   1184c:	0081ffc4 	movi	r2,2047
   11850:	80bfd626 	beq	r16,r2,117ac <__alt_data_end+0xf00117ac>
   11854:	4a402034 	orhi	r9,r9,128
   11858:	00800e04 	movi	r2,56
   1185c:	10c09f16 	blt	r2,r3,11adc <__adddf3+0x3ac>
   11860:	008007c4 	movi	r2,31
   11864:	10c0c216 	blt	r2,r3,11b70 <__adddf3+0x440>
   11868:	00800804 	movi	r2,32
   1186c:	10c5c83a 	sub	r2,r2,r3
   11870:	488a983a 	sll	r5,r9,r2
   11874:	30c8d83a 	srl	r4,r6,r3
   11878:	3084983a 	sll	r2,r6,r2
   1187c:	48c6d83a 	srl	r3,r9,r3
   11880:	290cb03a 	or	r6,r5,r4
   11884:	1004c03a 	cmpne	r2,r2,zero
   11888:	308cb03a 	or	r6,r6,r2
   1188c:	898dc83a 	sub	r6,r17,r6
   11890:	89a3803a 	cmpltu	r17,r17,r6
   11894:	40d1c83a 	sub	r8,r8,r3
   11898:	4451c83a 	sub	r8,r8,r17
   1189c:	3023883a 	mov	r17,r6
   118a0:	4080202c 	andhi	r2,r8,128
   118a4:	10002326 	beq	r2,zero,11934 <__adddf3+0x204>
   118a8:	04c02034 	movhi	r19,128
   118ac:	9cffffc4 	addi	r19,r19,-1
   118b0:	44e6703a 	and	r19,r8,r19
   118b4:	98007626 	beq	r19,zero,11a90 <__adddf3+0x360>
   118b8:	9809883a 	mov	r4,r19
   118bc:	00073980 	call	7398 <__clzsi2>
   118c0:	10fffe04 	addi	r3,r2,-8
   118c4:	010007c4 	movi	r4,31
   118c8:	20c07716 	blt	r4,r3,11aa8 <__adddf3+0x378>
   118cc:	00800804 	movi	r2,32
   118d0:	10c5c83a 	sub	r2,r2,r3
   118d4:	8884d83a 	srl	r2,r17,r2
   118d8:	98d0983a 	sll	r8,r19,r3
   118dc:	88e2983a 	sll	r17,r17,r3
   118e0:	1204b03a 	or	r2,r2,r8
   118e4:	1c007416 	blt	r3,r16,11ab8 <__adddf3+0x388>
   118e8:	1c21c83a 	sub	r16,r3,r16
   118ec:	82000044 	addi	r8,r16,1
   118f0:	00c007c4 	movi	r3,31
   118f4:	1a009116 	blt	r3,r8,11b3c <__adddf3+0x40c>
   118f8:	00c00804 	movi	r3,32
   118fc:	1a07c83a 	sub	r3,r3,r8
   11900:	8a08d83a 	srl	r4,r17,r8
   11904:	88e2983a 	sll	r17,r17,r3
   11908:	10c6983a 	sll	r3,r2,r3
   1190c:	1210d83a 	srl	r8,r2,r8
   11910:	8804c03a 	cmpne	r2,r17,zero
   11914:	1906b03a 	or	r3,r3,r4
   11918:	18a2b03a 	or	r17,r3,r2
   1191c:	0021883a 	mov	r16,zero
   11920:	003fa206 	br	117ac <__alt_data_end+0xf00117ac>
   11924:	1890b03a 	or	r8,r3,r2
   11928:	40017d26 	beq	r8,zero,11f20 <__adddf3+0x7f0>
   1192c:	1011883a 	mov	r8,r2
   11930:	1823883a 	mov	r17,r3
   11934:	888001cc 	andi	r2,r17,7
   11938:	103f9e1e 	bne	r2,zero,117b4 <__alt_data_end+0xf00117b4>
   1193c:	4004977a 	slli	r2,r8,29
   11940:	8822d0fa 	srli	r17,r17,3
   11944:	4010d0fa 	srli	r8,r8,3
   11948:	9007883a 	mov	r3,r18
   1194c:	1444b03a 	or	r2,r2,r17
   11950:	0101ffc4 	movi	r4,2047
   11954:	81002426 	beq	r16,r4,119e8 <__adddf3+0x2b8>
   11958:	8120703a 	and	r16,r16,r4
   1195c:	01000434 	movhi	r4,16
   11960:	213fffc4 	addi	r4,r4,-1
   11964:	4110703a 	and	r8,r8,r4
   11968:	003fa806 	br	1180c <__alt_data_end+0xf001180c>
   1196c:	8089c83a 	sub	r4,r16,r2
   11970:	01005e0e 	bge	zero,r4,11aec <__adddf3+0x3bc>
   11974:	10002b26 	beq	r2,zero,11a24 <__adddf3+0x2f4>
   11978:	0081ffc4 	movi	r2,2047
   1197c:	80bf8b26 	beq	r16,r2,117ac <__alt_data_end+0xf00117ac>
   11980:	4a402034 	orhi	r9,r9,128
   11984:	00800e04 	movi	r2,56
   11988:	1100a40e 	bge	r2,r4,11c1c <__adddf3+0x4ec>
   1198c:	498cb03a 	or	r6,r9,r6
   11990:	300ac03a 	cmpne	r5,r6,zero
   11994:	0013883a 	mov	r9,zero
   11998:	2c4b883a 	add	r5,r5,r17
   1199c:	2c63803a 	cmpltu	r17,r5,r17
   119a0:	4a11883a 	add	r8,r9,r8
   119a4:	8a11883a 	add	r8,r17,r8
   119a8:	2823883a 	mov	r17,r5
   119ac:	4080202c 	andhi	r2,r8,128
   119b0:	103fe026 	beq	r2,zero,11934 <__alt_data_end+0xf0011934>
   119b4:	84000044 	addi	r16,r16,1
   119b8:	0081ffc4 	movi	r2,2047
   119bc:	8080d226 	beq	r16,r2,11d08 <__adddf3+0x5d8>
   119c0:	00bfe034 	movhi	r2,65408
   119c4:	10bfffc4 	addi	r2,r2,-1
   119c8:	4090703a 	and	r8,r8,r2
   119cc:	880ad07a 	srli	r5,r17,1
   119d0:	400897fa 	slli	r4,r8,31
   119d4:	88c0004c 	andi	r3,r17,1
   119d8:	28e2b03a 	or	r17,r5,r3
   119dc:	4010d07a 	srli	r8,r8,1
   119e0:	2462b03a 	or	r17,r4,r17
   119e4:	003f7106 	br	117ac <__alt_data_end+0xf00117ac>
   119e8:	4088b03a 	or	r4,r8,r2
   119ec:	20014526 	beq	r4,zero,11f04 <__adddf3+0x7d4>
   119f0:	01000434 	movhi	r4,16
   119f4:	42000234 	orhi	r8,r8,8
   119f8:	213fffc4 	addi	r4,r4,-1
   119fc:	4110703a 	and	r8,r8,r4
   11a00:	003f8206 	br	1180c <__alt_data_end+0xf001180c>
   11a04:	18ffffc4 	addi	r3,r3,-1
   11a08:	1800491e 	bne	r3,zero,11b30 <__adddf3+0x400>
   11a0c:	898bc83a 	sub	r5,r17,r6
   11a10:	8963803a 	cmpltu	r17,r17,r5
   11a14:	4251c83a 	sub	r8,r8,r9
   11a18:	4451c83a 	sub	r8,r8,r17
   11a1c:	2823883a 	mov	r17,r5
   11a20:	003f9f06 	br	118a0 <__alt_data_end+0xf00118a0>
   11a24:	4984b03a 	or	r2,r9,r6
   11a28:	103f6026 	beq	r2,zero,117ac <__alt_data_end+0xf00117ac>
   11a2c:	213fffc4 	addi	r4,r4,-1
   11a30:	2000931e 	bne	r4,zero,11c80 <__adddf3+0x550>
   11a34:	898d883a 	add	r6,r17,r6
   11a38:	3463803a 	cmpltu	r17,r6,r17
   11a3c:	4251883a 	add	r8,r8,r9
   11a40:	8a11883a 	add	r8,r17,r8
   11a44:	3023883a 	mov	r17,r6
   11a48:	003fd806 	br	119ac <__alt_data_end+0xf00119ac>
   11a4c:	1800541e 	bne	r3,zero,11ba0 <__adddf3+0x470>
   11a50:	80800044 	addi	r2,r16,1
   11a54:	1081ffcc 	andi	r2,r2,2047
   11a58:	00c00044 	movi	r3,1
   11a5c:	1880a00e 	bge	r3,r2,11ce0 <__adddf3+0x5b0>
   11a60:	8989c83a 	sub	r4,r17,r6
   11a64:	8905803a 	cmpltu	r2,r17,r4
   11a68:	4267c83a 	sub	r19,r8,r9
   11a6c:	98a7c83a 	sub	r19,r19,r2
   11a70:	9880202c 	andhi	r2,r19,128
   11a74:	10006326 	beq	r2,zero,11c04 <__adddf3+0x4d4>
   11a78:	3463c83a 	sub	r17,r6,r17
   11a7c:	4a07c83a 	sub	r3,r9,r8
   11a80:	344d803a 	cmpltu	r6,r6,r17
   11a84:	19a7c83a 	sub	r19,r3,r6
   11a88:	3825883a 	mov	r18,r7
   11a8c:	983f8a1e 	bne	r19,zero,118b8 <__alt_data_end+0xf00118b8>
   11a90:	8809883a 	mov	r4,r17
   11a94:	00073980 	call	7398 <__clzsi2>
   11a98:	10800804 	addi	r2,r2,32
   11a9c:	10fffe04 	addi	r3,r2,-8
   11aa0:	010007c4 	movi	r4,31
   11aa4:	20ff890e 	bge	r4,r3,118cc <__alt_data_end+0xf00118cc>
   11aa8:	10bff604 	addi	r2,r2,-40
   11aac:	8884983a 	sll	r2,r17,r2
   11ab0:	0023883a 	mov	r17,zero
   11ab4:	1c3f8c0e 	bge	r3,r16,118e8 <__alt_data_end+0xf00118e8>
   11ab8:	023fe034 	movhi	r8,65408
   11abc:	423fffc4 	addi	r8,r8,-1
   11ac0:	80e1c83a 	sub	r16,r16,r3
   11ac4:	1210703a 	and	r8,r2,r8
   11ac8:	003f3806 	br	117ac <__alt_data_end+0xf00117ac>
   11acc:	9007883a 	mov	r3,r18
   11ad0:	0011883a 	mov	r8,zero
   11ad4:	0005883a 	mov	r2,zero
   11ad8:	003f4c06 	br	1180c <__alt_data_end+0xf001180c>
   11adc:	498cb03a 	or	r6,r9,r6
   11ae0:	300cc03a 	cmpne	r6,r6,zero
   11ae4:	0007883a 	mov	r3,zero
   11ae8:	003f6806 	br	1188c <__alt_data_end+0xf001188c>
   11aec:	20009c1e 	bne	r4,zero,11d60 <__adddf3+0x630>
   11af0:	80800044 	addi	r2,r16,1
   11af4:	1141ffcc 	andi	r5,r2,2047
   11af8:	01000044 	movi	r4,1
   11afc:	2140670e 	bge	r4,r5,11c9c <__adddf3+0x56c>
   11b00:	0101ffc4 	movi	r4,2047
   11b04:	11007f26 	beq	r2,r4,11d04 <__adddf3+0x5d4>
   11b08:	898d883a 	add	r6,r17,r6
   11b0c:	4247883a 	add	r3,r8,r9
   11b10:	3451803a 	cmpltu	r8,r6,r17
   11b14:	40d1883a 	add	r8,r8,r3
   11b18:	402297fa 	slli	r17,r8,31
   11b1c:	300cd07a 	srli	r6,r6,1
   11b20:	4010d07a 	srli	r8,r8,1
   11b24:	1021883a 	mov	r16,r2
   11b28:	89a2b03a 	or	r17,r17,r6
   11b2c:	003f1f06 	br	117ac <__alt_data_end+0xf00117ac>
   11b30:	0081ffc4 	movi	r2,2047
   11b34:	80bf481e 	bne	r16,r2,11858 <__alt_data_end+0xf0011858>
   11b38:	003f1c06 	br	117ac <__alt_data_end+0xf00117ac>
   11b3c:	843ff844 	addi	r16,r16,-31
   11b40:	01000804 	movi	r4,32
   11b44:	1406d83a 	srl	r3,r2,r16
   11b48:	41005026 	beq	r8,r4,11c8c <__adddf3+0x55c>
   11b4c:	01001004 	movi	r4,64
   11b50:	2211c83a 	sub	r8,r4,r8
   11b54:	1204983a 	sll	r2,r2,r8
   11b58:	88a2b03a 	or	r17,r17,r2
   11b5c:	8822c03a 	cmpne	r17,r17,zero
   11b60:	1c62b03a 	or	r17,r3,r17
   11b64:	0011883a 	mov	r8,zero
   11b68:	0021883a 	mov	r16,zero
   11b6c:	003f7106 	br	11934 <__alt_data_end+0xf0011934>
   11b70:	193ff804 	addi	r4,r3,-32
   11b74:	00800804 	movi	r2,32
   11b78:	4908d83a 	srl	r4,r9,r4
   11b7c:	18804526 	beq	r3,r2,11c94 <__adddf3+0x564>
   11b80:	00801004 	movi	r2,64
   11b84:	10c5c83a 	sub	r2,r2,r3
   11b88:	4886983a 	sll	r3,r9,r2
   11b8c:	198cb03a 	or	r6,r3,r6
   11b90:	300cc03a 	cmpne	r6,r6,zero
   11b94:	218cb03a 	or	r6,r4,r6
   11b98:	0007883a 	mov	r3,zero
   11b9c:	003f3b06 	br	1188c <__alt_data_end+0xf001188c>
   11ba0:	80002a26 	beq	r16,zero,11c4c <__adddf3+0x51c>
   11ba4:	0101ffc4 	movi	r4,2047
   11ba8:	11006826 	beq	r2,r4,11d4c <__adddf3+0x61c>
   11bac:	00c7c83a 	sub	r3,zero,r3
   11bb0:	42002034 	orhi	r8,r8,128
   11bb4:	01000e04 	movi	r4,56
   11bb8:	20c07c16 	blt	r4,r3,11dac <__adddf3+0x67c>
   11bbc:	010007c4 	movi	r4,31
   11bc0:	20c0da16 	blt	r4,r3,11f2c <__adddf3+0x7fc>
   11bc4:	01000804 	movi	r4,32
   11bc8:	20c9c83a 	sub	r4,r4,r3
   11bcc:	4114983a 	sll	r10,r8,r4
   11bd0:	88cad83a 	srl	r5,r17,r3
   11bd4:	8908983a 	sll	r4,r17,r4
   11bd8:	40c6d83a 	srl	r3,r8,r3
   11bdc:	5162b03a 	or	r17,r10,r5
   11be0:	2008c03a 	cmpne	r4,r4,zero
   11be4:	8922b03a 	or	r17,r17,r4
   11be8:	3463c83a 	sub	r17,r6,r17
   11bec:	48c7c83a 	sub	r3,r9,r3
   11bf0:	344d803a 	cmpltu	r6,r6,r17
   11bf4:	1991c83a 	sub	r8,r3,r6
   11bf8:	1021883a 	mov	r16,r2
   11bfc:	3825883a 	mov	r18,r7
   11c00:	003f2706 	br	118a0 <__alt_data_end+0xf00118a0>
   11c04:	24d0b03a 	or	r8,r4,r19
   11c08:	40001b1e 	bne	r8,zero,11c78 <__adddf3+0x548>
   11c0c:	0005883a 	mov	r2,zero
   11c10:	0007883a 	mov	r3,zero
   11c14:	0021883a 	mov	r16,zero
   11c18:	003f4d06 	br	11950 <__alt_data_end+0xf0011950>
   11c1c:	008007c4 	movi	r2,31
   11c20:	11003c16 	blt	r2,r4,11d14 <__adddf3+0x5e4>
   11c24:	00800804 	movi	r2,32
   11c28:	1105c83a 	sub	r2,r2,r4
   11c2c:	488e983a 	sll	r7,r9,r2
   11c30:	310ad83a 	srl	r5,r6,r4
   11c34:	3084983a 	sll	r2,r6,r2
   11c38:	4912d83a 	srl	r9,r9,r4
   11c3c:	394ab03a 	or	r5,r7,r5
   11c40:	1004c03a 	cmpne	r2,r2,zero
   11c44:	288ab03a 	or	r5,r5,r2
   11c48:	003f5306 	br	11998 <__alt_data_end+0xf0011998>
   11c4c:	4448b03a 	or	r4,r8,r17
   11c50:	20003e26 	beq	r4,zero,11d4c <__adddf3+0x61c>
   11c54:	00c6303a 	nor	r3,zero,r3
   11c58:	18003a1e 	bne	r3,zero,11d44 <__adddf3+0x614>
   11c5c:	3463c83a 	sub	r17,r6,r17
   11c60:	4a07c83a 	sub	r3,r9,r8
   11c64:	344d803a 	cmpltu	r6,r6,r17
   11c68:	1991c83a 	sub	r8,r3,r6
   11c6c:	1021883a 	mov	r16,r2
   11c70:	3825883a 	mov	r18,r7
   11c74:	003f0a06 	br	118a0 <__alt_data_end+0xf00118a0>
   11c78:	2023883a 	mov	r17,r4
   11c7c:	003f0d06 	br	118b4 <__alt_data_end+0xf00118b4>
   11c80:	0081ffc4 	movi	r2,2047
   11c84:	80bf3f1e 	bne	r16,r2,11984 <__alt_data_end+0xf0011984>
   11c88:	003ec806 	br	117ac <__alt_data_end+0xf00117ac>
   11c8c:	0005883a 	mov	r2,zero
   11c90:	003fb106 	br	11b58 <__alt_data_end+0xf0011b58>
   11c94:	0007883a 	mov	r3,zero
   11c98:	003fbc06 	br	11b8c <__alt_data_end+0xf0011b8c>
   11c9c:	4444b03a 	or	r2,r8,r17
   11ca0:	8000871e 	bne	r16,zero,11ec0 <__adddf3+0x790>
   11ca4:	1000ba26 	beq	r2,zero,11f90 <__adddf3+0x860>
   11ca8:	4984b03a 	or	r2,r9,r6
   11cac:	103ebf26 	beq	r2,zero,117ac <__alt_data_end+0xf00117ac>
   11cb0:	8985883a 	add	r2,r17,r6
   11cb4:	4247883a 	add	r3,r8,r9
   11cb8:	1451803a 	cmpltu	r8,r2,r17
   11cbc:	40d1883a 	add	r8,r8,r3
   11cc0:	40c0202c 	andhi	r3,r8,128
   11cc4:	1023883a 	mov	r17,r2
   11cc8:	183f1a26 	beq	r3,zero,11934 <__alt_data_end+0xf0011934>
   11ccc:	00bfe034 	movhi	r2,65408
   11cd0:	10bfffc4 	addi	r2,r2,-1
   11cd4:	2021883a 	mov	r16,r4
   11cd8:	4090703a 	and	r8,r8,r2
   11cdc:	003eb306 	br	117ac <__alt_data_end+0xf00117ac>
   11ce0:	4444b03a 	or	r2,r8,r17
   11ce4:	8000291e 	bne	r16,zero,11d8c <__adddf3+0x65c>
   11ce8:	10004b1e 	bne	r2,zero,11e18 <__adddf3+0x6e8>
   11cec:	4990b03a 	or	r8,r9,r6
   11cf0:	40008b26 	beq	r8,zero,11f20 <__adddf3+0x7f0>
   11cf4:	4811883a 	mov	r8,r9
   11cf8:	3023883a 	mov	r17,r6
   11cfc:	3825883a 	mov	r18,r7
   11d00:	003eaa06 	br	117ac <__alt_data_end+0xf00117ac>
   11d04:	1021883a 	mov	r16,r2
   11d08:	0011883a 	mov	r8,zero
   11d0c:	0005883a 	mov	r2,zero
   11d10:	003f0f06 	br	11950 <__alt_data_end+0xf0011950>
   11d14:	217ff804 	addi	r5,r4,-32
   11d18:	00800804 	movi	r2,32
   11d1c:	494ad83a 	srl	r5,r9,r5
   11d20:	20807d26 	beq	r4,r2,11f18 <__adddf3+0x7e8>
   11d24:	00801004 	movi	r2,64
   11d28:	1109c83a 	sub	r4,r2,r4
   11d2c:	4912983a 	sll	r9,r9,r4
   11d30:	498cb03a 	or	r6,r9,r6
   11d34:	300cc03a 	cmpne	r6,r6,zero
   11d38:	298ab03a 	or	r5,r5,r6
   11d3c:	0013883a 	mov	r9,zero
   11d40:	003f1506 	br	11998 <__alt_data_end+0xf0011998>
   11d44:	0101ffc4 	movi	r4,2047
   11d48:	113f9a1e 	bne	r2,r4,11bb4 <__alt_data_end+0xf0011bb4>
   11d4c:	4811883a 	mov	r8,r9
   11d50:	3023883a 	mov	r17,r6
   11d54:	1021883a 	mov	r16,r2
   11d58:	3825883a 	mov	r18,r7
   11d5c:	003e9306 	br	117ac <__alt_data_end+0xf00117ac>
   11d60:	8000161e 	bne	r16,zero,11dbc <__adddf3+0x68c>
   11d64:	444ab03a 	or	r5,r8,r17
   11d68:	28005126 	beq	r5,zero,11eb0 <__adddf3+0x780>
   11d6c:	0108303a 	nor	r4,zero,r4
   11d70:	20004d1e 	bne	r4,zero,11ea8 <__adddf3+0x778>
   11d74:	89a3883a 	add	r17,r17,r6
   11d78:	4253883a 	add	r9,r8,r9
   11d7c:	898d803a 	cmpltu	r6,r17,r6
   11d80:	3251883a 	add	r8,r6,r9
   11d84:	1021883a 	mov	r16,r2
   11d88:	003f0806 	br	119ac <__alt_data_end+0xf00119ac>
   11d8c:	1000301e 	bne	r2,zero,11e50 <__adddf3+0x720>
   11d90:	4984b03a 	or	r2,r9,r6
   11d94:	10007126 	beq	r2,zero,11f5c <__adddf3+0x82c>
   11d98:	4811883a 	mov	r8,r9
   11d9c:	3023883a 	mov	r17,r6
   11da0:	3825883a 	mov	r18,r7
   11da4:	0401ffc4 	movi	r16,2047
   11da8:	003e8006 	br	117ac <__alt_data_end+0xf00117ac>
   11dac:	4462b03a 	or	r17,r8,r17
   11db0:	8822c03a 	cmpne	r17,r17,zero
   11db4:	0007883a 	mov	r3,zero
   11db8:	003f8b06 	br	11be8 <__alt_data_end+0xf0011be8>
   11dbc:	0141ffc4 	movi	r5,2047
   11dc0:	11403b26 	beq	r2,r5,11eb0 <__adddf3+0x780>
   11dc4:	0109c83a 	sub	r4,zero,r4
   11dc8:	42002034 	orhi	r8,r8,128
   11dcc:	01400e04 	movi	r5,56
   11dd0:	29006716 	blt	r5,r4,11f70 <__adddf3+0x840>
   11dd4:	014007c4 	movi	r5,31
   11dd8:	29007016 	blt	r5,r4,11f9c <__adddf3+0x86c>
   11ddc:	01400804 	movi	r5,32
   11de0:	290bc83a 	sub	r5,r5,r4
   11de4:	4154983a 	sll	r10,r8,r5
   11de8:	890ed83a 	srl	r7,r17,r4
   11dec:	894a983a 	sll	r5,r17,r5
   11df0:	4108d83a 	srl	r4,r8,r4
   11df4:	51e2b03a 	or	r17,r10,r7
   11df8:	280ac03a 	cmpne	r5,r5,zero
   11dfc:	8962b03a 	or	r17,r17,r5
   11e00:	89a3883a 	add	r17,r17,r6
   11e04:	2253883a 	add	r9,r4,r9
   11e08:	898d803a 	cmpltu	r6,r17,r6
   11e0c:	3251883a 	add	r8,r6,r9
   11e10:	1021883a 	mov	r16,r2
   11e14:	003ee506 	br	119ac <__alt_data_end+0xf00119ac>
   11e18:	4984b03a 	or	r2,r9,r6
   11e1c:	103e6326 	beq	r2,zero,117ac <__alt_data_end+0xf00117ac>
   11e20:	8987c83a 	sub	r3,r17,r6
   11e24:	88c9803a 	cmpltu	r4,r17,r3
   11e28:	4245c83a 	sub	r2,r8,r9
   11e2c:	1105c83a 	sub	r2,r2,r4
   11e30:	1100202c 	andhi	r4,r2,128
   11e34:	203ebb26 	beq	r4,zero,11924 <__alt_data_end+0xf0011924>
   11e38:	3463c83a 	sub	r17,r6,r17
   11e3c:	4a07c83a 	sub	r3,r9,r8
   11e40:	344d803a 	cmpltu	r6,r6,r17
   11e44:	1991c83a 	sub	r8,r3,r6
   11e48:	3825883a 	mov	r18,r7
   11e4c:	003e5706 	br	117ac <__alt_data_end+0xf00117ac>
   11e50:	4984b03a 	or	r2,r9,r6
   11e54:	10002e26 	beq	r2,zero,11f10 <__adddf3+0x7e0>
   11e58:	4004d0fa 	srli	r2,r8,3
   11e5c:	8822d0fa 	srli	r17,r17,3
   11e60:	4010977a 	slli	r8,r8,29
   11e64:	10c0022c 	andhi	r3,r2,8
   11e68:	4462b03a 	or	r17,r8,r17
   11e6c:	18000826 	beq	r3,zero,11e90 <__adddf3+0x760>
   11e70:	4808d0fa 	srli	r4,r9,3
   11e74:	20c0022c 	andhi	r3,r4,8
   11e78:	1800051e 	bne	r3,zero,11e90 <__adddf3+0x760>
   11e7c:	300cd0fa 	srli	r6,r6,3
   11e80:	4806977a 	slli	r3,r9,29
   11e84:	2005883a 	mov	r2,r4
   11e88:	3825883a 	mov	r18,r7
   11e8c:	19a2b03a 	or	r17,r3,r6
   11e90:	8810d77a 	srli	r8,r17,29
   11e94:	100490fa 	slli	r2,r2,3
   11e98:	882290fa 	slli	r17,r17,3
   11e9c:	0401ffc4 	movi	r16,2047
   11ea0:	4090b03a 	or	r8,r8,r2
   11ea4:	003e4106 	br	117ac <__alt_data_end+0xf00117ac>
   11ea8:	0141ffc4 	movi	r5,2047
   11eac:	117fc71e 	bne	r2,r5,11dcc <__alt_data_end+0xf0011dcc>
   11eb0:	4811883a 	mov	r8,r9
   11eb4:	3023883a 	mov	r17,r6
   11eb8:	1021883a 	mov	r16,r2
   11ebc:	003e3b06 	br	117ac <__alt_data_end+0xf00117ac>
   11ec0:	10002f26 	beq	r2,zero,11f80 <__adddf3+0x850>
   11ec4:	4984b03a 	or	r2,r9,r6
   11ec8:	10001126 	beq	r2,zero,11f10 <__adddf3+0x7e0>
   11ecc:	4004d0fa 	srli	r2,r8,3
   11ed0:	8822d0fa 	srli	r17,r17,3
   11ed4:	4010977a 	slli	r8,r8,29
   11ed8:	10c0022c 	andhi	r3,r2,8
   11edc:	4462b03a 	or	r17,r8,r17
   11ee0:	183feb26 	beq	r3,zero,11e90 <__alt_data_end+0xf0011e90>
   11ee4:	4808d0fa 	srli	r4,r9,3
   11ee8:	20c0022c 	andhi	r3,r4,8
   11eec:	183fe81e 	bne	r3,zero,11e90 <__alt_data_end+0xf0011e90>
   11ef0:	300cd0fa 	srli	r6,r6,3
   11ef4:	4806977a 	slli	r3,r9,29
   11ef8:	2005883a 	mov	r2,r4
   11efc:	19a2b03a 	or	r17,r3,r6
   11f00:	003fe306 	br	11e90 <__alt_data_end+0xf0011e90>
   11f04:	0011883a 	mov	r8,zero
   11f08:	0005883a 	mov	r2,zero
   11f0c:	003e3f06 	br	1180c <__alt_data_end+0xf001180c>
   11f10:	0401ffc4 	movi	r16,2047
   11f14:	003e2506 	br	117ac <__alt_data_end+0xf00117ac>
   11f18:	0013883a 	mov	r9,zero
   11f1c:	003f8406 	br	11d30 <__alt_data_end+0xf0011d30>
   11f20:	0005883a 	mov	r2,zero
   11f24:	0007883a 	mov	r3,zero
   11f28:	003e8906 	br	11950 <__alt_data_end+0xf0011950>
   11f2c:	197ff804 	addi	r5,r3,-32
   11f30:	01000804 	movi	r4,32
   11f34:	414ad83a 	srl	r5,r8,r5
   11f38:	19002426 	beq	r3,r4,11fcc <__adddf3+0x89c>
   11f3c:	01001004 	movi	r4,64
   11f40:	20c7c83a 	sub	r3,r4,r3
   11f44:	40c6983a 	sll	r3,r8,r3
   11f48:	1c46b03a 	or	r3,r3,r17
   11f4c:	1806c03a 	cmpne	r3,r3,zero
   11f50:	28e2b03a 	or	r17,r5,r3
   11f54:	0007883a 	mov	r3,zero
   11f58:	003f2306 	br	11be8 <__alt_data_end+0xf0011be8>
   11f5c:	0007883a 	mov	r3,zero
   11f60:	5811883a 	mov	r8,r11
   11f64:	00bfffc4 	movi	r2,-1
   11f68:	0401ffc4 	movi	r16,2047
   11f6c:	003e7806 	br	11950 <__alt_data_end+0xf0011950>
   11f70:	4462b03a 	or	r17,r8,r17
   11f74:	8822c03a 	cmpne	r17,r17,zero
   11f78:	0009883a 	mov	r4,zero
   11f7c:	003fa006 	br	11e00 <__alt_data_end+0xf0011e00>
   11f80:	4811883a 	mov	r8,r9
   11f84:	3023883a 	mov	r17,r6
   11f88:	0401ffc4 	movi	r16,2047
   11f8c:	003e0706 	br	117ac <__alt_data_end+0xf00117ac>
   11f90:	4811883a 	mov	r8,r9
   11f94:	3023883a 	mov	r17,r6
   11f98:	003e0406 	br	117ac <__alt_data_end+0xf00117ac>
   11f9c:	21fff804 	addi	r7,r4,-32
   11fa0:	01400804 	movi	r5,32
   11fa4:	41ced83a 	srl	r7,r8,r7
   11fa8:	21400a26 	beq	r4,r5,11fd4 <__adddf3+0x8a4>
   11fac:	01401004 	movi	r5,64
   11fb0:	2909c83a 	sub	r4,r5,r4
   11fb4:	4108983a 	sll	r4,r8,r4
   11fb8:	2448b03a 	or	r4,r4,r17
   11fbc:	2008c03a 	cmpne	r4,r4,zero
   11fc0:	3922b03a 	or	r17,r7,r4
   11fc4:	0009883a 	mov	r4,zero
   11fc8:	003f8d06 	br	11e00 <__alt_data_end+0xf0011e00>
   11fcc:	0007883a 	mov	r3,zero
   11fd0:	003fdd06 	br	11f48 <__alt_data_end+0xf0011f48>
   11fd4:	0009883a 	mov	r4,zero
   11fd8:	003ff706 	br	11fb8 <__alt_data_end+0xf0011fb8>

00011fdc <__eqdf2>:
   11fdc:	2804d53a 	srli	r2,r5,20
   11fe0:	3806d53a 	srli	r3,r7,20
   11fe4:	02000434 	movhi	r8,16
   11fe8:	423fffc4 	addi	r8,r8,-1
   11fec:	1081ffcc 	andi	r2,r2,2047
   11ff0:	0281ffc4 	movi	r10,2047
   11ff4:	2a12703a 	and	r9,r5,r8
   11ff8:	18c1ffcc 	andi	r3,r3,2047
   11ffc:	3a10703a 	and	r8,r7,r8
   12000:	280ad7fa 	srli	r5,r5,31
   12004:	380ed7fa 	srli	r7,r7,31
   12008:	12801026 	beq	r2,r10,1204c <__eqdf2+0x70>
   1200c:	0281ffc4 	movi	r10,2047
   12010:	1a800a26 	beq	r3,r10,1203c <__eqdf2+0x60>
   12014:	10c00226 	beq	r2,r3,12020 <__eqdf2+0x44>
   12018:	00800044 	movi	r2,1
   1201c:	f800283a 	ret
   12020:	4a3ffd1e 	bne	r9,r8,12018 <__alt_data_end+0xf0012018>
   12024:	21bffc1e 	bne	r4,r6,12018 <__alt_data_end+0xf0012018>
   12028:	29c00c26 	beq	r5,r7,1205c <__eqdf2+0x80>
   1202c:	103ffa1e 	bne	r2,zero,12018 <__alt_data_end+0xf0012018>
   12030:	2244b03a 	or	r2,r4,r9
   12034:	1004c03a 	cmpne	r2,r2,zero
   12038:	f800283a 	ret
   1203c:	3214b03a 	or	r10,r6,r8
   12040:	503ff426 	beq	r10,zero,12014 <__alt_data_end+0xf0012014>
   12044:	00800044 	movi	r2,1
   12048:	f800283a 	ret
   1204c:	2254b03a 	or	r10,r4,r9
   12050:	503fee26 	beq	r10,zero,1200c <__alt_data_end+0xf001200c>
   12054:	00800044 	movi	r2,1
   12058:	f800283a 	ret
   1205c:	0005883a 	mov	r2,zero
   12060:	f800283a 	ret

00012064 <__gedf2>:
   12064:	2804d53a 	srli	r2,r5,20
   12068:	3806d53a 	srli	r3,r7,20
   1206c:	02000434 	movhi	r8,16
   12070:	423fffc4 	addi	r8,r8,-1
   12074:	1081ffcc 	andi	r2,r2,2047
   12078:	0241ffc4 	movi	r9,2047
   1207c:	2a14703a 	and	r10,r5,r8
   12080:	18c1ffcc 	andi	r3,r3,2047
   12084:	3a10703a 	and	r8,r7,r8
   12088:	280ad7fa 	srli	r5,r5,31
   1208c:	380ed7fa 	srli	r7,r7,31
   12090:	12401d26 	beq	r2,r9,12108 <__gedf2+0xa4>
   12094:	0241ffc4 	movi	r9,2047
   12098:	1a401226 	beq	r3,r9,120e4 <__gedf2+0x80>
   1209c:	1000081e 	bne	r2,zero,120c0 <__gedf2+0x5c>
   120a0:	2296b03a 	or	r11,r4,r10
   120a4:	5813003a 	cmpeq	r9,r11,zero
   120a8:	1800091e 	bne	r3,zero,120d0 <__gedf2+0x6c>
   120ac:	3218b03a 	or	r12,r6,r8
   120b0:	6000071e 	bne	r12,zero,120d0 <__gedf2+0x6c>
   120b4:	0005883a 	mov	r2,zero
   120b8:	5800101e 	bne	r11,zero,120fc <__gedf2+0x98>
   120bc:	f800283a 	ret
   120c0:	18000c1e 	bne	r3,zero,120f4 <__gedf2+0x90>
   120c4:	3212b03a 	or	r9,r6,r8
   120c8:	48000c26 	beq	r9,zero,120fc <__gedf2+0x98>
   120cc:	0013883a 	mov	r9,zero
   120d0:	39c03fcc 	andi	r7,r7,255
   120d4:	48000826 	beq	r9,zero,120f8 <__gedf2+0x94>
   120d8:	38000926 	beq	r7,zero,12100 <__gedf2+0x9c>
   120dc:	00800044 	movi	r2,1
   120e0:	f800283a 	ret
   120e4:	3212b03a 	or	r9,r6,r8
   120e8:	483fec26 	beq	r9,zero,1209c <__alt_data_end+0xf001209c>
   120ec:	00bfff84 	movi	r2,-2
   120f0:	f800283a 	ret
   120f4:	39c03fcc 	andi	r7,r7,255
   120f8:	29c00626 	beq	r5,r7,12114 <__gedf2+0xb0>
   120fc:	283ff726 	beq	r5,zero,120dc <__alt_data_end+0xf00120dc>
   12100:	00bfffc4 	movi	r2,-1
   12104:	f800283a 	ret
   12108:	2292b03a 	or	r9,r4,r10
   1210c:	483fe126 	beq	r9,zero,12094 <__alt_data_end+0xf0012094>
   12110:	003ff606 	br	120ec <__alt_data_end+0xf00120ec>
   12114:	18bff916 	blt	r3,r2,120fc <__alt_data_end+0xf00120fc>
   12118:	10c00316 	blt	r2,r3,12128 <__gedf2+0xc4>
   1211c:	42bff736 	bltu	r8,r10,120fc <__alt_data_end+0xf00120fc>
   12120:	52000326 	beq	r10,r8,12130 <__gedf2+0xcc>
   12124:	5200042e 	bgeu	r10,r8,12138 <__gedf2+0xd4>
   12128:	283fec1e 	bne	r5,zero,120dc <__alt_data_end+0xf00120dc>
   1212c:	003ff406 	br	12100 <__alt_data_end+0xf0012100>
   12130:	313ff236 	bltu	r6,r4,120fc <__alt_data_end+0xf00120fc>
   12134:	21bffc36 	bltu	r4,r6,12128 <__alt_data_end+0xf0012128>
   12138:	0005883a 	mov	r2,zero
   1213c:	f800283a 	ret

00012140 <__ledf2>:
   12140:	2804d53a 	srli	r2,r5,20
   12144:	3810d53a 	srli	r8,r7,20
   12148:	00c00434 	movhi	r3,16
   1214c:	18ffffc4 	addi	r3,r3,-1
   12150:	1081ffcc 	andi	r2,r2,2047
   12154:	0241ffc4 	movi	r9,2047
   12158:	28d4703a 	and	r10,r5,r3
   1215c:	4201ffcc 	andi	r8,r8,2047
   12160:	38c6703a 	and	r3,r7,r3
   12164:	280ad7fa 	srli	r5,r5,31
   12168:	380ed7fa 	srli	r7,r7,31
   1216c:	12401f26 	beq	r2,r9,121ec <__ledf2+0xac>
   12170:	0241ffc4 	movi	r9,2047
   12174:	42401426 	beq	r8,r9,121c8 <__ledf2+0x88>
   12178:	1000091e 	bne	r2,zero,121a0 <__ledf2+0x60>
   1217c:	2296b03a 	or	r11,r4,r10
   12180:	5813003a 	cmpeq	r9,r11,zero
   12184:	29403fcc 	andi	r5,r5,255
   12188:	40000a1e 	bne	r8,zero,121b4 <__ledf2+0x74>
   1218c:	30d8b03a 	or	r12,r6,r3
   12190:	6000081e 	bne	r12,zero,121b4 <__ledf2+0x74>
   12194:	0005883a 	mov	r2,zero
   12198:	5800111e 	bne	r11,zero,121e0 <__ledf2+0xa0>
   1219c:	f800283a 	ret
   121a0:	29403fcc 	andi	r5,r5,255
   121a4:	40000c1e 	bne	r8,zero,121d8 <__ledf2+0x98>
   121a8:	30d2b03a 	or	r9,r6,r3
   121ac:	48000c26 	beq	r9,zero,121e0 <__ledf2+0xa0>
   121b0:	0013883a 	mov	r9,zero
   121b4:	39c03fcc 	andi	r7,r7,255
   121b8:	48000826 	beq	r9,zero,121dc <__ledf2+0x9c>
   121bc:	38001126 	beq	r7,zero,12204 <__ledf2+0xc4>
   121c0:	00800044 	movi	r2,1
   121c4:	f800283a 	ret
   121c8:	30d2b03a 	or	r9,r6,r3
   121cc:	483fea26 	beq	r9,zero,12178 <__alt_data_end+0xf0012178>
   121d0:	00800084 	movi	r2,2
   121d4:	f800283a 	ret
   121d8:	39c03fcc 	andi	r7,r7,255
   121dc:	39400726 	beq	r7,r5,121fc <__ledf2+0xbc>
   121e0:	2800081e 	bne	r5,zero,12204 <__ledf2+0xc4>
   121e4:	00800044 	movi	r2,1
   121e8:	f800283a 	ret
   121ec:	2292b03a 	or	r9,r4,r10
   121f0:	483fdf26 	beq	r9,zero,12170 <__alt_data_end+0xf0012170>
   121f4:	00800084 	movi	r2,2
   121f8:	f800283a 	ret
   121fc:	4080030e 	bge	r8,r2,1220c <__ledf2+0xcc>
   12200:	383fef26 	beq	r7,zero,121c0 <__alt_data_end+0xf00121c0>
   12204:	00bfffc4 	movi	r2,-1
   12208:	f800283a 	ret
   1220c:	123feb16 	blt	r2,r8,121bc <__alt_data_end+0xf00121bc>
   12210:	1abff336 	bltu	r3,r10,121e0 <__alt_data_end+0xf00121e0>
   12214:	50c00326 	beq	r10,r3,12224 <__ledf2+0xe4>
   12218:	50c0042e 	bgeu	r10,r3,1222c <__ledf2+0xec>
   1221c:	283fe81e 	bne	r5,zero,121c0 <__alt_data_end+0xf00121c0>
   12220:	003ff806 	br	12204 <__alt_data_end+0xf0012204>
   12224:	313fee36 	bltu	r6,r4,121e0 <__alt_data_end+0xf00121e0>
   12228:	21bffc36 	bltu	r4,r6,1221c <__alt_data_end+0xf001221c>
   1222c:	0005883a 	mov	r2,zero
   12230:	f800283a 	ret

00012234 <__muldf3>:
   12234:	defff304 	addi	sp,sp,-52
   12238:	2804d53a 	srli	r2,r5,20
   1223c:	dd800915 	stw	r22,36(sp)
   12240:	282cd7fa 	srli	r22,r5,31
   12244:	dc000315 	stw	r16,12(sp)
   12248:	04000434 	movhi	r16,16
   1224c:	dd400815 	stw	r21,32(sp)
   12250:	dc800515 	stw	r18,20(sp)
   12254:	843fffc4 	addi	r16,r16,-1
   12258:	dfc00c15 	stw	ra,48(sp)
   1225c:	df000b15 	stw	fp,44(sp)
   12260:	ddc00a15 	stw	r23,40(sp)
   12264:	dd000715 	stw	r20,28(sp)
   12268:	dcc00615 	stw	r19,24(sp)
   1226c:	dc400415 	stw	r17,16(sp)
   12270:	1481ffcc 	andi	r18,r2,2047
   12274:	2c20703a 	and	r16,r5,r16
   12278:	b02b883a 	mov	r21,r22
   1227c:	b2403fcc 	andi	r9,r22,255
   12280:	90006026 	beq	r18,zero,12404 <__muldf3+0x1d0>
   12284:	0081ffc4 	movi	r2,2047
   12288:	2029883a 	mov	r20,r4
   1228c:	90803626 	beq	r18,r2,12368 <__muldf3+0x134>
   12290:	80800434 	orhi	r2,r16,16
   12294:	100490fa 	slli	r2,r2,3
   12298:	2020d77a 	srli	r16,r4,29
   1229c:	202890fa 	slli	r20,r4,3
   122a0:	94bf0044 	addi	r18,r18,-1023
   122a4:	80a0b03a 	or	r16,r16,r2
   122a8:	0027883a 	mov	r19,zero
   122ac:	0039883a 	mov	fp,zero
   122b0:	3804d53a 	srli	r2,r7,20
   122b4:	382ed7fa 	srli	r23,r7,31
   122b8:	04400434 	movhi	r17,16
   122bc:	8c7fffc4 	addi	r17,r17,-1
   122c0:	1081ffcc 	andi	r2,r2,2047
   122c4:	3011883a 	mov	r8,r6
   122c8:	3c62703a 	and	r17,r7,r17
   122cc:	ba803fcc 	andi	r10,r23,255
   122d0:	10006d26 	beq	r2,zero,12488 <__muldf3+0x254>
   122d4:	00c1ffc4 	movi	r3,2047
   122d8:	10c06526 	beq	r2,r3,12470 <__muldf3+0x23c>
   122dc:	88c00434 	orhi	r3,r17,16
   122e0:	180690fa 	slli	r3,r3,3
   122e4:	3022d77a 	srli	r17,r6,29
   122e8:	301090fa 	slli	r8,r6,3
   122ec:	10bf0044 	addi	r2,r2,-1023
   122f0:	88e2b03a 	or	r17,r17,r3
   122f4:	000b883a 	mov	r5,zero
   122f8:	9085883a 	add	r2,r18,r2
   122fc:	2cc8b03a 	or	r4,r5,r19
   12300:	00c003c4 	movi	r3,15
   12304:	bdacf03a 	xor	r22,r23,r22
   12308:	12c00044 	addi	r11,r2,1
   1230c:	19009936 	bltu	r3,r4,12574 <__muldf3+0x340>
   12310:	200890ba 	slli	r4,r4,2
   12314:	00c00074 	movhi	r3,1
   12318:	18c8ca04 	addi	r3,r3,9000
   1231c:	20c9883a 	add	r4,r4,r3
   12320:	20c00017 	ldw	r3,0(r4)
   12324:	1800683a 	jmp	r3
   12328:	00012574 	movhi	zero,1173
   1232c:	00012388 	cmpgei	zero,zero,1166
   12330:	00012388 	cmpgei	zero,zero,1166
   12334:	00012384 	movi	zero,1166
   12338:	00012550 	cmplti	zero,zero,1173
   1233c:	00012550 	cmplti	zero,zero,1173
   12340:	00012538 	rdprs	zero,zero,1172
   12344:	00012384 	movi	zero,1166
   12348:	00012550 	cmplti	zero,zero,1173
   1234c:	00012538 	rdprs	zero,zero,1172
   12350:	00012550 	cmplti	zero,zero,1173
   12354:	00012384 	movi	zero,1166
   12358:	00012560 	cmpeqi	zero,zero,1173
   1235c:	00012560 	cmpeqi	zero,zero,1173
   12360:	00012560 	cmpeqi	zero,zero,1173
   12364:	0001277c 	xorhi	zero,zero,1181
   12368:	2404b03a 	or	r2,r4,r16
   1236c:	10006f1e 	bne	r2,zero,1252c <__muldf3+0x2f8>
   12370:	04c00204 	movi	r19,8
   12374:	0021883a 	mov	r16,zero
   12378:	0029883a 	mov	r20,zero
   1237c:	07000084 	movi	fp,2
   12380:	003fcb06 	br	122b0 <__alt_data_end+0xf00122b0>
   12384:	502d883a 	mov	r22,r10
   12388:	00800084 	movi	r2,2
   1238c:	28805726 	beq	r5,r2,124ec <__muldf3+0x2b8>
   12390:	008000c4 	movi	r2,3
   12394:	28816626 	beq	r5,r2,12930 <__muldf3+0x6fc>
   12398:	00800044 	movi	r2,1
   1239c:	2881411e 	bne	r5,r2,128a4 <__muldf3+0x670>
   123a0:	b02b883a 	mov	r21,r22
   123a4:	0005883a 	mov	r2,zero
   123a8:	000b883a 	mov	r5,zero
   123ac:	0029883a 	mov	r20,zero
   123b0:	1004953a 	slli	r2,r2,20
   123b4:	a8c03fcc 	andi	r3,r21,255
   123b8:	04400434 	movhi	r17,16
   123bc:	8c7fffc4 	addi	r17,r17,-1
   123c0:	180697fa 	slli	r3,r3,31
   123c4:	2c4a703a 	and	r5,r5,r17
   123c8:	288ab03a 	or	r5,r5,r2
   123cc:	28c6b03a 	or	r3,r5,r3
   123d0:	a005883a 	mov	r2,r20
   123d4:	dfc00c17 	ldw	ra,48(sp)
   123d8:	df000b17 	ldw	fp,44(sp)
   123dc:	ddc00a17 	ldw	r23,40(sp)
   123e0:	dd800917 	ldw	r22,36(sp)
   123e4:	dd400817 	ldw	r21,32(sp)
   123e8:	dd000717 	ldw	r20,28(sp)
   123ec:	dcc00617 	ldw	r19,24(sp)
   123f0:	dc800517 	ldw	r18,20(sp)
   123f4:	dc400417 	ldw	r17,16(sp)
   123f8:	dc000317 	ldw	r16,12(sp)
   123fc:	dec00d04 	addi	sp,sp,52
   12400:	f800283a 	ret
   12404:	2404b03a 	or	r2,r4,r16
   12408:	2027883a 	mov	r19,r4
   1240c:	10004226 	beq	r2,zero,12518 <__muldf3+0x2e4>
   12410:	8000fc26 	beq	r16,zero,12804 <__muldf3+0x5d0>
   12414:	8009883a 	mov	r4,r16
   12418:	d9800215 	stw	r6,8(sp)
   1241c:	d9c00015 	stw	r7,0(sp)
   12420:	da400115 	stw	r9,4(sp)
   12424:	00073980 	call	7398 <__clzsi2>
   12428:	d9800217 	ldw	r6,8(sp)
   1242c:	d9c00017 	ldw	r7,0(sp)
   12430:	da400117 	ldw	r9,4(sp)
   12434:	113ffd44 	addi	r4,r2,-11
   12438:	00c00704 	movi	r3,28
   1243c:	1900ed16 	blt	r3,r4,127f4 <__muldf3+0x5c0>
   12440:	00c00744 	movi	r3,29
   12444:	147ffe04 	addi	r17,r2,-8
   12448:	1907c83a 	sub	r3,r3,r4
   1244c:	8460983a 	sll	r16,r16,r17
   12450:	98c6d83a 	srl	r3,r19,r3
   12454:	9c68983a 	sll	r20,r19,r17
   12458:	1c20b03a 	or	r16,r3,r16
   1245c:	1080fcc4 	addi	r2,r2,1011
   12460:	00a5c83a 	sub	r18,zero,r2
   12464:	0027883a 	mov	r19,zero
   12468:	0039883a 	mov	fp,zero
   1246c:	003f9006 	br	122b0 <__alt_data_end+0xf00122b0>
   12470:	3446b03a 	or	r3,r6,r17
   12474:	1800261e 	bne	r3,zero,12510 <__muldf3+0x2dc>
   12478:	0023883a 	mov	r17,zero
   1247c:	0011883a 	mov	r8,zero
   12480:	01400084 	movi	r5,2
   12484:	003f9c06 	br	122f8 <__alt_data_end+0xf00122f8>
   12488:	3446b03a 	or	r3,r6,r17
   1248c:	18001c26 	beq	r3,zero,12500 <__muldf3+0x2cc>
   12490:	8800ce26 	beq	r17,zero,127cc <__muldf3+0x598>
   12494:	8809883a 	mov	r4,r17
   12498:	d9800215 	stw	r6,8(sp)
   1249c:	da400115 	stw	r9,4(sp)
   124a0:	da800015 	stw	r10,0(sp)
   124a4:	00073980 	call	7398 <__clzsi2>
   124a8:	d9800217 	ldw	r6,8(sp)
   124ac:	da400117 	ldw	r9,4(sp)
   124b0:	da800017 	ldw	r10,0(sp)
   124b4:	113ffd44 	addi	r4,r2,-11
   124b8:	00c00704 	movi	r3,28
   124bc:	1900bf16 	blt	r3,r4,127bc <__muldf3+0x588>
   124c0:	00c00744 	movi	r3,29
   124c4:	123ffe04 	addi	r8,r2,-8
   124c8:	1907c83a 	sub	r3,r3,r4
   124cc:	8a22983a 	sll	r17,r17,r8
   124d0:	30c6d83a 	srl	r3,r6,r3
   124d4:	3210983a 	sll	r8,r6,r8
   124d8:	1c62b03a 	or	r17,r3,r17
   124dc:	1080fcc4 	addi	r2,r2,1011
   124e0:	0085c83a 	sub	r2,zero,r2
   124e4:	000b883a 	mov	r5,zero
   124e8:	003f8306 	br	122f8 <__alt_data_end+0xf00122f8>
   124ec:	b02b883a 	mov	r21,r22
   124f0:	0081ffc4 	movi	r2,2047
   124f4:	000b883a 	mov	r5,zero
   124f8:	0029883a 	mov	r20,zero
   124fc:	003fac06 	br	123b0 <__alt_data_end+0xf00123b0>
   12500:	0023883a 	mov	r17,zero
   12504:	0011883a 	mov	r8,zero
   12508:	01400044 	movi	r5,1
   1250c:	003f7a06 	br	122f8 <__alt_data_end+0xf00122f8>
   12510:	014000c4 	movi	r5,3
   12514:	003f7806 	br	122f8 <__alt_data_end+0xf00122f8>
   12518:	04c00104 	movi	r19,4
   1251c:	0021883a 	mov	r16,zero
   12520:	0029883a 	mov	r20,zero
   12524:	07000044 	movi	fp,1
   12528:	003f6106 	br	122b0 <__alt_data_end+0xf00122b0>
   1252c:	04c00304 	movi	r19,12
   12530:	070000c4 	movi	fp,3
   12534:	003f5e06 	br	122b0 <__alt_data_end+0xf00122b0>
   12538:	01400434 	movhi	r5,16
   1253c:	002b883a 	mov	r21,zero
   12540:	297fffc4 	addi	r5,r5,-1
   12544:	053fffc4 	movi	r20,-1
   12548:	0081ffc4 	movi	r2,2047
   1254c:	003f9806 	br	123b0 <__alt_data_end+0xf00123b0>
   12550:	8023883a 	mov	r17,r16
   12554:	a011883a 	mov	r8,r20
   12558:	e00b883a 	mov	r5,fp
   1255c:	003f8a06 	br	12388 <__alt_data_end+0xf0012388>
   12560:	8023883a 	mov	r17,r16
   12564:	a011883a 	mov	r8,r20
   12568:	482d883a 	mov	r22,r9
   1256c:	e00b883a 	mov	r5,fp
   12570:	003f8506 	br	12388 <__alt_data_end+0xf0012388>
   12574:	a00ad43a 	srli	r5,r20,16
   12578:	401ad43a 	srli	r13,r8,16
   1257c:	a53fffcc 	andi	r20,r20,65535
   12580:	423fffcc 	andi	r8,r8,65535
   12584:	4519383a 	mul	r12,r8,r20
   12588:	4147383a 	mul	r3,r8,r5
   1258c:	6d09383a 	mul	r4,r13,r20
   12590:	600cd43a 	srli	r6,r12,16
   12594:	2b5d383a 	mul	r14,r5,r13
   12598:	20c9883a 	add	r4,r4,r3
   1259c:	310d883a 	add	r6,r6,r4
   125a0:	30c0022e 	bgeu	r6,r3,125ac <__muldf3+0x378>
   125a4:	00c00074 	movhi	r3,1
   125a8:	70dd883a 	add	r14,r14,r3
   125ac:	8826d43a 	srli	r19,r17,16
   125b0:	8bffffcc 	andi	r15,r17,65535
   125b4:	7d23383a 	mul	r17,r15,r20
   125b8:	7949383a 	mul	r4,r15,r5
   125bc:	9d29383a 	mul	r20,r19,r20
   125c0:	8814d43a 	srli	r10,r17,16
   125c4:	3012943a 	slli	r9,r6,16
   125c8:	a129883a 	add	r20,r20,r4
   125cc:	633fffcc 	andi	r12,r12,65535
   125d0:	5515883a 	add	r10,r10,r20
   125d4:	3006d43a 	srli	r3,r6,16
   125d8:	4b13883a 	add	r9,r9,r12
   125dc:	2ccb383a 	mul	r5,r5,r19
   125e0:	5100022e 	bgeu	r10,r4,125ec <__muldf3+0x3b8>
   125e4:	01000074 	movhi	r4,1
   125e8:	290b883a 	add	r5,r5,r4
   125ec:	802ad43a 	srli	r21,r16,16
   125f0:	843fffcc 	andi	r16,r16,65535
   125f4:	440d383a 	mul	r6,r8,r16
   125f8:	4565383a 	mul	r18,r8,r21
   125fc:	8349383a 	mul	r4,r16,r13
   12600:	500e943a 	slli	r7,r10,16
   12604:	3010d43a 	srli	r8,r6,16
   12608:	5028d43a 	srli	r20,r10,16
   1260c:	2489883a 	add	r4,r4,r18
   12610:	8abfffcc 	andi	r10,r17,65535
   12614:	3a95883a 	add	r10,r7,r10
   12618:	4119883a 	add	r12,r8,r4
   1261c:	a169883a 	add	r20,r20,r5
   12620:	1a87883a 	add	r3,r3,r10
   12624:	6d5b383a 	mul	r13,r13,r21
   12628:	6480022e 	bgeu	r12,r18,12634 <__muldf3+0x400>
   1262c:	01000074 	movhi	r4,1
   12630:	691b883a 	add	r13,r13,r4
   12634:	7c25383a 	mul	r18,r15,r16
   12638:	7d4b383a 	mul	r5,r15,r21
   1263c:	84cf383a 	mul	r7,r16,r19
   12640:	901ed43a 	srli	r15,r18,16
   12644:	6008d43a 	srli	r4,r12,16
   12648:	6010943a 	slli	r8,r12,16
   1264c:	394f883a 	add	r7,r7,r5
   12650:	333fffcc 	andi	r12,r6,65535
   12654:	79df883a 	add	r15,r15,r7
   12658:	235b883a 	add	r13,r4,r13
   1265c:	9d63383a 	mul	r17,r19,r21
   12660:	4309883a 	add	r4,r8,r12
   12664:	7940022e 	bgeu	r15,r5,12670 <__muldf3+0x43c>
   12668:	01400074 	movhi	r5,1
   1266c:	8963883a 	add	r17,r17,r5
   12670:	780a943a 	slli	r5,r15,16
   12674:	91bfffcc 	andi	r6,r18,65535
   12678:	70c7883a 	add	r3,r14,r3
   1267c:	298d883a 	add	r6,r5,r6
   12680:	1a8f803a 	cmpltu	r7,r3,r10
   12684:	350b883a 	add	r5,r6,r20
   12688:	20c7883a 	add	r3,r4,r3
   1268c:	3955883a 	add	r10,r7,r5
   12690:	1909803a 	cmpltu	r4,r3,r4
   12694:	6a91883a 	add	r8,r13,r10
   12698:	780cd43a 	srli	r6,r15,16
   1269c:	2219883a 	add	r12,r4,r8
   126a0:	2d0b803a 	cmpltu	r5,r5,r20
   126a4:	51cf803a 	cmpltu	r7,r10,r7
   126a8:	29ceb03a 	or	r7,r5,r7
   126ac:	4351803a 	cmpltu	r8,r8,r13
   126b0:	610b803a 	cmpltu	r5,r12,r4
   126b4:	4148b03a 	or	r4,r8,r5
   126b8:	398f883a 	add	r7,r7,r6
   126bc:	3909883a 	add	r4,r7,r4
   126c0:	1810927a 	slli	r8,r3,9
   126c4:	2449883a 	add	r4,r4,r17
   126c8:	2008927a 	slli	r4,r4,9
   126cc:	6022d5fa 	srli	r17,r12,23
   126d0:	1806d5fa 	srli	r3,r3,23
   126d4:	4252b03a 	or	r9,r8,r9
   126d8:	600a927a 	slli	r5,r12,9
   126dc:	4810c03a 	cmpne	r8,r9,zero
   126e0:	2462b03a 	or	r17,r4,r17
   126e4:	40c6b03a 	or	r3,r8,r3
   126e8:	8900402c 	andhi	r4,r17,256
   126ec:	1950b03a 	or	r8,r3,r5
   126f0:	20000726 	beq	r4,zero,12710 <__muldf3+0x4dc>
   126f4:	4006d07a 	srli	r3,r8,1
   126f8:	880497fa 	slli	r2,r17,31
   126fc:	4200004c 	andi	r8,r8,1
   12700:	8822d07a 	srli	r17,r17,1
   12704:	1a10b03a 	or	r8,r3,r8
   12708:	1210b03a 	or	r8,r2,r8
   1270c:	5805883a 	mov	r2,r11
   12710:	1140ffc4 	addi	r5,r2,1023
   12714:	0140440e 	bge	zero,r5,12828 <__muldf3+0x5f4>
   12718:	40c001cc 	andi	r3,r8,7
   1271c:	18000726 	beq	r3,zero,1273c <__muldf3+0x508>
   12720:	40c003cc 	andi	r3,r8,15
   12724:	01000104 	movi	r4,4
   12728:	19000426 	beq	r3,r4,1273c <__muldf3+0x508>
   1272c:	4107883a 	add	r3,r8,r4
   12730:	1a11803a 	cmpltu	r8,r3,r8
   12734:	8a23883a 	add	r17,r17,r8
   12738:	1811883a 	mov	r8,r3
   1273c:	88c0402c 	andhi	r3,r17,256
   12740:	18000426 	beq	r3,zero,12754 <__muldf3+0x520>
   12744:	11410004 	addi	r5,r2,1024
   12748:	00bfc034 	movhi	r2,65280
   1274c:	10bfffc4 	addi	r2,r2,-1
   12750:	88a2703a 	and	r17,r17,r2
   12754:	0081ff84 	movi	r2,2046
   12758:	117f6416 	blt	r2,r5,124ec <__alt_data_end+0xf00124ec>
   1275c:	8828977a 	slli	r20,r17,29
   12760:	4010d0fa 	srli	r8,r8,3
   12764:	8822927a 	slli	r17,r17,9
   12768:	2881ffcc 	andi	r2,r5,2047
   1276c:	a228b03a 	or	r20,r20,r8
   12770:	880ad33a 	srli	r5,r17,12
   12774:	b02b883a 	mov	r21,r22
   12778:	003f0d06 	br	123b0 <__alt_data_end+0xf00123b0>
   1277c:	8080022c 	andhi	r2,r16,8
   12780:	10000926 	beq	r2,zero,127a8 <__muldf3+0x574>
   12784:	8880022c 	andhi	r2,r17,8
   12788:	1000071e 	bne	r2,zero,127a8 <__muldf3+0x574>
   1278c:	00800434 	movhi	r2,16
   12790:	89400234 	orhi	r5,r17,8
   12794:	10bfffc4 	addi	r2,r2,-1
   12798:	b82b883a 	mov	r21,r23
   1279c:	288a703a 	and	r5,r5,r2
   127a0:	4029883a 	mov	r20,r8
   127a4:	003f6806 	br	12548 <__alt_data_end+0xf0012548>
   127a8:	00800434 	movhi	r2,16
   127ac:	81400234 	orhi	r5,r16,8
   127b0:	10bfffc4 	addi	r2,r2,-1
   127b4:	288a703a 	and	r5,r5,r2
   127b8:	003f6306 	br	12548 <__alt_data_end+0xf0012548>
   127bc:	147ff604 	addi	r17,r2,-40
   127c0:	3462983a 	sll	r17,r6,r17
   127c4:	0011883a 	mov	r8,zero
   127c8:	003f4406 	br	124dc <__alt_data_end+0xf00124dc>
   127cc:	3009883a 	mov	r4,r6
   127d0:	d9800215 	stw	r6,8(sp)
   127d4:	da400115 	stw	r9,4(sp)
   127d8:	da800015 	stw	r10,0(sp)
   127dc:	00073980 	call	7398 <__clzsi2>
   127e0:	10800804 	addi	r2,r2,32
   127e4:	da800017 	ldw	r10,0(sp)
   127e8:	da400117 	ldw	r9,4(sp)
   127ec:	d9800217 	ldw	r6,8(sp)
   127f0:	003f3006 	br	124b4 <__alt_data_end+0xf00124b4>
   127f4:	143ff604 	addi	r16,r2,-40
   127f8:	9c20983a 	sll	r16,r19,r16
   127fc:	0029883a 	mov	r20,zero
   12800:	003f1606 	br	1245c <__alt_data_end+0xf001245c>
   12804:	d9800215 	stw	r6,8(sp)
   12808:	d9c00015 	stw	r7,0(sp)
   1280c:	da400115 	stw	r9,4(sp)
   12810:	00073980 	call	7398 <__clzsi2>
   12814:	10800804 	addi	r2,r2,32
   12818:	da400117 	ldw	r9,4(sp)
   1281c:	d9c00017 	ldw	r7,0(sp)
   12820:	d9800217 	ldw	r6,8(sp)
   12824:	003f0306 	br	12434 <__alt_data_end+0xf0012434>
   12828:	00c00044 	movi	r3,1
   1282c:	1947c83a 	sub	r3,r3,r5
   12830:	00800e04 	movi	r2,56
   12834:	10feda16 	blt	r2,r3,123a0 <__alt_data_end+0xf00123a0>
   12838:	008007c4 	movi	r2,31
   1283c:	10c01b16 	blt	r2,r3,128ac <__muldf3+0x678>
   12840:	00800804 	movi	r2,32
   12844:	10c5c83a 	sub	r2,r2,r3
   12848:	888a983a 	sll	r5,r17,r2
   1284c:	40c8d83a 	srl	r4,r8,r3
   12850:	4084983a 	sll	r2,r8,r2
   12854:	88e2d83a 	srl	r17,r17,r3
   12858:	2906b03a 	or	r3,r5,r4
   1285c:	1004c03a 	cmpne	r2,r2,zero
   12860:	1886b03a 	or	r3,r3,r2
   12864:	188001cc 	andi	r2,r3,7
   12868:	10000726 	beq	r2,zero,12888 <__muldf3+0x654>
   1286c:	188003cc 	andi	r2,r3,15
   12870:	01000104 	movi	r4,4
   12874:	11000426 	beq	r2,r4,12888 <__muldf3+0x654>
   12878:	1805883a 	mov	r2,r3
   1287c:	10c00104 	addi	r3,r2,4
   12880:	1885803a 	cmpltu	r2,r3,r2
   12884:	88a3883a 	add	r17,r17,r2
   12888:	8880202c 	andhi	r2,r17,128
   1288c:	10001c26 	beq	r2,zero,12900 <__muldf3+0x6cc>
   12890:	b02b883a 	mov	r21,r22
   12894:	00800044 	movi	r2,1
   12898:	000b883a 	mov	r5,zero
   1289c:	0029883a 	mov	r20,zero
   128a0:	003ec306 	br	123b0 <__alt_data_end+0xf00123b0>
   128a4:	5805883a 	mov	r2,r11
   128a8:	003f9906 	br	12710 <__alt_data_end+0xf0012710>
   128ac:	00bff844 	movi	r2,-31
   128b0:	1145c83a 	sub	r2,r2,r5
   128b4:	8888d83a 	srl	r4,r17,r2
   128b8:	00800804 	movi	r2,32
   128bc:	18801a26 	beq	r3,r2,12928 <__muldf3+0x6f4>
   128c0:	00801004 	movi	r2,64
   128c4:	10c5c83a 	sub	r2,r2,r3
   128c8:	8884983a 	sll	r2,r17,r2
   128cc:	1204b03a 	or	r2,r2,r8
   128d0:	1004c03a 	cmpne	r2,r2,zero
   128d4:	2084b03a 	or	r2,r4,r2
   128d8:	144001cc 	andi	r17,r2,7
   128dc:	88000d1e 	bne	r17,zero,12914 <__muldf3+0x6e0>
   128e0:	000b883a 	mov	r5,zero
   128e4:	1028d0fa 	srli	r20,r2,3
   128e8:	b02b883a 	mov	r21,r22
   128ec:	0005883a 	mov	r2,zero
   128f0:	a468b03a 	or	r20,r20,r17
   128f4:	003eae06 	br	123b0 <__alt_data_end+0xf00123b0>
   128f8:	1007883a 	mov	r3,r2
   128fc:	0023883a 	mov	r17,zero
   12900:	880a927a 	slli	r5,r17,9
   12904:	1805883a 	mov	r2,r3
   12908:	8822977a 	slli	r17,r17,29
   1290c:	280ad33a 	srli	r5,r5,12
   12910:	003ff406 	br	128e4 <__alt_data_end+0xf00128e4>
   12914:	10c003cc 	andi	r3,r2,15
   12918:	01000104 	movi	r4,4
   1291c:	193ff626 	beq	r3,r4,128f8 <__alt_data_end+0xf00128f8>
   12920:	0023883a 	mov	r17,zero
   12924:	003fd506 	br	1287c <__alt_data_end+0xf001287c>
   12928:	0005883a 	mov	r2,zero
   1292c:	003fe706 	br	128cc <__alt_data_end+0xf00128cc>
   12930:	00800434 	movhi	r2,16
   12934:	89400234 	orhi	r5,r17,8
   12938:	10bfffc4 	addi	r2,r2,-1
   1293c:	b02b883a 	mov	r21,r22
   12940:	288a703a 	and	r5,r5,r2
   12944:	4029883a 	mov	r20,r8
   12948:	003eff06 	br	12548 <__alt_data_end+0xf0012548>

0001294c <__subdf3>:
   1294c:	02000434 	movhi	r8,16
   12950:	423fffc4 	addi	r8,r8,-1
   12954:	defffb04 	addi	sp,sp,-20
   12958:	2a14703a 	and	r10,r5,r8
   1295c:	3812d53a 	srli	r9,r7,20
   12960:	3a10703a 	and	r8,r7,r8
   12964:	2006d77a 	srli	r3,r4,29
   12968:	3004d77a 	srli	r2,r6,29
   1296c:	dc000015 	stw	r16,0(sp)
   12970:	501490fa 	slli	r10,r10,3
   12974:	2820d53a 	srli	r16,r5,20
   12978:	401090fa 	slli	r8,r8,3
   1297c:	dc800215 	stw	r18,8(sp)
   12980:	dc400115 	stw	r17,4(sp)
   12984:	dfc00415 	stw	ra,16(sp)
   12988:	202290fa 	slli	r17,r4,3
   1298c:	dcc00315 	stw	r19,12(sp)
   12990:	4a41ffcc 	andi	r9,r9,2047
   12994:	0101ffc4 	movi	r4,2047
   12998:	2824d7fa 	srli	r18,r5,31
   1299c:	8401ffcc 	andi	r16,r16,2047
   129a0:	50c6b03a 	or	r3,r10,r3
   129a4:	380ed7fa 	srli	r7,r7,31
   129a8:	408ab03a 	or	r5,r8,r2
   129ac:	300c90fa 	slli	r6,r6,3
   129b0:	49009626 	beq	r9,r4,12c0c <__subdf3+0x2c0>
   129b4:	39c0005c 	xori	r7,r7,1
   129b8:	8245c83a 	sub	r2,r16,r9
   129bc:	3c807426 	beq	r7,r18,12b90 <__subdf3+0x244>
   129c0:	0080af0e 	bge	zero,r2,12c80 <__subdf3+0x334>
   129c4:	48002a1e 	bne	r9,zero,12a70 <__subdf3+0x124>
   129c8:	2988b03a 	or	r4,r5,r6
   129cc:	20009a1e 	bne	r4,zero,12c38 <__subdf3+0x2ec>
   129d0:	888001cc 	andi	r2,r17,7
   129d4:	10000726 	beq	r2,zero,129f4 <__subdf3+0xa8>
   129d8:	888003cc 	andi	r2,r17,15
   129dc:	01000104 	movi	r4,4
   129e0:	11000426 	beq	r2,r4,129f4 <__subdf3+0xa8>
   129e4:	890b883a 	add	r5,r17,r4
   129e8:	2c63803a 	cmpltu	r17,r5,r17
   129ec:	1c47883a 	add	r3,r3,r17
   129f0:	2823883a 	mov	r17,r5
   129f4:	1880202c 	andhi	r2,r3,128
   129f8:	10005926 	beq	r2,zero,12b60 <__subdf3+0x214>
   129fc:	84000044 	addi	r16,r16,1
   12a00:	0081ffc4 	movi	r2,2047
   12a04:	8080be26 	beq	r16,r2,12d00 <__subdf3+0x3b4>
   12a08:	017fe034 	movhi	r5,65408
   12a0c:	297fffc4 	addi	r5,r5,-1
   12a10:	1946703a 	and	r3,r3,r5
   12a14:	1804977a 	slli	r2,r3,29
   12a18:	1806927a 	slli	r3,r3,9
   12a1c:	8822d0fa 	srli	r17,r17,3
   12a20:	8401ffcc 	andi	r16,r16,2047
   12a24:	180ad33a 	srli	r5,r3,12
   12a28:	9100004c 	andi	r4,r18,1
   12a2c:	1444b03a 	or	r2,r2,r17
   12a30:	80c1ffcc 	andi	r3,r16,2047
   12a34:	1820953a 	slli	r16,r3,20
   12a38:	20c03fcc 	andi	r3,r4,255
   12a3c:	180897fa 	slli	r4,r3,31
   12a40:	00c00434 	movhi	r3,16
   12a44:	18ffffc4 	addi	r3,r3,-1
   12a48:	28c6703a 	and	r3,r5,r3
   12a4c:	1c06b03a 	or	r3,r3,r16
   12a50:	1906b03a 	or	r3,r3,r4
   12a54:	dfc00417 	ldw	ra,16(sp)
   12a58:	dcc00317 	ldw	r19,12(sp)
   12a5c:	dc800217 	ldw	r18,8(sp)
   12a60:	dc400117 	ldw	r17,4(sp)
   12a64:	dc000017 	ldw	r16,0(sp)
   12a68:	dec00504 	addi	sp,sp,20
   12a6c:	f800283a 	ret
   12a70:	0101ffc4 	movi	r4,2047
   12a74:	813fd626 	beq	r16,r4,129d0 <__alt_data_end+0xf00129d0>
   12a78:	29402034 	orhi	r5,r5,128
   12a7c:	01000e04 	movi	r4,56
   12a80:	2080a316 	blt	r4,r2,12d10 <__subdf3+0x3c4>
   12a84:	010007c4 	movi	r4,31
   12a88:	2080c616 	blt	r4,r2,12da4 <__subdf3+0x458>
   12a8c:	01000804 	movi	r4,32
   12a90:	2089c83a 	sub	r4,r4,r2
   12a94:	2910983a 	sll	r8,r5,r4
   12a98:	308ed83a 	srl	r7,r6,r2
   12a9c:	3108983a 	sll	r4,r6,r4
   12aa0:	2884d83a 	srl	r2,r5,r2
   12aa4:	41ccb03a 	or	r6,r8,r7
   12aa8:	2008c03a 	cmpne	r4,r4,zero
   12aac:	310cb03a 	or	r6,r6,r4
   12ab0:	898dc83a 	sub	r6,r17,r6
   12ab4:	89a3803a 	cmpltu	r17,r17,r6
   12ab8:	1887c83a 	sub	r3,r3,r2
   12abc:	1c47c83a 	sub	r3,r3,r17
   12ac0:	3023883a 	mov	r17,r6
   12ac4:	1880202c 	andhi	r2,r3,128
   12ac8:	10002326 	beq	r2,zero,12b58 <__subdf3+0x20c>
   12acc:	04c02034 	movhi	r19,128
   12ad0:	9cffffc4 	addi	r19,r19,-1
   12ad4:	1ce6703a 	and	r19,r3,r19
   12ad8:	98007a26 	beq	r19,zero,12cc4 <__subdf3+0x378>
   12adc:	9809883a 	mov	r4,r19
   12ae0:	00073980 	call	7398 <__clzsi2>
   12ae4:	113ffe04 	addi	r4,r2,-8
   12ae8:	00c007c4 	movi	r3,31
   12aec:	19007b16 	blt	r3,r4,12cdc <__subdf3+0x390>
   12af0:	00800804 	movi	r2,32
   12af4:	1105c83a 	sub	r2,r2,r4
   12af8:	8884d83a 	srl	r2,r17,r2
   12afc:	9906983a 	sll	r3,r19,r4
   12b00:	8922983a 	sll	r17,r17,r4
   12b04:	10c4b03a 	or	r2,r2,r3
   12b08:	24007816 	blt	r4,r16,12cec <__subdf3+0x3a0>
   12b0c:	2421c83a 	sub	r16,r4,r16
   12b10:	80c00044 	addi	r3,r16,1
   12b14:	010007c4 	movi	r4,31
   12b18:	20c09516 	blt	r4,r3,12d70 <__subdf3+0x424>
   12b1c:	01400804 	movi	r5,32
   12b20:	28cbc83a 	sub	r5,r5,r3
   12b24:	88c8d83a 	srl	r4,r17,r3
   12b28:	8962983a 	sll	r17,r17,r5
   12b2c:	114a983a 	sll	r5,r2,r5
   12b30:	10c6d83a 	srl	r3,r2,r3
   12b34:	8804c03a 	cmpne	r2,r17,zero
   12b38:	290ab03a 	or	r5,r5,r4
   12b3c:	28a2b03a 	or	r17,r5,r2
   12b40:	0021883a 	mov	r16,zero
   12b44:	003fa206 	br	129d0 <__alt_data_end+0xf00129d0>
   12b48:	2090b03a 	or	r8,r4,r2
   12b4c:	40018e26 	beq	r8,zero,13188 <__subdf3+0x83c>
   12b50:	1007883a 	mov	r3,r2
   12b54:	2023883a 	mov	r17,r4
   12b58:	888001cc 	andi	r2,r17,7
   12b5c:	103f9e1e 	bne	r2,zero,129d8 <__alt_data_end+0xf00129d8>
   12b60:	1804977a 	slli	r2,r3,29
   12b64:	8822d0fa 	srli	r17,r17,3
   12b68:	1810d0fa 	srli	r8,r3,3
   12b6c:	9100004c 	andi	r4,r18,1
   12b70:	1444b03a 	or	r2,r2,r17
   12b74:	00c1ffc4 	movi	r3,2047
   12b78:	80c02826 	beq	r16,r3,12c1c <__subdf3+0x2d0>
   12b7c:	01400434 	movhi	r5,16
   12b80:	297fffc4 	addi	r5,r5,-1
   12b84:	80e0703a 	and	r16,r16,r3
   12b88:	414a703a 	and	r5,r8,r5
   12b8c:	003fa806 	br	12a30 <__alt_data_end+0xf0012a30>
   12b90:	0080630e 	bge	zero,r2,12d20 <__subdf3+0x3d4>
   12b94:	48003026 	beq	r9,zero,12c58 <__subdf3+0x30c>
   12b98:	0101ffc4 	movi	r4,2047
   12b9c:	813f8c26 	beq	r16,r4,129d0 <__alt_data_end+0xf00129d0>
   12ba0:	29402034 	orhi	r5,r5,128
   12ba4:	01000e04 	movi	r4,56
   12ba8:	2080a90e 	bge	r4,r2,12e50 <__subdf3+0x504>
   12bac:	298cb03a 	or	r6,r5,r6
   12bb0:	3012c03a 	cmpne	r9,r6,zero
   12bb4:	0005883a 	mov	r2,zero
   12bb8:	4c53883a 	add	r9,r9,r17
   12bbc:	4c63803a 	cmpltu	r17,r9,r17
   12bc0:	10c7883a 	add	r3,r2,r3
   12bc4:	88c7883a 	add	r3,r17,r3
   12bc8:	4823883a 	mov	r17,r9
   12bcc:	1880202c 	andhi	r2,r3,128
   12bd0:	1000d026 	beq	r2,zero,12f14 <__subdf3+0x5c8>
   12bd4:	84000044 	addi	r16,r16,1
   12bd8:	0081ffc4 	movi	r2,2047
   12bdc:	8080fe26 	beq	r16,r2,12fd8 <__subdf3+0x68c>
   12be0:	00bfe034 	movhi	r2,65408
   12be4:	10bfffc4 	addi	r2,r2,-1
   12be8:	1886703a 	and	r3,r3,r2
   12bec:	880ad07a 	srli	r5,r17,1
   12bf0:	180497fa 	slli	r2,r3,31
   12bf4:	8900004c 	andi	r4,r17,1
   12bf8:	2922b03a 	or	r17,r5,r4
   12bfc:	1806d07a 	srli	r3,r3,1
   12c00:	1462b03a 	or	r17,r2,r17
   12c04:	3825883a 	mov	r18,r7
   12c08:	003f7106 	br	129d0 <__alt_data_end+0xf00129d0>
   12c0c:	2984b03a 	or	r2,r5,r6
   12c10:	103f6826 	beq	r2,zero,129b4 <__alt_data_end+0xf00129b4>
   12c14:	39c03fcc 	andi	r7,r7,255
   12c18:	003f6706 	br	129b8 <__alt_data_end+0xf00129b8>
   12c1c:	4086b03a 	or	r3,r8,r2
   12c20:	18015226 	beq	r3,zero,1316c <__subdf3+0x820>
   12c24:	00c00434 	movhi	r3,16
   12c28:	41400234 	orhi	r5,r8,8
   12c2c:	18ffffc4 	addi	r3,r3,-1
   12c30:	28ca703a 	and	r5,r5,r3
   12c34:	003f7e06 	br	12a30 <__alt_data_end+0xf0012a30>
   12c38:	10bfffc4 	addi	r2,r2,-1
   12c3c:	1000491e 	bne	r2,zero,12d64 <__subdf3+0x418>
   12c40:	898fc83a 	sub	r7,r17,r6
   12c44:	89e3803a 	cmpltu	r17,r17,r7
   12c48:	1947c83a 	sub	r3,r3,r5
   12c4c:	1c47c83a 	sub	r3,r3,r17
   12c50:	3823883a 	mov	r17,r7
   12c54:	003f9b06 	br	12ac4 <__alt_data_end+0xf0012ac4>
   12c58:	2988b03a 	or	r4,r5,r6
   12c5c:	203f5c26 	beq	r4,zero,129d0 <__alt_data_end+0xf00129d0>
   12c60:	10bfffc4 	addi	r2,r2,-1
   12c64:	1000931e 	bne	r2,zero,12eb4 <__subdf3+0x568>
   12c68:	898d883a 	add	r6,r17,r6
   12c6c:	3463803a 	cmpltu	r17,r6,r17
   12c70:	1947883a 	add	r3,r3,r5
   12c74:	88c7883a 	add	r3,r17,r3
   12c78:	3023883a 	mov	r17,r6
   12c7c:	003fd306 	br	12bcc <__alt_data_end+0xf0012bcc>
   12c80:	1000541e 	bne	r2,zero,12dd4 <__subdf3+0x488>
   12c84:	80800044 	addi	r2,r16,1
   12c88:	1081ffcc 	andi	r2,r2,2047
   12c8c:	01000044 	movi	r4,1
   12c90:	2080a20e 	bge	r4,r2,12f1c <__subdf3+0x5d0>
   12c94:	8989c83a 	sub	r4,r17,r6
   12c98:	8905803a 	cmpltu	r2,r17,r4
   12c9c:	1967c83a 	sub	r19,r3,r5
   12ca0:	98a7c83a 	sub	r19,r19,r2
   12ca4:	9880202c 	andhi	r2,r19,128
   12ca8:	10006326 	beq	r2,zero,12e38 <__subdf3+0x4ec>
   12cac:	3463c83a 	sub	r17,r6,r17
   12cb0:	28c7c83a 	sub	r3,r5,r3
   12cb4:	344d803a 	cmpltu	r6,r6,r17
   12cb8:	19a7c83a 	sub	r19,r3,r6
   12cbc:	3825883a 	mov	r18,r7
   12cc0:	983f861e 	bne	r19,zero,12adc <__alt_data_end+0xf0012adc>
   12cc4:	8809883a 	mov	r4,r17
   12cc8:	00073980 	call	7398 <__clzsi2>
   12ccc:	10800804 	addi	r2,r2,32
   12cd0:	113ffe04 	addi	r4,r2,-8
   12cd4:	00c007c4 	movi	r3,31
   12cd8:	193f850e 	bge	r3,r4,12af0 <__alt_data_end+0xf0012af0>
   12cdc:	10bff604 	addi	r2,r2,-40
   12ce0:	8884983a 	sll	r2,r17,r2
   12ce4:	0023883a 	mov	r17,zero
   12ce8:	243f880e 	bge	r4,r16,12b0c <__alt_data_end+0xf0012b0c>
   12cec:	00ffe034 	movhi	r3,65408
   12cf0:	18ffffc4 	addi	r3,r3,-1
   12cf4:	8121c83a 	sub	r16,r16,r4
   12cf8:	10c6703a 	and	r3,r2,r3
   12cfc:	003f3406 	br	129d0 <__alt_data_end+0xf00129d0>
   12d00:	9100004c 	andi	r4,r18,1
   12d04:	000b883a 	mov	r5,zero
   12d08:	0005883a 	mov	r2,zero
   12d0c:	003f4806 	br	12a30 <__alt_data_end+0xf0012a30>
   12d10:	298cb03a 	or	r6,r5,r6
   12d14:	300cc03a 	cmpne	r6,r6,zero
   12d18:	0005883a 	mov	r2,zero
   12d1c:	003f6406 	br	12ab0 <__alt_data_end+0xf0012ab0>
   12d20:	10009a1e 	bne	r2,zero,12f8c <__subdf3+0x640>
   12d24:	82400044 	addi	r9,r16,1
   12d28:	4881ffcc 	andi	r2,r9,2047
   12d2c:	02800044 	movi	r10,1
   12d30:	5080670e 	bge	r10,r2,12ed0 <__subdf3+0x584>
   12d34:	0081ffc4 	movi	r2,2047
   12d38:	4880af26 	beq	r9,r2,12ff8 <__subdf3+0x6ac>
   12d3c:	898d883a 	add	r6,r17,r6
   12d40:	1945883a 	add	r2,r3,r5
   12d44:	3447803a 	cmpltu	r3,r6,r17
   12d48:	1887883a 	add	r3,r3,r2
   12d4c:	182297fa 	slli	r17,r3,31
   12d50:	300cd07a 	srli	r6,r6,1
   12d54:	1806d07a 	srli	r3,r3,1
   12d58:	4821883a 	mov	r16,r9
   12d5c:	89a2b03a 	or	r17,r17,r6
   12d60:	003f1b06 	br	129d0 <__alt_data_end+0xf00129d0>
   12d64:	0101ffc4 	movi	r4,2047
   12d68:	813f441e 	bne	r16,r4,12a7c <__alt_data_end+0xf0012a7c>
   12d6c:	003f1806 	br	129d0 <__alt_data_end+0xf00129d0>
   12d70:	843ff844 	addi	r16,r16,-31
   12d74:	01400804 	movi	r5,32
   12d78:	1408d83a 	srl	r4,r2,r16
   12d7c:	19405026 	beq	r3,r5,12ec0 <__subdf3+0x574>
   12d80:	01401004 	movi	r5,64
   12d84:	28c7c83a 	sub	r3,r5,r3
   12d88:	10c4983a 	sll	r2,r2,r3
   12d8c:	88a2b03a 	or	r17,r17,r2
   12d90:	8822c03a 	cmpne	r17,r17,zero
   12d94:	2462b03a 	or	r17,r4,r17
   12d98:	0007883a 	mov	r3,zero
   12d9c:	0021883a 	mov	r16,zero
   12da0:	003f6d06 	br	12b58 <__alt_data_end+0xf0012b58>
   12da4:	11fff804 	addi	r7,r2,-32
   12da8:	01000804 	movi	r4,32
   12dac:	29ced83a 	srl	r7,r5,r7
   12db0:	11004526 	beq	r2,r4,12ec8 <__subdf3+0x57c>
   12db4:	01001004 	movi	r4,64
   12db8:	2089c83a 	sub	r4,r4,r2
   12dbc:	2904983a 	sll	r2,r5,r4
   12dc0:	118cb03a 	or	r6,r2,r6
   12dc4:	300cc03a 	cmpne	r6,r6,zero
   12dc8:	398cb03a 	or	r6,r7,r6
   12dcc:	0005883a 	mov	r2,zero
   12dd0:	003f3706 	br	12ab0 <__alt_data_end+0xf0012ab0>
   12dd4:	80002a26 	beq	r16,zero,12e80 <__subdf3+0x534>
   12dd8:	0101ffc4 	movi	r4,2047
   12ddc:	49006626 	beq	r9,r4,12f78 <__subdf3+0x62c>
   12de0:	0085c83a 	sub	r2,zero,r2
   12de4:	18c02034 	orhi	r3,r3,128
   12de8:	01000e04 	movi	r4,56
   12dec:	20807e16 	blt	r4,r2,12fe8 <__subdf3+0x69c>
   12df0:	010007c4 	movi	r4,31
   12df4:	2080e716 	blt	r4,r2,13194 <__subdf3+0x848>
   12df8:	01000804 	movi	r4,32
   12dfc:	2089c83a 	sub	r4,r4,r2
   12e00:	1914983a 	sll	r10,r3,r4
   12e04:	8890d83a 	srl	r8,r17,r2
   12e08:	8908983a 	sll	r4,r17,r4
   12e0c:	1884d83a 	srl	r2,r3,r2
   12e10:	5222b03a 	or	r17,r10,r8
   12e14:	2006c03a 	cmpne	r3,r4,zero
   12e18:	88e2b03a 	or	r17,r17,r3
   12e1c:	3463c83a 	sub	r17,r6,r17
   12e20:	2885c83a 	sub	r2,r5,r2
   12e24:	344d803a 	cmpltu	r6,r6,r17
   12e28:	1187c83a 	sub	r3,r2,r6
   12e2c:	4821883a 	mov	r16,r9
   12e30:	3825883a 	mov	r18,r7
   12e34:	003f2306 	br	12ac4 <__alt_data_end+0xf0012ac4>
   12e38:	24d0b03a 	or	r8,r4,r19
   12e3c:	40001b1e 	bne	r8,zero,12eac <__subdf3+0x560>
   12e40:	0005883a 	mov	r2,zero
   12e44:	0009883a 	mov	r4,zero
   12e48:	0021883a 	mov	r16,zero
   12e4c:	003f4906 	br	12b74 <__alt_data_end+0xf0012b74>
   12e50:	010007c4 	movi	r4,31
   12e54:	20803a16 	blt	r4,r2,12f40 <__subdf3+0x5f4>
   12e58:	01000804 	movi	r4,32
   12e5c:	2089c83a 	sub	r4,r4,r2
   12e60:	2912983a 	sll	r9,r5,r4
   12e64:	3090d83a 	srl	r8,r6,r2
   12e68:	3108983a 	sll	r4,r6,r4
   12e6c:	2884d83a 	srl	r2,r5,r2
   12e70:	4a12b03a 	or	r9,r9,r8
   12e74:	2008c03a 	cmpne	r4,r4,zero
   12e78:	4912b03a 	or	r9,r9,r4
   12e7c:	003f4e06 	br	12bb8 <__alt_data_end+0xf0012bb8>
   12e80:	1c48b03a 	or	r4,r3,r17
   12e84:	20003c26 	beq	r4,zero,12f78 <__subdf3+0x62c>
   12e88:	0084303a 	nor	r2,zero,r2
   12e8c:	1000381e 	bne	r2,zero,12f70 <__subdf3+0x624>
   12e90:	3463c83a 	sub	r17,r6,r17
   12e94:	28c5c83a 	sub	r2,r5,r3
   12e98:	344d803a 	cmpltu	r6,r6,r17
   12e9c:	1187c83a 	sub	r3,r2,r6
   12ea0:	4821883a 	mov	r16,r9
   12ea4:	3825883a 	mov	r18,r7
   12ea8:	003f0606 	br	12ac4 <__alt_data_end+0xf0012ac4>
   12eac:	2023883a 	mov	r17,r4
   12eb0:	003f0906 	br	12ad8 <__alt_data_end+0xf0012ad8>
   12eb4:	0101ffc4 	movi	r4,2047
   12eb8:	813f3a1e 	bne	r16,r4,12ba4 <__alt_data_end+0xf0012ba4>
   12ebc:	003ec406 	br	129d0 <__alt_data_end+0xf00129d0>
   12ec0:	0005883a 	mov	r2,zero
   12ec4:	003fb106 	br	12d8c <__alt_data_end+0xf0012d8c>
   12ec8:	0005883a 	mov	r2,zero
   12ecc:	003fbc06 	br	12dc0 <__alt_data_end+0xf0012dc0>
   12ed0:	1c44b03a 	or	r2,r3,r17
   12ed4:	80008e1e 	bne	r16,zero,13110 <__subdf3+0x7c4>
   12ed8:	1000c826 	beq	r2,zero,131fc <__subdf3+0x8b0>
   12edc:	2984b03a 	or	r2,r5,r6
   12ee0:	103ebb26 	beq	r2,zero,129d0 <__alt_data_end+0xf00129d0>
   12ee4:	8989883a 	add	r4,r17,r6
   12ee8:	1945883a 	add	r2,r3,r5
   12eec:	2447803a 	cmpltu	r3,r4,r17
   12ef0:	1887883a 	add	r3,r3,r2
   12ef4:	1880202c 	andhi	r2,r3,128
   12ef8:	2023883a 	mov	r17,r4
   12efc:	103f1626 	beq	r2,zero,12b58 <__alt_data_end+0xf0012b58>
   12f00:	00bfe034 	movhi	r2,65408
   12f04:	10bfffc4 	addi	r2,r2,-1
   12f08:	5021883a 	mov	r16,r10
   12f0c:	1886703a 	and	r3,r3,r2
   12f10:	003eaf06 	br	129d0 <__alt_data_end+0xf00129d0>
   12f14:	3825883a 	mov	r18,r7
   12f18:	003f0f06 	br	12b58 <__alt_data_end+0xf0012b58>
   12f1c:	1c44b03a 	or	r2,r3,r17
   12f20:	8000251e 	bne	r16,zero,12fb8 <__subdf3+0x66c>
   12f24:	1000661e 	bne	r2,zero,130c0 <__subdf3+0x774>
   12f28:	2990b03a 	or	r8,r5,r6
   12f2c:	40009626 	beq	r8,zero,13188 <__subdf3+0x83c>
   12f30:	2807883a 	mov	r3,r5
   12f34:	3023883a 	mov	r17,r6
   12f38:	3825883a 	mov	r18,r7
   12f3c:	003ea406 	br	129d0 <__alt_data_end+0xf00129d0>
   12f40:	127ff804 	addi	r9,r2,-32
   12f44:	01000804 	movi	r4,32
   12f48:	2a52d83a 	srl	r9,r5,r9
   12f4c:	11008c26 	beq	r2,r4,13180 <__subdf3+0x834>
   12f50:	01001004 	movi	r4,64
   12f54:	2085c83a 	sub	r2,r4,r2
   12f58:	2884983a 	sll	r2,r5,r2
   12f5c:	118cb03a 	or	r6,r2,r6
   12f60:	300cc03a 	cmpne	r6,r6,zero
   12f64:	4992b03a 	or	r9,r9,r6
   12f68:	0005883a 	mov	r2,zero
   12f6c:	003f1206 	br	12bb8 <__alt_data_end+0xf0012bb8>
   12f70:	0101ffc4 	movi	r4,2047
   12f74:	493f9c1e 	bne	r9,r4,12de8 <__alt_data_end+0xf0012de8>
   12f78:	2807883a 	mov	r3,r5
   12f7c:	3023883a 	mov	r17,r6
   12f80:	4821883a 	mov	r16,r9
   12f84:	3825883a 	mov	r18,r7
   12f88:	003e9106 	br	129d0 <__alt_data_end+0xf00129d0>
   12f8c:	80001f1e 	bne	r16,zero,1300c <__subdf3+0x6c0>
   12f90:	1c48b03a 	or	r4,r3,r17
   12f94:	20005a26 	beq	r4,zero,13100 <__subdf3+0x7b4>
   12f98:	0084303a 	nor	r2,zero,r2
   12f9c:	1000561e 	bne	r2,zero,130f8 <__subdf3+0x7ac>
   12fa0:	89a3883a 	add	r17,r17,r6
   12fa4:	1945883a 	add	r2,r3,r5
   12fa8:	898d803a 	cmpltu	r6,r17,r6
   12fac:	3087883a 	add	r3,r6,r2
   12fb0:	4821883a 	mov	r16,r9
   12fb4:	003f0506 	br	12bcc <__alt_data_end+0xf0012bcc>
   12fb8:	10002b1e 	bne	r2,zero,13068 <__subdf3+0x71c>
   12fbc:	2984b03a 	or	r2,r5,r6
   12fc0:	10008026 	beq	r2,zero,131c4 <__subdf3+0x878>
   12fc4:	2807883a 	mov	r3,r5
   12fc8:	3023883a 	mov	r17,r6
   12fcc:	3825883a 	mov	r18,r7
   12fd0:	0401ffc4 	movi	r16,2047
   12fd4:	003e7e06 	br	129d0 <__alt_data_end+0xf00129d0>
   12fd8:	3809883a 	mov	r4,r7
   12fdc:	0011883a 	mov	r8,zero
   12fe0:	0005883a 	mov	r2,zero
   12fe4:	003ee306 	br	12b74 <__alt_data_end+0xf0012b74>
   12fe8:	1c62b03a 	or	r17,r3,r17
   12fec:	8822c03a 	cmpne	r17,r17,zero
   12ff0:	0005883a 	mov	r2,zero
   12ff4:	003f8906 	br	12e1c <__alt_data_end+0xf0012e1c>
   12ff8:	3809883a 	mov	r4,r7
   12ffc:	4821883a 	mov	r16,r9
   13000:	0011883a 	mov	r8,zero
   13004:	0005883a 	mov	r2,zero
   13008:	003eda06 	br	12b74 <__alt_data_end+0xf0012b74>
   1300c:	0101ffc4 	movi	r4,2047
   13010:	49003b26 	beq	r9,r4,13100 <__subdf3+0x7b4>
   13014:	0085c83a 	sub	r2,zero,r2
   13018:	18c02034 	orhi	r3,r3,128
   1301c:	01000e04 	movi	r4,56
   13020:	20806e16 	blt	r4,r2,131dc <__subdf3+0x890>
   13024:	010007c4 	movi	r4,31
   13028:	20807716 	blt	r4,r2,13208 <__subdf3+0x8bc>
   1302c:	01000804 	movi	r4,32
   13030:	2089c83a 	sub	r4,r4,r2
   13034:	1914983a 	sll	r10,r3,r4
   13038:	8890d83a 	srl	r8,r17,r2
   1303c:	8908983a 	sll	r4,r17,r4
   13040:	1884d83a 	srl	r2,r3,r2
   13044:	5222b03a 	or	r17,r10,r8
   13048:	2006c03a 	cmpne	r3,r4,zero
   1304c:	88e2b03a 	or	r17,r17,r3
   13050:	89a3883a 	add	r17,r17,r6
   13054:	1145883a 	add	r2,r2,r5
   13058:	898d803a 	cmpltu	r6,r17,r6
   1305c:	3087883a 	add	r3,r6,r2
   13060:	4821883a 	mov	r16,r9
   13064:	003ed906 	br	12bcc <__alt_data_end+0xf0012bcc>
   13068:	2984b03a 	or	r2,r5,r6
   1306c:	10004226 	beq	r2,zero,13178 <__subdf3+0x82c>
   13070:	1808d0fa 	srli	r4,r3,3
   13074:	8822d0fa 	srli	r17,r17,3
   13078:	1806977a 	slli	r3,r3,29
   1307c:	2080022c 	andhi	r2,r4,8
   13080:	1c62b03a 	or	r17,r3,r17
   13084:	10000826 	beq	r2,zero,130a8 <__subdf3+0x75c>
   13088:	2812d0fa 	srli	r9,r5,3
   1308c:	4880022c 	andhi	r2,r9,8
   13090:	1000051e 	bne	r2,zero,130a8 <__subdf3+0x75c>
   13094:	300cd0fa 	srli	r6,r6,3
   13098:	2804977a 	slli	r2,r5,29
   1309c:	4809883a 	mov	r4,r9
   130a0:	3825883a 	mov	r18,r7
   130a4:	11a2b03a 	or	r17,r2,r6
   130a8:	8806d77a 	srli	r3,r17,29
   130ac:	200890fa 	slli	r4,r4,3
   130b0:	882290fa 	slli	r17,r17,3
   130b4:	0401ffc4 	movi	r16,2047
   130b8:	1906b03a 	or	r3,r3,r4
   130bc:	003e4406 	br	129d0 <__alt_data_end+0xf00129d0>
   130c0:	2984b03a 	or	r2,r5,r6
   130c4:	103e4226 	beq	r2,zero,129d0 <__alt_data_end+0xf00129d0>
   130c8:	8989c83a 	sub	r4,r17,r6
   130cc:	8911803a 	cmpltu	r8,r17,r4
   130d0:	1945c83a 	sub	r2,r3,r5
   130d4:	1205c83a 	sub	r2,r2,r8
   130d8:	1200202c 	andhi	r8,r2,128
   130dc:	403e9a26 	beq	r8,zero,12b48 <__alt_data_end+0xf0012b48>
   130e0:	3463c83a 	sub	r17,r6,r17
   130e4:	28c5c83a 	sub	r2,r5,r3
   130e8:	344d803a 	cmpltu	r6,r6,r17
   130ec:	1187c83a 	sub	r3,r2,r6
   130f0:	3825883a 	mov	r18,r7
   130f4:	003e3606 	br	129d0 <__alt_data_end+0xf00129d0>
   130f8:	0101ffc4 	movi	r4,2047
   130fc:	493fc71e 	bne	r9,r4,1301c <__alt_data_end+0xf001301c>
   13100:	2807883a 	mov	r3,r5
   13104:	3023883a 	mov	r17,r6
   13108:	4821883a 	mov	r16,r9
   1310c:	003e3006 	br	129d0 <__alt_data_end+0xf00129d0>
   13110:	10003626 	beq	r2,zero,131ec <__subdf3+0x8a0>
   13114:	2984b03a 	or	r2,r5,r6
   13118:	10001726 	beq	r2,zero,13178 <__subdf3+0x82c>
   1311c:	1808d0fa 	srli	r4,r3,3
   13120:	8822d0fa 	srli	r17,r17,3
   13124:	1806977a 	slli	r3,r3,29
   13128:	2080022c 	andhi	r2,r4,8
   1312c:	1c62b03a 	or	r17,r3,r17
   13130:	10000726 	beq	r2,zero,13150 <__subdf3+0x804>
   13134:	2812d0fa 	srli	r9,r5,3
   13138:	4880022c 	andhi	r2,r9,8
   1313c:	1000041e 	bne	r2,zero,13150 <__subdf3+0x804>
   13140:	300cd0fa 	srli	r6,r6,3
   13144:	2804977a 	slli	r2,r5,29
   13148:	4809883a 	mov	r4,r9
   1314c:	11a2b03a 	or	r17,r2,r6
   13150:	8806d77a 	srli	r3,r17,29
   13154:	200890fa 	slli	r4,r4,3
   13158:	882290fa 	slli	r17,r17,3
   1315c:	3825883a 	mov	r18,r7
   13160:	1906b03a 	or	r3,r3,r4
   13164:	0401ffc4 	movi	r16,2047
   13168:	003e1906 	br	129d0 <__alt_data_end+0xf00129d0>
   1316c:	000b883a 	mov	r5,zero
   13170:	0005883a 	mov	r2,zero
   13174:	003e2e06 	br	12a30 <__alt_data_end+0xf0012a30>
   13178:	0401ffc4 	movi	r16,2047
   1317c:	003e1406 	br	129d0 <__alt_data_end+0xf00129d0>
   13180:	0005883a 	mov	r2,zero
   13184:	003f7506 	br	12f5c <__alt_data_end+0xf0012f5c>
   13188:	0005883a 	mov	r2,zero
   1318c:	0009883a 	mov	r4,zero
   13190:	003e7806 	br	12b74 <__alt_data_end+0xf0012b74>
   13194:	123ff804 	addi	r8,r2,-32
   13198:	01000804 	movi	r4,32
   1319c:	1a10d83a 	srl	r8,r3,r8
   131a0:	11002526 	beq	r2,r4,13238 <__subdf3+0x8ec>
   131a4:	01001004 	movi	r4,64
   131a8:	2085c83a 	sub	r2,r4,r2
   131ac:	1884983a 	sll	r2,r3,r2
   131b0:	1444b03a 	or	r2,r2,r17
   131b4:	1004c03a 	cmpne	r2,r2,zero
   131b8:	40a2b03a 	or	r17,r8,r2
   131bc:	0005883a 	mov	r2,zero
   131c0:	003f1606 	br	12e1c <__alt_data_end+0xf0012e1c>
   131c4:	02000434 	movhi	r8,16
   131c8:	0009883a 	mov	r4,zero
   131cc:	423fffc4 	addi	r8,r8,-1
   131d0:	00bfffc4 	movi	r2,-1
   131d4:	0401ffc4 	movi	r16,2047
   131d8:	003e6606 	br	12b74 <__alt_data_end+0xf0012b74>
   131dc:	1c62b03a 	or	r17,r3,r17
   131e0:	8822c03a 	cmpne	r17,r17,zero
   131e4:	0005883a 	mov	r2,zero
   131e8:	003f9906 	br	13050 <__alt_data_end+0xf0013050>
   131ec:	2807883a 	mov	r3,r5
   131f0:	3023883a 	mov	r17,r6
   131f4:	0401ffc4 	movi	r16,2047
   131f8:	003df506 	br	129d0 <__alt_data_end+0xf00129d0>
   131fc:	2807883a 	mov	r3,r5
   13200:	3023883a 	mov	r17,r6
   13204:	003df206 	br	129d0 <__alt_data_end+0xf00129d0>
   13208:	123ff804 	addi	r8,r2,-32
   1320c:	01000804 	movi	r4,32
   13210:	1a10d83a 	srl	r8,r3,r8
   13214:	11000a26 	beq	r2,r4,13240 <__subdf3+0x8f4>
   13218:	01001004 	movi	r4,64
   1321c:	2085c83a 	sub	r2,r4,r2
   13220:	1884983a 	sll	r2,r3,r2
   13224:	1444b03a 	or	r2,r2,r17
   13228:	1004c03a 	cmpne	r2,r2,zero
   1322c:	40a2b03a 	or	r17,r8,r2
   13230:	0005883a 	mov	r2,zero
   13234:	003f8606 	br	13050 <__alt_data_end+0xf0013050>
   13238:	0005883a 	mov	r2,zero
   1323c:	003fdc06 	br	131b0 <__alt_data_end+0xf00131b0>
   13240:	0005883a 	mov	r2,zero
   13244:	003ff706 	br	13224 <__alt_data_end+0xf0013224>

00013248 <__fixdfsi>:
   13248:	280cd53a 	srli	r6,r5,20
   1324c:	00c00434 	movhi	r3,16
   13250:	18ffffc4 	addi	r3,r3,-1
   13254:	3181ffcc 	andi	r6,r6,2047
   13258:	01c0ff84 	movi	r7,1022
   1325c:	28c6703a 	and	r3,r5,r3
   13260:	280ad7fa 	srli	r5,r5,31
   13264:	3980120e 	bge	r7,r6,132b0 <__fixdfsi+0x68>
   13268:	00810744 	movi	r2,1053
   1326c:	11800c16 	blt	r2,r6,132a0 <__fixdfsi+0x58>
   13270:	00810cc4 	movi	r2,1075
   13274:	1185c83a 	sub	r2,r2,r6
   13278:	01c007c4 	movi	r7,31
   1327c:	18c00434 	orhi	r3,r3,16
   13280:	38800d16 	blt	r7,r2,132b8 <__fixdfsi+0x70>
   13284:	31befb44 	addi	r6,r6,-1043
   13288:	2084d83a 	srl	r2,r4,r2
   1328c:	1986983a 	sll	r3,r3,r6
   13290:	1884b03a 	or	r2,r3,r2
   13294:	28000726 	beq	r5,zero,132b4 <__fixdfsi+0x6c>
   13298:	0085c83a 	sub	r2,zero,r2
   1329c:	f800283a 	ret
   132a0:	00a00034 	movhi	r2,32768
   132a4:	10bfffc4 	addi	r2,r2,-1
   132a8:	2885883a 	add	r2,r5,r2
   132ac:	f800283a 	ret
   132b0:	0005883a 	mov	r2,zero
   132b4:	f800283a 	ret
   132b8:	008104c4 	movi	r2,1043
   132bc:	1185c83a 	sub	r2,r2,r6
   132c0:	1884d83a 	srl	r2,r3,r2
   132c4:	003ff306 	br	13294 <__alt_data_end+0xf0013294>

000132c8 <__floatunsidf>:
   132c8:	defffe04 	addi	sp,sp,-8
   132cc:	dc000015 	stw	r16,0(sp)
   132d0:	dfc00115 	stw	ra,4(sp)
   132d4:	2021883a 	mov	r16,r4
   132d8:	20002226 	beq	r4,zero,13364 <__floatunsidf+0x9c>
   132dc:	00073980 	call	7398 <__clzsi2>
   132e0:	01010784 	movi	r4,1054
   132e4:	2089c83a 	sub	r4,r4,r2
   132e8:	01810cc4 	movi	r6,1075
   132ec:	310dc83a 	sub	r6,r6,r4
   132f0:	00c007c4 	movi	r3,31
   132f4:	1980120e 	bge	r3,r6,13340 <__floatunsidf+0x78>
   132f8:	00c104c4 	movi	r3,1043
   132fc:	1907c83a 	sub	r3,r3,r4
   13300:	80ca983a 	sll	r5,r16,r3
   13304:	00800434 	movhi	r2,16
   13308:	10bfffc4 	addi	r2,r2,-1
   1330c:	2101ffcc 	andi	r4,r4,2047
   13310:	0021883a 	mov	r16,zero
   13314:	288a703a 	and	r5,r5,r2
   13318:	2008953a 	slli	r4,r4,20
   1331c:	00c00434 	movhi	r3,16
   13320:	18ffffc4 	addi	r3,r3,-1
   13324:	28c6703a 	and	r3,r5,r3
   13328:	8005883a 	mov	r2,r16
   1332c:	1906b03a 	or	r3,r3,r4
   13330:	dfc00117 	ldw	ra,4(sp)
   13334:	dc000017 	ldw	r16,0(sp)
   13338:	dec00204 	addi	sp,sp,8
   1333c:	f800283a 	ret
   13340:	00c002c4 	movi	r3,11
   13344:	188bc83a 	sub	r5,r3,r2
   13348:	814ad83a 	srl	r5,r16,r5
   1334c:	00c00434 	movhi	r3,16
   13350:	18ffffc4 	addi	r3,r3,-1
   13354:	81a0983a 	sll	r16,r16,r6
   13358:	2101ffcc 	andi	r4,r4,2047
   1335c:	28ca703a 	and	r5,r5,r3
   13360:	003fed06 	br	13318 <__alt_data_end+0xf0013318>
   13364:	0009883a 	mov	r4,zero
   13368:	000b883a 	mov	r5,zero
   1336c:	003fea06 	br	13318 <__alt_data_end+0xf0013318>

00013370 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13370:	defffe04 	addi	sp,sp,-8
   13374:	dfc00115 	stw	ra,4(sp)
   13378:	df000015 	stw	fp,0(sp)
   1337c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13380:	d0a00f97 	ldw	r2,-32706(gp)
   13384:	10000326 	beq	r2,zero,13394 <alt_get_errno+0x24>
   13388:	d0a00f97 	ldw	r2,-32706(gp)
   1338c:	103ee83a 	callr	r2
   13390:	00000106 	br	13398 <alt_get_errno+0x28>
   13394:	d0a04e84 	addi	r2,gp,-32454
}
   13398:	e037883a 	mov	sp,fp
   1339c:	dfc00117 	ldw	ra,4(sp)
   133a0:	df000017 	ldw	fp,0(sp)
   133a4:	dec00204 	addi	sp,sp,8
   133a8:	f800283a 	ret

000133ac <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   133ac:	defffb04 	addi	sp,sp,-20
   133b0:	dfc00415 	stw	ra,16(sp)
   133b4:	df000315 	stw	fp,12(sp)
   133b8:	df000304 	addi	fp,sp,12
   133bc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   133c0:	e0bfff17 	ldw	r2,-4(fp)
   133c4:	10000616 	blt	r2,zero,133e0 <close+0x34>
   133c8:	e0bfff17 	ldw	r2,-4(fp)
   133cc:	10c00324 	muli	r3,r2,12
   133d0:	00820034 	movhi	r2,2048
   133d4:	10849c04 	addi	r2,r2,4720
   133d8:	1885883a 	add	r2,r3,r2
   133dc:	00000106 	br	133e4 <close+0x38>
   133e0:	0005883a 	mov	r2,zero
   133e4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   133e8:	e0bffd17 	ldw	r2,-12(fp)
   133ec:	10001926 	beq	r2,zero,13454 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   133f0:	e0bffd17 	ldw	r2,-12(fp)
   133f4:	10800017 	ldw	r2,0(r2)
   133f8:	10800417 	ldw	r2,16(r2)
   133fc:	10000626 	beq	r2,zero,13418 <close+0x6c>
   13400:	e0bffd17 	ldw	r2,-12(fp)
   13404:	10800017 	ldw	r2,0(r2)
   13408:	10800417 	ldw	r2,16(r2)
   1340c:	e13ffd17 	ldw	r4,-12(fp)
   13410:	103ee83a 	callr	r2
   13414:	00000106 	br	1341c <close+0x70>
   13418:	0005883a 	mov	r2,zero
   1341c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   13420:	e13fff17 	ldw	r4,-4(fp)
   13424:	00139800 	call	13980 <alt_release_fd>
    if (rval < 0)
   13428:	e0bffe17 	ldw	r2,-8(fp)
   1342c:	1000070e 	bge	r2,zero,1344c <close+0xa0>
    {
      ALT_ERRNO = -rval;
   13430:	00133700 	call	13370 <alt_get_errno>
   13434:	1007883a 	mov	r3,r2
   13438:	e0bffe17 	ldw	r2,-8(fp)
   1343c:	0085c83a 	sub	r2,zero,r2
   13440:	18800015 	stw	r2,0(r3)
      return -1;
   13444:	00bfffc4 	movi	r2,-1
   13448:	00000706 	br	13468 <close+0xbc>
    }
    return 0;
   1344c:	0005883a 	mov	r2,zero
   13450:	00000506 	br	13468 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13454:	00133700 	call	13370 <alt_get_errno>
   13458:	1007883a 	mov	r3,r2
   1345c:	00801444 	movi	r2,81
   13460:	18800015 	stw	r2,0(r3)
    return -1;
   13464:	00bfffc4 	movi	r2,-1
  }
}
   13468:	e037883a 	mov	sp,fp
   1346c:	dfc00117 	ldw	ra,4(sp)
   13470:	df000017 	ldw	fp,0(sp)
   13474:	dec00204 	addi	sp,sp,8
   13478:	f800283a 	ret

0001347c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   1347c:	defffc04 	addi	sp,sp,-16
   13480:	df000315 	stw	fp,12(sp)
   13484:	df000304 	addi	fp,sp,12
   13488:	e13ffd15 	stw	r4,-12(fp)
   1348c:	e17ffe15 	stw	r5,-8(fp)
   13490:	e1bfff15 	stw	r6,-4(fp)
  return len;
   13494:	e0bfff17 	ldw	r2,-4(fp)
}
   13498:	e037883a 	mov	sp,fp
   1349c:	df000017 	ldw	fp,0(sp)
   134a0:	dec00104 	addi	sp,sp,4
   134a4:	f800283a 	ret

000134a8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   134a8:	defffe04 	addi	sp,sp,-8
   134ac:	dfc00115 	stw	ra,4(sp)
   134b0:	df000015 	stw	fp,0(sp)
   134b4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   134b8:	d0a00f97 	ldw	r2,-32706(gp)
   134bc:	10000326 	beq	r2,zero,134cc <alt_get_errno+0x24>
   134c0:	d0a00f97 	ldw	r2,-32706(gp)
   134c4:	103ee83a 	callr	r2
   134c8:	00000106 	br	134d0 <alt_get_errno+0x28>
   134cc:	d0a04e84 	addi	r2,gp,-32454
}
   134d0:	e037883a 	mov	sp,fp
   134d4:	dfc00117 	ldw	ra,4(sp)
   134d8:	df000017 	ldw	fp,0(sp)
   134dc:	dec00204 	addi	sp,sp,8
   134e0:	f800283a 	ret

000134e4 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   134e4:	defffb04 	addi	sp,sp,-20
   134e8:	dfc00415 	stw	ra,16(sp)
   134ec:	df000315 	stw	fp,12(sp)
   134f0:	df000304 	addi	fp,sp,12
   134f4:	e13ffe15 	stw	r4,-8(fp)
   134f8:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   134fc:	e0bffe17 	ldw	r2,-8(fp)
   13500:	10000616 	blt	r2,zero,1351c <fstat+0x38>
   13504:	e0bffe17 	ldw	r2,-8(fp)
   13508:	10c00324 	muli	r3,r2,12
   1350c:	00820034 	movhi	r2,2048
   13510:	10849c04 	addi	r2,r2,4720
   13514:	1885883a 	add	r2,r3,r2
   13518:	00000106 	br	13520 <fstat+0x3c>
   1351c:	0005883a 	mov	r2,zero
   13520:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   13524:	e0bffd17 	ldw	r2,-12(fp)
   13528:	10001026 	beq	r2,zero,1356c <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   1352c:	e0bffd17 	ldw	r2,-12(fp)
   13530:	10800017 	ldw	r2,0(r2)
   13534:	10800817 	ldw	r2,32(r2)
   13538:	10000726 	beq	r2,zero,13558 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   1353c:	e0bffd17 	ldw	r2,-12(fp)
   13540:	10800017 	ldw	r2,0(r2)
   13544:	10800817 	ldw	r2,32(r2)
   13548:	e17fff17 	ldw	r5,-4(fp)
   1354c:	e13ffd17 	ldw	r4,-12(fp)
   13550:	103ee83a 	callr	r2
   13554:	00000a06 	br	13580 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   13558:	e0bfff17 	ldw	r2,-4(fp)
   1355c:	00c80004 	movi	r3,8192
   13560:	10c00115 	stw	r3,4(r2)
      return 0;
   13564:	0005883a 	mov	r2,zero
   13568:	00000506 	br	13580 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   1356c:	00134a80 	call	134a8 <alt_get_errno>
   13570:	1007883a 	mov	r3,r2
   13574:	00801444 	movi	r2,81
   13578:	18800015 	stw	r2,0(r3)
    return -1;
   1357c:	00bfffc4 	movi	r2,-1
  }
}
   13580:	e037883a 	mov	sp,fp
   13584:	dfc00117 	ldw	ra,4(sp)
   13588:	df000017 	ldw	fp,0(sp)
   1358c:	dec00204 	addi	sp,sp,8
   13590:	f800283a 	ret

00013594 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13594:	defffe04 	addi	sp,sp,-8
   13598:	dfc00115 	stw	ra,4(sp)
   1359c:	df000015 	stw	fp,0(sp)
   135a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   135a4:	d0a00f97 	ldw	r2,-32706(gp)
   135a8:	10000326 	beq	r2,zero,135b8 <alt_get_errno+0x24>
   135ac:	d0a00f97 	ldw	r2,-32706(gp)
   135b0:	103ee83a 	callr	r2
   135b4:	00000106 	br	135bc <alt_get_errno+0x28>
   135b8:	d0a04e84 	addi	r2,gp,-32454
}
   135bc:	e037883a 	mov	sp,fp
   135c0:	dfc00117 	ldw	ra,4(sp)
   135c4:	df000017 	ldw	fp,0(sp)
   135c8:	dec00204 	addi	sp,sp,8
   135cc:	f800283a 	ret

000135d0 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   135d0:	deffed04 	addi	sp,sp,-76
   135d4:	dfc01215 	stw	ra,72(sp)
   135d8:	df001115 	stw	fp,68(sp)
   135dc:	df001104 	addi	fp,sp,68
   135e0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   135e4:	e0bfff17 	ldw	r2,-4(fp)
   135e8:	10000616 	blt	r2,zero,13604 <isatty+0x34>
   135ec:	e0bfff17 	ldw	r2,-4(fp)
   135f0:	10c00324 	muli	r3,r2,12
   135f4:	00820034 	movhi	r2,2048
   135f8:	10849c04 	addi	r2,r2,4720
   135fc:	1885883a 	add	r2,r3,r2
   13600:	00000106 	br	13608 <isatty+0x38>
   13604:	0005883a 	mov	r2,zero
   13608:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   1360c:	e0bfef17 	ldw	r2,-68(fp)
   13610:	10000e26 	beq	r2,zero,1364c <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   13614:	e0bfef17 	ldw	r2,-68(fp)
   13618:	10800017 	ldw	r2,0(r2)
   1361c:	10800817 	ldw	r2,32(r2)
   13620:	1000021e 	bne	r2,zero,1362c <isatty+0x5c>
    {
      return 1;
   13624:	00800044 	movi	r2,1
   13628:	00000d06 	br	13660 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   1362c:	e0bff004 	addi	r2,fp,-64
   13630:	100b883a 	mov	r5,r2
   13634:	e13fff17 	ldw	r4,-4(fp)
   13638:	00134e40 	call	134e4 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   1363c:	e0bff117 	ldw	r2,-60(fp)
   13640:	10880020 	cmpeqi	r2,r2,8192
   13644:	10803fcc 	andi	r2,r2,255
   13648:	00000506 	br	13660 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   1364c:	00135940 	call	13594 <alt_get_errno>
   13650:	1007883a 	mov	r3,r2
   13654:	00801444 	movi	r2,81
   13658:	18800015 	stw	r2,0(r3)
    return 0;
   1365c:	0005883a 	mov	r2,zero
  }
}
   13660:	e037883a 	mov	sp,fp
   13664:	dfc00117 	ldw	ra,4(sp)
   13668:	df000017 	ldw	fp,0(sp)
   1366c:	dec00204 	addi	sp,sp,8
   13670:	f800283a 	ret

00013674 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13674:	defffe04 	addi	sp,sp,-8
   13678:	dfc00115 	stw	ra,4(sp)
   1367c:	df000015 	stw	fp,0(sp)
   13680:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13684:	d0a00f97 	ldw	r2,-32706(gp)
   13688:	10000326 	beq	r2,zero,13698 <alt_get_errno+0x24>
   1368c:	d0a00f97 	ldw	r2,-32706(gp)
   13690:	103ee83a 	callr	r2
   13694:	00000106 	br	1369c <alt_get_errno+0x28>
   13698:	d0a04e84 	addi	r2,gp,-32454
}
   1369c:	e037883a 	mov	sp,fp
   136a0:	dfc00117 	ldw	ra,4(sp)
   136a4:	df000017 	ldw	fp,0(sp)
   136a8:	dec00204 	addi	sp,sp,8
   136ac:	f800283a 	ret

000136b0 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   136b0:	defff904 	addi	sp,sp,-28
   136b4:	dfc00615 	stw	ra,24(sp)
   136b8:	df000515 	stw	fp,20(sp)
   136bc:	df000504 	addi	fp,sp,20
   136c0:	e13ffd15 	stw	r4,-12(fp)
   136c4:	e17ffe15 	stw	r5,-8(fp)
   136c8:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   136cc:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   136d0:	e0bffd17 	ldw	r2,-12(fp)
   136d4:	10000616 	blt	r2,zero,136f0 <lseek+0x40>
   136d8:	e0bffd17 	ldw	r2,-12(fp)
   136dc:	10c00324 	muli	r3,r2,12
   136e0:	00820034 	movhi	r2,2048
   136e4:	10849c04 	addi	r2,r2,4720
   136e8:	1885883a 	add	r2,r3,r2
   136ec:	00000106 	br	136f4 <lseek+0x44>
   136f0:	0005883a 	mov	r2,zero
   136f4:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   136f8:	e0bffc17 	ldw	r2,-16(fp)
   136fc:	10001026 	beq	r2,zero,13740 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   13700:	e0bffc17 	ldw	r2,-16(fp)
   13704:	10800017 	ldw	r2,0(r2)
   13708:	10800717 	ldw	r2,28(r2)
   1370c:	10000926 	beq	r2,zero,13734 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   13710:	e0bffc17 	ldw	r2,-16(fp)
   13714:	10800017 	ldw	r2,0(r2)
   13718:	10800717 	ldw	r2,28(r2)
   1371c:	e1bfff17 	ldw	r6,-4(fp)
   13720:	e17ffe17 	ldw	r5,-8(fp)
   13724:	e13ffc17 	ldw	r4,-16(fp)
   13728:	103ee83a 	callr	r2
   1372c:	e0bffb15 	stw	r2,-20(fp)
   13730:	00000506 	br	13748 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   13734:	00bfde84 	movi	r2,-134
   13738:	e0bffb15 	stw	r2,-20(fp)
   1373c:	00000206 	br	13748 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   13740:	00bfebc4 	movi	r2,-81
   13744:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   13748:	e0bffb17 	ldw	r2,-20(fp)
   1374c:	1000070e 	bge	r2,zero,1376c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   13750:	00136740 	call	13674 <alt_get_errno>
   13754:	1007883a 	mov	r3,r2
   13758:	e0bffb17 	ldw	r2,-20(fp)
   1375c:	0085c83a 	sub	r2,zero,r2
   13760:	18800015 	stw	r2,0(r3)
    rc = -1;
   13764:	00bfffc4 	movi	r2,-1
   13768:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   1376c:	e0bffb17 	ldw	r2,-20(fp)
}
   13770:	e037883a 	mov	sp,fp
   13774:	dfc00117 	ldw	ra,4(sp)
   13778:	df000017 	ldw	fp,0(sp)
   1377c:	dec00204 	addi	sp,sp,8
   13780:	f800283a 	ret

00013784 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   13784:	defffd04 	addi	sp,sp,-12
   13788:	dfc00215 	stw	ra,8(sp)
   1378c:	df000115 	stw	fp,4(sp)
   13790:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   13794:	0009883a 	mov	r4,zero
   13798:	0013bfc0 	call	13bfc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   1379c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   137a0:	0013c340 	call	13c34 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   137a4:	01820034 	movhi	r6,2048
   137a8:	31810304 	addi	r6,r6,1036
   137ac:	01420034 	movhi	r5,2048
   137b0:	29410304 	addi	r5,r5,1036
   137b4:	01020034 	movhi	r4,2048
   137b8:	21010304 	addi	r4,r4,1036
   137bc:	00194240 	call	19424 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   137c0:	00191540 	call	19154 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   137c4:	010000b4 	movhi	r4,2
   137c8:	21246d04 	addi	r4,r4,-28236
   137cc:	001a47c0 	call	1a47c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   137d0:	d0a05097 	ldw	r2,-32446(gp)
   137d4:	d0e05197 	ldw	r3,-32442(gp)
   137d8:	d1205297 	ldw	r4,-32438(gp)
   137dc:	200d883a 	mov	r6,r4
   137e0:	180b883a 	mov	r5,r3
   137e4:	1009883a 	mov	r4,r2
   137e8:	00052780 	call	5278 <main>
   137ec:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   137f0:	01000044 	movi	r4,1
   137f4:	00133ac0 	call	133ac <close>
  exit (result);
   137f8:	e13fff17 	ldw	r4,-4(fp)
   137fc:	001a4900 	call	1a490 <exit>

00013800 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   13800:	defffe04 	addi	sp,sp,-8
   13804:	df000115 	stw	fp,4(sp)
   13808:	df000104 	addi	fp,sp,4
   1380c:	e13fff15 	stw	r4,-4(fp)
}
   13810:	0001883a 	nop
   13814:	e037883a 	mov	sp,fp
   13818:	df000017 	ldw	fp,0(sp)
   1381c:	dec00104 	addi	sp,sp,4
   13820:	f800283a 	ret

00013824 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   13824:	defffe04 	addi	sp,sp,-8
   13828:	df000115 	stw	fp,4(sp)
   1382c:	df000104 	addi	fp,sp,4
   13830:	e13fff15 	stw	r4,-4(fp)
}
   13834:	0001883a 	nop
   13838:	e037883a 	mov	sp,fp
   1383c:	df000017 	ldw	fp,0(sp)
   13840:	dec00104 	addi	sp,sp,4
   13844:	f800283a 	ret

00013848 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13848:	defffe04 	addi	sp,sp,-8
   1384c:	dfc00115 	stw	ra,4(sp)
   13850:	df000015 	stw	fp,0(sp)
   13854:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13858:	d0a00f97 	ldw	r2,-32706(gp)
   1385c:	10000326 	beq	r2,zero,1386c <alt_get_errno+0x24>
   13860:	d0a00f97 	ldw	r2,-32706(gp)
   13864:	103ee83a 	callr	r2
   13868:	00000106 	br	13870 <alt_get_errno+0x28>
   1386c:	d0a04e84 	addi	r2,gp,-32454
}
   13870:	e037883a 	mov	sp,fp
   13874:	dfc00117 	ldw	ra,4(sp)
   13878:	df000017 	ldw	fp,0(sp)
   1387c:	dec00204 	addi	sp,sp,8
   13880:	f800283a 	ret

00013884 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   13884:	defff904 	addi	sp,sp,-28
   13888:	dfc00615 	stw	ra,24(sp)
   1388c:	df000515 	stw	fp,20(sp)
   13890:	df000504 	addi	fp,sp,20
   13894:	e13ffd15 	stw	r4,-12(fp)
   13898:	e17ffe15 	stw	r5,-8(fp)
   1389c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   138a0:	e0bffd17 	ldw	r2,-12(fp)
   138a4:	10000616 	blt	r2,zero,138c0 <read+0x3c>
   138a8:	e0bffd17 	ldw	r2,-12(fp)
   138ac:	10c00324 	muli	r3,r2,12
   138b0:	00820034 	movhi	r2,2048
   138b4:	10849c04 	addi	r2,r2,4720
   138b8:	1885883a 	add	r2,r3,r2
   138bc:	00000106 	br	138c4 <read+0x40>
   138c0:	0005883a 	mov	r2,zero
   138c4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   138c8:	e0bffb17 	ldw	r2,-20(fp)
   138cc:	10002226 	beq	r2,zero,13958 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   138d0:	e0bffb17 	ldw	r2,-20(fp)
   138d4:	10800217 	ldw	r2,8(r2)
   138d8:	108000cc 	andi	r2,r2,3
   138dc:	10800060 	cmpeqi	r2,r2,1
   138e0:	1000181e 	bne	r2,zero,13944 <read+0xc0>
        (fd->dev->read))
   138e4:	e0bffb17 	ldw	r2,-20(fp)
   138e8:	10800017 	ldw	r2,0(r2)
   138ec:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   138f0:	10001426 	beq	r2,zero,13944 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   138f4:	e0bffb17 	ldw	r2,-20(fp)
   138f8:	10800017 	ldw	r2,0(r2)
   138fc:	10800517 	ldw	r2,20(r2)
   13900:	e0ffff17 	ldw	r3,-4(fp)
   13904:	180d883a 	mov	r6,r3
   13908:	e17ffe17 	ldw	r5,-8(fp)
   1390c:	e13ffb17 	ldw	r4,-20(fp)
   13910:	103ee83a 	callr	r2
   13914:	e0bffc15 	stw	r2,-16(fp)
   13918:	e0bffc17 	ldw	r2,-16(fp)
   1391c:	1000070e 	bge	r2,zero,1393c <read+0xb8>
        {
          ALT_ERRNO = -rval;
   13920:	00138480 	call	13848 <alt_get_errno>
   13924:	1007883a 	mov	r3,r2
   13928:	e0bffc17 	ldw	r2,-16(fp)
   1392c:	0085c83a 	sub	r2,zero,r2
   13930:	18800015 	stw	r2,0(r3)
          return -1;
   13934:	00bfffc4 	movi	r2,-1
   13938:	00000c06 	br	1396c <read+0xe8>
        }
        return rval;
   1393c:	e0bffc17 	ldw	r2,-16(fp)
   13940:	00000a06 	br	1396c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   13944:	00138480 	call	13848 <alt_get_errno>
   13948:	1007883a 	mov	r3,r2
   1394c:	00800344 	movi	r2,13
   13950:	18800015 	stw	r2,0(r3)
   13954:	00000406 	br	13968 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   13958:	00138480 	call	13848 <alt_get_errno>
   1395c:	1007883a 	mov	r3,r2
   13960:	00801444 	movi	r2,81
   13964:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13968:	00bfffc4 	movi	r2,-1
}
   1396c:	e037883a 	mov	sp,fp
   13970:	dfc00117 	ldw	ra,4(sp)
   13974:	df000017 	ldw	fp,0(sp)
   13978:	dec00204 	addi	sp,sp,8
   1397c:	f800283a 	ret

00013980 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   13980:	defffe04 	addi	sp,sp,-8
   13984:	df000115 	stw	fp,4(sp)
   13988:	df000104 	addi	fp,sp,4
   1398c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   13990:	e0bfff17 	ldw	r2,-4(fp)
   13994:	108000d0 	cmplti	r2,r2,3
   13998:	10000d1e 	bne	r2,zero,139d0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   1399c:	00820034 	movhi	r2,2048
   139a0:	10849c04 	addi	r2,r2,4720
   139a4:	e0ffff17 	ldw	r3,-4(fp)
   139a8:	18c00324 	muli	r3,r3,12
   139ac:	10c5883a 	add	r2,r2,r3
   139b0:	10800204 	addi	r2,r2,8
   139b4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   139b8:	00820034 	movhi	r2,2048
   139bc:	10849c04 	addi	r2,r2,4720
   139c0:	e0ffff17 	ldw	r3,-4(fp)
   139c4:	18c00324 	muli	r3,r3,12
   139c8:	10c5883a 	add	r2,r2,r3
   139cc:	10000015 	stw	zero,0(r2)
  }
}
   139d0:	0001883a 	nop
   139d4:	e037883a 	mov	sp,fp
   139d8:	df000017 	ldw	fp,0(sp)
   139dc:	dec00104 	addi	sp,sp,4
   139e0:	f800283a 	ret

000139e4 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   139e4:	defff904 	addi	sp,sp,-28
   139e8:	df000615 	stw	fp,24(sp)
   139ec:	df000604 	addi	fp,sp,24
   139f0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   139f4:	0005303a 	rdctl	r2,status
   139f8:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   139fc:	e0fffe17 	ldw	r3,-8(fp)
   13a00:	00bfff84 	movi	r2,-2
   13a04:	1884703a 	and	r2,r3,r2
   13a08:	1001703a 	wrctl	status,r2
  
  return context;
   13a0c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   13a10:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   13a14:	d0a01197 	ldw	r2,-32698(gp)
   13a18:	10c000c4 	addi	r3,r2,3
   13a1c:	00bfff04 	movi	r2,-4
   13a20:	1884703a 	and	r2,r3,r2
   13a24:	d0a01195 	stw	r2,-32698(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   13a28:	d0e01197 	ldw	r3,-32698(gp)
   13a2c:	e0bfff17 	ldw	r2,-4(fp)
   13a30:	1887883a 	add	r3,r3,r2
   13a34:	00840034 	movhi	r2,4096
   13a38:	10800004 	addi	r2,r2,0
   13a3c:	10c0062e 	bgeu	r2,r3,13a58 <sbrk+0x74>
   13a40:	e0bffb17 	ldw	r2,-20(fp)
   13a44:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13a48:	e0bffa17 	ldw	r2,-24(fp)
   13a4c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   13a50:	00bfffc4 	movi	r2,-1
   13a54:	00000b06 	br	13a84 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   13a58:	d0a01197 	ldw	r2,-32698(gp)
   13a5c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   13a60:	d0e01197 	ldw	r3,-32698(gp)
   13a64:	e0bfff17 	ldw	r2,-4(fp)
   13a68:	1885883a 	add	r2,r3,r2
   13a6c:	d0a01195 	stw	r2,-32698(gp)
   13a70:	e0bffb17 	ldw	r2,-20(fp)
   13a74:	e0bffc15 	stw	r2,-16(fp)
   13a78:	e0bffc17 	ldw	r2,-16(fp)
   13a7c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   13a80:	e0bffd17 	ldw	r2,-12(fp)
} 
   13a84:	e037883a 	mov	sp,fp
   13a88:	df000017 	ldw	fp,0(sp)
   13a8c:	dec00104 	addi	sp,sp,4
   13a90:	f800283a 	ret

00013a94 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13a94:	defffe04 	addi	sp,sp,-8
   13a98:	dfc00115 	stw	ra,4(sp)
   13a9c:	df000015 	stw	fp,0(sp)
   13aa0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13aa4:	d0a00f97 	ldw	r2,-32706(gp)
   13aa8:	10000326 	beq	r2,zero,13ab8 <alt_get_errno+0x24>
   13aac:	d0a00f97 	ldw	r2,-32706(gp)
   13ab0:	103ee83a 	callr	r2
   13ab4:	00000106 	br	13abc <alt_get_errno+0x28>
   13ab8:	d0a04e84 	addi	r2,gp,-32454
}
   13abc:	e037883a 	mov	sp,fp
   13ac0:	dfc00117 	ldw	ra,4(sp)
   13ac4:	df000017 	ldw	fp,0(sp)
   13ac8:	dec00204 	addi	sp,sp,8
   13acc:	f800283a 	ret

00013ad0 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   13ad0:	defff904 	addi	sp,sp,-28
   13ad4:	dfc00615 	stw	ra,24(sp)
   13ad8:	df000515 	stw	fp,20(sp)
   13adc:	df000504 	addi	fp,sp,20
   13ae0:	e13ffd15 	stw	r4,-12(fp)
   13ae4:	e17ffe15 	stw	r5,-8(fp)
   13ae8:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13aec:	e0bffd17 	ldw	r2,-12(fp)
   13af0:	10000616 	blt	r2,zero,13b0c <write+0x3c>
   13af4:	e0bffd17 	ldw	r2,-12(fp)
   13af8:	10c00324 	muli	r3,r2,12
   13afc:	00820034 	movhi	r2,2048
   13b00:	10849c04 	addi	r2,r2,4720
   13b04:	1885883a 	add	r2,r3,r2
   13b08:	00000106 	br	13b10 <write+0x40>
   13b0c:	0005883a 	mov	r2,zero
   13b10:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   13b14:	e0bffb17 	ldw	r2,-20(fp)
   13b18:	10002126 	beq	r2,zero,13ba0 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   13b1c:	e0bffb17 	ldw	r2,-20(fp)
   13b20:	10800217 	ldw	r2,8(r2)
   13b24:	108000cc 	andi	r2,r2,3
   13b28:	10001826 	beq	r2,zero,13b8c <write+0xbc>
   13b2c:	e0bffb17 	ldw	r2,-20(fp)
   13b30:	10800017 	ldw	r2,0(r2)
   13b34:	10800617 	ldw	r2,24(r2)
   13b38:	10001426 	beq	r2,zero,13b8c <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   13b3c:	e0bffb17 	ldw	r2,-20(fp)
   13b40:	10800017 	ldw	r2,0(r2)
   13b44:	10800617 	ldw	r2,24(r2)
   13b48:	e0ffff17 	ldw	r3,-4(fp)
   13b4c:	180d883a 	mov	r6,r3
   13b50:	e17ffe17 	ldw	r5,-8(fp)
   13b54:	e13ffb17 	ldw	r4,-20(fp)
   13b58:	103ee83a 	callr	r2
   13b5c:	e0bffc15 	stw	r2,-16(fp)
   13b60:	e0bffc17 	ldw	r2,-16(fp)
   13b64:	1000070e 	bge	r2,zero,13b84 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   13b68:	0013a940 	call	13a94 <alt_get_errno>
   13b6c:	1007883a 	mov	r3,r2
   13b70:	e0bffc17 	ldw	r2,-16(fp)
   13b74:	0085c83a 	sub	r2,zero,r2
   13b78:	18800015 	stw	r2,0(r3)
        return -1;
   13b7c:	00bfffc4 	movi	r2,-1
   13b80:	00000c06 	br	13bb4 <write+0xe4>
      }
      return rval;
   13b84:	e0bffc17 	ldw	r2,-16(fp)
   13b88:	00000a06 	br	13bb4 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   13b8c:	0013a940 	call	13a94 <alt_get_errno>
   13b90:	1007883a 	mov	r3,r2
   13b94:	00800344 	movi	r2,13
   13b98:	18800015 	stw	r2,0(r3)
   13b9c:	00000406 	br	13bb0 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   13ba0:	0013a940 	call	13a94 <alt_get_errno>
   13ba4:	1007883a 	mov	r3,r2
   13ba8:	00801444 	movi	r2,81
   13bac:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13bb0:	00bfffc4 	movi	r2,-1
}
   13bb4:	e037883a 	mov	sp,fp
   13bb8:	dfc00117 	ldw	ra,4(sp)
   13bbc:	df000017 	ldw	fp,0(sp)
   13bc0:	dec00204 	addi	sp,sp,8
   13bc4:	f800283a 	ret

00013bc8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   13bc8:	defffd04 	addi	sp,sp,-12
   13bcc:	dfc00215 	stw	ra,8(sp)
   13bd0:	df000115 	stw	fp,4(sp)
   13bd4:	df000104 	addi	fp,sp,4
   13bd8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   13bdc:	d1600c84 	addi	r5,gp,-32718
   13be0:	e13fff17 	ldw	r4,-4(fp)
   13be4:	00190b00 	call	190b0 <alt_dev_llist_insert>
}
   13be8:	e037883a 	mov	sp,fp
   13bec:	dfc00117 	ldw	ra,4(sp)
   13bf0:	df000017 	ldw	fp,0(sp)
   13bf4:	dec00204 	addi	sp,sp,8
   13bf8:	f800283a 	ret

00013bfc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   13bfc:	defffd04 	addi	sp,sp,-12
   13c00:	dfc00215 	stw	ra,8(sp)
   13c04:	df000115 	stw	fp,4(sp)
   13c08:	df000104 	addi	fp,sp,4
   13c0c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   13c10:	00198c80 	call	198c8 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   13c14:	00800044 	movi	r2,1
   13c18:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   13c1c:	0001883a 	nop
   13c20:	e037883a 	mov	sp,fp
   13c24:	dfc00117 	ldw	ra,4(sp)
   13c28:	df000017 	ldw	fp,0(sp)
   13c2c:	dec00204 	addi	sp,sp,8
   13c30:	f800283a 	ret

00013c34 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   13c34:	defffd04 	addi	sp,sp,-12
   13c38:	dfc00215 	stw	ra,8(sp)
   13c3c:	df000115 	stw	fp,4(sp)
   13c40:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   13c44:	01c0fa04 	movi	r7,1000
   13c48:	000d883a 	mov	r6,zero
   13c4c:	000b883a 	mov	r5,zero
   13c50:	01000134 	movhi	r4,4
   13c54:	210c1004 	addi	r4,r4,12352
   13c58:	001761c0 	call	1761c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   13c5c:	01020034 	movhi	r4,2048
   13c60:	2104fc04 	addi	r4,r4,5104
   13c64:	0013fbc0 	call	13fbc <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   13c68:	01800144 	movi	r6,5
   13c6c:	000b883a 	mov	r5,zero
   13c70:	01020034 	movhi	r4,2048
   13c74:	21053d04 	addi	r4,r4,5364
   13c78:	0015dcc0 	call	15dcc <altera_avalon_jtag_uart_init>
   13c7c:	01020034 	movhi	r4,2048
   13c80:	21053304 	addi	r4,r4,5324
   13c84:	0013bc80 	call	13bc8 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   13c88:	01020034 	movhi	r4,2048
   13c8c:	21095504 	addi	r4,r4,9556
   13c90:	00174100 	call	17410 <altera_avalon_lcd_16207_init>
   13c94:	01020034 	movhi	r4,2048
   13c98:	21094b04 	addi	r4,r4,9516
   13c9c:	0013bc80 	call	13bc8 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   13ca0:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   13ca4:	018000c4 	movi	r6,3
   13ca8:	000b883a 	mov	r5,zero
   13cac:	01020034 	movhi	r4,2048
   13cb0:	21099d04 	addi	r4,r4,9844
   13cb4:	00177a00 	call	177a0 <altera_avalon_uart_init>
   13cb8:	01020034 	movhi	r4,2048
   13cbc:	21099304 	addi	r4,r4,9804
   13cc0:	0013bc80 	call	13bc8 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   13cc4:	01020034 	movhi	r4,2048
   13cc8:	2109c404 	addi	r4,r4,10000
   13ccc:	001808c0 	call	1808c <alt_up_ps2_init>
   13cd0:	01020034 	movhi	r4,2048
   13cd4:	2109c404 	addi	r4,r4,10000
   13cd8:	0013bc80 	call	13bc8 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   13cdc:	00820034 	movhi	r2,2048
   13ce0:	1089d204 	addi	r2,r2,10056
   13ce4:	10800a17 	ldw	r2,40(r2)
   13ce8:	10800104 	addi	r2,r2,4
   13cec:	10800017 	ldw	r2,0(r2)
   13cf0:	10ffffcc 	andi	r3,r2,65535
   13cf4:	00820034 	movhi	r2,2048
   13cf8:	1089d204 	addi	r2,r2,10056
   13cfc:	10c00c15 	stw	r3,48(r2)
   13d00:	00820034 	movhi	r2,2048
   13d04:	1089d204 	addi	r2,r2,10056
   13d08:	10800a17 	ldw	r2,40(r2)
   13d0c:	10800104 	addi	r2,r2,4
   13d10:	10800017 	ldw	r2,0(r2)
   13d14:	1006d43a 	srli	r3,r2,16
   13d18:	00820034 	movhi	r2,2048
   13d1c:	1089d204 	addi	r2,r2,10056
   13d20:	10c00d15 	stw	r3,52(r2)
   13d24:	00820034 	movhi	r2,2048
   13d28:	1089d204 	addi	r2,r2,10056
   13d2c:	10800c17 	ldw	r2,48(r2)
   13d30:	10801068 	cmpgeui	r2,r2,65
   13d34:	1000081e 	bne	r2,zero,13d58 <alt_sys_init+0x124>
   13d38:	00820034 	movhi	r2,2048
   13d3c:	1089d204 	addi	r2,r2,10056
   13d40:	00c00fc4 	movi	r3,63
   13d44:	10c00f15 	stw	r3,60(r2)
   13d48:	00820034 	movhi	r2,2048
   13d4c:	1089d204 	addi	r2,r2,10056
   13d50:	00c00184 	movi	r3,6
   13d54:	10c01015 	stw	r3,64(r2)
   13d58:	00820034 	movhi	r2,2048
   13d5c:	1089d204 	addi	r2,r2,10056
   13d60:	10800d17 	ldw	r2,52(r2)
   13d64:	10800868 	cmpgeui	r2,r2,33
   13d68:	1000041e 	bne	r2,zero,13d7c <alt_sys_init+0x148>
   13d6c:	00820034 	movhi	r2,2048
   13d70:	1089d204 	addi	r2,r2,10056
   13d74:	00c007c4 	movi	r3,31
   13d78:	10c01115 	stw	r3,68(r2)
   13d7c:	01020034 	movhi	r4,2048
   13d80:	2109d204 	addi	r4,r4,10056
   13d84:	00186140 	call	18614 <alt_up_char_buffer_init>
   13d88:	01020034 	movhi	r4,2048
   13d8c:	2109d204 	addi	r4,r4,10056
   13d90:	0013bc80 	call	13bc8 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   13d94:	00820034 	movhi	r2,2048
   13d98:	1089e404 	addi	r2,r2,10128
   13d9c:	10800a17 	ldw	r2,40(r2)
   13da0:	10800017 	ldw	r2,0(r2)
   13da4:	1007883a 	mov	r3,r2
   13da8:	00820034 	movhi	r2,2048
   13dac:	1089e404 	addi	r2,r2,10128
   13db0:	10c00b15 	stw	r3,44(r2)
   13db4:	00820034 	movhi	r2,2048
   13db8:	1089e404 	addi	r2,r2,10128
   13dbc:	10800a17 	ldw	r2,40(r2)
   13dc0:	10800104 	addi	r2,r2,4
   13dc4:	10800017 	ldw	r2,0(r2)
   13dc8:	1007883a 	mov	r3,r2
   13dcc:	00820034 	movhi	r2,2048
   13dd0:	1089e404 	addi	r2,r2,10128
   13dd4:	10c00c15 	stw	r3,48(r2)
   13dd8:	00820034 	movhi	r2,2048
   13ddc:	1089e404 	addi	r2,r2,10128
   13de0:	10800a17 	ldw	r2,40(r2)
   13de4:	10800204 	addi	r2,r2,8
   13de8:	10800017 	ldw	r2,0(r2)
   13dec:	10ffffcc 	andi	r3,r2,65535
   13df0:	00820034 	movhi	r2,2048
   13df4:	1089e404 	addi	r2,r2,10128
   13df8:	10c00f15 	stw	r3,60(r2)
   13dfc:	00820034 	movhi	r2,2048
   13e00:	1089e404 	addi	r2,r2,10128
   13e04:	10800a17 	ldw	r2,40(r2)
   13e08:	10800204 	addi	r2,r2,8
   13e0c:	10800017 	ldw	r2,0(r2)
   13e10:	1006d43a 	srli	r3,r2,16
   13e14:	00820034 	movhi	r2,2048
   13e18:	1089e404 	addi	r2,r2,10128
   13e1c:	10c01015 	stw	r3,64(r2)
   13e20:	00820034 	movhi	r2,2048
   13e24:	1089e404 	addi	r2,r2,10128
   13e28:	10800a17 	ldw	r2,40(r2)
   13e2c:	10800304 	addi	r2,r2,12
   13e30:	10800017 	ldw	r2,0(r2)
   13e34:	1005d07a 	srai	r2,r2,1
   13e38:	10c0004c 	andi	r3,r2,1
   13e3c:	00820034 	movhi	r2,2048
   13e40:	1089e404 	addi	r2,r2,10128
   13e44:	10c00d15 	stw	r3,52(r2)
   13e48:	00820034 	movhi	r2,2048
   13e4c:	1089e404 	addi	r2,r2,10128
   13e50:	10800a17 	ldw	r2,40(r2)
   13e54:	10800304 	addi	r2,r2,12
   13e58:	10800017 	ldw	r2,0(r2)
   13e5c:	1005d13a 	srai	r2,r2,4
   13e60:	10c003cc 	andi	r3,r2,15
   13e64:	00820034 	movhi	r2,2048
   13e68:	1089e404 	addi	r2,r2,10128
   13e6c:	10c00e15 	stw	r3,56(r2)
   13e70:	00820034 	movhi	r2,2048
   13e74:	1089e404 	addi	r2,r2,10128
   13e78:	10800a17 	ldw	r2,40(r2)
   13e7c:	10800304 	addi	r2,r2,12
   13e80:	10800017 	ldw	r2,0(r2)
   13e84:	1005d43a 	srai	r2,r2,16
   13e88:	e0bfff05 	stb	r2,-4(fp)
   13e8c:	00820034 	movhi	r2,2048
   13e90:	1089e404 	addi	r2,r2,10128
   13e94:	10800a17 	ldw	r2,40(r2)
   13e98:	10800304 	addi	r2,r2,12
   13e9c:	10800017 	ldw	r2,0(r2)
   13ea0:	1004d63a 	srli	r2,r2,24
   13ea4:	e0bfff45 	stb	r2,-3(fp)
   13ea8:	00820034 	movhi	r2,2048
   13eac:	1089e404 	addi	r2,r2,10128
   13eb0:	10800e17 	ldw	r2,56(r2)
   13eb4:	10800058 	cmpnei	r2,r2,1
   13eb8:	1000041e 	bne	r2,zero,13ecc <alt_sys_init+0x298>
   13ebc:	00820034 	movhi	r2,2048
   13ec0:	1089e404 	addi	r2,r2,10128
   13ec4:	10001115 	stw	zero,68(r2)
   13ec8:	00000e06 	br	13f04 <alt_sys_init+0x2d0>
   13ecc:	00820034 	movhi	r2,2048
   13ed0:	1089e404 	addi	r2,r2,10128
   13ed4:	10800e17 	ldw	r2,56(r2)
   13ed8:	10800098 	cmpnei	r2,r2,2
   13edc:	1000051e 	bne	r2,zero,13ef4 <alt_sys_init+0x2c0>
   13ee0:	00820034 	movhi	r2,2048
   13ee4:	1089e404 	addi	r2,r2,10128
   13ee8:	00c00044 	movi	r3,1
   13eec:	10c01115 	stw	r3,68(r2)
   13ef0:	00000406 	br	13f04 <alt_sys_init+0x2d0>
   13ef4:	00820034 	movhi	r2,2048
   13ef8:	1089e404 	addi	r2,r2,10128
   13efc:	00c00084 	movi	r3,2
   13f00:	10c01115 	stw	r3,68(r2)
   13f04:	e0bfff03 	ldbu	r2,-4(fp)
   13f08:	00c00804 	movi	r3,32
   13f0c:	1885c83a 	sub	r2,r3,r2
   13f10:	00ffffc4 	movi	r3,-1
   13f14:	1886d83a 	srl	r3,r3,r2
   13f18:	00820034 	movhi	r2,2048
   13f1c:	1089e404 	addi	r2,r2,10128
   13f20:	10c01215 	stw	r3,72(r2)
   13f24:	e0ffff03 	ldbu	r3,-4(fp)
   13f28:	00820034 	movhi	r2,2048
   13f2c:	1089e404 	addi	r2,r2,10128
   13f30:	10801117 	ldw	r2,68(r2)
   13f34:	1887883a 	add	r3,r3,r2
   13f38:	00820034 	movhi	r2,2048
   13f3c:	1089e404 	addi	r2,r2,10128
   13f40:	10c01315 	stw	r3,76(r2)
   13f44:	e0bfff43 	ldbu	r2,-3(fp)
   13f48:	00c00804 	movi	r3,32
   13f4c:	1885c83a 	sub	r2,r3,r2
   13f50:	00ffffc4 	movi	r3,-1
   13f54:	1886d83a 	srl	r3,r3,r2
   13f58:	00820034 	movhi	r2,2048
   13f5c:	1089e404 	addi	r2,r2,10128
   13f60:	10c01415 	stw	r3,80(r2)
   13f64:	01020034 	movhi	r4,2048
   13f68:	2109e404 	addi	r4,r4,10128
   13f6c:	0013bc80 	call	13bc8 <alt_dev_reg>
}
   13f70:	0001883a 	nop
   13f74:	e037883a 	mov	sp,fp
   13f78:	dfc00117 	ldw	ra,4(sp)
   13f7c:	df000017 	ldw	fp,0(sp)
   13f80:	dec00204 	addi	sp,sp,8
   13f84:	f800283a 	ret

00013f88 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   13f88:	defffd04 	addi	sp,sp,-12
   13f8c:	dfc00215 	stw	ra,8(sp)
   13f90:	df000115 	stw	fp,4(sp)
   13f94:	df000104 	addi	fp,sp,4
   13f98:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   13f9c:	d1601384 	addi	r5,gp,-32690
   13fa0:	e13fff17 	ldw	r4,-4(fp)
   13fa4:	00190b00 	call	190b0 <alt_dev_llist_insert>
}
   13fa8:	e037883a 	mov	sp,fp
   13fac:	dfc00117 	ldw	ra,4(sp)
   13fb0:	df000017 	ldw	fp,0(sp)
   13fb4:	dec00204 	addi	sp,sp,8
   13fb8:	f800283a 	ret

00013fbc <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   13fbc:	defffc04 	addi	sp,sp,-16
   13fc0:	dfc00315 	stw	ra,12(sp)
   13fc4:	df000215 	stw	fp,8(sp)
   13fc8:	df000204 	addi	fp,sp,8
   13fcc:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   13fd0:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   13fd4:	e13fff17 	ldw	r4,-4(fp)
   13fd8:	00154200 	call	15420 <alt_read_cfi_width>
   13fdc:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13fe0:	e0bffe17 	ldw	r2,-8(fp)
   13fe4:	1000031e 	bne	r2,zero,13ff4 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   13fe8:	e13fff17 	ldw	r4,-4(fp)
   13fec:	0014b780 	call	14b78 <alt_set_flash_width_func>
   13ff0:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13ff4:	e0bffe17 	ldw	r2,-8(fp)
   13ff8:	1000031e 	bne	r2,zero,14008 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   13ffc:	e13fff17 	ldw	r4,-4(fp)
   14000:	0014e580 	call	14e58 <alt_read_cfi_table>
   14004:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   14008:	e0bffe17 	ldw	r2,-8(fp)
   1400c:	1000031e 	bne	r2,zero,1401c <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   14010:	e13fff17 	ldw	r4,-4(fp)
   14014:	0014d3c0 	call	14d3c <alt_set_flash_algorithm_func>
   14018:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   1401c:	e0bffe17 	ldw	r2,-8(fp)
   14020:	1000041e 	bne	r2,zero,14034 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   14024:	e0bfff17 	ldw	r2,-4(fp)
   14028:	1009883a 	mov	r4,r2
   1402c:	0013f880 	call	13f88 <alt_flash_device_register>
   14030:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   14034:	e0bffe17 	ldw	r2,-8(fp)
}
   14038:	e037883a 	mov	sp,fp
   1403c:	dfc00117 	ldw	ra,4(sp)
   14040:	df000017 	ldw	fp,0(sp)
   14044:	dec00204 	addi	sp,sp,8
   14048:	f800283a 	ret

0001404c <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   1404c:	defff104 	addi	sp,sp,-60
   14050:	dfc00e15 	stw	ra,56(sp)
   14054:	df000d15 	stw	fp,52(sp)
   14058:	df000d04 	addi	fp,sp,52
   1405c:	e13ffc15 	stw	r4,-16(fp)
   14060:	e17ffd15 	stw	r5,-12(fp)
   14064:	e1bffe15 	stw	r6,-8(fp)
   14068:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   1406c:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   14070:	e0bfff17 	ldw	r2,-4(fp)
   14074:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   14078:	e0bffd17 	ldw	r2,-12(fp)
   1407c:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14080:	e0bffc17 	ldw	r2,-16(fp)
   14084:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   14088:	e03ff515 	stw	zero,-44(fp)
   1408c:	00008706 	br	142ac <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14090:	e0fffa17 	ldw	r3,-24(fp)
   14094:	e0bff517 	ldw	r2,-44(fp)
   14098:	1004913a 	slli	r2,r2,4
   1409c:	1885883a 	add	r2,r3,r2
   140a0:	10800d04 	addi	r2,r2,52
   140a4:	10800017 	ldw	r2,0(r2)
   140a8:	e0fffd17 	ldw	r3,-12(fp)
   140ac:	18807c16 	blt	r3,r2,142a0 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   140b0:	e0fffa17 	ldw	r3,-24(fp)
   140b4:	e0bff517 	ldw	r2,-44(fp)
   140b8:	1004913a 	slli	r2,r2,4
   140bc:	1885883a 	add	r2,r3,r2
   140c0:	10800d04 	addi	r2,r2,52
   140c4:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   140c8:	e13ffa17 	ldw	r4,-24(fp)
   140cc:	e0bff517 	ldw	r2,-44(fp)
   140d0:	1004913a 	slli	r2,r2,4
   140d4:	2085883a 	add	r2,r4,r2
   140d8:	10800e04 	addi	r2,r2,56
   140dc:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   140e0:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   140e4:	e0fffd17 	ldw	r3,-12(fp)
   140e8:	18806d0e 	bge	r3,r2,142a0 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   140ec:	e0fffa17 	ldw	r3,-24(fp)
   140f0:	e0bff517 	ldw	r2,-44(fp)
   140f4:	1004913a 	slli	r2,r2,4
   140f8:	1885883a 	add	r2,r3,r2
   140fc:	10800d04 	addi	r2,r2,52
   14100:	10800017 	ldw	r2,0(r2)
   14104:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14108:	e03ff615 	stw	zero,-40(fp)
   1410c:	00005c06 	br	14280 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   14110:	e0fffd17 	ldw	r3,-12(fp)
   14114:	e0bff717 	ldw	r2,-36(fp)
   14118:	18804d16 	blt	r3,r2,14250 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   1411c:	e0fffa17 	ldw	r3,-24(fp)
   14120:	e0bff517 	ldw	r2,-44(fp)
   14124:	10800104 	addi	r2,r2,4
   14128:	1004913a 	slli	r2,r2,4
   1412c:	1885883a 	add	r2,r3,r2
   14130:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   14134:	e0bff717 	ldw	r2,-36(fp)
   14138:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   1413c:	e0fffd17 	ldw	r3,-12(fp)
   14140:	1880430e 	bge	r3,r2,14250 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   14144:	e0fffa17 	ldw	r3,-24(fp)
   14148:	e0bff517 	ldw	r2,-44(fp)
   1414c:	10800104 	addi	r2,r2,4
   14150:	1004913a 	slli	r2,r2,4
   14154:	1885883a 	add	r2,r3,r2
   14158:	10c00017 	ldw	r3,0(r2)
   1415c:	e0bff717 	ldw	r2,-36(fp)
   14160:	1887883a 	add	r3,r3,r2
   14164:	e0bffd17 	ldw	r2,-12(fp)
   14168:	1885c83a 	sub	r2,r3,r2
   1416c:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   14170:	e0fffb17 	ldw	r3,-20(fp)
   14174:	e0bfff17 	ldw	r2,-4(fp)
   14178:	1880010e 	bge	r3,r2,14180 <alt_flash_cfi_write+0x134>
   1417c:	1805883a 	mov	r2,r3
   14180:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   14184:	e0bffa17 	ldw	r2,-24(fp)
   14188:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   1418c:	e0bffd17 	ldw	r2,-12(fp)
   14190:	1885883a 	add	r2,r3,r2
   14194:	e0fffb17 	ldw	r3,-20(fp)
   14198:	180d883a 	mov	r6,r3
   1419c:	100b883a 	mov	r5,r2
   141a0:	e13ffe17 	ldw	r4,-8(fp)
   141a4:	00075b00 	call	75b0 <memcmp>
   141a8:	10001326 	beq	r2,zero,141f8 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   141ac:	e0bffa17 	ldw	r2,-24(fp)
   141b0:	10800817 	ldw	r2,32(r2)
   141b4:	e0fffa17 	ldw	r3,-24(fp)
   141b8:	e17ff717 	ldw	r5,-36(fp)
   141bc:	1809883a 	mov	r4,r3
   141c0:	103ee83a 	callr	r2
   141c4:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   141c8:	e0bff417 	ldw	r2,-48(fp)
   141cc:	10000a1e 	bne	r2,zero,141f8 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   141d0:	e0bffa17 	ldw	r2,-24(fp)
   141d4:	10800917 	ldw	r2,36(r2)
   141d8:	e13ffa17 	ldw	r4,-24(fp)
   141dc:	e0fffb17 	ldw	r3,-20(fp)
   141e0:	d8c00015 	stw	r3,0(sp)
   141e4:	e1fffe17 	ldw	r7,-8(fp)
   141e8:	e1bffd17 	ldw	r6,-12(fp)
   141ec:	e17ff717 	ldw	r5,-36(fp)
   141f0:	103ee83a 	callr	r2
   141f4:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   141f8:	e0ffff17 	ldw	r3,-4(fp)
   141fc:	e0bffb17 	ldw	r2,-20(fp)
   14200:	18802e26 	beq	r3,r2,142bc <alt_flash_cfi_write+0x270>
   14204:	e0bff417 	ldw	r2,-48(fp)
   14208:	10002c1e 	bne	r2,zero,142bc <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   1420c:	e0ffff17 	ldw	r3,-4(fp)
   14210:	e0bffb17 	ldw	r2,-20(fp)
   14214:	1885c83a 	sub	r2,r3,r2
   14218:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   1421c:	e0fffa17 	ldw	r3,-24(fp)
   14220:	e0bff517 	ldw	r2,-44(fp)
   14224:	10800104 	addi	r2,r2,4
   14228:	1004913a 	slli	r2,r2,4
   1422c:	1885883a 	add	r2,r3,r2
   14230:	10c00017 	ldw	r3,0(r2)
   14234:	e0bff717 	ldw	r2,-36(fp)
   14238:	1885883a 	add	r2,r3,r2
   1423c:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   14240:	e0bffb17 	ldw	r2,-20(fp)
   14244:	e0fffe17 	ldw	r3,-8(fp)
   14248:	1885883a 	add	r2,r3,r2
   1424c:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   14250:	e0fffa17 	ldw	r3,-24(fp)
   14254:	e0bff517 	ldw	r2,-44(fp)
   14258:	10800104 	addi	r2,r2,4
   1425c:	1004913a 	slli	r2,r2,4
   14260:	1885883a 	add	r2,r3,r2
   14264:	10800017 	ldw	r2,0(r2)
   14268:	e0fff717 	ldw	r3,-36(fp)
   1426c:	1885883a 	add	r2,r3,r2
   14270:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14274:	e0bff617 	ldw	r2,-40(fp)
   14278:	10800044 	addi	r2,r2,1
   1427c:	e0bff615 	stw	r2,-40(fp)
   14280:	e0fffa17 	ldw	r3,-24(fp)
   14284:	e0bff517 	ldw	r2,-44(fp)
   14288:	1004913a 	slli	r2,r2,4
   1428c:	1885883a 	add	r2,r3,r2
   14290:	10800f04 	addi	r2,r2,60
   14294:	10800017 	ldw	r2,0(r2)
   14298:	e0fff617 	ldw	r3,-40(fp)
   1429c:	18bf9c16 	blt	r3,r2,14110 <__alt_data_end+0xf0014110>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   142a0:	e0bff517 	ldw	r2,-44(fp)
   142a4:	10800044 	addi	r2,r2,1
   142a8:	e0bff515 	stw	r2,-44(fp)
   142ac:	e0bffa17 	ldw	r2,-24(fp)
   142b0:	10800c17 	ldw	r2,48(r2)
   142b4:	e0fff517 	ldw	r3,-44(fp)
   142b8:	18bf7516 	blt	r3,r2,14090 <__alt_data_end+0xf0014090>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   142bc:	e0bffa17 	ldw	r2,-24(fp)
   142c0:	10c00a17 	ldw	r3,40(r2)
   142c4:	e0bff917 	ldw	r2,-28(fp)
   142c8:	1885883a 	add	r2,r3,r2
   142cc:	e0fff817 	ldw	r3,-32(fp)
   142d0:	180b883a 	mov	r5,r3
   142d4:	1009883a 	mov	r4,r2
   142d8:	0018ffc0 	call	18ffc <alt_dcache_flush>
  return ret_code;
   142dc:	e0bff417 	ldw	r2,-48(fp)
}
   142e0:	e037883a 	mov	sp,fp
   142e4:	dfc00117 	ldw	ra,4(sp)
   142e8:	df000017 	ldw	fp,0(sp)
   142ec:	dec00204 	addi	sp,sp,8
   142f0:	f800283a 	ret

000142f4 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   142f4:	defffa04 	addi	sp,sp,-24
   142f8:	df000515 	stw	fp,20(sp)
   142fc:	df000504 	addi	fp,sp,20
   14300:	e13ffd15 	stw	r4,-12(fp)
   14304:	e17ffe15 	stw	r5,-8(fp)
   14308:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1430c:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   14310:	e0bffd17 	ldw	r2,-12(fp)
   14314:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   14318:	e0bffc17 	ldw	r2,-16(fp)
   1431c:	10c00c17 	ldw	r3,48(r2)
   14320:	e0bfff17 	ldw	r2,-4(fp)
   14324:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   14328:	e0bffc17 	ldw	r2,-16(fp)
   1432c:	10800c17 	ldw	r2,48(r2)
   14330:	1000031e 	bne	r2,zero,14340 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   14334:	00bffec4 	movi	r2,-5
   14338:	e0bffb15 	stw	r2,-20(fp)
   1433c:	00000b06 	br	1436c <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14340:	e0bffc17 	ldw	r2,-16(fp)
   14344:	10800c17 	ldw	r2,48(r2)
   14348:	10800250 	cmplti	r2,r2,9
   1434c:	1000031e 	bne	r2,zero,1435c <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   14350:	00bffd04 	movi	r2,-12
   14354:	e0bffb15 	stw	r2,-20(fp)
   14358:	00000406 	br	1436c <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   1435c:	e0bffc17 	ldw	r2,-16(fp)
   14360:	10c00d04 	addi	r3,r2,52
   14364:	e0bffe17 	ldw	r2,-8(fp)
   14368:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   1436c:	e0bffb17 	ldw	r2,-20(fp)
}
   14370:	e037883a 	mov	sp,fp
   14374:	df000017 	ldw	fp,0(sp)
   14378:	dec00104 	addi	sp,sp,4
   1437c:	f800283a 	ret

00014380 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   14380:	defff904 	addi	sp,sp,-28
   14384:	dfc00615 	stw	ra,24(sp)
   14388:	df000515 	stw	fp,20(sp)
   1438c:	df000504 	addi	fp,sp,20
   14390:	e13ffc15 	stw	r4,-16(fp)
   14394:	e17ffd15 	stw	r5,-12(fp)
   14398:	e1bffe15 	stw	r6,-8(fp)
   1439c:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   143a0:	e0bffc17 	ldw	r2,-16(fp)
   143a4:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   143a8:	e0bffb17 	ldw	r2,-20(fp)
   143ac:	10c00a17 	ldw	r3,40(r2)
   143b0:	e0bffd17 	ldw	r2,-12(fp)
   143b4:	1885883a 	add	r2,r3,r2
   143b8:	e0ffff17 	ldw	r3,-4(fp)
   143bc:	180d883a 	mov	r6,r3
   143c0:	100b883a 	mov	r5,r2
   143c4:	e13ffe17 	ldw	r4,-8(fp)
   143c8:	000762c0 	call	762c <memcpy>
  return 0;
   143cc:	0005883a 	mov	r2,zero
}
   143d0:	e037883a 	mov	sp,fp
   143d4:	dfc00117 	ldw	ra,4(sp)
   143d8:	df000017 	ldw	fp,0(sp)
   143dc:	dec00204 	addi	sp,sp,8
   143e0:	f800283a 	ret

000143e4 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   143e4:	defffa04 	addi	sp,sp,-24
   143e8:	df000515 	stw	fp,20(sp)
   143ec:	df000504 	addi	fp,sp,20
   143f0:	e13ffd15 	stw	r4,-12(fp)
   143f4:	e17ffe15 	stw	r5,-8(fp)
   143f8:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   143fc:	e0bffd17 	ldw	r2,-12(fp)
   14400:	10802f17 	ldw	r2,188(r2)
   14404:	10800058 	cmpnei	r2,r2,1
   14408:	1000091e 	bne	r2,zero,14430 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   1440c:	e0bffd17 	ldw	r2,-12(fp)
   14410:	10c00a17 	ldw	r3,40(r2)
   14414:	e0bffe17 	ldw	r2,-8(fp)
   14418:	1885883a 	add	r2,r3,r2
   1441c:	e0ffff17 	ldw	r3,-4(fp)
   14420:	18c00003 	ldbu	r3,0(r3)
   14424:	18c03fcc 	andi	r3,r3,255
   14428:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   1442c:	00003f06 	br	1452c <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   14430:	e0bffd17 	ldw	r2,-12(fp)
   14434:	10802f17 	ldw	r2,188(r2)
   14438:	10800098 	cmpnei	r2,r2,2
   1443c:	1000141e 	bne	r2,zero,14490 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   14440:	e0bfff17 	ldw	r2,-4(fp)
   14444:	10800003 	ldbu	r2,0(r2)
   14448:	10803fcc 	andi	r2,r2,255
   1444c:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   14450:	e0bfff17 	ldw	r2,-4(fp)
   14454:	10800044 	addi	r2,r2,1
   14458:	10800003 	ldbu	r2,0(r2)
   1445c:	10803fcc 	andi	r2,r2,255
   14460:	1004923a 	slli	r2,r2,8
   14464:	1007883a 	mov	r3,r2
   14468:	e0bffb0b 	ldhu	r2,-20(fp)
   1446c:	1884b03a 	or	r2,r3,r2
   14470:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   14474:	e0bffd17 	ldw	r2,-12(fp)
   14478:	10c00a17 	ldw	r3,40(r2)
   1447c:	e0bffe17 	ldw	r2,-8(fp)
   14480:	1885883a 	add	r2,r3,r2
   14484:	e0fffb0b 	ldhu	r3,-20(fp)
   14488:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   1448c:	00002706 	br	1452c <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   14490:	e0bffd17 	ldw	r2,-12(fp)
   14494:	10802f17 	ldw	r2,188(r2)
   14498:	10800118 	cmpnei	r2,r2,4
   1449c:	1000231e 	bne	r2,zero,1452c <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   144a0:	e0bfff17 	ldw	r2,-4(fp)
   144a4:	10800003 	ldbu	r2,0(r2)
   144a8:	10803fcc 	andi	r2,r2,255
   144ac:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   144b0:	e0bfff17 	ldw	r2,-4(fp)
   144b4:	10800044 	addi	r2,r2,1
   144b8:	10800003 	ldbu	r2,0(r2)
   144bc:	10803fcc 	andi	r2,r2,255
   144c0:	1004923a 	slli	r2,r2,8
   144c4:	e0fffc17 	ldw	r3,-16(fp)
   144c8:	1884b03a 	or	r2,r3,r2
   144cc:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   144d0:	e0bfff17 	ldw	r2,-4(fp)
   144d4:	10800084 	addi	r2,r2,2
   144d8:	10800003 	ldbu	r2,0(r2)
   144dc:	10803fcc 	andi	r2,r2,255
   144e0:	1004943a 	slli	r2,r2,16
   144e4:	e0fffc17 	ldw	r3,-16(fp)
   144e8:	1884b03a 	or	r2,r3,r2
   144ec:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   144f0:	e0bfff17 	ldw	r2,-4(fp)
   144f4:	108000c4 	addi	r2,r2,3
   144f8:	10800003 	ldbu	r2,0(r2)
   144fc:	10803fcc 	andi	r2,r2,255
   14500:	1004963a 	slli	r2,r2,24
   14504:	e0fffc17 	ldw	r3,-16(fp)
   14508:	1884b03a 	or	r2,r3,r2
   1450c:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   14510:	e0bffd17 	ldw	r2,-12(fp)
   14514:	10c00a17 	ldw	r3,40(r2)
   14518:	e0bffe17 	ldw	r2,-8(fp)
   1451c:	1885883a 	add	r2,r3,r2
   14520:	e0fffc17 	ldw	r3,-16(fp)
   14524:	10c00035 	stwio	r3,0(r2)
  }

  return;
   14528:	0001883a 	nop
   1452c:	0001883a 	nop
}
   14530:	e037883a 	mov	sp,fp
   14534:	df000017 	ldw	fp,0(sp)
   14538:	dec00104 	addi	sp,sp,4
   1453c:	f800283a 	ret

00014540 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   14540:	defff304 	addi	sp,sp,-52
   14544:	dfc00c15 	stw	ra,48(sp)
   14548:	df000b15 	stw	fp,44(sp)
   1454c:	df000b04 	addi	fp,sp,44
   14550:	e13ffc15 	stw	r4,-16(fp)
   14554:	e17ffd15 	stw	r5,-12(fp)
   14558:	e1bffe15 	stw	r6,-8(fp)
   1455c:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   14560:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   14564:	e0bffc17 	ldw	r2,-16(fp)
   14568:	10c00a17 	ldw	r3,40(r2)
   1456c:	e0bffd17 	ldw	r2,-12(fp)
   14570:	1885883a 	add	r2,r3,r2
   14574:	1007883a 	mov	r3,r2
                      flash->mode_width);
   14578:	e0bffc17 	ldw	r2,-16(fp)
   1457c:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   14580:	1889283a 	div	r4,r3,r2
   14584:	2085383a 	mul	r2,r4,r2
   14588:	1885c83a 	sub	r2,r3,r2
   1458c:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   14590:	e0bff817 	ldw	r2,-32(fp)
   14594:	10003b26 	beq	r2,zero,14684 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   14598:	e0bffc17 	ldw	r2,-16(fp)
   1459c:	10c02f17 	ldw	r3,188(r2)
   145a0:	e0bff817 	ldw	r2,-32(fp)
   145a4:	1885c83a 	sub	r2,r3,r2
   145a8:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   145ac:	e03ff615 	stw	zero,-40(fp)
   145b0:	00001206 	br	145fc <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   145b4:	e0bffc17 	ldw	r2,-16(fp)
   145b8:	10800a17 	ldw	r2,40(r2)
   145bc:	e13ffd17 	ldw	r4,-12(fp)
   145c0:	e0fff817 	ldw	r3,-32(fp)
   145c4:	20c9c83a 	sub	r4,r4,r3
   145c8:	e0fff617 	ldw	r3,-40(fp)
   145cc:	20c7883a 	add	r3,r4,r3
   145d0:	10c5883a 	add	r2,r2,r3
   145d4:	10800023 	ldbuio	r2,0(r2)
   145d8:	10803fcc 	andi	r2,r2,255
   145dc:	1009883a 	mov	r4,r2
   145e0:	e0fffb04 	addi	r3,fp,-20
   145e4:	e0bff617 	ldw	r2,-40(fp)
   145e8:	1885883a 	add	r2,r3,r2
   145ec:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   145f0:	e0bff617 	ldw	r2,-40(fp)
   145f4:	10800044 	addi	r2,r2,1
   145f8:	e0bff615 	stw	r2,-40(fp)
   145fc:	e0fff617 	ldw	r3,-40(fp)
   14600:	e0bff817 	ldw	r2,-32(fp)
   14604:	18bfeb16 	blt	r3,r2,145b4 <__alt_data_end+0xf00145b4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   14608:	e03ff615 	stw	zero,-40(fp)
   1460c:	00000d06 	br	14644 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   14610:	e0fff817 	ldw	r3,-32(fp)
   14614:	e0bff617 	ldw	r2,-40(fp)
   14618:	1885883a 	add	r2,r3,r2
   1461c:	e0fff617 	ldw	r3,-40(fp)
   14620:	e13ffe17 	ldw	r4,-8(fp)
   14624:	20c7883a 	add	r3,r4,r3
   14628:	18c00003 	ldbu	r3,0(r3)
   1462c:	e13ffb04 	addi	r4,fp,-20
   14630:	2085883a 	add	r2,r4,r2
   14634:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   14638:	e0bff617 	ldw	r2,-40(fp)
   1463c:	10800044 	addi	r2,r2,1
   14640:	e0bff615 	stw	r2,-40(fp)
   14644:	e0fff617 	ldw	r3,-40(fp)
   14648:	e0bff917 	ldw	r2,-28(fp)
   1464c:	18bff016 	blt	r3,r2,14610 <__alt_data_end+0xf0014610>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   14650:	e0fffd17 	ldw	r3,-12(fp)
   14654:	e0bff817 	ldw	r2,-32(fp)
   14658:	1887c83a 	sub	r3,r3,r2
   1465c:	e13ffb04 	addi	r4,fp,-20
   14660:	e0800217 	ldw	r2,8(fp)
   14664:	200d883a 	mov	r6,r4
   14668:	180b883a 	mov	r5,r3
   1466c:	e13ffc17 	ldw	r4,-16(fp)
   14670:	103ee83a 	callr	r2
   14674:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   14678:	e0bff917 	ldw	r2,-28(fp)
   1467c:	e0bff615 	stw	r2,-40(fp)
   14680:	00000106 	br	14688 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   14684:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   14688:	e0fffd17 	ldw	r3,-12(fp)
   1468c:	e0bfff17 	ldw	r2,-4(fp)
   14690:	1885883a 	add	r2,r3,r2
   14694:	e0fffc17 	ldw	r3,-16(fp)
   14698:	18c02f17 	ldw	r3,188(r3)
   1469c:	10c9283a 	div	r4,r2,r3
   146a0:	20c7383a 	mul	r3,r4,r3
   146a4:	10c5c83a 	sub	r2,r2,r3
   146a8:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   146ac:	00001106 	br	146f4 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   146b0:	e0fffd17 	ldw	r3,-12(fp)
   146b4:	e0bff617 	ldw	r2,-40(fp)
   146b8:	1889883a 	add	r4,r3,r2
   146bc:	e0bff617 	ldw	r2,-40(fp)
   146c0:	e0fffe17 	ldw	r3,-8(fp)
   146c4:	1887883a 	add	r3,r3,r2
   146c8:	e0800217 	ldw	r2,8(fp)
   146cc:	180d883a 	mov	r6,r3
   146d0:	200b883a 	mov	r5,r4
   146d4:	e13ffc17 	ldw	r4,-16(fp)
   146d8:	103ee83a 	callr	r2
   146dc:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   146e0:	e0bffc17 	ldw	r2,-16(fp)
   146e4:	10802f17 	ldw	r2,188(r2)
   146e8:	e0fff617 	ldw	r3,-40(fp)
   146ec:	1885883a 	add	r2,r3,r2
   146f0:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   146f4:	e0bff517 	ldw	r2,-44(fp)
   146f8:	1000051e 	bne	r2,zero,14710 <alt_flash_program_block+0x1d0>
   146fc:	e0ffff17 	ldw	r3,-4(fp)
   14700:	e0bffa17 	ldw	r2,-24(fp)
   14704:	1885c83a 	sub	r2,r3,r2
   14708:	e0fff617 	ldw	r3,-40(fp)
   1470c:	18bfe816 	blt	r3,r2,146b0 <__alt_data_end+0xf00146b0>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   14710:	e0bffa17 	ldw	r2,-24(fp)
   14714:	10003c26 	beq	r2,zero,14808 <alt_flash_program_block+0x2c8>
   14718:	e0bff517 	ldw	r2,-44(fp)
   1471c:	10003a1e 	bne	r2,zero,14808 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   14720:	e0bffc17 	ldw	r2,-16(fp)
   14724:	10c02f17 	ldw	r3,188(r2)
   14728:	e0bffa17 	ldw	r2,-24(fp)
   1472c:	1885c83a 	sub	r2,r3,r2
   14730:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   14734:	e03ff715 	stw	zero,-36(fp)
   14738:	00000d06 	br	14770 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   1473c:	e0fff617 	ldw	r3,-40(fp)
   14740:	e0bff717 	ldw	r2,-36(fp)
   14744:	1885883a 	add	r2,r3,r2
   14748:	e0fffe17 	ldw	r3,-8(fp)
   1474c:	1885883a 	add	r2,r3,r2
   14750:	10c00003 	ldbu	r3,0(r2)
   14754:	e13ffb04 	addi	r4,fp,-20
   14758:	e0bff717 	ldw	r2,-36(fp)
   1475c:	2085883a 	add	r2,r4,r2
   14760:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   14764:	e0bff717 	ldw	r2,-36(fp)
   14768:	10800044 	addi	r2,r2,1
   1476c:	e0bff715 	stw	r2,-36(fp)
   14770:	e0fff717 	ldw	r3,-36(fp)
   14774:	e0bffa17 	ldw	r2,-24(fp)
   14778:	18bff016 	blt	r3,r2,1473c <__alt_data_end+0xf001473c>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   1477c:	e03ff715 	stw	zero,-36(fp)
   14780:	00001406 	br	147d4 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   14784:	e0fffa17 	ldw	r3,-24(fp)
   14788:	e0bff717 	ldw	r2,-36(fp)
   1478c:	1885883a 	add	r2,r3,r2
   14790:	e0fffc17 	ldw	r3,-16(fp)
   14794:	18c00a17 	ldw	r3,40(r3)
   14798:	e17ffd17 	ldw	r5,-12(fp)
   1479c:	e13fff17 	ldw	r4,-4(fp)
   147a0:	290b883a 	add	r5,r5,r4
   147a4:	e13ff717 	ldw	r4,-36(fp)
   147a8:	2909883a 	add	r4,r5,r4
   147ac:	1907883a 	add	r3,r3,r4
   147b0:	18c00023 	ldbuio	r3,0(r3)
   147b4:	18c03fcc 	andi	r3,r3,255
   147b8:	1809883a 	mov	r4,r3
   147bc:	e0fffb04 	addi	r3,fp,-20
   147c0:	1885883a 	add	r2,r3,r2
   147c4:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   147c8:	e0bff717 	ldw	r2,-36(fp)
   147cc:	10800044 	addi	r2,r2,1
   147d0:	e0bff715 	stw	r2,-36(fp)
   147d4:	e0fff717 	ldw	r3,-36(fp)
   147d8:	e0bff817 	ldw	r2,-32(fp)
   147dc:	18bfe916 	blt	r3,r2,14784 <__alt_data_end+0xf0014784>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   147e0:	e0fffd17 	ldw	r3,-12(fp)
   147e4:	e0bff617 	ldw	r2,-40(fp)
   147e8:	1887883a 	add	r3,r3,r2
   147ec:	e13ffb04 	addi	r4,fp,-20
   147f0:	e0800217 	ldw	r2,8(fp)
   147f4:	200d883a 	mov	r6,r4
   147f8:	180b883a 	mov	r5,r3
   147fc:	e13ffc17 	ldw	r4,-16(fp)
   14800:	103ee83a 	callr	r2
   14804:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   14808:	e0bff517 	ldw	r2,-44(fp)
}
   1480c:	e037883a 	mov	sp,fp
   14810:	dfc00117 	ldw	ra,4(sp)
   14814:	df000017 	ldw	fp,0(sp)
   14818:	dec00204 	addi	sp,sp,8
   1481c:	f800283a 	ret

00014820 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   14820:	defffd04 	addi	sp,sp,-12
   14824:	df000215 	stw	fp,8(sp)
   14828:	df000204 	addi	fp,sp,8
   1482c:	e13ffe15 	stw	r4,-8(fp)
   14830:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   14834:	e0bffe17 	ldw	r2,-8(fp)
   14838:	10c00a17 	ldw	r3,40(r2)
   1483c:	e0bfff17 	ldw	r2,-4(fp)
   14840:	1885883a 	add	r2,r3,r2
   14844:	10800023 	ldbuio	r2,0(r2)
   14848:	10803fcc 	andi	r2,r2,255
}
   1484c:	e037883a 	mov	sp,fp
   14850:	df000017 	ldw	fp,0(sp)
   14854:	dec00104 	addi	sp,sp,4
   14858:	f800283a 	ret

0001485c <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   1485c:	defffd04 	addi	sp,sp,-12
   14860:	df000215 	stw	fp,8(sp)
   14864:	df000204 	addi	fp,sp,8
   14868:	e13ffe15 	stw	r4,-8(fp)
   1486c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   14870:	e0bffe17 	ldw	r2,-8(fp)
   14874:	10c00a17 	ldw	r3,40(r2)
   14878:	e0bfff17 	ldw	r2,-4(fp)
   1487c:	1085883a 	add	r2,r2,r2
   14880:	1885883a 	add	r2,r3,r2
   14884:	1080002b 	ldhuio	r2,0(r2)
   14888:	10bfffcc 	andi	r2,r2,65535
}
   1488c:	e037883a 	mov	sp,fp
   14890:	df000017 	ldw	fp,0(sp)
   14894:	dec00104 	addi	sp,sp,4
   14898:	f800283a 	ret

0001489c <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   1489c:	defffd04 	addi	sp,sp,-12
   148a0:	df000215 	stw	fp,8(sp)
   148a4:	df000204 	addi	fp,sp,8
   148a8:	e13ffe15 	stw	r4,-8(fp)
   148ac:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   148b0:	e0bffe17 	ldw	r2,-8(fp)
   148b4:	10c00a17 	ldw	r3,40(r2)
   148b8:	e0bfff17 	ldw	r2,-4(fp)
   148bc:	1085883a 	add	r2,r2,r2
   148c0:	1085883a 	add	r2,r2,r2
   148c4:	1885883a 	add	r2,r3,r2
   148c8:	10800037 	ldwio	r2,0(r2)
}
   148cc:	e037883a 	mov	sp,fp
   148d0:	df000017 	ldw	fp,0(sp)
   148d4:	dec00104 	addi	sp,sp,4
   148d8:	f800283a 	ret

000148dc <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   148dc:	defffc04 	addi	sp,sp,-16
   148e0:	df000315 	stw	fp,12(sp)
   148e4:	df000304 	addi	fp,sp,12
   148e8:	e13ffd15 	stw	r4,-12(fp)
   148ec:	e17ffe15 	stw	r5,-8(fp)
   148f0:	3005883a 	mov	r2,r6
   148f4:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   148f8:	e0bffe17 	ldw	r2,-8(fp)
   148fc:	e0fffd17 	ldw	r3,-12(fp)
   14900:	1885883a 	add	r2,r3,r2
   14904:	e0ffff03 	ldbu	r3,-4(fp)
   14908:	10c00025 	stbio	r3,0(r2)
  return;
   1490c:	0001883a 	nop
}
   14910:	e037883a 	mov	sp,fp
   14914:	df000017 	ldw	fp,0(sp)
   14918:	dec00104 	addi	sp,sp,4
   1491c:	f800283a 	ret

00014920 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14920:	defffc04 	addi	sp,sp,-16
   14924:	df000315 	stw	fp,12(sp)
   14928:	df000304 	addi	fp,sp,12
   1492c:	e13ffd15 	stw	r4,-12(fp)
   14930:	e17ffe15 	stw	r5,-8(fp)
   14934:	3005883a 	mov	r2,r6
   14938:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   1493c:	e0bffe17 	ldw	r2,-8(fp)
   14940:	1080004c 	andi	r2,r2,1
   14944:	10000826 	beq	r2,zero,14968 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   14948:	e0bffe17 	ldw	r2,-8(fp)
   1494c:	1085883a 	add	r2,r2,r2
   14950:	1007883a 	mov	r3,r2
   14954:	e0bffd17 	ldw	r2,-12(fp)
   14958:	10c5883a 	add	r2,r2,r3
   1495c:	e0ffff03 	ldbu	r3,-4(fp)
   14960:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   14964:	00000806 	br	14988 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   14968:	e0bffe17 	ldw	r2,-8(fp)
   1496c:	1085883a 	add	r2,r2,r2
   14970:	10800044 	addi	r2,r2,1
   14974:	e0fffd17 	ldw	r3,-12(fp)
   14978:	1885883a 	add	r2,r3,r2
   1497c:	e0ffff03 	ldbu	r3,-4(fp)
   14980:	10c00025 	stbio	r3,0(r2)
  }
  return;
   14984:	0001883a 	nop
}
   14988:	e037883a 	mov	sp,fp
   1498c:	df000017 	ldw	fp,0(sp)
   14990:	dec00104 	addi	sp,sp,4
   14994:	f800283a 	ret

00014998 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14998:	defffc04 	addi	sp,sp,-16
   1499c:	df000315 	stw	fp,12(sp)
   149a0:	df000304 	addi	fp,sp,12
   149a4:	e13ffd15 	stw	r4,-12(fp)
   149a8:	e17ffe15 	stw	r5,-8(fp)
   149ac:	3005883a 	mov	r2,r6
   149b0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   149b4:	e0bffe17 	ldw	r2,-8(fp)
   149b8:	1085883a 	add	r2,r2,r2
   149bc:	1085883a 	add	r2,r2,r2
   149c0:	1007883a 	mov	r3,r2
   149c4:	e0bffd17 	ldw	r2,-12(fp)
   149c8:	10c5883a 	add	r2,r2,r3
   149cc:	e0ffff03 	ldbu	r3,-4(fp)
   149d0:	10c00025 	stbio	r3,0(r2)
  return;
   149d4:	0001883a 	nop
}
   149d8:	e037883a 	mov	sp,fp
   149dc:	df000017 	ldw	fp,0(sp)
   149e0:	dec00104 	addi	sp,sp,4
   149e4:	f800283a 	ret

000149e8 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   149e8:	defffc04 	addi	sp,sp,-16
   149ec:	df000315 	stw	fp,12(sp)
   149f0:	df000304 	addi	fp,sp,12
   149f4:	e13ffd15 	stw	r4,-12(fp)
   149f8:	e17ffe15 	stw	r5,-8(fp)
   149fc:	3005883a 	mov	r2,r6
   14a00:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   14a04:	e0bffe17 	ldw	r2,-8(fp)
   14a08:	1085883a 	add	r2,r2,r2
   14a0c:	1007883a 	mov	r3,r2
   14a10:	e0bffd17 	ldw	r2,-12(fp)
   14a14:	10c5883a 	add	r2,r2,r3
   14a18:	e0ffff03 	ldbu	r3,-4(fp)
   14a1c:	10c0002d 	sthio	r3,0(r2)
  return;
   14a20:	0001883a 	nop
}
   14a24:	e037883a 	mov	sp,fp
   14a28:	df000017 	ldw	fp,0(sp)
   14a2c:	dec00104 	addi	sp,sp,4
   14a30:	f800283a 	ret

00014a34 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14a34:	defffc04 	addi	sp,sp,-16
   14a38:	df000315 	stw	fp,12(sp)
   14a3c:	df000304 	addi	fp,sp,12
   14a40:	e13ffd15 	stw	r4,-12(fp)
   14a44:	e17ffe15 	stw	r5,-8(fp)
   14a48:	3005883a 	mov	r2,r6
   14a4c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   14a50:	e0bffe17 	ldw	r2,-8(fp)
   14a54:	1085883a 	add	r2,r2,r2
   14a58:	1085883a 	add	r2,r2,r2
   14a5c:	1007883a 	mov	r3,r2
   14a60:	e0bffd17 	ldw	r2,-12(fp)
   14a64:	10c5883a 	add	r2,r2,r3
   14a68:	e0ffff03 	ldbu	r3,-4(fp)
   14a6c:	10c0002d 	sthio	r3,0(r2)
  return;
   14a70:	0001883a 	nop
}
   14a74:	e037883a 	mov	sp,fp
   14a78:	df000017 	ldw	fp,0(sp)
   14a7c:	dec00104 	addi	sp,sp,4
   14a80:	f800283a 	ret

00014a84 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14a84:	defffc04 	addi	sp,sp,-16
   14a88:	df000315 	stw	fp,12(sp)
   14a8c:	df000304 	addi	fp,sp,12
   14a90:	e13ffd15 	stw	r4,-12(fp)
   14a94:	e17ffe15 	stw	r5,-8(fp)
   14a98:	3005883a 	mov	r2,r6
   14a9c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   14aa0:	e0bffe17 	ldw	r2,-8(fp)
   14aa4:	1085883a 	add	r2,r2,r2
   14aa8:	1085883a 	add	r2,r2,r2
   14aac:	1007883a 	mov	r3,r2
   14ab0:	e0bffd17 	ldw	r2,-12(fp)
   14ab4:	10c5883a 	add	r2,r2,r3
   14ab8:	e0ffff03 	ldbu	r3,-4(fp)
   14abc:	10c00035 	stwio	r3,0(r2)
  return;
   14ac0:	0001883a 	nop
}
   14ac4:	e037883a 	mov	sp,fp
   14ac8:	df000017 	ldw	fp,0(sp)
   14acc:	dec00104 	addi	sp,sp,4
   14ad0:	f800283a 	ret

00014ad4 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   14ad4:	defffd04 	addi	sp,sp,-12
   14ad8:	df000215 	stw	fp,8(sp)
   14adc:	df000204 	addi	fp,sp,8
   14ae0:	e13ffe15 	stw	r4,-8(fp)
   14ae4:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   14ae8:	e0bfff17 	ldw	r2,-4(fp)
   14aec:	10c03fcc 	andi	r3,r2,255
   14af0:	e0bffe17 	ldw	r2,-8(fp)
   14af4:	10c00025 	stbio	r3,0(r2)
  return;
   14af8:	0001883a 	nop
}
   14afc:	e037883a 	mov	sp,fp
   14b00:	df000017 	ldw	fp,0(sp)
   14b04:	dec00104 	addi	sp,sp,4
   14b08:	f800283a 	ret

00014b0c <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   14b0c:	defffd04 	addi	sp,sp,-12
   14b10:	df000215 	stw	fp,8(sp)
   14b14:	df000204 	addi	fp,sp,8
   14b18:	e13ffe15 	stw	r4,-8(fp)
   14b1c:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   14b20:	e0bfff17 	ldw	r2,-4(fp)
   14b24:	10ffffcc 	andi	r3,r2,65535
   14b28:	e0bffe17 	ldw	r2,-8(fp)
   14b2c:	10c0002d 	sthio	r3,0(r2)
  return;
   14b30:	0001883a 	nop
}
   14b34:	e037883a 	mov	sp,fp
   14b38:	df000017 	ldw	fp,0(sp)
   14b3c:	dec00104 	addi	sp,sp,4
   14b40:	f800283a 	ret

00014b44 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   14b44:	defffd04 	addi	sp,sp,-12
   14b48:	df000215 	stw	fp,8(sp)
   14b4c:	df000204 	addi	fp,sp,8
   14b50:	e13ffe15 	stw	r4,-8(fp)
   14b54:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   14b58:	e0ffff17 	ldw	r3,-4(fp)
   14b5c:	e0bffe17 	ldw	r2,-8(fp)
   14b60:	10c00035 	stwio	r3,0(r2)
  return;
   14b64:	0001883a 	nop
}
   14b68:	e037883a 	mov	sp,fp
   14b6c:	df000017 	ldw	fp,0(sp)
   14b70:	dec00104 	addi	sp,sp,4
   14b74:	f800283a 	ret

00014b78 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   14b78:	defffd04 	addi	sp,sp,-12
   14b7c:	df000215 	stw	fp,8(sp)
   14b80:	df000204 	addi	fp,sp,8
   14b84:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14b88:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   14b8c:	e0bfff17 	ldw	r2,-4(fp)
   14b90:	10802f17 	ldw	r2,188(r2)
   14b94:	10c000a0 	cmpeqi	r3,r2,2
   14b98:	1800231e 	bne	r3,zero,14c28 <alt_set_flash_width_func+0xb0>
   14b9c:	10c00120 	cmpeqi	r3,r2,4
   14ba0:	1800371e 	bne	r3,zero,14c80 <alt_set_flash_width_func+0x108>
   14ba4:	10800060 	cmpeqi	r2,r2,1
   14ba8:	10003e26 	beq	r2,zero,14ca4 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   14bac:	e0ffff17 	ldw	r3,-4(fp)
   14bb0:	00800074 	movhi	r2,1
   14bb4:	1092b504 	addi	r2,r2,19156
   14bb8:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   14bbc:	e0bfff17 	ldw	r2,-4(fp)
   14bc0:	10803017 	ldw	r2,192(r2)
   14bc4:	10800058 	cmpnei	r2,r2,1
   14bc8:	1000051e 	bne	r2,zero,14be0 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   14bcc:	e0ffff17 	ldw	r3,-4(fp)
   14bd0:	00800074 	movhi	r2,1
   14bd4:	10923704 	addi	r2,r2,18652
   14bd8:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14bdc:	00003406 	br	14cb0 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   14be0:	e0bfff17 	ldw	r2,-4(fp)
   14be4:	10803017 	ldw	r2,192(r2)
   14be8:	10800098 	cmpnei	r2,r2,2
   14bec:	1000051e 	bne	r2,zero,14c04 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   14bf0:	e0ffff17 	ldw	r3,-4(fp)
   14bf4:	00800074 	movhi	r2,1
   14bf8:	10924804 	addi	r2,r2,18720
   14bfc:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14c00:	00002b06 	br	14cb0 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   14c04:	e0bfff17 	ldw	r2,-4(fp)
   14c08:	10803017 	ldw	r2,192(r2)
   14c0c:	10800118 	cmpnei	r2,r2,4
   14c10:	1000271e 	bne	r2,zero,14cb0 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   14c14:	e0ffff17 	ldw	r3,-4(fp)
   14c18:	00800074 	movhi	r2,1
   14c1c:	10926604 	addi	r2,r2,18840
   14c20:	18803415 	stw	r2,208(r3)
      }
      break;
   14c24:	00002206 	br	14cb0 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   14c28:	e0ffff17 	ldw	r3,-4(fp)
   14c2c:	00800074 	movhi	r2,1
   14c30:	1092c304 	addi	r2,r2,19212
   14c34:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   14c38:	e0bfff17 	ldw	r2,-4(fp)
   14c3c:	10803017 	ldw	r2,192(r2)
   14c40:	10800098 	cmpnei	r2,r2,2
   14c44:	1000051e 	bne	r2,zero,14c5c <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   14c48:	e0ffff17 	ldw	r3,-4(fp)
   14c4c:	00800074 	movhi	r2,1
   14c50:	10927a04 	addi	r2,r2,18920
   14c54:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   14c58:	00001706 	br	14cb8 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   14c5c:	e0bfff17 	ldw	r2,-4(fp)
   14c60:	10803017 	ldw	r2,192(r2)
   14c64:	10800118 	cmpnei	r2,r2,4
   14c68:	1000131e 	bne	r2,zero,14cb8 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   14c6c:	e0ffff17 	ldw	r3,-4(fp)
   14c70:	00800074 	movhi	r2,1
   14c74:	10928d04 	addi	r2,r2,18996
   14c78:	18803415 	stw	r2,208(r3)
      }

      break;
   14c7c:	00000e06 	br	14cb8 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   14c80:	e0ffff17 	ldw	r3,-4(fp)
   14c84:	00800074 	movhi	r2,1
   14c88:	1092d104 	addi	r2,r2,19268
   14c8c:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   14c90:	e0ffff17 	ldw	r3,-4(fp)
   14c94:	00800074 	movhi	r2,1
   14c98:	1092a104 	addi	r2,r2,19076
   14c9c:	18803415 	stw	r2,208(r3)
      break;
   14ca0:	00000606 	br	14cbc <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   14ca4:	00bffcc4 	movi	r2,-13
   14ca8:	e0bffe15 	stw	r2,-8(fp)
   14cac:	00000306 	br	14cbc <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14cb0:	0001883a 	nop
   14cb4:	00000106 	br	14cbc <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   14cb8:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   14cbc:	e0bffe17 	ldw	r2,-8(fp)
   14cc0:	1000191e 	bne	r2,zero,14d28 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   14cc4:	e0bfff17 	ldw	r2,-4(fp)
   14cc8:	10803017 	ldw	r2,192(r2)
   14ccc:	10c000a0 	cmpeqi	r3,r2,2
   14cd0:	1800091e 	bne	r3,zero,14cf8 <alt_set_flash_width_func+0x180>
   14cd4:	10c00120 	cmpeqi	r3,r2,4
   14cd8:	18000c1e 	bne	r3,zero,14d0c <alt_set_flash_width_func+0x194>
   14cdc:	10800060 	cmpeqi	r2,r2,1
   14ce0:	10000f26 	beq	r2,zero,14d20 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   14ce4:	e0ffff17 	ldw	r3,-4(fp)
   14ce8:	00800074 	movhi	r2,1
   14cec:	10920804 	addi	r2,r2,18464
   14cf0:	18803515 	stw	r2,212(r3)
        break;
   14cf4:	00000c06 	br	14d28 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   14cf8:	e0ffff17 	ldw	r3,-4(fp)
   14cfc:	00800074 	movhi	r2,1
   14d00:	10921704 	addi	r2,r2,18524
   14d04:	18803515 	stw	r2,212(r3)
        break;
   14d08:	00000706 	br	14d28 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   14d0c:	e0ffff17 	ldw	r3,-4(fp)
   14d10:	00800074 	movhi	r2,1
   14d14:	10922704 	addi	r2,r2,18588
   14d18:	18803515 	stw	r2,212(r3)
        break;
   14d1c:	00000206 	br	14d28 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   14d20:	00bffcc4 	movi	r2,-13
   14d24:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   14d28:	e0bffe17 	ldw	r2,-8(fp)
}
   14d2c:	e037883a 	mov	sp,fp
   14d30:	df000017 	ldw	fp,0(sp)
   14d34:	dec00104 	addi	sp,sp,4
   14d38:	f800283a 	ret

00014d3c <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   14d3c:	defffd04 	addi	sp,sp,-12
   14d40:	df000215 	stw	fp,8(sp)
   14d44:	df000204 	addi	fp,sp,8
   14d48:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14d4c:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   14d50:	e0bfff17 	ldw	r2,-4(fp)
   14d54:	10802e17 	ldw	r2,184(r2)
   14d58:	10c000a0 	cmpeqi	r3,r2,2
   14d5c:	1800051e 	bne	r3,zero,14d74 <alt_set_flash_algorithm_func+0x38>
   14d60:	10c000e0 	cmpeqi	r3,r2,3
   14d64:	18000c1e 	bne	r3,zero,14d98 <alt_set_flash_algorithm_func+0x5c>
   14d68:	10800060 	cmpeqi	r2,r2,1
   14d6c:	10000a1e 	bne	r2,zero,14d98 <alt_set_flash_algorithm_func+0x5c>
   14d70:	00001206 	br	14dbc <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   14d74:	e0ffff17 	ldw	r3,-4(fp)
   14d78:	008000b4 	movhi	r2,2
   14d7c:	10a65504 	addi	r2,r2,-26284
   14d80:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   14d84:	e0ffff17 	ldw	r3,-4(fp)
   14d88:	008000b4 	movhi	r2,2
   14d8c:	10a63b04 	addi	r2,r2,-26388
   14d90:	18800915 	stw	r2,36(r3)
      break;
   14d94:	00000b06 	br	14dc4 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   14d98:	e0ffff17 	ldw	r3,-4(fp)
   14d9c:	008000b4 	movhi	r2,2
   14da0:	10a77304 	addi	r2,r2,-25140
   14da4:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   14da8:	e0ffff17 	ldw	r3,-4(fp)
   14dac:	008000b4 	movhi	r2,2
   14db0:	10a75304 	addi	r2,r2,-25268
   14db4:	18800915 	stw	r2,36(r3)
      break;
   14db8:	00000206 	br	14dc4 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   14dbc:	00bffec4 	movi	r2,-5
   14dc0:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   14dc4:	e0bffe17 	ldw	r2,-8(fp)
}
   14dc8:	e037883a 	mov	sp,fp
   14dcc:	df000017 	ldw	fp,0(sp)
   14dd0:	dec00104 	addi	sp,sp,4
   14dd4:	f800283a 	ret

00014dd8 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   14dd8:	defffb04 	addi	sp,sp,-20
   14ddc:	dfc00415 	stw	ra,16(sp)
   14de0:	df000315 	stw	fp,12(sp)
   14de4:	df000304 	addi	fp,sp,12
   14de8:	e13ffe15 	stw	r4,-8(fp)
   14dec:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   14df0:	e0bffe17 	ldw	r2,-8(fp)
   14df4:	10803517 	ldw	r2,212(r2)
   14df8:	e17fff17 	ldw	r5,-4(fp)
   14dfc:	e13ffe17 	ldw	r4,-8(fp)
   14e00:	103ee83a 	callr	r2
   14e04:	10803fcc 	andi	r2,r2,255
   14e08:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   14e0c:	e0bffe17 	ldw	r2,-8(fp)
   14e10:	10803517 	ldw	r2,212(r2)
   14e14:	e0ffff17 	ldw	r3,-4(fp)
   14e18:	18c00044 	addi	r3,r3,1
   14e1c:	180b883a 	mov	r5,r3
   14e20:	e13ffe17 	ldw	r4,-8(fp)
   14e24:	103ee83a 	callr	r2
   14e28:	10803fcc 	andi	r2,r2,255
   14e2c:	1004923a 	slli	r2,r2,8
   14e30:	1007883a 	mov	r3,r2
   14e34:	e0bffd0b 	ldhu	r2,-12(fp)
   14e38:	1884b03a 	or	r2,r3,r2
   14e3c:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   14e40:	e0bffd0b 	ldhu	r2,-12(fp)
}
   14e44:	e037883a 	mov	sp,fp
   14e48:	dfc00117 	ldw	ra,4(sp)
   14e4c:	df000017 	ldw	fp,0(sp)
   14e50:	dec00204 	addi	sp,sp,8
   14e54:	f800283a 	ret

00014e58 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   14e58:	defff304 	addi	sp,sp,-52
   14e5c:	dfc00c15 	stw	ra,48(sp)
   14e60:	df000b15 	stw	fp,44(sp)
   14e64:	df000b04 	addi	fp,sp,44
   14e68:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   14e6c:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   14e70:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   14e74:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   14e78:	e13fff17 	ldw	r4,-4(fp)
   14e7c:	0015b900 	call	15b90 <alt_check_primary_table>
   14e80:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   14e84:	e0bff717 	ldw	r2,-36(fp)
   14e88:	10015f1e 	bne	r2,zero,15408 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   14e8c:	e0bfff17 	ldw	r2,-4(fp)
   14e90:	10803517 	ldw	r2,212(r2)
   14e94:	014004c4 	movi	r5,19
   14e98:	e13fff17 	ldw	r4,-4(fp)
   14e9c:	103ee83a 	callr	r2
   14ea0:	10c03fcc 	andi	r3,r2,255
   14ea4:	e0bfff17 	ldw	r2,-4(fp)
   14ea8:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   14eac:	e0bfff17 	ldw	r2,-4(fp)
   14eb0:	10803517 	ldw	r2,212(r2)
   14eb4:	014007c4 	movi	r5,31
   14eb8:	e13fff17 	ldw	r4,-4(fp)
   14ebc:	103ee83a 	callr	r2
   14ec0:	10803fcc 	andi	r2,r2,255
   14ec4:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   14ec8:	e0bfff17 	ldw	r2,-4(fp)
   14ecc:	10803517 	ldw	r2,212(r2)
   14ed0:	014008c4 	movi	r5,35
   14ed4:	e13fff17 	ldw	r4,-4(fp)
   14ed8:	103ee83a 	callr	r2
   14edc:	10803fcc 	andi	r2,r2,255
   14ee0:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   14ee4:	e0bffa17 	ldw	r2,-24(fp)
   14ee8:	10000226 	beq	r2,zero,14ef4 <alt_read_cfi_table+0x9c>
   14eec:	e0bffb17 	ldw	r2,-20(fp)
   14ef0:	1000041e 	bne	r2,zero,14f04 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   14ef4:	e0bfff17 	ldw	r2,-4(fp)
   14ef8:	00c0fa04 	movi	r3,1000
   14efc:	10c03115 	stw	r3,196(r2)
   14f00:	00000706 	br	14f20 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   14f04:	00c00044 	movi	r3,1
   14f08:	e0bffa17 	ldw	r2,-24(fp)
   14f0c:	1886983a 	sll	r3,r3,r2
   14f10:	e0bffb17 	ldw	r2,-20(fp)
   14f14:	1886983a 	sll	r3,r3,r2
   14f18:	e0bfff17 	ldw	r2,-4(fp)
   14f1c:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   14f20:	e0bfff17 	ldw	r2,-4(fp)
   14f24:	10803517 	ldw	r2,212(r2)
   14f28:	01400844 	movi	r5,33
   14f2c:	e13fff17 	ldw	r4,-4(fp)
   14f30:	103ee83a 	callr	r2
   14f34:	10803fcc 	andi	r2,r2,255
   14f38:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   14f3c:	e0bfff17 	ldw	r2,-4(fp)
   14f40:	10803517 	ldw	r2,212(r2)
   14f44:	01400944 	movi	r5,37
   14f48:	e13fff17 	ldw	r4,-4(fp)
   14f4c:	103ee83a 	callr	r2
   14f50:	10803fcc 	andi	r2,r2,255
   14f54:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   14f58:	e0bffa17 	ldw	r2,-24(fp)
   14f5c:	10000226 	beq	r2,zero,14f68 <alt_read_cfi_table+0x110>
   14f60:	e0bffb17 	ldw	r2,-20(fp)
   14f64:	1000051e 	bne	r2,zero,14f7c <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   14f68:	e0ffff17 	ldw	r3,-4(fp)
   14f6c:	00804c74 	movhi	r2,305
   14f70:	108b4004 	addi	r2,r2,11520
   14f74:	18803215 	stw	r2,200(r3)
   14f78:	00000806 	br	14f9c <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   14f7c:	00c00044 	movi	r3,1
   14f80:	e0bffa17 	ldw	r2,-24(fp)
   14f84:	1886983a 	sll	r3,r3,r2
   14f88:	e0bffb17 	ldw	r2,-20(fp)
   14f8c:	1884983a 	sll	r2,r3,r2
   14f90:	10c0fa24 	muli	r3,r2,1000
   14f94:	e0bfff17 	ldw	r2,-4(fp)
   14f98:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   14f9c:	e0bfff17 	ldw	r2,-4(fp)
   14fa0:	10803517 	ldw	r2,212(r2)
   14fa4:	014009c4 	movi	r5,39
   14fa8:	e13fff17 	ldw	r4,-4(fp)
   14fac:	103ee83a 	callr	r2
   14fb0:	10803fcc 	andi	r2,r2,255
   14fb4:	00c00044 	movi	r3,1
   14fb8:	1884983a 	sll	r2,r3,r2
   14fbc:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   14fc0:	e0bfff17 	ldw	r2,-4(fp)
   14fc4:	10803517 	ldw	r2,212(r2)
   14fc8:	01400b04 	movi	r5,44
   14fcc:	e13fff17 	ldw	r4,-4(fp)
   14fd0:	103ee83a 	callr	r2
   14fd4:	10c03fcc 	andi	r3,r2,255
   14fd8:	e0bfff17 	ldw	r2,-4(fp)
   14fdc:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14fe0:	e0bfff17 	ldw	r2,-4(fp)
   14fe4:	10800c17 	ldw	r2,48(r2)
   14fe8:	10800250 	cmplti	r2,r2,9
   14fec:	1000031e 	bne	r2,zero,14ffc <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   14ff0:	00bffd04 	movi	r2,-12
   14ff4:	e0bff715 	stw	r2,-36(fp)
   14ff8:	00006006 	br	1517c <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   14ffc:	e03ff515 	stw	zero,-44(fp)
   15000:	00005506 	br	15158 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   15004:	e0bff517 	ldw	r2,-44(fp)
   15008:	1085883a 	add	r2,r2,r2
   1500c:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   15010:	10800b44 	addi	r2,r2,45
   15014:	100b883a 	mov	r5,r2
   15018:	e13fff17 	ldw	r4,-4(fp)
   1501c:	0014dd80 	call	14dd8 <alt_read_16bit_query_entry>
   15020:	10ffffcc 	andi	r3,r2,65535
   15024:	e13fff17 	ldw	r4,-4(fp)
   15028:	e0bff517 	ldw	r2,-44(fp)
   1502c:	1004913a 	slli	r2,r2,4
   15030:	2085883a 	add	r2,r4,r2
   15034:	10800f04 	addi	r2,r2,60
   15038:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   1503c:	e0ffff17 	ldw	r3,-4(fp)
   15040:	e0bff517 	ldw	r2,-44(fp)
   15044:	1004913a 	slli	r2,r2,4
   15048:	1885883a 	add	r2,r3,r2
   1504c:	10800f04 	addi	r2,r2,60
   15050:	10800017 	ldw	r2,0(r2)
   15054:	10c00044 	addi	r3,r2,1
   15058:	e13fff17 	ldw	r4,-4(fp)
   1505c:	e0bff517 	ldw	r2,-44(fp)
   15060:	1004913a 	slli	r2,r2,4
   15064:	2085883a 	add	r2,r4,r2
   15068:	10800f04 	addi	r2,r2,60
   1506c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   15070:	e0bff517 	ldw	r2,-44(fp)
   15074:	1085883a 	add	r2,r2,r2
   15078:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   1507c:	10800bc4 	addi	r2,r2,47
   15080:	100b883a 	mov	r5,r2
   15084:	e13fff17 	ldw	r4,-4(fp)
   15088:	0014dd80 	call	14dd8 <alt_read_16bit_query_entry>
   1508c:	10ffffcc 	andi	r3,r2,65535
   15090:	e13fff17 	ldw	r4,-4(fp)
   15094:	e0bff517 	ldw	r2,-44(fp)
   15098:	10800104 	addi	r2,r2,4
   1509c:	1004913a 	slli	r2,r2,4
   150a0:	2085883a 	add	r2,r4,r2
   150a4:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   150a8:	e0ffff17 	ldw	r3,-4(fp)
   150ac:	e0bff517 	ldw	r2,-44(fp)
   150b0:	10800104 	addi	r2,r2,4
   150b4:	1004913a 	slli	r2,r2,4
   150b8:	1885883a 	add	r2,r3,r2
   150bc:	10800017 	ldw	r2,0(r2)
   150c0:	1006923a 	slli	r3,r2,8
   150c4:	e13fff17 	ldw	r4,-4(fp)
   150c8:	e0bff517 	ldw	r2,-44(fp)
   150cc:	10800104 	addi	r2,r2,4
   150d0:	1004913a 	slli	r2,r2,4
   150d4:	2085883a 	add	r2,r4,r2
   150d8:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   150dc:	e0ffff17 	ldw	r3,-4(fp)
   150e0:	e0bff517 	ldw	r2,-44(fp)
   150e4:	1004913a 	slli	r2,r2,4
   150e8:	1885883a 	add	r2,r3,r2
   150ec:	10800f04 	addi	r2,r2,60
   150f0:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   150f4:	e13fff17 	ldw	r4,-4(fp)
   150f8:	e0bff517 	ldw	r2,-44(fp)
   150fc:	10800104 	addi	r2,r2,4
   15100:	1004913a 	slli	r2,r2,4
   15104:	2085883a 	add	r2,r4,r2
   15108:	10800017 	ldw	r2,0(r2)
   1510c:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   15110:	e13fff17 	ldw	r4,-4(fp)
   15114:	e0bff517 	ldw	r2,-44(fp)
   15118:	1004913a 	slli	r2,r2,4
   1511c:	2085883a 	add	r2,r4,r2
   15120:	10800e04 	addi	r2,r2,56
   15124:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   15128:	e0ffff17 	ldw	r3,-4(fp)
   1512c:	e0bff517 	ldw	r2,-44(fp)
   15130:	1004913a 	slli	r2,r2,4
   15134:	1885883a 	add	r2,r3,r2
   15138:	10800e04 	addi	r2,r2,56
   1513c:	10800017 	ldw	r2,0(r2)
   15140:	e0fff817 	ldw	r3,-32(fp)
   15144:	1885883a 	add	r2,r3,r2
   15148:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   1514c:	e0bff517 	ldw	r2,-44(fp)
   15150:	10800044 	addi	r2,r2,1
   15154:	e0bff515 	stw	r2,-44(fp)
   15158:	e0bfff17 	ldw	r2,-4(fp)
   1515c:	10800c17 	ldw	r2,48(r2)
   15160:	e0fff517 	ldw	r3,-44(fp)
   15164:	18bfa716 	blt	r3,r2,15004 <__alt_data_end+0xf0015004>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   15168:	e0fff817 	ldw	r3,-32(fp)
   1516c:	e0bffc17 	ldw	r2,-16(fp)
   15170:	18800226 	beq	r3,r2,1517c <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   15174:	00bffb44 	movi	r2,-19
   15178:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   1517c:	e0bfff17 	ldw	r2,-4(fp)
   15180:	10803517 	ldw	r2,212(r2)
   15184:	e0ffff17 	ldw	r3,-4(fp)
   15188:	18c03317 	ldw	r3,204(r3)
   1518c:	18c003c4 	addi	r3,r3,15
   15190:	180b883a 	mov	r5,r3
   15194:	e13fff17 	ldw	r4,-4(fp)
   15198:	103ee83a 	callr	r2
   1519c:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   151a0:	e0bfff17 	ldw	r2,-4(fp)
   151a4:	10802e17 	ldw	r2,184(r2)
   151a8:	10800098 	cmpnei	r2,r2,2
   151ac:	1000601e 	bne	r2,zero,15330 <alt_read_cfi_table+0x4d8>
   151b0:	e0bffd03 	ldbu	r2,-12(fp)
   151b4:	108000d8 	cmpnei	r2,r2,3
   151b8:	10005d1e 	bne	r2,zero,15330 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   151bc:	e0bfff17 	ldw	r2,-4(fp)
   151c0:	10800c17 	ldw	r2,48(r2)
   151c4:	10bfffc4 	addi	r2,r2,-1
   151c8:	e0bff515 	stw	r2,-44(fp)
   151cc:	e03ff615 	stw	zero,-40(fp)
   151d0:	00005406 	br	15324 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   151d4:	e0ffff17 	ldw	r3,-4(fp)
   151d8:	e0bff517 	ldw	r2,-44(fp)
   151dc:	1004913a 	slli	r2,r2,4
   151e0:	1885883a 	add	r2,r3,r2
   151e4:	10800e04 	addi	r2,r2,56
   151e8:	10800017 	ldw	r2,0(r2)
   151ec:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   151f0:	e0ffff17 	ldw	r3,-4(fp)
   151f4:	e0bff617 	ldw	r2,-40(fp)
   151f8:	1004913a 	slli	r2,r2,4
   151fc:	1885883a 	add	r2,r3,r2
   15200:	10800e04 	addi	r2,r2,56
   15204:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   15208:	e13fff17 	ldw	r4,-4(fp)
   1520c:	e0bff517 	ldw	r2,-44(fp)
   15210:	1004913a 	slli	r2,r2,4
   15214:	2085883a 	add	r2,r4,r2
   15218:	10800e04 	addi	r2,r2,56
   1521c:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   15220:	e0ffff17 	ldw	r3,-4(fp)
   15224:	e0bff617 	ldw	r2,-40(fp)
   15228:	1004913a 	slli	r2,r2,4
   1522c:	1885883a 	add	r2,r3,r2
   15230:	10800e04 	addi	r2,r2,56
   15234:	e0fffe17 	ldw	r3,-8(fp)
   15238:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   1523c:	e0ffff17 	ldw	r3,-4(fp)
   15240:	e0bff517 	ldw	r2,-44(fp)
   15244:	10800104 	addi	r2,r2,4
   15248:	1004913a 	slli	r2,r2,4
   1524c:	1885883a 	add	r2,r3,r2
   15250:	10800017 	ldw	r2,0(r2)
   15254:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   15258:	e0ffff17 	ldw	r3,-4(fp)
   1525c:	e0bff617 	ldw	r2,-40(fp)
   15260:	10800104 	addi	r2,r2,4
   15264:	1004913a 	slli	r2,r2,4
   15268:	1885883a 	add	r2,r3,r2
   1526c:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   15270:	e13fff17 	ldw	r4,-4(fp)
   15274:	e0bff517 	ldw	r2,-44(fp)
   15278:	10800104 	addi	r2,r2,4
   1527c:	1004913a 	slli	r2,r2,4
   15280:	2085883a 	add	r2,r4,r2
   15284:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   15288:	e0ffff17 	ldw	r3,-4(fp)
   1528c:	e0bff617 	ldw	r2,-40(fp)
   15290:	10800104 	addi	r2,r2,4
   15294:	1004913a 	slli	r2,r2,4
   15298:	1885883a 	add	r2,r3,r2
   1529c:	e0fffe17 	ldw	r3,-8(fp)
   152a0:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   152a4:	e0ffff17 	ldw	r3,-4(fp)
   152a8:	e0bff517 	ldw	r2,-44(fp)
   152ac:	1004913a 	slli	r2,r2,4
   152b0:	1885883a 	add	r2,r3,r2
   152b4:	10800f04 	addi	r2,r2,60
   152b8:	10800017 	ldw	r2,0(r2)
   152bc:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   152c0:	e0ffff17 	ldw	r3,-4(fp)
   152c4:	e0bff617 	ldw	r2,-40(fp)
   152c8:	1004913a 	slli	r2,r2,4
   152cc:	1885883a 	add	r2,r3,r2
   152d0:	10800f04 	addi	r2,r2,60
   152d4:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   152d8:	e13fff17 	ldw	r4,-4(fp)
   152dc:	e0bff517 	ldw	r2,-44(fp)
   152e0:	1004913a 	slli	r2,r2,4
   152e4:	2085883a 	add	r2,r4,r2
   152e8:	10800f04 	addi	r2,r2,60
   152ec:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   152f0:	e0ffff17 	ldw	r3,-4(fp)
   152f4:	e0bff617 	ldw	r2,-40(fp)
   152f8:	1004913a 	slli	r2,r2,4
   152fc:	1885883a 	add	r2,r3,r2
   15300:	10800f04 	addi	r2,r2,60
   15304:	e0fffe17 	ldw	r3,-8(fp)
   15308:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   1530c:	e0bff517 	ldw	r2,-44(fp)
   15310:	10bfffc4 	addi	r2,r2,-1
   15314:	e0bff515 	stw	r2,-44(fp)
   15318:	e0bff617 	ldw	r2,-40(fp)
   1531c:	10800044 	addi	r2,r2,1
   15320:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15324:	e0bff617 	ldw	r2,-40(fp)
   15328:	e0fff517 	ldw	r3,-44(fp)
   1532c:	18bfa90e 	bge	r3,r2,151d4 <__alt_data_end+0xf00151d4>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15330:	e03ff515 	stw	zero,-44(fp)
   15334:	00001306 	br	15384 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   15338:	e0ffff17 	ldw	r3,-4(fp)
   1533c:	e0bff517 	ldw	r2,-44(fp)
   15340:	1004913a 	slli	r2,r2,4
   15344:	1885883a 	add	r2,r3,r2
   15348:	10800d04 	addi	r2,r2,52
   1534c:	e0fff917 	ldw	r3,-28(fp)
   15350:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   15354:	e0ffff17 	ldw	r3,-4(fp)
   15358:	e0bff517 	ldw	r2,-44(fp)
   1535c:	1004913a 	slli	r2,r2,4
   15360:	1885883a 	add	r2,r3,r2
   15364:	10800e04 	addi	r2,r2,56
   15368:	10800017 	ldw	r2,0(r2)
   1536c:	e0fff917 	ldw	r3,-28(fp)
   15370:	1885883a 	add	r2,r3,r2
   15374:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15378:	e0bff517 	ldw	r2,-44(fp)
   1537c:	10800044 	addi	r2,r2,1
   15380:	e0bff515 	stw	r2,-44(fp)
   15384:	e0bfff17 	ldw	r2,-4(fp)
   15388:	10800c17 	ldw	r2,48(r2)
   1538c:	e0fff517 	ldw	r3,-44(fp)
   15390:	18bfe916 	blt	r3,r2,15338 <__alt_data_end+0xf0015338>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   15394:	e0bfff17 	ldw	r2,-4(fp)
   15398:	10802e17 	ldw	r2,184(r2)
   1539c:	10c000a0 	cmpeqi	r3,r2,2
   153a0:	1800051e 	bne	r3,zero,153b8 <alt_read_cfi_table+0x560>
   153a4:	10c000e0 	cmpeqi	r3,r2,3
   153a8:	18000c1e 	bne	r3,zero,153dc <alt_read_cfi_table+0x584>
   153ac:	10800060 	cmpeqi	r2,r2,1
   153b0:	10000a1e 	bne	r2,zero,153dc <alt_read_cfi_table+0x584>
   153b4:	00001206 	br	15400 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   153b8:	e0bfff17 	ldw	r2,-4(fp)
   153bc:	10803417 	ldw	r2,208(r2)
   153c0:	e0ffff17 	ldw	r3,-4(fp)
   153c4:	18c00a17 	ldw	r3,40(r3)
   153c8:	01803c04 	movi	r6,240
   153cc:	01401544 	movi	r5,85
   153d0:	1809883a 	mov	r4,r3
   153d4:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   153d8:	00000b06 	br	15408 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   153dc:	e0bfff17 	ldw	r2,-4(fp)
   153e0:	10803417 	ldw	r2,208(r2)
   153e4:	e0ffff17 	ldw	r3,-4(fp)
   153e8:	18c00a17 	ldw	r3,40(r3)
   153ec:	01803fc4 	movi	r6,255
   153f0:	01401544 	movi	r5,85
   153f4:	1809883a 	mov	r4,r3
   153f8:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   153fc:	00000206 	br	15408 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   15400:	00bffec4 	movi	r2,-5
   15404:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   15408:	e0bff717 	ldw	r2,-36(fp)
}
   1540c:	e037883a 	mov	sp,fp
   15410:	dfc00117 	ldw	ra,4(sp)
   15414:	df000017 	ldw	fp,0(sp)
   15418:	dec00204 	addi	sp,sp,8
   1541c:	f800283a 	ret

00015420 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   15420:	defff704 	addi	sp,sp,-36
   15424:	dfc00815 	stw	ra,32(sp)
   15428:	df000715 	stw	fp,28(sp)
   1542c:	df000704 	addi	fp,sp,28
   15430:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   15434:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15438:	e0bfff17 	ldw	r2,-4(fp)
   1543c:	10800a17 	ldw	r2,40(r2)
   15440:	01802604 	movi	r6,152
   15444:	01401544 	movi	r5,85
   15448:	1009883a 	mov	r4,r2
   1544c:	00148dc0 	call	148dc <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   15450:	e03ff915 	stw	zero,-28(fp)
   15454:	00000f06 	br	15494 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   15458:	e0bfff17 	ldw	r2,-4(fp)
   1545c:	10800a17 	ldw	r2,40(r2)
   15460:	e0fff917 	ldw	r3,-28(fp)
   15464:	18c00404 	addi	r3,r3,16
   15468:	10c5883a 	add	r2,r2,r3
   1546c:	10800023 	ldbuio	r2,0(r2)
   15470:	10803fcc 	andi	r2,r2,255
   15474:	1009883a 	mov	r4,r2
   15478:	e0fffb84 	addi	r3,fp,-18
   1547c:	e0bff917 	ldw	r2,-28(fp)
   15480:	1885883a 	add	r2,r3,r2
   15484:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   15488:	e0bff917 	ldw	r2,-28(fp)
   1548c:	10800044 	addi	r2,r2,1
   15490:	e0bff915 	stw	r2,-28(fp)
   15494:	e0bff917 	ldw	r2,-28(fp)
   15498:	108000d0 	cmplti	r2,r2,3
   1549c:	103fee1e 	bne	r2,zero,15458 <__alt_data_end+0xf0015458>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   154a0:	e0bffb83 	ldbu	r2,-18(fp)
   154a4:	10803fcc 	andi	r2,r2,255
   154a8:	10801458 	cmpnei	r2,r2,81
   154ac:	10001d1e 	bne	r2,zero,15524 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   154b0:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   154b4:	10803fcc 	andi	r2,r2,255
   154b8:	10801498 	cmpnei	r2,r2,82
   154bc:	1000191e 	bne	r2,zero,15524 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   154c0:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   154c4:	10803fcc 	andi	r2,r2,255
   154c8:	10801658 	cmpnei	r2,r2,89
   154cc:	1000151e 	bne	r2,zero,15524 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   154d0:	e0bfff17 	ldw	r2,-4(fp)
   154d4:	00c00044 	movi	r3,1
   154d8:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   154dc:	e0bfff17 	ldw	r2,-4(fp)
   154e0:	00c00044 	movi	r3,1
   154e4:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   154e8:	e0bfff17 	ldw	r2,-4(fp)
   154ec:	10800a17 	ldw	r2,40(r2)
   154f0:	10800a04 	addi	r2,r2,40
   154f4:	1080002b 	ldhuio	r2,0(r2)
   154f8:	10bfffcc 	andi	r2,r2,65535
   154fc:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   15500:	e0bffb0b 	ldhu	r2,-20(fp)
   15504:	10800044 	addi	r2,r2,1
   15508:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   1550c:	e0bffb0b 	ldhu	r2,-20(fp)
   15510:	1080004c 	andi	r2,r2,1
   15514:	1001981e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   15518:	00bffb44 	movi	r2,-19
   1551c:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   15520:	00019506 	br	15b78 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15524:	e0bfff17 	ldw	r2,-4(fp)
   15528:	10800a17 	ldw	r2,40(r2)
   1552c:	01802604 	movi	r6,152
   15530:	01401544 	movi	r5,85
   15534:	1009883a 	mov	r4,r2
   15538:	00149200 	call	14920 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   1553c:	e03ff915 	stw	zero,-28(fp)
   15540:	00000f06 	br	15580 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15544:	e0bfff17 	ldw	r2,-4(fp)
   15548:	10800a17 	ldw	r2,40(r2)
   1554c:	e0fff917 	ldw	r3,-28(fp)
   15550:	18c00804 	addi	r3,r3,32
   15554:	10c5883a 	add	r2,r2,r3
   15558:	10800023 	ldbuio	r2,0(r2)
   1555c:	10803fcc 	andi	r2,r2,255
   15560:	1009883a 	mov	r4,r2
   15564:	e0fffb84 	addi	r3,fp,-18
   15568:	e0bff917 	ldw	r2,-28(fp)
   1556c:	1885883a 	add	r2,r3,r2
   15570:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   15574:	e0bff917 	ldw	r2,-28(fp)
   15578:	10800044 	addi	r2,r2,1
   1557c:	e0bff915 	stw	r2,-28(fp)
   15580:	e0bff917 	ldw	r2,-28(fp)
   15584:	10800190 	cmplti	r2,r2,6
   15588:	103fee1e 	bne	r2,zero,15544 <__alt_data_end+0xf0015544>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   1558c:	e0bffb83 	ldbu	r2,-18(fp)
   15590:	10803fcc 	andi	r2,r2,255
   15594:	10801458 	cmpnei	r2,r2,81
   15598:	1000291e 	bne	r2,zero,15640 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   1559c:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   155a0:	10803fcc 	andi	r2,r2,255
   155a4:	10801458 	cmpnei	r2,r2,81
   155a8:	1000251e 	bne	r2,zero,15640 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   155ac:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   155b0:	10803fcc 	andi	r2,r2,255
   155b4:	10801498 	cmpnei	r2,r2,82
   155b8:	1000211e 	bne	r2,zero,15640 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   155bc:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   155c0:	10803fcc 	andi	r2,r2,255
   155c4:	10801498 	cmpnei	r2,r2,82
   155c8:	10001d1e 	bne	r2,zero,15640 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   155cc:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   155d0:	10803fcc 	andi	r2,r2,255
   155d4:	10801658 	cmpnei	r2,r2,89
   155d8:	1000191e 	bne	r2,zero,15640 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   155dc:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   155e0:	10803fcc 	andi	r2,r2,255
   155e4:	10801658 	cmpnei	r2,r2,89
   155e8:	1000151e 	bne	r2,zero,15640 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   155ec:	e0bfff17 	ldw	r2,-4(fp)
   155f0:	00c00044 	movi	r3,1
   155f4:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   155f8:	e0bfff17 	ldw	r2,-4(fp)
   155fc:	00c00084 	movi	r3,2
   15600:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   15604:	e0bfff17 	ldw	r2,-4(fp)
   15608:	10800a17 	ldw	r2,40(r2)
   1560c:	10801404 	addi	r2,r2,80
   15610:	1080002b 	ldhuio	r2,0(r2)
   15614:	10bfffcc 	andi	r2,r2,65535
   15618:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   1561c:	e0bffb0b 	ldhu	r2,-20(fp)
   15620:	10800044 	addi	r2,r2,1
   15624:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   15628:	e0bffb0b 	ldhu	r2,-20(fp)
   1562c:	1080004c 	andi	r2,r2,1
   15630:	1001511e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   15634:	00bffb44 	movi	r2,-19
   15638:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   1563c:	00014e06 	br	15b78 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15640:	e0bfff17 	ldw	r2,-4(fp)
   15644:	10800a17 	ldw	r2,40(r2)
   15648:	01802604 	movi	r6,152
   1564c:	01401544 	movi	r5,85
   15650:	1009883a 	mov	r4,r2
   15654:	00149e80 	call	149e8 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   15658:	e03ff915 	stw	zero,-28(fp)
   1565c:	00000f06 	br	1569c <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15660:	e0bfff17 	ldw	r2,-4(fp)
   15664:	10800a17 	ldw	r2,40(r2)
   15668:	e0fff917 	ldw	r3,-28(fp)
   1566c:	18c00804 	addi	r3,r3,32
   15670:	10c5883a 	add	r2,r2,r3
   15674:	10800023 	ldbuio	r2,0(r2)
   15678:	10803fcc 	andi	r2,r2,255
   1567c:	1009883a 	mov	r4,r2
   15680:	e0fffb84 	addi	r3,fp,-18
   15684:	e0bff917 	ldw	r2,-28(fp)
   15688:	1885883a 	add	r2,r3,r2
   1568c:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   15690:	e0bff917 	ldw	r2,-28(fp)
   15694:	10800044 	addi	r2,r2,1
   15698:	e0bff915 	stw	r2,-28(fp)
   1569c:	e0bff917 	ldw	r2,-28(fp)
   156a0:	10800190 	cmplti	r2,r2,6
   156a4:	103fee1e 	bne	r2,zero,15660 <__alt_data_end+0xf0015660>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   156a8:	e0bffb83 	ldbu	r2,-18(fp)
   156ac:	10803fcc 	andi	r2,r2,255
   156b0:	10801458 	cmpnei	r2,r2,81
   156b4:	1000261e 	bne	r2,zero,15750 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   156b8:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   156bc:	10803fcc 	andi	r2,r2,255
   156c0:	1000231e 	bne	r2,zero,15750 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   156c4:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   156c8:	10803fcc 	andi	r2,r2,255
   156cc:	10801498 	cmpnei	r2,r2,82
   156d0:	10001f1e 	bne	r2,zero,15750 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   156d4:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   156d8:	10803fcc 	andi	r2,r2,255
   156dc:	10001c1e 	bne	r2,zero,15750 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   156e0:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   156e4:	10803fcc 	andi	r2,r2,255
   156e8:	10801658 	cmpnei	r2,r2,89
   156ec:	1000181e 	bne	r2,zero,15750 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   156f0:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   156f4:	10803fcc 	andi	r2,r2,255
   156f8:	1000151e 	bne	r2,zero,15750 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   156fc:	e0bfff17 	ldw	r2,-4(fp)
   15700:	00c00084 	movi	r3,2
   15704:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   15708:	e0bfff17 	ldw	r2,-4(fp)
   1570c:	00c00084 	movi	r3,2
   15710:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   15714:	e0bfff17 	ldw	r2,-4(fp)
   15718:	10800a17 	ldw	r2,40(r2)
   1571c:	10801404 	addi	r2,r2,80
   15720:	1080002b 	ldhuio	r2,0(r2)
   15724:	10bfffcc 	andi	r2,r2,65535
   15728:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   1572c:	e0bffb0b 	ldhu	r2,-20(fp)
   15730:	10800044 	addi	r2,r2,1
   15734:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   15738:	e0bffb0b 	ldhu	r2,-20(fp)
   1573c:	1080008c 	andi	r2,r2,2
   15740:	10010d1e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   15744:	00bffb44 	movi	r2,-19
   15748:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   1574c:	00010a06 	br	15b78 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15750:	e0bfff17 	ldw	r2,-4(fp)
   15754:	10800a17 	ldw	r2,40(r2)
   15758:	01802604 	movi	r6,152
   1575c:	01401544 	movi	r5,85
   15760:	1009883a 	mov	r4,r2
   15764:	0014a840 	call	14a84 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   15768:	e03ff915 	stw	zero,-28(fp)
   1576c:	00000f06 	br	157ac <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15770:	e0bfff17 	ldw	r2,-4(fp)
   15774:	10800a17 	ldw	r2,40(r2)
   15778:	e0fff917 	ldw	r3,-28(fp)
   1577c:	18c01004 	addi	r3,r3,64
   15780:	10c5883a 	add	r2,r2,r3
   15784:	10800023 	ldbuio	r2,0(r2)
   15788:	10803fcc 	andi	r2,r2,255
   1578c:	1009883a 	mov	r4,r2
   15790:	e0fffb84 	addi	r3,fp,-18
   15794:	e0bff917 	ldw	r2,-28(fp)
   15798:	1885883a 	add	r2,r3,r2
   1579c:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   157a0:	e0bff917 	ldw	r2,-28(fp)
   157a4:	10800044 	addi	r2,r2,1
   157a8:	e0bff915 	stw	r2,-28(fp)
   157ac:	e0bff917 	ldw	r2,-28(fp)
   157b0:	10800310 	cmplti	r2,r2,12
   157b4:	103fee1e 	bne	r2,zero,15770 <__alt_data_end+0xf0015770>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   157b8:	e0bffb83 	ldbu	r2,-18(fp)
   157bc:	10803fcc 	andi	r2,r2,255
   157c0:	10801458 	cmpnei	r2,r2,81
   157c4:	1000371e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   157c8:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   157cc:	10803fcc 	andi	r2,r2,255
   157d0:	1000341e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   157d4:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   157d8:	10803fcc 	andi	r2,r2,255
   157dc:	1000311e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   157e0:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   157e4:	10803fcc 	andi	r2,r2,255
   157e8:	10002e1e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   157ec:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   157f0:	10803fcc 	andi	r2,r2,255
   157f4:	10801498 	cmpnei	r2,r2,82
   157f8:	10002a1e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   157fc:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   15800:	10803fcc 	andi	r2,r2,255
   15804:	1000271e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   15808:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   1580c:	10803fcc 	andi	r2,r2,255
   15810:	1000241e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   15814:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   15818:	10803fcc 	andi	r2,r2,255
   1581c:	1000211e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   15820:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   15824:	10803fcc 	andi	r2,r2,255
   15828:	10801658 	cmpnei	r2,r2,89
   1582c:	10001d1e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   15830:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   15834:	10803fcc 	andi	r2,r2,255
   15838:	10001a1e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   1583c:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   15840:	10803fcc 	andi	r2,r2,255
   15844:	1000171e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   15848:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   1584c:	10803fcc 	andi	r2,r2,255
   15850:	1000141e 	bne	r2,zero,158a4 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   15854:	e0bfff17 	ldw	r2,-4(fp)
   15858:	00c00104 	movi	r3,4
   1585c:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   15860:	e0bfff17 	ldw	r2,-4(fp)
   15864:	00c00104 	movi	r3,4
   15868:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1586c:	e0bfff17 	ldw	r2,-4(fp)
   15870:	10800a17 	ldw	r2,40(r2)
   15874:	10802804 	addi	r2,r2,160
   15878:	10800037 	ldwio	r2,0(r2)
   1587c:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   15880:	e0bffb0b 	ldhu	r2,-20(fp)
   15884:	10800044 	addi	r2,r2,1
   15888:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   1588c:	e0bffb0b 	ldhu	r2,-20(fp)
   15890:	1080010c 	andi	r2,r2,4
   15894:	1000b81e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   15898:	00bffb44 	movi	r2,-19
   1589c:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   158a0:	0000b506 	br	15b78 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   158a4:	e0bfff17 	ldw	r2,-4(fp)
   158a8:	10800a17 	ldw	r2,40(r2)
   158ac:	01802604 	movi	r6,152
   158b0:	01401544 	movi	r5,85
   158b4:	1009883a 	mov	r4,r2
   158b8:	0014a340 	call	14a34 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   158bc:	e03ff915 	stw	zero,-28(fp)
   158c0:	00000f06 	br	15900 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   158c4:	e0bfff17 	ldw	r2,-4(fp)
   158c8:	10800a17 	ldw	r2,40(r2)
   158cc:	e0fff917 	ldw	r3,-28(fp)
   158d0:	18c01004 	addi	r3,r3,64
   158d4:	10c5883a 	add	r2,r2,r3
   158d8:	10800023 	ldbuio	r2,0(r2)
   158dc:	10803fcc 	andi	r2,r2,255
   158e0:	1009883a 	mov	r4,r2
   158e4:	e0fffb84 	addi	r3,fp,-18
   158e8:	e0bff917 	ldw	r2,-28(fp)
   158ec:	1885883a 	add	r2,r3,r2
   158f0:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   158f4:	e0bff917 	ldw	r2,-28(fp)
   158f8:	10800044 	addi	r2,r2,1
   158fc:	e0bff915 	stw	r2,-28(fp)
   15900:	e0bff917 	ldw	r2,-28(fp)
   15904:	10800310 	cmplti	r2,r2,12
   15908:	103fee1e 	bne	r2,zero,158c4 <__alt_data_end+0xf00158c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   1590c:	e0bffb83 	ldbu	r2,-18(fp)
   15910:	10803fcc 	andi	r2,r2,255
   15914:	10801458 	cmpnei	r2,r2,81
   15918:	10003a1e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   1591c:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   15920:	10803fcc 	andi	r2,r2,255
   15924:	1000371e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   15928:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   1592c:	10803fcc 	andi	r2,r2,255
   15930:	10801458 	cmpnei	r2,r2,81
   15934:	1000331e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   15938:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   1593c:	10803fcc 	andi	r2,r2,255
   15940:	1000301e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   15944:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   15948:	10803fcc 	andi	r2,r2,255
   1594c:	10801498 	cmpnei	r2,r2,82
   15950:	10002c1e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   15954:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   15958:	10803fcc 	andi	r2,r2,255
   1595c:	1000291e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   15960:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   15964:	10803fcc 	andi	r2,r2,255
   15968:	10801498 	cmpnei	r2,r2,82
   1596c:	1000251e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   15970:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   15974:	10803fcc 	andi	r2,r2,255
   15978:	1000221e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   1597c:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   15980:	10803fcc 	andi	r2,r2,255
   15984:	10801658 	cmpnei	r2,r2,89
   15988:	10001e1e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   1598c:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   15990:	10803fcc 	andi	r2,r2,255
   15994:	10001b1e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   15998:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   1599c:	10803fcc 	andi	r2,r2,255
   159a0:	10801658 	cmpnei	r2,r2,89
   159a4:	1000171e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   159a8:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   159ac:	10803fcc 	andi	r2,r2,255
   159b0:	1000141e 	bne	r2,zero,15a04 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   159b4:	e0bfff17 	ldw	r2,-4(fp)
   159b8:	00c00084 	movi	r3,2
   159bc:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   159c0:	e0bfff17 	ldw	r2,-4(fp)
   159c4:	00c00104 	movi	r3,4
   159c8:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   159cc:	e0bfff17 	ldw	r2,-4(fp)
   159d0:	10800a17 	ldw	r2,40(r2)
   159d4:	10802804 	addi	r2,r2,160
   159d8:	10800037 	ldwio	r2,0(r2)
   159dc:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   159e0:	e0bffb0b 	ldhu	r2,-20(fp)
   159e4:	10800044 	addi	r2,r2,1
   159e8:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   159ec:	e0bffb0b 	ldhu	r2,-20(fp)
   159f0:	1080010c 	andi	r2,r2,4
   159f4:	1000601e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   159f8:	00bffb44 	movi	r2,-19
   159fc:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   15a00:	00005d06 	br	15b78 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15a04:	e0bfff17 	ldw	r2,-4(fp)
   15a08:	10800a17 	ldw	r2,40(r2)
   15a0c:	01802604 	movi	r6,152
   15a10:	01401544 	movi	r5,85
   15a14:	1009883a 	mov	r4,r2
   15a18:	00149980 	call	14998 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   15a1c:	e03ff915 	stw	zero,-28(fp)
   15a20:	00000f06 	br	15a60 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15a24:	e0bfff17 	ldw	r2,-4(fp)
   15a28:	10800a17 	ldw	r2,40(r2)
   15a2c:	e0fff917 	ldw	r3,-28(fp)
   15a30:	18c01004 	addi	r3,r3,64
   15a34:	10c5883a 	add	r2,r2,r3
   15a38:	10800023 	ldbuio	r2,0(r2)
   15a3c:	10803fcc 	andi	r2,r2,255
   15a40:	1009883a 	mov	r4,r2
   15a44:	e0fffb84 	addi	r3,fp,-18
   15a48:	e0bff917 	ldw	r2,-28(fp)
   15a4c:	1885883a 	add	r2,r3,r2
   15a50:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   15a54:	e0bff917 	ldw	r2,-28(fp)
   15a58:	10800044 	addi	r2,r2,1
   15a5c:	e0bff915 	stw	r2,-28(fp)
   15a60:	e0bff917 	ldw	r2,-28(fp)
   15a64:	10800310 	cmplti	r2,r2,12
   15a68:	103fee1e 	bne	r2,zero,15a24 <__alt_data_end+0xf0015a24>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   15a6c:	e0bffb83 	ldbu	r2,-18(fp)
   15a70:	10803fcc 	andi	r2,r2,255
   15a74:	10801458 	cmpnei	r2,r2,81
   15a78:	10003f1e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   15a7c:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   15a80:	10803fcc 	andi	r2,r2,255
   15a84:	10801458 	cmpnei	r2,r2,81
   15a88:	10003b1e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15a8c:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   15a90:	10803fcc 	andi	r2,r2,255
   15a94:	10801458 	cmpnei	r2,r2,81
   15a98:	1000371e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15a9c:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15aa0:	10803fcc 	andi	r2,r2,255
   15aa4:	10801458 	cmpnei	r2,r2,81
   15aa8:	1000331e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15aac:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15ab0:	10803fcc 	andi	r2,r2,255
   15ab4:	10801498 	cmpnei	r2,r2,82
   15ab8:	10002f1e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15abc:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15ac0:	10803fcc 	andi	r2,r2,255
   15ac4:	10801498 	cmpnei	r2,r2,82
   15ac8:	10002b1e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15acc:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15ad0:	10803fcc 	andi	r2,r2,255
   15ad4:	10801498 	cmpnei	r2,r2,82
   15ad8:	1000271e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15adc:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15ae0:	10803fcc 	andi	r2,r2,255
   15ae4:	10801498 	cmpnei	r2,r2,82
   15ae8:	1000231e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15aec:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15af0:	10803fcc 	andi	r2,r2,255
   15af4:	10801658 	cmpnei	r2,r2,89
   15af8:	10001f1e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15afc:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15b00:	10803fcc 	andi	r2,r2,255
   15b04:	10801658 	cmpnei	r2,r2,89
   15b08:	10001b1e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15b0c:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15b10:	10803fcc 	andi	r2,r2,255
   15b14:	10801658 	cmpnei	r2,r2,89
   15b18:	1000171e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   15b1c:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15b20:	10803fcc 	andi	r2,r2,255
   15b24:	10801658 	cmpnei	r2,r2,89
   15b28:	1000131e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   15b2c:	e0bfff17 	ldw	r2,-4(fp)
   15b30:	00c00044 	movi	r3,1
   15b34:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   15b38:	e0bfff17 	ldw	r2,-4(fp)
   15b3c:	00c00104 	movi	r3,4
   15b40:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15b44:	e0bfff17 	ldw	r2,-4(fp)
   15b48:	10800a17 	ldw	r2,40(r2)
   15b4c:	10802804 	addi	r2,r2,160
   15b50:	10800037 	ldwio	r2,0(r2)
   15b54:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   15b58:	e0bffb0b 	ldhu	r2,-20(fp)
   15b5c:	10800044 	addi	r2,r2,1
   15b60:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   15b64:	e0bffb0b 	ldhu	r2,-20(fp)
   15b68:	1080010c 	andi	r2,r2,4
   15b6c:	1000021e 	bne	r2,zero,15b78 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   15b70:	00bffb44 	movi	r2,-19
   15b74:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   15b78:	e0bffa17 	ldw	r2,-24(fp)
}
   15b7c:	e037883a 	mov	sp,fp
   15b80:	dfc00117 	ldw	ra,4(sp)
   15b84:	df000017 	ldw	fp,0(sp)
   15b88:	dec00204 	addi	sp,sp,8
   15b8c:	f800283a 	ret

00015b90 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   15b90:	defffa04 	addi	sp,sp,-24
   15b94:	dfc00515 	stw	ra,20(sp)
   15b98:	df000415 	stw	fp,16(sp)
   15b9c:	df000404 	addi	fp,sp,16
   15ba0:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   15ba4:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   15ba8:	01400544 	movi	r5,21
   15bac:	e13fff17 	ldw	r4,-4(fp)
   15bb0:	0014dd80 	call	14dd8 <alt_read_16bit_query_entry>
   15bb4:	10ffffcc 	andi	r3,r2,65535
   15bb8:	e0bfff17 	ldw	r2,-4(fp)
   15bbc:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15bc0:	e03ffc15 	stw	zero,-16(fp)
   15bc4:	00001106 	br	15c0c <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   15bc8:	e0bfff17 	ldw	r2,-4(fp)
   15bcc:	10803517 	ldw	r2,212(r2)
   15bd0:	e0ffff17 	ldw	r3,-4(fp)
   15bd4:	19003317 	ldw	r4,204(r3)
   15bd8:	e0fffc17 	ldw	r3,-16(fp)
   15bdc:	20c7883a 	add	r3,r4,r3
   15be0:	180b883a 	mov	r5,r3
   15be4:	e13fff17 	ldw	r4,-4(fp)
   15be8:	103ee83a 	callr	r2
   15bec:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   15bf0:	e0fffe04 	addi	r3,fp,-8
   15bf4:	e0bffc17 	ldw	r2,-16(fp)
   15bf8:	1885883a 	add	r2,r3,r2
   15bfc:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15c00:	e0bffc17 	ldw	r2,-16(fp)
   15c04:	10800044 	addi	r2,r2,1
   15c08:	e0bffc15 	stw	r2,-16(fp)
   15c0c:	e0bffc17 	ldw	r2,-16(fp)
   15c10:	108000d0 	cmplti	r2,r2,3
   15c14:	103fec1e 	bne	r2,zero,15bc8 <__alt_data_end+0xf0015bc8>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15c18:	e0bffe03 	ldbu	r2,-8(fp)
   15c1c:	10803fcc 	andi	r2,r2,255
   15c20:	10801418 	cmpnei	r2,r2,80
   15c24:	1000081e 	bne	r2,zero,15c48 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   15c28:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15c2c:	10803fcc 	andi	r2,r2,255
   15c30:	10801498 	cmpnei	r2,r2,82
   15c34:	1000041e 	bne	r2,zero,15c48 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   15c38:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   15c3c:	10803fcc 	andi	r2,r2,255
   15c40:	10801260 	cmpeqi	r2,r2,73
   15c44:	1000021e 	bne	r2,zero,15c50 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   15c48:	00bffb44 	movi	r2,-19
   15c4c:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   15c50:	e0bffd17 	ldw	r2,-12(fp)
}
   15c54:	e037883a 	mov	sp,fp
   15c58:	dfc00117 	ldw	ra,4(sp)
   15c5c:	df000017 	ldw	fp,0(sp)
   15c60:	dec00204 	addi	sp,sp,8
   15c64:	f800283a 	ret

00015c68 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   15c68:	defffa04 	addi	sp,sp,-24
   15c6c:	dfc00515 	stw	ra,20(sp)
   15c70:	df000415 	stw	fp,16(sp)
   15c74:	df000404 	addi	fp,sp,16
   15c78:	e13ffd15 	stw	r4,-12(fp)
   15c7c:	e17ffe15 	stw	r5,-8(fp)
   15c80:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15c84:	e0bffd17 	ldw	r2,-12(fp)
   15c88:	10800017 	ldw	r2,0(r2)
   15c8c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   15c90:	e0bffc17 	ldw	r2,-16(fp)
   15c94:	10c00a04 	addi	r3,r2,40
   15c98:	e0bffd17 	ldw	r2,-12(fp)
   15c9c:	10800217 	ldw	r2,8(r2)
   15ca0:	100f883a 	mov	r7,r2
   15ca4:	e1bfff17 	ldw	r6,-4(fp)
   15ca8:	e17ffe17 	ldw	r5,-8(fp)
   15cac:	1809883a 	mov	r4,r3
   15cb0:	00162880 	call	16288 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   15cb4:	e037883a 	mov	sp,fp
   15cb8:	dfc00117 	ldw	ra,4(sp)
   15cbc:	df000017 	ldw	fp,0(sp)
   15cc0:	dec00204 	addi	sp,sp,8
   15cc4:	f800283a 	ret

00015cc8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   15cc8:	defffa04 	addi	sp,sp,-24
   15ccc:	dfc00515 	stw	ra,20(sp)
   15cd0:	df000415 	stw	fp,16(sp)
   15cd4:	df000404 	addi	fp,sp,16
   15cd8:	e13ffd15 	stw	r4,-12(fp)
   15cdc:	e17ffe15 	stw	r5,-8(fp)
   15ce0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15ce4:	e0bffd17 	ldw	r2,-12(fp)
   15ce8:	10800017 	ldw	r2,0(r2)
   15cec:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   15cf0:	e0bffc17 	ldw	r2,-16(fp)
   15cf4:	10c00a04 	addi	r3,r2,40
   15cf8:	e0bffd17 	ldw	r2,-12(fp)
   15cfc:	10800217 	ldw	r2,8(r2)
   15d00:	100f883a 	mov	r7,r2
   15d04:	e1bfff17 	ldw	r6,-4(fp)
   15d08:	e17ffe17 	ldw	r5,-8(fp)
   15d0c:	1809883a 	mov	r4,r3
   15d10:	00164a40 	call	164a4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   15d14:	e037883a 	mov	sp,fp
   15d18:	dfc00117 	ldw	ra,4(sp)
   15d1c:	df000017 	ldw	fp,0(sp)
   15d20:	dec00204 	addi	sp,sp,8
   15d24:	f800283a 	ret

00015d28 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   15d28:	defffc04 	addi	sp,sp,-16
   15d2c:	dfc00315 	stw	ra,12(sp)
   15d30:	df000215 	stw	fp,8(sp)
   15d34:	df000204 	addi	fp,sp,8
   15d38:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15d3c:	e0bfff17 	ldw	r2,-4(fp)
   15d40:	10800017 	ldw	r2,0(r2)
   15d44:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   15d48:	e0bffe17 	ldw	r2,-8(fp)
   15d4c:	10c00a04 	addi	r3,r2,40
   15d50:	e0bfff17 	ldw	r2,-4(fp)
   15d54:	10800217 	ldw	r2,8(r2)
   15d58:	100b883a 	mov	r5,r2
   15d5c:	1809883a 	mov	r4,r3
   15d60:	00161300 	call	16130 <altera_avalon_jtag_uart_close>
}
   15d64:	e037883a 	mov	sp,fp
   15d68:	dfc00117 	ldw	ra,4(sp)
   15d6c:	df000017 	ldw	fp,0(sp)
   15d70:	dec00204 	addi	sp,sp,8
   15d74:	f800283a 	ret

00015d78 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   15d78:	defffa04 	addi	sp,sp,-24
   15d7c:	dfc00515 	stw	ra,20(sp)
   15d80:	df000415 	stw	fp,16(sp)
   15d84:	df000404 	addi	fp,sp,16
   15d88:	e13ffd15 	stw	r4,-12(fp)
   15d8c:	e17ffe15 	stw	r5,-8(fp)
   15d90:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   15d94:	e0bffd17 	ldw	r2,-12(fp)
   15d98:	10800017 	ldw	r2,0(r2)
   15d9c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   15da0:	e0bffc17 	ldw	r2,-16(fp)
   15da4:	10800a04 	addi	r2,r2,40
   15da8:	e1bfff17 	ldw	r6,-4(fp)
   15dac:	e17ffe17 	ldw	r5,-8(fp)
   15db0:	1009883a 	mov	r4,r2
   15db4:	00161980 	call	16198 <altera_avalon_jtag_uart_ioctl>
}
   15db8:	e037883a 	mov	sp,fp
   15dbc:	dfc00117 	ldw	ra,4(sp)
   15dc0:	df000017 	ldw	fp,0(sp)
   15dc4:	dec00204 	addi	sp,sp,8
   15dc8:	f800283a 	ret

00015dcc <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   15dcc:	defffb04 	addi	sp,sp,-20
   15dd0:	dfc00415 	stw	ra,16(sp)
   15dd4:	df000315 	stw	fp,12(sp)
   15dd8:	df000304 	addi	fp,sp,12
   15ddc:	e13ffd15 	stw	r4,-12(fp)
   15de0:	e17ffe15 	stw	r5,-8(fp)
   15de4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15de8:	e0bffd17 	ldw	r2,-12(fp)
   15dec:	00c00044 	movi	r3,1
   15df0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   15df4:	e0bffd17 	ldw	r2,-12(fp)
   15df8:	10800017 	ldw	r2,0(r2)
   15dfc:	10800104 	addi	r2,r2,4
   15e00:	1007883a 	mov	r3,r2
   15e04:	e0bffd17 	ldw	r2,-12(fp)
   15e08:	10800817 	ldw	r2,32(r2)
   15e0c:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   15e10:	e0bfff17 	ldw	r2,-4(fp)
   15e14:	01800074 	movhi	r6,1
   15e18:	3197a004 	addi	r6,r6,24192
   15e1c:	e17ffd17 	ldw	r5,-12(fp)
   15e20:	1009883a 	mov	r4,r2
   15e24:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   15e28:	e0bffd17 	ldw	r2,-12(fp)
   15e2c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   15e30:	e0bffd17 	ldw	r2,-12(fp)
   15e34:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   15e38:	d0e05497 	ldw	r3,-32430(gp)
   15e3c:	e1fffd17 	ldw	r7,-12(fp)
   15e40:	01800074 	movhi	r6,1
   15e44:	31982404 	addi	r6,r6,24720
   15e48:	180b883a 	mov	r5,r3
   15e4c:	1009883a 	mov	r4,r2
   15e50:	0018ed00 	call	18ed0 <alt_alarm_start>
   15e54:	1000040e 	bge	r2,zero,15e68 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   15e58:	e0fffd17 	ldw	r3,-12(fp)
   15e5c:	00a00034 	movhi	r2,32768
   15e60:	10bfffc4 	addi	r2,r2,-1
   15e64:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   15e68:	0001883a 	nop
   15e6c:	e037883a 	mov	sp,fp
   15e70:	dfc00117 	ldw	ra,4(sp)
   15e74:	df000017 	ldw	fp,0(sp)
   15e78:	dec00204 	addi	sp,sp,8
   15e7c:	f800283a 	ret

00015e80 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   15e80:	defff704 	addi	sp,sp,-36
   15e84:	df000815 	stw	fp,32(sp)
   15e88:	df000804 	addi	fp,sp,32
   15e8c:	e13ffe15 	stw	r4,-8(fp)
   15e90:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   15e94:	e0bffe17 	ldw	r2,-8(fp)
   15e98:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   15e9c:	e0bffa17 	ldw	r2,-24(fp)
   15ea0:	10800017 	ldw	r2,0(r2)
   15ea4:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   15ea8:	e0bffb17 	ldw	r2,-20(fp)
   15eac:	10800104 	addi	r2,r2,4
   15eb0:	10800037 	ldwio	r2,0(r2)
   15eb4:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   15eb8:	e0bffc17 	ldw	r2,-16(fp)
   15ebc:	1080c00c 	andi	r2,r2,768
   15ec0:	10006d26 	beq	r2,zero,16078 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   15ec4:	e0bffc17 	ldw	r2,-16(fp)
   15ec8:	1080400c 	andi	r2,r2,256
   15ecc:	10003526 	beq	r2,zero,15fa4 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   15ed0:	00800074 	movhi	r2,1
   15ed4:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15ed8:	e0bffa17 	ldw	r2,-24(fp)
   15edc:	10800a17 	ldw	r2,40(r2)
   15ee0:	10800044 	addi	r2,r2,1
   15ee4:	1081ffcc 	andi	r2,r2,2047
   15ee8:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   15eec:	e0bffa17 	ldw	r2,-24(fp)
   15ef0:	10c00b17 	ldw	r3,44(r2)
   15ef4:	e0bffd17 	ldw	r2,-12(fp)
   15ef8:	18801526 	beq	r3,r2,15f50 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   15efc:	e0bffb17 	ldw	r2,-20(fp)
   15f00:	10800037 	ldwio	r2,0(r2)
   15f04:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   15f08:	e0bff817 	ldw	r2,-32(fp)
   15f0c:	10a0000c 	andi	r2,r2,32768
   15f10:	10001126 	beq	r2,zero,15f58 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   15f14:	e0bffa17 	ldw	r2,-24(fp)
   15f18:	10800a17 	ldw	r2,40(r2)
   15f1c:	e0fff817 	ldw	r3,-32(fp)
   15f20:	1809883a 	mov	r4,r3
   15f24:	e0fffa17 	ldw	r3,-24(fp)
   15f28:	1885883a 	add	r2,r3,r2
   15f2c:	10800e04 	addi	r2,r2,56
   15f30:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15f34:	e0bffa17 	ldw	r2,-24(fp)
   15f38:	10800a17 	ldw	r2,40(r2)
   15f3c:	10800044 	addi	r2,r2,1
   15f40:	10c1ffcc 	andi	r3,r2,2047
   15f44:	e0bffa17 	ldw	r2,-24(fp)
   15f48:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   15f4c:	003fe206 	br	15ed8 <__alt_data_end+0xf0015ed8>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   15f50:	0001883a 	nop
   15f54:	00000106 	br	15f5c <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   15f58:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   15f5c:	e0bff817 	ldw	r2,-32(fp)
   15f60:	10bfffec 	andhi	r2,r2,65535
   15f64:	10000f26 	beq	r2,zero,15fa4 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15f68:	e0bffa17 	ldw	r2,-24(fp)
   15f6c:	10c00817 	ldw	r3,32(r2)
   15f70:	00bfff84 	movi	r2,-2
   15f74:	1886703a 	and	r3,r3,r2
   15f78:	e0bffa17 	ldw	r2,-24(fp)
   15f7c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   15f80:	e0bffb17 	ldw	r2,-20(fp)
   15f84:	10800104 	addi	r2,r2,4
   15f88:	1007883a 	mov	r3,r2
   15f8c:	e0bffa17 	ldw	r2,-24(fp)
   15f90:	10800817 	ldw	r2,32(r2)
   15f94:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   15f98:	e0bffb17 	ldw	r2,-20(fp)
   15f9c:	10800104 	addi	r2,r2,4
   15fa0:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   15fa4:	e0bffc17 	ldw	r2,-16(fp)
   15fa8:	1080800c 	andi	r2,r2,512
   15fac:	103fbe26 	beq	r2,zero,15ea8 <__alt_data_end+0xf0015ea8>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   15fb0:	e0bffc17 	ldw	r2,-16(fp)
   15fb4:	1004d43a 	srli	r2,r2,16
   15fb8:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   15fbc:	00001406 	br	16010 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   15fc0:	e0bffb17 	ldw	r2,-20(fp)
   15fc4:	e0fffa17 	ldw	r3,-24(fp)
   15fc8:	18c00d17 	ldw	r3,52(r3)
   15fcc:	e13ffa17 	ldw	r4,-24(fp)
   15fd0:	20c7883a 	add	r3,r4,r3
   15fd4:	18c20e04 	addi	r3,r3,2104
   15fd8:	18c00003 	ldbu	r3,0(r3)
   15fdc:	18c03fcc 	andi	r3,r3,255
   15fe0:	18c0201c 	xori	r3,r3,128
   15fe4:	18ffe004 	addi	r3,r3,-128
   15fe8:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15fec:	e0bffa17 	ldw	r2,-24(fp)
   15ff0:	10800d17 	ldw	r2,52(r2)
   15ff4:	10800044 	addi	r2,r2,1
   15ff8:	10c1ffcc 	andi	r3,r2,2047
   15ffc:	e0bffa17 	ldw	r2,-24(fp)
   16000:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   16004:	e0bff917 	ldw	r2,-28(fp)
   16008:	10bfffc4 	addi	r2,r2,-1
   1600c:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   16010:	e0bff917 	ldw	r2,-28(fp)
   16014:	10000526 	beq	r2,zero,1602c <altera_avalon_jtag_uart_irq+0x1ac>
   16018:	e0bffa17 	ldw	r2,-24(fp)
   1601c:	10c00d17 	ldw	r3,52(r2)
   16020:	e0bffa17 	ldw	r2,-24(fp)
   16024:	10800c17 	ldw	r2,48(r2)
   16028:	18bfe51e 	bne	r3,r2,15fc0 <__alt_data_end+0xf0015fc0>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   1602c:	e0bff917 	ldw	r2,-28(fp)
   16030:	103f9d26 	beq	r2,zero,15ea8 <__alt_data_end+0xf0015ea8>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16034:	e0bffa17 	ldw	r2,-24(fp)
   16038:	10c00817 	ldw	r3,32(r2)
   1603c:	00bfff44 	movi	r2,-3
   16040:	1886703a 	and	r3,r3,r2
   16044:	e0bffa17 	ldw	r2,-24(fp)
   16048:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   1604c:	e0bffa17 	ldw	r2,-24(fp)
   16050:	10800017 	ldw	r2,0(r2)
   16054:	10800104 	addi	r2,r2,4
   16058:	1007883a 	mov	r3,r2
   1605c:	e0bffa17 	ldw	r2,-24(fp)
   16060:	10800817 	ldw	r2,32(r2)
   16064:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16068:	e0bffb17 	ldw	r2,-20(fp)
   1606c:	10800104 	addi	r2,r2,4
   16070:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   16074:	003f8c06 	br	15ea8 <__alt_data_end+0xf0015ea8>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   16078:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   1607c:	0001883a 	nop
   16080:	e037883a 	mov	sp,fp
   16084:	df000017 	ldw	fp,0(sp)
   16088:	dec00104 	addi	sp,sp,4
   1608c:	f800283a 	ret

00016090 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   16090:	defff804 	addi	sp,sp,-32
   16094:	df000715 	stw	fp,28(sp)
   16098:	df000704 	addi	fp,sp,28
   1609c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   160a0:	e0bffb17 	ldw	r2,-20(fp)
   160a4:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   160a8:	e0bff917 	ldw	r2,-28(fp)
   160ac:	10800017 	ldw	r2,0(r2)
   160b0:	10800104 	addi	r2,r2,4
   160b4:	10800037 	ldwio	r2,0(r2)
   160b8:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   160bc:	e0bffa17 	ldw	r2,-24(fp)
   160c0:	1081000c 	andi	r2,r2,1024
   160c4:	10000b26 	beq	r2,zero,160f4 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   160c8:	e0bff917 	ldw	r2,-28(fp)
   160cc:	10800017 	ldw	r2,0(r2)
   160d0:	10800104 	addi	r2,r2,4
   160d4:	1007883a 	mov	r3,r2
   160d8:	e0bff917 	ldw	r2,-28(fp)
   160dc:	10800817 	ldw	r2,32(r2)
   160e0:	10810014 	ori	r2,r2,1024
   160e4:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   160e8:	e0bff917 	ldw	r2,-28(fp)
   160ec:	10000915 	stw	zero,36(r2)
   160f0:	00000a06 	br	1611c <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   160f4:	e0bff917 	ldw	r2,-28(fp)
   160f8:	10c00917 	ldw	r3,36(r2)
   160fc:	00a00034 	movhi	r2,32768
   16100:	10bfff04 	addi	r2,r2,-4
   16104:	10c00536 	bltu	r2,r3,1611c <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   16108:	e0bff917 	ldw	r2,-28(fp)
   1610c:	10800917 	ldw	r2,36(r2)
   16110:	10c00044 	addi	r3,r2,1
   16114:	e0bff917 	ldw	r2,-28(fp)
   16118:	10c00915 	stw	r3,36(r2)
   1611c:	d0a05497 	ldw	r2,-32430(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   16120:	e037883a 	mov	sp,fp
   16124:	df000017 	ldw	fp,0(sp)
   16128:	dec00104 	addi	sp,sp,4
   1612c:	f800283a 	ret

00016130 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   16130:	defffd04 	addi	sp,sp,-12
   16134:	df000215 	stw	fp,8(sp)
   16138:	df000204 	addi	fp,sp,8
   1613c:	e13ffe15 	stw	r4,-8(fp)
   16140:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16144:	00000506 	br	1615c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   16148:	e0bfff17 	ldw	r2,-4(fp)
   1614c:	1090000c 	andi	r2,r2,16384
   16150:	10000226 	beq	r2,zero,1615c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   16154:	00bffd44 	movi	r2,-11
   16158:	00000b06 	br	16188 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   1615c:	e0bffe17 	ldw	r2,-8(fp)
   16160:	10c00d17 	ldw	r3,52(r2)
   16164:	e0bffe17 	ldw	r2,-8(fp)
   16168:	10800c17 	ldw	r2,48(r2)
   1616c:	18800526 	beq	r3,r2,16184 <altera_avalon_jtag_uart_close+0x54>
   16170:	e0bffe17 	ldw	r2,-8(fp)
   16174:	10c00917 	ldw	r3,36(r2)
   16178:	e0bffe17 	ldw	r2,-8(fp)
   1617c:	10800117 	ldw	r2,4(r2)
   16180:	18bff136 	bltu	r3,r2,16148 <__alt_data_end+0xf0016148>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   16184:	0005883a 	mov	r2,zero
}
   16188:	e037883a 	mov	sp,fp
   1618c:	df000017 	ldw	fp,0(sp)
   16190:	dec00104 	addi	sp,sp,4
   16194:	f800283a 	ret

00016198 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   16198:	defffa04 	addi	sp,sp,-24
   1619c:	df000515 	stw	fp,20(sp)
   161a0:	df000504 	addi	fp,sp,20
   161a4:	e13ffd15 	stw	r4,-12(fp)
   161a8:	e17ffe15 	stw	r5,-8(fp)
   161ac:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   161b0:	00bff9c4 	movi	r2,-25
   161b4:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   161b8:	e0bffe17 	ldw	r2,-8(fp)
   161bc:	10da8060 	cmpeqi	r3,r2,27137
   161c0:	1800031e 	bne	r3,zero,161d0 <altera_avalon_jtag_uart_ioctl+0x38>
   161c4:	109a80a0 	cmpeqi	r2,r2,27138
   161c8:	1000181e 	bne	r2,zero,1622c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   161cc:	00002906 	br	16274 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   161d0:	e0bffd17 	ldw	r2,-12(fp)
   161d4:	10c00117 	ldw	r3,4(r2)
   161d8:	00a00034 	movhi	r2,32768
   161dc:	10bfffc4 	addi	r2,r2,-1
   161e0:	18802126 	beq	r3,r2,16268 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   161e4:	e0bfff17 	ldw	r2,-4(fp)
   161e8:	10800017 	ldw	r2,0(r2)
   161ec:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   161f0:	e0bffc17 	ldw	r2,-16(fp)
   161f4:	10800090 	cmplti	r2,r2,2
   161f8:	1000061e 	bne	r2,zero,16214 <altera_avalon_jtag_uart_ioctl+0x7c>
   161fc:	e0fffc17 	ldw	r3,-16(fp)
   16200:	00a00034 	movhi	r2,32768
   16204:	10bfffc4 	addi	r2,r2,-1
   16208:	18800226 	beq	r3,r2,16214 <altera_avalon_jtag_uart_ioctl+0x7c>
   1620c:	e0bffc17 	ldw	r2,-16(fp)
   16210:	00000206 	br	1621c <altera_avalon_jtag_uart_ioctl+0x84>
   16214:	00a00034 	movhi	r2,32768
   16218:	10bfff84 	addi	r2,r2,-2
   1621c:	e0fffd17 	ldw	r3,-12(fp)
   16220:	18800115 	stw	r2,4(r3)
      rc = 0;
   16224:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16228:	00000f06 	br	16268 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   1622c:	e0bffd17 	ldw	r2,-12(fp)
   16230:	10c00117 	ldw	r3,4(r2)
   16234:	00a00034 	movhi	r2,32768
   16238:	10bfffc4 	addi	r2,r2,-1
   1623c:	18800c26 	beq	r3,r2,16270 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   16240:	e0bffd17 	ldw	r2,-12(fp)
   16244:	10c00917 	ldw	r3,36(r2)
   16248:	e0bffd17 	ldw	r2,-12(fp)
   1624c:	10800117 	ldw	r2,4(r2)
   16250:	1885803a 	cmpltu	r2,r3,r2
   16254:	10c03fcc 	andi	r3,r2,255
   16258:	e0bfff17 	ldw	r2,-4(fp)
   1625c:	10c00015 	stw	r3,0(r2)
      rc = 0;
   16260:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16264:	00000206 	br	16270 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   16268:	0001883a 	nop
   1626c:	00000106 	br	16274 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   16270:	0001883a 	nop

  default:
    break;
  }

  return rc;
   16274:	e0bffb17 	ldw	r2,-20(fp)
}
   16278:	e037883a 	mov	sp,fp
   1627c:	df000017 	ldw	fp,0(sp)
   16280:	dec00104 	addi	sp,sp,4
   16284:	f800283a 	ret

00016288 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   16288:	defff304 	addi	sp,sp,-52
   1628c:	dfc00c15 	stw	ra,48(sp)
   16290:	df000b15 	stw	fp,44(sp)
   16294:	df000b04 	addi	fp,sp,44
   16298:	e13ffc15 	stw	r4,-16(fp)
   1629c:	e17ffd15 	stw	r5,-12(fp)
   162a0:	e1bffe15 	stw	r6,-8(fp)
   162a4:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   162a8:	e0bffd17 	ldw	r2,-12(fp)
   162ac:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   162b0:	00004706 	br	163d0 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   162b4:	e0bffc17 	ldw	r2,-16(fp)
   162b8:	10800a17 	ldw	r2,40(r2)
   162bc:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   162c0:	e0bffc17 	ldw	r2,-16(fp)
   162c4:	10800b17 	ldw	r2,44(r2)
   162c8:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   162cc:	e0fff717 	ldw	r3,-36(fp)
   162d0:	e0bff817 	ldw	r2,-32(fp)
   162d4:	18800536 	bltu	r3,r2,162ec <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   162d8:	e0fff717 	ldw	r3,-36(fp)
   162dc:	e0bff817 	ldw	r2,-32(fp)
   162e0:	1885c83a 	sub	r2,r3,r2
   162e4:	e0bff615 	stw	r2,-40(fp)
   162e8:	00000406 	br	162fc <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   162ec:	00c20004 	movi	r3,2048
   162f0:	e0bff817 	ldw	r2,-32(fp)
   162f4:	1885c83a 	sub	r2,r3,r2
   162f8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   162fc:	e0bff617 	ldw	r2,-40(fp)
   16300:	10001e26 	beq	r2,zero,1637c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   16304:	e0fffe17 	ldw	r3,-8(fp)
   16308:	e0bff617 	ldw	r2,-40(fp)
   1630c:	1880022e 	bgeu	r3,r2,16318 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   16310:	e0bffe17 	ldw	r2,-8(fp)
   16314:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   16318:	e0bffc17 	ldw	r2,-16(fp)
   1631c:	10c00e04 	addi	r3,r2,56
   16320:	e0bff817 	ldw	r2,-32(fp)
   16324:	1885883a 	add	r2,r3,r2
   16328:	e1bff617 	ldw	r6,-40(fp)
   1632c:	100b883a 	mov	r5,r2
   16330:	e13ff517 	ldw	r4,-44(fp)
   16334:	000762c0 	call	762c <memcpy>
      ptr   += n;
   16338:	e0fff517 	ldw	r3,-44(fp)
   1633c:	e0bff617 	ldw	r2,-40(fp)
   16340:	1885883a 	add	r2,r3,r2
   16344:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   16348:	e0fffe17 	ldw	r3,-8(fp)
   1634c:	e0bff617 	ldw	r2,-40(fp)
   16350:	1885c83a 	sub	r2,r3,r2
   16354:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16358:	e0fff817 	ldw	r3,-32(fp)
   1635c:	e0bff617 	ldw	r2,-40(fp)
   16360:	1885883a 	add	r2,r3,r2
   16364:	10c1ffcc 	andi	r3,r2,2047
   16368:	e0bffc17 	ldw	r2,-16(fp)
   1636c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   16370:	e0bffe17 	ldw	r2,-8(fp)
   16374:	00bfcf16 	blt	zero,r2,162b4 <__alt_data_end+0xf00162b4>
   16378:	00000106 	br	16380 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   1637c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   16380:	e0fff517 	ldw	r3,-44(fp)
   16384:	e0bffd17 	ldw	r2,-12(fp)
   16388:	1880141e 	bne	r3,r2,163dc <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   1638c:	e0bfff17 	ldw	r2,-4(fp)
   16390:	1090000c 	andi	r2,r2,16384
   16394:	1000131e 	bne	r2,zero,163e4 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   16398:	0001883a 	nop
   1639c:	e0bffc17 	ldw	r2,-16(fp)
   163a0:	10c00a17 	ldw	r3,40(r2)
   163a4:	e0bff717 	ldw	r2,-36(fp)
   163a8:	1880051e 	bne	r3,r2,163c0 <altera_avalon_jtag_uart_read+0x138>
   163ac:	e0bffc17 	ldw	r2,-16(fp)
   163b0:	10c00917 	ldw	r3,36(r2)
   163b4:	e0bffc17 	ldw	r2,-16(fp)
   163b8:	10800117 	ldw	r2,4(r2)
   163bc:	18bff736 	bltu	r3,r2,1639c <__alt_data_end+0xf001639c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   163c0:	e0bffc17 	ldw	r2,-16(fp)
   163c4:	10c00a17 	ldw	r3,40(r2)
   163c8:	e0bff717 	ldw	r2,-36(fp)
   163cc:	18800726 	beq	r3,r2,163ec <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   163d0:	e0bffe17 	ldw	r2,-8(fp)
   163d4:	00bfb716 	blt	zero,r2,162b4 <__alt_data_end+0xf00162b4>
   163d8:	00000506 	br	163f0 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   163dc:	0001883a 	nop
   163e0:	00000306 	br	163f0 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   163e4:	0001883a 	nop
   163e8:	00000106 	br	163f0 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   163ec:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   163f0:	e0fff517 	ldw	r3,-44(fp)
   163f4:	e0bffd17 	ldw	r2,-12(fp)
   163f8:	18801826 	beq	r3,r2,1645c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   163fc:	0005303a 	rdctl	r2,status
   16400:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16404:	e0fffb17 	ldw	r3,-20(fp)
   16408:	00bfff84 	movi	r2,-2
   1640c:	1884703a 	and	r2,r3,r2
   16410:	1001703a 	wrctl	status,r2
  
  return context;
   16414:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   16418:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1641c:	e0bffc17 	ldw	r2,-16(fp)
   16420:	10800817 	ldw	r2,32(r2)
   16424:	10c00054 	ori	r3,r2,1
   16428:	e0bffc17 	ldw	r2,-16(fp)
   1642c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16430:	e0bffc17 	ldw	r2,-16(fp)
   16434:	10800017 	ldw	r2,0(r2)
   16438:	10800104 	addi	r2,r2,4
   1643c:	1007883a 	mov	r3,r2
   16440:	e0bffc17 	ldw	r2,-16(fp)
   16444:	10800817 	ldw	r2,32(r2)
   16448:	18800035 	stwio	r2,0(r3)
   1644c:	e0bffa17 	ldw	r2,-24(fp)
   16450:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16454:	e0bff917 	ldw	r2,-28(fp)
   16458:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   1645c:	e0fff517 	ldw	r3,-44(fp)
   16460:	e0bffd17 	ldw	r2,-12(fp)
   16464:	18800426 	beq	r3,r2,16478 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   16468:	e0fff517 	ldw	r3,-44(fp)
   1646c:	e0bffd17 	ldw	r2,-12(fp)
   16470:	1885c83a 	sub	r2,r3,r2
   16474:	00000606 	br	16490 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   16478:	e0bfff17 	ldw	r2,-4(fp)
   1647c:	1090000c 	andi	r2,r2,16384
   16480:	10000226 	beq	r2,zero,1648c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   16484:	00bffd44 	movi	r2,-11
   16488:	00000106 	br	16490 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   1648c:	00bffec4 	movi	r2,-5
}
   16490:	e037883a 	mov	sp,fp
   16494:	dfc00117 	ldw	ra,4(sp)
   16498:	df000017 	ldw	fp,0(sp)
   1649c:	dec00204 	addi	sp,sp,8
   164a0:	f800283a 	ret

000164a4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   164a4:	defff304 	addi	sp,sp,-52
   164a8:	dfc00c15 	stw	ra,48(sp)
   164ac:	df000b15 	stw	fp,44(sp)
   164b0:	df000b04 	addi	fp,sp,44
   164b4:	e13ffc15 	stw	r4,-16(fp)
   164b8:	e17ffd15 	stw	r5,-12(fp)
   164bc:	e1bffe15 	stw	r6,-8(fp)
   164c0:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   164c4:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   164c8:	e0bffd17 	ldw	r2,-12(fp)
   164cc:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   164d0:	00003706 	br	165b0 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   164d4:	e0bffc17 	ldw	r2,-16(fp)
   164d8:	10800c17 	ldw	r2,48(r2)
   164dc:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   164e0:	e0bffc17 	ldw	r2,-16(fp)
   164e4:	10800d17 	ldw	r2,52(r2)
   164e8:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   164ec:	e0fff917 	ldw	r3,-28(fp)
   164f0:	e0bff517 	ldw	r2,-44(fp)
   164f4:	1880062e 	bgeu	r3,r2,16510 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   164f8:	e0fff517 	ldw	r3,-44(fp)
   164fc:	e0bff917 	ldw	r2,-28(fp)
   16500:	1885c83a 	sub	r2,r3,r2
   16504:	10bfffc4 	addi	r2,r2,-1
   16508:	e0bff615 	stw	r2,-40(fp)
   1650c:	00000b06 	br	1653c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   16510:	e0bff517 	ldw	r2,-44(fp)
   16514:	10000526 	beq	r2,zero,1652c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   16518:	00c20004 	movi	r3,2048
   1651c:	e0bff917 	ldw	r2,-28(fp)
   16520:	1885c83a 	sub	r2,r3,r2
   16524:	e0bff615 	stw	r2,-40(fp)
   16528:	00000406 	br	1653c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   1652c:	00c1ffc4 	movi	r3,2047
   16530:	e0bff917 	ldw	r2,-28(fp)
   16534:	1885c83a 	sub	r2,r3,r2
   16538:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   1653c:	e0bff617 	ldw	r2,-40(fp)
   16540:	10001e26 	beq	r2,zero,165bc <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   16544:	e0fffe17 	ldw	r3,-8(fp)
   16548:	e0bff617 	ldw	r2,-40(fp)
   1654c:	1880022e 	bgeu	r3,r2,16558 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   16550:	e0bffe17 	ldw	r2,-8(fp)
   16554:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   16558:	e0bffc17 	ldw	r2,-16(fp)
   1655c:	10c20e04 	addi	r3,r2,2104
   16560:	e0bff917 	ldw	r2,-28(fp)
   16564:	1885883a 	add	r2,r3,r2
   16568:	e1bff617 	ldw	r6,-40(fp)
   1656c:	e17ffd17 	ldw	r5,-12(fp)
   16570:	1009883a 	mov	r4,r2
   16574:	000762c0 	call	762c <memcpy>
      ptr   += n;
   16578:	e0fffd17 	ldw	r3,-12(fp)
   1657c:	e0bff617 	ldw	r2,-40(fp)
   16580:	1885883a 	add	r2,r3,r2
   16584:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   16588:	e0fffe17 	ldw	r3,-8(fp)
   1658c:	e0bff617 	ldw	r2,-40(fp)
   16590:	1885c83a 	sub	r2,r3,r2
   16594:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16598:	e0fff917 	ldw	r3,-28(fp)
   1659c:	e0bff617 	ldw	r2,-40(fp)
   165a0:	1885883a 	add	r2,r3,r2
   165a4:	10c1ffcc 	andi	r3,r2,2047
   165a8:	e0bffc17 	ldw	r2,-16(fp)
   165ac:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   165b0:	e0bffe17 	ldw	r2,-8(fp)
   165b4:	00bfc716 	blt	zero,r2,164d4 <__alt_data_end+0xf00164d4>
   165b8:	00000106 	br	165c0 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   165bc:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   165c0:	0005303a 	rdctl	r2,status
   165c4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   165c8:	e0fffb17 	ldw	r3,-20(fp)
   165cc:	00bfff84 	movi	r2,-2
   165d0:	1884703a 	and	r2,r3,r2
   165d4:	1001703a 	wrctl	status,r2
  
  return context;
   165d8:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   165dc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   165e0:	e0bffc17 	ldw	r2,-16(fp)
   165e4:	10800817 	ldw	r2,32(r2)
   165e8:	10c00094 	ori	r3,r2,2
   165ec:	e0bffc17 	ldw	r2,-16(fp)
   165f0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   165f4:	e0bffc17 	ldw	r2,-16(fp)
   165f8:	10800017 	ldw	r2,0(r2)
   165fc:	10800104 	addi	r2,r2,4
   16600:	1007883a 	mov	r3,r2
   16604:	e0bffc17 	ldw	r2,-16(fp)
   16608:	10800817 	ldw	r2,32(r2)
   1660c:	18800035 	stwio	r2,0(r3)
   16610:	e0bffa17 	ldw	r2,-24(fp)
   16614:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16618:	e0bff817 	ldw	r2,-32(fp)
   1661c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   16620:	e0bffe17 	ldw	r2,-8(fp)
   16624:	0080100e 	bge	zero,r2,16668 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   16628:	e0bfff17 	ldw	r2,-4(fp)
   1662c:	1090000c 	andi	r2,r2,16384
   16630:	1000101e 	bne	r2,zero,16674 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   16634:	0001883a 	nop
   16638:	e0bffc17 	ldw	r2,-16(fp)
   1663c:	10c00d17 	ldw	r3,52(r2)
   16640:	e0bff517 	ldw	r2,-44(fp)
   16644:	1880051e 	bne	r3,r2,1665c <altera_avalon_jtag_uart_write+0x1b8>
   16648:	e0bffc17 	ldw	r2,-16(fp)
   1664c:	10c00917 	ldw	r3,36(r2)
   16650:	e0bffc17 	ldw	r2,-16(fp)
   16654:	10800117 	ldw	r2,4(r2)
   16658:	18bff736 	bltu	r3,r2,16638 <__alt_data_end+0xf0016638>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   1665c:	e0bffc17 	ldw	r2,-16(fp)
   16660:	10800917 	ldw	r2,36(r2)
   16664:	1000051e 	bne	r2,zero,1667c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   16668:	e0bffe17 	ldw	r2,-8(fp)
   1666c:	00bfd016 	blt	zero,r2,165b0 <__alt_data_end+0xf00165b0>
   16670:	00000306 	br	16680 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   16674:	0001883a 	nop
   16678:	00000106 	br	16680 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   1667c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   16680:	e0fffd17 	ldw	r3,-12(fp)
   16684:	e0bff717 	ldw	r2,-36(fp)
   16688:	18800426 	beq	r3,r2,1669c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   1668c:	e0fffd17 	ldw	r3,-12(fp)
   16690:	e0bff717 	ldw	r2,-36(fp)
   16694:	1885c83a 	sub	r2,r3,r2
   16698:	00000606 	br	166b4 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   1669c:	e0bfff17 	ldw	r2,-4(fp)
   166a0:	1090000c 	andi	r2,r2,16384
   166a4:	10000226 	beq	r2,zero,166b0 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   166a8:	00bffd44 	movi	r2,-11
   166ac:	00000106 	br	166b4 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   166b0:	00bffec4 	movi	r2,-5
}
   166b4:	e037883a 	mov	sp,fp
   166b8:	dfc00117 	ldw	ra,4(sp)
   166bc:	df000017 	ldw	fp,0(sp)
   166c0:	dec00204 	addi	sp,sp,8
   166c4:	f800283a 	ret

000166c8 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   166c8:	defffa04 	addi	sp,sp,-24
   166cc:	dfc00515 	stw	ra,20(sp)
   166d0:	df000415 	stw	fp,16(sp)
   166d4:	df000404 	addi	fp,sp,16
   166d8:	e13ffe15 	stw	r4,-8(fp)
   166dc:	2805883a 	mov	r2,r5
   166e0:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   166e4:	e0bffe17 	ldw	r2,-8(fp)
   166e8:	10800017 	ldw	r2,0(r2)
   166ec:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   166f0:	008003f4 	movhi	r2,15
   166f4:	10909004 	addi	r2,r2,16960
   166f8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   166fc:	e0bffe17 	ldw	r2,-8(fp)
   16700:	10800803 	ldbu	r2,32(r2)
   16704:	10803fcc 	andi	r2,r2,255
   16708:	1080201c 	xori	r2,r2,128
   1670c:	10bfe004 	addi	r2,r2,-128
   16710:	1000151e 	bne	r2,zero,16768 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16714:	00000906 	br	1673c <lcd_write_command+0x74>
    if (--i == 0)
   16718:	e0bffc17 	ldw	r2,-16(fp)
   1671c:	10bfffc4 	addi	r2,r2,-1
   16720:	e0bffc15 	stw	r2,-16(fp)
   16724:	e0bffc17 	ldw	r2,-16(fp)
   16728:	1000041e 	bne	r2,zero,1673c <lcd_write_command+0x74>
    {
      sp->broken = 1;
   1672c:	e0bffe17 	ldw	r2,-8(fp)
   16730:	00c00044 	movi	r3,1
   16734:	10c00805 	stb	r3,32(r2)
      return;
   16738:	00000c06 	br	1676c <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1673c:	e0bffd17 	ldw	r2,-12(fp)
   16740:	10800104 	addi	r2,r2,4
   16744:	10800037 	ldwio	r2,0(r2)
   16748:	1080200c 	andi	r2,r2,128
   1674c:	103ff21e 	bne	r2,zero,16718 <__alt_data_end+0xf0016718>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   16750:	01001904 	movi	r4,100
   16754:	00198980 	call	19898 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   16758:	e0bffd17 	ldw	r2,-12(fp)
   1675c:	e0ffff03 	ldbu	r3,-4(fp)
   16760:	10c00035 	stwio	r3,0(r2)
   16764:	00000106 	br	1676c <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   16768:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   1676c:	e037883a 	mov	sp,fp
   16770:	dfc00117 	ldw	ra,4(sp)
   16774:	df000017 	ldw	fp,0(sp)
   16778:	dec00204 	addi	sp,sp,8
   1677c:	f800283a 	ret

00016780 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   16780:	defffa04 	addi	sp,sp,-24
   16784:	dfc00515 	stw	ra,20(sp)
   16788:	df000415 	stw	fp,16(sp)
   1678c:	df000404 	addi	fp,sp,16
   16790:	e13ffe15 	stw	r4,-8(fp)
   16794:	2805883a 	mov	r2,r5
   16798:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   1679c:	e0bffe17 	ldw	r2,-8(fp)
   167a0:	10800017 	ldw	r2,0(r2)
   167a4:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   167a8:	008003f4 	movhi	r2,15
   167ac:	10909004 	addi	r2,r2,16960
   167b0:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   167b4:	e0bffe17 	ldw	r2,-8(fp)
   167b8:	10800803 	ldbu	r2,32(r2)
   167bc:	10803fcc 	andi	r2,r2,255
   167c0:	1080201c 	xori	r2,r2,128
   167c4:	10bfe004 	addi	r2,r2,-128
   167c8:	10001d1e 	bne	r2,zero,16840 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   167cc:	00000906 	br	167f4 <lcd_write_data+0x74>
    if (--i == 0)
   167d0:	e0bffc17 	ldw	r2,-16(fp)
   167d4:	10bfffc4 	addi	r2,r2,-1
   167d8:	e0bffc15 	stw	r2,-16(fp)
   167dc:	e0bffc17 	ldw	r2,-16(fp)
   167e0:	1000041e 	bne	r2,zero,167f4 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   167e4:	e0bffe17 	ldw	r2,-8(fp)
   167e8:	00c00044 	movi	r3,1
   167ec:	10c00805 	stb	r3,32(r2)
      return;
   167f0:	00001406 	br	16844 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   167f4:	e0bffd17 	ldw	r2,-12(fp)
   167f8:	10800104 	addi	r2,r2,4
   167fc:	10800037 	ldwio	r2,0(r2)
   16800:	1080200c 	andi	r2,r2,128
   16804:	103ff21e 	bne	r2,zero,167d0 <__alt_data_end+0xf00167d0>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   16808:	01001904 	movi	r4,100
   1680c:	00198980 	call	19898 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   16810:	e0bffd17 	ldw	r2,-12(fp)
   16814:	10800204 	addi	r2,r2,8
   16818:	1007883a 	mov	r3,r2
   1681c:	e0bfff03 	ldbu	r2,-4(fp)
   16820:	18800035 	stwio	r2,0(r3)

  sp->address++;
   16824:	e0bffe17 	ldw	r2,-8(fp)
   16828:	108008c3 	ldbu	r2,35(r2)
   1682c:	10800044 	addi	r2,r2,1
   16830:	1007883a 	mov	r3,r2
   16834:	e0bffe17 	ldw	r2,-8(fp)
   16838:	10c008c5 	stb	r3,35(r2)
   1683c:	00000106 	br	16844 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   16840:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   16844:	e037883a 	mov	sp,fp
   16848:	dfc00117 	ldw	ra,4(sp)
   1684c:	df000017 	ldw	fp,0(sp)
   16850:	dec00204 	addi	sp,sp,8
   16854:	f800283a 	ret

00016858 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   16858:	defffc04 	addi	sp,sp,-16
   1685c:	dfc00315 	stw	ra,12(sp)
   16860:	df000215 	stw	fp,8(sp)
   16864:	df000204 	addi	fp,sp,8
   16868:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   1686c:	01400044 	movi	r5,1
   16870:	e13fff17 	ldw	r4,-4(fp)
   16874:	00166c80 	call	166c8 <lcd_write_command>

  sp->x = 0;
   16878:	e0bfff17 	ldw	r2,-4(fp)
   1687c:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   16880:	e0bfff17 	ldw	r2,-4(fp)
   16884:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   16888:	e0bfff17 	ldw	r2,-4(fp)
   1688c:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16890:	e03ffe15 	stw	zero,-8(fp)
   16894:	00001b06 	br	16904 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   16898:	e0bffe17 	ldw	r2,-8(fp)
   1689c:	108018e4 	muli	r2,r2,99
   168a0:	10801004 	addi	r2,r2,64
   168a4:	e0ffff17 	ldw	r3,-4(fp)
   168a8:	1885883a 	add	r2,r3,r2
   168ac:	01801444 	movi	r6,81
   168b0:	01400804 	movi	r5,32
   168b4:	1009883a 	mov	r4,r2
   168b8:	00077740 	call	7774 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   168bc:	e0bffe17 	ldw	r2,-8(fp)
   168c0:	108018e4 	muli	r2,r2,99
   168c4:	10800c04 	addi	r2,r2,48
   168c8:	e0ffff17 	ldw	r3,-4(fp)
   168cc:	1885883a 	add	r2,r3,r2
   168d0:	01800404 	movi	r6,16
   168d4:	01400804 	movi	r5,32
   168d8:	1009883a 	mov	r4,r2
   168dc:	00077740 	call	7774 <memset>
    sp->line[y].width = 0;
   168e0:	e0ffff17 	ldw	r3,-4(fp)
   168e4:	e0bffe17 	ldw	r2,-8(fp)
   168e8:	108018e4 	muli	r2,r2,99
   168ec:	1885883a 	add	r2,r3,r2
   168f0:	10802444 	addi	r2,r2,145
   168f4:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   168f8:	e0bffe17 	ldw	r2,-8(fp)
   168fc:	10800044 	addi	r2,r2,1
   16900:	e0bffe15 	stw	r2,-8(fp)
   16904:	e0bffe17 	ldw	r2,-8(fp)
   16908:	10800090 	cmplti	r2,r2,2
   1690c:	103fe21e 	bne	r2,zero,16898 <__alt_data_end+0xf0016898>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   16910:	0001883a 	nop
   16914:	e037883a 	mov	sp,fp
   16918:	dfc00117 	ldw	ra,4(sp)
   1691c:	df000017 	ldw	fp,0(sp)
   16920:	dec00204 	addi	sp,sp,8
   16924:	f800283a 	ret

00016928 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   16928:	defff704 	addi	sp,sp,-36
   1692c:	dfc00815 	stw	ra,32(sp)
   16930:	df000715 	stw	fp,28(sp)
   16934:	df000704 	addi	fp,sp,28
   16938:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   1693c:	e0bfff17 	ldw	r2,-4(fp)
   16940:	10800943 	ldbu	r2,37(r2)
   16944:	10803fcc 	andi	r2,r2,255
   16948:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1694c:	e03ff915 	stw	zero,-28(fp)
   16950:	00006806 	br	16af4 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   16954:	e0ffff17 	ldw	r3,-4(fp)
   16958:	e0bff917 	ldw	r2,-28(fp)
   1695c:	108018e4 	muli	r2,r2,99
   16960:	1885883a 	add	r2,r3,r2
   16964:	10802444 	addi	r2,r2,145
   16968:	10800003 	ldbu	r2,0(r2)
   1696c:	10803fcc 	andi	r2,r2,255
   16970:	1080201c 	xori	r2,r2,128
   16974:	10bfe004 	addi	r2,r2,-128
   16978:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   1697c:	e0ffff17 	ldw	r3,-4(fp)
   16980:	e0bff917 	ldw	r2,-28(fp)
   16984:	108018e4 	muli	r2,r2,99
   16988:	1885883a 	add	r2,r3,r2
   1698c:	10802484 	addi	r2,r2,146
   16990:	10800003 	ldbu	r2,0(r2)
   16994:	10c03fcc 	andi	r3,r2,255
   16998:	e0bffc17 	ldw	r2,-16(fp)
   1699c:	1885383a 	mul	r2,r3,r2
   169a0:	1005d23a 	srai	r2,r2,8
   169a4:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   169a8:	e0fffb17 	ldw	r3,-20(fp)
   169ac:	e0bffd17 	ldw	r2,-12(fp)
   169b0:	18800116 	blt	r3,r2,169b8 <lcd_repaint_screen+0x90>
      offset = 0;
   169b4:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   169b8:	e03ffa15 	stw	zero,-24(fp)
   169bc:	00004706 	br	16adc <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   169c0:	e0fffa17 	ldw	r3,-24(fp)
   169c4:	e0bffb17 	ldw	r2,-20(fp)
   169c8:	1885883a 	add	r2,r3,r2
   169cc:	e0fffd17 	ldw	r3,-12(fp)
   169d0:	10c9283a 	div	r4,r2,r3
   169d4:	e0fffd17 	ldw	r3,-12(fp)
   169d8:	20c7383a 	mul	r3,r4,r3
   169dc:	10c5c83a 	sub	r2,r2,r3
   169e0:	e13fff17 	ldw	r4,-4(fp)
   169e4:	e0fff917 	ldw	r3,-28(fp)
   169e8:	18c018e4 	muli	r3,r3,99
   169ec:	20c7883a 	add	r3,r4,r3
   169f0:	1885883a 	add	r2,r3,r2
   169f4:	10801004 	addi	r2,r2,64
   169f8:	10800003 	ldbu	r2,0(r2)
   169fc:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   16a00:	e0ffff17 	ldw	r3,-4(fp)
   16a04:	e0bff917 	ldw	r2,-28(fp)
   16a08:	108018e4 	muli	r2,r2,99
   16a0c:	1887883a 	add	r3,r3,r2
   16a10:	e0bffa17 	ldw	r2,-24(fp)
   16a14:	1885883a 	add	r2,r3,r2
   16a18:	10800c04 	addi	r2,r2,48
   16a1c:	10800003 	ldbu	r2,0(r2)
   16a20:	10c03fcc 	andi	r3,r2,255
   16a24:	18c0201c 	xori	r3,r3,128
   16a28:	18ffe004 	addi	r3,r3,-128
   16a2c:	e0bffe07 	ldb	r2,-8(fp)
   16a30:	18802726 	beq	r3,r2,16ad0 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   16a34:	e0fff917 	ldw	r3,-28(fp)
   16a38:	d0a01284 	addi	r2,gp,-32694
   16a3c:	1885883a 	add	r2,r3,r2
   16a40:	10800003 	ldbu	r2,0(r2)
   16a44:	1007883a 	mov	r3,r2
   16a48:	e0bffa17 	ldw	r2,-24(fp)
   16a4c:	1885883a 	add	r2,r3,r2
   16a50:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   16a54:	e0fffe43 	ldbu	r3,-7(fp)
   16a58:	e0bfff17 	ldw	r2,-4(fp)
   16a5c:	108008c3 	ldbu	r2,35(r2)
   16a60:	10803fcc 	andi	r2,r2,255
   16a64:	1080201c 	xori	r2,r2,128
   16a68:	10bfe004 	addi	r2,r2,-128
   16a6c:	18800a26 	beq	r3,r2,16a98 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   16a70:	e0fffe43 	ldbu	r3,-7(fp)
   16a74:	00bfe004 	movi	r2,-128
   16a78:	1884b03a 	or	r2,r3,r2
   16a7c:	10803fcc 	andi	r2,r2,255
   16a80:	100b883a 	mov	r5,r2
   16a84:	e13fff17 	ldw	r4,-4(fp)
   16a88:	00166c80 	call	166c8 <lcd_write_command>
          sp->address = address;
   16a8c:	e0fffe43 	ldbu	r3,-7(fp)
   16a90:	e0bfff17 	ldw	r2,-4(fp)
   16a94:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   16a98:	e0bffe03 	ldbu	r2,-8(fp)
   16a9c:	10803fcc 	andi	r2,r2,255
   16aa0:	100b883a 	mov	r5,r2
   16aa4:	e13fff17 	ldw	r4,-4(fp)
   16aa8:	00167800 	call	16780 <lcd_write_data>
        sp->line[y].visible[x] = c;
   16aac:	e0ffff17 	ldw	r3,-4(fp)
   16ab0:	e0bff917 	ldw	r2,-28(fp)
   16ab4:	108018e4 	muli	r2,r2,99
   16ab8:	1887883a 	add	r3,r3,r2
   16abc:	e0bffa17 	ldw	r2,-24(fp)
   16ac0:	1885883a 	add	r2,r3,r2
   16ac4:	10800c04 	addi	r2,r2,48
   16ac8:	e0fffe03 	ldbu	r3,-8(fp)
   16acc:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   16ad0:	e0bffa17 	ldw	r2,-24(fp)
   16ad4:	10800044 	addi	r2,r2,1
   16ad8:	e0bffa15 	stw	r2,-24(fp)
   16adc:	e0bffa17 	ldw	r2,-24(fp)
   16ae0:	10800410 	cmplti	r2,r2,16
   16ae4:	103fb61e 	bne	r2,zero,169c0 <__alt_data_end+0xf00169c0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16ae8:	e0bff917 	ldw	r2,-28(fp)
   16aec:	10800044 	addi	r2,r2,1
   16af0:	e0bff915 	stw	r2,-28(fp)
   16af4:	e0bff917 	ldw	r2,-28(fp)
   16af8:	10800090 	cmplti	r2,r2,2
   16afc:	103f951e 	bne	r2,zero,16954 <__alt_data_end+0xf0016954>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   16b00:	0001883a 	nop
   16b04:	e037883a 	mov	sp,fp
   16b08:	dfc00117 	ldw	ra,4(sp)
   16b0c:	df000017 	ldw	fp,0(sp)
   16b10:	dec00204 	addi	sp,sp,8
   16b14:	f800283a 	ret

00016b18 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   16b18:	defffc04 	addi	sp,sp,-16
   16b1c:	dfc00315 	stw	ra,12(sp)
   16b20:	df000215 	stw	fp,8(sp)
   16b24:	df000204 	addi	fp,sp,8
   16b28:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16b2c:	e03ffe15 	stw	zero,-8(fp)
   16b30:	00001d06 	br	16ba8 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   16b34:	e0bffe17 	ldw	r2,-8(fp)
   16b38:	00800f16 	blt	zero,r2,16b78 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   16b3c:	e0bffe17 	ldw	r2,-8(fp)
   16b40:	108018e4 	muli	r2,r2,99
   16b44:	10801004 	addi	r2,r2,64
   16b48:	e0ffff17 	ldw	r3,-4(fp)
   16b4c:	1889883a 	add	r4,r3,r2
   16b50:	e0bffe17 	ldw	r2,-8(fp)
   16b54:	10800044 	addi	r2,r2,1
   16b58:	108018e4 	muli	r2,r2,99
   16b5c:	10801004 	addi	r2,r2,64
   16b60:	e0ffff17 	ldw	r3,-4(fp)
   16b64:	1885883a 	add	r2,r3,r2
   16b68:	01801404 	movi	r6,80
   16b6c:	100b883a 	mov	r5,r2
   16b70:	000762c0 	call	762c <memcpy>
   16b74:	00000906 	br	16b9c <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   16b78:	e0bffe17 	ldw	r2,-8(fp)
   16b7c:	108018e4 	muli	r2,r2,99
   16b80:	10801004 	addi	r2,r2,64
   16b84:	e0ffff17 	ldw	r3,-4(fp)
   16b88:	1885883a 	add	r2,r3,r2
   16b8c:	01801404 	movi	r6,80
   16b90:	01400804 	movi	r5,32
   16b94:	1009883a 	mov	r4,r2
   16b98:	00077740 	call	7774 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16b9c:	e0bffe17 	ldw	r2,-8(fp)
   16ba0:	10800044 	addi	r2,r2,1
   16ba4:	e0bffe15 	stw	r2,-8(fp)
   16ba8:	e0bffe17 	ldw	r2,-8(fp)
   16bac:	10800090 	cmplti	r2,r2,2
   16bb0:	103fe01e 	bne	r2,zero,16b34 <__alt_data_end+0xf0016b34>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   16bb4:	e0bfff17 	ldw	r2,-4(fp)
   16bb8:	10800883 	ldbu	r2,34(r2)
   16bbc:	10bfffc4 	addi	r2,r2,-1
   16bc0:	1007883a 	mov	r3,r2
   16bc4:	e0bfff17 	ldw	r2,-4(fp)
   16bc8:	10c00885 	stb	r3,34(r2)
}
   16bcc:	0001883a 	nop
   16bd0:	e037883a 	mov	sp,fp
   16bd4:	dfc00117 	ldw	ra,4(sp)
   16bd8:	df000017 	ldw	fp,0(sp)
   16bdc:	dec00204 	addi	sp,sp,8
   16be0:	f800283a 	ret

00016be4 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   16be4:	defff904 	addi	sp,sp,-28
   16be8:	dfc00615 	stw	ra,24(sp)
   16bec:	df000515 	stw	fp,20(sp)
   16bf0:	df000504 	addi	fp,sp,20
   16bf4:	e13ffe15 	stw	r4,-8(fp)
   16bf8:	2805883a 	mov	r2,r5
   16bfc:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   16c00:	e03ffb15 	stw	zero,-20(fp)
   16c04:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   16c08:	e0bffe17 	ldw	r2,-8(fp)
   16c0c:	10800a03 	ldbu	r2,40(r2)
   16c10:	10803fcc 	andi	r2,r2,255
   16c14:	1080201c 	xori	r2,r2,128
   16c18:	10bfe004 	addi	r2,r2,-128
   16c1c:	108016d8 	cmpnei	r2,r2,91
   16c20:	1000411e 	bne	r2,zero,16d28 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   16c24:	e0bffe17 	ldw	r2,-8(fp)
   16c28:	10800a04 	addi	r2,r2,40
   16c2c:	10800044 	addi	r2,r2,1
   16c30:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   16c34:	00000c06 	br	16c68 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   16c38:	e0bffb17 	ldw	r2,-20(fp)
   16c3c:	10c002a4 	muli	r3,r2,10
   16c40:	e0bffd17 	ldw	r2,-12(fp)
   16c44:	11000044 	addi	r4,r2,1
   16c48:	e13ffd15 	stw	r4,-12(fp)
   16c4c:	10800003 	ldbu	r2,0(r2)
   16c50:	10803fcc 	andi	r2,r2,255
   16c54:	1080201c 	xori	r2,r2,128
   16c58:	10bfe004 	addi	r2,r2,-128
   16c5c:	10bff404 	addi	r2,r2,-48
   16c60:	1885883a 	add	r2,r3,r2
   16c64:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   16c68:	d0e01797 	ldw	r3,-32674(gp)
   16c6c:	e0bffd17 	ldw	r2,-12(fp)
   16c70:	10800003 	ldbu	r2,0(r2)
   16c74:	10803fcc 	andi	r2,r2,255
   16c78:	1080201c 	xori	r2,r2,128
   16c7c:	10bfe004 	addi	r2,r2,-128
   16c80:	10800044 	addi	r2,r2,1
   16c84:	1885883a 	add	r2,r3,r2
   16c88:	10800003 	ldbu	r2,0(r2)
   16c8c:	10803fcc 	andi	r2,r2,255
   16c90:	1080010c 	andi	r2,r2,4
   16c94:	103fe81e 	bne	r2,zero,16c38 <__alt_data_end+0xf0016c38>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   16c98:	e0bffd17 	ldw	r2,-12(fp)
   16c9c:	10800003 	ldbu	r2,0(r2)
   16ca0:	10803fcc 	andi	r2,r2,255
   16ca4:	1080201c 	xori	r2,r2,128
   16ca8:	10bfe004 	addi	r2,r2,-128
   16cac:	10800ed8 	cmpnei	r2,r2,59
   16cb0:	10001f1e 	bne	r2,zero,16d30 <lcd_handle_escape+0x14c>
    {
      ptr++;
   16cb4:	e0bffd17 	ldw	r2,-12(fp)
   16cb8:	10800044 	addi	r2,r2,1
   16cbc:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   16cc0:	00000c06 	br	16cf4 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   16cc4:	e0bffc17 	ldw	r2,-16(fp)
   16cc8:	10c002a4 	muli	r3,r2,10
   16ccc:	e0bffd17 	ldw	r2,-12(fp)
   16cd0:	11000044 	addi	r4,r2,1
   16cd4:	e13ffd15 	stw	r4,-12(fp)
   16cd8:	10800003 	ldbu	r2,0(r2)
   16cdc:	10803fcc 	andi	r2,r2,255
   16ce0:	1080201c 	xori	r2,r2,128
   16ce4:	10bfe004 	addi	r2,r2,-128
   16ce8:	10bff404 	addi	r2,r2,-48
   16cec:	1885883a 	add	r2,r3,r2
   16cf0:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   16cf4:	d0e01797 	ldw	r3,-32674(gp)
   16cf8:	e0bffd17 	ldw	r2,-12(fp)
   16cfc:	10800003 	ldbu	r2,0(r2)
   16d00:	10803fcc 	andi	r2,r2,255
   16d04:	1080201c 	xori	r2,r2,128
   16d08:	10bfe004 	addi	r2,r2,-128
   16d0c:	10800044 	addi	r2,r2,1
   16d10:	1885883a 	add	r2,r3,r2
   16d14:	10800003 	ldbu	r2,0(r2)
   16d18:	10803fcc 	andi	r2,r2,255
   16d1c:	1080010c 	andi	r2,r2,4
   16d20:	103fe81e 	bne	r2,zero,16cc4 <__alt_data_end+0xf0016cc4>
   16d24:	00000206 	br	16d30 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   16d28:	00bfffc4 	movi	r2,-1
   16d2c:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   16d30:	e0bfff07 	ldb	r2,-4(fp)
   16d34:	10c012a0 	cmpeqi	r3,r2,74
   16d38:	1800291e 	bne	r3,zero,16de0 <lcd_handle_escape+0x1fc>
   16d3c:	10c012c8 	cmpgei	r3,r2,75
   16d40:	1800031e 	bne	r3,zero,16d50 <lcd_handle_escape+0x16c>
   16d44:	10801220 	cmpeqi	r2,r2,72
   16d48:	1000061e 	bne	r2,zero,16d64 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   16d4c:	00004a06 	br	16e78 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   16d50:	10c012e0 	cmpeqi	r3,r2,75
   16d54:	1800281e 	bne	r3,zero,16df8 <lcd_handle_escape+0x214>
   16d58:	108019a0 	cmpeqi	r2,r2,102
   16d5c:	1000011e 	bne	r2,zero,16d64 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   16d60:	00004506 	br	16e78 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   16d64:	e0bffc17 	ldw	r2,-16(fp)
   16d68:	0080050e 	bge	zero,r2,16d80 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   16d6c:	e0bffc17 	ldw	r2,-16(fp)
   16d70:	10bfffc4 	addi	r2,r2,-1
   16d74:	1007883a 	mov	r3,r2
   16d78:	e0bffe17 	ldw	r2,-8(fp)
   16d7c:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   16d80:	e0bffb17 	ldw	r2,-20(fp)
   16d84:	0080370e 	bge	zero,r2,16e64 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   16d88:	e0bffb17 	ldw	r2,-20(fp)
   16d8c:	10bfffc4 	addi	r2,r2,-1
   16d90:	1007883a 	mov	r3,r2
   16d94:	e0bffe17 	ldw	r2,-8(fp)
   16d98:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   16d9c:	e0bffe17 	ldw	r2,-8(fp)
   16da0:	10800883 	ldbu	r2,34(r2)
   16da4:	10803fcc 	andi	r2,r2,255
   16da8:	10800170 	cmpltui	r2,r2,5
   16dac:	1000061e 	bne	r2,zero,16dc8 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   16db0:	e0bffe17 	ldw	r2,-8(fp)
   16db4:	00c00104 	movi	r3,4
   16db8:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   16dbc:	00000206 	br	16dc8 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   16dc0:	e13ffe17 	ldw	r4,-8(fp)
   16dc4:	0016b180 	call	16b18 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   16dc8:	e0bffe17 	ldw	r2,-8(fp)
   16dcc:	10800883 	ldbu	r2,34(r2)
   16dd0:	10803fcc 	andi	r2,r2,255
   16dd4:	108000e8 	cmpgeui	r2,r2,3
   16dd8:	103ff91e 	bne	r2,zero,16dc0 <__alt_data_end+0xf0016dc0>
        lcd_scroll_up(sp);
    }
    break;
   16ddc:	00002106 	br	16e64 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   16de0:	e0bffb17 	ldw	r2,-20(fp)
   16de4:	10800098 	cmpnei	r2,r2,2
   16de8:	1000201e 	bne	r2,zero,16e6c <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   16dec:	e13ffe17 	ldw	r4,-8(fp)
   16df0:	00168580 	call	16858 <lcd_clear_screen>
    break;
   16df4:	00001d06 	br	16e6c <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   16df8:	e0bffb17 	ldw	r2,-20(fp)
   16dfc:	00801d16 	blt	zero,r2,16e74 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   16e00:	e0bffe17 	ldw	r2,-8(fp)
   16e04:	10800843 	ldbu	r2,33(r2)
   16e08:	10803fcc 	andi	r2,r2,255
   16e0c:	10801428 	cmpgeui	r2,r2,80
   16e10:	1000181e 	bne	r2,zero,16e74 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   16e14:	e0bffe17 	ldw	r2,-8(fp)
   16e18:	10800883 	ldbu	r2,34(r2)
   16e1c:	10803fcc 	andi	r2,r2,255
   16e20:	108018e4 	muli	r2,r2,99
   16e24:	10801004 	addi	r2,r2,64
   16e28:	e0fffe17 	ldw	r3,-8(fp)
   16e2c:	1887883a 	add	r3,r3,r2
   16e30:	e0bffe17 	ldw	r2,-8(fp)
   16e34:	10800843 	ldbu	r2,33(r2)
   16e38:	10803fcc 	andi	r2,r2,255
   16e3c:	1889883a 	add	r4,r3,r2
   16e40:	e0bffe17 	ldw	r2,-8(fp)
   16e44:	10800843 	ldbu	r2,33(r2)
   16e48:	10803fcc 	andi	r2,r2,255
   16e4c:	00c01404 	movi	r3,80
   16e50:	1885c83a 	sub	r2,r3,r2
   16e54:	100d883a 	mov	r6,r2
   16e58:	01400804 	movi	r5,32
   16e5c:	00077740 	call	7774 <memset>
    }
    break;
   16e60:	00000406 	br	16e74 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   16e64:	0001883a 	nop
   16e68:	00000306 	br	16e78 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   16e6c:	0001883a 	nop
   16e70:	00000106 	br	16e78 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   16e74:	0001883a 	nop
  }
}
   16e78:	0001883a 	nop
   16e7c:	e037883a 	mov	sp,fp
   16e80:	dfc00117 	ldw	ra,4(sp)
   16e84:	df000017 	ldw	fp,0(sp)
   16e88:	dec00204 	addi	sp,sp,8
   16e8c:	f800283a 	ret

00016e90 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   16e90:	defff304 	addi	sp,sp,-52
   16e94:	dfc00c15 	stw	ra,48(sp)
   16e98:	df000b15 	stw	fp,44(sp)
   16e9c:	df000b04 	addi	fp,sp,44
   16ea0:	e13ffc15 	stw	r4,-16(fp)
   16ea4:	e17ffd15 	stw	r5,-12(fp)
   16ea8:	e1bffe15 	stw	r6,-8(fp)
   16eac:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   16eb0:	e0bffe17 	ldw	r2,-8(fp)
   16eb4:	e0fffd17 	ldw	r3,-12(fp)
   16eb8:	1885883a 	add	r2,r3,r2
   16ebc:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   16ec0:	e0bffc17 	ldw	r2,-16(fp)
   16ec4:	00c00044 	movi	r3,1
   16ec8:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   16ecc:	00009906 	br	17134 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   16ed0:	e0bffd17 	ldw	r2,-12(fp)
   16ed4:	10800003 	ldbu	r2,0(r2)
   16ed8:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   16edc:	e0bffc17 	ldw	r2,-16(fp)
   16ee0:	10800903 	ldbu	r2,36(r2)
   16ee4:	10803fcc 	andi	r2,r2,255
   16ee8:	1080201c 	xori	r2,r2,128
   16eec:	10bfe004 	addi	r2,r2,-128
   16ef0:	10003716 	blt	r2,zero,16fd0 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   16ef4:	e0bffc17 	ldw	r2,-16(fp)
   16ef8:	10800903 	ldbu	r2,36(r2)
   16efc:	10803fcc 	andi	r2,r2,255
   16f00:	1080201c 	xori	r2,r2,128
   16f04:	10bfe004 	addi	r2,r2,-128
   16f08:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   16f0c:	e0bffa17 	ldw	r2,-24(fp)
   16f10:	1000031e 	bne	r2,zero,16f20 <altera_avalon_lcd_16207_write+0x90>
   16f14:	e0bff907 	ldb	r2,-28(fp)
   16f18:	108016d8 	cmpnei	r2,r2,91
   16f1c:	10000d1e 	bne	r2,zero,16f54 <altera_avalon_lcd_16207_write+0xc4>
   16f20:	e0bffa17 	ldw	r2,-24(fp)
   16f24:	10001826 	beq	r2,zero,16f88 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   16f28:	d0e01797 	ldw	r3,-32674(gp)
   16f2c:	e0bff907 	ldb	r2,-28(fp)
   16f30:	10800044 	addi	r2,r2,1
   16f34:	1885883a 	add	r2,r3,r2
   16f38:	10800003 	ldbu	r2,0(r2)
   16f3c:	10803fcc 	andi	r2,r2,255
   16f40:	1080010c 	andi	r2,r2,4
   16f44:	1000101e 	bne	r2,zero,16f88 <altera_avalon_lcd_16207_write+0xf8>
   16f48:	e0bff907 	ldb	r2,-28(fp)
   16f4c:	10800ee0 	cmpeqi	r2,r2,59
   16f50:	10000d1e 	bne	r2,zero,16f88 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   16f54:	e0fffc17 	ldw	r3,-16(fp)
   16f58:	e0bffa17 	ldw	r2,-24(fp)
   16f5c:	1885883a 	add	r2,r3,r2
   16f60:	10800a04 	addi	r2,r2,40
   16f64:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   16f68:	e0bff907 	ldb	r2,-28(fp)
   16f6c:	100b883a 	mov	r5,r2
   16f70:	e13ffc17 	ldw	r4,-16(fp)
   16f74:	0016be40 	call	16be4 <lcd_handle_escape>

        sp->esccount = -1;
   16f78:	e0bffc17 	ldw	r2,-16(fp)
   16f7c:	00ffffc4 	movi	r3,-1
   16f80:	10c00905 	stb	r3,36(r2)
   16f84:	00006806 	br	17128 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   16f88:	e0bffc17 	ldw	r2,-16(fp)
   16f8c:	10800903 	ldbu	r2,36(r2)
   16f90:	10803fcc 	andi	r2,r2,255
   16f94:	108001e8 	cmpgeui	r2,r2,7
   16f98:	1000631e 	bne	r2,zero,17128 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   16f9c:	e0fffc17 	ldw	r3,-16(fp)
   16fa0:	e0bffa17 	ldw	r2,-24(fp)
   16fa4:	1885883a 	add	r2,r3,r2
   16fa8:	10800a04 	addi	r2,r2,40
   16fac:	e0fff903 	ldbu	r3,-28(fp)
   16fb0:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   16fb4:	e0bffc17 	ldw	r2,-16(fp)
   16fb8:	10800903 	ldbu	r2,36(r2)
   16fbc:	10800044 	addi	r2,r2,1
   16fc0:	1007883a 	mov	r3,r2
   16fc4:	e0bffc17 	ldw	r2,-16(fp)
   16fc8:	10c00905 	stb	r3,36(r2)
   16fcc:	00005606 	br	17128 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   16fd0:	e0bff907 	ldb	r2,-28(fp)
   16fd4:	108006d8 	cmpnei	r2,r2,27
   16fd8:	1000031e 	bne	r2,zero,16fe8 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   16fdc:	e0bffc17 	ldw	r2,-16(fp)
   16fe0:	10000905 	stb	zero,36(r2)
   16fe4:	00005006 	br	17128 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   16fe8:	e0bff907 	ldb	r2,-28(fp)
   16fec:	10800358 	cmpnei	r2,r2,13
   16ff0:	1000031e 	bne	r2,zero,17000 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   16ff4:	e0bffc17 	ldw	r2,-16(fp)
   16ff8:	10000845 	stb	zero,33(r2)
   16ffc:	00004a06 	br	17128 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   17000:	e0bff907 	ldb	r2,-28(fp)
   17004:	10800298 	cmpnei	r2,r2,10
   17008:	1000101e 	bne	r2,zero,1704c <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   1700c:	e0bffc17 	ldw	r2,-16(fp)
   17010:	10000845 	stb	zero,33(r2)
      sp->y++;
   17014:	e0bffc17 	ldw	r2,-16(fp)
   17018:	10800883 	ldbu	r2,34(r2)
   1701c:	10800044 	addi	r2,r2,1
   17020:	1007883a 	mov	r3,r2
   17024:	e0bffc17 	ldw	r2,-16(fp)
   17028:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   1702c:	e0bffc17 	ldw	r2,-16(fp)
   17030:	10800883 	ldbu	r2,34(r2)
   17034:	10803fcc 	andi	r2,r2,255
   17038:	108000f0 	cmpltui	r2,r2,3
   1703c:	10003a1e 	bne	r2,zero,17128 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   17040:	e13ffc17 	ldw	r4,-16(fp)
   17044:	0016b180 	call	16b18 <lcd_scroll_up>
   17048:	00003706 	br	17128 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   1704c:	e0bff907 	ldb	r2,-28(fp)
   17050:	10800218 	cmpnei	r2,r2,8
   17054:	10000b1e 	bne	r2,zero,17084 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   17058:	e0bffc17 	ldw	r2,-16(fp)
   1705c:	10800843 	ldbu	r2,33(r2)
   17060:	10803fcc 	andi	r2,r2,255
   17064:	10003026 	beq	r2,zero,17128 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   17068:	e0bffc17 	ldw	r2,-16(fp)
   1706c:	10800843 	ldbu	r2,33(r2)
   17070:	10bfffc4 	addi	r2,r2,-1
   17074:	1007883a 	mov	r3,r2
   17078:	e0bffc17 	ldw	r2,-16(fp)
   1707c:	10c00845 	stb	r3,33(r2)
   17080:	00002906 	br	17128 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   17084:	d0e01797 	ldw	r3,-32674(gp)
   17088:	e0bff907 	ldb	r2,-28(fp)
   1708c:	10800044 	addi	r2,r2,1
   17090:	1885883a 	add	r2,r3,r2
   17094:	10800003 	ldbu	r2,0(r2)
   17098:	10803fcc 	andi	r2,r2,255
   1709c:	1080201c 	xori	r2,r2,128
   170a0:	10bfe004 	addi	r2,r2,-128
   170a4:	108025cc 	andi	r2,r2,151
   170a8:	10001f26 	beq	r2,zero,17128 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   170ac:	e0bffc17 	ldw	r2,-16(fp)
   170b0:	10800883 	ldbu	r2,34(r2)
   170b4:	10803fcc 	andi	r2,r2,255
   170b8:	108000b0 	cmpltui	r2,r2,2
   170bc:	1000021e 	bne	r2,zero,170c8 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   170c0:	e13ffc17 	ldw	r4,-16(fp)
   170c4:	0016b180 	call	16b18 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   170c8:	e0bffc17 	ldw	r2,-16(fp)
   170cc:	10800843 	ldbu	r2,33(r2)
   170d0:	10803fcc 	andi	r2,r2,255
   170d4:	10801428 	cmpgeui	r2,r2,80
   170d8:	10000d1e 	bne	r2,zero,17110 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   170dc:	e0bffc17 	ldw	r2,-16(fp)
   170e0:	10800883 	ldbu	r2,34(r2)
   170e4:	10c03fcc 	andi	r3,r2,255
   170e8:	e0bffc17 	ldw	r2,-16(fp)
   170ec:	10800843 	ldbu	r2,33(r2)
   170f0:	10803fcc 	andi	r2,r2,255
   170f4:	e13ffc17 	ldw	r4,-16(fp)
   170f8:	18c018e4 	muli	r3,r3,99
   170fc:	20c7883a 	add	r3,r4,r3
   17100:	1885883a 	add	r2,r3,r2
   17104:	10801004 	addi	r2,r2,64
   17108:	e0fff903 	ldbu	r3,-28(fp)
   1710c:	10c00005 	stb	r3,0(r2)

      sp->x++;
   17110:	e0bffc17 	ldw	r2,-16(fp)
   17114:	10800843 	ldbu	r2,33(r2)
   17118:	10800044 	addi	r2,r2,1
   1711c:	1007883a 	mov	r3,r2
   17120:	e0bffc17 	ldw	r2,-16(fp)
   17124:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   17128:	e0bffd17 	ldw	r2,-12(fp)
   1712c:	10800044 	addi	r2,r2,1
   17130:	e0bffd15 	stw	r2,-12(fp)
   17134:	e0fffd17 	ldw	r3,-12(fp)
   17138:	e0bff817 	ldw	r2,-32(fp)
   1713c:	18bf6436 	bltu	r3,r2,16ed0 <__alt_data_end+0xf0016ed0>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   17140:	00800404 	movi	r2,16
   17144:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17148:	e03ff515 	stw	zero,-44(fp)
   1714c:	00003706 	br	1722c <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17150:	00801404 	movi	r2,80
   17154:	e0bff715 	stw	r2,-36(fp)
   17158:	00001106 	br	171a0 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   1715c:	e0bff717 	ldw	r2,-36(fp)
   17160:	10bfffc4 	addi	r2,r2,-1
   17164:	e13ffc17 	ldw	r4,-16(fp)
   17168:	e0fff517 	ldw	r3,-44(fp)
   1716c:	18c018e4 	muli	r3,r3,99
   17170:	20c7883a 	add	r3,r4,r3
   17174:	1885883a 	add	r2,r3,r2
   17178:	10801004 	addi	r2,r2,64
   1717c:	10800003 	ldbu	r2,0(r2)
   17180:	10803fcc 	andi	r2,r2,255
   17184:	1080201c 	xori	r2,r2,128
   17188:	10bfe004 	addi	r2,r2,-128
   1718c:	10800820 	cmpeqi	r2,r2,32
   17190:	10000626 	beq	r2,zero,171ac <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17194:	e0bff717 	ldw	r2,-36(fp)
   17198:	10bfffc4 	addi	r2,r2,-1
   1719c:	e0bff715 	stw	r2,-36(fp)
   171a0:	e0bff717 	ldw	r2,-36(fp)
   171a4:	00bfed16 	blt	zero,r2,1715c <__alt_data_end+0xf001715c>
   171a8:	00000106 	br	171b0 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   171ac:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   171b0:	e0bff717 	ldw	r2,-36(fp)
   171b4:	10800448 	cmpgei	r2,r2,17
   171b8:	1000031e 	bne	r2,zero,171c8 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   171bc:	00800404 	movi	r2,16
   171c0:	e0bff715 	stw	r2,-36(fp)
   171c4:	00000306 	br	171d4 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   171c8:	e0bff717 	ldw	r2,-36(fp)
   171cc:	10800044 	addi	r2,r2,1
   171d0:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   171d4:	e0bff717 	ldw	r2,-36(fp)
   171d8:	1009883a 	mov	r4,r2
   171dc:	e0fffc17 	ldw	r3,-16(fp)
   171e0:	e0bff517 	ldw	r2,-44(fp)
   171e4:	108018e4 	muli	r2,r2,99
   171e8:	1885883a 	add	r2,r3,r2
   171ec:	10802444 	addi	r2,r2,145
   171f0:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   171f4:	e0fff617 	ldw	r3,-40(fp)
   171f8:	e0bff717 	ldw	r2,-36(fp)
   171fc:	1880020e 	bge	r3,r2,17208 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   17200:	e0bff717 	ldw	r2,-36(fp)
   17204:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   17208:	e0fffc17 	ldw	r3,-16(fp)
   1720c:	e0bff517 	ldw	r2,-44(fp)
   17210:	108018e4 	muli	r2,r2,99
   17214:	1885883a 	add	r2,r3,r2
   17218:	10802484 	addi	r2,r2,146
   1721c:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17220:	e0bff517 	ldw	r2,-44(fp)
   17224:	10800044 	addi	r2,r2,1
   17228:	e0bff515 	stw	r2,-44(fp)
   1722c:	e0bff517 	ldw	r2,-44(fp)
   17230:	10800090 	cmplti	r2,r2,2
   17234:	103fc61e 	bne	r2,zero,17150 <__alt_data_end+0xf0017150>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   17238:	e0bff617 	ldw	r2,-40(fp)
   1723c:	10800448 	cmpgei	r2,r2,17
   17240:	1000031e 	bne	r2,zero,17250 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   17244:	e0bffc17 	ldw	r2,-16(fp)
   17248:	10000985 	stb	zero,38(r2)
   1724c:	00002d06 	br	17304 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   17250:	e0bff617 	ldw	r2,-40(fp)
   17254:	1085883a 	add	r2,r2,r2
   17258:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   1725c:	e0bff617 	ldw	r2,-40(fp)
   17260:	1007883a 	mov	r3,r2
   17264:	e0bffc17 	ldw	r2,-16(fp)
   17268:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1726c:	e03ff515 	stw	zero,-44(fp)
   17270:	00002106 	br	172f8 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   17274:	e0fffc17 	ldw	r3,-16(fp)
   17278:	e0bff517 	ldw	r2,-44(fp)
   1727c:	108018e4 	muli	r2,r2,99
   17280:	1885883a 	add	r2,r3,r2
   17284:	10802444 	addi	r2,r2,145
   17288:	10800003 	ldbu	r2,0(r2)
   1728c:	10803fcc 	andi	r2,r2,255
   17290:	1080201c 	xori	r2,r2,128
   17294:	10bfe004 	addi	r2,r2,-128
   17298:	10800450 	cmplti	r2,r2,17
   1729c:	1000131e 	bne	r2,zero,172ec <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   172a0:	e0fffc17 	ldw	r3,-16(fp)
   172a4:	e0bff517 	ldw	r2,-44(fp)
   172a8:	108018e4 	muli	r2,r2,99
   172ac:	1885883a 	add	r2,r3,r2
   172b0:	10802444 	addi	r2,r2,145
   172b4:	10800003 	ldbu	r2,0(r2)
   172b8:	10803fcc 	andi	r2,r2,255
   172bc:	1080201c 	xori	r2,r2,128
   172c0:	10bfe004 	addi	r2,r2,-128
   172c4:	1006923a 	slli	r3,r2,8
   172c8:	e0bff617 	ldw	r2,-40(fp)
   172cc:	1885283a 	div	r2,r3,r2
   172d0:	1009883a 	mov	r4,r2
   172d4:	e0fffc17 	ldw	r3,-16(fp)
   172d8:	e0bff517 	ldw	r2,-44(fp)
   172dc:	108018e4 	muli	r2,r2,99
   172e0:	1885883a 	add	r2,r3,r2
   172e4:	10802484 	addi	r2,r2,146
   172e8:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   172ec:	e0bff517 	ldw	r2,-44(fp)
   172f0:	10800044 	addi	r2,r2,1
   172f4:	e0bff515 	stw	r2,-44(fp)
   172f8:	e0bff517 	ldw	r2,-44(fp)
   172fc:	10800090 	cmplti	r2,r2,2
   17300:	103fdc1e 	bne	r2,zero,17274 <__alt_data_end+0xf0017274>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   17304:	e0bffc17 	ldw	r2,-16(fp)
   17308:	10800943 	ldbu	r2,37(r2)
   1730c:	10803fcc 	andi	r2,r2,255
   17310:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   17314:	e13ffc17 	ldw	r4,-16(fp)
   17318:	00169280 	call	16928 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   1731c:	e0bffc17 	ldw	r2,-16(fp)
   17320:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   17324:	e0bffc17 	ldw	r2,-16(fp)
   17328:	10800943 	ldbu	r2,37(r2)
   1732c:	10c03fcc 	andi	r3,r2,255
   17330:	e0bffb17 	ldw	r2,-20(fp)
   17334:	18800426 	beq	r3,r2,17348 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   17338:	e0bffc17 	ldw	r2,-16(fp)
   1733c:	00c00044 	movi	r3,1
   17340:	10c009c5 	stb	r3,39(r2)
  }
   17344:	003fef06 	br	17304 <__alt_data_end+0xf0017304>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   17348:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   1734c:	e0bffe17 	ldw	r2,-8(fp)
}
   17350:	e037883a 	mov	sp,fp
   17354:	dfc00117 	ldw	ra,4(sp)
   17358:	df000017 	ldw	fp,0(sp)
   1735c:	dec00204 	addi	sp,sp,8
   17360:	f800283a 	ret

00017364 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   17364:	defffc04 	addi	sp,sp,-16
   17368:	dfc00315 	stw	ra,12(sp)
   1736c:	df000215 	stw	fp,8(sp)
   17370:	df000204 	addi	fp,sp,8
   17374:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   17378:	e0bfff17 	ldw	r2,-4(fp)
   1737c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   17380:	e0bffe17 	ldw	r2,-8(fp)
   17384:	10800943 	ldbu	r2,37(r2)
   17388:	10803fcc 	andi	r2,r2,255
   1738c:	10c00044 	addi	r3,r2,1
   17390:	e0bffe17 	ldw	r2,-8(fp)
   17394:	10800983 	ldbu	r2,38(r2)
   17398:	10803fcc 	andi	r2,r2,255
   1739c:	18800316 	blt	r3,r2,173ac <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   173a0:	e0bffe17 	ldw	r2,-8(fp)
   173a4:	10000945 	stb	zero,37(r2)
   173a8:	00000606 	br	173c4 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   173ac:	e0bffe17 	ldw	r2,-8(fp)
   173b0:	10800943 	ldbu	r2,37(r2)
   173b4:	10800044 	addi	r2,r2,1
   173b8:	1007883a 	mov	r3,r2
   173bc:	e0bffe17 	ldw	r2,-8(fp)
   173c0:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   173c4:	e0bffe17 	ldw	r2,-8(fp)
   173c8:	10800983 	ldbu	r2,38(r2)
   173cc:	10803fcc 	andi	r2,r2,255
   173d0:	10000826 	beq	r2,zero,173f4 <alt_lcd_16207_timeout+0x90>
   173d4:	e0bffe17 	ldw	r2,-8(fp)
   173d8:	108009c3 	ldbu	r2,39(r2)
   173dc:	10803fcc 	andi	r2,r2,255
   173e0:	1080201c 	xori	r2,r2,128
   173e4:	10bfe004 	addi	r2,r2,-128
   173e8:	1000021e 	bne	r2,zero,173f4 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   173ec:	e13ffe17 	ldw	r4,-8(fp)
   173f0:	00169280 	call	16928 <lcd_repaint_screen>

  return sp->period;
   173f4:	e0bffe17 	ldw	r2,-8(fp)
   173f8:	10800717 	ldw	r2,28(r2)
}
   173fc:	e037883a 	mov	sp,fp
   17400:	dfc00117 	ldw	ra,4(sp)
   17404:	df000017 	ldw	fp,0(sp)
   17408:	dec00204 	addi	sp,sp,8
   1740c:	f800283a 	ret

00017410 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   17410:	defffc04 	addi	sp,sp,-16
   17414:	dfc00315 	stw	ra,12(sp)
   17418:	df000215 	stw	fp,8(sp)
   1741c:	df000204 	addi	fp,sp,8
   17420:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   17424:	e0bfff17 	ldw	r2,-4(fp)
   17428:	10800017 	ldw	r2,0(r2)
   1742c:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   17430:	e0bfff17 	ldw	r2,-4(fp)
   17434:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   17438:	010ea604 	movi	r4,15000
   1743c:	00198980 	call	19898 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17440:	e0bffe17 	ldw	r2,-8(fp)
   17444:	00c00c04 	movi	r3,48
   17448:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   1744c:	01040104 	movi	r4,4100
   17450:	00198980 	call	19898 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17454:	e0bffe17 	ldw	r2,-8(fp)
   17458:	00c00c04 	movi	r3,48
   1745c:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   17460:	0100fa04 	movi	r4,1000
   17464:	00198980 	call	19898 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17468:	e0bffe17 	ldw	r2,-8(fp)
   1746c:	00c00c04 	movi	r3,48
   17470:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   17474:	01400e04 	movi	r5,56
   17478:	e13fff17 	ldw	r4,-4(fp)
   1747c:	00166c80 	call	166c8 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   17480:	01400204 	movi	r5,8
   17484:	e13fff17 	ldw	r4,-4(fp)
   17488:	00166c80 	call	166c8 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   1748c:	e13fff17 	ldw	r4,-4(fp)
   17490:	00168580 	call	16858 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   17494:	01400184 	movi	r5,6
   17498:	e13fff17 	ldw	r4,-4(fp)
   1749c:	00166c80 	call	166c8 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   174a0:	01400304 	movi	r5,12
   174a4:	e13fff17 	ldw	r4,-4(fp)
   174a8:	00166c80 	call	166c8 <lcd_write_command>

  sp->esccount = -1;
   174ac:	e0bfff17 	ldw	r2,-4(fp)
   174b0:	00ffffc4 	movi	r3,-1
   174b4:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   174b8:	e0bfff17 	ldw	r2,-4(fp)
   174bc:	10800a04 	addi	r2,r2,40
   174c0:	01800204 	movi	r6,8
   174c4:	000b883a 	mov	r5,zero
   174c8:	1009883a 	mov	r4,r2
   174cc:	00077740 	call	7774 <memset>

  sp->scrollpos = 0;
   174d0:	e0bfff17 	ldw	r2,-4(fp)
   174d4:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   174d8:	e0bfff17 	ldw	r2,-4(fp)
   174dc:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   174e0:	e0bfff17 	ldw	r2,-4(fp)
   174e4:	100009c5 	stb	zero,39(r2)
   174e8:	d0e05497 	ldw	r3,-32430(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   174ec:	00800284 	movi	r2,10
   174f0:	1885203a 	divu	r2,r3,r2
   174f4:	1007883a 	mov	r3,r2
   174f8:	e0bfff17 	ldw	r2,-4(fp)
   174fc:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   17500:	e0bfff17 	ldw	r2,-4(fp)
   17504:	10c00104 	addi	r3,r2,4
   17508:	e0bfff17 	ldw	r2,-4(fp)
   1750c:	10800717 	ldw	r2,28(r2)
   17510:	e1ffff17 	ldw	r7,-4(fp)
   17514:	01800074 	movhi	r6,1
   17518:	319cd904 	addi	r6,r6,29540
   1751c:	100b883a 	mov	r5,r2
   17520:	1809883a 	mov	r4,r3
   17524:	0018ed00 	call	18ed0 <alt_alarm_start>
}
   17528:	0001883a 	nop
   1752c:	e037883a 	mov	sp,fp
   17530:	dfc00117 	ldw	ra,4(sp)
   17534:	df000017 	ldw	fp,0(sp)
   17538:	dec00204 	addi	sp,sp,8
   1753c:	f800283a 	ret

00017540 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   17540:	defffa04 	addi	sp,sp,-24
   17544:	dfc00515 	stw	ra,20(sp)
   17548:	df000415 	stw	fp,16(sp)
   1754c:	df000404 	addi	fp,sp,16
   17550:	e13ffd15 	stw	r4,-12(fp)
   17554:	e17ffe15 	stw	r5,-8(fp)
   17558:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   1755c:	e0bffd17 	ldw	r2,-12(fp)
   17560:	10800017 	ldw	r2,0(r2)
   17564:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   17568:	e0bffc17 	ldw	r2,-16(fp)
   1756c:	10c00a04 	addi	r3,r2,40
   17570:	e0bffd17 	ldw	r2,-12(fp)
   17574:	10800217 	ldw	r2,8(r2)
   17578:	100f883a 	mov	r7,r2
   1757c:	e1bfff17 	ldw	r6,-4(fp)
   17580:	e17ffe17 	ldw	r5,-8(fp)
   17584:	1809883a 	mov	r4,r3
   17588:	0016e900 	call	16e90 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   1758c:	e037883a 	mov	sp,fp
   17590:	dfc00117 	ldw	ra,4(sp)
   17594:	df000017 	ldw	fp,0(sp)
   17598:	dec00204 	addi	sp,sp,8
   1759c:	f800283a 	ret

000175a0 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   175a0:	defff904 	addi	sp,sp,-28
   175a4:	dfc00615 	stw	ra,24(sp)
   175a8:	df000515 	stw	fp,20(sp)
   175ac:	df000504 	addi	fp,sp,20
   175b0:	e13ffe15 	stw	r4,-8(fp)
   175b4:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   175b8:	0007883a 	mov	r3,zero
   175bc:	e0bffe17 	ldw	r2,-8(fp)
   175c0:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   175c4:	e0bffe17 	ldw	r2,-8(fp)
   175c8:	10800104 	addi	r2,r2,4
   175cc:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   175d0:	0005303a 	rdctl	r2,status
   175d4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   175d8:	e0fffc17 	ldw	r3,-16(fp)
   175dc:	00bfff84 	movi	r2,-2
   175e0:	1884703a 	and	r2,r3,r2
   175e4:	1001703a 	wrctl	status,r2
  
  return context;
   175e8:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   175ec:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   175f0:	00197900 	call	19790 <alt_tick>
   175f4:	e0bffb17 	ldw	r2,-20(fp)
   175f8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   175fc:	e0bffd17 	ldw	r2,-12(fp)
   17600:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   17604:	0001883a 	nop
   17608:	e037883a 	mov	sp,fp
   1760c:	dfc00117 	ldw	ra,4(sp)
   17610:	df000017 	ldw	fp,0(sp)
   17614:	dec00204 	addi	sp,sp,8
   17618:	f800283a 	ret

0001761c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   1761c:	defff904 	addi	sp,sp,-28
   17620:	dfc00615 	stw	ra,24(sp)
   17624:	df000515 	stw	fp,20(sp)
   17628:	df000504 	addi	fp,sp,20
   1762c:	e13ffc15 	stw	r4,-16(fp)
   17630:	e17ffd15 	stw	r5,-12(fp)
   17634:	e1bffe15 	stw	r6,-8(fp)
   17638:	e1ffff15 	stw	r7,-4(fp)
   1763c:	e0bfff17 	ldw	r2,-4(fp)
   17640:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   17644:	d0a05497 	ldw	r2,-32430(gp)
   17648:	1000021e 	bne	r2,zero,17654 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   1764c:	e0bffb17 	ldw	r2,-20(fp)
   17650:	d0a05495 	stw	r2,-32430(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   17654:	e0bffc17 	ldw	r2,-16(fp)
   17658:	10800104 	addi	r2,r2,4
   1765c:	00c001c4 	movi	r3,7
   17660:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   17664:	01800074 	movhi	r6,1
   17668:	319d6804 	addi	r6,r6,30112
   1766c:	e17ffc17 	ldw	r5,-16(fp)
   17670:	e13ffe17 	ldw	r4,-8(fp)
   17674:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   17678:	0001883a 	nop
   1767c:	e037883a 	mov	sp,fp
   17680:	dfc00117 	ldw	ra,4(sp)
   17684:	df000017 	ldw	fp,0(sp)
   17688:	dec00204 	addi	sp,sp,8
   1768c:	f800283a 	ret

00017690 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   17690:	defffa04 	addi	sp,sp,-24
   17694:	dfc00515 	stw	ra,20(sp)
   17698:	df000415 	stw	fp,16(sp)
   1769c:	df000404 	addi	fp,sp,16
   176a0:	e13ffd15 	stw	r4,-12(fp)
   176a4:	e17ffe15 	stw	r5,-8(fp)
   176a8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   176ac:	e0bffd17 	ldw	r2,-12(fp)
   176b0:	10800017 	ldw	r2,0(r2)
   176b4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   176b8:	e0bffc17 	ldw	r2,-16(fp)
   176bc:	10c00a04 	addi	r3,r2,40
   176c0:	e0bffd17 	ldw	r2,-12(fp)
   176c4:	10800217 	ldw	r2,8(r2)
   176c8:	100f883a 	mov	r7,r2
   176cc:	e1bfff17 	ldw	r6,-4(fp)
   176d0:	e17ffe17 	ldw	r5,-8(fp)
   176d4:	1809883a 	mov	r4,r3
   176d8:	0017ba00 	call	17ba0 <altera_avalon_uart_read>
      fd->fd_flags);
}
   176dc:	e037883a 	mov	sp,fp
   176e0:	dfc00117 	ldw	ra,4(sp)
   176e4:	df000017 	ldw	fp,0(sp)
   176e8:	dec00204 	addi	sp,sp,8
   176ec:	f800283a 	ret

000176f0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   176f0:	defffa04 	addi	sp,sp,-24
   176f4:	dfc00515 	stw	ra,20(sp)
   176f8:	df000415 	stw	fp,16(sp)
   176fc:	df000404 	addi	fp,sp,16
   17700:	e13ffd15 	stw	r4,-12(fp)
   17704:	e17ffe15 	stw	r5,-8(fp)
   17708:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1770c:	e0bffd17 	ldw	r2,-12(fp)
   17710:	10800017 	ldw	r2,0(r2)
   17714:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   17718:	e0bffc17 	ldw	r2,-16(fp)
   1771c:	10c00a04 	addi	r3,r2,40
   17720:	e0bffd17 	ldw	r2,-12(fp)
   17724:	10800217 	ldw	r2,8(r2)
   17728:	100f883a 	mov	r7,r2
   1772c:	e1bfff17 	ldw	r6,-4(fp)
   17730:	e17ffe17 	ldw	r5,-8(fp)
   17734:	1809883a 	mov	r4,r3
   17738:	0017db80 	call	17db8 <altera_avalon_uart_write>
      fd->fd_flags);
}
   1773c:	e037883a 	mov	sp,fp
   17740:	dfc00117 	ldw	ra,4(sp)
   17744:	df000017 	ldw	fp,0(sp)
   17748:	dec00204 	addi	sp,sp,8
   1774c:	f800283a 	ret

00017750 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   17750:	defffc04 	addi	sp,sp,-16
   17754:	dfc00315 	stw	ra,12(sp)
   17758:	df000215 	stw	fp,8(sp)
   1775c:	df000204 	addi	fp,sp,8
   17760:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17764:	e0bfff17 	ldw	r2,-4(fp)
   17768:	10800017 	ldw	r2,0(r2)
   1776c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   17770:	e0bffe17 	ldw	r2,-8(fp)
   17774:	10c00a04 	addi	r3,r2,40
   17778:	e0bfff17 	ldw	r2,-4(fp)
   1777c:	10800217 	ldw	r2,8(r2)
   17780:	100b883a 	mov	r5,r2
   17784:	1809883a 	mov	r4,r3
   17788:	0017b100 	call	17b10 <altera_avalon_uart_close>
}
   1778c:	e037883a 	mov	sp,fp
   17790:	dfc00117 	ldw	ra,4(sp)
   17794:	df000017 	ldw	fp,0(sp)
   17798:	dec00204 	addi	sp,sp,8
   1779c:	f800283a 	ret

000177a0 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   177a0:	defff904 	addi	sp,sp,-28
   177a4:	dfc00615 	stw	ra,24(sp)
   177a8:	df000515 	stw	fp,20(sp)
   177ac:	df000504 	addi	fp,sp,20
   177b0:	e13ffd15 	stw	r4,-12(fp)
   177b4:	e17ffe15 	stw	r5,-8(fp)
   177b8:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   177bc:	e0bffd17 	ldw	r2,-12(fp)
   177c0:	10800017 	ldw	r2,0(r2)
   177c4:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   177c8:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   177cc:	1000041e 	bne	r2,zero,177e0 <altera_avalon_uart_init+0x40>
   177d0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   177d4:	1000021e 	bne	r2,zero,177e0 <altera_avalon_uart_init+0x40>
   177d8:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   177dc:	10000226 	beq	r2,zero,177e8 <altera_avalon_uart_init+0x48>
   177e0:	00800044 	movi	r2,1
   177e4:	00000106 	br	177ec <altera_avalon_uart_init+0x4c>
   177e8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   177ec:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   177f0:	e0bffc17 	ldw	r2,-16(fp)
   177f4:	10000d1e 	bne	r2,zero,1782c <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   177f8:	e0bffd17 	ldw	r2,-12(fp)
   177fc:	00c32004 	movi	r3,3200
   17800:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   17804:	e0bffb17 	ldw	r2,-20(fp)
   17808:	10800304 	addi	r2,r2,12
   1780c:	e0fffd17 	ldw	r3,-12(fp)
   17810:	18c00117 	ldw	r3,4(r3)
   17814:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   17818:	01800074 	movhi	r6,1
   1781c:	319e1104 	addi	r6,r6,30788
   17820:	e17ffd17 	ldw	r5,-12(fp)
   17824:	e13fff17 	ldw	r4,-4(fp)
   17828:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   1782c:	0001883a 	nop
   17830:	e037883a 	mov	sp,fp
   17834:	dfc00117 	ldw	ra,4(sp)
   17838:	df000017 	ldw	fp,0(sp)
   1783c:	dec00204 	addi	sp,sp,8
   17840:	f800283a 	ret

00017844 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   17844:	defff904 	addi	sp,sp,-28
   17848:	dfc00615 	stw	ra,24(sp)
   1784c:	df000515 	stw	fp,20(sp)
   17850:	df000504 	addi	fp,sp,20
   17854:	e13ffe15 	stw	r4,-8(fp)
   17858:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   1785c:	e0bffe17 	ldw	r2,-8(fp)
   17860:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   17864:	e0bffb17 	ldw	r2,-20(fp)
   17868:	10800017 	ldw	r2,0(r2)
   1786c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   17870:	e0bffc17 	ldw	r2,-16(fp)
   17874:	10800204 	addi	r2,r2,8
   17878:	10800037 	ldwio	r2,0(r2)
   1787c:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   17880:	e0bffc17 	ldw	r2,-16(fp)
   17884:	10800204 	addi	r2,r2,8
   17888:	0007883a 	mov	r3,zero
   1788c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   17890:	e0bffc17 	ldw	r2,-16(fp)
   17894:	10800204 	addi	r2,r2,8
   17898:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   1789c:	e0bffd17 	ldw	r2,-12(fp)
   178a0:	1080200c 	andi	r2,r2,128
   178a4:	10000326 	beq	r2,zero,178b4 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   178a8:	e17ffd17 	ldw	r5,-12(fp)
   178ac:	e13ffb17 	ldw	r4,-20(fp)
   178b0:	00178e40 	call	178e4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   178b4:	e0bffd17 	ldw	r2,-12(fp)
   178b8:	1081100c 	andi	r2,r2,1088
   178bc:	10000326 	beq	r2,zero,178cc <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   178c0:	e17ffd17 	ldw	r5,-12(fp)
   178c4:	e13ffb17 	ldw	r4,-20(fp)
   178c8:	00179c80 	call	179c8 <altera_avalon_uart_txirq>
  }
  

}
   178cc:	0001883a 	nop
   178d0:	e037883a 	mov	sp,fp
   178d4:	dfc00117 	ldw	ra,4(sp)
   178d8:	df000017 	ldw	fp,0(sp)
   178dc:	dec00204 	addi	sp,sp,8
   178e0:	f800283a 	ret

000178e4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   178e4:	defffc04 	addi	sp,sp,-16
   178e8:	df000315 	stw	fp,12(sp)
   178ec:	df000304 	addi	fp,sp,12
   178f0:	e13ffe15 	stw	r4,-8(fp)
   178f4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   178f8:	e0bfff17 	ldw	r2,-4(fp)
   178fc:	108000cc 	andi	r2,r2,3
   17900:	10002c1e 	bne	r2,zero,179b4 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   17904:	e0bffe17 	ldw	r2,-8(fp)
   17908:	10800317 	ldw	r2,12(r2)
   1790c:	e0bffe17 	ldw	r2,-8(fp)
   17910:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17914:	e0bffe17 	ldw	r2,-8(fp)
   17918:	10800317 	ldw	r2,12(r2)
   1791c:	10800044 	addi	r2,r2,1
   17920:	10800fcc 	andi	r2,r2,63
   17924:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   17928:	e0bffe17 	ldw	r2,-8(fp)
   1792c:	10800317 	ldw	r2,12(r2)
   17930:	e0fffe17 	ldw	r3,-8(fp)
   17934:	18c00017 	ldw	r3,0(r3)
   17938:	18c00037 	ldwio	r3,0(r3)
   1793c:	1809883a 	mov	r4,r3
   17940:	e0fffe17 	ldw	r3,-8(fp)
   17944:	1885883a 	add	r2,r3,r2
   17948:	10800704 	addi	r2,r2,28
   1794c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   17950:	e0bffe17 	ldw	r2,-8(fp)
   17954:	e0fffd17 	ldw	r3,-12(fp)
   17958:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1795c:	e0bffe17 	ldw	r2,-8(fp)
   17960:	10800317 	ldw	r2,12(r2)
   17964:	10800044 	addi	r2,r2,1
   17968:	10800fcc 	andi	r2,r2,63
   1796c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   17970:	e0bffe17 	ldw	r2,-8(fp)
   17974:	10c00217 	ldw	r3,8(r2)
   17978:	e0bffd17 	ldw	r2,-12(fp)
   1797c:	18800e1e 	bne	r3,r2,179b8 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17980:	e0bffe17 	ldw	r2,-8(fp)
   17984:	10c00117 	ldw	r3,4(r2)
   17988:	00bfdfc4 	movi	r2,-129
   1798c:	1886703a 	and	r3,r3,r2
   17990:	e0bffe17 	ldw	r2,-8(fp)
   17994:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   17998:	e0bffe17 	ldw	r2,-8(fp)
   1799c:	10800017 	ldw	r2,0(r2)
   179a0:	10800304 	addi	r2,r2,12
   179a4:	e0fffe17 	ldw	r3,-8(fp)
   179a8:	18c00117 	ldw	r3,4(r3)
   179ac:	10c00035 	stwio	r3,0(r2)
   179b0:	00000106 	br	179b8 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   179b4:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   179b8:	e037883a 	mov	sp,fp
   179bc:	df000017 	ldw	fp,0(sp)
   179c0:	dec00104 	addi	sp,sp,4
   179c4:	f800283a 	ret

000179c8 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   179c8:	defffb04 	addi	sp,sp,-20
   179cc:	df000415 	stw	fp,16(sp)
   179d0:	df000404 	addi	fp,sp,16
   179d4:	e13ffc15 	stw	r4,-16(fp)
   179d8:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   179dc:	e0bffc17 	ldw	r2,-16(fp)
   179e0:	10c00417 	ldw	r3,16(r2)
   179e4:	e0bffc17 	ldw	r2,-16(fp)
   179e8:	10800517 	ldw	r2,20(r2)
   179ec:	18803226 	beq	r3,r2,17ab8 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   179f0:	e0bffc17 	ldw	r2,-16(fp)
   179f4:	10800617 	ldw	r2,24(r2)
   179f8:	1080008c 	andi	r2,r2,2
   179fc:	10000326 	beq	r2,zero,17a0c <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17a00:	e0bffd17 	ldw	r2,-12(fp)
   17a04:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   17a08:	10001d26 	beq	r2,zero,17a80 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   17a0c:	e0bffc17 	ldw	r2,-16(fp)
   17a10:	10800417 	ldw	r2,16(r2)
   17a14:	e0bffc17 	ldw	r2,-16(fp)
   17a18:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   17a1c:	e0bffc17 	ldw	r2,-16(fp)
   17a20:	10800017 	ldw	r2,0(r2)
   17a24:	10800104 	addi	r2,r2,4
   17a28:	e0fffc17 	ldw	r3,-16(fp)
   17a2c:	18c00417 	ldw	r3,16(r3)
   17a30:	e13ffc17 	ldw	r4,-16(fp)
   17a34:	20c7883a 	add	r3,r4,r3
   17a38:	18c01704 	addi	r3,r3,92
   17a3c:	18c00003 	ldbu	r3,0(r3)
   17a40:	18c03fcc 	andi	r3,r3,255
   17a44:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   17a48:	e0bffc17 	ldw	r2,-16(fp)
   17a4c:	10800417 	ldw	r2,16(r2)
   17a50:	10800044 	addi	r2,r2,1
   17a54:	e0fffc17 	ldw	r3,-16(fp)
   17a58:	18800415 	stw	r2,16(r3)
   17a5c:	10c00fcc 	andi	r3,r2,63
   17a60:	e0bffc17 	ldw	r2,-16(fp)
   17a64:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   17a68:	e0bffc17 	ldw	r2,-16(fp)
   17a6c:	10800117 	ldw	r2,4(r2)
   17a70:	10c01014 	ori	r3,r2,64
   17a74:	e0bffc17 	ldw	r2,-16(fp)
   17a78:	10c00115 	stw	r3,4(r2)
   17a7c:	00000e06 	br	17ab8 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   17a80:	e0bffc17 	ldw	r2,-16(fp)
   17a84:	10800017 	ldw	r2,0(r2)
   17a88:	10800204 	addi	r2,r2,8
   17a8c:	10800037 	ldwio	r2,0(r2)
   17a90:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17a94:	e0bffd17 	ldw	r2,-12(fp)
   17a98:	1082000c 	andi	r2,r2,2048
   17a9c:	1000061e 	bne	r2,zero,17ab8 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   17aa0:	e0bffc17 	ldw	r2,-16(fp)
   17aa4:	10c00117 	ldw	r3,4(r2)
   17aa8:	00bfefc4 	movi	r2,-65
   17aac:	1886703a 	and	r3,r3,r2
   17ab0:	e0bffc17 	ldw	r2,-16(fp)
   17ab4:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   17ab8:	e0bffc17 	ldw	r2,-16(fp)
   17abc:	10c00417 	ldw	r3,16(r2)
   17ac0:	e0bffc17 	ldw	r2,-16(fp)
   17ac4:	10800517 	ldw	r2,20(r2)
   17ac8:	1880061e 	bne	r3,r2,17ae4 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17acc:	e0bffc17 	ldw	r2,-16(fp)
   17ad0:	10c00117 	ldw	r3,4(r2)
   17ad4:	00beefc4 	movi	r2,-1089
   17ad8:	1886703a 	and	r3,r3,r2
   17adc:	e0bffc17 	ldw	r2,-16(fp)
   17ae0:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17ae4:	e0bffc17 	ldw	r2,-16(fp)
   17ae8:	10800017 	ldw	r2,0(r2)
   17aec:	10800304 	addi	r2,r2,12
   17af0:	e0fffc17 	ldw	r3,-16(fp)
   17af4:	18c00117 	ldw	r3,4(r3)
   17af8:	10c00035 	stwio	r3,0(r2)
}
   17afc:	0001883a 	nop
   17b00:	e037883a 	mov	sp,fp
   17b04:	df000017 	ldw	fp,0(sp)
   17b08:	dec00104 	addi	sp,sp,4
   17b0c:	f800283a 	ret

00017b10 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   17b10:	defffd04 	addi	sp,sp,-12
   17b14:	df000215 	stw	fp,8(sp)
   17b18:	df000204 	addi	fp,sp,8
   17b1c:	e13ffe15 	stw	r4,-8(fp)
   17b20:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17b24:	00000506 	br	17b3c <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   17b28:	e0bfff17 	ldw	r2,-4(fp)
   17b2c:	1090000c 	andi	r2,r2,16384
   17b30:	10000226 	beq	r2,zero,17b3c <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   17b34:	00bffd44 	movi	r2,-11
   17b38:	00000606 	br	17b54 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17b3c:	e0bffe17 	ldw	r2,-8(fp)
   17b40:	10c00417 	ldw	r3,16(r2)
   17b44:	e0bffe17 	ldw	r2,-8(fp)
   17b48:	10800517 	ldw	r2,20(r2)
   17b4c:	18bff61e 	bne	r3,r2,17b28 <__alt_data_end+0xf0017b28>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   17b50:	0005883a 	mov	r2,zero
}
   17b54:	e037883a 	mov	sp,fp
   17b58:	df000017 	ldw	fp,0(sp)
   17b5c:	dec00104 	addi	sp,sp,4
   17b60:	f800283a 	ret

00017b64 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17b64:	defffe04 	addi	sp,sp,-8
   17b68:	dfc00115 	stw	ra,4(sp)
   17b6c:	df000015 	stw	fp,0(sp)
   17b70:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17b74:	d0a00f97 	ldw	r2,-32706(gp)
   17b78:	10000326 	beq	r2,zero,17b88 <alt_get_errno+0x24>
   17b7c:	d0a00f97 	ldw	r2,-32706(gp)
   17b80:	103ee83a 	callr	r2
   17b84:	00000106 	br	17b8c <alt_get_errno+0x28>
   17b88:	d0a04e84 	addi	r2,gp,-32454
}
   17b8c:	e037883a 	mov	sp,fp
   17b90:	dfc00117 	ldw	ra,4(sp)
   17b94:	df000017 	ldw	fp,0(sp)
   17b98:	dec00204 	addi	sp,sp,8
   17b9c:	f800283a 	ret

00017ba0 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   17ba0:	defff204 	addi	sp,sp,-56
   17ba4:	dfc00d15 	stw	ra,52(sp)
   17ba8:	df000c15 	stw	fp,48(sp)
   17bac:	df000c04 	addi	fp,sp,48
   17bb0:	e13ffc15 	stw	r4,-16(fp)
   17bb4:	e17ffd15 	stw	r5,-12(fp)
   17bb8:	e1bffe15 	stw	r6,-8(fp)
   17bbc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   17bc0:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   17bc4:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   17bc8:	e0bfff17 	ldw	r2,-4(fp)
   17bcc:	1090000c 	andi	r2,r2,16384
   17bd0:	1005003a 	cmpeq	r2,r2,zero
   17bd4:	10803fcc 	andi	r2,r2,255
   17bd8:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17bdc:	00001306 	br	17c2c <altera_avalon_uart_read+0x8c>
    {
      count++;
   17be0:	e0bff517 	ldw	r2,-44(fp)
   17be4:	10800044 	addi	r2,r2,1
   17be8:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   17bec:	e0bffd17 	ldw	r2,-12(fp)
   17bf0:	10c00044 	addi	r3,r2,1
   17bf4:	e0fffd15 	stw	r3,-12(fp)
   17bf8:	e0fffc17 	ldw	r3,-16(fp)
   17bfc:	18c00217 	ldw	r3,8(r3)
   17c00:	e13ffc17 	ldw	r4,-16(fp)
   17c04:	20c7883a 	add	r3,r4,r3
   17c08:	18c00704 	addi	r3,r3,28
   17c0c:	18c00003 	ldbu	r3,0(r3)
   17c10:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   17c14:	e0bffc17 	ldw	r2,-16(fp)
   17c18:	10800217 	ldw	r2,8(r2)
   17c1c:	10800044 	addi	r2,r2,1
   17c20:	10c00fcc 	andi	r3,r2,63
   17c24:	e0bffc17 	ldw	r2,-16(fp)
   17c28:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17c2c:	e0fff517 	ldw	r3,-44(fp)
   17c30:	e0bffe17 	ldw	r2,-8(fp)
   17c34:	1880050e 	bge	r3,r2,17c4c <altera_avalon_uart_read+0xac>
   17c38:	e0bffc17 	ldw	r2,-16(fp)
   17c3c:	10c00217 	ldw	r3,8(r2)
   17c40:	e0bffc17 	ldw	r2,-16(fp)
   17c44:	10800317 	ldw	r2,12(r2)
   17c48:	18bfe51e 	bne	r3,r2,17be0 <__alt_data_end+0xf0017be0>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   17c4c:	e0bff517 	ldw	r2,-44(fp)
   17c50:	1000251e 	bne	r2,zero,17ce8 <altera_avalon_uart_read+0x148>
   17c54:	e0bffc17 	ldw	r2,-16(fp)
   17c58:	10c00217 	ldw	r3,8(r2)
   17c5c:	e0bffc17 	ldw	r2,-16(fp)
   17c60:	10800317 	ldw	r2,12(r2)
   17c64:	1880201e 	bne	r3,r2,17ce8 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   17c68:	e0bff617 	ldw	r2,-40(fp)
   17c6c:	1000071e 	bne	r2,zero,17c8c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   17c70:	0017b640 	call	17b64 <alt_get_errno>
   17c74:	1007883a 	mov	r3,r2
   17c78:	008002c4 	movi	r2,11
   17c7c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   17c80:	00800044 	movi	r2,1
   17c84:	e0bff405 	stb	r2,-48(fp)
        break;
   17c88:	00001b06 	br	17cf8 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17c8c:	0005303a 	rdctl	r2,status
   17c90:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17c94:	e0fff917 	ldw	r3,-28(fp)
   17c98:	00bfff84 	movi	r2,-2
   17c9c:	1884703a 	and	r2,r3,r2
   17ca0:	1001703a 	wrctl	status,r2
  
  return context;
   17ca4:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   17ca8:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17cac:	e0bffc17 	ldw	r2,-16(fp)
   17cb0:	10800117 	ldw	r2,4(r2)
   17cb4:	10c02014 	ori	r3,r2,128
   17cb8:	e0bffc17 	ldw	r2,-16(fp)
   17cbc:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17cc0:	e0bffc17 	ldw	r2,-16(fp)
   17cc4:	10800017 	ldw	r2,0(r2)
   17cc8:	10800304 	addi	r2,r2,12
   17ccc:	e0fffc17 	ldw	r3,-16(fp)
   17cd0:	18c00117 	ldw	r3,4(r3)
   17cd4:	10c00035 	stwio	r3,0(r2)
   17cd8:	e0bff817 	ldw	r2,-32(fp)
   17cdc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17ce0:	e0bffa17 	ldw	r2,-24(fp)
   17ce4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   17ce8:	e0bff517 	ldw	r2,-44(fp)
   17cec:	1000021e 	bne	r2,zero,17cf8 <altera_avalon_uart_read+0x158>
   17cf0:	e0bffe17 	ldw	r2,-8(fp)
   17cf4:	103fcd1e 	bne	r2,zero,17c2c <__alt_data_end+0xf0017c2c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17cf8:	0005303a 	rdctl	r2,status
   17cfc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17d00:	e0fffb17 	ldw	r3,-20(fp)
   17d04:	00bfff84 	movi	r2,-2
   17d08:	1884703a 	and	r2,r3,r2
   17d0c:	1001703a 	wrctl	status,r2
  
  return context;
   17d10:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   17d14:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17d18:	e0bffc17 	ldw	r2,-16(fp)
   17d1c:	10800117 	ldw	r2,4(r2)
   17d20:	10c02014 	ori	r3,r2,128
   17d24:	e0bffc17 	ldw	r2,-16(fp)
   17d28:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17d2c:	e0bffc17 	ldw	r2,-16(fp)
   17d30:	10800017 	ldw	r2,0(r2)
   17d34:	10800304 	addi	r2,r2,12
   17d38:	e0fffc17 	ldw	r3,-16(fp)
   17d3c:	18c00117 	ldw	r3,4(r3)
   17d40:	10c00035 	stwio	r3,0(r2)
   17d44:	e0bff817 	ldw	r2,-32(fp)
   17d48:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17d4c:	e0bff717 	ldw	r2,-36(fp)
   17d50:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   17d54:	e0bff403 	ldbu	r2,-48(fp)
   17d58:	10000226 	beq	r2,zero,17d64 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   17d5c:	00bffd44 	movi	r2,-11
   17d60:	00000106 	br	17d68 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   17d64:	e0bff517 	ldw	r2,-44(fp)
  }
}
   17d68:	e037883a 	mov	sp,fp
   17d6c:	dfc00117 	ldw	ra,4(sp)
   17d70:	df000017 	ldw	fp,0(sp)
   17d74:	dec00204 	addi	sp,sp,8
   17d78:	f800283a 	ret

00017d7c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17d7c:	defffe04 	addi	sp,sp,-8
   17d80:	dfc00115 	stw	ra,4(sp)
   17d84:	df000015 	stw	fp,0(sp)
   17d88:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17d8c:	d0a00f97 	ldw	r2,-32706(gp)
   17d90:	10000326 	beq	r2,zero,17da0 <alt_get_errno+0x24>
   17d94:	d0a00f97 	ldw	r2,-32706(gp)
   17d98:	103ee83a 	callr	r2
   17d9c:	00000106 	br	17da4 <alt_get_errno+0x28>
   17da0:	d0a04e84 	addi	r2,gp,-32454
}
   17da4:	e037883a 	mov	sp,fp
   17da8:	dfc00117 	ldw	ra,4(sp)
   17dac:	df000017 	ldw	fp,0(sp)
   17db0:	dec00204 	addi	sp,sp,8
   17db4:	f800283a 	ret

00017db8 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   17db8:	defff204 	addi	sp,sp,-56
   17dbc:	dfc00d15 	stw	ra,52(sp)
   17dc0:	df000c15 	stw	fp,48(sp)
   17dc4:	df000c04 	addi	fp,sp,48
   17dc8:	e13ffc15 	stw	r4,-16(fp)
   17dcc:	e17ffd15 	stw	r5,-12(fp)
   17dd0:	e1bffe15 	stw	r6,-8(fp)
   17dd4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   17dd8:	e0bffe17 	ldw	r2,-8(fp)
   17ddc:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   17de0:	e0bfff17 	ldw	r2,-4(fp)
   17de4:	1090000c 	andi	r2,r2,16384
   17de8:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   17dec:	00003c06 	br	17ee0 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17df0:	e0bffc17 	ldw	r2,-16(fp)
   17df4:	10800517 	ldw	r2,20(r2)
   17df8:	10800044 	addi	r2,r2,1
   17dfc:	10800fcc 	andi	r2,r2,63
   17e00:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   17e04:	e0bffc17 	ldw	r2,-16(fp)
   17e08:	10c00417 	ldw	r3,16(r2)
   17e0c:	e0bff717 	ldw	r2,-36(fp)
   17e10:	1880221e 	bne	r3,r2,17e9c <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   17e14:	e0bff517 	ldw	r2,-44(fp)
   17e18:	10000526 	beq	r2,zero,17e30 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   17e1c:	0017d7c0 	call	17d7c <alt_get_errno>
   17e20:	1007883a 	mov	r3,r2
   17e24:	008002c4 	movi	r2,11
   17e28:	18800015 	stw	r2,0(r3)
        break;
   17e2c:	00002e06 	br	17ee8 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17e30:	0005303a 	rdctl	r2,status
   17e34:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17e38:	e0fff917 	ldw	r3,-28(fp)
   17e3c:	00bfff84 	movi	r2,-2
   17e40:	1884703a 	and	r2,r3,r2
   17e44:	1001703a 	wrctl	status,r2
  
  return context;
   17e48:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   17e4c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17e50:	e0bffc17 	ldw	r2,-16(fp)
   17e54:	10800117 	ldw	r2,4(r2)
   17e58:	10c11014 	ori	r3,r2,1088
   17e5c:	e0bffc17 	ldw	r2,-16(fp)
   17e60:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17e64:	e0bffc17 	ldw	r2,-16(fp)
   17e68:	10800017 	ldw	r2,0(r2)
   17e6c:	10800304 	addi	r2,r2,12
   17e70:	e0fffc17 	ldw	r3,-16(fp)
   17e74:	18c00117 	ldw	r3,4(r3)
   17e78:	10c00035 	stwio	r3,0(r2)
   17e7c:	e0bff817 	ldw	r2,-32(fp)
   17e80:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17e84:	e0bff617 	ldw	r2,-40(fp)
   17e88:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   17e8c:	e0bffc17 	ldw	r2,-16(fp)
   17e90:	10c00417 	ldw	r3,16(r2)
   17e94:	e0bff717 	ldw	r2,-36(fp)
   17e98:	18bffc26 	beq	r3,r2,17e8c <__alt_data_end+0xf0017e8c>
      }
    }

    count--;
   17e9c:	e0bff417 	ldw	r2,-48(fp)
   17ea0:	10bfffc4 	addi	r2,r2,-1
   17ea4:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   17ea8:	e0bffc17 	ldw	r2,-16(fp)
   17eac:	10c00517 	ldw	r3,20(r2)
   17eb0:	e0bffd17 	ldw	r2,-12(fp)
   17eb4:	11000044 	addi	r4,r2,1
   17eb8:	e13ffd15 	stw	r4,-12(fp)
   17ebc:	10800003 	ldbu	r2,0(r2)
   17ec0:	1009883a 	mov	r4,r2
   17ec4:	e0bffc17 	ldw	r2,-16(fp)
   17ec8:	10c5883a 	add	r2,r2,r3
   17ecc:	10801704 	addi	r2,r2,92
   17ed0:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   17ed4:	e0bffc17 	ldw	r2,-16(fp)
   17ed8:	e0fff717 	ldw	r3,-36(fp)
   17edc:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   17ee0:	e0bff417 	ldw	r2,-48(fp)
   17ee4:	103fc21e 	bne	r2,zero,17df0 <__alt_data_end+0xf0017df0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17ee8:	0005303a 	rdctl	r2,status
   17eec:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17ef0:	e0fffb17 	ldw	r3,-20(fp)
   17ef4:	00bfff84 	movi	r2,-2
   17ef8:	1884703a 	and	r2,r3,r2
   17efc:	1001703a 	wrctl	status,r2
  
  return context;
   17f00:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   17f04:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17f08:	e0bffc17 	ldw	r2,-16(fp)
   17f0c:	10800117 	ldw	r2,4(r2)
   17f10:	10c11014 	ori	r3,r2,1088
   17f14:	e0bffc17 	ldw	r2,-16(fp)
   17f18:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17f1c:	e0bffc17 	ldw	r2,-16(fp)
   17f20:	10800017 	ldw	r2,0(r2)
   17f24:	10800304 	addi	r2,r2,12
   17f28:	e0fffc17 	ldw	r3,-16(fp)
   17f2c:	18c00117 	ldw	r3,4(r3)
   17f30:	10c00035 	stwio	r3,0(r2)
   17f34:	e0bff817 	ldw	r2,-32(fp)
   17f38:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17f3c:	e0bffa17 	ldw	r2,-24(fp)
   17f40:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   17f44:	e0fffe17 	ldw	r3,-8(fp)
   17f48:	e0bff417 	ldw	r2,-48(fp)
   17f4c:	1885c83a 	sub	r2,r3,r2
}
   17f50:	e037883a 	mov	sp,fp
   17f54:	dfc00117 	ldw	ra,4(sp)
   17f58:	df000017 	ldw	fp,0(sp)
   17f5c:	dec00204 	addi	sp,sp,8
   17f60:	f800283a 	ret

00017f64 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   17f64:	defffd04 	addi	sp,sp,-12
   17f68:	df000215 	stw	fp,8(sp)
   17f6c:	df000204 	addi	fp,sp,8
   17f70:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   17f74:	e0bfff17 	ldw	r2,-4(fp)
   17f78:	1080400c 	andi	r2,r2,256
   17f7c:	1004d23a 	srli	r2,r2,8
   17f80:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   17f84:	e0bffe03 	ldbu	r2,-8(fp)
}
   17f88:	e037883a 	mov	sp,fp
   17f8c:	df000017 	ldw	fp,0(sp)
   17f90:	dec00104 	addi	sp,sp,4
   17f94:	f800283a 	ret

00017f98 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   17f98:	defffd04 	addi	sp,sp,-12
   17f9c:	df000215 	stw	fp,8(sp)
   17fa0:	df000204 	addi	fp,sp,8
   17fa4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   17fa8:	e0bfff17 	ldw	r2,-4(fp)
   17fac:	1080004c 	andi	r2,r2,1
   17fb0:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17fb4:	e0bffe03 	ldbu	r2,-8(fp)
}
   17fb8:	e037883a 	mov	sp,fp
   17fbc:	df000017 	ldw	fp,0(sp)
   17fc0:	dec00104 	addi	sp,sp,4
   17fc4:	f800283a 	ret

00017fc8 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   17fc8:	defffd04 	addi	sp,sp,-12
   17fcc:	df000215 	stw	fp,8(sp)
   17fd0:	df000204 	addi	fp,sp,8
   17fd4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   17fd8:	e0bfff17 	ldw	r2,-4(fp)
   17fdc:	1081000c 	andi	r2,r2,1024
   17fe0:	1004d2ba 	srli	r2,r2,10
   17fe4:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17fe8:	e0bffe03 	ldbu	r2,-8(fp)
}
   17fec:	e037883a 	mov	sp,fp
   17ff0:	df000017 	ldw	fp,0(sp)
   17ff4:	dec00104 	addi	sp,sp,4
   17ff8:	f800283a 	ret

00017ffc <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   17ffc:	defffd04 	addi	sp,sp,-12
   18000:	df000215 	stw	fp,8(sp)
   18004:	df000204 	addi	fp,sp,8
   18008:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   1800c:	e0bfff17 	ldw	r2,-4(fp)
   18010:	1004d43a 	srli	r2,r2,16
   18014:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   18018:	e0bffe0b 	ldhu	r2,-8(fp)
}
   1801c:	e037883a 	mov	sp,fp
   18020:	df000017 	ldw	fp,0(sp)
   18024:	dec00104 	addi	sp,sp,4
   18028:	f800283a 	ret

0001802c <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   1802c:	defffd04 	addi	sp,sp,-12
   18030:	df000215 	stw	fp,8(sp)
   18034:	df000204 	addi	fp,sp,8
   18038:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   1803c:	e0bfff17 	ldw	r2,-4(fp)
   18040:	10a0000c 	andi	r2,r2,32768
   18044:	1004d3fa 	srli	r2,r2,15
   18048:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   1804c:	e0bffe03 	ldbu	r2,-8(fp)
}
   18050:	e037883a 	mov	sp,fp
   18054:	df000017 	ldw	fp,0(sp)
   18058:	dec00104 	addi	sp,sp,4
   1805c:	f800283a 	ret

00018060 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   18060:	defffd04 	addi	sp,sp,-12
   18064:	df000215 	stw	fp,8(sp)
   18068:	df000204 	addi	fp,sp,8
   1806c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   18070:	e0bfff17 	ldw	r2,-4(fp)
   18074:	e0bffe05 	stb	r2,-8(fp)
	return data;
   18078:	e0bffe03 	ldbu	r2,-8(fp)
}
   1807c:	e037883a 	mov	sp,fp
   18080:	df000017 	ldw	fp,0(sp)
   18084:	dec00104 	addi	sp,sp,4
   18088:	f800283a 	ret

0001808c <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   1808c:	defffb04 	addi	sp,sp,-20
   18090:	dfc00415 	stw	ra,16(sp)
   18094:	df000315 	stw	fp,12(sp)
   18098:	df000304 	addi	fp,sp,12
   1809c:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   180a0:	01403fc4 	movi	r5,255
   180a4:	e13fff17 	ldw	r4,-4(fp)
   180a8:	00182ec0 	call	182ec <alt_up_ps2_write_data_byte_with_ack>
   180ac:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   180b0:	e0bffd17 	ldw	r2,-12(fp)
   180b4:	1000211e 	bne	r2,zero,1813c <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   180b8:	e0bffe04 	addi	r2,fp,-8
   180bc:	100b883a 	mov	r5,r2
   180c0:	e13fff17 	ldw	r4,-4(fp)
   180c4:	00183500 	call	18350 <alt_up_ps2_read_data_byte_timeout>
   180c8:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   180cc:	e0bffd17 	ldw	r2,-12(fp)
   180d0:	10001a1e 	bne	r2,zero,1813c <alt_up_ps2_init+0xb0>
   180d4:	e0bffe03 	ldbu	r2,-8(fp)
   180d8:	10803fcc 	andi	r2,r2,255
   180dc:	10802a98 	cmpnei	r2,r2,170
   180e0:	1000161e 	bne	r2,zero,1813c <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   180e4:	e0bffe04 	addi	r2,fp,-8
   180e8:	100b883a 	mov	r5,r2
   180ec:	e13fff17 	ldw	r4,-4(fp)
   180f0:	00183500 	call	18350 <alt_up_ps2_read_data_byte_timeout>
   180f4:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   180f8:	e0bffd17 	ldw	r2,-12(fp)
   180fc:	10bfe318 	cmpnei	r2,r2,-116
   18100:	1000041e 	bne	r2,zero,18114 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   18104:	e0bfff17 	ldw	r2,-4(fp)
   18108:	00c00044 	movi	r3,1
   1810c:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   18110:	00000a06 	br	1813c <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   18114:	e0bffd17 	ldw	r2,-12(fp)
   18118:	1000081e 	bne	r2,zero,1813c <alt_up_ps2_init+0xb0>
   1811c:	e0bffe03 	ldbu	r2,-8(fp)
   18120:	10803fcc 	andi	r2,r2,255
   18124:	1000051e 	bne	r2,zero,1813c <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   18128:	e0bfff17 	ldw	r2,-4(fp)
   1812c:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   18130:	01403d04 	movi	r5,244
   18134:	e13fff17 	ldw	r4,-4(fp)
   18138:	00182100 	call	18210 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   1813c:	0001883a 	nop
   18140:	e037883a 	mov	sp,fp
   18144:	dfc00117 	ldw	ra,4(sp)
   18148:	df000017 	ldw	fp,0(sp)
   1814c:	dec00204 	addi	sp,sp,8
   18150:	f800283a 	ret

00018154 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18154:	defffd04 	addi	sp,sp,-12
   18158:	df000215 	stw	fp,8(sp)
   1815c:	df000204 	addi	fp,sp,8
   18160:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18164:	e0bfff17 	ldw	r2,-4(fp)
   18168:	10800a17 	ldw	r2,40(r2)
   1816c:	10800104 	addi	r2,r2,4
   18170:	10800037 	ldwio	r2,0(r2)
   18174:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   18178:	e0bffe17 	ldw	r2,-8(fp)
   1817c:	10800054 	ori	r2,r2,1
   18180:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18184:	e0bfff17 	ldw	r2,-4(fp)
   18188:	10800a17 	ldw	r2,40(r2)
   1818c:	10800104 	addi	r2,r2,4
   18190:	1007883a 	mov	r3,r2
   18194:	e0bffe17 	ldw	r2,-8(fp)
   18198:	18800035 	stwio	r2,0(r3)
}
   1819c:	0001883a 	nop
   181a0:	e037883a 	mov	sp,fp
   181a4:	df000017 	ldw	fp,0(sp)
   181a8:	dec00104 	addi	sp,sp,4
   181ac:	f800283a 	ret

000181b0 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   181b0:	defffd04 	addi	sp,sp,-12
   181b4:	df000215 	stw	fp,8(sp)
   181b8:	df000204 	addi	fp,sp,8
   181bc:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   181c0:	e0bfff17 	ldw	r2,-4(fp)
   181c4:	10800a17 	ldw	r2,40(r2)
   181c8:	10800104 	addi	r2,r2,4
   181cc:	10800037 	ldwio	r2,0(r2)
   181d0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   181d4:	e0fffe17 	ldw	r3,-8(fp)
   181d8:	00bfff84 	movi	r2,-2
   181dc:	1884703a 	and	r2,r3,r2
   181e0:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   181e4:	e0bfff17 	ldw	r2,-4(fp)
   181e8:	10800a17 	ldw	r2,40(r2)
   181ec:	10800104 	addi	r2,r2,4
   181f0:	1007883a 	mov	r3,r2
   181f4:	e0bffe17 	ldw	r2,-8(fp)
   181f8:	18800035 	stwio	r2,0(r3)
}
   181fc:	0001883a 	nop
   18200:	e037883a 	mov	sp,fp
   18204:	df000017 	ldw	fp,0(sp)
   18208:	dec00104 	addi	sp,sp,4
   1820c:	f800283a 	ret

00018210 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18210:	defffb04 	addi	sp,sp,-20
   18214:	dfc00415 	stw	ra,16(sp)
   18218:	df000315 	stw	fp,12(sp)
   1821c:	df000304 	addi	fp,sp,12
   18220:	e13ffe15 	stw	r4,-8(fp)
   18224:	2805883a 	mov	r2,r5
   18228:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   1822c:	e0bffe17 	ldw	r2,-8(fp)
   18230:	10800a17 	ldw	r2,40(r2)
   18234:	1007883a 	mov	r3,r2
   18238:	e0bfff03 	ldbu	r2,-4(fp)
   1823c:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   18240:	e0bffe17 	ldw	r2,-8(fp)
   18244:	10800a17 	ldw	r2,40(r2)
   18248:	10800104 	addi	r2,r2,4
   1824c:	10800037 	ldwio	r2,0(r2)
   18250:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   18254:	e13ffd17 	ldw	r4,-12(fp)
   18258:	0017fc80 	call	17fc8 <read_CE_bit>
   1825c:	10803fcc 	andi	r2,r2,255
   18260:	10000226 	beq	r2,zero,1826c <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   18264:	00bffec4 	movi	r2,-5
   18268:	00000106 	br	18270 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   1826c:	0005883a 	mov	r2,zero
}
   18270:	e037883a 	mov	sp,fp
   18274:	dfc00117 	ldw	ra,4(sp)
   18278:	df000017 	ldw	fp,0(sp)
   1827c:	dec00204 	addi	sp,sp,8
   18280:	f800283a 	ret

00018284 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   18284:	defffc04 	addi	sp,sp,-16
   18288:	dfc00315 	stw	ra,12(sp)
   1828c:	df000215 	stw	fp,8(sp)
   18290:	df000204 	addi	fp,sp,8
   18294:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   18298:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   1829c:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   182a0:	e0bffe44 	addi	r2,fp,-7
   182a4:	100b883a 	mov	r5,r2
   182a8:	e13fff17 	ldw	r4,-4(fp)
   182ac:	00183500 	call	18350 <alt_up_ps2_read_data_byte_timeout>
   182b0:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   182b4:	e0bffe03 	ldbu	r2,-8(fp)
   182b8:	1000061e 	bne	r2,zero,182d4 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   182bc:	e0bffe43 	ldbu	r2,-7(fp)
   182c0:	10803fcc 	andi	r2,r2,255
   182c4:	10803e98 	cmpnei	r2,r2,250
   182c8:	103ff51e 	bne	r2,zero,182a0 <__alt_data_end+0xf00182a0>
				return 0;
   182cc:	0005883a 	mov	r2,zero
   182d0:	00000106 	br	182d8 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   182d4:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   182d8:	e037883a 	mov	sp,fp
   182dc:	dfc00117 	ldw	ra,4(sp)
   182e0:	df000017 	ldw	fp,0(sp)
   182e4:	dec00204 	addi	sp,sp,8
   182e8:	f800283a 	ret

000182ec <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   182ec:	defffa04 	addi	sp,sp,-24
   182f0:	dfc00515 	stw	ra,20(sp)
   182f4:	df000415 	stw	fp,16(sp)
   182f8:	df000404 	addi	fp,sp,16
   182fc:	e13ffe15 	stw	r4,-8(fp)
   18300:	2805883a 	mov	r2,r5
   18304:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   18308:	e0bfff03 	ldbu	r2,-4(fp)
   1830c:	100b883a 	mov	r5,r2
   18310:	e13ffe17 	ldw	r4,-8(fp)
   18314:	00182100 	call	18210 <alt_up_ps2_write_data_byte>
   18318:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   1831c:	e0bffc17 	ldw	r2,-16(fp)
   18320:	10000226 	beq	r2,zero,1832c <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   18324:	e0bffc17 	ldw	r2,-16(fp)
   18328:	00000406 	br	1833c <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   1832c:	e13ffe17 	ldw	r4,-8(fp)
   18330:	00182840 	call	18284 <alt_up_ps2_wait_for_ack>
   18334:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   18338:	e0bffd17 	ldw	r2,-12(fp)
}
   1833c:	e037883a 	mov	sp,fp
   18340:	dfc00117 	ldw	ra,4(sp)
   18344:	df000017 	ldw	fp,0(sp)
   18348:	dec00204 	addi	sp,sp,8
   1834c:	f800283a 	ret

00018350 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18350:	defffa04 	addi	sp,sp,-24
   18354:	dfc00515 	stw	ra,20(sp)
   18358:	df000415 	stw	fp,16(sp)
   1835c:	df000404 	addi	fp,sp,16
   18360:	e13ffe15 	stw	r4,-8(fp)
   18364:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18368:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   1836c:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   18370:	e0bffc17 	ldw	r2,-16(fp)
   18374:	10800044 	addi	r2,r2,1
   18378:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1837c:	e0bffe17 	ldw	r2,-8(fp)
   18380:	10800a17 	ldw	r2,40(r2)
   18384:	10800037 	ldwio	r2,0(r2)
   18388:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   1838c:	e13ffd17 	ldw	r4,-12(fp)
   18390:	001802c0 	call	1802c <read_data_valid>
   18394:	10803fcc 	andi	r2,r2,255
   18398:	10000726 	beq	r2,zero,183b8 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   1839c:	e13ffd17 	ldw	r4,-12(fp)
   183a0:	00180600 	call	18060 <read_data_byte>
   183a4:	1007883a 	mov	r3,r2
   183a8:	e0bfff17 	ldw	r2,-4(fp)
   183ac:	10c00005 	stb	r3,0(r2)
			return 0;
   183b0:	0005883a 	mov	r2,zero
   183b4:	00000806 	br	183d8 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   183b8:	e0bffe17 	ldw	r2,-8(fp)
   183bc:	10800c17 	ldw	r2,48(r2)
   183c0:	103feb26 	beq	r2,zero,18370 <__alt_data_end+0xf0018370>
   183c4:	e0bffe17 	ldw	r2,-8(fp)
   183c8:	10c00c17 	ldw	r3,48(r2)
   183cc:	e0bffc17 	ldw	r2,-16(fp)
   183d0:	18bfe72e 	bgeu	r3,r2,18370 <__alt_data_end+0xf0018370>
		{
			return -ETIMEDOUT;
   183d4:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   183d8:	e037883a 	mov	sp,fp
   183dc:	dfc00117 	ldw	ra,4(sp)
   183e0:	df000017 	ldw	fp,0(sp)
   183e4:	dec00204 	addi	sp,sp,8
   183e8:	f800283a 	ret

000183ec <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   183ec:	defffb04 	addi	sp,sp,-20
   183f0:	dfc00415 	stw	ra,16(sp)
   183f4:	df000315 	stw	fp,12(sp)
   183f8:	df000304 	addi	fp,sp,12
   183fc:	e13ffe15 	stw	r4,-8(fp)
   18400:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18404:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18408:	e0bffe17 	ldw	r2,-8(fp)
   1840c:	10800a17 	ldw	r2,40(r2)
   18410:	10800037 	ldwio	r2,0(r2)
   18414:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   18418:	e13ffd17 	ldw	r4,-12(fp)
   1841c:	001802c0 	call	1802c <read_data_valid>
   18420:	10803fcc 	andi	r2,r2,255
   18424:	10000726 	beq	r2,zero,18444 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   18428:	e13ffd17 	ldw	r4,-12(fp)
   1842c:	00180600 	call	18060 <read_data_byte>
   18430:	1007883a 	mov	r3,r2
   18434:	e0bfff17 	ldw	r2,-4(fp)
   18438:	10c00005 	stb	r3,0(r2)
		return 0;
   1843c:	0005883a 	mov	r2,zero
   18440:	00000106 	br	18448 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   18444:	00bfffc4 	movi	r2,-1
}
   18448:	e037883a 	mov	sp,fp
   1844c:	dfc00117 	ldw	ra,4(sp)
   18450:	df000017 	ldw	fp,0(sp)
   18454:	dec00204 	addi	sp,sp,8
   18458:	f800283a 	ret

0001845c <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   1845c:	defffb04 	addi	sp,sp,-20
   18460:	dfc00415 	stw	ra,16(sp)
   18464:	df000315 	stw	fp,12(sp)
   18468:	df000304 	addi	fp,sp,12
   1846c:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   18470:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   18474:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18478:	e0bfff17 	ldw	r2,-4(fp)
   1847c:	10800a17 	ldw	r2,40(r2)
   18480:	10800037 	ldwio	r2,0(r2)
   18484:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   18488:	e13ffe17 	ldw	r4,-8(fp)
   1848c:	0017ffc0 	call	17ffc <read_num_bytes_available>
   18490:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   18494:	e0bffd0b 	ldhu	r2,-12(fp)
   18498:	103ff71e 	bne	r2,zero,18478 <__alt_data_end+0xf0018478>
}
   1849c:	0001883a 	nop
   184a0:	e037883a 	mov	sp,fp
   184a4:	dfc00117 	ldw	ra,4(sp)
   184a8:	df000017 	ldw	fp,0(sp)
   184ac:	dec00204 	addi	sp,sp,8
   184b0:	f800283a 	ret

000184b4 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   184b4:	defff804 	addi	sp,sp,-32
   184b8:	dfc00715 	stw	ra,28(sp)
   184bc:	df000615 	stw	fp,24(sp)
   184c0:	df000604 	addi	fp,sp,24
   184c4:	e13ffd15 	stw	r4,-12(fp)
   184c8:	e17ffe15 	stw	r5,-8(fp)
   184cc:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   184d0:	e0bffd17 	ldw	r2,-12(fp)
   184d4:	10800017 	ldw	r2,0(r2)
   184d8:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   184dc:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   184e0:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   184e4:	e0fffc17 	ldw	r3,-16(fp)
   184e8:	e0bfff17 	ldw	r2,-4(fp)
   184ec:	18bffd16 	blt	r3,r2,184e4 <__alt_data_end+0xf00184e4>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   184f0:	e0bffe17 	ldw	r2,-8(fp)
   184f4:	10c00044 	addi	r3,r2,1
   184f8:	e0fffe15 	stw	r3,-8(fp)
   184fc:	100b883a 	mov	r5,r2
   18500:	e13ffa17 	ldw	r4,-24(fp)
   18504:	00183500 	call	18350 <alt_up_ps2_read_data_byte_timeout>
   18508:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   1850c:	e0bffb17 	ldw	r2,-20(fp)
   18510:	10000226 	beq	r2,zero,1851c <alt_up_ps2_read_fd+0x68>
			return count;
   18514:	e0bffc17 	ldw	r2,-16(fp)
   18518:	00000406 	br	1852c <alt_up_ps2_read_fd+0x78>
		count++;
   1851c:	e0bffc17 	ldw	r2,-16(fp)
   18520:	10800044 	addi	r2,r2,1
   18524:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   18528:	e0bffc17 	ldw	r2,-16(fp)
}
   1852c:	e037883a 	mov	sp,fp
   18530:	dfc00117 	ldw	ra,4(sp)
   18534:	df000017 	ldw	fp,0(sp)
   18538:	dec00204 	addi	sp,sp,8
   1853c:	f800283a 	ret

00018540 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   18540:	defff804 	addi	sp,sp,-32
   18544:	dfc00715 	stw	ra,28(sp)
   18548:	df000615 	stw	fp,24(sp)
   1854c:	df000604 	addi	fp,sp,24
   18550:	e13ffd15 	stw	r4,-12(fp)
   18554:	e17ffe15 	stw	r5,-8(fp)
   18558:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   1855c:	e0bffd17 	ldw	r2,-12(fp)
   18560:	10800017 	ldw	r2,0(r2)
   18564:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   18568:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   1856c:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   18570:	00001006 	br	185b4 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   18574:	e0bffe17 	ldw	r2,-8(fp)
   18578:	10c00044 	addi	r3,r2,1
   1857c:	e0fffe15 	stw	r3,-8(fp)
   18580:	10800003 	ldbu	r2,0(r2)
   18584:	10803fcc 	andi	r2,r2,255
   18588:	100b883a 	mov	r5,r2
   1858c:	e13ffb17 	ldw	r4,-20(fp)
   18590:	00182100 	call	18210 <alt_up_ps2_write_data_byte>
   18594:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   18598:	e0bffc17 	ldw	r2,-16(fp)
   1859c:	10000226 	beq	r2,zero,185a8 <alt_up_ps2_write_fd+0x68>
			return count;
   185a0:	e0bffa17 	ldw	r2,-24(fp)
   185a4:	00000706 	br	185c4 <alt_up_ps2_write_fd+0x84>
		count++;
   185a8:	e0bffa17 	ldw	r2,-24(fp)
   185ac:	10800044 	addi	r2,r2,1
   185b0:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   185b4:	e0fffa17 	ldw	r3,-24(fp)
   185b8:	e0bfff17 	ldw	r2,-4(fp)
   185bc:	18bfed16 	blt	r3,r2,18574 <__alt_data_end+0xf0018574>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   185c0:	e0bffa17 	ldw	r2,-24(fp)
}
   185c4:	e037883a 	mov	sp,fp
   185c8:	dfc00117 	ldw	ra,4(sp)
   185cc:	df000017 	ldw	fp,0(sp)
   185d0:	dec00204 	addi	sp,sp,8
   185d4:	f800283a 	ret

000185d8 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   185d8:	defffc04 	addi	sp,sp,-16
   185dc:	dfc00315 	stw	ra,12(sp)
   185e0:	df000215 	stw	fp,8(sp)
   185e4:	df000204 	addi	fp,sp,8
   185e8:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   185ec:	d1600c84 	addi	r5,gp,-32718
   185f0:	e13fff17 	ldw	r4,-4(fp)
   185f4:	00192140 	call	19214 <alt_find_dev>
   185f8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   185fc:	e0bffe17 	ldw	r2,-8(fp)
}
   18600:	e037883a 	mov	sp,fp
   18604:	dfc00117 	ldw	ra,4(sp)
   18608:	df000017 	ldw	fp,0(sp)
   1860c:	dec00204 	addi	sp,sp,8
   18610:	f800283a 	ret

00018614 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   18614:	defffc04 	addi	sp,sp,-16
   18618:	dfc00315 	stw	ra,12(sp)
   1861c:	df000215 	stw	fp,8(sp)
   18620:	df000204 	addi	fp,sp,8
   18624:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   18628:	e0bfff17 	ldw	r2,-4(fp)
   1862c:	10800217 	ldw	r2,8(r2)
   18630:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   18634:	00000b06 	br	18664 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   18638:	01420034 	movhi	r5,2048
   1863c:	29413304 	addi	r5,r5,1228
   18640:	e13ffe17 	ldw	r4,-8(fp)
   18644:	000ec280 	call	ec28 <strcmp>
   18648:	1000031e 	bne	r2,zero,18658 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   1864c:	e0bffe17 	ldw	r2,-8(fp)
   18650:	10000005 	stb	zero,0(r2)
			break;
   18654:	00000906 	br	1867c <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   18658:	e0bffe17 	ldw	r2,-8(fp)
   1865c:	10800044 	addi	r2,r2,1
   18660:	e0bffe15 	stw	r2,-8(fp)
   18664:	e0bffe17 	ldw	r2,-8(fp)
   18668:	10800003 	ldbu	r2,0(r2)
   1866c:	10803fcc 	andi	r2,r2,255
   18670:	1080201c 	xori	r2,r2,128
   18674:	10bfe004 	addi	r2,r2,-128
   18678:	103fef1e 	bne	r2,zero,18638 <__alt_data_end+0xf0018638>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   1867c:	0001883a 	nop
}
   18680:	e037883a 	mov	sp,fp
   18684:	dfc00117 	ldw	ra,4(sp)
   18688:	df000017 	ldw	fp,0(sp)
   1868c:	dec00204 	addi	sp,sp,8
   18690:	f800283a 	ret

00018694 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   18694:	defffc04 	addi	sp,sp,-16
   18698:	dfc00315 	stw	ra,12(sp)
   1869c:	df000215 	stw	fp,8(sp)
   186a0:	df000204 	addi	fp,sp,8
   186a4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   186a8:	d1600c84 	addi	r5,gp,-32718
   186ac:	e13fff17 	ldw	r4,-4(fp)
   186b0:	00192140 	call	19214 <alt_find_dev>
   186b4:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   186b8:	e0bffe17 	ldw	r2,-8(fp)
}
   186bc:	e037883a 	mov	sp,fp
   186c0:	dfc00117 	ldw	ra,4(sp)
   186c4:	df000017 	ldw	fp,0(sp)
   186c8:	dec00204 	addi	sp,sp,8
   186cc:	f800283a 	ret

000186d0 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   186d0:	defffa04 	addi	sp,sp,-24
   186d4:	df000515 	stw	fp,20(sp)
   186d8:	df000504 	addi	fp,sp,20
   186dc:	e13ffc15 	stw	r4,-16(fp)
   186e0:	2805883a 	mov	r2,r5
   186e4:	e1bffe15 	stw	r6,-8(fp)
   186e8:	e1ffff15 	stw	r7,-4(fp)
   186ec:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   186f0:	e0bffc17 	ldw	r2,-16(fp)
   186f4:	10800c17 	ldw	r2,48(r2)
   186f8:	e0fffe17 	ldw	r3,-8(fp)
   186fc:	1880042e 	bgeu	r3,r2,18710 <alt_up_char_buffer_draw+0x40>
   18700:	e0bffc17 	ldw	r2,-16(fp)
   18704:	10800d17 	ldw	r2,52(r2)
   18708:	e0ffff17 	ldw	r3,-4(fp)
   1870c:	18800236 	bltu	r3,r2,18718 <alt_up_char_buffer_draw+0x48>
		return -1;
   18710:	00bfffc4 	movi	r2,-1
   18714:	00001d06 	br	1878c <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   18718:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   1871c:	e0bffc17 	ldw	r2,-16(fp)
   18720:	10c00f17 	ldw	r3,60(r2)
   18724:	e0bffe17 	ldw	r2,-8(fp)
   18728:	1886703a 	and	r3,r3,r2
   1872c:	e0bffc17 	ldw	r2,-16(fp)
   18730:	10800e17 	ldw	r2,56(r2)
   18734:	1884983a 	sll	r2,r3,r2
   18738:	e0fffb17 	ldw	r3,-20(fp)
   1873c:	1884b03a 	or	r2,r3,r2
   18740:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   18744:	e0bffc17 	ldw	r2,-16(fp)
   18748:	10c01117 	ldw	r3,68(r2)
   1874c:	e0bfff17 	ldw	r2,-4(fp)
   18750:	1886703a 	and	r3,r3,r2
   18754:	e0bffc17 	ldw	r2,-16(fp)
   18758:	10801017 	ldw	r2,64(r2)
   1875c:	1884983a 	sll	r2,r3,r2
   18760:	e0fffb17 	ldw	r3,-20(fp)
   18764:	1884b03a 	or	r2,r3,r2
   18768:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   1876c:	e0bffc17 	ldw	r2,-16(fp)
   18770:	10c00b17 	ldw	r3,44(r2)
   18774:	e0bffb17 	ldw	r2,-20(fp)
   18778:	1885883a 	add	r2,r3,r2
   1877c:	1007883a 	mov	r3,r2
   18780:	e0bffd03 	ldbu	r2,-12(fp)
   18784:	18800025 	stbio	r2,0(r3)

	return 0;
   18788:	0005883a 	mov	r2,zero
}
   1878c:	e037883a 	mov	sp,fp
   18790:	df000017 	ldw	fp,0(sp)
   18794:	dec00104 	addi	sp,sp,4
   18798:	f800283a 	ret

0001879c <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   1879c:	defffa04 	addi	sp,sp,-24
   187a0:	df000515 	stw	fp,20(sp)
   187a4:	df000504 	addi	fp,sp,20
   187a8:	e13ffc15 	stw	r4,-16(fp)
   187ac:	e17ffd15 	stw	r5,-12(fp)
   187b0:	e1bffe15 	stw	r6,-8(fp)
   187b4:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   187b8:	e0bffc17 	ldw	r2,-16(fp)
   187bc:	10800c17 	ldw	r2,48(r2)
   187c0:	e0fffe17 	ldw	r3,-8(fp)
   187c4:	1880042e 	bgeu	r3,r2,187d8 <alt_up_char_buffer_string+0x3c>
   187c8:	e0bffc17 	ldw	r2,-16(fp)
   187cc:	10800d17 	ldw	r2,52(r2)
   187d0:	e0ffff17 	ldw	r3,-4(fp)
   187d4:	18800236 	bltu	r3,r2,187e0 <alt_up_char_buffer_string+0x44>
		return -1;
   187d8:	00bfffc4 	movi	r2,-1
   187dc:	00002a06 	br	18888 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   187e0:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   187e4:	e0bffc17 	ldw	r2,-16(fp)
   187e8:	10801017 	ldw	r2,64(r2)
   187ec:	e0ffff17 	ldw	r3,-4(fp)
   187f0:	1886983a 	sll	r3,r3,r2
   187f4:	e0bffe17 	ldw	r2,-8(fp)
   187f8:	1885883a 	add	r2,r3,r2
   187fc:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   18800:	00001a06 	br	1886c <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   18804:	e0bffc17 	ldw	r2,-16(fp)
   18808:	10c00b17 	ldw	r3,44(r2)
   1880c:	e0bffb17 	ldw	r2,-20(fp)
   18810:	1885883a 	add	r2,r3,r2
   18814:	1007883a 	mov	r3,r2
   18818:	e0bffd17 	ldw	r2,-12(fp)
   1881c:	10800003 	ldbu	r2,0(r2)
   18820:	10803fcc 	andi	r2,r2,255
   18824:	1080201c 	xori	r2,r2,128
   18828:	10bfe004 	addi	r2,r2,-128
   1882c:	18800025 	stbio	r2,0(r3)
		++ptr;
   18830:	e0bffd17 	ldw	r2,-12(fp)
   18834:	10800044 	addi	r2,r2,1
   18838:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   1883c:	e0bffe17 	ldw	r2,-8(fp)
   18840:	10800044 	addi	r2,r2,1
   18844:	e0bffe15 	stw	r2,-8(fp)
   18848:	e0bffc17 	ldw	r2,-16(fp)
   1884c:	10800c17 	ldw	r2,48(r2)
   18850:	e0fffe17 	ldw	r3,-8(fp)
   18854:	18800236 	bltu	r3,r2,18860 <alt_up_char_buffer_string+0xc4>
			return -1;
   18858:	00bfffc4 	movi	r2,-1
   1885c:	00000a06 	br	18888 <alt_up_char_buffer_string+0xec>
		++offset;
   18860:	e0bffb17 	ldw	r2,-20(fp)
   18864:	10800044 	addi	r2,r2,1
   18868:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   1886c:	e0bffd17 	ldw	r2,-12(fp)
   18870:	10800003 	ldbu	r2,0(r2)
   18874:	10803fcc 	andi	r2,r2,255
   18878:	1080201c 	xori	r2,r2,128
   1887c:	10bfe004 	addi	r2,r2,-128
   18880:	103fe01e 	bne	r2,zero,18804 <__alt_data_end+0xf0018804>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   18884:	0005883a 	mov	r2,zero
}
   18888:	e037883a 	mov	sp,fp
   1888c:	df000017 	ldw	fp,0(sp)
   18890:	dec00104 	addi	sp,sp,4
   18894:	f800283a 	ret

00018898 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   18898:	defffe04 	addi	sp,sp,-8
   1889c:	df000115 	stw	fp,4(sp)
   188a0:	df000104 	addi	fp,sp,4
   188a4:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   188a8:	e0bfff17 	ldw	r2,-4(fp)
   188ac:	10800a17 	ldw	r2,40(r2)
   188b0:	10800084 	addi	r2,r2,2
   188b4:	1007883a 	mov	r3,r2
   188b8:	00800044 	movi	r2,1
   188bc:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   188c0:	0001883a 	nop
   188c4:	e0bfff17 	ldw	r2,-4(fp)
   188c8:	10800a17 	ldw	r2,40(r2)
   188cc:	10800084 	addi	r2,r2,2
   188d0:	10800023 	ldbuio	r2,0(r2)
   188d4:	10803fcc 	andi	r2,r2,255
   188d8:	1080004c 	andi	r2,r2,1
   188dc:	103ff91e 	bne	r2,zero,188c4 <__alt_data_end+0xf00188c4>
	return 0;
   188e0:	0005883a 	mov	r2,zero
}
   188e4:	e037883a 	mov	sp,fp
   188e8:	df000017 	ldw	fp,0(sp)
   188ec:	dec00104 	addi	sp,sp,4
   188f0:	f800283a 	ret

000188f4 <get_multi_byte_make_code_index>:
	STATE_DONE 
} DECODE_STATE;

//helper function for get_next_state
unsigned get_multi_byte_make_code_index(alt_u8 code)
{
   188f4:	defffd04 	addi	sp,sp,-12
   188f8:	df000215 	stw	fp,8(sp)
   188fc:	df000204 	addi	fp,sp,8
   18900:	2005883a 	mov	r2,r4
   18904:	e0bfff05 	stb	r2,-4(fp)
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   18908:	e03ffe15 	stw	zero,-8(fp)
   1890c:	00000d06 	br	18944 <get_multi_byte_make_code_index+0x50>
	{
		if ( multi_byte_make_code[i] == code )
   18910:	00820034 	movhi	r2,2048
   18914:	108a9204 	addi	r2,r2,10824
   18918:	e0fffe17 	ldw	r3,-8(fp)
   1891c:	10c5883a 	add	r2,r2,r3
   18920:	10800003 	ldbu	r2,0(r2)
   18924:	10c03fcc 	andi	r3,r2,255
   18928:	e0bfff03 	ldbu	r2,-4(fp)
   1892c:	1880021e 	bne	r3,r2,18938 <get_multi_byte_make_code_index+0x44>
			return i;
   18930:	e0bffe17 	ldw	r2,-8(fp)
   18934:	00000706 	br	18954 <get_multi_byte_make_code_index+0x60>

//helper function for get_next_state
unsigned get_multi_byte_make_code_index(alt_u8 code)
{
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   18938:	e0bffe17 	ldw	r2,-8(fp)
   1893c:	10800044 	addi	r2,r2,1
   18940:	e0bffe15 	stw	r2,-8(fp)
   18944:	e0bffe17 	ldw	r2,-8(fp)
   18948:	108019b0 	cmpltui	r2,r2,102
   1894c:	103ff01e 	bne	r2,zero,18910 <__alt_data_end+0xf0018910>
	{
		if ( multi_byte_make_code[i] == code )
			return i;
	}
	return SCAN_CODE_NUM;
   18950:	00801984 	movi	r2,102
}
   18954:	e037883a 	mov	sp,fp
   18958:	df000017 	ldw	fp,0(sp)
   1895c:	dec00104 	addi	sp,sp,4
   18960:	f800283a 	ret

00018964 <get_single_byte_make_code_index>:

//helper function for get_next_state
unsigned get_single_byte_make_code_index(alt_u8 code)
{
   18964:	defffd04 	addi	sp,sp,-12
   18968:	df000215 	stw	fp,8(sp)
   1896c:	df000204 	addi	fp,sp,8
   18970:	2005883a 	mov	r2,r4
   18974:	e0bfff05 	stb	r2,-4(fp)
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   18978:	e03ffe15 	stw	zero,-8(fp)
   1897c:	00000d06 	br	189b4 <get_single_byte_make_code_index+0x50>
	{
		if ( single_byte_make_code[i] == code )
   18980:	00820034 	movhi	r2,2048
   18984:	108a7884 	addi	r2,r2,10722
   18988:	e0fffe17 	ldw	r3,-8(fp)
   1898c:	10c5883a 	add	r2,r2,r3
   18990:	10800003 	ldbu	r2,0(r2)
   18994:	10c03fcc 	andi	r3,r2,255
   18998:	e0bfff03 	ldbu	r2,-4(fp)
   1899c:	1880021e 	bne	r3,r2,189a8 <get_single_byte_make_code_index+0x44>
			return i;
   189a0:	e0bffe17 	ldw	r2,-8(fp)
   189a4:	00000706 	br	189c4 <get_single_byte_make_code_index+0x60>

//helper function for get_next_state
unsigned get_single_byte_make_code_index(alt_u8 code)
{
	unsigned i;
	for (i = 0; i < SCAN_CODE_NUM; i++ )
   189a8:	e0bffe17 	ldw	r2,-8(fp)
   189ac:	10800044 	addi	r2,r2,1
   189b0:	e0bffe15 	stw	r2,-8(fp)
   189b4:	e0bffe17 	ldw	r2,-8(fp)
   189b8:	108019b0 	cmpltui	r2,r2,102
   189bc:	103ff01e 	bne	r2,zero,18980 <__alt_data_end+0xf0018980>
	{
		if ( single_byte_make_code[i] == code )
			return i;
	}
	return SCAN_CODE_NUM;
   189c0:	00801984 	movi	r2,102
}
   189c4:	e037883a 	mov	sp,fp
   189c8:	df000017 	ldw	fp,0(sp)
   189cc:	dec00104 	addi	sp,sp,4
   189d0:	f800283a 	ret

000189d4 <get_next_state>:
  +-------------------------------|

 */
DECODE_STATE get_next_state(DECODE_STATE state, alt_u8 byte, 
		KB_CODE_TYPE *decode_mode, alt_u8 *buf, char *ascii)
{
   189d4:	defff804 	addi	sp,sp,-32
   189d8:	dfc00715 	stw	ra,28(sp)
   189dc:	df000615 	stw	fp,24(sp)
   189e0:	df000604 	addi	fp,sp,24
   189e4:	e13ffc15 	stw	r4,-16(fp)
   189e8:	2805883a 	mov	r2,r5
   189ec:	e1bffe15 	stw	r6,-8(fp)
   189f0:	e1ffff15 	stw	r7,-4(fp)
   189f4:	e0bffd05 	stb	r2,-12(fp)
	DECODE_STATE next_state = STATE_INIT;
   189f8:	e03ffa15 	stw	zero,-24(fp)
	unsigned idx = SCAN_CODE_NUM;
   189fc:	00801984 	movi	r2,102
   18a00:	e0bffb15 	stw	r2,-20(fp)
	*ascii = 0;
   18a04:	e0800217 	ldw	r2,8(fp)
   18a08:	10000005 	stb	zero,0(r2)
	switch (state)
   18a0c:	e0bffc17 	ldw	r2,-16(fp)
   18a10:	10c00060 	cmpeqi	r3,r2,1
   18a14:	1800391e 	bne	r3,zero,18afc <get_next_state+0x128>
   18a18:	0080052e 	bgeu	zero,r2,18a30 <get_next_state+0x5c>
   18a1c:	10c000a0 	cmpeqi	r3,r2,2
   18a20:	18004b1e 	bne	r3,zero,18b50 <get_next_state+0x17c>
   18a24:	108000e0 	cmpeqi	r2,r2,3
   18a28:	10005e1e 	bne	r2,zero,18ba4 <get_next_state+0x1d0>
   18a2c:	00007206 	br	18bf8 <get_next_state+0x224>
	{
		case STATE_INIT:
			if ( byte == 0xE0 )
   18a30:	e0bffd03 	ldbu	r2,-12(fp)
   18a34:	10803818 	cmpnei	r2,r2,224
   18a38:	1000031e 	bne	r2,zero,18a48 <get_next_state+0x74>
			{	
				// this could be a long break code or a long make code
				next_state = STATE_LONG_CODE;
   18a3c:	00800044 	movi	r2,1
   18a40:	e0bffa15 	stw	r2,-24(fp)
					*decode_mode = KB_BINARY_MAKE_CODE;
					*buf = byte;
				}
				next_state = STATE_DONE;
			}
			break;
   18a44:	00007006 	br	18c08 <get_next_state+0x234>
			if ( byte == 0xE0 )
			{	
				// this could be a long break code or a long make code
				next_state = STATE_LONG_CODE;
			}
			else if (byte == 0xF0)
   18a48:	e0bffd03 	ldbu	r2,-12(fp)
   18a4c:	10803c18 	cmpnei	r2,r2,240
   18a50:	1000031e 	bne	r2,zero,18a60 <get_next_state+0x8c>
			{
				// it is a break code
				next_state = STATE_BREAK_CODE;
   18a54:	00800084 	movi	r2,2
   18a58:	e0bffa15 	stw	r2,-24(fp)
					*decode_mode = KB_BINARY_MAKE_CODE;
					*buf = byte;
				}
				next_state = STATE_DONE;
			}
			break;
   18a5c:	00006a06 	br	18c08 <get_next_state+0x234>
				next_state = STATE_BREAK_CODE;
			}
			else
			{
				// it is a normal make code
				idx = get_single_byte_make_code_index(byte);
   18a60:	e0bffd03 	ldbu	r2,-12(fp)
   18a64:	1009883a 	mov	r4,r2
   18a68:	00189640 	call	18964 <get_single_byte_make_code_index>
   18a6c:	e0bffb15 	stw	r2,-20(fp)
				if ( (idx < 40 || idx == 68 || idx > 79) && ( idx != SCAN_CODE_NUM ) )
   18a70:	e0bffb17 	ldw	r2,-20(fp)
   18a74:	10800a30 	cmpltui	r2,r2,40
   18a78:	1000061e 	bne	r2,zero,18a94 <get_next_state+0xc0>
   18a7c:	e0bffb17 	ldw	r2,-20(fp)
   18a80:	10801120 	cmpeqi	r2,r2,68
   18a84:	1000031e 	bne	r2,zero,18a94 <get_next_state+0xc0>
   18a88:	e0bffb17 	ldw	r2,-20(fp)
   18a8c:	10801430 	cmpltui	r2,r2,80
   18a90:	1000111e 	bne	r2,zero,18ad8 <get_next_state+0x104>
   18a94:	e0bffb17 	ldw	r2,-20(fp)
   18a98:	108019a0 	cmpeqi	r2,r2,102
   18a9c:	10000e1e 	bne	r2,zero,18ad8 <get_next_state+0x104>
				{
					*decode_mode = KB_ASCII_MAKE_CODE;
   18aa0:	e0bffe17 	ldw	r2,-8(fp)
   18aa4:	00c00044 	movi	r3,1
   18aa8:	10c00015 	stw	r3,0(r2)
					*ascii = ascii_codes[idx];
   18aac:	00820034 	movhi	r2,2048
   18ab0:	108a5f04 	addi	r2,r2,10620
   18ab4:	e0fffb17 	ldw	r3,-20(fp)
   18ab8:	10c5883a 	add	r2,r2,r3
   18abc:	10c00003 	ldbu	r3,0(r2)
   18ac0:	e0800217 	ldw	r2,8(fp)
   18ac4:	10c00005 	stb	r3,0(r2)
					*buf = byte;
   18ac8:	e0bfff17 	ldw	r2,-4(fp)
   18acc:	e0fffd03 	ldbu	r3,-12(fp)
   18ad0:	10c00005 	stb	r3,0(r2)
   18ad4:	00000606 	br	18af0 <get_next_state+0x11c>
				}
				else 
				{
					*decode_mode = KB_BINARY_MAKE_CODE;
   18ad8:	e0bffe17 	ldw	r2,-8(fp)
   18adc:	00c00084 	movi	r3,2
   18ae0:	10c00015 	stw	r3,0(r2)
					*buf = byte;
   18ae4:	e0bfff17 	ldw	r2,-4(fp)
   18ae8:	e0fffd03 	ldbu	r3,-12(fp)
   18aec:	10c00005 	stb	r3,0(r2)
				}
				next_state = STATE_DONE;
   18af0:	00800104 	movi	r2,4
   18af4:	e0bffa15 	stw	r2,-24(fp)
			}
			break;
   18af8:	00004306 	br	18c08 <get_next_state+0x234>
		case STATE_LONG_CODE:
			if ( byte != 0xF0 && byte!= 0xE0)
   18afc:	e0bffd03 	ldbu	r2,-12(fp)
   18b00:	10803c20 	cmpeqi	r2,r2,240
   18b04:	10000c1e 	bne	r2,zero,18b38 <get_next_state+0x164>
   18b08:	e0bffd03 	ldbu	r2,-12(fp)
   18b0c:	10803820 	cmpeqi	r2,r2,224
   18b10:	1000091e 	bne	r2,zero,18b38 <get_next_state+0x164>
			{
				*decode_mode = KB_LONG_BINARY_MAKE_CODE;
   18b14:	e0bffe17 	ldw	r2,-8(fp)
   18b18:	00c000c4 	movi	r3,3
   18b1c:	10c00015 	stw	r3,0(r2)
				*buf = byte;
   18b20:	e0bfff17 	ldw	r2,-4(fp)
   18b24:	e0fffd03 	ldbu	r3,-12(fp)
   18b28:	10c00005 	stb	r3,0(r2)
				next_state = STATE_DONE;
   18b2c:	00800104 	movi	r2,4
   18b30:	e0bffa15 	stw	r2,-24(fp)
			else
			{
				*decode_mode = KB_BREAK_CODE;
				next_state = STATE_LONG_BREAK_CODE;
			}
			break;
   18b34:	00003406 	br	18c08 <get_next_state+0x234>
				*buf = byte;
				next_state = STATE_DONE;
			}
			else
			{
				*decode_mode = KB_BREAK_CODE;
   18b38:	e0bffe17 	ldw	r2,-8(fp)
   18b3c:	00c00104 	movi	r3,4
   18b40:	10c00015 	stw	r3,0(r2)
				next_state = STATE_LONG_BREAK_CODE;
   18b44:	008000c4 	movi	r2,3
   18b48:	e0bffa15 	stw	r2,-24(fp)
			}
			break;
   18b4c:	00002e06 	br	18c08 <get_next_state+0x234>
		case STATE_BREAK_CODE:
			if ( byte != 0xF0 && byte != 0xE0)
   18b50:	e0bffd03 	ldbu	r2,-12(fp)
   18b54:	10803c20 	cmpeqi	r2,r2,240
   18b58:	10000c1e 	bne	r2,zero,18b8c <get_next_state+0x1b8>
   18b5c:	e0bffd03 	ldbu	r2,-12(fp)
   18b60:	10803820 	cmpeqi	r2,r2,224
   18b64:	1000091e 	bne	r2,zero,18b8c <get_next_state+0x1b8>
			{
				*decode_mode = KB_BREAK_CODE;
   18b68:	e0bffe17 	ldw	r2,-8(fp)
   18b6c:	00c00104 	movi	r3,4
   18b70:	10c00015 	stw	r3,0(r2)
				*buf = byte;
   18b74:	e0bfff17 	ldw	r2,-4(fp)
   18b78:	e0fffd03 	ldbu	r3,-12(fp)
   18b7c:	10c00005 	stb	r3,0(r2)
				next_state = STATE_DONE;
   18b80:	00800104 	movi	r2,4
   18b84:	e0bffa15 	stw	r2,-24(fp)
			else
			{
				next_state = STATE_BREAK_CODE;
				*decode_mode = KB_BREAK_CODE;
			}
			break;
   18b88:	00001f06 	br	18c08 <get_next_state+0x234>
				*buf = byte;
				next_state = STATE_DONE;
			}
			else
			{
				next_state = STATE_BREAK_CODE;
   18b8c:	00800084 	movi	r2,2
   18b90:	e0bffa15 	stw	r2,-24(fp)
				*decode_mode = KB_BREAK_CODE;
   18b94:	e0bffe17 	ldw	r2,-8(fp)
   18b98:	00c00104 	movi	r3,4
   18b9c:	10c00015 	stw	r3,0(r2)
			}
			break;
   18ba0:	00001906 	br	18c08 <get_next_state+0x234>
		case STATE_LONG_BREAK_CODE:
			if ( byte != 0xF0 && byte != 0xE0)
   18ba4:	e0bffd03 	ldbu	r2,-12(fp)
   18ba8:	10803c20 	cmpeqi	r2,r2,240
   18bac:	10000c1e 	bne	r2,zero,18be0 <get_next_state+0x20c>
   18bb0:	e0bffd03 	ldbu	r2,-12(fp)
   18bb4:	10803820 	cmpeqi	r2,r2,224
   18bb8:	1000091e 	bne	r2,zero,18be0 <get_next_state+0x20c>
			{
				*decode_mode = KB_LONG_BREAK_CODE;
   18bbc:	e0bffe17 	ldw	r2,-8(fp)
   18bc0:	00c00144 	movi	r3,5
   18bc4:	10c00015 	stw	r3,0(r2)
				*buf = byte;
   18bc8:	e0bfff17 	ldw	r2,-4(fp)
   18bcc:	e0fffd03 	ldbu	r3,-12(fp)
   18bd0:	10c00005 	stb	r3,0(r2)
				next_state = STATE_DONE;
   18bd4:	00800104 	movi	r2,4
   18bd8:	e0bffa15 	stw	r2,-24(fp)
			else
			{
				next_state = STATE_LONG_BREAK_CODE;
				*decode_mode = KB_LONG_BREAK_CODE;
			}
			break;
   18bdc:	00000a06 	br	18c08 <get_next_state+0x234>
				*buf = byte;
				next_state = STATE_DONE;
			}
			else
			{
				next_state = STATE_LONG_BREAK_CODE;
   18be0:	008000c4 	movi	r2,3
   18be4:	e0bffa15 	stw	r2,-24(fp)
				*decode_mode = KB_LONG_BREAK_CODE;
   18be8:	e0bffe17 	ldw	r2,-8(fp)
   18bec:	00c00144 	movi	r3,5
   18bf0:	10c00015 	stw	r3,0(r2)
			}
			break;
   18bf4:	00000406 	br	18c08 <get_next_state+0x234>
		default:
			*decode_mode = KB_INVALID_CODE;
   18bf8:	e0bffe17 	ldw	r2,-8(fp)
   18bfc:	00c00184 	movi	r3,6
   18c00:	10c00015 	stw	r3,0(r2)
			next_state = STATE_INIT;
   18c04:	e03ffa15 	stw	zero,-24(fp)
	}
	return next_state;
   18c08:	e0bffa17 	ldw	r2,-24(fp)
}
   18c0c:	e037883a 	mov	sp,fp
   18c10:	dfc00117 	ldw	ra,4(sp)
   18c14:	df000017 	ldw	fp,0(sp)
   18c18:	dec00204 	addi	sp,sp,8
   18c1c:	f800283a 	ret

00018c20 <decode_scancode>:

int decode_scancode(alt_up_ps2_dev *ps2, KB_CODE_TYPE *decode_mode, alt_u8 *buf, char *ascii)
{
   18c20:	defff704 	addi	sp,sp,-36
   18c24:	dfc00815 	stw	ra,32(sp)
   18c28:	df000715 	stw	fp,28(sp)
   18c2c:	df000704 	addi	fp,sp,28
   18c30:	e13ffc15 	stw	r4,-16(fp)
   18c34:	e17ffd15 	stw	r5,-12(fp)
   18c38:	e1bffe15 	stw	r6,-8(fp)
   18c3c:	e1ffff15 	stw	r7,-4(fp)
	alt_u8 byte = 0;
   18c40:	e03ffb05 	stb	zero,-20(fp)
	int status_read =0;
   18c44:	e03ffa15 	stw	zero,-24(fp)
	*decode_mode = KB_INVALID_CODE;
   18c48:	e0bffd17 	ldw	r2,-12(fp)
   18c4c:	00c00184 	movi	r3,6
   18c50:	10c00015 	stw	r3,0(r2)
	static DECODE_STATE state = STATE_INIT;
	do
	{
		status_read = alt_up_ps2_read_data_byte(ps2, &byte);
   18c54:	e0bffb04 	addi	r2,fp,-20
   18c58:	100b883a 	mov	r5,r2
   18c5c:	e13ffc17 	ldw	r4,-16(fp)
   18c60:	00183ec0 	call	183ec <alt_up_ps2_read_data_byte>
   18c64:	e0bffa15 	stw	r2,-24(fp)
		//FIXME: When the user press the keyboard extremely fast, data may get
		//occasionally get lost 

		if (status_read != 0) {
   18c68:	e0bffa17 	ldw	r2,-24(fp)
   18c6c:	10000626 	beq	r2,zero,18c88 <decode_scancode+0x68>
			if (state == STATE_INIT)
   18c70:	d0a05397 	ldw	r2,-32434(gp)
   18c74:	1000021e 	bne	r2,zero,18c80 <decode_scancode+0x60>
				return status_read;
   18c78:	e0bffa17 	ldw	r2,-24(fp)
   18c7c:	00001206 	br	18cc8 <decode_scancode+0xa8>
			else
				return -2;
   18c80:	00bfff84 	movi	r2,-2
   18c84:	00001006 	br	18cc8 <decode_scancode+0xa8>
		}

		state = get_next_state(state, byte, decode_mode, buf, ascii);
   18c88:	d0e05397 	ldw	r3,-32434(gp)
   18c8c:	e0bffb03 	ldbu	r2,-20(fp)
   18c90:	11003fcc 	andi	r4,r2,255
   18c94:	e0bfff17 	ldw	r2,-4(fp)
   18c98:	d8800015 	stw	r2,0(sp)
   18c9c:	e1fffe17 	ldw	r7,-8(fp)
   18ca0:	e1bffd17 	ldw	r6,-12(fp)
   18ca4:	200b883a 	mov	r5,r4
   18ca8:	1809883a 	mov	r4,r3
   18cac:	00189d40 	call	189d4 <get_next_state>
   18cb0:	d0a05395 	stw	r2,-32434(gp)
	} while ( state != STATE_DONE );
   18cb4:	d0a05397 	ldw	r2,-32434(gp)
   18cb8:	10800118 	cmpnei	r2,r2,4
   18cbc:	103fe51e 	bne	r2,zero,18c54 <__alt_data_end+0xf0018c54>

	state = STATE_INIT;
   18cc0:	d0205395 	stw	zero,-32434(gp)

	return 0;
   18cc4:	0005883a 	mov	r2,zero
}
   18cc8:	e037883a 	mov	sp,fp
   18ccc:	dfc00117 	ldw	ra,4(sp)
   18cd0:	df000017 	ldw	fp,0(sp)
   18cd4:	dec00204 	addi	sp,sp,8
   18cd8:	f800283a 	ret

00018cdc <set_keyboard_rate>:

alt_u32 set_keyboard_rate(alt_up_ps2_dev *ps2, alt_u8 rate)
{
   18cdc:	defffb04 	addi	sp,sp,-20
   18ce0:	dfc00415 	stw	ra,16(sp)
   18ce4:	df000315 	stw	fp,12(sp)
   18ce8:	df000304 	addi	fp,sp,12
   18cec:	e13ffe15 	stw	r4,-8(fp)
   18cf0:	2805883a 	mov	r2,r5
   18cf4:	e0bfff05 	stb	r2,-4(fp)
	// send the set keyboard rate command
	int status_send = alt_up_ps2_write_data_byte_with_ack(ps2, 0xF3);
   18cf8:	01403cc4 	movi	r5,243
   18cfc:	e13ffe17 	ldw	r4,-8(fp)
   18d00:	00182ec0 	call	182ec <alt_up_ps2_write_data_byte_with_ack>
   18d04:	e0bffd15 	stw	r2,-12(fp)
	if ( status_send == 0)
   18d08:	e0bffd17 	ldw	r2,-12(fp)
   18d0c:	1000061e 	bne	r2,zero,18d28 <set_keyboard_rate+0x4c>
	{
		// we received ACK, so send out the desired rate now
		status_send = alt_up_ps2_write_data_byte_with_ack(ps2, rate & 0x1F);
   18d10:	e0bfff03 	ldbu	r2,-4(fp)
   18d14:	108007cc 	andi	r2,r2,31
   18d18:	100b883a 	mov	r5,r2
   18d1c:	e13ffe17 	ldw	r4,-8(fp)
   18d20:	00182ec0 	call	182ec <alt_up_ps2_write_data_byte_with_ack>
   18d24:	e0bffd15 	stw	r2,-12(fp)
	}
	return status_send;
   18d28:	e0bffd17 	ldw	r2,-12(fp)
}
   18d2c:	e037883a 	mov	sp,fp
   18d30:	dfc00117 	ldw	ra,4(sp)
   18d34:	df000017 	ldw	fp,0(sp)
   18d38:	dec00204 	addi	sp,sp,8
   18d3c:	f800283a 	ret

00018d40 <translate_make_code>:

void translate_make_code(KB_CODE_TYPE decode_mode, alt_u8 makecode, char *str)
{
   18d40:	defffa04 	addi	sp,sp,-24
   18d44:	dfc00515 	stw	ra,20(sp)
   18d48:	df000415 	stw	fp,16(sp)
   18d4c:	df000404 	addi	fp,sp,16
   18d50:	e13ffd15 	stw	r4,-12(fp)
   18d54:	2805883a 	mov	r2,r5
   18d58:	e1bfff15 	stw	r6,-4(fp)
   18d5c:	e0bffe05 	stb	r2,-8(fp)
	unsigned idx;
	switch (decode_mode)
   18d60:	e0bffd17 	ldw	r2,-12(fp)
   18d64:	10c000a0 	cmpeqi	r3,r2,2
   18d68:	1800131e 	bne	r3,zero,18db8 <translate_make_code+0x78>
   18d6c:	10c000e0 	cmpeqi	r3,r2,3
   18d70:	1800201e 	bne	r3,zero,18df4 <translate_make_code+0xb4>
   18d74:	10800060 	cmpeqi	r2,r2,1
   18d78:	10002d26 	beq	r2,zero,18e30 <translate_make_code+0xf0>
	{
		case KB_ASCII_MAKE_CODE:
			idx = get_single_byte_make_code_index(makecode);
   18d7c:	e0bffe03 	ldbu	r2,-8(fp)
   18d80:	1009883a 	mov	r4,r2
   18d84:	00189640 	call	18964 <get_single_byte_make_code_index>
   18d88:	e0bffc15 	stw	r2,-16(fp)
			strcpy(str, key_table[idx]);
   18d8c:	00820034 	movhi	r2,2048
   18d90:	1089f904 	addi	r2,r2,10212
   18d94:	e0fffc17 	ldw	r3,-16(fp)
   18d98:	18c7883a 	add	r3,r3,r3
   18d9c:	18c7883a 	add	r3,r3,r3
   18da0:	10c5883a 	add	r2,r2,r3
   18da4:	10800017 	ldw	r2,0(r2)
   18da8:	100b883a 	mov	r5,r2
   18dac:	e13fff17 	ldw	r4,-4(fp)
   18db0:	001a4c80 	call	1a4c8 <strcpy>
			break;
   18db4:	00002206 	br	18e40 <translate_make_code+0x100>
		case KB_BINARY_MAKE_CODE:
			idx = get_single_byte_make_code_index(makecode);
   18db8:	e0bffe03 	ldbu	r2,-8(fp)
   18dbc:	1009883a 	mov	r4,r2
   18dc0:	00189640 	call	18964 <get_single_byte_make_code_index>
   18dc4:	e0bffc15 	stw	r2,-16(fp)
			strcpy(str, key_table[idx]);
   18dc8:	00820034 	movhi	r2,2048
   18dcc:	1089f904 	addi	r2,r2,10212
   18dd0:	e0fffc17 	ldw	r3,-16(fp)
   18dd4:	18c7883a 	add	r3,r3,r3
   18dd8:	18c7883a 	add	r3,r3,r3
   18ddc:	10c5883a 	add	r2,r2,r3
   18de0:	10800017 	ldw	r2,0(r2)
   18de4:	100b883a 	mov	r5,r2
   18de8:	e13fff17 	ldw	r4,-4(fp)
   18dec:	001a4c80 	call	1a4c8 <strcpy>
			break;
   18df0:	00001306 	br	18e40 <translate_make_code+0x100>
		case KB_LONG_BINARY_MAKE_CODE:
			idx = get_multi_byte_make_code_index(makecode);
   18df4:	e0bffe03 	ldbu	r2,-8(fp)
   18df8:	1009883a 	mov	r4,r2
   18dfc:	00188f40 	call	188f4 <get_multi_byte_make_code_index>
   18e00:	e0bffc15 	stw	r2,-16(fp)
			strcpy(str, key_table[idx]);
   18e04:	00820034 	movhi	r2,2048
   18e08:	1089f904 	addi	r2,r2,10212
   18e0c:	e0fffc17 	ldw	r3,-16(fp)
   18e10:	18c7883a 	add	r3,r3,r3
   18e14:	18c7883a 	add	r3,r3,r3
   18e18:	10c5883a 	add	r2,r2,r3
   18e1c:	10800017 	ldw	r2,0(r2)
   18e20:	100b883a 	mov	r5,r2
   18e24:	e13fff17 	ldw	r4,-4(fp)
   18e28:	001a4c80 	call	1a4c8 <strcpy>
			break;
   18e2c:	00000406 	br	18e40 <translate_make_code+0x100>
		default:
			str = "";
   18e30:	00820034 	movhi	r2,2048
   18e34:	1081c804 	addi	r2,r2,1824
   18e38:	e0bfff15 	stw	r2,-4(fp)
			break;
   18e3c:	0001883a 	nop
	}
}
   18e40:	0001883a 	nop
   18e44:	e037883a 	mov	sp,fp
   18e48:	dfc00117 	ldw	ra,4(sp)
   18e4c:	df000017 	ldw	fp,0(sp)
   18e50:	dec00204 	addi	sp,sp,8
   18e54:	f800283a 	ret

00018e58 <reset_keyboard>:


alt_u32 reset_keyboard(alt_up_ps2_dev *ps2)
{
   18e58:	defffb04 	addi	sp,sp,-20
   18e5c:	dfc00415 	stw	ra,16(sp)
   18e60:	df000315 	stw	fp,12(sp)
   18e64:	df000304 	addi	fp,sp,12
   18e68:	e13fff15 	stw	r4,-4(fp)
	alt_u8 byte;
	// send out the reset command
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff); 
   18e6c:	01403fc4 	movi	r5,255
   18e70:	e13fff17 	ldw	r4,-4(fp)
   18e74:	00182ec0 	call	182ec <alt_up_ps2_write_data_byte_with_ack>
   18e78:	e0bffd15 	stw	r2,-12(fp)
	if ( status == 0)
   18e7c:	e0bffd17 	ldw	r2,-12(fp)
   18e80:	10000d1e 	bne	r2,zero,18eb8 <reset_keyboard+0x60>
	{
		// received the ACK for reset, now check the BAT result
		status = alt_up_ps2_read_data_byte(ps2, &byte);
   18e84:	e0bffe04 	addi	r2,fp,-8
   18e88:	100b883a 	mov	r5,r2
   18e8c:	e13fff17 	ldw	r4,-4(fp)
   18e90:	00183ec0 	call	183ec <alt_up_ps2_read_data_byte>
   18e94:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   18e98:	e0bffd17 	ldw	r2,-12(fp)
   18e9c:	1000041e 	bne	r2,zero,18eb0 <reset_keyboard+0x58>
   18ea0:	e0bffe03 	ldbu	r2,-8(fp)
   18ea4:	10803fcc 	andi	r2,r2,255
   18ea8:	10802a98 	cmpnei	r2,r2,170
   18eac:	10000226 	beq	r2,zero,18eb8 <reset_keyboard+0x60>
			// BAT succeed
		}
		else
		{
			// BAT failed
			status = -1;
   18eb0:	00bfffc4 	movi	r2,-1
   18eb4:	e0bffd15 	stw	r2,-12(fp)
		}
	}	
	return status;
   18eb8:	e0bffd17 	ldw	r2,-12(fp)
}
   18ebc:	e037883a 	mov	sp,fp
   18ec0:	dfc00117 	ldw	ra,4(sp)
   18ec4:	df000017 	ldw	fp,0(sp)
   18ec8:	dec00204 	addi	sp,sp,8
   18ecc:	f800283a 	ret

00018ed0 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   18ed0:	defff504 	addi	sp,sp,-44
   18ed4:	df000a15 	stw	fp,40(sp)
   18ed8:	df000a04 	addi	fp,sp,40
   18edc:	e13ffc15 	stw	r4,-16(fp)
   18ee0:	e17ffd15 	stw	r5,-12(fp)
   18ee4:	e1bffe15 	stw	r6,-8(fp)
   18ee8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   18eec:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   18ef0:	d0a05497 	ldw	r2,-32430(gp)
  
  if (alt_ticks_per_second ())
   18ef4:	10003c26 	beq	r2,zero,18fe8 <alt_alarm_start+0x118>
  {
    if (alarm)
   18ef8:	e0bffc17 	ldw	r2,-16(fp)
   18efc:	10003826 	beq	r2,zero,18fe0 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   18f00:	e0bffc17 	ldw	r2,-16(fp)
   18f04:	e0fffe17 	ldw	r3,-8(fp)
   18f08:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   18f0c:	e0bffc17 	ldw	r2,-16(fp)
   18f10:	e0ffff17 	ldw	r3,-4(fp)
   18f14:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18f18:	0005303a 	rdctl	r2,status
   18f1c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18f20:	e0fff917 	ldw	r3,-28(fp)
   18f24:	00bfff84 	movi	r2,-2
   18f28:	1884703a 	and	r2,r3,r2
   18f2c:	1001703a 	wrctl	status,r2
  
  return context;
   18f30:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   18f34:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   18f38:	d0a05597 	ldw	r2,-32426(gp)
      
      current_nticks = alt_nticks();
   18f3c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   18f40:	e0fffd17 	ldw	r3,-12(fp)
   18f44:	e0bff617 	ldw	r2,-40(fp)
   18f48:	1885883a 	add	r2,r3,r2
   18f4c:	10c00044 	addi	r3,r2,1
   18f50:	e0bffc17 	ldw	r2,-16(fp)
   18f54:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   18f58:	e0bffc17 	ldw	r2,-16(fp)
   18f5c:	10c00217 	ldw	r3,8(r2)
   18f60:	e0bff617 	ldw	r2,-40(fp)
   18f64:	1880042e 	bgeu	r3,r2,18f78 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   18f68:	e0bffc17 	ldw	r2,-16(fp)
   18f6c:	00c00044 	movi	r3,1
   18f70:	10c00405 	stb	r3,16(r2)
   18f74:	00000206 	br	18f80 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   18f78:	e0bffc17 	ldw	r2,-16(fp)
   18f7c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   18f80:	e0bffc17 	ldw	r2,-16(fp)
   18f84:	d0e01584 	addi	r3,gp,-32682
   18f88:	e0fffa15 	stw	r3,-24(fp)
   18f8c:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   18f90:	e0bffb17 	ldw	r2,-20(fp)
   18f94:	e0fffa17 	ldw	r3,-24(fp)
   18f98:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   18f9c:	e0bffa17 	ldw	r2,-24(fp)
   18fa0:	10c00017 	ldw	r3,0(r2)
   18fa4:	e0bffb17 	ldw	r2,-20(fp)
   18fa8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   18fac:	e0bffa17 	ldw	r2,-24(fp)
   18fb0:	10800017 	ldw	r2,0(r2)
   18fb4:	e0fffb17 	ldw	r3,-20(fp)
   18fb8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   18fbc:	e0bffa17 	ldw	r2,-24(fp)
   18fc0:	e0fffb17 	ldw	r3,-20(fp)
   18fc4:	10c00015 	stw	r3,0(r2)
   18fc8:	e0bff817 	ldw	r2,-32(fp)
   18fcc:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18fd0:	e0bff717 	ldw	r2,-36(fp)
   18fd4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   18fd8:	0005883a 	mov	r2,zero
   18fdc:	00000306 	br	18fec <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   18fe0:	00bffa84 	movi	r2,-22
   18fe4:	00000106 	br	18fec <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   18fe8:	00bfde84 	movi	r2,-134
  }
}
   18fec:	e037883a 	mov	sp,fp
   18ff0:	df000017 	ldw	fp,0(sp)
   18ff4:	dec00104 	addi	sp,sp,4
   18ff8:	f800283a 	ret

00018ffc <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   18ffc:	defffb04 	addi	sp,sp,-20
   19000:	df000415 	stw	fp,16(sp)
   19004:	df000404 	addi	fp,sp,16
   19008:	e13ffe15 	stw	r4,-8(fp)
   1900c:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   19010:	e0fffe17 	ldw	r3,-8(fp)
   19014:	e0bfff17 	ldw	r2,-4(fp)
   19018:	1885883a 	add	r2,r3,r2
   1901c:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   19020:	e0bffe17 	ldw	r2,-8(fp)
   19024:	e0bffc15 	stw	r2,-16(fp)
   19028:	00000506 	br	19040 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1902c:	e0bffc17 	ldw	r2,-16(fp)
   19030:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   19034:	e0bffc17 	ldw	r2,-16(fp)
   19038:	10800804 	addi	r2,r2,32
   1903c:	e0bffc15 	stw	r2,-16(fp)
   19040:	e0fffc17 	ldw	r3,-16(fp)
   19044:	e0bffd17 	ldw	r2,-12(fp)
   19048:	18bff836 	bltu	r3,r2,1902c <__alt_data_end+0xf001902c>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1904c:	e0bffe17 	ldw	r2,-8(fp)
   19050:	108007cc 	andi	r2,r2,31
   19054:	10000226 	beq	r2,zero,19060 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   19058:	e0bffc17 	ldw	r2,-16(fp)
   1905c:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   19060:	0001883a 	nop
   19064:	e037883a 	mov	sp,fp
   19068:	df000017 	ldw	fp,0(sp)
   1906c:	dec00104 	addi	sp,sp,4
   19070:	f800283a 	ret

00019074 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   19074:	defffe04 	addi	sp,sp,-8
   19078:	dfc00115 	stw	ra,4(sp)
   1907c:	df000015 	stw	fp,0(sp)
   19080:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   19084:	d0a00f97 	ldw	r2,-32706(gp)
   19088:	10000326 	beq	r2,zero,19098 <alt_get_errno+0x24>
   1908c:	d0a00f97 	ldw	r2,-32706(gp)
   19090:	103ee83a 	callr	r2
   19094:	00000106 	br	1909c <alt_get_errno+0x28>
   19098:	d0a04e84 	addi	r2,gp,-32454
}
   1909c:	e037883a 	mov	sp,fp
   190a0:	dfc00117 	ldw	ra,4(sp)
   190a4:	df000017 	ldw	fp,0(sp)
   190a8:	dec00204 	addi	sp,sp,8
   190ac:	f800283a 	ret

000190b0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   190b0:	defffa04 	addi	sp,sp,-24
   190b4:	dfc00515 	stw	ra,20(sp)
   190b8:	df000415 	stw	fp,16(sp)
   190bc:	df000404 	addi	fp,sp,16
   190c0:	e13ffe15 	stw	r4,-8(fp)
   190c4:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   190c8:	e0bffe17 	ldw	r2,-8(fp)
   190cc:	10000326 	beq	r2,zero,190dc <alt_dev_llist_insert+0x2c>
   190d0:	e0bffe17 	ldw	r2,-8(fp)
   190d4:	10800217 	ldw	r2,8(r2)
   190d8:	1000061e 	bne	r2,zero,190f4 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   190dc:	00190740 	call	19074 <alt_get_errno>
   190e0:	1007883a 	mov	r3,r2
   190e4:	00800584 	movi	r2,22
   190e8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   190ec:	00bffa84 	movi	r2,-22
   190f0:	00001306 	br	19140 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   190f4:	e0bffe17 	ldw	r2,-8(fp)
   190f8:	e0ffff17 	ldw	r3,-4(fp)
   190fc:	e0fffc15 	stw	r3,-16(fp)
   19100:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   19104:	e0bffd17 	ldw	r2,-12(fp)
   19108:	e0fffc17 	ldw	r3,-16(fp)
   1910c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   19110:	e0bffc17 	ldw	r2,-16(fp)
   19114:	10c00017 	ldw	r3,0(r2)
   19118:	e0bffd17 	ldw	r2,-12(fp)
   1911c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   19120:	e0bffc17 	ldw	r2,-16(fp)
   19124:	10800017 	ldw	r2,0(r2)
   19128:	e0fffd17 	ldw	r3,-12(fp)
   1912c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   19130:	e0bffc17 	ldw	r2,-16(fp)
   19134:	e0fffd17 	ldw	r3,-12(fp)
   19138:	10c00015 	stw	r3,0(r2)

  return 0;  
   1913c:	0005883a 	mov	r2,zero
}
   19140:	e037883a 	mov	sp,fp
   19144:	dfc00117 	ldw	ra,4(sp)
   19148:	df000017 	ldw	fp,0(sp)
   1914c:	dec00204 	addi	sp,sp,8
   19150:	f800283a 	ret

00019154 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   19154:	defffd04 	addi	sp,sp,-12
   19158:	dfc00215 	stw	ra,8(sp)
   1915c:	df000115 	stw	fp,4(sp)
   19160:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   19164:	008000b4 	movhi	r2,2
   19168:	10aa0804 	addi	r2,r2,-22496
   1916c:	e0bfff15 	stw	r2,-4(fp)
   19170:	00000606 	br	1918c <_do_ctors+0x38>
        (*ctor) (); 
   19174:	e0bfff17 	ldw	r2,-4(fp)
   19178:	10800017 	ldw	r2,0(r2)
   1917c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   19180:	e0bfff17 	ldw	r2,-4(fp)
   19184:	10bfff04 	addi	r2,r2,-4
   19188:	e0bfff15 	stw	r2,-4(fp)
   1918c:	e0ffff17 	ldw	r3,-4(fp)
   19190:	008000b4 	movhi	r2,2
   19194:	10aa0904 	addi	r2,r2,-22492
   19198:	18bff62e 	bgeu	r3,r2,19174 <__alt_data_end+0xf0019174>
        (*ctor) (); 
}
   1919c:	0001883a 	nop
   191a0:	e037883a 	mov	sp,fp
   191a4:	dfc00117 	ldw	ra,4(sp)
   191a8:	df000017 	ldw	fp,0(sp)
   191ac:	dec00204 	addi	sp,sp,8
   191b0:	f800283a 	ret

000191b4 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   191b4:	defffd04 	addi	sp,sp,-12
   191b8:	dfc00215 	stw	ra,8(sp)
   191bc:	df000115 	stw	fp,4(sp)
   191c0:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   191c4:	008000b4 	movhi	r2,2
   191c8:	10aa0804 	addi	r2,r2,-22496
   191cc:	e0bfff15 	stw	r2,-4(fp)
   191d0:	00000606 	br	191ec <_do_dtors+0x38>
        (*dtor) (); 
   191d4:	e0bfff17 	ldw	r2,-4(fp)
   191d8:	10800017 	ldw	r2,0(r2)
   191dc:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   191e0:	e0bfff17 	ldw	r2,-4(fp)
   191e4:	10bfff04 	addi	r2,r2,-4
   191e8:	e0bfff15 	stw	r2,-4(fp)
   191ec:	e0ffff17 	ldw	r3,-4(fp)
   191f0:	008000b4 	movhi	r2,2
   191f4:	10aa0904 	addi	r2,r2,-22492
   191f8:	18bff62e 	bgeu	r3,r2,191d4 <__alt_data_end+0xf00191d4>
        (*dtor) (); 
}
   191fc:	0001883a 	nop
   19200:	e037883a 	mov	sp,fp
   19204:	dfc00117 	ldw	ra,4(sp)
   19208:	df000017 	ldw	fp,0(sp)
   1920c:	dec00204 	addi	sp,sp,8
   19210:	f800283a 	ret

00019214 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   19214:	defffa04 	addi	sp,sp,-24
   19218:	dfc00515 	stw	ra,20(sp)
   1921c:	df000415 	stw	fp,16(sp)
   19220:	df000404 	addi	fp,sp,16
   19224:	e13ffe15 	stw	r4,-8(fp)
   19228:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   1922c:	e0bfff17 	ldw	r2,-4(fp)
   19230:	10800017 	ldw	r2,0(r2)
   19234:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   19238:	e13ffe17 	ldw	r4,-8(fp)
   1923c:	00079dc0 	call	79dc <strlen>
   19240:	10800044 	addi	r2,r2,1
   19244:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19248:	00000d06 	br	19280 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   1924c:	e0bffc17 	ldw	r2,-16(fp)
   19250:	10800217 	ldw	r2,8(r2)
   19254:	e0fffd17 	ldw	r3,-12(fp)
   19258:	180d883a 	mov	r6,r3
   1925c:	e17ffe17 	ldw	r5,-8(fp)
   19260:	1009883a 	mov	r4,r2
   19264:	00075b00 	call	75b0 <memcmp>
   19268:	1000021e 	bne	r2,zero,19274 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   1926c:	e0bffc17 	ldw	r2,-16(fp)
   19270:	00000706 	br	19290 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   19274:	e0bffc17 	ldw	r2,-16(fp)
   19278:	10800017 	ldw	r2,0(r2)
   1927c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19280:	e0fffc17 	ldw	r3,-16(fp)
   19284:	e0bfff17 	ldw	r2,-4(fp)
   19288:	18bff01e 	bne	r3,r2,1924c <__alt_data_end+0xf001924c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   1928c:	0005883a 	mov	r2,zero
}
   19290:	e037883a 	mov	sp,fp
   19294:	dfc00117 	ldw	ra,4(sp)
   19298:	df000017 	ldw	fp,0(sp)
   1929c:	dec00204 	addi	sp,sp,8
   192a0:	f800283a 	ret

000192a4 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   192a4:	defffc04 	addi	sp,sp,-16
   192a8:	dfc00315 	stw	ra,12(sp)
   192ac:	df000215 	stw	fp,8(sp)
   192b0:	df000204 	addi	fp,sp,8
   192b4:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   192b8:	d1601384 	addi	r5,gp,-32690
   192bc:	e13fff17 	ldw	r4,-4(fp)
   192c0:	00192140 	call	19214 <alt_find_dev>
   192c4:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   192c8:	e0bffe17 	ldw	r2,-8(fp)
   192cc:	10000926 	beq	r2,zero,192f4 <alt_flash_open_dev+0x50>
   192d0:	e0bffe17 	ldw	r2,-8(fp)
   192d4:	10800317 	ldw	r2,12(r2)
   192d8:	10000626 	beq	r2,zero,192f4 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   192dc:	e0bffe17 	ldw	r2,-8(fp)
   192e0:	10800317 	ldw	r2,12(r2)
   192e4:	e17fff17 	ldw	r5,-4(fp)
   192e8:	e13ffe17 	ldw	r4,-8(fp)
   192ec:	103ee83a 	callr	r2
   192f0:	00000106 	br	192f8 <alt_flash_open_dev+0x54>
  }

  return dev;
   192f4:	e0bffe17 	ldw	r2,-8(fp)
}
   192f8:	e037883a 	mov	sp,fp
   192fc:	dfc00117 	ldw	ra,4(sp)
   19300:	df000017 	ldw	fp,0(sp)
   19304:	dec00204 	addi	sp,sp,8
   19308:	f800283a 	ret

0001930c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   1930c:	defffd04 	addi	sp,sp,-12
   19310:	dfc00215 	stw	ra,8(sp)
   19314:	df000115 	stw	fp,4(sp)
   19318:	df000104 	addi	fp,sp,4
   1931c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   19320:	e0bfff17 	ldw	r2,-4(fp)
   19324:	10000826 	beq	r2,zero,19348 <alt_flash_close_dev+0x3c>
   19328:	e0bfff17 	ldw	r2,-4(fp)
   1932c:	10800417 	ldw	r2,16(r2)
   19330:	10000526 	beq	r2,zero,19348 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   19334:	e0bfff17 	ldw	r2,-4(fp)
   19338:	10800417 	ldw	r2,16(r2)
   1933c:	e13fff17 	ldw	r4,-4(fp)
   19340:	103ee83a 	callr	r2
  }
  return;
   19344:	0001883a 	nop
   19348:	0001883a 	nop
}
   1934c:	e037883a 	mov	sp,fp
   19350:	dfc00117 	ldw	ra,4(sp)
   19354:	df000017 	ldw	fp,0(sp)
   19358:	dec00204 	addi	sp,sp,8
   1935c:	f800283a 	ret

00019360 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   19360:	defff904 	addi	sp,sp,-28
   19364:	dfc00615 	stw	ra,24(sp)
   19368:	df000515 	stw	fp,20(sp)
   1936c:	df000504 	addi	fp,sp,20
   19370:	e13ffc15 	stw	r4,-16(fp)
   19374:	e17ffd15 	stw	r5,-12(fp)
   19378:	e1bffe15 	stw	r6,-8(fp)
   1937c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   19380:	e1bfff17 	ldw	r6,-4(fp)
   19384:	e17ffe17 	ldw	r5,-8(fp)
   19388:	e13ffd17 	ldw	r4,-12(fp)
   1938c:	00195a00 	call	195a0 <open>
   19390:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   19394:	e0bffb17 	ldw	r2,-20(fp)
   19398:	10001c16 	blt	r2,zero,1940c <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   1939c:	00820034 	movhi	r2,2048
   193a0:	10849c04 	addi	r2,r2,4720
   193a4:	e0fffb17 	ldw	r3,-20(fp)
   193a8:	18c00324 	muli	r3,r3,12
   193ac:	10c5883a 	add	r2,r2,r3
   193b0:	10c00017 	ldw	r3,0(r2)
   193b4:	e0bffc17 	ldw	r2,-16(fp)
   193b8:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   193bc:	00820034 	movhi	r2,2048
   193c0:	10849c04 	addi	r2,r2,4720
   193c4:	e0fffb17 	ldw	r3,-20(fp)
   193c8:	18c00324 	muli	r3,r3,12
   193cc:	10c5883a 	add	r2,r2,r3
   193d0:	10800104 	addi	r2,r2,4
   193d4:	10c00017 	ldw	r3,0(r2)
   193d8:	e0bffc17 	ldw	r2,-16(fp)
   193dc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   193e0:	00820034 	movhi	r2,2048
   193e4:	10849c04 	addi	r2,r2,4720
   193e8:	e0fffb17 	ldw	r3,-20(fp)
   193ec:	18c00324 	muli	r3,r3,12
   193f0:	10c5883a 	add	r2,r2,r3
   193f4:	10800204 	addi	r2,r2,8
   193f8:	10c00017 	ldw	r3,0(r2)
   193fc:	e0bffc17 	ldw	r2,-16(fp)
   19400:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   19404:	e13ffb17 	ldw	r4,-20(fp)
   19408:	00139800 	call	13980 <alt_release_fd>
  }
} 
   1940c:	0001883a 	nop
   19410:	e037883a 	mov	sp,fp
   19414:	dfc00117 	ldw	ra,4(sp)
   19418:	df000017 	ldw	fp,0(sp)
   1941c:	dec00204 	addi	sp,sp,8
   19420:	f800283a 	ret

00019424 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   19424:	defffb04 	addi	sp,sp,-20
   19428:	dfc00415 	stw	ra,16(sp)
   1942c:	df000315 	stw	fp,12(sp)
   19430:	df000304 	addi	fp,sp,12
   19434:	e13ffd15 	stw	r4,-12(fp)
   19438:	e17ffe15 	stw	r5,-8(fp)
   1943c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   19440:	01c07fc4 	movi	r7,511
   19444:	01800044 	movi	r6,1
   19448:	e17ffd17 	ldw	r5,-12(fp)
   1944c:	01020034 	movhi	r4,2048
   19450:	21049f04 	addi	r4,r4,4732
   19454:	00193600 	call	19360 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   19458:	01c07fc4 	movi	r7,511
   1945c:	000d883a 	mov	r6,zero
   19460:	e17ffe17 	ldw	r5,-8(fp)
   19464:	01020034 	movhi	r4,2048
   19468:	21049c04 	addi	r4,r4,4720
   1946c:	00193600 	call	19360 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   19470:	01c07fc4 	movi	r7,511
   19474:	01800044 	movi	r6,1
   19478:	e17fff17 	ldw	r5,-4(fp)
   1947c:	01020034 	movhi	r4,2048
   19480:	2104a204 	addi	r4,r4,4744
   19484:	00193600 	call	19360 <alt_open_fd>
}  
   19488:	0001883a 	nop
   1948c:	e037883a 	mov	sp,fp
   19490:	dfc00117 	ldw	ra,4(sp)
   19494:	df000017 	ldw	fp,0(sp)
   19498:	dec00204 	addi	sp,sp,8
   1949c:	f800283a 	ret

000194a0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   194a0:	defffe04 	addi	sp,sp,-8
   194a4:	dfc00115 	stw	ra,4(sp)
   194a8:	df000015 	stw	fp,0(sp)
   194ac:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   194b0:	d0a00f97 	ldw	r2,-32706(gp)
   194b4:	10000326 	beq	r2,zero,194c4 <alt_get_errno+0x24>
   194b8:	d0a00f97 	ldw	r2,-32706(gp)
   194bc:	103ee83a 	callr	r2
   194c0:	00000106 	br	194c8 <alt_get_errno+0x28>
   194c4:	d0a04e84 	addi	r2,gp,-32454
}
   194c8:	e037883a 	mov	sp,fp
   194cc:	dfc00117 	ldw	ra,4(sp)
   194d0:	df000017 	ldw	fp,0(sp)
   194d4:	dec00204 	addi	sp,sp,8
   194d8:	f800283a 	ret

000194dc <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   194dc:	defffd04 	addi	sp,sp,-12
   194e0:	df000215 	stw	fp,8(sp)
   194e4:	df000204 	addi	fp,sp,8
   194e8:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   194ec:	e0bfff17 	ldw	r2,-4(fp)
   194f0:	10800217 	ldw	r2,8(r2)
   194f4:	10d00034 	orhi	r3,r2,16384
   194f8:	e0bfff17 	ldw	r2,-4(fp)
   194fc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   19500:	e03ffe15 	stw	zero,-8(fp)
   19504:	00001d06 	br	1957c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19508:	00820034 	movhi	r2,2048
   1950c:	10849c04 	addi	r2,r2,4720
   19510:	e0fffe17 	ldw	r3,-8(fp)
   19514:	18c00324 	muli	r3,r3,12
   19518:	10c5883a 	add	r2,r2,r3
   1951c:	10c00017 	ldw	r3,0(r2)
   19520:	e0bfff17 	ldw	r2,-4(fp)
   19524:	10800017 	ldw	r2,0(r2)
   19528:	1880111e 	bne	r3,r2,19570 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1952c:	00820034 	movhi	r2,2048
   19530:	10849c04 	addi	r2,r2,4720
   19534:	e0fffe17 	ldw	r3,-8(fp)
   19538:	18c00324 	muli	r3,r3,12
   1953c:	10c5883a 	add	r2,r2,r3
   19540:	10800204 	addi	r2,r2,8
   19544:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19548:	1000090e 	bge	r2,zero,19570 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   1954c:	e0bffe17 	ldw	r2,-8(fp)
   19550:	10c00324 	muli	r3,r2,12
   19554:	00820034 	movhi	r2,2048
   19558:	10849c04 	addi	r2,r2,4720
   1955c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   19560:	e0bfff17 	ldw	r2,-4(fp)
   19564:	18800226 	beq	r3,r2,19570 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   19568:	00bffcc4 	movi	r2,-13
   1956c:	00000806 	br	19590 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   19570:	e0bffe17 	ldw	r2,-8(fp)
   19574:	10800044 	addi	r2,r2,1
   19578:	e0bffe15 	stw	r2,-8(fp)
   1957c:	d0a00e97 	ldw	r2,-32710(gp)
   19580:	1007883a 	mov	r3,r2
   19584:	e0bffe17 	ldw	r2,-8(fp)
   19588:	18bfdf2e 	bgeu	r3,r2,19508 <__alt_data_end+0xf0019508>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   1958c:	0005883a 	mov	r2,zero
}
   19590:	e037883a 	mov	sp,fp
   19594:	df000017 	ldw	fp,0(sp)
   19598:	dec00104 	addi	sp,sp,4
   1959c:	f800283a 	ret

000195a0 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   195a0:	defff604 	addi	sp,sp,-40
   195a4:	dfc00915 	stw	ra,36(sp)
   195a8:	df000815 	stw	fp,32(sp)
   195ac:	df000804 	addi	fp,sp,32
   195b0:	e13ffd15 	stw	r4,-12(fp)
   195b4:	e17ffe15 	stw	r5,-8(fp)
   195b8:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   195bc:	00bfffc4 	movi	r2,-1
   195c0:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   195c4:	00bffb44 	movi	r2,-19
   195c8:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   195cc:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   195d0:	d1600c84 	addi	r5,gp,-32718
   195d4:	e13ffd17 	ldw	r4,-12(fp)
   195d8:	00192140 	call	19214 <alt_find_dev>
   195dc:	e0bff815 	stw	r2,-32(fp)
   195e0:	e0bff817 	ldw	r2,-32(fp)
   195e4:	1000051e 	bne	r2,zero,195fc <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   195e8:	e13ffd17 	ldw	r4,-12(fp)
   195ec:	001a2d00 	call	1a2d0 <alt_find_file>
   195f0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   195f4:	00800044 	movi	r2,1
   195f8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   195fc:	e0bff817 	ldw	r2,-32(fp)
   19600:	10002926 	beq	r2,zero,196a8 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   19604:	e13ff817 	ldw	r4,-32(fp)
   19608:	001a3d80 	call	1a3d8 <alt_get_fd>
   1960c:	e0bff915 	stw	r2,-28(fp)
   19610:	e0bff917 	ldw	r2,-28(fp)
   19614:	1000030e 	bge	r2,zero,19624 <open+0x84>
    {
      status = index;
   19618:	e0bff917 	ldw	r2,-28(fp)
   1961c:	e0bffa15 	stw	r2,-24(fp)
   19620:	00002306 	br	196b0 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   19624:	e0bff917 	ldw	r2,-28(fp)
   19628:	10c00324 	muli	r3,r2,12
   1962c:	00820034 	movhi	r2,2048
   19630:	10849c04 	addi	r2,r2,4720
   19634:	1885883a 	add	r2,r3,r2
   19638:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   1963c:	e0fffe17 	ldw	r3,-8(fp)
   19640:	00900034 	movhi	r2,16384
   19644:	10bfffc4 	addi	r2,r2,-1
   19648:	1886703a 	and	r3,r3,r2
   1964c:	e0bffc17 	ldw	r2,-16(fp)
   19650:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   19654:	e0bffb17 	ldw	r2,-20(fp)
   19658:	1000051e 	bne	r2,zero,19670 <open+0xd0>
   1965c:	e13ffc17 	ldw	r4,-16(fp)
   19660:	00194dc0 	call	194dc <alt_file_locked>
   19664:	e0bffa15 	stw	r2,-24(fp)
   19668:	e0bffa17 	ldw	r2,-24(fp)
   1966c:	10001016 	blt	r2,zero,196b0 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   19670:	e0bff817 	ldw	r2,-32(fp)
   19674:	10800317 	ldw	r2,12(r2)
   19678:	10000826 	beq	r2,zero,1969c <open+0xfc>
   1967c:	e0bff817 	ldw	r2,-32(fp)
   19680:	10800317 	ldw	r2,12(r2)
   19684:	e1ffff17 	ldw	r7,-4(fp)
   19688:	e1bffe17 	ldw	r6,-8(fp)
   1968c:	e17ffd17 	ldw	r5,-12(fp)
   19690:	e13ffc17 	ldw	r4,-16(fp)
   19694:	103ee83a 	callr	r2
   19698:	00000106 	br	196a0 <open+0x100>
   1969c:	0005883a 	mov	r2,zero
   196a0:	e0bffa15 	stw	r2,-24(fp)
   196a4:	00000206 	br	196b0 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   196a8:	00bffb44 	movi	r2,-19
   196ac:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   196b0:	e0bffa17 	ldw	r2,-24(fp)
   196b4:	1000090e 	bge	r2,zero,196dc <open+0x13c>
  {
    alt_release_fd (index);  
   196b8:	e13ff917 	ldw	r4,-28(fp)
   196bc:	00139800 	call	13980 <alt_release_fd>
    ALT_ERRNO = -status;
   196c0:	00194a00 	call	194a0 <alt_get_errno>
   196c4:	1007883a 	mov	r3,r2
   196c8:	e0bffa17 	ldw	r2,-24(fp)
   196cc:	0085c83a 	sub	r2,zero,r2
   196d0:	18800015 	stw	r2,0(r3)
    return -1;
   196d4:	00bfffc4 	movi	r2,-1
   196d8:	00000106 	br	196e0 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   196dc:	e0bff917 	ldw	r2,-28(fp)
}
   196e0:	e037883a 	mov	sp,fp
   196e4:	dfc00117 	ldw	ra,4(sp)
   196e8:	df000017 	ldw	fp,0(sp)
   196ec:	dec00204 	addi	sp,sp,8
   196f0:	f800283a 	ret

000196f4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   196f4:	defffa04 	addi	sp,sp,-24
   196f8:	df000515 	stw	fp,20(sp)
   196fc:	df000504 	addi	fp,sp,20
   19700:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19704:	0005303a 	rdctl	r2,status
   19708:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1970c:	e0fffc17 	ldw	r3,-16(fp)
   19710:	00bfff84 	movi	r2,-2
   19714:	1884703a 	and	r2,r3,r2
   19718:	1001703a 	wrctl	status,r2
  
  return context;
   1971c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   19720:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   19724:	e0bfff17 	ldw	r2,-4(fp)
   19728:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   1972c:	e0bffd17 	ldw	r2,-12(fp)
   19730:	10800017 	ldw	r2,0(r2)
   19734:	e0fffd17 	ldw	r3,-12(fp)
   19738:	18c00117 	ldw	r3,4(r3)
   1973c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   19740:	e0bffd17 	ldw	r2,-12(fp)
   19744:	10800117 	ldw	r2,4(r2)
   19748:	e0fffd17 	ldw	r3,-12(fp)
   1974c:	18c00017 	ldw	r3,0(r3)
   19750:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   19754:	e0bffd17 	ldw	r2,-12(fp)
   19758:	e0fffd17 	ldw	r3,-12(fp)
   1975c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   19760:	e0bffd17 	ldw	r2,-12(fp)
   19764:	e0fffd17 	ldw	r3,-12(fp)
   19768:	10c00015 	stw	r3,0(r2)
   1976c:	e0bffb17 	ldw	r2,-20(fp)
   19770:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19774:	e0bffe17 	ldw	r2,-8(fp)
   19778:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   1977c:	0001883a 	nop
   19780:	e037883a 	mov	sp,fp
   19784:	df000017 	ldw	fp,0(sp)
   19788:	dec00104 	addi	sp,sp,4
   1978c:	f800283a 	ret

00019790 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   19790:	defffb04 	addi	sp,sp,-20
   19794:	dfc00415 	stw	ra,16(sp)
   19798:	df000315 	stw	fp,12(sp)
   1979c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   197a0:	d0a01597 	ldw	r2,-32682(gp)
   197a4:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   197a8:	d0a05597 	ldw	r2,-32426(gp)
   197ac:	10800044 	addi	r2,r2,1
   197b0:	d0a05595 	stw	r2,-32426(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   197b4:	00002e06 	br	19870 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   197b8:	e0bffd17 	ldw	r2,-12(fp)
   197bc:	10800017 	ldw	r2,0(r2)
   197c0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   197c4:	e0bffd17 	ldw	r2,-12(fp)
   197c8:	10800403 	ldbu	r2,16(r2)
   197cc:	10803fcc 	andi	r2,r2,255
   197d0:	10000426 	beq	r2,zero,197e4 <alt_tick+0x54>
   197d4:	d0a05597 	ldw	r2,-32426(gp)
   197d8:	1000021e 	bne	r2,zero,197e4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   197dc:	e0bffd17 	ldw	r2,-12(fp)
   197e0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   197e4:	e0bffd17 	ldw	r2,-12(fp)
   197e8:	10800217 	ldw	r2,8(r2)
   197ec:	d0e05597 	ldw	r3,-32426(gp)
   197f0:	18801d36 	bltu	r3,r2,19868 <alt_tick+0xd8>
   197f4:	e0bffd17 	ldw	r2,-12(fp)
   197f8:	10800403 	ldbu	r2,16(r2)
   197fc:	10803fcc 	andi	r2,r2,255
   19800:	1000191e 	bne	r2,zero,19868 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   19804:	e0bffd17 	ldw	r2,-12(fp)
   19808:	10800317 	ldw	r2,12(r2)
   1980c:	e0fffd17 	ldw	r3,-12(fp)
   19810:	18c00517 	ldw	r3,20(r3)
   19814:	1809883a 	mov	r4,r3
   19818:	103ee83a 	callr	r2
   1981c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   19820:	e0bfff17 	ldw	r2,-4(fp)
   19824:	1000031e 	bne	r2,zero,19834 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   19828:	e13ffd17 	ldw	r4,-12(fp)
   1982c:	00196f40 	call	196f4 <alt_alarm_stop>
   19830:	00000d06 	br	19868 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   19834:	e0bffd17 	ldw	r2,-12(fp)
   19838:	10c00217 	ldw	r3,8(r2)
   1983c:	e0bfff17 	ldw	r2,-4(fp)
   19840:	1887883a 	add	r3,r3,r2
   19844:	e0bffd17 	ldw	r2,-12(fp)
   19848:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   1984c:	e0bffd17 	ldw	r2,-12(fp)
   19850:	10c00217 	ldw	r3,8(r2)
   19854:	d0a05597 	ldw	r2,-32426(gp)
   19858:	1880032e 	bgeu	r3,r2,19868 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   1985c:	e0bffd17 	ldw	r2,-12(fp)
   19860:	00c00044 	movi	r3,1
   19864:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   19868:	e0bffe17 	ldw	r2,-8(fp)
   1986c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   19870:	e0fffd17 	ldw	r3,-12(fp)
   19874:	d0a01584 	addi	r2,gp,-32682
   19878:	18bfcf1e 	bne	r3,r2,197b8 <__alt_data_end+0xf00197b8>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   1987c:	0001883a 	nop
}
   19880:	0001883a 	nop
   19884:	e037883a 	mov	sp,fp
   19888:	dfc00117 	ldw	ra,4(sp)
   1988c:	df000017 	ldw	fp,0(sp)
   19890:	dec00204 	addi	sp,sp,8
   19894:	f800283a 	ret

00019898 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   19898:	defffd04 	addi	sp,sp,-12
   1989c:	dfc00215 	stw	ra,8(sp)
   198a0:	df000115 	stw	fp,4(sp)
   198a4:	df000104 	addi	fp,sp,4
   198a8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   198ac:	e13fff17 	ldw	r4,-4(fp)
   198b0:	001a1a80 	call	1a1a8 <alt_busy_sleep>
}
   198b4:	e037883a 	mov	sp,fp
   198b8:	dfc00117 	ldw	ra,4(sp)
   198bc:	df000017 	ldw	fp,0(sp)
   198c0:	dec00204 	addi	sp,sp,8
   198c4:	f800283a 	ret

000198c8 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   198c8:	deffff04 	addi	sp,sp,-4
   198cc:	df000015 	stw	fp,0(sp)
   198d0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   198d4:	000170fa 	wrctl	ienable,zero
}
   198d8:	0001883a 	nop
   198dc:	e037883a 	mov	sp,fp
   198e0:	df000017 	ldw	fp,0(sp)
   198e4:	dec00104 	addi	sp,sp,4
   198e8:	f800283a 	ret

000198ec <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   198ec:	defff704 	addi	sp,sp,-36
   198f0:	dfc00815 	stw	ra,32(sp)
   198f4:	df000715 	stw	fp,28(sp)
   198f8:	df000704 	addi	fp,sp,28
   198fc:	e13ffc15 	stw	r4,-16(fp)
   19900:	e17ffd15 	stw	r5,-12(fp)
   19904:	e1bffe15 	stw	r6,-8(fp)
   19908:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1990c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19910:	e0bffc17 	ldw	r2,-16(fp)
   19914:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19918:	008000b4 	movhi	r2,2
   1991c:	10a72004 	addi	r2,r2,-25472
   19920:	d8800015 	stw	r2,0(sp)
   19924:	e1c00217 	ldw	r7,8(fp)
   19928:	e1bfff17 	ldw	r6,-4(fp)
   1992c:	e17ffe17 	ldw	r5,-8(fp)
   19930:	e13ffb17 	ldw	r4,-20(fp)
   19934:	00145400 	call	14540 <alt_flash_program_block>
   19938:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   1993c:	e0bffa17 	ldw	r2,-24(fp)
}
   19940:	e037883a 	mov	sp,fp
   19944:	dfc00117 	ldw	ra,4(sp)
   19948:	df000017 	ldw	fp,0(sp)
   1994c:	dec00204 	addi	sp,sp,8
   19950:	f800283a 	ret

00019954 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   19954:	defff804 	addi	sp,sp,-32
   19958:	dfc00715 	stw	ra,28(sp)
   1995c:	df000615 	stw	fp,24(sp)
   19960:	df000604 	addi	fp,sp,24
   19964:	e13ffe15 	stw	r4,-8(fp)
   19968:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1996c:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19970:	e0bffe17 	ldw	r2,-8(fp)
   19974:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19978:	e0bffc17 	ldw	r2,-16(fp)
   1997c:	10803417 	ldw	r2,208(r2)
   19980:	e0fffc17 	ldw	r3,-16(fp)
   19984:	18c00a17 	ldw	r3,40(r3)
   19988:	01802a84 	movi	r6,170
   1998c:	01415544 	movi	r5,1365
   19990:	1809883a 	mov	r4,r3
   19994:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19998:	e0bffc17 	ldw	r2,-16(fp)
   1999c:	10803417 	ldw	r2,208(r2)
   199a0:	e0fffc17 	ldw	r3,-16(fp)
   199a4:	18c00a17 	ldw	r3,40(r3)
   199a8:	01801544 	movi	r6,85
   199ac:	0140aa84 	movi	r5,682
   199b0:	1809883a 	mov	r4,r3
   199b4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   199b8:	e0bffc17 	ldw	r2,-16(fp)
   199bc:	10803417 	ldw	r2,208(r2)
   199c0:	e0fffc17 	ldw	r3,-16(fp)
   199c4:	18c00a17 	ldw	r3,40(r3)
   199c8:	01802004 	movi	r6,128
   199cc:	01415544 	movi	r5,1365
   199d0:	1809883a 	mov	r4,r3
   199d4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   199d8:	e0bffc17 	ldw	r2,-16(fp)
   199dc:	10803417 	ldw	r2,208(r2)
   199e0:	e0fffc17 	ldw	r3,-16(fp)
   199e4:	18c00a17 	ldw	r3,40(r3)
   199e8:	01802a84 	movi	r6,170
   199ec:	01415544 	movi	r5,1365
   199f0:	1809883a 	mov	r4,r3
   199f4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   199f8:	e0bffc17 	ldw	r2,-16(fp)
   199fc:	10803417 	ldw	r2,208(r2)
   19a00:	e0fffc17 	ldw	r3,-16(fp)
   19a04:	18c00a17 	ldw	r3,40(r3)
   19a08:	01801544 	movi	r6,85
   19a0c:	0140aa84 	movi	r5,682
   19a10:	1809883a 	mov	r4,r3
   19a14:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   19a18:	e0bffc17 	ldw	r2,-16(fp)
   19a1c:	10803617 	ldw	r2,216(r2)
   19a20:	e0fffc17 	ldw	r3,-16(fp)
   19a24:	19000a17 	ldw	r4,40(r3)
   19a28:	e0ffff17 	ldw	r3,-4(fp)
   19a2c:	20c7883a 	add	r3,r4,r3
   19a30:	01400c04 	movi	r5,48
   19a34:	1809883a 	mov	r4,r3
   19a38:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   19a3c:	0109c404 	movi	r4,10000
   19a40:	00198980 	call	19898 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   19a44:	00800c84 	movi	r2,50
   19a48:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19a4c:	e0bffc17 	ldw	r2,-16(fp)
   19a50:	10c00a17 	ldw	r3,40(r2)
   19a54:	e0bfff17 	ldw	r2,-4(fp)
   19a58:	1885883a 	add	r2,r3,r2
   19a5c:	10800023 	ldbuio	r2,0(r2)
   19a60:	10803fcc 	andi	r2,r2,255
   19a64:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   19a68:	0100fa04 	movi	r4,1000
   19a6c:	00198980 	call	19898 <usleep>
    timeout--;
   19a70:	e0bffb17 	ldw	r2,-20(fp)
   19a74:	10bfffc4 	addi	r2,r2,-1
   19a78:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   19a7c:	e0bffd03 	ldbu	r2,-12(fp)
   19a80:	10803fcc 	andi	r2,r2,255
   19a84:	1080020c 	andi	r2,r2,8
   19a88:	1000021e 	bne	r2,zero,19a94 <alt_erase_block_amd+0x140>
   19a8c:	e0bffb17 	ldw	r2,-20(fp)
   19a90:	00bfee16 	blt	zero,r2,19a4c <__alt_data_end+0xf0019a4c>


  timeout = flash->erase_timeout;
   19a94:	e0bffc17 	ldw	r2,-16(fp)
   19a98:	10803217 	ldw	r2,200(r2)
   19a9c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19aa0:	00001506 	br	19af8 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19aa4:	e0bffc17 	ldw	r2,-16(fp)
   19aa8:	10c00a17 	ldw	r3,40(r2)
   19aac:	e0bfff17 	ldw	r2,-4(fp)
   19ab0:	1885883a 	add	r2,r3,r2
   19ab4:	10800023 	ldbuio	r2,0(r2)
   19ab8:	10803fcc 	andi	r2,r2,255
   19abc:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   19ac0:	e0bffd03 	ldbu	r2,-12(fp)
   19ac4:	10803fcc 	andi	r2,r2,255
   19ac8:	1080201c 	xori	r2,r2,128
   19acc:	10bfe004 	addi	r2,r2,-128
   19ad0:	10000b16 	blt	r2,zero,19b00 <alt_erase_block_amd+0x1ac>
   19ad4:	e0bffd03 	ldbu	r2,-12(fp)
   19ad8:	10803fcc 	andi	r2,r2,255
   19adc:	1080080c 	andi	r2,r2,32
   19ae0:	1000071e 	bne	r2,zero,19b00 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   19ae4:	0100fa04 	movi	r4,1000
   19ae8:	00198980 	call	19898 <usleep>
    timeout -= 1000;
   19aec:	e0bffb17 	ldw	r2,-20(fp)
   19af0:	10bf0604 	addi	r2,r2,-1000
   19af4:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19af8:	e0bffb17 	ldw	r2,-20(fp)
   19afc:	00bfe916 	blt	zero,r2,19aa4 <__alt_data_end+0xf0019aa4>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   19b00:	e0bffb17 	ldw	r2,-20(fp)
   19b04:	00800316 	blt	zero,r2,19b14 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   19b08:	00bfe304 	movi	r2,-116
   19b0c:	e0bffa15 	stw	r2,-24(fp)
   19b10:	00000e06 	br	19b4c <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19b14:	e0bffc17 	ldw	r2,-16(fp)
   19b18:	10c00a17 	ldw	r3,40(r2)
   19b1c:	e0bfff17 	ldw	r2,-4(fp)
   19b20:	1885883a 	add	r2,r3,r2
   19b24:	10800023 	ldbuio	r2,0(r2)
   19b28:	10803fcc 	andi	r2,r2,255
   19b2c:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   19b30:	e0bffd03 	ldbu	r2,-12(fp)
   19b34:	10803fcc 	andi	r2,r2,255
   19b38:	1080201c 	xori	r2,r2,128
   19b3c:	10bfe004 	addi	r2,r2,-128
   19b40:	10000216 	blt	r2,zero,19b4c <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   19b44:	00bffec4 	movi	r2,-5
   19b48:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   19b4c:	e0bffa17 	ldw	r2,-24(fp)
}
   19b50:	e037883a 	mov	sp,fp
   19b54:	dfc00117 	ldw	ra,4(sp)
   19b58:	df000017 	ldw	fp,0(sp)
   19b5c:	dec00204 	addi	sp,sp,8
   19b60:	f800283a 	ret

00019b64 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   19b64:	defff804 	addi	sp,sp,-32
   19b68:	dfc00715 	stw	ra,28(sp)
   19b6c:	df000615 	stw	fp,24(sp)
   19b70:	df000604 	addi	fp,sp,24
   19b74:	e13ffd15 	stw	r4,-12(fp)
   19b78:	e17ffe15 	stw	r5,-8(fp)
   19b7c:	3005883a 	mov	r2,r6
   19b80:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   19b84:	e0bffd17 	ldw	r2,-12(fp)
   19b88:	10803117 	ldw	r2,196(r2)
   19b8c:	10801924 	muli	r2,r2,100
   19b90:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   19b94:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19b98:	e0bffd17 	ldw	r2,-12(fp)
   19b9c:	10c00a17 	ldw	r3,40(r2)
   19ba0:	e0bffe17 	ldw	r2,-8(fp)
   19ba4:	1885883a 	add	r2,r3,r2
   19ba8:	10800023 	ldbuio	r2,0(r2)
   19bac:	10803fcc 	andi	r2,r2,255
   19bb0:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   19bb4:	00001606 	br	19c10 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19bb8:	e0bffc03 	ldbu	r2,-16(fp)
   19bbc:	10c03fcc 	andi	r3,r2,255
   19bc0:	e0bfff03 	ldbu	r2,-4(fp)
   19bc4:	1884f03a 	xor	r2,r3,r2
   19bc8:	1080200c 	andi	r2,r2,128
   19bcc:	10001226 	beq	r2,zero,19c18 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   19bd0:	e0bffc03 	ldbu	r2,-16(fp)
   19bd4:	10803fcc 	andi	r2,r2,255
   19bd8:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   19bdc:	10000e1e 	bne	r2,zero,19c18 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   19be0:	01000044 	movi	r4,1
   19be4:	00198980 	call	19898 <usleep>
    timeout--;
   19be8:	e0bffa17 	ldw	r2,-24(fp)
   19bec:	10bfffc4 	addi	r2,r2,-1
   19bf0:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19bf4:	e0bffd17 	ldw	r2,-12(fp)
   19bf8:	10c00a17 	ldw	r3,40(r2)
   19bfc:	e0bffe17 	ldw	r2,-8(fp)
   19c00:	1885883a 	add	r2,r3,r2
   19c04:	10800023 	ldbuio	r2,0(r2)
   19c08:	10803fcc 	andi	r2,r2,255
   19c0c:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   19c10:	e0bffa17 	ldw	r2,-24(fp)
   19c14:	00bfe816 	blt	zero,r2,19bb8 <__alt_data_end+0xf0019bb8>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   19c18:	e0bffa17 	ldw	r2,-24(fp)
   19c1c:	1000031e 	bne	r2,zero,19c2c <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   19c20:	00bfe304 	movi	r2,-116
   19c24:	e0bffb15 	stw	r2,-20(fp)
   19c28:	00000f06 	br	19c68 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   19c2c:	e0bffd17 	ldw	r2,-12(fp)
   19c30:	10c00a17 	ldw	r3,40(r2)
   19c34:	e0bffe17 	ldw	r2,-8(fp)
   19c38:	1885883a 	add	r2,r3,r2
   19c3c:	10800023 	ldbuio	r2,0(r2)
   19c40:	10803fcc 	andi	r2,r2,255
   19c44:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   19c48:	e0bffc03 	ldbu	r2,-16(fp)
   19c4c:	10c03fcc 	andi	r3,r2,255
   19c50:	e0bfff03 	ldbu	r2,-4(fp)
   19c54:	1884f03a 	xor	r2,r3,r2
   19c58:	1080200c 	andi	r2,r2,128
   19c5c:	10000226 	beq	r2,zero,19c68 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   19c60:	00bffec4 	movi	r2,-5
   19c64:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   19c68:	e0bffb17 	ldw	r2,-20(fp)
}
   19c6c:	e037883a 	mov	sp,fp
   19c70:	dfc00117 	ldw	ra,4(sp)
   19c74:	df000017 	ldw	fp,0(sp)
   19c78:	dec00204 	addi	sp,sp,8
   19c7c:	f800283a 	ret

00019c80 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   19c80:	defff904 	addi	sp,sp,-28
   19c84:	dfc00615 	stw	ra,24(sp)
   19c88:	df000515 	stw	fp,20(sp)
   19c8c:	df000504 	addi	fp,sp,20
   19c90:	e13ffd15 	stw	r4,-12(fp)
   19c94:	e17ffe15 	stw	r5,-8(fp)
   19c98:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   19c9c:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19ca0:	e0bffd17 	ldw	r2,-12(fp)
   19ca4:	10803417 	ldw	r2,208(r2)
   19ca8:	e0fffd17 	ldw	r3,-12(fp)
   19cac:	18c00a17 	ldw	r3,40(r3)
   19cb0:	01802a84 	movi	r6,170
   19cb4:	01415544 	movi	r5,1365
   19cb8:	1809883a 	mov	r4,r3
   19cbc:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19cc0:	e0bffd17 	ldw	r2,-12(fp)
   19cc4:	10803417 	ldw	r2,208(r2)
   19cc8:	e0fffd17 	ldw	r3,-12(fp)
   19ccc:	18c00a17 	ldw	r3,40(r3)
   19cd0:	01801544 	movi	r6,85
   19cd4:	0140aa84 	movi	r5,682
   19cd8:	1809883a 	mov	r4,r3
   19cdc:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   19ce0:	e0bffd17 	ldw	r2,-12(fp)
   19ce4:	10803417 	ldw	r2,208(r2)
   19ce8:	e0fffd17 	ldw	r3,-12(fp)
   19cec:	18c00a17 	ldw	r3,40(r3)
   19cf0:	01802804 	movi	r6,160
   19cf4:	01415544 	movi	r5,1365
   19cf8:	1809883a 	mov	r4,r3
   19cfc:	103ee83a 	callr	r2
  
  value = *src_addr;
   19d00:	e0bfff17 	ldw	r2,-4(fp)
   19d04:	10800003 	ldbu	r2,0(r2)
   19d08:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   19d0c:	e1bfff17 	ldw	r6,-4(fp)
   19d10:	e17ffe17 	ldw	r5,-8(fp)
   19d14:	e13ffd17 	ldw	r4,-12(fp)
   19d18:	00143e40 	call	143e4 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   19d1c:	e0bffc03 	ldbu	r2,-16(fp)
   19d20:	100d883a 	mov	r6,r2
   19d24:	e17ffe17 	ldw	r5,-8(fp)
   19d28:	e13ffd17 	ldw	r4,-12(fp)
   19d2c:	0019b640 	call	19b64 <alt_wait_for_command_to_complete_amd>
   19d30:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   19d34:	e0bffb17 	ldw	r2,-20(fp)
  
}
   19d38:	e037883a 	mov	sp,fp
   19d3c:	dfc00117 	ldw	ra,4(sp)
   19d40:	df000017 	ldw	fp,0(sp)
   19d44:	dec00204 	addi	sp,sp,8
   19d48:	f800283a 	ret

00019d4c <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19d4c:	defff704 	addi	sp,sp,-36
   19d50:	dfc00815 	stw	ra,32(sp)
   19d54:	df000715 	stw	fp,28(sp)
   19d58:	df000704 	addi	fp,sp,28
   19d5c:	e13ffc15 	stw	r4,-16(fp)
   19d60:	e17ffd15 	stw	r5,-12(fp)
   19d64:	e1bffe15 	stw	r6,-8(fp)
   19d68:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19d6c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19d70:	e0bffc17 	ldw	r2,-16(fp)
   19d74:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19d78:	e17ffd17 	ldw	r5,-12(fp)
   19d7c:	e13ffb17 	ldw	r4,-20(fp)
   19d80:	0019f580 	call	19f58 <alt_unlock_block_intel>
   19d84:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19d88:	e0bffa17 	ldw	r2,-24(fp)
   19d8c:	1000091e 	bne	r2,zero,19db4 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19d90:	008000b4 	movhi	r2,2
   19d94:	10a83504 	addi	r2,r2,-24364
   19d98:	d8800015 	stw	r2,0(sp)
   19d9c:	e1c00217 	ldw	r7,8(fp)
   19da0:	e1bfff17 	ldw	r6,-4(fp)
   19da4:	e17ffe17 	ldw	r5,-8(fp)
   19da8:	e13ffb17 	ldw	r4,-20(fp)
   19dac:	00145400 	call	14540 <alt_flash_program_block>
   19db0:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   19db4:	e0bffa17 	ldw	r2,-24(fp)
}
   19db8:	e037883a 	mov	sp,fp
   19dbc:	dfc00117 	ldw	ra,4(sp)
   19dc0:	df000017 	ldw	fp,0(sp)
   19dc4:	dec00204 	addi	sp,sp,8
   19dc8:	f800283a 	ret

00019dcc <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   19dcc:	defff804 	addi	sp,sp,-32
   19dd0:	dfc00715 	stw	ra,28(sp)
   19dd4:	df000615 	stw	fp,24(sp)
   19dd8:	df000604 	addi	fp,sp,24
   19ddc:	e13ffe15 	stw	r4,-8(fp)
   19de0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   19de4:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19de8:	e0bffe17 	ldw	r2,-8(fp)
   19dec:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   19df0:	e0bffc17 	ldw	r2,-16(fp)
   19df4:	10803217 	ldw	r2,200(r2)
   19df8:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19dfc:	e17fff17 	ldw	r5,-4(fp)
   19e00:	e13ffc17 	ldw	r4,-16(fp)
   19e04:	0019f580 	call	19f58 <alt_unlock_block_intel>
   19e08:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19e0c:	e0bffa17 	ldw	r2,-24(fp)
   19e10:	10004b1e 	bne	r2,zero,19f40 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   19e14:	e0bffc17 	ldw	r2,-16(fp)
   19e18:	10803617 	ldw	r2,216(r2)
   19e1c:	e0fffc17 	ldw	r3,-16(fp)
   19e20:	19000a17 	ldw	r4,40(r3)
   19e24:	e0ffff17 	ldw	r3,-4(fp)
   19e28:	20c7883a 	add	r3,r4,r3
   19e2c:	01401404 	movi	r5,80
   19e30:	1809883a 	mov	r4,r3
   19e34:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   19e38:	e0bffc17 	ldw	r2,-16(fp)
   19e3c:	10803617 	ldw	r2,216(r2)
   19e40:	e0fffc17 	ldw	r3,-16(fp)
   19e44:	19000a17 	ldw	r4,40(r3)
   19e48:	e0ffff17 	ldw	r3,-4(fp)
   19e4c:	20c7883a 	add	r3,r4,r3
   19e50:	01400804 	movi	r5,32
   19e54:	1809883a 	mov	r4,r3
   19e58:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   19e5c:	e0bffc17 	ldw	r2,-16(fp)
   19e60:	10803617 	ldw	r2,216(r2)
   19e64:	e0fffc17 	ldw	r3,-16(fp)
   19e68:	19000a17 	ldw	r4,40(r3)
   19e6c:	e0ffff17 	ldw	r3,-4(fp)
   19e70:	20c7883a 	add	r3,r4,r3
   19e74:	01403404 	movi	r5,208
   19e78:	1809883a 	mov	r4,r3
   19e7c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19e80:	e0bffc17 	ldw	r2,-16(fp)
   19e84:	10c00a17 	ldw	r3,40(r2)
   19e88:	e0bfff17 	ldw	r2,-4(fp)
   19e8c:	1885883a 	add	r2,r3,r2
   19e90:	10800023 	ldbuio	r2,0(r2)
   19e94:	10803fcc 	andi	r2,r2,255
   19e98:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   19e9c:	e0bffd03 	ldbu	r2,-12(fp)
   19ea0:	10803fcc 	andi	r2,r2,255
   19ea4:	1080201c 	xori	r2,r2,128
   19ea8:	10bfe004 	addi	r2,r2,-128
   19eac:	10000816 	blt	r2,zero,19ed0 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   19eb0:	0100fa04 	movi	r4,1000
   19eb4:	00198980 	call	19898 <usleep>
      timeout -= 1000;
   19eb8:	e0bffb17 	ldw	r2,-20(fp)
   19ebc:	10bf0604 	addi	r2,r2,-1000
   19ec0:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   19ec4:	e0bffb17 	ldw	r2,-20(fp)
   19ec8:	00bfed16 	blt	zero,r2,19e80 <__alt_data_end+0xf0019e80>
   19ecc:	00000106 	br	19ed4 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19ed0:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   19ed4:	e0bffb17 	ldw	r2,-20(fp)
   19ed8:	00800316 	blt	zero,r2,19ee8 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   19edc:	00bfe304 	movi	r2,-116
   19ee0:	e0bffa15 	stw	r2,-24(fp)
   19ee4:	00000d06 	br	19f1c <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   19ee8:	e0bffd03 	ldbu	r2,-12(fp)
   19eec:	10803fcc 	andi	r2,r2,255
   19ef0:	10801fcc 	andi	r2,r2,127
   19ef4:	10000926 	beq	r2,zero,19f1c <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   19ef8:	00bffec4 	movi	r2,-5
   19efc:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19f00:	e0bffc17 	ldw	r2,-16(fp)
   19f04:	10c00a17 	ldw	r3,40(r2)
   19f08:	e0bfff17 	ldw	r2,-4(fp)
   19f0c:	1885883a 	add	r2,r3,r2
   19f10:	10800023 	ldbuio	r2,0(r2)
   19f14:	10803fcc 	andi	r2,r2,255
   19f18:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   19f1c:	e0bffc17 	ldw	r2,-16(fp)
   19f20:	10803617 	ldw	r2,216(r2)
   19f24:	e0fffc17 	ldw	r3,-16(fp)
   19f28:	19000a17 	ldw	r4,40(r3)
   19f2c:	e0ffff17 	ldw	r3,-4(fp)
   19f30:	20c7883a 	add	r3,r4,r3
   19f34:	01403fc4 	movi	r5,255
   19f38:	1809883a 	mov	r4,r3
   19f3c:	103ee83a 	callr	r2
  }
  
  return ret_code;
   19f40:	e0bffa17 	ldw	r2,-24(fp)
}
   19f44:	e037883a 	mov	sp,fp
   19f48:	dfc00117 	ldw	ra,4(sp)
   19f4c:	df000017 	ldw	fp,0(sp)
   19f50:	dec00204 	addi	sp,sp,8
   19f54:	f800283a 	ret

00019f58 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   19f58:	defff904 	addi	sp,sp,-28
   19f5c:	dfc00615 	stw	ra,24(sp)
   19f60:	df000515 	stw	fp,20(sp)
   19f64:	df000504 	addi	fp,sp,20
   19f68:	e13ffe15 	stw	r4,-8(fp)
   19f6c:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   19f70:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   19f74:	e0bffe17 	ldw	r2,-8(fp)
   19f78:	10803117 	ldw	r2,196(r2)
   19f7c:	10801924 	muli	r2,r2,100
   19f80:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   19f84:	e0bffe17 	ldw	r2,-8(fp)
   19f88:	10803617 	ldw	r2,216(r2)
   19f8c:	e0fffe17 	ldw	r3,-8(fp)
   19f90:	19000a17 	ldw	r4,40(r3)
   19f94:	e0ffff17 	ldw	r3,-4(fp)
   19f98:	20c7883a 	add	r3,r4,r3
   19f9c:	01402404 	movi	r5,144
   19fa0:	1809883a 	mov	r4,r3
   19fa4:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   19fa8:	e0bffe17 	ldw	r2,-8(fp)
   19fac:	10c00a17 	ldw	r3,40(r2)
   19fb0:	e0bfff17 	ldw	r2,-4(fp)
   19fb4:	10800104 	addi	r2,r2,4
   19fb8:	1885883a 	add	r2,r3,r2
   19fbc:	10800023 	ldbuio	r2,0(r2)
   19fc0:	10803fcc 	andi	r2,r2,255
   19fc4:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   19fc8:	e0bffd03 	ldbu	r2,-12(fp)
   19fcc:	1080004c 	andi	r2,r2,1
   19fd0:	10003126 	beq	r2,zero,1a098 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   19fd4:	e0bffe17 	ldw	r2,-8(fp)
   19fd8:	10803617 	ldw	r2,216(r2)
   19fdc:	e0fffe17 	ldw	r3,-8(fp)
   19fe0:	19000a17 	ldw	r4,40(r3)
   19fe4:	e0ffff17 	ldw	r3,-4(fp)
   19fe8:	20c7883a 	add	r3,r4,r3
   19fec:	01401804 	movi	r5,96
   19ff0:	1809883a 	mov	r4,r3
   19ff4:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   19ff8:	e0bffe17 	ldw	r2,-8(fp)
   19ffc:	10803617 	ldw	r2,216(r2)
   1a000:	e0fffe17 	ldw	r3,-8(fp)
   1a004:	19000a17 	ldw	r4,40(r3)
   1a008:	e0ffff17 	ldw	r3,-4(fp)
   1a00c:	20c7883a 	add	r3,r4,r3
   1a010:	01403404 	movi	r5,208
   1a014:	1809883a 	mov	r4,r3
   1a018:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a01c:	e0bffe17 	ldw	r2,-8(fp)
   1a020:	10c00a17 	ldw	r3,40(r2)
   1a024:	e0bfff17 	ldw	r2,-4(fp)
   1a028:	1885883a 	add	r2,r3,r2
   1a02c:	10800023 	ldbuio	r2,0(r2)
   1a030:	10803fcc 	andi	r2,r2,255
   1a034:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1a038:	e0bffd43 	ldbu	r2,-11(fp)
   1a03c:	10803fcc 	andi	r2,r2,255
   1a040:	1080201c 	xori	r2,r2,128
   1a044:	10bfe004 	addi	r2,r2,-128
   1a048:	10000816 	blt	r2,zero,1a06c <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1a04c:	e0bffc17 	ldw	r2,-16(fp)
   1a050:	10bfffc4 	addi	r2,r2,-1
   1a054:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1a058:	01000044 	movi	r4,1
   1a05c:	00198980 	call	19898 <usleep>
    }while(timeout > 0);
   1a060:	e0bffc17 	ldw	r2,-16(fp)
   1a064:	00bfed16 	blt	zero,r2,1a01c <__alt_data_end+0xf001a01c>
   1a068:	00000106 	br	1a070 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1a06c:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1a070:	e0bffc17 	ldw	r2,-16(fp)
   1a074:	1000031e 	bne	r2,zero,1a084 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1a078:	00bfe304 	movi	r2,-116
   1a07c:	e0bffb15 	stw	r2,-20(fp)
   1a080:	00000506 	br	1a098 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1a084:	e0bffd43 	ldbu	r2,-11(fp)
   1a088:	10801fcc 	andi	r2,r2,127
   1a08c:	10000226 	beq	r2,zero,1a098 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1a090:	00bffec4 	movi	r2,-5
   1a094:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1a098:	e0bffe17 	ldw	r2,-8(fp)
   1a09c:	10803617 	ldw	r2,216(r2)
   1a0a0:	e0fffe17 	ldw	r3,-8(fp)
   1a0a4:	19000a17 	ldw	r4,40(r3)
   1a0a8:	e0ffff17 	ldw	r3,-4(fp)
   1a0ac:	20c7883a 	add	r3,r4,r3
   1a0b0:	01403fc4 	movi	r5,255
   1a0b4:	1809883a 	mov	r4,r3
   1a0b8:	103ee83a 	callr	r2

  return ret_code;
   1a0bc:	e0bffb17 	ldw	r2,-20(fp)
}
   1a0c0:	e037883a 	mov	sp,fp
   1a0c4:	dfc00117 	ldw	ra,4(sp)
   1a0c8:	df000017 	ldw	fp,0(sp)
   1a0cc:	dec00204 	addi	sp,sp,8
   1a0d0:	f800283a 	ret

0001a0d4 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1a0d4:	defff904 	addi	sp,sp,-28
   1a0d8:	dfc00615 	stw	ra,24(sp)
   1a0dc:	df000515 	stw	fp,20(sp)
   1a0e0:	df000504 	addi	fp,sp,20
   1a0e4:	e13ffd15 	stw	r4,-12(fp)
   1a0e8:	e17ffe15 	stw	r5,-8(fp)
   1a0ec:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a0f0:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1a0f4:	e0bffd17 	ldw	r2,-12(fp)
   1a0f8:	10803617 	ldw	r2,216(r2)
   1a0fc:	e0fffd17 	ldw	r3,-12(fp)
   1a100:	19000a17 	ldw	r4,40(r3)
   1a104:	e0fffe17 	ldw	r3,-8(fp)
   1a108:	20c7883a 	add	r3,r4,r3
   1a10c:	01401004 	movi	r5,64
   1a110:	1809883a 	mov	r4,r3
   1a114:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1a118:	e1bfff17 	ldw	r6,-4(fp)
   1a11c:	e17ffe17 	ldw	r5,-8(fp)
   1a120:	e13ffd17 	ldw	r4,-12(fp)
   1a124:	00143e40 	call	143e4 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a128:	e0bffd17 	ldw	r2,-12(fp)
   1a12c:	10c00a17 	ldw	r3,40(r2)
   1a130:	e0bffe17 	ldw	r2,-8(fp)
   1a134:	1885883a 	add	r2,r3,r2
   1a138:	10800023 	ldbuio	r2,0(r2)
   1a13c:	10803fcc 	andi	r2,r2,255
   1a140:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1a144:	e0bffc03 	ldbu	r2,-16(fp)
   1a148:	10803fcc 	andi	r2,r2,255
   1a14c:	1080201c 	xori	r2,r2,128
   1a150:	10bfe004 	addi	r2,r2,-128
   1a154:	103ff40e 	bge	r2,zero,1a128 <__alt_data_end+0xf001a128>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1a158:	e0bffc03 	ldbu	r2,-16(fp)
   1a15c:	10801fcc 	andi	r2,r2,127
   1a160:	10000226 	beq	r2,zero,1a16c <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1a164:	00bffec4 	movi	r2,-5
   1a168:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1a16c:	e0bffd17 	ldw	r2,-12(fp)
   1a170:	10803617 	ldw	r2,216(r2)
   1a174:	e0fffd17 	ldw	r3,-12(fp)
   1a178:	19000a17 	ldw	r4,40(r3)
   1a17c:	e0fffe17 	ldw	r3,-8(fp)
   1a180:	20c7883a 	add	r3,r4,r3
   1a184:	01403fc4 	movi	r5,255
   1a188:	1809883a 	mov	r4,r3
   1a18c:	103ee83a 	callr	r2
  
  return ret_code;
   1a190:	e0bffb17 	ldw	r2,-20(fp)
}
   1a194:	e037883a 	mov	sp,fp
   1a198:	dfc00117 	ldw	ra,4(sp)
   1a19c:	df000017 	ldw	fp,0(sp)
   1a1a0:	dec00204 	addi	sp,sp,8
   1a1a4:	f800283a 	ret

0001a1a8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1a1a8:	defffb04 	addi	sp,sp,-20
   1a1ac:	df000415 	stw	fp,16(sp)
   1a1b0:	df000404 	addi	fp,sp,16
   1a1b4:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1a1b8:	008000c4 	movi	r2,3
   1a1bc:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1a1c0:	e0fffd17 	ldw	r3,-12(fp)
   1a1c4:	008003f4 	movhi	r2,15
   1a1c8:	10909004 	addi	r2,r2,16960
   1a1cc:	1887383a 	mul	r3,r3,r2
   1a1d0:	00817db4 	movhi	r2,1526
   1a1d4:	10b84004 	addi	r2,r2,-7936
   1a1d8:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1a1dc:	00a00034 	movhi	r2,32768
   1a1e0:	10bfffc4 	addi	r2,r2,-1
   1a1e4:	10c5203a 	divu	r2,r2,r3
   1a1e8:	e0ffff17 	ldw	r3,-4(fp)
   1a1ec:	1885203a 	divu	r2,r3,r2
   1a1f0:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1a1f4:	e0bffe17 	ldw	r2,-8(fp)
   1a1f8:	10002526 	beq	r2,zero,1a290 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1a1fc:	e03ffc15 	stw	zero,-16(fp)
   1a200:	00001406 	br	1a254 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1a204:	00a00034 	movhi	r2,32768
   1a208:	10bfffc4 	addi	r2,r2,-1
   1a20c:	10bfffc4 	addi	r2,r2,-1
   1a210:	103ffe1e 	bne	r2,zero,1a20c <__alt_data_end+0xf001a20c>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1a214:	e0fffd17 	ldw	r3,-12(fp)
   1a218:	008003f4 	movhi	r2,15
   1a21c:	10909004 	addi	r2,r2,16960
   1a220:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1a224:	00817db4 	movhi	r2,1526
   1a228:	10b84004 	addi	r2,r2,-7936
   1a22c:	10c7203a 	divu	r3,r2,r3
   1a230:	00a00034 	movhi	r2,32768
   1a234:	10bfffc4 	addi	r2,r2,-1
   1a238:	10c5203a 	divu	r2,r2,r3
   1a23c:	e0ffff17 	ldw	r3,-4(fp)
   1a240:	1885c83a 	sub	r2,r3,r2
   1a244:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1a248:	e0bffc17 	ldw	r2,-16(fp)
   1a24c:	10800044 	addi	r2,r2,1
   1a250:	e0bffc15 	stw	r2,-16(fp)
   1a254:	e0fffc17 	ldw	r3,-16(fp)
   1a258:	e0bffe17 	ldw	r2,-8(fp)
   1a25c:	18bfe916 	blt	r3,r2,1a204 <__alt_data_end+0xf001a204>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a260:	e0fffd17 	ldw	r3,-12(fp)
   1a264:	008003f4 	movhi	r2,15
   1a268:	10909004 	addi	r2,r2,16960
   1a26c:	1887383a 	mul	r3,r3,r2
   1a270:	00817db4 	movhi	r2,1526
   1a274:	10b84004 	addi	r2,r2,-7936
   1a278:	10c7203a 	divu	r3,r2,r3
   1a27c:	e0bfff17 	ldw	r2,-4(fp)
   1a280:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a284:	10bfffc4 	addi	r2,r2,-1
   1a288:	103ffe1e 	bne	r2,zero,1a284 <__alt_data_end+0xf001a284>
   1a28c:	00000b06 	br	1a2bc <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a290:	e0fffd17 	ldw	r3,-12(fp)
   1a294:	008003f4 	movhi	r2,15
   1a298:	10909004 	addi	r2,r2,16960
   1a29c:	1887383a 	mul	r3,r3,r2
   1a2a0:	00817db4 	movhi	r2,1526
   1a2a4:	10b84004 	addi	r2,r2,-7936
   1a2a8:	10c7203a 	divu	r3,r2,r3
   1a2ac:	e0bfff17 	ldw	r2,-4(fp)
   1a2b0:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a2b4:	10bfffc4 	addi	r2,r2,-1
   1a2b8:	00bffe16 	blt	zero,r2,1a2b4 <__alt_data_end+0xf001a2b4>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1a2bc:	0005883a 	mov	r2,zero
}
   1a2c0:	e037883a 	mov	sp,fp
   1a2c4:	df000017 	ldw	fp,0(sp)
   1a2c8:	dec00104 	addi	sp,sp,4
   1a2cc:	f800283a 	ret

0001a2d0 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1a2d0:	defffb04 	addi	sp,sp,-20
   1a2d4:	dfc00415 	stw	ra,16(sp)
   1a2d8:	df000315 	stw	fp,12(sp)
   1a2dc:	df000304 	addi	fp,sp,12
   1a2e0:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1a2e4:	d0a00a97 	ldw	r2,-32726(gp)
   1a2e8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a2ec:	00003106 	br	1a3b4 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1a2f0:	e0bffd17 	ldw	r2,-12(fp)
   1a2f4:	10800217 	ldw	r2,8(r2)
   1a2f8:	1009883a 	mov	r4,r2
   1a2fc:	00079dc0 	call	79dc <strlen>
   1a300:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1a304:	e0bffd17 	ldw	r2,-12(fp)
   1a308:	10c00217 	ldw	r3,8(r2)
   1a30c:	e0bffe17 	ldw	r2,-8(fp)
   1a310:	10bfffc4 	addi	r2,r2,-1
   1a314:	1885883a 	add	r2,r3,r2
   1a318:	10800003 	ldbu	r2,0(r2)
   1a31c:	10803fcc 	andi	r2,r2,255
   1a320:	1080201c 	xori	r2,r2,128
   1a324:	10bfe004 	addi	r2,r2,-128
   1a328:	10800bd8 	cmpnei	r2,r2,47
   1a32c:	1000031e 	bne	r2,zero,1a33c <alt_find_file+0x6c>
    {
      len -= 1;
   1a330:	e0bffe17 	ldw	r2,-8(fp)
   1a334:	10bfffc4 	addi	r2,r2,-1
   1a338:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a33c:	e0bffe17 	ldw	r2,-8(fp)
   1a340:	e0ffff17 	ldw	r3,-4(fp)
   1a344:	1885883a 	add	r2,r3,r2
   1a348:	10800003 	ldbu	r2,0(r2)
   1a34c:	10803fcc 	andi	r2,r2,255
   1a350:	1080201c 	xori	r2,r2,128
   1a354:	10bfe004 	addi	r2,r2,-128
   1a358:	10800be0 	cmpeqi	r2,r2,47
   1a35c:	1000081e 	bne	r2,zero,1a380 <alt_find_file+0xb0>
   1a360:	e0bffe17 	ldw	r2,-8(fp)
   1a364:	e0ffff17 	ldw	r3,-4(fp)
   1a368:	1885883a 	add	r2,r3,r2
   1a36c:	10800003 	ldbu	r2,0(r2)
   1a370:	10803fcc 	andi	r2,r2,255
   1a374:	1080201c 	xori	r2,r2,128
   1a378:	10bfe004 	addi	r2,r2,-128
   1a37c:	10000a1e 	bne	r2,zero,1a3a8 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1a380:	e0bffd17 	ldw	r2,-12(fp)
   1a384:	10800217 	ldw	r2,8(r2)
   1a388:	e0fffe17 	ldw	r3,-8(fp)
   1a38c:	180d883a 	mov	r6,r3
   1a390:	e17fff17 	ldw	r5,-4(fp)
   1a394:	1009883a 	mov	r4,r2
   1a398:	00075b00 	call	75b0 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a39c:	1000021e 	bne	r2,zero,1a3a8 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1a3a0:	e0bffd17 	ldw	r2,-12(fp)
   1a3a4:	00000706 	br	1a3c4 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1a3a8:	e0bffd17 	ldw	r2,-12(fp)
   1a3ac:	10800017 	ldw	r2,0(r2)
   1a3b0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a3b4:	e0fffd17 	ldw	r3,-12(fp)
   1a3b8:	d0a00a84 	addi	r2,gp,-32726
   1a3bc:	18bfcc1e 	bne	r3,r2,1a2f0 <__alt_data_end+0xf001a2f0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1a3c0:	0005883a 	mov	r2,zero
}
   1a3c4:	e037883a 	mov	sp,fp
   1a3c8:	dfc00117 	ldw	ra,4(sp)
   1a3cc:	df000017 	ldw	fp,0(sp)
   1a3d0:	dec00204 	addi	sp,sp,8
   1a3d4:	f800283a 	ret

0001a3d8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1a3d8:	defffc04 	addi	sp,sp,-16
   1a3dc:	df000315 	stw	fp,12(sp)
   1a3e0:	df000304 	addi	fp,sp,12
   1a3e4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1a3e8:	00bffa04 	movi	r2,-24
   1a3ec:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a3f0:	e03ffd15 	stw	zero,-12(fp)
   1a3f4:	00001906 	br	1a45c <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1a3f8:	00820034 	movhi	r2,2048
   1a3fc:	10849c04 	addi	r2,r2,4720
   1a400:	e0fffd17 	ldw	r3,-12(fp)
   1a404:	18c00324 	muli	r3,r3,12
   1a408:	10c5883a 	add	r2,r2,r3
   1a40c:	10800017 	ldw	r2,0(r2)
   1a410:	10000f1e 	bne	r2,zero,1a450 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1a414:	00820034 	movhi	r2,2048
   1a418:	10849c04 	addi	r2,r2,4720
   1a41c:	e0fffd17 	ldw	r3,-12(fp)
   1a420:	18c00324 	muli	r3,r3,12
   1a424:	10c5883a 	add	r2,r2,r3
   1a428:	e0ffff17 	ldw	r3,-4(fp)
   1a42c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1a430:	d0e00e97 	ldw	r3,-32710(gp)
   1a434:	e0bffd17 	ldw	r2,-12(fp)
   1a438:	1880020e 	bge	r3,r2,1a444 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1a43c:	e0bffd17 	ldw	r2,-12(fp)
   1a440:	d0a00e95 	stw	r2,-32710(gp)
      }
      rc = i;
   1a444:	e0bffd17 	ldw	r2,-12(fp)
   1a448:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1a44c:	00000606 	br	1a468 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a450:	e0bffd17 	ldw	r2,-12(fp)
   1a454:	10800044 	addi	r2,r2,1
   1a458:	e0bffd15 	stw	r2,-12(fp)
   1a45c:	e0bffd17 	ldw	r2,-12(fp)
   1a460:	10800810 	cmplti	r2,r2,32
   1a464:	103fe41e 	bne	r2,zero,1a3f8 <__alt_data_end+0xf001a3f8>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1a468:	e0bffe17 	ldw	r2,-8(fp)
}
   1a46c:	e037883a 	mov	sp,fp
   1a470:	df000017 	ldw	fp,0(sp)
   1a474:	dec00104 	addi	sp,sp,4
   1a478:	f800283a 	ret

0001a47c <atexit>:
   1a47c:	200b883a 	mov	r5,r4
   1a480:	000f883a 	mov	r7,zero
   1a484:	000d883a 	mov	r6,zero
   1a488:	0009883a 	mov	r4,zero
   1a48c:	001a5581 	jmpi	1a558 <__register_exitproc>

0001a490 <exit>:
   1a490:	defffe04 	addi	sp,sp,-8
   1a494:	000b883a 	mov	r5,zero
   1a498:	dc000015 	stw	r16,0(sp)
   1a49c:	dfc00115 	stw	ra,4(sp)
   1a4a0:	2021883a 	mov	r16,r4
   1a4a4:	001a6700 	call	1a670 <__call_exitprocs>
   1a4a8:	00820034 	movhi	r2,2048
   1a4ac:	108ab004 	addi	r2,r2,10944
   1a4b0:	11000017 	ldw	r4,0(r2)
   1a4b4:	20800f17 	ldw	r2,60(r4)
   1a4b8:	10000126 	beq	r2,zero,1a4c0 <exit+0x30>
   1a4bc:	103ee83a 	callr	r2
   1a4c0:	8009883a 	mov	r4,r16
   1a4c4:	001a7f00 	call	1a7f0 <_exit>

0001a4c8 <strcpy>:
   1a4c8:	2906b03a 	or	r3,r5,r4
   1a4cc:	18c000cc 	andi	r3,r3,3
   1a4d0:	2005883a 	mov	r2,r4
   1a4d4:	1800161e 	bne	r3,zero,1a530 <strcpy+0x68>
   1a4d8:	29c00017 	ldw	r7,0(r5)
   1a4dc:	02ffbff4 	movhi	r11,65279
   1a4e0:	5affbfc4 	addi	r11,r11,-257
   1a4e4:	02a02074 	movhi	r10,32897
   1a4e8:	01c6303a 	nor	r3,zero,r7
   1a4ec:	3ac9883a 	add	r4,r7,r11
   1a4f0:	52a02004 	addi	r10,r10,-32640
   1a4f4:	20c6703a 	and	r3,r4,r3
   1a4f8:	1a86703a 	and	r3,r3,r10
   1a4fc:	18000c1e 	bne	r3,zero,1a530 <strcpy+0x68>
   1a500:	1011883a 	mov	r8,r2
   1a504:	41c00015 	stw	r7,0(r8)
   1a508:	29400104 	addi	r5,r5,4
   1a50c:	29c00017 	ldw	r7,0(r5)
   1a510:	41800104 	addi	r6,r8,4
   1a514:	3011883a 	mov	r8,r6
   1a518:	3ad3883a 	add	r9,r7,r11
   1a51c:	01c6303a 	nor	r3,zero,r7
   1a520:	48c6703a 	and	r3,r9,r3
   1a524:	1a86703a 	and	r3,r3,r10
   1a528:	183ff626 	beq	r3,zero,1a504 <__alt_data_end+0xf001a504>
   1a52c:	00000106 	br	1a534 <strcpy+0x6c>
   1a530:	100d883a 	mov	r6,r2
   1a534:	28c00003 	ldbu	r3,0(r5)
   1a538:	31800044 	addi	r6,r6,1
   1a53c:	29400044 	addi	r5,r5,1
   1a540:	30ffffc5 	stb	r3,-1(r6)
   1a544:	18c03fcc 	andi	r3,r3,255
   1a548:	18c0201c 	xori	r3,r3,128
   1a54c:	18ffe004 	addi	r3,r3,-128
   1a550:	183ff81e 	bne	r3,zero,1a534 <__alt_data_end+0xf001a534>
   1a554:	f800283a 	ret

0001a558 <__register_exitproc>:
   1a558:	defffa04 	addi	sp,sp,-24
   1a55c:	dc000315 	stw	r16,12(sp)
   1a560:	04020034 	movhi	r16,2048
   1a564:	840ab004 	addi	r16,r16,10944
   1a568:	80c00017 	ldw	r3,0(r16)
   1a56c:	dc400415 	stw	r17,16(sp)
   1a570:	dfc00515 	stw	ra,20(sp)
   1a574:	18805217 	ldw	r2,328(r3)
   1a578:	2023883a 	mov	r17,r4
   1a57c:	10003726 	beq	r2,zero,1a65c <__register_exitproc+0x104>
   1a580:	10c00117 	ldw	r3,4(r2)
   1a584:	010007c4 	movi	r4,31
   1a588:	20c00e16 	blt	r4,r3,1a5c4 <__register_exitproc+0x6c>
   1a58c:	1a000044 	addi	r8,r3,1
   1a590:	8800221e 	bne	r17,zero,1a61c <__register_exitproc+0xc4>
   1a594:	18c00084 	addi	r3,r3,2
   1a598:	18c7883a 	add	r3,r3,r3
   1a59c:	18c7883a 	add	r3,r3,r3
   1a5a0:	12000115 	stw	r8,4(r2)
   1a5a4:	10c7883a 	add	r3,r2,r3
   1a5a8:	19400015 	stw	r5,0(r3)
   1a5ac:	0005883a 	mov	r2,zero
   1a5b0:	dfc00517 	ldw	ra,20(sp)
   1a5b4:	dc400417 	ldw	r17,16(sp)
   1a5b8:	dc000317 	ldw	r16,12(sp)
   1a5bc:	dec00604 	addi	sp,sp,24
   1a5c0:	f800283a 	ret
   1a5c4:	00800034 	movhi	r2,0
   1a5c8:	10800004 	addi	r2,r2,0
   1a5cc:	10002626 	beq	r2,zero,1a668 <__register_exitproc+0x110>
   1a5d0:	01006404 	movi	r4,400
   1a5d4:	d9400015 	stw	r5,0(sp)
   1a5d8:	d9800115 	stw	r6,4(sp)
   1a5dc:	d9c00215 	stw	r7,8(sp)
   1a5e0:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a5e4:	d9400017 	ldw	r5,0(sp)
   1a5e8:	d9800117 	ldw	r6,4(sp)
   1a5ec:	d9c00217 	ldw	r7,8(sp)
   1a5f0:	10001d26 	beq	r2,zero,1a668 <__register_exitproc+0x110>
   1a5f4:	81000017 	ldw	r4,0(r16)
   1a5f8:	10000115 	stw	zero,4(r2)
   1a5fc:	02000044 	movi	r8,1
   1a600:	22405217 	ldw	r9,328(r4)
   1a604:	0007883a 	mov	r3,zero
   1a608:	12400015 	stw	r9,0(r2)
   1a60c:	20805215 	stw	r2,328(r4)
   1a610:	10006215 	stw	zero,392(r2)
   1a614:	10006315 	stw	zero,396(r2)
   1a618:	883fde26 	beq	r17,zero,1a594 <__alt_data_end+0xf001a594>
   1a61c:	18c9883a 	add	r4,r3,r3
   1a620:	2109883a 	add	r4,r4,r4
   1a624:	1109883a 	add	r4,r2,r4
   1a628:	21802215 	stw	r6,136(r4)
   1a62c:	01800044 	movi	r6,1
   1a630:	12406217 	ldw	r9,392(r2)
   1a634:	30cc983a 	sll	r6,r6,r3
   1a638:	4992b03a 	or	r9,r9,r6
   1a63c:	12406215 	stw	r9,392(r2)
   1a640:	21c04215 	stw	r7,264(r4)
   1a644:	01000084 	movi	r4,2
   1a648:	893fd21e 	bne	r17,r4,1a594 <__alt_data_end+0xf001a594>
   1a64c:	11006317 	ldw	r4,396(r2)
   1a650:	218cb03a 	or	r6,r4,r6
   1a654:	11806315 	stw	r6,396(r2)
   1a658:	003fce06 	br	1a594 <__alt_data_end+0xf001a594>
   1a65c:	18805304 	addi	r2,r3,332
   1a660:	18805215 	stw	r2,328(r3)
   1a664:	003fc606 	br	1a580 <__alt_data_end+0xf001a580>
   1a668:	00bfffc4 	movi	r2,-1
   1a66c:	003fd006 	br	1a5b0 <__alt_data_end+0xf001a5b0>

0001a670 <__call_exitprocs>:
   1a670:	defff504 	addi	sp,sp,-44
   1a674:	df000915 	stw	fp,36(sp)
   1a678:	dd400615 	stw	r21,24(sp)
   1a67c:	dc800315 	stw	r18,12(sp)
   1a680:	dfc00a15 	stw	ra,40(sp)
   1a684:	ddc00815 	stw	r23,32(sp)
   1a688:	dd800715 	stw	r22,28(sp)
   1a68c:	dd000515 	stw	r20,20(sp)
   1a690:	dcc00415 	stw	r19,16(sp)
   1a694:	dc400215 	stw	r17,8(sp)
   1a698:	dc000115 	stw	r16,4(sp)
   1a69c:	d9000015 	stw	r4,0(sp)
   1a6a0:	2839883a 	mov	fp,r5
   1a6a4:	04800044 	movi	r18,1
   1a6a8:	057fffc4 	movi	r21,-1
   1a6ac:	00820034 	movhi	r2,2048
   1a6b0:	108ab004 	addi	r2,r2,10944
   1a6b4:	12000017 	ldw	r8,0(r2)
   1a6b8:	45005217 	ldw	r20,328(r8)
   1a6bc:	44c05204 	addi	r19,r8,328
   1a6c0:	a0001c26 	beq	r20,zero,1a734 <__call_exitprocs+0xc4>
   1a6c4:	a0800117 	ldw	r2,4(r20)
   1a6c8:	15ffffc4 	addi	r23,r2,-1
   1a6cc:	b8000d16 	blt	r23,zero,1a704 <__call_exitprocs+0x94>
   1a6d0:	14000044 	addi	r16,r2,1
   1a6d4:	8421883a 	add	r16,r16,r16
   1a6d8:	8421883a 	add	r16,r16,r16
   1a6dc:	84402004 	addi	r17,r16,128
   1a6e0:	a463883a 	add	r17,r20,r17
   1a6e4:	a421883a 	add	r16,r20,r16
   1a6e8:	e0001e26 	beq	fp,zero,1a764 <__call_exitprocs+0xf4>
   1a6ec:	80804017 	ldw	r2,256(r16)
   1a6f0:	e0801c26 	beq	fp,r2,1a764 <__call_exitprocs+0xf4>
   1a6f4:	bdffffc4 	addi	r23,r23,-1
   1a6f8:	843fff04 	addi	r16,r16,-4
   1a6fc:	8c7fff04 	addi	r17,r17,-4
   1a700:	bd7ff91e 	bne	r23,r21,1a6e8 <__alt_data_end+0xf001a6e8>
   1a704:	00800034 	movhi	r2,0
   1a708:	10800004 	addi	r2,r2,0
   1a70c:	10000926 	beq	r2,zero,1a734 <__call_exitprocs+0xc4>
   1a710:	a0800117 	ldw	r2,4(r20)
   1a714:	1000301e 	bne	r2,zero,1a7d8 <__call_exitprocs+0x168>
   1a718:	a0800017 	ldw	r2,0(r20)
   1a71c:	10003226 	beq	r2,zero,1a7e8 <__call_exitprocs+0x178>
   1a720:	a009883a 	mov	r4,r20
   1a724:	98800015 	stw	r2,0(r19)
   1a728:	00000000 	call	0 <__alt_mem_onchip_memory>
   1a72c:	9d000017 	ldw	r20,0(r19)
   1a730:	a03fe41e 	bne	r20,zero,1a6c4 <__alt_data_end+0xf001a6c4>
   1a734:	dfc00a17 	ldw	ra,40(sp)
   1a738:	df000917 	ldw	fp,36(sp)
   1a73c:	ddc00817 	ldw	r23,32(sp)
   1a740:	dd800717 	ldw	r22,28(sp)
   1a744:	dd400617 	ldw	r21,24(sp)
   1a748:	dd000517 	ldw	r20,20(sp)
   1a74c:	dcc00417 	ldw	r19,16(sp)
   1a750:	dc800317 	ldw	r18,12(sp)
   1a754:	dc400217 	ldw	r17,8(sp)
   1a758:	dc000117 	ldw	r16,4(sp)
   1a75c:	dec00b04 	addi	sp,sp,44
   1a760:	f800283a 	ret
   1a764:	a0800117 	ldw	r2,4(r20)
   1a768:	80c00017 	ldw	r3,0(r16)
   1a76c:	10bfffc4 	addi	r2,r2,-1
   1a770:	15c01426 	beq	r2,r23,1a7c4 <__call_exitprocs+0x154>
   1a774:	80000015 	stw	zero,0(r16)
   1a778:	183fde26 	beq	r3,zero,1a6f4 <__alt_data_end+0xf001a6f4>
   1a77c:	95c8983a 	sll	r4,r18,r23
   1a780:	a0806217 	ldw	r2,392(r20)
   1a784:	a5800117 	ldw	r22,4(r20)
   1a788:	2084703a 	and	r2,r4,r2
   1a78c:	10000b26 	beq	r2,zero,1a7bc <__call_exitprocs+0x14c>
   1a790:	a0806317 	ldw	r2,396(r20)
   1a794:	2088703a 	and	r4,r4,r2
   1a798:	20000c1e 	bne	r4,zero,1a7cc <__call_exitprocs+0x15c>
   1a79c:	89400017 	ldw	r5,0(r17)
   1a7a0:	d9000017 	ldw	r4,0(sp)
   1a7a4:	183ee83a 	callr	r3
   1a7a8:	a0800117 	ldw	r2,4(r20)
   1a7ac:	15bfbf1e 	bne	r2,r22,1a6ac <__alt_data_end+0xf001a6ac>
   1a7b0:	98800017 	ldw	r2,0(r19)
   1a7b4:	153fcf26 	beq	r2,r20,1a6f4 <__alt_data_end+0xf001a6f4>
   1a7b8:	003fbc06 	br	1a6ac <__alt_data_end+0xf001a6ac>
   1a7bc:	183ee83a 	callr	r3
   1a7c0:	003ff906 	br	1a7a8 <__alt_data_end+0xf001a7a8>
   1a7c4:	a5c00115 	stw	r23,4(r20)
   1a7c8:	003feb06 	br	1a778 <__alt_data_end+0xf001a778>
   1a7cc:	89000017 	ldw	r4,0(r17)
   1a7d0:	183ee83a 	callr	r3
   1a7d4:	003ff406 	br	1a7a8 <__alt_data_end+0xf001a7a8>
   1a7d8:	a0800017 	ldw	r2,0(r20)
   1a7dc:	a027883a 	mov	r19,r20
   1a7e0:	1029883a 	mov	r20,r2
   1a7e4:	003fb606 	br	1a6c0 <__alt_data_end+0xf001a6c0>
   1a7e8:	0005883a 	mov	r2,zero
   1a7ec:	003ffb06 	br	1a7dc <__alt_data_end+0xf001a7dc>

0001a7f0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1a7f0:	defffd04 	addi	sp,sp,-12
   1a7f4:	df000215 	stw	fp,8(sp)
   1a7f8:	df000204 	addi	fp,sp,8
   1a7fc:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1a800:	0001883a 	nop
   1a804:	e0bfff17 	ldw	r2,-4(fp)
   1a808:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1a80c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1a810:	10000226 	beq	r2,zero,1a81c <_exit+0x2c>
    ALT_SIM_FAIL();
   1a814:	002af070 	cmpltui	zero,zero,43969
   1a818:	00000106 	br	1a820 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1a81c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1a820:	003fff06 	br	1a820 <__alt_data_end+0xf001a820>
