// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _AddWeighted_HH_
#define _AddWeighted_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sobel_hls_dadd_64rcU.h"
#include "sobel_hls_dmul_64sc4.h"
#include "sobel_hls_uitodp_tde.h"

namespace ap_rtl {

struct AddWeighted : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > src1_data_stream_V_dout;
    sc_in< sc_logic > src1_data_stream_V_empty_n;
    sc_out< sc_logic > src1_data_stream_V_read;
    sc_in< sc_lv<8> > src2_data_stream_V_dout;
    sc_in< sc_logic > src2_data_stream_V_empty_n;
    sc_out< sc_logic > src2_data_stream_V_read;
    sc_in< sc_lv<12> > dst_rows_V_dout;
    sc_in< sc_logic > dst_rows_V_empty_n;
    sc_out< sc_logic > dst_rows_V_read;
    sc_in< sc_lv<12> > dst_cols_V_dout;
    sc_in< sc_logic > dst_cols_V_empty_n;
    sc_out< sc_logic > dst_cols_V_read;
    sc_out< sc_lv<8> > dst_data_stream_V_din;
    sc_in< sc_logic > dst_data_stream_V_full_n;
    sc_out< sc_logic > dst_data_stream_V_write;
    sc_out< sc_lv<12> > dst_rows_V_out_din;
    sc_in< sc_logic > dst_rows_V_out_full_n;
    sc_out< sc_logic > dst_rows_V_out_write;
    sc_out< sc_lv<12> > dst_cols_V_out_din;
    sc_in< sc_logic > dst_cols_V_out_full_n;
    sc_out< sc_logic > dst_cols_V_out_write;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    AddWeighted(sc_module_name name);
    SC_HAS_PROCESS(AddWeighted);

    ~AddWeighted();

    sc_trace_file* mVcdFile;

    sobel_hls_dadd_64rcU<1,5,64,64,64>* sobel_hls_dadd_64rcU_U76;
    sobel_hls_dadd_64rcU<1,5,64,64,64>* sobel_hls_dadd_64rcU_U77;
    sobel_hls_dmul_64sc4<1,6,64,64,64>* sobel_hls_dmul_64sc4_U78;
    sobel_hls_dmul_64sc4<1,6,64,64,64>* sobel_hls_dmul_64sc4_U79;
    sobel_hls_uitodp_tde<1,6,32,64>* sobel_hls_uitodp_tde_U80;
    sobel_hls_uitodp_tde<1,6,32,64>* sobel_hls_uitodp_tde_U81;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > src1_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044;
    sc_signal< sc_logic > src2_data_stream_V_blk_n;
    sc_signal< sc_logic > dst_rows_V_blk_n;
    sc_signal< sc_logic > dst_cols_V_blk_n;
    sc_signal< sc_logic > dst_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter26_reg;
    sc_signal< sc_logic > dst_rows_V_out_blk_n;
    sc_signal< sc_logic > dst_cols_V_out_blk_n;
    sc_signal< sc_lv<32> > t_V_4_reg_262;
    sc_signal< sc_lv<32> > rows_V_fu_298_p1;
    sc_signal< sc_lv<32> > rows_V_reg_1025;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > cols_V_fu_302_p1;
    sc_signal< sc_lv<32> > cols_V_reg_1030;
    sc_signal< sc_lv<1> > exitcond4_i_i_fu_306_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > i_V_fu_311_p2;
    sc_signal< sc_lv<32> > i_V_reg_1039;
    sc_signal< sc_lv<1> > exitcond_i_i_fu_317_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter27;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_i_i_reg_1044_pp0_iter25_reg;
    sc_signal< sc_lv<32> > j_V_fu_322_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_reg_1053;
    sc_signal< sc_lv<8> > tmp_91_reg_1058;
    sc_signal< sc_lv<64> > grp_fu_292_p1;
    sc_signal< sc_lv<64> > tmp_i_i_103_reg_1073;
    sc_signal< sc_lv<64> > grp_fu_295_p1;
    sc_signal< sc_lv<64> > tmp_43_i_i_reg_1078;
    sc_signal< sc_lv<64> > grp_fu_282_p2;
    sc_signal< sc_lv<64> > t1_reg_1083;
    sc_signal< sc_lv<64> > grp_fu_287_p2;
    sc_signal< sc_lv<64> > t2_reg_1088;
    sc_signal< sc_lv<64> > grp_fu_273_p2;
    sc_signal< sc_lv<64> > tmp_44_i_i_reg_1093;
    sc_signal< sc_lv<64> > grp_fu_277_p2;
    sc_signal< sc_lv<64> > sum_reg_1098;
    sc_signal< sc_lv<64> > p_Val2_16_fu_336_p1;
    sc_signal< sc_lv<64> > p_Val2_16_reg_1103;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_fu_353_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_reg_1108;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_reg_1108_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_reg_1108_pp0_iter26_reg;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_104_fu_359_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_104_reg_1114;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_104_reg_1114_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_104_reg_1114_pp0_iter26_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_1120;
    sc_signal< sc_lv<1> > p_Result_7_reg_1120_pp0_iter25_reg;
    sc_signal< sc_lv<54> > p_Result_8_fu_389_p1;
    sc_signal< sc_lv<54> > p_Result_8_reg_1129;
    sc_signal< sc_lv<54> > man_V_1_fu_393_p2;
    sc_signal< sc_lv<54> > man_V_1_reg_1134;
    sc_signal< sc_lv<1> > tmp_i_fu_399_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_1139;
    sc_signal< sc_lv<1> > tmp_i_reg_1139_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_i_reg_1139_pp0_iter26_reg;
    sc_signal< sc_lv<12> > F2_fu_405_p2;
    sc_signal< sc_lv<12> > F2_reg_1145;
    sc_signal< sc_lv<1> > tmp_1_i_fu_411_p2;
    sc_signal< sc_lv<1> > tmp_1_i_reg_1153;
    sc_signal< sc_lv<12> > F2_2_fu_423_p3;
    sc_signal< sc_lv<12> > F2_2_reg_1159;
    sc_signal< sc_lv<12> > F2_2_reg_1159_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_6_i_fu_431_p2;
    sc_signal< sc_lv<1> > tmp_6_i_reg_1165;
    sc_signal< sc_lv<1> > tmp_6_i_reg_1165_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_9_i_fu_437_p2;
    sc_signal< sc_lv<1> > tmp_9_i_reg_1172;
    sc_signal< sc_lv<1> > icmp_fu_453_p2;
    sc_signal< sc_lv<1> > icmp_reg_1177;
    sc_signal< sc_lv<1> > icmp_reg_1177_pp0_iter25_reg;
    sc_signal< sc_lv<8> > tmp_96_fu_467_p1;
    sc_signal< sc_lv<8> > tmp_96_reg_1183;
    sc_signal< sc_lv<1> > p_Result_9_fu_536_p3;
    sc_signal< sc_lv<1> > p_Result_9_reg_1189;
    sc_signal< sc_lv<8> > p_Val2_18_fu_548_p2;
    sc_signal< sc_lv<8> > p_Val2_18_reg_1194;
    sc_signal< sc_lv<1> > sel_tmp2_i_fu_573_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i_reg_1200;
    sc_signal< sc_lv<1> > sel_tmp3_i_fu_578_p2;
    sc_signal< sc_lv<1> > sel_tmp3_i_reg_1205;
    sc_signal< sc_lv<1> > sel_tmp12_demorgan_i_fu_584_p2;
    sc_signal< sc_lv<1> > sel_tmp12_demorgan_i_reg_1210;
    sc_signal< sc_lv<1> > carry_1_i_i_fu_605_p2;
    sc_signal< sc_lv<1> > carry_1_i_i_reg_1215;
    sc_signal< sc_lv<1> > tmp_21_i_fu_629_p2;
    sc_signal< sc_lv<1> > tmp_21_i_reg_1221;
    sc_signal< sc_lv<1> > rev4_fu_643_p2;
    sc_signal< sc_lv<1> > rev4_reg_1227;
    sc_signal< sc_lv<1> > Range1_all_ones_1_fu_669_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_1_reg_1234;
    sc_signal< sc_lv<1> > tmp_105_reg_1241;
    sc_signal< sc_lv<1> > tmp_26_i_fu_683_p2;
    sc_signal< sc_lv<1> > tmp_26_i_reg_1246;
    sc_signal< sc_lv<54> > tmp_27_i_fu_689_p1;
    sc_signal< sc_lv<54> > tmp_27_i_reg_1252;
    sc_signal< sc_lv<54> > Range2_V_1_fu_693_p2;
    sc_signal< sc_lv<54> > Range2_V_1_reg_1257;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_fu_705_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_reg_1263;
    sc_signal< sc_lv<1> > sel_tmp34_i_fu_723_p2;
    sc_signal< sc_lv<1> > sel_tmp34_i_reg_1268;
    sc_signal< sc_lv<8> > p_Val2_19_fu_776_p3;
    sc_signal< sc_lv<8> > p_Val2_19_reg_1274;
    sc_signal< sc_lv<1> > underflow_fu_915_p3;
    sc_signal< sc_lv<1> > underflow_reg_1280;
    sc_signal< sc_lv<1> > p_179_demorgan_i_i_fu_928_p2;
    sc_signal< sc_lv<1> > p_179_demorgan_i_i_reg_1286;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<32> > t_V_reg_251;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_292_p0;
    sc_signal< sc_lv<32> > grp_fu_295_p0;
    sc_signal< sc_lv<12> > rows_V_fu_298_p0;
    sc_signal< sc_lv<12> > cols_V_fu_302_p0;
    sc_signal< sc_lv<11> > tmp_V_fu_339_p4;
    sc_signal< sc_lv<52> > tmp_V_3_fu_349_p1;
    sc_signal< sc_lv<53> > tmp_2_i_fu_381_p3;
    sc_signal< sc_lv<63> > tmp_93_fu_365_p1;
    sc_signal< sc_lv<12> > tmp_8_i_fu_377_p1;
    sc_signal< sc_lv<12> > tmp_5_i_fu_417_p2;
    sc_signal< sc_lv<9> > tmp_97_fu_443_p4;
    sc_signal< sc_lv<54> > p_Val2_s_fu_459_p3;
    sc_signal< sc_lv<32> > F2_2_cast_i_fu_464_p1;
    sc_signal< sc_lv<54> > tmp_12_i_fu_471_p1;
    sc_signal< sc_lv<54> > tmp_13_i_fu_475_p2;
    sc_signal< sc_lv<1> > tmp_99_fu_485_p3;
    sc_signal< sc_lv<8> > tmp_98_fu_481_p1;
    sc_signal< sc_lv<8> > tmp_15_i_fu_492_p3;
    sc_signal< sc_lv<12> > tmp_18_i_fu_512_p2;
    sc_signal< sc_lv<32> > tmp_27_cast_i_fu_517_p1;
    sc_signal< sc_lv<1> > tmp_17_i_fu_507_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_521_p3;
    sc_signal< sc_lv<8> > p_Val2_17_fu_500_p3;
    sc_signal< sc_lv<1> > qb_fu_529_p3;
    sc_signal< sc_lv<8> > tmp_19_i_fu_544_p1;
    sc_signal< sc_lv<1> > tmp_101_fu_554_p3;
    sc_signal< sc_lv<1> > sel_tmp1_i_fu_568_p2;
    sc_signal< sc_lv<1> > tmp_11_not_i_fu_588_p2;
    sc_signal< sc_lv<1> > not_sel_tmp28_i_fu_593_p2;
    sc_signal< sc_lv<1> > rev_fu_562_p2;
    sc_signal< sc_lv<1> > tmp1_fu_599_p2;
    sc_signal< sc_lv<12> > pos1_fu_611_p2;
    sc_signal< sc_lv<12> > pos2_fu_620_p2;
    sc_signal< sc_lv<1> > tmp_103_fu_635_p3;
    sc_signal< sc_lv<32> > pos1_cast_i_fu_616_p1;
    sc_signal< sc_lv<54> > tmp_23_i_fu_649_p1;
    sc_signal< sc_lv<54> > tmp_24_i_fu_653_p2;
    sc_signal< sc_lv<1> > lD_fu_659_p1;
    sc_signal< sc_lv<1> > tmp2_fu_663_p2;
    sc_signal< sc_lv<32> > pos2_cast_i_fu_625_p1;
    sc_signal< sc_lv<1> > tmp_26_i_not_fu_711_p2;
    sc_signal< sc_lv<1> > tmp_30_i_fu_699_p2;
    sc_signal< sc_lv<1> > sel_tmp33_i_fu_717_p2;
    sc_signal< sc_lv<8> > tmp_95_fu_729_p1;
    sc_signal< sc_lv<8> > sel_tmp_i_fu_737_p3;
    sc_signal< sc_lv<1> > sel_tmp7_i_fu_749_p2;
    sc_signal< sc_lv<1> > sel_tmp8_i_fu_754_p2;
    sc_signal< sc_lv<8> > sel_tmp4_i_fu_743_p3;
    sc_signal< sc_lv<1> > sel_tmp12_i_fu_766_p2;
    sc_signal< sc_lv<1> > sel_tmp13_i_fu_771_p2;
    sc_signal< sc_lv<8> > tmp_16_i_fu_732_p2;
    sc_signal< sc_lv<8> > sel_tmp9_i_fu_759_p3;
    sc_signal< sc_lv<1> > rev5_fu_792_p2;
    sc_signal< sc_lv<54> > r_V_fu_802_p2;
    sc_signal< sc_lv<1> > or_cond173_i_i_fu_797_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_807_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_1_i_s_fu_812_p3;
    sc_signal< sc_lv<1> > tmp_28_i_fu_829_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_834_p2;
    sc_signal< sc_lv<1> > or_cond175_i_i_fu_820_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_824_p2;
    sc_signal< sc_lv<1> > sel_tmp35_i_fu_849_p3;
    sc_signal< sc_lv<1> > p_177_i_i_fu_845_p2;
    sc_signal< sc_lv<1> > p_180_i_i_fu_839_p2;
    sc_signal< sc_lv<1> > sel_tmp39_i_fu_862_p3;
    sc_signal< sc_lv<1> > Range1_all_ones_2_i_s_fu_854_p3;
    sc_signal< sc_lv<1> > Range1_all_zeros_2_i_fu_869_p3;
    sc_signal< sc_lv<1> > Range1_all_ones_2_i_fu_884_p2;
    sc_signal< sc_lv<1> > p_Result_10_fu_784_p3;
    sc_signal< sc_lv<1> > sel_tmp41_i_fu_895_p2;
    sc_signal< sc_lv<1> > tmp3_fu_900_p2;
    sc_signal< sc_lv<1> > sel_tmp47_i_fu_911_p2;
    sc_signal< sc_lv<1> > tmp_31_i_fu_889_p2;
    sc_signal< sc_lv<1> > sel_tmp46_i_fu_906_p2;
    sc_signal< sc_lv<1> > tmp4_fu_923_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_877_p3;
    sc_signal< sc_lv<1> > underflow_not_i_fu_938_p2;
    sc_signal< sc_lv<1> > p_179_demorgan_i_not_s_fu_948_p2;
    sc_signal< sc_lv<1> > brmerge_i_not_i_fu_943_p2;
    sc_signal< sc_lv<1> > sel_tmp50_i_demorgan_fu_966_p2;
    sc_signal< sc_lv<1> > sel_tmp50_i_fu_970_p2;
    sc_signal< sc_lv<1> > sel_tmp51_i_fu_976_p2;
    sc_signal< sc_lv<1> > tmp_demorgan_i_fu_934_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_981_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_987_p2;
    sc_signal< sc_lv<1> > sel_tmp55_demorgan_i_fu_999_p2;
    sc_signal< sc_lv<1> > brmerge_i_fu_953_p2;
    sc_signal< sc_lv<1> > sel_tmp55_i_fu_1004_p2;
    sc_signal< sc_lv<1> > sel_tmp56_i_fu_1010_p2;
    sc_signal< sc_lv<8> > p_Val2_11_0_i_mux_i_fu_959_p3;
    sc_signal< sc_lv<8> > sel_tmp52_i_fu_992_p3;
    sc_signal< sc_logic > grp_fu_273_ce;
    sc_signal< sc_logic > grp_fu_277_ce;
    sc_signal< sc_logic > grp_fu_282_ce;
    sc_signal< sc_logic > grp_fu_287_ce;
    sc_signal< sc_logic > grp_fu_292_ce;
    sc_signal< sc_logic > grp_fu_295_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state31;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_3FE0000000000000;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<11> ap_const_lv11_433;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_9;
    static const sc_lv<54> ap_const_lv54_3FFFFFFFFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_F2_2_cast_i_fu_464_p1();
    void thread_F2_2_fu_423_p3();
    void thread_F2_fu_405_p2();
    void thread_Range1_all_ones_1_fu_669_p2();
    void thread_Range1_all_ones_2_i_fu_884_p2();
    void thread_Range1_all_ones_2_i_s_fu_854_p3();
    void thread_Range1_all_ones_fu_824_p2();
    void thread_Range1_all_zeros_1_fu_705_p2();
    void thread_Range1_all_zeros_2_i_fu_869_p3();
    void thread_Range1_all_zeros_fu_834_p2();
    void thread_Range2_V_1_fu_693_p2();
    void thread_Range2_all_ones_1_i_s_fu_812_p3();
    void thread_Range2_all_ones_fu_807_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state31();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state18_pp0_stage0_iter15();
    void thread_ap_block_state19_pp0_stage0_iter16();
    void thread_ap_block_state20_pp0_stage0_iter17();
    void thread_ap_block_state21_pp0_stage0_iter18();
    void thread_ap_block_state22_pp0_stage0_iter19();
    void thread_ap_block_state23_pp0_stage0_iter20();
    void thread_ap_block_state24_pp0_stage0_iter21();
    void thread_ap_block_state25_pp0_stage0_iter22();
    void thread_ap_block_state26_pp0_stage0_iter23();
    void thread_ap_block_state27_pp0_stage0_iter24();
    void thread_ap_block_state28_pp0_stage0_iter25();
    void thread_ap_block_state29_pp0_stage0_iter26();
    void thread_ap_block_state30_pp0_stage0_iter27();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_brmerge_i_fu_953_p2();
    void thread_brmerge_i_not_i_fu_943_p2();
    void thread_carry_1_i_i_fu_605_p2();
    void thread_cols_V_fu_302_p0();
    void thread_cols_V_fu_302_p1();
    void thread_deleted_zeros_fu_877_p3();
    void thread_dst_cols_V_blk_n();
    void thread_dst_cols_V_out_blk_n();
    void thread_dst_cols_V_out_din();
    void thread_dst_cols_V_out_write();
    void thread_dst_cols_V_read();
    void thread_dst_data_stream_V_blk_n();
    void thread_dst_data_stream_V_din();
    void thread_dst_data_stream_V_write();
    void thread_dst_rows_V_blk_n();
    void thread_dst_rows_V_out_blk_n();
    void thread_dst_rows_V_out_din();
    void thread_dst_rows_V_out_write();
    void thread_dst_rows_V_read();
    void thread_exitcond4_i_i_fu_306_p2();
    void thread_exitcond_i_i_fu_317_p2();
    void thread_grp_fu_273_ce();
    void thread_grp_fu_277_ce();
    void thread_grp_fu_282_ce();
    void thread_grp_fu_287_ce();
    void thread_grp_fu_292_ce();
    void thread_grp_fu_292_p0();
    void thread_grp_fu_295_ce();
    void thread_grp_fu_295_p0();
    void thread_i_V_fu_311_p2();
    void thread_icmp_fu_453_p2();
    void thread_internal_ap_ready();
    void thread_j_V_fu_322_p2();
    void thread_lD_fu_659_p1();
    void thread_man_V_1_fu_393_p2();
    void thread_not_sel_tmp28_i_fu_593_p2();
    void thread_or_cond173_i_i_fu_797_p2();
    void thread_or_cond175_i_i_fu_820_p2();
    void thread_p_177_i_i_fu_845_p2();
    void thread_p_179_demorgan_i_i_fu_928_p2();
    void thread_p_179_demorgan_i_not_s_fu_948_p2();
    void thread_p_180_i_i_fu_839_p2();
    void thread_p_Result_10_fu_784_p3();
    void thread_p_Result_8_fu_389_p1();
    void thread_p_Result_9_fu_536_p3();
    void thread_p_Result_s_fu_521_p3();
    void thread_p_Val2_11_0_i_mux_i_fu_959_p3();
    void thread_p_Val2_16_fu_336_p1();
    void thread_p_Val2_17_fu_500_p3();
    void thread_p_Val2_18_fu_548_p2();
    void thread_p_Val2_19_fu_776_p3();
    void thread_p_Val2_s_fu_459_p3();
    void thread_pos1_cast_i_fu_616_p1();
    void thread_pos1_fu_611_p2();
    void thread_pos2_cast_i_fu_625_p1();
    void thread_pos2_fu_620_p2();
    void thread_qb_fu_529_p3();
    void thread_r_V_fu_802_p2();
    void thread_real_start();
    void thread_rev4_fu_643_p2();
    void thread_rev5_fu_792_p2();
    void thread_rev_fu_562_p2();
    void thread_rows_V_fu_298_p0();
    void thread_rows_V_fu_298_p1();
    void thread_sel_tmp12_demorgan_i_fu_584_p2();
    void thread_sel_tmp12_i_fu_766_p2();
    void thread_sel_tmp13_i_fu_771_p2();
    void thread_sel_tmp1_i_fu_568_p2();
    void thread_sel_tmp2_i_fu_573_p2();
    void thread_sel_tmp33_i_fu_717_p2();
    void thread_sel_tmp34_i_fu_723_p2();
    void thread_sel_tmp35_i_fu_849_p3();
    void thread_sel_tmp39_i_fu_862_p3();
    void thread_sel_tmp3_i_fu_578_p2();
    void thread_sel_tmp41_i_fu_895_p2();
    void thread_sel_tmp46_i_fu_906_p2();
    void thread_sel_tmp47_i_fu_911_p2();
    void thread_sel_tmp4_i_fu_743_p3();
    void thread_sel_tmp50_i_demorgan_fu_966_p2();
    void thread_sel_tmp50_i_fu_970_p2();
    void thread_sel_tmp51_i_fu_976_p2();
    void thread_sel_tmp52_i_fu_992_p3();
    void thread_sel_tmp55_demorgan_i_fu_999_p2();
    void thread_sel_tmp55_i_fu_1004_p2();
    void thread_sel_tmp56_i_fu_1010_p2();
    void thread_sel_tmp7_i_fu_749_p2();
    void thread_sel_tmp8_i_fu_754_p2();
    void thread_sel_tmp9_i_fu_759_p3();
    void thread_sel_tmp_i_fu_737_p3();
    void thread_src1_data_stream_V_blk_n();
    void thread_src1_data_stream_V_read();
    void thread_src2_data_stream_V_blk_n();
    void thread_src2_data_stream_V_read();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp1_fu_599_p2();
    void thread_tmp2_fu_663_p2();
    void thread_tmp3_fu_900_p2();
    void thread_tmp4_fu_923_p2();
    void thread_tmp_101_fu_554_p3();
    void thread_tmp_103_fu_635_p3();
    void thread_tmp_11_not_i_fu_588_p2();
    void thread_tmp_12_i_fu_471_p1();
    void thread_tmp_13_i_fu_475_p2();
    void thread_tmp_15_i_fu_492_p3();
    void thread_tmp_16_i_fu_732_p2();
    void thread_tmp_17_i_fu_507_p2();
    void thread_tmp_18_i_fu_512_p2();
    void thread_tmp_19_i_fu_544_p1();
    void thread_tmp_1_i_fu_411_p2();
    void thread_tmp_21_i_fu_629_p2();
    void thread_tmp_23_i_fu_649_p1();
    void thread_tmp_24_i_fu_653_p2();
    void thread_tmp_26_i_fu_683_p2();
    void thread_tmp_26_i_not_fu_711_p2();
    void thread_tmp_27_cast_i_fu_517_p1();
    void thread_tmp_27_i_fu_689_p1();
    void thread_tmp_28_i_fu_829_p2();
    void thread_tmp_2_i_fu_381_p3();
    void thread_tmp_30_i_fu_699_p2();
    void thread_tmp_31_i_fu_889_p2();
    void thread_tmp_45_fu_987_p2();
    void thread_tmp_5_i_fu_417_p2();
    void thread_tmp_6_i_fu_431_p2();
    void thread_tmp_8_i_fu_377_p1();
    void thread_tmp_93_fu_365_p1();
    void thread_tmp_95_fu_729_p1();
    void thread_tmp_96_fu_467_p1();
    void thread_tmp_97_fu_443_p4();
    void thread_tmp_98_fu_481_p1();
    void thread_tmp_99_fu_485_p3();
    void thread_tmp_9_i_fu_437_p2();
    void thread_tmp_V_3_fu_349_p1();
    void thread_tmp_V_fu_339_p4();
    void thread_tmp_demorgan_i_fu_934_p2();
    void thread_tmp_i_fu_399_p2();
    void thread_tmp_i_i_i_i_104_fu_359_p2();
    void thread_tmp_i_i_i_i_fu_353_p2();
    void thread_tmp_s_fu_981_p2();
    void thread_underflow_fu_915_p3();
    void thread_underflow_not_i_fu_938_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
