V 51
K 118209874400 fpga
Y 0
D 0 0 1700 1100
Z 1
i 1460
N 1460
J 1325 770 2
J 1275 770 1
S 2 1
L 1285 770 12 0 3 0 1 0 FASTCLK
N 1446
J 1175 800 2
J 1120 800 2
S 2 1
L 1105 800 12 0 3 0 1 0 EN_MY_IRQ-0
N 1454
J 1175 780 2
J 1120 780 1
S 2 1
L 1130 780 14 0 3 0 1 1 AS
N 1455
J 1325 790 2
J 1255 790 2
S 2 1
L 1250 790 12 0 3 0 1 0 EN_MY_IRQ
N 1447
J 1140 760 1
J 1180 760 2
S 1 2
L 1150 760 14 0 3 0 1 1 DS0
N 1448
J 1180 740 2
J 1140 740 1
S 2 1
L 1150 740 14 0 3 0 1 1 DS1
N 1449
J 1140 720 1
J 1180 720 2
S 1 2
L 1150 720 14 0 3 0 1 0 RST
N 1450
J 1325 740 2
J 1260 740 2
S 2 1
L 1245 740 14 0 3 0 1 0 VME_IRQ_RST
N 1442
J 940 800 2
J 1000 800 2
S 1 2
L 935 800 12 0 3 0 1 0 EN_MY_IRQ-1
N 1444
J 805 810 1
J 860 810 2
S 1 2
L 810 810 14 0 3 0 1 1 IACK_IN
N 1441
J 1000 730 2
J 920 730 1
S 2 1
L 925 730 14 0 3 0 1 0 VME_IRQ_RST
N 1431
J 1255 810 1
J 1325 810 2
S 1 2
L 1265 810 12 0 3 0 1 0 MAY_BE_MINE
N 1416
J 925 860 1
J 970 860 2
S 1 2
L 935 860 10 0 3 0 1 0 ADRS2
N 1417
J 970 840 2
J 925 840 1
S 2 1
L 935 840 10 0 3 0 1 0 ADRS3
N 1418
J 970 880 2
J 925 880 1
S 2 1
L 935 880 10 0 3 0 1 0 ADRS1
N 1401
J 1070 920 1
J 1125 920 2
S 1 2
L 1075 920 14 0 3 0 1 1 IRQ_1
N 1402
J 1125 880 2
J 1070 880 1
S 2 1
L 1080 880 10 0 3 0 1 1 DS1
N 1403
J 1070 900 1
J 1125 900 2
S 1 2
L 1080 900 10 0 3 0 1 1 DS0
N 1405
J 1360 910 2
J 1445 910 1
S 1 2
L 1345 910 18 0 3 0 1 1 IACK_OUT
N 1406
J 1280 930 2
J 1225 930 1
S 2 1
L 1230 930 14 0 3 0 1 1 IACK_IN
N 1408
J 1280 890 2
J 1205 890 2
S 2 1
L 1205 890 12 0 3 0 1 0 MAY_BE_MINE
N 1215
J 485 1050 2
J 385 1050 2
S 2 1
L 410 1050 10 0 3 0 1 0 DATA0
N 1217
J 625 490 11
J 625 570 11
J 625 610 11
J 625 690 11
J 625 730 11
J 625 810 11
J 625 850 11
J 625 1050 11
J 625 1010 11
J 625 970 11
J 625 930 11
J 625 890 11
J 625 770 11
J 625 650 11
J 625 530 11
J 625 1060 9
J 700 1060 7
J 555 450 2
J 625 450 9
J 555 530 2
J 555 650 2
J 555 770 2
J 555 890 2
J 555 930 2
J 555 970 2
J 555 1010 2
J 555 1050 2
J 555 850 2
J 555 810 2
J 555 730 2
J 555 690 2
J 555 610 2
J 555 570 2
J 555 490 2
B 19 1
B 15 2
B 2 3
B 14 4
B 4 5
B 13 6
B 6 7
B 9 8
B 10 9
B 11 10
B 12 11
B 7 12
B 5 13
B 3 14
B 1 15
B 8 16
S 18 19
L 570 450 10 0 3 0 1 0 INDATA15
S 20 15
L 570 530 10 0 3 0 1 0 INDATA13
S 21 14
L 570 650 10 0 3 0 1 0 INDATA10
S 22 13
L 570 770 10 0 3 0 1 0 INDATA7
S 23 12
L 570 890 10 0 3 0 1 0 INDATA4
S 24 11
L 570 930 10 0 3 0 1 0 INDATA3
S 25 10
L 570 970 10 0 3 0 1 0 INDATA2
S 26 9
L 570 1010 10 0 3 0 1 0 INDATA1
S 27 8
L 570 1050 10 0 3 0 1 0 INDATA0
S 28 7
L 570 850 10 0 3 0 1 0 INDATA5
S 29 6
L 570 810 10 0 3 0 1 0 INDATA6
S 30 5
L 570 730 10 0 3 0 1 0 INDATA8
S 31 4
L 570 690 10 0 3 0 1 0 INDATA9
S 32 3
L 570 610 10 0 3 0 1 0 INDATA11
S 33 2
L 570 570 10 0 3 0 1 0 INDATA12
S 34 1
L 570 490 10 0 3 0 1 0 INDATA14
B 16 17
L 635 1065 10 0 3 0 1 0 INDATA[15:0]
N 1354
J 655 140 2
J 635 140 3
J 635 190 3
J 680 190 2
S 2 1
S 2 3
S 3 4
N 1355
J 1140 140 1
J 1185 140 2
S 1 2
L 1150 140 10 0 3 0 1 0 FASTCLK
N 1356
J 1185 180 2
J 1130 180 2
S 2 1
N 1357
J 955 180 2
J 1010 180 2
J 975 180 5
J 975 230 3
J 930 230 2
S 1 3
S 3 2
S 3 4
S 5 4
N 1358
J 860 230 2
J 815 230 3
J 815 180 3
J 835 180 2
S 2 1
S 3 2
S 3 4
N 1359
J 1010 140 2
J 965 140 1
S 2 1
L 975 140 10 0 3 0 1 0 MIDCLK
N 1360
J 750 190 2
J 795 190 3
J 775 140 2
J 795 140 5
J 835 140 2
S 1 2
S 4 2
S 3 4
S 4 5
N 1361
J 655 100 2
J 585 100 1
S 2 1
L 595 100 10 0 3 0 1 0 MIDCLK
N 1370
J 1420 180 2
J 1485 180 1
S 1 2
L 1425 180 10 0 3 0 1 0 SLOWCLK
I 1363 virtex:FD 1 655 60 0 1 '
C 1360 3 4 0
C 1354 1 1 0
C 1361 1 3 0
I 1364 virtex:INV 1 750 200 2 1 '
C 1360 1 2 0
C 1354 4 1 0
I 1365 virtex:INV 1 930 240 2 1 '
C 1357 5 2 0
C 1358 1 1 0
I 1366 virtex:FD 1 835 100 0 1 '
C 1360 5 3 0
C 1358 4 1 0
C 1357 1 4 0
I 1367 virtex:FD 1 1010 100 0 1 '
C 1356 2 4 0
C 1357 2 1 0
C 1359 1 3 0
I 1368 virtex:FD 1 1185 100 0 1 '
C 1355 2 3 0
C 1356 1 1 0
C 1362 2 4 0
I 1369 virtex:BUFG 1 1350 170 0 1 '
C 1370 1 1 0
C 1362 1 2 0
I 1350 virtex:OBUFT 1 315 560 0 1 '
A 355 565 5 0 3 3 IOSTANDARD=LVCMOS33
C 1218 7 4 0
C 1279 2 1 0
C 1216 21 2 0
I 1351 virtex:OBUFT 1 315 520 0 1 '
A 355 525 5 0 3 3 IOSTANDARD=LVCMOS33
C 1216 34 2 0
C 1289 1 1 0
C 1218 2 4 0
I 1346 virtex:OBUFT 1 315 720 0 1 '
A 355 725 5 0 3 3 IOSTANDARD=LVCMOS33
C 1216 24 2 0
C 1258 2 1 0
C 1218 14 4 0
I 1347 virtex:OBUFT 1 315 680 0 1 '
A 355 685 5 0 3 3 IOSTANDARD=LVCMOS33
C 1218 18 4 0
C 1263 1 1 0
C 1216 23 2 0
I 1348 virtex:OBUFT 1 315 640 0 1 '
A 355 645 5 0 3 3 IOSTANDARD=LVCMOS33
C 1218 9 4 0
C 1273 2 1 0
C 1216 33 2 0
I 1349 virtex:OBUFT 1 315 600 0 1 '
A 355 605 5 0 3 3 IOSTANDARD=LVCMOS33
C 1216 22 2 0
C 1274 1 1 0
C 1218 12 4 0
I 1342 virtex:OBUFT 1 315 880 0 1 '
A 355 885 5 0 3 3 IOSTANDARD=LVCMOS33
C 1218 21 4 0
C 1241 2 1 0
C 1216 31 2 0
I 1343 virtex:OBUFT 1 315 840 0 1 '
A 355 845 5 0 3 3 IOSTANDARD=LVCMOS33
C 1216 26 2 0
C 1242 1 1 0
C 1218 23 4 0
I 1344 virtex:OBUFT 1 315 800 0 1 '
A 355 805 5 0 3 3 IOSTANDARD=LVCMOS33
C 1216 25 2 0
C 1247 2 1 0
C 1218 20 4 0
I 1345 virtex:OBUFT 1 315 760 0 1 '
A 355 765 5 0 3 3 IOSTANDARD=LVCMOS33
C 1218 15 4 0
C 1257 1 1 0
C 1216 32 2 0
I 1340 virtex:OBUFT 1 315 960 0 1 '
A 355 965 5 0 3 3 IOSTANDARD=LVCMOS33
C 1218 27 4 0
C 1230 2 1 0
C 1216 29 2 0
I 1341 virtex:OBUFT 1 315 920 0 1 '
A 355 925 5 0 3 3 IOSTANDARD=LVCMOS33
C 1216 30 2 0
C 1236 1 1 0
C 1218 26 4 0
I 1334 virtex2p:IBUF 1 485 560 0 1 '
A 525 565 5 0 3 3 IOSTANDARD=LVCMOS33
C 1217 33 1 0
C 1279 1 2 0
I 1335 virtex2p:IBUF 1 485 520 0 1 '
A 525 525 5 0 3 3 IOSTANDARD=LVCMOS33
C 1289 2 2 0
C 1217 20 1 0
I 1336 virtex2p:IBUF 1 485 480 0 1 '
A 525 485 5 0 3 3 IOSTANDARD=LVCMOS33
C 1290 1 2 0
C 1217 34 1 0
I 1337 virtex2p:IBUF 1 485 440 0 1 '
A 525 445 5 0 3 3 IOSTANDARD=LVCMOS33
C 1217 18 1 0
C 1295 2 2 0
I 1330 virtex2p:IBUF 1 485 720 0 1 '
A 525 725 5 0 3 3 IOSTANDARD=LVCMOS33
C 1258 1 2 0
C 1217 30 1 0
I 1331 virtex2p:IBUF 1 485 680 0 1 '
A 525 685 5 0 3 3 IOSTANDARD=LVCMOS33
C 1217 31 1 0
C 1263 2 2 0
I 1332 virtex2p:IBUF 1 485 640 0 1 '
A 525 645 5 0 3 3 IOSTANDARD=LVCMOS33
C 1217 21 1 0
C 1273 1 2 0
I 1333 virtex2p:IBUF 1 485 600 0 1 '
A 525 605 5 0 3 3 IOSTANDARD=LVCMOS33
C 1274 2 2 0
C 1217 32 1 0
I 1326 virtex2p:IBUF 1 485 880 0 1 '
A 525 885 5 0 3 3 IOSTANDARD=LVCMOS33
C 1217 23 1 0
C 1241 1 2 0
I 1327 virtex2p:IBUF 1 485 840 0 1 '
A 525 845 5 0 3 3 IOSTANDARD=LVCMOS33
C 1242 2 2 0
C 1217 28 1 0
I 1328 virtex2p:IBUF 1 485 800 0 1 '
A 525 805 5 0 3 3 IOSTANDARD=LVCMOS33
C 1247 1 2 0
C 1217 29 1 0
I 1329 virtex2p:IBUF 1 485 760 0 1 '
A 525 765 5 0 3 3 IOSTANDARD=LVCMOS33
C 1217 22 1 0
C 1257 2 2 0
I 1324 virtex2p:IBUF 1 485 960 0 1 '
A 525 965 5 0 3 3 IOSTANDARD=LVCMOS33
C 1217 25 1 0
C 1230 1 2 0
I 1325 virtex2p:IBUF 1 485 920 0 1 '
A 525 925 5 0 3 3 IOSTANDARD=LVCMOS33
C 1236 2 2 0
C 1217 24 1 0
N 1304
J 205 170 1
J 105 170 11
J 205 130 1
J 105 130 11
J 205 90 1
J 205 290 1
J 105 290 11
J 205 250 1
J 105 250 11
J 205 210 1
J 105 210 11
J 205 410 1
J 105 410 11
J 205 370 1
J 105 370 11
J 205 330 1
J 105 330 11
J 205 530 1
J 105 530 11
J 205 490 1
J 105 490 11
J 205 450 1
J 105 450 11
J 205 570 1
J 105 570 11
J 205 610 1
J 105 610 11
J 205 650 1
J 105 650 11
J 205 690 1
J 105 690 11
J 105 90 9
J 105 700 9
J 25 700 7
B 34 33
L 30 705 10 0 3 0 1 0 DATA[15:0]
S 32 5
L 130 90 10 0 3 0 1 0 DATA15
B 32 4
S 31 30
L 130 690 10 0 3 0 1 0 DATA0
S 29 28
L 130 650 10 0 3 0 1 0 DATA1
B 31 33
B 29 31
B 27 29
B 25 27
S 27 26
L 130 610 10 0 3 0 1 0 DATA2
B 19 25
S 25 24
L 130 570 10 0 3 0 1 0 DATA3
B 13 23
S 23 22
L 130 450 10 0 3 0 1 0 DATA6
B 23 21
S 21 20
L 130 490 10 0 3 0 1 0 DATA5
B 21 19
S 19 18
L 130 530 10 0 3 0 1 0 DATA4
B 7 17
S 17 16
L 130 330 10 0 3 0 1 0 DATA9
B 17 15
S 15 14
L 130 370 10 0 3 0 1 0 DATA8
B 15 13
S 13 12
L 130 410 10 0 3 0 1 0 DATA7
B 2 11
S 11 10
L 130 210 10 0 3 0 1 0 DATA12
B 11 9
S 9 8
L 130 250 10 0 3 0 1 0 DATA11
B 9 7
S 7 6
L 130 290 10 0 3 0 1 0 DATA10
S 4 3
L 130 130 10 0 3 0 1 0 DATA14
B 4 2
S 2 1
L 130 170 10 0 3 0 1 0 DATA13
N 1289
J 385 530 2
J 485 530 2
S 1 2
L 410 530 10 0 3 0 1 0 DATA13
N 1290
J 485 490 2
J 385 490 2
S 2 1
L 410 490 10 0 3 0 1 0 DATA14
N 1295
J 385 450 2
J 485 450 2
S 1 2
L 410 450 10 0 3 0 1 0 DATA15
N 1218
J 315 510 2
J 315 550 2
J 305 550 5
J 305 510 5
J 305 470 3
J 315 470 2
J 315 590 2
J 305 590 5
J 315 670 2
J 305 670 5
J 305 630 5
J 315 630 2
J 305 710 5
J 315 750 2
J 315 790 2
J 305 790 5
J 305 750 5
J 315 710 2
J 305 830 5
J 315 830 2
J 315 910 2
J 305 910 5
J 315 870 2
J 305 870 5
J 305 950 5
J 315 950 2
J 315 990 2
J 305 990 5
J 305 1030 5
J 315 1030 2
J 305 1070 5
J 270 1070 1
J 315 1070 2
S 4 1
S 3 8
S 3 2
S 4 3
S 5 4
S 5 6
S 8 7
S 8 11
S 10 9
S 10 13
S 11 10
S 11 12
S 17 14
S 16 19
S 16 15
S 17 16
S 13 17
S 13 18
S 19 20
S 22 21
S 22 25
S 24 22
S 24 23
S 19 24
S 32 31
L 270 1070 10 0 3 0 1 1 TOVME
S 31 33
S 29 31
S 25 28
S 25 26
S 28 27
S 28 29
S 29 30
N 1273
J 485 650 2
J 385 650 2
S 2 1
L 410 650 10 0 3 0 1 0 DATA10
N 1274
J 385 610 2
J 485 610 2
S 1 2
L 410 610 10 0 3 0 1 0 DATA11
N 1279
J 485 570 2
J 385 570 2
S 2 1
L 410 570 10 0 3 0 1 0 DATA12
N 1257
J 385 770 2
J 485 770 2
S 1 2
L 410 770 10 0 3 0 1 0 DATA7
N 1258
J 485 730 2
J 385 730 2
S 2 1
L 410 730 10 0 3 0 1 0 DATA8
N 1263
J 385 690 2
J 485 690 2
S 1 2
L 410 690 10 0 3 0 1 0 DATA9
N 1241
J 485 890 2
J 385 890 2
S 2 1
L 410 890 10 0 3 0 1 0 DATA4
N 1242
J 385 850 2
J 485 850 2
S 1 2
L 410 850 10 0 3 0 1 0 DATA5
N 1247
J 485 810 2
J 385 810 2
S 2 1
L 410 810 10 0 3 0 1 0 DATA6
N 1236
J 385 930 2
J 485 930 2
S 1 2
L 410 930 10 0 3 0 1 0 DATA3
N 1230
J 485 970 2
J 385 970 2
S 2 1
L 410 970 10 0 3 0 1 0 DATA2
N 1220
J 385 1010 2
J 485 1010 2
S 1 2
L 410 1010 10 0 3 0 1 0 DATA1
I 111 PAGE 1 0 0 0 1 '
N 1216
J 155 1060 7
J 235 1060 9
J 235 1050 11
J 235 1010 11
J 235 970 11
J 235 930 11
J 235 890 11
J 235 850 11
J 235 810 11
J 235 770 11
J 235 730 11
J 235 690 11
J 235 650 11
J 235 610 11
J 235 570 11
J 235 530 11
J 235 490 11
J 235 450 9
J 315 450 2
J 315 490 2
J 315 570 2
J 315 610 2
J 315 690 2
J 315 730 2
J 315 810 2
J 315 850 2
J 315 1050 2
J 315 1010 2
J 315 970 2
J 315 930 2
J 315 890 2
J 315 770 2
J 315 650 2
J 315 530 2
S 18 19
L 250 450 10 0 3 0 1 0 OUTDATA15
S 17 20
L 250 490 10 0 3 0 1 0 OUTDATA14
S 15 21
L 250 570 10 0 3 0 1 0 OUTDATA12
S 14 22
L 250 610 10 0 3 0 1 0 OUTDATA11
S 12 23
L 250 690 10 0 3 0 1 0 OUTDATA9
S 11 24
L 250 730 10 0 3 0 1 0 OUTDATA8
S 9 25
L 250 810 10 0 3 0 1 0 OUTDATA6
S 8 26
L 250 850 10 0 3 0 1 0 OUTDATA5
S 3 27
L 250 1050 10 0 3 0 1 0 OUTDATA0
B 1 2
L 160 1065 10 0 3 0 1 0 OUTDATA[15:0]
B 3 2
B 4 3
S 4 28
L 250 1010 10 0 3 0 1 0 OUTDATA1
B 5 4
S 5 29
L 250 970 10 0 3 0 1 0 OUTDATA2
B 6 5
S 6 30
L 250 930 10 0 3 0 1 0 OUTDATA3
B 7 6
S 7 31
L 250 890 10 0 3 0 1 0 OUTDATA4
B 8 7
B 9 8
B 10 9
S 10 32
L 250 770 10 0 3 0 1 0 OUTDATA7
B 11 10
B 12 11
B 13 12
S 13 33
L 250 650 10 0 3 0 1 0 OUTDATA10
B 14 13
B 15 14
B 16 15
S 16 34
L 250 530 10 0 3 0 1 0 OUTDATA13
B 17 16
B 18 17
I 1323 virtex2p:IBUF 1 485 1000 0 1 '
A 525 1005 5 0 3 3 IOSTANDARD=LVCMOS33
C 1217 26 1 0
C 1220 2 2 0
I 1339 virtex:OBUFT 1 315 1000 0 1 '
A 355 1005 5 0 3 3 IOSTANDARD=LVCMOS33
C 1218 30 4 0
C 1220 1 1 0
C 1216 28 2 0
I 1338 virtex:OBUFT 1 315 1040 0 1 '
A 355 1045 5 0 3 3 IOSTANDARD=LVCMOS33
C 1216 27 2 0
C 1215 2 1 0
C 1218 33 4 0
I 1353 virtex:OBUFT 1 315 440 0 1 '
A 355 445 5 0 3 3 IOSTANDARD=LVCMOS33
C 1218 6 4 0
C 1295 1 1 0
C 1216 19 2 0
I 1352 virtex:OBUFT 1 315 480 0 1 '
A 355 485 5 0 3 3 IOSTANDARD=LVCMOS33
C 1216 20 2 0
C 1290 2 1 0
C 1218 1 4 0
I 1322 virtex2p:IBUF 1 485 1040 0 1 '
A 525 1045 5 0 3 3 IOSTANDARD=LVCMOS33
C 1215 1 2 0
C 1217 27 1 0
N 1404
J 1280 910 2
J 1225 910 1
S 2 1
L 1235 910 14 0 3 0 1 1 AS
N 1420
J 1125 860 2
J 1050 860 2
S 2 1
L 1055 860 14 0 3 0 1 0 GOOD_IRQ1
N 1376
J 1505 810 1
J 1445 810 2
S 2 1
L 1445 810 14 0 3 0 1 0 MY_IRQ
N 1445
J 805 790 1
J 860 790 2
S 1 2
L 815 790 14 0 3 0 1 1 AS
N 1362
J 1350 180 2
J 1305 180 2
S 2 1
L 1310 180 10 0 3 0 1 0 SLCLK
A 1290 165 10 0 3 1 MAXDELAY=1.3NS
I 1443 virtex2p:NOR2 1 860 770 0 1 '
C 1445 2 7 0
C 1444 2 9 0
C 1442 1 10 0
I 1439 virtex2p:FDC 1 1000 720 0 1 '
C 1446 2 4 0
C 1442 2 1 0
C 1441 1 6 0
C 1457 2 3 0
I 1453 virtex2p:AND2B1 1 1175 760 0 1 '
C 1455 2 20 0
C 1446 1 18 0
C 1454 1 19 0
I 1451 virtex2p:OR3 1 1180 700 0 1 '
C 1449 2 2 0
C 1448 1 4 0
C 1447 2 3 0
C 1450 2 5 0
I 1378 virtex2p:FDCE 1 1325 730 0 1 '
C 1376 2 4 0
C 1431 2 1 0
C 1450 1 6 0
C 1455 1 2 0
C 1460 1 3 0
I 1411 virtex2p:AND3B2 1 970 820 0 1 '
C 1420 2 7 0
C 1418 1 1 0
C 1416 2 2 0
C 1417 1 3 0
I 1419 virtex2p:NOR4B1 1 1125 840 0 1 '
C 1408 2 8 0
C 1401 2 1 0
C 1403 2 6 0
C 1402 1 7 0
C 1420 1 5 0
I 1407 virtex2p:OR3 1 1280 870 0 1 '
C 1405 1 5 0
C 1406 1 3 0
C 1404 1 4 0
C 1408 1 2 0
T 1144 30 25 0 3 JRG
Q 11 0 0
T 630 0 20 0 3 CMS CSC Electronics
Q 11 0 0
T 630 40 20 0 3 VME-Write Command Decoder
Q 11 0 0
T 1645 25 25 0 7 3C
Q 11 0 0
T 630 20 20 0 3 DDU VME Controller Logic
Q 11 0 0
T 1290 30 25 0 3 2A
Q 11 0 0
T 1535 30 25 0 3 D785B
Q 11 0 0
U 1550 0 20 0 3 3 @SHEET=3
U 1530 0 20 0 9 3 @NAME=COMMAND
U 1350 0 20 0 9 3 @DATETIME=12-2-2005_14:03
N 1457
J 950 760 1
J 1000 760 2
S 1 2
L 960 760 12 0 3 0 1 0 FASTCLK
E
