                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.3.1 #8898 (Nov 27 2013) (Linux)
                              4 ; This file was generated Wed Nov 27 12:28:23 2013
                              5 ;--------------------------------------------------------
                              6 	.module _divulong
                              7 	.optsdcc -mtlcs90
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl __divulong
                             13 ;--------------------------------------------------------
                             14 ; ram data
                             15 ;--------------------------------------------------------
                             16 	.area _DATA
                             17 ;--------------------------------------------------------
                             18 ; ram data
                             19 ;--------------------------------------------------------
                             20 	.area _INITIALIZED
                             21 ;--------------------------------------------------------
                             22 ; absolute external ram data
                             23 ;--------------------------------------------------------
                             24 	.area _DABS (ABS)
                             25 ;--------------------------------------------------------
                             26 ; global & static initialisations
                             27 ;--------------------------------------------------------
                             28 	.area _HOME
                             29 	.area _GSINIT
                             30 	.area _GSFINAL
                             31 	.area _GSINIT
                             32 ;--------------------------------------------------------
                             33 ; Home
                             34 ;--------------------------------------------------------
                             35 	.area _HOME
                             36 	.area _HOME
                             37 ;--------------------------------------------------------
                             38 ; code
                             39 ;--------------------------------------------------------
                             40 	.area _CODE
                             41 ;../_divulong.c:331: _divulong (unsigned long x, unsigned long y)
                             42 ;	---------------------------------
                             43 ; Function _divulong
                             44 ; ---------------------------------
   0000                      45 __divulong_start::
   0000                      46 __divulong:
   0000 54            [ 4]   47 	push	ix
   0001 3C 00 00      [ 4]   48 	ld	ix,#0
   0004 FE 14         [ 7]   49 	add	ix,sp
   0006 9E            [ 7]   50 	dec	sp
                             51 ;../_divulong.c:333: unsigned long reste = 0L;
   0007 38 00 00      [12]   52 	ld	bc,#0x0000
   000A 39 00 00      [11]   53 	ld	de,#0x0000
                             54 ;../_divulong.c:337: do
   000D F4 FF 37 20   [17]   55 	ld	-1 (ix),#0x20
   0011                      56 00105$:
                             57 ;../_divulong.c:340: c = MSB_SET(x);
   0011 F0 07 2E      [11]   58 	ld	a,7 (ix)
   0014 FE A0         [ 7]   59 	rlc	a
   0016 6C 01         [ 4]   60 	and	a,#0x01
   0018 2C            [ 4]   61 	ld	h,a
                             62 ;../_divulong.c:341: x <<= 1;
   0019 56            [ 7]   63 	push	af
   001A 5E            [ 7]   64 	pop	af
   001B F0 04 A4      [11]   65 	sla	4 (ix)
   001E F0 05 A2      [11]   66 	rl	5 (ix)
   0021 F0 06 A2      [11]   67 	rl	6 (ix)
   0024 F0 07 A2      [11]   68 	rl	7 (ix)
                             69 ;../_divulong.c:342: reste <<= 1;
   0027 F8 A4         [11]   70 	sla	b
   0029 F9 A2         [ 6]   71 	rl	c
   002B FB A2         [ 4]   72 	rl	e
   002D FA A2         [10]   73 	rl	d
                             74 ;../_divulong.c:343: if (c)
   002F FC A8         [17]   75 	bit	0,h
   0031 C6 02         [ 7]   76 	jr	Z,00102$
                             77 ;../_divulong.c:344: reste |= 1L;
   0033 F8 B8         [11]   78 	set	0, b
   0035                      79 00102$:
                             80 ;../_divulong.c:346: if (reste >= y)
   0035 20            [12]   81 	ld	a,b
   0036 F0 08 62      [11]   82 	sub	a, 8 (ix)
   0039 21            [10]   83 	ld	a,c
   003A F0 09 63      [11]   84 	sbc	a, 9 (ix)
   003D 23            [ 6]   85 	ld	a,e
   003E F0 0A 63      [11]   86 	sbc	a, 10 (ix)
   0041 22            [16]   87 	ld	a,d
   0042 F0 0B 63      [11]   88 	sbc	a, 11 (ix)
   0045 C7 17         [11]   89 	jr	C,00106$
                             90 ;../_divulong.c:348: reste -= y;
   0047 20            [12]   91 	ld	a,b
   0048 F0 08 62      [11]   92 	sub	a, 8 (ix)
   004B 28            [12]   93 	ld	b,a
   004C 21            [10]   94 	ld	a,c
   004D F0 09 63      [11]   95 	sbc	a, 9 (ix)
   0050 29            [11]   96 	ld	c,a
   0051 23            [ 6]   97 	ld	a,e
   0052 F0 0A 63      [11]   98 	sbc	a, 10 (ix)
   0055 2B            [ 6]   99 	ld	e,a
   0056 22            [16]  100 	ld	a,d
   0057 F0 0B 63      [11]  101 	sbc	a, 11 (ix)
   005A 2A            [16]  102 	ld	d,a
                            103 ;../_divulong.c:350: x |= 1L;
   005B F0 04 B8      [11]  104 	set	0, 4 (ix)
   005E                     105 00106$:
                            106 ;../_divulong.c:353: while (--count);
   005E F0 FF 8F      [11]  107 	dec	-1 (ix)
   0061 F0 FF 2E      [11]  108 	ld	a,-1 (ix)
   0064 FE 66         [ 7]  109 	or	a, a
   0066 EBr11r00 CE   [ 4]  110 	jp	NZ,00105$
                            111 ;../_divulong.c:354: return x;
   006A F0 04 2D      [11]  112 	ld	l,4 (ix)
   006D F0 05 2C      [11]  113 	ld	h,5 (ix)
   0070 F0 06 2B      [11]  114 	ld	e,6 (ix)
   0073 F0 07 2A      [11]  115 	ld	d,7 (ix)
   0076 96            [ 7]  116 	inc	sp
   0077 5C            [ 4]  117 	pop	ix
   0078 1E            [ 7]  118 	ret
   0079                     119 __divulong_end::
                            120 	.area _CODE
                            121 	.area _INITIALIZER
                            122 	.area _CABS (ABS)
