# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/debouncing.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:32 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/debouncing.sv 
# -- Compiling module debouncing
# 
# Top level modules:
# 	debouncing
# End time: 12:18:32 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/_1ms.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:32 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/_1ms.sv 
# -- Compiling module _1ms
# 
# Top level modules:
# 	_1ms
# End time: 12:18:32 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:32 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 12:18:32 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/time_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:32 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/time_pkg.sv 
# -- Compiling package time_pkg
# ** Error (suppressible): C:/intelFPGA/17.1/top/timer/src/time_pkg.sv(21): (vlog-2244) Variable 'res' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error (suppressible): C:/intelFPGA/17.1/top/timer/src/time_pkg.sv(34): (vlog-2244) Variable 'res' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# End time: 12:18:32 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/time_pkg.sv}"
vsim work._1ms
# vsim work._1ms 
# Start time: 12:18:57 on Sep 14,2023
# Loading sv_std.std
# Loading work._1ms
add wave -position end  sim:/_1ms/clk
add wave -position end  sim:/_1ms/KEY2
add wave -position end  sim:/_1ms/key0
add wave -position end  sim:/_1ms/time_1ms
add wave -position end  sim:/_1ms/ctr_reg
add wave -position end  sim:/_1ms/clk_out_reg
vsim work.debouncing
# End time: 12:19:45 on Sep 14,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim work.debouncing 
# Start time: 12:19:45 on Sep 14,2023
# Loading sv_std.std
# Loading work.debouncing
do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/debouncing.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:34 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/debouncing.sv 
# -- Compiling module debouncing
# 
# Top level modules:
# 	debouncing
# End time: 12:20:34 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/_1ms.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:34 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/_1ms.sv 
# -- Compiling module _1ms
# 
# Top level modules:
# 	_1ms
# End time: 12:20:34 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:34 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 12:20:34 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/time_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:34 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/time_pkg.sv 
# -- Compiling package time_pkg
# ** Error (suppressible): C:/intelFPGA/17.1/top/timer/src/time_pkg.sv(21): (vlog-2244) Variable 'res' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error (suppressible): C:/intelFPGA/17.1/top/timer/src/time_pkg.sv(34): (vlog-2244) Variable 'res' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# End time: 12:20:34 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/time_pkg.sv}"
do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/debouncing.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:47 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/debouncing.sv 
# -- Compiling module debouncing
# 
# Top level modules:
# 	debouncing
# End time: 12:20:47 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/_1ms.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:47 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/_1ms.sv 
# -- Compiling module _1ms
# 
# Top level modules:
# 	_1ms
# End time: 12:20:47 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:47 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 12:20:47 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/time_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:48 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/time_pkg.sv 
# -- Compiling package time_pkg
# ** Error (suppressible): C:/intelFPGA/17.1/top/timer/src/time_pkg.sv(21): (vlog-2244) Variable 'res' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error (suppressible): C:/intelFPGA/17.1/top/timer/src/time_pkg.sv(34): (vlog-2244) Variable 'res' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# End time: 12:20:48 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/time_pkg.sv}"
vsim work._1ms
# End time: 12:22:17 on Sep 14,2023, Elapsed time: 0:02:32
# Errors: 6, Warnings: 0
# vsim work._1ms 
# Start time: 12:22:17 on Sep 14,2023
# Loading sv_std.std
# Loading work._1ms
vsim work._1ms
# End time: 12:22:36 on Sep 14,2023, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim work._1ms 
# Start time: 12:22:36 on Sep 14,2023
# Loading sv_std.std
# Loading work._1ms

do top_run_msim_erilog.do
# Cannot open macro file: top_run_msim_erilog.do
do top_run_msim_verilog.do
# Cannot open macro file: top_run_msim_verilog.do
do top_run_msim_verilog.do
# Cannot open macro file: top_run_msim_verilog.do
do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/debouncing.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:08 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/debouncing.sv 
# -- Compiling module debouncing
# 
# Top level modules:
# 	debouncing
# End time: 12:23:08 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/_1ms.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:08 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/_1ms.sv 
# -- Compiling module _1ms
# 
# Top level modules:
# 	_1ms
# End time: 12:23:08 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:08 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 12:23:08 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/time_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:08 on Sep 14,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA/17.1/top/timer/src" C:/intelFPGA/17.1/top/timer/src/time_pkg.sv 
# -- Compiling package time_pkg
# ** Error (suppressible): C:/intelFPGA/17.1/top/timer/src/time_pkg.sv(21): (vlog-2244) Variable 'res' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error (suppressible): C:/intelFPGA/17.1/top/timer/src/time_pkg.sv(34): (vlog-2244) Variable 'res' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# End time: 12:23:08 on Sep 14,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/intelFPGA/17.1/top/timer/src {C:/intelFPGA/17.1/top/timer/src/time_pkg.sv}"
do top_run_msim_verilog.do
# Cannot open macro file: top_run_msim_verilog.do
# End time: 12:25:34 on Sep 14,2023, Elapsed time: 0:02:58
# Errors: 7, Warnings: 0
