Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Top_WallClock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_WallClock.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_WallClock"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Top_WallClock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"Code"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MUX4T1_4.vf" into library work
Parsing module <MUX4T1_4>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\MB_DFF.v" into library work
Parsing module <MB_DFF>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\CLA.vf" into library work
Parsing module <CLA>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\add.vf" into library work
Parsing module <add>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" into library work
Parsing module <Reg_8bit>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MUX8T1_8.vf" into library work
Parsing module <MUX4T1_4_MUSER_MUX8T1_8>.
Parsing module <MUX8T1_8>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Decoder_38.vf" into library work
Parsing module <Decoder_38>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\CT74LS161.vf" into library work
Parsing module <CT74LS161>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ACLA4.vf" into library work
Parsing module <add_MUSER_ACLA4>.
Parsing module <CLA_MUSER_ACLA4>.
Parsing module <ACLA4>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SSeg_map.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\SN74LS194.vf" into library work
Parsing module <SN74LS194>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\Seg_map.v" into library work
Parsing module <Seg_map>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\ScanSync.v" into library work
Parsing module <ScanSync>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_32bit.v" into library work
Parsing module <Reg_32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MUX8T1_32.vf" into library work
Parsing module <MUX4T1_4_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_8_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\MUX2T1_8.v" into library work
Parsing module <MUX2T1_8>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\ms_1000.v" into library work
Parsing module <ms_1000>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf" into library work
Parsing module <NAND9_HXILINX_ms1>.
Parsing module <CT74LS161_MUSER_ms1>.
Parsing module <ms1>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\LED_P2S_IO.v" into library work
Parsing module <LED_P2S>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Parsing module <Hex2Seg>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\HCT138.vf" into library work
Parsing module <Decoder_38_MUSER_HCT138>.
Parsing module <HCT138>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\count_60.v" into library work
Parsing module <count_60>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\count_24r.v" into library work
Parsing module <count_24>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\SignalExt_32.v" into library work
Parsing module <SignalExt_32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ADC32.vf" into library work
Parsing module <add_MUSER_ADC32>.
Parsing module <CLA_MUSER_ADC32>.
Parsing module <ACLA4_MUSER_ADC32>.
Parsing module <ADC32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\Timer.v" into library work
Parsing module <Timer>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SPIO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Shift_32.vf" into library work
Parsing module <SN74LS194_MUSER_Shift_32>.
Parsing module <Shift_32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Seg7_Dev.vf" into library work
Parsing module <MC14495_ZJU_MUSER_Seg7_Dev>.
Parsing module <Seg7_Dev>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_file_8_32.v" into library work
Parsing module <Regs_8_32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\PIO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Display.vf" into library work
Parsing module <Display>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Counter_4bit.vf" into library work
Parsing module <Counter_4bit>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\MUXV\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\CLOCK.v" into library work
Parsing module <Wall_CLOCK>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ALU.vf" into library work
Parsing module <add_MUSER_ALU>.
Parsing module <CLA_MUSER_ALU>.
Parsing module <ACLA4_MUSER_ALU>.
Parsing module <ADC32_MUSER_ALU>.
Parsing module <MUX4T1_4_MUSER_ALU>.
Parsing module <MUX8T1_8_MUSER_ALU>.
Parsing module <MUX8T1_32_MUSER_ALU>.
Parsing module <ALU>.
Analyzing Verilog file "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" into library work
Parsing module <NAND9_HXILINX_Top_WallClock>.
Parsing module <SN74LS194_MUSER_Top_WallClock>.
Parsing module <shift_32_MUSER_Top_WallClock>.
Parsing module <Counter_4bit_MUSER_Top_WallClock>.
Parsing module <add_MUSER_Top_WallClock>.
Parsing module <CLA_MUSER_Top_WallClock>.
Parsing module <ACLA4_MUSER_Top_WallClock>.
Parsing module <ADC32_MUSER_Top_WallClock>.
Parsing module <MUX4T1_4_MUSER_Top_WallClock>.
Parsing module <MUX8T1_8_MUSER_Top_WallClock>.
Parsing module <MUX8T1_32_MUSER_Top_WallClock>.
Parsing module <ALU_MUSER_Top_WallClock>.
Parsing module <CT74LS161_MUSER_Top_WallClock>.
Parsing module <ms1_MUSER_Top_WallClock>.
Parsing module <MC14495_ZJU_MUSER_Top_WallClock>.
Parsing module <Seg7_Dev_MUSER_Top_WallClock>.
Parsing module <Display_MUSER_Top_WallClock>.
Parsing module <Top_WallClock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" Line 1997: Port clk_n is not connected to this instance

Elaborating module <Top_WallClock>.

Elaborating module <ms1_MUSER_Top_WallClock>.

Elaborating module <CT74LS161_MUSER_Top_WallClock>.

Elaborating module <MB_DFF>.

Elaborating module <XNOR2>.

Elaborating module <NOR3>.

Elaborating module <NOR2>.

Elaborating module <NOR4>.

Elaborating module <VCC>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <OR3>.

Elaborating module <AND3>.

Elaborating module <NAND2>.

Elaborating module <NAND9_HXILINX_Top_WallClock>.

Elaborating module <GND>.

Elaborating module <MUX2T1_32>.

Elaborating module <clkdiv>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" Line 1910: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Display_MUSER_Top_WallClock>.

Elaborating module <MUX2T1_64>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HexTo8SEG>.

Elaborating module <Hex2Seg>.

Elaborating module <MC14495_ZJU>.

Elaborating module <AND4>.

Elaborating module <OR4>.

Elaborating module <OR2>.

Elaborating module <SSeg_map>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX8T1_8_MUSER_MUX8T1_32>.

Elaborating module <MUX4T1_4_MUSER_MUX8T1_32>.

Elaborating module <MUX8T1_8>.

Elaborating module <MUX4T1_4_MUSER_MUX8T1_8>.

Elaborating module <GPIO>.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SPIO.v" Line 35: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SPIO.v" Line 35: Assignment to LED_out ignored, since the identifier is never used

Elaborating module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\LED_P2S_IO.v" Line 21: Empty module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <ALU_MUSER_Top_WallClock>.

Elaborating module <ADC32_MUSER_Top_WallClock>.

Elaborating module <CLA_MUSER_Top_WallClock>.

Elaborating module <ACLA4_MUSER_Top_WallClock>.

Elaborating module <add_MUSER_Top_WallClock>.

Elaborating module <XOR2>.

Elaborating module <MUX8T1_32_MUSER_Top_WallClock>.

Elaborating module <MUX8T1_8_MUSER_Top_WallClock>.

Elaborating module <MUX4T1_4_MUSER_Top_WallClock>.

Elaborating module <and32>.

Elaborating module <or32>.

Elaborating module <xor32>.

Elaborating module <nor32>.

Elaborating module <srl32>.

Elaborating module <or_bit_32>.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\or_bit_32 .v" Line 25: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <SignalExt_32>.
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" Line 1973: Assignment to zero ignored, since the identifier is never used

Elaborating module <Counter_4bit_MUSER_Top_WallClock>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <Regs_8_32>.

Elaborating module <Reg_32>.

Elaborating module <BUFG>.

Elaborating module <Reg_8bit>.
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" Line 32: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" Line 33: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" Line 34: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" Line 35: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" Line 36: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" Line 37: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" Line 38: Assignment to Qbar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" Line 39: Assignment to Qbar ignored, since the identifier is never used

Elaborating module <HCT138>.

Elaborating module <Decoder_38_MUSER_HCT138>.

Elaborating module <shift_32_MUSER_Top_WallClock>.

Elaborating module <SN74LS194_MUSER_Top_WallClock>.

Elaborating module <Wall_CLOCK>.

Elaborating module <ms1>.

Elaborating module <CT74LS161_MUSER_ms1>.

Elaborating module <NAND9_HXILINX_ms1>.

Elaborating module <ms_1000>.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\ms_1000.v" Line 40: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\ms_1000.v" Line 44: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\ms_1000.v" Line 47: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <count_60>.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\count_60.v" Line 43: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\count_60.v" Line 47: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <count_24>.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\count_24r.v" Line 39: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\count_24r.v" Line 42: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\count_24r.v" Line 27: Net <count_car> does not have a driver.
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\CLOCK.v" Line 45: Assignment to clk_1day ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\CLOCK.v" Line 58: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\CLOCK.v" Line 83: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <Timer>.

Elaborating module <Seg7_Dev_MUSER_Top_WallClock>.

Elaborating module <MUX2T1_8>.

Elaborating module <MC14495_ZJU_MUSER_Top_WallClock>.

Elaborating module <ScanSync>.

Elaborating module <Seg_map>.
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" Line 1749: Assignment to V5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" Line 1750: Assignment to G0 ignored, since the identifier is never used

Elaborating module <PIO>.
WARNING:HDLCompiler:1127 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" Line 2026: Assignment to G0 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" Line 1865: Net <N0> does not have a driver.
WARNING:HDLCompiler:552 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" Line 1934: Input port data7[31] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" Line 1997: Input port clk_n is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Set property "LOC = T9" for signal <clk_100mhz>.
WARNING:Xst:2898 - Port 'data7', unconnected in block instance 'M5', is tied to GND.
WARNING:Xst:2898 - Port 'clk_n', unconnected in block instance 'M13', is tied to GND.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1900: Output port <pulse_out> of the instance <M2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1957: Output port <GPIOf0> of the instance <M6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1967: Output port <overflow> of the instance <M8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1967: Output port <zero> of the instance <M8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 2019: Output port <GPIOf0> of the instance <M61> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <N0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Top_WallClock> synthesized.

Synthesizing Unit <ms1_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Set property "HU_SET = XLXI_36_1" for instance <XLXI_36>.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1410: Output port <Q0> of the instance <CT1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1410: Output port <Q1> of the instance <CT1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1410: Output port <Q3> of the instance <CT1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1424: Output port <Q2> of the instance <CT2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1424: Output port <Q3> of the instance <CT2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1438: Output port <CO> of the instance <CT3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1438: Output port <Q0> of the instance <CT3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 1438: Output port <Q1> of the instance <CT3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ms1_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <CT74LS161_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <CT74LS161_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <MB_DFF>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\MB_DFF.v".
    Found 1-bit register for signal <Qn>.
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <MB_DFF> synthesized.

Synthesizing Unit <NAND9_HXILINX_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <NAND9_HXILINX_Top_WallClock> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\MUXV\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_19_o_add_0_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <Display_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <Display_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\MUX2T1_64.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\HexTo8SEG.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MC14495_ZJU.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SSeg_map.v".
WARNING:Xst:647 - Input <Disp_num<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8_MUSER_MUX8T1_32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_8_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX4T1_4_MUSER_MUX8T1_32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX4T1_4_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX8T1_8> synthesized.

Synthesizing Unit <MUX4T1_4_MUSER_MUX8T1_8>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX4T1_4_MUSER_MUX8T1_8> synthesized.

Synthesizing Unit <GPIO>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\SPIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <GPIO> synthesized.

Synthesizing Unit <ALU_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ALU_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <ADC32_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <ADC32_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <CLA_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <CLA_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <ACLA4_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 601: Output port <co> of the instance <A0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 608: Output port <co> of the instance <A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 615: Output port <co> of the instance <A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 622: Output port <co> of the instance <A3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ACLA4_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <add_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <add_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <MUX8T1_32_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <MUX8T1_32_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <MUX8T1_8_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <MUX8T1_8_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <MUX4T1_4_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <MUX4T1_4_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <and32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\srl32.v".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <srl32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <SignalExt_32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\common\SignalExt_32.v".
    Summary:
	no macro.
Unit <SignalExt_32> synthesized.

Synthesizing Unit <Counter_4bit_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <Counter_4bit_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <Regs_8_32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_file_8_32.v".
    Summary:
	no macro.
Unit <Regs_8_32> synthesized.

Synthesizing Unit <Reg_32>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_32bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Reg_32> synthesized.

Synthesizing Unit <Reg_8bit>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v".
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" line 32: Output port <Qn> of the instance <T0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" line 33: Output port <Qn> of the instance <T1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" line 34: Output port <Qn> of the instance <T2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" line 35: Output port <Qn> of the instance <T3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" line 36: Output port <Qn> of the instance <T4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" line 37: Output port <Qn> of the instance <T5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" line 38: Output port <Qn> of the instance <T6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\register_8bit.v" line 39: Output port <Qn> of the instance <T7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Reg_8bit> synthesized.

Synthesizing Unit <HCT138>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\HCT138.vf".
    Summary:
	no macro.
Unit <HCT138> synthesized.

Synthesizing Unit <Decoder_38_MUSER_HCT138>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\HCT138.vf".
    Summary:
	no macro.
Unit <Decoder_38_MUSER_HCT138> synthesized.

Synthesizing Unit <shift_32_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <shift_32_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <SN74LS194_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 105: Output port <Qn> of the instance <DFF0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 111: Output port <Qn> of the instance <DFF1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 117: Output port <Qn> of the instance <DFF2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf" line 123: Output port <Qn> of the instance <DFF3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SN74LS194_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <Wall_CLOCK>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\CLOCK.v".
WARNING:Xst:647 - Input <clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\CLOCK.v" line 45: Output port <count_carry> of the instance <m13_hour> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <adjust>.
    Found 2-bit register for signal <d_state>.
    Found 1-bit register for signal <t_state>.
    Found 2-bit adder for signal <d_state[1]_GND_66_o_add_12_OUT> created at line 81.
    Found 1-bit adder for signal <t_state_PWR_65_o_add_13_OUT<0>> created at line 83.
    Found 4x6-bit Read Only RAM for signal <_n0066>
    Found 16-bit 3-to-1 multiplexer for signal <Time_out> created at line 52.
    Found 4-bit 4-to-1 multiplexer for signal <s_point> created at line 52.
WARNING:Xst:737 - Found 1-bit latch for signal <d_hour>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_sec>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d_min>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   3 Multiplexer(s).
Unit <Wall_CLOCK> synthesized.

Synthesizing Unit <ms1>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf".
    Set property "HU_SET = XLXI_36_0" for instance <XLXI_36>.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf" line 268: Output port <Q0> of the instance <CT1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf" line 268: Output port <Q1> of the instance <CT1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf" line 268: Output port <Q3> of the instance <CT1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf" line 282: Output port <Q2> of the instance <CT2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf" line 282: Output port <Q3> of the instance <CT2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf" line 296: Output port <CO> of the instance <CT3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf" line 296: Output port <Q0> of the instance <CT3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf" line 296: Output port <Q1> of the instance <CT3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ms1> synthesized.

Synthesizing Unit <CT74LS161_MUSER_ms1>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf".
    Summary:
	no macro.
Unit <CT74LS161_MUSER_ms1> synthesized.

Synthesizing Unit <NAND9_HXILINX_ms1>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\ms1.vf".
    Summary:
	no macro.
Unit <NAND9_HXILINX_ms1> synthesized.

Synthesizing Unit <ms_1000>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\ms_1000.v".
    Found 1-bit register for signal <ms<10>>.
    Found 1-bit register for signal <ms<9>>.
    Found 1-bit register for signal <ms<8>>.
    Found 1-bit register for signal <ms<7>>.
    Found 1-bit register for signal <ms<6>>.
    Found 1-bit register for signal <ms<5>>.
    Found 1-bit register for signal <ms<4>>.
    Found 1-bit register for signal <ms<3>>.
    Found 1-bit register for signal <ms<2>>.
    Found 1-bit register for signal <ms<1>>.
    Found 1-bit register for signal <ms<0>>.
    Found 1-bit register for signal <clk_1s>.
    Found 1-bit register for signal <ms<11>>.
    Found 4-bit adder for signal <ms[11]_GND_70_o_add_3_OUT> created at line 40.
    Found 4-bit adder for signal <ms[7]_GND_70_o_add_5_OUT> created at line 44.
    Found 4-bit adder for signal <ms[3]_GND_70_o_add_6_OUT> created at line 47.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <ms_1000> synthesized.

Synthesizing Unit <count_60>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\count_60.v".
    Found 1-bit register for signal <count_car>.
    Found 8-bit register for signal <count60>.
    Found 4-bit adder for signal <count60[7]_GND_71_o_add_3_OUT> created at line 43.
    Found 8-bit adder for signal <count60[7]_GND_71_o_add_4_OUT> created at line 47.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <count_60> synthesized.

Synthesizing Unit <count_24>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\count_24r.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <count_car> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <count24>.
    Found 4-bit adder for signal <count24[7]_GND_72_o_add_3_OUT> created at line 39.
    Found 8-bit adder for signal <count24[7]_GND_72_o_add_4_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <count_24> synthesized.

Synthesizing Unit <Timer>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\Timer.v".
    Found 1-bit register for signal <Alarm>.
    Found 2-bit register for signal <go>.
    Found 1-bit register for signal <cnt<31>>.
    Found 1-bit register for signal <cnt<30>>.
    Found 1-bit register for signal <cnt<29>>.
    Found 1-bit register for signal <cnt<28>>.
    Found 1-bit register for signal <cnt<27>>.
    Found 1-bit register for signal <cnt<26>>.
    Found 1-bit register for signal <cnt<25>>.
    Found 1-bit register for signal <cnt<24>>.
    Found 1-bit register for signal <cnt<23>>.
    Found 1-bit register for signal <cnt<22>>.
    Found 1-bit register for signal <cnt<21>>.
    Found 1-bit register for signal <cnt<20>>.
    Found 1-bit register for signal <cnt<19>>.
    Found 1-bit register for signal <cnt<18>>.
    Found 1-bit register for signal <cnt<17>>.
    Found 1-bit register for signal <cnt<16>>.
    Found 1-bit register for signal <cnt<15>>.
    Found 1-bit register for signal <cnt<14>>.
    Found 1-bit register for signal <cnt<13>>.
    Found 1-bit register for signal <cnt<12>>.
    Found 1-bit register for signal <cnt<11>>.
    Found 1-bit register for signal <cnt<10>>.
    Found 1-bit register for signal <cnt<9>>.
    Found 1-bit register for signal <cnt<8>>.
    Found 1-bit register for signal <cnt<7>>.
    Found 1-bit register for signal <cnt<6>>.
    Found 1-bit register for signal <cnt<5>>.
    Found 1-bit register for signal <cnt<4>>.
    Found 1-bit register for signal <cnt<3>>.
    Found 1-bit register for signal <cnt<2>>.
    Found 1-bit register for signal <cnt<1>>.
    Found 1-bit register for signal <cnt<0>>.
    Found 32-bit subtractor for signal <cnt[31]_GND_76_o_sub_3_OUT> created at line 48.
    Found 32-bit adder for signal <cnt[31]_GND_76_o_add_1_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Timer> synthesized.

Synthesizing Unit <Seg7_Dev_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <Seg7_Dev_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <MUX2T1_8>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\MUX2T1_8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_8> synthesized.

Synthesizing Unit <MC14495_ZJU_MUSER_Top_WallClock>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Top_WallClock.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU_MUSER_Top_WallClock> synthesized.

Synthesizing Unit <ScanSync>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\ScanSync.v".
    Found 8x4-bit Read Only RAM for signal <AN>
    Found 4-bit 8-to-1 multiplexer for signal <Hexo> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <p> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <LE> created at line 32.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplexer(s).
Unit <ScanSync> synthesized.

Synthesizing Unit <Seg_map>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\Seg_map.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <Seg_map> synthesized.

Synthesizing Unit <PIO>.
    Related source file is "D:\FPGA_work\SWord-DLD\Exp50-WallClock\Code\PIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PIO> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x6-bit single-port Read Only RAM                     : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 13
 1-bit adder                                           : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 6
 8-bit adder                                           : 3
# Registers                                            : 692
 1-bit register                                        : 678
 2-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 3
 8-bit register                                        : 5
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 3-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <Code/SAnti_jitter.ngc>.
Reading core <Code/SEnter_2_32.ngc>.
Reading core <Code/P2S.ngc>.
Reading core <Code/LED_P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <M2>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <P2S> for timing and area information for instance <M2>.
Loading core <LED_P2S> for timing and area information for instance <LED_P2S>.
WARNING:Xst:1290 - Hierarchical block <ALU_Zero> is unconnected in block <M8>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <GPIOf0_1> (without init value) has a constant value of 0 in block <M6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_1> (without init value) has a constant value of 0 in block <M61>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <go_1> (without init value) has a constant value of 0 in block <M13_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <M6>.
WARNING:Xst:2677 - Node <GPIOf0_8> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_9> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_10> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_11> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_12> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_13> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_14> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_15> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <M61>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <M61>.

Synthesizing (advanced) Unit <ScanSync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scan>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <ScanSync> synthesized (advanced).

Synthesizing (advanced) Unit <Wall_CLOCK>.
The following registers are absorbed into counter <d_state>: 1 register on signal <d_state>.
The following registers are absorbed into counter <t_state>: 1 register on signal <t_state>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0066> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(d_state<0>,t_state)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Wall_CLOCK> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <count_24>.
The following registers are absorbed into counter <count24>: 1 register on signal <count24>.
Unit <count_24> synthesized (advanced).

Synthesizing (advanced) Unit <count_60>.
The following registers are absorbed into counter <count60>: 1 register on signal <count60>.
Unit <count_60> synthesized (advanced).

Synthesizing (advanced) Unit <ms_1000>.
The following registers are absorbed into counter <ms<8>_ms<9>_ms<10>_ms<11>>: 1 register on signal <ms<8>_ms<9>_ms<10>_ms<11>>.
Unit <ms_1000> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x6-bit single-port distributed Read Only RAM         : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 6
 32-bit addsub                                         : 1
 4-bit adder                                           : 5
# Counters                                             : 7
 1-bit up counter                                      : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 3
# Registers                                            : 803
 Flip-Flops                                            : 803
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 3-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <go_1> (without init value) has a constant value of 0 in block <Timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_1> (without init value) has a constant value of 0 in block <GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIOf0_1> (without init value) has a constant value of 0 in block <PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <T7/Qn> of sequential type is unconnected in block <Reg_8bit>.
WARNING:Xst:2677 - Node <T6/Qn> of sequential type is unconnected in block <Reg_8bit>.
WARNING:Xst:2677 - Node <T5/Qn> of sequential type is unconnected in block <Reg_8bit>.
WARNING:Xst:2677 - Node <T4/Qn> of sequential type is unconnected in block <Reg_8bit>.
WARNING:Xst:2677 - Node <T3/Qn> of sequential type is unconnected in block <Reg_8bit>.
WARNING:Xst:2677 - Node <T2/Qn> of sequential type is unconnected in block <Reg_8bit>.
WARNING:Xst:2677 - Node <T1/Qn> of sequential type is unconnected in block <Reg_8bit>.
WARNING:Xst:2677 - Node <T0/Qn> of sequential type is unconnected in block <Reg_8bit>.
WARNING:Xst:2677 - Node <DFF3/Qn> of sequential type is unconnected in block <SN74LS194_MUSER_Top_WallClock>.
WARNING:Xst:2677 - Node <DFF2/Qn> of sequential type is unconnected in block <SN74LS194_MUSER_Top_WallClock>.
WARNING:Xst:2677 - Node <DFF1/Qn> of sequential type is unconnected in block <SN74LS194_MUSER_Top_WallClock>.
WARNING:Xst:2677 - Node <DFF0/Qn> of sequential type is unconnected in block <SN74LS194_MUSER_Top_WallClock>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    cnt_0 in unit <Timer>
    cnt_1 in unit <Timer>
    cnt_3 in unit <Timer>
    cnt_4 in unit <Timer>
    cnt_2 in unit <Timer>
    cnt_5 in unit <Timer>
    cnt_6 in unit <Timer>
    cnt_7 in unit <Timer>
    cnt_8 in unit <Timer>
    cnt_9 in unit <Timer>
    cnt_10 in unit <Timer>
    cnt_12 in unit <Timer>
    cnt_13 in unit <Timer>
    cnt_11 in unit <Timer>
    cnt_14 in unit <Timer>
    cnt_15 in unit <Timer>
    cnt_16 in unit <Timer>
    cnt_17 in unit <Timer>
    cnt_18 in unit <Timer>
    cnt_19 in unit <Timer>
    cnt_21 in unit <Timer>
    cnt_22 in unit <Timer>
    cnt_20 in unit <Timer>
    cnt_23 in unit <Timer>
    cnt_24 in unit <Timer>
    cnt_26 in unit <Timer>
    cnt_27 in unit <Timer>
    cnt_25 in unit <Timer>
    cnt_28 in unit <Timer>
    cnt_29 in unit <Timer>
    cnt_31 in unit <Timer>
    cnt_30 in unit <Timer>


Optimizing unit <MC14495_ZJU> ...

Optimizing unit <Multi_8CH32> ...

Optimizing unit <MUX8T1_8_MUSER_MUX8T1_32> ...

Optimizing unit <MUX4T1_4_MUSER_MUX8T1_32> ...

Optimizing unit <MUX8T1_8> ...

Optimizing unit <MUX4T1_4_MUSER_MUX8T1_8> ...

Optimizing unit <Reg_8bit> ...

Optimizing unit <HCT138> ...

Optimizing unit <Decoder_38_MUSER_HCT138> ...

Optimizing unit <shift_32_MUSER_Top_WallClock> ...

Optimizing unit <MC14495_ZJU_MUSER_Top_WallClock> ...

Optimizing unit <ADC32_MUSER_Top_WallClock> ...

Optimizing unit <CLA_MUSER_Top_WallClock> ...

Optimizing unit <MUX8T1_8_MUSER_Top_WallClock> ...

Optimizing unit <MUX4T1_4_MUSER_Top_WallClock> ...

Optimizing unit <Counter_4bit_MUSER_Top_WallClock> ...

Optimizing unit <Top_WallClock> ...

Optimizing unit <CT74LS161_MUSER_Top_WallClock> ...

Optimizing unit <NAND9_HXILINX_Top_WallClock> ...

Optimizing unit <HexTo8SEG> ...

Optimizing unit <GPIO> ...

Optimizing unit <PIO> ...

Optimizing unit <Regs_8_32> ...

Optimizing unit <SN74LS194_MUSER_Top_WallClock> ...

Optimizing unit <Timer> ...

Optimizing unit <Seg7_Dev_MUSER_Top_WallClock> ...

Optimizing unit <Wall_CLOCK> ...

Optimizing unit <CT74LS161_MUSER_ms1> ...

Optimizing unit <NAND9_HXILINX_ms1> ...

Optimizing unit <ms_1000> ...

Optimizing unit <ALU_MUSER_Top_WallClock> ...
WARNING:Xst:2677 - Node <M6/GPIOf0_31> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_30> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_29> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_28> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_27> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_26> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_25> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_24> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_23> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_22> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_21> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_20> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_19> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_18> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_17> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M6/GPIOf0_16> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_31> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_30> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_29> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_28> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_27> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_26> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_25> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_24> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_23> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_22> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_21> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_20> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_19> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_18> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_17> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_16> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_15> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_14> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_13> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_12> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_11> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_10> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_9> of sequential type is unconnected in block <Top_WallClock>.
WARNING:Xst:2677 - Node <M61/GPIOf0_8> of sequential type is unconnected in block <Top_WallClock>.
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT3/DFF1/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT3/DFF1/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT3/DFF1/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT3/DFF1/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT2/DFF1/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT2/DFF1/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT2/DFF1/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT2/DFF1/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT1/DFF1/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT1/DFF1/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT1/DFF1/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT1/DFF1/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT3/DFF3/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT3/DFF3/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT3/DFF3/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT3/DFF3/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT2/DFF3/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT2/DFF3/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT3/DFF0/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT3/DFF0/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT2/DFF3/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT2/DFF3/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT1/DFF3/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT1/DFF3/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT3/DFF0/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT3/DFF0/Q> 
INFO:Xst:3203 - The FF/Latch <M13_1/Alarm> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13_1/go_0> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT2/DFF0/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT2/DFF0/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT1/DFF3/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT1/DFF3/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT0/DFF3/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT0/DFF3/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT2/DFF0/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT2/DFF0/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT1/DFF0/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT1/DFF0/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT0/DFF3/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT0/DFF3/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT1/DFF0/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT1/DFF0/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT3/DFF2/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT3/DFF2/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT3/DFF2/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT3/DFF2/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT2/DFF2/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT2/DFF2/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT2/DFF2/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT2/DFF2/Q> 
INFO:Xst:3203 - The FF/Latch <M13/m_1ms/CT1/DFF2/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <M13/m_1ms/CT1/DFF2/Q> 
INFO:Xst:3203 - The FF/Latch <MS/CT1/DFF2/Qn> in Unit <Top_WallClock> is the opposite to the following FF/Latch, which will be removed : <MS/CT1/DFF2/Q> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_WallClock, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 540
 Flip-Flops                                            : 540

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_WallClock.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5170
#      AND2                        : 1968
#      AND3                        : 266
#      AND4                        : 111
#      GND                         : 2
#      INV                         : 350
#      LUT1                        : 103
#      LUT2                        : 139
#      LUT3                        : 479
#      LUT4                        : 251
#      LUT5                        : 124
#      LUT6                        : 244
#      MUXCY                       : 173
#      MUXF7                       : 12
#      OR2                         : 251
#      OR3                         : 69
#      OR4                         : 376
#      VCC                         : 4
#      XNOR2                       : 27
#      XOR2                        : 64
#      XORCY                       : 157
# FlipFlops/Latches                : 874
#      FD                          : 210
#      FDC                         : 110
#      FDC_1                       : 15
#      FDCE                        : 5
#      FDE                         : 98
#      FDE_1                       : 7
#      FDP                         : 326
#      FDR                         : 30
#      FDRE                        : 37
#      FDS                         : 1
#      LDC                         : 32
#      LDE                         : 3
# Clock Buffers                    : 12
#      BUFG                        : 11
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 21
#      OBUF                        : 37
# Logical                          : 43
#      NAND2                       : 16
#      NOR2                        : 9
#      NOR3                        : 9
#      NOR4                        : 9

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             874  out of  202800     0%  
 Number of Slice LUTs:                 1690  out of  101400     1%  
    Number used as Logic:              1690  out of  101400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1978
   Number with an unused Flip Flop:    1104  out of   1978    55%  
   Number with an unused LUT:           288  out of   1978    14%  
   Number of fully used LUT-FF pairs:   586  out of   1978    29%  
   Number of unique control sets:       141

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               12  out of     32    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+------------------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                          | Load  |
-----------------------------------------------------------------------------------------+------------------------------------------------+-------+
clk_100mhz                                                                               | BUFGP                                          | 376   |
M2/BTN_OK<3>                                                                             | BUFG                                           | 256   |
M1/clkdiv_26                                                                             | BUFG                                           | 36    |
MS/XLXI_36/O(MS/XLXI_36/O:O)                                                             | BUFG(*)(M13_1/Alarm)                           | 65    |
M13/m13_ms/clk_1s                                                                        | NONE(M13/m13_sec/count60_6)                    | 9     |
M2/BTN_OK<0>                                                                             | NONE(M13/d_state_1)                            | 3     |
M13/clk_2(M13/clk_21:O)                                                                  | NONE(*)(M13/m13_hour/count24_7)                | 8     |
M13/clk_1(M13/clk_11:O)                                                                  | NONE(*)(M13/m13_min/count60_7)                 | 9     |
M13/adjust                                                                               | NONE(M13/d_sec)                                | 3     |
M2/BTN_OK<2>                                                                             | NONE(M13/adjust)                               | 1     |
M1/clkdiv_0                                                                              | NONE(M13/m_1ms/CT0/DFF0/Qn)                    | 19    |
M13/m_1ms/XLXI_36/O(M13/m_1ms/XLXI_36/O:O)                                               | NONE(*)(M13/m13_ms/ms<8>_ms<9>_ms<10>_ms<11>_3)| 13    |
M2/clk1                                                                                  | BUFG                                           | 41    |
M4/push(M4/push1:O)                                                                      | NONE(*)(M4/state_0)                            | 3     |
M13_1/Start_Timing_constants[0]_AND_151_o(M13_1/Start_Timing_constants[0]_AND_151_o1:O)  | NONE(*)(M13_1/cnt_0_LDC)                       | 1     |
M13_1/Start_Timing_constants[1]_AND_149_o(M13_1/Start_Timing_constants[1]_AND_149_o1:O)  | NONE(*)(M13_1/cnt_1_LDC)                       | 1     |
M13_1/Start_Timing_constants[3]_AND_145_o(M13_1/Start_Timing_constants[3]_AND_145_o1:O)  | NONE(*)(M13_1/cnt_3_LDC)                       | 1     |
M13_1/Start_Timing_constants[4]_AND_143_o(M13_1/Start_Timing_constants[4]_AND_143_o1:O)  | NONE(*)(M13_1/cnt_4_LDC)                       | 1     |
M13_1/Start_Timing_constants[2]_AND_147_o(M13_1/Start_Timing_constants[2]_AND_147_o1:O)  | NONE(*)(M13_1/cnt_2_LDC)                       | 1     |
M13_1/Start_Timing_constants[5]_AND_141_o(M13_1/Start_Timing_constants[5]_AND_141_o1:O)  | NONE(*)(M13_1/cnt_5_LDC)                       | 1     |
M13_1/Start_Timing_constants[6]_AND_139_o(M13_1/Start_Timing_constants[6]_AND_139_o1:O)  | NONE(*)(M13_1/cnt_6_LDC)                       | 1     |
M13_1/Start_Timing_constants[7]_AND_137_o(M13_1/Start_Timing_constants[7]_AND_137_o1:O)  | NONE(*)(M13_1/cnt_7_LDC)                       | 1     |
M13_1/Start_Timing_constants[8]_AND_135_o(M13_1/Start_Timing_constants[8]_AND_135_o1:O)  | NONE(*)(M13_1/cnt_8_LDC)                       | 1     |
M13_1/Start_Timing_constants[9]_AND_133_o(M13_1/Start_Timing_constants[9]_AND_133_o1:O)  | NONE(*)(M13_1/cnt_9_LDC)                       | 1     |
M13_1/Start_Timing_constants[10]_AND_131_o(M13_1/Start_Timing_constants[10]_AND_131_o1:O)| NONE(*)(M13_1/cnt_10_LDC)                      | 1     |
M13_1/Start_Timing_constants[12]_AND_127_o(M13_1/Start_Timing_constants[12]_AND_127_o1:O)| NONE(*)(M13_1/cnt_12_LDC)                      | 1     |
M13_1/Start_Timing_constants[13]_AND_125_o(M13_1/Start_Timing_constants[13]_AND_125_o1:O)| NONE(*)(M13_1/cnt_13_LDC)                      | 1     |
M13_1/Start_Timing_constants[11]_AND_129_o(M13_1/Start_Timing_constants[11]_AND_129_o1:O)| NONE(*)(M13_1/cnt_11_LDC)                      | 1     |
M13_1/Start_Timing_constants[14]_AND_123_o(M13_1/Start_Timing_constants[14]_AND_123_o1:O)| NONE(*)(M13_1/cnt_14_LDC)                      | 1     |
M13_1/Start_Timing_constants[15]_AND_121_o(M13_1/Start_Timing_constants[15]_AND_121_o1:O)| NONE(*)(M13_1/cnt_15_LDC)                      | 1     |
M13_1/Start_Timing_constants[16]_AND_119_o(M13_1/Start_Timing_constants[16]_AND_119_o1:O)| NONE(*)(M13_1/cnt_16_LDC)                      | 1     |
M13_1/Start_Timing_constants[17]_AND_117_o(M13_1/Start_Timing_constants[17]_AND_117_o1:O)| NONE(*)(M13_1/cnt_17_LDC)                      | 1     |
M13_1/Start_Timing_constants[18]_AND_115_o(M13_1/Start_Timing_constants[18]_AND_115_o1:O)| NONE(*)(M13_1/cnt_18_LDC)                      | 1     |
M13_1/Start_Timing_constants[19]_AND_113_o(M13_1/Start_Timing_constants[19]_AND_113_o1:O)| NONE(*)(M13_1/cnt_19_LDC)                      | 1     |
M13_1/Start_Timing_constants[21]_AND_109_o(M13_1/Start_Timing_constants[21]_AND_109_o1:O)| NONE(*)(M13_1/cnt_21_LDC)                      | 1     |
M13_1/Start_Timing_constants[22]_AND_107_o(M13_1/Start_Timing_constants[22]_AND_107_o1:O)| NONE(*)(M13_1/cnt_22_LDC)                      | 1     |
M13_1/Start_Timing_constants[20]_AND_111_o(M13_1/Start_Timing_constants[20]_AND_111_o1:O)| NONE(*)(M13_1/cnt_20_LDC)                      | 1     |
M13_1/Start_Timing_constants[23]_AND_105_o(M13_1/Start_Timing_constants[23]_AND_105_o1:O)| NONE(*)(M13_1/cnt_23_LDC)                      | 1     |
M13_1/Start_Timing_constants[24]_AND_103_o(M13_1/Start_Timing_constants[24]_AND_103_o1:O)| NONE(*)(M13_1/cnt_24_LDC)                      | 1     |
M13_1/Start_Timing_constants[26]_AND_99_o(M13_1/Start_Timing_constants[26]_AND_99_o1:O)  | NONE(*)(M13_1/cnt_26_LDC)                      | 1     |
M13_1/Start_Timing_constants[27]_AND_97_o(M13_1/Start_Timing_constants[27]_AND_97_o1:O)  | NONE(*)(M13_1/cnt_27_LDC)                      | 1     |
M13_1/Start_Timing_constants[25]_AND_101_o(M13_1/Start_Timing_constants[25]_AND_101_o1:O)| NONE(*)(M13_1/cnt_25_LDC)                      | 1     |
M13_1/Start_Timing_constants[28]_AND_95_o(M13_1/Start_Timing_constants[28]_AND_95_o1:O)  | NONE(*)(M13_1/cnt_28_LDC)                      | 1     |
M13_1/Start_Timing_constants[29]_AND_93_o(M13_1/Start_Timing_constants[29]_AND_93_o1:O)  | NONE(*)(M13_1/cnt_29_LDC)                      | 1     |
M13_1/Start_Timing_constants[31]_AND_89_o(M13_1/Start_Timing_constants[31]_AND_89_o1:O)  | NONE(*)(M13_1/cnt_31_LDC)                      | 1     |
M13_1/Start_Timing_constants[30]_AND_91_o(M13_1/Start_Timing_constants[30]_AND_91_o1:O)  | NONE(*)(M13_1/cnt_30_LDC)                      | 1     |
-----------------------------------------------------------------------------------------+------------------------------------------------+-------+
(*) These 37 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 21.204ns (Maximum Frequency: 47.160MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 21.680ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 21.204ns (frequency: 47.160MHz)
  Total number of paths / destination ports: 4432033 / 482
-------------------------------------------------------------------------
Delay:               21.204ns (Levels of Logic = 33)
  Source:            M4/Bi_4 (FF)
  Destination:       M3/M2/buffer_4 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: M4/Bi_4 to M3/M2/buffer_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              54   0.236   0.473  Bi_4 (Bi<4>)
     end scope: 'M4:Bi<4>'
     INV:I->O              2   0.317   0.608  M10/MUX_REGB/MUX8180/MUX4411/XLXI_2 (M10/MUX_REGB/MUX8180/MUX4411/XLXN_108)
     AND2:I1->O            4   0.053   0.620  M10/MUX_REGB/MUX8180/MUX4411/XLXI_7 (M10/MUX_REGB/MUX8180/MUX4411/D2)
     AND2:I1->O            1   0.053   0.603  M10/MUX_REGB/MUX8180/MUX4411/XLXI_128 (M10/MUX_REGB/MUX8180/MUX4411/XLXN_396)
     OR4:I1->O             1   0.053   0.613  M10/MUX_REGB/MUX8180/MUX4411/XLXI_130 (M10/MUX_REGB/MUX8180/o1<1>)
     AND2:I0->O            1   0.043   0.613  M10/MUX_REGB/MUX8180/XLXI_22 (M10/MUX_REGB/MUX8180/XLXN_45)
     OR2:I0->O             6   0.043   0.378  M10/MUX_REGB/MUX8180/XLXI_69 (XLXN_486<1>)
     LUT2:I1->O            2   0.043   0.618  M8/ALU_U7/Mxor_res_1_xo<0>1 (M8/Bo<1>)
     XOR2:I0->O            8   0.043   0.561  M8/ALU_ADD/XLXI_46/A1/XLXI_1 (M8/ALU_ADD/XLXI_46/XLXN_217)
     AND4:I2->O            1   0.134   0.495  M8/ALU_ADD/XLXI_46/CLA0/XLXI_23 (M8/ALU_ADD/XLXI_46/CLA0/XLXN_163)
     OR4:I3->O             4   0.161   0.512  M8/ALU_ADD/XLXI_46/CLA0/XLXI_26 (M8/ALU_ADD/XLXN_323)
     AND4:I3->O            1   0.161   0.495  M8/ALU_ADD/CLA2/XLXI_23 (M8/ALU_ADD/CLA2/XLXN_163)
     OR4:I3->O             1   0.161   0.603  M8/ALU_ADD/CLA2/XLXI_26 (M8/ALU_ADD/XLXN_349)
     OR2:I1->O             9   0.053   0.540  M8/ALU_ADD/XLXI_36 (M8/ALU_ADD/XLXN_358)
     AND4:I3->O            1   0.161   0.495  M8/ALU_ADD/CLA1/XLXI_20 (M8/ALU_ADD/CLA1/XLXN_100)
     OR4:I3->O             5   0.161   0.518  M8/ALU_ADD/CLA1/XLXI_21 (M8/ALU_ADD/XLXN_370)
     AND4:I3->O            1   0.161   0.495  M8/ALU_ADD/XLXI_39/CLA0/XLXI_20 (M8/ALU_ADD/XLXI_39/CLA0/XLXN_100)
     OR4:I3->O             2   0.161   0.618  M8/ALU_ADD/XLXI_39/CLA0/XLXI_21 (M8/ALU_ADD/XLXI_39/XLXN_14)
     XOR2:I0->O            3   0.043   0.625  M8/ALU_ADD/XLXI_39/A3/XLXI_2 (M8/S<31>)
     AND2:I0->O            1   0.043   0.603  M8/ALU_MUX/MUX8183/MUX4413/XLXI_158 (M8/ALU_MUX/MUX8183/MUX4413/XLXN_456)
     OR4:I1->O             1   0.053   0.613  M8/ALU_MUX/MUX8183/MUX4413/XLXI_160 (M8/ALU_MUX/MUX8183/o3<3>)
     AND2:I0->O            1   0.043   0.613  M8/ALU_MUX/MUX8183/XLXI_67 (M8/ALU_MUX/MUX8183/XLXN_158)
     OR2:I0->O             9   0.043   0.658  M8/ALU_MUX/MUX8183/XLXI_75 (ALUout<31>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_158 (M5/MUX1_DispData/MUX8183/MUX4412/XLXN_456)
     OR4:I1->O             1   0.053   0.613  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_160 (M5/MUX1_DispData/MUX8183/o2<3>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_66 (M5/MUX1_DispData/MUX8183/XLXN_157)
     OR2:I1->O            12   0.053   0.400  M5/MUX1_DispData/MUX8183/XLXI_75 (Disp_num<31>)
     INV:I->O             11   0.317   0.551  M3/SM1/HTS0/MSEG/XLXI_1 (M3/SM1/HTS0/MSEG/XLXN_14)
     AND4:I3->O            2   0.161   0.500  M3/SM1/HTS0/MSEG/XLXI_5 (M3/SM1/HTS0/MSEG/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M3/SM1/HTS0/MSEG/XLXI_17 (M3/SM1/HTS0/MSEG/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M3/SM1/HTS0/MSEG/XLXI_47 (M3/XLXN_390<7>)
     LUT3:I2->O            1   0.043   0.613  M3/MUXSH2M/Mmux_o621 (M3/SEGMENT<7>)
     begin scope: 'M3/M2:P_Data<7>'
     LUT6:I0->O            1   0.043   0.000  buffer_7_rstpot (buffer_7_rstpot)
     FD:D                     -0.000          buffer_7
    ----------------------------------------
    Total                     21.204ns (3.393ns logic, 17.811ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/BTN_OK<3>'
  Clock period: 13.775ns (frequency: 72.593MHz)
  Total number of paths / destination ports: 610496 / 256
-------------------------------------------------------------------------
Delay:               13.775ns (Levels of Logic = 21)
  Source:            M10/R7/Reg84/T2/Q (FF)
  Destination:       M10/R0/Reg81/T7/Q (FF)
  Source Clock:      M2/BTN_OK<3> rising
  Destination Clock: M2/BTN_OK<3> rising

  Data Path: M10/R7/Reg84/T2/Q to M10/R0/Reg81/T7/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.236   0.625  M10/R7/Reg84/T2/Q (M10/R7/Reg84/T2/Q)
     AND2:I0->O            1   0.043   0.613  M10/MUX_REGB/MUX8180/MUX4411/XLXI_154 (M10/MUX_REGB/MUX8180/MUX4411/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M10/MUX_REGB/MUX8180/MUX4411/XLXI_155 (M10/MUX_REGB/MUX8180/o1<2>)
     AND2:I0->O            1   0.043   0.613  M10/MUX_REGB/MUX8180/XLXI_24 (M10/MUX_REGB/MUX8180/XLXN_47)
     OR2:I0->O             6   0.043   0.378  M10/MUX_REGB/MUX8180/XLXI_70 (XLXN_486<2>)
     LUT2:I1->O            2   0.043   0.618  M8/ALU_U7/Mxor_res_2_xo<0>1 (M8/Bo<2>)
     XOR2:I0->O            8   0.043   0.642  M8/ALU_ADD/XLXI_46/A2/XLXI_1 (M8/ALU_ADD/XLXI_46/XLXN_9)
     AND4:I1->O            1   0.053   0.495  M8/ALU_ADD/XLXI_46/CLA0/XLXI_23 (M8/ALU_ADD/XLXI_46/CLA0/XLXN_163)
     OR4:I3->O             4   0.161   0.512  M8/ALU_ADD/XLXI_46/CLA0/XLXI_26 (M8/ALU_ADD/XLXN_323)
     AND4:I3->O            1   0.161   0.495  M8/ALU_ADD/CLA2/XLXI_23 (M8/ALU_ADD/CLA2/XLXN_163)
     OR4:I3->O             1   0.161   0.603  M8/ALU_ADD/CLA2/XLXI_26 (M8/ALU_ADD/XLXN_349)
     OR2:I1->O             9   0.053   0.540  M8/ALU_ADD/XLXI_36 (M8/ALU_ADD/XLXN_358)
     AND4:I3->O            1   0.161   0.495  M8/ALU_ADD/CLA1/XLXI_20 (M8/ALU_ADD/CLA1/XLXN_100)
     OR4:I3->O             5   0.161   0.518  M8/ALU_ADD/CLA1/XLXI_21 (M8/ALU_ADD/XLXN_370)
     AND4:I3->O            1   0.161   0.495  M8/ALU_ADD/XLXI_39/CLA0/XLXI_20 (M8/ALU_ADD/XLXI_39/CLA0/XLXN_100)
     OR4:I3->O             2   0.161   0.618  M8/ALU_ADD/XLXI_39/CLA0/XLXI_21 (M8/ALU_ADD/XLXI_39/XLXN_14)
     XOR2:I0->O            3   0.043   0.625  M8/ALU_ADD/XLXI_39/A3/XLXI_2 (M8/S<31>)
     AND2:I0->O            1   0.043   0.603  M8/ALU_MUX/MUX8183/MUX4413/XLXI_158 (M8/ALU_MUX/MUX8183/MUX4413/XLXN_456)
     OR4:I1->O             1   0.053   0.613  M8/ALU_MUX/MUX8183/MUX4413/XLXI_160 (M8/ALU_MUX/MUX8183/o3<3>)
     AND2:I0->O            1   0.043   0.613  M8/ALU_MUX/MUX8183/XLXI_67 (M8/ALU_MUX/MUX8183/XLXN_158)
     OR2:I0->O             9   0.043   0.450  M8/ALU_MUX/MUX8183/XLXI_75 (ALUout<31>)
     LUT3:I1->O            1   0.043   0.000  M10/R0/Mmux_Di251 (M10/R0/Di<31>)
     FDP:D                    -0.000          M10/R0/Reg81/T7/Q
    ----------------------------------------
    Total                     13.775ns (1.995ns logic, 11.780ns route)
                                       (14.5% logic, 85.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/clkdiv_26'
  Clock period: 2.578ns (frequency: 387.958MHz)
  Total number of paths / destination ports: 104 / 36
-------------------------------------------------------------------------
Delay:               2.578ns (Levels of Logic = 3)
  Source:            M9/A (FF)
  Destination:       M9/D (FF)
  Source Clock:      M1/clkdiv_26 rising
  Destination Clock: M1/clkdiv_26 rising

  Data Path: M9/A to M9/D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.236   0.356  M9/A (Qa)
     INV:I->O              4   0.317   0.630  M9/XLXI_8 (M9/nQa)
     NOR3:I0->O            1   0.043   0.603  M9/XLXI_24 (M9/XLXN_183)
     XNOR2:I1->O           1   0.053   0.339  M9/XLXI_14 (M9/XLXN_25)
     FD:D                     -0.000          M9/D
    ----------------------------------------
    Total                      2.578ns (0.649ns logic, 1.929ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MS/XLXI_36/O'
  Clock period: 3.563ns (frequency: 280.655MHz)
  Total number of paths / destination ports: 4545 / 66
-------------------------------------------------------------------------
Delay:               3.563ns (Levels of Logic = 5)
  Source:            M13_1/cnt_13_C_13 (FF)
  Destination:       M13_1/Alarm (FF)
  Source Clock:      MS/XLXI_36/O falling
  Destination Clock: MS/XLXI_36/O falling

  Data Path: M13_1/cnt_13_C_13 to M13_1/Alarm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.236   0.410  M13_1/cnt_13_C_13 (M13_1/cnt_13_C_13)
     LUT3:I1->O            4   0.043   0.630  M13_1/cnt_131 (M13_1/cnt_13)
     LUT6:I0->O            1   0.043   0.613  M13_1/Alarm_PWR_74_o_MUX_151_o1 (M13_1/Alarm_PWR_74_o_MUX_151_o1)
     LUT6:I0->O            1   0.043   0.603  M13_1/Alarm_PWR_74_o_MUX_151_o7 (M13_1/Alarm_PWR_74_o_MUX_151_o7)
     LUT5:I0->O            2   0.043   0.355  M13_1/Alarm_PWR_74_o_MUX_151_o14 (M13_1/Alarm_PWR_74_o_MUX_151_o)
     LUT3:I2->O            1   0.043   0.339  M13_1/_n0140_inv1 (M13_1/_n0140_inv)
     FDCE:CE                   0.161          M13_1/Alarm
    ----------------------------------------
    Total                      3.563ns (0.612ns logic, 2.951ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M13/m13_ms/clk_1s'
  Clock period: 2.118ns (frequency: 472.233MHz)
  Total number of paths / destination ports: 234 / 18
-------------------------------------------------------------------------
Delay:               2.118ns (Levels of Logic = 2)
  Source:            M13/m13_sec/count60_5 (FF)
  Destination:       M13/m13_sec/count60_6 (FF)
  Source Clock:      M13/m13_ms/clk_1s rising
  Destination Clock: M13/m13_ms/clk_1s rising

  Data Path: M13/m13_sec/count60_5 to M13/m13_sec/count60_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.236   0.550  M13/m13_sec/count60_5 (M13/m13_sec/count60_5)
     LUT4:I0->O            1   0.043   0.603  M13/m13_sec/Mcount_count60_val1_SW0 (N21)
     LUT6:I1->O            8   0.043   0.378  M13/m13_sec/Mcount_count60_val1 (M13/m13_sec/Mcount_count60_val)
     FDR:R                     0.264          M13/m13_sec/count60_0
    ----------------------------------------
    Total                      2.118ns (0.586ns logic, 1.532ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/BTN_OK<0>'
  Clock period: 1.097ns (frequency: 911.713MHz)
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               1.097ns (Levels of Logic = 1)
  Source:            M13/d_state_0 (FF)
  Destination:       M13/d_state_0 (FF)
  Source Clock:      M2/BTN_OK<0> rising
  Destination Clock: M2/BTN_OK<0> rising

  Data Path: M13/d_state_0 to M13/d_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             26   0.236   0.468  M13/d_state_0 (M13/d_state_0)
     INV:I->O              1   0.054   0.339  M13/Mcount_d_state_xor<0>11_INV_0 (M13/Result<0>)
     FDE:D                    -0.000          M13/d_state_0
    ----------------------------------------
    Total                      1.097ns (0.290ns logic, 0.807ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M13/clk_2'
  Clock period: 1.911ns (frequency: 523.423MHz)
  Total number of paths / destination ports: 221 / 16
-------------------------------------------------------------------------
Delay:               1.911ns (Levels of Logic = 4)
  Source:            M13/m13_hour/count24_0 (FF)
  Destination:       M13/m13_hour/count24_7 (FF)
  Source Clock:      M13/clk_2 rising
  Destination Clock: M13/clk_2 rising

  Data Path: M13/m13_hour/count24_0 to M13/m13_hour/count24_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.236   0.561  M13/m13_hour/count24_0 (M13/m13_hour/count24_0)
     LUT4:I0->O            2   0.043   0.527  M13/m13_hour/count24[3]_PWR_71_o_equal_3_o1 (M13/m13_hour/count24[3]_PWR_71_o_equal_3_o)
     LUT4:I0->O            1   0.043   0.000  M13/m13_hour/Mcount_count24_lut<6> (M13/m13_hour/Mcount_count24_lut<6>)
     MUXCY:S->O            0   0.238   0.000  M13/m13_hour/Mcount_count24_cy<6> (M13/m13_hour/Mcount_count24_cy<6>)
     XORCY:CI->O           1   0.262   0.000  M13/m13_hour/Mcount_count24_xor<7> (M13/m13_hour/Mcount_count247)
     FDR:D                    -0.000          M13/m13_hour/count24_7
    ----------------------------------------
    Total                      1.911ns (0.822ns logic, 1.089ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M13/clk_1'
  Clock period: 1.916ns (frequency: 521.798MHz)
  Total number of paths / destination ports: 234 / 18
-------------------------------------------------------------------------
Delay:               1.916ns (Levels of Logic = 4)
  Source:            M13/m13_min/count60_0 (FF)
  Destination:       M13/m13_min/count60_7 (FF)
  Source Clock:      M13/clk_1 rising
  Destination Clock: M13/clk_1 rising

  Data Path: M13/m13_min/count60_0 to M13/m13_min/count60_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.236   0.567  M13/m13_min/count60_0 (M13/m13_min/count60_0)
     LUT4:I0->O            2   0.043   0.527  M13/m13_min/count60[7]_GND_71_o_equal_2_o<7>111 (M13/m13_min/count60[7]_GND_71_o_equal_2_o<7>1)
     LUT4:I0->O            1   0.043   0.000  M13/m13_min/Mcount_count60_lut<6> (M13/m13_min/Mcount_count60_lut<6>)
     MUXCY:S->O            0   0.238   0.000  M13/m13_min/Mcount_count60_cy<6> (M13/m13_min/Mcount_count60_cy<6>)
     XORCY:CI->O           1   0.262   0.000  M13/m13_min/Mcount_count60_xor<7> (M13/m13_min/Mcount_count607)
     FDR:D                    -0.000          M13/m13_min/count60_7
    ----------------------------------------
    Total                      1.916ns (0.822ns logic, 1.094ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/BTN_OK<2>'
  Clock period: 1.014ns (frequency: 985.999MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.014ns (Levels of Logic = 1)
  Source:            M13/adjust (FF)
  Destination:       M13/adjust (FF)
  Source Clock:      M2/BTN_OK<2> rising
  Destination Clock: M2/BTN_OK<2> rising

  Data Path: M13/adjust to M13/adjust
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.236   0.373  M13/adjust (M13/adjust)
     INV:I->O              3   0.054   0.351  M13/adjust_inv1_INV_0 (M13/adjust_inv)
     FD:D                     -0.000          M13/adjust
    ----------------------------------------
    Total                      1.014ns (0.290ns logic, 0.724ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/clkdiv_0'
  Clock period: 6.293ns (frequency: 158.903MHz)
  Total number of paths / destination ports: 773 / 19
-------------------------------------------------------------------------
Delay:               6.293ns (Levels of Logic = 9)
  Source:            M13/m_1ms/CT0/DFF3/Qn (FF)
  Destination:       M13/m_1ms/CT3/DFF0/Qn (FF)
  Source Clock:      M1/clkdiv_0 rising
  Destination Clock: M1/clkdiv_0 rising

  Data Path: M13/m_1ms/CT0/DFF3/Qn to M13/m_1ms/CT3/DFF0/Qn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.236   0.636  M13/m_1ms/CT0/DFF3/Qn (M13/m_1ms/CT0/DFF3/Qn)
     NOR4:I0->O            1   0.043   0.603  M13/m_1ms/CT0/XLXI_40 (M13/m_1ms/CT0/XLXN_628)
     AND2:I1->O            3   0.053   0.625  M13/m_1ms/CT0/XLXI_309 (M13/m_1ms/XLXN_61)
     AND2:I0->O            3   0.043   0.625  M13/m_1ms/CT1/XLXI_309 (M13/m_1ms/XLXN_58)
     AND2:I0->O            3   0.043   0.625  M13/m_1ms/CT2/XLXI_309 (M13/m_1ms/XLXN_62)
     NAND2:I0->O           1   0.043   0.603  M13/m_1ms/CT3/XLXI_317 (M13/m_1ms/CT3/XLXN_818)
     AND2:I1->O            4   0.053   0.630  M13/m_1ms/CT3/XLXI_314 (M13/m_1ms/CT3/Hold)
     AND2:I0->O            1   0.043   0.522  M13/m_1ms/CT3/XLXI_329 (M13/m_1ms/CT3/HD0)
     OR3:I2->O             1   0.134   0.339  M13/m_1ms/CT3/XLXI_310 (M13/m_1ms/CT3/DD3)
     INV:I->O              1   0.054   0.339  M13/m_1ms/CT3/DFF0/D_INV_3_o1_INV_0 (M13/m_1ms/CT3/DFF0/D_INV_3_o)
     FDC:D                    -0.000          M13/m_1ms/CT3/DFF0/Qn
    ----------------------------------------
    Total                      6.293ns (0.745ns logic, 5.548ns route)
                                       (11.8% logic, 88.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M13/m_1ms/XLXI_36/O'
  Clock period: 2.882ns (frequency: 346.999MHz)
  Total number of paths / destination ports: 327 / 34
-------------------------------------------------------------------------
Delay:               2.882ns (Levels of Logic = 4)
  Source:            M13/m13_ms/ms_2 (FF)
  Destination:       M13/m13_ms/ms_7 (FF)
  Source Clock:      M13/m_1ms/XLXI_36/O falling
  Destination Clock: M13/m_1ms/XLXI_36/O falling

  Data Path: M13/m13_ms/ms_2 to M13/m13_ms/ms_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.236   0.529  M13/m13_ms/ms_2 (M13/m13_ms/ms_2)
     LUT3:I0->O            3   0.043   0.362  M13/m13_ms/ms[11]_PWR_69_o_equal_2_o<11>1_SW0 (N27)
     LUT6:I5->O            7   0.043   0.384  M13/m13_ms/ms[11]_PWR_69_o_equal_2_o<11>1 (M13/m13_ms/ms[11]_PWR_69_o_equal_2_o<11>1)
     LUT5:I4->O           15   0.043   0.681  M13/m13_ms/ms[11]_PWR_69_o_equal_2_o<11>2 (M13/m13_ms/Mcount_ms<8>_ms<9>_ms<10>_ms<11>_val)
     LUT5:I0->O            4   0.043   0.356  M13/m13_ms/_n0142_inv11 (M13/m13_ms/_n0142_inv1)
     FDRE:CE                   0.161          M13/m13_ms/ms_4
    ----------------------------------------
    Total                      2.882ns (0.569ns logic, 2.313ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            M2/counter_8 (FF)
  Destination:       M2/Key_x_0 (FF)
  Source Clock:      M2/clk1 rising
  Destination Clock: M2/clk1 rising

  Data Path: M2/counter_8 to M2/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       M2/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to M2/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'M2:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M2/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       M2/Key_x_1 (FF)
  Destination Clock: M2/clk1 rising

  Data Path: BTN_y<3> to M2/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'M2:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 4224196 / 27
-------------------------------------------------------------------------
Offset:              21.680ns (Levels of Logic = 35)
  Source:            M4/Bi_4 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: M4/Bi_4 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              54   0.236   0.473  Bi_4 (Bi<4>)
     end scope: 'M4:Bi<4>'
     INV:I->O              2   0.317   0.608  M10/MUX_REGB/MUX8180/MUX4411/XLXI_2 (M10/MUX_REGB/MUX8180/MUX4411/XLXN_108)
     AND2:I1->O            4   0.053   0.620  M10/MUX_REGB/MUX8180/MUX4411/XLXI_7 (M10/MUX_REGB/MUX8180/MUX4411/D2)
     AND2:I1->O            1   0.053   0.603  M10/MUX_REGB/MUX8180/MUX4411/XLXI_128 (M10/MUX_REGB/MUX8180/MUX4411/XLXN_396)
     OR4:I1->O             1   0.053   0.613  M10/MUX_REGB/MUX8180/MUX4411/XLXI_130 (M10/MUX_REGB/MUX8180/o1<1>)
     AND2:I0->O            1   0.043   0.613  M10/MUX_REGB/MUX8180/XLXI_22 (M10/MUX_REGB/MUX8180/XLXN_45)
     OR2:I0->O             6   0.043   0.378  M10/MUX_REGB/MUX8180/XLXI_69 (XLXN_486<1>)
     LUT2:I1->O            2   0.043   0.618  M8/ALU_U7/Mxor_res_1_xo<0>1 (M8/Bo<1>)
     XOR2:I0->O            8   0.043   0.561  M8/ALU_ADD/XLXI_46/A1/XLXI_1 (M8/ALU_ADD/XLXI_46/XLXN_217)
     AND4:I2->O            1   0.134   0.495  M8/ALU_ADD/XLXI_46/CLA0/XLXI_23 (M8/ALU_ADD/XLXI_46/CLA0/XLXN_163)
     OR4:I3->O             4   0.161   0.512  M8/ALU_ADD/XLXI_46/CLA0/XLXI_26 (M8/ALU_ADD/XLXN_323)
     AND4:I3->O            1   0.161   0.495  M8/ALU_ADD/CLA2/XLXI_23 (M8/ALU_ADD/CLA2/XLXN_163)
     OR4:I3->O             1   0.161   0.603  M8/ALU_ADD/CLA2/XLXI_26 (M8/ALU_ADD/XLXN_349)
     OR2:I1->O             9   0.053   0.567  M8/ALU_ADD/XLXI_36 (M8/ALU_ADD/XLXN_358)
     AND3:I2->O            1   0.134   0.522  M8/ALU_ADD/CLA1/XLXI_5 (M8/ALU_ADD/CLA1/XLXN_36)
     OR3:I2->O             5   0.134   0.626  M8/ALU_ADD/CLA1/XLXI_4 (M8/ALU_ADD/XLXN_367)
     AND2:I1->O            1   0.053   0.603  M8/ALU_ADD/XLXI_40/CLA0/XLXI_1 (M8/ALU_ADD/XLXI_40/CLA0/XLXN_3)
     OR2:I1->O             2   0.053   0.618  M8/ALU_ADD/XLXI_40/CLA0/XLXI_3 (M8/ALU_ADD/XLXI_40/XLXN_8)
     XOR2:I0->O            2   0.043   0.618  M8/ALU_ADD/XLXI_40/A1/XLXI_2 (M8/S<25>)
     AND2:I0->O            1   0.043   0.603  M8/ALU_MUX/MUX8183/MUX4411/XLXI_128 (M8/ALU_MUX/MUX8183/MUX4411/XLXN_396)
     OR4:I1->O             1   0.053   0.613  M8/ALU_MUX/MUX8183/MUX4411/XLXI_130 (M8/ALU_MUX/MUX8183/o1<1>)
     AND2:I0->O            1   0.043   0.613  M8/ALU_MUX/MUX8183/XLXI_22 (M8/ALU_MUX/MUX8183/XLXN_45)
     OR2:I0->O             9   0.043   0.658  M8/ALU_MUX/MUX8183/XLXI_69 (ALUout<25>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_128 (M5/MUX1_DispData/MUX8183/MUX4410/XLXN_396)
     OR4:I1->O             1   0.053   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_130 (M5/MUX1_DispData/MUX8183/o0<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_21 (M5/MUX1_DispData/MUX8183/XLXN_44)
     OR2:I1->O            15   0.053   0.600  M5/MUX1_DispData/MUX8183/XLXI_69 (Disp_num<25>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_31 (M31/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     21.680ns (3.274ns logic, 18.406ns route)
                                       (15.1% logic, 84.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            M2/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      M2/clk1 rising

  Data Path: M2/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'M2:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M1/clkdiv_26'
  Total number of paths / destination ports: 720 / 8
-------------------------------------------------------------------------
Offset:              7.156ns (Levels of Logic = 12)
  Source:            M12/SH6/DFF2/Q (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M1/clkdiv_26 rising

  Data Path: M12/SH6/DFF2/Q to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.236   0.630  M12/SH6/DFF2/Q (M12/SH6/DFF2/Q)
     AND2:I0->O            1   0.043   0.522  M5/MUX1_DispData/MUX8183/MUX4411/XLXI_127 (M5/MUX1_DispData/MUX8183/MUX4411/XLXN_394)
     OR4:I2->O             1   0.134   0.613  M5/MUX1_DispData/MUX8183/MUX4411/XLXI_130 (M5/MUX1_DispData/MUX8183/o1<1>)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/XLXI_22 (M5/MUX1_DispData/MUX8183/XLXN_45)
     OR2:I0->O            15   0.043   0.600  M5/MUX1_DispData/MUX8183/XLXI_69 (Disp_num<25>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_31 (M31/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.156ns (1.428ns logic, 5.728ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/BTN_OK<3>'
  Total number of paths / destination ports: 1722440 / 8
-------------------------------------------------------------------------
Offset:              20.224ns (Levels of Logic = 32)
  Source:            M10/R7/Reg84/T2/Q (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M2/BTN_OK<3> rising

  Data Path: M10/R7/Reg84/T2/Q to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.236   0.625  M10/R7/Reg84/T2/Q (M10/R7/Reg84/T2/Q)
     AND2:I0->O            1   0.043   0.613  M10/MUX_REGB/MUX8180/MUX4411/XLXI_154 (M10/MUX_REGB/MUX8180/MUX4411/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M10/MUX_REGB/MUX8180/MUX4411/XLXI_155 (M10/MUX_REGB/MUX8180/o1<2>)
     AND2:I0->O            1   0.043   0.613  M10/MUX_REGB/MUX8180/XLXI_24 (M10/MUX_REGB/MUX8180/XLXN_47)
     OR2:I0->O             6   0.043   0.378  M10/MUX_REGB/MUX8180/XLXI_70 (XLXN_486<2>)
     LUT2:I1->O            2   0.043   0.618  M8/ALU_U7/Mxor_res_2_xo<0>1 (M8/Bo<2>)
     XOR2:I0->O            8   0.043   0.642  M8/ALU_ADD/XLXI_46/A2/XLXI_1 (M8/ALU_ADD/XLXI_46/XLXN_9)
     AND4:I1->O            1   0.053   0.495  M8/ALU_ADD/XLXI_46/CLA0/XLXI_23 (M8/ALU_ADD/XLXI_46/CLA0/XLXN_163)
     OR4:I3->O             4   0.161   0.512  M8/ALU_ADD/XLXI_46/CLA0/XLXI_26 (M8/ALU_ADD/XLXN_323)
     AND4:I3->O            1   0.161   0.495  M8/ALU_ADD/CLA2/XLXI_23 (M8/ALU_ADD/CLA2/XLXN_163)
     OR4:I3->O             1   0.161   0.603  M8/ALU_ADD/CLA2/XLXI_26 (M8/ALU_ADD/XLXN_349)
     OR2:I1->O             9   0.053   0.567  M8/ALU_ADD/XLXI_36 (M8/ALU_ADD/XLXN_358)
     AND3:I2->O            1   0.134   0.522  M8/ALU_ADD/CLA1/XLXI_5 (M8/ALU_ADD/CLA1/XLXN_36)
     OR3:I2->O             5   0.134   0.626  M8/ALU_ADD/CLA1/XLXI_4 (M8/ALU_ADD/XLXN_367)
     AND2:I1->O            1   0.053   0.603  M8/ALU_ADD/XLXI_40/CLA0/XLXI_1 (M8/ALU_ADD/XLXI_40/CLA0/XLXN_3)
     OR2:I1->O             2   0.053   0.618  M8/ALU_ADD/XLXI_40/CLA0/XLXI_3 (M8/ALU_ADD/XLXI_40/XLXN_8)
     XOR2:I0->O            2   0.043   0.618  M8/ALU_ADD/XLXI_40/A1/XLXI_2 (M8/S<25>)
     AND2:I0->O            1   0.043   0.603  M8/ALU_MUX/MUX8183/MUX4411/XLXI_128 (M8/ALU_MUX/MUX8183/MUX4411/XLXN_396)
     OR4:I1->O             1   0.053   0.613  M8/ALU_MUX/MUX8183/MUX4411/XLXI_130 (M8/ALU_MUX/MUX8183/o1<1>)
     AND2:I0->O            1   0.043   0.613  M8/ALU_MUX/MUX8183/XLXI_22 (M8/ALU_MUX/MUX8183/XLXN_45)
     OR2:I0->O             9   0.043   0.658  M8/ALU_MUX/MUX8183/XLXI_69 (ALUout<25>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_128 (M5/MUX1_DispData/MUX8183/MUX4410/XLXN_396)
     OR4:I1->O             1   0.053   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_130 (M5/MUX1_DispData/MUX8183/o0<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_21 (M5/MUX1_DispData/MUX8183/XLXN_44)
     OR2:I1->O            15   0.053   0.600  M5/MUX1_DispData/MUX8183/XLXI_69 (Disp_num<25>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_31 (M31/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                     20.224ns (2.803ns logic, 17.421ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[26]_AND_99_o'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              7.793ns (Levels of Logic = 13)
  Source:            M13_1/cnt_26_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[26]_AND_99_o falling

  Data Path: M13_1/cnt_26_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_26_LDC (M13_1/cnt_26_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_261 (M13_1/cnt_26)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_154 (M5/MUX1_DispData/MUX8183/MUX4410/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_155 (M5/MUX1_DispData/MUX8183/o0<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_23 (M5/MUX1_DispData/MUX8183/XLXN_46)
     OR2:I1->O            15   0.053   0.600  M5/MUX1_DispData/MUX8183/XLXI_70 (Disp_num<26>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_32 (M31/M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_1 (M31/Hex<2>)
     INV:I->O              8   0.317   0.642  M31/M1/XLXI_2 (M31/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.793ns (1.403ns logic, 6.390ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MS/XLXI_36/O'
  Total number of paths / destination ports: 1441 / 9
-------------------------------------------------------------------------
Offset:              7.609ns (Levels of Logic = 13)
  Source:            M13_1/cnt_25_C_25 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      MS/XLXI_36/O falling

  Data Path: M13_1/cnt_25_C_25 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.236   0.410  M13_1/cnt_25_C_25 (M13_1/cnt_25_C_25)
     LUT3:I1->O            4   0.043   0.630  M13_1/cnt_251 (M13_1/cnt_25)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_129 (M5/MUX1_DispData/MUX8183/MUX4410/XLXN_391)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_130 (M5/MUX1_DispData/MUX8183/o0<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_21 (M5/MUX1_DispData/MUX8183/XLXN_44)
     OR2:I1->O            15   0.053   0.600  M5/MUX1_DispData/MUX8183/XLXI_69 (Disp_num<25>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_31 (M31/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.609ns (1.390ns logic, 6.219ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[30]_AND_91_o'
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Offset:              7.768ns (Levels of Logic = 13)
  Source:            M13_1/cnt_30_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[30]_AND_91_o falling

  Data Path: M13_1/cnt_30_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.330   0.507  M13_1/cnt_30_LDC (M13_1/cnt_30_LDC)
     LUT3:I0->O            3   0.043   0.625  M13_1/cnt_301 (M13_1/cnt_30)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_154 (M5/MUX1_DispData/MUX8183/MUX4412/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_155 (M5/MUX1_DispData/MUX8183/o2<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_64 (M5/MUX1_DispData/MUX8183/XLXN_155)
     OR2:I1->O            15   0.053   0.573  M5/MUX1_DispData/MUX8183/XLXI_74 (Disp_num<30>)
     LUT6:I3->O            1   0.043   0.000  M31/M2/Mmux_Hexo_32 (M31/M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_1 (M31/Hex<2>)
     INV:I->O              8   0.317   0.642  M31/M1/XLXI_2 (M31/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.768ns (1.403ns logic, 6.365ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[28]_AND_95_o'
  Total number of paths / destination ports: 22 / 8
-------------------------------------------------------------------------
Offset:              7.766ns (Levels of Logic = 13)
  Source:            M13_1/cnt_28_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[28]_AND_95_o falling

  Data Path: M13_1/cnt_28_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_28_LDC (M13_1/cnt_28_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_281 (M13_1/cnt_28)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_44 (M5/MUX1_DispData/MUX8183/MUX4412/XLXN_152)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_45 (M5/MUX1_DispData/MUX8183/o2<0>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_60 (M5/MUX1_DispData/MUX8183/XLXN_141)
     OR2:I1->O            16   0.053   0.578  M5/MUX1_DispData/MUX8183/XLXI_72 (Disp_num<28>)
     LUT6:I3->O            1   0.043   0.000  M31/M2/Mmux_Hexo_3 (M31/M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.766ns (1.366ns logic, 6.400ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[24]_AND_103_o'
  Total number of paths / destination ports: 22 / 8
-------------------------------------------------------------------------
Offset:              7.793ns (Levels of Logic = 13)
  Source:            M13_1/cnt_24_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[24]_AND_103_o falling

  Data Path: M13_1/cnt_24_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_24_LDC (M13_1/cnt_24_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_241 (M13_1/cnt_24)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_44 (M5/MUX1_DispData/MUX8183/MUX4410/XLXN_152)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_45 (M5/MUX1_DispData/MUX8183/o0<0>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_19 (M5/MUX1_DispData/MUX8183/XLXN_42)
     OR2:I1->O            16   0.053   0.605  M5/MUX1_DispData/MUX8183/XLXI_68 (Disp_num<24>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_3 (M31/M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.793ns (1.366ns logic, 6.427ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/BTN_OK<0>'
  Total number of paths / destination ports: 784 / 8
-------------------------------------------------------------------------
Offset:              7.894ns (Levels of Logic = 13)
  Source:            M13/d_state_1 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M2/BTN_OK<0> rising

  Data Path: M13/d_state_1 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             21   0.236   0.714  M13/d_state_1 (M13/d_state_1)
     LUT5:I0->O            1   0.043   0.613  M13/Mmux_Time_out21 (Time_out<10>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/MUX4411/XLXI_153 (M5/MUX1_DispData/MUX8181/MUX4411/XLXN_446)
     OR4:I1->O             1   0.053   0.613  M5/MUX1_DispData/MUX8181/MUX4411/XLXI_155 (M5/MUX1_DispData/MUX8181/o1<2>)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/XLXI_24 (M5/MUX1_DispData/MUX8181/XLXN_47)
     OR2:I0->O            15   0.043   0.600  M5/MUX1_DispData/MUX8181/XLXI_70 (Disp_num<10>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_42 (M31/M2/Mmux_Hexo_42)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_1 (M31/Hex<2>)
     INV:I->O              8   0.317   0.642  M31/M1/XLXI_2 (M31/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.894ns (1.307ns logic, 6.587ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13/m13_ms/clk_1s'
  Total number of paths / destination ports: 277 / 8
-------------------------------------------------------------------------
Offset:              7.618ns (Levels of Logic = 13)
  Source:            M13/m13_sec/count60_4 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13/m13_ms/clk_1s rising

  Data Path: M13/m13_sec/count60_4 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.236   0.556  M13/m13_sec/count60_4 (M13/m13_sec/count60_4)
     LUT5:I1->O            1   0.043   0.613  M13/Mmux_Time_out111 (Time_out<4>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8180/MUX4413/XLXI_43 (M5/MUX1_DispData/MUX8180/MUX4413/XLXN_151)
     OR4:I1->O             1   0.053   0.613  M5/MUX1_DispData/MUX8180/MUX4413/XLXI_45 (M5/MUX1_DispData/MUX8180/o3<0>)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8180/XLXI_61 (M5/MUX1_DispData/MUX8180/XLXN_142)
     OR2:I0->O            16   0.043   0.488  M5/MUX1_DispData/MUX8180/XLXI_72 (Disp_num<4>)
     LUT6:I4->O            1   0.043   0.000  M31/M2/Mmux_Hexo_4 (M31/M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.176   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.618ns (1.270ns logic, 6.348ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13/clk_1'
  Total number of paths / destination ports: 360 / 7
-------------------------------------------------------------------------
Offset:              7.752ns (Levels of Logic = 13)
  Source:            M13/m13_min/count60_1 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13/clk_1 rising

  Data Path: M13/m13_min/count60_1 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.236   0.572  M13/m13_min/count60_1 (M13/m13_min/count60_1)
     LUT5:I1->O            1   0.043   0.613  M13/Mmux_Time_out161 (Time_out<9>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/MUX4411/XLXI_128 (M5/MUX1_DispData/MUX8181/MUX4411/XLXN_396)
     OR4:I1->O             1   0.053   0.613  M5/MUX1_DispData/MUX8181/MUX4411/XLXI_130 (M5/MUX1_DispData/MUX8181/o1<1>)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/XLXI_22 (M5/MUX1_DispData/MUX8181/XLXN_45)
     OR2:I0->O            15   0.043   0.600  M5/MUX1_DispData/MUX8181/XLXI_69 (Disp_num<9>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_41 (M31/M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.752ns (1.388ns logic, 6.364ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13/clk_2'
  Total number of paths / destination ports: 180 / 7
-------------------------------------------------------------------------
Offset:              7.630ns (Levels of Logic = 13)
  Source:            M13/m13_hour/count24_1 (FF)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      M13/clk_2 rising

  Data Path: M13/m13_hour/count24_1 to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.236   0.450  M13/m13_hour/count24_1 (M13/m13_hour/count24_1)
     LUT5:I3->O            1   0.043   0.613  M13/Mmux_Time_out161 (Time_out<9>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/MUX4411/XLXI_128 (M5/MUX1_DispData/MUX8181/MUX4411/XLXN_396)
     OR4:I1->O             1   0.053   0.613  M5/MUX1_DispData/MUX8181/MUX4411/XLXI_130 (M5/MUX1_DispData/MUX8181/o1<1>)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/XLXI_22 (M5/MUX1_DispData/MUX8181/XLXN_45)
     OR2:I0->O            15   0.043   0.600  M5/MUX1_DispData/MUX8181/XLXI_69 (Disp_num<9>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_41 (M31/M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.630ns (1.388ns logic, 6.242ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[13]_AND_125_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.764ns (Levels of Logic = 13)
  Source:            M13_1/cnt_13_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[13]_AND_125_o falling

  Data Path: M13_1/cnt_13_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_13_LDC (M13_1/cnt_13_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_131 (M13_1/cnt_13)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4412/XLXI_129 (M5/MUX1_DispData/MUX8181/MUX4412/XLXN_391)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4412/XLXI_130 (M5/MUX1_DispData/MUX8181/o2<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/XLXI_62 (M5/MUX1_DispData/MUX8181/XLXN_143)
     OR2:I1->O            15   0.053   0.573  M5/MUX1_DispData/MUX8181/XLXI_73 (Disp_num<13>)
     LUT6:I3->O            1   0.043   0.000  M31/M2/Mmux_Hexo_41 (M31/M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.764ns (1.482ns logic, 6.282ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[15]_AND_121_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.747ns (Levels of Logic = 13)
  Source:            M13_1/cnt_15_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[15]_AND_121_o falling

  Data Path: M13_1/cnt_15_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_15_LDC (M13_1/cnt_15_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_151 (M13_1/cnt_15)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4412/XLXI_159 (M5/MUX1_DispData/MUX8181/MUX4412/XLXN_451)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4412/XLXI_160 (M5/MUX1_DispData/MUX8181/o2<3>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/XLXI_66 (M5/MUX1_DispData/MUX8181/XLXN_157)
     OR2:I1->O            12   0.053   0.556  M5/MUX1_DispData/MUX8181/XLXI_75 (Disp_num<15>)
     LUT6:I3->O            1   0.043   0.000  M31/M2/Mmux_Hexo_43 (M31/M2/Mmux_Hexo_43)
     MUXF7:I0->O           8   0.176   0.378  M31/M2/Mmux_Hexo_2_f7_2 (M31/Hex<3>)
     INV:I->O             11   0.317   0.551  M31/M1/XLXI_1 (M31/M1/XLXN_14)
     AND4:I3->O            2   0.161   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.747ns (1.509ns logic, 6.238ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[14]_AND_123_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.764ns (Levels of Logic = 13)
  Source:            M13_1/cnt_14_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[14]_AND_123_o falling

  Data Path: M13_1/cnt_14_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_14_LDC (M13_1/cnt_14_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_141 (M13_1/cnt_14)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4412/XLXI_154 (M5/MUX1_DispData/MUX8181/MUX4412/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4412/XLXI_155 (M5/MUX1_DispData/MUX8181/o2<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/XLXI_64 (M5/MUX1_DispData/MUX8181/XLXN_155)
     OR2:I1->O            15   0.053   0.573  M5/MUX1_DispData/MUX8181/XLXI_74 (Disp_num<14>)
     LUT6:I3->O            1   0.043   0.000  M31/M2/Mmux_Hexo_42 (M31/M2/Mmux_Hexo_42)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_1 (M31/Hex<2>)
     INV:I->O              8   0.317   0.642  M31/M1/XLXI_2 (M31/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.764ns (1.401ns logic, 6.363ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[12]_AND_127_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.764ns (Levels of Logic = 13)
  Source:            M13_1/cnt_12_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[12]_AND_127_o falling

  Data Path: M13_1/cnt_12_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_12_LDC (M13_1/cnt_12_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_121 (M13_1/cnt_12)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4412/XLXI_44 (M5/MUX1_DispData/MUX8181/MUX4412/XLXN_152)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4412/XLXI_45 (M5/MUX1_DispData/MUX8181/o2<0>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/XLXI_60 (M5/MUX1_DispData/MUX8181/XLXN_141)
     OR2:I1->O            16   0.053   0.578  M5/MUX1_DispData/MUX8181/XLXI_72 (Disp_num<12>)
     LUT6:I3->O            1   0.043   0.000  M31/M2/Mmux_Hexo_4 (M31/M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.176   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.764ns (1.364ns logic, 6.400ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/BTN_OK<2>'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              6.263ns (Levels of Logic = 11)
  Source:            M13/adjust (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      M2/BTN_OK<2> rising

  Data Path: M13/adjust to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.236   0.529  M13/adjust (M13/adjust)
     LUT3:I0->O            2   0.043   0.618  M13/t_blink<3>11 (t_blink<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX2_Blink/MUX4411/XLXI_153 (M5/MUX2_Blink/MUX4411/XLXN_446)
     OR4:I1->O             1   0.053   0.613  M5/MUX2_Blink/MUX4411/XLXI_155 (M5/MUX2_Blink/o1<2>)
     AND2:I0->O            1   0.043   0.613  M5/MUX2_Blink/XLXI_24 (M5/MUX2_Blink/XLXN_47)
     OR2:I0->O             2   0.043   0.527  M5/MUX2_Blink/XLXI_70 (LE_out<2>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_LE_4 (M31/M2/Mmux_LE_4)
     MUXF7:I0->O           1   0.176   0.613  M31/M2/Mmux_LE_2_f7 (M31/XLXN_382)
     AND2:I0->O            7   0.043   0.647  M31/XLXI_44 (M31/XLXN_385)
     OR2:I0->O             1   0.043   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      6.263ns (0.809ns logic, 5.454ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/push'
  Total number of paths / destination ports: 168 / 7
-------------------------------------------------------------------------
Offset:              6.447ns (Levels of Logic = 12)
  Source:            M4/state_0 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      M4/push rising

  Data Path: M4/state_0 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.704  state_0 (state<0>)
     LUT6:I1->O            3   0.043   0.625  Mmux_blink31 (blink<2>)
     end scope: 'M4:blink<2>'
     AND2:I0->O            1   0.043   0.522  M5/MUX2_Blink/MUX4412/XLXI_152 (M5/MUX2_Blink/MUX4412/XLXN_444)
     OR4:I2->O             1   0.134   0.613  M5/MUX2_Blink/MUX4412/XLXI_155 (M5/MUX2_Blink/o2<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX2_Blink/XLXI_64 (M5/MUX2_Blink/XLXN_155)
     OR2:I1->O             2   0.053   0.527  M5/MUX2_Blink/XLXI_74 (LE_out<6>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_LE_3 (M31/M2/Mmux_LE_3)
     MUXF7:I1->O           1   0.178   0.613  M31/M2/Mmux_LE_2_f7 (M31/XLXN_382)
     AND2:I0->O            7   0.043   0.647  M31/XLXI_44 (M31/XLXN_385)
     OR2:I0->O             1   0.043   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      6.447ns (0.902ns logic, 5.545ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13/m_1ms/XLXI_36/O'
  Total number of paths / destination ports: 270 / 7
-------------------------------------------------------------------------
Offset:              7.558ns (Levels of Logic = 13)
  Source:            M13/m13_ms/ms<8>_ms<9>_ms<10>_ms<11>_0 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13/m_1ms/XLXI_36/O falling

  Data Path: M13/m13_ms/ms<8>_ms<9>_ms<10>_ms<11>_0 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.236   0.378  M13/m13_ms/ms<8>_ms<9>_ms<10>_ms<11>_0 (M13/m13_ms/ms<8>_ms<9>_ms<10>_ms<11>_0)
     LUT5:I4->O            1   0.043   0.613  M13/Mmux_Time_out151 (Time_out<8>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/MUX4411/XLXI_43 (M5/MUX1_DispData/MUX8181/MUX4411/XLXN_151)
     OR4:I1->O             1   0.053   0.613  M5/MUX1_DispData/MUX8181/MUX4411/XLXI_45 (M5/MUX1_DispData/MUX8181/o1<0>)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/XLXI_20 (M5/MUX1_DispData/MUX8181/XLXN_43)
     OR2:I0->O            16   0.043   0.605  M5/MUX1_DispData/MUX8181/XLXI_68 (Disp_num<8>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_4 (M31/M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.176   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.558ns (1.270ns logic, 6.288ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[8]_AND_135_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.791ns (Levels of Logic = 13)
  Source:            M13_1/cnt_8_LDC (LATCH)
  Destination:       SEGMENT<1> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[8]_AND_135_o falling

  Data Path: M13_1/cnt_8_LDC to SEGMENT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_8_LDC (M13_1/cnt_8_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_81 (M13_1/cnt_8)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4410/XLXI_44 (M5/MUX1_DispData/MUX8181/MUX4410/XLXN_152)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4410/XLXI_45 (M5/MUX1_DispData/MUX8181/o0<0>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/XLXI_19 (M5/MUX1_DispData/MUX8181/XLXN_42)
     OR2:I1->O            16   0.053   0.605  M5/MUX1_DispData/MUX8181/XLXI_68 (Disp_num<8>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_4 (M31/M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.176   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.791ns (1.364ns logic, 6.427ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[4]_AND_143_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.674ns (Levels of Logic = 13)
  Source:            M13_1/cnt_4_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[4]_AND_143_o falling

  Data Path: M13_1/cnt_4_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_4_LDC (M13_1/cnt_4_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_41 (M13_1/cnt_4)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4412/XLXI_44 (M5/MUX1_DispData/MUX8180/MUX4412/XLXN_152)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4412/XLXI_45 (M5/MUX1_DispData/MUX8180/o2<0>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8180/XLXI_60 (M5/MUX1_DispData/MUX8180/XLXN_141)
     OR2:I1->O            16   0.053   0.488  M5/MUX1_DispData/MUX8180/XLXI_72 (Disp_num<4>)
     LUT6:I4->O            1   0.043   0.000  M31/M2/Mmux_Hexo_4 (M31/M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.176   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.674ns (1.364ns logic, 6.310ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[0]_AND_151_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.619ns (Levels of Logic = 13)
  Source:            M13_1/cnt_0_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[0]_AND_151_o falling

  Data Path: M13_1/cnt_0_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_0_LDC (M13_1/cnt_0_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_01 (M13_1/cnt_0)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4410/XLXI_44 (M5/MUX1_DispData/MUX8180/MUX4410/XLXN_152)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4410/XLXI_45 (M5/MUX1_DispData/MUX8180/o0<0>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8180/XLXI_19 (M5/MUX1_DispData/MUX8180/XLXN_42)
     OR2:I1->O            16   0.053   0.433  M5/MUX1_DispData/MUX8180/XLXI_68 (Disp_num<0>)
     LUT6:I5->O            1   0.043   0.000  M31/M2/Mmux_Hexo_4 (M31/M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.176   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.619ns (1.364ns logic, 6.255ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[20]_AND_111_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.676ns (Levels of Logic = 13)
  Source:            M13_1/cnt_20_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[20]_AND_111_o falling

  Data Path: M13_1/cnt_20_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_20_LDC (M13_1/cnt_20_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_201 (M13_1/cnt_20)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4412/XLXI_44 (M5/MUX1_DispData/MUX8182/MUX4412/XLXN_152)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4412/XLXI_45 (M5/MUX1_DispData/MUX8182/o2<0>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8182/XLXI_60 (M5/MUX1_DispData/MUX8182/XLXN_141)
     OR2:I1->O            16   0.053   0.488  M5/MUX1_DispData/MUX8182/XLXI_72 (Disp_num<20>)
     LUT6:I4->O            1   0.043   0.000  M31/M2/Mmux_Hexo_3 (M31/M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.676ns (1.366ns logic, 6.310ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[16]_AND_119_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.621ns (Levels of Logic = 13)
  Source:            M13_1/cnt_16_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[16]_AND_119_o falling

  Data Path: M13_1/cnt_16_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_16_LDC (M13_1/cnt_16_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_161 (M13_1/cnt_16)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4410/XLXI_44 (M5/MUX1_DispData/MUX8182/MUX4410/XLXN_152)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4410/XLXI_45 (M5/MUX1_DispData/MUX8182/o0<0>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8182/XLXI_19 (M5/MUX1_DispData/MUX8182/XLXN_42)
     OR2:I1->O            16   0.053   0.433  M5/MUX1_DispData/MUX8182/XLXI_68 (Disp_num<16>)
     LUT6:I5->O            1   0.043   0.000  M31/M2/Mmux_Hexo_3 (M31/M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M31/M2/Mmux_Hexo_2_f7 (M31/Hex<0>)
     INV:I->O              6   0.317   0.641  M31/M1/XLXI_4 (M31/M1/XLXN_24)
     AND4:I0->O            2   0.043   0.527  M31/M1/XLXI_6 (M31/M1/XLXN_26)
     OR4:I2->O             1   0.134   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.621ns (1.366ns logic, 6.255ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[9]_AND_133_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.791ns (Levels of Logic = 13)
  Source:            M13_1/cnt_9_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[9]_AND_133_o falling

  Data Path: M13_1/cnt_9_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_9_LDC (M13_1/cnt_9_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_91 (M13_1/cnt_9)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4410/XLXI_129 (M5/MUX1_DispData/MUX8181/MUX4410/XLXN_391)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4410/XLXI_130 (M5/MUX1_DispData/MUX8181/o0<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/XLXI_21 (M5/MUX1_DispData/MUX8181/XLXN_44)
     OR2:I1->O            15   0.053   0.600  M5/MUX1_DispData/MUX8181/XLXI_69 (Disp_num<9>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_41 (M31/M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.791ns (1.482ns logic, 6.309ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[5]_AND_141_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.674ns (Levels of Logic = 13)
  Source:            M13_1/cnt_5_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[5]_AND_141_o falling

  Data Path: M13_1/cnt_5_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_5_LDC (M13_1/cnt_5_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_51 (M13_1/cnt_5)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4412/XLXI_129 (M5/MUX1_DispData/MUX8180/MUX4412/XLXN_391)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4412/XLXI_130 (M5/MUX1_DispData/MUX8180/o2<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8180/XLXI_62 (M5/MUX1_DispData/MUX8180/XLXN_143)
     OR2:I1->O            15   0.053   0.483  M5/MUX1_DispData/MUX8180/XLXI_73 (Disp_num<5>)
     LUT6:I4->O            1   0.043   0.000  M31/M2/Mmux_Hexo_41 (M31/M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.674ns (1.482ns logic, 6.192ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[1]_AND_149_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.619ns (Levels of Logic = 13)
  Source:            M13_1/cnt_1_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[1]_AND_149_o falling

  Data Path: M13_1/cnt_1_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_1_LDC (M13_1/cnt_1_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_110 (M13_1/cnt_1)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4410/XLXI_129 (M5/MUX1_DispData/MUX8180/MUX4410/XLXN_391)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4410/XLXI_130 (M5/MUX1_DispData/MUX8180/o0<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8180/XLXI_21 (M5/MUX1_DispData/MUX8180/XLXN_44)
     OR2:I1->O            15   0.053   0.428  M5/MUX1_DispData/MUX8180/XLXI_69 (Disp_num<1>)
     LUT6:I5->O            1   0.043   0.000  M31/M2/Mmux_Hexo_41 (M31/M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.619ns (1.482ns logic, 6.137ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[25]_AND_101_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.793ns (Levels of Logic = 13)
  Source:            M13_1/cnt_25_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[25]_AND_101_o falling

  Data Path: M13_1/cnt_25_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_25_LDC (M13_1/cnt_25_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_251 (M13_1/cnt_25)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_129 (M5/MUX1_DispData/MUX8183/MUX4410/XLXN_391)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_130 (M5/MUX1_DispData/MUX8183/o0<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_21 (M5/MUX1_DispData/MUX8183/XLXN_44)
     OR2:I1->O            15   0.053   0.600  M5/MUX1_DispData/MUX8183/XLXI_69 (Disp_num<25>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_31 (M31/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.793ns (1.484ns logic, 6.309ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[29]_AND_93_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.766ns (Levels of Logic = 13)
  Source:            M13_1/cnt_29_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[29]_AND_93_o falling

  Data Path: M13_1/cnt_29_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_29_LDC (M13_1/cnt_29_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_291 (M13_1/cnt_29)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_129 (M5/MUX1_DispData/MUX8183/MUX4412/XLXN_391)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_130 (M5/MUX1_DispData/MUX8183/o2<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_62 (M5/MUX1_DispData/MUX8183/XLXN_143)
     OR2:I1->O            15   0.053   0.573  M5/MUX1_DispData/MUX8183/XLXI_73 (Disp_num<29>)
     LUT6:I3->O            1   0.043   0.000  M31/M2/Mmux_Hexo_31 (M31/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.766ns (1.484ns logic, 6.282ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[21]_AND_109_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.676ns (Levels of Logic = 13)
  Source:            M13_1/cnt_21_LDC (LATCH)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[21]_AND_109_o falling

  Data Path: M13_1/cnt_21_LDC to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_21_LDC (M13_1/cnt_21_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_211 (M13_1/cnt_21)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4412/XLXI_129 (M5/MUX1_DispData/MUX8182/MUX4412/XLXN_391)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4412/XLXI_130 (M5/MUX1_DispData/MUX8182/o2<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8182/XLXI_62 (M5/MUX1_DispData/MUX8182/XLXN_143)
     OR2:I1->O            15   0.053   0.483  M5/MUX1_DispData/MUX8182/XLXI_73 (Disp_num<21>)
     LUT6:I4->O            1   0.043   0.000  M31/M2/Mmux_Hexo_31 (M31/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.676ns (1.484ns logic, 6.192ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[17]_AND_117_o'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              7.621ns (Levels of Logic = 13)
  Source:            M13_1/cnt_17_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[17]_AND_117_o falling

  Data Path: M13_1/cnt_17_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_17_LDC (M13_1/cnt_17_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_171 (M13_1/cnt_17)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4410/XLXI_129 (M5/MUX1_DispData/MUX8182/MUX4410/XLXN_391)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4410/XLXI_130 (M5/MUX1_DispData/MUX8182/o0<1>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8182/XLXI_21 (M5/MUX1_DispData/MUX8182/XLXN_44)
     OR2:I1->O            15   0.053   0.428  M5/MUX1_DispData/MUX8182/XLXI_69 (Disp_num<17>)
     LUT6:I5->O            1   0.043   0.000  M31/M2/Mmux_Hexo_31 (M31/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_0 (M31/Hex<1>)
     INV:I->O              8   0.317   0.561  M31/M1/XLXI_3 (M31/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.621ns (1.484ns logic, 6.137ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[10]_AND_131_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.791ns (Levels of Logic = 13)
  Source:            M13_1/cnt_10_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[10]_AND_131_o falling

  Data Path: M13_1/cnt_10_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_10_LDC (M13_1/cnt_10_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_101 (M13_1/cnt_10)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4410/XLXI_154 (M5/MUX1_DispData/MUX8181/MUX4410/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4410/XLXI_155 (M5/MUX1_DispData/MUX8181/o0<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/XLXI_23 (M5/MUX1_DispData/MUX8181/XLXN_46)
     OR2:I1->O            15   0.053   0.600  M5/MUX1_DispData/MUX8181/XLXI_70 (Disp_num<10>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_42 (M31/M2/Mmux_Hexo_42)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_1 (M31/Hex<2>)
     INV:I->O              8   0.317   0.642  M31/M1/XLXI_2 (M31/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.791ns (1.401ns logic, 6.390ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[6]_AND_139_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.674ns (Levels of Logic = 13)
  Source:            M13_1/cnt_6_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[6]_AND_139_o falling

  Data Path: M13_1/cnt_6_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_6_LDC (M13_1/cnt_6_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_61 (M13_1/cnt_6)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4412/XLXI_154 (M5/MUX1_DispData/MUX8180/MUX4412/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4412/XLXI_155 (M5/MUX1_DispData/MUX8180/o2<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8180/XLXI_64 (M5/MUX1_DispData/MUX8180/XLXN_155)
     OR2:I1->O            15   0.053   0.483  M5/MUX1_DispData/MUX8180/XLXI_74 (Disp_num<6>)
     LUT6:I4->O            1   0.043   0.000  M31/M2/Mmux_Hexo_42 (M31/M2/Mmux_Hexo_42)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_1 (M31/Hex<2>)
     INV:I->O              8   0.317   0.642  M31/M1/XLXI_2 (M31/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.674ns (1.401ns logic, 6.273ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[2]_AND_147_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.619ns (Levels of Logic = 13)
  Source:            M13_1/cnt_2_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[2]_AND_147_o falling

  Data Path: M13_1/cnt_2_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_2_LDC (M13_1/cnt_2_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_210 (M13_1/cnt_2)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4410/XLXI_154 (M5/MUX1_DispData/MUX8180/MUX4410/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4410/XLXI_155 (M5/MUX1_DispData/MUX8180/o0<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8180/XLXI_23 (M5/MUX1_DispData/MUX8180/XLXN_46)
     OR2:I1->O            15   0.053   0.428  M5/MUX1_DispData/MUX8180/XLXI_70 (Disp_num<2>)
     LUT6:I5->O            1   0.043   0.000  M31/M2/Mmux_Hexo_42 (M31/M2/Mmux_Hexo_42)
     MUXF7:I0->O          11   0.176   0.395  M31/M2/Mmux_Hexo_2_f7_1 (M31/Hex<2>)
     INV:I->O              8   0.317   0.642  M31/M1/XLXI_2 (M31/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.619ns (1.401ns logic, 6.218ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[22]_AND_107_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.676ns (Levels of Logic = 13)
  Source:            M13_1/cnt_22_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[22]_AND_107_o falling

  Data Path: M13_1/cnt_22_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_22_LDC (M13_1/cnt_22_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_221 (M13_1/cnt_22)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4412/XLXI_154 (M5/MUX1_DispData/MUX8182/MUX4412/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4412/XLXI_155 (M5/MUX1_DispData/MUX8182/o2<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8182/XLXI_64 (M5/MUX1_DispData/MUX8182/XLXN_155)
     OR2:I1->O            15   0.053   0.483  M5/MUX1_DispData/MUX8182/XLXI_74 (Disp_num<22>)
     LUT6:I4->O            1   0.043   0.000  M31/M2/Mmux_Hexo_32 (M31/M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_1 (M31/Hex<2>)
     INV:I->O              8   0.317   0.642  M31/M1/XLXI_2 (M31/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.676ns (1.403ns logic, 6.273ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[18]_AND_115_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.621ns (Levels of Logic = 13)
  Source:            M13_1/cnt_18_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[18]_AND_115_o falling

  Data Path: M13_1/cnt_18_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_18_LDC (M13_1/cnt_18_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_181 (M13_1/cnt_18)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4410/XLXI_154 (M5/MUX1_DispData/MUX8182/MUX4410/XLXN_441)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4410/XLXI_155 (M5/MUX1_DispData/MUX8182/o0<2>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8182/XLXI_23 (M5/MUX1_DispData/MUX8182/XLXN_46)
     OR2:I1->O            15   0.053   0.428  M5/MUX1_DispData/MUX8182/XLXI_70 (Disp_num<18>)
     LUT6:I5->O            1   0.043   0.000  M31/M2/Mmux_Hexo_32 (M31/M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M31/M2/Mmux_Hexo_2_f7_1 (M31/Hex<2>)
     INV:I->O              8   0.317   0.642  M31/M1/XLXI_2 (M31/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.621ns (1.403ns logic, 6.218ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[11]_AND_129_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.774ns (Levels of Logic = 13)
  Source:            M13_1/cnt_11_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[11]_AND_129_o falling

  Data Path: M13_1/cnt_11_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_11_LDC (M13_1/cnt_11_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_111 (M13_1/cnt_11)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4410/XLXI_159 (M5/MUX1_DispData/MUX8181/MUX4410/XLXN_451)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8181/MUX4410/XLXI_160 (M5/MUX1_DispData/MUX8181/o0<3>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8181/XLXI_25 (M5/MUX1_DispData/MUX8181/XLXN_48)
     OR2:I1->O            12   0.053   0.583  M5/MUX1_DispData/MUX8181/XLXI_71 (Disp_num<11>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_43 (M31/M2/Mmux_Hexo_43)
     MUXF7:I0->O           8   0.176   0.378  M31/M2/Mmux_Hexo_2_f7_2 (M31/Hex<3>)
     INV:I->O             11   0.317   0.551  M31/M1/XLXI_1 (M31/M1/XLXN_14)
     AND4:I3->O            2   0.161   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.774ns (1.509ns logic, 6.265ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[7]_AND_137_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.657ns (Levels of Logic = 13)
  Source:            M13_1/cnt_7_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[7]_AND_137_o falling

  Data Path: M13_1/cnt_7_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_7_LDC (M13_1/cnt_7_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_71 (M13_1/cnt_7)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4412/XLXI_159 (M5/MUX1_DispData/MUX8180/MUX4412/XLXN_451)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4412/XLXI_160 (M5/MUX1_DispData/MUX8180/o2<3>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8180/XLXI_66 (M5/MUX1_DispData/MUX8180/XLXN_157)
     OR2:I1->O            12   0.053   0.466  M5/MUX1_DispData/MUX8180/XLXI_75 (Disp_num<7>)
     LUT6:I4->O            1   0.043   0.000  M31/M2/Mmux_Hexo_43 (M31/M2/Mmux_Hexo_43)
     MUXF7:I0->O           8   0.176   0.378  M31/M2/Mmux_Hexo_2_f7_2 (M31/Hex<3>)
     INV:I->O             11   0.317   0.551  M31/M1/XLXI_1 (M31/M1/XLXN_14)
     AND4:I3->O            2   0.161   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.657ns (1.509ns logic, 6.148ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[3]_AND_145_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.602ns (Levels of Logic = 13)
  Source:            M13_1/cnt_3_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[3]_AND_145_o falling

  Data Path: M13_1/cnt_3_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_3_LDC (M13_1/cnt_3_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_32 (M13_1/cnt_3)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4410/XLXI_159 (M5/MUX1_DispData/MUX8180/MUX4410/XLXN_451)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8180/MUX4410/XLXI_160 (M5/MUX1_DispData/MUX8180/o0<3>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8180/XLXI_25 (M5/MUX1_DispData/MUX8180/XLXN_48)
     OR2:I1->O            12   0.053   0.411  M5/MUX1_DispData/MUX8180/XLXI_71 (Disp_num<3>)
     LUT6:I5->O            1   0.043   0.000  M31/M2/Mmux_Hexo_43 (M31/M2/Mmux_Hexo_43)
     MUXF7:I0->O           8   0.176   0.378  M31/M2/Mmux_Hexo_2_f7_2 (M31/Hex<3>)
     INV:I->O             11   0.317   0.551  M31/M1/XLXI_1 (M31/M1/XLXN_14)
     AND4:I3->O            2   0.161   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.602ns (1.509ns logic, 6.093ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[27]_AND_97_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.776ns (Levels of Logic = 13)
  Source:            M13_1/cnt_27_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[27]_AND_97_o falling

  Data Path: M13_1/cnt_27_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_27_LDC (M13_1/cnt_27_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_271 (M13_1/cnt_27)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_159 (M5/MUX1_DispData/MUX8183/MUX4410/XLXN_451)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4410/XLXI_160 (M5/MUX1_DispData/MUX8183/o0<3>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_25 (M5/MUX1_DispData/MUX8183/XLXN_48)
     OR2:I1->O            12   0.053   0.583  M5/MUX1_DispData/MUX8183/XLXI_71 (Disp_num<27>)
     LUT6:I2->O            1   0.043   0.000  M31/M2/Mmux_Hexo_33 (M31/M2/Mmux_Hexo_33)
     MUXF7:I1->O           8   0.178   0.378  M31/M2/Mmux_Hexo_2_f7_2 (M31/Hex<3>)
     INV:I->O             11   0.317   0.551  M31/M1/XLXI_1 (M31/M1/XLXN_14)
     AND4:I3->O            2   0.161   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.776ns (1.511ns logic, 6.265ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[31]_AND_89_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.751ns (Levels of Logic = 13)
  Source:            M13_1/cnt_31_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[31]_AND_89_o falling

  Data Path: M13_1/cnt_31_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.330   0.507  M13_1/cnt_31_LDC (M13_1/cnt_31_LDC)
     LUT3:I0->O            3   0.043   0.625  M13_1/cnt_311 (M13_1/cnt_31)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_159 (M5/MUX1_DispData/MUX8183/MUX4412/XLXN_451)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8183/MUX4412/XLXI_160 (M5/MUX1_DispData/MUX8183/o2<3>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8183/XLXI_66 (M5/MUX1_DispData/MUX8183/XLXN_157)
     OR2:I1->O            12   0.053   0.556  M5/MUX1_DispData/MUX8183/XLXI_75 (Disp_num<31>)
     LUT6:I3->O            1   0.043   0.000  M31/M2/Mmux_Hexo_33 (M31/M2/Mmux_Hexo_33)
     MUXF7:I1->O           8   0.178   0.378  M31/M2/Mmux_Hexo_2_f7_2 (M31/Hex<3>)
     INV:I->O             11   0.317   0.551  M31/M1/XLXI_1 (M31/M1/XLXN_14)
     AND4:I3->O            2   0.161   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.751ns (1.511ns logic, 6.240ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[23]_AND_105_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.659ns (Levels of Logic = 13)
  Source:            M13_1/cnt_23_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[23]_AND_105_o falling

  Data Path: M13_1/cnt_23_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_23_LDC (M13_1/cnt_23_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_231 (M13_1/cnt_23)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4412/XLXI_159 (M5/MUX1_DispData/MUX8182/MUX4412/XLXN_451)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4412/XLXI_160 (M5/MUX1_DispData/MUX8182/o2<3>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8182/XLXI_66 (M5/MUX1_DispData/MUX8182/XLXN_157)
     OR2:I1->O            12   0.053   0.466  M5/MUX1_DispData/MUX8182/XLXI_75 (Disp_num<23>)
     LUT6:I4->O            1   0.043   0.000  M31/M2/Mmux_Hexo_33 (M31/M2/Mmux_Hexo_33)
     MUXF7:I1->O           8   0.178   0.378  M31/M2/Mmux_Hexo_2_f7_2 (M31/Hex<3>)
     INV:I->O             11   0.317   0.551  M31/M1/XLXI_1 (M31/M1/XLXN_14)
     AND4:I3->O            2   0.161   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.659ns (1.511ns logic, 6.148ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M13_1/Start_Timing_constants[19]_AND_113_o'
  Total number of paths / destination ports: 23 / 7
-------------------------------------------------------------------------
Offset:              7.604ns (Levels of Logic = 13)
  Source:            M13_1/cnt_19_LDC (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      M13_1/Start_Timing_constants[19]_AND_113_o falling

  Data Path: M13_1/cnt_19_LDC to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.330   0.500  M13_1/cnt_19_LDC (M13_1/cnt_19_LDC)
     LUT3:I0->O            4   0.043   0.630  M13_1/cnt_191 (M13_1/cnt_19)
     AND2:I0->O            1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4410/XLXI_159 (M5/MUX1_DispData/MUX8182/MUX4410/XLXN_451)
     OR4:I0->O             1   0.043   0.613  M5/MUX1_DispData/MUX8182/MUX4410/XLXI_160 (M5/MUX1_DispData/MUX8182/o0<3>)
     AND2:I0->O            1   0.043   0.603  M5/MUX1_DispData/MUX8182/XLXI_25 (M5/MUX1_DispData/MUX8182/XLXN_48)
     OR2:I1->O            12   0.053   0.411  M5/MUX1_DispData/MUX8182/XLXI_71 (Disp_num<19>)
     LUT6:I5->O            1   0.043   0.000  M31/M2/Mmux_Hexo_33 (M31/M2/Mmux_Hexo_33)
     MUXF7:I1->O           8   0.178   0.378  M31/M2/Mmux_Hexo_2_f7_2 (M31/Hex<3>)
     INV:I->O             11   0.317   0.551  M31/M1/XLXI_1 (M31/M1/XLXN_14)
     AND4:I3->O            2   0.161   0.500  M31/M1/XLXI_5 (M31/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  M31/M1/XLXI_17 (M31/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  M31/M1/XLXI_47 (M31/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  M31/MUXHM/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      7.604ns (1.511ns logic, 6.093ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M1/clkdiv_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M1/clkdiv_0    |    6.293|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M1/clkdiv_26
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M1/clkdiv_26   |    2.578|         |         |         |
M2/clk1        |    2.733|         |         |         |
clk_100mhz     |    2.203|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13/adjust
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/BTN_OK<0>   |         |         |    1.258|         |
M2/clk1        |         |         |    1.118|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13/clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M13/clk_1      |    1.916|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13/clk_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M13/clk_2      |    1.911|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13/m13_ms/clk_1s
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
M13/adjust       |         |    1.591|         |         |
M13/m13_ms/clk_1s|    2.118|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13/m_1ms/XLXI_36/O
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
M13/m_1ms/XLXI_36/O|         |         |    2.882|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[0]_AND_151_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[10]_AND_131_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[11]_AND_129_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.354|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[12]_AND_127_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[13]_AND_125_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[14]_AND_123_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[15]_AND_121_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.354|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[16]_AND_119_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[17]_AND_117_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[18]_AND_115_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[19]_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.354|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[1]_AND_149_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[20]_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[21]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[22]_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[23]_AND_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.354|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[24]_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[25]_AND_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[26]_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[27]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.354|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[28]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[29]_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.360|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[2]_AND_147_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[30]_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.360|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[31]_AND_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.349|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[3]_AND_145_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.354|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[4]_AND_143_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[5]_AND_141_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[6]_AND_139_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[7]_AND_137_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.354|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[8]_AND_135_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M13_1/Start_Timing_constants[9]_AND_133_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |         |         |    1.388|         |
clk_100mhz     |         |         |    1.365|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/BTN_OK<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/BTN_OK<0>   |    1.097|         |         |         |
M2/BTN_OK<2>   |    1.175|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/BTN_OK<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/BTN_OK<2>   |    1.014|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/BTN_OK<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/BTN_OK<3>   |   13.775|         |         |         |
clk_100mhz     |   15.232|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M2/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M2/clk1        |    0.946|         |         |         |
M4/push        |    1.069|         |         |         |
clk_100mhz     |    1.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MS/XLXI_36/O
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
M13_1/Start_Timing_constants[0]_AND_151_o |         |         |    3.646|         |
M13_1/Start_Timing_constants[10]_AND_131_o|         |         |    3.421|         |
M13_1/Start_Timing_constants[11]_AND_129_o|         |         |    3.366|         |
M13_1/Start_Timing_constants[12]_AND_127_o|         |         |    3.737|         |
M13_1/Start_Timing_constants[13]_AND_125_o|         |         |    3.747|         |
M13_1/Start_Timing_constants[14]_AND_123_o|         |         |    3.656|         |
M13_1/Start_Timing_constants[15]_AND_121_o|         |         |    3.629|         |
M13_1/Start_Timing_constants[16]_AND_119_o|         |         |    3.539|         |
M13_1/Start_Timing_constants[17]_AND_117_o|         |         |    3.484|         |
M13_1/Start_Timing_constants[18]_AND_115_o|         |         |    3.727|         |
M13_1/Start_Timing_constants[19]_AND_113_o|         |         |    3.737|         |
M13_1/Start_Timing_constants[1]_AND_149_o |         |         |    3.656|         |
M13_1/Start_Timing_constants[20]_AND_111_o|         |         |    3.646|         |
M13_1/Start_Timing_constants[21]_AND_109_o|         |         |    3.619|         |
M13_1/Start_Timing_constants[22]_AND_107_o|         |         |    3.529|         |
M13_1/Start_Timing_constants[23]_AND_105_o|         |         |    3.474|         |
M13_1/Start_Timing_constants[24]_AND_103_o|         |         |    3.529|         |
M13_1/Start_Timing_constants[25]_AND_101_o|         |         |    3.539|         |
M13_1/Start_Timing_constants[26]_AND_99_o |         |         |    3.448|         |
M13_1/Start_Timing_constants[27]_AND_97_o |         |         |    3.421|         |
M13_1/Start_Timing_constants[28]_AND_95_o |         |         |    3.331|         |
M13_1/Start_Timing_constants[29]_AND_93_o |         |         |    3.276|         |
M13_1/Start_Timing_constants[2]_AND_147_o |         |         |    3.565|         |
M13_1/Start_Timing_constants[30]_AND_91_o |         |         |    3.025|         |
M13_1/Start_Timing_constants[31]_AND_89_o |         |         |    3.080|         |
M13_1/Start_Timing_constants[3]_AND_145_o |         |         |    3.538|         |
M13_1/Start_Timing_constants[4]_AND_143_o |         |         |    3.448|         |
M13_1/Start_Timing_constants[5]_AND_141_o |         |         |    3.393|         |
M13_1/Start_Timing_constants[6]_AND_139_o |         |         |    3.619|         |
M13_1/Start_Timing_constants[7]_AND_137_o |         |         |    3.629|         |
M13_1/Start_Timing_constants[8]_AND_135_o |         |         |    3.538|         |
M13_1/Start_Timing_constants[9]_AND_133_o |         |         |    3.511|         |
M2/clk1                                   |         |         |    1.443|         |
MS/XLXI_36/O                              |         |         |    3.563|         |
clk_100mhz                                |         |         |    2.344|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
M1/clkdiv_26                              |    6.674|         |    1.927|         |
M13/clk_1                                 |    7.272|         |         |         |
M13/clk_2                                 |    7.150|         |         |         |
M13/m13_ms/clk_1s                         |    7.294|         |         |         |
M13/m_1ms/XLXI_36/O                       |         |    7.089|         |         |
M13_1/Start_Timing_constants[0]_AND_151_o |         |    7.305|         |         |
M13_1/Start_Timing_constants[10]_AND_131_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[11]_AND_129_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[12]_AND_127_o|         |    7.305|         |         |
M13_1/Start_Timing_constants[13]_AND_125_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[14]_AND_123_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[15]_AND_121_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[16]_AND_119_o|         |    7.305|         |         |
M13_1/Start_Timing_constants[17]_AND_117_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[18]_AND_115_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[19]_AND_113_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[1]_AND_149_o |         |    7.311|         |         |
M13_1/Start_Timing_constants[20]_AND_111_o|         |    7.305|         |         |
M13_1/Start_Timing_constants[21]_AND_109_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[22]_AND_107_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[23]_AND_105_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[24]_AND_103_o|         |    7.305|         |         |
M13_1/Start_Timing_constants[25]_AND_101_o|         |    7.311|         |         |
M13_1/Start_Timing_constants[26]_AND_99_o |         |    7.311|         |         |
M13_1/Start_Timing_constants[27]_AND_97_o |         |    7.311|         |         |
M13_1/Start_Timing_constants[28]_AND_95_o |         |    7.305|         |         |
M13_1/Start_Timing_constants[29]_AND_93_o |         |    7.311|         |         |
M13_1/Start_Timing_constants[2]_AND_147_o |         |    7.311|         |         |
M13_1/Start_Timing_constants[30]_AND_91_o |         |    7.313|         |         |
M13_1/Start_Timing_constants[31]_AND_89_o |         |    7.313|         |         |
M13_1/Start_Timing_constants[3]_AND_145_o |         |    7.311|         |         |
M13_1/Start_Timing_constants[4]_AND_143_o |         |    7.305|         |         |
M13_1/Start_Timing_constants[5]_AND_141_o |         |    7.311|         |         |
M13_1/Start_Timing_constants[6]_AND_139_o |         |    7.311|         |         |
M13_1/Start_Timing_constants[7]_AND_137_o |         |    7.311|         |         |
M13_1/Start_Timing_constants[8]_AND_135_o |         |    7.305|         |         |
M13_1/Start_Timing_constants[9]_AND_133_o |         |    7.311|         |         |
M2/BTN_OK<0>                              |    7.414|         |         |         |
M2/BTN_OK<2>                              |    5.631|         |         |         |
M2/BTN_OK<3>                              |   19.748|         |    8.993|         |
M2/clk1                                   |    1.100|         |         |         |
M4/push                                   |    5.813|         |         |         |
MS/XLXI_36/O                              |         |    7.129|    0.706|         |
clk_100mhz                                |   21.204|    1.289|   10.450|         |
------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.70 secs
 
--> 

Total memory usage is 435100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  149 (   0 filtered)
Number of infos    :   68 (   0 filtered)

