// Seed: 2772441759
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4
);
  always #1 id_0 <= 1;
  assign id_0 = 1'h0;
endmodule
