$date
	Sat Nov 14 15:59:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enabled $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % enabled $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module U1 $end
$var wire 1 ' D $end
$var wire 1 $ clk $end
$var wire 1 % enabled $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
0&
0%
0$
0#
0"
x!
$end
#2
0'
0!
1&
#3
0&
#5
1$
#10
0$
#13
1'
1"
#15
1$
#20
0$
#23
1#
#25
1$
#30
0$
#33
0#
1%
#35
1!
1$
#40
0$
#43
0"
#45
1$
#50
0$
#53
0'
1#
#55
0!
1$
#60
0$
#63
0#
#65
1$
#70
0$
#73
1'
1#
1"
#75
0'
1!
1$
#80
0$
#85
1'
0!
1$
#90
0$
#95
0'
1!
1$
#100
0$
#105
1'
0!
1$
#110
0$
#113
0#
#115
1!
1$
#120
0$
#123
0'
1#
0"
0%
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
