

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Mon Sep 05 10:14:54 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATB	set	3978
    49   000000                     _TRISB	set	3987
    50   000000                     _ADCON1	set	4033
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55   007FB8                     __pcinit:
    56                           	callstack 0
    57   007FB8                     start_initialization:
    58                           	callstack 0
    59   007FB8                     __initialization:
    60                           	callstack 0
    61   007FB8                     end_of_initialization:
    62                           	callstack 0
    63   007FB8                     __end_of__initialization:
    64                           	callstack 0
    65   007FB8  0100               	movlb	0
    66   007FBA  EFDF  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69   000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71   000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74   000001                     	ds	2
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 68 in file "sumador.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;  suma            1    0        unsigned char 
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          2       0       0       0       0       0       0       0       0
    98 ;;      Totals:         2       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        2 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108   007FBE                     __ptext0:
   109                           	callstack 0
   110   007FBE                     _main:
   111                           	callstack 31
   112   007FBE                     
   113                           ;sumador.c: 69:     ADCON1 = 0x0F;
   114   007FBE  0E0F               	movlw	15
   115   007FC0  6EC1               	movwf	193,c	;volatile
   116                           
   117                           ;sumador.c: 71:     TRISB = 0x00;
   118   007FC2  0E00               	movlw	0
   119   007FC4  6E93               	movwf	147,c	;volatile
   120                           
   121                           ;sumador.c: 72:     LATB = 0x00;
   122   007FC6  0E00               	movlw	0
   123   007FC8  6E8A               	movwf	138,c	;volatile
   124   007FCA                     l13:
   125                           
   126                           ;sumador.c: 77:     {;sumador.c: 78:         LATB = 0b10000000;
   127   007FCA  0E80               	movlw	128
   128   007FCC  6E8A               	movwf	138,c	;volatile
   129   007FCE                     
   130                           ;sumador.c: 79:         _delay((unsigned long)((200)*(4000000/4000.0)));
   131   007FCE  0E02               	movlw	2
   132   007FD0  6E02               	movwf	(??_main+1)^0,c
   133   007FD2  0E04               	movlw	4
   134   007FD4  6E01               	movwf	??_main^0,c
   135   007FD6  0EBA               	movlw	186
   136   007FD8                     u17:
   137   007FD8  2EE8               	decfsz	wreg,f,c
   138   007FDA  D7FE               	bra	u17
   139   007FDC  2E01               	decfsz	??_main^0,f,c
   140   007FDE  D7FC               	bra	u17
   141   007FE0  2E02               	decfsz	(??_main+1)^0,f,c
   142   007FE2  D7FA               	bra	u17
   143   007FE4  D000               	nop2	
   144   007FE6                     
   145                           ;sumador.c: 80:         LATB = 0;
   146   007FE6  0E00               	movlw	0
   147   007FE8  6E8A               	movwf	138,c	;volatile
   148                           
   149                           ;sumador.c: 81:         _delay((unsigned long)((100)*(4000000/4000.0)));
   150   007FEA  0E82               	movlw	130
   151   007FEC  6E01               	movwf	??_main^0,c
   152   007FEE  0EDE               	movlw	222
   153   007FF0                     u27:
   154   007FF0  2EE8               	decfsz	wreg,f,c
   155   007FF2  D7FE               	bra	u27
   156   007FF4  2E01               	decfsz	??_main^0,f,c
   157   007FF6  D7FC               	bra	u27
   158   007FF8  EFE5  F03F         	goto	l13
   159   007FFC  EF00  F000         	goto	start
   160   008000                     __end_of_main:
   161                           	callstack 0
   162   000000                     
   163                           	psect	rparam
   164   000000                     
   165                           	psect	idloc
   166                           
   167                           ;Config register IDLOC0 @ 0x200000
   168                           ;	unspecified, using default values
   169   200000                     	org	2097152
   170   200000  FF                 	db	255
   171                           
   172                           ;Config register IDLOC1 @ 0x200001
   173                           ;	unspecified, using default values
   174   200001                     	org	2097153
   175   200001  FF                 	db	255
   176                           
   177                           ;Config register IDLOC2 @ 0x200002
   178                           ;	unspecified, using default values
   179   200002                     	org	2097154
   180   200002  FF                 	db	255
   181                           
   182                           ;Config register IDLOC3 @ 0x200003
   183                           ;	unspecified, using default values
   184   200003                     	org	2097155
   185   200003  FF                 	db	255
   186                           
   187                           ;Config register IDLOC4 @ 0x200004
   188                           ;	unspecified, using default values
   189   200004                     	org	2097156
   190   200004  FF                 	db	255
   191                           
   192                           ;Config register IDLOC5 @ 0x200005
   193                           ;	unspecified, using default values
   194   200005                     	org	2097157
   195   200005  FF                 	db	255
   196                           
   197                           ;Config register IDLOC6 @ 0x200006
   198                           ;	unspecified, using default values
   199   200006                     	org	2097158
   200   200006  FF                 	db	255
   201                           
   202                           ;Config register IDLOC7 @ 0x200007
   203                           ;	unspecified, using default values
   204   200007                     	org	2097159
   205   200007  FF                 	db	255
   206                           
   207                           	psect	config
   208                           
   209                           ;Config register CONFIG1L @ 0x300000
   210                           ;	PLL Prescaler Selection bits
   211                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   212                           ;	System Clock Postscaler Selection bits
   213                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   214                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   215                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   216   300000                     	org	3145728
   217   300000  00                 	db	0
   218                           
   219                           ;Config register CONFIG1H @ 0x300001
   220                           ;	Oscillator Selection bits
   221                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   222                           ;	Fail-Safe Clock Monitor Enable bit
   223                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   224                           ;	Internal/External Oscillator Switchover bit
   225                           ;	IESO = OFF, Oscillator Switchover mode disabled
   226   300001                     	org	3145729
   227   300001  05                 	db	5
   228                           
   229                           ;Config register CONFIG2L @ 0x300002
   230                           ;	Power-up Timer Enable bit
   231                           ;	PWRT = OFF, PWRT disabled
   232                           ;	Brown-out Reset Enable bits
   233                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   234                           ;	Brown-out Reset Voltage bits
   235                           ;	BORV = 3, Minimum setting 2.05V
   236                           ;	USB Voltage Regulator Enable bit
   237                           ;	VREGEN = OFF, USB voltage regulator disabled
   238   300002                     	org	3145730
   239   300002  1F                 	db	31
   240                           
   241                           ;Config register CONFIG2H @ 0x300003
   242                           ;	Watchdog Timer Enable bit
   243                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   244                           ;	Watchdog Timer Postscale Select bits
   245                           ;	WDTPS = 32768, 1:32768
   246   300003                     	org	3145731
   247   300003  1E                 	db	30
   248                           
   249                           ; Padding undefined space
   250   300004                     	org	3145732
   251   300004  FF                 	db	255
   252                           
   253                           ;Config register CONFIG3H @ 0x300005
   254                           ;	CCP2 MUX bit
   255                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   256                           ;	PORTB A/D Enable bit
   257                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   258                           ;	Low-Power Timer 1 Oscillator Enable bit
   259                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   260                           ;	MCLR Pin Enable bit
   261                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   262   300005                     	org	3145733
   263   300005  83                 	db	131
   264                           
   265                           ;Config register CONFIG4L @ 0x300006
   266                           ;	Stack Full/Underflow Reset Enable bit
   267                           ;	STVREN = ON, Stack full/underflow will cause Reset
   268                           ;	Single-Supply ICSP Enable bit
   269                           ;	LVP = ON, Single-Supply ICSP enabled
   270                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   271                           ;	ICPRT = OFF, ICPORT disabled
   272                           ;	Extended Instruction Set Enable bit
   273                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   274                           ;	Background Debugger Enable bit
   275                           ;	DEBUG = 0x1, unprogrammed default
   276   300006                     	org	3145734
   277   300006  85                 	db	133
   278                           
   279                           ; Padding undefined space
   280   300007                     	org	3145735
   281   300007  FF                 	db	255
   282                           
   283                           ;Config register CONFIG5L @ 0x300008
   284                           ;	Code Protection bit
   285                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   286                           ;	Code Protection bit
   287                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   288                           ;	Code Protection bit
   289                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   290                           ;	Code Protection bit
   291                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   292   300008                     	org	3145736
   293   300008  0F                 	db	15
   294                           
   295                           ;Config register CONFIG5H @ 0x300009
   296                           ;	Boot Block Code Protection bit
   297                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   298                           ;	Data EEPROM Code Protection bit
   299                           ;	CPD = OFF, Data EEPROM is not code-protected
   300   300009                     	org	3145737
   301   300009  C0                 	db	192
   302                           
   303                           ;Config register CONFIG6L @ 0x30000A
   304                           ;	Write Protection bit
   305                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   306                           ;	Write Protection bit
   307                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   308                           ;	Write Protection bit
   309                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   310                           ;	Write Protection bit
   311                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   312   30000A                     	org	3145738
   313   30000A  0F                 	db	15
   314                           
   315                           ;Config register CONFIG6H @ 0x30000B
   316                           ;	Configuration Register Write Protection bit
   317                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   318                           ;	Boot Block Write Protection bit
   319                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   320                           ;	Data EEPROM Write Protection bit
   321                           ;	WRTD = OFF, Data EEPROM is not write-protected
   322   30000B                     	org	3145739
   323   30000B  E0                 	db	224
   324                           
   325                           ;Config register CONFIG7L @ 0x30000C
   326                           ;	Table Read Protection bit
   327                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   328                           ;	Table Read Protection bit
   329                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   330                           ;	Table Read Protection bit
   331                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   332                           ;	Table Read Protection bit
   333                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   334   30000C                     	org	3145740
   335   30000C  0F                 	db	15
   336                           
   337                           ;Config register CONFIG7H @ 0x30000D
   338                           ;	Boot Block Table Read Protection bit
   339                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   340   30000D                     	org	3145741
   341   30000D  40                 	db	64
   342                           tosu	equ	0xFFF
   343                           tosh	equ	0xFFE
   344                           tosl	equ	0xFFD
   345                           stkptr	equ	0xFFC
   346                           pclatu	equ	0xFFB
   347                           pclath	equ	0xFFA
   348                           pcl	equ	0xFF9
   349                           tblptru	equ	0xFF8
   350                           tblptrh	equ	0xFF7
   351                           tblptrl	equ	0xFF6
   352                           tablat	equ	0xFF5
   353                           prodh	equ	0xFF4
   354                           prodl	equ	0xFF3
   355                           indf0	equ	0xFEF
   356                           postinc0	equ	0xFEE
   357                           postdec0	equ	0xFED
   358                           preinc0	equ	0xFEC
   359                           plusw0	equ	0xFEB
   360                           fsr0h	equ	0xFEA
   361                           fsr0l	equ	0xFE9
   362                           wreg	equ	0xFE8
   363                           indf1	equ	0xFE7
   364                           postinc1	equ	0xFE6
   365                           postdec1	equ	0xFE5
   366                           preinc1	equ	0xFE4
   367                           plusw1	equ	0xFE3
   368                           fsr1h	equ	0xFE2
   369                           fsr1l	equ	0xFE1
   370                           bsr	equ	0xFE0
   371                           indf2	equ	0xFDF
   372                           postinc2	equ	0xFDE
   373                           postdec2	equ	0xFDD
   374                           preinc2	equ	0xFDC
   375                           plusw2	equ	0xFDB
   376                           fsr2h	equ	0xFDA
   377                           fsr2l	equ	0xFD9
   378                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlh         2D      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2A      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Mon Sep 05 10:14:54 2022

                     l13 7FCA                       u17 7FD8                       u27 7FF0  
                    l692 7FBE                      l694 7FCE                      l696 7FE6  
                    wreg 000FE8                     _LATB 000F8A                     _main 7FBE  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISB 000F93          __initialization 7FB8             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FB8  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FB8                  __ramtop 0800  
                __ptext0 7FBE     end_of_initialization 7FB8      start_initialization 7FB8  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
