example-0: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
cccccrc_crc_crc_crc_crc_crc_crc_crc_crc_crc_crc_crc_crc_c_crc_crc_crc_c_crc_c_crc_c_crc_crc_c_c_crc_c_crc_c_c_crc_c_crc_c_c_crc_c_c_c_crc_c_c_c_c_crc_c_c_c_c_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_
================================================================
example-1: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
cccccccccccrc_crc_crc_crc_crc_crc_crc_crc_crc_crc_crc_c_crc_crc_c_crc_crc_c_crc_c_crc_c_crc_c_crc_c_crc_c_c_crc_c_crc_c_c_crc_c_c_c8_c_c_c_c_credits_credits_credits_c_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits
================================================================
example-2: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
ccrc_crc_crc_crc_crc_crc_crc_crc_crc_crc_crc_crc_c_crc_crc_c_crc_c_crc_crc_c_crc_c_crc_c_crc_c_crc_c_c_crc_c_c_crc_c_c_crc_c_c_crc_c_c_c_c_c_c_crc_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c
================================================================
example-3: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
ccrc_crc_crc_crc_crc_crc_crc_c_crc_crc_c_crc_c_crc_c_crc_c_crc_c_c_crc_c_c_crc_c_c_c_crc_c_c_csc_c_c_crc_c_c_c_csc_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_
================================================================
example-4: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
ccrc_crc_crc_crc_crc_crc_crc_crc_crc_crc_crc_c_crc_crc_c_crc_crc_crc_c_c_crc_c_crc_c_crc_c_crc_c_c_c_c_crc_c_credits_crc_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_c
================================================================
example-5: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
cccrc_crc_rc_crc_crc_crc_crc_crc_crc_crc_crc_crc_c_crc_crc_crc_c_crc_c_crc_crc_c_crc_c_c_crc_c_crc_c_crc_c_c_c_crc_c_c_crc_c_c_crc_c_c_crc_c_c_c_c_c_c_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_credits_
================================================================
example-6: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
cccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc+
																												
================================================================
example-7: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
ccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc+c+c
																																																										
================================================================
example-8: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
ccrc_crc_crc_crc_crc_crc_crc_crc_crc_crc_crc_c_crc_crc_c_crc_c_crc_crc_c_c_crc_c_crc_c_c_crc_c_c_crc_c_c_crc_c_c_c_c_crc_c_c_c_c_c_c_crc_c_c_c_c_c_c_c_c_credits_c_c_c_credits_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_c_
================================================================
example-9: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback value concatenated with 4 MSBs of r_reg to r_next
// assign r_reg to the output q
cccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc;

																																																																																	
================================================================
