#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Jan 05 14:27:00 2018
# Process ID: 13880
# Log file: F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.02_cursor/paste/planAhead_run_1/planAhead.log
# Journal file: F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.02_cursor/paste/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from F:/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.02_cursor/paste/pa.fromNetlist.tcl
# create_project -name paste -dir "F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.02_cursor/paste/planAhead_run_3" -part xc7k160tfbg676-2L
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.02_cursor/paste/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.02_cursor/paste} {ipcore_dir} }
# add_files [list {ipcore_dir/ram.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "YoDawg.ucf" [current_fileset -constrset]
Adding file 'F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.02_cursor/paste/YoDawg.ucf' to fileset 'constrs_1'
# add_files [list {YoDawg.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7k160tfbg676-2L
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus doutB<11 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus MandelbrotGen0/color<11 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 116948 kilobytes

Parsing EDIF File [./planAhead_run_3/paste.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/paste.data/cache/top_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ram.ngc ...
WARNING:NetListWriters:298 - No output is written to ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ram.edif ...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ngc2edif: Total memory usage is 121876 kilobytes

Reading core file 'F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.02_cursor/paste/ipcore_dir/ram.ngc' for (cell view 'ram', library 'top_lib', file 'top.ngc')
Parsing EDIF File [./planAhead_run_3/paste.data/cache/ram_ngc_zx.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.02_cursor/paste\planAhead_pid13880.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jan 05 14:27:46 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
