0.7
2020.1
May 27 2020
20:09:33
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sim_1/new/ALU_tb.v,1636868800,verilog,,,,ALU_tb,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sim_1/new/Instr_decoder_tb.v,1637337854,verilog,,,,Instr_decoder_tb,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/ALU.v,1636491958,verilog,,E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sim_1/new/ALU_tb.v,,ALU,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Data_mem.v,1637953454,verilog,,E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Imm_ext.v,,Data_mem,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Imm_ext.v,1636406177,verilog,,E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Inst_mem.v,,Imm_ext,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Inst_mem.v,1636490925,verilog,,E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v,,Inst_mem,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v,1637951451,verilog,,E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sim_1/new/Instr_decoder_tb.v,,Instr_decoder,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/MUX32.v,1636328388,verilog,,E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/MUX32_4.v,,MUX32,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/MUX32_4.v,1636482626,verilog,,E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/R_File.v,,MUX32_4,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/PC_adder.v,1637957326,verilog,,,,PC_adder,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/R_File.v,1636490682,verilog,,E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/top.v,,R_File,,,,,,,,
E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/top.v,1636484612,verilog,,,,top,,,,,,,,
