# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/k40:@/tmp/.ICE-unix/17117,unix/k40:/tmp/.ICE-unix/17117
QT_ACCESSIBILITY=1
COLORTERM=truecolor
RDI_APPROOT=/tools/Xilinx/Vitis/2022.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/2
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2022.2/bin
XILINX_VIVADO=/tools/Xilinx/Vivado/2022.2
SSH_AUTH_SOCK=/tmp/ssh-qcEW7nf1YYRI/agent.17236
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.2
RDI_INSTALLROOT=/tools/Xilinx
RDI_PATCHROOT=
SSH_AGENT_PID=17237
STARTUP=/usr/bin/im-launch /usr/bin/env LD_LIBRARY_PATH= xfce4-session
GTK_MODULES=gail:atk-bridge
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o
PWD=/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build
LOGNAME=jeronimocosta
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MAKEOVERRIDES=${-*-command-variables-*-}
XAUTHORITY=/home/jeronimocosta/.Xauthority
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2022.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
X2GO_SESSION=jeronimocosta-53-1710354009_stDXFCE_dp24
HOME=/home/jeronimocosta
SYNTH_COMMON=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
VTE_VERSION=6003
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2022.2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/537a2dec_5311_4636_9995_2ebae4a92d7a
RDI_PROG=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
PULSE_CLIENTCONFIG=/home/jeronimocosta/.x2go/C-jeronimocosta-53-1710354009_stDXFCE_dp24/.pulse-client.conf
XCL_EMULATION_MODE=hw_emu
SSH_CONNECTION=10.255.0.108 45374 200.235.131.202 22
QT_GRAPHICSSYSTEM=native
RT_TCL_PATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/tools/Xilinx/Vitis/2022.2
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
MAKEFLAGS= -- DEVICE=/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm TARGET=hw_emu
TERM=xterm-256color
X2GO_AGENT_PID=16894
LESSOPEN=| /usr/bin/lesspipe %s
USER=jeronimocosta
MAKE_TERMERR=/dev/pts/2
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2022.2
GNOME_TERMINAL_SERVICE=:1.947
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2022.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/tools/Xilinx/Vitis/2022.2/data
DISPLAY=:53.0
SHLVL=5
MAKELEVEL=1
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2022.2
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=17
DEVICE=/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
LM_LICENSE_FILE=27000@127.0.0.1
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/tools/intelFPGA/16.0.0/quartus/linux64/:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/tools/intelFPGA/16.0.0/quartus/linux64/:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1001
SSH_CLIENT=10.255.0.108 45374 22
TCL_LIBRARY=/tools/Xilinx/Vitis/2022.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
QUARTUS_HOME=/tools/intelFPGA/16.0.0/quartus
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
PATH=/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2022.2/bin:/tools/Xilinx/Vitis_HLS/2022.2/bin:/tools/Xilinx/Model_Composer/2022.2/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2022.2/aietools/bin:/tools/Xilinx/DocNav:/home/jeronimocosta/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/home/jeronimocosta/Downloads/clion-2023.1/bin/:/tools/intelFPGA/16.0.0/quartus/bin:/tools/intelFPGA/16.0.0/quartus/linux64
RT_LIBPATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
HDI_APPROOT=/tools/Xilinx/Vitis/2022.2
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-ePBQXfVtcK,guid=656888ca9cdf9b75b3e217e065f1ee5d
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2022.2/tps/isl
XILINX_VITIS=/tools/Xilinx/Vitis/2022.2
OLDPWD=/tools/Xilinx/Vitis/2022.2/bin
TARGET=hw_emu
XSESSION_EXEC=xfce4-session
_=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=45659
XILINX_CD_SESSION=ba85d42e-69b6-44e8-ba75-032d57355e34


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -t hw_emu --platform /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --save-temps --kernel_frequency 320 -l -o sa_hw_emu.xclbin xo/simulatedAnnealingTop.xo --config sa.hw_emu.ini -g 

FINAL PROGRAM OPTIONS
--config sa.hw_emu.ini
--connectivity.nk simulatedAnnealingTop:1:simulatedAnnealingTop_1
--connectivity.sp simulatedAnnealingTop_1.n2c:HOST[0]
--connectivity.sp simulatedAnnealingTop_1.c2n:HOST[0]
--connectivity.sp simulatedAnnealingTop_1.n:HOST[0]
--debug
--input_files xo/simulatedAnnealingTop.xo
--kernel_frequency 320
--link
--optimize 0
--output sa_hw_emu.xclbin
--platform /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
--report_level 0
--save-temps
--target hw_emu

PARSED COMMAND LINE OPTIONS
-t hw_emu 
--platform /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm 
--save-temps 
--kernel_frequency 320 
-l 
-o sa_hw_emu.xclbin 
xo/simulatedAnnealingTop.xo 
--config sa.hw_emu.ini 
-g 

PARSED CONFIG FILE (1) OPTIONS
file: sa.hw_emu.ini
connectivity.nk simulatedAnnealingTop:1:simulatedAnnealingTop_1 
connectivity.sp simulatedAnnealingTop_1.n2c:HOST[0] 
connectivity.sp simulatedAnnealingTop_1.c2n:HOST[0] 
connectivity.sp simulatedAnnealingTop_1.n:HOST[0] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 19 Mar 2024 21:36:23
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 19 Mar 2024 21:36:23
output: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/sa_hw_emu.xml
------------------------------------------
step: running system_link
timestamp: 19 Mar 2024 21:36:23
cmd: /tools/Xilinx/Vitis/2022.2/bin/system_link --xo /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/xo/simulatedAnnealingTop.xo -keep --config /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target emu --output_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int --temp_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 19 Mar 2024 21:36:44
cmd: /tools/Xilinx/Vitis/2022.2/bin/cf2sw -sdsl /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/sdsl.dat -rtd /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/cf2sw.rtd -nofilter /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/cf2sw_full.rtd -xclbin /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/xclbin_orig.xml -o /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 19 Mar 2024 21:36:49
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 19 Mar 2024 21:36:49
cmd: /tools/Xilinx/Vitis/2022.2/bin/vpl -t hw_emu -f /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm -s -g --kernel_frequency 320 --remote_ip_cache /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/.ipcache --output_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int --log_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/logs/link --report_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/reports/link --config /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/vplConfig.ini -k /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link --emulation_mode debug_waveform --no-info --iprepo /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/xo/ip_repo/xilinx_com_hls_simulatedAnnealingTop_1_0 --messageDb /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/run_link/vpl.pb /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/dr.bd.tcl
Vivado Log File: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build
misc=BinaryName=sa_hw_emu
[connectivity]
nk=simulatedAnnealingTop:1:simulatedAnnealingTop_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=sa_hw_emu
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param hw_emu.enableProfiling=1
--advanced.param compiler.vppCurrentWorkingDir=/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build
--config /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/vplConfig.ini
--connectivity.nk simulatedAnnealingTop:1:simulatedAnnealingTop_1
--debug
--emulation_mode debug_waveform
--input_file /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/dr.bd.tcl
--iprepo /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/xo/ip_repo/xilinx_com_hls_simulatedAnnealingTop_1_0
--kernel_frequency 320
--kernels /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/kernel_info.dat
--log_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/logs/link
--messageDb /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/run_link/vpl.pb
--no-info
--output_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int
--platform /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
--remote_ip_cache /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/.ipcache
--report_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/reports/link
--save_temps
--target hw_emu
--temp_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw_emu 
-f /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm 
-s 
-g 
--kernel_frequency 320 
--remote_ip_cache /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/.ipcache 
--output_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int 
--log_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/logs/link 
--report_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/reports/link 
--config /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/vplConfig.ini 
-k /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link 
--emulation_mode debug_waveform 
--no-info 
--iprepo /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/xo/ip_repo/xilinx_com_hls_simulatedAnnealingTop_1_0 
--messageDb /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/run_link/vpl.pb 
/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param hw_emu.enableProfiling=1 
advanced.param compiler.vppCurrentWorkingDir=/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build 
advanced.misc BinaryName=sa_hw_emu 
connectivity.nk simulatedAnnealingTop:1:simulatedAnnealingTop_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 19 Mar 2024 21:36:59
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 19 March 2024 21:37:08
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 19 March 2024 21:37:08
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:566
   timestamp: 19 March 2024 21:37:08
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: vpl.tcl:1358
   timestamp: 19 March 2024 21:37:08
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/vivado/vpl/.local/ocl_util.tcl:608
   timestamp: 19 March 2024 21:37:08
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/vivado/vpl/.local/ocl_util.tcl:2428
   timestamp: 19 March 2024 21:37:42
   -----------------------
   VPL internal step: config_ip_cache -disable_cache
   File: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/vivado/vpl/.local/ocl_util.tcl:2434
   timestamp: 19 March 2024 21:37:43
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:194
   timestamp: 19 March 2024 21:37:43
   -----------------------
   VPL internal step: report locked IPs
   File: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/vivado/vpl/.local/ocl_util.tcl:3145
   timestamp: 19 March 2024 21:37:48
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:219
   timestamp: 19 March 2024 21:37:50
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:236
   timestamp: 19 March 2024 21:37:51
   -----------------------
   VPL internal step: updating kernel clocks
   File: vpl.tcl:258
   timestamp: 19 March 2024 21:37:51
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:287
   timestamp: 19 March 2024 21:37:51
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:299
   timestamp: 19 March 2024 21:37:54
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: vpl.tcl:2245
   timestamp: 19 March 2024 21:37:54
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:309
   timestamp: 19 March 2024 21:37:54
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:313
   timestamp: 19 March 2024 21:37:54
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:316
   timestamp: 19 March 2024 21:37:54
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_top.bd]
   File: vpl.tcl:345
   timestamp: 19 March 2024 21:37:54
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:432
   timestamp: 19 March 2024 21:38:52
   -----------------------
   VPL internal step: write_hwdef -force -file /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/system.hdf
   File: vpl.tcl:441
   timestamp: 19 March 2024 21:39:11
   -----------------------
   VPL internal step: add_files /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/vivado/vpl/.local/ocl_util.tcl:2508
   timestamp: 19 March 2024 21:39:16
   -----------------------
  current step: vpl.config_hw_emu.gen_scripts
   -----------------------
   VPL internal step: hw_emu_common_util::generate_simulation_scripts_only
   File: vpl.tcl:494
   timestamp: 19 March 2024 21:39:16
   -----------------------
   VPL internal step: creating /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/_kernel_inst_paths.dat
   File: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/vivado/vpl/.local/ocl_util.tcl:2846
   timestamp: 19 March 2024 21:39:53
   -----------------------
  current step: vpl.config_hw_emu.compile
   -----------------------
   VPL internal step: hw_emu_common_util::compile_scripts_step
   File: vpl.tcl:524
   timestamp: 19 March 2024 21:39:53
   -----------------------
  current step: vpl.config_hw_emu.elaborate
   -----------------------
   VPL internal step: hw_emu_common_util::elaborate_scripts_step
   File: vpl.tcl:553
   timestamp: 19 March 2024 21:40:41
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 19 Mar 2024 21:41:13
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 19 Mar 2024 21:41:13
cmd: cf2sw -a /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/address_map.xml -sdsl /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/sdsl.dat -xclbin /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/xclbin_orig.xml -rtd /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/sa_hw_emu.rtd -o /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/sa_hw_emu.xml
V++ internal step status: success
------------------------------------------
V++ internal step: generating waveform config (wcfg) file
timestamp: 19 Mar 2024 21:41:17
------------------------------------------
V++ internal step: generating data mining script
timestamp: 19 Mar 2024 21:41:17
------------------------------------------
V++ internal step: appending waveform simulation directory to system emulation file
timestamp: 19 Mar 2024 21:41:17
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 19 Mar 2024 21:41:20
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 19 Mar 2024 21:41:20
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 19 Mar 2024 21:41:20
cmd: /tools/Xilinx/Vitis/2022.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/sa_hw_emu.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/sa_hw_emu_xml.rtd --add-section BUILD_METADATA:JSON:/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/sa_hw_emu_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/sa_hw_emu.xml --add-section SYSTEM_METADATA:RAW:/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/sa_hw_emu.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 19 Mar 2024 21:41:23
cmd: /tools/Xilinx/Vitis/2022.2/bin/xclbinutil --quiet --force --info /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/sa_hw_emu.xclbin.info --input /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/sa_hw_emu.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 19 Mar 2024 21:41:25
cmd: 
generate_sc_driver status: success
------------------------------------------
hw emulation completed
timestamp: 19 Mar 2024 21:41:25
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 19 Mar 2024 21:41:25
output: /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_build/_x/reports/link/system_estimate_sa_hw_emu.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 19 Mar 2024 21:41:25
