
---------- Begin Simulation Statistics ----------
final_tick                               398196129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656124                       # Number of bytes of host memory used
host_op_rate                                   112425                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   889.52                       # Real time elapsed on the host
host_tick_rate                              447653765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003676                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.398196                       # Number of seconds simulated
sim_ticks                                398196129000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003676                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.981961                       # CPI: cycles per instruction
system.cpu.discardedOps                         21162                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       276417401                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.251133                       # IPC: instructions per cycle
system.cpu.numCycles                        398196129                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995472     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892238     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115854     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003676                       # Class of committed instruction
system.cpu.tickCycles                       121778728                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2967681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5943604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1477                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          725                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2975441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2967000                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5955753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2967725                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606381                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604394                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               826                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602439                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601466                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.838490                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     543                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             357                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                172                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     42839307                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42839307                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42839335                       # number of overall hits
system.cpu.dcache.overall_hits::total        42839335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5955896                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5955896                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5955921                       # number of overall misses
system.cpu.dcache.overall_misses::total       5955921                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 585011866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 585011866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 585011866000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 585011866000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122059                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122059                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 98223.989472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 98223.989472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 98223.577176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 98223.577176                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2973816                       # number of writebacks
system.cpu.dcache.writebacks::total           2973816                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2976399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2976399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2976399                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2976399                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2979497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2979497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2979522                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2979522                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 303935348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 303935348000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 303937800000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 303937800000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061062                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102008.945805                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102008.945805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102008.912839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102008.912839                       # average overall mshr miss latency
system.cpu.dcache.replacements                2975427                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35699588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35699588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    219363000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    219363000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71360.767729                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71360.767729                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3064                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    212282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    212282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69282.637076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69282.637076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7139719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7139719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5952822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5952822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 584792503000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 584792503000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.454673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.454673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98237.861471                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98237.861471                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2976389                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2976389                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2976433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2976433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 303723066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 303723066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102042.634926                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102042.634926                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.471698                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.471698                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2452000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2452000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.471698                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.471698                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        98080                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        98080                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       194000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       194000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        97000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        97000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        95000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        95000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4092.408745                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45818884                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2979523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.377926                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4092.408745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          676                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3345                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51774807                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51774807                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49664594                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37087423                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13160985                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9634976                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9634976                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9634976                       # number of overall hits
system.cpu.icache.overall_hits::total         9634976                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          789                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            789                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          789                       # number of overall misses
system.cpu.icache.overall_misses::total           789                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     79101000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79101000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79101000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79101000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9635765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9635765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9635765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9635765                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100254.752852                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100254.752852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100254.752852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100254.752852                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          789                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          789                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          789                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          789                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     77523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     77523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77523000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98254.752852                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98254.752852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98254.752852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98254.752852                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9634976                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9634976                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          789                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           789                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79101000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79101000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9635765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9635765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100254.752852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100254.752852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          789                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          789                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     77523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98254.752852                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98254.752852                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           775.892729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9635765                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               789                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12212.629911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   775.892729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.189427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.189427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          776                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          776                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.189453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9636554                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9636554                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 398196129000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003676                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3641                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3657                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data                3641                       # number of overall hits
system.l2.overall_hits::total                    3657                       # number of overall hits
system.l2.demand_misses::.cpu.inst                773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2975883                       # number of demand (read+write) misses
system.l2.demand_misses::total                2976656                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               773                       # number of overall misses
system.l2.overall_misses::.cpu.data           2975883                       # number of overall misses
system.l2.overall_misses::total               2976656                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     74801000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 294819835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     294894636000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     74801000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 294819835000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    294894636000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2979524                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2980313                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2979524                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2980313                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998773                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998773                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96767.141009                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99069.699649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99069.101703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96767.141009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99069.699649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99069.101703                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2966816                       # number of writebacks
system.l2.writebacks::total                   2966816                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2975877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2976649                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2975877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2976649                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 235301811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 235361121000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 235301811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 235361121000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.978454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.978454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998771                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76826.424870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79069.736753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79069.154946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76826.424870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79069.736753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79069.154946                       # average overall mshr miss latency
system.l2.replacements                        5934678                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2973816                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2973816                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2973816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2973816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           13                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               13                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           13                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1452                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2974981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2974981                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 294715359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  294715359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2976433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2976433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99064.618900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99064.618900                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2974981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2974981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 235215759000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 235215759000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79064.625623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79064.625623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     74801000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74801000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96767.141009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96767.141009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59310000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59310000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.978454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76826.424870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76826.424870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    104476000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    104476000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.291815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.291815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115827.050998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115827.050998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          896                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          896                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     86052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     86052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.289874                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.289874                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96040.178571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96040.178571                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8181.028200                       # Cycle average of tags in use
system.l2.tags.total_refs                     5954265                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5942870                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001917                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4080.429012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.649639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4098.949548                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.500360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998661                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6690                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17851422                       # Number of tag accesses
system.l2.tags.data_accesses                 17851422                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1484874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2975876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000183256500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92567                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92567                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8929101                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1392575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2976648                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2966816                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2976648                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2966816                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1481942                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2976648                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2966816                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2976493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        92567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.156622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.059792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.941703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         92566    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.282923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            90676     97.96%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1891      2.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92567                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95252736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94938112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    239.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  398196104000                       # Total gap between requests
system.mem_ctrls.avgGap                      66997.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95228032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     47515328                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 62039.779397252751                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 239148562.893236964941                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 119326443.778663650155                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          772                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2975876                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2966816                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19708000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  82741313000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 9748392591750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25528.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27804.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3285809.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95228032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95252736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94938112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94938112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          772                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2975876                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2976648                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2966816                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2966816                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        62040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    239148563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        239210603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        62040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        62040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    238420479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       238420479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    238420479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        62040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    239148563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       477631082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2976648                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1484854                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       186751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       185936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       185989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       185893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       185937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       186012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       186120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       186150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       186255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       186140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       185897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       185890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       185960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       185888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       185905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       185925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        93400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        93425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92672                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             26948871000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14883240000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        82761021000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9053.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27803.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2734110                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1377956                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       349434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   817.137840                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   684.593025                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   322.380192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        18841      5.39%      5.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19623      5.62%     11.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        14373      4.11%     15.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        17429      4.99%     20.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        13360      3.82%     23.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        12816      3.67%     27.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        19622      5.62%     33.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        18697      5.35%     38.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       214673     61.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       349434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             190505472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           95030656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              478.421205                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              238.652888                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.60                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1264808160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       672261480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    10629946320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3879712800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 31432689600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  92262274800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  75212766720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  215354459880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.825096                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 193198049250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  13296400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 191701679750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1230164880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       653840550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    10623320400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3871225080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 31432689600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  91724944920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  75665255040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  215201440470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.440815                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 194447602000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  13296400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 190452127000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1668                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2966816                       # Transaction distribution
system.membus.trans_dist::CleanEvict              140                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2974980                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2974980                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1668                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8920252                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8920252                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    190190848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               190190848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2976648                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2976648    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2976648                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         11877236000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9719546000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              3880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5940632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2969473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2976433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2976432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           789                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3091                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1591                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8934474                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8936065                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        25664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190506848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190532512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5934678                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94938112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8914991                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333139                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5945788     66.69%     66.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2968478     33.30%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    725      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8914991                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 398196129000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8929582000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1578999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5959051994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
