/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  reg [27:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[43] ? in_data[6] : in_data[19];
  assign celloutsig_1_7z = celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_5z;
  assign celloutsig_1_2z = ~((in_data[118] | celloutsig_1_0z) & in_data[174]);
  assign celloutsig_0_14z = celloutsig_0_6z ^ celloutsig_0_7z[3];
  assign celloutsig_1_11z = celloutsig_1_2z ^ celloutsig_1_8z;
  assign celloutsig_1_5z = ~(in_data[160] ^ _00_);
  reg [5:0] _09_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 6'h00;
    else _09_ <= { in_data[181:177], celloutsig_1_0z };
  assign { _01_[5:1], _00_ } = _09_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 28'h0000000;
    else _02_ <= { in_data[172:166], celloutsig_1_2z, _01_[5:1], _00_, celloutsig_1_2z, _01_[5:1], _00_, celloutsig_1_0z, _01_[5:1], _00_ };
  assign celloutsig_0_3z = { in_data[18:15], celloutsig_0_2z, celloutsig_0_2z } == in_data[85:80];
  assign celloutsig_0_13z = celloutsig_0_11z == celloutsig_0_7z[2];
  assign celloutsig_1_17z = { celloutsig_1_9z[6:2], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_6z } >= { in_data[169:166], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_8z = celloutsig_0_5z[7:2] >= { in_data[75:71], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[130:117], _01_[5:1], _00_, celloutsig_1_2z } >= in_data[165:145];
  assign celloutsig_1_8z = { in_data[132:121], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z } >= _02_[26:6];
  assign celloutsig_1_12z = _02_[23:20] >= _02_[5:2];
  assign celloutsig_0_2z = in_data[50:45] >= celloutsig_0_1z;
  assign celloutsig_0_1z = celloutsig_0_0z ? { in_data[62:58], 1'h1 } : in_data[6:1];
  assign celloutsig_1_13z = celloutsig_1_12z & celloutsig_1_9z[6];
  assign celloutsig_0_6z = | { celloutsig_0_4z, in_data[22:14] };
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_4z = ^ { in_data[26:18], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_0z = ^ in_data[161:144];
  assign celloutsig_1_19z = { in_data[120:117], celloutsig_1_13z } >> { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[44:36], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } >> in_data[69:57];
  assign celloutsig_1_6z = { _01_[3:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } - in_data[121:115];
  assign celloutsig_1_9z = _02_[17:9] ^ { in_data[137:130], celloutsig_1_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_7z = { in_data[86:83], celloutsig_0_4z };
  assign celloutsig_1_18z = ~((celloutsig_1_11z & _02_[24]) | (celloutsig_1_12z & celloutsig_1_10z));
  assign celloutsig_0_11z = ~((celloutsig_0_8z & celloutsig_0_8z) | (celloutsig_0_1z[5] & in_data[19]));
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
