// Seed: 741150066
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input wand id_2,
    input supply0 id_3#(
        .id_14(1),
        .id_15("")
    ),
    input tri1 id_4,
    input wand id_5,
    input wor id_6,
    output uwire id_7,
    input wor id_8,
    input uwire id_9,
    output wor id_10,
    output supply1 id_11,
    input wor id_12
);
  wor id_16;
  wire id_17, id_18;
  always $display(id_16 > id_18, 1, 1, id_14, {id_18 * 1{1'b0}}, id_14, 1);
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input uwire id_2,
    output tri1 id_3,
    inout supply1 id_4,
    input tri id_5,
    input tri0 id_6#(.id_8(1))
);
  wor  id_9 = 1;
  wire id_10;
  and primCall (id_3, id_0, id_6, id_4, id_8);
  module_0 modCall_1 (
      id_6,
      id_1,
      id_4,
      id_6,
      id_4,
      id_5,
      id_6,
      id_1,
      id_0,
      id_2,
      id_1,
      id_4,
      id_2
  );
  wire id_11;
endmodule
