<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="predictive_controller" language="c" vlnv="xilinx.com:hls:predictive_controller:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_DATA" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CRTL_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="X_KK_src" addressQualifier="1" id="0" port="M_AXI_DATA" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="Y_REF_KK_src" addressQualifier="1" id="1" port="M_AXI_DATA" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="U_KK_src" addressQualifier="1" id="2" port="M_AXI_DATA" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="Y_HAT_src" addressQualifier="1" id="3" port="M_AXI_DATA" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="R_HAT_src" addressQualifier="1" id="4" port="M_AXI_DATA" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="V_MUL_H_INV_src" addressQualifier="1" id="5" port="M_AXI_DATA" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="V_GEN_src" addressQualifier="1" id="6" port="M_AXI_DATA" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="H_HAT_INV_src" addressQualifier="1" id="7" port="M_AXI_DATA" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="out_r" addressQualifier="1" id="8" port="M_AXI_DATA" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
