INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MTech 1St sem Materials/Analog IC Design/FPGA/d flipflop/d flipflop.srcs/sources_1/new/d flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/MTech 1St sem Materials/Analog IC Design/FPGA/d flipflop/d flipflop.srcs/sources_1/new/d flipflop.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MTech 1St sem Materials/Analog IC Design/FPGA/d flipflop/d flipflop.srcs/sources_1/new/d_ff tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MTech 1St sem Materials/Analog IC Design/FPGA/d flipflop/d flipflop.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
