.text
.globl mem_init
#define P1MEMCCMD 0x7e001004
#define P1DIRECTCMD 0x7e001008
#define P1MEMSTAT 0x7e001000
#define P1MEMCFG  0x7e00000c
#define PnREFRESH 0x7e001010
#define P1CASLAT  0x7e001014
#define P1T_DQSS  0x7e001018
#define P1T_MRD   0x7e00101c
#define P1T_RAS   0x7e001020
#define P1T_RC    0x7e001024
#define P1T_RCD   0x7e001028
#define P1T_RFC   0x7e00102c
#define P1T_RP    0x7e001030 
#define P1T_RRD   0x7e001034
#define P1T_WR    0x7e001038
#define P1T_WTR   0x7e00103c
#define P1T_XP    0x7e001040
#define P1T_XSR   0x7e001044
#define P1T_ESR   0x7e001048
#define P1MEMCFG2 0x7e00104c
#define P1_chip_0_cfg 0x7e001200
#define P1_user_cfg 0x7e001304
#define MEMCFG_VAL (1<<21)
#define TRCD_VAL1 ((23*133000000/1000-1)/1000000+1)
#define TRCD_VAL2 ((23*133000000/1000-1)/1000000+1)-3
#define TRCD_VAL (TRCD_VAL2<<3)|(TRCD_VAL1<<0)
#define TRFC_VAL1 ((80*133000000/1000-1)/1000000+1)
#define TRFC_VAL2 ((80*133000000/1000-1)/1000000+1)-3
#define TRFC_VAL (TRCD_VAL2<<5)|(TRCD_VAL1<<0)
#define TRP_VAL1 ((23*133000000/1000-1)/1000000+1)
#define TRP_VAL2 ((23*133000000/1000-1)/1000000+1)-3
#define TRP_VAL (TRCD_VAL2<<3)|(TRCD_VAL1<<0)
mem_init:
        ldr r0,=0x7e00f120
        ldr r1,=0x0
        str r1,[r0]
        ldr r0,=P1MEMCCMD
        ldr r1,=0x4
        str r1,[r0]
        ldr r0,=PnREFRESH   /*REFRESH PERIOD REGISTER*/
        ldr r1,=((7800*133000000/1000-1)/1000000)
        str r1,[r0]
        ldr r0,=P1CASLAT    /*CAS LATENCY REGISTER*/
        ldr r1,=(3<<1)
        str r1,[r0]
        ldr r0,=P1T_DQSS    /*T_DQSS REGISTER*/
        ldr r1,=0x01
        str r1,[r0]
        ldr r0,=P1T_MRD     /*T_MRD REGISTER*/
        ldr r1,=0x02
        str r1,[r0]
        ldr r0,=P1T_RAS     /*T_RAS REGISTER 45ns*/
        ldr r1,=((45*133000000/1000-1)/1000000+1)
        str r1,[r0]
        ldr r0,=P1T_RC      /*T_RC REGISTER min 67.5*/
        ldr r1,=((68*133000000/1000-1)/1000000+1)  
        str r1,[r0]         
        ldr r0,=P1T_RCD     /*T_RCD REGISTER min 22.5*/
        ldr r1,=TRCD_VAL
        str r1,[r0]
        ldr r0,=P1T_RFC     /*T_RFC REGISTER min 80 */
        ldr r1,=TRFC_VAL
        str r1,[r0]
        ldr r0,=P1T_RP      /*T_RP REGISTER min 22.5*/
        ldr r1,=TRP_VAL
        str r1,[r0]
        ldr r0,=P1T_RRD     /*T_RRD REGISTER min 15*/ 
        ldr r1,=((15*133000000/1000-1)/1000000+1)
        str r1,[r0]
        ldr r0,=P1T_WR      /*T_WR REGISTER min 15*/
        ldr r1,=((15*133000000/1000-1)/1000000+1)
        str r1,[r0]
        ldr r0,=P1T_WTR     /*????*/
        ldr r1,=0x2
        str r1,[r0]
        ldr r0,=P1T_XP      /*????*/
        ldr r1,=0x2
        str r1,[r0]
        ldr r0,=P1T_XSR     /*T_XSR REGISTER min 120 */
        ldr r1,=((120*133000000/1000-1)/1000000+1)
        str r1,[r0]
        ldr r0,=P1T_ESR     /*T_ESR REGISTER min 120 */
        ldr r1,=((120*133000000/1000-1)/1000000+1)
        str r1,[r0]
        ldr r0,=P1MEMCFG
        ldr r1,=0x0001001a
        str r1,[r0]
        ldr r0,=P1MEMCFG2
        ldr r1,=0x0b45
        str r1,[r0]
        ldr r0,=P1_chip_0_cfg
        ldr r1,=0x150f0
        str r1,[r0]
        ldr r0,=P1_user_cfg
        ldr r1,=0x0
        str r1,[r0]
        ldr r0,=P1DIRECTCMD
        ldr r1,=0x0c0000
        str r1,[r0]
         
        ldr r1,=0x000000
        str r1,[r0]
        
        ldr r1,=0x040000
        str r1,[r0]
        str r1,[r0]
        
        ldr r1,=0x0a0000
        str r1,[r0]
        
        ldr r1,=0x080032
        str r1,[r0]
        ldr r0,=P1MEMCCMD
        ldr r1,=0x0
        str r1,[r0]
        
wait_dmc1_ready:
        ldr r0,=P1MEMSTAT
        ldr r1,[r0]
        mov r2,#0x1
        and r1,r1,r2
        cmp r1,#0x1
        bne wait_dmc1_ready
        mov pc,lr
        