$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Tue Aug 10 17:03:21 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ula_vhd_vec_tst $end
$var wire 1 ! A1 [3] $end
$var wire 1 " A1 [2] $end
$var wire 1 # A1 [1] $end
$var wire 1 $ A1 [0] $end
$var wire 1 % A2 [3] $end
$var wire 1 & A2 [2] $end
$var wire 1 ' A2 [1] $end
$var wire 1 ( A2 [0] $end
$var wire 1 ) Cin $end
$var wire 1 * Cout $end
$var wire 1 + E1 [3] $end
$var wire 1 , E1 [2] $end
$var wire 1 - E1 [1] $end
$var wire 1 . E1 [0] $end
$var wire 1 / K1 $end
$var wire 1 0 K2 $end
$var wire 1 1 K3 $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var wire 1 5 devoe $end
$var wire 1 6 devclrn $end
$var wire 1 7 devpor $end
$var wire 1 8 ww_devoe $end
$var wire 1 9 ww_devclrn $end
$var wire 1 : ww_devpor $end
$var wire 1 ; ww_Cin $end
$var wire 1 < ww_A1 [3] $end
$var wire 1 = ww_A1 [2] $end
$var wire 1 > ww_A1 [1] $end
$var wire 1 ? ww_A1 [0] $end
$var wire 1 @ ww_A2 [3] $end
$var wire 1 A ww_A2 [2] $end
$var wire 1 B ww_A2 [1] $end
$var wire 1 C ww_A2 [0] $end
$var wire 1 D ww_K1 $end
$var wire 1 E ww_K2 $end
$var wire 1 F ww_K3 $end
$var wire 1 G ww_Cout $end
$var wire 1 H ww_E1 [3] $end
$var wire 1 I ww_E1 [2] $end
$var wire 1 J ww_E1 [1] $end
$var wire 1 K ww_E1 [0] $end
$var wire 1 L \K1~input_o\ $end
$var wire 1 M \K2~input_o\ $end
$var wire 1 N \K3~input_o\ $end
$var wire 1 O \Cout~output_o\ $end
$var wire 1 P \E1[0]~output_o\ $end
$var wire 1 Q \E1[1]~output_o\ $end
$var wire 1 R \E1[2]~output_o\ $end
$var wire 1 S \E1[3]~output_o\ $end
$var wire 1 T \A2[1]~input_o\ $end
$var wire 1 U \A1[1]~input_o\ $end
$var wire 1 V \Cin~input_o\ $end
$var wire 1 W \A1[0]~input_o\ $end
$var wire 1 X \A2[0]~input_o\ $end
$var wire 1 Y \FA:0:FA_i|Cout~0_combout\ $end
$var wire 1 Z \FA:1:FA_i|Cout~0_combout\ $end
$var wire 1 [ \A2[2]~input_o\ $end
$var wire 1 \ \A1[2]~input_o\ $end
$var wire 1 ] \FA:2:FA_i|Cout~0_combout\ $end
$var wire 1 ^ \A2[3]~input_o\ $end
$var wire 1 _ \A1[3]~input_o\ $end
$var wire 1 ` \FA:3:FA_i|Cout~0_combout\ $end
$var wire 1 a \FA:0:FA_i|S~0_combout\ $end
$var wire 1 b \FA:1:FA_i|S~combout\ $end
$var wire 1 c \FA:2:FA_i|S~combout\ $end
$var wire 1 d \FA:3:FA_i|S~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0*
0/
00
01
02
13
x4
15
16
17
18
19
1:
0;
0D
0E
0F
0G
0L
0M
0N
0O
1P
0Q
1R
1S
0T
0U
0V
1W
0X
0Y
0Z
0[
1\
0]
1^
0_
0`
1a
0b
1c
1d
0!
1"
0#
1$
1%
0&
0'
0(
0<
1=
0>
1?
1@
0A
0B
0C
1H
1I
0J
1K
1+
1,
0-
1.
$end
#80000
0"
0$
0%
0?
0=
0@
0^
0\
0W
0a
0c
0d
0S
0R
0P
0H
0I
0K
0.
0,
0+
#90000
1"
1!
1&
1(
1=
1<
1C
1A
1[
1X
1_
1\
1d
1a
1]
1`
0d
1P
1S
1K
1H
0S
1O
1.
1+
0H
1G
0+
1*
#150000
0&
0(
0C
0A
0[
0X
0a
0]
1c
0`
1d
1R
0P
1I
0K
1S
0O
0.
1,
1H
0G
1+
0*
#160000
0"
0!
0=
0<
0_
0\
0c
0d
0S
0R
0H
0I
0,
0+
#180000
1"
1!
1&
1(
1$
1%
1#
1'
1?
1>
1=
1<
1C
1B
1A
1@
1^
1[
1T
1X
1_
1\
1U
1W
1Y
1Z
1]
1`
1d
1c
1b
1O
1G
1Q
1R
1S
1*
1J
1I
1H
1-
1,
1+
#260000
0"
0!
0&
0(
0$
0%
0#
0'
0?
0>
0=
0<
0C
0B
0A
0@
0^
0[
0T
0X
0_
0\
0U
0W
0Y
0Z
0]
0`
0d
0c
0b
0O
0G
0Q
0R
0S
0*
0J
0I
0H
0-
0,
0+
#310000
1!
1%
1#
1'
1>
1<
1B
1@
1^
1T
1_
1U
1Z
1`
1c
1O
1G
1R
1*
1I
1,
#380000
0!
0%
0#
0'
0>
0<
0B
0@
0^
0T
0_
0U
0Z
0`
0c
0O
0G
0R
0*
0I
0,
#500000
