\doxysubsubsubsection{HSI Div}
\label{group___r_c_c___h_s_i___div}\index{HSI Div@{HSI Div}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+DIV2}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+DIV4}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+DIV8}~(\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0})
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+DIV16}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+DIV32}~(\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0})
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+DIV64}~(\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1})
\item 
\#define \textbf{ RCC\+\_\+\+HSI\+\_\+\+DIV128}~(\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___h_s_i___div_ga47ea1a7697d9e3f7eda06b45bc7f4db6} 
\index{HSI Div@{HSI Div}!RCC\_HSI\_DIV1@{RCC\_HSI\_DIV1}}
\index{RCC\_HSI\_DIV1@{RCC\_HSI\_DIV1}!HSI Div@{HSI Div}}
\doxysubsubsubsubsubsection{RCC\_HSI\_DIV1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV1~0x00000000U}

HSI clock is not divided \label{group___r_c_c___h_s_i___div_ga4a1d9f3bc8669fa718c569c135b50ed4} 
\index{HSI Div@{HSI Div}!RCC\_HSI\_DIV128@{RCC\_HSI\_DIV128}}
\index{RCC\_HSI\_DIV128@{RCC\_HSI\_DIV128}!HSI Div@{HSI Div}}
\doxysubsubsubsubsubsection{RCC\_HSI\_DIV128}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV128~(\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0})}

HSI clock is divided by 128 \label{group___r_c_c___h_s_i___div_ga53a5667c8d0a738236054a62ea9a06e1} 
\index{HSI Div@{HSI Div}!RCC\_HSI\_DIV16@{RCC\_HSI\_DIV16}}
\index{RCC\_HSI\_DIV16@{RCC\_HSI\_DIV16}!HSI Div@{HSI Div}}
\doxysubsubsubsubsubsection{RCC\_HSI\_DIV16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV16~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}}

HSI clock is divided by 16 \label{group___r_c_c___h_s_i___div_ga38a54d39b6808f476a0a81b47a4f50f8} 
\index{HSI Div@{HSI Div}!RCC\_HSI\_DIV2@{RCC\_HSI\_DIV2}}
\index{RCC\_HSI\_DIV2@{RCC\_HSI\_DIV2}!HSI Div@{HSI Div}}
\doxysubsubsubsubsubsection{RCC\_HSI\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV2~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0}}

HSI clock is divided by 2 \label{group___r_c_c___h_s_i___div_ga02a19e7c99a6d747ed28d4a7b50115e7} 
\index{HSI Div@{HSI Div}!RCC\_HSI\_DIV32@{RCC\_HSI\_DIV32}}
\index{RCC\_HSI\_DIV32@{RCC\_HSI\_DIV32}!HSI Div@{HSI Div}}
\doxysubsubsubsubsubsection{RCC\_HSI\_DIV32}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV32~(\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0})}

HSI clock is divided by 32 \label{group___r_c_c___h_s_i___div_ga3280982afa72662f07301844a8272d1e} 
\index{HSI Div@{HSI Div}!RCC\_HSI\_DIV4@{RCC\_HSI\_DIV4}}
\index{RCC\_HSI\_DIV4@{RCC\_HSI\_DIV4}!HSI Div@{HSI Div}}
\doxysubsubsubsubsubsection{RCC\_HSI\_DIV4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV4~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}}

HSI clock is divided by 4 \label{group___r_c_c___h_s_i___div_ga40072a748e39bfdd921e7d745eeb871e} 
\index{HSI Div@{HSI Div}!RCC\_HSI\_DIV64@{RCC\_HSI\_DIV64}}
\index{RCC\_HSI\_DIV64@{RCC\_HSI\_DIV64}!HSI Div@{HSI Div}}
\doxysubsubsubsubsubsection{RCC\_HSI\_DIV64}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV64~(\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1})}

HSI clock is divided by 64 \label{group___r_c_c___h_s_i___div_ga06315b229d36c98402286f0b48f85d99} 
\index{HSI Div@{HSI Div}!RCC\_HSI\_DIV8@{RCC\_HSI\_DIV8}}
\index{RCC\_HSI\_DIV8@{RCC\_HSI\_DIV8}!HSI Div@{HSI Div}}
\doxysubsubsubsubsubsection{RCC\_HSI\_DIV8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV8~(\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}$\vert$\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0})}

HSI clock is divided by 8 