INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/thread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thread
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/barrelShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/instructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/memoryWheel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryWheel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/smolBarrelShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smolbarrelShift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/flags.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/opSel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opSel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/singlePortBlock18/sim/singlePortBlock18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlePortBlock18
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sim_1/new/registerFileTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFileTest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/tb/thread_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thread_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sim_1/new/thread_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thread_test
