git clone --depth 1 --no-tags https://github.com/uroojbaig/gis-sample-files.git f:/verilog_sva_gh_scraper/data/full_repos/694540891
git clone --depth 1 --no-tags https://github.com/moein-maleki/bsc-thesis.git f:/verilog_sva_gh_scraper/data/full_repos/695370206
git clone --depth 1 --no-tags https://github.com/amansasidharan/UVM_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/690466451
git clone --depth 1 --no-tags https://github.com/01sharanshetty/UVM-ENV-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/688326356
git clone --depth 1 --no-tags https://github.com/apinise/SC_RV32IM.git f:/verilog_sva_gh_scraper/data/full_repos/694347557
git clone --depth 1 --no-tags https://github.com/AidenWang0511/ECE253.git f:/verilog_sva_gh_scraper/data/full_repos/699508501
git clone --depth 1 --no-tags https://github.com/Granp4sso/cv32e41s_SoC_env.git f:/verilog_sva_gh_scraper/data/full_repos/691966421
git clone --depth 1 --no-tags https://github.com/SumaiyaTariqueLabiba/SystemVerilog-Basics.git f:/verilog_sva_gh_scraper/data/full_repos/696639365
git clone --depth 1 --no-tags https://github.com/RobertGTR/UVM-AFIVP.git f:/verilog_sva_gh_scraper/data/full_repos/693575649
git clone --depth 1 --no-tags https://github.com/Matthew-Otto/RTL-IP.git f:/verilog_sva_gh_scraper/data/full_repos/691340731
git clone --depth 1 --no-tags https://github.com/TejasSudarshan/Parallel-Digital-Vlsi-Architecture-for-Combined-SVM-Training-and-Classification.git f:/verilog_sva_gh_scraper/data/full_repos/696619520
git clone --depth 1 --no-tags https://github.com/dhadhireddy-gnaneshwar/verilog-proj.git f:/verilog_sva_gh_scraper/data/full_repos/694709510
git clone --depth 1 --no-tags https://github.com/TryNotToFail/CPEN211_lab6.git f:/verilog_sva_gh_scraper/data/full_repos/690434436
git clone --depth 1 --no-tags https://github.com/MehanathanS/packet-router.git f:/verilog_sva_gh_scraper/data/full_repos/695907781
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/Design-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/693967771
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2021_GEOFENCE.git f:/verilog_sva_gh_scraper/data/full_repos/697947090
git clone --depth 1 --no-tags https://github.com/AlexNeagu03/APB-project.git f:/verilog_sva_gh_scraper/data/full_repos/697945843
git clone --depth 1 --no-tags https://github.com/OscarWuu/College-life.git f:/verilog_sva_gh_scraper/data/full_repos/699141112
git clone --depth 1 --no-tags https://github.com/baymax06in19/pupissimo_v1.git f:/verilog_sva_gh_scraper/data/full_repos/685501335
git clone --depth 1 --no-tags https://github.com/EmanuelAraya30/Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/687848718
git clone --depth 1 --no-tags https://github.com/obiloahs/AHBRAM.git f:/verilog_sva_gh_scraper/data/full_repos/687092491
git clone --depth 1 --no-tags https://github.com/baymax06in19/Pulp_Test_Core.git f:/verilog_sva_gh_scraper/data/full_repos/686067755
git clone --depth 1 --no-tags https://github.com/bcaregnani/SE204.git f:/verilog_sva_gh_scraper/data/full_repos/694486585
git clone --depth 1 --no-tags https://github.com/JhnWstbrk/ELC4396_ClassReport2.git f:/verilog_sva_gh_scraper/data/full_repos/690205745
git clone --depth 1 --no-tags https://github.com/yseojun/verilog_study.git f:/verilog_sva_gh_scraper/data/full_repos/698906390
git clone --depth 1 --no-tags https://github.com/B1mendez/Bitcoin-Hashing.git f:/verilog_sva_gh_scraper/data/full_repos/689868346
git clone --depth 1 --no-tags https://github.com/Devi-charan-29/Dual-port-RAM-verification.git f:/verilog_sva_gh_scraper/data/full_repos/689299240
git clone --depth 1 --no-tags https://github.com/CroosJJSE/SparkLink_SV.git f:/verilog_sva_gh_scraper/data/full_repos/689982942
git clone --depth 1 --no-tags https://github.com/scapekambing/arty-blinker.git f:/verilog_sva_gh_scraper/data/full_repos/692207560
git clone --depth 1 --no-tags https://github.com/Lauti00/ArquitecturaComputadoras.git f:/verilog_sva_gh_scraper/data/full_repos/692831711
git clone --depth 1 --no-tags https://github.com/TerryYan26/sha256-bitcoinhash.git f:/verilog_sva_gh_scraper/data/full_repos/691789270
git clone --depth 1 --no-tags https://github.com/mohamedwaleed-cu/Simple-System-Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/693126990
git clone --depth 1 --no-tags https://github.com/amabraha/my_tiny_tapeout_reflex_game.git f:/verilog_sva_gh_scraper/data/full_repos/699588914
git clone --depth 1 --no-tags https://github.com/lailzy/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/695307621
git clone --depth 1 --no-tags https://github.com/abbmir/block_a_uvmf.proj.git f:/verilog_sva_gh_scraper/data/full_repos/697073363
git clone --depth 1 --no-tags https://github.com/mutyalasaivenkatakrishna/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/696391774
git clone --depth 1 --no-tags https://github.com/DHimeka/FPGA_Tries.git f:/verilog_sva_gh_scraper/data/full_repos/688401974
git clone --depth 1 --no-tags https://github.com/rakshitharnayak/basic_coding_questions.git f:/verilog_sva_gh_scraper/data/full_repos/686849837
git clone --depth 1 --no-tags https://github.com/marc0620/2023DCLAB.git f:/verilog_sva_gh_scraper/data/full_repos/693515853
git clone --depth 1 --no-tags https://github.com/MaouAmir/FPGA-Telegraph-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/697705484
git clone --depth 1 --no-tags https://github.com/BasitSajjad/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/698900855
git clone --depth 1 --no-tags https://github.com/rjmorgan11/tt05-rjmorgan11.git f:/verilog_sva_gh_scraper/data/full_repos/699587653
git clone --depth 1 --no-tags https://github.com/0xFFFA/Project1.git f:/verilog_sva_gh_scraper/data/full_repos/699776242
git clone --depth 1 --no-tags https://github.com/Sameekshapu/fifo_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/695095062
git clone --depth 1 --no-tags https://github.com/LukeDischiave/tbird.git f:/verilog_sva_gh_scraper/data/full_repos/697019279
git clone --depth 1 --no-tags https://github.com/AnthonyHMR/CE3201_Tarea2_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/697472185
git clone --depth 1 --no-tags https://github.com/abbmir/chip_top_uvmf.proj.git f:/verilog_sva_gh_scraper/data/full_repos/697078053
git clone --depth 1 --no-tags https://github.com/verification-explorer/visitor-pattern.git f:/verilog_sva_gh_scraper/data/full_repos/697655173
git clone --depth 1 --no-tags https://github.com/amalnr96/crc_slicing.git f:/verilog_sva_gh_scraper/data/full_repos/688032355
git clone --depth 1 --no-tags https://github.com/bergkvist/fpga-uart.git f:/verilog_sva_gh_scraper/data/full_repos/687288388
git clone --depth 1 --no-tags https://github.com/TonyHo722/systemverilog_study.git f:/verilog_sva_gh_scraper/data/full_repos/688297437
git clone --depth 1 --no-tags https://github.com/mili4302/MTRX3700_ASSIGNMENT_1.git f:/verilog_sva_gh_scraper/data/full_repos/688282430
git clone --depth 1 --no-tags https://github.com/sohilnagpal04/Week4A-B.git f:/verilog_sva_gh_scraper/data/full_repos/690019854
git clone --depth 1 --no-tags https://github.com/senyangjiang/amplifier-dv.git f:/verilog_sva_gh_scraper/data/full_repos/688638189
git clone --depth 1 --no-tags https://github.com/Brandonstin/SegwaySV.git f:/verilog_sva_gh_scraper/data/full_repos/688775726
git clone --depth 1 --no-tags https://github.com/laxmankumar3283/Traffic-light-contoller.git f:/verilog_sva_gh_scraper/data/full_repos/688791595
git clone --depth 1 --no-tags https://github.com/yasirueranda/UART-Protocol-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/691747597
git clone --depth 1 --no-tags https://github.com/Dcastroe10/Tarea_FSM_Taller.git f:/verilog_sva_gh_scraper/data/full_repos/696482390
git clone --depth 1 --no-tags https://github.com/Filza01/AHB3_Lite_Interface_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/694563464
git clone --depth 1 --no-tags https://github.com/JJTomson123/dc_lab_team09.git f:/verilog_sva_gh_scraper/data/full_repos/699672625
git clone --depth 1 --no-tags https://github.com/BowenKwan/RPN.git f:/verilog_sva_gh_scraper/data/full_repos/690798882
git clone --depth 1 --no-tags https://github.com/kylechong36/Instrument-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/686539475
git clone --depth 1 --no-tags https://github.com/CroosJJSE/N_bit_counter.git f:/verilog_sva_gh_scraper/data/full_repos/688982405
git clone --depth 1 --no-tags https://github.com/Rohithgarde/sv_basic_questions.git f:/verilog_sva_gh_scraper/data/full_repos/687811441
git clone --depth 1 --no-tags https://github.com/charkster/programmable_delay.git f:/verilog_sva_gh_scraper/data/full_repos/689464904
git clone --depth 1 --no-tags https://github.com/coderkalyan/risky.sv.git f:/verilog_sva_gh_scraper/data/full_repos/693860957
git clone --depth 1 --no-tags https://github.com/nadavzhr/EE-Lab-Project.git f:/verilog_sva_gh_scraper/data/full_repos/694065435
git clone --depth 1 --no-tags https://github.com/IsaacShoong/Image_Compression.git f:/verilog_sva_gh_scraper/data/full_repos/691784071
git clone --depth 1 --no-tags https://github.com/PrathammGupta/4.1-VerilogII.git f:/verilog_sva_gh_scraper/data/full_repos/693835079
git clone --depth 1 --no-tags https://github.com/momostafa18/Verification-of-Single-PORT-RAM-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/694867747
git clone --depth 1 --no-tags https://github.com/adityabhaskar89/vending-machine-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/686117483
git clone --depth 1 --no-tags https://github.com/jaysunl/fpu.git f:/verilog_sva_gh_scraper/data/full_repos/686855247
git clone --depth 1 --no-tags https://github.com/bsalha1/Verilog-FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/686843327
git clone --depth 1 --no-tags https://github.com/ryan-gits/fpga-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/687253883
git clone --depth 1 --no-tags https://github.com/DeepSweeter/Autumn-Practice-2023.git f:/verilog_sva_gh_scraper/data/full_repos/687032056
git clone --depth 1 --no-tags https://github.com/hoanghungcb1/SystemC_ALU_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/689958090
git clone --depth 1 --no-tags https://github.com/mohamd-khaled/UART.git f:/verilog_sva_gh_scraper/data/full_repos/692251888
git clone --depth 1 --no-tags https://github.com/ChiaraGhinami/AES_TjIn.git f:/verilog_sva_gh_scraper/data/full_repos/692031948
git clone --depth 1 --no-tags https://github.com/MrtnR/fetch_queue.git f:/verilog_sva_gh_scraper/data/full_repos/695631733
git clone --depth 1 --no-tags https://github.com/sumanthbs17/fifo_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/691514435
git clone --depth 1 --no-tags https://github.com/Rohithgarde/synchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/691508063
git clone --depth 1 --no-tags https://github.com/jomonkjoy/gmm_processor_1_0.git f:/verilog_sva_gh_scraper/data/full_repos/689559415
git clone --depth 1 --no-tags https://github.com/Kowrisaan11/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/698709730
git clone --depth 1 --no-tags https://github.com/alfredxus/NanoMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/698004658
git clone --depth 1 --no-tags https://github.com/bergkvist/fpga-sha256.git f:/verilog_sva_gh_scraper/data/full_repos/697898329
git clone --depth 1 --no-tags https://github.com/hassanilyas000-10xe/DV_ENV_for_PLIC.git f:/verilog_sva_gh_scraper/data/full_repos/691072200
git clone --depth 1 --no-tags https://github.com/ADS-ENTC/system-bus.git f:/verilog_sva_gh_scraper/data/full_repos/695448610
git clone --depth 1 --no-tags https://github.com/andrewjamesrosenthal/ece212_Rosenthal_Hayes.git f:/verilog_sva_gh_scraper/data/full_repos/697446086
git clone --depth 1 --no-tags https://github.com/iranmedina04/Iran_Medina-Portfolio.git f:/verilog_sva_gh_scraper/data/full_repos/698060708
git clone --depth 1 --no-tags https://github.com/denizzzka/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/694815586
git clone --depth 1 --no-tags https://github.com/gunavant-s/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/697620217
git clone --depth 1 --no-tags https://github.com/srikala-reddi/uvm_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/691979989
git clone --depth 1 --no-tags https://github.com/Ashutosh-Routray/Ternary-XOR-problem.git f:/verilog_sva_gh_scraper/data/full_repos/694579132
git clone --depth 1 --no-tags https://github.com/Fall-2023-Classes/Lab4_ROM_temperature_convrt.git f:/verilog_sva_gh_scraper/data/full_repos/696466365
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/692962316
git clone --depth 1 --no-tags https://github.com/MarlonHenq/RiscV-Processor-QuartusProject.git f:/verilog_sva_gh_scraper/data/full_repos/685735541
git clone --depth 1 --no-tags https://github.com/npraja-mic/D-ff-sep_2023.git f:/verilog_sva_gh_scraper/data/full_repos/686242533
git clone --depth 1 --no-tags https://github.com/YangXu-0/Digital-and-Computer-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/686418976
git clone --depth 1 --no-tags https://github.com/Omar-farhan1084/fifo_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/694014726
git clone --depth 1 --no-tags https://github.com/TJ178/ece116c_risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/693382118
