# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../RTL/part A/part A.v" \
"../../../../../RTL/part B/part B.v" \
"../../../../../RTL/part B/testbench_B.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
