EN channel_controller NULL F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd sub00/vhpl08 1128678940
EN period_dual_count NULL F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd sub00/vhpl02 1128678944
EN frame_sync_delay NULL F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd sub00/vhpl10 1128678942
AR hd_gen_channel behavioral F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd sub00/vhpl13 1128678951
EN serial_interface NULL F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd sub00/vhpl06 1128678938
EN master_reset_delay NULL F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd sub00/vhpl00 1128678946
AR period_dual_count behavioral F:/PT8612/Xilinx/vhdl/HD_Module/period_dual_count.vhd sub00/vhpl03 1128678945
AR master_reset_delay behavioral F:/PT8612/Xilinx/vhdl/HD_Module/master_reset_delay.vhd sub00/vhpl01 1128678947
AR led_latch behavioral F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd sub00/vhpl15 1128601918
AR frame_sync_delay behavioral F:/PT8612/Xilinx/vhdl/HD_Module/frame_sync_delay.vhd sub00/vhpl11 1128678943
AR hd_gen_module behavioral F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd sub00/vhpl17 1128678953
EN hd_gen_module NULL F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Module.vhd sub00/vhpl16 1128678952
AR sync_genlock_regen behavioral F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd sub00/vhpl05 1128678949
AR serial_interface behavioral F:/PT8612/Xilinx/vhdl/HD_Module/serial_interface.vhd sub00/vhpl07 1128678939
AR channel_controller behavioral F:/PT8612/Xilinx/vhdl/HD_Module/channel_controller.vhd sub00/vhpl09 1128678941
EN led_latch NULL F:/PT8612/Xilinx/vhdl/HD_Module/led_latch.vhd sub00/vhpl14 1128601917
EN sync_genlock_regen NULL F:/PT8612/Xilinx/vhdl/HD_Module/sync_genlock_regen.vhd sub00/vhpl04 1128678948
EN hd_gen_channel NULL F:/PT8612/Xilinx/vhdl/HD_Module/HD_Gen_Channel.vhd sub00/vhpl12 1128678950
