ARM GAS  /tmp/ccCrhNLZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB156:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** #include "menu.hpp"
  27:Core/Src/main.cpp **** #include "adc.hpp"
  28:Core/Src/main.cpp **** #include "pin.hpp"
  29:Core/Src/main.cpp **** #include "sa818.h"
  30:Core/Src/main.cpp **** /* USER CODE END Includes */
ARM GAS  /tmp/ccCrhNLZ.s 			page 2


  31:Core/Src/main.cpp **** 
  32:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.cpp **** 
  35:Core/Src/main.cpp **** /* USER CODE END PTD */
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  39:Core/Src/main.cpp **** /* USER CODE END PD */
  40:Core/Src/main.cpp **** 
  41:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  43:Core/Src/main.cpp **** 
  44:Core/Src/main.cpp **** /* USER CODE END PM */
  45:Core/Src/main.cpp **** 
  46:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  48:Core/Src/main.cpp **** 
  49:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  50:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  51:Core/Src/main.cpp **** 
  52:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  53:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  54:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  55:Core/Src/main.cpp **** 
  56:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  57:Core/Src/main.cpp **** 
  58:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  59:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  60:Core/Src/main.cpp **** 
  61:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  62:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  63:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  64:Core/Src/main.cpp **** 
  65:Core/Src/main.cpp **** UART_HandleTypeDef huart1;
  66:Core/Src/main.cpp **** UART_HandleTypeDef huart2;
  67:Core/Src/main.cpp **** UART_HandleTypeDef huart6;
  68:Core/Src/main.cpp **** 
  69:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  70:Core/Src/main.cpp **** 
  71:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  72:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_rx;
  73:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_tx;
  74:Core/Src/main.cpp **** /* USER CODE END PV */
  75:Core/Src/main.cpp **** 
  76:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  77:Core/Src/main.cpp **** void SystemClock_Config(void);
  78:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  79:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  80:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  81:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  82:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  83:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  84:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  85:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  86:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
  87:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void);
ARM GAS  /tmp/ccCrhNLZ.s 			page 3


  88:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void);
  89:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void);
  90:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  91:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
  92:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
  93:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  94:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  95:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  96:Core/Src/main.cpp **** 
  97:Core/Src/main.cpp **** /* USER CODE END PFP */
  98:Core/Src/main.cpp **** 
  99:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
 100:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
 101:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
 102:Core/Src/main.cpp **** menu menu1(&oled1);
 103:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 104:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 105:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 106:Core/Src/main.cpp **** sa818 sa8181(&huart2, &radio_pd, &radio_ptt);
 107:Core/Src/main.cpp **** /* USER CODE END 0 */
 108:Core/Src/main.cpp **** 
 109:Core/Src/main.cpp **** /**
 110:Core/Src/main.cpp ****   * @brief  The application entry point.
 111:Core/Src/main.cpp ****   * @retval int
 112:Core/Src/main.cpp ****   */
 113:Core/Src/main.cpp **** int main(void)
 114:Core/Src/main.cpp **** {
 115:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 116:Core/Src/main.cpp **** 
 117:Core/Src/main.cpp ****   /* USER CODE END 1 */
 118:Core/Src/main.cpp **** 
 119:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 120:Core/Src/main.cpp **** 
 121:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 122:Core/Src/main.cpp ****   HAL_Init();
 123:Core/Src/main.cpp **** 
 124:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 125:Core/Src/main.cpp **** 
 126:Core/Src/main.cpp ****   /* USER CODE END Init */
 127:Core/Src/main.cpp **** 
 128:Core/Src/main.cpp ****   /* Configure the system clock */
 129:Core/Src/main.cpp ****   SystemClock_Config();
 130:Core/Src/main.cpp **** 
 131:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 132:Core/Src/main.cpp **** 
 133:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 134:Core/Src/main.cpp **** 
 135:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 136:Core/Src/main.cpp ****   MX_GPIO_Init();
 137:Core/Src/main.cpp ****   MX_I2C1_Init();
 138:Core/Src/main.cpp ****   MX_I2C3_Init();
 139:Core/Src/main.cpp ****   MX_I2S2_Init();
 140:Core/Src/main.cpp ****   MX_I2S3_Init();
 141:Core/Src/main.cpp ****   MX_I2S4_Init();
 142:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 143:Core/Src/main.cpp ****   MX_SPI1_Init();
 144:Core/Src/main.cpp ****   MX_SPI5_Init();
ARM GAS  /tmp/ccCrhNLZ.s 			page 4


 145:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 146:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 147:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 148:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 149:Core/Src/main.cpp ****   MX_ADC1_Init();
 150:Core/Src/main.cpp ****   MX_TIM10_Init();
 151:Core/Src/main.cpp ****   MX_TIM5_Init();
 152:Core/Src/main.cpp ****   MX_TIM9_Init();
 153:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 154:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3*2/4096,0);
 155:Core/Src/main.cpp ****   oled1.init();
 156:Core/Src/main.cpp ****   radio_pd.init();
 157:Core/Src/main.cpp ****   radio_ptt.init();
 158:Core/Src/main.cpp **** 
 159:Core/Src/main.cpp ****   /* USER CODE END 2 */
 160:Core/Src/main.cpp **** 
 161:Core/Src/main.cpp ****   /* Infinite loop */
 162:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 163:Core/Src/main.cpp ****   while (1)
 164:Core/Src/main.cpp ****   {
 165:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 166:Core/Src/main.cpp **** 
 167:Core/Src/main.cpp ****     
 168:Core/Src/main.cpp **** 
 169:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 170:Core/Src/main.cpp ****   }
 171:Core/Src/main.cpp ****   /* USER CODE END 3 */
 172:Core/Src/main.cpp **** }
 173:Core/Src/main.cpp **** 
 174:Core/Src/main.cpp **** /**x
 175:Core/Src/main.cpp ****   * @brief System Clock Configuration
 176:Core/Src/main.cpp ****   * @retval None
 177:Core/Src/main.cpp ****   */
 178:Core/Src/main.cpp **** void SystemClock_Config(void)
 179:Core/Src/main.cpp **** {
 180:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 181:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 182:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 183:Core/Src/main.cpp **** 
 184:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 185:Core/Src/main.cpp ****   */
 186:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 187:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 188:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 189:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 190:Core/Src/main.cpp ****   */
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 198:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 199:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 200:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 201:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  /tmp/ccCrhNLZ.s 			page 5


 202:Core/Src/main.cpp ****   {
 203:Core/Src/main.cpp ****     Error_Handler();
 204:Core/Src/main.cpp ****   }
 205:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 206:Core/Src/main.cpp ****   */
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 208:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 210:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 211:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 212:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 213:Core/Src/main.cpp **** 
 214:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 215:Core/Src/main.cpp ****   {
 216:Core/Src/main.cpp ****     Error_Handler();
 217:Core/Src/main.cpp ****   }
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 219:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 220:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 221:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 222:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 223:Core/Src/main.cpp ****   {
 224:Core/Src/main.cpp ****     Error_Handler();
 225:Core/Src/main.cpp ****   }
 226:Core/Src/main.cpp **** }
 227:Core/Src/main.cpp **** 
 228:Core/Src/main.cpp **** /**
 229:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 230:Core/Src/main.cpp ****   * @param None
 231:Core/Src/main.cpp ****   * @retval None
 232:Core/Src/main.cpp ****   */
 233:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 234:Core/Src/main.cpp **** {
 235:Core/Src/main.cpp **** 
 236:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 237:Core/Src/main.cpp **** 
 238:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 239:Core/Src/main.cpp **** 
 240:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 241:Core/Src/main.cpp **** 
 242:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 243:Core/Src/main.cpp **** 
 244:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 245:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 246:Core/Src/main.cpp ****   */
 247:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 248:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 249:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 250:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 251:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 252:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 253:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 254:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 255:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 256:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 257:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 258:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  /tmp/ccCrhNLZ.s 			page 6


 259:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 260:Core/Src/main.cpp ****   {
 261:Core/Src/main.cpp ****     Error_Handler();
 262:Core/Src/main.cpp ****   }
 263:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 264:Core/Src/main.cpp ****   */
 265:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
 266:Core/Src/main.cpp ****   sConfig.Rank = 1;
 267:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 268:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 269:Core/Src/main.cpp ****   {
 270:Core/Src/main.cpp ****     Error_Handler();
 271:Core/Src/main.cpp ****   }
 272:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 273:Core/Src/main.cpp **** 
 274:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 275:Core/Src/main.cpp **** 
 276:Core/Src/main.cpp **** }
 277:Core/Src/main.cpp **** 
 278:Core/Src/main.cpp **** /**
 279:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 280:Core/Src/main.cpp ****   * @param None
 281:Core/Src/main.cpp ****   * @retval None
 282:Core/Src/main.cpp ****   */
 283:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 284:Core/Src/main.cpp **** {
 285:Core/Src/main.cpp **** 
 286:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 287:Core/Src/main.cpp **** 
 288:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 289:Core/Src/main.cpp **** 
 290:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 291:Core/Src/main.cpp **** 
 292:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 293:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 294:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 295:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 296:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 297:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 298:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 299:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 300:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 301:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 302:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 303:Core/Src/main.cpp ****   {
 304:Core/Src/main.cpp ****     Error_Handler();
 305:Core/Src/main.cpp ****   }
 306:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 307:Core/Src/main.cpp **** 
 308:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 309:Core/Src/main.cpp **** 
 310:Core/Src/main.cpp **** }
 311:Core/Src/main.cpp **** 
 312:Core/Src/main.cpp **** /**
 313:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 314:Core/Src/main.cpp ****   * @param None
 315:Core/Src/main.cpp ****   * @retval None
ARM GAS  /tmp/ccCrhNLZ.s 			page 7


 316:Core/Src/main.cpp ****   */
 317:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
 318:Core/Src/main.cpp **** {
 319:Core/Src/main.cpp **** 
 320:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
 321:Core/Src/main.cpp **** 
 322:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
 323:Core/Src/main.cpp **** 
 324:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 325:Core/Src/main.cpp **** 
 326:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 327:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 328:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 329:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 330:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 331:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 332:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 333:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 334:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 335:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 336:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 337:Core/Src/main.cpp ****   {
 338:Core/Src/main.cpp ****     Error_Handler();
 339:Core/Src/main.cpp ****   }
 340:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 341:Core/Src/main.cpp **** 
 342:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 343:Core/Src/main.cpp **** 
 344:Core/Src/main.cpp **** }
 345:Core/Src/main.cpp **** 
 346:Core/Src/main.cpp **** /**
 347:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 348:Core/Src/main.cpp ****   * @param None
 349:Core/Src/main.cpp ****   * @retval None
 350:Core/Src/main.cpp ****   */
 351:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 352:Core/Src/main.cpp **** {
 353:Core/Src/main.cpp **** 
 354:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 355:Core/Src/main.cpp **** 
 356:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 357:Core/Src/main.cpp **** 
 358:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 359:Core/Src/main.cpp **** 
 360:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 361:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 362:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 363:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 364:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 365:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 366:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 367:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 368:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 369:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 370:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 371:Core/Src/main.cpp ****   {
 372:Core/Src/main.cpp ****     Error_Handler();
ARM GAS  /tmp/ccCrhNLZ.s 			page 8


 373:Core/Src/main.cpp ****   }
 374:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
 375:Core/Src/main.cpp **** 
 376:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 377:Core/Src/main.cpp **** 
 378:Core/Src/main.cpp **** }
 379:Core/Src/main.cpp **** 
 380:Core/Src/main.cpp **** /**
 381:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 382:Core/Src/main.cpp ****   * @param None
 383:Core/Src/main.cpp ****   * @retval None
 384:Core/Src/main.cpp ****   */
 385:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 386:Core/Src/main.cpp **** {
 387:Core/Src/main.cpp **** 
 388:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 389:Core/Src/main.cpp **** 
 390:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 391:Core/Src/main.cpp **** 
 392:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 393:Core/Src/main.cpp **** 
 394:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 395:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 396:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 397:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 398:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 399:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 400:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 401:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 402:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 403:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 404:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 405:Core/Src/main.cpp ****   {
 406:Core/Src/main.cpp ****     Error_Handler();
 407:Core/Src/main.cpp ****   }
 408:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 409:Core/Src/main.cpp **** 
 410:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 411:Core/Src/main.cpp **** 
 412:Core/Src/main.cpp **** }
 413:Core/Src/main.cpp **** 
 414:Core/Src/main.cpp **** /**
 415:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 416:Core/Src/main.cpp ****   * @param None
 417:Core/Src/main.cpp ****   * @retval None
 418:Core/Src/main.cpp ****   */
 419:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 420:Core/Src/main.cpp **** {
 421:Core/Src/main.cpp **** 
 422:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 423:Core/Src/main.cpp **** 
 424:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 425:Core/Src/main.cpp **** 
 426:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 427:Core/Src/main.cpp **** 
 428:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 429:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
ARM GAS  /tmp/ccCrhNLZ.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 431:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 432:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 433:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 434:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 435:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 436:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 437:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 438:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 439:Core/Src/main.cpp ****   {
 440:Core/Src/main.cpp ****     Error_Handler();
 441:Core/Src/main.cpp ****   }
 442:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 443:Core/Src/main.cpp **** 
 444:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 445:Core/Src/main.cpp **** 
 446:Core/Src/main.cpp **** }
 447:Core/Src/main.cpp **** 
 448:Core/Src/main.cpp **** /**
 449:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 450:Core/Src/main.cpp ****   * @param None
 451:Core/Src/main.cpp ****   * @retval None
 452:Core/Src/main.cpp ****   */
 453:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 454:Core/Src/main.cpp **** {
 455:Core/Src/main.cpp **** 
 456:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 457:Core/Src/main.cpp **** 
 458:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 459:Core/Src/main.cpp **** 
 460:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 461:Core/Src/main.cpp **** 
 462:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 463:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 464:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 465:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 466:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 467:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 468:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 469:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 470:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 471:Core/Src/main.cpp ****   {
 472:Core/Src/main.cpp ****     Error_Handler();
 473:Core/Src/main.cpp ****   }
 474:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 475:Core/Src/main.cpp ****   {
 476:Core/Src/main.cpp ****     Error_Handler();
 477:Core/Src/main.cpp ****   }
 478:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 479:Core/Src/main.cpp **** 
 480:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 481:Core/Src/main.cpp **** 
 482:Core/Src/main.cpp **** }
 483:Core/Src/main.cpp **** 
 484:Core/Src/main.cpp **** /**
 485:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 486:Core/Src/main.cpp ****   * @param None
ARM GAS  /tmp/ccCrhNLZ.s 			page 10


 487:Core/Src/main.cpp ****   * @retval None
 488:Core/Src/main.cpp ****   */
 489:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 490:Core/Src/main.cpp **** {
 491:Core/Src/main.cpp **** 
 492:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 493:Core/Src/main.cpp **** 
 494:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 495:Core/Src/main.cpp **** 
 496:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 497:Core/Src/main.cpp **** 
 498:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 499:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 500:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 501:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 502:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 503:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 504:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 505:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 506:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 507:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 508:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 509:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 510:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 511:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 512:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 513:Core/Src/main.cpp ****   {
 514:Core/Src/main.cpp ****     Error_Handler();
 515:Core/Src/main.cpp ****   }
 516:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 517:Core/Src/main.cpp **** 
 518:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 519:Core/Src/main.cpp **** 
 520:Core/Src/main.cpp **** }
 521:Core/Src/main.cpp **** 
 522:Core/Src/main.cpp **** /**
 523:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 524:Core/Src/main.cpp ****   * @param None
 525:Core/Src/main.cpp ****   * @retval None
 526:Core/Src/main.cpp ****   */
 527:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 528:Core/Src/main.cpp **** {
 529:Core/Src/main.cpp **** 
 530:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 531:Core/Src/main.cpp **** 
 532:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 533:Core/Src/main.cpp **** 
 534:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 535:Core/Src/main.cpp **** 
 536:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 537:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 538:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 539:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 540:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 541:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 542:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 543:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
ARM GAS  /tmp/ccCrhNLZ.s 			page 11


 544:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 545:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 546:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 547:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 548:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 549:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 550:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 551:Core/Src/main.cpp ****   {
 552:Core/Src/main.cpp ****     Error_Handler();
 553:Core/Src/main.cpp ****   }
 554:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 555:Core/Src/main.cpp **** 
 556:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 557:Core/Src/main.cpp **** 
 558:Core/Src/main.cpp **** }
 559:Core/Src/main.cpp **** 
 560:Core/Src/main.cpp **** /**
 561:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 562:Core/Src/main.cpp ****   * @param None
 563:Core/Src/main.cpp ****   * @retval None
 564:Core/Src/main.cpp ****   */
 565:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 566:Core/Src/main.cpp **** {
 567:Core/Src/main.cpp **** 
 568:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 569:Core/Src/main.cpp **** 
 570:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 571:Core/Src/main.cpp **** 
 572:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 573:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 574:Core/Src/main.cpp **** 
 575:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 576:Core/Src/main.cpp **** 
 577:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 578:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 579:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 580:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 581:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 582:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 583:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 584:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 585:Core/Src/main.cpp ****   {
 586:Core/Src/main.cpp ****     Error_Handler();
 587:Core/Src/main.cpp ****   }
 588:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 589:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 590:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 591:Core/Src/main.cpp ****   {
 592:Core/Src/main.cpp ****     Error_Handler();
 593:Core/Src/main.cpp ****   }
 594:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 595:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 596:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 597:Core/Src/main.cpp ****   {
 598:Core/Src/main.cpp ****     Error_Handler();
 599:Core/Src/main.cpp ****   }
 600:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
ARM GAS  /tmp/ccCrhNLZ.s 			page 12


 601:Core/Src/main.cpp **** 
 602:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
 603:Core/Src/main.cpp **** 
 604:Core/Src/main.cpp **** }
 605:Core/Src/main.cpp **** 
 606:Core/Src/main.cpp **** /**
 607:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
 608:Core/Src/main.cpp ****   * @param None
 609:Core/Src/main.cpp ****   * @retval None
 610:Core/Src/main.cpp ****   */
 611:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 612:Core/Src/main.cpp **** {
 613:Core/Src/main.cpp **** 
 614:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 615:Core/Src/main.cpp **** 
 616:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 617:Core/Src/main.cpp **** 
 618:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 619:Core/Src/main.cpp **** 
 620:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 621:Core/Src/main.cpp **** 
 622:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 623:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 624:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 625:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 626:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 627:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 628:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 629:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 630:Core/Src/main.cpp ****   {
 631:Core/Src/main.cpp ****     Error_Handler();
 632:Core/Src/main.cpp ****   }
 633:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 634:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 635:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 636:Core/Src/main.cpp ****   {
 637:Core/Src/main.cpp ****     Error_Handler();
 638:Core/Src/main.cpp ****   }
 639:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 640:Core/Src/main.cpp **** 
 641:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 642:Core/Src/main.cpp **** 
 643:Core/Src/main.cpp **** }
 644:Core/Src/main.cpp **** 
 645:Core/Src/main.cpp **** /**
 646:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 647:Core/Src/main.cpp ****   * @param None
 648:Core/Src/main.cpp ****   * @retval None
 649:Core/Src/main.cpp ****   */
 650:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 651:Core/Src/main.cpp **** {
 652:Core/Src/main.cpp **** 
 653:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 654:Core/Src/main.cpp **** 
 655:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 656:Core/Src/main.cpp **** 
 657:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
ARM GAS  /tmp/ccCrhNLZ.s 			page 13


 658:Core/Src/main.cpp **** 
 659:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 660:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 661:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 662:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 663:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 664:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 665:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 666:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 667:Core/Src/main.cpp ****   {
 668:Core/Src/main.cpp ****     Error_Handler();
 669:Core/Src/main.cpp ****   }
 670:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 671:Core/Src/main.cpp **** 
 672:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 673:Core/Src/main.cpp **** 
 674:Core/Src/main.cpp **** }
 675:Core/Src/main.cpp **** 
 676:Core/Src/main.cpp **** /**
 677:Core/Src/main.cpp ****   * @brief USART1 Initialization Function
 678:Core/Src/main.cpp ****   * @param None
 679:Core/Src/main.cpp ****   * @retval None
 680:Core/Src/main.cpp ****   */
 681:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void)
 682:Core/Src/main.cpp **** {
 683:Core/Src/main.cpp **** 
 684:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 0 */
 685:Core/Src/main.cpp **** 
 686:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 0 */
 687:Core/Src/main.cpp **** 
 688:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 1 */
 689:Core/Src/main.cpp **** 
 690:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 1 */
 691:Core/Src/main.cpp ****   huart1.Instance = USART1;
 692:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 693:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 694:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 695:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 696:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 697:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 698:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 699:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 700:Core/Src/main.cpp ****   {
 701:Core/Src/main.cpp ****     Error_Handler();
 702:Core/Src/main.cpp ****   }
 703:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 2 */
 704:Core/Src/main.cpp **** 
 705:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 2 */
 706:Core/Src/main.cpp **** 
 707:Core/Src/main.cpp **** }
 708:Core/Src/main.cpp **** 
 709:Core/Src/main.cpp **** /**
 710:Core/Src/main.cpp ****   * @brief USART2 Initialization Function
 711:Core/Src/main.cpp ****   * @param None
 712:Core/Src/main.cpp ****   * @retval None
 713:Core/Src/main.cpp ****   */
 714:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void)
ARM GAS  /tmp/ccCrhNLZ.s 			page 14


 715:Core/Src/main.cpp **** {
 716:Core/Src/main.cpp **** 
 717:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 0 */
 718:Core/Src/main.cpp **** 
 719:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 0 */
 720:Core/Src/main.cpp **** 
 721:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 1 */
 722:Core/Src/main.cpp **** 
 723:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 1 */
 724:Core/Src/main.cpp ****   huart2.Instance = USART2;
 725:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 726:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 727:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 728:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 729:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 730:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 731:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 732:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 733:Core/Src/main.cpp ****   {
 734:Core/Src/main.cpp ****     Error_Handler();
 735:Core/Src/main.cpp ****   }
 736:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 2 */
 737:Core/Src/main.cpp **** 
 738:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 2 */
 739:Core/Src/main.cpp **** 
 740:Core/Src/main.cpp **** }
 741:Core/Src/main.cpp **** 
 742:Core/Src/main.cpp **** /**
 743:Core/Src/main.cpp ****   * @brief USART6 Initialization Function
 744:Core/Src/main.cpp ****   * @param None
 745:Core/Src/main.cpp ****   * @retval None
 746:Core/Src/main.cpp ****   */
 747:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void)
 748:Core/Src/main.cpp **** {
 749:Core/Src/main.cpp **** 
 750:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 0 */
 751:Core/Src/main.cpp **** 
 752:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 0 */
 753:Core/Src/main.cpp **** 
 754:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 1 */
 755:Core/Src/main.cpp **** 
 756:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 1 */
 757:Core/Src/main.cpp ****   huart6.Instance = USART6;
 758:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 759:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 760:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 761:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 762:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 763:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 764:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 765:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 766:Core/Src/main.cpp ****   {
 767:Core/Src/main.cpp ****     Error_Handler();
 768:Core/Src/main.cpp ****   }
 769:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 2 */
 770:Core/Src/main.cpp **** 
 771:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 2 */
ARM GAS  /tmp/ccCrhNLZ.s 			page 15


 772:Core/Src/main.cpp **** 
 773:Core/Src/main.cpp **** }
 774:Core/Src/main.cpp **** 
 775:Core/Src/main.cpp **** /**
 776:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 777:Core/Src/main.cpp ****   * @param None
 778:Core/Src/main.cpp ****   * @retval None
 779:Core/Src/main.cpp ****   */
 780:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 781:Core/Src/main.cpp **** {
 782:Core/Src/main.cpp **** 
 783:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 784:Core/Src/main.cpp **** 
 785:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 786:Core/Src/main.cpp **** 
 787:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 788:Core/Src/main.cpp **** 
 789:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 797:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 798:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 799:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801:Core/Src/main.cpp ****   {
 802:Core/Src/main.cpp ****     Error_Handler();
 803:Core/Src/main.cpp ****   }
 804:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 805:Core/Src/main.cpp **** 
 806:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 807:Core/Src/main.cpp **** 
 808:Core/Src/main.cpp **** }
 809:Core/Src/main.cpp **** 
 810:Core/Src/main.cpp **** /**
 811:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 812:Core/Src/main.cpp ****   * @param None
 813:Core/Src/main.cpp ****   * @retval None
 814:Core/Src/main.cpp ****   */
 815:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 816:Core/Src/main.cpp **** {
  29              		.loc 1 816 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
ARM GAS  /tmp/ccCrhNLZ.s 			page 16


  41              		.cfi_offset 14, -4
  42              		.pad #52
  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 817:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 817 3 view .LVU1
  47              		.loc 1 817 20 is_stmt 0 view .LVU2
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
 818:Core/Src/main.cpp **** 
 819:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 820:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 820 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 820 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 820 3 view .LVU5
  59 0012 3A4B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
  63              		.loc 1 820 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 820 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 821:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 821 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 821 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 821 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 821 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 821 3 view .LVU12
  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 822:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 822 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 822 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 822 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
ARM GAS  /tmp/ccCrhNLZ.s 			page 17


  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 822 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 822 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 823:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 823 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 823 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 823 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 823 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 823 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 824:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 824 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 824 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 824 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 824 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 824 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 825:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 825 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 825 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 825 3 view .LVU30
 135 0078 1A6B     		ldr	r2, [r3, #48]
 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
 138              		.loc 1 825 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 825 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 826:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccCrhNLZ.s 			page 18


 827:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 828:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 828 3 view .LVU33
 146              		.loc 1 828 20 is_stmt 0 view .LVU34
 147 008a 1D4F     		ldr	r7, .L3+4
 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 829:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 830:Core/Src/main.cpp **** 
 831:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 832:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 832 3 is_stmt 1 view .LVU35
 154              		.loc 1 832 20 is_stmt 0 view .LVU36
 155 0098 1A4D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 47F61101 		movw	r1, #30737
 158 00a0 2846     		mov	r0, r5
 159 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 833:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 834:Core/Src/main.cpp **** 
 835:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 836:Core/Src/main.cpp ****                            PE9 PE10 */
 837:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 837 3 is_stmt 1 view .LVU37
 162              		.loc 1 837 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 838:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 839:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 839 3 is_stmt 1 view .LVU39
 166              		.loc 1 839 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 840:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 840 3 is_stmt 1 view .LVU41
 170              		.loc 1 840 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 841:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 841 3 is_stmt 1 view .LVU43
 173              		.loc 1 841 25 is_stmt 0 view .LVU44
 174 00b2 0A94     		str	r4, [sp, #40]
 842:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 842 3 is_stmt 1 view .LVU45
 176              		.loc 1 842 16 is_stmt 0 view .LVU46
 177 00b4 07A9     		add	r1, sp, #28
 178 00b6 3846     		mov	r0, r7
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
 843:Core/Src/main.cpp **** 
 844:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 845:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 845 3 is_stmt 1 view .LVU47
 182              		.loc 1 845 23 is_stmt 0 view .LVU48
ARM GAS  /tmp/ccCrhNLZ.s 			page 19


 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
 846:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 846 3 is_stmt 1 view .LVU49
 186              		.loc 1 846 24 is_stmt 0 view .LVU50
 187 00c2 0894     		str	r4, [sp, #32]
 847:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 188              		.loc 1 847 3 is_stmt 1 view .LVU51
 189              		.loc 1 847 24 is_stmt 0 view .LVU52
 190 00c4 0223     		movs	r3, #2
 191 00c6 0993     		str	r3, [sp, #36]
 848:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 848 3 is_stmt 1 view .LVU53
 193              		.loc 1 848 16 is_stmt 0 view .LVU54
 194 00c8 07A9     		add	r1, sp, #28
 195 00ca 0F48     		ldr	r0, .L3+12
 196 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL3:
 849:Core/Src/main.cpp **** 
 850:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 851:Core/Src/main.cpp ****                            PD1 PD3 */
 852:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 198              		.loc 1 852 3 is_stmt 1 view .LVU55
 199              		.loc 1 852 23 is_stmt 0 view .LVU56
 200 00d0 48F20A73 		movw	r3, #34570
 201 00d4 0793     		str	r3, [sp, #28]
 853:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 854:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 854 3 is_stmt 1 view .LVU57
 203              		.loc 1 854 24 is_stmt 0 view .LVU58
 204 00d6 0894     		str	r4, [sp, #32]
 855:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 205              		.loc 1 855 3 is_stmt 1 view .LVU59
 206              		.loc 1 855 24 is_stmt 0 view .LVU60
 207 00d8 0996     		str	r6, [sp, #36]
 856:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 208              		.loc 1 856 3 is_stmt 1 view .LVU61
 209              		.loc 1 856 16 is_stmt 0 view .LVU62
 210 00da 07A9     		add	r1, sp, #28
 211 00dc 2846     		mov	r0, r5
 212 00de FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL4:
 857:Core/Src/main.cpp **** 
 858:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
 859:Core/Src/main.cpp ****                            PD0 PD4 */
 860:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 214              		.loc 1 860 3 is_stmt 1 view .LVU63
 215              		.loc 1 860 23 is_stmt 0 view .LVU64
 216 00e2 47F61103 		movw	r3, #30737
 217 00e6 0793     		str	r3, [sp, #28]
 861:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 862:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 862 3 is_stmt 1 view .LVU65
 219              		.loc 1 862 24 is_stmt 0 view .LVU66
 220 00e8 0896     		str	r6, [sp, #32]
 863:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 863 3 is_stmt 1 view .LVU67
ARM GAS  /tmp/ccCrhNLZ.s 			page 20


 222              		.loc 1 863 24 is_stmt 0 view .LVU68
 223 00ea 0994     		str	r4, [sp, #36]
 864:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 864 3 is_stmt 1 view .LVU69
 225              		.loc 1 864 25 is_stmt 0 view .LVU70
 226 00ec 0A94     		str	r4, [sp, #40]
 865:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 227              		.loc 1 865 3 is_stmt 1 view .LVU71
 228              		.loc 1 865 16 is_stmt 0 view .LVU72
 229 00ee 07A9     		add	r1, sp, #28
 230 00f0 2846     		mov	r0, r5
 231 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 866:Core/Src/main.cpp **** 
 867:Core/Src/main.cpp **** }
 233              		.loc 1 867 1 view .LVU73
 234 00f6 0DB0     		add	sp, sp, #52
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 20
 237              		@ sp needed
 238 00f8 F0BD     		pop	{r4, r5, r6, r7, pc}
 239              	.L4:
 240 00fa 00BF     		.align	2
 241              	.L3:
 242 00fc 00380240 		.word	1073887232
 243 0100 00100240 		.word	1073876992
 244 0104 000C0240 		.word	1073875968
 245 0108 00040240 		.word	1073873920
 246              		.cfi_endproc
 247              	.LFE156:
 248              		.fnend
 250              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	_Z41__static_initialization_and_destruction_0ii:
 258              		.fnstart
 259              	.LVL6:
 260              	.LFB159:
 868:Core/Src/main.cpp **** 
 869:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 870:Core/Src/main.cpp **** uint8_t ok_debounce=0;
 871:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 872:Core/Src/main.cpp **** {
 873:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 874:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 875:Core/Src/main.cpp ****   {
 876:Core/Src/main.cpp ****     //Debounce OK
 877:Core/Src/main.cpp ****     if(HAL_GPIO_ReadPin(key_ok_GPIO_Port,key_ok_Pin))
 878:Core/Src/main.cpp ****     {
 879:Core/Src/main.cpp ****       if(ok_debounce==0||ok_debounce==1){
 880:Core/Src/main.cpp ****         ok_debounce++;
 881:Core/Src/main.cpp ****       }
 882:Core/Src/main.cpp ****       else
 883:Core/Src/main.cpp ****       {
ARM GAS  /tmp/ccCrhNLZ.s 			page 21


 884:Core/Src/main.cpp ****         if(ok_debounce==2){
 885:Core/Src/main.cpp ****           menu1.menu_ok();
 886:Core/Src/main.cpp ****           ok_debounce=0;
 887:Core/Src/main.cpp ****         }
 888:Core/Src/main.cpp ****       }
 889:Core/Src/main.cpp ****     }
 890:Core/Src/main.cpp ****     else
 891:Core/Src/main.cpp ****     {
 892:Core/Src/main.cpp ****       ok_debounce=0;
 893:Core/Src/main.cpp ****     }
 894:Core/Src/main.cpp ****     
 895:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 896:Core/Src/main.cpp ****     {
 897:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 898:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 899:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 900:Core/Src/main.cpp ****     }
 901:Core/Src/main.cpp ****     {
 902:Core/Src/main.cpp ****       
 903:Core/Src/main.cpp ****     }
 904:Core/Src/main.cpp **** 
 905:Core/Src/main.cpp ****   }
 906:Core/Src/main.cpp **** }
 907:Core/Src/main.cpp **** 
 908:Core/Src/main.cpp **** 
 909:Core/Src/main.cpp **** /* USER CODE END 4 */
 910:Core/Src/main.cpp **** 
 911:Core/Src/main.cpp **** /**
 912:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 913:Core/Src/main.cpp ****   * @retval None
 914:Core/Src/main.cpp ****   */
 915:Core/Src/main.cpp **** void Error_Handler(void)
 916:Core/Src/main.cpp **** {
 917:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 918:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 919:Core/Src/main.cpp ****   __disable_irq();
 920:Core/Src/main.cpp ****   while (1)
 921:Core/Src/main.cpp ****   {
 922:Core/Src/main.cpp ****   }
 923:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 924:Core/Src/main.cpp **** }
 261              		.loc 1 924 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 924 1 is_stmt 0 view .LVU75
 266 0000 0128     		cmp	r0, #1
 267 0002 00D0     		beq	.L11
 268              	.L8:
 269 0004 7047     		bx	lr
 270              	.L11:
 271              		.loc 1 924 1 discriminator 1 view .LVU76
 272 0006 4FF6FF73 		movw	r3, #65535
 273 000a 9942     		cmp	r1, r3
 274 000c FAD1     		bne	.L8
 275              		.loc 1 924 1 view .LVU77
 276 000e 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
ARM GAS  /tmp/ccCrhNLZ.s 			page 22


 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 32
 279              		.cfi_offset 4, -32
 280              		.cfi_offset 5, -28
 281              		.cfi_offset 6, -24
 282              		.cfi_offset 7, -20
 283              		.cfi_offset 8, -16
 284              		.cfi_offset 9, -12
 285              		.cfi_offset 10, -8
 286              		.cfi_offset 14, -4
 287 0012 82B0     		sub	sp, sp, #8
 288              	.LCFI4:
 289              		.cfi_def_cfa_offset 40
 101:Core/Src/main.cpp **** menu menu1(&oled1);
 290              		.loc 1 101 31 view .LVU78
 291 0014 1E4C     		ldr	r4, .L12
 292 0016 1F4B     		ldr	r3, .L12+4
 293 0018 7822     		movs	r2, #120
 294 001a 1F49     		ldr	r1, .L12+8
 295              	.LVL7:
 101:Core/Src/main.cpp **** menu menu1(&oled1);
 296              		.loc 1 101 31 view .LVU79
 297 001c 2046     		mov	r0, r4
 298              	.LVL8:
 101:Core/Src/main.cpp **** menu menu1(&oled1);
 299              		.loc 1 101 31 view .LVU80
 300 001e FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 301              	.LVL9:
 102:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 302              		.loc 1 102 18 view .LVU81
 303 0022 2146     		mov	r1, r4
 304 0024 1D48     		ldr	r0, .L12+12
 305 0026 FFF7FEFF 		bl	_ZN4menuC1EP4oled
 306              	.LVL10:
 103:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 307              		.loc 1 103 19 view .LVU82
 308 002a 1D49     		ldr	r1, .L12+16
 309 002c 1D48     		ldr	r0, .L12+20
 310 002e FFF7FEFF 		bl	_ZN3adcC1EP17ADC_HandleTypeDef
 311              	.LVL11:
 104:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 312              		.loc 1 104 70 view .LVU83
 313 0032 DFF88890 		ldr	r9, .L12+44
 314 0036 1C4D     		ldr	r5, .L12+24
 315 0038 4FF0000A 		mov	r10, #0
 316 003c CDF804A0 		str	r10, [sp, #4]
 317 0040 0226     		movs	r6, #2
 318 0042 0096     		str	r6, [sp]
 319 0044 0123     		movs	r3, #1
 320 0046 3246     		mov	r2, r6
 321 0048 4946     		mov	r1, r9
 322 004a 2846     		mov	r0, r5
 323 004c FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 324              	.LVL12:
 104:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 325              		.loc 1 104 5 view .LVU84
 326 0050 DFF86C80 		ldr	r8, .L12+48
ARM GAS  /tmp/ccCrhNLZ.s 			page 23


 327 0054 154F     		ldr	r7, .L12+28
 328 0056 4246     		mov	r2, r8
 329 0058 3946     		mov	r1, r7
 330 005a 2846     		mov	r0, r5
 331 005c FFF7FEFF 		bl	__aeabi_atexit
 332              	.LVL13:
 105:Core/Src/main.cpp **** sa818 sa8181(&huart2, &radio_pd, &radio_ptt);
 333              		.loc 1 105 69 view .LVU85
 334 0060 134C     		ldr	r4, .L12+32
 335 0062 CDF804A0 		str	r10, [sp, #4]
 336 0066 0096     		str	r6, [sp]
 337 0068 0123     		movs	r3, #1
 338 006a 0822     		movs	r2, #8
 339 006c 4946     		mov	r1, r9
 340 006e 2046     		mov	r0, r4
 341 0070 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 342              	.LVL14:
 105:Core/Src/main.cpp **** sa818 sa8181(&huart2, &radio_pd, &radio_ptt);
 343              		.loc 1 105 5 view .LVU86
 344 0074 4246     		mov	r2, r8
 345 0076 3946     		mov	r1, r7
 346 0078 2046     		mov	r0, r4
 347 007a FFF7FEFF 		bl	__aeabi_atexit
 348              	.LVL15:
 106:Core/Src/main.cpp **** /* USER CODE END 0 */
 349              		.loc 1 106 44 view .LVU87
 350 007e 2B46     		mov	r3, r5
 351 0080 2246     		mov	r2, r4
 352 0082 0C49     		ldr	r1, .L12+36
 353 0084 0C48     		ldr	r0, .L12+40
 354 0086 FFF7FEFF 		bl	_ZN5sa818C1EP20__UART_HandleTypeDefP3pinS3_
 355              	.LVL16:
 356              		.loc 1 924 1 view .LVU88
 357 008a 02B0     		add	sp, sp, #8
 358              	.LCFI5:
 359              		.cfi_def_cfa_offset 32
 360              		@ sp needed
 361 008c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 362              	.L13:
 363              		.align	2
 364              	.L12:
 365 0090 00000000 		.word	.LANCHOR2
 366 0094 00000000 		.word	.LANCHOR0
 367 0098 00000000 		.word	.LANCHOR1
 368 009c 00000000 		.word	.LANCHOR3
 369 00a0 00000000 		.word	.LANCHOR4
 370 00a4 00000000 		.word	.LANCHOR5
 371 00a8 00000000 		.word	.LANCHOR6
 372 00ac 00000000 		.word	_ZN3pinD1Ev
 373 00b0 00000000 		.word	.LANCHOR7
 374 00b4 00000000 		.word	.LANCHOR8
 375 00b8 00000000 		.word	.LANCHOR9
 376 00bc 00100240 		.word	1073876992
 377 00c0 00000000 		.word	__dso_handle
 378              		.cfi_endproc
 379              	.LFE159:
 380              		.cantunwind
ARM GAS  /tmp/ccCrhNLZ.s 			page 24


 381              		.fnend
 383              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 384              		.align	1
 385              		.global	HAL_TIM_PeriodElapsedCallback
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 391              	HAL_TIM_PeriodElapsedCallback:
 392              		.fnstart
 393              	.LVL17:
 394              	.LFB157:
 872:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 395              		.loc 1 872 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 874:Core/Src/main.cpp ****   {
 399              		.loc 1 874 3 view .LVU90
 874:Core/Src/main.cpp ****   {
 400              		.loc 1 874 12 is_stmt 0 view .LVU91
 401 0000 0268     		ldr	r2, [r0]
 874:Core/Src/main.cpp ****   {
 402              		.loc 1 874 29 view .LVU92
 403 0002 194B     		ldr	r3, .L26
 404 0004 1B68     		ldr	r3, [r3]
 874:Core/Src/main.cpp ****   {
 405              		.loc 1 874 3 view .LVU93
 406 0006 9A42     		cmp	r2, r3
 407 0008 00D0     		beq	.L23
 408 000a 7047     		bx	lr
 409              	.L23:
 872:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 410              		.loc 1 872 1 view .LVU94
 411 000c 10B5     		push	{r4, lr}
 412              		.save {r4, lr}
 413              	.LCFI6:
 414              		.cfi_def_cfa_offset 8
 415              		.cfi_offset 4, -8
 416              		.cfi_offset 14, -4
 877:Core/Src/main.cpp ****     {
 417              		.loc 1 877 5 is_stmt 1 view .LVU95
 877:Core/Src/main.cpp ****     {
 418              		.loc 1 877 24 is_stmt 0 view .LVU96
 419 000e 4FF40041 		mov	r1, #32768
 420 0012 1648     		ldr	r0, .L26+4
 421              	.LVL18:
 877:Core/Src/main.cpp ****     {
 422              		.loc 1 877 24 view .LVU97
 423 0014 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 424              	.LVL19:
 877:Core/Src/main.cpp ****     {
 425              		.loc 1 877 5 view .LVU98
 426 0018 80B1     		cbz	r0, .L16
 879:Core/Src/main.cpp ****         ok_debounce++;
 427              		.loc 1 879 7 is_stmt 1 view .LVU99
 879:Core/Src/main.cpp ****         ok_debounce++;
ARM GAS  /tmp/ccCrhNLZ.s 			page 25


 428              		.loc 1 879 24 is_stmt 0 view .LVU100
 429 001a 154B     		ldr	r3, .L26+8
 430 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 879:Core/Src/main.cpp ****         ok_debounce++;
 431              		.loc 1 879 7 view .LVU101
 432 001e 012B     		cmp	r3, #1
 433 0020 08D9     		bls	.L24
 884:Core/Src/main.cpp ****           menu1.menu_ok();
 434              		.loc 1 884 9 is_stmt 1 view .LVU102
 435 0022 022B     		cmp	r3, #2
 436 0024 0DD1     		bne	.L18
 885:Core/Src/main.cpp ****           ok_debounce=0;
 437              		.loc 1 885 11 view .LVU103
 885:Core/Src/main.cpp ****           ok_debounce=0;
 438              		.loc 1 885 24 is_stmt 0 view .LVU104
 439 0026 1348     		ldr	r0, .L26+12
 440 0028 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 441              	.LVL20:
 886:Core/Src/main.cpp ****         }
 442              		.loc 1 886 11 is_stmt 1 view .LVU105
 886:Core/Src/main.cpp ****         }
 443              		.loc 1 886 22 is_stmt 0 view .LVU106
 444 002c 104B     		ldr	r3, .L26+8
 445 002e 0022     		movs	r2, #0
 446 0030 1A70     		strb	r2, [r3]
 447 0032 06E0     		b	.L18
 448              	.L24:
 880:Core/Src/main.cpp ****       }
 449              		.loc 1 880 9 is_stmt 1 view .LVU107
 880:Core/Src/main.cpp ****       }
 450              		.loc 1 880 20 is_stmt 0 view .LVU108
 451 0034 0133     		adds	r3, r3, #1
 452 0036 0E4A     		ldr	r2, .L26+8
 453 0038 1370     		strb	r3, [r2]
 454 003a 02E0     		b	.L18
 455              	.L16:
 892:Core/Src/main.cpp ****     }
 456              		.loc 1 892 7 is_stmt 1 view .LVU109
 892:Core/Src/main.cpp ****     }
 457              		.loc 1 892 18 is_stmt 0 view .LVU110
 458 003c 0C4B     		ldr	r3, .L26+8
 459 003e 0022     		movs	r2, #0
 460 0040 1A70     		strb	r2, [r3]
 461              	.L18:
 895:Core/Src/main.cpp ****     {
 462              		.loc 1 895 5 is_stmt 1 view .LVU111
 895:Core/Src/main.cpp ****     {
 463              		.loc 1 895 27 is_stmt 0 view .LVU112
 464 0042 0D48     		ldr	r0, .L26+16
 465 0044 FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 466              	.LVL21:
 895:Core/Src/main.cpp ****     {
 467              		.loc 1 895 5 view .LVU113
 468 0048 00B9     		cbnz	r0, .L25
 469              	.L14:
 906:Core/Src/main.cpp **** 
 470              		.loc 1 906 1 view .LVU114
ARM GAS  /tmp/ccCrhNLZ.s 			page 26


 471 004a 10BD     		pop	{r4, pc}
 472              	.L25:
 897:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 473              		.loc 1 897 7 is_stmt 1 view .LVU115
 897:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 474              		.loc 1 897 32 is_stmt 0 view .LVU116
 475 004c 0B48     		ldr	r0, .L26+20
 476 004e FFF7FEFF 		bl	_ZN3adc12adc_getValueEv
 477              	.LVL22:
 478 0052 094C     		ldr	r4, .L26+16
 479 0054 2046     		mov	r0, r4
 480 0056 FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 481              	.LVL23:
 898:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 482              		.loc 1 898 7 is_stmt 1 view .LVU117
 898:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 483              		.loc 1 898 23 is_stmt 0 view .LVU118
 484 005a 0648     		ldr	r0, .L26+12
 485 005c FFF7FEFF 		bl	_ZN4menu10menu_printEv
 486              	.LVL24:
 899:Core/Src/main.cpp ****     }
 487              		.loc 1 899 7 is_stmt 1 view .LVU119
 899:Core/Src/main.cpp ****     }
 488              		.loc 1 899 25 is_stmt 0 view .LVU120
 489 0060 2046     		mov	r0, r4
 490 0062 FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 491              	.LVL25:
 906:Core/Src/main.cpp **** 
 492              		.loc 1 906 1 view .LVU121
 493 0066 F0E7     		b	.L14
 494              	.L27:
 495              		.align	2
 496              	.L26:
 497 0068 00000000 		.word	.LANCHOR0
 498 006c 00040240 		.word	1073873920
 499 0070 00000000 		.word	.LANCHOR10
 500 0074 00000000 		.word	.LANCHOR3
 501 0078 00000000 		.word	.LANCHOR2
 502 007c 00000000 		.word	.LANCHOR5
 503              		.cfi_endproc
 504              	.LFE157:
 505              		.fnend
 507              		.section	.text.Error_Handler,"ax",%progbits
 508              		.align	1
 509              		.global	Error_Handler
 510              		.syntax unified
 511              		.thumb
 512              		.thumb_func
 513              		.fpu fpv4-sp-d16
 515              	Error_Handler:
 516              		.fnstart
 517              	.LFB158:
 916:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 518              		.loc 1 916 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ Volatile: function does not return.
 521              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccCrhNLZ.s 			page 27


 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 919:Core/Src/main.cpp ****   while (1)
 524              		.loc 1 919 3 view .LVU123
 525              	.LBB10:
 526              	.LBI10:
 527              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
ARM GAS  /tmp/ccCrhNLZ.s 			page 28


  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccCrhNLZ.s 			page 29


 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 528              		.loc 2 140 27 view .LVU124
 529              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 530              		.loc 2 142 3 view .LVU125
 531              		.loc 2 142 44 is_stmt 0 view .LVU126
 532              		.syntax unified
 533              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 534 0000 72B6     		cpsid i
 535              	@ 0 "" 2
 536              		.thumb
 537              		.syntax unified
 538              	.L29:
 539              	.LBE11:
 540              	.LBE10:
 920:Core/Src/main.cpp ****   {
 541              		.loc 1 920 3 is_stmt 1 discriminator 1 view .LVU127
 920:Core/Src/main.cpp ****   {
 542              		.loc 1 920 3 discriminator 1 view .LVU128
 543 0002 FEE7     		b	.L29
 544              		.cfi_endproc
 545              	.LFE158:
 546              		.cantunwind
 547              		.fnend
ARM GAS  /tmp/ccCrhNLZ.s 			page 30


 549              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 550              		.align	1
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 554              		.fpu fpv4-sp-d16
 556              	_ZL12MX_I2C1_Initv:
 557              		.fnstart
 558              	.LFB141:
 284:Core/Src/main.cpp **** 
 559              		.loc 1 284 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563 0000 08B5     		push	{r3, lr}
 564              		.save {r3, lr}
 565              	.LCFI7:
 566              		.cfi_def_cfa_offset 8
 567              		.cfi_offset 3, -8
 568              		.cfi_offset 14, -4
 293:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 569              		.loc 1 293 3 view .LVU130
 293:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 570              		.loc 1 293 18 is_stmt 0 view .LVU131
 571 0002 0A48     		ldr	r0, .L34
 572 0004 0A4B     		ldr	r3, .L34+4
 573 0006 0360     		str	r3, [r0]
 294:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 574              		.loc 1 294 3 is_stmt 1 view .LVU132
 294:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 575              		.loc 1 294 25 is_stmt 0 view .LVU133
 576 0008 0A4B     		ldr	r3, .L34+8
 577 000a 4360     		str	r3, [r0, #4]
 295:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 578              		.loc 1 295 3 is_stmt 1 view .LVU134
 295:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 579              		.loc 1 295 24 is_stmt 0 view .LVU135
 580 000c 0023     		movs	r3, #0
 581 000e 8360     		str	r3, [r0, #8]
 296:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 582              		.loc 1 296 3 is_stmt 1 view .LVU136
 296:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 583              		.loc 1 296 26 is_stmt 0 view .LVU137
 584 0010 C360     		str	r3, [r0, #12]
 297:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 585              		.loc 1 297 3 is_stmt 1 view .LVU138
 297:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 586              		.loc 1 297 29 is_stmt 0 view .LVU139
 587 0012 4FF48042 		mov	r2, #16384
 588 0016 0261     		str	r2, [r0, #16]
 298:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 589              		.loc 1 298 3 is_stmt 1 view .LVU140
 298:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 590              		.loc 1 298 30 is_stmt 0 view .LVU141
 591 0018 4361     		str	r3, [r0, #20]
 299:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 592              		.loc 1 299 3 is_stmt 1 view .LVU142
ARM GAS  /tmp/ccCrhNLZ.s 			page 31


 299:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 593              		.loc 1 299 26 is_stmt 0 view .LVU143
 594 001a 8361     		str	r3, [r0, #24]
 300:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 595              		.loc 1 300 3 is_stmt 1 view .LVU144
 300:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 596              		.loc 1 300 30 is_stmt 0 view .LVU145
 597 001c C361     		str	r3, [r0, #28]
 301:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 598              		.loc 1 301 3 is_stmt 1 view .LVU146
 301:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 599              		.loc 1 301 28 is_stmt 0 view .LVU147
 600 001e 0362     		str	r3, [r0, #32]
 302:Core/Src/main.cpp ****   {
 601              		.loc 1 302 3 is_stmt 1 view .LVU148
 302:Core/Src/main.cpp ****   {
 602              		.loc 1 302 19 is_stmt 0 view .LVU149
 603 0020 FFF7FEFF 		bl	HAL_I2C_Init
 604              	.LVL26:
 302:Core/Src/main.cpp ****   {
 605              		.loc 1 302 3 view .LVU150
 606 0024 00B9     		cbnz	r0, .L33
 310:Core/Src/main.cpp **** 
 607              		.loc 1 310 1 view .LVU151
 608 0026 08BD     		pop	{r3, pc}
 609              	.L33:
 304:Core/Src/main.cpp ****   }
 610              		.loc 1 304 5 is_stmt 1 view .LVU152
 304:Core/Src/main.cpp ****   }
 611              		.loc 1 304 18 is_stmt 0 view .LVU153
 612 0028 FFF7FEFF 		bl	Error_Handler
 613              	.LVL27:
 614              	.L35:
 615              		.align	2
 616              	.L34:
 617 002c 00000000 		.word	.LANCHOR11
 618 0030 00540040 		.word	1073763328
 619 0034 A0860100 		.word	100000
 620              		.cfi_endproc
 621              	.LFE141:
 622              		.fnend
 624              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 625              		.align	1
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 629              		.fpu fpv4-sp-d16
 631              	_ZL12MX_I2C3_Initv:
 632              		.fnstart
 633              	.LFB142:
 318:Core/Src/main.cpp **** 
 634              		.loc 1 318 1 is_stmt 1 view -0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638 0000 08B5     		push	{r3, lr}
 639              		.save {r3, lr}
ARM GAS  /tmp/ccCrhNLZ.s 			page 32


 640              	.LCFI8:
 641              		.cfi_def_cfa_offset 8
 642              		.cfi_offset 3, -8
 643              		.cfi_offset 14, -4
 327:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 644              		.loc 1 327 3 view .LVU155
 327:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 645              		.loc 1 327 18 is_stmt 0 view .LVU156
 646 0002 0A48     		ldr	r0, .L40
 647 0004 0A4B     		ldr	r3, .L40+4
 648 0006 0360     		str	r3, [r0]
 328:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 649              		.loc 1 328 3 is_stmt 1 view .LVU157
 328:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 650              		.loc 1 328 25 is_stmt 0 view .LVU158
 651 0008 0A4B     		ldr	r3, .L40+8
 652 000a 4360     		str	r3, [r0, #4]
 329:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 653              		.loc 1 329 3 is_stmt 1 view .LVU159
 329:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 654              		.loc 1 329 24 is_stmt 0 view .LVU160
 655 000c 0023     		movs	r3, #0
 656 000e 8360     		str	r3, [r0, #8]
 330:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 657              		.loc 1 330 3 is_stmt 1 view .LVU161
 330:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 658              		.loc 1 330 26 is_stmt 0 view .LVU162
 659 0010 C360     		str	r3, [r0, #12]
 331:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 660              		.loc 1 331 3 is_stmt 1 view .LVU163
 331:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 661              		.loc 1 331 29 is_stmt 0 view .LVU164
 662 0012 4FF48042 		mov	r2, #16384
 663 0016 0261     		str	r2, [r0, #16]
 332:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 664              		.loc 1 332 3 is_stmt 1 view .LVU165
 332:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 665              		.loc 1 332 30 is_stmt 0 view .LVU166
 666 0018 4361     		str	r3, [r0, #20]
 333:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 667              		.loc 1 333 3 is_stmt 1 view .LVU167
 333:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 668              		.loc 1 333 26 is_stmt 0 view .LVU168
 669 001a 8361     		str	r3, [r0, #24]
 334:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 670              		.loc 1 334 3 is_stmt 1 view .LVU169
 334:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 671              		.loc 1 334 30 is_stmt 0 view .LVU170
 672 001c C361     		str	r3, [r0, #28]
 335:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 673              		.loc 1 335 3 is_stmt 1 view .LVU171
 335:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 674              		.loc 1 335 28 is_stmt 0 view .LVU172
 675 001e 0362     		str	r3, [r0, #32]
 336:Core/Src/main.cpp ****   {
 676              		.loc 1 336 3 is_stmt 1 view .LVU173
 336:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccCrhNLZ.s 			page 33


 677              		.loc 1 336 19 is_stmt 0 view .LVU174
 678 0020 FFF7FEFF 		bl	HAL_I2C_Init
 679              	.LVL28:
 336:Core/Src/main.cpp ****   {
 680              		.loc 1 336 3 view .LVU175
 681 0024 00B9     		cbnz	r0, .L39
 344:Core/Src/main.cpp **** 
 682              		.loc 1 344 1 view .LVU176
 683 0026 08BD     		pop	{r3, pc}
 684              	.L39:
 338:Core/Src/main.cpp ****   }
 685              		.loc 1 338 5 is_stmt 1 view .LVU177
 338:Core/Src/main.cpp ****   }
 686              		.loc 1 338 18 is_stmt 0 view .LVU178
 687 0028 FFF7FEFF 		bl	Error_Handler
 688              	.LVL29:
 689              	.L41:
 690              		.align	2
 691              	.L40:
 692 002c 00000000 		.word	.LANCHOR1
 693 0030 005C0040 		.word	1073765376
 694 0034 A0860100 		.word	100000
 695              		.cfi_endproc
 696              	.LFE142:
 697              		.fnend
 699              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 700              		.align	1
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 704              		.fpu fpv4-sp-d16
 706              	_ZL12MX_I2S2_Initv:
 707              		.fnstart
 708              	.LFB143:
 352:Core/Src/main.cpp **** 
 709              		.loc 1 352 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713 0000 08B5     		push	{r3, lr}
 714              		.save {r3, lr}
 715              	.LCFI9:
 716              		.cfi_def_cfa_offset 8
 717              		.cfi_offset 3, -8
 718              		.cfi_offset 14, -4
 361:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 719              		.loc 1 361 3 view .LVU180
 361:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 720              		.loc 1 361 18 is_stmt 0 view .LVU181
 721 0002 0B48     		ldr	r0, .L46
 722 0004 0B4B     		ldr	r3, .L46+4
 723 0006 0360     		str	r3, [r0]
 362:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 724              		.loc 1 362 3 is_stmt 1 view .LVU182
 362:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 725              		.loc 1 362 19 is_stmt 0 view .LVU183
 726 0008 4FF40072 		mov	r2, #512
ARM GAS  /tmp/ccCrhNLZ.s 			page 34


 727 000c 4260     		str	r2, [r0, #4]
 363:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 728              		.loc 1 363 3 is_stmt 1 view .LVU184
 363:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 729              		.loc 1 363 23 is_stmt 0 view .LVU185
 730 000e 0023     		movs	r3, #0
 731 0010 8360     		str	r3, [r0, #8]
 364:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 732              		.loc 1 364 3 is_stmt 1 view .LVU186
 364:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 733              		.loc 1 364 25 is_stmt 0 view .LVU187
 734 0012 C360     		str	r3, [r0, #12]
 365:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 735              		.loc 1 365 3 is_stmt 1 view .LVU188
 365:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 736              		.loc 1 365 25 is_stmt 0 view .LVU189
 737 0014 0261     		str	r2, [r0, #16]
 366:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 738              		.loc 1 366 3 is_stmt 1 view .LVU190
 366:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 739              		.loc 1 366 24 is_stmt 0 view .LVU191
 740 0016 4FF4FA52 		mov	r2, #8000
 741 001a 4261     		str	r2, [r0, #20]
 367:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 742              		.loc 1 367 3 is_stmt 1 view .LVU192
 367:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 743              		.loc 1 367 19 is_stmt 0 view .LVU193
 744 001c 8361     		str	r3, [r0, #24]
 368:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 745              		.loc 1 368 3 is_stmt 1 view .LVU194
 368:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 746              		.loc 1 368 26 is_stmt 0 view .LVU195
 747 001e C361     		str	r3, [r0, #28]
 369:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 748              		.loc 1 369 3 is_stmt 1 view .LVU196
 369:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 749              		.loc 1 369 29 is_stmt 0 view .LVU197
 750 0020 0362     		str	r3, [r0, #32]
 370:Core/Src/main.cpp ****   {
 751              		.loc 1 370 3 is_stmt 1 view .LVU198
 370:Core/Src/main.cpp ****   {
 752              		.loc 1 370 19 is_stmt 0 view .LVU199
 753 0022 FFF7FEFF 		bl	HAL_I2S_Init
 754              	.LVL30:
 370:Core/Src/main.cpp ****   {
 755              		.loc 1 370 3 view .LVU200
 756 0026 00B9     		cbnz	r0, .L45
 378:Core/Src/main.cpp **** 
 757              		.loc 1 378 1 view .LVU201
 758 0028 08BD     		pop	{r3, pc}
 759              	.L45:
 372:Core/Src/main.cpp ****   }
 760              		.loc 1 372 5 is_stmt 1 view .LVU202
 372:Core/Src/main.cpp ****   }
 761              		.loc 1 372 18 is_stmt 0 view .LVU203
 762 002a FFF7FEFF 		bl	Error_Handler
 763              	.LVL31:
ARM GAS  /tmp/ccCrhNLZ.s 			page 35


 764              	.L47:
 765 002e 00BF     		.align	2
 766              	.L46:
 767 0030 00000000 		.word	.LANCHOR12
 768 0034 00380040 		.word	1073756160
 769              		.cfi_endproc
 770              	.LFE143:
 771              		.fnend
 773              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 774              		.align	1
 775              		.syntax unified
 776              		.thumb
 777              		.thumb_func
 778              		.fpu fpv4-sp-d16
 780              	_ZL12MX_I2S3_Initv:
 781              		.fnstart
 782              	.LFB144:
 386:Core/Src/main.cpp **** 
 783              		.loc 1 386 1 is_stmt 1 view -0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 0
 786              		@ frame_needed = 0, uses_anonymous_args = 0
 787 0000 08B5     		push	{r3, lr}
 788              		.save {r3, lr}
 789              	.LCFI10:
 790              		.cfi_def_cfa_offset 8
 791              		.cfi_offset 3, -8
 792              		.cfi_offset 14, -4
 395:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 793              		.loc 1 395 3 view .LVU205
 395:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 794              		.loc 1 395 18 is_stmt 0 view .LVU206
 795 0002 0B48     		ldr	r0, .L52
 796 0004 0B4B     		ldr	r3, .L52+4
 797 0006 0360     		str	r3, [r0]
 396:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 798              		.loc 1 396 3 is_stmt 1 view .LVU207
 396:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 799              		.loc 1 396 19 is_stmt 0 view .LVU208
 800 0008 4FF40072 		mov	r2, #512
 801 000c 4260     		str	r2, [r0, #4]
 397:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 802              		.loc 1 397 3 is_stmt 1 view .LVU209
 397:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 803              		.loc 1 397 23 is_stmt 0 view .LVU210
 804 000e 0023     		movs	r3, #0
 805 0010 8360     		str	r3, [r0, #8]
 398:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 806              		.loc 1 398 3 is_stmt 1 view .LVU211
 398:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 807              		.loc 1 398 25 is_stmt 0 view .LVU212
 808 0012 C360     		str	r3, [r0, #12]
 399:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 809              		.loc 1 399 3 is_stmt 1 view .LVU213
 399:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 810              		.loc 1 399 25 is_stmt 0 view .LVU214
 811 0014 0261     		str	r2, [r0, #16]
ARM GAS  /tmp/ccCrhNLZ.s 			page 36


 400:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 812              		.loc 1 400 3 is_stmt 1 view .LVU215
 400:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 813              		.loc 1 400 24 is_stmt 0 view .LVU216
 814 0016 4AF64442 		movw	r2, #44100
 815 001a 4261     		str	r2, [r0, #20]
 401:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 816              		.loc 1 401 3 is_stmt 1 view .LVU217
 401:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 817              		.loc 1 401 19 is_stmt 0 view .LVU218
 818 001c 8361     		str	r3, [r0, #24]
 402:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 819              		.loc 1 402 3 is_stmt 1 view .LVU219
 402:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 820              		.loc 1 402 26 is_stmt 0 view .LVU220
 821 001e C361     		str	r3, [r0, #28]
 403:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 822              		.loc 1 403 3 is_stmt 1 view .LVU221
 403:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 823              		.loc 1 403 29 is_stmt 0 view .LVU222
 824 0020 0123     		movs	r3, #1
 825 0022 0362     		str	r3, [r0, #32]
 404:Core/Src/main.cpp ****   {
 826              		.loc 1 404 3 is_stmt 1 view .LVU223
 404:Core/Src/main.cpp ****   {
 827              		.loc 1 404 19 is_stmt 0 view .LVU224
 828 0024 FFF7FEFF 		bl	HAL_I2S_Init
 829              	.LVL32:
 404:Core/Src/main.cpp ****   {
 830              		.loc 1 404 3 view .LVU225
 831 0028 00B9     		cbnz	r0, .L51
 412:Core/Src/main.cpp **** 
 832              		.loc 1 412 1 view .LVU226
 833 002a 08BD     		pop	{r3, pc}
 834              	.L51:
 406:Core/Src/main.cpp ****   }
 835              		.loc 1 406 5 is_stmt 1 view .LVU227
 406:Core/Src/main.cpp ****   }
 836              		.loc 1 406 18 is_stmt 0 view .LVU228
 837 002c FFF7FEFF 		bl	Error_Handler
 838              	.LVL33:
 839              	.L53:
 840              		.align	2
 841              	.L52:
 842 0030 00000000 		.word	.LANCHOR13
 843 0034 003C0040 		.word	1073757184
 844              		.cfi_endproc
 845              	.LFE144:
 846              		.fnend
 848              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 849              		.align	1
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 853              		.fpu fpv4-sp-d16
 855              	_ZL12MX_I2S4_Initv:
 856              		.fnstart
ARM GAS  /tmp/ccCrhNLZ.s 			page 37


 857              	.LFB145:
 420:Core/Src/main.cpp **** 
 858              		.loc 1 420 1 is_stmt 1 view -0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862 0000 08B5     		push	{r3, lr}
 863              		.save {r3, lr}
 864              	.LCFI11:
 865              		.cfi_def_cfa_offset 8
 866              		.cfi_offset 3, -8
 867              		.cfi_offset 14, -4
 429:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 868              		.loc 1 429 3 view .LVU230
 429:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 869              		.loc 1 429 18 is_stmt 0 view .LVU231
 870 0002 0B48     		ldr	r0, .L58
 871 0004 0B4B     		ldr	r3, .L58+4
 872 0006 0360     		str	r3, [r0]
 430:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 873              		.loc 1 430 3 is_stmt 1 view .LVU232
 430:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 874              		.loc 1 430 19 is_stmt 0 view .LVU233
 875 0008 4FF40073 		mov	r3, #512
 876 000c 4360     		str	r3, [r0, #4]
 431:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 877              		.loc 1 431 3 is_stmt 1 view .LVU234
 431:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 878              		.loc 1 431 23 is_stmt 0 view .LVU235
 879 000e 0023     		movs	r3, #0
 880 0010 8360     		str	r3, [r0, #8]
 432:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 881              		.loc 1 432 3 is_stmt 1 view .LVU236
 432:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 882              		.loc 1 432 25 is_stmt 0 view .LVU237
 883 0012 C360     		str	r3, [r0, #12]
 433:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 884              		.loc 1 433 3 is_stmt 1 view .LVU238
 433:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 885              		.loc 1 433 25 is_stmt 0 view .LVU239
 886 0014 0361     		str	r3, [r0, #16]
 434:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 887              		.loc 1 434 3 is_stmt 1 view .LVU240
 434:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 888              		.loc 1 434 24 is_stmt 0 view .LVU241
 889 0016 4AF64442 		movw	r2, #44100
 890 001a 4261     		str	r2, [r0, #20]
 435:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 891              		.loc 1 435 3 is_stmt 1 view .LVU242
 435:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 892              		.loc 1 435 19 is_stmt 0 view .LVU243
 893 001c 8361     		str	r3, [r0, #24]
 436:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 894              		.loc 1 436 3 is_stmt 1 view .LVU244
 436:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 895              		.loc 1 436 26 is_stmt 0 view .LVU245
 896 001e C361     		str	r3, [r0, #28]
ARM GAS  /tmp/ccCrhNLZ.s 			page 38


 437:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 897              		.loc 1 437 3 is_stmt 1 view .LVU246
 437:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 898              		.loc 1 437 29 is_stmt 0 view .LVU247
 899 0020 0362     		str	r3, [r0, #32]
 438:Core/Src/main.cpp ****   {
 900              		.loc 1 438 3 is_stmt 1 view .LVU248
 438:Core/Src/main.cpp ****   {
 901              		.loc 1 438 19 is_stmt 0 view .LVU249
 902 0022 FFF7FEFF 		bl	HAL_I2S_Init
 903              	.LVL34:
 438:Core/Src/main.cpp ****   {
 904              		.loc 1 438 3 view .LVU250
 905 0026 00B9     		cbnz	r0, .L57
 446:Core/Src/main.cpp **** 
 906              		.loc 1 446 1 view .LVU251
 907 0028 08BD     		pop	{r3, pc}
 908              	.L57:
 440:Core/Src/main.cpp ****   }
 909              		.loc 1 440 5 is_stmt 1 view .LVU252
 440:Core/Src/main.cpp ****   }
 910              		.loc 1 440 18 is_stmt 0 view .LVU253
 911 002a FFF7FEFF 		bl	Error_Handler
 912              	.LVL35:
 913              	.L59:
 914 002e 00BF     		.align	2
 915              	.L58:
 916 0030 00000000 		.word	.LANCHOR14
 917 0034 00340140 		.word	1073820672
 918              		.cfi_endproc
 919              	.LFE145:
 920              		.fnend
 922              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 923              		.align	1
 924              		.syntax unified
 925              		.thumb
 926              		.thumb_func
 927              		.fpu fpv4-sp-d16
 929              	_ZL15MX_SDIO_SD_Initv:
 930              		.fnstart
 931              	.LFB146:
 454:Core/Src/main.cpp **** 
 932              		.loc 1 454 1 is_stmt 1 view -0
 933              		.cfi_startproc
 934              		@ args = 0, pretend = 0, frame = 0
 935              		@ frame_needed = 0, uses_anonymous_args = 0
 936 0000 08B5     		push	{r3, lr}
 937              		.save {r3, lr}
 938              	.LCFI12:
 939              		.cfi_def_cfa_offset 8
 940              		.cfi_offset 3, -8
 941              		.cfi_offset 14, -4
 463:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 942              		.loc 1 463 3 view .LVU255
 463:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 943              		.loc 1 463 16 is_stmt 0 view .LVU256
 944 0002 0C48     		ldr	r0, .L66
ARM GAS  /tmp/ccCrhNLZ.s 			page 39


 945 0004 0C4B     		ldr	r3, .L66+4
 946 0006 0360     		str	r3, [r0]
 464:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 947              		.loc 1 464 3 is_stmt 1 view .LVU257
 464:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 948              		.loc 1 464 22 is_stmt 0 view .LVU258
 949 0008 0023     		movs	r3, #0
 950 000a 4360     		str	r3, [r0, #4]
 465:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 951              		.loc 1 465 3 is_stmt 1 view .LVU259
 465:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 952              		.loc 1 465 24 is_stmt 0 view .LVU260
 953 000c 8360     		str	r3, [r0, #8]
 466:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 954              		.loc 1 466 3 is_stmt 1 view .LVU261
 466:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 955              		.loc 1 466 27 is_stmt 0 view .LVU262
 956 000e C360     		str	r3, [r0, #12]
 467:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 957              		.loc 1 467 3 is_stmt 1 view .LVU263
 467:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 958              		.loc 1 467 20 is_stmt 0 view .LVU264
 959 0010 0361     		str	r3, [r0, #16]
 468:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 960              		.loc 1 468 3 is_stmt 1 view .LVU265
 468:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 961              		.loc 1 468 32 is_stmt 0 view .LVU266
 962 0012 4361     		str	r3, [r0, #20]
 469:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 963              		.loc 1 469 3 is_stmt 1 view .LVU267
 469:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 964              		.loc 1 469 21 is_stmt 0 view .LVU268
 965 0014 8361     		str	r3, [r0, #24]
 470:Core/Src/main.cpp ****   {
 966              		.loc 1 470 3 is_stmt 1 view .LVU269
 470:Core/Src/main.cpp ****   {
 967              		.loc 1 470 18 is_stmt 0 view .LVU270
 968 0016 FFF7FEFF 		bl	HAL_SD_Init
 969              	.LVL36:
 470:Core/Src/main.cpp ****   {
 970              		.loc 1 470 3 view .LVU271
 971 001a 30B9     		cbnz	r0, .L64
 474:Core/Src/main.cpp ****   {
 972              		.loc 1 474 3 is_stmt 1 view .LVU272
 474:Core/Src/main.cpp ****   {
 973              		.loc 1 474 36 is_stmt 0 view .LVU273
 974 001c 4FF40061 		mov	r1, #2048
 975 0020 0448     		ldr	r0, .L66
 976 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 977              	.LVL37:
 474:Core/Src/main.cpp ****   {
 978              		.loc 1 474 3 view .LVU274
 979 0026 10B9     		cbnz	r0, .L65
 482:Core/Src/main.cpp **** 
 980              		.loc 1 482 1 view .LVU275
 981 0028 08BD     		pop	{r3, pc}
 982              	.L64:
ARM GAS  /tmp/ccCrhNLZ.s 			page 40


 472:Core/Src/main.cpp ****   }
 983              		.loc 1 472 5 is_stmt 1 view .LVU276
 472:Core/Src/main.cpp ****   }
 984              		.loc 1 472 18 is_stmt 0 view .LVU277
 985 002a FFF7FEFF 		bl	Error_Handler
 986              	.LVL38:
 987              	.L65:
 476:Core/Src/main.cpp ****   }
 988              		.loc 1 476 5 is_stmt 1 view .LVU278
 476:Core/Src/main.cpp ****   }
 989              		.loc 1 476 18 is_stmt 0 view .LVU279
 990 002e FFF7FEFF 		bl	Error_Handler
 991              	.LVL39:
 992              	.L67:
 993 0032 00BF     		.align	2
 994              	.L66:
 995 0034 00000000 		.word	.LANCHOR15
 996 0038 002C0140 		.word	1073818624
 997              		.cfi_endproc
 998              	.LFE146:
 999              		.fnend
 1001              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 1002              		.align	1
 1003              		.syntax unified
 1004              		.thumb
 1005              		.thumb_func
 1006              		.fpu fpv4-sp-d16
 1008              	_ZL12MX_SPI1_Initv:
 1009              		.fnstart
 1010              	.LFB147:
 490:Core/Src/main.cpp **** 
 1011              		.loc 1 490 1 is_stmt 1 view -0
 1012              		.cfi_startproc
 1013              		@ args = 0, pretend = 0, frame = 0
 1014              		@ frame_needed = 0, uses_anonymous_args = 0
 1015 0000 08B5     		push	{r3, lr}
 1016              		.save {r3, lr}
 1017              	.LCFI13:
 1018              		.cfi_def_cfa_offset 8
 1019              		.cfi_offset 3, -8
 1020              		.cfi_offset 14, -4
 500:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1021              		.loc 1 500 3 view .LVU281
 500:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1022              		.loc 1 500 18 is_stmt 0 view .LVU282
 1023 0002 0C48     		ldr	r0, .L72
 1024 0004 0C4B     		ldr	r3, .L72+4
 1025 0006 0360     		str	r3, [r0]
 501:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1026              		.loc 1 501 3 is_stmt 1 view .LVU283
 501:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1027              		.loc 1 501 19 is_stmt 0 view .LVU284
 1028 0008 4FF48273 		mov	r3, #260
 1029 000c 4360     		str	r3, [r0, #4]
 502:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1030              		.loc 1 502 3 is_stmt 1 view .LVU285
 502:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
ARM GAS  /tmp/ccCrhNLZ.s 			page 41


 1031              		.loc 1 502 24 is_stmt 0 view .LVU286
 1032 000e 0023     		movs	r3, #0
 1033 0010 8360     		str	r3, [r0, #8]
 503:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1034              		.loc 1 503 3 is_stmt 1 view .LVU287
 503:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1035              		.loc 1 503 23 is_stmt 0 view .LVU288
 1036 0012 C360     		str	r3, [r0, #12]
 504:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1037              		.loc 1 504 3 is_stmt 1 view .LVU289
 504:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1038              		.loc 1 504 26 is_stmt 0 view .LVU290
 1039 0014 0361     		str	r3, [r0, #16]
 505:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1040              		.loc 1 505 3 is_stmt 1 view .LVU291
 505:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1041              		.loc 1 505 23 is_stmt 0 view .LVU292
 1042 0016 4361     		str	r3, [r0, #20]
 506:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1043              		.loc 1 506 3 is_stmt 1 view .LVU293
 506:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1044              		.loc 1 506 18 is_stmt 0 view .LVU294
 1045 0018 8361     		str	r3, [r0, #24]
 507:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1046              		.loc 1 507 3 is_stmt 1 view .LVU295
 507:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1047              		.loc 1 507 32 is_stmt 0 view .LVU296
 1048 001a C361     		str	r3, [r0, #28]
 508:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1049              		.loc 1 508 3 is_stmt 1 view .LVU297
 508:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1050              		.loc 1 508 23 is_stmt 0 view .LVU298
 1051 001c 0362     		str	r3, [r0, #32]
 509:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1052              		.loc 1 509 3 is_stmt 1 view .LVU299
 509:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1053              		.loc 1 509 21 is_stmt 0 view .LVU300
 1054 001e 4362     		str	r3, [r0, #36]
 510:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1055              		.loc 1 510 3 is_stmt 1 view .LVU301
 510:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1056              		.loc 1 510 29 is_stmt 0 view .LVU302
 1057 0020 8362     		str	r3, [r0, #40]
 511:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1058              		.loc 1 511 3 is_stmt 1 view .LVU303
 511:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1059              		.loc 1 511 28 is_stmt 0 view .LVU304
 1060 0022 0A23     		movs	r3, #10
 1061 0024 C362     		str	r3, [r0, #44]
 512:Core/Src/main.cpp ****   {
 1062              		.loc 1 512 3 is_stmt 1 view .LVU305
 512:Core/Src/main.cpp ****   {
 1063              		.loc 1 512 19 is_stmt 0 view .LVU306
 1064 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1065              	.LVL40:
 512:Core/Src/main.cpp ****   {
 1066              		.loc 1 512 3 view .LVU307
ARM GAS  /tmp/ccCrhNLZ.s 			page 42


 1067 002a 00B9     		cbnz	r0, .L71
 520:Core/Src/main.cpp **** 
 1068              		.loc 1 520 1 view .LVU308
 1069 002c 08BD     		pop	{r3, pc}
 1070              	.L71:
 514:Core/Src/main.cpp ****   }
 1071              		.loc 1 514 5 is_stmt 1 view .LVU309
 514:Core/Src/main.cpp ****   }
 1072              		.loc 1 514 18 is_stmt 0 view .LVU310
 1073 002e FFF7FEFF 		bl	Error_Handler
 1074              	.LVL41:
 1075              	.L73:
 1076 0032 00BF     		.align	2
 1077              	.L72:
 1078 0034 00000000 		.word	.LANCHOR16
 1079 0038 00300140 		.word	1073819648
 1080              		.cfi_endproc
 1081              	.LFE147:
 1082              		.fnend
 1084              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 1085              		.align	1
 1086              		.syntax unified
 1087              		.thumb
 1088              		.thumb_func
 1089              		.fpu fpv4-sp-d16
 1091              	_ZL12MX_SPI5_Initv:
 1092              		.fnstart
 1093              	.LFB148:
 528:Core/Src/main.cpp **** 
 1094              		.loc 1 528 1 is_stmt 1 view -0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 0
 1097              		@ frame_needed = 0, uses_anonymous_args = 0
 1098 0000 08B5     		push	{r3, lr}
 1099              		.save {r3, lr}
 1100              	.LCFI14:
 1101              		.cfi_def_cfa_offset 8
 1102              		.cfi_offset 3, -8
 1103              		.cfi_offset 14, -4
 538:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1104              		.loc 1 538 3 view .LVU312
 538:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1105              		.loc 1 538 18 is_stmt 0 view .LVU313
 1106 0002 0C48     		ldr	r0, .L78
 1107 0004 0C4B     		ldr	r3, .L78+4
 1108 0006 0360     		str	r3, [r0]
 539:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1109              		.loc 1 539 3 is_stmt 1 view .LVU314
 539:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1110              		.loc 1 539 19 is_stmt 0 view .LVU315
 1111 0008 4FF48273 		mov	r3, #260
 1112 000c 4360     		str	r3, [r0, #4]
 540:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1113              		.loc 1 540 3 is_stmt 1 view .LVU316
 540:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1114              		.loc 1 540 24 is_stmt 0 view .LVU317
 1115 000e 0023     		movs	r3, #0
ARM GAS  /tmp/ccCrhNLZ.s 			page 43


 1116 0010 8360     		str	r3, [r0, #8]
 541:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1117              		.loc 1 541 3 is_stmt 1 view .LVU318
 541:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1118              		.loc 1 541 23 is_stmt 0 view .LVU319
 1119 0012 C360     		str	r3, [r0, #12]
 542:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1120              		.loc 1 542 3 is_stmt 1 view .LVU320
 542:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1121              		.loc 1 542 26 is_stmt 0 view .LVU321
 1122 0014 0361     		str	r3, [r0, #16]
 543:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1123              		.loc 1 543 3 is_stmt 1 view .LVU322
 543:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1124              		.loc 1 543 23 is_stmt 0 view .LVU323
 1125 0016 4361     		str	r3, [r0, #20]
 544:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1126              		.loc 1 544 3 is_stmt 1 view .LVU324
 544:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1127              		.loc 1 544 18 is_stmt 0 view .LVU325
 1128 0018 8361     		str	r3, [r0, #24]
 545:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1129              		.loc 1 545 3 is_stmt 1 view .LVU326
 545:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1130              		.loc 1 545 32 is_stmt 0 view .LVU327
 1131 001a C361     		str	r3, [r0, #28]
 546:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1132              		.loc 1 546 3 is_stmt 1 view .LVU328
 546:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1133              		.loc 1 546 23 is_stmt 0 view .LVU329
 1134 001c 0362     		str	r3, [r0, #32]
 547:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1135              		.loc 1 547 3 is_stmt 1 view .LVU330
 547:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1136              		.loc 1 547 21 is_stmt 0 view .LVU331
 1137 001e 4362     		str	r3, [r0, #36]
 548:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1138              		.loc 1 548 3 is_stmt 1 view .LVU332
 548:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1139              		.loc 1 548 29 is_stmt 0 view .LVU333
 1140 0020 8362     		str	r3, [r0, #40]
 549:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1141              		.loc 1 549 3 is_stmt 1 view .LVU334
 549:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1142              		.loc 1 549 28 is_stmt 0 view .LVU335
 1143 0022 0A23     		movs	r3, #10
 1144 0024 C362     		str	r3, [r0, #44]
 550:Core/Src/main.cpp ****   {
 1145              		.loc 1 550 3 is_stmt 1 view .LVU336
 550:Core/Src/main.cpp ****   {
 1146              		.loc 1 550 19 is_stmt 0 view .LVU337
 1147 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1148              	.LVL42:
 550:Core/Src/main.cpp ****   {
 1149              		.loc 1 550 3 view .LVU338
 1150 002a 00B9     		cbnz	r0, .L77
 558:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccCrhNLZ.s 			page 44


 1151              		.loc 1 558 1 view .LVU339
 1152 002c 08BD     		pop	{r3, pc}
 1153              	.L77:
 552:Core/Src/main.cpp ****   }
 1154              		.loc 1 552 5 is_stmt 1 view .LVU340
 552:Core/Src/main.cpp ****   }
 1155              		.loc 1 552 18 is_stmt 0 view .LVU341
 1156 002e FFF7FEFF 		bl	Error_Handler
 1157              	.LVL43:
 1158              	.L79:
 1159 0032 00BF     		.align	2
 1160              	.L78:
 1161 0034 00000000 		.word	.LANCHOR17
 1162 0038 00500140 		.word	1073827840
 1163              		.cfi_endproc
 1164              	.LFE148:
 1165              		.fnend
 1167              		.section	.text._ZL19MX_USART1_UART_Initv,"ax",%progbits
 1168              		.align	1
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1172              		.fpu fpv4-sp-d16
 1174              	_ZL19MX_USART1_UART_Initv:
 1175              		.fnstart
 1176              	.LFB152:
 682:Core/Src/main.cpp **** 
 1177              		.loc 1 682 1 is_stmt 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181 0000 08B5     		push	{r3, lr}
 1182              		.save {r3, lr}
 1183              	.LCFI15:
 1184              		.cfi_def_cfa_offset 8
 1185              		.cfi_offset 3, -8
 1186              		.cfi_offset 14, -4
 691:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1187              		.loc 1 691 3 view .LVU343
 691:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1188              		.loc 1 691 19 is_stmt 0 view .LVU344
 1189 0002 0A48     		ldr	r0, .L84
 1190 0004 0A4B     		ldr	r3, .L84+4
 1191 0006 0360     		str	r3, [r0]
 692:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1192              		.loc 1 692 3 is_stmt 1 view .LVU345
 692:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1193              		.loc 1 692 24 is_stmt 0 view .LVU346
 1194 0008 4FF4E133 		mov	r3, #115200
 1195 000c 4360     		str	r3, [r0, #4]
 693:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1196              		.loc 1 693 3 is_stmt 1 view .LVU347
 693:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1197              		.loc 1 693 26 is_stmt 0 view .LVU348
 1198 000e 0023     		movs	r3, #0
 1199 0010 8360     		str	r3, [r0, #8]
 694:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
ARM GAS  /tmp/ccCrhNLZ.s 			page 45


 1200              		.loc 1 694 3 is_stmt 1 view .LVU349
 694:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1201              		.loc 1 694 24 is_stmt 0 view .LVU350
 1202 0012 C360     		str	r3, [r0, #12]
 695:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1203              		.loc 1 695 3 is_stmt 1 view .LVU351
 695:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1204              		.loc 1 695 22 is_stmt 0 view .LVU352
 1205 0014 0361     		str	r3, [r0, #16]
 696:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1206              		.loc 1 696 3 is_stmt 1 view .LVU353
 696:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1207              		.loc 1 696 20 is_stmt 0 view .LVU354
 1208 0016 0C22     		movs	r2, #12
 1209 0018 4261     		str	r2, [r0, #20]
 697:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1210              		.loc 1 697 3 is_stmt 1 view .LVU355
 697:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1211              		.loc 1 697 25 is_stmt 0 view .LVU356
 1212 001a 8361     		str	r3, [r0, #24]
 698:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1213              		.loc 1 698 3 is_stmt 1 view .LVU357
 698:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1214              		.loc 1 698 28 is_stmt 0 view .LVU358
 1215 001c C361     		str	r3, [r0, #28]
 699:Core/Src/main.cpp ****   {
 1216              		.loc 1 699 3 is_stmt 1 view .LVU359
 699:Core/Src/main.cpp ****   {
 1217              		.loc 1 699 20 is_stmt 0 view .LVU360
 1218 001e FFF7FEFF 		bl	HAL_UART_Init
 1219              	.LVL44:
 699:Core/Src/main.cpp ****   {
 1220              		.loc 1 699 3 view .LVU361
 1221 0022 00B9     		cbnz	r0, .L83
 707:Core/Src/main.cpp **** 
 1222              		.loc 1 707 1 view .LVU362
 1223 0024 08BD     		pop	{r3, pc}
 1224              	.L83:
 701:Core/Src/main.cpp ****   }
 1225              		.loc 1 701 5 is_stmt 1 view .LVU363
 701:Core/Src/main.cpp ****   }
 1226              		.loc 1 701 18 is_stmt 0 view .LVU364
 1227 0026 FFF7FEFF 		bl	Error_Handler
 1228              	.LVL45:
 1229              	.L85:
 1230 002a 00BF     		.align	2
 1231              	.L84:
 1232 002c 00000000 		.word	.LANCHOR18
 1233 0030 00100140 		.word	1073811456
 1234              		.cfi_endproc
 1235              	.LFE152:
 1236              		.fnend
 1238              		.section	.text._ZL19MX_USART2_UART_Initv,"ax",%progbits
 1239              		.align	1
 1240              		.syntax unified
 1241              		.thumb
 1242              		.thumb_func
ARM GAS  /tmp/ccCrhNLZ.s 			page 46


 1243              		.fpu fpv4-sp-d16
 1245              	_ZL19MX_USART2_UART_Initv:
 1246              		.fnstart
 1247              	.LFB153:
 715:Core/Src/main.cpp **** 
 1248              		.loc 1 715 1 is_stmt 1 view -0
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 0
 1251              		@ frame_needed = 0, uses_anonymous_args = 0
 1252 0000 08B5     		push	{r3, lr}
 1253              		.save {r3, lr}
 1254              	.LCFI16:
 1255              		.cfi_def_cfa_offset 8
 1256              		.cfi_offset 3, -8
 1257              		.cfi_offset 14, -4
 724:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1258              		.loc 1 724 3 view .LVU366
 724:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1259              		.loc 1 724 19 is_stmt 0 view .LVU367
 1260 0002 0A48     		ldr	r0, .L90
 1261 0004 0A4B     		ldr	r3, .L90+4
 1262 0006 0360     		str	r3, [r0]
 725:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1263              		.loc 1 725 3 is_stmt 1 view .LVU368
 725:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1264              		.loc 1 725 24 is_stmt 0 view .LVU369
 1265 0008 4FF4E133 		mov	r3, #115200
 1266 000c 4360     		str	r3, [r0, #4]
 726:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1267              		.loc 1 726 3 is_stmt 1 view .LVU370
 726:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1268              		.loc 1 726 26 is_stmt 0 view .LVU371
 1269 000e 0023     		movs	r3, #0
 1270 0010 8360     		str	r3, [r0, #8]
 727:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1271              		.loc 1 727 3 is_stmt 1 view .LVU372
 727:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1272              		.loc 1 727 24 is_stmt 0 view .LVU373
 1273 0012 C360     		str	r3, [r0, #12]
 728:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1274              		.loc 1 728 3 is_stmt 1 view .LVU374
 728:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1275              		.loc 1 728 22 is_stmt 0 view .LVU375
 1276 0014 0361     		str	r3, [r0, #16]
 729:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1277              		.loc 1 729 3 is_stmt 1 view .LVU376
 729:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1278              		.loc 1 729 20 is_stmt 0 view .LVU377
 1279 0016 0C22     		movs	r2, #12
 1280 0018 4261     		str	r2, [r0, #20]
 730:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1281              		.loc 1 730 3 is_stmt 1 view .LVU378
 730:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1282              		.loc 1 730 25 is_stmt 0 view .LVU379
 1283 001a 8361     		str	r3, [r0, #24]
 731:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1284              		.loc 1 731 3 is_stmt 1 view .LVU380
ARM GAS  /tmp/ccCrhNLZ.s 			page 47


 731:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1285              		.loc 1 731 28 is_stmt 0 view .LVU381
 1286 001c C361     		str	r3, [r0, #28]
 732:Core/Src/main.cpp ****   {
 1287              		.loc 1 732 3 is_stmt 1 view .LVU382
 732:Core/Src/main.cpp ****   {
 1288              		.loc 1 732 20 is_stmt 0 view .LVU383
 1289 001e FFF7FEFF 		bl	HAL_UART_Init
 1290              	.LVL46:
 732:Core/Src/main.cpp ****   {
 1291              		.loc 1 732 3 view .LVU384
 1292 0022 00B9     		cbnz	r0, .L89
 740:Core/Src/main.cpp **** 
 1293              		.loc 1 740 1 view .LVU385
 1294 0024 08BD     		pop	{r3, pc}
 1295              	.L89:
 734:Core/Src/main.cpp ****   }
 1296              		.loc 1 734 5 is_stmt 1 view .LVU386
 734:Core/Src/main.cpp ****   }
 1297              		.loc 1 734 18 is_stmt 0 view .LVU387
 1298 0026 FFF7FEFF 		bl	Error_Handler
 1299              	.LVL47:
 1300              	.L91:
 1301 002a 00BF     		.align	2
 1302              	.L90:
 1303 002c 00000000 		.word	.LANCHOR8
 1304 0030 00440040 		.word	1073759232
 1305              		.cfi_endproc
 1306              	.LFE153:
 1307              		.fnend
 1309              		.section	.text._ZL19MX_USART6_UART_Initv,"ax",%progbits
 1310              		.align	1
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1314              		.fpu fpv4-sp-d16
 1316              	_ZL19MX_USART6_UART_Initv:
 1317              		.fnstart
 1318              	.LFB154:
 748:Core/Src/main.cpp **** 
 1319              		.loc 1 748 1 is_stmt 1 view -0
 1320              		.cfi_startproc
 1321              		@ args = 0, pretend = 0, frame = 0
 1322              		@ frame_needed = 0, uses_anonymous_args = 0
 1323 0000 08B5     		push	{r3, lr}
 1324              		.save {r3, lr}
 1325              	.LCFI17:
 1326              		.cfi_def_cfa_offset 8
 1327              		.cfi_offset 3, -8
 1328              		.cfi_offset 14, -4
 757:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1329              		.loc 1 757 3 view .LVU389
 757:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1330              		.loc 1 757 19 is_stmt 0 view .LVU390
 1331 0002 0A48     		ldr	r0, .L96
 1332 0004 0A4B     		ldr	r3, .L96+4
 1333 0006 0360     		str	r3, [r0]
ARM GAS  /tmp/ccCrhNLZ.s 			page 48


 758:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1334              		.loc 1 758 3 is_stmt 1 view .LVU391
 758:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1335              		.loc 1 758 24 is_stmt 0 view .LVU392
 1336 0008 4FF4E133 		mov	r3, #115200
 1337 000c 4360     		str	r3, [r0, #4]
 759:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1338              		.loc 1 759 3 is_stmt 1 view .LVU393
 759:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1339              		.loc 1 759 26 is_stmt 0 view .LVU394
 1340 000e 0023     		movs	r3, #0
 1341 0010 8360     		str	r3, [r0, #8]
 760:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1342              		.loc 1 760 3 is_stmt 1 view .LVU395
 760:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1343              		.loc 1 760 24 is_stmt 0 view .LVU396
 1344 0012 C360     		str	r3, [r0, #12]
 761:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1345              		.loc 1 761 3 is_stmt 1 view .LVU397
 761:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1346              		.loc 1 761 22 is_stmt 0 view .LVU398
 1347 0014 0361     		str	r3, [r0, #16]
 762:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1348              		.loc 1 762 3 is_stmt 1 view .LVU399
 762:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1349              		.loc 1 762 20 is_stmt 0 view .LVU400
 1350 0016 0C22     		movs	r2, #12
 1351 0018 4261     		str	r2, [r0, #20]
 763:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1352              		.loc 1 763 3 is_stmt 1 view .LVU401
 763:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1353              		.loc 1 763 25 is_stmt 0 view .LVU402
 1354 001a 8361     		str	r3, [r0, #24]
 764:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1355              		.loc 1 764 3 is_stmt 1 view .LVU403
 764:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1356              		.loc 1 764 28 is_stmt 0 view .LVU404
 1357 001c C361     		str	r3, [r0, #28]
 765:Core/Src/main.cpp ****   {
 1358              		.loc 1 765 3 is_stmt 1 view .LVU405
 765:Core/Src/main.cpp ****   {
 1359              		.loc 1 765 20 is_stmt 0 view .LVU406
 1360 001e FFF7FEFF 		bl	HAL_UART_Init
 1361              	.LVL48:
 765:Core/Src/main.cpp ****   {
 1362              		.loc 1 765 3 view .LVU407
 1363 0022 00B9     		cbnz	r0, .L95
 773:Core/Src/main.cpp **** 
 1364              		.loc 1 773 1 view .LVU408
 1365 0024 08BD     		pop	{r3, pc}
 1366              	.L95:
 767:Core/Src/main.cpp ****   }
 1367              		.loc 1 767 5 is_stmt 1 view .LVU409
 767:Core/Src/main.cpp ****   }
 1368              		.loc 1 767 18 is_stmt 0 view .LVU410
 1369 0026 FFF7FEFF 		bl	Error_Handler
 1370              	.LVL49:
ARM GAS  /tmp/ccCrhNLZ.s 			page 49


 1371              	.L97:
 1372 002a 00BF     		.align	2
 1373              	.L96:
 1374 002c 00000000 		.word	.LANCHOR19
 1375 0030 00140140 		.word	1073812480
 1376              		.cfi_endproc
 1377              	.LFE154:
 1378              		.fnend
 1380              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1381              		.align	1
 1382              		.syntax unified
 1383              		.thumb
 1384              		.thumb_func
 1385              		.fpu fpv4-sp-d16
 1387              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1388              		.fnstart
 1389              	.LFB155:
 781:Core/Src/main.cpp **** 
 1390              		.loc 1 781 1 is_stmt 1 view -0
 1391              		.cfi_startproc
 1392              		@ args = 0, pretend = 0, frame = 0
 1393              		@ frame_needed = 0, uses_anonymous_args = 0
 1394 0000 08B5     		push	{r3, lr}
 1395              		.save {r3, lr}
 1396              	.LCFI18:
 1397              		.cfi_def_cfa_offset 8
 1398              		.cfi_offset 3, -8
 1399              		.cfi_offset 14, -4
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1400              		.loc 1 790 3 view .LVU412
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1401              		.loc 1 790 28 is_stmt 0 view .LVU413
 1402 0002 0B48     		ldr	r0, .L102
 1403 0004 4FF0A043 		mov	r3, #1342177280
 1404 0008 0360     		str	r3, [r0]
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1405              		.loc 1 791 3 is_stmt 1 view .LVU414
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1406              		.loc 1 791 38 is_stmt 0 view .LVU415
 1407 000a 0423     		movs	r3, #4
 1408 000c 4360     		str	r3, [r0, #4]
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1409              		.loc 1 792 3 is_stmt 1 view .LVU416
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1410              		.loc 1 792 30 is_stmt 0 view .LVU417
 1411 000e 0222     		movs	r2, #2
 1412 0010 C260     		str	r2, [r0, #12]
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1413              		.loc 1 793 3 is_stmt 1 view .LVU418
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1414              		.loc 1 793 35 is_stmt 0 view .LVU419
 1415 0012 0023     		movs	r3, #0
 1416 0014 0361     		str	r3, [r0, #16]
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1417              		.loc 1 794 3 is_stmt 1 view .LVU420
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1418              		.loc 1 794 35 is_stmt 0 view .LVU421
ARM GAS  /tmp/ccCrhNLZ.s 			page 50


 1419 0016 8261     		str	r2, [r0, #24]
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1420              		.loc 1 795 3 is_stmt 1 view .LVU422
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1421              		.loc 1 795 35 is_stmt 0 view .LVU423
 1422 0018 C361     		str	r3, [r0, #28]
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1423              		.loc 1 796 3 is_stmt 1 view .LVU424
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1424              		.loc 1 796 41 is_stmt 0 view .LVU425
 1425 001a 0362     		str	r3, [r0, #32]
 797:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1426              		.loc 1 797 3 is_stmt 1 view .LVU426
 797:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1427              		.loc 1 797 35 is_stmt 0 view .LVU427
 1428 001c 4362     		str	r3, [r0, #36]
 798:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1429              		.loc 1 798 3 is_stmt 1 view .LVU428
 798:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1430              		.loc 1 798 44 is_stmt 0 view .LVU429
 1431 001e C362     		str	r3, [r0, #44]
 799:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1432              		.loc 1 799 3 is_stmt 1 view .LVU430
 799:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1433              		.loc 1 799 42 is_stmt 0 view .LVU431
 1434 0020 0363     		str	r3, [r0, #48]
 800:Core/Src/main.cpp ****   {
 1435              		.loc 1 800 3 is_stmt 1 view .LVU432
 800:Core/Src/main.cpp ****   {
 1436              		.loc 1 800 19 is_stmt 0 view .LVU433
 1437 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1438              	.LVL50:
 800:Core/Src/main.cpp ****   {
 1439              		.loc 1 800 3 view .LVU434
 1440 0026 00B9     		cbnz	r0, .L101
 808:Core/Src/main.cpp **** 
 1441              		.loc 1 808 1 view .LVU435
 1442 0028 08BD     		pop	{r3, pc}
 1443              	.L101:
 802:Core/Src/main.cpp ****   }
 1444              		.loc 1 802 5 is_stmt 1 view .LVU436
 802:Core/Src/main.cpp ****   }
 1445              		.loc 1 802 18 is_stmt 0 view .LVU437
 1446 002a FFF7FEFF 		bl	Error_Handler
 1447              	.LVL51:
 1448              	.L103:
 1449 002e 00BF     		.align	2
 1450              	.L102:
 1451 0030 00000000 		.word	.LANCHOR20
 1452              		.cfi_endproc
 1453              	.LFE155:
 1454              		.fnend
 1456              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1457              		.align	1
 1458              		.syntax unified
 1459              		.thumb
 1460              		.thumb_func
ARM GAS  /tmp/ccCrhNLZ.s 			page 51


 1461              		.fpu fpv4-sp-d16
 1463              	_ZL12MX_ADC1_Initv:
 1464              		.fnstart
 1465              	.LFB140:
 234:Core/Src/main.cpp **** 
 1466              		.loc 1 234 1 is_stmt 1 view -0
 1467              		.cfi_startproc
 1468              		@ args = 0, pretend = 0, frame = 16
 1469              		@ frame_needed = 0, uses_anonymous_args = 0
 1470 0000 00B5     		push	{lr}
 1471              		.save {lr}
 1472              	.LCFI19:
 1473              		.cfi_def_cfa_offset 4
 1474              		.cfi_offset 14, -4
 1475              		.pad #20
 1476 0002 85B0     		sub	sp, sp, #20
 1477              	.LCFI20:
 1478              		.cfi_def_cfa_offset 24
 240:Core/Src/main.cpp **** 
 1479              		.loc 1 240 3 view .LVU439
 240:Core/Src/main.cpp **** 
 1480              		.loc 1 240 26 is_stmt 0 view .LVU440
 1481 0004 0023     		movs	r3, #0
 1482 0006 0093     		str	r3, [sp]
 1483 0008 0193     		str	r3, [sp, #4]
 1484 000a 0293     		str	r3, [sp, #8]
 1485 000c 0393     		str	r3, [sp, #12]
 247:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1486              		.loc 1 247 3 is_stmt 1 view .LVU441
 247:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1487              		.loc 1 247 18 is_stmt 0 view .LVU442
 1488 000e 1348     		ldr	r0, .L110
 1489 0010 134A     		ldr	r2, .L110+4
 1490 0012 0260     		str	r2, [r0]
 248:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1491              		.loc 1 248 3 is_stmt 1 view .LVU443
 248:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1492              		.loc 1 248 29 is_stmt 0 view .LVU444
 1493 0014 4360     		str	r3, [r0, #4]
 249:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1494              		.loc 1 249 3 is_stmt 1 view .LVU445
 249:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1495              		.loc 1 249 25 is_stmt 0 view .LVU446
 1496 0016 8360     		str	r3, [r0, #8]
 250:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1497              		.loc 1 250 3 is_stmt 1 view .LVU447
 250:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1498              		.loc 1 250 27 is_stmt 0 view .LVU448
 1499 0018 0361     		str	r3, [r0, #16]
 251:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1500              		.loc 1 251 3 is_stmt 1 view .LVU449
 251:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1501              		.loc 1 251 33 is_stmt 0 view .LVU450
 1502 001a 0376     		strb	r3, [r0, #24]
 252:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1503              		.loc 1 252 3 is_stmt 1 view .LVU451
 252:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
ARM GAS  /tmp/ccCrhNLZ.s 			page 52


 1504              		.loc 1 252 36 is_stmt 0 view .LVU452
 1505 001c 80F82030 		strb	r3, [r0, #32]
 253:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1506              		.loc 1 253 3 is_stmt 1 view .LVU453
 253:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1507              		.loc 1 253 35 is_stmt 0 view .LVU454
 1508 0020 C362     		str	r3, [r0, #44]
 254:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1509              		.loc 1 254 3 is_stmt 1 view .LVU455
 254:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1510              		.loc 1 254 31 is_stmt 0 view .LVU456
 1511 0022 104A     		ldr	r2, .L110+8
 1512 0024 8262     		str	r2, [r0, #40]
 255:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1513              		.loc 1 255 3 is_stmt 1 view .LVU457
 255:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1514              		.loc 1 255 24 is_stmt 0 view .LVU458
 1515 0026 C360     		str	r3, [r0, #12]
 256:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1516              		.loc 1 256 3 is_stmt 1 view .LVU459
 256:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1517              		.loc 1 256 30 is_stmt 0 view .LVU460
 1518 0028 0122     		movs	r2, #1
 1519 002a C261     		str	r2, [r0, #28]
 257:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1520              		.loc 1 257 3 is_stmt 1 view .LVU461
 257:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1521              		.loc 1 257 36 is_stmt 0 view .LVU462
 1522 002c 80F83030 		strb	r3, [r0, #48]
 258:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1523              		.loc 1 258 3 is_stmt 1 view .LVU463
 258:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1524              		.loc 1 258 27 is_stmt 0 view .LVU464
 1525 0030 4261     		str	r2, [r0, #20]
 259:Core/Src/main.cpp ****   {
 1526              		.loc 1 259 3 is_stmt 1 view .LVU465
 259:Core/Src/main.cpp ****   {
 1527              		.loc 1 259 19 is_stmt 0 view .LVU466
 1528 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1529              	.LVL52:
 259:Core/Src/main.cpp ****   {
 1530              		.loc 1 259 3 view .LVU467
 1531 0036 68B9     		cbnz	r0, .L108
 265:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1532              		.loc 1 265 3 is_stmt 1 view .LVU468
 265:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1533              		.loc 1 265 19 is_stmt 0 view .LVU469
 1534 0038 0A23     		movs	r3, #10
 1535 003a 0093     		str	r3, [sp]
 266:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1536              		.loc 1 266 3 is_stmt 1 view .LVU470
 266:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1537              		.loc 1 266 16 is_stmt 0 view .LVU471
 1538 003c 0123     		movs	r3, #1
 1539 003e 0193     		str	r3, [sp, #4]
 267:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1540              		.loc 1 267 3 is_stmt 1 view .LVU472
ARM GAS  /tmp/ccCrhNLZ.s 			page 53


 267:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1541              		.loc 1 267 24 is_stmt 0 view .LVU473
 1542 0040 0023     		movs	r3, #0
 1543 0042 0293     		str	r3, [sp, #8]
 268:Core/Src/main.cpp ****   {
 1544              		.loc 1 268 3 is_stmt 1 view .LVU474
 268:Core/Src/main.cpp ****   {
 1545              		.loc 1 268 28 is_stmt 0 view .LVU475
 1546 0044 6946     		mov	r1, sp
 1547 0046 0548     		ldr	r0, .L110
 1548 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1549              	.LVL53:
 268:Core/Src/main.cpp ****   {
 1550              		.loc 1 268 3 view .LVU476
 1551 004c 20B9     		cbnz	r0, .L109
 276:Core/Src/main.cpp **** 
 1552              		.loc 1 276 1 view .LVU477
 1553 004e 05B0     		add	sp, sp, #20
 1554              	.LCFI21:
 1555              		.cfi_remember_state
 1556              		.cfi_def_cfa_offset 4
 1557              		@ sp needed
 1558 0050 5DF804FB 		ldr	pc, [sp], #4
 1559              	.L108:
 1560              	.LCFI22:
 1561              		.cfi_restore_state
 261:Core/Src/main.cpp ****   }
 1562              		.loc 1 261 5 is_stmt 1 view .LVU478
 261:Core/Src/main.cpp ****   }
 1563              		.loc 1 261 18 is_stmt 0 view .LVU479
 1564 0054 FFF7FEFF 		bl	Error_Handler
 1565              	.LVL54:
 1566              	.L109:
 270:Core/Src/main.cpp ****   }
 1567              		.loc 1 270 5 is_stmt 1 view .LVU480
 270:Core/Src/main.cpp ****   }
 1568              		.loc 1 270 18 is_stmt 0 view .LVU481
 1569 0058 FFF7FEFF 		bl	Error_Handler
 1570              	.LVL55:
 1571              	.L111:
 1572              		.align	2
 1573              	.L110:
 1574 005c 00000000 		.word	.LANCHOR4
 1575 0060 00200140 		.word	1073815552
 1576 0064 0100000F 		.word	251658241
 1577              		.cfi_endproc
 1578              	.LFE140:
 1579              		.fnend
 1581              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1582              		.align	1
 1583              		.syntax unified
 1584              		.thumb
 1585              		.thumb_func
 1586              		.fpu fpv4-sp-d16
 1588              	_ZL13MX_TIM10_Initv:
 1589              		.fnstart
 1590              	.LFB151:
ARM GAS  /tmp/ccCrhNLZ.s 			page 54


 651:Core/Src/main.cpp **** 
 1591              		.loc 1 651 1 is_stmt 1 view -0
 1592              		.cfi_startproc
 1593              		@ args = 0, pretend = 0, frame = 0
 1594              		@ frame_needed = 0, uses_anonymous_args = 0
 1595 0000 08B5     		push	{r3, lr}
 1596              		.save {r3, lr}
 1597              	.LCFI23:
 1598              		.cfi_def_cfa_offset 8
 1599              		.cfi_offset 3, -8
 1600              		.cfi_offset 14, -4
 660:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1601              		.loc 1 660 3 view .LVU483
 660:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1602              		.loc 1 660 19 is_stmt 0 view .LVU484
 1603 0002 0948     		ldr	r0, .L116
 1604 0004 094B     		ldr	r3, .L116+4
 1605 0006 0360     		str	r3, [r0]
 661:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1606              		.loc 1 661 3 is_stmt 1 view .LVU485
 661:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1607              		.loc 1 661 25 is_stmt 0 view .LVU486
 1608 0008 0F23     		movs	r3, #15
 1609 000a 4360     		str	r3, [r0, #4]
 662:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1610              		.loc 1 662 3 is_stmt 1 view .LVU487
 662:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1611              		.loc 1 662 27 is_stmt 0 view .LVU488
 1612 000c 0023     		movs	r3, #0
 1613 000e 8360     		str	r3, [r0, #8]
 663:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1614              		.loc 1 663 3 is_stmt 1 view .LVU489
 663:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1615              		.loc 1 663 22 is_stmt 0 view .LVU490
 1616 0010 4FF6FF72 		movw	r2, #65535
 1617 0014 C260     		str	r2, [r0, #12]
 664:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1618              		.loc 1 664 3 is_stmt 1 view .LVU491
 664:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1619              		.loc 1 664 29 is_stmt 0 view .LVU492
 1620 0016 0361     		str	r3, [r0, #16]
 665:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1621              		.loc 1 665 3 is_stmt 1 view .LVU493
 665:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1622              		.loc 1 665 33 is_stmt 0 view .LVU494
 1623 0018 8361     		str	r3, [r0, #24]
 666:Core/Src/main.cpp ****   {
 1624              		.loc 1 666 3 is_stmt 1 view .LVU495
 666:Core/Src/main.cpp ****   {
 1625              		.loc 1 666 24 is_stmt 0 view .LVU496
 1626 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1627              	.LVL56:
 666:Core/Src/main.cpp ****   {
 1628              		.loc 1 666 3 view .LVU497
 1629 001e 00B9     		cbnz	r0, .L115
 674:Core/Src/main.cpp **** 
 1630              		.loc 1 674 1 view .LVU498
ARM GAS  /tmp/ccCrhNLZ.s 			page 55


 1631 0020 08BD     		pop	{r3, pc}
 1632              	.L115:
 668:Core/Src/main.cpp ****   }
 1633              		.loc 1 668 5 is_stmt 1 view .LVU499
 668:Core/Src/main.cpp ****   }
 1634              		.loc 1 668 18 is_stmt 0 view .LVU500
 1635 0022 FFF7FEFF 		bl	Error_Handler
 1636              	.LVL57:
 1637              	.L117:
 1638 0026 00BF     		.align	2
 1639              	.L116:
 1640 0028 00000000 		.word	.LANCHOR0
 1641 002c 00440140 		.word	1073824768
 1642              		.cfi_endproc
 1643              	.LFE151:
 1644              		.fnend
 1646              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1647              		.align	1
 1648              		.syntax unified
 1649              		.thumb
 1650              		.thumb_func
 1651              		.fpu fpv4-sp-d16
 1653              	_ZL12MX_TIM5_Initv:
 1654              		.fnstart
 1655              	.LFB149:
 566:Core/Src/main.cpp **** 
 1656              		.loc 1 566 1 is_stmt 1 view -0
 1657              		.cfi_startproc
 1658              		@ args = 0, pretend = 0, frame = 32
 1659              		@ frame_needed = 0, uses_anonymous_args = 0
 1660 0000 00B5     		push	{lr}
 1661              		.save {lr}
 1662              	.LCFI24:
 1663              		.cfi_def_cfa_offset 4
 1664              		.cfi_offset 14, -4
 1665              		.pad #36
 1666 0002 89B0     		sub	sp, sp, #36
 1667              	.LCFI25:
 1668              		.cfi_def_cfa_offset 40
 572:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1669              		.loc 1 572 3 view .LVU502
 572:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1670              		.loc 1 572 26 is_stmt 0 view .LVU503
 1671 0004 0023     		movs	r3, #0
 1672 0006 0393     		str	r3, [sp, #12]
 1673 0008 0493     		str	r3, [sp, #16]
 1674 000a 0593     		str	r3, [sp, #20]
 1675 000c 0693     		str	r3, [sp, #24]
 1676 000e 0793     		str	r3, [sp, #28]
 573:Core/Src/main.cpp **** 
 1677              		.loc 1 573 3 is_stmt 1 view .LVU504
 573:Core/Src/main.cpp **** 
 1678              		.loc 1 573 27 is_stmt 0 view .LVU505
 1679 0010 0193     		str	r3, [sp, #4]
 1680 0012 0293     		str	r3, [sp, #8]
 578:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1681              		.loc 1 578 3 is_stmt 1 view .LVU506
ARM GAS  /tmp/ccCrhNLZ.s 			page 56


 578:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1682              		.loc 1 578 18 is_stmt 0 view .LVU507
 1683 0014 1248     		ldr	r0, .L126
 1684 0016 134A     		ldr	r2, .L126+4
 1685 0018 0260     		str	r2, [r0]
 579:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1686              		.loc 1 579 3 is_stmt 1 view .LVU508
 579:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1687              		.loc 1 579 24 is_stmt 0 view .LVU509
 1688 001a 4360     		str	r3, [r0, #4]
 580:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1689              		.loc 1 580 3 is_stmt 1 view .LVU510
 580:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1690              		.loc 1 580 26 is_stmt 0 view .LVU511
 1691 001c 8360     		str	r3, [r0, #8]
 581:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1692              		.loc 1 581 3 is_stmt 1 view .LVU512
 581:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1693              		.loc 1 581 21 is_stmt 0 view .LVU513
 1694 001e 4FF0FF32 		mov	r2, #-1
 1695 0022 C260     		str	r2, [r0, #12]
 582:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1696              		.loc 1 582 3 is_stmt 1 view .LVU514
 582:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1697              		.loc 1 582 28 is_stmt 0 view .LVU515
 1698 0024 0361     		str	r3, [r0, #16]
 583:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1699              		.loc 1 583 3 is_stmt 1 view .LVU516
 583:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1700              		.loc 1 583 32 is_stmt 0 view .LVU517
 1701 0026 8361     		str	r3, [r0, #24]
 584:Core/Src/main.cpp ****   {
 1702              		.loc 1 584 3 is_stmt 1 view .LVU518
 584:Core/Src/main.cpp ****   {
 1703              		.loc 1 584 24 is_stmt 0 view .LVU519
 1704 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1705              	.LVL58:
 584:Core/Src/main.cpp ****   {
 1706              		.loc 1 584 3 view .LVU520
 1707 002c 90B9     		cbnz	r0, .L123
 588:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1708              		.loc 1 588 3 is_stmt 1 view .LVU521
 588:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1709              		.loc 1 588 26 is_stmt 0 view .LVU522
 1710 002e 0023     		movs	r3, #0
 1711 0030 0393     		str	r3, [sp, #12]
 589:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1712              		.loc 1 589 3 is_stmt 1 view .LVU523
 589:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1713              		.loc 1 589 29 is_stmt 0 view .LVU524
 1714 0032 0493     		str	r3, [sp, #16]
 590:Core/Src/main.cpp ****   {
 1715              		.loc 1 590 3 is_stmt 1 view .LVU525
 590:Core/Src/main.cpp ****   {
 1716              		.loc 1 590 33 is_stmt 0 view .LVU526
 1717 0034 03A9     		add	r1, sp, #12
 1718 0036 0A48     		ldr	r0, .L126
ARM GAS  /tmp/ccCrhNLZ.s 			page 57


 1719 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1720              	.LVL59:
 590:Core/Src/main.cpp ****   {
 1721              		.loc 1 590 3 view .LVU527
 1722 003c 60B9     		cbnz	r0, .L124
 594:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1723              		.loc 1 594 3 is_stmt 1 view .LVU528
 594:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1724              		.loc 1 594 37 is_stmt 0 view .LVU529
 1725 003e 0023     		movs	r3, #0
 1726 0040 0193     		str	r3, [sp, #4]
 595:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1727              		.loc 1 595 3 is_stmt 1 view .LVU530
 595:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1728              		.loc 1 595 33 is_stmt 0 view .LVU531
 1729 0042 0293     		str	r3, [sp, #8]
 596:Core/Src/main.cpp ****   {
 1730              		.loc 1 596 3 is_stmt 1 view .LVU532
 596:Core/Src/main.cpp ****   {
 1731              		.loc 1 596 44 is_stmt 0 view .LVU533
 1732 0044 01A9     		add	r1, sp, #4
 1733 0046 0648     		ldr	r0, .L126
 1734 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1735              	.LVL60:
 596:Core/Src/main.cpp ****   {
 1736              		.loc 1 596 3 view .LVU534
 1737 004c 30B9     		cbnz	r0, .L125
 604:Core/Src/main.cpp **** 
 1738              		.loc 1 604 1 view .LVU535
 1739 004e 09B0     		add	sp, sp, #36
 1740              	.LCFI26:
 1741              		.cfi_remember_state
 1742              		.cfi_def_cfa_offset 4
 1743              		@ sp needed
 1744 0050 5DF804FB 		ldr	pc, [sp], #4
 1745              	.L123:
 1746              	.LCFI27:
 1747              		.cfi_restore_state
 586:Core/Src/main.cpp ****   }
 1748              		.loc 1 586 5 is_stmt 1 view .LVU536
 586:Core/Src/main.cpp ****   }
 1749              		.loc 1 586 18 is_stmt 0 view .LVU537
 1750 0054 FFF7FEFF 		bl	Error_Handler
 1751              	.LVL61:
 1752              	.L124:
 592:Core/Src/main.cpp ****   }
 1753              		.loc 1 592 5 is_stmt 1 view .LVU538
 592:Core/Src/main.cpp ****   }
 1754              		.loc 1 592 18 is_stmt 0 view .LVU539
 1755 0058 FFF7FEFF 		bl	Error_Handler
 1756              	.LVL62:
 1757              	.L125:
 598:Core/Src/main.cpp ****   }
 1758              		.loc 1 598 5 is_stmt 1 view .LVU540
 598:Core/Src/main.cpp ****   }
 1759              		.loc 1 598 18 is_stmt 0 view .LVU541
 1760 005c FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccCrhNLZ.s 			page 58


 1761              	.LVL63:
 1762              	.L127:
 1763              		.align	2
 1764              	.L126:
 1765 0060 00000000 		.word	.LANCHOR21
 1766 0064 000C0040 		.word	1073744896
 1767              		.cfi_endproc
 1768              	.LFE149:
 1769              		.fnend
 1771              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1772              		.align	1
 1773              		.syntax unified
 1774              		.thumb
 1775              		.thumb_func
 1776              		.fpu fpv4-sp-d16
 1778              	_ZL12MX_TIM9_Initv:
 1779              		.fnstart
 1780              	.LFB150:
 612:Core/Src/main.cpp **** 
 1781              		.loc 1 612 1 is_stmt 1 view -0
 1782              		.cfi_startproc
 1783              		@ args = 0, pretend = 0, frame = 24
 1784              		@ frame_needed = 0, uses_anonymous_args = 0
 1785 0000 00B5     		push	{lr}
 1786              		.save {lr}
 1787              	.LCFI28:
 1788              		.cfi_def_cfa_offset 4
 1789              		.cfi_offset 14, -4
 1790              		.pad #28
 1791 0002 87B0     		sub	sp, sp, #28
 1792              	.LCFI29:
 1793              		.cfi_def_cfa_offset 32
 618:Core/Src/main.cpp **** 
 1794              		.loc 1 618 3 view .LVU543
 618:Core/Src/main.cpp **** 
 1795              		.loc 1 618 26 is_stmt 0 view .LVU544
 1796 0004 0023     		movs	r3, #0
 1797 0006 0193     		str	r3, [sp, #4]
 1798 0008 0293     		str	r3, [sp, #8]
 1799 000a 0393     		str	r3, [sp, #12]
 1800 000c 0493     		str	r3, [sp, #16]
 1801 000e 0593     		str	r3, [sp, #20]
 623:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1802              		.loc 1 623 3 is_stmt 1 view .LVU545
 623:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1803              		.loc 1 623 18 is_stmt 0 view .LVU546
 1804 0010 0D48     		ldr	r0, .L134
 1805 0012 0E4A     		ldr	r2, .L134+4
 1806 0014 0260     		str	r2, [r0]
 624:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1807              		.loc 1 624 3 is_stmt 1 view .LVU547
 624:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1808              		.loc 1 624 24 is_stmt 0 view .LVU548
 1809 0016 4360     		str	r3, [r0, #4]
 625:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1810              		.loc 1 625 3 is_stmt 1 view .LVU549
 625:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
ARM GAS  /tmp/ccCrhNLZ.s 			page 59


 1811              		.loc 1 625 26 is_stmt 0 view .LVU550
 1812 0018 8360     		str	r3, [r0, #8]
 626:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1813              		.loc 1 626 3 is_stmt 1 view .LVU551
 626:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1814              		.loc 1 626 21 is_stmt 0 view .LVU552
 1815 001a 4FF6FF72 		movw	r2, #65535
 1816 001e C260     		str	r2, [r0, #12]
 627:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1817              		.loc 1 627 3 is_stmt 1 view .LVU553
 627:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1818              		.loc 1 627 28 is_stmt 0 view .LVU554
 1819 0020 0361     		str	r3, [r0, #16]
 628:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1820              		.loc 1 628 3 is_stmt 1 view .LVU555
 628:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1821              		.loc 1 628 32 is_stmt 0 view .LVU556
 1822 0022 8361     		str	r3, [r0, #24]
 629:Core/Src/main.cpp ****   {
 1823              		.loc 1 629 3 is_stmt 1 view .LVU557
 629:Core/Src/main.cpp ****   {
 1824              		.loc 1 629 24 is_stmt 0 view .LVU558
 1825 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1826              	.LVL64:
 629:Core/Src/main.cpp ****   {
 1827              		.loc 1 629 3 view .LVU559
 1828 0028 50B9     		cbnz	r0, .L132
 633:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1829              		.loc 1 633 3 is_stmt 1 view .LVU560
 633:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1830              		.loc 1 633 26 is_stmt 0 view .LVU561
 1831 002a 0023     		movs	r3, #0
 1832 002c 0193     		str	r3, [sp, #4]
 634:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1833              		.loc 1 634 3 is_stmt 1 view .LVU562
 634:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1834              		.loc 1 634 29 is_stmt 0 view .LVU563
 1835 002e 0293     		str	r3, [sp, #8]
 635:Core/Src/main.cpp ****   {
 1836              		.loc 1 635 3 is_stmt 1 view .LVU564
 635:Core/Src/main.cpp ****   {
 1837              		.loc 1 635 33 is_stmt 0 view .LVU565
 1838 0030 01A9     		add	r1, sp, #4
 1839 0032 0548     		ldr	r0, .L134
 1840 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1841              	.LVL65:
 635:Core/Src/main.cpp ****   {
 1842              		.loc 1 635 3 view .LVU566
 1843 0038 20B9     		cbnz	r0, .L133
 643:Core/Src/main.cpp **** 
 1844              		.loc 1 643 1 view .LVU567
 1845 003a 07B0     		add	sp, sp, #28
 1846              	.LCFI30:
 1847              		.cfi_remember_state
 1848              		.cfi_def_cfa_offset 4
 1849              		@ sp needed
 1850 003c 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccCrhNLZ.s 			page 60


 1851              	.L132:
 1852              	.LCFI31:
 1853              		.cfi_restore_state
 631:Core/Src/main.cpp ****   }
 1854              		.loc 1 631 5 is_stmt 1 view .LVU568
 631:Core/Src/main.cpp ****   }
 1855              		.loc 1 631 18 is_stmt 0 view .LVU569
 1856 0040 FFF7FEFF 		bl	Error_Handler
 1857              	.LVL66:
 1858              	.L133:
 637:Core/Src/main.cpp ****   }
 1859              		.loc 1 637 5 is_stmt 1 view .LVU570
 637:Core/Src/main.cpp ****   }
 1860              		.loc 1 637 18 is_stmt 0 view .LVU571
 1861 0044 FFF7FEFF 		bl	Error_Handler
 1862              	.LVL67:
 1863              	.L135:
 1864              		.align	2
 1865              	.L134:
 1866 0048 00000000 		.word	.LANCHOR22
 1867 004c 00400140 		.word	1073823744
 1868              		.cfi_endproc
 1869              	.LFE150:
 1870              		.fnend
 1872              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1873              		.align	1
 1874              		.global	_Z18SystemClock_Configv
 1875              		.syntax unified
 1876              		.thumb
 1877              		.thumb_func
 1878              		.fpu fpv4-sp-d16
 1880              	_Z18SystemClock_Configv:
 1881              		.fnstart
 1882              	.LFB139:
 179:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1883              		.loc 1 179 1 is_stmt 1 view -0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 104
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
 1887 0000 00B5     		push	{lr}
 1888              		.save {lr}
 1889              	.LCFI32:
 1890              		.cfi_def_cfa_offset 4
 1891              		.cfi_offset 14, -4
 1892              		.pad #108
 1893 0002 9BB0     		sub	sp, sp, #108
 1894              	.LCFI33:
 1895              		.cfi_def_cfa_offset 112
 180:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1896              		.loc 1 180 3 view .LVU573
 180:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1897              		.loc 1 180 22 is_stmt 0 view .LVU574
 1898 0004 3022     		movs	r2, #48
 1899 0006 0021     		movs	r1, #0
 1900 0008 0EA8     		add	r0, sp, #56
 1901 000a FFF7FEFF 		bl	memset
 1902              	.LVL68:
ARM GAS  /tmp/ccCrhNLZ.s 			page 61


 181:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1903              		.loc 1 181 3 is_stmt 1 view .LVU575
 181:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1904              		.loc 1 181 22 is_stmt 0 view .LVU576
 1905 000e 0023     		movs	r3, #0
 1906 0010 0993     		str	r3, [sp, #36]
 1907 0012 0A93     		str	r3, [sp, #40]
 1908 0014 0B93     		str	r3, [sp, #44]
 1909 0016 0C93     		str	r3, [sp, #48]
 1910 0018 0D93     		str	r3, [sp, #52]
 182:Core/Src/main.cpp **** 
 1911              		.loc 1 182 3 is_stmt 1 view .LVU577
 182:Core/Src/main.cpp **** 
 1912              		.loc 1 182 28 is_stmt 0 view .LVU578
 1913 001a 0393     		str	r3, [sp, #12]
 1914 001c 0493     		str	r3, [sp, #16]
 1915 001e 0593     		str	r3, [sp, #20]
 1916 0020 0693     		str	r3, [sp, #24]
 1917 0022 0793     		str	r3, [sp, #28]
 1918 0024 0893     		str	r3, [sp, #32]
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1919              		.loc 1 186 3 is_stmt 1 view .LVU579
 1920              	.LBB12:
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1921              		.loc 1 186 3 view .LVU580
 1922 0026 0193     		str	r3, [sp, #4]
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1923              		.loc 1 186 3 view .LVU581
 1924 0028 264A     		ldr	r2, .L144
 1925 002a 116C     		ldr	r1, [r2, #64]
 1926 002c 41F08051 		orr	r1, r1, #268435456
 1927 0030 1164     		str	r1, [r2, #64]
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1928              		.loc 1 186 3 view .LVU582
 1929 0032 126C     		ldr	r2, [r2, #64]
 1930 0034 02F08052 		and	r2, r2, #268435456
 1931 0038 0192     		str	r2, [sp, #4]
 186:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1932              		.loc 1 186 3 view .LVU583
 1933 003a 019A     		ldr	r2, [sp, #4]
 1934              	.LBE12:
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1935              		.loc 1 187 3 view .LVU584
 1936              	.LBB13:
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1937              		.loc 1 187 3 view .LVU585
 1938 003c 0293     		str	r3, [sp, #8]
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1939              		.loc 1 187 3 view .LVU586
 1940 003e 224B     		ldr	r3, .L144+4
 1941 0040 1A68     		ldr	r2, [r3]
 1942 0042 42F44042 		orr	r2, r2, #49152
 1943 0046 1A60     		str	r2, [r3]
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1944              		.loc 1 187 3 view .LVU587
 1945 0048 1B68     		ldr	r3, [r3]
 1946 004a 03F44043 		and	r3, r3, #49152
ARM GAS  /tmp/ccCrhNLZ.s 			page 62


 1947 004e 0293     		str	r3, [sp, #8]
 187:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1948              		.loc 1 187 3 view .LVU588
 1949 0050 029B     		ldr	r3, [sp, #8]
 1950              	.LBE13:
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1951              		.loc 1 191 3 view .LVU589
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1952              		.loc 1 191 36 is_stmt 0 view .LVU590
 1953 0052 0323     		movs	r3, #3
 1954 0054 0E93     		str	r3, [sp, #56]
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1955              		.loc 1 192 3 is_stmt 1 view .LVU591
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1956              		.loc 1 192 30 is_stmt 0 view .LVU592
 1957 0056 4FF48032 		mov	r2, #65536
 1958 005a 0F92     		str	r2, [sp, #60]
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1959              		.loc 1 193 3 is_stmt 1 view .LVU593
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1960              		.loc 1 193 30 is_stmt 0 view .LVU594
 1961 005c 0122     		movs	r2, #1
 1962 005e 1192     		str	r2, [sp, #68]
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1963              		.loc 1 194 3 is_stmt 1 view .LVU595
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1964              		.loc 1 194 41 is_stmt 0 view .LVU596
 1965 0060 1022     		movs	r2, #16
 1966 0062 1292     		str	r2, [sp, #72]
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1967              		.loc 1 195 3 is_stmt 1 view .LVU597
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1968              		.loc 1 195 34 is_stmt 0 view .LVU598
 1969 0064 0222     		movs	r2, #2
 1970 0066 1492     		str	r2, [sp, #80]
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1971              		.loc 1 196 3 is_stmt 1 view .LVU599
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1972              		.loc 1 196 35 is_stmt 0 view .LVU600
 1973 0068 4FF48001 		mov	r1, #4194304
 1974 006c 1591     		str	r1, [sp, #84]
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1975              		.loc 1 197 3 is_stmt 1 view .LVU601
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1976              		.loc 1 197 30 is_stmt 0 view .LVU602
 1977 006e 0421     		movs	r1, #4
 1978 0070 1691     		str	r1, [sp, #88]
 198:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1979              		.loc 1 198 3 is_stmt 1 view .LVU603
 198:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1980              		.loc 1 198 30 is_stmt 0 view .LVU604
 1981 0072 4821     		movs	r1, #72
 1982 0074 1791     		str	r1, [sp, #92]
 199:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1983              		.loc 1 199 3 is_stmt 1 view .LVU605
 199:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1984              		.loc 1 199 30 is_stmt 0 view .LVU606
ARM GAS  /tmp/ccCrhNLZ.s 			page 63


 1985 0076 1892     		str	r2, [sp, #96]
 200:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1986              		.loc 1 200 3 is_stmt 1 view .LVU607
 200:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1987              		.loc 1 200 30 is_stmt 0 view .LVU608
 1988 0078 1993     		str	r3, [sp, #100]
 201:Core/Src/main.cpp ****   {
 1989              		.loc 1 201 3 is_stmt 1 view .LVU609
 201:Core/Src/main.cpp ****   {
 1990              		.loc 1 201 24 is_stmt 0 view .LVU610
 1991 007a 0EA8     		add	r0, sp, #56
 1992 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1993              	.LVL69:
 201:Core/Src/main.cpp ****   {
 1994              		.loc 1 201 3 view .LVU611
 1995 0080 C8B9     		cbnz	r0, .L141
 207:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1996              		.loc 1 207 3 is_stmt 1 view .LVU612
 207:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1997              		.loc 1 207 31 is_stmt 0 view .LVU613
 1998 0082 0F23     		movs	r3, #15
 1999 0084 0993     		str	r3, [sp, #36]
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2000              		.loc 1 209 3 is_stmt 1 view .LVU614
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2001              		.loc 1 209 34 is_stmt 0 view .LVU615
 2002 0086 0021     		movs	r1, #0
 2003 0088 0A91     		str	r1, [sp, #40]
 210:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2004              		.loc 1 210 3 is_stmt 1 view .LVU616
 210:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2005              		.loc 1 210 35 is_stmt 0 view .LVU617
 2006 008a 0B91     		str	r1, [sp, #44]
 211:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2007              		.loc 1 211 3 is_stmt 1 view .LVU618
 211:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2008              		.loc 1 211 36 is_stmt 0 view .LVU619
 2009 008c 0C91     		str	r1, [sp, #48]
 212:Core/Src/main.cpp **** 
 2010              		.loc 1 212 3 is_stmt 1 view .LVU620
 212:Core/Src/main.cpp **** 
 2011              		.loc 1 212 36 is_stmt 0 view .LVU621
 2012 008e 0D91     		str	r1, [sp, #52]
 214:Core/Src/main.cpp ****   {
 2013              		.loc 1 214 3 is_stmt 1 view .LVU622
 214:Core/Src/main.cpp ****   {
 2014              		.loc 1 214 26 is_stmt 0 view .LVU623
 2015 0090 09A8     		add	r0, sp, #36
 2016 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2017              	.LVL70:
 214:Core/Src/main.cpp ****   {
 2018              		.loc 1 214 3 view .LVU624
 2019 0096 80B9     		cbnz	r0, .L142
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 2020              		.loc 1 218 3 is_stmt 1 view .LVU625
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 2021              		.loc 1 218 44 is_stmt 0 view .LVU626
ARM GAS  /tmp/ccCrhNLZ.s 			page 64


 2022 0098 0123     		movs	r3, #1
 2023 009a 0393     		str	r3, [sp, #12]
 219:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 2024              		.loc 1 219 3 is_stmt 1 view .LVU627
 219:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 2025              		.loc 1 219 38 is_stmt 0 view .LVU628
 2026 009c C023     		movs	r3, #192
 2027 009e 0593     		str	r3, [sp, #20]
 220:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2028              		.loc 1 220 3 is_stmt 1 view .LVU629
 220:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2029              		.loc 1 220 38 is_stmt 0 view .LVU630
 2030 00a0 0423     		movs	r3, #4
 2031 00a2 0493     		str	r3, [sp, #16]
 221:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2032              		.loc 1 221 3 is_stmt 1 view .LVU631
 221:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2033              		.loc 1 221 38 is_stmt 0 view .LVU632
 2034 00a4 0223     		movs	r3, #2
 2035 00a6 0693     		str	r3, [sp, #24]
 222:Core/Src/main.cpp ****   {
 2036              		.loc 1 222 3 is_stmt 1 view .LVU633
 222:Core/Src/main.cpp ****   {
 2037              		.loc 1 222 32 is_stmt 0 view .LVU634
 2038 00a8 03A8     		add	r0, sp, #12
 2039 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2040              	.LVL71:
 222:Core/Src/main.cpp ****   {
 2041              		.loc 1 222 3 view .LVU635
 2042 00ae 30B9     		cbnz	r0, .L143
 226:Core/Src/main.cpp **** 
 2043              		.loc 1 226 1 view .LVU636
 2044 00b0 1BB0     		add	sp, sp, #108
 2045              	.LCFI34:
 2046              		.cfi_remember_state
 2047              		.cfi_def_cfa_offset 4
 2048              		@ sp needed
 2049 00b2 5DF804FB 		ldr	pc, [sp], #4
 2050              	.L141:
 2051              	.LCFI35:
 2052              		.cfi_restore_state
 203:Core/Src/main.cpp ****   }
 2053              		.loc 1 203 5 is_stmt 1 view .LVU637
 203:Core/Src/main.cpp ****   }
 2054              		.loc 1 203 18 is_stmt 0 view .LVU638
 2055 00b6 FFF7FEFF 		bl	Error_Handler
 2056              	.LVL72:
 2057              	.L142:
 216:Core/Src/main.cpp ****   }
 2058              		.loc 1 216 5 is_stmt 1 view .LVU639
 216:Core/Src/main.cpp ****   }
 2059              		.loc 1 216 18 is_stmt 0 view .LVU640
 2060 00ba FFF7FEFF 		bl	Error_Handler
 2061              	.LVL73:
 2062              	.L143:
 224:Core/Src/main.cpp ****   }
 2063              		.loc 1 224 5 is_stmt 1 view .LVU641
ARM GAS  /tmp/ccCrhNLZ.s 			page 65


 224:Core/Src/main.cpp ****   }
 2064              		.loc 1 224 18 is_stmt 0 view .LVU642
 2065 00be FFF7FEFF 		bl	Error_Handler
 2066              	.LVL74:
 2067              	.L145:
 2068 00c2 00BF     		.align	2
 2069              	.L144:
 2070 00c4 00380240 		.word	1073887232
 2071 00c8 00700040 		.word	1073770496
 2072              		.cfi_endproc
 2073              	.LFE139:
 2074              		.fnend
 2076              		.section	.text.main,"ax",%progbits
 2077              		.align	1
 2078              		.global	main
 2079              		.syntax unified
 2080              		.thumb
 2081              		.thumb_func
 2082              		.fpu fpv4-sp-d16
 2084              	main:
 2085              		.fnstart
 2086              	.LFB138:
 114:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 2087              		.loc 1 114 1 is_stmt 1 view -0
 2088              		.cfi_startproc
 2089              		@ args = 0, pretend = 0, frame = 0
 2090              		@ frame_needed = 0, uses_anonymous_args = 0
 2091 0000 08B5     		push	{r3, lr}
 2092              		.save {r3, lr}
 2093              	.LCFI36:
 2094              		.cfi_def_cfa_offset 8
 2095              		.cfi_offset 3, -8
 2096              		.cfi_offset 14, -4
 122:Core/Src/main.cpp **** 
 2097              		.loc 1 122 3 view .LVU644
 122:Core/Src/main.cpp **** 
 2098              		.loc 1 122 11 is_stmt 0 view .LVU645
 2099 0002 FFF7FEFF 		bl	HAL_Init
 2100              	.LVL75:
 129:Core/Src/main.cpp **** 
 2101              		.loc 1 129 3 is_stmt 1 view .LVU646
 129:Core/Src/main.cpp **** 
 2102              		.loc 1 129 21 is_stmt 0 view .LVU647
 2103 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 2104              	.LVL76:
 136:Core/Src/main.cpp ****   MX_I2C1_Init();
 2105              		.loc 1 136 3 is_stmt 1 view .LVU648
 136:Core/Src/main.cpp ****   MX_I2C1_Init();
 2106              		.loc 1 136 15 is_stmt 0 view .LVU649
 2107 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 2108              	.LVL77:
 137:Core/Src/main.cpp ****   MX_I2C3_Init();
 2109              		.loc 1 137 3 is_stmt 1 view .LVU650
 137:Core/Src/main.cpp ****   MX_I2C3_Init();
 2110              		.loc 1 137 15 is_stmt 0 view .LVU651
 2111 000e FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 2112              	.LVL78:
ARM GAS  /tmp/ccCrhNLZ.s 			page 66


 138:Core/Src/main.cpp ****   MX_I2S2_Init();
 2113              		.loc 1 138 3 is_stmt 1 view .LVU652
 138:Core/Src/main.cpp ****   MX_I2S2_Init();
 2114              		.loc 1 138 15 is_stmt 0 view .LVU653
 2115 0012 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 2116              	.LVL79:
 139:Core/Src/main.cpp ****   MX_I2S3_Init();
 2117              		.loc 1 139 3 is_stmt 1 view .LVU654
 139:Core/Src/main.cpp ****   MX_I2S3_Init();
 2118              		.loc 1 139 15 is_stmt 0 view .LVU655
 2119 0016 FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 2120              	.LVL80:
 140:Core/Src/main.cpp ****   MX_I2S4_Init();
 2121              		.loc 1 140 3 is_stmt 1 view .LVU656
 140:Core/Src/main.cpp ****   MX_I2S4_Init();
 2122              		.loc 1 140 15 is_stmt 0 view .LVU657
 2123 001a FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 2124              	.LVL81:
 141:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2125              		.loc 1 141 3 is_stmt 1 view .LVU658
 141:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2126              		.loc 1 141 15 is_stmt 0 view .LVU659
 2127 001e FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 2128              	.LVL82:
 142:Core/Src/main.cpp ****   MX_SPI1_Init();
 2129              		.loc 1 142 3 is_stmt 1 view .LVU660
 142:Core/Src/main.cpp ****   MX_SPI1_Init();
 2130              		.loc 1 142 18 is_stmt 0 view .LVU661
 2131 0022 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 2132              	.LVL83:
 143:Core/Src/main.cpp ****   MX_SPI5_Init();
 2133              		.loc 1 143 3 is_stmt 1 view .LVU662
 143:Core/Src/main.cpp ****   MX_SPI5_Init();
 2134              		.loc 1 143 15 is_stmt 0 view .LVU663
 2135 0026 FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2136              	.LVL84:
 144:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2137              		.loc 1 144 3 is_stmt 1 view .LVU664
 144:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2138              		.loc 1 144 15 is_stmt 0 view .LVU665
 2139 002a FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2140              	.LVL85:
 145:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2141              		.loc 1 145 3 is_stmt 1 view .LVU666
 145:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2142              		.loc 1 145 22 is_stmt 0 view .LVU667
 2143 002e FFF7FEFF 		bl	_ZL19MX_USART1_UART_Initv
 2144              	.LVL86:
 146:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2145              		.loc 1 146 3 is_stmt 1 view .LVU668
 146:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2146              		.loc 1 146 22 is_stmt 0 view .LVU669
 2147 0032 FFF7FEFF 		bl	_ZL19MX_USART2_UART_Initv
 2148              	.LVL87:
 147:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2149              		.loc 1 147 3 is_stmt 1 view .LVU670
 147:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
ARM GAS  /tmp/ccCrhNLZ.s 			page 67


 2150              		.loc 1 147 22 is_stmt 0 view .LVU671
 2151 0036 FFF7FEFF 		bl	_ZL19MX_USART6_UART_Initv
 2152              	.LVL88:
 148:Core/Src/main.cpp ****   MX_ADC1_Init();
 2153              		.loc 1 148 3 is_stmt 1 view .LVU672
 148:Core/Src/main.cpp ****   MX_ADC1_Init();
 2154              		.loc 1 148 25 is_stmt 0 view .LVU673
 2155 003a FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2156              	.LVL89:
 149:Core/Src/main.cpp ****   MX_TIM10_Init();
 2157              		.loc 1 149 3 is_stmt 1 view .LVU674
 149:Core/Src/main.cpp ****   MX_TIM10_Init();
 2158              		.loc 1 149 15 is_stmt 0 view .LVU675
 2159 003e FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2160              	.LVL90:
 150:Core/Src/main.cpp ****   MX_TIM5_Init();
 2161              		.loc 1 150 3 is_stmt 1 view .LVU676
 150:Core/Src/main.cpp ****   MX_TIM5_Init();
 2162              		.loc 1 150 16 is_stmt 0 view .LVU677
 2163 0042 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2164              	.LVL91:
 151:Core/Src/main.cpp ****   MX_TIM9_Init();
 2165              		.loc 1 151 3 is_stmt 1 view .LVU678
 151:Core/Src/main.cpp ****   MX_TIM9_Init();
 2166              		.loc 1 151 15 is_stmt 0 view .LVU679
 2167 0046 FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2168              	.LVL92:
 152:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2169              		.loc 1 152 3 is_stmt 1 view .LVU680
 152:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2170              		.loc 1 152 15 is_stmt 0 view .LVU681
 2171 004a FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2172              	.LVL93:
 154:Core/Src/main.cpp ****   oled1.init();
 2173              		.loc 1 154 3 is_stmt 1 view .LVU682
 154:Core/Src/main.cpp ****   oled1.init();
 2174              		.loc 1 154 26 is_stmt 0 view .LVU683
 2175 004e DFED080A 		vldr.32	s1, .L149
 2176 0052 9FED080A 		vldr.32	s0, .L149+4
 2177 0056 0848     		ldr	r0, .L149+8
 2178 0058 FFF7FEFF 		bl	_ZN3adc15adc_setEquationEff
 2179              	.LVL94:
 155:Core/Src/main.cpp ****   radio_pd.init();
 2180              		.loc 1 155 3 is_stmt 1 view .LVU684
 155:Core/Src/main.cpp ****   radio_pd.init();
 2181              		.loc 1 155 13 is_stmt 0 view .LVU685
 2182 005c 0748     		ldr	r0, .L149+12
 2183 005e FFF7FEFF 		bl	_ZN4oled4initEv
 2184              	.LVL95:
 156:Core/Src/main.cpp ****   radio_ptt.init();
 2185              		.loc 1 156 3 is_stmt 1 view .LVU686
 156:Core/Src/main.cpp ****   radio_ptt.init();
 2186              		.loc 1 156 16 is_stmt 0 view .LVU687
 2187 0062 0748     		ldr	r0, .L149+16
 2188 0064 FFF7FEFF 		bl	_ZN3pin4initEv
 2189              	.LVL96:
 157:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccCrhNLZ.s 			page 68


 2190              		.loc 1 157 3 is_stmt 1 view .LVU688
 157:Core/Src/main.cpp **** 
 2191              		.loc 1 157 17 is_stmt 0 view .LVU689
 2192 0068 0648     		ldr	r0, .L149+20
 2193 006a FFF7FEFF 		bl	_ZN3pin4initEv
 2194              	.LVL97:
 2195              	.L147:
 163:Core/Src/main.cpp ****   {
 2196              		.loc 1 163 3 is_stmt 1 discriminator 1 view .LVU690
 163:Core/Src/main.cpp ****   {
 2197              		.loc 1 163 3 discriminator 1 view .LVU691
 2198 006e FEE7     		b	.L147
 2199              	.L150:
 2200              		.align	2
 2201              	.L149:
 2202 0070 00000000 		.word	0
 2203 0074 3333D33A 		.word	986919731
 2204 0078 00000000 		.word	.LANCHOR5
 2205 007c 00000000 		.word	.LANCHOR2
 2206 0080 00000000 		.word	.LANCHOR7
 2207 0084 00000000 		.word	.LANCHOR6
 2208              		.cfi_endproc
 2209              	.LFE138:
 2210              		.fnend
 2212              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2213              		.align	1
 2214              		.syntax unified
 2215              		.thumb
 2216              		.thumb_func
 2217              		.fpu fpv4-sp-d16
 2219              	_GLOBAL__sub_I_hadc1:
 2220              		.fnstart
 2221              	.LFB160:
 2222              		.loc 1 924 1 view -0
 2223              		.cfi_startproc
 2224              		@ args = 0, pretend = 0, frame = 0
 2225              		@ frame_needed = 0, uses_anonymous_args = 0
 2226 0000 08B5     		push	{r3, lr}
 2227              	.LCFI37:
 2228              		.cfi_def_cfa_offset 8
 2229              		.cfi_offset 3, -8
 2230              		.cfi_offset 14, -4
 2231              		.loc 1 924 1 is_stmt 0 view .LVU693
 2232 0002 4FF6FF71 		movw	r1, #65535
 2233 0006 0120     		movs	r0, #1
 2234 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2235              	.LVL98:
 2236 000c 08BD     		pop	{r3, pc}
 2237              		.cfi_endproc
 2238              	.LFE160:
 2239              		.cantunwind
 2240              		.fnend
 2242              		.section	.init_array,"aw",%init_array
 2243              		.align	2
 2244 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2245              		.global	ok_debounce
 2246              		.global	sa8181
ARM GAS  /tmp/ccCrhNLZ.s 			page 69


 2247              		.global	radio_pd
 2248              		.global	radio_ptt
 2249              		.global	adc_bat
 2250              		.global	menu1
 2251              		.global	oled1
 2252              		.global	hdma_usart2_tx
 2253              		.global	hdma_usart2_rx
 2254              		.global	hpcd_USB_OTG_FS
 2255              		.global	huart6
 2256              		.global	huart2
 2257              		.global	huart1
 2258              		.global	htim10
 2259              		.global	htim9
 2260              		.global	htim5
 2261              		.global	hspi5
 2262              		.global	hspi1
 2263              		.global	hsd
 2264              		.global	hi2s4
 2265              		.global	hi2s3
 2266              		.global	hi2s2
 2267              		.global	hi2c3
 2268              		.global	hi2c1
 2269              		.global	hadc1
 2270              		.section	.bss.adc_bat,"aw",%nobits
 2271              		.align	2
 2272              		.set	.LANCHOR5,. + 0
 2275              	adc_bat:
 2276 0000 00000000 		.space	12
 2276      00000000 
 2276      00000000 
 2277              		.section	.bss.hadc1,"aw",%nobits
 2278              		.align	2
 2279              		.set	.LANCHOR4,. + 0
 2282              	hadc1:
 2283 0000 00000000 		.space	72
 2283      00000000 
 2283      00000000 
 2283      00000000 
 2283      00000000 
 2284              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 2285              		.align	2
 2288              	hdma_usart2_rx:
 2289 0000 00000000 		.space	96
 2289      00000000 
 2289      00000000 
 2289      00000000 
 2289      00000000 
 2290              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 2291              		.align	2
 2294              	hdma_usart2_tx:
 2295 0000 00000000 		.space	96
 2295      00000000 
 2295      00000000 
 2295      00000000 
 2295      00000000 
 2296              		.section	.bss.hi2c1,"aw",%nobits
 2297              		.align	2
ARM GAS  /tmp/ccCrhNLZ.s 			page 70


 2298              		.set	.LANCHOR11,. + 0
 2301              	hi2c1:
 2302 0000 00000000 		.space	84
 2302      00000000 
 2302      00000000 
 2302      00000000 
 2302      00000000 
 2303              		.section	.bss.hi2c3,"aw",%nobits
 2304              		.align	2
 2305              		.set	.LANCHOR1,. + 0
 2308              	hi2c3:
 2309 0000 00000000 		.space	84
 2309      00000000 
 2309      00000000 
 2309      00000000 
 2309      00000000 
 2310              		.section	.bss.hi2s2,"aw",%nobits
 2311              		.align	2
 2312              		.set	.LANCHOR12,. + 0
 2315              	hi2s2:
 2316 0000 00000000 		.space	72
 2316      00000000 
 2316      00000000 
 2316      00000000 
 2316      00000000 
 2317              		.section	.bss.hi2s3,"aw",%nobits
 2318              		.align	2
 2319              		.set	.LANCHOR13,. + 0
 2322              	hi2s3:
 2323 0000 00000000 		.space	72
 2323      00000000 
 2323      00000000 
 2323      00000000 
 2323      00000000 
 2324              		.section	.bss.hi2s4,"aw",%nobits
 2325              		.align	2
 2326              		.set	.LANCHOR14,. + 0
 2329              	hi2s4:
 2330 0000 00000000 		.space	72
 2330      00000000 
 2330      00000000 
 2330      00000000 
 2330      00000000 
 2331              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2332              		.align	2
 2333              		.set	.LANCHOR20,. + 0
 2336              	hpcd_USB_OTG_FS:
 2337 0000 00000000 		.space	1032
 2337      00000000 
 2337      00000000 
 2337      00000000 
 2337      00000000 
 2338              		.section	.bss.hsd,"aw",%nobits
 2339              		.align	2
 2340              		.set	.LANCHOR15,. + 0
 2343              	hsd:
 2344 0000 00000000 		.space	132
ARM GAS  /tmp/ccCrhNLZ.s 			page 71


 2344      00000000 
 2344      00000000 
 2344      00000000 
 2344      00000000 
 2345              		.section	.bss.hspi1,"aw",%nobits
 2346              		.align	2
 2347              		.set	.LANCHOR16,. + 0
 2350              	hspi1:
 2351 0000 00000000 		.space	88
 2351      00000000 
 2351      00000000 
 2351      00000000 
 2351      00000000 
 2352              		.section	.bss.hspi5,"aw",%nobits
 2353              		.align	2
 2354              		.set	.LANCHOR17,. + 0
 2357              	hspi5:
 2358 0000 00000000 		.space	88
 2358      00000000 
 2358      00000000 
 2358      00000000 
 2358      00000000 
 2359              		.section	.bss.htim10,"aw",%nobits
 2360              		.align	2
 2361              		.set	.LANCHOR0,. + 0
 2364              	htim10:
 2365 0000 00000000 		.space	64
 2365      00000000 
 2365      00000000 
 2365      00000000 
 2365      00000000 
 2366              		.section	.bss.htim5,"aw",%nobits
 2367              		.align	2
 2368              		.set	.LANCHOR21,. + 0
 2371              	htim5:
 2372 0000 00000000 		.space	64
 2372      00000000 
 2372      00000000 
 2372      00000000 
 2372      00000000 
 2373              		.section	.bss.htim9,"aw",%nobits
 2374              		.align	2
 2375              		.set	.LANCHOR22,. + 0
 2378              	htim9:
 2379 0000 00000000 		.space	64
 2379      00000000 
 2379      00000000 
 2379      00000000 
 2379      00000000 
 2380              		.section	.bss.huart1,"aw",%nobits
 2381              		.align	2
 2382              		.set	.LANCHOR18,. + 0
 2385              	huart1:
 2386 0000 00000000 		.space	108
 2386      00000000 
 2386      00000000 
 2386      00000000 
ARM GAS  /tmp/ccCrhNLZ.s 			page 72


 2386      00000000 
 2387              		.section	.bss.huart2,"aw",%nobits
 2388              		.align	2
 2389              		.set	.LANCHOR8,. + 0
 2392              	huart2:
 2393 0000 00000000 		.space	108
 2393      00000000 
 2393      00000000 
 2393      00000000 
 2393      00000000 
 2394              		.section	.bss.huart6,"aw",%nobits
 2395              		.align	2
 2396              		.set	.LANCHOR19,. + 0
 2399              	huart6:
 2400 0000 00000000 		.space	108
 2400      00000000 
 2400      00000000 
 2400      00000000 
 2400      00000000 
 2401              		.section	.bss.menu1,"aw",%nobits
 2402              		.align	2
 2403              		.set	.LANCHOR3,. + 0
 2406              	menu1:
 2407 0000 00000000 		.space	20
 2407      00000000 
 2407      00000000 
 2407      00000000 
 2407      00000000 
 2408              		.section	.bss.ok_debounce,"aw",%nobits
 2409              		.set	.LANCHOR10,. + 0
 2412              	ok_debounce:
 2413 0000 00       		.space	1
 2414              		.section	.bss.oled1,"aw",%nobits
 2415              		.align	2
 2416              		.set	.LANCHOR2,. + 0
 2419              	oled1:
 2420 0000 00000000 		.space	1052
 2420      00000000 
 2420      00000000 
 2420      00000000 
 2420      00000000 
 2421              		.section	.bss.radio_pd,"aw",%nobits
 2422              		.align	2
 2423              		.set	.LANCHOR7,. + 0
 2426              	radio_pd:
 2427 0000 00000000 		.space	24
 2427      00000000 
 2427      00000000 
 2427      00000000 
 2427      00000000 
 2428              		.section	.bss.radio_ptt,"aw",%nobits
 2429              		.align	2
 2430              		.set	.LANCHOR6,. + 0
 2433              	radio_ptt:
 2434 0000 00000000 		.space	24
 2434      00000000 
 2434      00000000 
ARM GAS  /tmp/ccCrhNLZ.s 			page 73


 2434      00000000 
 2434      00000000 
 2435              		.section	.bss.sa8181,"aw",%nobits
 2436              		.align	2
 2437              		.set	.LANCHOR9,. + 0
 2440              	sa8181:
 2441 0000 00000000 		.space	92
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2442              		.text
 2443              	.Letext0:
 2444              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2445              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2446              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2447              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2448              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2449              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2450              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2451              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2452              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2453              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2454              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2455              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2456              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2457              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2458              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2459              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2460              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2461              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2462              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2463              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2464              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2465              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2466              		.file 25 "/usr/include/newlib/sys/_types.h"
 2467              		.file 26 "/usr/include/newlib/sys/reent.h"
 2468              		.file 27 "/usr/include/newlib/sys/lock.h"
 2469              		.file 28 "Core/Inc/fonts.h"
 2470              		.file 29 "Core/Inc/oled.h"
 2471              		.file 30 "/usr/include/newlib/c++/9.2.1/cstdlib"
 2472              		.file 31 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 2473              		.file 32 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 2474              		.file 33 "/usr/include/newlib/stdlib.h"
 2475              		.file 34 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 2476              		.file 35 "Core/Inc/menu.hpp"
 2477              		.file 36 "Core/Inc/adc.hpp"
 2478              		.file 37 "Core/Inc/pin.hpp"
 2479              		.file 38 "Core/Inc/sa818.h"
 2480              		.file 39 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2481              		.file 40 "<built-in>"
ARM GAS  /tmp/ccCrhNLZ.s 			page 74


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccCrhNLZ.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccCrhNLZ.s:242    .text._ZL12MX_GPIO_Initv:00000000000000fc $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:251    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccCrhNLZ.s:257    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccCrhNLZ.s:365    .text._Z41__static_initialization_and_destruction_0ii:0000000000000090 $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccCrhNLZ.s:384    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccCrhNLZ.s:391    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccCrhNLZ.s:497    .text.HAL_TIM_PeriodElapsedCallback:0000000000000068 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccCrhNLZ.s:508    .text.Error_Handler:0000000000000000 $t
     /tmp/ccCrhNLZ.s:515    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccCrhNLZ.s:550    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:556    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccCrhNLZ.s:617    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:625    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:631    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccCrhNLZ.s:692    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:700    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:706    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccCrhNLZ.s:767    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:774    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:780    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccCrhNLZ.s:842    .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:849    .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:855    .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccCrhNLZ.s:916    .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:923    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:929    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccCrhNLZ.s:995    .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1002   .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1008   .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccCrhNLZ.s:1078   .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1085   .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1091   .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccCrhNLZ.s:1161   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
ARM GAS  /tmp/ccCrhNLZ.s 			page 75


     /tmp/ccCrhNLZ.s:1168   .text._ZL19MX_USART1_UART_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1174   .text._ZL19MX_USART1_UART_Initv:0000000000000000 _ZL19MX_USART1_UART_Initv
     /tmp/ccCrhNLZ.s:1232   .text._ZL19MX_USART1_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1239   .text._ZL19MX_USART2_UART_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1245   .text._ZL19MX_USART2_UART_Initv:0000000000000000 _ZL19MX_USART2_UART_Initv
     /tmp/ccCrhNLZ.s:1303   .text._ZL19MX_USART2_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1310   .text._ZL19MX_USART6_UART_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1316   .text._ZL19MX_USART6_UART_Initv:0000000000000000 _ZL19MX_USART6_UART_Initv
     /tmp/ccCrhNLZ.s:1374   .text._ZL19MX_USART6_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1381   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1387   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccCrhNLZ.s:1451   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1457   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1463   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccCrhNLZ.s:1574   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1582   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1588   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccCrhNLZ.s:1640   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1647   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1653   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccCrhNLZ.s:1765   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1772   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1778   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccCrhNLZ.s:1866   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:1873   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccCrhNLZ.s:1880   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccCrhNLZ.s:2070   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2077   .text.main:0000000000000000 $t
     /tmp/ccCrhNLZ.s:2084   .text.main:0000000000000000 main
     /tmp/ccCrhNLZ.s:2202   .text.main:0000000000000070 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2213   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccCrhNLZ.s:2219   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2243   .init_array:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2412   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/ccCrhNLZ.s:2440   .bss.sa8181:0000000000000000 sa8181
     /tmp/ccCrhNLZ.s:2426   .bss.radio_pd:0000000000000000 radio_pd
     /tmp/ccCrhNLZ.s:2433   .bss.radio_ptt:0000000000000000 radio_ptt
     /tmp/ccCrhNLZ.s:2275   .bss.adc_bat:0000000000000000 adc_bat
     /tmp/ccCrhNLZ.s:2406   .bss.menu1:0000000000000000 menu1
     /tmp/ccCrhNLZ.s:2419   .bss.oled1:0000000000000000 oled1
ARM GAS  /tmp/ccCrhNLZ.s 			page 76


     /tmp/ccCrhNLZ.s:2294   .bss.hdma_usart2_tx:0000000000000000 hdma_usart2_tx
     /tmp/ccCrhNLZ.s:2288   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/ccCrhNLZ.s:2336   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccCrhNLZ.s:2399   .bss.huart6:0000000000000000 huart6
     /tmp/ccCrhNLZ.s:2392   .bss.huart2:0000000000000000 huart2
     /tmp/ccCrhNLZ.s:2385   .bss.huart1:0000000000000000 huart1
     /tmp/ccCrhNLZ.s:2364   .bss.htim10:0000000000000000 htim10
     /tmp/ccCrhNLZ.s:2378   .bss.htim9:0000000000000000 htim9
     /tmp/ccCrhNLZ.s:2371   .bss.htim5:0000000000000000 htim5
     /tmp/ccCrhNLZ.s:2357   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccCrhNLZ.s:2350   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccCrhNLZ.s:2343   .bss.hsd:0000000000000000 hsd
     /tmp/ccCrhNLZ.s:2329   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccCrhNLZ.s:2322   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccCrhNLZ.s:2315   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccCrhNLZ.s:2308   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccCrhNLZ.s:2301   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccCrhNLZ.s:2282   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccCrhNLZ.s:2271   .bss.adc_bat:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2278   .bss.hadc1:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2285   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2291   .bss.hdma_usart2_tx:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2297   .bss.hi2c1:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2304   .bss.hi2c3:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2311   .bss.hi2s2:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2318   .bss.hi2s3:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2325   .bss.hi2s4:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2332   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2339   .bss.hsd:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2346   .bss.hspi1:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2353   .bss.hspi5:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2360   .bss.htim10:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2367   .bss.htim5:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2374   .bss.htim9:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2381   .bss.huart1:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2388   .bss.huart2:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2395   .bss.huart6:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2402   .bss.menu1:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2413   .bss.ok_debounce:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2415   .bss.oled1:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2422   .bss.radio_pd:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2429   .bss.radio_ptt:0000000000000000 $d
     /tmp/ccCrhNLZ.s:2436   .bss.sa8181:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4menuC1EP4oled
_ZN3adcC1EP17ADC_HandleTypeDef
_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
__aeabi_atexit
_ZN5sa818C1EP20__UART_HandleTypeDefP3pinS3_
_ZN3pinD1Ev
__dso_handle
HAL_GPIO_ReadPin
ARM GAS  /tmp/ccCrhNLZ.s 			page 77


_ZN4menu7menu_okEv
_ZN4oled13oled_isOledOnEv
_ZN3adc12adc_getValueEv
_ZN4oled19oled_update_batteryEf
_ZN4menu10menu_printEv
_ZN4oled12oled_refreshEv
HAL_I2C_Init
__aeabi_unwind_cpp_pr1
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
_ZN3adc15adc_setEquationEff
_ZN4oled4initEv
_ZN3pin4initEv
