[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   4903       tick       3021891       1399725       1346791       3021891 
      2   4903       tick       4374708       2136433       2113115       4374708 
      3   4903       tick       4360993       2130987       2114946       4360993 
      4   4903       tick       4373245       2135713       2117297       4373245 
      5   4903       tick       4341418       2120518       2097785       4341418 
      6   4903       tick       4399307       2149039       2131715       4399307 
      7   4903       tick       4365610       2133152       2114802       4365610 
      8   4903       tick       4365555       2131582       2114812       4365555 
      9   4903       tick       4363347       2131294       2115033       4363347 
     10   4903       tick       4370575       2134565       2113420       4370575 
     11   4903       tick       4372876       2135592       2116802       4372876 
     12   4903       tick       4376773       2138020       2119637       4376773 
     13   4903       tick       4374647       2136777       2114824       4374647 
     14   4903       tick       4363439       2132467       2112975       4363439 
     15   4903       tick       4368706       2134425       2113084       4368706 
     16   4903       tick       4364549       2131427       2114677       4364549 
     17   4903       tick       4369142       2134055       2115608       4369142 
     18   4903       tick       4364674       2132435       2115859       4364674 
     19   4903       tick       4368778       2134447       2118047       4368778 
     20   4903       tick       4377133       2138399       2120194       4377133 
     21   4903       exit       4053222       1980232       1960814       4053222 
