Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  4 19:39:07 2024
| Host         : infty running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file key_led_timing_summary_routed.rpt -pb key_led_timing_summary_routed.pb -rpx key_led_timing_summary_routed.rpx -warn_on_violation
| Design       : key_led
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.002        0.000                      0                   31        0.248        0.000                      0                   31        9.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.002        0.000                      0                   31        0.248        0.000                      0                   31        9.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.002ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.887ns (47.255%)  route 2.106ns (52.745%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    cnt_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.357 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.357    cnt_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.455 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.455    cnt_reg[20]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.636 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.636    cnt_reg[24]_i_1_n_7
    SLICE_X65Y48         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y48         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                 16.002    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.873ns (47.070%)  route 2.106ns (52.930%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    cnt_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.357 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.357    cnt_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.622 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.622    cnt_reg[20]_i_1_n_6
    SLICE_X65Y47         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.270    24.643    
                         clock uncertainty           -0.035    24.607    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.059    24.666    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.049ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.868ns (47.003%)  route 2.106ns (52.997%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    cnt_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.357 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.357    cnt_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.617 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.617    cnt_reg[20]_i_1_n_4
    SLICE_X65Y47         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.270    24.643    
                         clock uncertainty           -0.035    24.607    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.059    24.666    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                 16.049    

Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.808ns (46.191%)  route 2.106ns (53.809%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    cnt_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.357 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.357    cnt_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.557 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.557    cnt_reg[20]_i_1_n_5
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.270    24.643    
                         clock uncertainty           -0.035    24.607    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.059    24.666    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.114ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.775ns (45.733%)  route 2.106ns (54.267%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    cnt_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.524 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.524    cnt_reg[16]_i_1_n_6
    SLICE_X65Y46         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                 16.114    

Slack (MET) :             16.119ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.770ns (45.663%)  route 2.106ns (54.337%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    cnt_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.519 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.519    cnt_reg[16]_i_1_n_4
    SLICE_X65Y46         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                 16.119    

Slack (MET) :             16.128ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.789ns (45.928%)  route 2.106ns (54.072%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    cnt_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.357 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.357    cnt_reg[16]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.538 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.538    cnt_reg[20]_i_1_n_7
    SLICE_X65Y47         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.270    24.643    
                         clock uncertainty           -0.035    24.607    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.059    24.666    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         24.666    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 16.128    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.710ns (44.809%)  route 2.106ns (55.191%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    cnt_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.459 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.459    cnt_reg[16]_i_1_n_5
    SLICE_X65Y46         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.198ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.691ns (44.533%)  route 2.106ns (55.467%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    cnt_reg[12]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.440 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.440    cnt_reg[16]_i_1_n_7
    SLICE_X65Y46         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                 16.198    

Slack (MET) :             16.212ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.677ns (44.327%)  route 2.106ns (55.673%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441     4.643    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.379     5.022 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.698     5.719    cnt_reg[22]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.118     5.837 f  cnt[0]_i_7/O
                         net (fo=22, routed)          1.265     7.102    cnt[0]_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.283     7.385 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.144     7.529    cnt[0]_i_2_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.965 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.965    cnt_reg[0]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.063 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.063    cnt_reg[4]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    cnt_reg[8]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.426 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.426    cnt_reg[12]_i_1_n_6
    SLICE_X65Y45         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.331    24.373    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.242    24.615    
                         clock uncertainty           -0.035    24.579    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)        0.059    24.638    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 16.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 led_flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.290%)  route 0.176ns (45.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X64Y46         FDCE                                         r  led_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  led_flag_reg[0]/Q
                         net (fo=6, routed)           0.176     1.860    led_flag_reg_n_0_[0]
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.905 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    led[1]_i_1_n_0
    SLICE_X64Y47         FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.037    sys_clk_IBUF_BUFG
    SLICE_X64Y47         FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X64Y47         FDCE (Hold_fdce_C_D)         0.120     1.657    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 led_flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X64Y46         FDCE                                         r  led_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  led_flag_reg[0]/Q
                         net (fo=6, routed)           0.174     1.858    led_flag_reg_n_0_[0]
    SLICE_X64Y46         LUT3 (Prop_lut3_I0_O)        0.043     1.901 r  led_flag[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    led_flag[1]_i_1_n_0
    SLICE_X64Y46         FDCE                                         r  led_flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X64Y46         FDCE                                         r  led_flag_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X64Y46         FDCE (Hold_fdce_C_D)         0.131     1.651    led_flag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 led_flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.732%)  route 0.180ns (46.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X64Y46         FDCE                                         r  led_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  led_flag_reg[0]/Q
                         net (fo=6, routed)           0.180     1.864    led_flag_reg_n_0_[0]
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    led[2]_i_1_n_0
    SLICE_X64Y47         FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.037    sys_clk_IBUF_BUFG
    SLICE_X64Y47         FDCE                                         r  led_reg[2]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X64Y47         FDCE (Hold_fdce_C_D)         0.121     1.658    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X64Y46         FDCE                                         r  led_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  led_flag_reg[0]/Q
                         net (fo=6, routed)           0.174     1.858    led_flag_reg_n_0_[0]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.903 r  led_flag[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    led_flag[0]_i_1_n_0
    SLICE_X64Y46         FDCE                                         r  led_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X64Y46         FDCE                                         r  led_flag_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X64Y46         FDCE (Hold_fdce_C_D)         0.120     1.640    led_flag_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.428%)  route 0.127ns (33.572%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnt_reg[14]/Q
                         net (fo=3, routed)           0.127     1.789    cnt_reg[14]
    SLICE_X65Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  cnt[12]_i_3/O
                         net (fo=1, routed)           0.000     1.834    cnt[12]_i_3_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.900 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    cnt_reg[12]_i_1_n_5
    SLICE_X65Y45         FDCE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[14]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.105     1.625    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (62.046%)  route 0.157ns (37.954%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.521    sys_clk_IBUF_BUFG
    SLICE_X65Y47         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.141     1.662 f  cnt_reg[22]/Q
                         net (fo=5, routed)           0.157     1.819    cnt_reg[22]
    SLICE_X65Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.864    cnt[24]_i_2_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.934 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    cnt_reg[24]_i_1_n_7
    SLICE_X65Y48         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.037    sys_clk_IBUF_BUFG
    SLICE_X65Y48         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X65Y48         FDCE (Hold_fdce_C_D)         0.105     1.642    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.115%)  route 0.127ns (30.885%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnt_reg[14]/Q
                         net (fo=3, routed)           0.127     1.789    cnt_reg[14]
    SLICE_X65Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  cnt[12]_i_3/O
                         net (fo=1, routed)           0.000     1.834    cnt[12]_i_3_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.933 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    cnt_reg[12]_i_1_n_4
    SLICE_X65Y45         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.105     1.625    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnt_reg[19]/Q
                         net (fo=3, routed)           0.168     1.829    cnt_reg[19]
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.874    cnt[16]_i_2_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    cnt_reg[16]_i_1_n_4
    SLICE_X65Y46         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.105     1.625    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.519    sys_clk_IBUF_BUFG
    SLICE_X65Y42         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.168     1.828    cnt_reg[3]
    SLICE_X65Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.873    cnt[0]_i_3_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    cnt_reg[0]_i_1_n_4
    SLICE_X65Y42         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     2.035    sys_clk_IBUF_BUFG
    SLICE_X65Y42         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X65Y42         FDCE (Hold_fdce_C_D)         0.105     1.624    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.520    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  cnt_reg[11]/Q
                         net (fo=3, routed)           0.169     1.830    cnt_reg[11]
    SLICE_X65Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.875 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.875    cnt[8]_i_2_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    cnt_reg[8]_i_1_n_4
    SLICE_X65Y44         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.036    sys_clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.105     1.625    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y42   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y44   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y44   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y45   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y45   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y45   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y45   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y46   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X65Y46   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y44   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y44   cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y44   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y44   cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y45   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y45   cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y45   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y45   cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y45   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y42   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y44   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y44   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y44   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y44   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y45   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y45   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y45   cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y45   cnt_reg[13]/C



