<annotationInfo>
<item  id="7" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="356" name="hw_input_global_wrap" contextFuncName="unoptimized_conv_3_3" moduleName="unoptimized_conv_3_3" rtlName="hw_input_global_wrap_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="11" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="391" name="icmp_ln391" contextFuncName="unoptimized_conv_3_3" moduleName="unoptimized_conv_3_3" rtlName="icmp_ln391_fu_221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="13" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="391" name="c3" contextFuncName="unoptimized_conv_3_3" moduleName="unoptimized_conv_3_3" rtlName="c3_fu_227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="16" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="190" name="tmp_2" contextFuncName="operator=" moduleName="unoptimized_conv_3_3" rtlName="tmp_2_fu_233_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="17" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="392" name="zext_ln392" contextFuncName="unoptimized_conv_3_3" moduleName="unoptimized_conv_3_3" rtlName="zext_ln392_fu_241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="21" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="392" name="icmp_ln392" contextFuncName="unoptimized_conv_3_3" moduleName="unoptimized_conv_3_3" rtlName="icmp_ln392_fu_245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="23" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="392" name="c5" contextFuncName="unoptimized_conv_3_3" moduleName="unoptimized_conv_3_3" rtlName="c5_fu_251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="27" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="190" name="zext_ln321" contextFuncName="operator=" moduleName="unoptimized_conv_3_3" rtlName="zext_ln321_fu_257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="28" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="190" name="add_ln321" contextFuncName="operator=" moduleName="unoptimized_conv_3_3" rtlName="add_ln321_fu_261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="29" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="190" name="zext_ln321_1" contextFuncName="operator=" moduleName="unoptimized_conv_3_3" rtlName="zext_ln321_1_fu_266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="39" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="394" name="icmp_ln394" contextFuncName="unoptimized_conv_3_3" moduleName="unoptimized_conv_3_3" rtlName="icmp_ln394_fu_271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="41" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="196" name="c3_1" contextFuncName="hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_select" moduleName="unoptimized_conv_3_3" rtlName="c3_1_fu_277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="44" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="142" name="add_ln142" contextFuncName="hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_select" moduleName="unoptimized_conv_3_3" rtlName="add_ln142_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="48" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="395" name="icmp_ln395" contextFuncName="unoptimized_conv_3_3" moduleName="unoptimized_conv_3_3" rtlName="icmp_ln395_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="50" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="178" name="c5_1" contextFuncName="hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_6_select" moduleName="unoptimized_conv_3_3" rtlName="c5_1_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="53" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_3" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_3_fu_301_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="54" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="zext_ln201" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="zext_ln201_fu_309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="56" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_4" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_4_fu_345_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="57" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="zext_ln201_1" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="zext_ln201_1_fu_352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="59" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_5" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_5_fu_372_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="60" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="zext_ln201_2" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="zext_ln201_2_fu_379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="63" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_6" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_6_fu_314_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="64" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="zext_ln201_3" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="zext_ln201_3_fu_321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="66" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_7" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_7_fu_357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="67" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="zext_ln201_4" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="zext_ln201_4_fu_363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="69" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_8" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_8_fu_407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="70" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="zext_ln201_5" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="zext_ln201_5_fu_413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="73" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="187" name="add_ln187" contextFuncName="hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_7_select" moduleName="unoptimized_conv_3_3" rtlName="add_ln187_fu_326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="74" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_9" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_9_fu_332_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="75" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="zext_ln201_6" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="zext_ln201_6_fu_340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="77" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_s" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_s_fu_384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="78" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="zext_ln201_7" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="zext_ln201_7_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="80" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_1" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_1_fu_418_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="81" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="zext_ln201_8" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="zext_ln201_8_fu_424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="90" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="34" name="shl_ln34" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="shl_ln34_fu_429_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="91" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="38" name="shl_ln38" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="shl_ln38_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="92" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="38" name="shl_ln38_1" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="shl_ln38_1_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="93" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="38" name="p_265" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="p_265_fu_444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="94" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="40" name="shl_ln40" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="shl_ln40_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="95" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="40" name="p_267" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="grp_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="96" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="42" name="p_269" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="unoptimized_conv_cud_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="97" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="45" name="shl_ln45" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="shl_ln45_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="98" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="47" name="shl_ln47" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="shl_ln47_fu_482_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="99" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="47" name="p_274" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="grp_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="100" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="49" name="p_276" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="unoptimized_conv_cud_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="101" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="empty_10" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="empty_10_fu_456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="102" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="empty_11" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="empty_11_fu_368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="103" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp_i231" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp_i231_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="104" filename="/home/nyengele/aha/clockwork/hw_classes.h" linenumber="201" name="tmp1_i" contextFuncName="hw_uint" moduleName="unoptimized_conv_3_3" rtlName="tmp1_i_fu_494_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="105" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="58" name="add_ln58" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="add_ln58_fu_465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="106" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="58" name="add_ln58_1" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="add_ln58_1_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="107" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="58" name="add_ln58_2" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="add_ln58_2_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="108" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="58" name="add_ln58_3" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="add_ln58_3_fu_501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="109" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="58" name="add_ln58_4" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="unoptimized_conv_cud_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="110" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="58" name="add_ln58_5" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="unoptimized_conv_cud_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="111" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="58" name="add_ln58_6" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="add_ln58_6_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="112" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="58" name="add_ln58_7" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="add_ln58_7_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="113" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/conv_3_3_compute.h" linenumber="58" name="p_285" contextFuncName="hcompute_conv_stencil_1" moduleName="unoptimized_conv_3_3" rtlName="hw_output_stencil_values_V_val_V_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"&gt;&lt;\/item&gt;
<item  id="13" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="466" name="arg_in0_hwstream_val" contextFuncName="unoptimized_conv_3_3_rdai" moduleName="unoptimized_conv_3_3_rdai" rtlName="arg_in0_hwstream_val_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"><\/item>
<item  id="16" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="470" name="arg_out_data_values_s" contextFuncName="unoptimized_conv_3_3_rdai" moduleName="unoptimized_conv_3_3_rdai" rtlName="arg_out_data_values_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"><\/item>
<item  id="19" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="471" name="arg_out_tlast_values" contextFuncName="unoptimized_conv_3_3_rdai" moduleName="unoptimized_conv_3_3_rdai" rtlName="arg_out_tlast_values_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"><\/item>
<item  id="26" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="474" name="_ln474" contextFuncName="unoptimized_conv_3_3_rdai" moduleName="unoptimized_conv_3_3_rdai" rtlName="write_U0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"><\/item>
<item  id="27" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="477" name="_ln477" contextFuncName="unoptimized_conv_3_3_rdai" moduleName="unoptimized_conv_3_3_rdai" rtlName="unoptimized_conv_3_3_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"><\/item>
<item  id="28" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="480" name="p_0" contextFuncName="unoptimized_conv_3_3_rdai" moduleName="unoptimized_conv_3_3_rdai" rtlName="p_0_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"><\/item>
<item  id="29" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="480" name="_ln480" contextFuncName="unoptimized_conv_3_3_rdai" moduleName="unoptimized_conv_3_3_rdai" rtlName="operator_int_1_U0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"><\/item>
<item  id="30" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="481" name="p_s" contextFuncName="unoptimized_conv_3_3_rdai" moduleName="unoptimized_conv_3_3_rdai" rtlName="p_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"><\/item>
<item  id="31" filename="/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/clockwork/unoptimized_conv_3_3.cpp" linenumber="481" name="_ln481" contextFuncName="unoptimized_conv_3_3_rdai" moduleName="unoptimized_conv_3_3_rdai" rtlName="operator_int_U0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/nyengele/aha/fpga_builder/apps/conv_3_3"><\/item>
</annotationInfo>
