INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/ip/dram/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/alu_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/alu_bucket_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_bucket_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/alu_logicunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_logicunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/alu_opdecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_opdecode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchcomp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/idecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idecode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/rsfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rsfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/sext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.srcs/sources_1/new/miniRV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/200210231/miniRV/miniRV.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
