Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -relax TestMain -debug all 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Verification/Dumper.sv" Line 5. Module DumperTypes has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Verification/Dumper.sv" Line 5. Module DumperTypes has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/MicroArchConf.sv" Line 1. Module $unit_MicroArchConf_sv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/MicroArchConf.sv" Line 1. Module $unit_MicroArchConf_sv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Verification/TestMain.sv" Line 27. Module TestMain has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Verification/TestBenchClockGenerator.sv" Line 13. Module TestBenchClockGenerator(STEP=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Verification/TestMain.sv" Line 27. Module TestMain has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Verification/TestBenchClockGenerator.sv" Line 13. Module TestBenchClockGenerator(STEP=8) has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.BasicTypes
Compiling package work.MicroArchConf
Compiling package work.IO_UnitTypes
Compiling package work.DebugTypes
Compiling package work.OpFormatTypes
Compiling package work.MicroOpTypes
Compiling package work.SchedulerTypes
Compiling package work.MemoryMapTypes
Compiling package work.LoadStoreUnitTypes
Compiling package work.CacheSystemTypes
Compiling package work.FetchUnitTypes
Compiling package work.BypassTypes
Compiling package work.RenameLogicTypes
Compiling package work.PipelineTypes
Compiling package work.DumperTypes
Compiling package work.$unit_MicroArchConf_sv
Compiling package work.MemoryTypes
Compiling package work.CSR_UnitTypes
Compiling module work.TestBenchClockGenerator(STEP=8)
Compiling module work.ResetController
Compiling module work.InitializedBlockRAM_ForNarrowReq...
Compiling module work.InitializedBlockRAM(ENTRY_NUM=41...
Compiling module work.QueuePointer(SIZE=128)
Compiling module work.MemoryLatencySimulator
Compiling module work.Memory
Compiling module work.DebugIF
Compiling module work.PerformanceCounterIF
Compiling module work.ControllerIF
Compiling module work.NextPCStageIF
Compiling module work.FetchStageIF
Compiling module work.PreDecodeStageIF
Compiling module work.DecodeStageIF
Compiling module work.RenameStageIF
Compiling module work.ScheduleStageIF
Compiling module work.IntegerIssueStageIF
Compiling module work.IntegerRegisterReadStageIF
Compiling module work.IntegerExecutionStageIF
Compiling module work.ComplexIntegerIssueStageIF
Compiling module work.ComplexIntegerRegisterReadStageI...
Compiling module work.ComplexIntegerExecutionStageIF
Compiling module work.MemoryIssueStageIF
Compiling module work.MemoryRegisterReadStageIF
Compiling module work.MemoryExecutionStageIF
Compiling module work.MemoryTagAccessStageIF
Compiling module work.MemoryAccessStageIF
Compiling module work.CommitStageIF
Compiling module work.CacheSystemIF
Compiling module work.RenameLogicIF
Compiling module work.ActiveListIF
Compiling module work.SchedulerIF
Compiling module work.WakeupSelectIF
Compiling module work.RegisterFileIF
Compiling module work.BypassNetworkIF
Compiling module work.LoadStoreUnitIF
Compiling module work.RecoveryManagerIF
Compiling module work.CSR_UnitIF
Compiling module work.IO_UnitIF
Compiling module work.MulDivUnitIF
Compiling module work.CacheFlushManagerIF
Compiling module work.Debug
Compiling module work.PerformanceCounter
Compiling module work.Controller
Compiling module work.MemoryAccessController_default
Compiling module work.FlipFlop(FF_WIDTH=10,RESET_VALUE...
Compiling module work.NextPCStage
Compiling module work.FlipFlopWE(FF_WIDTH=19,RESET_VAL...
Compiling module work.PC
Compiling module work.BlockDualPortRAM(ENTRY_NUM=512,E...
Compiling module work.BlockMultiBankRAM_Body(ENTRY_NUM...
Compiling module work.BlockMultiBankRAM(ENTRY_NUM=1024...
Compiling module work.QueuePointer(SIZE=32)
Compiling module work.BTB_default
Compiling module work.BlockDualPortRAM(ENTRY_NUM=32)
Compiling module work.BlockMultiPortRAM(ENTRY_NUM=32,E...
Compiling module work.BlockDualPortRAM(ENTRY_NUM=4,ENT...
Compiling module work.BlockMultiPortRAM(ENTRY_BIT_SIZE...
Compiling module work.SAp_default
Compiling module work.BranchPredictor
Compiling module work.FetchStage
Compiling module work.BlockDualPortRAM(ENTRY_NUM=256,E...
Compiling module work.ICacheArray
Compiling module work.BlockDualPortRAM(ENTRY_NUM=256,E...
Compiling module work.ICacheNRUStateArray
Compiling module work.ICacheHitLogic
Compiling module work.ICache_default
Compiling module work.Decoder
Compiling module work.PreDecodeStage_default
Compiling module work.DecodedBranchResolver
Compiling module work.MicroOpPicker
Compiling module work.DecodeStage
Compiling module work.RenameStageSerializer_default
Compiling module work.RenameStage
Compiling module work.MultiWidthQueuePointer(SIZE=32,I...
Compiling module work.RegisterDualPortRAM(ENTRY_NUM=16...
Compiling module work.DistributedMultiBankRAM_ForGE2Ba...
Compiling module work.DistributedMultiBankRAM(ENTRY_NU...
Compiling module work.MultiWidthFreeList(SIZE=32,ENTRY...
Compiling module work.RenameLogic
Compiling module work.RenameLogicCommitter
Compiling module work.BiTailMultiWidthQueuePointer(SIZ...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.DistributedMultiBankRAM_ForGE2Ba...
Compiling module work.DistributedMultiBankRAM(ENTRY_BI...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.XOR_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.LVT_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_BI...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.LVT_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_BI...
Compiling module work.ActiveList_default
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.XOR_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.LVT_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_NU...
Compiling module work.RMT
Compiling module work.XOR_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.LVT_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_NU...
Compiling module work.RetirementRMT
Compiling module work.BlockDualPortRAM(ENTRY_NUM=512,E...
Compiling module work.BlockMultiBankRAM_Body(ENTRY_NUM...
Compiling module work.BlockMultiBankRAM(ENTRY_NUM=1024...
Compiling module work.MemoryDependencyPredictor_defaul...
Compiling module work.DispatchStage_default
Compiling module work.ScheduleStage
Compiling module work.MultiWidthQueuePointer(SIZE=16,I...
Compiling module work.RegisterDualPortRAM(ENTRY_NUM=2,...
Compiling module work.DistributedMultiBankRAM_ForGE2Ba...
Compiling module work.DistributedMultiBankRAM(ENTRY_NU...
Compiling module work.MultiWidthFreeList(PUSH_WIDTH=7,...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.XOR_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_NU...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.XOR_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_NU...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.XOR_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_NU...
Compiling module work.IssueQueue
Compiling module work.QueuePointerWithEntryCount(SIZE=...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.ReplayQueue_default
Compiling module work.Scheduler
Compiling module work.WakeupPipelineRegister
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.XOR_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.LVT_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_NU...
Compiling module work.DestinationRAM
Compiling module work.XOR_DistributedMultiPortRAM(ENTR...
Compiling module work.LVT_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_BI...
Compiling module work.ReadyBitTable(REG_NUM_BIT_WIDTH=...
Compiling module work.ProducerMatrix
Compiling module work.WakeupLogic
Compiling module work.InterleavedPicker(ENTRY_NUM=16)
Compiling module work.Picker(ENTRY_NUM=16,GRANT_NUM=1)
Compiling module work.SelectLogic
Compiling module work.IntegerIssueStage
Compiling module work.IntegerRegisterReadStage
Compiling module work.IntAdder
Compiling module work.IntALU
Compiling module work.Shifter
Compiling module work.IntegerExecutionStage_default
Compiling module work.IntegerRegisterWriteStage
Compiling module work.ComplexIntegerIssueStage
Compiling module work.ComplexIntegerRegisterReadStage
Compiling module work.ComplexIntegerExecutionStage_def...
Compiling module work.ComplexIntegerRegisterWriteStage
Compiling module work.SignExtender
Compiling module work.PipelinedMultiplier_default
Compiling module work.PipelinedMultiplierUnit
Compiling module work.QuickDivider_default
Compiling module work.DividerUnit
Compiling module work.MulDivUnit_default
Compiling module work.MemoryIssueStage
Compiling module work.MemoryRegisterReadStage
Compiling module work.MemoryExecutionStage_default
Compiling module work.MemoryTagAccessStage
Compiling module work.MemoryAccessStage_default
Compiling module work.LoadStoreUnit
Compiling module work.SetTailMultiWidthQueuePointer(SI...
Compiling module work.CircularRangePickerRightShifter1...
Compiling module work.CircularRangePicker_default
Compiling module work.LoadQueue_default
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.LVT_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_NU...
Compiling module work.StoreQueue_default
Compiling module work.StoreCommitter
Compiling module work.DCacheIF
Compiling module work.DCacheController
Compiling module work.BlockTrueDualPortRAM(ENTRY_NUM=2...
Compiling module work.BlockTrueDualPortRAM(ENTRY_NUM=2...
Compiling module work.BlockTrueDualPortRAM(ENTRY_NUM=2...
Compiling module work.DCacheArray_default
Compiling module work.DCacheArrayPortArbiter
Compiling module work.DCacheArrayPortMultiplexer
Compiling module work.DCacheMemoryReqPortArbiter
Compiling module work.DCacheMemoryReqPortMultiplexer
Compiling module work.DCacheMissHandler
Compiling module work.DCache_default
Compiling module work.MemoryRegisterWriteStage
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.XOR_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedDualPortRAM(ENTRY_NUM...
Compiling module work.LVT_DistributedMultiPortRAM(ENTR...
Compiling module work.DistributedMultiPortRAM(ENTRY_BI...
Compiling module work.RegisterFile_default
Compiling module work.BypassCtrlStage
Compiling module work.BypassController_default
Compiling module work.BypassStage
Compiling module work.BypassNetwork_default
Compiling module work.CommitStage_default
Compiling module work.RecoveryManager
Compiling module work.CSR_Unit
Compiling module work.CacheFlushManager
Compiling module work.InterruptController_default
Compiling module work.IO_Unit
Compiling module work.Core
Compiling module work.Main_Zynq
Compiling module work.Main_Zynq_Wrapper
Compiling module work.TestMain
Built simulation snapshot work.TestMain
