<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv</a>
defines: 
time_elapsed: 1.124s
ram usage: 38744 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpylja_afu/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:1</a>: No timescale set for &#34;bitlength&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:1</a>: Compile module &#34;work@bitlength&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:1</a>: Top level module &#34;work@bitlength&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpylja_afu/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bitlength
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpylja_afu/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpylja_afu/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bitlength)
 |vpiName:work@bitlength
 |uhdmallPackages:
 \_package: builtin, parent:work@bitlength
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@bitlength, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv</a>, line:1, parent:work@bitlength
   |vpiDefName:work@bitlength
   |vpiFullName:work@bitlength
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:5
       |vpiFullName:work@bitlength
       |vpiStmt:
       \_assignment: , line:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:6
           |vpiName:a
           |vpiFullName:work@bitlength.a
         |vpiRhs:
         \_constant: , line:6
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
       |vpiStmt:
       \_assignment: , line:7
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:7
           |vpiName:b
           |vpiFullName:work@bitlength.b
         |vpiRhs:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:8
           |vpiSize:32
           |INT:8
       |vpiStmt:
       \_assignment: , line:8
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (c), line:8
           |vpiName:c
           |vpiFullName:work@bitlength.c
         |vpiRhs:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:9
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:9
           |vpiConstType:6
           |vpiDecompile:&#34;answer = %b&#34;
           |vpiSize:13
           |STRING:&#34;answer = %b&#34;
         |vpiArgument:
         \_operation: , line:9
           |vpiOpType:32
           |vpiOperand:
           \_ref_obj: (c), line:9
             |vpiName:c
           |vpiOperand:
           \_operation: , line:9
             |vpiOpType:28
             |vpiOperand:
             \_ref_obj: (a), line:9
               |vpiName:a
             |vpiOperand:
             \_ref_obj: (b), line:9
               |vpiName:b
           |vpiOperand:
           \_ref_obj: (d), line:9
             |vpiName:d
   |vpiNet:
   \_logic_net: (a), line:2
     |vpiName:a
     |vpiFullName:work@bitlength.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:2
     |vpiName:b
     |vpiFullName:work@bitlength.b
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (c), line:2
     |vpiName:c
     |vpiFullName:work@bitlength.c
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (d), line:3
     |vpiName:d
     |vpiFullName:work@bitlength.d
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@bitlength (work@bitlength), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv</a>, line:1
   |vpiDefName:work@bitlength
   |vpiName:work@bitlength
   |vpiNet:
   \_logic_net: (a), line:2, parent:work@bitlength
     |vpiName:a
     |vpiFullName:work@bitlength.a
     |vpiNetType:36
     |vpiRange:
     \_range: , line:2
       |vpiLeftRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b), line:2, parent:work@bitlength
     |vpiName:b
     |vpiFullName:work@bitlength.b
     |vpiNetType:36
     |vpiRange:
     \_range: , line:2
       |vpiLeftRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (c), line:2, parent:work@bitlength
     |vpiName:c
     |vpiFullName:work@bitlength.c
     |vpiNetType:36
     |vpiRange:
     \_range: , line:2
       |vpiLeftRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (d), line:3, parent:work@bitlength
     |vpiName:d
     |vpiFullName:work@bitlength.d
     |vpiNetType:36
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_bitlength of type 3000
Object: \work_bitlength of type 32
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \c of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_bitlength of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 3
Object: \b of type 608
Object:  of type 7
Object:  of type 3
Object: \c of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object:  of type 39
Object: \c of type 608
Object:  of type 39
Object: \a of type 608
Object: \b of type 608
Object: \d of type 608
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_bitlength&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31721e0] str=&#39;\work_bitlength&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x3172480] str=&#39;\a&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x31727b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x3172cf0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x3173000] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x3172ee0] str=&#39;\b&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x31731c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x31734e0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x31736a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x3173340] str=&#39;\c&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x3173860]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x3173b60] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:2</a>.0-2.0&gt; [0x3173d20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:3</a>.0-3.0&gt; [0x31739e0] str=&#39;\d&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:3</a>.0-3.0&gt; [0x3173ee0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:3</a>.0-3.0&gt; [0x31741e0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:3</a>.0-3.0&gt; [0x3174380] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3174540]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:5</a>.0-5.0&gt; [0x3174660]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:6</a>.0-6.0&gt; [0x31747e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:6</a>.0-6.0&gt; [0x3174a80] str=&#39;\a&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:6</a>.0-6.0&gt; [0x3174f20] bits=&#39;00000000000000000000000000001001&#39;(32) range=[31:0] int=9
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:7</a>.0-7.0&gt; [0x3174de0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:7</a>.0-7.0&gt; [0x31750e0] str=&#39;\b&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:7</a>.0-7.0&gt; [0x3175400] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:8</a>.0-8.0&gt; [0x31752c0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:8</a>.0-8.0&gt; [0x31755c0] str=&#39;\c&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:8</a>.0-8.0&gt; [0x31758c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>.0-9.0&gt; [0x31757a0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>.0-9.0&gt; [0x3175c70] str=&#39;&#34;answer = %b&#34;&#39; bits=&#39;00100010011000010110111001110011011101110110010101110010001000000011110100100000001001010110001000100010&#39;(104) range=[103:0] int=539320866
            AST_TERNARY &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>.0-9.0&gt; [0x3175a80]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>.0-9.0&gt; [0x3187360] str=&#39;\c&#39;
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>.0-9.0&gt; [0x31875d0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>.0-9.0&gt; [0x31878a0] str=&#39;\a&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>.0-9.0&gt; [0x3187c20] str=&#39;\b&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>.0-9.0&gt; [0x3187dc0] str=&#39;\d&#39;
--- END OF AST DUMP ---
Warning: wire &#39;\a&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:6</a>.0-6.0.
Warning: wire &#39;\b&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:7</a>.0-7.0.
Warning: wire &#39;\c&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:8</a>.0-8.0.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9</a>: ERROR: System task `$display&#39; called with invalid/unsupported format specifier.

</pre>
</body>