// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 ~
// 0x17 : Memory 'regs_in_V' (4 * 8b)
//        Word n : bit [ 7: 0] - regs_in_V[4n]
//                 bit [15: 8] - regs_in_V[4n+1]
//                 bit [23:16] - regs_in_V[4n+2]
//                 bit [31:24] - regs_in_V[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XRPY_TO_DUTY_AXILITES_ADDR_AP_CTRL        0x00
#define XRPY_TO_DUTY_AXILITES_ADDR_GIE            0x04
#define XRPY_TO_DUTY_AXILITES_ADDR_IER            0x08
#define XRPY_TO_DUTY_AXILITES_ADDR_ISR            0x0c
#define XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE 0x10
#define XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_HIGH 0x17
#define XRPY_TO_DUTY_AXILITES_WIDTH_REGS_IN_V     8
#define XRPY_TO_DUTY_AXILITES_DEPTH_REGS_IN_V     4

