<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › dsa › mv88e6123_61_65.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mv88e6123_61_65.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * net/dsa/mv88e6123_61_65.c - Marvell 88e6123/6161/6165 switch chip support</span>
<span class="cm"> * Copyright (c) 2008-2009 Marvell Semiconductor</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/phy.h&gt;</span>
<span class="cp">#include &lt;net/dsa.h&gt;</span>
<span class="cp">#include &quot;mv88e6xxx.h&quot;</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">mv88e6123_61_65_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">mii_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sw_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__mv88e6xxx_reg_read</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">sw_addr</span><span class="p">,</span> <span class="n">REG_PORT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mh">0x1212</span><span class="p">)</span>
			<span class="k">return</span> <span class="s">&quot;Marvell 88E6123 (A1)&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mh">0x1213</span><span class="p">)</span>
			<span class="k">return</span> <span class="s">&quot;Marvell 88E6123 (A2)&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mh">0xfff0</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x1210</span><span class="p">)</span>
			<span class="k">return</span> <span class="s">&quot;Marvell 88E6123&quot;</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mh">0x1612</span><span class="p">)</span>
			<span class="k">return</span> <span class="s">&quot;Marvell 88E6161 (A1)&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mh">0x1613</span><span class="p">)</span>
			<span class="k">return</span> <span class="s">&quot;Marvell 88E6161 (A2)&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mh">0xfff0</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x1610</span><span class="p">)</span>
			<span class="k">return</span> <span class="s">&quot;Marvell 88E6161&quot;</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mh">0x1652</span><span class="p">)</span>
			<span class="k">return</span> <span class="s">&quot;Marvell 88E6165 (A1)&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mh">0x1653</span><span class="p">)</span>
			<span class="k">return</span> <span class="s">&quot;Marvell 88e6165 (A2)&quot;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mh">0xfff0</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x1650</span><span class="p">)</span>
			<span class="k">return</span> <span class="s">&quot;Marvell 88E6165&quot;</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mv88e6123_61_65_switch_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">dsa_switch</span> <span class="o">*</span><span class="n">ds</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set all ports to the disabled state.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">REG_PORT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_PORT</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">ret</span> <span class="o">&amp;</span> <span class="mh">0xfffc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait for transmit queues to drain.</span>
<span class="cm">	 */</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Reset the switch.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0xc400</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait up to one second for reset to complete.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">1000</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">REG_GLOBAL</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mh">0xc800</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xc800</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">1000</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mv88e6123_61_65_setup_global</span><span class="p">(</span><span class="k">struct</span> <span class="n">dsa_switch</span> <span class="o">*</span><span class="n">ds</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable the PHY polling unit (since there won&#39;t be any</span>
<span class="cm">	 * external PHYs to poll), don&#39;t discard packets with</span>
<span class="cm">	 * excessive collisions, and mask all interrupt sources.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set the default address aging time to 5 minutes, and</span>
<span class="cm">	 * enable address learn messages to be sent to all message</span>
<span class="cm">	 * ports.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="mh">0x0148</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure the priority mapping registers.</span>
<span class="cm">	 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">mv88e6xxx_config_prio</span><span class="p">(</span><span class="n">ds</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure the upstream port, and configure the upstream</span>
<span class="cm">	 * port as the port to which ingress and egress monitor frames</span>
<span class="cm">	 * are to be sent.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL</span><span class="p">,</span> <span class="mh">0x1a</span><span class="p">,</span> <span class="p">(</span><span class="n">dsa_upstream_port</span><span class="p">(</span><span class="n">ds</span><span class="p">)</span> <span class="o">*</span> <span class="mh">0x1110</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable remote management for now, and set the switch&#39;s</span>
<span class="cm">	 * DSA device number.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Send all frames with destination addresses matching</span>
<span class="cm">	 * 01:80:c2:00:00:2x to the CPU port.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL2</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Send all frames with destination addresses matching</span>
<span class="cm">	 * 01:80:c2:00:00:0x to the CPU port.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL2</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable the loopback filter, disable flow control</span>
<span class="cm">	 * messages, disable flood broadcast override, disable</span>
<span class="cm">	 * removing of provider tags, disable ATU age violation</span>
<span class="cm">	 * interrupts, disable tag flow control, force flow</span>
<span class="cm">	 * control priority to the highest, and send all special</span>
<span class="cm">	 * multicast frames to the CPU at the highest priority.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL2</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x00ff</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Program the DSA routing table.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">nexthop</span><span class="p">;</span>

		<span class="n">nexthop</span> <span class="o">=</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">&amp;&amp;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">dst</span><span class="o">-&gt;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">nr_chips</span><span class="p">)</span>
			<span class="n">nexthop</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">rtable</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>

		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL2</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x8000</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">nexthop</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear all trunk masks.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL2</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x8000</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear all trunk mappings.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL2</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x8000</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable ingress rate limiting by resetting all ingress</span>
<span class="cm">	 * rate limit registers to their initial state.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL2</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span> <span class="mh">0x9000</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialise cross-chip port VLAN table to reset defaults.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL2</span><span class="p">,</span> <span class="mh">0x0b</span><span class="p">,</span> <span class="mh">0x9000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear the priority override table.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">REG_GLOBAL2</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">,</span> <span class="mh">0x8000</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>

	<span class="cm">/* @@@ initialise AVB (22/23) watchdog (27) sdet (29) registers */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mv88e6123_61_65_setup_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">dsa_switch</span> <span class="o">*</span><span class="n">ds</span><span class="p">,</span> <span class="kt">int</span> <span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">REG_PORT</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * MAC Forcing register: don&#39;t force link, speed, duplex</span>
<span class="cm">	 * or flow control state to any particular values on physical</span>
<span class="cm">	 * ports, but force the CPU port and all DSA ports to 1000 Mb/s</span>
<span class="cm">	 * full duplex.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsa_is_cpu_port</span><span class="p">(</span><span class="n">ds</span><span class="p">,</span> <span class="n">p</span><span class="p">)</span> <span class="o">||</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">dsa_port_mask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">p</span><span class="p">))</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x003e</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x0003</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Do not limit the period of time that this port can be</span>
<span class="cm">	 * paused for by the remote end or the period of time that</span>
<span class="cm">	 * this port can pause the remote end.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Port Control: disable Drop-on-Unlock, disable Drop-on-Lock,</span>
<span class="cm">	 * disable Header mode, enable IGMP/MLD snooping, disable VLAN</span>
<span class="cm">	 * tunneling, determine priority by looking at 802.1p and IP</span>
<span class="cm">	 * priority fields (IP prio has precedence), and set STP state</span>
<span class="cm">	 * to Forwarding.</span>
<span class="cm">	 *</span>
<span class="cm">	 * If this is the CPU link, use DSA or EDSA tagging depending</span>
<span class="cm">	 * on which tagging mode was configured.</span>
<span class="cm">	 *</span>
<span class="cm">	 * If this is a link to another switch, use DSA tagging mode.</span>
<span class="cm">	 *</span>
<span class="cm">	 * If this is the upstream port for this switch, enable</span>
<span class="cm">	 * forwarding of unknown unicasts and multicasts.</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0433</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsa_is_cpu_port</span><span class="p">(</span><span class="n">ds</span><span class="p">,</span> <span class="n">p</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">dst</span><span class="o">-&gt;</span><span class="n">tag_protocol</span> <span class="o">==</span> <span class="n">htons</span><span class="p">(</span><span class="n">ETH_P_EDSA</span><span class="p">))</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x3300</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x0100</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">dsa_port_mask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">p</span><span class="p">))</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x0100</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span> <span class="o">==</span> <span class="n">dsa_upstream_port</span><span class="p">(</span><span class="n">ds</span><span class="p">))</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x000c</span><span class="p">;</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Port Control 1: disable trunking.  Also, if this is the</span>
<span class="cm">	 * CPU port, enable learn messages to be sent to this port.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="n">dsa_is_cpu_port</span><span class="p">(</span><span class="n">ds</span><span class="p">,</span> <span class="n">p</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x8000</span> <span class="o">:</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Port based VLAN map: give each port its own address</span>
<span class="cm">	 * database, allow the CPU port to talk to each of the &#39;real&#39;</span>
<span class="cm">	 * ports, and allow each of the &#39;real&#39; ports to only talk to</span>
<span class="cm">	 * the upstream port.</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">p</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsa_is_cpu_port</span><span class="p">(</span><span class="n">ds</span><span class="p">,</span> <span class="n">p</span><span class="p">))</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">phys_port_mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dsa_upstream_port</span><span class="p">(</span><span class="n">ds</span><span class="p">);</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Default VLAN ID and priority: don&#39;t set a default VLAN</span>
<span class="cm">	 * ID, and set the default packet priority to zero.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Port Control 2: don&#39;t force a good FCS, set the maximum</span>
<span class="cm">	 * frame size to 10240 bytes, don&#39;t let the switch add or</span>
<span class="cm">	 * strip 802.1q tags, don&#39;t discard tagged or untagged frames</span>
<span class="cm">	 * on this port, do a destination address lookup on all</span>
<span class="cm">	 * received packets as usual, disable ARP mirroring and don&#39;t</span>
<span class="cm">	 * send a copy of all transmitted/received frames on this port</span>
<span class="cm">	 * to the CPU.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x2080</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Egress rate control: disable egress rate control.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span> <span class="mh">0x0001</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Egress rate control 2: disable egress rate control.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Port Association Vector: when learning source addresses</span>
<span class="cm">	 * of packets, add the address to the address database using</span>
<span class="cm">	 * a port bitmap that has only the bit for this port set and</span>
<span class="cm">	 * the other bits clear.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x0b</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">p</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Port ATU control: disable limiting the number of address</span>
<span class="cm">	 * database entries that this port is allowed to use.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Priorit Override: disable DA, SA and VTU priority override.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x0d</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Port Ethertype: use the Ethertype DSA Ethertype value.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">,</span> <span class="n">ETH_P_EDSA</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Tag Remap: use an identity 802.1p prio -&gt; switch prio</span>
<span class="cm">	 * mapping.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mh">0x3210</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Tag Remap 2: use an identity 802.1p prio -&gt; switch prio</span>
<span class="cm">	 * mapping.</span>
<span class="cm">	 */</span>
	<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x19</span><span class="p">,</span> <span class="mh">0x7654</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mv88e6123_61_65_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">dsa_switch</span> <span class="o">*</span><span class="n">ds</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mv88e6xxx_priv_state</span> <span class="o">*</span><span class="n">ps</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">ds</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">smi_mutex</span><span class="p">);</span>
	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">stats_mutex</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mv88e6123_61_65_switch_reset</span><span class="p">(</span><span class="n">ds</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* @@@ initialise vtu and atu */</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mv88e6123_61_65_setup_global</span><span class="p">(</span><span class="n">ds</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mv88e6123_61_65_setup_port</span><span class="p">(</span><span class="n">ds</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mv88e6123_61_65_port_to_phy_addr</span><span class="p">(</span><span class="kt">int</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">port</span> <span class="o">&lt;=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">port</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">mv88e6123_61_65_phy_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">dsa_switch</span> <span class="o">*</span><span class="n">ds</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">regnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">mv88e6123_61_65_port_to_phy_addr</span><span class="p">(</span><span class="n">port</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">mv88e6xxx_phy_read</span><span class="p">(</span><span class="n">ds</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">regnum</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">mv88e6123_61_65_phy_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">dsa_switch</span> <span class="o">*</span><span class="n">ds</span><span class="p">,</span>
			      <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">regnum</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">mv88e6123_61_65_port_to_phy_addr</span><span class="p">(</span><span class="n">port</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">mv88e6xxx_phy_write</span><span class="p">(</span><span class="n">ds</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">regnum</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mv88e6xxx_hw_stat</span> <span class="n">mv88e6123_61_65_hw_stats</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="s">&quot;in_good_octets&quot;</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_bad_octets&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_unicast&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_broadcasts&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_multicasts&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_pause&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x16</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_undersize&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_fragments&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x19</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_oversize&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x1a</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_jabber&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x1b</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_rx_error&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;in_fcs_error&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x1d</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;out_octets&quot;</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;out_unicast&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;out_broadcasts&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;out_multicasts&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;out_pause&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;excessive&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;collisions&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x1e</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;deferred&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;single&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;multiple&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x17</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;out_fcs_error&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;late&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;hist_64bytes&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;hist_65_127bytes&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;hist_128_255bytes&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;hist_256_511bytes&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0b</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;hist_512_1023bytes&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;hist_1024_max_bytes&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0d</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mv88e6123_61_65_get_strings</span><span class="p">(</span><span class="k">struct</span> <span class="n">dsa_switch</span> <span class="o">*</span><span class="n">ds</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mv88e6xxx_get_strings</span><span class="p">(</span><span class="n">ds</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mv88e6123_61_65_hw_stats</span><span class="p">),</span>
			      <span class="n">mv88e6123_61_65_hw_stats</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mv88e6123_61_65_get_ethtool_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">dsa_switch</span> <span class="o">*</span><span class="n">ds</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mv88e6xxx_get_ethtool_stats</span><span class="p">(</span><span class="n">ds</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mv88e6123_61_65_hw_stats</span><span class="p">),</span>
				    <span class="n">mv88e6123_61_65_hw_stats</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mv88e6123_61_65_get_sset_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">dsa_switch</span> <span class="o">*</span><span class="n">ds</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mv88e6123_61_65_hw_stats</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">dsa_switch_driver</span> <span class="n">mv88e6123_61_65_switch_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">tag_protocol</span>		<span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">(</span><span class="n">ETH_P_EDSA</span><span class="p">),</span>
	<span class="p">.</span><span class="n">priv_size</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mv88e6xxx_priv_state</span><span class="p">),</span>
	<span class="p">.</span><span class="n">probe</span>			<span class="o">=</span> <span class="n">mv88e6123_61_65_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup</span>			<span class="o">=</span> <span class="n">mv88e6123_61_65_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_addr</span>		<span class="o">=</span> <span class="n">mv88e6xxx_set_addr_indirect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">phy_read</span>		<span class="o">=</span> <span class="n">mv88e6123_61_65_phy_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">phy_write</span>		<span class="o">=</span> <span class="n">mv88e6123_61_65_phy_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">poll_link</span>		<span class="o">=</span> <span class="n">mv88e6xxx_poll_link</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_strings</span>		<span class="o">=</span> <span class="n">mv88e6123_61_65_get_strings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_ethtool_stats</span>	<span class="o">=</span> <span class="n">mv88e6123_61_65_get_ethtool_stats</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_sset_count</span>		<span class="o">=</span> <span class="n">mv88e6123_61_65_get_sset_count</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:mv88e6123&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:mv88e6161&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:mv88e6165&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
