#ifndef _FLASH_API_H_
#define _FLASH_API_H_

/**
 * Includes
 */

/**
 * Macros
 */
#define IS_FLASH_MEM_VALID(addr)    ((((unsigned int)(addr) >> 25) == (AIC_FLASH_MEM_BASE >> 25)) || \
                                    (((unsigned int)(addr) >> 26) == (AIC_CACHE_MEM_BASE >> 26)))   // 0x08000000 ~ 0x0BFFFFFF
#define IS_CODE_IN_FLASH()          (((CODE_START_ADDR >> 25) == (AIC_FLASH_MEM_BASE >> 25)) || ((CODE_START_ADDR >> 26) == (AIC_CACHE_MEM_BASE >> 26)))

/**
 * Structs
 */
/* calib info */
typedef struct {
    unsigned char cap;
    unsigned char cap_fine;
    unsigned char PADDING0[2];
} xtal_cap_info_t;

typedef struct {
    signed char ofst2x[3][3]; // TXPWR_OFST_2G4_TYPE_NUM * TXPWR_OFST_BAND_2G4_NUM
    unsigned char PADDING0[3];
} wifi2g4_txpwr_info_t;

typedef struct {
    signed char ofst2x[3][6]; // TXPWR_OFST_5G_TYPE_NUM * TXPWR_OFST_BAND_5G_NUM
    unsigned char PADDING0[2];
} wifi5g_txpwr_info_t;

typedef struct {
    unsigned char pa_drv_ibit;
    unsigned char PADDING0[3];
} wifi2g4_txgain_info_t;

typedef struct {
    unsigned char tone_pwr_2g4;
    unsigned char tone_pwr_5g;
    unsigned char tone_pwr_bt;
    unsigned char PADDING0;
} rf_tone_pwr_info_t;

typedef struct {
    signed char temp_level;
    unsigned char PADDING0[3];
} calib_temp_level_info_t;

typedef struct {
    unsigned int magic_num; /* "CALI" */
    unsigned int info_flag;
    unsigned int RESERVED_08;
    unsigned int RESERVED_0C;
    xtal_cap_info_t xtal;
    wifi2g4_txpwr_info_t wifi2g4_txpwr; // for chan 1~4, 5~9, 10~13
    wifi5g_txpwr_info_t  wifi5g_txpwr;  // for chan 36~64, 100~120, 122~140, 142~165
    wifi2g4_txgain_info_t wifi2g4_txgain;
    unsigned int RESERVED_20; // wifi2g4_rxgain
    rf_tone_pwr_info_t rf_tone_pwr;
    calib_temp_level_info_t temp_info;
} calib_info_t;

typedef struct {
    unsigned int magic_num;             /* "USRC" */
    unsigned int usrc_size;
    unsigned int image_vec;
    unsigned int RESERVED_0C[3];
    struct {
        unsigned int reserved0  :8;
        unsigned int delay_ms   :8; // delay unit in ms
        unsigned int delay      :8; // delay enable or not
        unsigned int abort      :8;
    } boot;
} boot_info_t;

/**
 * Enums
 */
typedef enum {
    INFO_FLAG_INVALID =  1,
    INFO_READ_DONE    =  0,
    MAGIC_NUM_ERR     = -1,
    INFO_LEN_ERR      = -2,
} INFO_READ_STATUS_T;

/**
 * Get chip size as bytes
 */
unsigned int flash_chip_size_get(void);

/**
 * Get chip id
 */
unsigned int flash_chip_id_get(void);

/**
 * Erase all flash except for reserved area
 */
void flash_chip_erase(void);

/**
 * @brief       Erase flash
 * @param[in]   a4k Start address to erase, 4KB aligned
 * @param[in]   len Byte length to erase, 4KB aligned
 * @return      Error code, -4: invalid start address(null or not 4KB aligned)
 *                          -5: zero length
 *                           1: length not 4KB aligned
 */
int flash_erase(void *a4k, unsigned int len);

/**
 * @brief       Write flash
 * @param[in]   adr Start address to write, 256B aligned
 * @param[in]   len Byte length to write
 * @param[in]   buf Buffer address with data writen to flash
 * @return      Error code, -4: invalid start address(null or not 256B aligned)
 *                          -5: zero length
 *                          -6: null buffer address
 */
int flash_write(void *adr, unsigned int len, void *buf);

/**
 * @brief       Read flash
 * @param[in]   adr Start address to write, 4B aligned
 * @param[in]   len Byte length to read
 * @param[out]  buf Buffer address to store data read from flash
 * @return      Error code, -4: invalid start address(null or not 4B aligned)
 *                          -5: zero length
 *                          -6: null buffer address
 */
int flash_read(void *adr, unsigned int len, void *buf);

/**
 * Invalid all flash cache
 */
void flash_cache_invalid_all(void);

/**
 * Invalid the range of flash cache
 */
void flash_cache_invalid_range(void *adr, unsigned int len);

/*
 * Flash OTP Memory Block Address & Lock Bits
 * AIC8800M40B NNNN-NGCW: (3 * 1024-Byte)
 * +-------+--------------+--------------+----------+
 * | Block | Address Base | Address End  | Lock Bit |
 * +-------+--------------+--------------+----------+
 * |  #0   |  0x00001000  |  0x000013FF  |    [1]   |
 * +-------+--------------+--------------+----------+
 * |  #1   |  0x00002000  |  0x000023FF  |    [2]   |
 * +-------+--------------+--------------+----------+
 * |  #2   |  0x00003000  |  0x000033FF  |    [3]   |
 * +-------+--------------+--------------+----------+
 */

/**
 * @brief Erase flash OTP memory
 * &param adr   Address base of block #N
 */
int flash_otp_memory_erase(void *adr);

/**
 * @brief Write flash OTP memory
 */
int flash_otp_memory_write(void *adr, unsigned int len, void *buf);

/**
 * @brief Read flash OTP memory
 */
int flash_otp_memory_read(void *adr, unsigned int len, void *buf);

/**
 * @brief Set flash OTP memory lock bits, the memory can be rw before locked
 * @param lck   bit[3:0]: Lock Bits
 */
unsigned int flash_otp_memory_lock(unsigned int lck);

/**
 * @brief  Get erase/write protection for all flash block
 * @return 1: enable, 0:disable
 */
int flash_block_protect_all_get(void);

/**
 * @brief Set erase/write protection for all flash block
 * @param bp_en   1: enable, 0:disable
 */
void flash_block_protect_all_set(int bp_en);

/**
 * @brief Read flash unique id
 * @param[in]  dc_cfg   dummy cycle config, set 0 normally
 * @param[in]  len      bytes to read, set 16 normally
 * @param[out] buf      ram pointer to store unique id
 */
void flash_unique_id_read(unsigned int dc_cfg, unsigned int len, void *buf);

/**
 * @brief Calculate crc32
 */
unsigned int flash_crc32(void *adr, unsigned int len);

/**
 * @brief  Read flash status register
 * @param sr2_exist Read flash status register-2 or not
 * @return Flash status register values
 */
unsigned int flash_status_register_read(unsigned int sr2_exist);

/**
 * @brief Write flash status register
 * @param val & msk Flash status register value & mask
 */
void flash_status_register_write(unsigned int val, unsigned int msk);

/**
 * @brief  Check flash status register config
 * @return 0:normal, 1:block_protect_en, -1: others
 */
int flash_status_register_check(void);

/**
 * @brief Recover flash status register to normal state
 */
void flash_status_register_recover(void);

/**
 * @brief       Check flash addr can be erased/written or not
 * @param[in]   adr Start address to erase/write
 * @param[in]   len Byte length to erase/write
 * @return      Non-zero means yes
 */
int flash_erase_write_addr_check(void *adr, unsigned int len);

/**
 * boot info api(read only)
 */
int flash_boot_info_delay_get(unsigned int *delay_ms);

/**
 * calib info api(read only)
 */
int flash_calib_xtal_cap_read(xtal_cap_info_t *xtal_cap);
int flash_calib_wifi2g4_txpwr_read(wifi2g4_txpwr_info_t *txpwr);
int flash_calib_wifi5g_txpwr_read(wifi5g_txpwr_info_t *txpwr);
int flash_calib_wifi2g4_txgain_read(wifi2g4_txgain_info_t *txgain);
int flash_calib_rf_tone_pwr_read(rf_tone_pwr_info_t *tone_pwr);
int flash_calib_temp_level_read(calib_temp_level_info_t *temp_info);

int flash_user_data_addr_length_set(unsigned int addr, unsigned int len);
int flash_user_data_read(void *buf, unsigned int len);
int flash_user_data_write(void *buf, unsigned int len);

#endif /* _FLASH_API_H_ */
