{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742218988210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742218988211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 17 10:43:08 2025 " "Processing started: Mon Mar 17 10:43:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742218988211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742218988211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interpolador -c interpolador " "Command: quartus_map --read_settings_files=on --write_settings_files=off interpolador -c interpolador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742218988211 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742218988445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/spipll.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/spipll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPLL " "Found entity 1: SPIPLL" {  } { { "ADC/SPIPLL.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/ADC/SPIPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742218988479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742218988479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "ADC/DE0_NANO.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/ADC/DE0_NANO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742218988481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742218988481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADC_CTRL.v(97) " "Verilog HDL information at ADC_CTRL.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "ADC/ADC_CTRL.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/ADC/ADC_CTRL.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1742218988484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/adc_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/adc_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CTRL " "Found entity 1: ADC_CTRL" {  } { { "ADC/ADC_CTRL.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/ADC/ADC_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742218988484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742218988484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exemplo1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file exemplo1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exemplo1_tb " "Found entity 1: exemplo1_tb" {  } { { "exemplo1_tb.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/exemplo1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742218988486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742218988486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_cross " "Found entity 1: zero_cross" {  } { { "zero_cross.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/zero_cross.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742218988488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742218988488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "firQ.v(40) " "Verilog HDL information at firQ.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "firQ.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/firQ.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1742218988491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firq.v 1 1 " "Found 1 design units, including 1 entities, in source file firq.v" { { "Info" "ISGN_ENTITY_NAME" "1 firQ " "Found entity 1: firQ" {  } { { "firQ.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/firQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742218988491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742218988491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742218988493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742218988493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742218988584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_cross zero_cross:cruza_zero_hmm " "Elaborating entity \"zero_cross\" for hierarchy \"zero_cross:cruza_zero_hmm\"" {  } { { "top_level.v" "cruza_zero_hmm" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742218988597 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1742218988930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1742218989067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/interpolador.map.smsg " "Generated suppressed messages file C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/interpolador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1742218989187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742218989272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989272 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[0\] " "No output dependent on input pin \"entrada\[0\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[1\] " "No output dependent on input pin \"entrada\[1\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[2\] " "No output dependent on input pin \"entrada\[2\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[3\] " "No output dependent on input pin \"entrada\[3\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[4\] " "No output dependent on input pin \"entrada\[4\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[5\] " "No output dependent on input pin \"entrada\[5\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[6\] " "No output dependent on input pin \"entrada\[6\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[7\] " "No output dependent on input pin \"entrada\[7\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[8\] " "No output dependent on input pin \"entrada\[8\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[9\] " "No output dependent on input pin \"entrada\[9\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[10\] " "No output dependent on input pin \"entrada\[10\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[11\] " "No output dependent on input pin \"entrada\[11\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[12\] " "No output dependent on input pin \"entrada\[12\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[13\] " "No output dependent on input pin \"entrada\[13\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[14\] " "No output dependent on input pin \"entrada\[14\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[15\] " "No output dependent on input pin \"entrada\[15\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[16\] " "No output dependent on input pin \"entrada\[16\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[17\] " "No output dependent on input pin \"entrada\[17\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[18\] " "No output dependent on input pin \"entrada\[18\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[19\] " "No output dependent on input pin \"entrada\[19\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[20\] " "No output dependent on input pin \"entrada\[20\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[21\] " "No output dependent on input pin \"entrada\[21\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[22\] " "No output dependent on input pin \"entrada\[22\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[23\] " "No output dependent on input pin \"entrada\[23\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[24\] " "No output dependent on input pin \"entrada\[24\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[25\] " "No output dependent on input pin \"entrada\[25\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[26\] " "No output dependent on input pin \"entrada\[26\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[27\] " "No output dependent on input pin \"entrada\[27\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[28\] " "No output dependent on input pin \"entrada\[28\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[29\] " "No output dependent on input pin \"entrada\[29\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[30\] " "No output dependent on input pin \"entrada\[30\]\"" {  } { { "top_level.v" "" { Text "C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742218989310 "|top_level|entrada[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1742218989310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742218989312 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742218989312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742218989312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742218989312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742218989335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 17 10:43:09 2025 " "Processing ended: Mon Mar 17 10:43:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742218989335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742218989335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742218989335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742218989335 ""}
