{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639591465307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639591465307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 02:04:25 2021 " "Processing started: Thu Dec 16 02:04:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639591465307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639591465307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639591465307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1639591465508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/z.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/z.v" { { "Info" "ISGN_ENTITY_NAME" "1 z " "Found entity 1: z" {  } { { "rtl/z.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/z.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "rtl/tr.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/tr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/r.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/r.v" { { "Info" "ISGN_ENTITY_NAME" "1 r " "Found entity 1: r" {  } { { "rtl/r.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rtl/pc.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "rtl/ir.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "rtl/dr.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/dr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "rtl/control.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ar.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rtl/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ac " "Found entity 1: ac" {  } { { "rtl/ac.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ac.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/light_show.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/light_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_show " "Found entity 1: light_show" {  } { { "rtl/light_show.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/light_show.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "rtl/clk_div.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/clk_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "rtl/CPU_Controller.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/CPU_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qtsj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qtsj.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtsj " "Found entity 1: qtsj" {  } { { "rtl/qtsj.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/qtsj.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591465553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591465553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639591465590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:quick " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:quick\"" {  } { { "rtl/top.v" "quick" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_Controller:mccontroller " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_Controller:mccontroller\"" {  } { { "rtl/top.v" "mccontroller" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mcpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:mcpu\"" {  } { { "rtl/top.v" "mcpu" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qtsj cpu:mcpu\|qtsj:qtdl " "Elaborating entity \"qtsj\" for hierarchy \"cpu:mcpu\|qtsj:qtdl\"" {  } { { "rtl/cpu.v" "qtdl" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar cpu:mcpu\|ar:mar " "Elaborating entity \"ar\" for hierarchy \"cpu:mcpu\|ar:mar\"" {  } { { "rtl/cpu.v" "mar" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ar.v(21) " "Verilog HDL assignment warning at ar.v(21): truncated value with size 32 to match size of target (16)" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639591465595 "|top|cpu:mcpu|ar:mar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:mcpu\|pc:mpc " "Elaborating entity \"pc\" for hierarchy \"cpu:mcpu\|pc:mpc\"" {  } { { "rtl/cpu.v" "mpc" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc.v(20) " "Verilog HDL assignment warning at pc.v(20): truncated value with size 32 to match size of target (16)" {  } { { "rtl/pc.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/pc.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639591465596 "|top|cpu:mcpu|pc:mpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr cpu:mcpu\|dr:mdr " "Elaborating entity \"dr\" for hierarchy \"cpu:mcpu\|dr:mdr\"" {  } { { "rtl/cpu.v" "mdr" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir cpu:mcpu\|ir:mir " "Elaborating entity \"ir\" for hierarchy \"cpu:mcpu\|ir:mir\"" {  } { { "rtl/cpu.v" "mir" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr cpu:mcpu\|tr:mtr " "Elaborating entity \"tr\" for hierarchy \"cpu:mcpu\|tr:mtr\"" {  } { { "rtl/cpu.v" "mtr" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r cpu:mcpu\|r:mr " "Elaborating entity \"r\" for hierarchy \"cpu:mcpu\|r:mr\"" {  } { { "rtl/cpu.v" "mr" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ac cpu:mcpu\|ac:mac " "Elaborating entity \"ac\" for hierarchy \"cpu:mcpu\|ac:mac\"" {  } { { "rtl/cpu.v" "mac" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:mcpu\|alu:malu " "Elaborating entity \"alu\" for hierarchy \"cpu:mcpu\|alu:malu\"" {  } { { "rtl/cpu.v" "malu" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z cpu:mcpu\|z:mz " "Elaborating entity \"z\" for hierarchy \"cpu:mcpu\|z:mz\"" {  } { { "rtl/cpu.v" "mz" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:mcpu\|control:mcontroller " "Elaborating entity \"control\" for hierarchy \"cpu:mcpu\|control:mcontroller\"" {  } { { "rtl/cpu.v" "mcontroller" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mram " "Elaborating entity \"ram\" for hierarchy \"ram:mram\"" {  } { { "rtl/top.v" "mram" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_show light_show:show " "Elaborating entity \"light_show\" for hierarchy \"light_show:show\"" {  } { { "rtl/top.v" "show" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591465608 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:mcpu\|qtsj:qtdl\|clk_choose " "Found clock multiplexer cpu:mcpu\|qtsj:qtdl\|clk_choose" {  } { { "rtl/qtsj.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/qtsj.v" 21 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1639591465749 "|top|cpu:mcpu|qtsj:qtdl|clk_choose"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1639591465749 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mram\|data_ram\[0\] " "Converted tri-state buffer \"ram:mram\|data_ram\[0\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mram\|data_ram\[1\] " "Converted tri-state buffer \"ram:mram\|data_ram\[1\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mram\|data_ram\[2\] " "Converted tri-state buffer \"ram:mram\|data_ram\[2\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mram\|data_ram\[3\] " "Converted tri-state buffer \"ram:mram\|data_ram\[3\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mram\|data_ram\[4\] " "Converted tri-state buffer \"ram:mram\|data_ram\[4\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mram\|data_ram\[5\] " "Converted tri-state buffer \"ram:mram\|data_ram\[5\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mram\|data_ram\[6\] " "Converted tri-state buffer \"ram:mram\|data_ram\[6\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:mram\|data_ram\[7\] " "Converted tri-state buffer \"ram:mram\|data_ram\[7\]\" feeding internal logic into a wire" {  } { { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[15\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[15\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[14\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[14\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[13\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[13\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[12\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[12\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[11\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[11\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[10\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[10\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[9\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[9\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:mcpu\|dbus\[8\]\" " "Converted tri-state node \"cpu:mcpu\|dbus\[8\]\" into a selector" {  } { { "rtl/ar.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ar.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontroller\|alus\[0\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontroller\|alus\[0\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/control.v" 192 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontroller\|alus\[1\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontroller\|alus\[1\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/control.v" 192 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontroller\|alus\[2\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontroller\|alus\[2\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/control.v" 192 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|control:mcontroller\|alus\[3\] " "Converted tri-state buffer \"cpu:mcpu\|control:mcontroller\|alus\[3\]\" feeding internal logic into a wire" {  } { { "rtl/control.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/control.v" 192 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|Dout\[0\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|Dout\[0\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|Dout\[1\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|Dout\[1\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|Dout\[2\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|Dout\[2\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|Dout\[3\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|Dout\[3\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|Dout\[4\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|Dout\[4\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|Dout\[5\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|Dout\[5\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|Dout\[6\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|Dout\[6\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:mcpu\|alu:malu\|Dout\[7\] " "Converted tri-state buffer \"cpu:mcpu\|alu:malu\|Dout\[7\]\" feeding internal logic into a wire" {  } { { "rtl/alu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/alu.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1639591465783 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639591465783 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:mram\|ram_rtl_0 " "Inferred dual-clock RAM node \"ram:mram\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1639591466425 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:mram\|memory_rtl_0 " "Inferred dual-clock RAM node \"ram:mram\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1639591466425 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ram:mram\|memory_rtl_1 " "Inferred RAM node \"ram:mram\|memory_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1639591466425 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:mram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:mram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:mram\|memory_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ram:mram\|memory_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639591466750 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639591466750 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1639591466750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram:mram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram:mram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466785 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639591466785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5d1 " "Found entity 1: altsyncram_m5d1" {  } { { "db/altsyncram_m5d1.tdf" "" { Text "D:/Principles of Computer Organization/CPU/db/altsyncram_m5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591466814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591466814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ram:mram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ram:mram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466823 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639591466823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_amd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_amd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_amd1 " "Found entity 1: altsyncram_amd1" {  } { { "db/altsyncram_amd1.tdf" "" { Text "D:/Principles of Computer Organization/CPU/db/altsyncram_amd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591466852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591466852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mram\|altsyncram:memory_rtl_1 " "Elaborated megafunction instantiation \"ram:mram\|altsyncram:memory_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mram\|altsyncram:memory_rtl_1 " "Instantiated megafunction \"ram:mram\|altsyncram:memory_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639591466858 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639591466858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9c1 " "Found entity 1: altsyncram_s9c1" {  } { { "db/altsyncram_s9c1.tdf" "" { Text "D:/Principles of Computer Organization/CPU/db/altsyncram_s9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639591466887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639591466887 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639591467016 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[0\] ram:mram\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[0\]\" to the node \"ram:mram\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[1\] ram:mram\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[1\]\" to the node \"ram:mram\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[2\] ram:mram\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[2\]\" to the node \"ram:mram\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[3\] ram:mram\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[3\]\" to the node \"ram:mram\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[4\] ram:mram\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[4\]\" to the node \"ram:mram\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[5\] ram:mram\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[5\]\" to the node \"ram:mram\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[6\] ram:mram\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[6\]\" to the node \"ram:mram\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|data_out\[7\] ram:mram\|ram " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|data_out\[7\]\" to the node \"ram:mram\|ram\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467025 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639591467025 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[0\] cpu:mcpu\|r:mr\|Dout\[0\] " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[0\]\" to the node \"cpu:mcpu\|r:mr\|Dout\[0\]\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467026 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[1\] cpu:mcpu\|r:mr\|Dout\[1\] " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[1\]\" to the node \"cpu:mcpu\|r:mr\|Dout\[1\]\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467026 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[2\] cpu:mcpu\|r:mr\|Dout\[2\] " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[2\]\" to the node \"cpu:mcpu\|r:mr\|Dout\[2\]\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467026 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[3\] cpu:mcpu\|r:mr\|Dout\[3\] " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[3\]\" to the node \"cpu:mcpu\|r:mr\|Dout\[3\]\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467026 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[4\] cpu:mcpu\|r:mr\|Dout\[4\] " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[4\]\" to the node \"cpu:mcpu\|r:mr\|Dout\[4\]\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467026 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[5\] cpu:mcpu\|r:mr\|Dout\[5\] " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[5\]\" to the node \"cpu:mcpu\|r:mr\|Dout\[5\]\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467026 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[6\] cpu:mcpu\|r:mr\|Dout\[6\] " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[6\]\" to the node \"cpu:mcpu\|r:mr\|Dout\[6\]\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467026 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:mcpu\|dbus\[7\] cpu:mcpu\|r:mr\|Dout\[7\] " "Converted the fan-out from the tri-state buffer \"cpu:mcpu\|dbus\[7\]\" to the node \"cpu:mcpu\|r:mr\|Dout\[7\]\" into an OR gate" {  } { { "rtl/cpu.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/cpu.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639591467026 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639591467026 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/control.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/control.v" 581 -1 0 } } { "rtl/control.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/control.v" 46 -1 0 } } { "rtl/ram.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/ram.v" 29 -1 0 } } { "rtl/qtsj.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/qtsj.v" 24 -1 0 } } { "rtl/qtsj.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/qtsj.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1639591467028 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1639591467028 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "rtl/top.v" "" { Text "D:/Principles of Computer Organization/CPU/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639591467129 "|top|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639591467129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1639591467180 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1023 " "1023 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1639591467496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639591467597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639591467597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "777 " "Implemented 777 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639591467651 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639591467651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "603 " "Implemented 603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639591467651 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1639591467651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639591467651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639591467665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 02:04:27 2021 " "Processing ended: Thu Dec 16 02:04:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639591467665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639591467665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639591467665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639591467665 ""}
