{"David R. Ditzel": [0, ["Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero", ["David R. Ditzel", "Hubert R. McLellan"], "https://doi.org/10.1145/30350.30351", 8, "isca", 1987], ["The Hardware Architecture of the CRISP Microprocessor", ["David R. Ditzel", "Hubert R. McLellan", "Alan D. Berenbaum"], "https://doi.org/10.1145/30350.30385", 11, "isca", 1987]], "Hubert R. McLellan": [0, ["Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero", ["David R. Ditzel", "Hubert R. McLellan"], "https://doi.org/10.1145/30350.30351", 8, "isca", 1987], ["The Hardware Architecture of the CRISP Microprocessor", ["David R. Ditzel", "Hubert R. McLellan", "Alan D. Berenbaum"], "https://doi.org/10.1145/30350.30385", 11, "isca", 1987]], "John A. DeRosa": [0, ["An Evaluation of Branch Architectures", ["John A. DeRosa", "Henry M. Levy"], "https://doi.org/10.1145/30350.30352", 7, "isca", 1987]], "Henry M. Levy": [0, ["An Evaluation of Branch Architectures", ["John A. DeRosa", "Henry M. Levy"], "https://doi.org/10.1145/30350.30352", 7, "isca", 1987]], "Wen-mei W. Hwu": [0, ["Checkpoint Repair for Out-of-order Execution Machines", ["Wen-mei W. Hwu", "Yale N. Patt"], "https://doi.org/10.1145/30350.30353", 9, "isca", 1987]], "Yale N. Patt": [0, ["Checkpoint Repair for Out-of-order Execution Machines", ["Wen-mei W. Hwu", "Yale N. Patt"], "https://doi.org/10.1145/30350.30353", 9, "isca", 1987], ["Fast Temporary Storage for Serial and Parallel Execution", ["John A. Swensen", "Yale N. Patt"], "https://doi.org/10.1145/30350.30355", 9, "isca", 1987]], "Gurindar S. Sohi": [0, ["Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors", ["Gurindar S. Sohi", "Sriram Vajapeyam"], "https://doi.org/10.1145/30350.30354", 8, "isca", 1987], ["Organization and Analysis of a Gracefully-Degrading Interleaved Memory System", ["Kifung C. Cheung", "Gurindar S. Sohi", "Kewal K. Saluja", "Dhiraj K. Pradhan"], "https://doi.org/10.1145/30350.30376", 8, "isca", 1987]], "Sriram Vajapeyam": [0, ["Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors", ["Gurindar S. Sohi", "Sriram Vajapeyam"], "https://doi.org/10.1145/30350.30354", 8, "isca", 1987]], "John A. Swensen": [0, ["Fast Temporary Storage for Serial and Parallel Execution", ["John A. Swensen", "Yale N. Patt"], "https://doi.org/10.1145/30350.30355", 9, "isca", 1987]], "Kenneth F. Wong": [0, ["Performance Analysis and Design of a Logic Simulation Machine", ["Kenneth F. Wong", "Mark A. Franklin"], "https://doi.org/10.1145/30350.30356", 10, "isca", 1987]], "Mark A. Franklin": [0, ["Performance Analysis and Design of a Logic Simulation Machine", ["Kenneth F. Wong", "Mark A. Franklin"], "https://doi.org/10.1145/30350.30356", 10, "isca", 1987]], "Kshitij Doshi": [0, ["A Modular Systolic Architecture for Image Convolutions", ["Kshitij Doshi", "Peter J. Varman"], "https://doi.org/10.1145/30350.30357", 8, "isca", 1987]], "Peter J. Varman": [0, ["A Modular Systolic Architecture for Image Convolutions", ["Kshitij Doshi", "Peter J. Varman"], "https://doi.org/10.1145/30350.30357", 8, "isca", 1987]], "Satoshi Fujita": [0, ["A Template Matching Algorithm Using Optically-Connected 3-D VLSI Architecture", ["Satoshi Fujita", "Reiji Aibara", "Masafumi Yamashita", "Tadashi Ae"], "https://doi.org/10.1145/30350.30358", 7, "isca", 1987]], "Reiji Aibara": [0, ["A Template Matching Algorithm Using Optically-Connected 3-D VLSI Architecture", ["Satoshi Fujita", "Reiji Aibara", "Masafumi Yamashita", "Tadashi Ae"], "https://doi.org/10.1145/30350.30358", 7, "isca", 1987]], "Masafumi Yamashita": [0, ["A Template Matching Algorithm Using Optically-Connected 3-D VLSI Architecture", ["Satoshi Fujita", "Reiji Aibara", "Masafumi Yamashita", "Tadashi Ae"], "https://doi.org/10.1145/30350.30358", 7, "isca", 1987]], "Tadashi Ae": [0, ["A Template Matching Algorithm Using Optically-Connected 3-D VLSI Architecture", ["Satoshi Fujita", "Reiji Aibara", "Masafumi Yamashita", "Tadashi Ae"], "https://doi.org/10.1145/30350.30358", 7, "isca", 1987]], "Bilha Mendelson": [0, ["Mapping Data Flow Programs on a VLSI Array of Processors", ["Bilha Mendelson", "Gabriel M. Silberman"], "https://doi.org/10.1145/30350.30359", 9, "isca", 1987]], "Gabriel M. Silberman": [0, ["Mapping Data Flow Programs on a VLSI Array of Processors", ["Bilha Mendelson", "Gabriel M. Silberman"], "https://doi.org/10.1145/30350.30359", 9, "isca", 1987]], "Dipak Ghosal": [0, ["Analytical Modeling and Architectural Modifications of a Dataflow Computer", ["Dipak Ghosal", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/30350.30360", 9, "isca", 1987]], "Laxmi N. Bhuyan": [0, ["Analytical Modeling and Architectural Modifications of a Dataflow Computer", ["Dipak Ghosal", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/30350.30360", 9, "isca", 1987]], "Masaru Takesue": [0, ["A Unified Resource Management and Execution Control Mechanism for Data Flow Machines", ["Masaru Takesue"], "https://doi.org/10.1145/30350.30361", 8, "isca", 1987]], "Shigeo Abe": [0, ["High Performance Integrated Prolog Processor IPP", ["Shigeo Abe", "Tadaaki Bandoh", "S. Yamaguchi", "Ken-ichi Kurosawa", "Kaori Kiriyama"], "https://doi.org/10.1145/30350.30362", 8, "isca", 1987]], "Tadaaki Bandoh": [0, ["High Performance Integrated Prolog Processor IPP", ["Shigeo Abe", "Tadaaki Bandoh", "S. Yamaguchi", "Ken-ichi Kurosawa", "Kaori Kiriyama"], "https://doi.org/10.1145/30350.30362", 8, "isca", 1987]], "S. Yamaguchi": [0, ["High Performance Integrated Prolog Processor IPP", ["Shigeo Abe", "Tadaaki Bandoh", "S. Yamaguchi", "Ken-ichi Kurosawa", "Kaori Kiriyama"], "https://doi.org/10.1145/30350.30362", 8, "isca", 1987]], "Ken-ichi Kurosawa": [0, ["High Performance Integrated Prolog Processor IPP", ["Shigeo Abe", "Tadaaki Bandoh", "S. Yamaguchi", "Ken-ichi Kurosawa", "Kaori Kiriyama"], "https://doi.org/10.1145/30350.30362", 8, "isca", 1987]], "Kaori Kiriyama": [0, ["High Performance Integrated Prolog Processor IPP", ["Shigeo Abe", "Tadaaki Bandoh", "S. Yamaguchi", "Ken-ichi Kurosawa", "Kaori Kiriyama"], "https://doi.org/10.1145/30350.30362", 8, "isca", 1987]], "Barry S. Fagin": [0, ["Performance Studies of a Parallel Prolog Architecture", ["Barry S. Fagin", "Alvin M. Despain"], "https://doi.org/10.1145/30350.30363", 9, "isca", 1987]], "Alvin M. Despain": [0, ["Performance Studies of a Parallel Prolog Architecture", ["Barry S. Fagin", "Alvin M. Despain"], "https://doi.org/10.1145/30350.30363", 9, "isca", 1987]], "Pierluigi Civera": [0, ["An Experimental VLSI Prolog Interpreter: Preliminary Measurements and Results", ["Pierluigi Civera", "F. Maddaleno", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/30350.30364", 10, "isca", 1987]], "F. Maddaleno": [0, ["An Experimental VLSI Prolog Interpreter: Preliminary Measurements and Results", ["Pierluigi Civera", "F. Maddaleno", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/30350.30364", 10, "isca", 1987]], "Gianluca Piccinini": [0, ["An Experimental VLSI Prolog Interpreter: Preliminary Measurements and Results", ["Pierluigi Civera", "F. Maddaleno", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/30350.30364", 10, "isca", 1987]], "Maurizio Zamboni": [0, ["An Experimental VLSI Prolog Interpreter: Preliminary Measurements and Results", ["Pierluigi Civera", "F. Maddaleno", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/30350.30364", 10, "isca", 1987]], "Olivier Ridoux": [0, ["Deterministic and Stochastic Modeling of Parallel Garbage Collection - Towards Real-Time Criteria", ["Olivier Ridoux"], "https://doi.org/10.1145/30350.30365", 9, "isca", 1987]], "Chengzheng Sun": [1.4251444099500077e-05, ["The Sharing of Environment in AND-OR-Parallel Execution of Logic Programs", ["Chengzheng Sun", "Tzu Yungui"], "https://doi.org/10.1145/30350.30366", 8, "isca", 1987]], "Tzu Yungui": [0, ["The Sharing of Environment in AND-OR-Parallel Execution of Logic Programs", ["Chengzheng Sun", "Tzu Yungui"], "https://doi.org/10.1145/30350.30366", 8, "isca", 1987]], "Aloke Guha": [0, ["Architectural Issues in Designing Symbolic Processors in Optics", ["Aloke Guha", "Raja Ramnarayan", "Matthew Derstine"], "https://doi.org/10.1145/30350.30367", 7, "isca", 1987]], "Raja Ramnarayan": [0, ["Architectural Issues in Designing Symbolic Processors in Optics", ["Aloke Guha", "Raja Ramnarayan", "Matthew Derstine"], "https://doi.org/10.1145/30350.30367", 7, "isca", 1987]], "Matthew Derstine": [0, ["Architectural Issues in Designing Symbolic Processors in Optics", ["Aloke Guha", "Raja Ramnarayan", "Matthew Derstine"], "https://doi.org/10.1145/30350.30367", 7, "isca", 1987]], "Anujan Varma": [0, ["Rearrangeability of Multistage Shuffle/Exchange Networks", ["Anujan Varma", "Cauligi S. Raghavendra"], "https://doi.org/10.1145/30350.30368", 9, "isca", 1987]], "Cauligi S. Raghavendra": [0, ["Rearrangeability of Multistage Shuffle/Exchange Networks", ["Anujan Varma", "Cauligi S. Raghavendra"], "https://doi.org/10.1145/30350.30368", 9, "isca", 1987]], "Ramon Beivide": [0, ["Optimized Mesh-Connected Networks for SIMD and MIMD Architectures", ["Ramon Beivide", "Enrique Herrada", "Jose L. Balcazar", "Jesus Labarta"], "https://doi.org/10.1145/30350.30369", 8, "isca", 1987]], "Enrique Herrada": [0, ["Optimized Mesh-Connected Networks for SIMD and MIMD Architectures", ["Ramon Beivide", "Enrique Herrada", "Jose L. Balcazar", "Jesus Labarta"], "https://doi.org/10.1145/30350.30369", 8, "isca", 1987]], "Jose L. Balcazar": [0, ["Optimized Mesh-Connected Networks for SIMD and MIMD Architectures", ["Ramon Beivide", "Enrique Herrada", "Jose L. Balcazar", "Jesus Labarta"], "https://doi.org/10.1145/30350.30369", 8, "isca", 1987]], "Jesus Labarta": [0, ["Optimized Mesh-Connected Networks for SIMD and MIMD Architectures", ["Ramon Beivide", "Enrique Herrada", "Jose L. Balcazar", "Jesus Labarta"], "https://doi.org/10.1145/30350.30369", 8, "isca", 1987]], "David T. Harper III": [0, ["Performance Evaluation of Reduced Bandwidth Multistage Interconnection Networks", ["David T. Harper III", "J. Robert Jump"], "https://doi.org/10.1145/30350.30370", 5, "isca", 1987]], "J. Robert Jump": [0, ["Performance Evaluation of Reduced Bandwidth Multistage Interconnection Networks", ["David T. Harper III", "J. Robert Jump"], "https://doi.org/10.1145/30350.30370", 5, "isca", 1987]], "Umakishore Ramachandran": [0, ["Hardware Support for Interprocess Communication", ["Umakishore Ramachandran", "Marvin H. Solomon", "Mary K. Vernon"], "https://doi.org/10.1145/30350.30371", 11, "isca", 1987]], "Marvin H. Solomon": [0, ["Hardware Support for Interprocess Communication", ["Umakishore Ramachandran", "Marvin H. Solomon", "Mary K. Vernon"], "https://doi.org/10.1145/30350.30371", 11, "isca", 1987]], "Mary K. Vernon": [0, ["Hardware Support for Interprocess Communication", ["Umakishore Ramachandran", "Marvin H. Solomon", "Mary K. Vernon"], "https://doi.org/10.1145/30350.30371", 11, "isca", 1987]], "William J. Dally": [0, ["Architecture of a Message-Driven Processor", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8, "isca", 1987]], "Linda Chao": [0, ["Architecture of a Message-Driven Processor", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8, "isca", 1987]], "Andrew A. Chien": [0, ["Architecture of a Message-Driven Processor", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8, "isca", 1987]], "Soha Hassoun": [0, ["Architecture of a Message-Driven Processor", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8, "isca", 1987]], "Waldemar Horwat": [0, ["Architecture of a Message-Driven Processor", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8, "isca", 1987]], "Jon Kaplan": [0, ["Architecture of a Message-Driven Processor", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8, "isca", 1987]], "Paul Song": [0.0001227031934831757, ["Architecture of a Message-Driven Processor", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8, "isca", 1987]], "Brian Totty": [0, ["Architecture of a Message-Driven Processor", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8, "isca", 1987]], "D. Scott Wills": [0, ["Architecture of a Message-Driven Processor", ["William J. Dally", "Linda Chao", "Andrew A. Chien", "Soha Hassoun", "Waldemar Horwat", "Jon Kaplan", "Paul Song", "Brian Totty", "D. Scott Wills"], "https://doi.org/10.1145/30350.30372", 8, "isca", 1987]], "Manoj Kumar": [0, ["Effect of Storage Allocation/Reclamation Methods on Parallelism and Storage Requirements", ["Manoj Kumar"], "https://doi.org/10.1145/30350.30373", 9, "isca", 1987]], "J. H. Chang": [0.5, ["Cache Design of a Sub-Micron CMOS System/370", ["J. H. Chang", "H. Chao", "Kimming So"], "https://doi.org/10.1145/30350.30374", 6, "isca", 1987]], "H. Chao": [0, ["Cache Design of a Sub-Micron CMOS System/370", ["J. H. Chang", "H. Chao", "Kimming So"], "https://doi.org/10.1145/30350.30374", 6, "isca", 1987]], "Kimming So": [1.927567063830793e-05, ["Cache Design of a Sub-Micron CMOS System/370", ["J. H. Chang", "H. Chao", "Kimming So"], "https://doi.org/10.1145/30350.30374", 6, "isca", 1987]], "Martin Freeman": [0, ["An Architectural Perspective on a Memory Access Controller", ["Martin Freeman"], "https://doi.org/10.1145/30350.30375", 10, "isca", 1987]], "Kifung C. Cheung": [0, ["Organization and Analysis of a Gracefully-Degrading Interleaved Memory System", ["Kifung C. Cheung", "Gurindar S. Sohi", "Kewal K. Saluja", "Dhiraj K. Pradhan"], "https://doi.org/10.1145/30350.30376", 8, "isca", 1987]], "Kewal K. Saluja": [0, ["Organization and Analysis of a Gracefully-Degrading Interleaved Memory System", ["Kifung C. Cheung", "Gurindar S. Sohi", "Kewal K. Saluja", "Dhiraj K. Pradhan"], "https://doi.org/10.1145/30350.30376", 8, "isca", 1987]], "Dhiraj K. Pradhan": [0, ["Organization and Analysis of a Gracefully-Degrading Interleaved Memory System", ["Kifung C. Cheung", "Gurindar S. Sohi", "Kewal K. Saluja", "Dhiraj K. Pradhan"], "https://doi.org/10.1145/30350.30376", 8, "isca", 1987]], "Christoph Scheurich": [0, ["Correct Memory Operation of Cache-Based Multiprocessors", ["Christoph Scheurich", "Michel Dubois"], "https://doi.org/10.1145/30350.30377", 10, "isca", 1987]], "Michel Dubois": [0, ["Correct Memory Operation of Cache-Based Multiprocessors", ["Christoph Scheurich", "Michel Dubois"], "https://doi.org/10.1145/30350.30377", 10, "isca", 1987]], "Andrew W. Wilson Jr.": [0, ["Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors", ["Andrew W. Wilson Jr."], "https://doi.org/10.1145/30350.30378", 9, "isca", 1987]], "Roland L. Lee": [2.7304484433443577e-06, ["Multiprocessor Cache Design Considerations", ["Roland L. Lee", "Pen-Chung Yew", "Duncan H. Lawrie"], "https://doi.org/10.1145/30350.30379", 10, "isca", 1987]], "Pen-Chung Yew": [0, ["Multiprocessor Cache Design Considerations", ["Roland L. Lee", "Pen-Chung Yew", "Duncan H. Lawrie"], "https://doi.org/10.1145/30350.30379", 10, "isca", 1987]], "Duncan H. Lawrie": [0, ["Multiprocessor Cache Design Considerations", ["Roland L. Lee", "Pen-Chung Yew", "Duncan H. Lawrie"], "https://doi.org/10.1145/30350.30379", 10, "isca", 1987]], "Richard J. Eickemeyer": [0, ["Performance Evaluation of Multiple Register Sets", ["Richard J. Eickemeyer", "Janak H. Patel"], "https://doi.org/10.1145/30350.30380", 8, "isca", 1987]], "Janak H. Patel": [0, ["Performance Evaluation of Multiple Register Sets", ["Richard J. Eickemeyer", "Janak H. Patel"], "https://doi.org/10.1145/30350.30380", 8, "isca", 1987]], "Timothy J. Stanley": [0, ["A Performance Analysis of Automatically Managed Top of Stack Buffers", ["Timothy J. Stanley", "Robert G. Wedig"], "https://doi.org/10.1145/30350.30381", 10, "isca", 1987]], "Robert G. Wedig": [0, ["A Performance Analysis of Automatically Managed Top of Stack Buffers", ["Timothy J. Stanley", "Robert G. Wedig"], "https://doi.org/10.1145/30350.30381", 10, "isca", 1987]], "Brian B. Moore": [0, ["Concepts of the System/370 Vector Architecture", ["Brian B. Moore", "Andris Padegs", "Ronald M. Smith", "Werner Buchholz"], "https://doi.org/10.1145/30350.30382", 7, "isca", 1987]], "Andris Padegs": [0, ["Concepts of the System/370 Vector Architecture", ["Brian B. Moore", "Andris Padegs", "Ronald M. Smith", "Werner Buchholz"], "https://doi.org/10.1145/30350.30382", 7, "isca", 1987]], "Ronald M. Smith": [0, ["Concepts of the System/370 Vector Architecture", ["Brian B. Moore", "Andris Padegs", "Ronald M. Smith", "Werner Buchholz"], "https://doi.org/10.1145/30350.30382", 7, "isca", 1987]], "Werner Buchholz": [0, ["Concepts of the System/370 Vector Architecture", ["Brian B. Moore", "Andris Padegs", "Ronald M. Smith", "Werner Buchholz"], "https://doi.org/10.1145/30350.30382", 7, "isca", 1987]], "Andrew R. Pleszkun": [0, ["WISQ: A Restartable Architecture Using Queues", ["Andrew R. Pleszkun", "James R. Goodman", "Wei-Chung Hsu", "R. T. Joersz", "George E. Bier", "Philip J. Woest", "P. B. Schechter"], "https://doi.org/10.1145/30350.30383", 10, "isca", 1987]], "James R. Goodman": [0, ["WISQ: A Restartable Architecture Using Queues", ["Andrew R. Pleszkun", "James R. Goodman", "Wei-Chung Hsu", "R. T. Joersz", "George E. Bier", "Philip J. Woest", "P. B. Schechter"], "https://doi.org/10.1145/30350.30383", 10, "isca", 1987]], "Wei-Chung Hsu": [0, ["WISQ: A Restartable Architecture Using Queues", ["Andrew R. Pleszkun", "James R. Goodman", "Wei-Chung Hsu", "R. T. Joersz", "George E. Bier", "Philip J. Woest", "P. B. Schechter"], "https://doi.org/10.1145/30350.30383", 10, "isca", 1987]], "R. T. Joersz": [0, ["WISQ: A Restartable Architecture Using Queues", ["Andrew R. Pleszkun", "James R. Goodman", "Wei-Chung Hsu", "R. T. Joersz", "George E. Bier", "Philip J. Woest", "P. B. Schechter"], "https://doi.org/10.1145/30350.30383", 10, "isca", 1987]], "George E. Bier": [0, ["WISQ: A Restartable Architecture Using Queues", ["Andrew R. Pleszkun", "James R. Goodman", "Wei-Chung Hsu", "R. T. Joersz", "George E. Bier", "Philip J. Woest", "P. B. Schechter"], "https://doi.org/10.1145/30350.30383", 10, "isca", 1987]], "Philip J. Woest": [0, ["WISQ: A Restartable Architecture Using Queues", ["Andrew R. Pleszkun", "James R. Goodman", "Wei-Chung Hsu", "R. T. Joersz", "George E. Bier", "Philip J. Woest", "P. B. Schechter"], "https://doi.org/10.1145/30350.30383", 10, "isca", 1987]], "P. B. Schechter": [0, ["WISQ: A Restartable Architecture Using Queues", ["Andrew R. Pleszkun", "James R. Goodman", "Wei-Chung Hsu", "R. T. Joersz", "George E. Bier", "Philip J. Woest", "P. B. Schechter"], "https://doi.org/10.1145/30350.30383", 10, "isca", 1987]], "Paul Chow": [0, ["Architectural Tradeoffs in the Design of MIPS-X", ["Paul Chow", "Mark Horowitz"], "https://doi.org/10.1145/30350.30384", 9, "isca", 1987]], "Mark Horowitz": [0, ["Architectural Tradeoffs in the Design of MIPS-X", ["Paul Chow", "Mark Horowitz"], "https://doi.org/10.1145/30350.30384", 9, "isca", 1987]], "Alan D. Berenbaum": [0, ["The Hardware Architecture of the CRISP Microprocessor", ["David R. Ditzel", "Hubert R. McLellan", "Alan D. Berenbaum"], "https://doi.org/10.1145/30350.30385", 11, "isca", 1987]]}