{
  'attributes' => {
    'HDLCodeGenStatus' => 0,
    'HDL_PATH' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4',
    'TEMP' => '/tmp',
    'TMP' => '/tmp',
    'Temp' => '/tmp',
    'Tmp' => '/tmp',
    'base_system_period_hardware' => 7.4074,
    'base_system_period_simulink' => 1,
    'block_icon_display' => 'Default',
    'ce_clr' => 0,
    'clkWrapper' => 'testing2_cw',
    'clkWrapperFile' => 'testing2_cw.vhd',
    'clock_domain' => 'default',
    'clock_loc' => 'd7hack',
    'clock_wrapper' => 'Clock Enables',
    'compilation' => 'NGC Netlist',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'NGC Netlist',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'NGC Netlist',
    'core_generation' => 1,
    'core_is_deployed' => 0,
    'coregen_core_generation_tmpdir' => '/tmp/sysgentmp-root/cg_wk/cc7f204fc9b9e4fb1',
    'coregen_part_family' => 'virtex6',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1,
    'dcm_info' => {
    },
    'dcm_input_clock_period' => 100,
    'deprecated_control' => 'off',
    'design' => 'testing2',
    'designFile' => 'testing2.vhd',
    'design_full_path' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2.slx',
    'device' => 'xc6vsx475t-1ff1759',
    'device_speed' => -1,
    'directory' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2/sysgen',
    'disregard_subsystem_handles' => [
      86729.0004882812,
      97662.0002441406,
      76924.0064697266,
      104696.000488281,
      77699.0888671875,
    ],
    'dsp_cache_root_path' => '/tmp/sysgentmp-root',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => {
        'default_clock_driver_testing2' => 1,
        'testing2_cw' => 1,
      },
    },
    'fileAttributes' => {
      'addsb_11_0_057e085f9fa7824e.ngc' => {
        'producer' => 'coregen',
      },
      'addsb_11_0_124ad8bd21557d78.ngc' => {
        'producer' => 'coregen',
      },
      'addsb_11_0_1ab2fc8c7fe57f94.ngc' => {
        'producer' => 'coregen',
      },
      'addsb_11_0_26f49e58a7187211.ngc' => {
        'producer' => 'coregen',
      },
      'addsb_11_0_6a49eeb869ee9525.ngc' => {
        'producer' => 'coregen',
      },
      'addsb_11_0_a92f1809cda25252.ngc' => {
        'producer' => 'coregen',
      },
      'addsb_11_0_d537e646351c8e73.ngc' => {
        'producer' => 'coregen',
      },
      'addsb_11_0_f52883bb4806fc24.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_72_44b6341b35b35a10.mif' => {
        'producer' => 'coregen',
      },
      'bmg_72_44b6341b35b35a10.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_72_5e4d6e8669bb51b8.mif' => {
        'producer' => 'coregen',
      },
      'bmg_72_5e4d6e8669bb51b8.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_72_80ec4706477d97c1.mif' => {
        'producer' => 'coregen',
      },
      'bmg_72_80ec4706477d97c1.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_72_90b3d9cc777bd9da.mif' => {
        'producer' => 'coregen',
      },
      'bmg_72_90b3d9cc777bd9da.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_72_c4044a0cc7932d1b.mif' => {
        'producer' => 'coregen',
      },
      'bmg_72_c4044a0cc7932d1b.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_72_d1c80e28fd489b6f.mif' => {
        'producer' => 'coregen',
      },
      'bmg_72_d1c80e28fd489b6f.ngc' => {
        'producer' => 'coregen',
      },
      'cntr_11_0_541f86689cddfa59.ngc' => {
        'producer' => 'coregen',
      },
      'cntr_11_0_878d64cddecff8f4.ngc' => {
        'producer' => 'coregen',
      },
      'cntr_11_0_e45fdd6bbd8931af.ngc' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.ngc' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_0.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_1.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_10.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_11.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_12.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_13.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_14.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_15.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_2.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_3.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_4.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_5.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_6.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_7.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_8.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_9.mif' => {
        'producer' => 'coregen',
      },
      'fr_cmplr_v5_0_ca7ec58752e7cbe6filt_decode_rom.mif' => {
        'producer' => 'coregen',
      },
      'mult_11_2_935a3b9dfcde2ae3.ngc' => {
        'producer' => 'coregen',
      },
      'mult_11_2_cc8b54dec0c4d746.ngc' => {
        'producer' => 'coregen',
      },
      'xfft_v7_1_fb94fd4f4198eea3.ngc' => {
        'producer' => 'coregen',
      },
    },
    'files' => [
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.ngc',
      'bmg_72_80ec4706477d97c1.ngc',
      'addsb_11_0_057e085f9fa7824e.ngc',
      'mult_11_2_935a3b9dfcde2ae3.ngc',
      'cntr_11_0_878d64cddecff8f4.ngc',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_14.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_5.mif',
      'addsb_11_0_26f49e58a7187211.ngc',
      'bmg_72_44b6341b35b35a10.ngc',
      'addsb_11_0_f52883bb4806fc24.ngc',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_6.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_3.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_7.mif',
      'bmg_72_80ec4706477d97c1.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_8.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_15.mif',
      'bmg_72_c4044a0cc7932d1b.ngc',
      'bmg_72_d1c80e28fd489b6f.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6filt_decode_rom.mif',
      'addsb_11_0_d537e646351c8e73.ngc',
      'bmg_72_c4044a0cc7932d1b.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_11.mif',
      'cntr_11_0_e45fdd6bbd8931af.ngc',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_0.mif',
      'addsb_11_0_6a49eeb869ee9525.ngc',
      'addsb_11_0_a92f1809cda25252.ngc',
      'cntr_11_0_541f86689cddfa59.ngc',
      'bmg_72_44b6341b35b35a10.mif',
      'mult_11_2_cc8b54dec0c4d746.ngc',
      'bmg_72_5e4d6e8669bb51b8.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_12.mif',
      'addsb_11_0_124ad8bd21557d78.ngc',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_9.mif',
      'bmg_72_d1c80e28fd489b6f.ngc',
      'bmg_72_90b3d9cc777bd9da.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_2.mif',
      'bmg_72_90b3d9cc777bd9da.ngc',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_1.mif',
      'xfft_v7_1_fb94fd4f4198eea3.ngc',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_4.mif',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_13.mif',
      'addsb_11_0_1ab2fc8c7fe57f94.ngc',
      'fr_cmplr_v5_0_ca7ec58752e7cbe6COEFF_auto0_10.mif',
      'bmg_72_5e4d6e8669bb51b8.ngc',
      'xlpersistentdff.ngc',
      'synopsis',
      'testing2.vhd',
      'xlpersistentdff.ngc',
      'testing2_cw.vhd',
      'testing2_cw.ucf',
      'testing2_cw.xdc',
      'testing2_cw.xcf',
      'testing2_cw.sdc',
      'xst_testing2.prj',
      'xst_testing2.scr',
      'vcom.do',
      'isim_testing2.prj',
      'globals',
      'hdlFiles',
      'testing2_cw.xise',
      'testing2_cw.gise',
      'testing2_cw.sgp',
    ],
    'fxdptinstalled' => 1,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 76203.0595703125,
    'generating_subsystem_handle' => 76203.0595703125,
    'generation_directory' => './testing2/sysgen',
    'hdlDir' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'isdeployed' => 0,
    'ise_version' => '14.7i',
    'master_sysgen_token_handle' => 76204.0593261719,
    'matlab' => '/usr/local/MATLAB/R2013b',
    'matlab_fixedpoint' => 1,
    'mdlHandle' => 76203.0595703125,
    'mdlPath' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2.mdl',
    'modelDiagnostics' => [
      {
        'count' => 4297,
        'isMask' => 0,
        'type' => 'testing2 Total blocks',
      },
      {
        'count' => 1,
        'isMask' => 0,
        'type' => 'Bias',
      },
      {
        'count' => 10,
        'isMask' => 0,
        'type' => 'Constant',
      },
      {
        'count' => 16,
        'isMask' => 0,
        'type' => 'Delay',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 14,
        'isMask' => 0,
        'type' => 'From',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'Gain',
      },
      {
        'count' => 9,
        'isMask' => 0,
        'type' => 'Goto',
      },
      {
        'count' => 1060,
        'isMask' => 0,
        'type' => 'Inport',
      },
      {
        'count' => 1005,
        'isMask' => 0,
        'type' => 'Outport',
      },
      {
        'count' => 1,
        'isMask' => 0,
        'type' => 'RandomNumber',
      },
      {
        'count' => 1825,
        'isMask' => 0,
        'type' => 'S-Function',
      },
      {
        'count' => 303,
        'isMask' => 0,
        'type' => 'SubSystem',
      },
      {
        'count' => 49,
        'isMask' => 0,
        'type' => 'Terminator',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Band-Limited White Noise.',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'Downsample',
      },
      {
        'count' => 267,
        'isMask' => 1,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 28,
        'isMask' => 1,
        'type' => 'Xilinx Arithmetic Relational Operator Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Assert Block',
      },
      {
        'count' => 3,
        'isMask' => 1,
        'type' => 'Xilinx Binary Shift Operator Block',
      },
      {
        'count' => 116,
        'isMask' => 1,
        'type' => 'Xilinx Bit Slice Extractor Block',
      },
      {
        'count' => 41,
        'isMask' => 1,
        'type' => 'Xilinx Bus Concatenator Block',
      },
      {
        'count' => 84,
        'isMask' => 1,
        'type' => 'Xilinx Bus Multiplexer Block',
      },
      {
        'count' => 240,
        'isMask' => 1,
        'type' => 'Xilinx Constant Block Block',
      },
      {
        'count' => 30,
        'isMask' => 1,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 109,
        'isMask' => 1,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Xilinx Disregard Subsystem For Generation Block',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'Xilinx Dual Port Random Access Memory Block',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'Xilinx FDATool Interface Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx FIR Compiler 5.0 Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Fast Fourier Transform 7.1 Block',
      },
      {
        'count' => 46,
        'isMask' => 1,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 21,
        'isMask' => 1,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Input Scaler Block',
      },
      {
        'count' => 28,
        'isMask' => 1,
        'type' => 'Xilinx Inverter Block',
      },
      {
        'count' => 26,
        'isMask' => 1,
        'type' => 'Xilinx Logical Block Block',
      },
      {
        'count' => 230,
        'isMask' => 1,
        'type' => 'Xilinx Multiplier Block',
      },
      {
        'count' => 303,
        'isMask' => 1,
        'type' => 'Xilinx Register Block',
      },
      {
        'count' => 8,
        'isMask' => 1,
        'type' => 'Xilinx Single Port Random Access Memory Block',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'Xilinx Single Port Read-Only Memory Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 53,
        'isMask' => 1,
        'type' => 'Xilinx Type Converter Block',
      },
      {
        'count' => 144,
        'isMask' => 1,
        'type' => 'Xilinx Type Reinterpreter Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx WaveScope Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'adc5g',
      },
      {
        'count' => 17,
        'isMask' => 1,
        'type' => 'adder_tree',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'barrel_switcher',
      },
      {
        'count' => 9,
        'isMask' => 1,
        'type' => 'bus_create',
      },
      {
        'count' => 8,
        'isMask' => 1,
        'type' => 'bus_expand',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'c_to_ri',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'dec_fir',
      },
      {
        'count' => 3,
        'isMask' => 1,
        'type' => 'delay_bram',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'delay_bram_prog_dp',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'delay_wideband_prog',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'edge_detect',
      },
      {
        'count' => 7,
        'isMask' => 1,
        'type' => 'fir_col',
      },
      {
        'count' => 112,
        'isMask' => 1,
        'type' => 'fir_tap',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'first_tap_real',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'freeze_cntr',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'last_tap_real',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'munge',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'pfb_coeff_gen',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'pfb_fir_real',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'pfb_tap_real',
      },
      {
        'count' => 23,
        'isMask' => 1,
        'type' => 'pipeline',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'power',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'ri_to_c',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'snapshot',
      },
      {
        'count' => 10,
        'isMask' => 1,
        'type' => 'swreg',
      },
      {
        'count' => 3,
        'isMask' => 1,
        'type' => 'sync_delay',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'sync_gen',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'xsg core config',
      },
    ],
    'model_globals_initialized' => 1,
    'model_path' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2.mdl',
    'myxilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_config' => {
      'include_cf' => 0,
      'include_clockwrapper' => 1,
    },
    'ngc_files' => [
      'xlpersistentdff.ngc',
    ],
    'num_sim_cycles' => 10,
    'package' => 'ff1759',
    'part' => 'xc6vsx475t',
    'partFamily' => 'virtex6',
    'port_data_types_enabled' => 1,
    'preserve_hierarchy' => 0,
    'proj_type' => 'Project Navigator',
    'run_coregen' => 0,
    'sample_time_colors_enabled' => 0,
    'sampletimecolors' => 0,
    'sdcFile' => 'testing2_cw.sdc',
    'sg_version' => '',
    'simulation_island_subsystem_handle' => 76203.0595703125,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0,
    'simulink_debugger_running' => 0,
    'simulink_period' => 1,
    'speed' => -1,
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'sysclk_period' => 7.4074,
    'sysgen' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenRoot' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'base_system_period_hardware' => 7.4074,
      'base_system_period_simulink' => 1,
      'block_icon_display' => 'Default',
      'ce_clr' => 0,
      'clock_loc' => 'd7hack',
      'clock_wrapper' => 'Clock Enables',
      'compilation' => 'NGC Netlist',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'NGC Netlist',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1,
      'coregen_part_family' => 'virtex6',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1,
      'dcm_input_clock_period' => 100,
      'deprecated_control' => 'off',
      'directory' => './testing2/sysgen',
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'master_sysgen_token_handle' => 76204.0593261719,
      'ngc_config' => {
        'include_cf' => 0,
        'include_clockwrapper' => 1,
      },
      'package' => 'ff1759',
      'part' => 'xc6vsx475t',
      'preserve_hierarchy' => 0,
      'proj_type' => 'Project Navigator',
      'simulation_island_subsystem_handle' => 76203.0595703125,
      'simulink_period' => 1,
      'speed' => -1,
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'sysclk_period' => 7.4074,
      'testbench' => 0,
      'trim_vbits' => 1,
      'xilinx_device' => 'xc6vsx475t-1ff1759',
      'xilinxfamily' => 'virtex6',
    },
    'sysgen_Root' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 7.4074,
    'tempdir' => '/tmp',
    'testbench' => 0,
    'tmpDir' => '/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_dec4/testing2/sysgen/sysgen',
    'trim_vbits' => 1,
    'ucfFile' => 'testing2_cw.ucf',
    'use_strict_names' => 1,
    'user_tips_enabled' => 0,
    'usertemp' => '/tmp/sysgentmp-root',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '357.074000 ns',
    'xcfFile' => 'testing2_cw.xcf',
    'xdcFile' => 'testing2_cw.xdc',
    'xilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'xilinx_device' => 'xc6vsx475t-1ff1759',
    'xilinx_family' => 'virtex6',
    'xilinx_package' => 'ff1759',
    'xilinx_part' => 'xc6vsx475t',
    'xilinxdevice' => 'xc6vsx475t-1ff1759',
    'xilinxfamily' => 'virtex6',
    'xilinxpart' => 'xc6vsx475t',
  },
  'entityName' => '',
  'nets' => {
    '.clk' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.testing2_4narrow_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_adc0_delay_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_adcsnap0_bram_data_out' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    '.testing2_adcsnap0_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_adcsnap0_trig_offset_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_asiaa_adc5g0_sync' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.testing2_asiaa_adc5g0_user_data_i0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_i1' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_i2' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_i3' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_i4' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_i5' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_i6' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_i7' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_q0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_q1' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_q2' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_q3' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_q4' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_q5' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_q6' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_asiaa_adc5g0_user_data_q7' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.testing2_cnt_rst_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_fft_out1_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_fft_out_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_get_data_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_pfb_out_data_out' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    '.testing2_snap_trig_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_sync_gen_sync_period_sel_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_sync_gen_sync_period_var_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.testing2_sync_gen_sync_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.testing2_4narrow_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.testing2_4narrow_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.testing2_4narrow_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.testing2_adcsnap0_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.testing2_adcsnap0_bram_data_in' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'sysgen_dut.testing2_adcsnap0_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.testing2_adcsnap0_status_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.testing2_fft_out1_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.testing2_fft_out1_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.testing2_fft_out1_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.testing2_fft_out_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.testing2_fft_out_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.testing2_fft_out_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.testing2_pfb_out_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.testing2_pfb_out_data_in' => {
      'hdlType' => 'std_logic_vector(63 downto 0)',
      'width' => 64,
    },
    'sysgen_dut.testing2_pfb_out_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
  },
  'subblocks' => {
    'sysgen_dut' => {
      'connections' => {
        'clk' => '.clk',
        'testing2_4narrow_addr' => 'sysgen_dut.testing2_4narrow_addr',
        'testing2_4narrow_data_in' => 'sysgen_dut.testing2_4narrow_data_in',
        'testing2_4narrow_data_out' => '.testing2_4narrow_data_out',
        'testing2_4narrow_we' => 'sysgen_dut.testing2_4narrow_we',
        'testing2_adc0_delay_user_data_out' => '.testing2_adc0_delay_user_data_out',
        'testing2_adcsnap0_bram_addr' => 'sysgen_dut.testing2_adcsnap0_bram_addr',
        'testing2_adcsnap0_bram_data_in' => 'sysgen_dut.testing2_adcsnap0_bram_data_in',
        'testing2_adcsnap0_bram_data_out' => '.testing2_adcsnap0_bram_data_out',
        'testing2_adcsnap0_bram_we' => 'sysgen_dut.testing2_adcsnap0_bram_we',
        'testing2_adcsnap0_ctrl_user_data_out' => '.testing2_adcsnap0_ctrl_user_data_out',
        'testing2_adcsnap0_status_user_data_in' => 'sysgen_dut.testing2_adcsnap0_status_user_data_in',
        'testing2_adcsnap0_trig_offset_user_data_out' => '.testing2_adcsnap0_trig_offset_user_data_out',
        'testing2_asiaa_adc5g0_sync' => '.testing2_asiaa_adc5g0_sync',
        'testing2_asiaa_adc5g0_user_data_i0' => '.testing2_asiaa_adc5g0_user_data_i0',
        'testing2_asiaa_adc5g0_user_data_i1' => '.testing2_asiaa_adc5g0_user_data_i1',
        'testing2_asiaa_adc5g0_user_data_i2' => '.testing2_asiaa_adc5g0_user_data_i2',
        'testing2_asiaa_adc5g0_user_data_i3' => '.testing2_asiaa_adc5g0_user_data_i3',
        'testing2_asiaa_adc5g0_user_data_i4' => '.testing2_asiaa_adc5g0_user_data_i4',
        'testing2_asiaa_adc5g0_user_data_i5' => '.testing2_asiaa_adc5g0_user_data_i5',
        'testing2_asiaa_adc5g0_user_data_i6' => '.testing2_asiaa_adc5g0_user_data_i6',
        'testing2_asiaa_adc5g0_user_data_i7' => '.testing2_asiaa_adc5g0_user_data_i7',
        'testing2_asiaa_adc5g0_user_data_q0' => '.testing2_asiaa_adc5g0_user_data_q0',
        'testing2_asiaa_adc5g0_user_data_q1' => '.testing2_asiaa_adc5g0_user_data_q1',
        'testing2_asiaa_adc5g0_user_data_q2' => '.testing2_asiaa_adc5g0_user_data_q2',
        'testing2_asiaa_adc5g0_user_data_q3' => '.testing2_asiaa_adc5g0_user_data_q3',
        'testing2_asiaa_adc5g0_user_data_q4' => '.testing2_asiaa_adc5g0_user_data_q4',
        'testing2_asiaa_adc5g0_user_data_q5' => '.testing2_asiaa_adc5g0_user_data_q5',
        'testing2_asiaa_adc5g0_user_data_q6' => '.testing2_asiaa_adc5g0_user_data_q6',
        'testing2_asiaa_adc5g0_user_data_q7' => '.testing2_asiaa_adc5g0_user_data_q7',
        'testing2_cnt_rst_user_data_out' => '.testing2_cnt_rst_user_data_out',
        'testing2_fft_out1_addr' => 'sysgen_dut.testing2_fft_out1_addr',
        'testing2_fft_out1_data_in' => 'sysgen_dut.testing2_fft_out1_data_in',
        'testing2_fft_out1_data_out' => '.testing2_fft_out1_data_out',
        'testing2_fft_out1_we' => 'sysgen_dut.testing2_fft_out1_we',
        'testing2_fft_out_addr' => 'sysgen_dut.testing2_fft_out_addr',
        'testing2_fft_out_data_in' => 'sysgen_dut.testing2_fft_out_data_in',
        'testing2_fft_out_data_out' => '.testing2_fft_out_data_out',
        'testing2_fft_out_we' => 'sysgen_dut.testing2_fft_out_we',
        'testing2_get_data_user_data_out' => '.testing2_get_data_user_data_out',
        'testing2_pfb_out_addr' => 'sysgen_dut.testing2_pfb_out_addr',
        'testing2_pfb_out_data_in' => 'sysgen_dut.testing2_pfb_out_data_in',
        'testing2_pfb_out_data_out' => '.testing2_pfb_out_data_out',
        'testing2_pfb_out_we' => 'sysgen_dut.testing2_pfb_out_we',
        'testing2_snap_trig_user_data_out' => '.testing2_snap_trig_user_data_out',
        'testing2_sync_gen_sync_period_sel_user_data_out' => '.testing2_sync_gen_sync_period_sel_user_data_out',
        'testing2_sync_gen_sync_period_var_user_data_out' => '.testing2_sync_gen_sync_period_var_user_data_out',
        'testing2_sync_gen_sync_user_data_out' => '.testing2_sync_gen_sync_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlArchAttributes' => [
          ],
          'hdlEntityAttributes' => [
          ],
          'isClkWrapper' => 1,
        },
        'connections' => {
          'clk' => 'clkNet',
          'testing2_4narrow_addr' => 'testing2_4narrow_addr_net',
          'testing2_4narrow_data_in' => 'testing2_4narrow_data_in_net',
          'testing2_4narrow_data_out' => 'testing2_4narrow_data_out_net',
          'testing2_4narrow_we' => 'testing2_4narrow_we_net',
          'testing2_adc0_delay_user_data_out' => 'testing2_adc0_delay_user_data_out_net',
          'testing2_adcsnap0_bram_addr' => 'testing2_adcsnap0_bram_addr_net',
          'testing2_adcsnap0_bram_data_in' => 'testing2_adcsnap0_bram_data_in_net',
          'testing2_adcsnap0_bram_data_out' => 'testing2_adcsnap0_bram_data_out_net',
          'testing2_adcsnap0_bram_we' => 'testing2_adcsnap0_bram_we_net',
          'testing2_adcsnap0_ctrl_user_data_out' => 'testing2_adcsnap0_ctrl_user_data_out_net',
          'testing2_adcsnap0_status_user_data_in' => 'testing2_adcsnap0_status_user_data_in_net',
          'testing2_adcsnap0_trig_offset_user_data_out' => 'testing2_adcsnap0_trig_offset_user_data_out_net',
          'testing2_asiaa_adc5g0_sync' => 'testing2_asiaa_adc5g0_sync_net',
          'testing2_asiaa_adc5g0_user_data_i0' => 'testing2_asiaa_adc5g0_user_data_i0_net',
          'testing2_asiaa_adc5g0_user_data_i1' => 'testing2_asiaa_adc5g0_user_data_i1_net',
          'testing2_asiaa_adc5g0_user_data_i2' => 'testing2_asiaa_adc5g0_user_data_i2_net',
          'testing2_asiaa_adc5g0_user_data_i3' => 'testing2_asiaa_adc5g0_user_data_i3_net',
          'testing2_asiaa_adc5g0_user_data_i4' => 'testing2_asiaa_adc5g0_user_data_i4_net',
          'testing2_asiaa_adc5g0_user_data_i5' => 'testing2_asiaa_adc5g0_user_data_i5_net',
          'testing2_asiaa_adc5g0_user_data_i6' => 'testing2_asiaa_adc5g0_user_data_i6_net',
          'testing2_asiaa_adc5g0_user_data_i7' => 'testing2_asiaa_adc5g0_user_data_i7_net',
          'testing2_asiaa_adc5g0_user_data_q0' => 'testing2_asiaa_adc5g0_user_data_q0_net',
          'testing2_asiaa_adc5g0_user_data_q1' => 'testing2_asiaa_adc5g0_user_data_q1_net',
          'testing2_asiaa_adc5g0_user_data_q2' => 'testing2_asiaa_adc5g0_user_data_q2_net',
          'testing2_asiaa_adc5g0_user_data_q3' => 'testing2_asiaa_adc5g0_user_data_q3_net',
          'testing2_asiaa_adc5g0_user_data_q4' => 'testing2_asiaa_adc5g0_user_data_q4_net',
          'testing2_asiaa_adc5g0_user_data_q5' => 'testing2_asiaa_adc5g0_user_data_q5_net',
          'testing2_asiaa_adc5g0_user_data_q6' => 'testing2_asiaa_adc5g0_user_data_q6_net',
          'testing2_asiaa_adc5g0_user_data_q7' => 'testing2_asiaa_adc5g0_user_data_q7_net',
          'testing2_cnt_rst_user_data_out' => 'testing2_cnt_rst_user_data_out_net',
          'testing2_fft_out1_addr' => 'testing2_fft_out1_addr_net',
          'testing2_fft_out1_data_in' => 'testing2_fft_out1_data_in_net',
          'testing2_fft_out1_data_out' => 'testing2_fft_out1_data_out_net',
          'testing2_fft_out1_we' => 'testing2_fft_out1_we_net',
          'testing2_fft_out_addr' => 'testing2_fft_out_addr_net',
          'testing2_fft_out_data_in' => 'testing2_fft_out_data_in_net',
          'testing2_fft_out_data_out' => 'testing2_fft_out_data_out_net',
          'testing2_fft_out_we' => 'testing2_fft_out_we_net',
          'testing2_get_data_user_data_out' => 'testing2_get_data_user_data_out_net',
          'testing2_pfb_out_addr' => 'testing2_pfb_out_addr_net',
          'testing2_pfb_out_data_in' => 'testing2_pfb_out_data_in_net',
          'testing2_pfb_out_data_out' => 'testing2_pfb_out_data_out_net',
          'testing2_pfb_out_we' => 'testing2_pfb_out_we_net',
          'testing2_snap_trig_user_data_out' => 'testing2_snap_trig_user_data_out_net',
          'testing2_sync_gen_sync_period_sel_user_data_out' => 'testing2_sync_gen_sync_period_sel_user_data_out_net',
          'testing2_sync_gen_sync_period_var_user_data_out' => 'testing2_sync_gen_sync_period_var_user_data_out_net',
          'testing2_sync_gen_sync_user_data_out' => 'testing2_sync_gen_sync_user_data_out_net',
        },
        'entityName' => 'testing2_cw',
        'nets' => {
          'ce_1_sg_x233' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clkNet' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1_sg_x233' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'persistentdff_inst_q' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'syn_keep',
                  'boolean',
                  'true',
                ],
                [
                  'keep',
                  'boolean',
                  'true',
                ],
                [
                  'preserve_signal',
                  'boolean',
                  'true',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_4narrow_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_4narrow_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_4narrow_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_4narrow_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_adc0_delay_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_adcsnap0_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_adcsnap0_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'testing2_adcsnap0_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'testing2_adcsnap0_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_adcsnap0_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_adcsnap0_status_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_adcsnap0_trig_offset_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_asiaa_adc5g0_sync_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_asiaa_adc5g0_user_data_i0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i4_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i5_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i6_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i7_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q4_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q5_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q6_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q7_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_cnt_rst_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out1_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_fft_out1_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out1_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out1_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_fft_out_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_fft_out_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_get_data_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_pfb_out_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_pfb_out_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'testing2_pfb_out_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'testing2_pfb_out_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_snap_trig_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_sync_gen_sync_period_sel_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_sync_gen_sync_period_var_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_sync_gen_sync_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
        'ports' => {
          'ce' => {
            'attributes' => {
              'defaultHdlValue' => '\'1\'',
              'domain' => 'default',
              'group' => 0,
              'isCe' => 1,
              'period' => 1,
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 0,
              'iobMap' => [
                'd7hack',
              ],
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_4narrow_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_4narrow_testing2_4narrow_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/4narrow/testing2_4narrow_addr/testing2_4narrow_addr',
              'source_block' => 'testing2/4narrow/testing2_4narrow_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_4narrow_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_4narrow_testing2_4narrow_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/4narrow/testing2_4narrow_data_in/testing2_4narrow_data_in',
              'source_block' => 'testing2/4narrow/testing2_4narrow_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_4narrow_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_4narrow_testing2_4narrow_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_4narrow_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_4narrow_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_4narrow_testing2_4narrow_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/4narrow/testing2_4narrow_we/testing2_4narrow_we',
              'source_block' => 'testing2/4narrow/testing2_4narrow_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_adc0_delay_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adc0_delay_testing2_adc0_delay_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adc0_delay/testing2_adc0_delay_user_data_out/testing2_adc0_delay_user_data_out',
              'source_block' => 'testing2/adc0_delay/testing2_adc0_delay_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_adcsnap0_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_addr/testing2_adcsnap0_bram_addr',
              'source_block' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_adcsnap0_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_data_in/testing2_adcsnap0_bram_data_in',
              'source_block' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'testing2_adcsnap0_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_adcsnap0_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'testing2_adcsnap0_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_we/testing2_adcsnap0_bram_we',
              'source_block' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_adcsnap0_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_ctrl_testing2_adcsnap0_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/ctrl/testing2_adcsnap0_ctrl_user_data_out/testing2_adcsnap0_ctrl_user_data_out',
              'source_block' => 'testing2/adcsnap0/ctrl/testing2_adcsnap0_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_adcsnap0_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_status_testing2_adcsnap0_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/status/testing2_adcsnap0_status_user_data_in/testing2_adcsnap0_status_user_data_in',
              'source_block' => 'testing2/adcsnap0/status/testing2_adcsnap0_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_adcsnap0_trig_offset_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_trig_offset_testing2_adcsnap0_trig_offset_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/trig_offset/testing2_adcsnap0_trig_offset_user_data_out/testing2_adcsnap0_trig_offset_user_data_out',
              'source_block' => 'testing2/adcsnap0/trig_offset/testing2_adcsnap0_trig_offset_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_asiaa_adc5g0_sync' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_sync.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_asiaa_adc5g0_sync',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_asiaa_adc5g0_user_data_i0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i0/testing2_asiaa_adc5g0_user_data_i0',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i1/testing2_asiaa_adc5g0_user_data_i1',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i2/testing2_asiaa_adc5g0_user_data_i2',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i3/testing2_asiaa_adc5g0_user_data_i3',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i4/testing2_asiaa_adc5g0_user_data_i4',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i4',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i5/testing2_asiaa_adc5g0_user_data_i5',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i5',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i6/testing2_asiaa_adc5g0_user_data_i6',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i6',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_i7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i7/testing2_asiaa_adc5g0_user_data_i7',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i7',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q0/testing2_asiaa_adc5g0_user_data_q0',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q1/testing2_asiaa_adc5g0_user_data_q1',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q2/testing2_asiaa_adc5g0_user_data_q2',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q3/testing2_asiaa_adc5g0_user_data_q3',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q4/testing2_asiaa_adc5g0_user_data_q4',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q4',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q5/testing2_asiaa_adc5g0_user_data_q5',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q5',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q6/testing2_asiaa_adc5g0_user_data_q6',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q6',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_asiaa_adc5g0_user_data_q7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q7/testing2_asiaa_adc5g0_user_data_q7',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q7',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'testing2_cnt_rst_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_cnt_rst_testing2_cnt_rst_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/cnt_rst/testing2_cnt_rst_user_data_out/testing2_cnt_rst_user_data_out',
              'source_block' => 'testing2/cnt_rst/testing2_cnt_rst_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out1_testing2_fft_out1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out1/testing2_fft_out1_addr/testing2_fft_out1_addr',
              'source_block' => 'testing2/fft_out1/testing2_fft_out1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_fft_out1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out1_testing2_fft_out1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out1/testing2_fft_out1_data_in/testing2_fft_out1_data_in',
              'source_block' => 'testing2/fft_out1/testing2_fft_out1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out1_testing2_fft_out1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_fft_out1_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out1_testing2_fft_out1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out1/testing2_fft_out1_we/testing2_fft_out1_we',
              'source_block' => 'testing2/fft_out1/testing2_fft_out1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_fft_out_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out_testing2_fft_out_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out/testing2_fft_out_addr/testing2_fft_out_addr',
              'source_block' => 'testing2/fft_out/testing2_fft_out_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_fft_out_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out_testing2_fft_out_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out/testing2_fft_out_data_in/testing2_fft_out_data_in',
              'source_block' => 'testing2/fft_out/testing2_fft_out_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out_testing2_fft_out_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_fft_out_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_fft_out_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out_testing2_fft_out_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out/testing2_fft_out_we/testing2_fft_out_we',
              'source_block' => 'testing2/fft_out/testing2_fft_out_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_get_data_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_get_data_testing2_get_data_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/get_data/testing2_get_data_user_data_out/testing2_get_data_user_data_out',
              'source_block' => 'testing2/get_data/testing2_get_data_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_pfb_out_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_pfb_out_testing2_pfb_out_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/pfb_out/testing2_pfb_out_addr/testing2_pfb_out_addr',
              'source_block' => 'testing2/pfb_out/testing2_pfb_out_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'testing2_pfb_out_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_pfb_out_testing2_pfb_out_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/pfb_out/testing2_pfb_out_data_in/testing2_pfb_out_data_in',
              'source_block' => 'testing2/pfb_out/testing2_pfb_out_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'testing2_pfb_out_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_pfb_out_testing2_pfb_out_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_pfb_out_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
          'testing2_pfb_out_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_pfb_out_testing2_pfb_out_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/pfb_out/testing2_pfb_out_we/testing2_pfb_out_we',
              'source_block' => 'testing2/pfb_out/testing2_pfb_out_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'testing2_snap_trig_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_snap_trig_testing2_snap_trig_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/snap_trig/testing2_snap_trig_user_data_out/testing2_snap_trig_user_data_out',
              'source_block' => 'testing2/snap_trig/testing2_snap_trig_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_sync_gen_sync_period_sel_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_sync_gen_sync_period_sel_testing2_sync_gen_sync_period_sel_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/sync_gen/sync_period_sel/testing2_sync_gen_sync_period_sel_user_data_out/testing2_sync_gen_sync_period_sel_user_data_out',
              'source_block' => 'testing2/sync_gen/sync_period_sel/testing2_sync_gen_sync_period_sel_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_sync_gen_sync_period_var_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_sync_gen_sync_period_var_testing2_sync_gen_sync_period_var_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/sync_gen/sync_period_var/testing2_sync_gen_sync_period_var_user_data_out/testing2_sync_gen_sync_period_var_user_data_out',
              'source_block' => 'testing2/sync_gen/sync_period_var/testing2_sync_gen_sync_period_var_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'testing2_sync_gen_sync_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_sync_gen_sync_testing2_sync_gen_sync_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/sync_gen/sync/testing2_sync_gen_sync_user_data_out/testing2_sync_gen_sync_user_data_out',
              'source_block' => 'testing2/sync_gen/sync/testing2_sync_gen_sync_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
        'subblocks' => {
          'default_clock_driver_testing2_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x233',
              'clk_1' => 'clk_1_sg_x233',
              'sysce' => [
                'constant',
                '\'1\'',
              ],
              'sysce_clr' => [
                'constant',
                '\'0\'',
              ],
              'sysclk' => 'clkNet',
            },
            'entity' => {
              'attributes' => {
                'domain' => 'default',
                'hdlArchAttributes' => [
                  [
                    'syn_noprune',
                    'boolean',
                    'true',
                  ],
                  [
                    'optimize_primitives',
                    'boolean',
                    'false',
                  ],
                  [
                    'dont_touch',
                    'boolean',
                    'true',
                  ],
                ],
                'hdlEntityAttributes' => [
                ],
                'isClkDriver' => 1,
              },
              'entityName' => 'default_clock_driver_testing2',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce' => {
                  'attributes' => {
                    'group' => 0,
                    'isCe' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce_clr' => {
                  'attributes' => {
                    'group' => 0,
                    'isClr' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysclk' => {
                  'attributes' => {
                    'group' => 0,
                    'isClk' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'default_clock_driver_testing2',
          },
          'persistentdff_inst' => {
            'connections' => {
              'clk' => 'clkNet',
              'd' => 'persistentdff_inst_q',
              'q' => 'persistentdff_inst_q',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlCompAttributes' => [
                  [
                    'syn_black_box',
                    'boolean',
                    'true',
                  ],
                  [
                    'box_type',
                    'string',
                    '"black_box"',
                  ],
                ],
                'is_persistent_dff' => 1,
                'needsComponentDeclaration' => 1,
              },
              'entityName' => 'xlpersistentdff',
              'ports' => {
                'clk' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'd' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'q' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'xlpersistentdff',
          },
          'testing2_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x233',
              'clk_1' => 'clk_1_sg_x233',
              'testing2_4narrow_addr' => 'testing2_4narrow_addr_net',
              'testing2_4narrow_data_in' => 'testing2_4narrow_data_in_net',
              'testing2_4narrow_data_out' => 'testing2_4narrow_data_out_net',
              'testing2_4narrow_we' => 'testing2_4narrow_we_net',
              'testing2_adc0_delay_user_data_out' => 'testing2_adc0_delay_user_data_out_net',
              'testing2_adcsnap0_bram_addr' => 'testing2_adcsnap0_bram_addr_net',
              'testing2_adcsnap0_bram_data_in' => 'testing2_adcsnap0_bram_data_in_net',
              'testing2_adcsnap0_bram_data_out' => 'testing2_adcsnap0_bram_data_out_net',
              'testing2_adcsnap0_bram_we' => 'testing2_adcsnap0_bram_we_net',
              'testing2_adcsnap0_ctrl_user_data_out' => 'testing2_adcsnap0_ctrl_user_data_out_net',
              'testing2_adcsnap0_status_user_data_in' => 'testing2_adcsnap0_status_user_data_in_net',
              'testing2_adcsnap0_trig_offset_user_data_out' => 'testing2_adcsnap0_trig_offset_user_data_out_net',
              'testing2_asiaa_adc5g0_sync' => 'testing2_asiaa_adc5g0_sync_net',
              'testing2_asiaa_adc5g0_user_data_i0' => 'testing2_asiaa_adc5g0_user_data_i0_net',
              'testing2_asiaa_adc5g0_user_data_i1' => 'testing2_asiaa_adc5g0_user_data_i1_net',
              'testing2_asiaa_adc5g0_user_data_i2' => 'testing2_asiaa_adc5g0_user_data_i2_net',
              'testing2_asiaa_adc5g0_user_data_i3' => 'testing2_asiaa_adc5g0_user_data_i3_net',
              'testing2_asiaa_adc5g0_user_data_i4' => 'testing2_asiaa_adc5g0_user_data_i4_net',
              'testing2_asiaa_adc5g0_user_data_i5' => 'testing2_asiaa_adc5g0_user_data_i5_net',
              'testing2_asiaa_adc5g0_user_data_i6' => 'testing2_asiaa_adc5g0_user_data_i6_net',
              'testing2_asiaa_adc5g0_user_data_i7' => 'testing2_asiaa_adc5g0_user_data_i7_net',
              'testing2_asiaa_adc5g0_user_data_q0' => 'testing2_asiaa_adc5g0_user_data_q0_net',
              'testing2_asiaa_adc5g0_user_data_q1' => 'testing2_asiaa_adc5g0_user_data_q1_net',
              'testing2_asiaa_adc5g0_user_data_q2' => 'testing2_asiaa_adc5g0_user_data_q2_net',
              'testing2_asiaa_adc5g0_user_data_q3' => 'testing2_asiaa_adc5g0_user_data_q3_net',
              'testing2_asiaa_adc5g0_user_data_q4' => 'testing2_asiaa_adc5g0_user_data_q4_net',
              'testing2_asiaa_adc5g0_user_data_q5' => 'testing2_asiaa_adc5g0_user_data_q5_net',
              'testing2_asiaa_adc5g0_user_data_q6' => 'testing2_asiaa_adc5g0_user_data_q6_net',
              'testing2_asiaa_adc5g0_user_data_q7' => 'testing2_asiaa_adc5g0_user_data_q7_net',
              'testing2_cnt_rst_user_data_out' => 'testing2_cnt_rst_user_data_out_net',
              'testing2_fft_out1_addr' => 'testing2_fft_out1_addr_net',
              'testing2_fft_out1_data_in' => 'testing2_fft_out1_data_in_net',
              'testing2_fft_out1_data_out' => 'testing2_fft_out1_data_out_net',
              'testing2_fft_out1_we' => 'testing2_fft_out1_we_net',
              'testing2_fft_out_addr' => 'testing2_fft_out_addr_net',
              'testing2_fft_out_data_in' => 'testing2_fft_out_data_in_net',
              'testing2_fft_out_data_out' => 'testing2_fft_out_data_out_net',
              'testing2_fft_out_we' => 'testing2_fft_out_we_net',
              'testing2_get_data_user_data_out' => 'testing2_get_data_user_data_out_net',
              'testing2_pfb_out_addr' => 'testing2_pfb_out_addr_net',
              'testing2_pfb_out_data_in' => 'testing2_pfb_out_data_in_net',
              'testing2_pfb_out_data_out' => 'testing2_pfb_out_data_out_net',
              'testing2_pfb_out_we' => 'testing2_pfb_out_we_net',
              'testing2_snap_trig_user_data_out' => 'testing2_snap_trig_user_data_out_net',
              'testing2_sync_gen_sync_period_sel_user_data_out' => 'testing2_sync_gen_sync_period_sel_user_data_out_net',
              'testing2_sync_gen_sync_period_var_user_data_out' => 'testing2_sync_gen_sync_period_var_user_data_out_net',
              'testing2_sync_gen_sync_user_data_out' => 'testing2_sync_gen_sync_user_data_out_net',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlKind' => 'vhdl',
                'isDesign' => 1,
                'simulinkName' => 'testing2',
              },
              'entityName' => 'testing2',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'testing2_4narrow_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_4narrow_testing2_4narrow_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'testing2/testing2_4narrow_addr',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'testing2_4narrow_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_4narrow_testing2_4narrow_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'testing2/testing2_4narrow_data_in',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_4narrow_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_4narrow_testing2_4narrow_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'testing2_4narrow_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_4narrow_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_4narrow_testing2_4narrow_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'testing2/testing2_4narrow_we',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'testing2_adc0_delay_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_adc0_delay_testing2_adc0_delay_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'testing2/testing2_adc0_delay_user_data_out',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_adcsnap0_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'testing2/testing2_adcsnap0_bram_addr',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'testing2_adcsnap0_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'testing2/testing2_adcsnap0_bram_data_in',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'testing2_adcsnap0_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'testing2_adcsnap0_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_128_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(127 downto 0)',
                  'width' => 128,
                },
                'testing2_adcsnap0_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'testing2/testing2_adcsnap0_bram_we',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'testing2_adcsnap0_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_adcsnap0_ctrl_testing2_adcsnap0_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'testing2/testing2_adcsnap0_ctrl_user_data_out',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_adcsnap0_status_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_adcsnap0_status_testing2_adcsnap0_status_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'testing2/testing2_adcsnap0_status_user_data_in',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_adcsnap0_trig_offset_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_adcsnap0_trig_offset_testing2_adcsnap0_trig_offset_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'testing2/testing2_adcsnap0_trig_offset_user_data_out',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_asiaa_adc5g0_sync' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_sync.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'testing2_asiaa_adc5g0_sync',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'testing2_asiaa_adc5g0_user_data_i0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_i0',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_i1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_i1',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_i2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_i2',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_i3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_i3',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_i4' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i4.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_i4',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_i5' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i5.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_i5',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_i6' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i6.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_i6',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_i7' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i7.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_i7',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_q0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 11,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_q0',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_q1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 12,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_q1',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_q2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 13,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_q2',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_q3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 14,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_q3',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_q4' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q4.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 15,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_q4',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_q5' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q5.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 16,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_q5',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_q6' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q6.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 17,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_q6',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_asiaa_adc5g0_user_data_q7' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q7.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 18,
                    'simulinkName' => 'testing2/testing2_asiaa_adc5g0_user_data_q7',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'testing2_cnt_rst_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_cnt_rst_testing2_cnt_rst_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 19,
                    'simulinkName' => 'testing2/testing2_cnt_rst_user_data_out',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_fft_out1_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_fft_out1_testing2_fft_out1_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'testing2/testing2_fft_out1_addr',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'testing2_fft_out1_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_fft_out1_testing2_fft_out1_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 11,
                    'simulinkName' => 'testing2/testing2_fft_out1_data_in',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_fft_out1_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_fft_out1_testing2_fft_out1_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'testing2_fft_out1_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_fft_out1_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_fft_out1_testing2_fft_out1_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 12,
                    'simulinkName' => 'testing2/testing2_fft_out1_we',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'testing2_fft_out_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_fft_out_testing2_fft_out_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'testing2/testing2_fft_out_addr',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'testing2_fft_out_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_fft_out_testing2_fft_out_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'testing2/testing2_fft_out_data_in',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_fft_out_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_fft_out_testing2_fft_out_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'testing2_fft_out_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_fft_out_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_fft_out_testing2_fft_out_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'testing2/testing2_fft_out_we',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'testing2_get_data_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_get_data_testing2_get_data_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 20,
                    'simulinkName' => 'testing2/testing2_get_data_user_data_out',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_pfb_out_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_pfb_out_testing2_pfb_out_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 13,
                    'simulinkName' => 'testing2/testing2_pfb_out_addr',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'testing2_pfb_out_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_pfb_out_testing2_pfb_out_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 14,
                    'simulinkName' => 'testing2/testing2_pfb_out_data_in',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'testing2_pfb_out_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_pfb_out_testing2_pfb_out_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'testing2_pfb_out_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_64_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(63 downto 0)',
                  'width' => 64,
                },
                'testing2_pfb_out_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_pfb_out_testing2_pfb_out_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 15,
                    'simulinkName' => 'testing2/testing2_pfb_out_we',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'testing2_snap_trig_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_snap_trig_testing2_snap_trig_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 21,
                    'simulinkName' => 'testing2/testing2_snap_trig_user_data_out',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_sync_gen_sync_period_sel_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_sync_gen_sync_period_sel_testing2_sync_gen_sync_period_sel_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 23,
                    'simulinkName' => 'testing2/testing2_sync_gen_sync_period_sel_user_data_out',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_sync_gen_sync_period_var_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_sync_gen_sync_period_var_testing2_sync_gen_sync_period_var_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 24,
                    'simulinkName' => 'testing2/testing2_sync_gen_sync_period_var_user_data_out',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'testing2_sync_gen_sync_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'testing2_sync_gen_sync_testing2_sync_gen_sync_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 22,
                    'simulinkName' => 'testing2/testing2_sync_gen_sync_user_data_out',
                    'source_block' => 'testing2',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
              },
            },
            'entityName' => 'testing2',
          },
        },
      },
      'entityName' => 'testing2_cw',
    },
    'sysgen_gw_clk' => {
      'connections' => {
        'clk' => '.clk',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isClk' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sysgen_gw_clk',
        'ports' => {
          'clk' => {
            'attributes' => {
              'isClk' => 1,
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sysgen_gw_clk',
    },
    'testing2_4narrow_addr' => {
      'connections' => {
        'testing2_4narrow_addr' => 'sysgen_dut.testing2_4narrow_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_4narrow_addr',
        'ports' => {
          'testing2_4narrow_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_4narrow_testing2_4narrow_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/4narrow/testing2_4narrow_addr/testing2_4narrow_addr',
              'source_block' => 'testing2/4narrow/testing2_4narrow_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'testing2_4narrow_addr',
    },
    'testing2_4narrow_data_in' => {
      'connections' => {
        'testing2_4narrow_data_in' => 'sysgen_dut.testing2_4narrow_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_4narrow_data_in',
        'ports' => {
          'testing2_4narrow_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_4narrow_testing2_4narrow_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/4narrow/testing2_4narrow_data_in/testing2_4narrow_data_in',
              'source_block' => 'testing2/4narrow/testing2_4narrow_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_4narrow_data_in',
    },
    'testing2_4narrow_data_out' => {
      'connections' => {
        'testing2_4narrow_data_out' => '.testing2_4narrow_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_4narrow_data_out',
        'ports' => {
          'testing2_4narrow_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_4narrow_testing2_4narrow_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_4narrow_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_4narrow_data_out',
    },
    'testing2_4narrow_we' => {
      'connections' => {
        'testing2_4narrow_we' => 'sysgen_dut.testing2_4narrow_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_4narrow_we',
        'ports' => {
          'testing2_4narrow_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_4narrow_testing2_4narrow_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/4narrow/testing2_4narrow_we/testing2_4narrow_we',
              'source_block' => 'testing2/4narrow/testing2_4narrow_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing2_4narrow_we',
    },
    'testing2_adc0_delay_user_data_out' => {
      'connections' => {
        'testing2_adc0_delay_user_data_out' => '.testing2_adc0_delay_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_adc0_delay_user_data_out',
        'ports' => {
          'testing2_adc0_delay_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adc0_delay_testing2_adc0_delay_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adc0_delay/testing2_adc0_delay_user_data_out/testing2_adc0_delay_user_data_out',
              'source_block' => 'testing2/adc0_delay/testing2_adc0_delay_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_adc0_delay_user_data_out',
    },
    'testing2_adcsnap0_bram_addr' => {
      'connections' => {
        'testing2_adcsnap0_bram_addr' => 'sysgen_dut.testing2_adcsnap0_bram_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_adcsnap0_bram_addr',
        'ports' => {
          'testing2_adcsnap0_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_addr/testing2_adcsnap0_bram_addr',
              'source_block' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'testing2_adcsnap0_bram_addr',
    },
    'testing2_adcsnap0_bram_data_in' => {
      'connections' => {
        'testing2_adcsnap0_bram_data_in' => 'sysgen_dut.testing2_adcsnap0_bram_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_adcsnap0_bram_data_in',
        'ports' => {
          'testing2_adcsnap0_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_data_in/testing2_adcsnap0_bram_data_in',
              'source_block' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'testing2_adcsnap0_bram_data_in',
    },
    'testing2_adcsnap0_bram_data_out' => {
      'connections' => {
        'testing2_adcsnap0_bram_data_out' => '.testing2_adcsnap0_bram_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_adcsnap0_bram_data_out',
        'ports' => {
          'testing2_adcsnap0_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_adcsnap0_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'testing2_adcsnap0_bram_data_out',
    },
    'testing2_adcsnap0_bram_we' => {
      'connections' => {
        'testing2_adcsnap0_bram_we' => 'sysgen_dut.testing2_adcsnap0_bram_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_adcsnap0_bram_we',
        'ports' => {
          'testing2_adcsnap0_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_bram_testing2_adcsnap0_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_we/testing2_adcsnap0_bram_we',
              'source_block' => 'testing2/adcsnap0/bram/testing2_adcsnap0_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing2_adcsnap0_bram_we',
    },
    'testing2_adcsnap0_ctrl_user_data_out' => {
      'connections' => {
        'testing2_adcsnap0_ctrl_user_data_out' => '.testing2_adcsnap0_ctrl_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_adcsnap0_ctrl_user_data_out',
        'ports' => {
          'testing2_adcsnap0_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_ctrl_testing2_adcsnap0_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/ctrl/testing2_adcsnap0_ctrl_user_data_out/testing2_adcsnap0_ctrl_user_data_out',
              'source_block' => 'testing2/adcsnap0/ctrl/testing2_adcsnap0_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_adcsnap0_ctrl_user_data_out',
    },
    'testing2_adcsnap0_status_user_data_in' => {
      'connections' => {
        'testing2_adcsnap0_status_user_data_in' => 'sysgen_dut.testing2_adcsnap0_status_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_adcsnap0_status_user_data_in',
        'ports' => {
          'testing2_adcsnap0_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_status_testing2_adcsnap0_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/status/testing2_adcsnap0_status_user_data_in/testing2_adcsnap0_status_user_data_in',
              'source_block' => 'testing2/adcsnap0/status/testing2_adcsnap0_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_adcsnap0_status_user_data_in',
    },
    'testing2_adcsnap0_trig_offset_user_data_out' => {
      'connections' => {
        'testing2_adcsnap0_trig_offset_user_data_out' => '.testing2_adcsnap0_trig_offset_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_adcsnap0_trig_offset_user_data_out',
        'ports' => {
          'testing2_adcsnap0_trig_offset_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_adcsnap0_trig_offset_testing2_adcsnap0_trig_offset_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/adcsnap0/trig_offset/testing2_adcsnap0_trig_offset_user_data_out/testing2_adcsnap0_trig_offset_user_data_out',
              'source_block' => 'testing2/adcsnap0/trig_offset/testing2_adcsnap0_trig_offset_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_adcsnap0_trig_offset_user_data_out',
    },
    'testing2_asiaa_adc5g0_sync' => {
      'connections' => {
        'testing2_asiaa_adc5g0_sync' => '.testing2_asiaa_adc5g0_sync',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_sync',
        'ports' => {
          'testing2_asiaa_adc5g0_sync' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_sync.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_asiaa_adc5g0_sync',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_sync',
    },
    'testing2_asiaa_adc5g0_user_data_i0' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_i0' => '.testing2_asiaa_adc5g0_user_data_i0',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_i0',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_i0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i0/testing2_asiaa_adc5g0_user_data_i0',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_i0',
    },
    'testing2_asiaa_adc5g0_user_data_i1' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_i1' => '.testing2_asiaa_adc5g0_user_data_i1',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_i1',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_i1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i1/testing2_asiaa_adc5g0_user_data_i1',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_i1',
    },
    'testing2_asiaa_adc5g0_user_data_i2' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_i2' => '.testing2_asiaa_adc5g0_user_data_i2',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_i2',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_i2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i2/testing2_asiaa_adc5g0_user_data_i2',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_i2',
    },
    'testing2_asiaa_adc5g0_user_data_i3' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_i3' => '.testing2_asiaa_adc5g0_user_data_i3',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_i3',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_i3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i3/testing2_asiaa_adc5g0_user_data_i3',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_i3',
    },
    'testing2_asiaa_adc5g0_user_data_i4' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_i4' => '.testing2_asiaa_adc5g0_user_data_i4',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_i4',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_i4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i4/testing2_asiaa_adc5g0_user_data_i4',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i4',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_i4',
    },
    'testing2_asiaa_adc5g0_user_data_i5' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_i5' => '.testing2_asiaa_adc5g0_user_data_i5',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_i5',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_i5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i5/testing2_asiaa_adc5g0_user_data_i5',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i5',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_i5',
    },
    'testing2_asiaa_adc5g0_user_data_i6' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_i6' => '.testing2_asiaa_adc5g0_user_data_i6',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_i6',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_i6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i6/testing2_asiaa_adc5g0_user_data_i6',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i6',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_i6',
    },
    'testing2_asiaa_adc5g0_user_data_i7' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_i7' => '.testing2_asiaa_adc5g0_user_data_i7',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_i7',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_i7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_i7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i7/testing2_asiaa_adc5g0_user_data_i7',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_i7',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_i7',
    },
    'testing2_asiaa_adc5g0_user_data_q0' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_q0' => '.testing2_asiaa_adc5g0_user_data_q0',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_q0',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_q0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q0/testing2_asiaa_adc5g0_user_data_q0',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_q0',
    },
    'testing2_asiaa_adc5g0_user_data_q1' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_q1' => '.testing2_asiaa_adc5g0_user_data_q1',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_q1',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_q1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q1/testing2_asiaa_adc5g0_user_data_q1',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_q1',
    },
    'testing2_asiaa_adc5g0_user_data_q2' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_q2' => '.testing2_asiaa_adc5g0_user_data_q2',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_q2',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_q2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q2/testing2_asiaa_adc5g0_user_data_q2',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_q2',
    },
    'testing2_asiaa_adc5g0_user_data_q3' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_q3' => '.testing2_asiaa_adc5g0_user_data_q3',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_q3',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_q3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q3/testing2_asiaa_adc5g0_user_data_q3',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_q3',
    },
    'testing2_asiaa_adc5g0_user_data_q4' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_q4' => '.testing2_asiaa_adc5g0_user_data_q4',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_q4',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_q4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q4/testing2_asiaa_adc5g0_user_data_q4',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q4',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_q4',
    },
    'testing2_asiaa_adc5g0_user_data_q5' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_q5' => '.testing2_asiaa_adc5g0_user_data_q5',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_q5',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_q5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q5/testing2_asiaa_adc5g0_user_data_q5',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q5',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_q5',
    },
    'testing2_asiaa_adc5g0_user_data_q6' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_q6' => '.testing2_asiaa_adc5g0_user_data_q6',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_q6',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_q6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q6/testing2_asiaa_adc5g0_user_data_q6',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q6',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_q6',
    },
    'testing2_asiaa_adc5g0_user_data_q7' => {
      'connections' => {
        'testing2_asiaa_adc5g0_user_data_q7' => '.testing2_asiaa_adc5g0_user_data_q7',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_asiaa_adc5g0_user_data_q7',
        'ports' => {
          'testing2_asiaa_adc5g0_user_data_q7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_asiaa_adc5g0_testing2_asiaa_adc5g0_user_data_q7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q7/testing2_asiaa_adc5g0_user_data_q7',
              'source_block' => 'testing2/asiaa_adc5g0/testing2_asiaa_adc5g0_user_data_q7',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'testing2_asiaa_adc5g0_user_data_q7',
    },
    'testing2_cnt_rst_user_data_out' => {
      'connections' => {
        'testing2_cnt_rst_user_data_out' => '.testing2_cnt_rst_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_cnt_rst_user_data_out',
        'ports' => {
          'testing2_cnt_rst_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_cnt_rst_testing2_cnt_rst_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/cnt_rst/testing2_cnt_rst_user_data_out/testing2_cnt_rst_user_data_out',
              'source_block' => 'testing2/cnt_rst/testing2_cnt_rst_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_cnt_rst_user_data_out',
    },
    'testing2_fft_out1_addr' => {
      'connections' => {
        'testing2_fft_out1_addr' => 'sysgen_dut.testing2_fft_out1_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_fft_out1_addr',
        'ports' => {
          'testing2_fft_out1_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out1_testing2_fft_out1_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out1/testing2_fft_out1_addr/testing2_fft_out1_addr',
              'source_block' => 'testing2/fft_out1/testing2_fft_out1_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'testing2_fft_out1_addr',
    },
    'testing2_fft_out1_data_in' => {
      'connections' => {
        'testing2_fft_out1_data_in' => 'sysgen_dut.testing2_fft_out1_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_fft_out1_data_in',
        'ports' => {
          'testing2_fft_out1_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out1_testing2_fft_out1_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out1/testing2_fft_out1_data_in/testing2_fft_out1_data_in',
              'source_block' => 'testing2/fft_out1/testing2_fft_out1_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_fft_out1_data_in',
    },
    'testing2_fft_out1_data_out' => {
      'connections' => {
        'testing2_fft_out1_data_out' => '.testing2_fft_out1_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_fft_out1_data_out',
        'ports' => {
          'testing2_fft_out1_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out1_testing2_fft_out1_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_fft_out1_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_fft_out1_data_out',
    },
    'testing2_fft_out1_we' => {
      'connections' => {
        'testing2_fft_out1_we' => 'sysgen_dut.testing2_fft_out1_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_fft_out1_we',
        'ports' => {
          'testing2_fft_out1_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out1_testing2_fft_out1_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out1/testing2_fft_out1_we/testing2_fft_out1_we',
              'source_block' => 'testing2/fft_out1/testing2_fft_out1_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing2_fft_out1_we',
    },
    'testing2_fft_out_addr' => {
      'connections' => {
        'testing2_fft_out_addr' => 'sysgen_dut.testing2_fft_out_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_fft_out_addr',
        'ports' => {
          'testing2_fft_out_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out_testing2_fft_out_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out/testing2_fft_out_addr/testing2_fft_out_addr',
              'source_block' => 'testing2/fft_out/testing2_fft_out_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'testing2_fft_out_addr',
    },
    'testing2_fft_out_data_in' => {
      'connections' => {
        'testing2_fft_out_data_in' => 'sysgen_dut.testing2_fft_out_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_fft_out_data_in',
        'ports' => {
          'testing2_fft_out_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out_testing2_fft_out_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out/testing2_fft_out_data_in/testing2_fft_out_data_in',
              'source_block' => 'testing2/fft_out/testing2_fft_out_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_fft_out_data_in',
    },
    'testing2_fft_out_data_out' => {
      'connections' => {
        'testing2_fft_out_data_out' => '.testing2_fft_out_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_fft_out_data_out',
        'ports' => {
          'testing2_fft_out_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out_testing2_fft_out_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_fft_out_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_fft_out_data_out',
    },
    'testing2_fft_out_we' => {
      'connections' => {
        'testing2_fft_out_we' => 'sysgen_dut.testing2_fft_out_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_fft_out_we',
        'ports' => {
          'testing2_fft_out_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_fft_out_testing2_fft_out_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/fft_out/testing2_fft_out_we/testing2_fft_out_we',
              'source_block' => 'testing2/fft_out/testing2_fft_out_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing2_fft_out_we',
    },
    'testing2_get_data_user_data_out' => {
      'connections' => {
        'testing2_get_data_user_data_out' => '.testing2_get_data_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_get_data_user_data_out',
        'ports' => {
          'testing2_get_data_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_get_data_testing2_get_data_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/get_data/testing2_get_data_user_data_out/testing2_get_data_user_data_out',
              'source_block' => 'testing2/get_data/testing2_get_data_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_get_data_user_data_out',
    },
    'testing2_pfb_out_addr' => {
      'connections' => {
        'testing2_pfb_out_addr' => 'sysgen_dut.testing2_pfb_out_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_pfb_out_addr',
        'ports' => {
          'testing2_pfb_out_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_pfb_out_testing2_pfb_out_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/pfb_out/testing2_pfb_out_addr/testing2_pfb_out_addr',
              'source_block' => 'testing2/pfb_out/testing2_pfb_out_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'testing2_pfb_out_addr',
    },
    'testing2_pfb_out_data_in' => {
      'connections' => {
        'testing2_pfb_out_data_in' => 'sysgen_dut.testing2_pfb_out_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_pfb_out_data_in',
        'ports' => {
          'testing2_pfb_out_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_pfb_out_testing2_pfb_out_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/pfb_out/testing2_pfb_out_data_in/testing2_pfb_out_data_in',
              'source_block' => 'testing2/pfb_out/testing2_pfb_out_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'testing2_pfb_out_data_in',
    },
    'testing2_pfb_out_data_out' => {
      'connections' => {
        'testing2_pfb_out_data_out' => '.testing2_pfb_out_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_pfb_out_data_out',
        'ports' => {
          'testing2_pfb_out_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_pfb_out_testing2_pfb_out_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2_pfb_out_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_64_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(63 downto 0)',
            'width' => 64,
          },
        },
      },
      'entityName' => 'testing2_pfb_out_data_out',
    },
    'testing2_pfb_out_we' => {
      'connections' => {
        'testing2_pfb_out_we' => 'sysgen_dut.testing2_pfb_out_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_pfb_out_we',
        'ports' => {
          'testing2_pfb_out_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_pfb_out_testing2_pfb_out_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/pfb_out/testing2_pfb_out_we/testing2_pfb_out_we',
              'source_block' => 'testing2/pfb_out/testing2_pfb_out_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'testing2_pfb_out_we',
    },
    'testing2_snap_trig_user_data_out' => {
      'connections' => {
        'testing2_snap_trig_user_data_out' => '.testing2_snap_trig_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_snap_trig_user_data_out',
        'ports' => {
          'testing2_snap_trig_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_snap_trig_testing2_snap_trig_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/snap_trig/testing2_snap_trig_user_data_out/testing2_snap_trig_user_data_out',
              'source_block' => 'testing2/snap_trig/testing2_snap_trig_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_snap_trig_user_data_out',
    },
    'testing2_sync_gen_sync_period_sel_user_data_out' => {
      'connections' => {
        'testing2_sync_gen_sync_period_sel_user_data_out' => '.testing2_sync_gen_sync_period_sel_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_sync_gen_sync_period_sel_user_data_out',
        'ports' => {
          'testing2_sync_gen_sync_period_sel_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_sync_gen_sync_period_sel_testing2_sync_gen_sync_period_sel_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/sync_gen/sync_period_sel/testing2_sync_gen_sync_period_sel_user_data_out/testing2_sync_gen_sync_period_sel_user_data_out',
              'source_block' => 'testing2/sync_gen/sync_period_sel/testing2_sync_gen_sync_period_sel_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_sync_gen_sync_period_sel_user_data_out',
    },
    'testing2_sync_gen_sync_period_var_user_data_out' => {
      'connections' => {
        'testing2_sync_gen_sync_period_var_user_data_out' => '.testing2_sync_gen_sync_period_var_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_sync_gen_sync_period_var_user_data_out',
        'ports' => {
          'testing2_sync_gen_sync_period_var_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_sync_gen_sync_period_var_testing2_sync_gen_sync_period_var_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/sync_gen/sync_period_var/testing2_sync_gen_sync_period_var_user_data_out/testing2_sync_gen_sync_period_var_user_data_out',
              'source_block' => 'testing2/sync_gen/sync_period_var/testing2_sync_gen_sync_period_var_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_sync_gen_sync_period_var_user_data_out',
    },
    'testing2_sync_gen_sync_user_data_out' => {
      'connections' => {
        'testing2_sync_gen_sync_user_data_out' => '.testing2_sync_gen_sync_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'testing2_sync_gen_sync_user_data_out',
        'ports' => {
          'testing2_sync_gen_sync_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'testing2_sync_gen_sync_testing2_sync_gen_sync_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'testing2/sync_gen/sync/testing2_sync_gen_sync_user_data_out/testing2_sync_gen_sync_user_data_out',
              'source_block' => 'testing2/sync_gen/sync/testing2_sync_gen_sync_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'testing2_sync_gen_sync_user_data_out',
    },
  },
}
