// Seed: 594588177
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    input wire id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri id_8,
    output wire id_9
);
  logic id_11;
  ;
  logic \id_12 ;
  assign module_1.id_1 = 0;
  wire id_13 = -1;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input wor id_2,
    output tri id_3,
    output wor id_4,
    output uwire id_5,
    output uwire id_6,
    input wand id_7,
    output tri id_8,
    input tri id_9,
    input wand id_10,
    input wand id_11
);
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_5,
      id_11,
      id_8,
      id_4,
      id_10,
      id_6,
      id_8
  );
  always @(*) id_0 = 1;
endmodule
