// Seed: 3050201529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_2.id_2 = 0;
  localparam id_5 = !1;
  timeprecision 1ps;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    input uwire id_3
);
  logic [-1 : -1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1
    , id_7,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5
);
  wire  id_8;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
  logic [7:0] id_10;
  parameter id_11 = 1 & 1;
  assign id_10[1] = id_11;
endmodule
