<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: WDT_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.06.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">WDT_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="wdt__reg_8h_source.html">wdt_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adda8c6adbe3d0f31f2d8422311899d1e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_d_t___t.html#adda8c6adbe3d0f31f2d8422311899d1e">CTL</a></td></tr>
<tr class="separator:adda8c6adbe3d0f31f2d8422311899d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6d4aaf8a1a8c0454a782d4f9ceefe9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_d_t___t.html#aba6d4aaf8a1a8c0454a782d4f9ceefe9">ALTCTL</a></td></tr>
<tr class="separator:aba6d4aaf8a1a8c0454a782d4f9ceefe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e156b29f4e4b172275e2e834c85c9a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_d_t___t.html#a24e156b29f4e4b172275e2e834c85c9a">RSTCNT</a></td></tr>
<tr class="separator:a24e156b29f4e4b172275e2e834c85c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup WDT Watch Dog Timer Controller(WDT)
Memory Mapped Structure for WDT Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="wdt__reg_8h_source.html#l00026">26</a> of file <a class="el" href="wdt__reg_8h_source.html">wdt_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aba6d4aaf8a1a8c0454a782d4f9ceefe9" name="aba6d4aaf8a1a8c0454a782d4f9ceefe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6d4aaf8a1a8c0454a782d4f9ceefe9">&#9670;&nbsp;</a></span>ALTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::ALTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] WDT Alternative Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ALTCTL
</font><br><p> <font size="2">
Offset: 0x04  WDT Alternative Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>RSTDSEL</td><td><div style="word-wrap: break-word;"><b>WDT Reset Delay Selection (Write Protect)
</b><br>
When WDT time-out happened, user has a time named WDT Reset Delay Period to clear WDT counter by setting RSTCNT (WDT_CTL[0]) to prevent WDT time-out reset happened
<br>
User can select a suitable setting of RSTDSEL for different WDT Reset Delay Period.
<br>
00 = WDT Reset Delay Period is 1026 * WDT_CLK.
<br>
01 = WDT Reset Delay Period is 130 * WDT_CLK.
<br>
10 = WDT Reset Delay Period is 18 * WDT_CLK.
<br>
11 = WDT Reset Delay Period is 3 * WDT_CLK.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: This register will be reset to 0 if WDT time-out reset happened.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="wdt__reg_8h_source.html#l00242">242</a> of file <a class="el" href="wdt__reg_8h_source.html">wdt_reg.h</a>.</p>

</div>
</div>
<a id="adda8c6adbe3d0f31f2d8422311899d1e" name="adda8c6adbe3d0f31f2d8422311899d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda8c6adbe3d0f31f2d8422311899d1e">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] WDT Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  WDT Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RSTCNT</td><td><div style="word-wrap: break-word;"><b>Reset WDT Up Counter (Write Protect)
</b><br>
0 = No effect.
<br>
1 = Reset the internal 18-bit WDT up counter value.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: This bit will be automatically cleared by hardware.
<br>
</div></td></tr><tr><td>
[1]</td><td>RSTEN</td><td><div style="word-wrap: break-word;"><b>WDT Time-out Reset Enable Control (Write Protect)
</b><br>
Setting this bit will enable the WDT time-out reset function If the WDT up counter value has not been cleared after the specific WDT reset delay period expires.
<br>
0 = WDT time-out reset function Disabled.
<br>
1 = WDT time-out reset function Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>RSTF</td><td><div style="word-wrap: break-word;"><b>WDT Time-out Reset Flag
</b><br>
This bit indicates the system has been reset by WDT time-out reset or not.
<br>
0 = WDT time-out reset did not occur.
<br>
1 = WDT time-out reset occurred.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[3]</td><td>IF</td><td><div style="word-wrap: break-word;"><b>WDT Time-out Interrupt Flag
</b><br>
This bit will set to 1 while WDT up counter value reaches the selected WDT time-out interval
<br>
0 = WDT time-out interrupt did not occur.
<br>
1 = WDT time-out interrupt occurred.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[4]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>WDT Time-out Wake-up Function Control (Write Protect)
</b><br>
If this bit is set to 1, while WDT time-out interrupt flag IF (WDT_CTL[3]) is generated to 1 and interrupt enable bit INTEN (WDT_CTL[6]) is enabled, the WDT time-out interrupt signal will generate a wake-up trigger event to chip.
<br>
0 = Wake-up trigger event Disabled if WDT time-out interrupt signal generated.
<br>
1 = Wake-up trigger event Enabled if WDT time-out interrupt signal generated.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: Chip can be woken-up by WDT time-out interrupt signal generated only if WDT clock source is selected to 10 kHz internal low speed RC oscillator (LIRC) or LXT.
<br>
</div></td></tr><tr><td>
[5]</td><td>WKF</td><td><div style="word-wrap: break-word;"><b>WDT Time-out Wake-up Flag (Write Protect)
</b><br>
This bit indicates the interrupt wake-up flag status of WDT
<br>
0 = WDT does not cause chip wake-up.
<br>
1 = Chip wake-up from Idle or Power-down mode if WDT time-out interrupt signal generated.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[6]</td><td>INTEN</td><td><div style="word-wrap: break-word;"><b>WDT Time-out Interrupt Enable Control (Write Protect)
</b><br>
If this bit is enabled, the WDT time-out interrupt signal is generated and inform to CPU.
<br>
0 = WDT time-out interrupt Disabled.
<br>
1 = WDT time-out interrupt Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>WDTEN</td><td><div style="word-wrap: break-word;"><b>WDT Enable Control (Write Protect)
</b><br>
0 = WDT Disabled (This action will reset the internal up counter value).
<br>
1 = WDT Enabled.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: If CWDTEN[2:0] (combined by Config0[31] and Config0[4:3]) bits is not configure to 111, this bit is forced as 1 and user cannot change this bit to 0.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>TOUTSEL</td><td><div style="word-wrap: break-word;"><b>WDT Time-out Interval Selection (Write Protect)
</b><br>
These three bits select the time-out interval period for the WDT.
<br>
000 = 24 * WDT_CLK.
<br>
001 = 26 * WDT_CLK.
<br>
010 = 28 * WDT_CLK.
<br>
011 = 210 * WDT_CLK.
<br>
100 = 212 * WDT_CLK.
<br>
101 = 214 * WDT_CLK.
<br>
110 = 216 * WDT_CLK.
<br>
111 = 218 * WDT_CLK.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[30]</td><td>SYNC</td><td><div style="word-wrap: break-word;"><b>WDT Enable Control SYNC Flag Indicator (Read Only)
</b><br>
If user execute enable/disable WDTEN (WDT_CTL[7]), this flag can be indicated enable/disable WDTEN function is completed or not.
<br>
0 = Set WDTEN bit is completed.
<br>
1 = Set WDTEN bit is synchronizing and not become active yet..
<br>
Note: Perform enable or disable WDTEN bit needs 2 * WDT_CLK period to become active.
<br>
</div></td></tr><tr><td>
[31]</td><td>ICEDEBUG</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Acknowledge Disable Control (Write Protect)
</b><br>
0 = ICE debug mode acknowledgement affects WDT counting.
<br>
WDT up counter will be held while CPU is held by ICE.
<br>
1 = ICE debug mode acknowledgement Disabled.
<br>
WDT up counter will keep going no matter CPU is held by ICE or not.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="wdt__reg_8h_source.html#l00241">241</a> of file <a class="el" href="wdt__reg_8h_source.html">wdt_reg.h</a>.</p>

</div>
</div>
<a id="a24e156b29f4e4b172275e2e834c85c9a" name="a24e156b29f4e4b172275e2e834c85c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e156b29f4e4b172275e2e834c85c9a">&#9670;&nbsp;</a></span>RSTCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::RSTCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] WDT Reset Counter Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RSTCNT
</font><br><p> <font size="2">
Offset: 0x08  WDT Reset Counter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>RSTCNT</td><td><div style="word-wrap: break-word;"><b>WDT Reset Counter Register
</b><br>
Writing 0x00005AA5 to this field will reset the internal 18-bit WDT up counter value to 0.
<br>
Note: Perform RSTCNT to reset counter needs 2 * WDT_CLK period to become active.
<br>
Note: RSTCNT (WDT_CTL[0]) bit is a write protected bit
<br>
RSTCNT (WDT_RSTCNT[31:0]) bits are not write protected.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="wdt__reg_8h_source.html#l00243">243</a> of file <a class="el" href="wdt__reg_8h_source.html">wdt_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Project/M4/M480/temp/bsp/Library/Device/Nuvoton/M480/Include/<a class="el" href="wdt__reg_8h_source.html">wdt_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 14 2024 12:22:09 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
