<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Day 1: SystemVerilog Module Structure | ëª¨ë“ˆ êµ¬ì¡°</title>
    <style>
        * { box-sizing: border-box; margin: 0; padding: 0; }
        body {
            font-family: -apple-system, BlinkMacSystemFont, 'Segoe UI', Roboto, sans-serif;
            background: #1a1a2e;
            color: #eee;
            line-height: 1.7;
            padding: 20px;
            max-width: 900px;
            margin: 0 auto;
        }
        .lang-toggle {
            position: fixed;
            top: 15px;
            right: 15px;
            background: #16213e;
            border: 1px solid #0f3460;
            border-radius: 20px;
            padding: 8px 16px;
            cursor: pointer;
            color: #eee;
            font-size: 14px;
            z-index: 1000;
            transition: background 0.3s;
        }
        .lang-toggle:hover { background: #0f3460; }
        h1 { color: #e94560; margin: 20px 0 10px; font-size: 2em; }
        h2 { color: #0f9b8e; margin: 35px 0 15px; padding-bottom: 8px; border-bottom: 2px solid #0f3460; }
        h3 { color: #f39c12; margin: 25px 0 12px; }
        p, li { margin-bottom: 12px; }
        ul, ol { padding-left: 25px; }
        .intro { background: #16213e; padding: 20px; border-radius: 10px; margin: 20px 0; border-left: 4px solid #e94560; }
        .concept-box { background: #0f3460; padding: 20px; border-radius: 10px; margin: 20px 0; }
        .warning { background: #4a1942; padding: 15px; border-radius: 8px; margin: 15px 0; border-left: 4px solid #e94560; }
        .tip { background: #1a4a3a; padding: 15px; border-radius: 8px; margin: 15px 0; border-left: 4px solid #0f9b8e; }
        .code-block {
            background: #0d1117;
            border-radius: 8px;
            padding: 15px;
            margin: 15px 0;
            overflow-x: auto;
            font-family: 'Monaco', 'Consolas', monospace;
            font-size: 14px;
            line-height: 1.5;
            border: 1px solid #30363d;
        }
        .code-block code { color: #c9d1d9; }
        .keyword { color: #ff7b72; }
        .type { color: #79c0ff; }
        .string { color: #a5d6ff; }
        .comment { color: #8b949e; font-style: italic; }
        .number { color: #ffa657; }
        .module-name { color: #d2a8ff; }
        .signal { color: #7ee787; }
        table { width: 100%; border-collapse: collapse; margin: 20px 0; }
        th, td { padding: 12px; text-align: left; border: 1px solid #30363d; }
        th { background: #0f3460; color: #0f9b8e; }
        td { background: #16213e; }
        .nav-links { display: flex; justify-content: space-between; margin-top: 40px; padding-top: 20px; border-top: 1px solid #30363d; flex-wrap: wrap; gap: 10px; }
        .nav-links a { color: #0f9b8e; text-decoration: none; padding: 10px 20px; background: #16213e; border-radius: 8px; }
        .nav-links a:hover { background: #0f3460; }
        .progress-bar { background: #0f3460; height: 6px; border-radius: 3px; margin: 20px 0; }
        .progress-fill { background: linear-gradient(90deg, #e94560, #0f9b8e); height: 100%; border-radius: 3px; width: 2.5%; }
        .toc { background: #16213e; padding: 20px; border-radius: 10px; margin: 20px 0; }
        .toc a { color: #79c0ff; text-decoration: none; display: block; padding: 5px 0; }
        .toc a:hover { color: #e94560; }
        @media (max-width: 600px) {
            body { padding: 15px; }
            h1 { font-size: 1.5em; }
            .code-block { font-size: 12px; padding: 10px; }
            .lang-toggle { top: 10px; right: 10px; padding: 6px 12px; font-size: 12px; }
        }
        .ko { display: none; }
        .comparison { display: grid; grid-template-columns: 1fr 1fr; gap: 15px; margin: 15px 0; }
        @media (max-width: 600px) { .comparison { grid-template-columns: 1fr; } }
        .comparison > div { background: #16213e; padding: 15px; border-radius: 8px; }
        .comparison h4 { color: #f39c12; margin-bottom: 10px; }
    </style>
</head>
<body>
    <button class="lang-toggle" onclick="toggleLang()">í•œêµ­ì–´</button>
    
    <div class="progress-bar"><div class="progress-fill"></div></div>
    
    <h1>
        <span class="en">Day 1: SystemVerilog Module Structure</span>
        <span class="ko">1ì¼ì°¨: SystemVerilog ëª¨ë“ˆ êµ¬ì¡°</span>
    </h1>
    
    <div class="intro">
        <p class="en">ğŸ“– <strong>Reading time:</strong> 20-30 minutes | <strong>Goal:</strong> Understand how to create, configure, and connect SystemVerilog modules</p>
        <p class="ko">ğŸ“– <strong>ì½ê¸° ì‹œê°„:</strong> 20-30ë¶„ | <strong>ëª©í‘œ:</strong> SystemVerilog ëª¨ë“ˆ ìƒì„±, êµ¬ì„± ë° ì—°ê²° ë°©ë²• ì´í•´</p>
    </div>

    <div class="toc">
        <h3 class="en">ğŸ“‘ Table of Contents</h3>
        <h3 class="ko">ğŸ“‘ ëª©ì°¨</h3>
        <a href="#what-is-module"><span class="en">1. What is a Module?</span><span class="ko">1. ëª¨ë“ˆì´ë€?</span></a>
        <a href="#ports"><span class="en">2. Port Declarations</span><span class="ko">2. í¬íŠ¸ ì„ ì–¸</span></a>
        <a href="#port-types"><span class="en">3. Port Types (wire, logic, reg)</span><span class="ko">3. í¬íŠ¸ íƒ€ì… (wire, logic, reg)</span></a>
        <a href="#parameters"><span class="en">4. Parameters and localparam</span><span class="ko">4. íŒŒë¼ë¯¸í„°ì™€ localparam</span></a>
        <a href="#instantiation"><span class="en">5. Module Instantiation</span><span class="ko">5. ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤í™”</span></a>
        <a href="#generate"><span class="en">6. Generate Blocks</span><span class="ko">6. Generate ë¸”ë¡</span></a>
        <a href="#style"><span class="en">7. Coding Style Best Practices</span><span class="ko">7. ì½”ë”© ìŠ¤íƒ€ì¼ ëª¨ë²” ì‚¬ë¡€</span></a>
        <a href="#mistakes"><span class="en">8. Common Mistakes</span><span class="ko">8. í”í•œ ì‹¤ìˆ˜</span></a>
        <a href="#examples"><span class="en">9. Real-World Examples</span><span class="ko">9. ì‹¤ì œ ì˜ˆì œ</span></a>
    </div>

    <!-- Section 1: What is a Module? -->
    <h2 id="what-is-module">
        <span class="en">1. What is a Module?</span>
        <span class="ko">1. ëª¨ë“ˆì´ë€?</span>
    </h2>
    
    <div class="concept-box">
        <p class="en">A <strong>module</strong> is the fundamental building block in SystemVerilog. Think of it as a "black box" with defined inputs and outputs that performs a specific function. Just like functions in programming, modules promote reusability and hierarchical design.</p>
        <p class="ko"><strong>ëª¨ë“ˆ</strong>ì€ SystemVerilogì˜ ê¸°ë³¸ êµ¬ì„± ìš”ì†Œì…ë‹ˆë‹¤. íŠ¹ì • ê¸°ëŠ¥ì„ ìˆ˜í–‰í•˜ëŠ” ì •ì˜ëœ ì…ë ¥ê³¼ ì¶œë ¥ì´ ìˆëŠ” "ë¸”ë™ë°•ìŠ¤"ë¡œ ìƒê°í•˜ì„¸ìš”. í”„ë¡œê·¸ë˜ë°ì˜ í•¨ìˆ˜ì²˜ëŸ¼, ëª¨ë“ˆì€ ì¬ì‚¬ìš©ì„±ê³¼ ê³„ì¸µì  ì„¤ê³„ë¥¼ ì´‰ì§„í•©ë‹ˆë‹¤.</p>
    </div>

    <p class="en">Every module has:</p>
    <p class="ko">ëª¨ë“  ëª¨ë“ˆì€ ë‹¤ìŒì„ ê°€ì§‘ë‹ˆë‹¤:</p>
    <ul>
        <li class="en"><strong>Name:</strong> Unique identifier for the module</li>
        <li class="ko"><strong>ì´ë¦„:</strong> ëª¨ë“ˆì˜ ê³ ìœ  ì‹ë³„ì</li>
        <li class="en"><strong>Ports:</strong> Interface to communicate with other modules (inputs, outputs)</li>
        <li class="ko"><strong>í¬íŠ¸:</strong> ë‹¤ë¥¸ ëª¨ë“ˆê³¼ í†µì‹ í•˜ê¸° ìœ„í•œ ì¸í„°í˜ì´ìŠ¤ (ì…ë ¥, ì¶œë ¥)</li>
        <li class="en"><strong>Body:</strong> The actual hardware description (logic, registers, submodules)</li>
        <li class="ko"><strong>ë³¸ë¬¸:</strong> ì‹¤ì œ í•˜ë“œì›¨ì–´ ì„¤ëª… (ë¡œì§, ë ˆì§€ìŠ¤í„°, ì„œë¸Œëª¨ë“ˆ)</li>
    </ul>

    <h3 class="en">Basic Module Syntax</h3>
    <h3 class="ko">ê¸°ë³¸ ëª¨ë“ˆ êµ¬ë¬¸</h3>
    
    <div class="code-block"><code><span class="comment">// Example 1: Basic module structure</span>
<span class="keyword">module</span> <span class="module-name">my_first_module</span> (
    <span class="keyword">input</span>  <span class="type">logic</span>       <span class="signal">clk</span>,        <span class="comment">// Clock input</span>
    <span class="keyword">input</span>  <span class="type">logic</span>       <span class="signal">rst_n</span>,      <span class="comment">// Active-low reset</span>
    <span class="keyword">input</span>  <span class="type">logic</span> [<span class="number">7</span>:<span class="number">0</span>] <span class="signal">data_in</span>,   <span class="comment">// 8-bit input data</span>
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="number">7</span>:<span class="number">0</span>] <span class="signal">data_out</span>   <span class="comment">// 8-bit output data</span>
);

    <span class="comment">// Module body - your hardware logic goes here</span>
    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> <span class="signal">clk</span> <span class="keyword">or</span> <span class="keyword">negedge</span> <span class="signal">rst_n</span>) <span class="keyword">begin</span>
        <span class="keyword">if</span> (!<span class="signal">rst_n</span>)
            <span class="signal">data_out</span> <= <span class="number">8'h00</span>;
        <span class="keyword">else</span>
            <span class="signal">data_out</span> <= <span class="signal">data_in</span>;
    <span class="keyword">end</span>

<span class="keyword">endmodule</span></code></div>

    <!-- Section 2: Port Declarations -->
    <h2 id="ports">
        <span class="en">2. Port Declarations</span>
        <span class="ko">2. í¬íŠ¸ ì„ ì–¸</span>
    </h2>

    <p class="en">Ports define how your module communicates with the outside world. There are three port directions:</p>
    <p class="ko">í¬íŠ¸ëŠ” ëª¨ë“ˆì´ ì™¸ë¶€ ì„¸ê³„ì™€ í†µì‹ í•˜ëŠ” ë°©ë²•ì„ ì •ì˜í•©ë‹ˆë‹¤. ì„¸ ê°€ì§€ í¬íŠ¸ ë°©í–¥ì´ ìˆìŠµë‹ˆë‹¤:</p>

    <table>
        <tr>
            <th class="en">Direction</th><th class="ko" style="display:none">ë°©í–¥</th>
            <th class="en">Description</th><th class="ko" style="display:none">ì„¤ëª…</th>
            <th class="en">Use Case</th><th class="ko" style="display:none">ì‚¬ìš© ì‚¬ë¡€</th>
        </tr>
        <tr>
            <td><code>input</code></td>
            <td class="en">Data flows INTO the module</td><td class="ko" style="display:none">ë°ì´í„°ê°€ ëª¨ë“ˆë¡œ ë“¤ì–´ê°</td>
            <td class="en">Clock, reset, data to process</td><td class="ko" style="display:none">í´ëŸ­, ë¦¬ì…‹, ì²˜ë¦¬í•  ë°ì´í„°</td>
        </tr>
        <tr>
            <td><code>output</code></td>
            <td class="en">Data flows OUT of the module</td><td class="ko" style="display:none">ë°ì´í„°ê°€ ëª¨ë“ˆì—ì„œ ë‚˜ê°</td>
            <td class="en">Results, status signals</td><td class="ko" style="display:none">ê²°ê³¼, ìƒíƒœ ì‹ í˜¸</td>
        </tr>
        <tr>
            <td><code>inout</code></td>
            <td class="en">Bidirectional data flow</td><td class="ko" style="display:none">ì–‘ë°©í–¥ ë°ì´í„° íë¦„</td>
            <td class="en">Shared buses (I2C, bidirectional data lines)</td><td class="ko" style="display:none">ê³µìœ  ë²„ìŠ¤ (I2C, ì–‘ë°©í–¥ ë°ì´í„° ë¼ì¸)</td>
        </tr>
    </table>

    <h3 class="en">ANSI-style vs Non-ANSI Port Declaration</h3>
    <h3 class="ko">ANSI ìŠ¤íƒ€ì¼ vs ë¹„-ANSI í¬íŠ¸ ì„ ì–¸</h3>

    <div class="comparison">
        <div>
            <h4 class="en">âœ… ANSI Style (Recommended)</h4>
            <h4 class="ko">âœ… ANSI ìŠ¤íƒ€ì¼ (ê¶Œì¥)</h4>
            <div class="code-block"><code><span class="keyword">module</span> <span class="module-name">adder</span> (
    <span class="keyword">input</span>  <span class="type">logic</span> [<span class="number">3</span>:<span class="number">0</span>] <span class="signal">a</span>,
    <span class="keyword">input</span>  <span class="type">logic</span> [<span class="number">3</span>:<span class="number">0</span>] <span class="signal">b</span>,
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="number">4</span>:<span class="number">0</span>] <span class="signal">sum</span>
);
    <span class="keyword">assign</span> <span class="signal">sum</span> = <span class="signal">a</span> + <span class="signal">b</span>;
<span class="keyword">endmodule</span></code></div>
        </div>
        <div>
            <h4 class="en">âŒ Non-ANSI Style (Legacy)</h4>
            <h4 class="ko">âŒ ë¹„-ANSI ìŠ¤íƒ€ì¼ (ë ˆê±°ì‹œ)</h4>
            <div class="code-block"><code><span class="keyword">module</span> <span class="module-name">adder</span> (<span class="signal">a</span>, <span class="signal">b</span>, <span class="signal">sum</span>);
    <span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>] <span class="signal">a</span>;
    <span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>] <span class="signal">b</span>;
    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] <span class="signal">sum</span>;
    
    <span class="keyword">assign</span> <span class="signal">sum</span> = <span class="signal">a</span> + <span class="signal">b</span>;
<span class="keyword">endmodule</span></code></div>
        </div>
    </div>

    <div class="tip">
        <p class="en">ğŸ’¡ <strong>Tip:</strong> Always use ANSI-style port declarations. They're cleaner, reduce errors, and are the modern standard.</p>
        <p class="ko">ğŸ’¡ <strong>íŒ:</strong> í•­ìƒ ANSI ìŠ¤íƒ€ì¼ í¬íŠ¸ ì„ ì–¸ì„ ì‚¬ìš©í•˜ì„¸ìš”. ë” ê¹”ë”í•˜ê³ , ì˜¤ë¥˜ë¥¼ ì¤„ì´ë©°, í˜„ëŒ€ì  í‘œì¤€ì…ë‹ˆë‹¤.</p>
    </div>

    <!-- Section 3: Port Types -->
    <h2 id="port-types">
        <span class="en">3. Port Types: wire, logic, reg</span>
        <span class="ko">3. í¬íŠ¸ íƒ€ì…: wire, logic, reg</span>
    </h2>

    <div class="concept-box">
        <p class="en"><strong>Key Insight:</strong> In SystemVerilog, <code>logic</code> is the preferred type for most signals. It can be driven by both continuous assignments (<code>assign</code>) and procedural blocks (<code>always</code>).</p>
        <p class="ko"><strong>í•µì‹¬ ì¸ì‚¬ì´íŠ¸:</strong> SystemVerilogì—ì„œ <code>logic</code>ì€ ëŒ€ë¶€ë¶„ì˜ ì‹ í˜¸ì— ì„ í˜¸ë˜ëŠ” íƒ€ì…ì…ë‹ˆë‹¤. ì—°ì† í• ë‹¹(<code>assign</code>)ê³¼ ì ˆì°¨ì  ë¸”ë¡(<code>always</code>) ëª¨ë‘ì—ì„œ êµ¬ë™ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤.</p>
    </div>

    <table>
        <tr>
            <th>Type</th>
            <th class="en">Description</th><th class="ko" style="display:none">ì„¤ëª…</th>
            <th class="en">When to Use</th><th class="ko" style="display:none">ì‚¬ìš© ì‹œê¸°</th>
        </tr>
        <tr>
            <td><code>wire</code></td>
            <td class="en">Net type, cannot hold value</td><td class="ko" style="display:none">ë„· íƒ€ì…, ê°’ì„ ìœ ì§€í•  ìˆ˜ ì—†ìŒ</td>
            <td class="en">Connecting modules, continuous assign</td><td class="ko" style="display:none">ëª¨ë“ˆ ì—°ê²°, ì—°ì† í• ë‹¹</td>
        </tr>
        <tr>
            <td><code>reg</code></td>
            <td class="en">Variable type, holds value (Verilog)</td><td class="ko" style="display:none">ë³€ìˆ˜ íƒ€ì…, ê°’ ìœ ì§€ (Verilog)</td>
            <td class="en">Legacy code, inside always blocks</td><td class="ko" style="display:none">ë ˆê±°ì‹œ ì½”ë“œ, always ë¸”ë¡ ë‚´ë¶€</td>
        </tr>
        <tr>
            <td><code>logic</code></td>
            <td class="en">SystemVerilog unified type</td><td class="ko" style="display:none">SystemVerilog í†µí•© íƒ€ì…</td>
            <td class="en">âœ… Default choice for everything!</td><td class="ko" style="display:none">âœ… ëª¨ë“  ê²ƒì— ëŒ€í•œ ê¸°ë³¸ ì„ íƒ!</td>
        </tr>
    </table>

    <div class="code-block"><code><span class="comment">// Example 2: Different port type declarations</span>
<span class="keyword">module</span> <span class="module-name">port_types_demo</span> (
    <span class="keyword">input</span>  <span class="type">wire</span>  [<span class="number">7</span>:<span class="number">0</span>] <span class="signal">wire_input</span>,   <span class="comment">// Explicit wire (optional)</span>
    <span class="keyword">input</span>  <span class="type">logic</span> [<span class="number">7</span>:<span class="number">0</span>] <span class="signal">logic_input</span>,  <span class="comment">// Preferred for SystemVerilog</span>
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="number">7</span>:<span class="number">0</span>] <span class="signal">logic_output</span>, <span class="comment">// Can be used with assign or always</span>
    <span class="keyword">output</span> <span class="type">reg</span>   [<span class="number">7</span>:<span class="number">0</span>] <span class="signal">reg_output</span>    <span class="comment">// Legacy style, avoid in new code</span>
);
    <span class="comment">// logic works everywhere!</span>
    <span class="keyword">assign</span> <span class="signal">logic_output</span> = <span class="signal">logic_input</span> + <span class="number">1</span>;  <span class="comment">// âœ… Works</span>
    
    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> <span class="signal">clk</span>) <span class="keyword">begin</span>
        <span class="signal">reg_output</span> <= <span class="signal">logic_input</span>;  <span class="comment">// âœ… Also works</span>
    <span class="keyword">end</span>
<span class="keyword">endmodule</span></code></div>

    <div class="warning">
        <p class="en">âš ï¸ <strong>Important:</strong> <code>reg</code> does NOT mean "register" or "flip-flop"! It's a confusing historical name. A <code>reg</code> can represent combinational logic too. That's why <code>logic</code> was introduced in SystemVerilog.</p>
        <p class="ko">âš ï¸ <strong>ì¤‘ìš”:</strong> <code>reg</code>ëŠ” "ë ˆì§€ìŠ¤í„°" ë˜ëŠ” "í”Œë¦½í”Œë¡­"ì„ ì˜ë¯¸í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤! í˜¼ë€ìŠ¤ëŸ¬ìš´ ì—­ì‚¬ì  ì´ë¦„ì…ë‹ˆë‹¤. <code>reg</code>ë„ ì¡°í•© ë¡œì§ì„ ë‚˜íƒ€ë‚¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤. ê·¸ë˜ì„œ SystemVerilogì—ì„œ <code>logic</code>ì´ ë„ì…ë˜ì—ˆìŠµë‹ˆë‹¤.</p>
    </div>

    <!-- Section 4: Parameters -->
    <h2 id="parameters">
        <span class="en">4. Parameters and localparam</span>
        <span class="ko">4. íŒŒë¼ë¯¸í„°ì™€ localparam</span>
    </h2>

    <p class="en">Parameters make your modules configurable and reusable. Instead of hardcoding values like bit widths, use parameters!</p>
    <p class="ko">íŒŒë¼ë¯¸í„°ëŠ” ëª¨ë“ˆì„ êµ¬ì„± ê°€ëŠ¥í•˜ê³  ì¬ì‚¬ìš© ê°€ëŠ¥í•˜ê²Œ ë§Œë“­ë‹ˆë‹¤. ë¹„íŠ¸ í­ê³¼ ê°™ì€ ê°’ì„ í•˜ë“œì½”ë”©í•˜ëŠ” ëŒ€ì‹  íŒŒë¼ë¯¸í„°ë¥¼ ì‚¬ìš©í•˜ì„¸ìš”!</p>

    <table>
        <tr>
            <th>Type</th>
            <th class="en">Can Override?</th><th class="ko" style="display:none">ì˜¤ë²„ë¼ì´ë“œ ê°€ëŠ¥?</th>
            <th class="en">Use Case</th><th class="ko" style="display:none">ì‚¬ìš© ì‚¬ë¡€</th>
        </tr>
        <tr>
            <td><code>parameter</code></td>
            <td class="en">âœ… Yes, during instantiation</td><td class="ko" style="display:none">âœ… ì˜ˆ, ì¸ìŠ¤í„´ìŠ¤í™” ì¤‘</td>
            <td class="en">Configurable values (WIDTH, DEPTH)</td><td class="ko" style="display:none">êµ¬ì„± ê°€ëŠ¥í•œ ê°’ (WIDTH, DEPTH)</td>
        </tr>
        <tr>
            <td><code>localparam</code></td>
            <td class="en">âŒ No, fixed at compile time</td><td class="ko" style="display:none">âŒ ì•„ë‹ˆì˜¤, ì»´íŒŒì¼ ì‹œ ê³ ì •</td>
            <td class="en">Derived constants, internal calculations</td><td class="ko" style="display:none">íŒŒìƒ ìƒìˆ˜, ë‚´ë¶€ ê³„ì‚°</td>
        </tr>
    </table>

    <div class="code-block"><code><span class="comment">// Example 3: Parameterized module</span>
<span class="keyword">module</span> <span class="module-name">counter</span> #(
    <span class="keyword">parameter</span> <span class="type">int</span> <span class="signal">WIDTH</span> = <span class="number">8</span>,           <span class="comment">// Configurable bit width</span>
    <span class="keyword">parameter</span> <span class="type">int</span> <span class="signal">MAX_COUNT</span> = <span class="number">255</span>     <span class="comment">// Maximum count value</span>
)(
    <span class="keyword">input</span>  <span class="type">logic</span>               <span class="signal">clk</span>,
    <span class="keyword">input</span>  <span class="type">logic</span>               <span class="signal">rst_n</span>,
    <span class="keyword">input</span>  <span class="type">logic</span>               <span class="signal">enable</span>,
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="signal">WIDTH</span>-<span class="number">1</span>:<span class="number">0</span>]  <span class="signal">count</span>,
    <span class="keyword">output</span> <span class="type">logic</span>               <span class="signal">overflow</span>
);
    <span class="comment">// localparam - derived from parameter, cannot be overridden</span>
    <span class="keyword">localparam</span> <span class="type">int</span> <span class="signal">HALF_MAX</span> = <span class="signal">MAX_COUNT</span> / <span class="number">2</span>;

    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> <span class="signal">clk</span> <span class="keyword">or</span> <span class="keyword">negedge</span> <span class="signal">rst_n</span>) <span class="keyword">begin</span>
        <span class="keyword">if</span> (!<span class="signal">rst_n</span>) <span class="keyword">begin</span>
            <span class="signal">count</span>    <= <span class="string">'0</span>;
            <span class="signal">overflow</span> <= <span class="number">1'b0</span>;
        <span class="keyword">end</span> <span class="keyword">else if</span> (<span class="signal">enable</span>) <span class="keyword">begin</span>
            <span class="keyword">if</span> (<span class="signal">count</span> == <span class="signal">MAX_COUNT</span>) <span class="keyword">begin</span>
                <span class="signal">count</span>    <= <span class="string">'0</span>;
                <span class="signal">overflow</span> <= <span class="number">1'b1</span>;
            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span>
                <span class="signal">count</span>    <= <span class="signal">count</span> + <span class="number">1</span>;
                <span class="signal">overflow</span> <= <span class="number">1'b0</span>;
            <span class="keyword">end</span>
        <span class="keyword">end</span>
    <span class="keyword">end</span>
<span class="keyword">endmodule</span></code></div>

    <div class="tip">
        <p class="en">ğŸ’¡ <strong>Tip:</strong> Use <code>localparam</code> for constants derived from parameters. This prevents accidental overrides and makes intent clear.</p>
        <p class="ko">ğŸ’¡ <strong>íŒ:</strong> íŒŒë¼ë¯¸í„°ì—ì„œ íŒŒìƒëœ ìƒìˆ˜ì—ëŠ” <code>localparam</code>ì„ ì‚¬ìš©í•˜ì„¸ìš”. ì´ë ‡ê²Œ í•˜ë©´ ì‹¤ìˆ˜ë¡œ ì˜¤ë²„ë¼ì´ë“œë˜ëŠ” ê²ƒì„ ë°©ì§€í•˜ê³  ì˜ë„ë¥¼ ëª…í™•í•˜ê²Œ í•©ë‹ˆë‹¤.</p>
    </div>

    <!-- Section 5: Module Instantiation -->
    <h2 id="instantiation">
        <span class="en">5. Module Instantiation</span>
        <span class="ko">5. ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤í™”</span>
    </h2>

    <p class="en">Instantiation creates an "instance" (copy) of a module. It's like calling a function, but in hardware, you're physically placing a circuit block.</p>
    <p class="ko">ì¸ìŠ¤í„´ìŠ¤í™”ëŠ” ëª¨ë“ˆì˜ "ì¸ìŠ¤í„´ìŠ¤"(ë³µì‚¬ë³¸)ë¥¼ ìƒì„±í•©ë‹ˆë‹¤. í•¨ìˆ˜ë¥¼ í˜¸ì¶œí•˜ëŠ” ê²ƒê³¼ ë¹„ìŠ·í•˜ì§€ë§Œ, í•˜ë“œì›¨ì–´ì—ì„œëŠ” ì‹¤ì œë¡œ íšŒë¡œ ë¸”ë¡ì„ ë°°ì¹˜í•˜ëŠ” ê²ƒì…ë‹ˆë‹¤.</p>

    <h3 class="en">Two Styles of Port Connection</h3>
    <h3 class="ko">ë‘ ê°€ì§€ í¬íŠ¸ ì—°ê²° ìŠ¤íƒ€ì¼</h3>

    <div class="comparison">
        <div>
            <h4 class="en">âŒ Positional (Error-prone)</h4>
            <h4 class="ko">âŒ ìœ„ì¹˜ ê¸°ë°˜ (ì˜¤ë¥˜ ë°œìƒ ì‰¬ì›€)</h4>
            <div class="code-block"><code><span class="comment">// Order matters! Easy to mix up</span>
<span class="module-name">counter</span> <span class="signal">u_cnt</span> (
    <span class="signal">sys_clk</span>,     <span class="comment">// clk</span>
    <span class="signal">sys_rst_n</span>,   <span class="comment">// rst_n</span>
    <span class="signal">cnt_enable</span>,  <span class="comment">// enable</span>
    <span class="signal">cnt_value</span>,   <span class="comment">// count</span>
    <span class="signal">cnt_ovf</span>      <span class="comment">// overflow</span>
);</code></div>
        </div>
        <div>
            <h4 class="en">âœ… Named (Recommended)</h4>
            <h4 class="ko">âœ… ì´ë¦„ ê¸°ë°˜ (ê¶Œì¥)</h4>
            <div class="code-block"><code><span class="comment">// Explicit connections, self-documenting</span>
<span class="module-name">counter</span> <span class="signal">u_cnt</span> (
    .<span class="signal">clk</span>      (<span class="signal">sys_clk</span>),
    .<span class="signal">rst_n</span>    (<span class="signal">sys_rst_n</span>),
    .<span class="signal">enable</span>   (<span class="signal">cnt_enable</span>),
    .<span class="signal">count</span>    (<span class="signal">cnt_value</span>),
    .<span class="signal">overflow</span> (<span class="signal">cnt_ovf</span>)
);</code></div>
        </div>
    </div>

    <h3 class="en">Instantiation with Parameters</h3>
    <h3 class="ko">íŒŒë¼ë¯¸í„°ë¥¼ ì‚¬ìš©í•œ ì¸ìŠ¤í„´ìŠ¤í™”</h3>

    <div class="code-block"><code><span class="comment">// Example 4: Instantiating parameterized modules</span>
<span class="keyword">module</span> <span class="module-name">top_level</span> (
    <span class="keyword">input</span>  <span class="type">logic</span>        <span class="signal">clk</span>,
    <span class="keyword">input</span>  <span class="type">logic</span>        <span class="signal">rst_n</span>,
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="number">15</span>:<span class="number">0</span>] <span class="signal">count_16bit</span>,
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="number">7</span>:<span class="number">0</span>]  <span class="signal">count_8bit</span>
);
    <span class="comment">// Instance 1: 16-bit counter</span>
    <span class="module-name">counter</span> #(
        .<span class="signal">WIDTH</span>     (<span class="number">16</span>),
        .<span class="signal">MAX_COUNT</span> (<span class="number">65535</span>)
    ) <span class="signal">u_counter_16</span> (
        .<span class="signal">clk</span>      (<span class="signal">clk</span>),
        .<span class="signal">rst_n</span>    (<span class="signal">rst_n</span>),
        .<span class="signal">enable</span>   (<span class="number">1'b1</span>),      <span class="comment">// Always enabled</span>
        .<span class="signal">count</span>    (<span class="signal">count_16bit</span>),
        .<span class="signal">overflow</span> ()           <span class="comment">// Leave unconnected if unused</span>
    );

    <span class="comment">// Instance 2: 8-bit counter with default parameters</span>
    <span class="module-name">counter</span> <span class="signal">u_counter_8</span> (
        .<span class="signal">clk</span>      (<span class="signal">clk</span>),
        .<span class="signal">rst_n</span>    (<span class="signal">rst_n</span>),
        .<span class="signal">enable</span>   (<span class="number">1'b1</span>),
        .<span class="signal">count</span>    (<span class="signal">count_8bit</span>),
        .<span class="signal">overflow</span> ()
    );
<span class="keyword">endmodule</span></code></div>

    <div class="tip">
        <p class="en">ğŸ’¡ <strong>Implicit Port Connection:</strong> SystemVerilog allows <code>.port_name</code> shorthand when the signal name matches the port name: <code>.clk</code> is equivalent to <code>.clk(clk)</code></p>
        <p class="ko">ğŸ’¡ <strong>ì•”ì‹œì  í¬íŠ¸ ì—°ê²°:</strong> SystemVerilogëŠ” ì‹ í˜¸ ì´ë¦„ì´ í¬íŠ¸ ì´ë¦„ê³¼ ì¼ì¹˜í•  ë•Œ <code>.port_name</code> ì¶•ì•½í˜•ì„ í—ˆìš©í•©ë‹ˆë‹¤: <code>.clk</code>ì€ <code>.clk(clk)</code>ê³¼ ë™ì¼í•©ë‹ˆë‹¤</p>
    </div>

    <!-- Section 6: Generate Blocks -->
    <h2 id="generate">
        <span class="en">6. Generate Blocks</span>
        <span class="ko">6. Generate ë¸”ë¡</span>
    </h2>

    <p class="en">Generate blocks let you create multiple instances or conditional hardware based on parameters. Think of it as "compile-time loops and conditionals."</p>
    <p class="ko">Generate ë¸”ë¡ì€ íŒŒë¼ë¯¸í„°ë¥¼ ê¸°ë°˜ìœ¼ë¡œ ì—¬ëŸ¬ ì¸ìŠ¤í„´ìŠ¤ ë˜ëŠ” ì¡°ê±´ë¶€ í•˜ë“œì›¨ì–´ë¥¼ ìƒì„±í•  ìˆ˜ ìˆê²Œ í•©ë‹ˆë‹¤. "ì»´íŒŒì¼ ì‹œê°„ ë£¨í”„ì™€ ì¡°ê±´ë¬¸"ìœ¼ë¡œ ìƒê°í•˜ì„¸ìš”.</p>

    <div class="code-block"><code><span class="comment">// Example 5: Generate for loop - creating multiple instances</span>
<span class="keyword">module</span> <span class="module-name">ripple_carry_adder</span> #(
    <span class="keyword">parameter</span> <span class="type">int</span> <span class="signal">WIDTH</span> = <span class="number">8</span>
)(
    <span class="keyword">input</span>  <span class="type">logic</span> [<span class="signal">WIDTH</span>-<span class="number">1</span>:<span class="number">0</span>] <span class="signal">a</span>,
    <span class="keyword">input</span>  <span class="type">logic</span> [<span class="signal">WIDTH</span>-<span class="number">1</span>:<span class="number">0</span>] <span class="signal">b</span>,
    <span class="keyword">input</span>  <span class="type">logic</span>              <span class="signal">cin</span>,
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="signal">WIDTH</span>-<span class="number">1</span>:<span class="number">0</span>] <span class="signal">sum</span>,
    <span class="keyword">output</span> <span class="type">logic</span>              <span class="signal">cout</span>
);
    <span class="type">logic</span> [<span class="signal">WIDTH</span>:<span class="number">0</span>] <span class="signal">carry</span>;
    <span class="keyword">assign</span> <span class="signal">carry</span>[<span class="number">0</span>] = <span class="signal">cin</span>;
    <span class="keyword">assign</span> <span class="signal">cout</span> = <span class="signal">carry</span>[<span class="signal">WIDTH</span>];

    <span class="comment">// Generate WIDTH instances of full adders</span>
    <span class="keyword">genvar</span> <span class="signal">i</span>;
    <span class="keyword">generate</span>
        <span class="keyword">for</span> (<span class="signal">i</span> = <span class="number">0</span>; <span class="signal">i</span> < <span class="signal">WIDTH</span>; <span class="signal">i</span>++) <span class="keyword">begin</span> : <span class="module-name">gen_adder</span>
            <span class="module-name">full_adder</span> <span class="signal">u_fa</span> (
                .<span class="signal">a</span>    (<span class="signal">a</span>[<span class="signal">i</span>]),
                .<span class="signal">b</span>    (<span class="signal">b</span>[<span class="signal">i</span>]),
                .<span class="signal">cin</span>  (<span class="signal">carry</span>[<span class="signal">i</span>]),
                .<span class="signal">sum</span>  (<span class="signal">sum</span>[<span class="signal">i</span>]),
                .<span class="signal">cout</span> (<span class="signal">carry</span>[<span class="signal">i</span>+<span class="number">1</span>])
            );
        <span class="keyword">end</span>
    <span class="keyword">endgenerate</span>
<span class="keyword">endmodule</span>

<span class="comment">// Full adder module used above</span>
<span class="keyword">module</span> <span class="module-name">full_adder</span> (
    <span class="keyword">input</span>  <span class="type">logic</span> <span class="signal">a</span>, <span class="signal">b</span>, <span class="signal">cin</span>,
    <span class="keyword">output</span> <span class="type">logic</span> <span class="signal">sum</span>, <span class="signal">cout</span>
);
    <span class="keyword">assign</span> <span class="signal">sum</span>  = <span class="signal">a</span> ^ <span class="signal">b</span> ^ <span class="signal">cin</span>;
    <span class="keyword">assign</span> <span class="signal">cout</span> = (<span class="signal">a</span> & <span class="signal">b</span>) | (<span class="signal">cin</span> & (<span class="signal">a</span> ^ <span class="signal">b</span>));
<span class="keyword">endmodule</span></code></div>

    <h3 class="en">Generate If (Conditional Hardware)</h3>
    <h3 class="ko">Generate If (ì¡°ê±´ë¶€ í•˜ë“œì›¨ì–´)</h3>

    <div class="code-block"><code><span class="comment">// Conditional instantiation based on parameters</span>
<span class="keyword">module</span> <span class="module-name">configurable_fifo</span> #(
    <span class="keyword">parameter</span> <span class="type">bit</span> <span class="signal">USE_SYNC_RESET</span> = <span class="number">1</span>
)(
    <span class="keyword">input</span> <span class="type">logic</span> <span class="signal">clk</span>, <span class="signal">rst</span>
    <span class="comment">// ... other ports</span>
);
    <span class="keyword">generate</span>
        <span class="keyword">if</span> (<span class="signal">USE_SYNC_RESET</span>) <span class="keyword">begin</span> : <span class="module-name">gen_sync</span>
            <span class="comment">// Synchronous reset logic</span>
            <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> <span class="signal">clk</span>) <span class="keyword">begin</span>
                <span class="keyword">if</span> (<span class="signal">rst</span>) <span class="comment">/* reset logic */</span> ;
            <span class="keyword">end</span>
        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span> : <span class="module-name">gen_async</span>
            <span class="comment">// Asynchronous reset logic</span>
            <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> <span class="signal">clk</span> <span class="keyword">or</span> <span class="keyword">posedge</span> <span class="signal">rst</span>) <span class="keyword">begin</span>
                <span class="keyword">if</span> (<span class="signal">rst</span>) <span class="comment">/* reset logic */</span> ;
            <span class="keyword">end</span>
        <span class="keyword">end</span>
    <span class="keyword">endgenerate</span>
<span class="keyword">endmodule</span></code></div>

    <!-- Section 7: Coding Style Best Practices -->
    <h2 id="style">
        <span class="en">7. Coding Style Best Practices</span>
        <span class="ko">7. ì½”ë”© ìŠ¤íƒ€ì¼ ëª¨ë²” ì‚¬ë¡€</span>
    </h2>

    <div class="concept-box">
        <h3 class="en">âœ… Do This</h3>
        <h3 class="ko">âœ… ì´ë ‡ê²Œ í•˜ì„¸ìš”</h3>
        <ul>
            <li class="en">Use <code>logic</code> for all signals (not <code>wire</code> or <code>reg</code>)</li>
            <li class="ko">ëª¨ë“  ì‹ í˜¸ì— <code>logic</code> ì‚¬ìš© (<code>wire</code>ë‚˜ <code>reg</code> ëŒ€ì‹ )</li>
            <li class="en">Use ANSI-style port declarations</li>
            <li class="ko">ANSI ìŠ¤íƒ€ì¼ í¬íŠ¸ ì„ ì–¸ ì‚¬ìš©</li>
            <li class="en">Use named port connections for instantiation</li>
            <li class="ko">ì¸ìŠ¤í„´ìŠ¤í™”ì— ì´ë¦„ ê¸°ë°˜ í¬íŠ¸ ì—°ê²° ì‚¬ìš©</li>
            <li class="en">Prefix instance names with <code>u_</code> (unit) or <code>i_</code> (instance)</li>
            <li class="ko">ì¸ìŠ¤í„´ìŠ¤ ì´ë¦„ ì•ì— <code>u_</code> (unit) ë˜ëŠ” <code>i_</code> (instance) ì ‘ë‘ì‚¬ ì‚¬ìš©</li>
            <li class="en">Use meaningful parameter names: <code>DATA_WIDTH</code>, not <code>W</code></li>
            <li class="ko">ì˜ë¯¸ ìˆëŠ” íŒŒë¼ë¯¸í„° ì´ë¦„ ì‚¬ìš©: <code>W</code>ê°€ ì•„ë‹Œ <code>DATA_WIDTH</code></li>
            <li class="en">Add comments for complex logic</li>
            <li class="ko">ë³µì¡í•œ ë¡œì§ì— ì£¼ì„ ì¶”ê°€</li>
            <li class="en">Use <code>_n</code> suffix for active-low signals: <code>rst_n</code>, <code>cs_n</code></li>
            <li class="ko">ì•¡í‹°ë¸Œ-ë¡œìš° ì‹ í˜¸ì— <code>_n</code> ì ‘ë¯¸ì‚¬ ì‚¬ìš©: <code>rst_n</code>, <code>cs_n</code></li>
        </ul>
    </div>

    <div class="warning">
        <h3 class="en">âŒ Avoid This</h3>
        <h3 class="ko">âŒ í”¼í•´ì•¼ í•  ê²ƒ</h3>
        <ul>
            <li class="en">Positional port connections (error-prone with many ports)</li>
            <li class="ko">ìœ„ì¹˜ ê¸°ë°˜ í¬íŠ¸ ì—°ê²° (ë§ì€ í¬íŠ¸ì—ì„œ ì˜¤ë¥˜ ë°œìƒ ì‰¬ì›€)</li>
            <li class="en">Magic numbers: use parameters instead of <code>8'hFF</code></li>
            <li class="ko">ë§¤ì§ ë„˜ë²„: <code>8'hFF</code> ëŒ€ì‹  íŒŒë¼ë¯¸í„° ì‚¬ìš©</li>
            <li class="en">Mixing blocking (<code>=</code>) and non-blocking (<code><=</code>) in same always block</li>
            <li class="ko">ê°™ì€ always ë¸”ë¡ì—ì„œ ë¸”ë¡œí‚¹(<code>=</code>)ê³¼ ë…¼ë¸”ë¡œí‚¹(<code><=</code>) í˜¼í•©</li>
            <li class="en">Incomplete sensitivity lists (use <code>always_comb</code> or <code>always_ff</code>)</li>
            <li class="ko">ë¶ˆì™„ì „í•œ ê°ë„ ë¦¬ìŠ¤íŠ¸ (<code>always_comb</code> ë˜ëŠ” <code>always_ff</code> ì‚¬ìš©)</li>
            <li class="en">Multiple drivers for the same signal</li>
            <li class="ko">ê°™ì€ ì‹ í˜¸ì— ëŒ€í•œ ë‹¤ì¤‘ ë“œë¼ì´ë²„</li>
        </ul>
    </div>

    <!-- Section 8: Common Mistakes -->
    <h2 id="mistakes">
        <span class="en">8. Common Mistakes to Avoid</span>
        <span class="ko">8. í”¼í•´ì•¼ í•  í”í•œ ì‹¤ìˆ˜</span>
    </h2>

    <h3 class="en">Mistake 1: Port Width Mismatch</h3>
    <h3 class="ko">ì‹¤ìˆ˜ 1: í¬íŠ¸ í­ ë¶ˆì¼ì¹˜</h3>
    <div class="code-block"><code><span class="comment">// âŒ WRONG: Signal width doesn't match port width</span>
<span class="type">logic</span> [<span class="number">15</span>:<span class="number">0</span>] <span class="signal">wide_signal</span>;
<span class="module-name">my_module</span> <span class="signal">u_mod</span> (
    .<span class="signal">data_in</span>(<span class="signal">wide_signal</span>)  <span class="comment">// If port is [7:0], only lower 8 bits used!</span>
);

<span class="comment">// âœ… CORRECT: Match widths or explicitly slice</span>
<span class="module-name">my_module</span> <span class="signal">u_mod</span> (
    .<span class="signal">data_in</span>(<span class="signal">wide_signal</span>[<span class="number">7</span>:<span class="number">0</span>])
);</code></div>

    <h3 class="en">Mistake 2: Forgetting to Connect Outputs</h3>
    <h3 class="ko">ì‹¤ìˆ˜ 2: ì¶œë ¥ ì—°ê²° ëˆ„ë½</h3>
    <div class="code-block"><code><span class="comment">// If you don't need an output, leave it empty - but make it explicit</span>
<span class="module-name">counter</span> <span class="signal">u_cnt</span> (
    .<span class="signal">clk</span>      (<span class="signal">clk</span>),
    .<span class="signal">rst_n</span>    (<span class="signal">rst_n</span>),
    .<span class="signal">count</span>    (<span class="signal">count_val</span>),
    .<span class="signal">overflow</span> ()  <span class="comment">// âœ… Explicitly unconnected</span>
);</code></div>

    <h3 class="en">Mistake 3: Parameter Type Issues</h3>
    <h3 class="ko">ì‹¤ìˆ˜ 3: íŒŒë¼ë¯¸í„° íƒ€ì… ë¬¸ì œ</h3>
    <div class="code-block"><code><span class="comment">// âŒ WRONG: Using parameter in range before it's applied</span>
<span class="keyword">module</span> <span class="module-name">bad_example</span> #(
    <span class="keyword">parameter</span> <span class="signal">WIDTH</span> = <span class="number">8</span>
)(
    <span class="keyword">input</span> [<span class="signal">WIDTH</span>:<span class="number">0</span>] <span class="signal">data</span>  <span class="comment">// This is WIDTH+1 bits, not WIDTH!</span>
);

<span class="comment">// âœ… CORRECT</span>
<span class="keyword">module</span> <span class="module-name">good_example</span> #(
    <span class="keyword">parameter</span> <span class="signal">WIDTH</span> = <span class="number">8</span>
)(
    <span class="keyword">input</span> [<span class="signal">WIDTH</span>-<span class="number">1</span>:<span class="number">0</span>] <span class="signal">data</span>  <span class="comment">// Correct: WIDTH bits (7:0)</span>
);</code></div>

    <!-- Section 9: Real-World Examples -->
    <h2 id="examples">
        <span class="en">9. Real-World Examples</span>
        <span class="ko">9. ì‹¤ì œ ì˜ˆì œ</span>
    </h2>

    <h3 class="en">Example A: 4-to-1 Multiplexer</h3>
    <h3 class="ko">ì˜ˆì œ A: 4ëŒ€1 ë©€í‹°í”Œë ‰ì„œ</h3>

    <div class="code-block"><code><span class="comment">// Example 6: Parameterized 4:1 MUX</span>
<span class="keyword">module</span> <span class="module-name">mux4to1</span> #(
    <span class="keyword">parameter</span> <span class="type">int</span> <span class="signal">WIDTH</span> = <span class="number">8</span>
)(
    <span class="keyword">input</span>  <span class="type">logic</span> [<span class="signal">WIDTH</span>-<span class="number">1</span>:<span class="number">0</span>] <span class="signal">in0</span>, <span class="signal">in1</span>, <span class="signal">in2</span>, <span class="signal">in3</span>,
    <span class="keyword">input</span>  <span class="type">logic</span> [<span class="number">1</span>:<span class="number">0</span>]         <span class="signal">sel</span>,
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="signal">WIDTH</span>-<span class="number">1</span>:<span class="number">0</span>] <span class="signal">out</span>
);
    <span class="keyword">always_comb</span> <span class="keyword">begin</span>
        <span class="keyword">case</span> (<span class="signal">sel</span>)
            <span class="number">2'b00</span>:   <span class="signal">out</span> = <span class="signal">in0</span>;
            <span class="number">2'b01</span>:   <span class="signal">out</span> = <span class="signal">in1</span>;
            <span class="number">2'b10</span>:   <span class="signal">out</span> = <span class="signal">in2</span>;
            <span class="number">2'b11</span>:   <span class="signal">out</span> = <span class="signal">in3</span>;
            <span class="keyword">default</span>: <span class="signal">out</span> = <span class="string">'x</span>;  <span class="comment">// For simulation, catch undefined sel</span>
        <span class="keyword">endcase</span>
    <span class="keyword">end</span>
<span class="keyword">endmodule</span></code></div>

    <h3 class="en">Example B: Binary to 7-Segment Decoder</h3>
    <h3 class="ko">ì˜ˆì œ B: ì´ì§„ìˆ˜ì—ì„œ 7ì„¸ê·¸ë¨¼íŠ¸ ë””ì½”ë”</h3>

    <div class="code-block"><code><span class="comment">// Example 7: 7-segment display decoder</span>
<span class="keyword">module</span> <span class="module-name">seg7_decoder</span> (
    <span class="keyword">input</span>  <span class="type">logic</span> [<span class="number">3</span>:<span class="number">0</span>] <span class="signal">hex</span>,      <span class="comment">// 0-F input</span>
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="number">6</span>:<span class="number">0</span>] <span class="signal">segments</span>  <span class="comment">// a-g segments (active low)</span>
);
    <span class="comment">// Segment encoding: segments[6:0] = {g,f,e,d,c,b,a}</span>
    <span class="keyword">always_comb</span> <span class="keyword">begin</span>
        <span class="keyword">case</span> (<span class="signal">hex</span>)
            <span class="number">4'h0</span>: <span class="signal">segments</span> = <span class="number">7'b1000000</span>;  <span class="comment">// 0</span>
            <span class="number">4'h1</span>: <span class="signal">segments</span> = <span class="number">7'b1111001</span>;  <span class="comment">// 1</span>
            <span class="number">4'h2</span>: <span class="signal">segments</span> = <span class="number">7'b0100100</span>;  <span class="comment">// 2</span>
            <span class="number">4'h3</span>: <span class="signal">segments</span> = <span class="number">7'b0110000</span>;  <span class="comment">// 3</span>
            <span class="number">4'h4</span>: <span class="signal">segments</span> = <span class="number">7'b0011001</span>;  <span class="comment">// 4</span>
            <span class="number">4'h5</span>: <span class="signal">segments</span> = <span class="number">7'b0010010</span>;  <span class="comment">// 5</span>
            <span class="number">4'h6</span>: <span class="signal">segments</span> = <span class="number">7'b0000010</span>;  <span class="comment">// 6</span>
            <span class="number">4'h7</span>: <span class="signal">segments</span> = <span class="number">7'b1111000</span>;  <span class="comment">// 7</span>
            <span class="number">4'h8</span>: <span class="signal">segments</span> = <span class="number">7'b0000000</span>;  <span class="comment">// 8</span>
            <span class="number">4'h9</span>: <span class="signal">segments</span> = <span class="number">7'b0010000</span>;  <span class="comment">// 9</span>
            <span class="number">4'hA</span>: <span class="signal">segments</span> = <span class="number">7'b0001000</span>;  <span class="comment">// A</span>
            <span class="number">4'hB</span>: <span class="signal">segments</span> = <span class="number">7'b0000011</span>;  <span class="comment">// b</span>
            <span class="number">4'hC</span>: <span class="signal">segments</span> = <span class="number">7'b1000110</span>;  <span class="comment">// C</span>
            <span class="number">4'hD</span>: <span class="signal">segments</span> = <span class="number">7'b0100001</span>;  <span class="comment">// d</span>
            <span class="number">4'hE</span>: <span class="signal">segments</span> = <span class="number">7'b0000110</span>;  <span class="comment">// E</span>
            <span class="number">4'hF</span>: <span class="signal">segments</span> = <span class="number">7'b0001110</span>;  <span class="comment">// F</span>
            <span class="keyword">default</span>: <span class="signal">segments</span> = <span class="number">7'b1111111</span>; <span class="comment">// All off</span>
        <span class="keyword">endcase</span>
    <span class="keyword">end</span>
<span class="keyword">endmodule</span></code></div>

    <h3 class="en">Example C: Complete System - Counter with Display</h3>
    <h3 class="ko">ì˜ˆì œ C: ì™„ì „í•œ ì‹œìŠ¤í…œ - ë””ìŠ¤í”Œë ˆì´ê°€ ìˆëŠ” ì¹´ìš´í„°</h3>

    <div class="code-block"><code><span class="comment">// Example 8: Top-level module combining counter and 7-seg</span>
<span class="keyword">module</span> <span class="module-name">counter_display</span> (
    <span class="keyword">input</span>  <span class="type">logic</span>       <span class="signal">clk</span>,
    <span class="keyword">input</span>  <span class="type">logic</span>       <span class="signal">rst_n</span>,
    <span class="keyword">input</span>  <span class="type">logic</span>       <span class="signal">enable</span>,
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="number">6</span>:<span class="number">0</span>] <span class="signal">hex0</span>,   <span class="comment">// Lower digit</span>
    <span class="keyword">output</span> <span class="type">logic</span> [<span class="number">6</span>:<span class="number">0</span>] <span class="signal">hex1</span>    <span class="comment">// Upper digit</span>
);
    <span class="comment">// Internal signals</span>
    <span class="type">logic</span> [<span class="number">7</span>:<span class="number">0</span>] <span class="signal">count_value</span>;

    <span class="comment">// Instantiate 8-bit counter</span>
    <span class="module-name">counter</span> #(
        .<span class="signal">WIDTH</span>(<span class="number">8</span>),
        .<span class="signal">MAX_COUNT</span>(<span class="number">255</span>)
    ) <span class="signal">u_counter</span> (
        .<span class="signal">clk</span>      (<span class="signal">clk</span>),
        .<span class="signal">rst_n</span>    (<span class="signal">rst_n</span>),
        .<span class="signal">enable</span>   (<span class="signal">enable</span>),
        .<span class="signal">count</span>    (<span class="signal">count_value</span>),
        .<span class="signal">overflow</span> ()
    );

    <span class="comment">// Instantiate two 7-segment decoders</span>
    <span class="module-name">seg7_decoder</span> <span class="signal">u_hex0</span> (
        .<span class="signal">hex</span>      (<span class="signal">count_value</span>[<span class="number">3</span>:<span class="number">0</span>]),  <span class="comment">// Lower nibble</span>
        .<span class="signal">segments</span> (<span class="signal">hex0</span>)
    );

    <span class="module-name">seg7_decoder</span> <span class="signal">u_hex1</span> (
        .<span class="signal">hex</span>      (<span class="signal">count_value</span>[<span class="number">7</span>:<span class="number">4</span>]),  <span class="comment">// Upper nibble</span>
        .<span class="signal">segments</span> (<span class="signal">hex1</span>)
    );
<span class="keyword">endmodule</span></code></div>

    <div class="intro" style="margin-top: 40px;">
        <h3 class="en">ğŸ¯ Key Takeaways</h3>
        <h3 class="ko">ğŸ¯ í•µì‹¬ ìš”ì•½</h3>
        <ol>
            <li class="en"><strong>Modules</strong> are the building blocks - they encapsulate functionality with defined interfaces</li>
            <li class="ko"><strong>ëª¨ë“ˆ</strong>ì€ êµ¬ì„± ìš”ì†Œ - ì •ì˜ëœ ì¸í„°í˜ì´ìŠ¤ë¡œ ê¸°ëŠ¥ì„ ìº¡ìŠí™”</li>
            <li class="en">Use <strong>logic</strong> type for all signals in SystemVerilog</li>
            <li class="ko">SystemVerilogì—ì„œ ëª¨ë“  ì‹ í˜¸ì— <strong>logic</strong> íƒ€ì… ì‚¬ìš©</li>
            <li class="en"><strong>Parameters</strong> make modules reusable; <strong>localparam</strong> for internal constants</li>
            <li class="ko"><strong>parameter</strong>ëŠ” ëª¨ë“ˆì„ ì¬ì‚¬ìš© ê°€ëŠ¥í•˜ê²Œ; <strong>localparam</strong>ì€ ë‚´ë¶€ ìƒìˆ˜ìš©</li>
            <li class="en">Always use <strong>named port connections</strong> for instantiation</li>
            <li class="ko">ì¸ìŠ¤í„´ìŠ¤í™”ì— í•­ìƒ <strong>ì´ë¦„ ê¸°ë°˜ í¬íŠ¸ ì—°ê²°</strong> ì‚¬ìš©</li>
            <li class="en"><strong>Generate blocks</strong> create parameterized, scalable hardware</li>
            <li class="ko"><strong>Generate ë¸”ë¡</strong>ì€ íŒŒë¼ë¯¸í„°í™”ëœ í™•ì¥ ê°€ëŠ¥í•œ í•˜ë“œì›¨ì–´ ìƒì„±</li>
        </ol>
    </div>

    <div class="nav-links">
        <span></span>
        <a href="day-01-practice.html">
            <span class="en">Practice Exercises â†’</span>
            <span class="ko">ì—°ìŠµ ë¬¸ì œ â†’</span>
        </a>
        <a href="day-01-quiz.html">
            <span class="en">Take Quiz â†’</span>
            <span class="ko">í€´ì¦ˆ í’€ê¸° â†’</span>
        </a>
    </div>

    <script>
        let isKorean = false;
        function toggleLang() {
            isKorean = !isKorean;
            document.querySelectorAll('.en').forEach(el => {
                el.style.setProperty('display', isKorean ? 'none' : 'revert', 'important');
            });
            document.querySelectorAll('.ko').forEach(el => {
                el.style.setProperty('display', isKorean ? 'revert' : 'none', 'important');
            });
            document.querySelector('.lang-toggle').textContent = isKorean ? 'English' : 'í•œêµ­ì–´';
        }
    </script>
</body>
</html>