// Seed: 4221531334
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input supply1 id_3
);
  wire id_5;
  assign module_1.id_4 = 0;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_1
  );
  wire id_7;
endmodule
module module_2 ();
  logic [7:0] id_2;
  logic [7:0] id_3;
  logic [7:0] id_4;
  assign id_2 = id_4;
  wire id_5, id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  module_2 modCall_1 ();
endmodule
