<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2617" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2617{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_2617{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2617{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2617{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2617{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t6_2617{left:360px;bottom:868px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2617{left:70px;bottom:784px;letter-spacing:-0.12px;}
#t8_2617{left:70px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_2617{left:70px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_2617{left:70px;bottom:727px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#tb_2617{left:70px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tc_2617{left:70px;bottom:687px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#td_2617{left:70px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_2617{left:70px;bottom:648px;letter-spacing:-0.17px;word-spacing:-0.76px;}
#tf_2617{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_2617{left:70px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#th_2617{left:70px;bottom:591px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_2617{left:70px;bottom:568px;letter-spacing:-0.29px;word-spacing:-0.74px;}
#tj_2617{left:70px;bottom:533px;letter-spacing:-0.13px;}
#tk_2617{left:70px;bottom:510px;letter-spacing:-0.13px;}
#tl_2617{left:70px;bottom:492px;letter-spacing:-0.11px;}
#tm_2617{left:91px;bottom:474px;letter-spacing:-0.11px;}
#tn_2617{left:394px;bottom:474px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_2617{left:70px;bottom:455px;letter-spacing:-0.11px;}
#tp_2617{left:91px;bottom:437px;letter-spacing:-0.11px;}
#tq_2617{left:70px;bottom:419px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tr_2617{left:70px;bottom:382px;letter-spacing:-0.12px;}
#ts_2617{left:70px;bottom:364px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tt_2617{left:70px;bottom:328px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tu_2617{left:70px;bottom:305px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tv_2617{left:70px;bottom:287px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tw_2617{left:70px;bottom:269px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tx_2617{left:70px;bottom:250px;letter-spacing:-0.15px;word-spacing:0.02px;}
#ty_2617{left:70px;bottom:232px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tz_2617{left:70px;bottom:214px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t10_2617{left:70px;bottom:179px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t11_2617{left:70px;bottom:156px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#t12_2617{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t13_2617{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t14_2617{left:314px;bottom:1065px;letter-spacing:-0.13px;}
#t15_2617{left:314px;bottom:1050px;letter-spacing:-0.18px;}
#t16_2617{left:360px;bottom:1065px;letter-spacing:-0.12px;}
#t17_2617{left:360px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-1.16px;}
#t18_2617{left:360px;bottom:1034px;letter-spacing:-0.15px;}
#t19_2617{left:433px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1a_2617{left:433px;bottom:1050px;letter-spacing:-0.12px;}
#t1b_2617{left:558px;bottom:1065px;letter-spacing:-0.13px;}
#t1c_2617{left:79px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_2617{left:79px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_2617{left:79px;bottom:978px;letter-spacing:-0.14px;}
#t1f_2617{left:314px;bottom:1011px;}
#t1g_2617{left:360px;bottom:1011px;letter-spacing:-0.11px;}
#t1h_2617{left:433px;bottom:1011px;letter-spacing:-0.14px;}
#t1i_2617{left:558px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_2617{left:558px;bottom:995px;letter-spacing:-0.12px;}
#t1k_2617{left:558px;bottom:978px;letter-spacing:-0.1px;word-spacing:-0.42px;}
#t1l_2617{left:558px;bottom:961px;letter-spacing:-0.11px;}
#t1m_2617{left:558px;bottom:944px;letter-spacing:-0.12px;}
#t1n_2617{left:558px;bottom:927px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_2617{left:84px;bottom:846px;letter-spacing:-0.15px;}
#t1p_2617{left:165px;bottom:846px;letter-spacing:-0.13px;}
#t1q_2617{left:270px;bottom:846px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1r_2617{left:423px;bottom:846px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1s_2617{left:582px;bottom:846px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1t_2617{left:740px;bottom:846px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1u_2617{left:99px;bottom:822px;}
#t1v_2617{left:165px;bottom:822px;letter-spacing:-0.11px;}
#t1w_2617{left:259px;bottom:822px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1x_2617{left:419px;bottom:822px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1y_2617{left:574px;bottom:822px;letter-spacing:-0.12px;}
#t1z_2617{left:748px;bottom:822px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_2617{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2617{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2617{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2617{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2617{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2617{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2617{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2617{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2617" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2617Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2617" style="-webkit-user-select: none;"><object width="935" height="1210" data="2617/2617.svg" type="image/svg+xml" id="pdf2617" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2617" class="t s1_2617">VREDUCESH—Perform Reduction Transformation on Scalar FP16 Value </span>
<span id="t2_2617" class="t s2_2617">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2617" class="t s1_2617">Vol. 2C </span><span id="t4_2617" class="t s1_2617">5-655 </span>
<span id="t5_2617" class="t s3_2617">VREDUCESH—Perform Reduction Transformation on Scalar FP16 Value </span>
<span id="t6_2617" class="t s4_2617">Instruction Operand Encoding </span>
<span id="t7_2617" class="t s5_2617">Description </span>
<span id="t8_2617" class="t s6_2617">This instruction performs a reduction transformation of the low binary encoded FP16 value in the source operand </span>
<span id="t9_2617" class="t s6_2617">(the second operand) and store the reduced result in binary FP format to the low element of the destination </span>
<span id="ta_2617" class="t s6_2617">operand (the first operand) under the writemask k1. For further details see the description of VREDUCEPH. </span>
<span id="tb_2617" class="t s6_2617">Bits 127:16 of the destination operand are copied from the corresponding bits of the first source operand. Bits </span>
<span id="tc_2617" class="t s6_2617">MAXVL-1:128 of the destination operand are zeroed. The low FP16 element of the destination is updated according </span>
<span id="td_2617" class="t s6_2617">to the writemask. </span>
<span id="te_2617" class="t s6_2617">This instruction might end up with a precision exception set. However, in case of SPE set (i.e., Suppress Precision </span>
<span id="tf_2617" class="t s6_2617">Exception, which is imm8[3]=1), no precision exception is reported. </span>
<span id="tg_2617" class="t s6_2617">This instruction may generate tiny non-zero result. If it does so, it does not report underflow exception, even if </span>
<span id="th_2617" class="t s6_2617">underflow exceptions are unmasked (UM flag in MXCSR register is 0). </span>
<span id="ti_2617" class="t s6_2617">For special cases, see Table 5-30. </span>
<span id="tj_2617" class="t s5_2617">Operation </span>
<span id="tk_2617" class="t s7_2617">VREDUCESH dest{k1}, src, imm8 </span>
<span id="tl_2617" class="t s8_2617">IF k1[0] or *no writemask*: </span>
<span id="tm_2617" class="t s8_2617">dest.fp16[0] := reduce_fp16(src2.fp16[0], imm8) </span><span id="tn_2617" class="t s8_2617">// see VREDUCEPH </span>
<span id="to_2617" class="t s8_2617">ELSE IF *zeroing*: </span>
<span id="tp_2617" class="t s8_2617">dest.fp16[0] := 0 </span>
<span id="tq_2617" class="t s8_2617">//else dest.fp16[0] remains unchanged </span>
<span id="tr_2617" class="t s8_2617">DEST[127:16] := src1[127:16] </span>
<span id="ts_2617" class="t s8_2617">DEST[MAXVL-1:128] := 0 </span>
<span id="tt_2617" class="t s5_2617">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tu_2617" class="t s8_2617">VREDUCESH __m128h _mm_mask_reduce_round_sh (__m128h src, __mmask8 k, __m128h a, __m128h b, int imm8, const int sae); </span>
<span id="tv_2617" class="t s8_2617">VREDUCESH __m128h _mm_maskz_reduce_round_sh (__mmask8 k, __m128h a, __m128h b, int imm8, const int sae); </span>
<span id="tw_2617" class="t s8_2617">VREDUCESH __m128h _mm_reduce_round_sh (__m128h a, __m128h b, int imm8, const int sae); </span>
<span id="tx_2617" class="t s8_2617">VREDUCESH __m128h _mm_mask_reduce_sh (__m128h src, __mmask8 k, __m128h a, __m128h b, int imm8); </span>
<span id="ty_2617" class="t s8_2617">VREDUCESH __m128h _mm_maskz_reduce_sh (__mmask8 k, __m128h a, __m128h b, int imm8); </span>
<span id="tz_2617" class="t s8_2617">VREDUCESH __m128h _mm_reduce_sh (__m128h a, __m128h b, int imm8); </span>
<span id="t10_2617" class="t s5_2617">SIMD Floating-Point Exceptions </span>
<span id="t11_2617" class="t s6_2617">Invalid, Precision. </span>
<span id="t12_2617" class="t s7_2617">Opcode/ </span>
<span id="t13_2617" class="t s7_2617">Instruction </span>
<span id="t14_2617" class="t s7_2617">Op/ </span>
<span id="t15_2617" class="t s7_2617">En </span>
<span id="t16_2617" class="t s7_2617">64/32 </span>
<span id="t17_2617" class="t s7_2617">bit Mode </span>
<span id="t18_2617" class="t s7_2617">Support </span>
<span id="t19_2617" class="t s7_2617">CPUID Feature </span>
<span id="t1a_2617" class="t s7_2617">Flag </span>
<span id="t1b_2617" class="t s7_2617">Description </span>
<span id="t1c_2617" class="t s8_2617">EVEX.LLIG.NP.0F3A.W0 57 /r /ib </span>
<span id="t1d_2617" class="t s8_2617">VREDUCESH xmm1{k1}{z}, xmm2, </span>
<span id="t1e_2617" class="t s8_2617">xmm3/m16 {sae}, imm8 </span>
<span id="t1f_2617" class="t s8_2617">A </span><span id="t1g_2617" class="t s8_2617">V/V </span><span id="t1h_2617" class="t s8_2617">AVX512-FP16 </span><span id="t1i_2617" class="t s8_2617">Perform a reduction transformation on the low </span>
<span id="t1j_2617" class="t s8_2617">binary encoded FP16 value in xmm3/m16 by </span>
<span id="t1k_2617" class="t s8_2617">subtracting a number of fraction bits specified by </span>
<span id="t1l_2617" class="t s8_2617">the imm8 field. Store the result in xmm1 subject </span>
<span id="t1m_2617" class="t s8_2617">to writemask k1. Bits 127:16 from xmm2 are </span>
<span id="t1n_2617" class="t s8_2617">copied to xmm1[127:16]. </span>
<span id="t1o_2617" class="t s7_2617">Op/En </span><span id="t1p_2617" class="t s7_2617">Tuple </span><span id="t1q_2617" class="t s7_2617">Operand 1 </span><span id="t1r_2617" class="t s7_2617">Operand 2 </span><span id="t1s_2617" class="t s7_2617">Operand 3 </span><span id="t1t_2617" class="t s7_2617">Operand 4 </span>
<span id="t1u_2617" class="t s8_2617">A </span><span id="t1v_2617" class="t s8_2617">Scalar </span><span id="t1w_2617" class="t s8_2617">ModRM:reg (w) </span><span id="t1x_2617" class="t s8_2617">VEX.vvvv (r) </span><span id="t1y_2617" class="t s8_2617">ModRM:r/m (r) </span><span id="t1z_2617" class="t s8_2617">imm8 (r) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
