Gnucap : The Gnu Circuit Analysis Package
Never trust any version less than 1.0
Copyright 1982-2013, Albert Davis
Gnucap comes with ABSOLUTELY NO WARRANTY
This is free software, and you are welcome
to redistribute it under the terms of 
the GNU General Public License, version 3 or later.
See the file "COPYING" for details.
main version: noinsensitive 2025.10.15
core-lib version: noinsensitive 2025.10.15
default plugins: noinsensitive 2025.10.15
param: already installed, replacing
stashing as param:0
parameters: already installed, replacing
stashing as parameters:0
parameter: already installed, replacing
stashing as parameter:0
logic: already installed, replacing
stashing as logic:0
spice: already installed, replacing
stashing as spice:0
acs: already installed, replacing
stashing as acs:0
;: already installed, replacing
stashing as ;:0
#: already installed, replacing
stashing as #:0
*: already installed, replacing
stashing as *:0
': already installed, replacing
stashing as ':0
": already installed, replacing
stashing as ":0
dev_comment: already installed, replacing
stashing as dev_comment:0
.model: already installed, replacing
stashing as .model:0
.subckt: already installed, replacing
stashing as .subckt:0
.macro: already installed, replacing
stashing as .macro:0
.lib: already installed, replacing
stashing as .lib:0
lib: already installed, replacing
stashing as lib:0
.include: already installed, replacing
stashing as .include:0
.merge: already installed, replacing
stashing as .merge:0
merge: already installed, replacing
stashing as merge:0
<: already installed, replacing
stashing as <:0
.get: already installed, replacing
stashing as .get:0
get: already installed, replacing
stashing as get:0
.build: already installed, replacing
stashing as .build:0
build: already installed, replacing
stashing as build:0
spice: already installed, replacing
stashing as spice:0
`spice: already installed, replacing
stashing as `spice:0
acs: already installed, replacing
stashing as acs:0
.endc: already installed, replacing
stashing as .endc:0
.control: already installed, replacing
stashing as .control:0
verilog: already installed, replacing
stashing as verilog:0
paramset: already installed, replacing
stashing as paramset:0
module: already installed, replacing
stashing as module:0
macromodule: already installed, replacing
stashing as macromodule:0
verilog: already installed, replacing
stashing as verilog:0
quit: already installed, replacing
stashing as quit:0
exit: already installed, replacing
stashing as exit:0
detach_all: already installed, replacing
stashing as detach_all:0
paramset NMOS PSP104VA;
  parameter real l=1.0u;
   parameter real w=1.0u;
   parameter integer nf=1;
   parameter real ad=1.0e-12;
   parameter real pd=1.0e-6;
   parameter real as=1.0e-12;
   parameter real ps=1.0e-6;
   parameter real sa=0.0;
   parameter real sb=0.0;
   parameter real sd=0.0;
 .TYPE=1; .L=l; .W=w; .NF=nf; .AD=ad; .PD=pd; .AS=as; .PS=ps; .SA=sa; .SB=sb; .SD=sd;
endparamset

paramset PMOS PSP104VA;
  parameter real l=1.0u;
   parameter real w=1.0u;
   parameter integer nf=1;
   parameter real ad=1.0e-12;
   parameter real pd=1.0e-6;
   parameter real as=1.0e-12;
   parameter real ps=1.0e-6;
   parameter real sa=0.0;
   parameter real sb=0.0;
   parameter real sd=0.0;
 .TYPE=(- 1); .L=l; .W=w; .NF=nf; .AD=ad; .PD=pd; .AS=as; .PS=ps; .SA=sa; .SB=sb; .SD=sd;
endparamset

parameter real L=0.09u; // MOSFET length 
parameter real WN=10.0u; // NMOS width 
parameter real WP=20.0u; // PMOS width 
parameter real VNOM=1.2; // Nominal supply (V) 
// Common source amplifier
module cs_stage (.in(in),.out(out),.vdd(vdd),.gnd(gnd));
      parameter real W=10u;
      parameter real L=0.09u;
      parameter real RIN=100k;
      parameter real RLOAD=1k;
      input in, vdd, gnd;
      output out;
      electrical in, out, vdd, gnd;
  NMOS #(.w(W),.l(L)) N1 (.d(out),.g(g),.s(gnd),.b(gnd));
  resistor #(.r(RIN)) Rin (in, g);
  resistor #(.r(RLOAD)) Rload (vdd, out);
endmodule // cs_stage

//* Enable verilog mode
ground gnd;
cs_stage #(.W(WN),.L(L)) amp (in, out, vdd, gnd);
vsource #(.dc(VNOM)) Vdd (.p(vdd),.n(gnd));
vsine #(.dc(0.5*VNOM),.mag(0.05*VNOM)) Vin (.p(in),.n(gnd));
#            
 0.          
#Freq         vdb(in)      vdb(out)     iter(0)     
 100.        -24.43697    -11.15882     0.          
 125.8925    -24.43697    -11.15882     0.          
 158.4893    -24.43697    -11.15882     0.          
 199.5262    -24.43697    -11.15882     0.          
 251.1886    -24.43697    -11.15882     0.          
 316.2278    -24.43697    -11.15882     0.          
 398.1072    -24.43697    -11.15882     0.          
 501.1872    -24.43697    -11.15882     0.          
 630.9573    -24.43697    -11.15882     0.          
 794.3282    -24.43697    -11.15882     0.          
 1.E+3       -24.43697    -11.15882     0.          
 1.258925E+3 -24.43697    -11.15882     0.          
 1.584893E+3 -24.43697    -11.15882     0.          
 1.995262E+3 -24.43697    -11.15882     0.          
 2.511886E+3 -24.43697    -11.15882     0.          
 3.162278E+3 -24.43697    -11.15882     0.          
 3.981072E+3 -24.43697    -11.15882     0.          
 5.011872E+3 -24.43697    -11.15882     0.          
 6.309573E+3 -24.43697    -11.15882     0.          
 7.943282E+3 -24.43697    -11.15882     0.          
 10.E+3      -24.43697    -11.15882     0.          
 12.58925E+3 -24.43697    -11.15882     0.          
 15.84893E+3 -24.43697    -11.15883     0.          
 19.95262E+3 -24.43697    -11.15883     0.          
 25.11886E+3 -24.43697    -11.15883     0.          
 31.62278E+3 -24.43697    -11.15884     0.          
 39.81072E+3 -24.43697    -11.15885     0.          
 50.11872E+3 -24.43697    -11.15887     0.          
 63.09573E+3 -24.43697    -11.15891     0.          
 79.43282E+3 -24.43697    -11.15895     0.          
 100.E+3     -24.43697    -11.15903     0.          
 125.8925E+3 -24.43697    -11.15916     0.          
 158.4893E+3 -24.43697    -11.15936     0.          
 199.5262E+3 -24.43697    -11.15967     0.          
 251.1886E+3 -24.43697    -11.16017     0.          
 316.2278E+3 -24.43697    -11.16096     0.          
 398.1072E+3 -24.43697    -11.16221     0.          
 501.1872E+3 -24.43697    -11.1642      0.          
 630.9573E+3 -24.43697    -11.16734     0.          
 794.3282E+3 -24.43697    -11.17231     0.          
 1.E+6       -24.43697    -11.18019     0.          
 1.258925E+6 -24.43697    -11.19264     0.          
 1.584893E+6 -24.43697    -11.21229     0.          
 1.995262E+6 -24.43697    -11.24327     0.          
 2.511886E+6 -24.43697    -11.29191     0.          
 3.162278E+6 -24.43697    -11.36791     0.          
 3.981072E+6 -24.43697    -11.4857      0.          
 5.011872E+6 -24.43697    -11.66607     0.          
 6.309573E+6 -24.43697    -11.93743     0.          
 7.943282E+6 -24.43697    -12.33552     0.          
 10.E+6      -24.43697    -12.90007     0.          
 12.58925E+6 -24.43697    -13.66719     0.          
 15.84893E+6 -24.43697    -14.65921     0.          
 19.95262E+6 -24.43697    -15.87696     0.          
 25.11886E+6 -24.43697    -17.29939     0.          
 31.62278E+6 -24.43697    -18.89101     0.          
 39.81072E+6 -24.43697    -20.61207     0.          
 50.11872E+6 -24.43697    -22.42638     0.          
 63.09573E+6 -24.43697    -24.30499     0.          
 79.43282E+6 -24.43697    -26.22662     0.          
 100.E+6     -24.43697    -28.17642     0.          
 125.8925E+6 -24.43697    -30.14445     0.          
 158.4893E+6 -24.43697    -32.12414     0.          
 199.5262E+6 -24.43697    -34.11127     0.          
 251.1886E+6 -24.43697    -36.10311     0.          
 316.2278E+6 -24.43697    -38.09792     0.          
 398.1072E+6 -24.43697    -40.09459     0.          
 501.1872E+6 -24.43697    -42.09241     0.          
 630.9573E+6 -24.43697    -44.0909      0.          
 794.3282E+6 -24.43697    -46.08975     0.          
 1.E+9       -24.43697    -48.08869     0.          
Gnucap   System status
iterations: op=0, dc=6, tran=0, fourier=0, total=77
transient timesteps: accepted=0, rejected=0, total=0
nodes: user=3, subckt=1, model=16, total=20
dctran density=36.2%, ac density=36.2%
