CTCV352A_Rev.1.00_E
                                          CTCV352A
                               SerDes transmitter with bi-directional transceiver
1    General Description                                                2                Features
  CTCV352A is designed to support 1080p60 2Mpixel                                       MIPI CSI-2 with 1,2 or 4-lane input
uncompressed video data over 15m 100ohm                                                 MIPI D-PHY supports 80Mbps~1.2Gbps
differential STP or single-end 50ohm Coaxial cable                                      MIPI Virtual channel supported
with 4 in-line connectors between camera and                                            Video formats: RAW8/10/12/14/16/20,
processor by V-by-One® HS.                                                               YUV422/420, RGB888/666/565, JPEG, User-
  CTCV352A supports a MIPI CSI-2. Each CSI-2 data                                        defined generic 8-bit
lane can transmit up to 1.2Gbps/lane. Virtual channel                                   V-by-One® HS 400Mbps~4Gbps x2lane
is supported.                                                                           V-by-One® HS standard version1.5
  CTCV352A is particularly targeted to medical and                                      Reference clock input CKI range 10~40MHz
other applications requiring low power consumption.
                                                                                         shareable with video source CMOS sensor
  One high-speed V-by-One® HS lane can transmit up
                                                                                        Wide range IO voltage from 1.7V to 3.6V
to 1080p60fps. The maximum serial data rate is
                                                                                        Additional spread spectrum to reduce EMI
4Gbps/lane. 2nd output lane supports HDR large
amount of data or data copy-and-distribution                                            2-wire serial interface 1Mbps bridge function
experience.                                                                             Remote GPIO/UART control and monitoring
  CTCV352A is capable to control and monitor camera                                     Error detection including CRC and notification
module from remote ECU via GPIO, UART or 1Mbps                                          Low Current Consumption
2-wire serial interface.                                                                QFN40 5x5mm 0.4mm pitch Exp-pad package
  Several fault and error detection function including
CRC provides hardware functional safety design.
 3   Block Diagram
                          MIPI CSI-2              CTCV352A                                           V-by-One® HS
                          Rx 4-lane                                                                    Tx 2 lane
                                RD3p
                                RD3n                                                                  TX0N
                                                                                                      TX0P
                                                                            Serializer
                                RD1p
                                                     CSI2 / Formatter
                                RD1n
                                RCKp                                                                  TX1N
                                RCKn                                                                  TX1P
                                RD0p
                                RD0n
                                                                            PLL
                                RD2p
                                RD2n
                                                                                                       Sub-Link
                                  CKI
                                                                                                      TCMN
                             Settings
                                                                                                      TCMP
                                GPIO            Controls
                               2-wire
                             serial I/F
                                                  OSC
Copyright©2020 THine Electronics, Inc.                       1/67                                                   THine Electronics, Inc.
                                                                                                                               Security C


CTCV352A_Rev.1.00_E
 Contents Page
 1    General Description ......................................................................................................................................... 1
 2    Features ........................................................................................................................................................... 1
 3    Block Diagram ................................................................................................................................................ 1
 4    Pin Configuration ............................................................................................................................................ 4
 5    Pin Description ................................................................................................................................................ 5
 6    Functional Description .................................................................................................................................... 6
   6.1     Functional Overview ............................................................................................................................... 6
   6.2     Reference clock supply............................................................................................................................ 6
   6.3     MIPI input setting .................................................................................................................................... 7
   6.4     HTPDN/LOCKN ..................................................................................................................................... 8
   6.5     V-by-One® HS output setting ................................................................................................................. 9
      6.5.1      MPRF (Main-Link PRivate Format) ............................................................................................... 9
      6.5.2      V-by-One® HS standard format .................................................................................................... 10
      6.5.3      V-by-One® HS output Byte mode................................................................................................. 16
      6.5.4      V-by-One® HS output Distribution mode ..................................................................................... 16
      6.5.5      V-by-One® HS Low Radiation Emission or High Immunity Resistance mode ............................ 16
      6.5.6      V-by-One® HS output Odd/Even swap......................................................................................... 17
      6.5.7      V-by-One® HS output Drivability ................................................................................................ 17
      6.5.8      V-by-One® HS output Low Frequency mode ............................................................................... 17
      6.5.9      Target Pixel clock .......................................................................................................................... 18
   6.6     Blanking period restriction under low MIPI data-rate environment...................................................... 18
   6.7     PLL setting ............................................................................................................................................ 19
   6.8     PLL Auto setting function ..................................................................................................................... 22
   6.9     V-by-One® HS output data-rate ............................................................................................................ 23
   6.10    V-by-One® HS output Spread Spectrum............................................................................................... 23
   6.11    V-by-One® HS CRC ............................................................................................................................. 24
   6.12    MIPI Packet Header V-by-One® HS output bridge mode .................................................................... 25
   6.13    MIPI Virtual Channel bridge ................................................................................................................. 26
   6.14    V-by-One® HS VSYNC generation ...................................................................................................... 27
   6.15    V-by-One® HS HSYNC generation ...................................................................................................... 28
   6.16    MIPI Short Packet V-by-One® HS output bridge mode ....................................................................... 30
   6.17    2-wire serial interface ............................................................................................................................ 32
      6.17.1     2-wire serial I/F slave Device ID ................................................................................................... 32
      6.17.2     2-wire serial Read/Write access to local Register.......................................................................... 33
   6.18    2-wire serial I/F Watch Dog Timer ........................................................................................................ 34
 Copyright©2020 THine Electronics, Inc.                                                                                                     THine Electronics, Inc.
                                                                                 2/67                                                                        Security C


CTCV352A_Rev.1.00_E
    6.19   Register Auto Checksum diagnosis ....................................................................................................... 34
    6.20   Sub-Link setting .................................................................................................................................... 35
      6.20.1    Sub-Link 2-wire Set and Trigger mode (2-wire Normal mode) .................................................... 37
    6.21   Sub-Link Watch Dog Timer................................................................................................................... 40
    6.22   Sub-Link Interrupt detection ................................................................................................................. 41
    6.23   GPIO setting .......................................................................................................................................... 42
      6.23.1    Sub-Link Polling GPIO input/output ............................................................................................. 42
      6.23.2    Register GPIO ............................................................................................................................... 44
    6.24   Internal Error / status signal monitoring GPIO output .......................................................................... 45
    6.25   Internal Error / status signal monitoring register ................................................................................... 46
    6.26   Interrupt monitoring .............................................................................................................................. 47
    6.27   Build-In Self-Test pattern generator (BIST) .......................................................................................... 49
    6.28   Main-Link Field BET ............................................................................................................................ 51
    6.29   Sub-Link Field BET operation and output from GPIO ......................................................................... 51
    6.30   CMOS IO Input noise Filter .................................................................................................................. 52
    6.31   CMOS output drive strength ................................................................................................................. 52
    6.32   CKO reference clock buffer output ....................................................................................................... 53
    6.33   Soft Reset .............................................................................................................................................. 54
    6.34   Power On Sequence............................................................................................................................... 56
    6.35   Lock / Re-Lock Sequence ..................................................................................................................... 57
 7    Absolute Maximum Ratings .......................................................................................................................... 58
 8    Recommended Operating Conditions............................................................................................................ 58
 9    Consumption Current .................................................................................................................................... 59
 10      DC Specifications ...................................................................................................................................... 60
    10.1   CMOS DC Specifications...................................................................................................................... 60
    10.2   MIPI Receiver DC Specifications ......................................................................................................... 60
    10.3   CML Transmitter DC Specifications ..................................................................................................... 61
    10.4   CML Bi-directional Buffer DC Specifications ...................................................................................... 62
 11   AC Specifications .......................................................................................................................................... 63
    11.1   MIPI Receiver AC Specifications.......................................................................................................... 63
    11.2   CML Transmitter AC Specifications ..................................................................................................... 63
    11.3   CML B-directional Buffer AC Specifications ....................................................................................... 63
    11.4   2-wire serial Master/Slave AC Specifications ....................................................................................... 64
 12      Package...................................................................................................................................................... 66
 13      Notices and Requests................................................................................................................................. 67
 MIPI is a licensed trademark of MIPI, Inc. in the U.S. and other jurisdictions.
 Copyright©2020 THine Electronics, Inc.                                                                                                   THine Electronics, Inc.
                                                                               3/67                                                                        Security C


CTCV352A_Rev.1.00_E
4   Pin Configuration
                                         # # # # # # # # # #
                                         VDDM                    VDDIO
                                          SCL             VDDL
                                          SDA                    MSSEL
                                          AIN
                                          INT             PDN0   LOCKN
                           #   RD3P      CTCV352A                        VDDA   20
                           #   RD3N                                      TX0N   19
                           #   RD1P          41 EXPGND                   TX0P   18
                           #   RD1N                                      TX1N   17
                           #   RCKP                                      TX1P   16
                           #   RCKN                                      TEST   15
                           #   RD0P                                      TCMN   14
                           #   RD0N                                      TCMP   13
                           #   RD2P                                      PDN1   12
                           #   RD2N                                      VDDB   11
                                         VDDM    VDDIO
                                                          VDDL
                                                          GPIO0
                                         VDDOP            GPIO1
                                          CKO     CKI     GPIO2
                                                          GPIO3
                                         1 2 3 4 5 6 7 8 9 #
Copyright©2020 THine Electronics, Inc.                                               THine Electronics, Inc.
                                                         4/67                                   Security C


CTCV352A_Rev.1.00_E
 5   Pin Description
          Pin Name               Pin #          type*    Description
           RD3P/N                31,32             MI    MIPI lane3 differential data input
           RD1P/N                33,34             MI    MIPI lane1 differential data input
           RCKP/N                35,36             MI    MIPI differential clock inputs
           RD0P/N                37,38             MI    MIPI lane0 differential data input
           RD2P/N                39,40             MI    MIPI lane2 differential data input
           TX0P/N                18,19           CO      V-by-One® HS lane0 High-speed CML signal output
           TX1P/N                16,17           CO      V-by-One® HS lane1 High-speed CML signal output
                                                         TCMP/N (PDN1=1): CML Bi-directional Input/Output(Sub-Link).
           TCMP/N                13,14          CB/B
                                                         NC (PDN1=0): Not Connected. Must be open.
              SCL                  29              B     2-w ire serial Master/Slave SCL
             SDA                   28              B     2-w ire serial Master/Slave SDA
                                                         Whole IC Pow er Dow n
            PDN0                   24               I    0 : Pow er Dow n
                                                         1 : Normal Operation
                                                         Sub-Link Pow er Dow n
            PDN1                   12               I    0 : Sub-Link Pow er Dow n
                                                         1 : Sub-Link Normal Operation
             TEST                  15               I    Test pin. Must be tied to Ground for normal operation.
              CKI                   5               I    Reference Clock Input
             CKO                    3              O     Reference Clock Output
                                                         LOCK detect input Negative polarity
           LOCKN                   21               I    If external LOCKN connection is used, it is supposed to be
                                                         connected to Rx LOCKN w ith a 30kΩ pull-up resistor.
            GPIO0                   7              B     GPIO0
            GPIO1                   8              B     GPIO1
            GPIO2                   9              B     GPIO2
            GPIO3                  10              B     GPIO3
                                                         MSSEL (PDN1=1): Sub-Link Master/Slave Select
                                                         0 : Sub-Link Master side(inside 2-w ire serial I/F is slave)
                                                         1 : Sub-Link Slave side(inside 2-w ire serial I/F is master)
           MSSEL                   22               I
                                                         Sub-Link Master is connected to HOST MCU.
                                                         HTPDN (PDN1=0): HoT Plug Detect input Negative polarity
                                                         Must be connected to Rx HTPDN w ith a 30kΩ pull-up resistor.
                                                         Select Slave Address
              AIN                  27               I    0 : 2w ire serial Address = 7'b000_1011
                                                         1 : 2w ire serial Address = 7'b011_0100
                                                         Interrupt signal output.
                                                         It must be connected w ith a pull-up resistor.
              INT                  26              O
                                                         0 : Interrupt occurred
                                                         1 : Steady state
           VDDOP                    2              P     PLL Pow er supply Pin 1.2V
            VDDM                  1,30             P     MIPI Pow er supply Pin 1.2V
            VDDA                   20              P     Analog Pow er supply Pin 1.2V
            VDDL                  6,25             P     Digital Pow er supply Pins 1.2V
            VDDB                   11              P     Analog Pow er supply Pin 1.8~3.3V
            VDDIO                 4,23             P     IO Pow er supply Pin 1.8~3.3V
           EXPGND                  41              G     Exposed Pad Ground : Must be tied to Ground
     *type symbol
     MI=MIPI Input, CO=CML Output
     CB=CML Bi-directional input/output
     B=1.8~3.3V CMOS Bi-directional input/output, I=1.8~3.3v CMOS Input, O=1.8~3.3v CMOS Output
     P=Pow er, G=Ground
 Copyright©2020 THine Electronics, Inc.                                                                       THine Electronics, Inc.
                                                                5/67                                                    Security C


CTCV352A_Rev.1.00_E
 6    Functional Description
      6.1 Functional Overview
   CTCV352A can receive MIPI CSI-2 video and transmit it to over 15m length. With High Speed CML SerDes,
 high reliability and robustness encoding scheme and CDR (Clock and Data Recovery) architecture, the
 CTCV352A enables to transmit RAW/YUV/RGB/JPEG/Generic8bit data through Main-Link by single 100ohm
 differential pair or 50ohm Coax cable with minimal external components. Maximum supported resolution is
 horizontal active 3840 pixels format. In addition, the CTCV352A has Sub-Link which enables bi-directional
 transmission of 2-wire serial interface signals, GPIO signals and also HTPDN/LOCKN signals for Main-Link
 through the other 1-pair of CML-Line. The CTCV352A system is able to watch peripheral devices and to control
 them via 2-wire serial interface or GPIOs. They also can report interrupt events caused by change of GPIO inputs
 and internal statuses such as CRC error.
      6.2 Reference clock supply
   Reference clock supply CKI is required since MIPI CSI-2 clock stream will not always be continuous.
 CKI frequency examples are 24MHz, 27MHz and 37.125MHz.
 To supply the same oscillator clock as CMOS sensor to CTCV352A is recommended.
 See Figure 1.
 Physical layout artwork of oscillator clock trace is supposed to be designed to shorten stub branch as possible.
                                        CMOS Sensor                   CTCV352A
                                                     MCLK           CKO     CKI
                                                                                  *
                                       *Stub branch of OSC clock trace            Stub
                                       must be as short as possible for     OSC
                                       signal integrity.
                                  Figure 1. Reference clock supply basic method
 Another alternative is to make use of CTCV352A CKO internal clock buffer function.
 CKO clock buffer may strengthen clock drive ability in order to compensate clock signal loss in large structure.
 On the other hand, additional clock buffer may become another EMI emission source as trade-off.
                                           CMOS Sensor                   CTCV352A
                                                         MCLK           CKO   CKI
                                                            can be long
                                          (good) large structure available
                                                                              OSC
                                          (bad) rather high EMI emission
                         Figure 2. Reference clock supply clock buffer method (optional)
  Copyright©2020 THine Electronics, Inc.                                                       THine Electronics, Inc.
                                                             6/67                                         Security C


CTCV352A_Rev.1.00_E
      6.3 MIPI input setting
  Setting of MIPI input can be configurable by 2-wire access to internal register.
  Lane0 of MIPI input must always be used regardless of configuration as an obligation.
                                           Table 1. MIPI input setting
 Addr(h)   Bits        Register       w idth  R/W                              Description                         Default
  0x1025    [0]      R_RX_PN_SW         1     R/W   MIPI P/N sw ap                                                  1'h0
                                                    MIPI Data Lane RX0P/RX0N pin input mapping/sw ap select
  0x1026   [7:6]   R_RX_LANE_SEL0       2     R/W   MIPI standard format lane# assignment used on RX0P/RX0N input   2'h0
                                                    The same setting as R_RX_LANE_SEL1/2/3 is prohibited.
                                                    MIPI Data Lane RX1P/RX1N pin input mapping/sw ap select
  0x1026   [5:4]   R_RX_LANE_SEL1       2     R/W   MIPI standard format lane# assignment used on RX1P/RX1N input   2'h1
                                                    The same setting as R_RX_LANE_SEL0/2/3 is prohibited.
                                                    MIPI Data Lane RX2P/RX2N pin input mapping/sw ap select
  0x1026   [3:2]   R_RX_LANE_SEL2       2     R/W   MIPI standard format lane# assignment used on RX2P/RX2N input   2'h2
                                                    The same setting as R_RX_LANE_SEL0/1/3 is prohibited.
                                                    MIPI Data Lane RX3P/RX3N pin input mapping/sw ap select
  0x1026   [1:0]   R_RX_LANE_SEL3       2     R/W   MIPI standard format lane# assignment used on RX3P/RX3N input   2'h3
                                                    The same setting as R_RX_LANE_SEL0/1/2 is prohibited.
                                                    MIPI Clock Lane Enable
  0x102C    [0]   R_RX_CLKLANE_EN       1     R/W   0:Disable                                                       1'h0
                                                    1:Enable
                                                    MIPI Data Lane Enable
  0x102D    [4]  R_RX_DATALANE_EN       1     R/W   0:Disable                                                       1'h0
                                                    1:Enable, follow ing R_RX_LANE_SEL_EN
                                                    MIPI Valid Data Lane number select
                                                    00:1Lane (lane0 Enable)
  0x102D   [1:0] R_RX_LANE_SEL_EN       2     R/W                                                                   2'h3
                                                    01,10:2Lane (lane<1:0> Enable)
                                                    11:4Lane (lane<3:0> Enable)
 Copyright©2020 THine Electronics, Inc.                                                             THine Electronics, Inc.
                                                         7/67                                                   Security C


CTCV352A_Rev.1.00_E
     6.4       HTPDN/LOCKN
Hot-Plug Function
  HTPDN indicates Main-Link connect condition between Transmitter and Receiver. HTPDN of Transmitter side
is high when Receiver is not active or not connected. Then Transmitter can enter into power down mode. HTPDN
is set to Low by the Receiver when Receiver is active and connects to the Transmitter, and then Transmitter must
start up and transmit CDR training pattern for link training. HTPDN is open drain output at the receiver side.
Transmitter side needs Pull-up resistor.
  There is an application option to omit HTPDN connection between Transmitter and Receiver. In this case,
HTPDN at Transmitter side should always be at Low.
Lock Detect Function
 LOCKN indicates whether CDR PLL of Main-Link is in lock status or not. LOCKN at Transmitter input is set
to High by pull-up resistor when Receiver is not active or in CDR PLL training. LOCKN is set to Low by Receiver
when CDR lock is completed. After that the CDR training mode finishes and then Transmitter shifts to the normal
mode. LOCKN of Receiver is open drain. Transmitter side needs pull-up resistor.
 When an application omits HTPDN, LOCKN signal should only be considered with HTPDN pulled low by
Receiver.
                             Vcc                                                                     Vcc
                           (Tx side)                                                               (Tx side)
   THCV241A                                              V-by-One®            THCV241A                                          V-by-One®
                    30kΩ               30kΩ                                                        30kΩ
   CTCV352A                                                HS Rx              CTCV352A                                            HS Rx
      MSSEL                                                                       MSSEL
                                                         HTPDN                                                                  HTPDN
     (HTPDN)                                                                     (HTPDN)
       LOCKN                                             LOCKN                     LOCKN                                        LOCKN
                     With HTPDN connect                                                         Without HTPDN connect
                   Figure 3. Physical wire connection for wired Hot-plug and Lock detect scheme
 It will need same GND potential reference between transmitter and receiver device to connect HTPDN and
LOCKN pins directly like above. HTPDN and LOCKN can also be transmitted via Sub-Link without physical
wire connection. Assignment can be configurable by 2-wire access to internal register.
                                              Table 2.           HTPDN/LOCKN register
 Addr(h)   Bits               Register          w idth     R/W                                Description                              Default
                                                                   V-by-One® HS HTPDN assignment
                                                                   00:Sub-Link at PDN1=1 / HTPDN pin input at PDN1=0,
 0x101D    [1:0]           R_HTPDN_SEL            2        R/W     01:Reserved,                                                         2'h0
                                                                   10:forced Low (Must be set at V-by -One® HS Distribution Enable),
                                                                   11:forced High
                                                                   V-by-One® HS LOCKN for lane0 assignment
 0x101E    [5:4]       R_LOCKN0_SEL               2        R/W                                                                          2'h0
                                                                   00:Sub-Link, 01:LOCKN pin input, 10:forced Low , 11:forced High
                                                                   V-by-One® HS LOCKN for lane1 assignment
 0x101E    [1:0]       R_LOCKN1_SEL               2        R/W                                                                          2'h0
                                                                   00:Sub-Link, 01:LOCKN pin input, 10:forced Low , 11:forced High
Copyright©2020 THine Electronics, Inc.                                                                                THine Electronics, Inc.
                                                                       8/67                                                        Security C


CTCV352A_Rev.1.00_E
      6.5 V-by-One® HS output setting
  Setting of V-by-One® HS output format can be configurable by 2-wire access to internal register.
                                  Table 3.         V-by-One® HS output format setting
  Addr(h)   Bits        Register            w idth   R/W                            Description                               Default
                                                          V-by-One® HS output lane number setting
  0x1000     [0]      R_VX1_LANE              1      R/W  0:1lane                                                              1'h1
                                                          1:2lanes
                                                          V-by-One® HS output format setting
                                                          000:Main-Link PRivate Format (MPRF)
                                                          001:V-by-One® HS Standard YUV422(16bit)/RAW8
                                                          010:V-by-One® HS Standard RGB888
  0x1001    [6:4]    R_OUTPUT_FMT             3      R/W  011:V-by-One® HS Standard RGB565                                     3'h0
                                                          100:V-by-One® HS Standard RAW10 Mode1
                                                          101:V-by-One® HS Standard RAW12 Mode1
                                                          110: V-by-One® HS Standard RAW10 Mode2
                                                          111: V-by-One® HS Standard RAW12 Mode2
                                                          V-by-One® HS HFSEL (High Freq. SELect) mode Enable
  0x1002     [5]        R_HFSEL               1      R/W  0:HF Mode Disable                                                    1'h0
                                                          1:HF Mode Enable
                                                          V-by-One® HS output data mapping select
  0x1055    [1:0]    R_BITMAP_SEL             2      R/W                                                                       2'h0
                                                          00:MAP1, 01:MAP2, 10:MAP3, 11:MAP4
            6.5.1 MPRF (Main-Link PRivate Format)
  MPRF format encoding preserves original data packet input to CTCV352A and output the data packet from
 counterpart V-by-One® HS receiver. The counterpart receiver must have installed MPRF format decoder like
 THCV242 because MPRF is not standard format.
  Output V-by-One® HS Byte Mode is 4Byte Mode.
  Video formats: RAW8/10/12/14/16/20, YUV422/420, RGB888/666/565, JPEG, and User-defined generic 8-bit
 are all supported with MPRF.
                                                          Main-Link
                                                            MPRF
                                                            format
         CMOS Sensor      Original       CTCV352A                              THCV242           Preserved       Processor
                         Data packet                                                            Data packet
                          (format,                                                                (format,
                                                                                                                 In ECU or
                        payload, etc.)                                                         payload, etc.)     controller
                                       Figure 4. MPRF (Main-Link PRivate Format)
 Copyright©2020 THine Electronics, Inc.                                                                       THine Electronics, Inc.
                                                               9/67                                                        Security C


CTCV352A_Rev.1.00_E
                  6.5.2 V-by-One® HS standard format
  CTCV352A output format capabilities as transmitter are shown as follows. D[31:0] indicates V-by-One® HS
 standard version1.5 Packer packet definition. Data can be transmitted normally only when both transmitter and
 receiver are set to the same available format. Some of the CTCV352A format may not be supported by particular
 counterpart receiver because CTCV352A prepares multiple formats that suit to multiple receiver devices
 alternatives.
                                  Table 4.             V-by-One® HS 1lane output data mapping format 1/3
 R_OUTPUT_FMT                           1
 R_HFSEL                                0                                                                                 1
 R_BITMAP_SEL                           0                   1                   2              0            3             0             1
 default V-by-One®HS Byte Mode          3                   3                   3              3            3             4             4
              Format Name           YUV422              YUV422              YUV422                        RAW8       YUV422HF      YUV422HF
                                                                                             RAW8
 Vx1HS std. Packer Packet ref.       Map1                Map2                Map3                         Map4         Map1          Map2
   V-by-One®HS_D[31]                     -                   -                  -              -            -         Y[7](1st)     Cb(U)[7]
   V-by-One®HS_D[30]                     -                   -                  -              -            -         Y[6](1st)     Cb(U)[6]
   V-by-One®HS_D[29]                     -                   -                  -              -            -         Y[5](1st)     Cb(U)[5]
   V-by-One®HS_D[28]                     -                   -                  -              -            -         Y[4](1st)     Cb(U)[4]
   V-by-One®HS_D[27]                     -                   -                  -              -            -         Y[3](1st)     Cb(U)[3]
   V-by-One®HS_D[26]                     -                   -                  -              -            -         Y[2](1st)     Cb(U)[2]
   V-by-One®HS_D[25]                     -                   -                  -              -            -         Y[1](1st)     Cb(U)[1]
   V-by-One®HS_D[24]                     -                   -                  -              -            -         Y[0](1st)     Cb(U)[0]
   V-by-One®HS_D[23]           Cb(U)[7]/Cr(V)[7]   Y[7](1st)/Y[7](2nd)          0          RAW[7] (1st) RAW[7] (1st)  Cb(U)[7]      Y[7](1st)
   V-by-One®HS_D[22]           Cb(U)[6]/Cr(V)[6]   Y[6](1st)/Y[6](2nd)          0          RAW[6] (1st) RAW[6] (1st)  Cb(U)[6]      Y[6](1st)
   V-by-One®HS_D[21]           Cb(U)[5]/Cr(V)[5]   Y[5](1st)/Y[5](2nd)          0          RAW[5] (1st) RAW[5] (1st)  Cb(U)[5]      Y[5](1st)
   V-by-One®HS_D[20]           Cb(U)[4]/Cr(V)[4]   Y[4](1st)/Y[4](2nd)          0          RAW[4] (1st) RAW[4] (1st)  Cb(U)[4]      Y[4](1st)
   V-by-One®HS_D[19]           Cb(U)[3]/Cr(V)[3]   Y[3](1st)/Y[3](2nd)          0          RAW[3] (1st) RAW[3] (1st)  Cb(U)[3]      Y[3](1st)
   V-by-One®HS_D[18]           Cb(U)[2]/Cr(V)[2]   Y[2](1st)/Y[2](2nd)          0          RAW[2] (1st) RAW[2] (1st)  Cb(U)[2]      Y[2](1st)
   V-by-One®HS_D[17]           Cb(U)[1]/Cr(V)[1]   Y[1](1st)/Y[1](2nd)          0          RAW[1] (1st) RAW[1] (1st)  Cb(U)[1]      Y[1](1st)
   V-by-One®HS_D[16]           Cb(U)[0]/Cr(V)[0]   Y[0](1st)/Y[0](2nd)          0          RAW[0] (1st) RAW[0] (1st)  Cb(U)[0]      Y[0](1st)
   V-by-One®HS_D[15]                    0                   0          Y[7](1st)/Y[7](2nd)     0            0         Y[7](2nd)     Cr(V)[7]
   V-by-One®HS_D[14]                    0                   0          Y[6](1st)/Y[6](2nd)     0            0         Y[6](2nd)     Cr(V)[6]
   V-by-One®HS_D[13]                    0                   0          Y[5](1st)/Y[5](2nd)     0            0         Y[5(2nd)      Cr(V)[5]
   V-by-One®HS_D[12]                    0                   0          Y[4](1st)/Y[4](2nd)     0            0         Y[4](2nd)     Cr(V)[4]
   V-by-One®HS_D[11]                    0                   0          Y[3](1st)/Y[3](2nd)     0        RAW[7] (2nd)  Y[3](2nd)     Cr(V)[3]
   V-by-One®HS_D[10]                    0                   0          Y[2](1st)/Y[2](2nd)     0        RAW[6] (2nd)  Y[2](2nd)     Cr(V)[2]
    V-by-One®HS_D[9]                    0                   0          Y[1](1st)/Y[1](2nd)     0        RAW[5] (2nd)  Y[1](2nd)     Cr(V)[1]
    V-by-One®HS_D[8]                    0                   0          Y[0](1st)/Y[0](2nd)     0        RAW[4] (2nd)  Y[0](2nd)     Cr(V)[0]
    V-by-One®HS_D[7]           Y[7](1st)/Y[7](2nd) Cb(U)[7]/Cr(V)[7]   Cb(U)[7]/Cr(V)[7]   RAW[7] (2nd) RAW[3] (2nd)  Cr(V)[7]      Y[7](2nd)
    V-by-One®HS_D[6]           Y[6](1st)/Y[6](2nd) Cb(U)[6]/Cr(V)[6]   Cb(U)[6]/Cr(V)[6]   RAW[6] (2nd) RAW[2] (2nd)  Cr(V)[6]      Y[6](2nd)
    V-by-One®HS_D[5]           Y[5](1st)/Y[5](2nd) Cb(U)[5]/Cr(V)[5]   Cb(U)[5]/Cr(V)[5]   RAW[5] (2nd) RAW[1] (2nd)  Cr(V)[5]      Y[5(2nd)
    V-by-One®HS_D[4]           Y[4](1st)/Y[4](2nd) Cb(U)[4]/Cr(V)[4]   Cb(U)[4]/Cr(V)[4]   RAW[4] (2nd) RAW[0] (2nd)  Cr(V)[4]      Y[4](2nd)
    V-by-One®HS_D[3]           Y[3](1st)/Y[3](2nd) Cb(U)[3]/Cr(V)[3]   Cb(U)[3]/Cr(V)[3]   RAW[3] (2nd)     0         Cr(V)[3]      Y[3](2nd)
    V-by-One®HS_D[2]           Y[2](1st)/Y[2](2nd) Cb(U)[2]/Cr(V)[2]   Cb(U)[2]/Cr(V)[2]   RAW[2] (2nd)     0         Cr(V)[2]      Y[2](2nd)
    V-by-One®HS_D[1]           Y[1](1st)/Y[1](2nd) Cb(U)[1]/Cr(V)[1]   Cb(U)[1]/Cr(V)[1]   RAW[1] (2nd)     0         Cr(V)[1]      Y[1](2nd)
    V-by-One®HS_D[0]           Y[0](1st)/Y[0](2nd) Cb(U)[0]/Cr(V)[0]   Cb(U)[0]/Cr(V)[0]   RAW[0] (2nd)     0         Cr(V)[0]      Y[0](2nd)
 Copyright©2020 THine Electronics, Inc.                                                                                   THine Electronics, Inc.
                                                                                     10/67                                          Security C


CTCV352A_Rev.1.00_E
                               Table 5.     V-by-One® HS 1lane output data mapping format 2/3
 R_OUTPUT_FMT                      1           2         3                          4
 R_HFSEL                           1           -         0              1           0            1            1
 R_BITMAP_SEL                      2           -         0              0           0            0            2
 default V-by-One®HS Byte Mode     4           3         3              4           3            4            4
              Format Name                                                                     RAW10HF      RAW10HF
                                RAW8HF      RGB888     RGB565      RGB565HF      RAW10
 Vx1HS std. Packer Packet ref.                                                                  Map1         Map3
   V-by-One®HS_D[31]           RAW[7] (2nd)    -          -         B[4] (1st)      -            0            0
   V-by-One®HS_D[30]           RAW[6] (2nd)    -          -         B[3] (1st)      -            0            0
   V-by-One®HS_D[29]           RAW[5] (2nd)    -          -         B[2] (1st)      -            0            0
   V-by-One®HS_D[28]           RAW[4] (2nd)    -          -         B[1] (1st)      -            0            0
   V-by-One®HS_D[27]           RAW[3] (2nd)    -          -         B[0] (1st)      -            0        RAW[9] (1st)
   V-by-One®HS_D[26]           RAW[2] (2nd)    -          -         G[5] (1st)      -            0        RAW[8] (1st)
   V-by-One®HS_D[25]           RAW[1] (2nd)    -          -         G[4] (1st)      -        RAW[1] (1st) RAW[7] (1st)
   V-by-One®HS_D[24]           RAW[0] (2nd)    -          -         G[3] (1st)      -        RAW[0] (1st) RAW[6] (1st)
   V-by-One®HS_D[23]           RAW[7] (1st)   B[7]      B[4]        G[2] (1st)      0        RAW[9] (1st) RAW[5] (1st)
   V-by-One®HS_D[22]           RAW[6] (1st)   B[6]      B[3]        G[1] (1st)      0        RAW[8] (1st) RAW[4] (1st)
   V-by-One®HS_D[21]           RAW[5] (1st)   B[5]      B[2]        G[0] (1st)      0        RAW[7] (1st) RAW[3] (1st)
   V-by-One®HS_D[20]           RAW[4] (1st)   B[4]      B[1]        R[4] (1st)      0        RAW[6] (1st) RAW[2] (1st)
   V-by-One®HS_D[19]           RAW[3] (1st)   B[3]      B[0]        R[3] (1st)      0        RAW[5] (1st) RAW[1] (1st)
   V-by-One®HS_D[18]           RAW[2] (1st)   B[2]       0          R[2] (1st)      0        RAW[4] (1st) RAW[0] (1st)
   V-by-One®HS_D[17]           RAW[1] (1st)   B[1]       0          R[1] (1st)      0        RAW[3] (1st)     0
   V-by-One®HS_D[16]           RAW[0] (1st)   B[0]       0          R[0] (1st)      0        RAW[2] (1st)     0
   V-by-One®HS_D[15]           RAW[7] (4th)   G[7]      G[5]       B[4] (2nd)       0            0            0
   V-by-One®HS_D[14]           RAW[6] (4th)   G[6]      G[4]       B[3] (2nd)       0            0            0
   V-by-One®HS_D[13]           RAW[5] (4th)   G[5]      G[3]       B[2] (2nd)       0            0            0
   V-by-One®HS_D[12]           RAW[4] (4th)   G[4]      G[2]       B[1] (2nd)       0            0            0
   V-by-One®HS_D[11]           RAW[3] (4th)   G[3]      G[1]       B[0] (2nd)       0            0        RAW[9] (2nd)
   V-by-One®HS_D[10]           RAW[2] (4th)   G[2]      G[0]       G[5] (2nd)       0            0        RAW[8] (2nd)
    V-by-One®HS_D[9]           RAW[1] (4th)   G[1]       0         G[4] (2nd)    RAW[1]     RAW[1] (2nd)  RAW[7] (2nd)
    V-by-One®HS_D[8]           RAW[0] (4th)   G[0]       0         G[3] (2nd)    RAW[0]     RAW[0] (2nd)  RAW[6] (2nd)
    V-by-One®HS_D[7]           RAW[7] (3rd)   R[7]      R[4]       G[2] (2nd)    RAW[9]     RAW[9] (2nd)  RAW[5] (2nd)
    V-by-One®HS_D[6]           RAW[6] (3rd)   R[6]      R[3]       G[1] (2nd)    RAW[8]     RAW[8] (2nd)  RAW[4] (2nd)
    V-by-One®HS_D[5]           RAW[5] (3rd)   R[5]      R[2]       G[0] (2nd)    RAW[7]     RAW[7] (2nd)  RAW[3] (2nd)
    V-by-One®HS_D[4]           RAW[4] (3rd)   R[4]      R[1]       R[4] (2nd)    RAW[6]     RAW[6] (2nd)  RAW[2] (2nd)
    V-by-One®HS_D[3]           RAW[3] (3rd)   R[3]      R[0]       R[3] (2nd)    RAW[5]     RAW[5] (2nd)  RAW[1] (2nd)
    V-by-One®HS_D[2]           RAW[2] (3rd)   R[2]       0         R[2] (2nd)    RAW[4]     RAW[4] (2nd)  RAW[0] (2nd)
    V-by-One®HS_D[1]           RAW[1] (3rd)   R[1]       0         R[1] (2nd)    RAW[3]     RAW[3] (2nd)      0
    V-by-One®HS_D[0]           RAW[0] (3rd)   R[0]       0         R[0] (2nd)    RAW[2]     RAW[2] (2nd)      0
 Copyright©2020 THine Electronics, Inc.                                                          THine Electronics, Inc.
                                                             11/67                                          Security C


CTCV352A_Rev.1.00_E
                               Table 6.    V-by-One® HS 1lane output data mapping format 3/3
 R_OUTPUT_FMT                     5                                         6                          7
 R_HFSEL                          0          1             1                -            -             -             -
 R_BITMAP_SEL                     0          0             1                0            2             0             1
 default V-by-One®HS Byte Mode    3          4             4                3            3             3             3
              Format Name                 RAW12HF       RAW12HF         RAW10HF2     RAW10HF2      RAW12HF2      RAW12HF2
                                RAW12
 Vx1HS std. Packer Packet ref.              Map1          Map2            Map1         Map3          Map1          Map2
   V-by-One®HS_D[31]              -          0             0                -            -             -             -
   V-by-One®HS_D[30]              -          0             0                -            -             -             -
   V-by-One®HS_D[29]              -          0             0                -            -             -             -
   V-by-One®HS_D[28]              -          0             0                -            -             -             -
   V-by-One®HS_D[27]              -      RAW[3] (1st) RAW[11] (1st)         -            -             -             -
   V-by-One®HS_D[26]              -      RAW[2] (1st) RAW[10] (1st)         -            -             -             -
   V-by-One®HS_D[25]              -      RAW[1] (1st)  RAW[9] (1st)         -            -             -             -
   V-by-One®HS_D[24]              -      RAW[0] (1st)  RAW[8] (1st)         -            -             -             -
   V-by-One®HS_D[23]              0     RAW[11] (1st)  RAW[7] (1st)         0        RAW[9] (1st)  RAW[3] (1st) RAW[11] (1st)
   V-by-One®HS_D[22]              0     RAW[10] (1st)  RAW[6] (1st)         0        RAW[8] (1st)  RAW[2] (1st) RAW[10] (1st)
   V-by-One®HS_D[21]              0      RAW[9] (1st)  RAW[5] (1st)     RAW[1] (1st) RAW[7] (1st)  RAW[1] (1st)  RAW[9] (1st)
   V-by-One®HS_D[20]              0      RAW[8] (1st)  RAW[4] (1st)     RAW[0] (1st) RAW[6] (1st)  RAW[0] (1st)  RAW[8] (1st)
   V-by-One®HS_D[19]              0      RAW[7] (1st)  RAW[3] (1st)     RAW[9] (1st) RAW[5] (1st) RAW[11] (1st)  RAW[7] (1st)
   V-by-One®HS_D[18]              0      RAW[6] (1st)  RAW[2] (1st)     RAW[8] (1st) RAW[4] (1st) RAW[10] (1st)  RAW[6] (1st)
   V-by-One®HS_D[17]              0      RAW[5] (1st)  RAW[1] (1st)     RAW[7] (1st) RAW[3] (1st)  RAW[9] (1st)  RAW[5] (1st)
   V-by-One®HS_D[16]              0      RAW[4] (1st)  RAW[0] (1st)     RAW[6] (1st) RAW[2] (1st)  RAW[8] (1st)  RAW[4] (1st)
   V-by-One®HS_D[15]              0          0             0            RAW[5] (1st) RAW[1] (1st)  RAW[7] (1st)  RAW[3] (1st)
   V-by-One®HS_D[14]              0          0             0            RAW[4] (1st) RAW[0] (1st)  RAW[6] (1st)  RAW[2] (1st)
   V-by-One®HS_D[13]              0          0             0            RAW[3] (1st)     0         RAW[5] (1st)  RAW[1] (1st)
   V-by-One®HS_D[12]              0          0             0            RAW[2] (1st)     0         RAW[4] (1st)  RAW[0] (1st)
   V-by-One®HS_D[11]            RAW[3]  RAW[3] (2nd)  RAW[11] (2nd)         0        RAW[9] (2nd) RAW[3] (2nd)  RAW[11] (2nd)
   V-by-One®HS_D[10]            RAW[2]  RAW[2] (2nd)  RAW[10] (2nd)         0        RAW[8] (2nd) RAW[2] (2nd)  RAW[10] (2nd)
    V-by-One®HS_D[9]            RAW[1]  RAW[1] (2nd)  RAW[9] (2nd)     RAW[1] (2nd)  RAW[7] (2nd) RAW[1] (2nd)  RAW[9] (2nd)
    V-by-One®HS_D[8]            RAW[0]  RAW[0] (2nd)  RAW[8] (2nd)     RAW[0] (2nd)  RAW[6] (2nd) RAW[0] (2nd)  RAW[8] (2nd)
    V-by-One®HS_D[7]           RAW[11]  RAW[11] (2nd) RAW[7] (2nd)     RAW[9] (2nd)  RAW[5] (2nd) RAW[11] (2nd) RAW[7] (2nd)
    V-by-One®HS_D[6]           RAW[10]  RAW[10] (2nd) RAW[6] (2nd)     RAW[8] (2nd)  RAW[4] (2nd) RAW[10] (2nd) RAW[6] (2nd)
    V-by-One®HS_D[5]            RAW[9]  RAW[9] (2nd)  RAW[5] (2nd)     RAW[7] (2nd)  RAW[3] (2nd) RAW[9] (2nd)  RAW[5] (2nd)
    V-by-One®HS_D[4]            RAW[8]  RAW[8] (2nd)  RAW[4] (2nd)     RAW[6] (2nd)  RAW[2] (2nd) RAW[8] (2nd)  RAW[4] (2nd)
    V-by-One®HS_D[3]            RAW[7]  RAW[7] (2nd)  RAW[3] (2nd)     RAW[5] (2nd)  RAW[1] (2nd) RAW[7] (2nd)  RAW[3] (2nd)
    V-by-One®HS_D[2]            RAW[6]  RAW[6] (2nd)  RAW[2] (2nd)     RAW[4] (2nd)  RAW[0] (2nd) RAW[6] (2nd)  RAW[2] (2nd)
    V-by-One®HS_D[1]            RAW[5]  RAW[5] (2nd)  RAW[1] (2nd)     RAW[3] (2nd)      0        RAW[5] (2nd)  RAW[1] (2nd)
    V-by-One®HS_D[0]            RAW[4]  RAW[4] (2nd)  RAW[0] (2nd)     RAW[2] (2nd)      0        RAW[4] (2nd)  RAW[0] (2nd)
 Copyright©2020 THine Electronics, Inc.                                                                THine Electronics, Inc.
                                                                   12/67                                          Security C


CTCV352A_Rev.1.00_E
                                                         Table 7.         V-by-One® HS 2lane output data mapping format 1/3
                             R_OUTPUT_FMT                       1
                             R_HFSEL                            0                                                                        1
                             R_BITMAP_SEL                       0              1           2              0             3                0                1
                             default V-by-One®HS Byte Mode      3              3           3              3             3                4                4
                                                             YUV422         YUV422      YUV422                        RAW8          YUV422HF         YUV422HF
                             Format Name                                                                RAW8
                                                              Map1           Map2        Map3                         Map4             Map1             Map2
                               V-by-One®HS_D[31]                -              -            -            -              -            Y[7](1st)      Cb(U)[7](1st)
                               V-by-One®HS_D[30]                -              -            -            -              -            Y[6](1st)      Cb(U)[6](1st)
                               V-by-One®HS_D[29]                -              -            -            -              -            Y[5](1st)      Cb(U)[5](1st)
                               V-by-One®HS_D[28]                -              -            -            -              -            Y[4](1st)      Cb(U)[4](1st)
                               V-by-One®HS_D[27]                -              -            -            -              -            Y[3](1st)      Cb(U)[3](1st)
                               V-by-One®HS_D[26]                -              -            -            -              -            Y[2](1st)      Cb(U)[2](1st)
                               V-by-One®HS_D[25]                -              -            -            -              -            Y[1](1st)      Cb(U)[1](1st)
                               V-by-One®HS_D[24]                -              -            -            -              -            Y[0](1st)      Cb(U)[0](1st)
                               V-by-One®HS_D[23]             Cb(U)[7]       Cr(V)[7]       0         RAW[7] (1st)   RAW[7] (1st)   Cb(U)[7](1st)      Y[7](1st)
 TX0P/N V-by-One® HS lane0
                               V-by-One®HS_D[22]             Cb(U)[6]       Cr(V)[6]       0         RAW[6] (1st)   RAW[6] (1st)   Cb(U)[6](1st)      Y[6](1st)
                               V-by-One®HS_D[21]             Cb(U)[5]       Cr(V)[5]       0         RAW[5] (1st)   RAW[5] (1st)   Cb(U)[5](1st)      Y[5](1st)
                               V-by-One®HS_D[20]             Cb(U)[4]       Cr(V)[4]       0         RAW[4] (1st)   RAW[4] (1st)   Cb(U)[4](1st)      Y[4](1st)
                               V-by-One®HS_D[19]             Cb(U)[3]       Cr(V)[3]       0         RAW[3] (1st)   RAW[3] (1st)   Cb(U)[3](1st)      Y[3](1st)
                               V-by-One®HS_D[18]             Cb(U)[2]       Cr(V)[2]       0         RAW[2] (1st)   RAW[2] (1st)   Cb(U)[2](1st)      Y[2](1st)
                               V-by-One®HS_D[17]             Cb(U)[1]       Cr(V)[1]       0         RAW[1] (1st)   RAW[1] (1st)   Cb(U)[1](1st)      Y[1](1st)
                               V-by-One®HS_D[16]             Cb(U)[0]       Cr(V)[0]       0         RAW[0] (1st)   RAW[0] (1st)   Cb(U)[0](1st)      Y[0](1st)
                               V-by-One®HS_D[15]                0              0        Y[7](1st)        0              0            Y[7] (3rd)     Cb(U)[7] (3rd)
                               V-by-One®HS_D[14]                0              0        Y[6](1st)        0              0            Y[6] (3rd)     Cb(U)[6] (3rd)
                               V-by-One®HS_D[13]                0              0        Y[5](1st)        0              0            Y[5] (3rd)     Cb(U)[5] (3rd)
                               V-by-One®HS_D[12]                0              0        Y[4](1st)        0              0            Y[4] (3rd)     Cb(U)[4] (3rd)
                               V-by-One®HS_D[11]                0              0        Y[3](1st)        0          RAW[7] (3rd)     Y[3] (3rd)     Cb(U)[3] (3rd)
                               V-by-One®HS_D[10]                0              0        Y[2](1st)        0          RAW[6] (3rd)     Y[2] (3rd)     Cb(U)[2] (3rd)
                               V-by-One®HS_D[9]                 0              0        Y[1](1st)        0          RAW[5] (3rd)     Y[1] (3rd)     Cb(U)[1] (3rd)
                               V-by-One®HS_D[8]                 0              0        Y[0](1st)        0          RAW[4] (3rd)     Y[0] (3rd)     Cb(U)[0] (3rd)
                               V-by-One®HS_D[7]              Cr(V)[7]       Cb(U)[7]    Cb(U)[7]     RAW[7] (3rd)   RAW[3] (3rd)   Cb(U)[7] (3rd)     Y[7] (3rd)
                               V-by-One®HS_D[6]              Cr(V)[6]       Cb(U)[6]    Cb(U)[6]     RAW[6] (3rd)   RAW[2] (3rd)   Cb(U)[6] (3rd)     Y[6] (3rd)
                               V-by-One®HS_D[5]              Cr(V)[5]       Cb(U)[5]    Cb(U)[5]     RAW[5] (3rd)   RAW[1] (3rd)   Cb(U)[5] (3rd)     Y[5] (3rd)
                               V-by-One®HS_D[4]              Cr(V)[4]       Cb(U)[4]    Cb(U)[4]     RAW[4] (3rd)   RAW[0] (3rd)   Cb(U)[4] (3rd)     Y[4] (3rd)
                               V-by-One®HS_D[3]              Cr(V)[3]       Cb(U)[3]    Cb(U)[3]     RAW[3] (3rd)       0          Cb(U)[3] (3rd)     Y[3] (3rd)
                               V-by-One®HS_D[2]              Cr(V)[2]       Cb(U)[2]    Cb(U)[2]     RAW[2] (3rd)       0          Cb(U)[2] (3rd)     Y[2] (3rd)
                               V-by-One®HS_D[1]              Cr(V)[1]       Cb(U)[1]    Cb(U)[1]     RAW[1] (3rd)       0          Cb(U)[1] (3rd)     Y[1] (3rd)
                               V-by-One®HS_D[0]              Cr(V)[0]       Cb(U)[0]    Cb(U)[0]     RAW[0] (3rd)       0          Cb(U)[0] (3rd)     Y[0] (3rd)
                               V-by-One®HS_D[31]                  -             -           -            -              -           Y[7] (2nd)      Cr(V)[7] (2nd)
                               V-by-One®HS_D[30]                  -             -           -            -              -           Y[6] (2nd)      Cr(V)[6] (2nd)
                               V-by-One®HS_D[29]                  -             -           -            -              -           Y[5] (2nd)      Cr(V)[5] (2nd)
                               V-by-One®HS_D[28]                  -             -           -            -              -           Y[4] (2nd)      Cr(V)[4] (2nd)
                               V-by-One®HS_D[27]                  -             -           -            -              -           Y[3] (2nd)      Cr(V)[3] (2nd)
                               V-by-One®HS_D[26]                  -             -           -            -              -           Y[2] (2nd)      Cr(V)[2] (2nd)
                               V-by-One®HS_D[25]                  -             -           -            -              -           Y[1] (2nd)      Cr(V)[1] (2nd)
                               V-by-One®HS_D[24]                  -             -           -            -              -           Y[0] (2nd)      Cr(V)[0] (2nd)
                               V-by-One®HS_D[23]             Y[7] (1st)     Y[7](2nd)       0        RAW[7] (2nd)   RAW[7] (2nd)   Cr(V)[7] (2nd)    Y[7] (2nd)
 TX1P/N V-by-One® HS lane1
                               V-by-One®HS_D[22]             Y[6] (1st)     Y[6](2nd)       0        RAW[6] (2nd)   RAW[6] (2nd)   Cr(V)[6] (2nd)    Y[6] (2nd)
                               V-by-One®HS_D[21]             Y[5] (1st)     Y[5](2nd)       0        RAW[5] (2nd)   RAW[5] (2nd)   Cr(V)[5] (2nd)    Y[5] (2nd)
                               V-by-One®HS_D[20]             Y[4] (1st)     Y[4](2nd)       0        RAW[4] (2nd)   RAW[4] (2nd)   Cr(V)[4] (2nd)    Y[4] (2nd)
                               V-by-One®HS_D[19]             Y[3] (1st)     Y[3](2nd)       0        RAW[3] (2nd)   RAW[3] (2nd)   Cr(V)[3] (2nd)    Y[3] (2nd)
                               V-by-One®HS_D[18]             Y[2] (1st)     Y[2](2nd)       0        RAW[2] (2nd)   RAW[2] (2nd)   Cr(V)[2] (2nd)    Y[2] (2nd)
                               V-by-One®HS_D[17]             Y[1] (1st)     Y[1](2nd)       0        RAW[1] (2nd)   RAW[1] (2nd)   Cr(V)[1] (2nd)    Y[1] (2nd)
                               V-by-One®HS_D[16]             Y[0] (1st)     Y[0](2nd)       0        RAW[0] (2nd)   RAW[0] (2nd)   Cr(V)[0] (2nd)    Y[0] (2nd)
                               V-by-One®HS_D[15]                 0              0       Y[7](2nd)        0              0            Y[7] (4th)     Cr(V)[7] (4th)
                               V-by-One®HS_D[14]                 0              0       Y[6](2nd)        0              0            Y[6] (4th)     Cr(V)[6] (4th)
                               V-by-One®HS_D[13]                 0              0       Y[5](2nd)        0              0            Y[5] (4th)     Cr(V)[5] (4th)
                               V-by-One®HS_D[12]                 0              0       Y[4](2nd)        0              0            Y[4] (4th)     Cr(V)[4] (4th)
                               V-by-One®HS_D[11]                 0              0       Y[3](2nd)        0          RAW[7] (4th)     Y[3] (4th)     Cr(V)[3] (4th)
                               V-by-One®HS_D[10]                 0              0       Y[2](2nd)        0          RAW[6] (4th)     Y[2] (4th)     Cr(V)[2] (4th)
                               V-by-One®HS_D[9]                  0              0       Y[1](2nd)        0          RAW[5] (4th)     Y[1] (4th)     Cr(V)[1] (4th)
                               V-by-One®HS_D[8]                  0              0       Y[0](2nd)        0          RAW[4] (4th)     Y[0] (4th)     Cr(V)[0] (4th)
                               V-by-One®HS_D[7]              Y[7] (2nd)     Y[7](1st)   Cr(V)[7]     RAW[7] (4th)   RAW[3] (4th)   Cr(V)[7] (4th)     Y[7] (4th)
                               V-by-One®HS_D[6]              Y[6] (2nd)     Y[6](1st)   Cr(V)[6]     RAW[6] (4th)   RAW[2] (4th)   Cr(V)[6] (4th)     Y[6] (4th)
                               V-by-One®HS_D[5]              Y[5] (2nd)     Y[5](1st)   Cr(V)[5]     RAW[5] (4th)   RAW[1] (4th)   Cr(V)[5] (4th)     Y[5] (4th)
                               V-by-One®HS_D[4]              Y[4] (2nd)     Y[4](1st)   Cr(V)[4]     RAW[4] (4th)   RAW[0] (4th)   Cr(V)[4] (4th)     Y[4] (4th)
                               V-by-One®HS_D[3]              Y[3] (2nd)     Y[3](1st)   Cr(V)[3]     RAW[3] (4th)       0          Cr(V)[3] (4th)     Y[3] (4th)
                               V-by-One®HS_D[2]              Y[2] (2nd)     Y[2](1st)   Cr(V)[2]     RAW[2] (4th)       0          Cr(V)[2] (4th)     Y[2] (4th)
                               V-by-One®HS_D[1]              Y[1] (2nd)     Y[1](1st)   Cr(V)[1]     RAW[1] (4th)       0          Cr(V)[1] (4th)     Y[1] (4th)
                               V-by-One®HS_D[0]              Y[0] (2nd)     Y[0](1st)   Cr(V)[0]     RAW[0] (4th)       0          Cr(V)[0] (4th)     Y[0] (4th)
Copyright©2020 THine Electronics, Inc.                                                                                                  THine Electronics, Inc.
                                                                                             13/67                                                    Security C


CTCV352A_Rev.1.00_E
                                                         Table 8.           V-by-One® HS 2lane output data mapping format 2/3
                             R_OUTPUT_FMT                         1               2            3                             4
                             R_HFSEL                              1               -            0               1             0             1
                             R_BITMAP_SEL                         2               -            0               0             0             0              2
                             default V-by-One®HS Byte Mode        4               3            3               4             3             4              4
                                                                                                                                        RAW10HF        RAW10HF
                             Format Name                      RAW8HF          RGB888       RGB565          RGB565HF       RAW10
                                                                                                                                          Map1           Map3
                               V-by-One®HS_D[31]             RAW[7] (2nd)         -            -           B[4] (1st)       -              0              0
                               V-by-One®HS_D[30]             RAW[6] (2nd)         -            -           B[3] (1st)       -              0              0
                               V-by-One®HS_D[29]             RAW[5] (2nd)         -            -           B[2] (1st)       -              0              0
                               V-by-One®HS_D[28]             RAW[4] (2nd)         -            -           B[1] (1st)       -              0              0
                               V-by-One®HS_D[27]             RAW[3] (2nd)         -            -           B[0] (1st)       -              0          RAW[9] (1st)
                               V-by-One®HS_D[26]             RAW[2] (2nd)         -            -           G[5] (1st)       -              0          RAW[8] (1st)
                               V-by-One®HS_D[25]             RAW[1] (2nd)         -            -           G[4] (1st)       -          RAW[1] (1st)   RAW[7] (1st)
                               V-by-One®HS_D[24]             RAW[0] (2nd)         -            -           G[3] (1st)       -          RAW[0] (1st)   RAW[6] (1st)
                               V-by-One®HS_D[23]             RAW[7] (1st)     B[7] (1st)   B[4] (1st)      G[2] (1st)       0          RAW[9] (1st)   RAW[5] (1st)
 TX0P/N V-by-One® HS lane0
                               V-by-One®HS_D[22]             RAW[6] (1st)     B[6] (1st)   B[3] (1st)      G[1] (1st)       0          RAW[8] (1st)   RAW[4] (1st)
                               V-by-One®HS_D[21]             RAW[5] (1st)     B[5] (1st)   B[2] (1st)      G[0] (1st)       0          RAW[7] (1st)   RAW[3] (1st)
                               V-by-One®HS_D[20]             RAW[4] (1st)     B[4] (1st)   B[1] (1st)      R[4] (1st)       0          RAW[6] (1st)   RAW[2] (1st)
                               V-by-One®HS_D[19]             RAW[3] (1st)     B[3] (1st)   B[0] (1st)      R[3] (1st)       0          RAW[5] (1st)   RAW[1] (1st)
                               V-by-One®HS_D[18]             RAW[2] (1st)     B[2] (1st)       0           R[2] (1st)       0          RAW[4] (1st)   RAW[0] (1st)
                               V-by-One®HS_D[17]             RAW[1] (1st)     B[1] (1st)       0           R[1] (1st)       0          RAW[3] (1st)       0
                               V-by-One®HS_D[16]             RAW[0] (1st)     B[0] (1st)       0           R[0] (1st)       0          RAW[2] (1st)       0
                               V-by-One®HS_D[15]             RAW[7] (6th)     G[7] (1st)   G[5] (1st)      B[4] (3rd)       0              0              0
                               V-by-One®HS_D[14]             RAW[6] (6th)     G[6] (1st)   G[4] (1st)      B[3] (3rd)       0              0              0
                               V-by-One®HS_D[13]             RAW[5] (6th)     G[5] (1st)   G[3] (1st)      B[2] (3rd)       0              0              0
                               V-by-One®HS_D[12]             RAW[4] (6th)     G[4] (1st)   G[2] (1st)      B[1] (3rd)       0              0              0
                               V-by-One®HS_D[11]             RAW[3] (6th)     G[3] (1st)   G[1] (1st)      B[0] (3rd)       0              0          RAW[9] (3rd)
                               V-by-One®HS_D[10]             RAW[2] (6th)     G[2] (1st)   G[0] (1st)      G[5] (3rd)       0              0          RAW[8] (3rd)
                               V-by-One®HS_D[9]              RAW[1] (6th)     G[1] (1st)       0           G[4] (3rd)   RAW[1] (1st)   RAW[1] (3rd)   RAW[7] (3rd)
                               V-by-One®HS_D[8]              RAW[0] (6th)     G[0] (1st)       0           G[3] (3rd)   RAW[0] (1st)   RAW[0] (3rd)   RAW[6] (3rd)
                               V-by-One®HS_D[7]              RAW[7] (5th)     R[7] (1st)   R[4] (1st)      G[2] (3rd)   RAW[9] (1st)   RAW[9] (3rd)   RAW[5] (3rd)
                               V-by-One®HS_D[6]              RAW[6] (5th)     R[6] (1st)   R[3] (1st)      G[1] (3rd)   RAW[8] (1st)   RAW[8] (3rd)   RAW[4] (3rd)
                               V-by-One®HS_D[5]              RAW[5] (5th)     R[5] (1st)   R[2] (1st)      G[0] (3rd)   RAW[7] (1st)   RAW[7] (3rd)   RAW[3] (3rd)
                               V-by-One®HS_D[4]              RAW[4] (5th)     R[4] (1st)   R[1] (1st)      R[4] (3rd)   RAW[6] (1st)   RAW[6] (3rd)   RAW[2] (3rd)
                               V-by-One®HS_D[3]              RAW[3] (5th)     R[3] (1st)   R[0] (1st)      R[3] (3rd)   RAW[5] (1st)   RAW[5] (3rd)   RAW[1] (3rd)
                               V-by-One®HS_D[2]              RAW[2] (5th)     R[2] (1st)       0           R[2] (3rd)   RAW[4] (1st)   RAW[4] (3rd)   RAW[0] (3rd)
                               V-by-One®HS_D[1]              RAW[1] (5th)     R[1] (1st)       0           R[1] (3rd)   RAW[3] (1st)   RAW[3] (3rd)       0
                               V-by-One®HS_D[0]              RAW[0] (5th)     R[0] (1st)       0           R[0] (3rd)   RAW[2] (1st)   RAW[2] (3rd)       0
                               V-by-One®HS_D[31]             RAW[7] (4th)          -            -          B[4] (2nd)       -              0              0
                               V-by-One®HS_D[30]             RAW[6] (4th)          -            -          B[3] (2nd)       -              0              0
                               V-by-One®HS_D[29]             RAW[5] (4th)          -            -          B[2] (2nd)       -              0              0
                               V-by-One®HS_D[28]             RAW[4] (4th)          -            -          B[1] (2nd)       -              0              0
                               V-by-One®HS_D[27]             RAW[3] (4th)          -            -          B[0] (2nd)       -              0          RAW[9] (2nd)
                               V-by-One®HS_D[26]             RAW[2] (4th)          -            -          G[5] (2nd)       -              0          RAW[8] (2nd)
                               V-by-One®HS_D[25]             RAW[1] (4th)          -            -          G[4] (2nd)       -          RAW[1] (2nd)   RAW[7] (2nd)
                               V-by-One®HS_D[24]             RAW[0] (4th)          -            -          G[3] (2nd)       -          RAW[0] (2nd)   RAW[6] (2nd)
                               V-by-One®HS_D[23]             RAW[7] (3rd)     B[7] (2nd)   B[4] (2nd)      G[2] (2nd)       0          RAW[9] (2nd)   RAW[5] (2nd)
 TX1P/N V-by-One® HS lane1
                               V-by-One®HS_D[22]             RAW[6] (3rd)     B[6] (2nd)   B[3] (2nd)      G[1] (2nd)       0          RAW[8] (2nd)   RAW[4] (2nd)
                               V-by-One®HS_D[21]             RAW[5] (3rd)     B[5] (2nd)   B[2] (2nd)      G[0] (2nd)       0          RAW[7] (2nd)   RAW[3] (2nd)
                               V-by-One®HS_D[20]             RAW[4] (3rd)     B[4] (2nd)   B[1] (2nd)      R[4] (2nd)       0          RAW[6] (2nd)   RAW[2] (2nd)
                               V-by-One®HS_D[19]             RAW[3] (3rd)     B[3] (2nd)   B[0] (2nd)      R[3] (2nd)       0          RAW[5] (2nd)   RAW[1] (2nd)
                               V-by-One®HS_D[18]             RAW[2] (3rd)     B[2] (2nd)       0           R[2] (2nd)       0          RAW[4] (2nd)   RAW[0] (2nd)
                               V-by-One®HS_D[17]             RAW[1] (3rd)     B[1] (2nd)       0           R[1] (2nd)       0          RAW[3] (2nd)       0
                               V-by-One®HS_D[16]             RAW[0] (3rd)     B[0] (2nd)       0           R[0] (2nd)       0          RAW[2] (2nd)       0
                               V-by-One®HS_D[15]             RAW[7] (8th)     G[7] (2nd)   G[5] (2nd)      B[4] (4th)       0              0              0
                               V-by-One®HS_D[14]             RAW[6] (8th)     G[6] (2nd)   G[4] (2nd)      B[3] (4th)       0              0              0
                               V-by-One®HS_D[13]             RAW[5] (8th)     G[5] (2nd)   G[3] (2nd)      B[2] (4th)       0              0              0
                               V-by-One®HS_D[12]             RAW[4] (8th)     G[4] (2nd)   G[2] (2nd)      B[1] (4th)       0              0              0
                               V-by-One®HS_D[11]             RAW[3] (8th)     G[3] (2nd)   G[1] (2nd)      B[0] (4th)       0              0          RAW[9] (4th)
                               V-by-One®HS_D[10]             RAW[2] (8th)     G[2] (2nd)   G[0] (2nd)      G[5] (4th)       0              0          RAW[8] (4th)
                               V-by-One®HS_D[9]              RAW[1] (8th)     G[1] (2nd)       0           G[4] (4th)   RAW[1] (2nd)   RAW[1] (4th)   RAW[7] (4th)
                               V-by-One®HS_D[8]              RAW[0] (8th)     G[0] (2nd)       0           G[3] (4th)   RAW[0] (2nd)   RAW[0] (4th)   RAW[6] (4th)
                               V-by-One®HS_D[7]              RAW[7] (7th)     R[7] (2nd)   R[4] (2nd)      G[2] (4th)   RAW[9] (2nd)   RAW[9] (4th)   RAW[5] (4th)
                               V-by-One®HS_D[6]              RAW[6] (7th)     R[6] (2nd)   R[3] (2nd)      G[1] (4th)   RAW[8] (2nd)   RAW[8] (4th)   RAW[4] (4th)
                               V-by-One®HS_D[5]              RAW[5] (7th)     R[5] (2nd)   R[2] (2nd)      G[0] (4th)   RAW[7] (2nd)   RAW[7] (4th)   RAW[3] (4th)
                               V-by-One®HS_D[4]              RAW[4] (7th)     R[4] (2nd)   R[1] (2nd)      R[4] (4th)   RAW[6] (2nd)   RAW[6] (4th)   RAW[2] (4th)
                               V-by-One®HS_D[3]              RAW[3] (7th)     R[3] (2nd)   R[0] (2nd)      R[3] (4th)   RAW[5] (2nd)   RAW[5] (4th)   RAW[1] (4th)
                               V-by-One®HS_D[2]              RAW[2] (7th)     R[2] (2nd)       0           R[2] (4th)   RAW[4] (2nd)   RAW[4] (4th)   RAW[0] (4th)
                               V-by-One®HS_D[1]              RAW[1] (7th)     R[1] (2nd)       0           R[1] (4th)   RAW[3] (2nd)   RAW[3] (4th)       0
                               V-by-One®HS_D[0]              RAW[0] (7th)     R[0] (2nd)       0           R[0] (4th)   RAW[2] (2nd)   RAW[2] (4th)       0
Copyright©2020 THine Electronics, Inc.                                                                                                     THine Electronics, Inc.
                                                                                                   14/67                                               Security C


CTCV352A_Rev.1.00_E
                                                             Table 9.         V-by-One® HS 2lane output data mapping format 3/3
                             R_OUTPUT_FMT                          5                                               6                             7
                             R_HFSEL                               0               1                               -              -               -               -
                             R_BITMAP_SEL                          0               0              1                0              2              0                1
                             default V-by-One®HS Byte Mode         3               4              4                3              3              3                3
                                                                               RAW12HF         RAW12HF         RAW10HF2       RAW10HF2        RAW12HF2        RAW12HF2
                             Format Name                         RAW12
                                                                                 Map1            Map2            Map1           Map3            Map1            Map2
                               V-by-One®HS_D[31]                   -               0              0                -              -               -               -
                               V-by-One®HS_D[30]                   -               0              0                -              -               -               -
                               V-by-One®HS_D[29]                   -               0              0                -              -               -               -
                               V-by-One®HS_D[28]                   -               0              0                -              -               -               -
                               V-by-One®HS_D[27]                   -          RAW[3] (1st)    RAW[11] (1st)        -              -               -               -
                               V-by-One®HS_D[26]                   -          RAW[2] (1st)    RAW[10] (1st)        -              -               -               -
                               V-by-One®HS_D[25]                   -          RAW[1] (1st)    RAW[9] (1st)         -              -               -               -
                               V-by-One®HS_D[24]                   -          RAW[0] (1st)    RAW[8] (1st)         -              -               -               -
                               V-by-One®HS_D[23]                  0           RAW[11] (1st)   RAW[7] (1st)         0          RAW[9] (1st)   RAW[3] (1st)    RAW[11] (1st)
 TX0P/N V-by-One® HS lane0
                               V-by-One®HS_D[22]                  0           RAW[10] (1st)   RAW[6] (1st)         0          RAW[8] (1st)   RAW[2] (1st)    RAW[10] (1st)
                               V-by-One®HS_D[21]                  0           RAW[9] (1st)    RAW[5] (1st)     RAW[1] (1st)   RAW[7] (1st)   RAW[1] (1st)    RAW[9] (1st)
                               V-by-One®HS_D[20]                  0           RAW[8] (1st)    RAW[4] (1st)     RAW[0] (1st)   RAW[6] (1st)   RAW[0] (1st)    RAW[8] (1st)
                               V-by-One®HS_D[19]                  0           RAW[7] (1st)    RAW[3] (1st)     RAW[9] (1st)   RAW[5] (1st)   RAW[11] (1st)   RAW[7] (1st)
                               V-by-One®HS_D[18]                  0           RAW[6] (1st)    RAW[2] (1st)     RAW[8] (1st)   RAW[4] (1st)   RAW[10] (1st)   RAW[6] (1st)
                               V-by-One®HS_D[17]                  0           RAW[5] (1st)    RAW[1] (1st)     RAW[7] (1st)   RAW[3] (1st)   RAW[9] (1st)    RAW[5] (1st)
                               V-by-One®HS_D[16]                  0           RAW[4] (1st)    RAW[0] (1st)     RAW[6] (1st)   RAW[2] (1st)   RAW[8] (1st)    RAW[4] (1st)
                               V-by-One®HS_D[15]                  0                0              0            RAW[5] (1st)   RAW[1] (1st)   RAW[7] (1st)    RAW[3] (1st)
                               V-by-One®HS_D[14]                  0                0              0            RAW[4] (1st)   RAW[0] (1st)   RAW[6] (1st)    RAW[2] (1st)
                               V-by-One®HS_D[13]                  0                0              0            RAW[3] (1st)       0          RAW[5] (1st)    RAW[1] (1st)
                               V-by-One®HS_D[12]                  0                0              0            RAW[2] (1st)       0          RAW[4] (1st)    RAW[0] (1st)
                               V-by-One®HS_D[11]              RAW[3] (1st)    RAW[3] (3rd)    RAW[11] (3rd)        0          RAW[9] (3rd)   RAW[3] (3rd)    RAW[11] (3rd)
                               V-by-One®HS_D[10]              RAW[2] (1st)    RAW[2] (3rd)    RAW[10] (3rd)        0          RAW[8] (3rd)   RAW[2] (3rd)    RAW[10] (3rd)
                               V-by-One®HS_D[9]               RAW[1] (1st)    RAW[1] (3rd)    RAW[9] (3rd)     RAW[1] (3rd)   RAW[7] (3rd)   RAW[1] (3rd)    RAW[9] (3rd)
                               V-by-One®HS_D[8]               RAW[0] (1st)    RAW[0] (3rd)    RAW[8] (3rd)     RAW[0] (3rd)   RAW[6] (3rd)   RAW[0] (3rd)    RAW[8] (3rd)
                               V-by-One®HS_D[7]               RAW[11] (1st)   RAW[11] (3rd)   RAW[7] (3rd)     RAW[9] (3rd)   RAW[5] (3rd)   RAW[11] (3rd)   RAW[7] (3rd)
                               V-by-One®HS_D[6]               RAW[10] (1st)   RAW[10] (3rd)   RAW[6] (3rd)     RAW[8] (3rd)   RAW[4] (3rd)   RAW[10] (3rd)   RAW[6] (3rd)
                               V-by-One®HS_D[5]               RAW[9] (1st)    RAW[9] (3rd)    RAW[5] (3rd)     RAW[7] (3rd)   RAW[3] (3rd)   RAW[9] (3rd)    RAW[5] (3rd)
                               V-by-One®HS_D[4]               RAW[8] (1st)    RAW[8] (3rd)    RAW[4] (3rd)     RAW[6] (3rd)   RAW[2] (3rd)   RAW[8] (3rd)    RAW[4] (3rd)
                               V-by-One®HS_D[3]               RAW[7] (1st)    RAW[7] (3rd)    RAW[3] (3rd)     RAW[5] (3rd)   RAW[1] (3rd)   RAW[7] (3rd)    RAW[3] (3rd)
                               V-by-One®HS_D[2]               RAW[6] (1st)    RAW[6] (3rd)    RAW[2] (3rd)     RAW[4] (3rd)   RAW[0] (3rd)   RAW[6] (3rd)    RAW[2] (3rd)
                               V-by-One®HS_D[1]               RAW[5] (1st)    RAW[5] (3rd)    RAW[1] (3rd)     RAW[3] (3rd)       0          RAW[5] (3rd)    RAW[1] (3rd)
                               V-by-One®HS_D[0]               RAW[4] (1st)    RAW[4] (3rd)    RAW[0] (3rd)     RAW[2] (3rd)       0          RAW[4] (3rd)    RAW[0] (3rd)
                               V-by-One®HS_D[31]                   -               0               0               -              -               -               -
                               V-by-One®HS_D[30]                   -               0               0               -              -               -               -
                               V-by-One®HS_D[29]                   -               0               0               -              -               -               -
                               V-by-One®HS_D[28]                   -               0               0               -              -               -               -
                               V-by-One®HS_D[27]                   -          RAW[3] (2nd)    RAW[11] (2nd)        -              -               -               -
                               V-by-One®HS_D[26]                   -          RAW[2] (2nd)    RAW[10] (2nd)        -              -               -               -
                               V-by-One®HS_D[25]                   -          RAW[1] (2nd)    RAW[9] (2nd)         -              -               -               -
                               V-by-One®HS_D[24]                   -          RAW[0] (2nd)    RAW[8] (2nd)         -              -               -               -
                               V-by-One®HS_D[23]                   0          RAW[11] (2nd)   RAW[7] (2nd)         0          RAW[9] (2nd)   RAW[3] (2nd)    RAW[11] (2nd)
 TX1P/N V-by-One® HS lane1
                               V-by-One®HS_D[22]                   0          RAW[10] (2nd)   RAW[6] (2nd)         0          RAW[8] (2nd)   RAW[2] (2nd)    RAW[10] (2nd)
                               V-by-One®HS_D[21]                   0          RAW[9] (2nd)    RAW[5] (2nd)     RAW[1] (2nd)   RAW[7] (2nd)   RAW[1] (2nd)    RAW[9] (2nd)
                               V-by-One®HS_D[20]                   0          RAW[8] (2nd)    RAW[4] (2nd)     RAW[0] (2nd)   RAW[6] (2nd)   RAW[0] (2nd)    RAW[8] (2nd)
                               V-by-One®HS_D[19]                   0          RAW[7] (2nd)    RAW[3] (2nd)     RAW[9] (2nd)   RAW[5] (2nd)   RAW[11] (2nd)   RAW[7] (2nd)
                               V-by-One®HS_D[18]                   0          RAW[6] (2nd)    RAW[2] (2nd)     RAW[8] (2nd)   RAW[4] (2nd)   RAW[10] (2nd)   RAW[6] (2nd)
                               V-by-One®HS_D[17]                   0          RAW[5] (2nd)    RAW[1] (2nd)     RAW[7] (2nd)   RAW[3] (2nd)   RAW[9] (2nd)    RAW[5] (2nd)
                               V-by-One®HS_D[16]                   0          RAW[4] (2nd)    RAW[0] (2nd)     RAW[6] (2nd)   RAW[2] (2nd)   RAW[8] (2nd)    RAW[4] (2nd)
                               V-by-One®HS_D[15]                   0               0               0           RAW[5] (2nd)   RAW[1] (2nd)   RAW[7] (2nd)    RAW[3] (2nd)
                               V-by-One®HS_D[14]                   0               0               0           RAW[4] (2nd)   RAW[0] (2nd)   RAW[6] (2nd)    RAW[2] (2nd)
                               V-by-One®HS_D[13]                   0               0               0           RAW[3] (2nd)       0          RAW[5] (2nd)    RAW[1] (2nd)
                               V-by-One®HS_D[12]                   0               0               0           RAW[2] (2nd)       0          RAW[4] (2nd)    RAW[0] (2nd)
                               V-by-One®HS_D[11]              RAW[3] (2nd)     RAW[3] (4th)   RAW[11] (4th)        0          RAW[9] (4th)    RAW[3] (4th)   RAW[11] (4th)
                               V-by-One®HS_D[10]              RAW[2] (2nd)     RAW[2] (4th)   RAW[10] (4th)        0          RAW[8] (4th)    RAW[2] (4th)   RAW[10] (4th)
                               V-by-One®HS_D[9]               RAW[1] (2nd)     RAW[1] (4th)    RAW[9] (4th)    RAW[1] (4th)   RAW[7] (4th)    RAW[1] (4th)    RAW[9] (4th)
                               V-by-One®HS_D[8]               RAW[0] (2nd)     RAW[0] (4th)    RAW[8] (4th)    RAW[0] (4th)   RAW[6] (4th)    RAW[0] (4th)    RAW[8] (4th)
                               V-by-One®HS_D[7]               RAW[11] (2nd)   RAW[11] (4th)    RAW[7] (4th)    RAW[9] (4th)   RAW[5] (4th)   RAW[11] (4th)    RAW[7] (4th)
                               V-by-One®HS_D[6]               RAW[10] (2nd)   RAW[10] (4th)    RAW[6] (4th)    RAW[8] (4th)   RAW[4] (4th)   RAW[10] (4th)    RAW[6] (4th)
                               V-by-One®HS_D[5]               RAW[9] (2nd)     RAW[9] (4th)    RAW[5] (4th)    RAW[7] (4th)   RAW[3] (4th)    RAW[9] (4th)    RAW[5] (4th)
                               V-by-One®HS_D[4]               RAW[8] (2nd)     RAW[8] (4th)    RAW[4] (4th)    RAW[6] (4th)   RAW[2] (4th)    RAW[8] (4th)    RAW[4] (4th)
                               V-by-One®HS_D[3]               RAW[7] (2nd)     RAW[7] (4th)    RAW[3] (4th)    RAW[5] (4th)   RAW[1] (4th)    RAW[7] (4th)    RAW[3] (4th)
                               V-by-One®HS_D[2]               RAW[6] (2nd)     RAW[6] (4th)    RAW[2] (4th)    RAW[4] (4th)   RAW[0] (4th)    RAW[6] (4th)    RAW[2] (4th)
                               V-by-One®HS_D[1]               RAW[5] (2nd)     RAW[5] (4th)    RAW[1] (4th)    RAW[3] (4th)       0           RAW[5] (4th)    RAW[1] (4th)
                               V-by-One®HS_D[0]               RAW[4] (2nd)     RAW[4] (4th)    RAW[0] (4th)    RAW[2] (4th)       0           RAW[4] (4th)    RAW[0] (4th)
Copyright©2020 THine Electronics, Inc.                                                                                                            THine Electronics, Inc.
                                                                                                       15/67                                                   Security C


CTCV352A_Rev.1.00_E
            6.5.3 V-by-One® HS output Byte mode
   Setting of V-by-One® HS output Byte mode follows format setting or register control.
   When V-by-One® HS Self Pattern Generator (BIST) is active, R_BISTEN=1:Enable, Byte mode is 3Byte
 fixed.
                            Table 10.      V-by-One® HS output Byte mode setting
  Addr(h)   Bits       Register        w idth  R/W                            Description                        Default
                                                    V-by-One® HS COL (COLor depth) Byte mode setting method
   0x1036    [0]      R_COL_SEL          1     R/W  0:AUTO (COL_FMT defined by output format setting)             1'h0
                                                    1:Manual (R_COL_MAN)
                                                    V-by-One® HS Manual Color Depth Select
                                                    00 : Reserved
   0x1037   [5:4]   R_COL_MAN[1:0]       2     R/W  01 : 8bit (3Byte mode)                                        2'h2
                                                    10 : 10bit (4Byte mode)
                                                    11 : Reserved
            6.5.4 V-by-One® HS output Distribution mode
   Output of V-by-One® HS lane0 is duplicated and distributed to lane1 output. When Distribution mode is
 Enabled, R_HTPDN_SEL, R_LOCKN0_SEL and R_LOCKN1_SEL are supposed to be set properly.
                       Table 11.      V-by-One® HS output Distribution mode setting
  Addr(h)   Bits       Register        w idth  R/W                            Description                        Default
                                                    V-by-One® HS Distribution mode Enable
   0x1053    [0]      R_DIST_EN          1     R/W  0:Disable                                                     1'h0
                                                    1:Enable
            6.5.5 V-by-One® HS Low Radiation Emission or High Immunity Resistance mode
   V-by-One® HS Low Radiation Emission and High Immunity Resistance mode are available.
   Immunity resistance strength is HS (2’b11) > HS (2’b10).
   Radiated emission level is HS (2’b11) > HS (2’b10).
      Table 12.     V-by-One® HS Low Radiation Emission or High Immunity Resistance mode setting
  Addr(h)   Bits       Register        w idth  R/W                            Description                        Default
                                                    V-by-One® HS setting
                                                    00 : Reserved
   0x101B   [5:4]      R_NHSEL           2     R/W  01 : Reserved                                                 2'h3
                                                    10 : V-by-One® HS standard Low Radiation Emission mode
                                                    11 : V-by-One® HS standard High Immunity Resistance mode
 Copyright©2020 THine Electronics, Inc.                                                            THine Electronics, Inc.
                                                        16/67                                                Security C


CTCV352A_Rev.1.00_E
           6.5.6 V-by-One® HS output Odd/Even swap
  V-by-One® HS Odd/Even pixel assignment to output lane is adjustable.
                        Table 13.     V-by-One® HS output Odd/Even swap setting
  Addr(h)  Bits        Register       w idth  R/W                              Description                  Default
                                                   V-by-One® HS 1st Pixel Start Timing Select
  0x1052    [0]    R_ML_OE_SWAP         1     R/W  0:1st pixel assign on lane0                               1'h0
                                                   1:1st pixel assign on lane1
           6.5.7 V-by-One® HS output Drivability
  V-by-One® HS driver emphasis and strength controls are adjustable.
                           Table 14.      V-by-One® HS output Drivability setting
  Addr(h)  Bits        Register       w idth  R/W                              Description                  Default
                                                   [VbyOne Transmitter] Pre-Emphasis
                                                   ・ w hen R_ML0_DRV=0
                                                   00:0%
  0x1020   [7:6]      R_ML0_PRE         2     R/W  10:100%                                                   2'h0
                                                   ・ w hen R_ML0_DRV=1
                                                   00:0%
                                                   01:50%
                                                   [VbyOne Transmitter] Pre-Emphasis
                                                   ・ w hen R_ML1_DRV=0
                                                   00:0%
  0x1020   [5:4]      R_ML1_PRE         2     R/W  10:100%                                                   2'h0
                                                   ・ w hen R_ML1_DRV=1
                                                   00:0%
                                                   01:50%
                                                   [VbyOne Transmitter] Drive Strength Select
                                                   00: VTOD=200mV
  0x1020   [3:2]      R_ML0_DRV         2     R/W                                                            2'h2
                                                   01: VTOD=300mV
                                                   10: VTOD=400mV
                                                   [VbyOne Transmitter] Drive Strength Select
                                                   00: VTOD=200mV
  0x1020   [1:0]      R_ML1_DRV         2     R/W                                                            2'h2
                                                   01: VTOD=300mV
                                                   10: VTOD=400mV
           6.5.8 V-by-One® HS output Low Frequency mode
  V-by-One® HS Low Frequency Mode is available. For usage of Low Frequency mode, counterpart V-by-One®
 receiver must have installed Low Frequency mode format decoder like THCV236-Q.
                         Table 15.     V-by-One® HS Low Frequency Mode setting
  Addr(h)  Bits        Register       w idth  R/W                              Description                  Default
                                                   V-by-One® HS Low FeqModeEnable
  0x101B    [0]        R_LFQEN          1     R/W  0:Normal                                                  1'h0
                                                   1:Low Frequency Mode
 Copyright©2020 THine Electronics, Inc.                                                       THine Electronics, Inc.
                                                       17/67                                            Security C


     CTCV352A_Rev.1.00_E
6.5.9 Target Pixel clock
        Target pixel clock for transmission is defined by a formula below.
        Relationship between used packet and byte mode packet transfer potential is determined by output format
      (from Table 4) and whether Auto or Manual Byte-mode setting is used or not in Byte-mode setting (Table 10).
       [dmp] = MIPI Data-rate
       [nmp] = MIPI lane number
       [bmvx1] = V-by-One® HS Byte Mode
       [nvx1] = V-by-One® HS lane number
       [PCLK.target] = Pixel clock target for V-by-One® HS per lane = [F(target)]
       Total pixel data-rate = [dmp] x [nmp]
                                                                       Used packet in output format
                                 = [PCLK.target] x [bmvx1] x8 x                                          x [nvx1]
                                                                          Byte mode packet total
                                                          [dmp] x [nmp]
       [PCLK.target] =                                                                                   = [F(target)]
                                                   Used packet in output format
                                 [bmvx1] x8 x                                         x [nvx1]
                                                      Byte mode packet total
            6.6     Blanking period restriction under low MIPI data-rate environment
        First of all, horizontal blanking period must meet minimum required length as MIPI standard defines to change
      MIPI data lane from Low Power mode to High Speed mode and from High Speed mode to Low Power mode.
        In addition for CTCV352A, when MIPI data-rate per lane is slower than 160Mbps, horizontal blanking period
      length must meet below rule.
        Another alternative is simply to use 160Mbps and higher MIPI data-rate because cases to use below 160Mbps
      must be the cases of [nmp]=4 so that MIPI data-rate can be arranged to be higher by using [nmp]=1 or 2
      configuration.
       Copyright©2020 THine Electronics, Inc.                                                     THine Electronics, Inc.
                                                               18/67                                         Security C


CTCV352A_Rev.1.00_E
      6.7      PLL setting
  PLL setting is required. For manual setting, R_PLL_SET_MODE is supposed to be set 1 (Manual mode) from
 default value 0. PLL Manual mode setting set R_PLL_SETTING[47:0] is related with CKI frequency.
         PLL Conf iguration
                                                               F(VCO)
             F(CKI)                                         500-1300MHz
           10-40MHz                                                             1st Output Divider 2nd Output Divider           F(Out)
                                  PFD         VCO
                                                                                   x 1/OutDiv1         x 1/OutDiv2           10-133.3MHz
                                                                                        1-7                1-7
                                 FeedBack Divider
                                     x 1/FBDiv
                                      20-130
                                           Figure 5. Reference clock supply basic method
 PLL_SETTING[47:0] must be selected proper to meet below constraints.
                                                 Table 16.            PLL constraints table
    symbol                           discription                                  condition              min          typ        max      unit
    F(CKI)     CKI input frequency                                                     -                 10            -          40     MHz
     FBDiv     FeedBack Divider value                                                  -                 20            -          130      -
   OutDiv1     1st Output Divider value (OutDiv1 must be >= OutDiv2)                   -                  1            -           7       -
   OutDiv2     2nd Output Divider value (OutDiv1 must be >= OutDiv2)                   -                  1            -           7       -
    F(VCO)     VCO frequency                                                           -                 500           -         1300    MHz
    F(OUT)     PLL output pixel clock frequency                                        -                 10            -        133.3    MHz
                                                                       Hactive=< 1280pixels
                                                                       and [dmp]x[nmp] < 500Mbps
                                                                       1280 <Hactive=< 1920pixels
                                                                                                    | R_SPREAD|        -           8       %
      DF            Allow ed error betw een F(target) vs F(OUT)        and [dmp]x[nmp] < 800Mbps
                                                                       1920 <Hactive=< 3840pixels
                                                                       and [dmp]x[nmp] <1500Mbps
                                                                       otherw ise                         0            0           8       %
 Pixel clock frequency made by PLL is calculated as below.
 Actual Pixel clock, F(OUT) frequency must be equal or greater than ideal target Pixel clock, F(target) by 8%
 accuracy as below formula for most cases.
 Copyright©2020 THine Electronics, Inc.                                                                                  THine Electronics, Inc.
                                                                         19/67                                                       Security C


CTCV352A_Rev.1.00_E
 When transmitted camera image format horizontal active is rather large and total pixel data-rate is rather slow as
 described in previous table condition, minimum allowed F(OUT) setting is not equal to F(target) if Spread
 Spectrum function is activated. F is supposed to be more than absolute value of applied SSCG modulation rate,
 |R_SPREAD|, under the condition specified on PLL constraints table.
  Copyright©2020 THine Electronics, Inc.                                                      THine Electronics, Inc.
                                                       20/67                                              Security C


CTCV352A_Rev.1.00_E
                                                       Table 17.        PLL setting
  Addr(h)        Bits          Register           w idth    R/W                                  Description                                Default
                                                                    PLL setting mode
  0x100F          [0]     R_PLL_SET_MODE             1      R/W     0:PLL Auto setting mode                                                   1'h0
                                                                    1:PLL Manual setting mode
  0x1011         [7:0]  R_PLL_SETTING[47:40]         8      R/W     PLL setting value, Feedback Divider value (integer part)                 8'h00
  0x1012         [7:0]  R_PLL_SETTING[39:32]         8      R/W     PLL setting value, Feedback Divider value (decimal part MSB)             8'h00
  0x1013         [7:0]  R_PLL_SETTING[31:24]         8      R/W     PLL setting value, Feedback Divider value (decimal part)                 8'h00
  0x1014         [7:0]  R_PLL_SETTING[23:16]         8      R/W     PLL setting value, Feedback Divider value (decimal part LSB)             8'h00
  0x1015          [7]    R_PLL_SETTING[15]           1      R/W     PLL setting value                                                         1'h0
  0x1015         [6:4]  R_PLL_SETTING[14:12]         3      R/W     PLL setting value, OutDiv1 (OutDiv1 must be >= OutDiv2)                   3'h0
  0x1015          [3]    R_PLL_SETTING[11]           1      R/W     PLL setting value                                                         1'h0
  0x1015         [2:0]  R_PLL_SETTING[10:8]          3      R/W     PLL setting value, OutDiv2 (OutDiv1 must be >= OutDiv2)                   3'h0
  0x1016         [7:0]   R_PLL_SETTING[7:0]          8      R/W     PLL setting value, Reserved (must be set to 8'h01)                       8'h00
  Below Table 18 is Look Up Table for typical cases.
                                            Table 18.          PLL setting Look Up Table
 index condition           input              output                     f_CKI (MHz) PLL[47:40] PLL[39:32] PLL[31:24] PLL[23:16] PLL[15:8]  PLL[7:0]
 1                                                                            27       0x18       0xC0       0x00       0x00       0x66      0x01
       720p30fps RAW       594Mbps x1lane     1lane MPRF
 2                                                                          37.125     0x15       0x00       0x00       0x00       0x76      0x01
 3     720p30fps YUV422    600Mbps x1lane     1lane MPRF                      24       0x1C       0x20       0x00       0x00       0x66      0x01
 4     720p60fps RAW                                                          27       0x25       0x20       0x00       0x00       0x66      0x01
                           445.5Mbps x2lane   1lane MPRF
 5     1080p30fps RAW                                                       37.125     0x1B       0x00       0x00       0x00       0x66      0x01
 6     720p60fps YUV422                                                       27       0x21       0x00       0x00       0x00       0x64      0x01
                           594Mbps x2lane     1lane MPRF
 7     1080p30fps YUV422                                                    37.125     0x18       0x00       0x00       0x00       0x64      0x01
 8     720p120fps RAW                                                         27       0x21       0x00       0x00       0x00       0x44      0x01
                           891Mbps x2lane     1lane MPRF
 9     1080p60fps RAW                                                       37.125     0x18       0x00       0x00       0x00       0x44      0x01
 10    720p120fps YUV422                                                      27       0x2C       0x00       0x00       0x00       0x44      0x01
                           594Mbps x4lane     1lane MPRF
 11    1080p60fps YUV422                                                    37.125     0x20       0x00       0x00       0x00       0x44      0x01
 12                                                                           27       0x21       0x00       0x00       0x00       0x44      0x01
       1080p120fps RAW     891Mbps x4lane     2lane MPRF
 13                                                                         37.125     0x18       0x00       0x00       0x00       0x44      0x01
 14    1080p120fps YUV422  1200Mbps x4lane    2lane MPRF                      24       0x32       0x00       0x00       0x00       0x44      0x01
 15                                                                           27       0x21       0x00       0x00       0x00       0x66      0x01
       720p30fps RAW       594Mbps x1lane     1lane RAW12HF Map2
 16                                                                         37.125     0x18       0x00       0x00       0x00       0x66      0x01
                                              1lane YUV422 Map1(4Byte)
 17    720p30fps YUV422    600Mbps x1lane                                     24       0x19       0x00       0x00       0x00       0x44      0x01
                                              forced 4Byte
 18    720p60fps RAW                                                          27       0x21       0x00       0x00       0x00       0x64      0x01
                           445.5Mbps x2lane   1lane RAW12HF Map2
 19    1080p30fps RAW                                                       37.125     0x18       0x00       0x00       0x00       0x64      0x01
 20    720p60fps YUV422                       1lane YUV422 Map1(4Byte)        27       0x2C       0x00       0x00       0x00       0x44      0x01
                           594Mbps x2lane
 21    1080p30fps YUV422                      forced 4Byte                  37.125     0x20       0x00       0x00       0x00       0x44      0x01
 22    720p120fps RAW                                                         27       0x2C       0x00       0x00       0x00       0x44      0x01
                           891Mbps x2lane     1lane RAW12HF Map2
 23    1080p60fps RAW                                                       37.125     0x20       0x00       0x00       0x00       0x44      0x01
 24    720p120fps YUV422                                                      27       0x2C       0x00       0x00       0x00       0x44      0x01
                           594Mbps x4lane     1lane YUV422HF Map1
 25    1080p60fps YUV422                                                    37.125     0x20       0x00       0x00       0x00       0x44      0x01
 26                                                                           27       0x2C       0x00       0x00       0x00       0x44      0x01
       1080p120fps RAW     891Mbps x4lane     2lane RAW12HF Map2
 27                                                                         37.125     0x20       0x00       0x00       0x00       0x44      0x01
 28    1080p120fps YUV422  1200Mbps x4lane    2lane YUV422HF Map1             24       0x32       0x00       0x00       0x00       0x44      0x01
 Copyright©2020 THine Electronics, Inc.                                                                                   THine Electronics, Inc.
                                                                       21/67                                                             Security C


CTCV352A_Rev.1.00_E
       6.8     PLL Auto setting function
   PLL auto setting function is available in case all the following conditions are met.
      V-by-One® HS output format setting (Address 0x1001) is MPRF.
      F(CKI) is 37.125MHz or 27MHz or 24MHz.
      MIPI input data-rate is equal to the integral multiple of F(CKI)
   Under PLL auto setting function operation, it is sufficient only to control below resistors. No control on
 R_PLL_SETTING[47:0] is required.
                             Table 19.     PLL Auto setting function control Resistors
  Addr(h)   Bits          Register      w idth   R/W                                 Description                           Default
                                                        PLL setting mode
   0x100F    [0]     R_PLL_SET_MODE       1      R/W    0:PLL Auto setting mode                                             1'h0
                                                        1:PLL Manual setting mode
                                                        PLL Auto setting input frequency choice
                                                         2'h0: Reserved
   0x100E   [7:6]       R_CKI_FREQ        2      R/W     2'h1: 37.125MHz                                                    2'h0
                                                         2'h2: 27MHz
                                                         2'h3: 24MHz
                                                        PLL Auto setting multiplying ratio MIPI data-rate vs. F(CKI)
   0x100E   [5:0]       R_MIPI_MULT       6      R/W    Below formula must be met to application condition.                 6'hF
                                                        MIPI Data-rate = F(CKI) *(R_MIPI_MULT+1)
   0x1000    [0]       R_VX1_LANE         1      R/W    See other Table for detail description                              1'h1
                                                        Setting value 000:MPRF is required for PLL Auto setting function.
   0x1001   [6:4]     R_OUTPUT_FMT        3      R/W                                                                        3'h0
                                                        See other Table for detail description
   0x1002    [5]          R_HFSEL         1      R/W    See other Table for detail description                              1'h0
   0x102D   [1:0]   R_RX_LANE_SEL_EN      2      R/W    See other Table for detail description                              2'h3
   If above PLL Auto setting control values are invalid and unmatched to application condition, C_PLL_SET_NG
 indicator is asserted.
                              Table 20.     PLL Auto setting control invalid Indicator
  Addr(h)   Bits          Register      w idth   R/W                                 Description                           Default
                                                        PLL Auto Setting control invalid indicator
   0x112F    [0]      C_PLL_SET_NG        1       R     0: PLL Auto Setting control valid or PLL Manual setting mode          -
                                                        1: PLL Auto Setting control invalid
  Copyright©2020 THine Electronics, Inc.                                                                     THine Electronics, Inc.
                                                            22/67                                                       Security C


CTCV352A_Rev.1.00_E
      6.9     V-by-One® HS output data-rate
  V-by-One® HS output data-rate is made of actual Pixel clock frequency.
  At Low Frequency Mode, Data-rate is doubled.
  Supported Data-rate is from 400Mbps to 4Gbps.
      6.10 V-by-One® HS output Spread Spectrum
  Spread Spectrum Clock Generation (SSCG) modulation is available to apply on V-by-One® HS output.
                       Table 21.     V-by-One® HS output Spread Spectrum settings
  Addr(h)  Bits        Register       w idth R/W                                 Description               Default
                                                    SSCG modulation frequency setting
  0x1010   [7:4]      R_DIVVAL          4    R/W                                                            4'h0
                                                    fmod = F(CKI) / (128*R_DIVVAL)
                                                    SSCG modulation rate setting
                                                    4'h0 : modulation rate =0,
                                                    4'h1 : modulation rate =+/-0.1%,
                                                    4'h2 : modulation rate =+/-0.2%,
  0x1019   [3:0]      R_SPREAD          4    R/W                                                            4'h3
                                                      …,
                                                    4'h5 : modulation rate =+/-0.5%,
                                                      …,
                                                    4'hF : modulation rate =+/-1.5%
                                                    SSCG modulation Enable/Disable setting
  0x101A    [0]    R_DISABLE_SSCG       1    R/W    0:Enable                                                1'h1
                                                    1:Disable
  SSCG modulation frequency divider setting values, R_DIVVAL on Address 0x1010, to meet V-by-One® HS
 standard 30kHz +/-0.5% are exemplified below.
                  Table 22.     V-by-One® HS output SSCG R_DIVVAL setting examples
                                  (MHz)        (hex.)         (dec.)            (kHz)
                                  F(CKI)     R_DIVVAL       R_DIVVAL            fmod
                                  37.125     4'hC(0xC)           12             24.2
                                    27       4'h8(0x8)           8              26.4
                                    24       4'h8(0x8)           8              23.4
 Copyright©2020 THine Electronics, Inc.                                                      THine Electronics, Inc.
                                                       23/67                                           Security C


CTCV352A_Rev.1.00_E
       6.11 V-by-One® HS CRC
   V-by-One® HS transmission packet payload fault or error can be detected with CRC. CTCV352A generates
 and sends check value to receiver. For usage of CRC function, the counterpart V-by-One® receiver must have
 installed CRC monitor like THCV242.
                                 Table 23.      V-by-One® HS CRC setting
  Addr(h)   Bits       Register        w idth  R/W                         Description                        Default
                                                    V-by-One® HS CRC generator ON/OFF (ON default)
   0x1054   [0]      R_CRC_OFF           1     R/W  0:CRC output ON                                            1'h0
                                                    1:CRC output OFF
  Copyright©2020 THine Electronics, Inc.                                                        THine Electronics, Inc.
                                                       24/67                                              Security C


CTCV352A_Rev.1.00_E
       6.12 MIPI Packet Header V-by-One® HS output bridge mode
  MIPI PH(Packet Header) can be bridge to V-by-One® HS output following selected schemes.
  “R_PHMODE=2’b01” setting on THCV236-Q connection is only supported where HFSEL=0 setting is applied
 on THCV236-Q.
                    Table 24.     V-by-One® HS output MIPI Packet Header bridge setting
  Addr(h)  Bits          Register     w idth   R/W                             Description                              Default
                                                    V-by-One® HS output MIPI PH(Packet Header) timing setting
                                                    00:PH in normal data packet just after DE rise (THCV242-Q
  0x1001   [1:0]        R_PHMODE        2      R/W  default)                                                             2'h0
                                                    01:PH in CTL packet of blanking period till 1pixel before DE rise
                                                    10,11:no PH
                 Pixel Clock
                              @R_PHMODE = 2'b00
                          DE
                       DATA                                PH            DATA
                              @R_PHMODE = 2'b01
                          DE
                       DATA          PH1     PH2   PH3 1pixel            DATA
                              @R_PHMODE = 2'b10/11
                          DE
                       DATA                                              DATA
                  Figure 6. MIPI Packet Header V-by-One® HS output bridge timing alternative
 Copyright©2020 THine Electronics, Inc.                                                                   THine Electronics, Inc.
                                                        25/67                                                         Security C


                                                                                                                                                                                                                                                                                                                                                                                       PH3             PH2             PH1               PH             THCV236
                                                                                                                                                                                                                                                                                                                                                                                 3byte   4byte   3byte   4byte   3byte   4byte   3byte        4byte     HFSEL=0           *CTL packet
                                                                                                                                                                                                                                                                                                                                                                                   -         0     -         0     -         0     -      ECC7        THCV236 D[31]*   V-by-One®HS_D[31]*            DID7   MIPI PH
                                                                                                                                                                                                                                                                                                                                                                                   -         0     -         0     -         0     -      ECC6        THCV236 D[30]*   V-by-One®HS_D[30]*   Vx1 PH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     DID6    0    1
                                                                                                                                                                                                                                                                                                                                                                                   -         0     -         0     -         0     -      ECC5        THCV236 D[29]*   V-by-One®HS_D[29]*            DID5   2
                                                                                                                                                                                                                                                                                                                                                                                   -         0     -         0     -         0     -      ECC4        THCV236 D[28]*   V-by-One®HS_D[28]*            DID4   3
                                                                                                                                                                                                                                                                                                                                                                                   -         0     -         0     -         0     -      ECC3        THCV236 D[27]*   V-by-One®HS_D[27]*            DID3   4
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      CTCV352A_Rev.1.00_E
                                                                                                                                                                                                                                                                                                                                                                                   -         0     -         0     -         0     -      ECC2        THCV236 D[26]*   V-by-One®HS_D[26]*            DID2   5
                                                                                                                                                                                                                                                                                                                                                                                   -         0     -         0     -         0     -      ECC1        THCV236 D[25]*   V-by-One®HS_D[25]*            DID1   6
                                                                                                                                                                                                                                                                                                                                                                                   -         0     -         0     -         0     -      ECC0        THCV236 D[24]*   V-by-One®HS_D[24]*            DID0   7
                                                                                                                                                                                                                                                                                                                                                                                 WC7     WC7     WC15    WC15    DID7    DID7    WC7          WC7     THCV236 D[23]*   V-by-One®HS_D[23]*            WC7    8
                                                                                                                                                                                                                                                                                                                                                                                 WC6     WC6     WC14    WC14    DID6    DID6    WC6          WC6     THCV236 D[22]*   V-by-One®HS_D[22]*            WC6    9
             Copyright©2020 THine Electronics, Inc.
                                                                                                                                                                                                                                                                                                                                                                                 WC5     WC5     WC13    WC13    DID5    DID5    WC5          WC5     THCV236 D[21]*   V-by-One®HS_D[21]*            WC5    10
                                                                                                                                                                                                                                                                        6.13 MIPI Virtual Channel bridge
                                                                                                                                                                                                                                                                                                                                                                                 WC4     WC4     WC12    WC12    DID4    DID4    WC4          WC4     THCV236 D[20]*   V-by-One®HS_D[20]*            WC4    11
                                                                                                                                                                                                                                                                                                                                                                                 WC3     WC3     WC11    WC11    DID3    DID3    WC3          WC3     THCV236 D[19]*   V-by-One®HS_D[19]*            WC3    12
                                                                                                                                                                                                                                                                                                                                                                                 WC2     WC2     WC10    WC10    DID2    DID2    WC2          WC2     THCV236 D[18]*   V-by-One®HS_D[18]*            WC2    13
                                                                                                                                                                                                                                                                                                                                                                                 WC1     WC1     WC9     WC9     DID1    DID1    WC1          WC1     THCV236 D[17]*   V-by-One®HS_D[17]*            WC1    14
                                                                                                                                                                                                                                                                                                                                                                                 WC0     WC0     WC8     WC8     DID0    DID0    WC0          WC0     THCV236 D[16]*   V-by-One®HS_D[16]*            WC0    15
26/67
                                                                                                                                                                                                                                                                                                                                                                                  H          H    H          H    H          H   WC15     WC15        THCV236 D[15]    V-by-One®HS_D[15]             WC15   16
                                                                                                                                                                                                                                                                                                                                                                                  H          H    H          H    H          H   WC14     WC14        THCV236 D[14]    V-by-One®HS_D[14]             WC14   17
                                                                                                                                                                                                                                                                                                                                                                                  H          H    H          H    H          H   WC13     WC13        THCV236 D[13]    V-by-One®HS_D[13]             WC13   18
                                                                                                                                                                                                                                                                                                                                                                                  H          H    H          H    H          H   WC12     WC12        THCV236 D[12]    V-by-One®HS_D[12]             WC12   19
                                                                                                                                                                                                                                                                                                                                                                                  H          H    H          H    H          H   WC11     WC11        THCV236 D[11]    V-by-One®HS_D[11]             WC11   20
                                                                                                                                                                                                                                                                                                                                                                                  H          H    H          H    H          H   WC10     WC10        THCV236 D[10]    V-by-One®HS_D[10]             WC10   21
                                                                                                                                                                                                                                                                                                                                                                                  H          H    H          H    H          H   WC9          WC9     THCV236 D[9]     V-by-One®HS_D[9]              WC9    22
                                                                                                                                                                                                                                                                                                                                                                                  H          H    H          H    H          H   WC8          WC8     THCV236 D[8]     V-by-One®HS_D[8]              WC8    23
                                                                                                                                                                                                                                                                                                                                                                                  V          V    V          V    V          V   DID7         DID7    THCV236 D[7]     V-by-One®HS_D[7]              ECC7   24
                                                                                                                                                                                                                                                                                                                                                                                  V          V    V          V    V          V   DID6         DID6    THCV236 D[6]     V-by-One®HS_D[6]              ECC6   25
                                                                                                                                                                                                                                                                                                           Figure 7. MIPI Packet Header V-by-One® HS output bridge bit mapping
                                                                                                                                                                                                                                                                                                                                                                                  V          V    V          V    V          V   DID5         DID5    THCV236 D[5]     V-by-One®HS_D[5]              ECC5   26
                                                                                                                                                                                                                                                                                                                                                                                  V          V    V          V    V          V   DID4         DID4    THCV236 D[4]     V-by-One®HS_D[4]              ECC4   27
                                                                                                                                                                                                                                                                                                                                                                                  V          V    V          V    V          V   DID3         DID3    THCV236 D[3]     V-by-One®HS_D[3]              ECC3   28
                                                                                                                                                                                                                                                                                                                                                                                  V          V    V          V    V          V   DID2         DID2    THCV236 D[2]     V-by-One®HS_D[2]              ECC2   29
                                                                                                                                                                     When MIPI PH(Packet Header) is bridged to V-by-One® HS output with described schemes above, MIPI
                                                                                                                                                                                                                                                                                                                                                                                  V          V    V          V    V          V   DID1         DID1    THCV236 D[1]     V-by-One®HS_D[1]              ECC1   30
                                                      Virtual Channel information in PH is bridged to V-by-One® HS at the same time. Virtual Channel is supported.
                                                                                                                                                                                                                                                                                                                                                                                  V          V    V          V    V          V   DID0         DID0    THCV236 D[0]     V-by-One®HS_D[0]              ECC0   31
              THine Electronics, Inc.
Security C


CTCV352A_Rev.1.00_E
         6.14 V-by-One® HS VSYNC generation
  Setting of V-by-One® HS VSYNC output is configurable by 2-wire access on internal register.
  Internally generated VSYNC (R_VS_MODE=1) follows Figure 8.
                                               Table 25.                V-by-One® HS output VSYNC setting
 Addr(h)          Bits                  Register                  w idth   R/W                                      Description                           Default
                                                                                   V-by-One® HS Vsync generation Enable at MIPI FS/FE
                                                                                   (active only w hen R_VS_MODE=0)
                                                                                   00:Vsync pulse at both FS and FE (THCV242-Q default)
  0x1002          [3:2]        R_FS_FE_SYNCEN                       2      R/W                                                                              2'h0
                                                                                   01:Vsync pulse at FS only
                                                                                   10:Vsync pulse at FE only
                                                                                   11:no Vsync pulse at FS nor FE
                                                                                   V-by-One® HS Vsync polarity
  0x1004           [1]            R_VSYNC_POL                       1      R/W     0:High pulse (High active) (THCV242-Q default)                           1'h0
                                                                                   1:Low pulse (Low active)
                                                                                   V-by-One® HS VSYNC output timing mode
  0x1007           [3]              R_VS_MODE                       1      R/W     0:MIPI FS/FE timing direct use mode (THCV242-Q default)                  1'h0
                                                                                   1:internally generated timing mode
                                                                                   V-by-One® HS internally generated VSYNC offset
  0x1007          [2:0]            R_VS_OFFSET                      3      R/W                                                                              3'h0
                                                                                   offset from FE = calculatedVS-HTOTAL x R_VS_OFFSET
                                                                                   V-by-One® HS internally generated Htotal setting
  0x1008          [7:0]         R_VS_WIDTH_PIX                      8      R/W                                                                             8'h00
                                                                                   Generated Htotal:calculatedVS-HTOTAL = R_VS_WIDTH_PIX x 16
                                                                                   V-by-One® HS internally generated VSYNC pulse w idth
  0x1009          [4:2]        R_VS_WIDTH_LINE                      3      R/W     VSYNC pulse w idth = calculatedVS-HTOTAL x                               3'h0
                                                                                   R_VS_WIDTH_LINE
 V-by-One® HS
      PCLK
          MIPI FE             FE
      Internal VSYNC
                                    offset LINE 1        offset LINE 2         offset LINE m    VSYNC LINE 1       VSYNC LINE 2          VSYNC LINE n
    generation counter
   Internally generated
                                 ( For example, R_VSYNC_POL=0 )
  V-by-One® HS VSYNC
                 calculatedVS-HTOTAL = R_VS_WIDTH_PIX x 16 x PCLK
                                             calculatedVS-HTOTAL x R_VS_OFFSET(=m)                   calculatedVS-HTOTAL x R_VS_WIDTH_LINE(=n)
                                                              Figure 8. Internally generated VSYNC
 Copyright©2020 THine Electronics, Inc.                                                                                                     THine Electronics, Inc.
                                                                                        27/67                                                         Security C


CTCV352A_Rev.1.00_E
         6.15 V-by-One® HS HSYNC generation
  Setting of V-by-One® HS HSYNC output is configurable by 2-wire access on internal register.
  Internally generated HSYNC in Vertical active period (R_HS_MODE=10/11) follows Figure 9.
  Internally generated HSYNC in Vertical blanking period (R_HS_VB_EN=10/11) follows Figure 10.
                                            Table 26.             V-by-One® HS output HSYNC setting
  Addr(h)         Bits              Register                w idth   R/W                                    Description                         Default
                                                                               V-by-One® HS Hsync generation Enable at MIPI LS/LE
                                                                               (active only w hen R_HS_MODE=00, 01)
                                                                               00:Hsync pulse at both LS and LE (THCV242-Q default)
  0x1002          [1:0]      R_LS_LE_SYNCEN                   2      R/W                                                                          2'h0
                                                                               01:Hsync pulse at LS only
                                                                               10:Hsync pulse at LE only
                                                                               11:no Hsync pulse at LS nor LE
                                                                               V-by-One® HS Hsync polarity
  0x1004           [0]         R_HSYNC_POL                    1      R/W       0:High pulse (High active) (THCV242-Q default)                     1'h0
                                                                               1:Low pulse (Low active)
                                                                               V-by-One® HS HSYNC output timing mode
                                                                               00, 01:MIPI LS/LE timing direct use mode (THCV242-Q default)
  0x1009          [1:0]          R_HS_MODE                    2      R/W                                                                          2'h0
                                                                               10:internally generated timing mode1
                                                                               11:internally generated timing mode2
  0x100A          [4:0]     R_VACT_LINE[12:8]                 5      R/W       V-by-One® HS Vactive line skip number MSB                         5'h00
  0x100B          [7:0]      R_VACT_LINE[7:0]                 8      R/W       V-by-One® HS Vactive line skip number LSB                         8'h00
                                                                               V-by-One® HS HSYNC output in vertical blanking period setting
                                                                               00, 01:no HSYNC output in Vblank
  0x100C          [1:0]         R_HS_VB_EN                    2      R/W                                                                          2'h0
                                                                               10:HSYNC output in Vblank, starting from FE
                                                                               11:HSYNC output in Vblank, starting from FS, skipping Vactive
  0x100D          [7:0]       R_HS_VB_NUM                     8      R/W       V-by-One® HS HSYNC output number in vertical blanking period      8'h00
  V-by-One® HS
      PCLK
                                                                     MIPI long packet                       MIPI long packet
  V-by-One® HS
 DE (Data Enable)
    Internally      R_HS_MODE=10 ( For example, R_HSYNC_POL=0 )
    generated
  HSYNC mode1
                               2 x PCLK            2 x PCLK                                                                       2 x PCLK
    Internally      R_HS_MODE=11 ( For example, R_HSYNC_POL=0 )
    generated
  HSYNC mode2
                                      Figure 9. Internally generated HSYNC in Vertical active period
 Copyright©2020 THine Electronics, Inc.                                                                                          THine Electronics, Inc.
                                                                                    28/67                                                    Security C


CTCV352A_Rev.1.00_E
 R_HS_VB_EN=10
 V-by-One® HS
      PCLK
          MIPI FE             FE
      Internal HSYNC
                                 LINE 1 in Vblank  LINE 2 in Vblank         LINE k in Vblank
     generation counter
                                                                                              ( For example, R_HSYNC_POL=0 )
   Internally generated                                                                        ( For example, R_HS_MODE=10 )
  V-by-One® HS HSYNC
                 calculatedVS-HTOTAL = R_VS_WIDTH_PIX x 16 x PCLK
                                  calculatedVS-HTOTAL x R_HS_VB_NUM(=k) in V blanking period
                                        Figure 10. Internally generated HSYNC in Vertical blanking period
 Copyright©2020 THine Electronics, Inc.                                                                                      THine Electronics, Inc.
                                                                                             29/67                                     Security C


CTCV352A_Rev.1.00_E
      6.16 MIPI Short Packet V-by-One® HS output bridge mode
  MIPI SP (Short Packet) can be bridge to V-by-One® HS output with the following schemes.
  MIPI Short Packet V-by-One® HS output bridge mode is only supported when “R_BITMAP_SEL=2’b00
 (MAP1)” or “R_BITMAP_SEL=2’b11 (MAP4)”.
 “R_VS_MODE=1’b0” and “R_FS_FE_SYNCEN=2’b00” setting is required to bridge both MIPI Frame Start
 and Frame End Short Packet. “R_VSYNC_POL=1’b0” setting is required to connect THCV242.
  THCV236-Q connection is only supported where HFSEL=0 setting is applied on THCV236-Q.
               Pixel Clock
                           @R_FS_FE_SYNCEN=00 / R_VS_MODE=0 / R_VSYNC_POL=0
                    Vsync
                    BYTE0                    V                            V
                    BYTE1                    H                            H
                                    SP1    SP2   SP3   SP4       SP1    SP2   SP3   SP4
                    BYTE2          (FS1)  (FS2) (FS3) (FS4)     (FE1)  (FE2) (FE3) (FE4)
                    BYTE3
                           @R_FS_FE_SYNCEN=01 / R_VS_MODE=0 / R_VSYNC_POL=1
                    Vsync
                    BYTE0                    V                            V
                    BYTE1                    H                            H
                                    SP1    SP2   SP3   SP4       SP1    SP2   SP3   SP4
                    BYTE2          (FS1)  (FS2) (FS3) (FS4)     (FE1)  (FE2) (FE3) (FE4)
                    BYTE3
                         Figure 11. MIPI Short Packet V-by-One® HS bridge timing
 Copyright©2020 THine Electronics, Inc.                                                  THine Electronics, Inc.
                                                      30/67                                        Security C


                                                                                                                             SP4                   SP3                    SP2                   SP1             THCV236
                                                                                                                     3byte         4byte   3byte         4byte    3byte         4byte   3byte         4byte     HFSEL=0           *CTL packet
                                                                                                                       -            0        -            0        -             0       -             0      THCV236 D[31]*   V-by-One®HS_D[31]*                       DID7
                                                                                                                                                                                                                                                                                m ipi Short Packet
                                                                                                                       -            0        -            0        -             0       -             0      THCV236 D[30]*   V-by-One®HS_D[30]*                       DID6
                                                                                                                       -            0        -            0        -             0       -             0      THCV236 D[29]*   V-by-One®HS_D[29]*   Vx1 Short Packet    DID5
                                                                                                                       -            0        -            0        -             0       -             0      THCV236 D[28]*   V-by-One®HS_D[28]*                       DID4        0    1     2   3
                                                                                                                       -            0        -            0        -             0       -             0      THCV236 D[27]*   V-by-One®HS_D[27]*                       DID3
                                                                                                                                                                                                                                                                                4
                                                                                                                                                                                                                                                                                                       CTCV352A_Rev.1.00_E
                                                                                                                       -            0        -            0        -             0       -             0      THCV236 D[26]*   V-by-One®HS_D[26]*                       DID2
                                                                                                                                                                                                                                                                                5
                                                                                                                       -            0        -            0        -             0       -             0      THCV236 D[25]*   V-by-One®HS_D[25]*                       DID1
                                                                                                                                                                                                                                                                                6
                                                                                                                       -            0        -            0        -             0       -             0      THCV236 D[24]*   V-by-One®HS_D[24]*                       DID0
                                                                                                                                                                                                                                                                                7
                                                                                                                     ECC7          ECC7    DATA7     DATA7       DATA15     DATA15      DID7          DID7    THCV236 D[23]*   V-by-One®HS_D[23]*                      DATA7
                                                                                                                                                                                                                                                                                8
                                                                                                                     ECC6          ECC6    DATA6     DATA6       DATA14     DATA14      DID6          DID6    THCV236 D[22]*   V-by-One®HS_D[22]*                      DATA6
                                                                                                                                                                                                                                                                                9
             Copyright©2020 THine Electronics, Inc.
                                                                                                                     ECC5          ECC5    DATA5     DATA5       DATA13     DATA13      DID5          DID5    THCV236 D[21]*   V-by-One®HS_D[21]*                      DATA5
                                                                                                                                                                                                                                                                                10
                                                                                                                     ECC4          ECC4    DATA4     DATA4       DATA12     DATA12      DID4          DID4    THCV236 D[20]*   V-by-One®HS_D[20]*                      DATA4
                                                                                                                                                                                                                                                                                11
                                                                                                                     ECC3          ECC3    DATA3     DATA3       DATA11     DATA11      DID3          DID3    THCV236 D[19]*   V-by-One®HS_D[19]*                      DATA3
                                                                                                                                                                                                                                                                                12
                                                                                                                     ECC2          ECC2    DATA2     DATA2       DATA10     DATA10      DID2          DID2    THCV236 D[18]*   V-by-One®HS_D[18]*                      DATA2
                                                                                                                                                                                                                                                                                13
                                                                                                                     ECC1          ECC1    DATA1     DATA1       DATA9      DATA9       DID1          DID1    THCV236 D[17]*   V-by-One®HS_D[17]*                      DATA1
                                                                                                                                                                                                                                                                                14
                                                                                                                     ECC0          ECC0    DATA0     DATA0       DATA8      DATA8       DID0          DID0    THCV236 D[16]*   V-by-One®HS_D[16]*                      DATA0
31/67                                                                                                                                                                                                                                                                           15
                                                                                                                      H             H       H             H        H             H       H             H      THCV236 D[15]    V-by-One®HS_D[15]                       DATA15
                                                                                                                                                                                                                                                                                16
                                                                                                                      H             H       H             H        H             H       H             H      THCV236 D[14]    V-by-One®HS_D[14]                       DATA14
                                                                                                                                                                                                                                                                                17
                                                                                                                      H             H       H             H        H             H       H             H      THCV236 D[13]    V-by-One®HS_D[13]                       DATA13
                                                                                                                                                                                                                                                                                18
                                                                                                                      H             H       H             H        H             H       H             H      THCV236 D[12]    V-by-One®HS_D[12]                       DATA12
                                                                                                                                                                                                                                                                                19
                                                                                                                      H             H       H             H        H             H       H             H      THCV236 D[11]    V-by-One®HS_D[11]                       DATA11
                                                                                                                                                                                                                                                                                20
                                                                                                                      H             H       H             H        H             H       H             H      THCV236 D[10]    V-by-One®HS_D[10]                       DATA10
                                                                                                                                                                                                                                                                                21
                                                                                                                      H             H       H             H        H             H       H             H      THCV236 D[9]     V-by-One®HS_D[9]                        DATA9
                                                                                                                                                                                                                                                                                22
                                                                                                                      H             H       H             H        H             H       H             H      THCV236 D[8]     V-by-One®HS_D[8]                        DATA8
                                                                                                                                                                                                                                                                                23
                                                                                                                      V             V       V             V        V             V       V             V      THCV236 D[7]     V-by-One®HS_D[7]                         ECC7
                                                      Figure 12. MIPI Short Packet V-by-One® HS bridge bit mapping
                                                                                                                                                                                                                                                                                24
                                                                                                                      V             V       V             V        V             V       V             V      THCV236 D[6]     V-by-One®HS_D[6]                         ECC6
                                                                                                                                                                                                                                                                                25
                                                                                                                      V             V       V             V        V             V       V             V      THCV236 D[5]     V-by-One®HS_D[5]                         ECC5
                                                                                                                                                                                                                                                                                26
                                                                                                                      V             V       V             V        V             V       V             V      THCV236 D[4]     V-by-One®HS_D[4]                         ECC4
                                                                                                                                                                                                                                                                                27
                                                                                                                      V             V       V             V        V             V       V             V      THCV236 D[3]     V-by-One®HS_D[3]                         ECC3
                                                                                                                                                                                                                                                                                28
                                                                                                                      V             V       V             V        V             V       V             V      THCV236 D[2]     V-by-One®HS_D[2]                         ECC2
                                                                                                                                                                                                                                                                                29
                                                                                                                      V             V       V             V        V             V       V             V      THCV236 D[1]     V-by-One®HS_D[1]                         ECC1
                                                                                                                                                                                                                                                                                30
                                                                                                                      V             V       V             V        V             V       V             V      THCV236 D[0]     V-by-One®HS_D[0]                         ECC0
                                                                                                                                                                                                                                                                                31
              THine Electronics, Inc.
Security C


CTCV352A_Rev.1.00_E
       6.17 2-wire serial interface
              6.17.1      2-wire serial I/F slave Device ID
  To use GPIO (General Purpose Input/Output), fault/error detection, and interrupt function, 2-wire serial I/F
 enables to access registers. AIN pin determines 2-wire slave Device ID setting.
                              Table 27.       2-wire serial I/F Device ID select by AIN pin
              Pin Name              Pin #          type*   Description
                                                           Select Slave Address
                 AIN                 27                I   0 : 2w ire serial Address = 7'b000_1011
                                                           1 : 2w ire serial Address = 7'b011_0100
  As an additional method, 2-wire slave Device ID setting can be changed from default value by register setting.
                           Table 28.       2-wire serial I/F Device ID select by register setting
     Sub-Link                                                                                                                               Master
  Master Slave                                                                                                                             or Slav e
  Addr(h) Addr(h)   Bits          Register          w idth R/W                               Description                           Default related
                                                                 2WIRE slave device address setting
                                                                 [7]2WIRE slave device address control
  0x0050 0x00D0     [7:0]      R_2WIRE_SADR           8    RW    0: 2WIRE slv device addr. is set by AIN pin                        8'd0      MS
                                                                 1: 2WIRE slv device addr. is set by follow ing register [6:0]
                                                                 [6:0]2WIRE slave device address value for register control
 Copyright©2020 THine Electronics, Inc.                                                                                    THine Electronics, Inc.
                                                                32/67                                                                Security C


CTCV352A_Rev.1.00_E
          6.17.2  2-wire serial Read/Write access to local Register
  HOST MPU can directly access CTCV352A local register by 2-wire serial I/F.
                                           CTCV352A
                                          Sub-Link Block
                                Sub-Link                   2-wire        SCL Host
                                 Master                     Slave        SDA MPU
                                            Register
                             MSSEL = User Select       AIN = User Select
                    Figure 13. Host to CTCV352A local register access configuration
                  Figure 14. 2-wire serial I/F write to CTCV352A local register protocol
                  Figure 15. 2-wire serial I/F read to CTCV352A local register protocol
 Copyright©2020 THine Electronics, Inc.                                                  THine Electronics, Inc.
                                                          33/67                                    Security C


CTCV352A_Rev.1.00_E
       6.18 2-wire serial I/F Watch Dog Timer
    2-wire Watch Dog Timer (WDT) is installed to monitor status.
                                             Table 29.      2-wire WDT setting
      Sub-Link                                                                                                                       Master
  Master Slave                                                                                                                      or Slav e
  Addr(h) Addr(h) Bits             Register         w idth R/W                                 Description                  Default related
                                                                2-w ire WDT Enable
  0x004B 0x00CB    [4]         R_2WIRE_WD_EN          1    RW   0:Disable                                                     1'b1     MS
                                                                1:Enable
                                                                2-w ire WDT offset time
  0x004B 0x00CB    [0]      R_2WIRE_WD_OFFSET         1    RW   1:11'd2047                                                    1'd1     MS
                                                                0:11'd1023
                                                                2-w ire WDT time = 64×{R_2WIRE_WD_TIM<7:0>+1}×{"2WIRE WDT
  0x004C 0x00CC   [7:0]        R_2WIRE_WD_TIM         8    RW                                                               8'd255     MS
                                                                offset time"} × tOSC
       6.19 Register Auto Checksum diagnosis
    Register values checksum is continuously calculated as R_CKSUM_RVAL and checked compared to user-
 defined target, R_CKSUM_VAL. If any change occurs, it can be reported as interrupt.
                       Table 30.         Register Auto Checksum diagnosis control and monitoring
      Sub-Link                                                                                                                       Master
  Master Slave                                                                                                                      or Slav e
  Addr(h) Addr(h) Bits             Register         w idth R/W                                 Description                  Default related
                                                                Internal Register AutoCheckSum Enable
  0x0008 0x0088    [0]           R_CKSUM_EN           1    RW   0:Disable                                                    1'b0      MS
                                                                1:Enable
                                                                Internal Register AutoCheckSum check interval
  0x0009 0x0089   [7:0]         R_CKSUM_TIM           8    RW                                                                8'd19     MS
                                                                =1024×64×(R_CKSUM_TIM<7:0>+1) × tOSC
  0x000A 0x008A   [7:0]         R_CKSUM_VAL           8    RW   Internal Register AutoCheckSum expected target value         8'd0      MS
  0x000B 0x008B   [7:0]        R_CKSUM_RVAL           8     R   Internal Register AutoCheckSum read value                       -      MS
                                                                Interrupt factor: Internal register Checksum error
  0x0060 0x00E0    [4]        R_INT_CKSUM_ERR         1     R                                                                   -      MS
                                                                1: Interrupt (error is detected)
                                                                Interrupt mask: Internal register CheckSum error
  0x0061 0x00E1    [4]       R_INTM_CKSUM_ERR         1    RW                                                                1'b0      MS
                                                                0: Interrupt mask
                                                                Interrupt clear: Internal register CheckSum error
  0x0062 0x00E2    [4]       R_INTC_CKSUM_ERR         1     W                                                                   -      MS
                                                                1: Interrupt clear
 Copyright©2020 THine Electronics, Inc.                                                                             THine Electronics, Inc.
                                                               34/67                                                           Security C


CTCV352A_Rev.1.00_E
        6.20 Sub-Link setting
   Sub-Link Master or Sub-Link Slave operation is selectable by MSSEL pin control.
   Sub-Link Master control register address and Sub-Link Slave control register address are different even for the
 same Sub-Link function register.
   Sub-Link Master control register is from 0x0000 to 0x007F.
   Sub-Link Slave control register is from 0x0080 to 0x00FF.
   As a note, registers other than Sub-Link control register from 0x1000 have only one address for one function,
 which is independent of Sub-Link operation as Master or Slave.
   Sub-Link Master “2-wire Set&Trigger mode1” (R_SLINK_MODE setting) is compatible with THCV236-Q.
   Sub-Link Polling interval is controllable from 1us to 800us, that may have relationships on fault/error
 detection, interrupt, or other UART / GPIO transfer time designed on application. SSR (Sub-Link Status Read)
 interval determines recovery quickness from 2-wire serial remote communication completion. SSR interval
 effects only on Sub-Link Master “2-wire Set&Trigger mode1” (R_SLINK_MODE setting).
                               Table 31.     Sub-Link Master protocol basic setting
     Sub-Link                                                                                                                  Master
  Master Slave                                                                                                                 or Slave
  Addr(h) Addr(h) Bits         Register       width  R/W                              Description                      Default related
                                                          Sub-Link basic protocol setting as Sub-Link Master
                                                          0: Reserved
                                                          1: 2-wire Set&Trigger (Normal) mode1 (compatible with
                                                          THCV236)
                                                          2: Reserved
  0x0004     -    [1:0]     R_SLINK_MODE        2    RW                                                                 2'd1      M
                                                          3: Reserved
                                                          Note: When CTCV352A is used as Sub-Link Slave, this register
                                                          setting has no meaning. Counterpart Sub-Link Master setting
                                                          controls Sub-Link protocol including CTCV352A as slave
                                                          device.
                                                          Sub-link Enable
  0x0010     -     [0]       R_SLINK_EN         1    RW   0:Sublink Disable                                             1'b0      M
                                                          1:Sublink Enable
                                                          Sublink Polling Enable
  0x0014     -     [4]     R_SLINK_POL_EN       1    RW   0:Disable                                                     1'b1      M
                                                          1:Enable
  0x0014     -    [1:0]  R_SLINK_POL_TIM_UP     2    RW   Sublink Polling interval setting                              2'd0      M
                                                          Sublink Polling interval time=64×(256×
                                                          R_SLINK_POL_TIM_UP<1:0>
  0x0015     -    [7:0]  R_SLINK_POL_TIM_DN     8    RW   +R_SLINK_POL_TIM_DN<7:0>+1)×tOSC                             8'd124     M
                                                          *No Polling when R_SLINK_POL_TIM_UP=0 and
                                                          R_SLINK_POL_TIM_DN=0
                                                          Sublink SSR Enable
  0x0016     -     [4]     R_SLINK_SSR_EN       1    RW   0:Disable                                                     1'b1      M
                                                          1:Enable
  0x0016     -    [1:0]  R_SLINK_SSR_TIM_UP     2    RW   Sublink SSR interval setting                                  2'd0      M
                                                          Sublink SSR interval time=64×(256×
                                                          R_SLINK_SSR_TIM_UP<1:0>
  0x0017     -    [7:0]  R_SLINK_SSR_TIM_DN     8    RW   +R_SLINK_SSR_TIM_DN<7:0>+1)×tOSC                             8'd249     M
                                                          *No SSR when R_SLINK_SSR_TIM_UP=0 and
                                                          R_SLINK_SSR_TIM_DN=0
  Copyright©2020 THine Electronics, Inc.                                                                     THine Electronics, Inc.
                                                         35/67                                                            Security C


CTCV352A_Rev.1.00_E
  To use GPIO (General Purpose Input/Output) pin, fault/error detection and interrupt function, “2-wire
 Set&Trigger mode1” enables remote register access. Sub-Link Master device has 2-wire serial slave block and
 can connect to HOST MPU, Sub-Link Slave device has 2-wire serial master block and can connect to remote side
 2-wire serial slave devices.
  HOST MPU can access register of Sub-Link Master device, Sub-Link Slave device and remote side 2-wire serial
 slave devices.
  For “from remote THCV236-Q Sub-Link Master or from remote THCV242 Sub-Link mode1 or remote
 THCV244 Sub-Link mode1 to CTCV352A Sub-Link Slave” access, “0x00FE” /”R_WB_MSB” and
 “R_WA_MODE” Word Address and Bank setting is required at the beginning before any read access. “0x00FE”
 Word Address write access from THCV236-Q, THCV242 or THCV244 is supposed to be divided into “0x00” and
 “0xFE” commands by 8bit Sub-Address restriction.
                              Table 32.     Sub-Link Word Address control setting
       Sub-Link                                                                                                                 Master
  Master Slave                                                                                                                 or Slav e
  Addr(h) Addr(h) Bits         Register       w idth R/W                              Description                      Default related
                                                          Word Address Bank MSB setting on 1Byte Word-addr. acess from
                                                          remote Sub-Link Master (e.g. THCV236-Q)
                                                          (active only w hen R_WA_MODE=1)
     -     0x00FE [6:4]      R_WB_MSB           3    RW   3'd1=3'b001:"Word Address MSB[15:8]" bank is "8'h00"          3'b0       S
                                                          3'd2=3'b010:"Word Address MSB[15:8]" bank is "8'h10"
                                                          3'd3=3'b011:"Word Address MSB[15:8]" bank is "8'h11"
                                                          others:Reserved
                                                          Word Address Byte number setting
                                                          from remote Sub-Link Master
     -     0x00FE  [0]      R_WA_MODE           1    RW   0:2Byte Word Address acess from remote Sub-Link Master        1'b0       S
                                                          1:1Byte Word Address acess from remote Sub-Link Master
                                                           (THCV236-Q setting is "1")
    Under “1Byte Word Address access” operation (0x00FE bit0=1’b1), 1Byte access to 0xFE has the same
 meaning as 2Byte access to 0x00FE, being independent of “Word Address Bank MSB setting” (0x00FE
 bit[6:4]). This procedure enables users to reset Word Address Bank MSB setting on 1Byte Word Address access
 and Word Address Byte number setting itself.
 Copyright©2020 THine Electronics, Inc.                                                                      THine Electronics, Inc.
                                                         36/67                                                           Security C


CTCV352A_Rev.1.00_E
            6.20.1       Sub-Link 2-wire Set and Trigger mode (2-wire Normal mode)
   Sub-Link Master 2-wire Set&Trigger mode1 (R_SLINK_MODE setting) is compatible with THCV236-Q.
   HOST MPU can access to Sub-Link Slave’s register via CTCV352A as Sub-Link Master only by CTCV352A
 internal local register control and monitoring on 2-wire Set&Trigger mode1.
                         Sub-Link Slave Device                                    CTCV352A as Sub-Link Master
                            Sub-Link Block                                               Sub-Link Block
                                                               Sub-Link
                                                                  line
                  2-wire                      Sub-Link                          Sub-Link                   2-wire         SCL
                  Master                       Slave                             Master                    Slave          SDA               Host
                                                                                                                                            MPU
                                                                                                                          INT
                                                                                            Register
                                 Register
                                                                                                                             Interrupt signal
                                       Triggered access by Sub-Link Master
                   MSSEL=1             Access from/to HOST                         MSSEL=0            AIN = User Select
              Figure 16. Host MPU to Sub-Link Slave Register via CTCV352A access configuration
   HOST MPU can access to remote side 2-wire serial slave register via CTCV352A as Sub-Link Master only by
 CTCV352A internal local register control and monitoring on 2-wire Set&Trigger mode1.
                                     Sub-Link Slave Device                                  CTCV352A as Sub-Link Master
                                        Sub-Link Block                                              Sub-Link Block
                                                                        Sub-Link
    2-wire   SCL                                                           line                                                             SCL
                              2-wire                     Sub-Link                        Sub-Link                     2-wire
    Slave    SDA              Master                       Slave                          Master                       Slave                SDA               Host
   Device#a                                                                                                                                                   MPU
                                                                                                                                            INT
      ・
      ・                                      Register                                                   Register
                                                                                                                                               Interrupt signal
    2-wire
    Slave
   Device#b
                                                  Triggered access by Sub-Link Master
                              MSSEL=1             Access from/to HOST                       MSSEL=0              AIN = User Select
Figure 17. Host MPU to 2-wire slave devices connected to Sub-Link Slave via CTCV352A access configuration
  Copyright©2020 THine Electronics, Inc.                                                                                           THine Electronics, Inc.
                                                                          37/67                                                                       Security C


CTCV352A_Rev.1.00_E
  In principle, when Sub-Link bridges 2-wire serial interface communication from Sub-Link Master to Sub-Link
 Slave or remote side 2-wire serial slave devices, time lag occurs between HOST MPU side 2-wire serial access
 and Sub-Link Slave internal bus access or remote side 2-wire serial access.
  R_2WIRE_CLKSEN (Sub-Link Master side register, 0x0042 bit0) selects whether 2-wire serial slave of Sub-
 Link Master perform clock stretching.
  When R_2WIRE_CLKSEN = 1, Sub-Link Master device waits HOST MPU until Sub-Link Slave register access
 or remote side 2-wire serial slave register access complete by clock stretching.
  When R_2WIRE_CLKSEN = 0, Sub-Link Master device informs HOST MPU that Sub-Link Slave register
 access or remote side 2-wire serial register access has completed by interruption (detectable on INT pin) without
 clock stretching.
                      Figure 18. Sub-Link Master 2-wire slave clock stretching operation
 Copyright©2020 THine Electronics, Inc.                                                       THine Electronics, Inc.
                                                         38/67                                          Security C


CTCV352A_Rev.1.00_E
   Table 33.          2-wire serial I/F Set& Trigger mode remote access control and monitoring local registers
      Sub-Link                                                                                                                            Master
  Master   Slave                                                                                                                         or Slav e
 Addr(h) Addr(h) Bits            Register        w idth R/W                                 Description                          Default related
 0x0030       -  [7:0]        R_2WIRE_DATA0        8    RW   2-w ire serial I/F remote w rite/read data #0                        8'd0      M
 0x0031       -  [7:0]        R_2WIRE_DATA1        8    RW   2-w ire serial I/F remote w rite/read data #1                        8'd0      M
 0x0032       -  [7:0]        R_2WIRE_DATA2        8    RW   2-w ire serial I/F remote w rite/read data #2                        8'd0      M
 0x0033       -  [7:0]        R_2WIRE_DATA3        8    RW   2-w ire serial I/F remote w rite/read data #3                        8'd0      M
 0x0034       -  [7:0]        R_2WIRE_DATA4        8    RW   2-w ire serial I/F remote w rite/read data #4                        8'd0      M
 0x0035       -  [7:0]        R_2WIRE_DATA5        8    RW   2-w ire serial I/F remote w rite/read data #5                        8'd0      M
 0x0036       -  [7:0]        R_2WIRE_DATA6        8    RW   2-w ire serial I/F remote w rite/read data #6                        8'd0      M
 0x0037       -  [7:0]        R_2WIRE_DATA7        8    RW   2-w ire serial I/F remote w rite/read data #7                        8'd0      M
 0x0038       -  [7:0]        R_2WIRE_DATA8        8    RW   2-w ire serial I/F remote w rite/read data #8                        8'd0      M
 0x0039       -  [7:0]        R_2WIRE_DATA9        8    RW   2-w ire serial I/F remote w rite/read data #9                        8'd0      M
 0x003A       -  [7:0]       R_2WIRE_DATA10        8    RW   2-w ire serial I/F remote w rite/read data #10                       8'd0      M
 0x003B       -  [7:0]       R_2WIRE_DATA11        8    RW   2-w ire serial I/F remote w rite/read data #11                       8'd0      M
 0x003C       -  [7:0]       R_2WIRE_DATA12        8    RW   2-w ire serial I/F remote w rite/read data #12                       8'd0      M
 0x003D       -  [7:0]       R_2WIRE_DATA13        8    RW   2-w ire serial I/F remote w rite/read data #13                       8'd0      M
 0x003E       -  [7:0]       R_2WIRE_DATA14        8    RW   2-w ire serial I/F remote w rite/read data #14                       8'd0      M
 0x003F       -  [7:0]       R_2WIRE_DATA15        8    RW   2-w ire serial I/F remote w rite/read data #15                       8'd0      M
                                                             2-w ire serial I/F remote access target device address.
                                                             if target=self addr.; access to Sub-Link Slave inside register,
 0x0040       -  [7:1]       R_2WIRE_DEVADR        7    RW                                                                        7'h00     M
                                                             else; access to remote side 2-w ire serial Slave devices externally
                                                             connected to Sub-Link slave
                                                             2-w ire serial I/F remote access w rite or read select
 0x0040       -   [0]          R_2WIRE_WR          1    RW   0:Write                                                              1'b0      M
                                                             1:Read
 0x0041       -   [7]            reserved          1     -   -                                                                      -        -
                                                             2-w ire serial I/F remote device's Sub Address (Word Address,
                                                             register address) Byte w idth select.
                                                             address Byte w idth=R_2WIRE_WADR_BYTE<2:0>+1
 0x0041       -  [6:4]     R_2WIRE_WADR_BYTE       3    RW                                                                        3'd0      M
                                                             0 : 1Byte= 8bit Sub addr.(refgister addr.)
                                                             1 : 2Byte=16bit Sub addr.(refgister addr.)
                                                             4 : 5Byte=40bit Sub addr.(refgister addr.), etc.
                                                             2-w ire serial I/F remote access data Byte number
                                                             Byte Number = R_2WIRE_DATA_BYTE + 1
                                                             (e.g. 0x2 for 3byte burst)
 0x0041       -  [3:0]     R_2WIRE_DATA_BYTE       4    RW   [w rite rule]                                                        4'd0      M
                                                             R_2WIRE_WADR_BYTE+R_2WIRE_DATA_BYTE =< 'd16
                                                             [read rule]
                                                             R_2WIRE_DATA_BYTE=<'d16
 0x0042       -  [7:1]           reserved          7     -   -                                                                      -        -
                                                             2-w ire serial I/F local response clock stretching Enable
                                                             0: Sub-Link Master (2-w ire slave) No clock stretching
 0x0042       -   [0]        R_2WIRE_CLKSEN        1    RW                                                                        1'b0      M
                                                             1: Sub-Link Master (2-w ire slave) clock stretching Enable
                                                             *2-w ire Pass Through mode forces clock stretching Enable
 0x0043       -  [7:1]           reserved          7     -   -                                                                      -        -
 0x0043       -   [0]         R_2WIRE_START        1     W   2-w ire serial I/F remote access start trigger                         -       M
    -         -  [7:0]           reserved          8     -   -                                                                      -        -
    -         -  [7:0]           reserved          8     -   -                                                                      -        -
    -         -  [7:0]           reserved          8     -   -                                                                      -        -
    -         -  [7:0]           reserved          8     -   -                                                                      -        -
    -     0x00C8 [7:1]           reserved          7     -   -                                                                      -        -
                                                             2-w ire serial I/F remote side bus clear
                                                             Write 1: 2-w ire bus clear action triggered from Sub-Link Slave (2-
    -     0x00C8  [0]        R_2WIRE_BUS_CLR       1     W   w ire master) to 2-w ire slave device connected to Sub-Link Slave.     -        S
                                                             This bit is automatically cleared into 0 after reset action. 0 is
                                                             alw ays read.
                                                             SCL High w idth [tHIGH] setting on Sub-Link Slave side.
    -     0x00C9 [7:0]       R_2WIRE_SCL_HW        8    RW   Output SCL High w idth is defined as below .                         8'd31      S
                                                             16×{R_2WIRE_SCL_HW<7:0>+1} * tOSC
                                                             SCL Low w idth [tLOW] setting on Sub-Link Slave side.
    -     0x00CA [7:0]       R_2WIRE_SCL_LW        8    RW   Output SCL Low w idth is defined as below .                          8'd31      S
                                                             16×{R_2WIRE_SCL_LW<7:0>+1} * tOSC
 Copyright©2020 THine Electronics, Inc.                                                                                 THine Electronics, Inc.
                                                            39/67                                                                   Security C


CTCV352A_Rev.1.00_E
       6.21 Sub-Link Watch Dog Timer
  Sub-Link Watch Dog Timer (WDT) is installed to monitor status. When Sub-Link single transaction started but
 was not normally ended in time, WDT report Interrupt event of “R_INT_SLINK_TMOUT”.
                                       Table 34.      Sub-Link WDT setting
     Sub-Link                                                                                                              Master
  Master Slave                                                                                                            or Slav e
  Addr(h) Addr(h) Bits        Register         w idth R/W                            Description                  Default related
  0x0018 0x0098   [7:5]      reserved            3      -  -                                                         -        -
                                                           Sublink WDT Enable
  0x0018 0x0098    [4]    R_SLINK_WD_EN          1     RW  0:Disable                                               1'b1      MS
                                                           1:Enable
  0x0018 0x0098   [3:2]      reserved            2      -  -                                                         -        -
  0x0018 0x0098   [1:0] R_SLINK_WD_TIM_UP        2     RW  Sublink WDT time parameter                              2'd0      MS
                                                           Sublink WDT time =64×(256×R_SLINK_WD_TIM_UP<1:0> +
  0x0019 0x0099   [7:0] R_SLINK_WD_TIM_DN        8     RW                                                         8'd187     MS
                                                           R_SLINK_WD_TIM_DN<7:0>+1) ×tOSC
 Copyright©2020 THine Electronics, Inc.                                                                   THine Electronics, Inc.
                                                          40/67                                                      Security C


CTCV352A_Rev.1.00_E
       6.22 Sub-Link Interrupt detection
   For fault/error and significant event detection, Sub-Link prepares mechanism of monitoring for several internal
 status and interrupt notification. More than one selected factors are logically OR operated for INT pin output. At
 the same time the OR operated result is informed from Sub-Link Slave to Sub-Link Master.
   Detectable interrupts both on Sub-Link Master and Slave are as follows.
     IC Internal event except Sub-Link
     Internal register Checksum error
     2-wire access time out error
     Sub-Link CRC error
     Sub-Link protocol error
     Sub-Link access time out error
   Detectable interrupts as Sub-Link Master are as follows.
     Main-Link LOCKN transition
     Main-Link HTPDN transition
     Sub-Link Slave side factor
     remote 2-wire access on Sub-Link end
   Detectable interrupts as Sub-Link Slave are as follows.
     Sub-Link Slave 2-wire master bus clear end
     Sub-Link Slave 2-wire NACK detection
  Copyright©2020 THine Electronics, Inc.                                                       THine Electronics, Inc.
                                                          41/67                                           Security C


CTCV352A_Rev.1.00_E
       6.23 GPIO setting
   Setting of GPIO can be configurable by 2-wire access to internal register.
             6.23.1   Sub-Link Polling GPIO input/output
   Local GPIO input is continuously reflected to remote GPIO output via Sub-Link polling. Input pins become
 target of interrupt monitoring.
                                  Table 35.    Sub-Link Polling GPIO setting
  Addr(h)   Bits         Register       w idth R/W                              Description                        Default
                                                   GPIO Mode Select
                                                   [3]: 0:GPIO3 Register Mode, 1:GPIO3 Sub-Link Polling
                                                   [2]: 0:GPIO2 Register Mode, 1:GPIO2 Sub-Link Polling
  0x103D    [3:0]      R_GPIO_TYP         4    R/W                                                                   4'h0
                                                   [1]: 0:GPIO1 Register Mode, 1:GPIO1 Sub-Link Polling*
                                                   [0]: 0:GPIO0 Register Mode, 1:GPIO0 Sub-Link Polling*
                                                   *Sub-Link Polling is compatible w ith THCV236 GPIO Through mode
                                                   GPIO0-3 Input/Output Select
                                                   [3]:GPIO3, [2]:GPIO2, [1]:GPIO1, [0]:GPIO0
  0x103E    [3:0]      R_GPIO_OEN         4    R/W                                                                   4'hf
                                                   0:GPIO Output Mode
                                                   1:GPIO Input Mode
                                                   GPIO0-3 CMOS/OpenDrain Select(for GPIO Output Mode)
                                                   [3]:GPIO3, [2]:GPIO2, [1]:GPIO1, [0]:GPIO0
  0x103F    [3:0]    R_GPIO_CMOSEN        4    R/W                                                                   4'h0
                                                   0:OpenDrain
                                                   1:CMOS
   As default setting with THCV236-Q as Sub-Link Master communication (CTCV352A as Sub-Link Slave),
 GPIO1 Sub-Link Polling bridges output from THCV236-Q-GPIO4 Through Mode and GPIO0 Sub-Link Polling
 bridges output from THCV236-Q-GPIO3 Through Mode respectively.
   As default setting with THCV242 or THCV244 as Sub-Link Master communication (CTCV352A as Sub-Link
 Slave), GPIO1/0 Sub-Link Polling bridges output from THCV242 or THCV244-GPIO Through Mode and
 GPIO3/2 Sub-Link Polling bridges input to THCV242 or THCV244-GPIO Through Mode respectively.
  Copyright©2020 THine Electronics, Inc.                                                              THine Electronics, Inc.
                                                        42/67                                                    Security C


CTCV352A_Rev.1.00_E
   Polling GPIO Bridging data are sampled every Sub-Link polling, whose basic interval is controlled by register
 R_SLINK_POL_TIM_UP/_DN. Remote 2-wire access may become long transaction and could lengthen
 Through GPIO polling reflection interval.
  Through GPIO input
  to local Sub-Link device
  Sub-Link Polling                   Polling         Polling           Polling                      Polling        Polling
  Through GPIO output
  from remote Sub-Link device
                                                                          Sub-Link Polling interval
                      Figure 19. Host MPU to Sub-Link Slave Register via CTCV352A access configuration
   Remote UART bridge is supported with Sub-Link Polling GPIO input/output. Remote UART Tx and Rx bridge
 baud rate is supposed to be designed against Sub-Link Polling interval to accommodate deterministic jitter
 caused by intermittent Sub-Link communication timing.
 Copyright©2020 THine Electronics, Inc.                                                                     THine Electronics, Inc.
                                                             43/67                                                         Security C


CTCV352A_Rev.1.00_E
          6.23.2   Register GPIO
  GPIO input monitoring and output control are available with register. Input pins become target of interrupt
 monitoring.
                        Table 36.       Register GPIO setting and status monitoring
  Addr(h) Bits        Register       w idth   R/W                               Description                          Default
                                                   GPIO Mode Select
                                                   [3]: 0:GPIO3 Register Mode, 1:GPIO3 Sub-Link Polling
                                                   [2]: 0:GPIO2 Register Mode, 1:GPIO2 Sub-Link Polling
  0x103D  [3:0]     R_GPIO_TYP          4     R/W                                                                     4'h0
                                                   [1]: 0:GPIO1 Register Mode, 1:GPIO1 Sub-Link Polling*
                                                   [0]: 0:GPIO0 Register Mode, 1:GPIO0 Sub-Link Polling*
                                                   *Sub-Link Polling is compatible w ith THCV236 GPIO Through mode
                                                   GPIO0-3 Output Data Register
  0x103E  [7:4]     R_GPIO_OUT          4     R/W                                                                     4'h0
                                                   [3]:GPIO3, [2]:GPIO2, [1]:GPIO1, [0]:GPIO0
                                                   GPIO0-3 Input/Output Select
                                                   [3]:GPIO3, [2]:GPIO2, [1]:GPIO1, [0]:GPIO0
  0x103E  [3:0]     R_GPIO_OEN          4     R/W                                                                     4'hf
                                                   0:GPIO Output Mode
                                                   1:GPIO Input Mode
                                                   GPIO0-3 CMOS/OpenDrain Select(for GPIO Output Mode)
                                                   [3]:GPIO3, [2]:GPIO2, [1]:GPIO1, [0]:GPIO0
  0x103F  [3:0]   R_GPIO_CMOSEN         4     R/W                                                                     4'h0
                                                   0:OpenDrain
                                                   1:CMOS
                                                   GPIO0-3 Input Monitor Register
  0x1121  [7:4]    R_GPIO_IMON          4      R                                                                        -
                                                   [7]:GPIO3, [6]:GPIO2, [5]:GPIO1, [4]:GPIO0
                                                   Interrput Signal for GPI
                                                   [3]:GPIO3, [2]:GPIO2, [1]:GPIO1, [0]:GPIO0
  0x1121  [3:0]  R_GPIO_INT_DETECT      4      R                                                                        -
                                                   0:No Interrupt
                                                   1:Interrupt (detect for asserted or negated of GPI Input)
                                                   Interrupt Clear for GPI
                                                   [3]:GPIO3, [2]:GPIO2, [1]:GPIO1, [0]:GPIO0
  0x1122  [3:0] R_GPIO_INTC_DETECT      4      W                                                                        -
                                                   0:Interrupt No Clear
                                                   1:Interrupt Clear
 Copyright©2020 THine Electronics, Inc.                                                                THine Electronics, Inc.
                                                        44/67                                                    Security C


CTCV352A_Rev.1.00_E
       6.24 Internal Error / status signal monitoring GPIO output
 Internal error or status signal can be monitored as GPIO output by register setting.
                    Table 37.        Internal Error / status signal monitoring GPIO output setting 1/2
  Addr(h)      Bits         Register          w idth     R/W                                      Description                          Default
                                                               GPIO0-3 Error / status output select
                                                               3b'000:Normal
  0x1038      [6:4]       R_GPIO_SEL0
                                                               3b'001:R_ERR_SEL1(Internal Selected Error1)
  0x1038      [2:0]       R_GPIO_SEL1
                                                3        R/W   3b'010:R_ERR_SEL2(Internal Selected Error2)                              3'h0
  0x1039      [6:4]       R_GPIO_SEL2
                                                               3b'011:R_EXT_ERR_SEL0(External Selected Error1)
  0x1039      [2:0]       R_GPIO_SEL3
                                                               3b'100:R_EXT_ERR_SEL1(External Selected Error2)
                                                               Others:Normal
  0x105D      [7:4]       R_ERR_SEL1            4        R/W   Internal Selected Error1 output to GPIO and Sub-Link                     4'h0
  0x105D      [3:0]       R_ERR_SEL2            4        R/W   Internal Selected Error2 output to GPIO and Sub-Link                     4'h0
                    Table 38.        Internal Error / status signal monitoring GPIO output setting 2/2
     Sub-Link                                                                                                                            Master
  Master Slave                                                                                                                          or Slav e
  Addr(h) Addr(h)   Bits           Register          w idth  R/W                                  Description                  Default  related
  0x006E 0x00EE     [7:4]    R_SLINK_ERR_SEL1          4     RW     Sublink Polling to inform error signal select #1            4'd0       MS
  0x006D 0x00ED     [3:0]    R_SLINK_ERR_SEL0          4     RW     Sublink Polling to inform error signal select #0            4'd0       MS
  0x006F 0x00EF     [7:4]     R_EXT_ERR_SEL1           4     RW     Sub-Link operator Selected Error#1 output to GPIO           4'd0       MS
  0x006F 0x00EF     [3:0]     R_EXT_ERR_SEL0           4     RW     Sub-Link operator Selected Error#0 output to GPIO           4'd0       MS
                                Table 39.         IC Internal selectable Error / status signal
                                 R_ERR_SEL1/2[3:0]                               Error signal
                                        4'b0000                                   reserved
                                        4'b0001                               MIPI CRC error
                                        4'b0010                            MIPI ECC 1bit error
                                        4'b0011                            MIPI ECC 2bit error
                                        4'b0100              MIPI ID error (MIPI ID is not equal to Main-Link setting)
                                        4'b0101                 MIPI SoT sequence not detected error
                                        4'b0110                     MIPI SYNCCODE SoT 1bit error
                                        4'b0111                 MIPI FRAMESYNC FS/FE position error
                                        4'b1000                                   reserved
                                        4'b1001                          MIPI Control state error
                                        4'b1010                                     MIPI FS
                                        4'b1011                                     MIPI FE
                                        4'b1100                                   reserved
                                        4'b1101                                   reserved
                                        4'b1110                       Main-Link Data Handle error
                                        4'b1111                  PLL auto configuration setting error
 Copyright©2020 THine Electronics, Inc.                                                                                THine Electronics, Inc.
                                                                   45/67                                                         Security C


CTCV352A_Rev.1.00_E
                       Table 40.        IC External sub-link operator selectable Error / status signal
         R_SLINK_ERR_SELn[3:0] (n=0,1)                 Assignment on Sub-Link Master                                 Assignment on Sub-Link Slave
          R_EXT_ERR_SELn[3:0] (n=0,1)                            (MSSEL=0)                                                         (MSSEL=1)
                      'h00                                                                    R_ERR_SEL1
                      'h01                                                                    R_ERR_SEL2
                      'h02                         R_SLINK_ERR_SEL0 of Sub-Link Slave                         R_SLINK_ERR_SEL0 of Sub-Link Master
                      'h03                         R_SLINK_ERR_SEL1 of Sub-Link Slave                         R_SLINK_ERR_SEL1 of Sub-Link Master
                      'h04                                                                R_INT_EXTERNAL
                      'h05                                                               R_INT_CKSUM_ERR
                      'h06                                                                R_INT_I2C_TMOUT
                      'h07                                                                          1'b0
                      'h08                                                            R_INT_SLINK_PROTERR
                      'h09                                                              R_INT_SLINK_TMOUT
                      'h0A                                     R_INT_LOCKN                                                             1'b0
                      'h0B                                     R_INT_HTPDN                                                             1'b0
                      'h0C                                   R_INT_SLAVESIDE                                                           1'b0
                      'h0D                                R_INT_EXTI2C_ACSEND                                                          1'b0
                      'h0E                                          1'b0                                                  R_INT_EXTI2CS_BUSCLR
                      'h0F                                          1'b0                                                    R_INT_EXTI2CS_NACK
        6.25 Internal Error / status signal monitoring register
  Internal error or status signal can be monitored as register read value.
  Error count register can be cleared by particular register write “1” access.
  Error status register can be masked to “0” fixed by particular register appropriate write access.
                               Table 41.        Internal Error / status signal monitoring register
   Module            ERR / ERR_CNT                    CLEAR                         MASK/EN/OFF                                           Description
  Main-Link R_DHNDL_ERR                                 -               R_DHNDL_INT_MSK                            Main-Link Data Handle error
     PLL    PLL_SET_NG                                  -               R_PLL_SET_NG_MSK                           PLL auto configuration setting error
    MIPI    R_RX_CRC_ERR_CNT[15:0]       R_CRC_ERR_CNT_CLR                                  -                      CRC error count by every Line
    MIPI    R_RX_ECC_ERR_CRCT_CNT[15:0]  R_ECC_ERR_CRCT_CNT_CLR                             -                      ECC1bit error count by every Line
    MIPI    R_RX_ECC_ERR_DBLE_CNT[15:0]  R_ECC_ERR_DBLE_CNT_CLR                             -                      ECC2bit error count by every Line
   Sub-Link R_SLINK_FBETERR_NUM_*[15:0]  R_SLINK_FBETERR_CLR                                -                      Sub-link Feald BET error count
                                                                        *H:Enable L:Disable, which is defferent polarity from other mask registers
 Copyright©2020 THine Electronics, Inc.                                                                                                THine Electronics, Inc.
                                                                     46/67                                                                              Security C


CTCV352A_Rev.1.00_E
        6.26 Interrupt monitoring
   Interrupt (INT) detects occurrence of internal error or status signal and then, latch the detected state.
   Interrupt factor can be cleared by particular register write “1” access.
   Interrupt factor can be masked to “0” fixed by particular register appropriate write access.
                                              Table 42.            Interrupt monitoring
      Module                  INT                       CLEAR                          MASK/EN/OFF                                      Description
       MIPI    R_ERR_CRC                  R_CRC_ERR_CLR                      R_CRC_CMP_MSK                   MIPI CRC error
       MIPI    R_ERR_ECCCOR               R_ECC_CRCT_ERR_CLR                 R_ECC1_CMP_MSK                  MIPI ECC 1bit error
       MIPI    R_ERR_ECCDBL               R_ECC_DOUBLE_ERR_CLR               R_ECC2_CMP_MSK                  MIPI ECC 2bit error
       MIPI    R_ERR_ID                   R_ERR_ID_CLR                       R_ERR_ID_MSK                    MIPI ID error (MIPI ID is not equal to Main-Link setting)
       MIPI    R_ERR_SOTSYNC[3:0]         R_SOT_SYNC_HS_CLR[3:0]             R_ERR_SOT_HS_MSK_R[3:0]         MIPI SoT sequence not detected error
       MIPI    R_ERR_SYNCCODE[3:0]        R_SOT_SYNCCODE_CLR[3:0]            R_RX_IGNORE_DERR[3:0]           MIPI SYNCCODE SoT 1bit error
       MIPI    R_ERR_FRAMESYNC[3:0]       R_ERR_FR_SYNC_ON_CLR[3:0]          R_ERR_FR_SYNC_MSK_R[3:0]        MIPI FRAMESYNC FS/FE position error
       MIPI    R_ERR_CONTROL[4:0]         R_ERR_CTL_CLR[4:0]                 R_ERR_CTL_MSK[4:0]              MIPI Control state error
       MIPI    R_INT_FS[3:0]              R_INT_FS_ON_CLR[3:0]               R_INT_FS_MSK_R[3:0]             MIPI FS
       MIPI    R_INT_FE[3:0]              R_INT_FE_ON_CLR[3:0]               R_INT_FE_MSK_R[3:0]             MIPI FE
     Main-Link R_DHNDL_INT                R_DHNDL_INT_CLR                    R_DHNDL_INT_MSK                 Main-Link Data Handle error
      GPIO     R_GPIO_INT_DETECT[3:0]     R_GPIO_INTC_DETECT[3:0]            R_GPIO_INTM_DETECT[3:0]         GPIO input transition detect
     Sub-Link  R_INT_EXTERNAL             R_INTC_EXTERNAL                    R_INTM_EXTERNAL                 IC Internal event except Sub-Link
     Sub-Link  R_INT_CKSUM_ERR            R_INTC_CKSUM_ERR                   R_INTM_CKSUM_ERR                Internal register Checksum error
     Sub-Link  R_INT_I2C_TMOUT            R_INTC_I2C_TMOUT                   R_INTM_I2C_TMOUT                2-wire access time out error
     Sub-Link  R_INT_SLINK_PROTERR        R_INTC_SLINK_PROTERR               R_INTM_SLINK_PROTERR            Sub-Link protocol error
     Sub-Link  R_INT_SLINK_TMOUT          R_INTC_SLINK_TMOUT                 R_INTM_SLINK_TMOUT              Sub-Link access time out error
     Sub-Link  R_INT_LOCKN                R_INTC_LOCKN                       R_INTM_LOCKN                    Main-Link LOCKN transition
     Sub-Link  R_INT_HTPDN                R_INTC_HTPDN                       R_INTM_HTPDN                    Main-Link HTPDN transition
     Sub-Link  R_INT_SLAVESIDE            R_INTC_SLAVESIDE                   R_INTM_SLAVESIDE                Sub-Link Slave side factor
     Sub-Link  R_INT_EXTI2C_ACSEND        R_INTC_EXTI2C_ACSEND               R_INTM_EXTI2C_ACSEND            remote 2-wire access on Sub-Link end
     Sub-Link  R_INT_EXTI2CS_BUSCLR       R_INTC_EXTI2CS_BUSCLR              R_INTM_EXTI2CS_BUSCLR           Sub-Link Slave 2-wire master bus clear end
     Sub-Link  R_INT_EXTI2CS_NACK         R_INTC_EXTI2CS_NACK                R_INTM_EXTI2CS_NACK             Sub-Link Slave 2-wire NACK detection
   As a register, interrupt detected state is “1” and cleared state is “0”. When multiple interrupt sources are
 activated, the OR operated result is indicated as IC external INT pin output, which at the same time can be sent
 to Sub-Link counterpart device.
   As an external INT pin output, open drain output interrupt detected state is “Low” and cleared state is “Hi-Z”,
 while INT pin CMOS push-pull output interrupt detected state is “High” and cleared state is “Low”.
                                            Table 43.             INT pin output control
  Addr(h)      Bits              Register       w idth     R/W                                     Description                                                     Default
                                                                    [IO] INT CMOS/OpenDrain Select
   0x1041       [0]          R_INT_CMOSEN          1       R/W      0:OpenDrain                                                                                      1'h0
                                                                    1:CMOS
   INT interrupt function is supposed to be cleared before start monitoring any desired status because INT status
 may have been changed before monitoring activation.
  Copyright©2020 THine Electronics, Inc.                                                                                          THine Electronics, Inc.
                                                                        47/67                                                                              Security C


CTCV352A_Rev.1.00_E
   For Sub-Link remote interrupt bridge, Sub-Link Master prepares “SLAVESIDE” interrupt factor monitoring
 element. This Sub-Link SLAVESIDE interrupt monitoring element connected to CTCV352A Sub-Link block of
 CTCV352A as Sub-Link Slave.
   MIPI, Main-Link, GPIO and other modules of CTCV352A are designed as separated module and not included
 in Sub-Link Module so that R_INT_EXTERNAL factor must be set as “No mask” in order to report those MIPI,
 Main-Link, GPIO and other Interrupt factor to remote Sub-Link Master.
                   CTCV352A                                             Sub-Link Master
          MIPI
         Module
                          Sub-Link Module                                Sub-Link Block
        Main-Link                               Sub-Link
         Module                                    line                                                SCL
                                Interrupt                      Sub-Link                   2-wire
                                handling                        Master                     Slave       SDA               Host
                     R_INT                       R_INT                                                                   MPU
          GPIO                                                                                         INT
         Module   _EXTERNAL                   _SLAVESIDE
                                                                            Register
         Register               Register                                                                  Interrupt signal
                         Interrupt monitor by Sub-Link Master
          MSSEL=1        Access from/to HOST                      MSSEL=0            AIN = User Select
                        Figure 20. Interrupt configuration external of Sub-Link module.
  Copyright©2020 THine Electronics, Inc.                                                               THine Electronics, Inc.
                                                              48/67                                                     Security C


CTCV352A_Rev.1.00_E
      6.27 Build-In Self-Test pattern generator (BIST)
  RGB888 3Byte mode pattern generator is available. Hsync width is 1 pixel fixed. Vsync width is 1 line fixed.
 Generated pattern is transmitted on Main-Link. As of V-by-One® HS output format, R_OUTPUT_FMT register
 value is ignored and format is fixed to RGB888 when R_BISTEN = 1, Enabled.
                 Table 44.        V-by-One® HS Build-In Self-Test pattern generator (BIST) setting
  Addr(h)   Bits            Register      w idth R/W                              Description                           Default
                                                      V-by-One® HS Vsync polarity
  0x1004     [1]       R_VSYNC_POL          1    R/W  0:High pulse (High active) (THCV242-Q default)                      1'h0
                                                      1:Low pulse (Low active)
                                                      V-by-One® HS Hsync polarity
  0x1004     [0]        R_HSYNC_POL         1    R/W  0:High pulse (High active) (THCV242-Q default)                      1'h0
                                                      1:Low pulse (Low active)
                                                      BIST Enable
  0x105F     [0]           R_BISTEN         1    R/W  0:Disable                                                           1'h0
                                                      1:Enable
                                                      BIST pattern select
                                                      00: Automatic pattern sw itching repetition from 01 to 0E
                                                      01~05: raster patterns
                                                      06~07: color bar patterns
                                                      08~0B: ramp patterns
                                                      0C: 16x16 pixel checker
  0x1060    [4:0]        R_BIST_PTN         5    R/W  0D: Frame                                                          5'h00
                                                      0E: Sub checker
                                                      0F: reserved
                                                      10: Frame2
                                                      11~16: checkers
                                                      17: Cursor
                                                      18~1F: reserved
                                                      BIST Gradient Setting Red
  0x1061    [7:0]        R_GS_SEL_R         8    R/W                                                                     8'hff
                                                      00:Black <=> FF:Red
                                                      BIST Gradient Setting Green
  0x1062    [7:0]        R_GS_SEL_G         8    R/W                                                                     8'hff
                                                      00:Black <=> FF:Green
                                                      BIST Gradient Setting Blue
  0x1063    [7:0]        R_GS_SEL_B         8    R/W                                                                     8'hff
                                                      00:Black <=> FF:Blue
  0x1064    [3:0]      R_CURSOH[11:8]       4    R/W  BIST Cursor position on horizontal direction                        4'h0
  0x1065    [7:0]      R_CURSOH[7:0]        8    R/W  BIST Cursor position on horizontal direction                       8'h00
  0x1066    [3:0]     R_CURSOV[11:8]        4    R/W  BIST Cursor position on vertical direction                          4'h0
  0x1067    [7:0]      R_CURSOV[7:0]        8    R/W  BIST Cursor position on vertical direction                         8'h00
                                                      BIST Hactive pixel number setting
  0x1068    [1:0]    R_HACTIVE_V[9:8]       2    R/W                                                                      2'h1
                                                      Hactive pixel number = "R_HACTIVE_V" x4
                                                      BIST Hactive pixel number
  0x1069    [7:0]    R_HACTIVE_V[7:0]       8    R/W                                                                     8'hE0
                                                      Hactive pixel number = "R_HACTIVE_V" x4
  0x106A    [2:0]    R_VACTIVE_V[10:8]      3    R/W  BIST Vactive line number (must be even number)                      3'h4
  0x106B    [7:0]    R_VACTIVE_V[7:0]       8    R/W  BIST Vactive line number (must be even number)                     8'h38
                                                      BIST Hblank pixel number setting
  0x106C    [1:0]     R_HBLANK_V[9:8]       2    R/W                                                                      2'h0
                                                      Hblank pixel number = "R_HBLANK_V" x4
                                                      BIST Hblank pixel number
  0x106D    [7:0]     R_HBLANK_V[7:0]       8    R/W                                                                     8'h46
                                                      Hblank pixel number = "R_HBLANK_V" x4
  0x106E    [1:0]     R_VBLANK_V[9:8]       2    R/W  BIST Vblank line number                                             2'h0
  0x106F    [7:0]     R_VBLANK_V[7:0]       8    R/W  BIST Vblank line number                                            8'h27
                                                      BIST Hbackporch pixel number setting
  0x1070     [0]          R_HBP_V[8]        1    R/W                                                                      1'h0
                                                      Hbackporch pixel number = "R_HBP_V" x4
                                                      BIST Hbackporch pixel number setting
  0x1071    [7:0]       R_HBP_V[7:0]        8    R/W                                                                     8'h28
                                                      Hbackporch pixel number = "R_HBP_V" x4
  0x1072    [6:0]          R_VBP_V          7    R/W  BIST Vbackporch line number                                        7'h10
 Copyright©2020 THine Electronics, Inc.                                                                   THine Electronics, Inc.
                                                          49/67                                                     Security C


CTCV352A_Rev.1.00_E
  Automatic pattern switching BIST repetition is available.
  Gradient setting only effects on particular patterns.
  Cursor position can be set by “R_CURSOR_H”, “R_CURSOR_V” resistor.
                   Table 45.           V-by-One® HS Build-In Self-Test (BIST) selectable patterns
                                          Gradient      Automatic                                      Gradient      Automatic
  BIST_PTN[4:0]         Pattern                                          BIST_PTN[4:0]    Pattern
                                        setting effect sw itch order                                 setting effect sw itch order
       00       Automatic sw itch BIST        ○               -               10          Frame2            ×             -
       01            White raster             ○               1               11       4×1 checker 1        ○             -
       02            Black raster             ×               2               12       4×1 checker 2        ×             -
       03             Red raster              ○               3               13       2×1 checker 1        ○             -
       04            Green raster             ○               4               14       2×1 checker 2        ×             -
       05             Blue raster             ○               5               15       1×1 checker 1        ○             -
       06        Horizontal color bars        ○               6               16       1×1 checker 2        ×             -
       07         Vertical color bars         ○               7               17          Cursor            ○             -
       08        Horizontal gray ramp         ×               8               18         reserved           ×             -
       09         Vertical gray ramp          ×               9               19         reserved           ×             -
       0A       Horizontal RGBW ramp          ×              10               1A         reserved           ×             -
       0B        Vertical RGBW ramp           ×              11               1B         reserved           ×             -
       0C        16×16 pi×el checker          ○              12               1C         reserved           ×             -
       0D                Frame                ○              13               1D         reserved           ×             -
       0E         Sub pixel checker           ○              14               1E         reserved           ×             -
       0F              reserved               ×               -               1F         reserved           ×             -
 Copyright©2020 THine Electronics, Inc.                                                                 THine Electronics, Inc.
                                                                     50/67                                           Security C


CTCV352A_Rev.1.00_E
      6.28 Main-Link Field BET
  In order to help users to check validity of CML serial line (Main-Link and Sub-Link), CTCV352A and
 particular V-by-One® HS receiver have an operation mode in which they act as a bit error tester (BET). In Main-
 Link Field BET mode, CTCV352A internally generates test pattern which is then serialized onto the Main-Link
 CML line. The counterpart particular receiver, that also has BET function mode, receives the data stream and
 checks bit errors. The generated data pattern is then 8b/10b encoded, scrambled, and serialized onto the CML
 channel. As for the receiver, the internal test pattern check circuit gets enabled and reports result on a certain pin
 or register.
                        Table 46.      V-by-One® HS Field BET pattern generator setting
  Addr(h)   Bits          Register       w idth   R/W                             Description                          Default
                                                        V-by-One® HS Main Filed-BET Enable
  0x1052      [1]       R_ML_BETEN         1      R/W   0： Normal Mode                                                  1'h0
                                                        1： Filed-BET Mode
      6.29 Sub-Link Field BET operation and output from GPIO
  In Sub-Link Field BET mode, Sub-Link Master device internally generates test pattern which is then serialized
 onto the Sub-Link line. Sub-Link Slave device also has BET function mode. Sub-Link Slave device receives the
 data stream and checks bit errors. Note that Sub-Link Slave device must be set this mode prior to Sub-Link
 Master device. Pattern check result is output from BETOUT pin of the Sub-Link Slave device. The BETOUT pin
 goes LOW whenever bit errors occur, or it stays HIGH when there is no bit error.
  LATEN enables latched result of once-error-detected. BETOUT/LATEN output pin is assigned according to
 priority GPIO0 > GPIO1 > GPIO2 > GPIO3 when the same Sub-Link Field BET MODE Signal overlap several
 pins as register setting.
                           Table 47.     Sub-Link Field BET result GPIO output setting
  Addr(h)   Bits          Register       w idth   R/W                             Description                          Default
                                                        Sub-Link Filed-BET Enable
  0x1056      [0]      R_SUB_BETEN         1      R/W   0： Normal Mode                                                   1'h0
                                                        1： Filed-BET Mode
                                                        Sub-Link Field-BET MODE Signal Select
                                                        [7:6] 10 : GPIO3 BETOUT 01 : GPIO3 LATEN 11,00 : Don't Care
  0x1057    [7:0]     R_SUB_BETSEL         8      R/W   [5:4] 10 : GPIO2 BETOUT 01 : GPIO2 LATEN 11,00 : Don't Care     8'h06
                                                        [3:2] 10 : GPIO1 BETOUT 01 : GPIO1 LATEN 11,00 : Don't Care
                                                        [1:0] 10 : GPIO0 BETOUT 01 : GPIO0 LATEN 11,00 : Don't Care
 Copyright©2020 THine Electronics, Inc.                                                                THine Electronics, Inc.
                                                            51/67                                                   Security C


CTCV352A_Rev.1.00_E
      6.30 CMOS IO Input noise Filter
  IO Filter is available and applied default.
                                    Table 48.      CMOS IO input noise filter
 Addr(h)   Bits          Register        w idth  R/W                               Description                          Default
                                                     CMOS IO Input Signal Noise Fillter Setting for PDN1, MSSEL, AIN
                                                     0:No Filter
  0x1048   [3:0]     R_IOFLT_RANGE1        4     R/W                                                                      4'h4
                                                     n:Filtering Glitch Signal w hen Pulse Width is Less than
                                                     tOSC*n*16 (ns)
                                                     CMOS IO Input Signal Noise Fillter Setting for SCL, SDA
                                                     0:No Fillter
  0x1049   [3:0]     R_IOFLT_RANGE2        4     R/W                                                                      4'h2
                                                     n:Filtering Glitch Signal w hen Pulse Width is Less than
                                                     tOSC*n*2 (ns)
                                                     CMOS IO Input Signal Noise Fillter Setting for GPIO0
                                                     0:No Fillter
 0x104A    [3:0]     R_IOFLT_RANGE3        4     R/W                                                                      4'h4
                                                     n:Filtering Glitch Signal w hen Pulse Width is Less than
                                                     tOSC*n*2 (ns)
                                                     CMOS IO Input Signal Noise Fillter Setting for GPIO1
                                                     0:No Fillter
  0x104B   [3:0]     R_IOFLT_RANGE4        4     R/W                                                                      4'h4
                                                     n:Filtering Glitch Signal w hen Pulse Width is Less than
                                                     tOSC*n*2 (ns)
                                                     CMOS IO Input Signal Noise Fillter Setting for GPIO2
                                                     0:No Fillter
  0x104C   [3:0]     R_IOFLT_RANGE5        4     R/W                                                                      4'h4
                                                     n:Filtering Glitch Signal w hen Pulse Width is Less than
                                                     tOSC*n*2 (ns)
                                                     CMOS IO Input Signal Noise Fillter Setting for GPIO3
                                                     0:No Fillter
  0x104D   [3:0]     R_IOFLT_RANGE6        4     R/W                                                                      4'h4
                                                     n:Filtering Glitch Signal w hen Pulse Width is Less than
                                                     tOSC*n*2 (ns)
                                                     CMOS IO Input Signal Noise Fillter Setting for LOCKN
                                                     0:No Fillter
  0x104E   [3:0]     R_IOFLT_RANGE7        4     R/W                                                                      4'h4
                                                     n:Filtering Glitch Signal w hen Pulse Width is Less than
                                                     tOSC*n*2 (ns)
                                                     CMOS IO Input Signal Noise Fillter Setting for PDN0
                                                     0:No Fillter
  0x104F   [3:0]     R_IOFLT_RANGE8        4     R/W                                                                      4'hF
                                                     n:Filtering Glitch Signal w hen Pulse Width is Less than
                                                     tOSC*n*16 (ns)
      6.31 CMOS output drive strength
  CMOS output drive strength can be configurable.
                                 Table 49.      CMOS output drive strength setting
 Addr(h)   Bits          Register        w idth  R/W                               Description                          Default
                                                     GPIO0-3 CMOS IO Drive Strength Select
                                                     [3]:GPIO3, [2]:GPIO2, [1]:GPIO1, [0]:GPIO0
  0x1040   [3:0]      R_GPIO_TDRV          4     R/W                                                                      4'h0
                                                     0: Normal Drive(4mA)
                                                     1: Strong Drive(8mA)
                                                     CMOS IO Drive Strength Select
                                                     [6]:INT, [3]:CKO, [1]:SDA, [0]:SCL
  0x1047   [6:0]      R_IO_DRV[7:0]        8     R/W [5], [4], [2]:ReservedL                                             7'h00
                                                     0: Normal Drive(4mA)
                                                     1: Strong Drive(8mA)
 Copyright©2020 THine Electronics, Inc.                                                                   THine Electronics, Inc.
                                                          52/67                                                      Security C


CTCV352A_Rev.1.00_E
      6.32 CKO reference clock buffer output
  CKO reference clock buffer output can be configurable by 2-wire access to internal register.
                                         Table 50.     CKO setting
 Addr(h)  Bits        Register       w idth   R/W                           Description                    Default
                                                   CKO output source select
  0x1076  [6]       R_CKOSTOP           1     R/W                                                           1'h1
                                                   0:CKI, 1: Low fix
 Copyright©2020 THine Electronics, Inc.                                                      THine Electronics, Inc.
                                                      53/67                                            Security C


CTCV352A_Rev.1.00_E
      6.33 Soft Reset
  Soft Reset is available by 2-wire access to internal register.
  PLL and V-by-One® HS initial statuses are reset state; therefore Soft Reset is supposed to be released in
 accordance with appropriate sequence: PLL Soft Reset release => V-by-One® HS TX Soft Reset release.
                                       Table 51.       Soft Reset register
  Addr(h) Bits          Register       w idth   R/W                                Description                         Default
                                                      Softw are Reset for PLL
  0x1005   [0]        R_PLL_SNRST        1      R/W   0:Softw are Reset Active                                           1'h0
                                                      1:Softw are Reset Release (PLL Normal Operation)
                                                      Softw are Reset for V-by-One® HS TX
  0x1006   [0]        R_TX_SNRST         1      R/W   0:Softw are Reset Active                                           1'h0
                                                      1:Softw are Reset Release (Vx1HS TX Normal Operation)
                                                      MIPI CSI-2 Soft Reset
  0x1021   [0]         R_C_SNRST         1      R/W   0:Reset                                                            1'h1
                                                      1:Reset Release (MIPI CSI-2 Normal Operation)
                                                      Digital logic Clock Soft Reset
  0x1022   [0]       R_DCLKSNRST         1      R/W   0:Reset                                                            1'h1
                                                      1:Reset Release (Digital logic Clock Normal Operation)
                                                      MIPI Clock Soft Reset
  0x1023   [0]       R_MCLKSNRST         1      R/W   0:Reset                                                            1'h1
                                                      1:Reset Release (MIPI Clock Normal Operation)
                                                      Register Soft Reset
  0x10FF  [7:0]       R_REGSNRST         8      R/W   AA:Reset                                                          8'h00
                                                      others:Reserved
  Also, change of PLL and V-by-One® HS parameters automatically cause Soft Reset without any touch on
 R_PLL_SNRST nor R_TX_SNRST, whose temporary reset time length can be defined by R_PLL_CTERM and
 R_TX_CTERM respectively.
            Table 52.      Automatic Soft Reset of PLL and V-by-One® HS recovery time control
  Addr(h) Bits          Register       w idth   R/W                                Description                         Default
                                                      PLL parameter change
                                                      automatic reset recovery time length
                                                      00 Disable(Disable Auto Soft Reset)
                                                      01 1*256*tOSC (typ.3.2us)
                                                      02 2*256*tOSC (typ.6.4us)
  0x105B  [7:0]       R_PLL_CTERM        8      R/W                                                                     8'h55
                                                      03 3*256*tOSC (typ.9.6us)
                                                      ：
                                                      ：
                                                      FE 254*256*tOSC (typ.812.8us)
                                                      FF 255*256*tOSC (typ.816us)
                                                      V-by-One® HS parameter change
                                                      automatic reset recovery time length
                                                      00 Disable(Disable Auto Soft Reset)
                                                      01 1*256*tOSC (typ.3.2us)
                                                      02 2*256*tOSC (typ.6.4us)
  0x105C  [7:0]       R_TX_CTERM         8      R/W                                                                     8'h55
                                                      03 3*256*tOSC (typ.9.6us)
                                                      ：
                                                      ：
                                                      FE 254*256*tOSC (typ.812.8us)
                                                      FF 255*256*tOSC (typ.816us)
 Copyright©2020 THine Electronics, Inc.                                                                  THine Electronics, Inc.
                                                          54/67                                                    Security C


CTCV352A_Rev.1.00_E
   The registers that may trigger PLL automatic Soft Reset are as follows.
 If R_PLL_SET_MODE=0,
   R_CKI_FREQ
   R_MIPI_MULT
   R_VX1_LANE
   R_OUTPUT_FMT
   R_HFSEL
   R_RX_LANE_SEL_EN
 else if R_PLL_SET_MODE=1,
   R_PLL_SETTING[47:0]
   R_DIVVAL
 on both R_PLL_SET_MODE=0 and R_PLL_SET_MODE=1,
   R_SPREAD
   R_DISABLE_SSCG
   The registers that may trigger V-by-One® HS automatic Soft Reset are as follows.
   R_NHSEL
   R_LFQEN
   R_ML0_PRE
   R_ML1_PRE
   R_ML0_DRV
   R_ML1_DRV
   R_COL_SEL
   R_COL_MAN[1:0]
   R_OUTPUT_FMT
   R_HFSEL
   R_BITMAP_SEL
 Copyright©2020 THine Electronics, Inc.                                             THine Electronics, Inc.
                                                       55/67                                  Security C


CTCV352A_Rev.1.00_E
      6.34 Power On Sequence
   Power On Sequence must be controlled appropriate.
   MIPI, PLL and V-by-One® HS block are reset state at power on default and require Reset Release.
 . MIPI Soft Reset / PLL Soft Reset => V-by-One® HS Soft Reset is proper. See below detail.
                  VDDIO/VDDB
                    (3.3V-1.8V)
                                           t1
          VDDL/VDDM/VDDA
                 /VDDOP(1.2V)
                                                t3
                         PDN0
                                                     Wait time before Register access is required after PDN=L => H
                                                            Initial Register setting is needed
                                                       t5
              Register Access
                                                         Register Access Time REG(R_PLL_SNRST) Soft Reset must be released
         REG(R_PLL_SNRST)                                                     t6 after all PLL setting parameters are completely written.
               CKI(Ref Clock)
                                                                                   tLT REG(R_TX_SNRST) Soft Reset must be released
         REG(R_VX1_SNRST)                                                                after all Vx1HS TX setting paremeters written and PLL locked.
                                                                                     tTPLL0
     TX0P/TX0N (,TX1P/TX1N)
                                                                  To force REG(R_CKOSTOP) Low makes CKO pin start output
       REG(R_RX_CKOSTOP)
                          CKO
                  RCKP/RCKN                                LP mode                         HS mode
   REG(R_RX_DATALANE_EN)                                                     MIPI Lane Enable are supposed to be activated at mipi LP mode timing.
    REG(R_RX_CLKLANE_EN)                                                     Sequence should be from Data Lane (0x102D) to Clock Lane (0x102C).
                                          Figure 21. Power On Sequence procedure
                                    Table 53.           Power On Sequence specification
             Symbol                                  Parameter                                         Min       Typ       Max         Unit
                t1      3.3V to 1.2V                                                                    0          -         -         us
                t3      PDN0 Reset Rerease Time                                                         0          -         -         us
                t5      Required w ait from PDN0=H to Register Access                                  300         -         -         us
                t6      Required w ait from CKI input to PLL Enable                                    200         -         -         us
                                                                                                       1000
               tLT      Required w ait from PLL Lock Time to CML output                               F(CKI)       -         -         us
             tTPLL0     V-by-One® HS Reset Release to CML Out Delay                                     -          -       250         us
  Copyright©2020 THine Electronics, Inc.                                                                                   THine Electronics, Inc.
                                                                      56/67                                                                 Security C


CTCV352A_Rev.1.00_E
       6.35 Lock / Re-Lock Sequence
  Lock and re-lock sequence are as follows. V-by-One® HS automatically shifts into lock status from initial
 status or unlock status caused by external noise under appropriate parameter set condition.
   CTCV352A LOCK Sequence
      CTCV352A REG(R_PLL_SNRST)
                                              tLT
      CTCV352A REG(R_VX1_SNRST)
                                                    tTPLL0
     CTCV352A TX0P/TX0N (,TX1P/TX1N)                               Training pattern                                                     Normal Operation
                                                      Rx Main-Link LOCK time
                  Main-Link Rx.LOCKN
                                                                                                 One
                                                                           Polling Interval     poling                  tTNP1
       Main-Link Rx as Sub-Link Master
                    polling (worst case)                                LOCKN=H              LOCKN=L
                                                                   Figure 22. Lock Sequence
   CTCV352A Re-LOCK Sequence
                  Main-Link Rx.LOCKN
                                                                     One                                                      One
                                                Polling Interval    poling      tTNP0                  Polling Interval      poling     tTNP1
       Main-Link Rx as Sub-Link Master
                    polling (worst case)     LOCKN=L              LOCKN=H                          LOCKN=H                 LOCKN=L
                                                                                  Rx Main-Link LOCK time
     CTCV352A TX0P/TX0N (,TX1P/TX1N)                               Normal output                Training pattern                                          Normal Operation
                                                                 Figure 23. Re-Lock Sequence
                                         Table 54.                Lock / Re-Lock Sequence specification
                  Symbol                                            Parameter                                                       Min Typ         Max    Unit
                   tTNP0           LOCKN=H to Training pattern output delay                                                          -    -           2    us
                                                                                                                                                    1200
                   tTNP1           LOCKN=L to Data pattern output delay                                                              -    -       F(OUT)   us
 Copyright©2020 THine Electronics, Inc.                                                                                                             THine Electronics, Inc.
                                                                                          57/67                                                                  Security C


CTCV352A_Rev.1.00_E
 7      Absolute Maximum Ratings
                                        Table 55.      Absolute Maximum Ratings*
                             Parameter                              Min         Typ       Max             Unit
  Supply Voltage VDDH (VDDIO, VDDB)                                 -0.3          -        4               V
  Supply Voltage VDD12 (VDDM, VDDOP, VDDL, VDDA)                    -0.3          -       1.6              V
  LVCMOS Input Voltage                                              -0.3          -   VDDIO+0.3 *1         V
  MIPI Input Voltage                                                -0.3          -   VDDM+0.3 *2          V
  CML Transmitter Output Voltage                                    -0.3          -    VDDA+0.3 *2         V
  CML Bi-directional buffer Input / Output Voltage                  -0.3          -    VDDB+0.3 *1         V
  Storage Temperature Range                                         -55           -       150            degC
  Junction temperature                                                -           -       125            degC
  Reflow Peak Temperature/Time                                        -           -      260/10        degC /sec
  *1 Max. must be below 4V at the same time
  *2 Max. must be below 1.6V at the same time
  “Absolute Maximum Ratings” are values of safety limit for a device beyond which a device safety cannot be
 guaranteed.
 They do not imply that a device should be operated at these limits. The tables of “Recommended Operating
 Conditions” specify conditions for device operation.
 8      Recommended Operating Conditions
                                    Table 56.      Recommended Operating Conditions
      Symbol                                 Parameter                    Condition Min    Typ     Max     Unit
                                                                         3.3V Drive 3.0    3.3     3.6      V
      VDDH         Supply Voltage (VDDIO, VDDB)                          2.5V Drive 2.0    2.5     3.0      V
                                                                         1.8V Drive 1.7    1.8     2.0      V
      VDD12        Supply Voltage 1.2V (VDDM, VDDOP, VDDL, VDDA)              -     1.1     -      1.3      V
         Ta        Operating Ambient Temperature                              -     -40     -      105    degC
 Copyright©2020 THine Electronics, Inc.                                                      THine Electronics, Inc.
                                                              58/67                                      Security C


CTCV352A_Rev.1.00_E
 9    Consumption Current
                                    Table 57.       Consumption Current
                                                                           (Ta = +25˚C, unless otherwise specified)
       Symbol             Parameter                         Condition             Min       Typ     Max     Unit
      ICCS33                              PDN1=0, PDN0=0, VDDB=VDDIO=3.6V           -      0.04       -      mA
                Power Down Supply Current PDN1=0, PDN0=0, VDDM=VDDOP=1.3V
      ICCS12                                                                        -        8        -      mA
                                          VDDA=VDDL1.3V
    ICCWH_33  3.3V Drive                  PDN1=1                                    -       16       27      mA
    ICCWH_18  1.8V Drive                  PDN1=1                                    -       14       22      mA
              Main-link : FHD 60Hz+HDR    PDN0=1, PDN1=1
    ICCW12_3  MPRF (RAW10)+Distribution   MIPI = 1.2Gbps x4Lane                     -      140      176      mA
              Sub-Link : active           V-by-One® HS = 4.0Gbps x2Lane
              Main-link :720p 30fps       PDN0=1, PDN1=1
   ICCW12_11  MPRF(RAW)                   MIPI = 594Mbps x1Lane                     -       64       90      mA
              Sub-Link : active           V-by-One® HS = 742.5Mbps x1Lane
              Main-link :720p 30fps       PDN0=1, PDN1=1
   ICCW12_12  MPRF(YUV422)                MIPI = 600Mbps x1Lane                     -       63       89      mA
              Sub-Link : active           V-by-One® HS = 750Mbps x1Lane
              Main-link :1080p60fps       PDN0=1, PDN1=1
   ICCW12_18  MPRF(RAW)                   MIPI = 891Mbps x2Lane                     -       85      114      mA
              Sub-Link : active           V-by-One® HS = 2227.5Mbps x1Lane
 Copyright©2020 THine Electronics, Inc.                                                     THine Electronics, Inc.
                                                       59/67                                             Security C


CTCV352A_Rev.1.00_E
 10 DC Specifications
     10.1 CMOS DC Specifications
                                       Table 58.         CMOS DC Specifications
    Symbol                    Parameter                     Condition      Min       Typ      Max        Unit
       IIH    LVCMOS Input Leak Current High                   -            -         -        10         uA
       IIL    LVCMOS Input Leak Current Low                    -            -         -        10         uA
                                                           3.3V Drive       2         -      VDDIO        V
      VIHIO   LVCMOS High Level Input Voltage              2.5V Drive  0.70*VDDIO     -      VDDIO        V
                                                           1.8V Drive  0.65*VDDIO     -      VDDIO        V
                                                           3.3V Drive       0         -       0.8         V
      VILIO   LVCMOS Low Level Input Voltage               2.5V Drive       0         -   0.30*VDDIO      V
                                                           1.8V Drive       0         -   0.35*VDDIO      V
      VOH     LVCMOS High Level Output Voltage                 -       VDDIO-0.45     -      VDDIO        V
      VOL     LVCMOS Low Level Output Voltage                  -            0         -       0.45        V
     10.2 MIPI Receiver DC Specifications
                                 Table 59.           MIPI Receiver DC Specifications
    Symbol                    Parameter                     Condition      Min       Typ      Max        Unit
     ILEAK    mipi D-PHY pin Leak Current                 Pow erDow n      -10        -        10         uA
   Vcmrx(DC)  mipi D-PHY Voltage input common Rx            HS mode        70        200      330        mV
      Vidth   mipi D-PHY Voltage diff. input high thres.    HS mode         -         -        70        mV
      Vidtl   mipi D-PHY Voltage diff. input low thres.     HS mode        -70        -         -        mV
              mipi D-PHY Single-end. input high limit
     Vihhs                                                  HS mode         -         -       460        mV
              at HS mode
              mipi D-PHY Single-end. input low limit
      Vilhs                                                 HS mode        -40        -         -        mV
              at HS mode
              mipi D-PHY Single-ended threshold
   Vterm-en                                                 HS mode         -         -       450        mV
              for HS termination enable
       Zid    mipi D-PHY differential input impedance       HS mode        80        100      125        ohm
       Vih    mipi D-PHY Single-end input high thres.       LP mode         -         -       880        mV
       Vil    mipi D-PHY Single-end input low thres.        LP mode        550        -         -        mV
 Copyright©2020 THine Electronics, Inc.                                                  THine Electronics, Inc.
                                                              60/67                                  Security C


CTCV352A_Rev.1.00_E
     10.3 CML Transmitter DC Specifications
                              Table 60.         CML Transmitter DC Specifications
      Symbol                   Parameter                    Condition      Min         Typ           Max     Unit
                                                     R_ML*_DRV [1:0]=00    133         200           267     mV
       VTOD    CML Differential Mode Output Voltage  R_ML*_DRV [1:0]=01    200         300           400     mV
                                                     R_ML*_DRV [1:0]=10    300         400           500     mV
                                                     R_ML*_PRE[1:0]=00       -          0              -      %
                                                     R_ML*_PRE[1:0]=01
                                                                            40          50            60      %
         PRE   CML Pre-emphasis level                R_ML*_DRV [1:0]=00/01
                                                     R_ML*_PRE[1:0]=10
                                                                            80         100           120      %
                                                     R_ML*_DRV[1:0]=00
                                                     R_ML*_PRE[1:0]=00       -     VDDA- VTOD          -      V
       VTOC    CML Common Mode Output Voltage        R_ML*_PRE[1:0]=01       -    VDDA- 1.5*VTOD       -      V
                                                     R_ML*_PRE[1:0]=10       -    VDDA- 2*VTOD         -      V
      ITOZH    CML Output Leak Current High          R_TX_SNRST=1          -10           -            10     uA
       ITOZL   CML Output Leak Current Low           R_TX_SNRST=1          -30           -            10     uA
                                                     R_TX_SNRST=0
        ITOS   CML Output Short Circuit Current       or PDN0=0            -60           -           -20     mA
                                                     VDDA=1.20v
 Copyright©2020 THine Electronics, Inc.                                                     THine Electronics, Inc.
                                                          61/67                                        Security C


CTCV352A_Rev.1.00_E
     10.4 CML Bi-directional Buffer DC Specifications
                          Table 61.         CML Bi-directional Buffer DC Specifications
    Symbol                Parameter                     Condition       Min          Typ      Max         Unit
             CML Bi-Directional Buffer         R_BDCZ_HYS=0              -             -        50        mV
     VBTH
             Differential Input High Threshold
                                               R_BDCZ_HYS=1              -             -       150        mV
             CML Bi-Directional Buffer         R_BDCZ_HYS=0             -50            -         -        mV
     VBTL
             Differential Input Low Threshold
                                               R_BDCZ_HYS=1            -150            -         -        mV
                                               R_BDCZ_TERM_**
             CML Bi-Directional Buffer Input   [1:0]= 2'b00
     VBIC                                                                -        VDDB-300       -        mV
             Terminated Common Voltage         R_BDCZ_DRIVE_**
                                               DRIVE[1:0]= 2'b00
             CML Bi-Directional Buffer
      IBIH                                     TCMP/N=VDD               -10            -        10        uA
             Output Leak Current High
             CML Bi-Directional Buffer
       IBIL                                    TCMP/N=0V                -10            -        10        uA
             Output Leak Current Low
                                               R_BDCZ_TERM_**
                                               [1:0]=2'b10
             CML Bi-Directional Buffer
    VBOD                                       R_BDCZ_DRIVE_**          200          300       400        mV
             Differential Output Voltage
                                               [1:0]=2'b10
                                               Diff. 100ohm terminated
                                               R_BDCZ_TERM_**
             CML Bi-Directional Buffer         [1:0]=2'b00
    VBOC                                                                 -        VDDB-300       -        mV
             Common Output Voltage             R_BDCZ_DRIVE_**
                                               [1:0]=2'b00
             CML Bi-Directional Buffer
     IBOZ                                      PDN1=0                   -10            -        10        uA
             TRI-STATE Current
                                               R_BDCZ_TERM_**
             CML Bi-Directional Buffer         [1:0]=2'b10
     IBOS                                                                -           -30         -        mA
             Output Short Circuit Current      R_BDCZ_DRIVE_**
                                               [1:0]=2'b11
                                               R_BDCZ_TERM_TX/ RX
                                                                         -            50         -        ohm
                                               [1:0]=2'b10
             CML Bi-Directional Buffer         R_BDCZ_TERM_TX/ RX
    RTERM                                                                -           100         -        ohm
             Termination Registance            [1:0]=2'b01
                                               R_BDCZ_TERM_TX/ RX
                                                                         -           200         -        ohm
                                               [1:0]=2'b00
                                               R_BDCZ_DRIVE_TX/ RX
                                                                         -            12         -        mA
                                               [1:0]=2'b10
             CML Bi-Directional Buffer         R_BDCZ_DRIVE_TX/ RX
    IDRIVE                                                               -            6          -        mA
             Drive Current                     [1:0]=2'b01
                                               R_BDCZ_DRIVE_TX/ RX
                                                                         -            3          -        mA
                                               [1:0]=2'b00
 Copyright©2020 THine Electronics, Inc.                                                    THine Electronics, Inc.
                                                                62/67                                Security C


CTCV352A_Rev.1.00_E
 11 AC Specifications
     11.1 MIPI Receiver AC Specifications
                                   Table 62.         MIPI Receiver AC Specifications
    Symbol                     Parameter                   Condition          Min      Typ     Max        Unit
        UI    Unit Interval                                     -            0.833      -      12.5        ns
    tSETUP    Data to Clock Setup Time                          -           0.15*UI     -       -          ps
     tHOLD    Clock to Data Hold Time                           -           0.15*UI     -       -          ps
                              RDnP
                              RDnN
                                                            tSETUP    tHOLD
                                                        UI
                              RCKP
                             RCKN
                             Figure 24. MIPI Receiver setup and hold time at HS mode
     11.2 CML Transmitter AC Specifications
                                 Table 63.         CML Transmitter AC Specifications
    Symbol                     Parameter                   Condition          Min      Typ     Max        Unit
      tTRF    CML Tx Output Rise and Fall Time                  -             50        -      150         ps
                                           Figure 25. CML Transmitter tTRF
     11.3 CML B-directional Buffer AC Specifications
                           Table 64.         CML B-directional Buffer AC Specifications
    Symbol                     Parameter                   Condition         Min      Typ     Max        Unit
                                                         REG0x0076/F6
       tBUI   Bi-Directional CML Buffer Unit Interval                       128.7    137.5   172.7        ns
                                                            = 0x15
 Copyright©2020 THine Electronics, Inc.                                                    THine Electronics, Inc.
                                                               63/67                                 Security C


CTCV352A_Rev.1.00_E
        11.4 2-wire serial Master/Slave AC Specifications
                         Table 65.          2-wire serial Slave AC Specifications (Sub-Link Master)
        Symbol                       Parameter                    Condition      Min           Typ         Max        Unit
         fSCL       SCL clock frequency                                  -         -             -        1000        kHz
       tHD;STA      Hold time (repeated) START condition                 -      0.26             -           -         us
         tLOW       LOW period of the SCL clock                          -       0.5             -           -         us
         tHIGH      HIGH period of the SCL clock                         -      0.26             -           -         us
                    Set-up time for a repeated START
       tSU;STA                                                           -      0.26             -           -         us
                    condition
                    Data hold time: output                               -        0          2*tOSC          -         us
       tHD;DAT
                    Data hold time: input                                -        0              -           -         ns
                    Data setup time: output                              -       50              -           -         ns
       tSU;DAT
                    Data setup time: input                               -       50              -           -         ns
             tr     Rise time of both SDA and SCL signals                -         -             -       120(*1)       ns
                                                                pull-up:2.5kΩ,
             tf     Fall time of both SDA and SCL signals     bus capacitance      -             -         120         ns
                                                                    : 400pF
       tSU;STO      Setup time for STOP condition                        -      0.26             -           -         ns
                    Bus free time betw een a STOP
          tBUF                                                           -       0.5             -           -         us
                    and START condition
                    Pulse w idth of spikes w hich must be
           tSP      suppressed by the input filter                       -         -             -          50         ns
                    (at R_IOFLT_RANGE 2:5)
                    Required w ait time from PDN0 high
          tPDS                                                           -       300             -           -         us
                    to START condition
  *1 Please adjust Pull-up resistor and bus capacitance to meet the spec value.
                         Table 66.          2-wire serial Master AC Specifications (Sub-Link Slave)
       Symbol                        Parameter                    Condition     Min            Typ        Max         Unit
        tOSC       Cycle of internal oscillator clock                   -       11.7          12.5        15.7        ns
                                                                                              (16×
      tHD;STA      Hold time (repeated) START condition                 -         -    R_I2C_SCL_HW         -         us
                                                                                         + 16) * tOSC
                                                                                              (16×
        tLOW       LOW period of the SCL clock                          -         -    R_I2C_SCL_HW         -         us
                                                                                         + 16) * tOSC
                                                                                              (16×
        tHIGH      HIGH period of the SCL clock                         -         -    R_I2C_SCL_HW         -         us
                                                                                          + 5) * tOSC
                   Data hold time: output                                                   9*tOSC                    us
      tHD;DAT
                   Data hold time: input                                          0                                   ns
                   Data setup time: output                                             tLOW – 9 * tOSC                ns
      tSU;DAT
                   Data setup time: input                                         0                                   ns
            tr     Rise time of both SDA and SCL signals                -         -             -        120(*1)      ns
                                                               pull-up:2.5kΩ,
            tf     Fall time of both SDA and SCL signals     bus capacitance      -             -          120        ns
                                                                   : 400pF
      tSU;STO      Setup time for STOP condition                        -       0.26            -           -         ns
 *1 Please adjust Pull-up resistor and bus capacitance to meet the spec value.
 Copyright©2020 THine Electronics, Inc.                                                                THine Electronics, Inc.
                                                                       64/67                                     Security C


CTCV352A_Rev.1.00_E
                             Figure 26. 2-wire serial interface timing diagram
 Copyright©2020 THine Electronics, Inc.                                        THine Electronics, Inc.
                                                    65/67                                Security C


CTCV352A_Rev.1.00_E
12 Package
                                                                                                                        0.90 Max
                                                                                                                           0.65
                                                       5.00                                                                0.20
                                                                                                                           0.05 Max
                                                                                     5.00
                                  1 PIN INDEX
                                                    TOP VIEW                                                      SIDE VIEW
                                                EXPOSED PAD OPENING
                                                       3.70
                                         11                                20
                                                                                21
                                 10
                                                                                            EXPOSED PAD OPENING
                              0.075
                                R
                                                                                     3.70
                           PIN1 ID
                           0.20 R
                                     1
                                                                                30
                                         40                0.40       31
                                                                                 0.40
                                                0.20
                                                 BOTTOM VIEW                                                      Unit : mm
Copyright©2020 THine Electronics, Inc.                                                                              THine Electronics, Inc.
                                                       66/67                                                                   Security C


CTCV352A_Rev.1.00_E
13 Notices and Requests
1.The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to
the customer's design. THine Electronics, Inc. (“THine”) is not responsible for possible errors and omissions in this
material. Please note even if errors or omissions should be found in this material, THine may not be able to correct
them immediately.
3. This material contains THine’s copyright, know-how or other proprietary. Copying or disclosing to third parties
the contents of this material without THine’s prior permission is prohibited.
4. Note that even if infringement of any third party's industrial ownership should occur by using this product, THine
will be exempted from the responsibility unless it directly relates to the production process or functions of the
product.
5. Product Application
5.1 Application of this product is intended for and limited to the following applications: audio-video device, office
automation device, communication device, consumer electronics, smartphone, feature phone, and amusement
machine device. This product must not be used for applications that require extremely high-reliability/safety such
as aerospace device, traffic device, transportation device, nuclear power control device, combustion chamber device,
medical device related to critical care, or any kind of safety device.
5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product
conforming to the demands and specifications of IATF16949 ("the Specified Product") in this data sheet. THine
accepts no liability whatsoever for any product other than the Specified Product for it not conforming to the
aforementioned demands and specifications.
5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent that the user
and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain
small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have
sufficiently redundant or error preventive design applied to the use of the product so as not to have our product
cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to
support warranty for performance of this product. Except where mandated by applicable law or deemed necessary
by THine based on the user’s request, testing of all functions and performance of the product is not necessarily
performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods
under the Foreign Exchange and Foreign Trade Act.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or
malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking and
ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such as fuses.
THine Electronics, Inc.
sales@thine.co.jp
https://www.thine.co.jp
 Copyright©2020 THine Electronics, Inc.                  67/67                                  THine Electronics, Inc.
                                                                                                            Security C


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 CTCV352A CTCV352A-B
