-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Sat May 16 16:24:48 2020
-- Host        : ARTIFANK-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ blk_mem_gen_0_sim_netlist.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\ENOUT__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(1)
    );
\ENOUT__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(1),
      I2 => addra(2),
      O => ena_array(2)
    );
\ENOUT__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      O => ena_array(3)
    );
\ENOUT__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    \douta[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[1]\(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[0]\(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => douta(9),
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_0\(7),
      I1 => \douta[10]_1\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_2\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_3\(7),
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]\(7),
      I3 => sel_pipe_d1(1),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => douta(10),
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_0\(0),
      I1 => \douta[11]_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_3\(0),
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe_d1(0),
      I2 => \douta[11]\(0),
      I3 => sel_pipe_d1(1),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[1]\(1),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[1]_0\(0),
      O => douta(1)
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_0\(0),
      I1 => \douta[10]_1\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_2\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_3\(0),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]\(0),
      I3 => sel_pipe_d1(1),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_0\(1),
      I1 => \douta[10]_1\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_2\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_3\(1),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]\(1),
      I3 => sel_pipe_d1(1),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_0\(2),
      I1 => \douta[10]_1\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_2\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_3\(2),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]\(2),
      I3 => sel_pipe_d1(1),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_0\(3),
      I1 => \douta[10]_1\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_2\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_3\(3),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]\(3),
      I3 => sel_pipe_d1(1),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_0\(4),
      I1 => \douta[10]_1\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_2\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_3\(4),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]\(4),
      I3 => sel_pipe_d1(1),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_0\(5),
      I1 => \douta[10]_1\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_2\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_3\(5),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]\(5),
      I3 => sel_pipe_d1(1),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_0\(6),
      I1 => \douta[10]_1\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_2\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_3\(6),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe_d1(0),
      I2 => \douta[10]\(6),
      I3 => sel_pipe_d1(1),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal addra_14_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  addra_14_sp_1 <= addra_14_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000280000000000000000000000000000025800",
      INIT_10 => X"BDC80000000000000000000001306E00189000000000000000000000093A7A00",
      INIT_11 => X"E54E000000000000000000001AFA8900CE70000000000000000000001A056D00",
      INIT_12 => X"F8FFFF64000000000000000022870000126F7600000000000000000003EF5400",
      INIT_13 => X"300C1BFFFE000000000000000000000085D9FFFE000000000000000038000000",
      INIT_14 => X"7AD3430007FFFC00000000002E000000EBAFD5FFFFF780000000000000000000",
      INIT_15 => X"F8FE3AAFE00FFFFBA0000000040000002FED7C89E3FFFFF80000000086000000",
      INIT_16 => X"694371DBC7F0005FCE80000000000000EA090783F8001FFFA800000000000000",
      INIT_17 => X"5BB066FBE6E30FD5B1EC000000000000F79506E01C003F800FE0000000000000",
      INIT_18 => X"DE135235EDF3D2CFE3FDFFFFFFF3FFFFEA2DE1756B8AF22CB897F800E16E0000",
      INIT_19 => X"6E5803E653C906E69D51900162C8217DD7AE91090921188DE25581FFC43DFFFF",
      INIT_1A => X"7BDB55BBA33EA3E18F8310297E5F5F62CC5E1F5149306A0FE1C7DBD3E5712B2E",
      INIT_1B => X"C658906580C8224589C435FDC6B67D53BEECB6B5BA03D9440F88BCBEE8897B11",
      INIT_1C => X"D1B67F99B1A66188F68065FB8C70430FEF2BB395D05411AD787CE5C39240D240",
      INIT_1D => X"0C6EDA92A112A78D33252EA6009060001026FCB4DBE53D4A531470BFFFC98FEF",
      INIT_1E => X"9FB31930F3943BD9F613F78343FC515EE19261AABAEE23E5114565B880B9EA9F",
      INIT_1F => X"0000060178C93E3908001304FFFFF01F33EF57FE9569035C4F3582E4A67FA700",
      INIT_20 => X"0000079FF87CF8000012404D3ADFF0EF00000007800000001000137010BFF0F7",
      INIT_21 => X"00000000000007D4556419C2D0820000000000007800F8000BED115460000FFF",
      INIT_22 => X"FFFFFFE7807FDC01C0944495C76CFFFF007FFFE0007FBFF9E00E0ECE2812CFFF",
      INIT_23 => X"00787FFFFFF86003C1E819FE07013030FFFFFFFFFFFFE07A08B6F298F0438FFF",
      INIT_24 => X"00000000000007FC1F8003DE10F560C1000000000000007F84DBEFEFFFFFCFF6",
      INIT_25 => X"FFFFF7FFFFFFF86203F0000000000000F00000000007BFF80380000200700002",
      INIT_26 => X"0000087FFFFFFFF8807C000000000000FFC7F800000000187860000000300008",
      INIT_27 => X"CEFFB000000001400000000040000FF0FFFFC800007FF8010E00000000000000",
      INIT_28 => X"CAE8280000000000200000030FF800001BA0FF0000000000601800001F7FFF00",
      INIT_29 => X"E4840E00000000808F78F8070000000080C048000000080000443FFF600C8000",
      INIT_2A => X"F88E6000000007F945800000000000001C607E000801C001FFF8000000000000",
      INIT_2B => X"6E0080007FFFF8600000E040FFFFFFFF50C000040007F400000000000700FFFF",
      INIT_2C => X"F8089FFFFFFE000187F8BF8FFFFFFFFFE503FE7FFFFF80000003F81FFFFFFFFF",
      INIT_2D => X"07FF7FFFF8000007FFFFFFFFFFFFFFFFDFC7F7FFFFFC0003FFFCBFFFFFFFFFFF",
      INIT_2E => X"FE7F7000000007FFFFFFFFFFFFFFEF00FFFF7FF8000001FFFFFFFFFFFFFFFFEF",
      INIT_2F => X"CC000000000067FFFFFFFFFFFEFFC000FE3E000000000FFFFFFFFFFFFFFFC000",
      INIT_30 => X"001E0BE0000FFC7FFFF94BF872937BF9001E0BE0001FFC7FFFDEA4009A18BBF1",
      INIT_31 => X"001C19F00003FC37AF1D83FC01E3F9D9001E19F00003FC3FFF7107FC64DCF079",
      INIT_32 => X"E03E007C0003F87F4167455121FFEE4EE03C00FC0007FC3F28EE82EE01FFFA4C",
      INIT_33 => X"F81F401FBFF0007F83C07279FDFF9886F01E001E1801807FA52160F1F3FFCD8E",
      INIT_34 => X"FC0FFE07FFF8070F1C0850C5F3DC320EFC1FF80FFFF003670808ECD1A1FF1B87",
      INIT_35 => X"FE01FFE07FFF9F911C8E00389190C4EAFE07FF61FFFE060A1C0C10A453986105",
      INIT_36 => X"FE01FFFC1FFE0E0898CC00EF5D367FC5FF01FFF81FFDFDE3054E041901810C22",
      INIT_37 => X"FC01FFFF003C030EE2C7CA487701FDACFE01FFFE07FE9B1EE0CCC044621F7E12",
      INIT_38 => X"F001FFFE04270C03F26CE15A77DF2397F801FFFE0019AA81306CE004876FFBA4",
      INIT_39 => X"C003FFFF065D408470FFE030FD0181E6E003FFFF065B8186707B401DDFA9CBFF",
      INIT_3A => X"0003FFFF0FC880C850E6282E0F6E9F280003FFFF0BB000827078B097596B0FFB",
      INIT_3B => X"0001FFFF0FF0B04D7293516E0FF67E5C0001FFFF0FD125EA52B260DC3F57FCD0",
      INIT_3C => X"07C3FFFC3CE1DB4D22915090CE020A390181FFFE18D9F8D3210131107E1B44F1",
      INIT_3D => X"1FFFFFE077EAFC25B043E33F9C05103B07F7FFF07135D9C2B19793798C8EC004",
      INIT_3E => X"FFFFFF07FC00104B3B0AC24ED83A64A2FFFFFFC1EC90FF02890249BFBC0B7458",
      INIT_3F => X"FFFFF01E3C15A46D2D082898B0101C6CFFFFF81E540081869009383E3832BCD3",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => addra_14_sn_1,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(14),
      O => addra_14_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4000000000003FEA9E55A96EBAAAAB12695A16A6ACAE91426599955040DA9500",
      INIT_01 => X"00000000000FFFEAA96AAAA6AAAADAA0465551D2917A401A956A955557550FC3",
      INIT_02 => X"0000000000FFFFAAA7DAEFE55655900052965D73A5E901A559AAA5555003EAFF",
      INIT_03 => X"00003FFFFFFFFEAA5F56AFE96569506A985A49EEADB5179542AAA55542EAAAAA",
      INIT_04 => X"FFFFFFFFFFFFFEA9719AAA9B5A5640063F8A5E2AE9A51AA555AA9450CAAA5555",
      INIT_05 => X"FFFFFFFFFFFFEAA54519AFD6AAA597095B2A5A597695056441A5143E3DA95556",
      INIT_06 => X"FFFFFFFFFFEAAA955D42AAE5EEA56C8CD6550B26C7686A9505555F37FEEA9556",
      INIT_07 => X"AABFFFFFFFEAAA9560542AA95BA5083C165FEA5AC5A16E95155573CBBF3A5555",
      INIT_08 => X"AAAFFFFFFFEAA95555656FFA95AA0134B14274745506EAA816A9542AB3FA5554",
      INIT_09 => X"AAAFFFFFFFAAA95085556FAAA5490F280B434D21ABC6A605AAAA93F8FFF95553",
      INIT_0A => X"AAAFFFFFFFAAA55496AA56BF96A400C4F3C3AA21F30AE501AAA9690032A9504E",
      INIT_0B => X"AAAFFFFFFEAA955556AAE55FE9581C3193EB5EE3A71A9715AAAA915402E9503A",
      INIT_0C => X"AAABFFFFEAAA9558506BAA96E9945DC86927E03AB8195315555501554535503A",
      INIT_0D => X"AAABFFFFEAAA5552401ABFE59A54106B8408AC09BC15530155140000413140FA",
      INIT_0E => X"6AABFFFFEAAA55002DB2BFAAAA940352A0EA700A2F154000140F050040B34FA6",
      INIT_0F => X"6AAAFFFEAAAA55000061FFFEAAA900C65A79257080550051000010CF0EF04EA6",
      INIT_10 => X"5AAABFEAAAAA55100F223FAA9AA57D505427CA81C14F0158C05153EFFAED4AA6",
      INIT_11 => X"5AAAAAAAAAAA551003B6FFFFA55A5565294B82B1059056AA04107BAA6A753AA6",
      INIT_12 => X"5AAAAAAAAAAA95100DAAFFFF956550554DE68B9B06B5AAA53C00DA25543927E6",
      INIT_13 => X"56AAAAAAAAAA95103B1AABEA971A94DC176C6E981AAD6AA93002AAFEA328EBAA",
      INIT_14 => X"56AAAAAAAAAA55142156A55432EA57BAE99DFF2C5AA6AAA5F036BFFB28A4ABAB",
      INIT_15 => X"55AAAAA56AA9551535AAA6A959AAAA7FBB03AAB86AA45556C3AAAFFFCEE7AFAB",
      INIT_16 => X"55A555555A95555256A56FE95ABBE47BBA46FACC6A581596AAAAAFFC3E87B3AB",
      INIT_17 => X"5555555555555554DA66AAAFEAE86A5F781A95530563FFDD9A9AFFFFB2AFF0A8",
      INIT_18 => X"555555556A5555696559AAAFFEA6AEA9796EE153006BFFF9AAFAFFFF3EE9F0AC",
      INIT_19 => X"55555555AAAAA5754696AAFFFFDEFAE777E38163FFE6AAC3BBFEAEFFBBA8B3BD",
      INIT_1A => X"15555556AAAAAAB05511AABFEBAB7BA3AF3D556C03CAAABFEF3E55152BE5B3B1",
      INIT_1B => X"1555555AAAAAAAB01556ABEA6EBD73C1CC795B58554EEABC3F0055015AA47FFD",
      INIT_1C => X"1555555AAAEAAAA34015AA596FE790C40176B7BC6A9FFFBF0CC019A56A9D1AFD",
      INIT_1D => X"1555556AAAFFFE96DAC703F0BFA9A7A505B7AAC06AA3FCFC33C03AAAAE6B06ED",
      INIT_1E => X"1555556AABFFFFA945993FC1BFAF93A65AAE97016AA7000C03C01AAAA559416D",
      INIT_1F => X"1555556AAFFFFFF95158F813BEAE95EEEED66C0C6AA8C00010F00201107A9021",
      INIT_20 => X"055555AABFFFFFFA555FE057FEFF9AFEFE9ABD1C6AA90501050F363905EEE409",
      INIT_21 => X"000155AAFFFFFFFFA96FD69EBAFFDAFFEF1B014B399400557AB0000D65FECD46",
      INIT_22 => X"000056BFFFFF3FFFEAFD95AAAABFBEEFABDCC54BDAA5405556BFFC01663A8E80",
      INIT_23 => X"00005ABFFFC03FFFFE8555A99DFFEFAFA5DD5521CA6140114AFFFE11593EBED1",
      INIT_24 => X"00015AFFFFC00003FC01A59ABAEAADBBAAEDA9245ACC26F14D1FF20356EEBFF4",
      INIT_25 => X"00015AFFFFC00000FE150F4296A6AA7AECAEA9A95BBC7956C001FF64959AFFD0",
      INIT_26 => X"00016AFFFF00000033EAF446A266AC6981BE6BF91BD3395615151B55EA558EE7",
      INIT_27 => X"00016FC3FFFC00003EBF7DF8418260AA05FD9BF94BC03A95055193C51A947FC2",
      INIT_28 => X"0005AFC3FFFC00003D931AD0313A91557DCDBB39A7042EFA401564412395B102",
      INIT_29 => X"0005AF0FFFF000000FF96B91143A42500CCD5FF6A5015FFAB01415C0A4E5C402",
      INIT_2A => X"0015AC03FFC000000FE9EF8555E4C6844CC13C31E981DAFFEC051595553AF303",
      INIT_2B => X"0156BF03FFC0000003F98EC043AF165500C0CC21AA7C5BBEBF1055C1054EB300",
      INIT_2C => X"0156BF03FFC00003FFEA8FFD1E7C66540070C0D5AE9016FFFFF15100015FF203",
      INIT_2D => X"1556BFCFFFC0000E5BEAFBA520F04555351000C5FE93CAAABFBFC1000057F1AA",
      INIT_2E => X"5556BFFFFFC0000E3C5A4BA803CCB0113A4C0076BFE311AA6FFBC0BFC000F194",
      INIT_2F => X"1556AFFFFFC0000366C45BA4003ABE953A9000B6BFFF0540D6FF3C3FFF003C0F",
      INIT_30 => X"5556AFFFFFC00000856F290104333E54FEE763F5EFFFC18254B30C3FFFC57C38",
      INIT_31 => X"5556AFFFFFC00000D806F0205438CF50FEE97CF26FFBCBDD3F0738FFAACB9F38",
      INIT_32 => X"5556AFFFFFC00000E2005AC94FC00F903F3A2CCCABFBFF1CFFC040EAAACC373D",
      INIT_33 => X"5556AAFFFFC00000F740055A5E1402BB323E2CFF6FE7AFC6ABF003A5AA8D5B17",
      INIT_34 => X"5556AAFFFFFFC000F8900019A65242FB0F3EEFC3DAFAFC06ABF00E955A8DAC1B",
      INIT_35 => X"5556AABFFFFFFFC3E9D40016585D08FB0BCDEBC03209FC05AAABF9556FC9F0DC",
      INIT_36 => X"555AAAAFFFFFFFFFA92500104554F4FA08CCD6C5006ABF315A56A9556109A59D",
      INIT_37 => X"5555AAAAAFFFFFFAA579000017ABAC3D000AD5C64056AFCD554169957B99BAC2",
      INIT_38 => X"55556AAAAABFFEAA940D40000699AC19DDCFA5865B49AF04550169697838FFC2",
      INIT_39 => X"55555AAAAABAAAA95002500002D6693983CF9A925BD106F855055ABFB94CBC02",
      INIT_3A => X"555555AAAAAAAAA5500390000059596EF3FFA9E99453155000155B05F491BC33",
      INIT_3B => X"5555556AAAAAA955000390000155556FA7CEABB65043B40000059B6E44AABD6E",
      INIT_3C => X"05555556AAA955550003E40000555545A2CAA68ABC43890000005B2CD86AAEAA",
      INIT_3D => X"00555555555555000000390000155550E8D6E9B2F0FF990000001A8C3C6AAAF1",
      INIT_3E => X"0015555555554000004542400000555696F1857FF3FF980000001978506AAAFC",
      INIT_3F => X"0000555555550000015557900000455556FC352AAAAB920000000024556AAB4B",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"00000000000000000000000000048C0000000000000000000000000000000000",
      INIT_10 => X"04000000000000000000000000AA100000000000000000000000000000660200",
      INIT_11 => X"20E00000000000000000000007698900198000000000000000000000028B1200",
      INIT_12 => X"F2100000000000000000000013000000E720000000000000000000000C1B6800",
      INIT_13 => X"D44BF400000000000000000000000000D22E0000000000000000000000000000",
      INIT_14 => X"0458517FF80000000000000010000000D57A6200000000000000000000000000",
      INIT_15 => X"AFCC2E7FFFF000000000000000000000CCFB8D79FC0000000000000037000000",
      INIT_16 => X"DB04200407FFFFA030000000000000005FA5B783FFFFE0000000000000000000",
      INIT_17 => X"A5D00F647980F90FF80000000000000018097D1FE0003FFFB000000000000000",
      INIT_18 => X"C139330FC8FC55099F42000000000000462BC513D8458B417EE8000000000000",
      INIT_19 => X"228588FC7348C4AF46294FFE71DFDE82B35EB508C12630A6DFCEFE00322B8000",
      INIT_1A => X"337CAEF819C6611860788C49253EA65CDD8239F22163882001C133FD0BFF8B23",
      INIT_1B => X"E8C1E83990FB2DC889FADA012D9F368CA2C550131C1BB0BB87C01A0345BFE480",
      INIT_1C => X"4671DC058F023F74897F9C1A732A73F0C4CCDD0B7E54344CFF81E44DDEDDF390",
      INIT_1D => X"239C2E870543B6B35BD618C500000000141F90533B4ED21880080000023FF010",
      INIT_1E => X"87FEED0FFFFFC4A2084008F52FBEAFBE1F7E53B4A3AA4511177E67D9A1B9FC0E",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFEC5B0000001FCC30A8017FFFFE80003FFD1BF57FBFFF",
      INIT_20 => X"FFFFFFFFFFFF07FFFFED06B684000F10FFFFFFFFFFFFFFFFFFFFE4E7EF400F08",
      INIT_21 => X"FFFFFFFFFFFFF8602164004E20120000FFFFFFFFFFFFFFFFF4130A0100000000",
      INIT_22 => X"000000187F8010000069892628160000FF80001FFF80400001F6158E201D3FFF",
      INIT_23 => X"0000000000000003F87407FE00003033000000000000007C0E60F2AEF0418FFF",
      INIT_24 => X"00000000000007FFE000000000034006000000000000007FFBAFEFEFFFFFCFF8",
      INIT_25 => X"FFFFF7FFFFFFFFFFFC00000000100000F00000000007BFFFFC00000000000004",
      INIT_26 => X"FFFFF780000000000000000000000000FFFFFFFFFFFFFFE78780000000100000",
      INIT_27 => X"0000580000000030000000003000000F0000000000000000F000000000000000",
      INIT_28 => X"F360D00000000000000000000007FFFFF0C618000000000000000000000000FF",
      INIT_29 => X"A580000000000000000707F8FFFFFFFFBEA0000000000000000000009FF37FFF",
      INIT_2A => X"BD00000000000006BA7FFFFFFFFFFFFFB0800000000000000007FFFFFFFFFFFF",
      INIT_2B => X"F00000000000079FFFFFFFFFFFFFFFFF3100000000000BFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000001FFFFFFFFFFBFFFFFFFFF2600000000007FFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000800007FFFFFFFFFFFFFFFFFFFFFF000008000003FFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"01808FFFFFFFFFFFFFFFFFFFFFFFFFFF00008007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C1FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFE00BFFFFF003FFFFF0C000708C7801FFE00BFFFFE003FFFFFE640018073801",
      INIT_31 => X"FFE019FFFFFC03F7E704000001E3F9A1FFE019FFFFFC03FFFFEF000060C0F001",
      INIT_32 => X"FFC0007FFFFC07FE1AB880A001FFEF30FFC000FFFFF803FE2051000001FFFB30",
      INIT_33 => X"FFE0001FFFFFFFFE7C3F898801FF9E78FFE0001FFFFE7FFE58DE890003FFCF70",
      INIT_34 => X"FFF00007FFFFFCEEFFFFAF3403FC3FF3FFE0000FFFFFFF26FFFF132001FF1EF9",
      INIT_35 => X"FFFE00007FFFFC69FFFFFFCC41F0FC0DFFF80001FFFFFDF2FFFFEF5403F87CF6",
      INIT_36 => X"FFFE00001FFE2FFE67FFFF10BDF7FFFCFFFE00001FFFFC3EFFFFFBE4E1E1FC3E",
      INIT_37 => X"FFFE0000003CF8FBFDFEFDB3A6FFFE60FFFE000007FF68FF7FFFFFBB83BFFFF0",
      INIT_38 => X"FFFE00000426F3FDFDFFFEA5C8FF3C78FFFE0000001854FFFFFFFFF3407FFC67",
      INIT_39 => X"FFFC000006523FFBFFFDFFCA0241FE01FFFC000006527FF9FFFDFFE22049F400",
      INIT_3A => X"FFFC00000FF7FFFFFFFBFFD1E09F6018FFFC00000BAFFFFDFFFFFF68A69BF007",
      INIT_3B => X"FFFE00000FCFFFFFFFFEEED3C05881C0FFFE00000FE7FFFFFFFFDF23C0380030",
      INIT_3C => X"F83C00003E1FFFF3FFFEAFE70001F83EFE7E00001FA7FFEFFFFECEE78001BC01",
      INIT_3D => X"E00000007F1703F2EFBC1DC000051FC3F80800007F4FE7F1EFF86DC64082FFF8",
      INIT_3E => X"00000007E3FFEE34C4BCBFB100123B3E00000001C36F80FD76BCBFC0000CFB9F",
      INIT_3F => X"0000001FE3EFDF83D23DC764400013900000001FEBFF7E196D3CC7C008208310",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"000000000000000000000000000C740000000000000000000000000000002000",
      INIT_10 => X"0300000000000000000000000239F80000000000000000000000000000D1FC00",
      INIT_11 => X"1FC0000000000000000000000018720005800000000000000000000006F8F800",
      INIT_12 => X"1D80000000000000000000000C00000010A00000000000000000000000078000",
      INIT_13 => X"0F9C00000000000000000000000000003DE00000000000000000000000000000",
      INIT_14 => X"BE1FB3800000000000000000000000007EDE9200000000000000000000000000",
      INIT_15 => X"7EA00F00000000000000000000000000FEB9AD06000000000000000078000000",
      INIT_16 => X"3FD5863FF80000000000000000000000FEB305FC000000000000000000000000",
      INIT_17 => X"1E1A00F37FFFFFC8F4000000000000003F9F029FFFFFC0007000000000000000",
      INIT_18 => X"3F27B323FB0057D67FE0000000000000C337016F9D80025D7F00000000000000",
      INIT_19 => X"1DED001F9C372B7FBFFD100177FFA00074E2F137F6D81F7F3FF800000E520000",
      INIT_1A => X"3645110DA2BA3EF800046FF6FCFF067FC3C9A60C4E1C081FFE3EEC00F8FFC7DC",
      INIT_1B => X"6542E80E23F1EE2009FE01F22C7FC99FA7F420E19F860F7F8000026FFC7FF6FF",
      INIT_1C => X"AFB8640B7BD7A408000003FBFF1D83FF4F807F0AE0EECC23FFFFE441DE3E0C20",
      INIT_1D => X"EFB5F300B4E84037F0481FE000000000EFDC7E0D313097BC0000000000000000",
      INIT_1E => X"780102FFFFFFFFFFFFFFFFFF7F61C0B1FFFFD8CECE4C98588EA367C533C601CE",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE0FFFFFFFFFFFFFFFFFFC0000008804000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFF8003C03FFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFF8000980702000DFFFFFFFFFFFFFFFFFFFFFFFE0002001FFFFF",
      INIT_22 => X"FFFFFFFFFFFFE0000004010C11000000FFFFFFFFFFFFFFFFC000034010080000",
      INIT_23 => X"FFFFFFFFFFFFFFFC060D0001FFFFCFCCFFFFFFFFFFFFFF80001C0D430FBE7000",
      INIT_24 => X"FFFFFFFFFFFFF8000000000000008000FFFFFFFFFFFFFF800040101000003000",
      INIT_25 => X"000008000000000000000000000000000FFFFFFFFFF840000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"3C50000000000000000000000000000040E97800000000000000000000000000",
      INIT_29 => X"6500000000000000000000000000000080C00000000000000000000000000000",
      INIT_2A => X"7E00000000000000000000000000000071000000000000000000000000000000",
      INIT_2B => X"000000000000000000000000000000000E000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000400000000018000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"00000BFFFFFFFFFFFFE03FFF8F7F87FE00000BFFFFFFFFFFFFFE1BFFE7FFC7FE",
      INIT_31 => X"000019FFFFFFFFF7E71BFFFFFE1C067E000019FFFFFFFFFFFFF0FFFF9F3F0FFE",
      INIT_32 => X"0000007FFFFFFFFFDDDFFFFFFE0010FF000000FFFFFFFFFE399FFFFFFE0004FF",
      INIT_33 => X"0000001FFFFFFFFFFFFFFFF7FE0061FF0000001FFFFFFFFFFFFFFFFFFC0030FF",
      INIT_34 => X"00000007FFFFFFFFFFFFFFFBFC03C1FC0000000FFFFFFCC7FFFFFFFFFE00E1FE",
      INIT_35 => X"000000007FFFFFFCFFFFFFF7FE0F03F000000001FFFFFFFBFFFFFFFBFC0783F8",
      INIT_36 => X"000000001FFECDFFFFFFFFFFE2080003000000001FFFFFFCFFFFFFFFFE1E03C1",
      INIT_37 => X"00000000003DFDFFFFFFFFFFD980001F0000000007FEF1FFFFFFFFFFFC40000F",
      INIT_38 => X"000000000426FFFFFFFFFFFFBF00C000000000000019FFFFFFFFFFFFFF800018",
      INIT_39 => X"00000000064FFFFFFFFFFFFFFFFE000000000000064CFFFFFFFFFFFFFFF60000",
      INIT_3A => X"000000000FCFFFFFFFFFFFFFFFE00007000000000BAFFFFFFFFFFFFFFFE40000",
      INIT_3B => X"000000000FBFFFFFFFFFFFFFFF8F003F000000000FDFFFFFFFFFFFFFFFC0000F",
      INIT_3C => X"000000003EFFFFFFFFFFFFFFFFFE07C0000000001F7FFFFFFFFFFFFFFFFE03FE",
      INIT_3D => X"000000007F7FFFFFFFFFFFFFFFFAE003000000007FFFFFFFFFFFFFFFFF7D0000",
      INIT_3E => X"00000007DFFFFFFFFFFFFFFFFFE2003E00000001DFFFFFFFFFFFFFFFFFF0001F",
      INIT_3F => X"0000001FDFFFFFFFFFFFFFFFFFFFE0000000001FDFFFFFFFFFFFFFFFF7C08010",
      INIT_40 => X"000003FFEFFFFFFFFFFFFFFFFFFFE0390000007FEFFFFFEFFFFFDFFFFFFFF000",
      INIT_41 => X"007FFFFFEFFFFFFFFFD7FFFFFFFFDFFF00000FFFF7FFFFFFFFDBFFFFFFFFE1FF",
      INIT_42 => X"FFFFFFFFBFFFFFEFFBCFBFFFFFF87FFFFFFFFFFFFFFFFFFF87CFFFFFFFFF3FFF",
      INIT_43 => X"FFFFFFFFDFFFFFD1FC0C7FFFFFA3F7FFFFFFFFFFDFFFFFD57FCF7FFFFFC9FFFF",
      INIT_44 => X"FFFFFFFFFFFFFFC9CE5BE7FFFFE0FFFEFFFFFFFF7FFFFFE33E59FFFFFFF7DFFF",
      INIT_45 => X"FFFFFFFDFFFFFFDBE07BCFEFFFFFEFF8FFFFFFFE7FFFFFF72643EFFFFFFF9FFC",
      INIT_46 => X"FFFFFFFF7FFFFFFE7CF79FEFFFFFF9F0FFFFFFFFFFFFFFD5F9739FEFFFFFFFF8",
      INIT_47 => X"FFFFFFFFFBFFFFF7FBDB7FFFFFF4C2C0FFFFFFFFE3FFFFEFF1878FFFFCFFF2C0",
      INIT_48 => X"FFFFFFFFF3FFFFFF83BBFFFFFF800780FFFFFFFFCCFFFF9FFB5F7CFF7FE003C0",
      INIT_49 => X"FFFFFFFFAFFFEFF1E5F9FFFFBE001700FFFFFFFFFFFFFFFFCC78FFFF9F080780",
      INIT_4A => X"FFFFFFFF3FFFFFFBFBF1FFFF60004E00FFFFFFFFFFFFBFE1FDF9FFFF38008F00",
      INIT_4B => X"FFFFFFFE7FFFFFFFF3FEFE0400002231FFFFFFFEFFFFFFFFFBF5FFFE00018220",
      INIT_4C => X"FFFFFFFFFFFFFFF442FE000600000021FFFFFFFDFFFFFFFE63BEF80000008131",
      INIT_4D => X"FFFFFFFBFFFFFFE75BFDFC018F000201FFFFFFFBFFFFFFE209FDE40008000123",
      INIT_4E => X"FFFFFFFF86E3FFEFFBF7FE11A7800001FFFFFFFCFFFFFFF7FBF9FC00D7800201",
      INIT_4F => X"FFFFFFFFFE1FFFFFF9DDFF7FF3F00803FFFFFFFFFF07FFEFF9EFFEFDE7C00201",
      INIT_50 => X"FFFFFFFFFC7FFFFFF8FCBFFF83F03040FFFFFFFFFE3FFFFFF81DFFFFFCA7F001",
      INIT_51 => X"FFFFF87FF7FFFFFFF1F84FFFC00A1800FFFFFF7FF9FFFFFFF17C5FFFC01A3840",
      INIT_52 => X"FFFFF800EFCF7FEFD1F0018080000006FFFFF801EFFFBFFFE1F80583C0200000",
      INIT_53 => X"FFF9FE006060FFBFC1E0078000184009FFFFF00040067FDFE1E0068000008046",
      INIT_54 => X"FFF3FC003F03F83FA5800F804008F061FFF9FE006101BA3F25C80F8000006031",
      INIT_55 => X"FFF1F8001FC7E33E07580000700FFC30FFE1F8003F87F0BF27980700600FF831",
      INIT_56 => X"FFFBF803FF038C7843F001807F87FE3FFFF1F801FF41C63C037000007C07FC31",
      INIT_57 => X"FFFFF8018780060041FC0300FF780F9CFFFFF8039F001A3041F401007F887F3F",
      INIT_58 => X"FFFFF800C03C0540C06C03BB8F7007C9FFFFF800C0800480C11C0381FD380799",
      INIT_59 => X"FFFFF800E00053E7686F03F803E0062FFFFFF800E0003BC0486A03F307F00669",
      INIT_5A => X"FFFFFFF9F00200CF04F847E000000616FFFFFF80F00412EF08F987E003C0063F",
      INIT_5B => X"FFFFFFFFF80032871DF80FFA00003E14FFFFFFFFF800202F14F80FF400003E16",
      INIT_5C => X"FFFFFFFFFE00001B93FC19FC0000220CFFFFFFFFFC001407A7F81BF200002614",
      INIT_5D => X"FFFFFFFFFE000003DBEF0180000FE00AFFFFFFFFFE000003DFFE0180000F2008",
      INIT_5E => X"FFFFFFFFFF800003DFCDCFC00006600AFFFFFFFFFE000003FBEBE1C0000EE00A",
      INIT_5F => X"FFFFFFFFFFE00000018FFFE000020005FFFFFFFFFFE0000083CFDFC000020008",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000007FFFF8000000000000000000000000007FF8000000000000000000",
      INITP_01 => X"FFFFFFF8007FFFFFFF00000000000000FFFF8000007FFFFFF800000000000000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFF000000000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFF000FF0FFFFFFFFFFFFFFFFFFFFFFFFFF000FF0F",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_01 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_02 => X"E2E2E2E2E2E2E2E2E2020202020202020202020202E2E2E2E2E2E2E2E2E2E2E2",
      INIT_03 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_04 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_05 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_06 => X"E2E2E2E2E2E2E2E2E20202020202020202020202020202020202020202E2E2E2",
      INIT_07 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_08 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_09 => X"0202020202E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_0A => X"E2E2E2E2E2E2E2E2E20202020202020202020202020202020202020202020202",
      INIT_0B => X"0202020202020202020202020202020202E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_0C => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_0D => X"0202020202020202E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_0E => X"E2E2E2E2E2E2E2E2E20202020202020202020202020202020202020202020202",
      INIT_0F => X"0202020202020202020202020202020202020202020202020202020202E2E2E2",
      INIT_10 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_11 => X"02020202020202020202020202020202E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_12 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_13 => X"0404040404040404040404040402020202020202020404040402020202020202",
      INIT_14 => X"E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_15 => X"0202020202020202020202020202020202020202E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_16 => X"0204040404040404040404040404040404040404040202020202020202020202",
      INIT_17 => X"0404040404040404040404040404040404040404040404040404040404020202",
      INIT_18 => X"02020202E2E2E2E2E2E4E4E4E2E2E2E20202020202020202E4E4E4E404040404",
      INIT_19 => X"0402020202020202020404040404040404040404020202020202020202040404",
      INIT_1A => X"0404040404040404040404040404040404242424242424242404040404040404",
      INIT_1B => X"2424242424242424242424242404040404040404040404040404040404040404",
      INIT_1C => X"02020202E2E2E2E2E4E4E4E4E2E2E2E20202020202020202E4E4E4E402020202",
      INIT_1D => X"0402020202020202020404040404040404040404020202020202020202020202",
      INIT_1E => X"0404040404040404042424242424242424242424242424242424242424040404",
      INIT_1F => X"2424242424242424242424242424242424040404040404040404040404040404",
      INIT_20 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_21 => X"2404040404040404040404040404040404020202020202020202020204040404",
      INIT_22 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_23 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_24 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_25 => X"2424242424040404040404040404040404040404040404040404040404040404",
      INIT_26 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_27 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_28 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_29 => X"2424242424242424242424240404040404040404040404040404040404040404",
      INIT_2A => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_2B => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_2C => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_2D => X"2424242424242424242424242424242424242424040404040404040404040404",
      INIT_2E => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_2F => X"4444444444444444444444444444444444242424242424242424242424242424",
      INIT_30 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_31 => X"2424242424242424242424242424242424242424242424242404040404040404",
      INIT_32 => X"2424242424242424242424242444444444444444444444444444444444242424",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444242424",
      INIT_34 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_35 => X"4424242424242424242424242424242424242424242424242424242424242424",
      INIT_36 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_39 => X"4444444444242424242424242424242424242424242424242424242424242424",
      INIT_3A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3B => X"4644444444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_3D => X"4444444444242424244444442424242424242424242424242424242424242424",
      INIT_3E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3F => X"4646464646444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_41 => X"4444444444444444444444444424242424242424242424242424242424242424",
      INIT_42 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_43 => X"6666666666666666666666666666666666646464646464646444444444444444",
      INIT_44 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_45 => X"4444444444444444444444444444444444444444242424242424242424242424",
      INIT_46 => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_47 => X"6666666666666666666666666666666666666666666464646464646464646464",
      INIT_48 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_49 => X"4444444444444444444444444444444444444444444444444444444444242424",
      INIT_4A => X"6464646464646464646464646464646464646464646464646464646464444444",
      INIT_4B => X"6666666666666666666666666666666666666666666666666666666666646464",
      INIT_4C => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_4D => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_4E => X"6664646464646464646464646464646464646464646464646464646464646464",
      INIT_4F => X"8686868686868686868686868686868686666666666666666666666666666666",
      INIT_50 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_51 => X"6464646464646464646464646464646444444444444444444444444444444444",
      INIT_52 => X"8666666666666666666464646466666666646464646464646464646464646464",
      INIT_53 => X"8686868686868686868686868686868686868686868686868686868686868686",
      INIT_54 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_55 => X"6464646464646464646464646464646464646464646464644444444444444444",
      INIT_56 => X"8686868686868686868686868686868686868686866666666664646464646464",
      INIT_57 => X"8686868686868686868686868686868686868686868686868686868686868686",
      INIT_58 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_59 => X"8684848484646464646464646464646464646464646464646464646464646464",
      INIT_5A => X"8686868686868686868686868686868686868686868686868686868686868686",
      INIT_5B => X"8888888888888686868686868686868686868686868686868686868686868686",
      INIT_5C => X"6444444444444444444444444444444444444444444444444444444444444444",
      INIT_5D => X"8686868686848484848484848484848464646464646464646464646464646464",
      INIT_5E => X"8686868686868686868686868686868686868686868686868686868686868686",
      INIT_5F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88686A6A6A6A6A6A6A6A6868686",
      INIT_60 => X"6464646464646464646464646464646444444444646464646464646464646464",
      INIT_61 => X"8686868686868686868686868684848484848484848484846464646464646464",
      INIT_62 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A686868686868686868686",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6",
      INIT_64 => X"6464646464646464646464646464646464646464646464646464646466666666",
      INIT_65 => X"8686868686868686868686868686868686868686848484848464646464646464",
      INIT_66 => X"A8A8A8A8A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6868686",
      INIT_67 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_68 => X"8464646464646464646464646464646464646464646464646666666666666666",
      INIT_69 => X"A6A6A6A6A6A6A6A6A6A6A6A68686868686868686868484848484848484848484",
      INIT_6A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6B => X"AAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6C => X"8484848484848484646464646464646464646464646464646666666666666666",
      INIT_6D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6868686868686868484848484848484",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6A6A6A6A6",
      INIT_6F => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_70 => X"8686868684848484848484846464866684848484666486648686868686868686",
      INIT_71 => X"A8A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6868686868686868686",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"CACAAAAAAACAAAAAAAAAAAAAAAAAAAAAAACACAAAAAAAAAAAAAAAAAAAAAA8A8A8",
      INIT_74 => X"86868686868686868686868686868686A6646686868666868686868686868686",
      INIT_75 => X"A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A686868686",
      INIT_76 => X"CACACACAAACAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_77 => X"CCCCCACACACACACACACACACACACACAAAAACACACACAAAAAAAAACACACACACACACA",
      INIT_78 => X"A68686868686868686868686C6A6A8A4A668AC888686A6868686868686868686",
      INIT_79 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7A => X"CACACACACACACACACACACACACAAAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7B => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACACACACACACACACACACACACACACACA",
      INIT_7C => X"A6A6A6A6A6A686A6868686A88EB2D7B5D9DBBBDBDBD086A68686868686868686",
      INIT_7D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7E => X"CACACACACACACACACACACACACACACACACACACACACAA8A8A8A8A8A8A8A8A8A8A8",
      INIT_7F => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACACACACACACACACACA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF013FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"200000FFFFFFFFFFFFFFFFFFFFFFFFFF300003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"2000007FFFFFFFFFFFFFFFFFFFFFFFFF2000007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"0000007FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"0000003FF81FFFFFFFFFFFFFFFFFFFFF0000001FF81FFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"0000001FC007FFFFFFFFFFFFFFFFFFFF0000001FE007FFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"0000001B8003FFFFFFFFFFFFFFFFFFFF0000001FE007FFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"000000000000061FFFFFFFFFFFFFFFFF0000000800020F7FFFFFFFFFFFFFFFFF",
      INITP_0C => X"0000000000000007FFFFFFFFFFFFFFFF000002000000000FFFFFFFFFFFFFFFFF",
      INITP_0D => X"0000000000000001FFFFFFFC0CFFF8380000000000000003FFFFFFFFFFFFFFFF",
      INITP_0E => X"0000000000000000000000000300C07F00000000000000000220FFF87FFFE0FF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A6A6A6A6A8A6A6888CF0AED2F7D9D9DBDBDBDDDBDDFB8C86868688A8A8A8A8A8",
      INIT_01 => X"AAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6A6A6A6A6A6A6",
      INIT_02 => X"CCCCCACACACACACACACACACACACACACACACACACACACACACACACACACACAAAAAAA",
      INIT_03 => X"CEEECECECCCEEECEECCCCCCECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_04 => X"A6A6A686A888AED7B9B5D4B2D4B7D9DBBBDDDDDDDB956AA8A8A8A8A8A8A8A8A8",
      INIT_05 => X"CACACACACACAC8A8C8C8C8C8C8C8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6",
      INIT_06 => X"CCCCCCCCCCCCCCCCCCCCCCCACACACACACACACACACACACACACACACACACACACACA",
      INIT_07 => X"CECECED0CE8C9090CEEEEEEECECECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_08 => X"A8A6A6AACCD0B4D5D4B0D2B0B2B7D9B9DBDBDDDDDBD5ACCCA8A8A8A8A8A8A8A8",
      INIT_09 => X"CACACACACACACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8A8A8A8A8A8A8A8",
      INIT_0A => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACACACACACACACA",
      INIT_0B => X"F0F0F06E88888F3972AECEEECECEEECECECECECECECECECECECECCCCCCCCCCCC",
      INIT_0C => X"A8A8C8CC8ED0CEAEACD0B0B2D495B7B9B9B9DBDBD995B0CEA8A8A8A8A8A8A8A8",
      INIT_0D => X"CACACACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8C8A8A8A8A8A8",
      INIT_0E => X"CECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACACA",
      INIT_0F => X"F0F0EA686A6AF5F9D774D0EEF0F0EEEEEEEEEECECEEECECECEEEEEEEEECECECE",
      INIT_10 => X"CAA8AAACD0D0AEAEACCCCCAED0D2D4D4D2B0AEAC8EACAAAAAAAAAAA8A8A8A8A8",
      INIT_11 => X"CCCCCCCCCCCACACACACACACACACACACACACACACACACAC8C8C8C8C8A8A8A8A8A8",
      INIT_12 => X"CEEECECECECECECECECECECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_13 => X"4EEA444AAF93D593B76F52D0D0F0F0F0F0F0F0F0F0EEEEEECEEEEEEEEECECECE",
      INIT_14 => X"CACACCD0D2D2D0CECEAACCAAAAACACACAAAAAAAACACAAAAAAAAAAAAAAAAAAAAA",
      INIT_15 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCACACACACACACACACACACACACACACACACACACA",
      INIT_16 => X"EEEEEEEEEEEEEECECECECECECECECECECECECECECECECECCCCCCCCCCCCCCCCCC",
      INIT_17 => X"2626268AD7D791D5D98F6DD2F2F2F2F0F0F0F0F0F0F0F0F0F0F0F0F0EEEEEEEE",
      INIT_18 => X"CACACCCEACACAACAAAAAACAACACACACACACACACAAAAAAACAAAAAAAAAAAAAAAAA",
      INIT_19 => X"CECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACACACACACACACACACACACA",
      INIT_1A => X"F0F0F0F0F0F0F0F0EEEEEEEEEEEEEEEEEEEEEECECEEEEEEEEECECECECECECECE",
      INIT_1B => X"2626486C26B58F19F9B51915B2F2F2F2F2F2F2F2F2F2F2F0F0F0F0F0F0F0F0F0",
      INIT_1C => X"CACACAAACACACACAC8CACACACACACACAAAAACACACACACACACACAAAAACACACACA",
      INIT_1D => X"CEEEEECECECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACACACACACACACA",
      INIT_1E => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0EEEEEEEEEEEECECEEEEECE",
      INIT_1F => X"462491D3D5D7D5F7B7914B932E92D2B0B2B090B2F2F2F2F2F2F0F0F0F0F0F0F0",
      INIT_20 => X"CACCAACACCCCCCCCCCCCCACACCCCCCCCCACACACACACACACACACACACACACACACA",
      INIT_21 => X"F0EEEEEEEEEEEECECECECECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_22 => X"F2F2F2F2F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_23 => X"264A1719B57397B5D5B79168482D6A0226248FF7D1D352D2F2F2F2F2F2F2F2F2",
      INIT_24 => X"CCCCCECECECECCECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_25 => X"F0F0F0F0F0F0EEEEEEEEEEEEEEEECECECECECCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_26 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F0F0F0F0F0F0F0F0F0",
      INIT_27 => X"4A6F17B57597B52D31934D4A284B044466AF93F72B2D93AED4F4F4F4F2F2F2F2",
      INIT_28 => X"CEF2D4D4D4D2D2D0CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_29 => X"F2F0F0F0F0F0F0F0F0F0F0F0EEEEEEEEEEEECECECEEECECECECECECCCCCECECE",
      INIT_2A => X"F4F4F4F4F4F4F4F4F2F4F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_2B => X"4AF91991779997514C914A4C464B0B4C2829936F4A2A6D4AD3F4F4F4F4F4F4F4",
      INIT_2C => X"CECECEEECEEEEECECECECECECECECECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_2D => X"F2F2F2F2F2F0F2F0F0F0F0F0F0F0F0EEEEEEEECEEEEEEECEEEEECECECECECECE",
      INIT_2E => X"F6F6F6F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F2F4F2F2F2F2F2",
      INIT_2F => X"4D935D739797B7932C91288F91CF2B498D696F4D482A08266DF6F6F6F6F6F6F6",
      INIT_30 => X"CECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECE",
      INIT_31 => X"F4D4F2D4F2F2F2F2F2F2F0F0F0F0F0F0F0F0F0F0F0EEEEEEEEEEEECECECECECE",
      INIT_32 => X"F8F6F6F6F6F6F6F6F6F6F6F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4",
      INIT_33 => X"B5F9D975979997512C2B48936DB14D488D694D8D6B486F4A4AF8F8F6F8F8F8F8",
      INIT_34 => X"D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0CECECECECECECECECECECECECECECECE",
      INIT_35 => X"F6F4F4F4F4F2F2D2F4F2F2F2F2F0F0F0F0F0F0F0F0F0F0D0F0F0F0F0D0D0D0D0",
      INIT_36 => X"F8F8F8F8F8F8F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F4F4F6",
      INIT_37 => X"8DB19575BB73734E280A4B914D4A4F0491494B29294D4F4B2BB5FAFAF8F8F8F8",
      INIT_38 => X"F0F0F0F0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0CECECECECECECECECE",
      INIT_39 => X"F6F6D8F8B4D6D4F4F2F4F2F2F2F2F2F2F2F2F2F2F0F0F0F0F0F0D0D0D0D0D0D0",
      INIT_3A => X"FAFAFAFAF8F8F8F8F6F8F8F8F8F8F8F8F8F8F8F8F8F6F6F6F6F6D6F6F6F6F6F6",
      INIT_3B => X"6B6B7195DB71B508284B2B9328262848292B294B292D4F6D6FADD9DAFAFADADA",
      INIT_3C => X"F0F0F0F0D0F0F0F0D2D2D2D0D2D0D0D0F0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_3D => X"F8FFDFFFDBFDD9D4F4F4F4F4F2F2F2F2F2D2F2F2F2F2F2F2F2F2F2F2F0F0F0F0",
      INIT_3E => X"DBFAFAFAFAF892123496F8F8F8D8F8F8F8F8D8F8F8D8F8FAF6F8FBFDB6D6F6F6",
      INIT_3F => X"6D4B4B71937193B1914D4B484400442949294B296B6D4B4B512A5BFDDDFBFDFF",
      INIT_40 => X"F2F2D2D2D2D2D2D2F2F2F2F2D2D2D2D2D2D2D2F2D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_41 => X"FDFFFFFFFFDDFFFDB6F6F4F4F4F4F4F4F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_42 => X"FFFDFBDAFACA8F73B56FD1B9FBFBFBFBFBFBFBFBFBFBF8FBFBF8FBDDFFFDFBF8",
      INIT_43 => X"6A6A4D2B4D6F2A264B4B482424264626094B2B2B4B4B49282B93B3FDDDFDFDFF",
      INIT_44 => X"F2F2F2D2F2F2F2D2D2D2D4F4F4F2F2D2D2F2F2D2D2D2D2D0D0D0D0D0D0D0D0D0",
      INIT_45 => X"DBFDDDFDFFFFDFFFFDD8F8F4F4F4F4F4F4F2F4D2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_46 => X"DFDFDDFD328D73D595519337BBFBFBFBFBD8F9F8D9F8F8D6F6D6F9DBFBDDFFDB",
      INIT_47 => X"042626284A282846494B2826242624286D6D28284B4948284D2D19FBDBFDFFFF",
      INIT_48 => X"D2D2D2D2D4D6D6D9FBD4D4F6BBB9D6D4D4D2F4D2F2F2D2D2D2D2D2D2D2D2D2D2",
      INIT_49 => X"FBFBFDFDFDFDFFFDFFFDFDD6F8D4F4F4D4F4F4F4F4F4F4F4F4F4F4F4F2F2F2F2",
      INIT_4A => X"FFFF99886F73937173735373F7FBFBFBD9FBFBF8F8F6F6F6F6F6D6FDDBFFFFFF",
      INIT_4B => X"2448284A6D280626262846242426482926042828494D29282B4DD3DDDBDDFDFF",
      INIT_4C => X"D7D6F6F6B7DDBDBDBDDFBBBDDFBDBDBDBDD9F4F2D2D2D2D2D2D2D2D2F2F2D2D2",
      INIT_4D => X"DBDBFDDDDDFFFFFDDDDDFFDDFFDBD9F8D9FBD9F6F4F4F4F4F4F4F4D4F4D2F4F6",
      INIT_4E => X"FDDB22CEB7D5D3938F9373B5B39BDBFDDBDBFDF9F6D4D6F6D4F6D8FDFFFFFFFF",
      INIT_4F => X"6B8D916F9346242668262622482647684B294B4B6D4D294D4F4D6D5BFDDFDDFD",
      INIT_50 => X"F4D4F4F4F4F7D9D9BDBFBDBDBBBDBDBFBFBBD9D7D4D4F6D6F4F4D2D2D4F4D2F4",
      INIT_51 => X"DBDBFDFBFDDBDBDBD9FBFDFBFBFDFDFBDBFDDDF9D4F6F4D4F4F4F4F4F4F4D4F4",
      INIT_52 => X"DB0E358FD5D5B3916F9351959359FBFBD9FBD9F9D8F9D9F9F9F9F9DBFDFDDBFD",
      INIT_53 => X"48486B6D712424282A268D00486B6F46244B28446D4D4D8F6B6F4D37DDFDFBDB",
      INIT_54 => X"D4D4D6D4D4D6B9B9BBBBBDBDBFBDBD9BB997B9D9F9D6D6D7B7D6D4D4D4F4D4D2",
      INIT_55 => X"F9F9F9D7F9F9F9F9F9F9D7D9D9FBD9F9D9DBDBD7D6F6F6F4D4F6D4D4D4F4F4D4",
      INIT_56 => X"504288B1AF8D73B36A8FB59395F5F8B99577B6F6F4D4F6F4D4F6F6F6F6F7F9F9",
      INIT_57 => X"8B8F8A6A8F2448B14D6AD12424466F46246DB1AA4D6D8F288F6D8FB7D8EC3394",
      INIT_58 => X"D4F6D4D4F4F4D7D7B9BBBD9D9D9D9DBDBFBDBD9BB9D4D4D9D6D4D4D4F4D2D4D4",
      INIT_59 => X"D6F7F7D7F9F9DBDBDBF9D7F9F9D7F9F9F9F9D9DBDBF9D6D9D9DBBBD9D4F6D6D4",
      INIT_5A => X"6820008C4A489371468D6D918F91B6EA246D6BF5D4F4F4D6A82EF6F6D6F4D4D6",
      INIT_5B => X"6A6D8A6D6D68488F266A4646206A4922AF6D48D16D6BAD472D8F6DF3118F44CE",
      INIT_5C => X"D7F9B4F7D4D4D9B9B9999BBDBD9D9D9B9BBB999999B997BBBBB7B7D4D6D4D4D4",
      INIT_5D => X"F9D7F9D9D6F9D9F8D6D6F6F6D6F6F6F7F9D9D9D9D7F7D7BBBBB99BBBD7B7BBD9",
      INIT_5E => X"8F8D44228D4BB3716A8C6A68B16BB16C66468C6B8AD6D4860266ECF9D7F9F7D7",
      INIT_5F => X"4D48666DB1684D6F2B8A6B8F22478F228895466B4A8BB1276B00420468666622",
      INIT_60 => X"F6D4F7D6F6D6D6D7D9D9B99B9BBBB9D9B7B7D7D9B9B9D9B7B7D7B7B7D5D7D7D5",
      INIT_61 => X"F8F6F8F6F6F6F6F4F6F6F6F4F6F6F6F6F6F6F6D7D7D6D7D7D9D4D9B7D9B7D7D6",
      INIT_62 => X"46486844224B2969248A6844266844892624244444AA4222422446EFB2D2F2F4",
      INIT_63 => X"6D6A8D6BD568714F73028F6D448D4B248D956F48B56819882000002268024666",
      INIT_64 => X"F4F4F4F4F4F4D4F4D7B9BB9B9D99B9B9BB99B9B7D7D5D4D4B4D4D4F4D4D4D4D4",
      INIT_65 => X"F2D0D0F0D2D0F0F0F0D0D0D0D0D0D0D0D0D0D0D0D0D0F2F4F4D4D4F4D4D7F6F4",
      INIT_66 => X"22464624462248264646008800466826468D4602226822242224666FEEB0D0CE",
      INIT_67 => X"514F8F6D956871719502486A428B492229314F6D6F2691002000000046222468",
      INIT_68 => X"2826282828486C28482828282A2828082A282828282828284626280826262626",
      INIT_69 => X"4A46466846464846666868688A68464646464646464648264626482626482826",
      INIT_6A => X"6B224848224922684B24464422226B29468D4B4800266846684248488AA86866",
      INIT_6B => X"4F716D6D9148514F71224946268A8F226D938F48264D26426B44004666682224",
      INIT_6C => X"E4E2E4E20204E4E406040626262606260626262606E4E4E4E4E4042404E4E4E4",
      INIT_6D => X"6E908EB2D795FDDBB7B268484A4A2846242448B2B26E6E4C904E4C93732AA4C6",
      INIT_6E => X"484D264640286D044468244B2420246D2B04244B4922244B2D8DCCEECF8ACCD4",
      INIT_6F => X"28284A8D484828064800486A224A4F4826284A442D029526B300002200244604",
      INIT_70 => X"64D7D40C55D7AED2B28E6C286C6E908E6E4C0AA6C88642ECD2B0B7B9B4B4B4B7",
      INIT_71 => X"A822224666AA0CC6EA660E664466CCECB5D4F6D9D7F4D2D4D4D4D7DBDBCA2088",
      INIT_72 => X"6A9191AF46464A6F6F66446D8C8A448D918F8D6F8F9144426B93D1CECA00CFA8",
      INIT_73 => X"AA888A8A8A8A6A6A8A8A8A8A888A6846466A8D686F6D6B646A6844228A8A68AF",
      INIT_74 => X"ADCECC688CAC302EAA8A6A66666666C8504CC64424222244CCB54E6E4C8C8C8E",
      INIT_75 => X"8A688A8A8A8CAAAA8AAA688A68688A8A8A8AAAAACCCCCCCCECCACCEECC8A8AAC",
      INIT_76 => X"ACCCCCCEACCECECCECCCCCCEACCCCCCCACACCCAACCACAAACACAAAC8CAAAAACAA",
      INIT_77 => X"66868888A8868686866666666486A4888486466486886688A888AACCCCCCCCAC",
      INIT_78 => X"E8C6A8C8C6E888C8A8C8C886A8A8A8A866A8A68686A8A88866A8A8A6C6C6C6E6",
      INIT_79 => X"AACACAA8A8AAAAA8888A86A8A6A686A6A6A6A6A6C6E6C6C6C6C8C6A4A6E6E8E8",
      INIT_7A => X"ACACACACACCCAAACAECECECECEACACAEAEACACCCCCACACCCECECCAACAACCCAAA",
      INIT_7B => X"CCCCCACACACCCACACACAECCACAACAA8ACCCACAECCCCCACACCCAACACAAACCAAAC",
      INIT_7C => X"AAAAAA8AAAAAAA8AAA8AAAAAAAAA8A8AAA8A8A8A888888888888666666666666",
      INIT_7D => X"CCCCCECECECCCCCCCCCCACCCACCCCCCCCCACCCAACCACAC8A68224668ACAAACAA",
      INIT_7E => X"CECECECEEECECECECECECCCECECECECECECECECECCEECECECCCCCCCCCCCCCCCC",
      INIT_7F => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCEECECEECECCCCCCCCCCCCCCECE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000003FFFF00000000000000000000000000000000",
      INITP_03 => X"0000000000000000000180000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000001480000001FFF300000000000000000000000000000007",
      INITP_05 => X"00000000000000000000FFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFF",
      INITP_06 => X"000000000000000FFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INITP_08 => X"003FFFFFFFFFFFFFFFFFFFFE00000000C00867FFFFFFFFFFFFFFFFFFFFFF0000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFE000000000000000E7FFFFFFFFFFFFFFFFF800000000000",
      INITP_0A => X"3FFFFFFFFFFF80000000000000000000EFFFFFFFFFFFFFFE0000000000000000",
      INITP_0B => X"FFFFFF80000000000000000000000000FFFFFFFFFFE000000000000000000000",
      INITP_0C => X"FFE00000000000000000000000000000FFFE0000000000000000000000000000",
      INITP_0D => X"00000000000000000000000000000000FF800000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CCCCACAAACCCACAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_01 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCACCCCCCCACCCAA882402222244246868ACACAC",
      INIT_02 => X"EECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_03 => X"ECCCCCCCCCCCCCCCCCCCCCCCCCECECECECECECECECECECECECCCCCECECEEEEEE",
      INIT_04 => X"AA66220202442200222288AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAA",
      INIT_05 => X"CCCCCCACACCCCCCCCCAAACAACCCCAACA8622000000242400222224220246AAAA",
      INIT_06 => X"EEEEEEEEEEECECECECCECECECECCCCAAAAAAAAAAAACCCCCCCCCCCECCCCCCCCCC",
      INIT_07 => X"CCCCCCCCCCCCCCCCECCCCCCCCCCCCCECECECECECECEEEEEEEEEEEEEEEEEEEEEE",
      INIT_08 => X"0022220000000000000000888888888888888888888888888A8A8AAAAAAAAAAA",
      INIT_09 => X"CCCCACCCAACCAAAAAAAAAAACAAAACA6600000002440024000022002200026844",
      INIT_0A => X"ECEEEEEEEECCCCCCCCCCCCCCCCCCCCECEEEEEEEEEECCCCCCCCCCECCCCCCCCCCC",
      INIT_0B => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCECECECECCCCCCCCCCCCCECECECECEC",
      INIT_0C => X"002042220000002020200024A888688888888888888888888888888888888888",
      INIT_0D => X"606264422222F144666644666888402000202020224844460044002222448A00",
      INIT_0E => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACAA8868282808060",
      INIT_0F => X"CCCCACCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCECECECECCCCCECECCCCCCC",
      INIT_10 => X"0000446820200000002000448A64824264444446666666666666666666666666",
      INIT_11 => X"AACA422020200044244444442244462020202044002446682446000044244820",
      INIT_12 => X"CCCCCCCCCCCCCCCCCCCCCCCACACACACACACCCCCCCACACACCCCAAAAAAAA8AAAAA",
      INIT_13 => X"AAAAAAAAAAAACCCCCCCACACACACACACACACACACACACACACACACACACCCCCCCCCC",
      INIT_14 => X"64444466444222AA0022222222EC90CEAC8C6A4A080808082828282848484848",
      INIT_15 => X"62422020002000002224242224486D446422200044208F68B18D2222244AE622",
      INIT_16 => X"CCCCCCCCCCCCCCCCCCCCCCCACAAAAAAAAACAAAA6848282626082828282828262",
      INIT_17 => X"AA8A8AAAAAAAAAAACACACACACACACACACACACACACACACACACACACACCCCCCCCCC",
      INIT_18 => X"88A8888688A8AA886888AA888846888688686868888888888888888888888888",
      INIT_19 => X"80402000662422002224466846486F8D88868688A88866684668644244448CA8",
      INIT_1A => X"CAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A88888686648482",
      INIT_1B => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAACACACACACACACACACACACACACACACACACACA",
      INIT_1C => X"88888888888888888888888888888888888888888888888888888686866686E4",
      INIT_1D => X"A8A8864444484600202444248A486D0A26A48464666666668888888686888888",
      INIT_1E => X"AAAAAAAAAAAAAAAAAACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8",
      INIT_1F => X"A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACACACACAAAAAAA",
      INIT_20 => X"868686868686868666868686668888888686666666868688686666468206CECC",
      INIT_21 => X"A8A6A6A6A6A4866668CA64648686868688888686A6A686868666668886868686",
      INIT_22 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A888A8A8A8A8A8A8",
      INIT_23 => X"A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_24 => X"A4A4A4A4A4A4A4A4A4A4A4C4A6C8EA2C2E2C4C4C8CACAEAED0B08C4AA8CC0C28",
      INIT_25 => X"A6A6A6A6A6A6C6E6E6A4E606E406E6E604E4E4C6C6C4A4A4A4A4A4A4A4A4A4A4",
      INIT_26 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A88888A8A6A6A6A6",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8AAAAAA",
      INIT_28 => X"EEECEEEEEEEEEEEEECECEEEEEEF0EEEECECEEEEEEEEEEEEEEEEECEEEEEEEEEEE",
      INIT_29 => X"A6A6A6A6A6C6C6A6A6C4E60604042666868686868686664646262648AAECEEEE",
      INIT_2A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A8A8A6A6A6A6A6",
      INIT_2B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAA8A8A8",
      INIT_2C => X"EEEEEEEEEEEEEEEECEEEEECECECECECEEEEEEEECECECECECECECECECECECECEC",
      INIT_2D => X"86A6A6A6A6A6A6A4A6A6C6C6E6E6E4E4040404242424264646466688AACCECEE",
      INIT_2E => X"A888A8A8A8A8A8A8A8A8A8A8A88888888888888888888888A886A6A6A6A6A686",
      INIT_2F => X"A8A8A8A8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_30 => X"ECECECECECECECECEAECCCCEECECCCCCEEECECECECECECECECECEAEAECECCCCC",
      INIT_31 => X"A6C6C6A6A68684A4A6A4A4C6C4E4060626486868686688A8CACAECECECECECCC",
      INIT_32 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6868686",
      INIT_33 => X"C6C6A6A6A6C6C6C8A8C8C8C8C8C8C8C8C8C8C8C8C8C8C8A8A6A8A8A8A8A8A6A6",
      INIT_34 => X"EAEAEAEAEAEAEAEAECEAECEACACACAEAEAEAEAEACACACACACACACAEAEAEAEAEA",
      INIT_35 => X"080806082848484868688A8AAACCECECEAEAEAEAEACAEAEAEAEAEAEAEAEAEAEA",
      INIT_36 => X"E6E6E6E6E6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6E6E6E6E606060606",
      INIT_37 => X"C6A6A6A6A6A6C6C8C8C6C6C6C6C8C8C8C8C8C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_38 => X"CACCCCCCECECEACAE8EACACACACAEAEACACACACACACAA88868664626E4E4C4C4",
      INIT_39 => X"CECEEEEECCCCEEECCCEAEACACACACACACACACACAC8EAE8E8E8EAE8C8E8EAEAEA",
      INIT_3A => X"8A8A8A8A8AACACACACCECECECECECECECEF0F0F0F0F0EEEEEEEEEEEEEEEECCCE",
      INIT_3B => X"E6E6E6E6E6E6E606060606062626262626282626282848486A6A6A6A6A6A8A8A",
      INIT_3C => X"CAECEEEECECCCCCACAC8C8C8C8C8C8A8EACAA8AA06A484848484848464646464",
      INIT_3D => X"ECEAECECECEAEAEAEAEAEAEAEAE8E8E8E8E8E8E8E8E8E8E8E8C8C8E6C6C8C8C8",
      INIT_3E => X"F2F0F0D0D0D2F2F0F0F2F2F0F0F0F0F0F0F0F0F0F0EEEEECCCCEF2F0CEECECEC",
      INIT_3F => X"284848684848684868686A684888888A8A6C6A4A6CAECEF0F2F4F4F4F4F4F4F2",
      INIT_40 => X"C8A8A8AAAAAAA8A88888886826260606C4A4A484A48464646464646464646464",
      INIT_41 => X"EAECECCAEAEAEAEAE8E8E8E8E8E8E8E8E8E8E8C6C8C8C6C6C6C6C6C6C8E8C8C6",
      INIT_42 => X"F2F2F2F2F0F0F0F0F0F0F0F0F0F0F0EEEEEEEEEEEEEEEEECECECECECECECECEA",
      INIT_43 => X"4C0CD1D1D1AFAFAFACA8ECCF2CC8C8CAD3390EAEEED0D2F2F4F2F2F2F2F2F2F2",
      INIT_44 => X"C4A4A48486868484846464448464646464646444646464646464646464646464",
      INIT_45 => X"CACACACAC8E8E8E8E8C8C8C8C8C8C8C8C8C6C6A6A6A6A6A686666666462404E4",
      INIT_46 => X"F0F0F0F0F0F0F0EEEEEEEEEEEEEEEEEEEEEEECCCCACACACAEACCCACACACACACA",
      INIT_47 => X"716F735373D5B371B18C6C6ECEACAC6C8C908EB0D0D0F0F0F2F2F2F2F2F2F2F0",
      INIT_48 => X"6664646484846464646464646464646464646464646464646464646464646464",
      INIT_49 => X"E8E8E8E8E8E8E8C8C8C6A6A6A686662404E4C4C4A48484648484846464646464",
      INIT_4A => X"F0F0F0F0F0F0EEEEEEEEEEEEECECECECECECECECECECEAEAECEAEAEAEAEAEAEA",
      INIT_4B => X"CEF1F1D1131111EFEE2ECED0D0CECEACACAECCCCCECEEEF0F0F0F0F0F0F0F0F0",
      INIT_4C => X"6464646464646464646464646464646464646464646464646464646464646464",
      INIT_4D => X"A8A88888684826E4C4A4A4A48484848484848484846464646464646464646464",
      INIT_4E => X"F0CEEEEEEECCCCECECCAEAECECECECECEACCCCCCCCEAEAEAEAEAEAEAEAE8C8C8",
      INIT_4F => X"6C2C2E0F33303170B0CEEEEEEEEEEEEEF0F0F0D0D0D0D0F0F0F0F0F0F0D0F0F0",
      INIT_50 => X"6466666464646464646464646464646464646464646464646464646464646464",
      INIT_51 => X"C6A4A4A484846464848484848484848484646464646464646464646464646464",
      INIT_52 => X"ECECECECECECECECECECECECCAEAEACACAC8A8868666664646666666662606C6",
      INIT_53 => X"6C2A0CCE13335390F0F0F0F0EECCCCCCCCCECCAAAAAAAACAEACCCCECECECECEC",
      INIT_54 => X"6466646464646464646464646464646464646464646464646464646464646464",
      INIT_55 => X"8486866464848484848464646464646464646464646464646464646464646464",
      INIT_56 => X"CCECECECECECEAEACAE8C8C8A846260604E6C6C6A6A4A4848484A4A4A4868484",
      INIT_57 => X"CAAC104E504E6CAECCCCCEEEEECCCCCCAAAACACCECECECECECECECECECEECCCC",
      INIT_58 => X"6466666466666666646464646464646464646464646464646464646464646464",
      INIT_59 => X"8686848484666464646464646466666664646464646464646464646464646464",
      INIT_5A => X"8868666646262626040606E4C4C4A6A6A6A4A4A4A48684848484848484848486",
      INIT_5B => X"AA8A8C8E8E8ECEACCEECECECCACACAEAEACCECECECECEACACACAAAAAA8A8A8A8",
      INIT_5C => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_5D => X"6664646464666666666464646666666666666664646666666686646464646464",
      INIT_5E => X"C6C6C6C6C6A4A4A4A6A4A4A4A486868484848484848484848484848484846666",
      INIT_5F => X"4A4A6A4A4A4A6A8A8888888888888888884848462626060606E6E6E6E6C6C6C6",
      INIT_60 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_61 => X"6666666666666666666666666666666666666666666666666466666666666666",
      INIT_62 => X"A6A4A4A4A4A4A4A4A48484848486868684848484848484848486868684866666",
      INIT_63 => X"CCACAC8C6E4C4A4846262606060606E6E6C6C6C4C4C6C6C6C6C6A6A6A6A4A4A4",
      INIT_64 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_65 => X"6666666666666666666666666666646466646666666666666688646466666666",
      INIT_66 => X"8684848484848484848484848486868684868686868686868666668686866666",
      INIT_67 => X"6868484828282828080606E6C6C6C4C4A4C6C6A6A6C4C4A4A4A6A4A4A4A4A484",
      INIT_68 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_69 => X"6666666666666666666666666666666466446666666666666666666666666666",
      INIT_6A => X"8684848484848484848484848486866664868686866666666666666666666666",
      INIT_6B => X"282848282828262626E6C6C6A4C6C6A6A6A6A6A6A6A6A6A6A686868484868686",
      INIT_6C => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_6D => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_6E => X"8484848484868686868486868686868686868686868686868666666666666666",
      INIT_6F => X"C6E6E6C6C6C6C6A6C6A4A4A4A6868484A4848484848484848484848484848484",
      INIT_70 => X"6666666666666666666666666666666666666666666666666666666466666666",
      INIT_71 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_72 => X"8484848484868686866686868666868686666686868686868666666666666666",
      INIT_73 => X"C4C4C4A4A4A4A4A6A4A4A4A48484848484848484848484848484848484848484",
      INIT_74 => X"6666666666666666666666666666666666666664666666666464644464646464",
      INIT_75 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_76 => X"8466666666868686866686868666666666666666666666868666666666666666",
      INIT_77 => X"A4A4A48484848484848484848484846464848484848686868686868686848484",
      INIT_78 => X"6666666666666666666666666666666666666464646464646464444464646464",
      INIT_79 => X"6686868686666666666666666666666666666666666666666666666666666666",
      INIT_7A => X"8466666666868686866666668666666666666666666666868666666666666666",
      INIT_7B => X"8484848484848484848484848484848484648484846666666666666666848484",
      INIT_7C => X"6666666666666664666666666666666666646464646464444444444464444444",
      INIT_7D => X"6666666666666644666666666666666666666666666666666666666666666666",
      INIT_7E => X"6466666666666666646666666666666466666666666666666666666686866666",
      INIT_7F => X"8484866464848484848484846464646486646464648686868666666666866664",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000010FFFFFFFFFFFF000000000000000000007FFFF7FFFFFF",
      INITP_01 => X"0000000000000000001FFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFF",
      INITP_02 => X"0000000000000001DFFFFFFFFFFFFFFF000000000000000019DFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000001FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFF",
      INITP_04 => X"00000000000003F1FFFFFFFFFFFFFFFF00000000000003E1FFFFFFFFFFFFFFFF",
      INITP_05 => X"00000000000003FDFFFFFFFFFFFFFFFF00000000000003F9FFFFFFFFFFFFFFFF",
      INITP_06 => X"000000000000E3FFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFF",
      INITP_07 => X"000000000001FDFFFFFFFFFFFFE3FFFF000000000001F9FFFFFFFFFFFFFFFFFF",
      INITP_08 => X"000000000001FFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFE3FFFF",
      INITP_09 => X"00000000001FFFFFFFFFFFFFFFFFFFFF00000000001EFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000003FFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"00000000007FFFFFFFFF7FFFFFDFFFFF00000000003FFFFFFFFF7FFFFFC0FFFF",
      INITP_0C => X"0000000000FFFFFFFFDE7FFFFFFFFFFF0000000000FFFFFFFFDE7FFFFFFFFFFF",
      INITP_0D => X"0000000000FFFFFFFF9CFFFFFFFFFFFC0000000000FFFFFFFFDE7DFFFFFFFFFF",
      INITP_0E => X"000000003FFFFFF7FDBCC3FFFFF07FC0000000001FFFFFFFFD9CCBFFFFFFFFF0",
      INITP_0F => X"000000003FFFFFEFFF3CC7FFFFFFFFF8000000003FFFFFFFFD3CC7FFFFFF7FE0",
      INIT_00 => X"D5B55313CF3193B5B5B5D5D7DBBD7B7B77779595B7B9BB9B7B7B5B7B3B599795",
      INIT_01 => X"4E2E2E2E2E2E2E2E2E4E2E5050305091D3357575755575B7B7751353B5D5B5B5",
      INIT_02 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E4E4E2E504E4E",
      INIT_03 => X"999999B9B9BBBBBBBBB9999999777777755555555455523232303030302E2E2E",
      INIT_04 => X"B39353113171B3B5B5B5D7D7DBBB7B79779595B5B7B9BB9B9B9B7B7B5B5B7957",
      INIT_05 => X"4E702E4E4E4E4E2E2E2E2E55B391B1F35597B7B7B79597B7B5955395D5D5B5B5",
      INIT_06 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E505050505050504E",
      INIT_07 => X"999999B9B9BBBBBBBBB9999999777777755555555455525232303030302E2E2E",
      INIT_08 => X"9373515191B3B3B5B5B5D5D7D99977979595B5B5B7B9B999999B9D7B7B5B5939",
      INIT_09 => X"4E5030504E4E4E4E2E2E2ED933133597B9B7D7D5B5B5B5D7B5B593B5D5D5B5B3",
      INIT_0A => X"2E2E2E2E2E2E2E2E2E4E4E4E4E4E4E2E2E2E2E2E2E2E30505050505050505050",
      INIT_0B => X"9999B9B9B9BBBBBBBBB9999997777777755555545455535232323030302E2E2E",
      INIT_0C => X"9171517191B1B3B5B5B5B5B5B79775B5B5B39393B5B7B7B7979B9D9D7B7B7B59",
      INIT_0D => X"502E4E91D3504E4E91B191D9D995B9FDFDD9B7B5B3B3B5B5B7D7B5B5D5D5B393",
      INIT_0E => X"2E2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E2E2E2E2E3050505050505053505050",
      INIT_0F => X"9999B9B9B9BBBBBBBB99999997777777555555545455555232323230302E2E2E",
      INIT_10 => X"9191919191B3B3B5B7B5B5B5B5B5B5B3B39393B3B5D7D7B7979BBD9D7B7B5B59",
      INIT_11 => X"B3F330B7B9D191B7B977B3FBF9D9DBFDFBD9D7B5D5B3B3B5D9FDDBB5D5B59391",
      INIT_12 => X"2E2E2E2E4E2E2E2E2E2E2E2E2E2E2E2E2E2E4E505050505050505050727050F5",
      INIT_13 => X"B9B9BBBBBBBBBBBB999999997777777777555555555555535252525250302E2E",
      INIT_14 => X"6F6F8F8F9193B5B5B5B59393939393939393B5B5D7D7B59599BBBD9D9D9B7B59",
      INIT_15 => X"D9DBD1FBD99535F7F9B957FBFBDBFDFDFDD9B7D5D7D793D9FDFDFDD9D5B3916F",
      INIT_16 => X"2E2E2E2E4E4E4E4E2E4E4E4E504E4E4E4E5050505050505050505072727070FB",
      INIT_17 => X"B9B9BBBBBBBBBBBB99999999777777777775755555555555535252525050302E",
      INIT_18 => X"6D6D6D6F91B3B5B3939393919191919393B3B5D5D7B59597BBBDBFBD9D9D9B79",
      INIT_19 => X"FBF9B9F9DBD795D7F9F9D9FBFBFBFDFBFDD9D7B5F9B5B5FDFBDBFDDBB5B3716D",
      INIT_1A => X"304E50505050505050505050504E5050505050505050507070727272727290DB",
      INIT_1B => X"B9BBBBBBBBBBBBBB999999997777777777777775757575755353535252503030",
      INIT_1C => X"4B4B6D6F91B3B393919191716F71919193B5D5D5B59595B9BDBDBFBD9D9D9B99",
      INIT_1D => X"F9F9F9F9FBF7B7F7F7D7F9F9D9F9FBFBFBD9B5D7D9B5FBFDFBFBFDFBB5936F4D",
      INIT_1E => X"50505050505050505050505050505050505050505070707072929272727270FB",
      INIT_1F => X"BBBBBBBBBBBBBBBB999999997977777777777777777575757553535252505030",
      INIT_20 => X"2B294D6FB39393719193936F4D4F7193B5B5B5B5939397DBDFDFBDBDBDBDBB99",
      INIT_21 => X"FBF7F9F9F9F7D3F7D5F7F9F9FBF9F9FBFBD7B7FBF9D9FDFBF9F9FDFDB5936F4B",
      INIT_22 => X"505050505050505050505050505050505050505050705777D9FB77B3737272D9",
      INIT_23 => X"BBBBBBBBBBBBBBBB999999999999977777777777777575757553535352505050",
      INIT_24 => X"09719393B39371719393734F4D6F91B3B5B5B5937393B7DBDDDFDDDDDBDBB775",
      INIT_25 => X"FBF7F7F9F9F7D3F5D5F7F7F9F9F9F9F9FBD7D7F9F9FBFDFBF9F9FDFDB36F6F2B",
      INIT_26 => X"505050505050505050505050505050505050505050B2D7F7F9D9FB99B27272D9",
      INIT_27 => X"BBBBBBBBBBBBBBBB9B9999999999999777777777777775757575755353525250",
      INIT_28 => X"95D995FD93716F719393734F4D6F93B3B59393717193B7DBDDDDDDDBD9B77575",
      INIT_29 => X"F9F5F7F7F7F5D3D3D3D5F7F7F7F7F7F9F9D7F9F9F9F9FBF9D7F9FBFB916F9371",
      INIT_2A => X"525050505050505050505050505050505050727272B2D7F7D7F9F9FBD9D35299",
      INIT_2B => X"BBBBBBBBBBBBBBBBBBBBBB999999999997777777777777757575757573535352",
      INIT_2C => X"FDDBFFD9716F71939573714F6F7193B39371717193B5D7D9DBDBD9B795755535",
      INIT_2D => X"F7D5F5F7F7F7D3D3D3D3F5D5F5F7F7F7F9F9F9F9F7D7D9F9F7F9FBF971D7D7DB",
      INIT_2E => X"535050505050505050707050507070727272727272B0B5D7F7D7F9D7F9975377",
      INIT_2F => X"BBBBBBBBBBBBBBBBBBBBBB999999999999777777777777757575757575737353",
      INIT_30 => X"FBFBFD7351719393717151716F9191714F4F7171B3B5D7D7D7D7B59573757779",
      INIT_31 => X"F5D3B3D5D5F7B3D3B1D3D3D3F3F5D3F5F7F7F9F9D5D7F7D7F9F9F9D9D9F9D9FD",
      INIT_32 => X"7353535252525252527272725250705292727272729293D5D7D5F7F7D5F77715",
      INIT_33 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBB9999999777777777777777575757575757573",
      INIT_34 => X"FDFDFB51717393717151714D4F4F4D4D4D4F6F71B3B5B7B7B5B5957575779B9B",
      INIT_35 => X"B3B1B1B3D3F5D3B1D1D1D3D3D3D3D3F7F7F7F7F7D5D5F9F9F9F9D7F9F9D7FBFD",
      INIT_36 => X"735353525252525272727272527052D3B9B937B5727253D3D5D5D5D5D3D3F795",
      INIT_37 => X"B9BBBBBBBBBBBBBBBBBBBBBBBBB9999999777777777777777775757575757575",
      INIT_38 => X"FBFD95719393715175B74F2D0B2B2B2B4D4F7193B3B5B595939575979799BB9B",
      INIT_39 => X"B3B18FB1D3D5D3B1B1AFB1D3B1B1D3F7D5F7F7D5D3F7F9F9F9D7F9F9F7B3D9FB",
      INIT_3A => X"75737373735272727272727272725235F9F9FBDB7795D391D3D5D5D5D3D3F3F5",
      INIT_3B => X"B9B9BBBBBBBBBBBBBBBBBBBBBBB9999999777777777777777777777575757575",
      INIT_3C => X"FBFB4F93B37395DBFD732DE9E7E7094B4D6F91B393939373537395B9BBBB9999",
      INIT_3D => X"D3AF8D8FB1D5D3B1AFAFB1D3B1AFD5D5D3F5F7D5F5F7F7F9D9D7F7F7D591F9FB",
      INIT_3E => X"7573737373737373737372727252D3D9F9F9F9D9D9B9D57191D3D5D5D391D3D3",
      INIT_3F => X"B9B9BBBBBBBBBBBBBBBBBBBBBBB9999999777777777777777777777575757575",
      INIT_40 => X"FBD74F93B7DBFDFDB74D2BC7E7E92B4D6F91939393737373717397B9B9979795",
      INIT_41 => X"B18D6D8D8F91B3B18F8FB1B1AF8FD5B1D3D5D5D5F7F7D7F7F7D3D3D39191FBF9",
      INIT_42 => X"7575737373737373737373527273B3D7F9F9D7F9D7F7B9738FB1D5D5B1B1B3B1",
      INIT_43 => X"B9BBBBBBBBBBBBBBBBBBBBBBBB99999999777777777777777797977777757575",
      INIT_44 => X"D97195F9FBFBFBDBB9735151092B4D6F91939393717151517173959595735353",
      INIT_45 => X"AF8D6B6D8FB191B18F8D8FB18F8FD5AFB1D3D3B3D5D5F7D5B38FB18F8FD5F9F9",
      INIT_46 => X"75757373737273737373529393905233D7F9F9F7D5B5F7D78F8FB3B3B3B193B1",
      INIT_47 => X"B9B9BBBBBBBB9B9B9BBBBB999999999999979797979797979797777777757575",
      INIT_48 => X"D7B5F9FBFBFBDBDBFDFBFD732B4D7171737171514F4F514F5151717351513333",
      INIT_49 => X"8F8D6B6D8D916D8F8F6B8D8F8D8FD58FB1B18FB1D3D3D5B38F8D8F8D8DD7D7D7",
      INIT_4A => X"757573737352727373727357D9B957D395F7F7F7D7B3D3F7B38FB1B1B38F91B3",
      INIT_4B => X"B9B9B9B9BBBB9B9B9BBB99999999999999979797979797979797977777757575",
      INIT_4C => X"D7F9F9F9D9D9FBFDFBFDDB714D6F919371514F4F4F4F514F5151515131313537",
      INIT_4D => X"B16B4B6D8D8F6D6D8F6B6D6D6BD3D58FD38F8DB1B1D3B18F6B8D8D8D8DD5D5D5",
      INIT_4E => X"757573737352727373727375F9F7F9F9B5D5D5D5F59193D5D38F9191916D6FB3",
      INIT_4F => X"B9B9B9B9B99B9B9B9B9999999999999997979797979797979797979777757575",
      INIT_50 => X"D3D5F9D7D9FBFBFBFBFBFB2D4F6F6F4F2D2D2D4F4F4F4F4F4F4F313133355759",
      INIT_51 => X"936B496D6D6D6D6D8F4B4B6B6DD7D38D8D4B8D8FB1B18F6D496B8D91F7D7D5B3",
      INIT_52 => X"7575757352537272727552D3D9F9F7F7F7D5D3D5D3B191B1D3B18F8F6D6F4D91",
      INIT_53 => X"B9B9B99999999999999999999999999999979799999797977797977777757575",
      INIT_54 => X"D3F7F7B5D9F9FBFBFBFBB52B2B2D2D0B0B0B2D2D4F4F4F4F2F0F113557797B79",
      INIT_55 => X"6F6F296B4B4D6D4B8F4B492991D78F6B29298D8F8F8F6D4B496B8FF7F9D591B1",
      INIT_56 => X"757575735252527272723713B5F7D7D5D5D5B3B1D3B1919191B3B16F6D6D4D4D",
      INIT_57 => X"9999999999999999999999999999999999979799999797977777777777757575",
      INIT_58 => X"D5F7D5B5D7D9F9F9D9D9E9E9E9E9EBE90B0B0D2D2F2F2F0F31333557797B7B79",
      INIT_59 => X"2B6F29494B2B6D4B8F292927B3D5B34BE5296DB18D6B4B27276BD5F9F98F8FB1",
      INIT_5A => X"7575755352525252723215F773D5D5D5D3D3B38FB1B1918F8F91B36F4D4B6D2B",
      INIT_5B => X"9999999999999999999999999999999999979799999797977777777775757575",
      INIT_5C => X"D5D5B3B3D5D7D7D7D775EB53FBDBFDB92B0B0B0F313133333557999B9B9B9B9B",
      INIT_5D => X"296D29294D294D4B8F2B0729D5D58F07C3278FB16B4B4B0727D3F7F9B36D8DD3",
      INIT_5E => X"75757553525252527279B7D5D5D3D5D5D5B3B18F6D8F8F6F6D6D91916F4D2B4B",
      INIT_5F => X"9999999999999999999999999999999999979799999797977777777775757575",
      INIT_60 => X"D3B3B393B3B5D7D7D7D7D9FBFDFBFD752D0B2D2F5375779799B9BBBB99999997",
      INIT_61 => X"094B4B6FB52B4B4B6F2BE54BB3B36DC3C307918F4B4B29056DD5D7D5916D8FD3",
      INIT_62 => X"757553525250505057F9F9D7B3D3D3D5B3B3B18F6D6D6D4D4D4D4D93956F4B4B",
      INIT_63 => X"9999999999999999999999999999999999999999999797979797977777777575",
      INIT_64 => X"B1B39191B3B5B5B5D7D7D9D9D9FBD92F4F4F4F517597B7979797979595957373",
      INIT_65 => X"2D2B4D93B52B4B29912BC56DB3912981C16F6B6D49290529B1D5D5B16B6B8FB1",
      INIT_66 => X"75555252505030D3FBD7D7F9F7D5D5D3B1B1B1918F6B6D4D4B4B2B7173934D29",
      INIT_67 => X"9999999999999999999999999999999999999999999797979797777777757575",
      INIT_68 => X"B3B36F91B3B3B5B5B5B5D7D9FBD993939393735151517171717373737351312F",
      INIT_69 => X"2B092B93932D2B2B9109C56FB16D0781E3B149272929E56DB3D5B38D496B6D8F",
      INIT_6A => X"7552525230303090B9F9D7D5D7F7D5D5D38F9191716D4B4B4B29292B7171932D",
      INIT_6B => X"9999999999999999999999999999999999999999999797979797977777757575",
      INIT_6C => X"916F6F91B3B3B393B5B7D7D9D9939393B5B7B79571717171717171514F0FEECC",
      INIT_6D => X"2D0B2B71934D0B2D91E7C56F8F4BE783298F07052707078FB3B38F6B494B4B91",
      INIT_6E => X"555252525072927213D7D7D5B5D5D5D5B3B3B391716F6F4D4B2B29094F4F7151",
      INIT_6F => X"9999999999999999779999999999999999999999999797979797977777757575",
      INIT_70 => X"6F4D9191B3937193B5D7D7B795514F517395B7B5734F4F7171512F0CECCCACAE",
      INIT_71 => X"4D0D0B715151EB9371A3E78F6D4BE5616D6DE5E529E5298FB18F6D49294B6F6F",
      INIT_72 => X"5252F599DBFBFBF9D9F9F9D5B3B1B191B3B39393714D6F71914F0909094F2D6F",
      INIT_73 => X"9999999999999999999999999999999999999999999997977777777575555552",
      INIT_74 => X"4B6D6F91B36F9193B5B5B773EDC9A6A9EB51B595714F4F51712FECAC8C8EB0D3",
      INIT_75 => X"2D2F2F917151EB8F2D810B4D6D4BA3838D4BC3E5C3E54D6D8D918F49294B6F6D",
      INIT_76 => X"525299F9F7F9F9F9F7F7F7F7D5B3B18F8FB3B591716F71714F73712DC74F2D2B",
      INIT_77 => X"9797979797979797979799999999999797979797979777777777757555525252",
      INIT_78 => X"296FD5D54D6F71B5B5D79551512F510FEA0D517351515171735111D0B3D3D5F5",
      INIT_79 => X"0F2F2F6F4D51C9B187630B2B4D4B63C58D4BA1A5A1074B6FD5F74D07294B4B29",
      INIT_7A => X"525235B7F9F7F7F7D5D5D5D5D5D3B3916D6F93916F4D4D512F0F0F315131310B",
      INIT_7B => X"9797979797979797979797979797979797979797977777777575757454525252",
      INIT_7C => X"91F7F9D76F6F91B5B7D9F9FBF9D9D7F9FBDBDBB9535173737373553515F5D5D5",
      INIT_7D => X"95530D4F2D0D2F6F4585090B6D4941E78F4D8161A30749B1D58F490729490729",
      INIT_7E => X"505075F7D7F7F7D5D5D3B3B3B3D3B3B3916D6D916F4F4D2F2F110DED2F95B773",
      INIT_7F => X"7777777777777777779797979797979797979797777775757575755452525252",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000001FFFFFBFFF09C787FFFFFFF8000000001FFFFFE7FB09C7DBFFFFFFF8",
      INITP_01 => X"000000001FFFFFCFEF87FF3FFFFFE000000000000FFFFF81FF818F9FFFFFF600",
      INITP_02 => X"000000003FFFFF83F3071E1FFFFF8000000000003FFFFF8F8305EF3FFFFFC000",
      INITP_03 => X"000000003FFFFC05F80C08FFFFF80000000000003FFFFC4670071C7FFFFE0000",
      INITP_04 => X"000000007FFF3308884061FCFFFF000000000000FFFFBF22180801FFFFF00000",
      INITP_05 => X"00000003FFFFFCDB8041C3E1FFFFF00000000001FFFFFC1F0040C1F1FFFFC000",
      INITP_06 => X"00000000FFFFFC7E00C381C1FFFFFE0000000001FFFFFC5CC0E3C3E1FFFFF800",
      INITP_07 => X"0000000007FFFE03E303000FFFFFFE00000000001FFFF83FC1830001FFFFFF00",
      INITP_08 => X"000000000FFFFFBE0018083FFFFFF8000000000001FFFE1C0208001F7FFFFC00",
      INITP_09 => X"000000001FFFC78044783FFFFF3FE000000000001FFFFF9E00381CFFFFBFF800",
      INITP_0A => X"000000007FFE7FF3F9F07EFFE0FFF800000000003FFC1F01E8F03FFFFCFFF000",
      INITP_0B => X"00000001FFFFFE0FE3F03C1E00FFFE0000000001FFFF7FC7F1F07F7E01FFFC00",
      INITP_0C => X"00000003FFFFFFF4408C00063FFFFF0000000003FFFFFFFE63B0183C1DFFFE00",
      INITP_0D => X"00000007FFFFFFC000FC3003FF03FC0000000007FFFFFFE0003C0003BF07FE00",
      INITP_0E => X"000000007FF0FF8E09F07E03FFFFFE0000000001FFFFFFC009F87C01FF9FFE00",
      INITP_0F => X"0000000000FFFFDFF9C0FF7FFFE1F000000000000045FF8F79E07E0FFFFFFC00",
      INIT_00 => X"D7F9F9F9D5B3F7D7F9F9FBFBFBF9D9FBFBFBDBDB957373957373533513D3B3B3",
      INIT_01 => X"3375532D2DED714D6587C9E94BE76109AF4D6183E5078DB3D529E50707E529B3",
      INIT_02 => X"50507053F7D7D5B3B3B3B1918F919191916F4B4D716F4F2D2D3131CDCF113377",
      INIT_03 => X"7777777777777777779797979797979797777777757575757554525252525250",
      INIT_04 => X"F7D5D7D7B3D5D7D7F9F9F9FBFBFBFBFBFBFBFB972F515151312F0E0E10D3B372",
      INIT_05 => X"313153510D0F916DC987A9C90963414BB30941A3E36BB1D591C3C3C3E54DD5D5",
      INIT_06 => X"50305013B7F7F7D5D5D3B3918F6D6F91B3916F4B6F95734F2DEB337757553331",
      INIT_07 => X"7775757575757575757575757575757575757575757574745452525252525250",
      INIT_08 => X"B3D5F7B3B3D5D7D7F9F9F9FBFBD9DBFBFBFBB70FED0D0DECECECECECEED09272",
      INIT_09 => X"55331133310F8F4F0B8747A7A721A58F29C381A3076BB1B129A1C3056D8FB1B3",
      INIT_0A => X"5050109073B5D5D5D5D5D3B1AF8F91939371716F4D73732F2FEFEFF1CF91F313",
      INIT_0B => X"7575757575757575757575757575757575757575745454525252525252525050",
      INIT_0C => X"B1B391B1D3D5D7D7F9F9F9FBD9FBFBFBDBB70DC8CAC8C8A8CACACACACCAE8E50",
      INIT_0D => X"753515CF11116D2D2B67258741096D498FD5D54B278F8F4BE5C305496D6D6DB1",
      INIT_0E => X"504EB297B593B3B3B3B3B3B1AF6FB3B59393714F2D4F51315333D1B137999999",
      INIT_0F => X"7575757575757575757474747474747474747474725252525252525252505050",
      INIT_10 => X"8F8F6D8FB1B3D5D7F9D7D9D7D9D7D7B7970FCACAA8A8AAAAAA8A8C6C6C6E6E30",
      INIT_11 => X"33B14F4D0B8D4D2BE98925238729E7B1F7B329E54D8F4B27C3C3050727498F8F",
      INIT_12 => X"30B2BBF9D7D3D5B3B191916F6D6F6D919373714F2D2D2F310FADAD9317159999",
      INIT_13 => X"7474747474747474747474747474747474747272725252525252525252505050",
      INIT_14 => X"6D49496D91B1B3B5B5D7B793959395730DEACCAA8C8C8C6E6E4E2E2E2E2E3030",
      INIT_15 => X"73B5755591292B2BC9692523A5294BD7E961A3076D4B49E581A1E3276DD5D76F",
      INIT_16 => X"2ED3FBD9D7D3B3B1919191918F6D6F939193714F2D2D0D0D0FCFD371B3F59977",
      INIT_17 => X"5252525252525252525274747474747474747272525252525252525250505030",
      INIT_18 => X"2927496D8F91B3B3B5B5717173712DEAEACCAE8E707050503030100E0E303030",
      INIT_19 => X"ED537153914DEBC987690547C56F4F4F2141A3292729E5A1C3056BD3D3916B49",
      INIT_1A => X"2E7097F9D7B391B1B18F6F8F918F6D91B593934F4F0DEDCDCB5771D3D13513F1",
      INIT_1B => X"525252525252525252727274747474747472727252525252525252505050302E",
      INIT_1C => X"2749496D8F91B3D5B593B5954FC9A6C8CACE90745554523230302E2E2E2E2E2E",
      INIT_1D => X"35336F51114F494747472523072B45012161A3E307E581C3076DD3D5D36F2727",
      INIT_1E => X"4E9013F7F7F7B36D6D8F919191B16D29296F7171712FEFCDAB8F6FD34F13F515",
      INIT_1F => X"5252525252525252525272727474747474727272525252525252505050304E2E",
      INIT_20 => X"07494B6D8FB1D3D5D5D7D7B5EBA6A6A68A8E93745454523230302E0E0E2E2E0C",
      INIT_21 => X"8F4FAF31116D0D29072403C70765014163A3A3A3836181078DAFD3F7D7D98F07",
      INIT_22 => X"35DBFBF9D5D5D3B16FB3F7D5D5B18F4B09E909092D537755CF8F132DAFF557F3",
      INIT_23 => X"52525252525252525272727272747474747272525252525250505050504E2E0E",
      INIT_24 => X"296B6D8FB1D3D5F7D7D7B5939171512FEEAE70725232323030302E0E0E2E0C0C",
      INIT_25 => X"11AF2B8D2F6D0D09272FA7E963012181E54B09212161C3298FB1D5D30705E5E5",
      INIT_26 => X"70D7F7F7D5B3B18F6DB5D7D5B3916D29E7E70B0BE9EB5311F1EF8DAF97F3D1F1",
      INIT_27 => X"52525252525252525272727272747474747272525252505050505050304E2E2C",
      INIT_28 => X"4B6D91D3D5D7F9F9F9FBFBF9D7B5D5D7D797F39050523230302E0E0E0E0C0A0A",
      INIT_29 => X"D1CF4F0D4D8D4D0B27716343010121E5D3F3E9214181E56BB1D3D32BA3A3C307",
      INIT_2A => X"97D7F9F9F7D5D5B16D4B6D8F93918F4B2B4D7173512FED87CBED8D5311535513",
      INIT_2B => X"505050505052525252727272727474747472525252505050505050302E2E5015",
      INIT_2C => X"4B6D91B3D5D5D7F9F9D7B3D7D9D9D9D7D7D9D977B25032302E2E0E0E0C0A0A08",
      INIT_2D => X"77F3914F0F2B2B2B273120020001638FD5B5210161A3074B8F8F6FC581A3E529",
      INIT_2E => X"F9D7F7F7F9F7D5D3B18F4D292B6F8D6D6D7395512F0FEDCB0F31AD1331EF0F33",
      INIT_2F => X"5050505050525252527272727272727272725252525050505050302E2E4E35F9",
      INIT_30 => X"2B6D6F91B3B5B5D7B593B5D7D7D9FBDBD9D9D9FBDBD210302E0E0E0C0A0A0808",
      INIT_31 => X"0F53F3512F0B09060FF9310021214BF3D52D014181C307294B6B0781A3C5E507",
      INIT_32 => X"F9D7B5D5F5D7D5D5B1918F6D4B29296D6D6F4F2F2F0DEDABED33AD110F0F89CD",
      INIT_33 => X"5050505252525252527272727272727272725252525050505050304E2E309097",
      INIT_34 => X"294B4B6D91B1B39191B5B5B5B5D7D9D9D9B7D9D9DBB733702E0E0C0C0A2A0808",
      INIT_35 => X"89CD6F0F0F2F0B69F7B5642003614BB3D3C9014181A3E5072907A381C5C5E507",
      INIT_36 => X"33B5B3916F91B3D3D3B3B1B18F4B294F716F4B290909C989A933113193B573AB",
      INIT_37 => X"50505052525252525272727272727272525252525250505030302E2E2E4E0E6E",
      INIT_38 => X"0929294B4D4D6F6F93B5D7D7B5B7D7D7D9D7D9B793B7D9B92E0E0C0A0A280808",
      INIT_39 => X"512FCD6D2D0B6B735165012121414BD5CB21214161A3C5E5E5A3A3C3C5C3C507",
      INIT_3A => X"2C6CAE0F2D2D6FB1B1B1B18F6D4D4D9395714D2B2BE9C98767CF112F71737373",
      INIT_3B => X"505052525252525252727272725252525252525250505050302E2E2E2E2C2E2C",
      INIT_3C => X"0707294B6F91B3B7B7D7B5B59395939595B5957393D5D9F32E0C0A0A2A2A0808",
      INIT_3D => X"2D4D2FD18F2B514F00002163A541094D2141816183A3C3A381A1C3E507070507",
      INIT_3E => X"2C2C2C2A2A2B6F91B1B1918F6DB1B3B5B59371714F2D0DCB8969CFEFEBED5151",
      INIT_3F => X"505052525252525252727272525252525252525252505050302E2E2E2E2E2E2C",
      INIT_40 => X"E7294D6F93B3B5D9D9F99573734F4F7171714F719575D02E2E0C0A0A2A0A0808",
      INIT_41 => X"ABCB8B2B2B072F42000021E5296181E5434181A3A361616181A3E5074B6B6D07",
      INIT_42 => X"2C0C0C2C2C8ACD2F91B18F8F6D6F716F9393916F6D2D0BCBAB49AD73912DEBCB",
      INIT_43 => X"505050525252525252525252525252525252525252505050302E2E2E2E2E2E2C",
      INIT_44 => X"2B4D6F6F719393B5B7734D4F0B0B0B0B2B4F4F7153EE6E2E2C0C0A282A0A0808",
      INIT_45 => X"8745250505050202002383296D6141C38361A3E507A36183C3E7296D8FD3D3B1",
      INIT_46 => X"2C2C4CD05395D7F7F5D3B1B1AF8F8F6D93B3916F6F4F4F2F0FED4F7173732FCB",
      INIT_47 => X"50505052525252525252525252525252525252505050505030302E2E2E2E2E2C",
      INIT_48 => X"4D292B4D6D7171932DE7092B6F4D09092B2F113111D0902E2C0A0A2A4A080808",
      INIT_49 => X"EBA9892722444565258509AF714101416183C507496BE5E3274B6D8FB1B3D5D7",
      INIT_4A => X"2C0CF0F9F9F7D7B5D7F7D5D3D3D1B3B1916F4F4F716F4D2B0BC9C9092D0D0DEB",
      INIT_4B => X"30505050525050525252525252525050505050505050503030502E2E2E2E2E2C",
      INIT_4C => X"2B09294B6F717109E7E7092B6D91936F6F7131D2D3B0502E2C0A2A4A2A08080A",
      INIT_4D => X"EB0BCB69435141A7A74B8FF37121234181C5074B6B8FAF29074B6DB1B3D5F7F9",
      INIT_4E => X"4C2CD097F7D7F9F9F7D5B3B3B391716F2D09C7A3E94D2B2D0BC9876545436787",
      INIT_4F => X"30505050505050505050505050505050505030303050503030302E2E2E2E2E2E",
      INIT_50 => X"4D294B4D4F0BC5C509092B4D6F9193B5B59373137250502E0A082A4A2A08082A",
      INIT_51 => X"4F4F0DA793E985E92BD3B3F7EB212181E5E74B8FAFB1D59105296DB1D5F7D7D7",
      INIT_52 => X"0CB0D9F9F7D7D7D5B18F6D4B2909E7C5A3A1E771916F4F2DE9C9A98765658571",
      INIT_53 => X"305050505050505050505050505050503030303030303030302E2E2E2E2E2E2E",
      INIT_54 => X"2B292BE9C7C5C5E7092B2D4F7193B595B7D7D7951230302C0A2A4C4C2A080A2C",
      INIT_55 => X"714F4DB35121A74BB3F5D7F763412183E5096D8FB1D56FC507296D8FB3D7D9D9",
      INIT_56 => X"F1B7F9F7F7F7D5B18D4B2949492707E5E56FB3918F71714F2B2D2D2DC7A7D5B3",
      INIT_57 => X"305050505050505050505050503030303030303030303030302E2E2E2E2E2E6C",
      INIT_58 => X"A3C5C5A3C5C5E709090B2D4F717395B5B7B59593B3134E2C2A4A6C4C2A080A2C",
      INIT_59 => X"B591B3D92001E7D7D7F7D7D761834183C5296FB1D3D5D709C5094B8FB3B5B5E9",
      INIT_5A => X"D9D9F7F9F7B38F6D6B8D8F8F6D6D4B09E74D93B5D7D593936F2DE9A5A3B3D5D5",
      INIT_5B => X"30303050505050505050505050303030303030303030302E2E2E2E2E2E4E4C37",
      INIT_5C => X"A3A5C5E5C5C5E7E90B2B4F51717393937393B59571B3122C2A6C6E4C0A080A2C",
      INIT_5D => X"71D5F9ED012171F7D76FD7D7A1C3634183C52B91D3B5E7A3C5C5E72B6F932B81",
      INIT_5E => X"B7F9F9D5B18F6DB1D3D3B3B38F6F4B29296F6F6F6F714FE7C5E7E9E76FD3F7F9",
      INIT_5F => X"2E303050505050503030305050303030303030303030302E2E2E2E2E2E4E4E11",
      INIT_60 => X"C5E7E7072909E7092B2D4F4F71939595B79593939593958E2A4C6E4C0A2A2A2E",
      INIT_61 => X"01F99521214193F9F9A3094DE3E5834181A3E5296FC76383A3C507292909C581",
      INIT_62 => X"DBF9D5918F6FB3B3D3D3B18F6D6D6D6F6D4B29072929094B492B296FD7D5F987",
      INIT_63 => X"2E2E30505050303030303030503030505030303030303030304E2E2E2E5077F9",
      INIT_64 => X"A3E709292B2B2B092B2D4D4F5171737393B593B39375B5130A2C4C4C2A2A4C4E",
      INIT_65 => X"01D74321634141A771A1A5E505058341616183A3A34121618181A3A3C50709E7",
      INIT_66 => X"D7B5B3B3B3B1B3D5F7D5B3B1B1B1B18F6B4B6B6D6D4DB38DAD6DD59565318541",
      INIT_67 => X"2E2E303050303030303030303030305050505030303030303050302E50D0F9D7",
      INIT_68 => X"09E7094D4D6D4D09C7C7E9E9EB0B2D2D2D737193B59375AE2A4A4C4C2A4C4C50",
      INIT_69 => X"41834163A56161A3A3E5294B29076161A3A3A3818183616383616183A3C5294B",
      INIT_6A => X"D7F7D5B18FB1B3D5F7D5D5B3B1B18F8F8F8F91B34B91D5D56DD7954123438361",
      INIT_6B => X"2E2E30305030303030303030303030505050505050505030305030505097D7D7",
      INIT_6C => X"6F07092B6F8F916FE7C7C7E9E9EB0D2F4F5173936F95CC06286C4C2A2A2C2C30",
      INIT_6D => X"61618381E781C3C529296FB18D094183C3E50707E5C58381A3A3A3A3C5E7074B",
      INIT_6E => X"D5F5D5D3D3D5F7F9F7D5D5D5D3B3B3B39191B36F4DF9B3072BD7A34141A58383",
      INIT_6F => X"2E2E2E30503030302E2E2E30303030505050505252525250505250505077B7D5",
      INIT_70 => X"6F6D072B4F6F919371E7E90B2D2D2F5151937373514F0E2604484A4A2C2C0C50",
      INIT_71 => X"A583A5A30983C34B8DB1D3F791834181E507294B4907A3A3A5C5C5C5C5E5E729",
      INIT_72 => X"D7D7B5B5B3D5F9F9D7D5B5B3916F6D4D2BB1B18F6D29072B052B836183C5C5A1",
      INIT_73 => X"2E2E2E30505030302E2E2E3030303050505252525252525252525050502EF395",
      INIT_74 => X"6D914B094D6F91B3B56F092D2F2F5151737595934F91938A0404284A2A2A0C50",
      INIT_75 => X"C5C5E5E54B63E7B1D5F7D771838161A3E5074B8F8F8F07A3C5C5E5E7E7E70729",
      INIT_76 => X"AE0F0F2F2F6F6F6F4D4B2B07E7E7C5C38FD3B18F4B078F494DE5A383090707E7",
      INIT_77 => X"2E2E2E2E5030302E2E2E2E303030505052525252525252525252525250500E2E",
      INIT_78 => X"6FB1B34D2D4D7193D5D52D0B2D4F515151514F4F5133AE0806040426484A2C50",
      INIT_79 => X"E50907294B41A5D3F9D9736183A381C3E7296DB1B1D36DE5C5E5E5E70907092B",
      INIT_7A => X"2E4E4E4E7090706ECB07E5E5E705E529D3D3B16D098F8F9107E5C5C54D4B074B",
      INIT_7B => X"2E2E2E2E30302E2E2E2E2E303050505052525252527272727252525252527050",
      INIT_7C => X"71B3D7B34D4D6F91B5D7B5C6E9E9C909092B0D0F6E2C2A2A2A06040426484C70",
      INIT_7D => X"274D296B8D2143D5F9FBE981A3C581A3076B8FB3D3D5D307E507090729294B6F",
      INIT_7E => X"70706E6E6E7070F14B070729270727D5F5D38F4D6FD3B14D2B07E7098D4B4B4B",
      INIT_7F => X"2E2E2E2E2E2E2E2E2E2E2E305050505252525252727272727272727252525050",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000003FFFFFFF81CBFFFFFFC00000000000001FFFFFFF800FFFFFFF80000",
      INITP_01 => X"000000000FFFFFFFF0F84FFFFFFC00000000000007FFFFFFF078DFFFFFFC0000",
      INITP_02 => X"000000001FFF7FEFE1F007C303FF0000000000000FFFFFFFE1F8039FE7FE0000",
      INITP_03 => X"000000001F9CFF8FC1E00FDF01E78000000000001FCE7FCFE1F007C703FF0000",
      INITP_04 => X"0000000000FBFC3F83800FFF87FF0000000000001EF9FF1FC1C00FFF87FF8000",
      INITP_05 => X"00000000007FF83E07F8363F87F0000000000000007FFC3F03980FBF83F00000",
      INITP_06 => X"0000000000FFC07803F8FC3F807800000000000000FFF07C07F8F81F81F80000",
      INITP_07 => X"00000000007F81F801F0FC3801C0000000000000003F00F003F87C7F00700000",
      INITP_08 => X"000000000003EBF82601FC0401C0000000000000007B01F82040FC1C02C00000",
      INITP_09 => X"00000000000787F83F007C06000003C0000000000007F3F83F00FC04000001C0",
      INITP_0A => X"0000000000001FF03F001006000001E10000000000030FF03F007806000001E0",
      INITP_0B => X"0000000000000C183E03F00C000001E10000000000001FC83E02300E000001E1",
      INITP_0C => X"00000000000000004C01E40000001DE100000000000008185C03E00C000019E1",
      INITP_0D => X"00000000000000002000E80000001FF100000000000000002001F80000001FE1",
      INITP_0E => X"00000000000000008006000000019FF000000000000000000004000000031FF1",
      INITP_0F => X"0000000000000000000000000001FFF00000000000000000000000000001FFF0",
      INIT_00 => X"9393D7D7716F6F7193B5D9510DEA8888A88A6C4E2C2C2C2C2A2A28062604486E",
      INIT_01 => X"498D6D8D8F010185A3E7A3C3E5E7A3C5296DB1D3D5F9F74907072B4B4B4B4D91",
      INIT_02 => X"707090907090D0714B294D4B49296DF7D5B18F6FD5F5B16D2909094DAF8D6D6D",
      INIT_03 => X"2E2E2E2E2E2E2E2E2E2E30305052525252525252727272727272727272727270",
      INIT_04 => X"B5712B4F4F71717193B5B7D951534A0A080A2E302C2C4C2A2C2C2C080604264A",
      INIT_05 => X"8F8DD3D32B214161A1C3C305290781C329E76FD5F7D7F92729294B4D6F6F6F91",
      INIT_06 => X"7292929090F0B5AF4D8F8F8D6D6FF7F7D3B18F91F7F5B16D4B4D4B8FD1AFAF8F",
      INIT_07 => X"2E2E2E2E2E2E2E2E2E3030505252525252525272727474747474727272727272",
      INIT_08 => X"D7D70B2B4F4F7393939393D7D7518C08080A50722E2C2C0A2A2E2C0A28060404",
      INIT_09 => X"D3B3F5B3A321A3A3E507274929E74183076DC5B3F7F9B5494B4B4B6F9191B3B5",
      INIT_0A => X"72929292D2B7B3B3D5B18FB1B1F7F9D5D5B3B3B5F7D5B18F8F918DB1F5D1D1AF",
      INIT_0B => X"2E2E2E2E2E2E2E2E2E3050505252727272727272747474747574747472747472",
      INIT_0C => X"D7D92D094F4F71739393937197718A0828082A2E2E2C2C0A0A2C0C2C2C080404",
      INIT_0D => X"D3F5D34D612181E529494B6B49830121A34DE7834DB56F496B2B2B6F91B3B5D7",
      INIT_0E => X"7492747277D7F7D5D5D5F7F7F7F9F7D7D593D7D7F7F7B1B18DB1AFB1F7D3D3F5",
      INIT_0F => X"2E2E2E2E2E2E2E2E305050527272727272727474747575757574747474747474",
      INIT_10 => X"D9D94FC7E92D51939593B7714D2D31480808080A2C2A2C2A2A2C0C2C0C2C0804",
      INIT_11 => X"D5F7B1A56141A3296D8F8F6B0761212141A3A561C1E5274B6BE7C5092D6FB3B7",
      INIT_12 => X"749274D5D7D7D7D7F9D9B5B5F9D7D5D5B54DD7F9F9D5D3B1B1D3D36DF9F5D3F7",
      INIT_13 => X"2E2E2E2E2E2E2E2E305050527274747474747474747575757575757575757574",
      INIT_14 => X"A4A5C7C7E9E90B4F939595954D516F514A0808080A082A2A2A2C0C2C0C2E2C06",
      INIT_15 => X"F7D507C56161C56DB1D3B34BA3616141216183A3C3074B4B8D09A5C5C7E70909",
      INIT_16 => X"74749255F7F9F7D7B5934F4FB591B393E76FF9F9F9F7D5D3F7D38FC5D7F7D5D5",
      INIT_17 => X"2E2E2E2E2E2E2E2E305052727274747474747474747575757575757575757575",
      INIT_18 => X"A5A5C7E9C7E90B2D2D4F73752F4D5173F02A0A08080808080A2C0C0A2C72704C",
      INIT_19 => X"F74D07616161E58FD3D5D30781816161616183C5E7496D918F2BE7E7E709092B",
      INIT_1A => X"7572B395B3714F6F6F4BE9E70993B3E5C5D5B3F9F7D7D5F7D58FE7C1D7F7F7D7",
      INIT_1B => X"2E2E2E2E2E2E2E2E505052727474747474747474757575757575757575959575",
      INIT_1C => X"E7A5C7E9E9E9E92D4F4F4DEAE80D5171734C2A0808080808080C0C2C90B5B592",
      INIT_1D => X"6D4B83418381C5B3D3F5B3C3C5A381616361A3E7296D8FB3B14DE7092B0B2B2D",
      INIT_1E => X"759472559373718F0BE8E8296D4DA3A58F4D6FF9D78FD5F993A3C5E54DF7F7D7",
      INIT_1F => X"2E2E2E2E2E2E2E30505252747475757474747474747474757575759595959575",
      INIT_20 => X"2DA5C7C7E90B0B0B4F714F2F2D2D2D4F51702E2C0A0808080A0C2E70B5D5B592",
      INIT_21 => X"05092063A3A3E5D3F5D5E7C3E5C3A383A3A383E74B6DB3B3D52B092B4D4D4D4F",
      INIT_22 => X"7572723593712DCC4F71716D4BC7C56F8F4B4DB36F299309A361E5494B8F8F6D",
      INIT_23 => X"2E2E2E2E2E2E2E50505272747475757474747474747474757575959595979595",
      INIT_24 => X"51A4A5C9E90B0D0B0D4F4F512C2F4F2FCE50302E2C0A08080A2C2EB5D7D7B592",
      INIT_25 => X"4D630041E5C307B3D5C3C5E7E5E5A3A5C5A5A5C56F91B3F7D709092D4F4F6F71",
      INIT_26 => X"9595749270704E2E5595916D09C791B39191916F4D2BE7C56141298F8FB16D4B",
      INIT_27 => X"2E2E2E2E2E2E2E50505272747595747474747474747475757595959797979795",
      INIT_28 => X"73A4A4C9E9EB0D2D0D2F4F518E6E6E6E2E4E304E2C2A080A0A0C2E9297B79574",
      INIT_29 => X"A5210041E7E507B391E3E52929E561A5E7C7E9C50991B3D74FE72B2D4F717193",
      INIT_2A => X"9595745472505050D273916F0B91F7B3B5D5D5914D09C58340618FD3F7D5D34D",
      INIT_2B => X"2E2E2E2E2E2E5050525272759595757474747474747575757595979797979797",
      INIT_2C => X"75A684A4E90B0B0D2F2F2F51B0304E2E2E2E2E2E302C2A0A0A0C0C7295957575",
      INIT_2D => X"41212141A5054B4D2B07072949C761C7EBE90909E94D0DC7C7C70B4F4F719173",
      INIT_2E => X"759775727252703290D5914F4FB591B3F7F7B54F0BC7626261A3D5D3FBF7B3A5",
      INIT_2F => X"2E2E2E2E2E2E5050527274749575757474747474747575759595979797959575",
      INIT_30 => X"75C6A4A4A6E8EB0D2F2F2F51112E2E2E2E2E2E2E2E4E2C0A0A0C0C5073757552",
      INIT_31 => X"4141414163074D8F4D4B496B49A583A50B0B0B0B09E7A383C5E7E92D51517373",
      INIT_32 => X"747474725252505033B3714F714D91F7D7B5710BC7848483A309F7F9F9D5C761",
      INIT_33 => X"2E2E2E2E2E2E5050527272747575757474747474747575759595959797977574",
      INIT_34 => X"53A6A4A6A6C8C8E8EA0D2F31310E2C2E2C2C2E2E2E2E2E0C0A0C0C3030503030",
      INIT_35 => X"6140816141C771B3918F8D8F4B8383C50B2D2D2D2B09A5A4C6C7092D4F717173",
      INIT_36 => X"305052525252507095734F712F4FD9D7932DC7A582A6A583A371F7F9D7E98361",
      INIT_37 => X"2E2E2E2E2E2E3050527272747475747474747474747575759595959797977452",
      INIT_38 => X"F164A4C6C6C6C6E8EA0D0F0FCE0C2C0C2C2C2C2C2E2E2E2E0A0A0C2E2E2E0E0C",
      INIT_39 => X"6140A3A381812DB3D5B3B1910962A5E7E92D4F4F4F2BC7A6E90B0B0B2F2F3113",
      INIT_3A => X"2E0C0C2E30305050F3F171714F4F4F0BE9C7A5A6C6A784A5094DB593C7C58383",
      INIT_3B => X"2E2E2E2E2E2E3050525272747474747474727474747575759595959597757452",
      INIT_3C => X"302A46A6EAC8E80A0D0ACE2C2C2C0C0C0C0C0C0C2C2C2E2E2E0A0C2C2E2C0A2A",
      INIT_3D => X"6340E7C3C5A5A571B7D7D54F4262C5E7092D514F6F4FA482C9EB2F5151ED4F31",
      INIT_3E => X"2E0A0A0A0C2E2E4E505393732F2D2B0D09C9C9EBC9A4602B4D2D4D2B2BE7C583",
      INIT_3F => X"2E2E2E2E2E2E3050505272727474747474727274747575757575759595979572",
      INIT_40 => X"0C2C4A68A6E80BEC0D2DCE4C2C2C0A0C0A0A0A0C2C4C6E6E6E2C0C0E2C0A084A",
      INIT_41 => X"606009E5E7E7C5A2E92DA9404062C5E70B2D7171716F8284A4C9EB2F510B8D0E",
      INIT_42 => X"502C0808080A2C2E4E5373510FEF2D2FEBEBEBEBEB84C54F916F6F4F2BE7C5A3",
      INIT_43 => X"2E2E2E2E2E2E3050505252727474747472727274747575757575759595979575",
      INIT_44 => X"0C0A0A2C6C68A80A0D2EAC4C2C2A0A0A0A0A0A0A2A6AACCEB08E2C0E2C0A086A",
      INIT_45 => X"626029E7E70909C5A58262618262A50B0B2F51939393828484A7A6C8EA29CA0C",
      INIT_46 => X"724E0A060406082A2C4C4C4C4CD04F2D0D0F0DEB0DA44DB371B391712BE9C5A5",
      INIT_47 => X"2E2E2E2E2E2E3050505252727472727272727274747575757575759595757575",
      INIT_48 => X"0A0A0A2C4C6C6C8C8CAC6C4C2A0A080808080808288AEC2F11106E0C2E0C2A8A",
      INIT_49 => X"A5822B09292B2B09C5626283828584E92B2F4F9395938482A6A6C8C6EB2BEA2A",
      INIT_4A => X"74502C0A06040606080A0A2C2C337151510F0C0EC8E9B3B391B593712DE9A5A5",
      INIT_4B => X"4E4E4E4E4E2E3050505252727272727272727274747575757575757595757575",
      INIT_4C => X"080A2A2C4C4C6C8C8C8C6A4A080808080808080808880C4F5153EE2C2E4E6CCA",
      INIT_4D => X"C5A44D2B4D4F6F2BC762828584A4A4A4EB4F717395514284A4A6C8C8E82D2D2A",
      INIT_4E => X"5252300C06060606060608080853739351AC8EECE94FF793D5B5D7712DC8A6A4",
      INIT_4F => X"4E4E4E4E4E505050505252727272727272727274747575757575757575757575",
      INIT_50 => X"080A2A2C4C4C6C6C8A6A6A2808080808080808080868EA4F7173102C2E708EEC",
      INIT_51 => X"C7C74F4D6F716F2DA46282A4A4C7C7A4A40D717395A86262A6A6CAEBEB2D2F2A",
      INIT_52 => X"5252302E080606040604060608AC75334A2A4AEC2D4FD56FD7D7D54FEACAA6C6",
      INIT_53 => X"4E50505050505050505252727252727272727272747474747475757575757575",
      INIT_54 => X"080A2A2A2A2A4A6A6A4A280808080606062848484A68C84D7171314C0C70AE0D",
      INIT_55 => X"E9C72D717193710B846262A6A6C7C9C9C7C6EB2FEB426262A6C8EAEDEB0D2F08",
      INIT_56 => X"5252302E0A080606060606060628AE280A2A4A2F5151952FD7B7730DECECA6A6",
      INIT_57 => X"4E50505050505050505252525252525272525272727274747474747474757574",
      INIT_58 => X"08082A08080626484628080606060606064688AA8A68A82B6F71516C0C4EAC0D",
      INIT_59 => X"E9E92FB3939371C986624284C8E90BEBE9E90B0B8284828484C8CAEC0D0E2F08",
      INIT_5A => X"3230302E0C08080606060606062606060806AC4F53514F0DD7758AEF2CECA682",
      INIT_5B => X"5050505050505050505052525252525252525252727272727272727454525252",
      INIT_5C => X"080808080806062626280806060606060666E8ECCCAAA80B4D6F4FAC0A4EED2B",
      INIT_5D => X"C9E90BB5B5B54FA6A6426262A8E92D2D0D0B0B0BA68686A6A6A6EAEA0C0DEE26",
      INIT_5E => X"30300E0E0C0A080606060606060606060606AEEE7351CC6AAE0A4A112FECA664",
      INIT_5F => X"5050505050505050505050505250525252525252527272727252525252525230",
      INIT_60 => X"080808080606062626280808060606062868EA2D0FECCA094B6D4DCC0A4CCD2B",
      INIT_61 => X"C80BEA2F9395EAC88464646484C90D4F2F2F4FEAA6CD8A8888A6C8EA0F0FAC06",
      INIT_62 => X"302E0E0C0C0C0A080606060606060606060606D0558C2A08080A2A110FACA886",
      INIT_63 => X"5050505050505050505050505050505252525252525252525252525252525030",
      INIT_64 => X"060606060404062626262828264868482868C82D4F2FEC0B2B4D4DED2A2CCD2B",
      INIT_65 => X"A80BEBE8510DCAC8866484868686ED51514F51EACA11CF8C4888A8AACCEC4606",
      INIT_66 => X"2E0E0C0C0C2C2C2A0806060606060606060606484A08080A0A0A08AC8A4AA8A8",
      INIT_67 => X"5050505050505030305050505050505052525252525252525250505030303030",
      INIT_68 => X"04040404040426262806264868A8CAAA6868A82D4F4F0D0B4B4D4BEB2A2ACB2B",
      INIT_69 => X"EACA0DEACACAEAC886868686ECA8A82F5151510D0FEFCFAE4A06240404240404",
      INIT_6A => X"0E0C0C0C0C0C2C4A28080606060606060606080808082A0808080A28082ACACA",
      INIT_6B => X"4E505050504E2E2E30303050505050505052525252525252525050303030302E",
      INIT_6C => X"040404040404262648060668A8CAEAEAAA88C80B4D4F4F4F4D4D2B0B4A0C8A2B",
      INIT_6D => X"ECCC2FCAEAEDCAC8A8A68866EEECA8CA31310DEF11CFCFAE8C48060404040404",
      INIT_6E => X"0E2C0C0C0C0A2A2A2A08080626060606060606060608080808080808084AECCC",
      INIT_6F => X"2E4E4E4E4E2E2E2E50303030305050505050505050505030303030302E2E2E0E",
      INIT_70 => X"04040404040404042606064888CA0C0DECA8C80B4D4D4F4F4D4D2B0B6A0A6A0B",
      INIT_71 => X"EAA868AAECEDCAC8A8A88824CE31CAA8CAEAECEFEFAFAFAE8C4A060404040404",
      INIT_72 => X"0C0C0C0C0C0C0C2C0A0A0806060606060606060606060808080606060606AAA8",
      INIT_73 => X"2E2E2E2E2E2E2E2E2E30303030505050505050505050303030302E2E2E2E2E0E",
      INIT_74 => X"0404040402020404040606062688EA0B0DEAE8092B2B4D4D4D4D4B09880A4AC9",
      INIT_75 => X"0EAC2A4ACE8C8ACACAAA2402AC100FCACAECEFEFCCACAEAE8C6A280404040404",
      INIT_76 => X"0C0C0C0C0C0C0C0C0C0A0A080606060606060606060606060606060808288C68",
      INIT_77 => X"2E2E2E2E2E2E2E2E2E2E2E3030303030505030303030302E2E2E2E0E0E0C0C0C",
      INIT_78 => X"0404040402020404042626060646A80B2B2B0B0909292B2B4D4D4B29A80A2AA9",
      INIT_79 => X"AE26080A2A0A4AAACA6802028ACEEEEECCEEEFCEACACAEAEAC6A280404040404",
      INIT_7A => X"0C0C0C0C0C0E2E0E0E0C2C0A0806060606060606060606060608080808080808",
      INIT_7B => X"2C2E2E2E2E2E2E2E2E2E2E2E2E30303030303030302E2E2E2E0E0E0C0C0C0C0C",
      INIT_7C => X"0404040404040404040404040646A80B090B0909090707092B4B4B29C9280AAA",
      INIT_7D => X"080608080A0A0A2A4A28020248AEAECECECCACACACACAEAE8C8A682604040404",
      INIT_7E => X"0C0E0E0E0E0E0E0E0E0E0E0A0806060606060606060606060606080808080808",
      INIT_7F => X"2C2C2C2C2E2E2E2E2E2E2E2E2E2E302E2E30302E2E2E2E2E0E0C0C0C0C0C0C0C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  signal addra_14_sn_1 : STD_LOGIC;
begin
  addra_14_sp_1 <= addra_14_sn_1;
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_douta : STD_LOGIC;
  signal \ramloop[0].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(14 downto 12),
      ena_array(4 downto 0) => ena_array(4 downto 0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[8].ram.r_n_0\,
      DOADO(6) => \ramloop[8].ram.r_n_1\,
      DOADO(5) => \ramloop[8].ram.r_n_2\,
      DOADO(4) => \ramloop[8].ram.r_n_3\,
      DOADO(3) => \ramloop[8].ram.r_n_4\,
      DOADO(2) => \ramloop[8].ram.r_n_5\,
      DOADO(1) => \ramloop[8].ram.r_n_6\,
      DOADO(0) => \ramloop[8].ram.r_n_7\,
      DOPADOP(0) => \ramloop[8].ram.r_n_8\,
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(10 downto 2) => douta(11 downto 3),
      douta(1 downto 0) => douta(1 downto 0),
      \douta[0]\(0) => ram_douta,
      \douta[10]\(7) => \ramloop[9].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[9].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[9].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[9].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[9].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[9].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[9].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[9].ram.r_n_7\,
      \douta[10]_0\(7) => \ramloop[7].ram.r_n_0\,
      \douta[10]_0\(6) => \ramloop[7].ram.r_n_1\,
      \douta[10]_0\(5) => \ramloop[7].ram.r_n_2\,
      \douta[10]_0\(4) => \ramloop[7].ram.r_n_3\,
      \douta[10]_0\(3) => \ramloop[7].ram.r_n_4\,
      \douta[10]_0\(2) => \ramloop[7].ram.r_n_5\,
      \douta[10]_0\(1) => \ramloop[7].ram.r_n_6\,
      \douta[10]_0\(0) => \ramloop[7].ram.r_n_7\,
      \douta[10]_1\(7) => \ramloop[6].ram.r_n_0\,
      \douta[10]_1\(6) => \ramloop[6].ram.r_n_1\,
      \douta[10]_1\(5) => \ramloop[6].ram.r_n_2\,
      \douta[10]_1\(4) => \ramloop[6].ram.r_n_3\,
      \douta[10]_1\(3) => \ramloop[6].ram.r_n_4\,
      \douta[10]_1\(2) => \ramloop[6].ram.r_n_5\,
      \douta[10]_1\(1) => \ramloop[6].ram.r_n_6\,
      \douta[10]_1\(0) => \ramloop[6].ram.r_n_7\,
      \douta[10]_2\(7) => \ramloop[5].ram.r_n_0\,
      \douta[10]_2\(6) => \ramloop[5].ram.r_n_1\,
      \douta[10]_2\(5) => \ramloop[5].ram.r_n_2\,
      \douta[10]_2\(4) => \ramloop[5].ram.r_n_3\,
      \douta[10]_2\(3) => \ramloop[5].ram.r_n_4\,
      \douta[10]_2\(2) => \ramloop[5].ram.r_n_5\,
      \douta[10]_2\(1) => \ramloop[5].ram.r_n_6\,
      \douta[10]_2\(0) => \ramloop[5].ram.r_n_7\,
      \douta[10]_3\(7) => \ramloop[4].ram.r_n_0\,
      \douta[10]_3\(6) => \ramloop[4].ram.r_n_1\,
      \douta[10]_3\(5) => \ramloop[4].ram.r_n_2\,
      \douta[10]_3\(4) => \ramloop[4].ram.r_n_3\,
      \douta[10]_3\(3) => \ramloop[4].ram.r_n_4\,
      \douta[10]_3\(2) => \ramloop[4].ram.r_n_5\,
      \douta[10]_3\(1) => \ramloop[4].ram.r_n_6\,
      \douta[10]_3\(0) => \ramloop[4].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[9].ram.r_n_8\,
      \douta[11]_0\(0) => \ramloop[7].ram.r_n_8\,
      \douta[11]_1\(0) => \ramloop[6].ram.r_n_8\,
      \douta[11]_2\(0) => \ramloop[5].ram.r_n_8\,
      \douta[11]_3\(0) => \ramloop[4].ram.r_n_8\,
      \douta[1]\(1) => \ramloop[1].ram.r_n_0\,
      \douta[1]\(0) => \ramloop[1].ram.r_n_1\,
      \douta[1]_0\(0) => \ramloop[2].ram.r_n_0\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => ram_douta,
      addra(14 downto 0) => addra(14 downto 0),
      addra_14_sp_1 => \ramloop[0].ram.r_n_1\,
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[1].ram.r_n_1\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \ramloop[0].ram.r_n_1\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(2)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(1)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(3)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      DOADO(7) => \ramloop[8].ram.r_n_0\,
      DOADO(6) => \ramloop[8].ram.r_n_1\,
      DOADO(5) => \ramloop[8].ram.r_n_2\,
      DOADO(4) => \ramloop[8].ram.r_n_3\,
      DOADO(3) => \ramloop[8].ram.r_n_4\,
      DOADO(2) => \ramloop[8].ram.r_n_5\,
      DOADO(1) => \ramloop[8].ram.r_n_6\,
      DOADO(0) => \ramloop[8].ram.r_n_7\,
      DOPADOP(0) => \ramloop[8].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[9].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "fff";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     6.502283 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24576;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24576;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24576;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24576;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "fff";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.502283 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 24576;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 24576;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 24576;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 24576;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
