
Selected circuits
===================
 - **Circuit**: 8-bit signed adders (with overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8s_83C | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8s_83C.v)]  [[C](add8s_83C.c)] |
| add8s_6FR | 0.39 | 1.56 | 37.30 | 1.48 | 0.7 |  [[Verilog](add8s_6FR.v)]  [[C](add8s_6FR.c)] |
| add8s_6QJ | 1.17 | 3.91 | 79.44 | 7.44 | 3.7 |  [[Verilog](add8s_6QJ.v)]  [[C](add8s_6QJ.c)] |
| add8s_6UN | 1.88 | 5.47 | 87.50 | 11.76 | 8.4 |  [[Verilog](add8s_6UN.v)]  [[C](add8s_6UN.c)] |
| add8s_6TN | 3.67 | 10.16 | 94.56 | 19.71 | 31 |  [[Verilog](add8s_6TN.v)]  [[C](add8s_6TN.c)] |
| add8s_6YE | 6.41 | 14.06 | 97.20 | 39.40 | 89 |  [[Verilog](add8s_6YE.v)]  [[C](add8s_6YE.c)] |
| add8s_70S | 10.08 | 35.16 | 97.84 | 49.43 | 240 |  [[Verilog](add8s_70S.v)]  [[C](add8s_70S.c)] |
| add8s_70F | 16.48 | 54.69 | 98.32 | 68.05 | 684 |  [[Verilog](add8s_70F.v)]  [[C](add8s_70F.c)] |
| add8s_6R6 | 28.83 | 84.38 | 99.22 | 202.19 | 1995 |  [[Verilog](add8s_6R6.v)]  [[C](add8s_6R6.c)] |
| add8s_6HF | 44.45 | 100.00 | 99.48 | 99.98 | 4551 |  [[Verilog](add8s_6HF.v)]  [[C](add8s_6HF.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina, Z. Vasicek "Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020

             