verilog xil_defaultlib --include "/home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog" --include "../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/b723/hdl/verilog" --include "../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/ec67/hdl" --include "../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/ee60/hdl" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_control_split.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_data_flow_control.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_double_buffer.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w8_d128_S.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w10_d128_A.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w12_d128_A.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d128_A.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w21_d1024_A_x.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w48_d128_A.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w49_d128_A.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w64_d128_A.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w640_d128_D.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_fifo_w1600_d128_D.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_hls_deadlock_detection_unit.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_mul_55s_24ns_79_2_1.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_mul_mul_25s_16s_41_4_1.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_mux_646_1_1_1.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_rbm_size_split.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_regslice_both.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_sigmoid.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_start_for_data_flow_control_U0.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_start_for_double_buffer_U0.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_start_for_sigmoid_U0.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_start_for_systolic_array_U0.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_start_for_weight_bias_memory_U0.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_systolic_array.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/fd9f/hdl/verilog/RBM.v" \
"../../../bd/RBM_bd/ip/RBM_bd_RBM_0_0/sim/RBM_bd_RBM_0_0.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/b723/hdl/verilog/RBM_interface_fpext_32ns_64_2_no_dsp_1.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/b723/hdl/verilog/RBM_interface_hls_deadlock_idx0_monitor.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/b723/hdl/verilog/RBM_interface.v" \
"../../../../RBM_vivado.gen/sources_1/bd/RBM_bd/ipshared/b723/hdl/ip/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip.v" \
"../../../bd/RBM_bd/ip/RBM_bd_RBM_interface_0_0/sim/RBM_bd_RBM_interface_0_0.v" \
"../../../bd/RBM_bd/ip/RBM_bd_processing_system7_0_0/sim/RBM_bd_processing_system7_0_0.v" \
"../../../bd/RBM_bd/ip/RBM_bd_xbar_0/sim/RBM_bd_xbar_0.v" \
"../../../bd/RBM_bd/ip/RBM_bd_xbar_1/sim/RBM_bd_xbar_1.v" \
"../../../bd/RBM_bd/ip/RBM_bd_xbar_2/sim/RBM_bd_xbar_2.v" \
"../../../bd/RBM_bd/ip/RBM_bd_xbar_3/sim/RBM_bd_xbar_3.v" \
"../../../bd/RBM_bd/ip/RBM_bd_auto_us_0/sim/RBM_bd_auto_us_0.v" \
"../../../bd/RBM_bd/ip/RBM_bd_auto_pc_0/sim/RBM_bd_auto_pc_0.v" \
"../../../bd/RBM_bd/ip/RBM_bd_auto_pc_1/sim/RBM_bd_auto_pc_1.v" \
"../../../bd/RBM_bd/ip/RBM_bd_auto_pc_2/sim/RBM_bd_auto_pc_2.v" \
"../../../bd/RBM_bd/ip/RBM_bd_auto_pc_3/sim/RBM_bd_auto_pc_3.v" \
"../../../bd/RBM_bd/sim/RBM_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
