#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Jan 27 18:45:20 2021
# Process ID: 19996
# Current directory: C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25200 C:\Users\Ainhize\Documents\Informatika\MAILA2\PBL3\Vivado\Serial-Basys3-1.0\TXRX_Servos\TXRX_Servos.xpr
# Log file: C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/vivado.log
# Journal file: C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos'
INFO: [Project 1-313] Project file moved from 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/TXRX_Servos' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.ip_user_files', nor could it be found using path 'C:/Users/gorka/Documents/Repostiorios/Serial-Basys3/TXRX_Servos/TXRX_Servos.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
remove_files  C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM.vhd
file delete -force C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM.vhd
remove_files  C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Memoria.vhd
file delete -force C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Memoria.vhd
remove_files  C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/duplicator.vhd
file delete -force C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/duplicator.vhd
remove_files  C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_tx.vhd
file delete -force C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_tx.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/new/data_memoria_tb.vhd C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/new/PMW_Controller_tb.vhd C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/new/selector_tb.vhd C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/nagusia_display.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -force -norecurse C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/nagusia_display.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
import_files -norecurse C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/nagusia_display.vhd
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1010.176 ; gain = 73.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:60]
INFO: [Synth 8-3491] module 'FrekuentziaZatitzailea' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/FrekuentziZatitzailea.vhd:15' bound to instance 'CLK_Zatitzailea' of component 'FrekuentziaZatitzailea' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'FrekuentziaZatitzailea' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/FrekuentziZatitzailea.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'FrekuentziaZatitzailea' (1#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/FrekuentziZatitzailea.vhd:22]
INFO: [Synth 8-3491] module 'kcuart_rx' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:12' bound to instance 'RX' of component 'kcuart_rx' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:152]
INFO: [Synth 8-638] synthesizing module 'kcuart_rx' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:23]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_reg' to cell 'FD' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:67]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'stop_reg' to cell 'FD' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:72]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'start_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:142]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'start_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:155]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'edge_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:165]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'edge_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:178]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-113] binding component instance 'valid_lut' to cell 'LUT4' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'valid_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:196]
	Parameter INIT bound to: 8'b01010100 
INFO: [Synth 8-113] binding component instance 'purge_lut' to cell 'LUT3' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:204]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'purge_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:213]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:234]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'strobe_lut' to cell 'LUT2' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:281]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'strobe_reg' to cell 'FD' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:289]
WARNING: [Synth 8-2887] Directive 'init' on 'valid_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'purge_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'strobe_lut' is unsupported and ignored
INFO: [Synth 8-256] done synthesizing module 'kcuart_rx' (2#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:23]
INFO: [Synth 8-3491] module 'nagusia_display' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:34' bound to instance 'DISPLAY' of component 'nagusia_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:159]
INFO: [Synth 8-638] synthesizing module 'nagusia_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:42]
WARNING: [Synth 8-5640] Port 'ehuneko' is missing in component declaration [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:59]
INFO: [Synth 8-3491] module 'divisor_display' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/divisor_display.vhd:36' bound to instance 'CONTROL_Display' of component 'divisor_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:71]
INFO: [Synth 8-638] synthesizing module 'divisor_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/divisor_display.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'divisor_display' (3#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/divisor_display.vhd:44]
INFO: [Synth 8-3491] module 'display7' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:36' bound to instance 'DISPLAY_D' of component 'display7' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:76]
INFO: [Synth 8-638] synthesizing module 'display7' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'display7' (4#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:42]
INFO: [Synth 8-3491] module 'display7' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:36' bound to instance 'DISPLAY_C' of component 'display7' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:80]
INFO: [Synth 8-3491] module 'display7' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:36' bound to instance 'DISPLAY_id' of component 'display7' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:84]
INFO: [Synth 8-3491] module 'EM_display' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:34' bound to instance 'EM' of component 'EM_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:89]
INFO: [Synth 8-638] synthesizing module 'EM_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:44]
WARNING: [Synth 8-614] signal 'zenb_bateko' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:57]
WARNING: [Synth 8-614] signal 'zenb_hamarreko' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:57]
WARNING: [Synth 8-614] signal 'zenb_id' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'EM_display' (5#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'nagusia_display' (6#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:42]
INFO: [Synth 8-3491] module 'Data_memoria' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:36' bound to instance 'MEMORIA' of component 'Data_memoria' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Data_memoria' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:51]
WARNING: [Synth 8-614] signal 'ena' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:68]
WARNING: [Synth 8-614] signal 'data_receive' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:68]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Data_memoria' (7#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:51]
INFO: [Synth 8-3491] module 'selector' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/selector.vhd:34' bound to instance 'SELECTOR_ANGLE' of component 'selector' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/selector.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'selector' (8#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/selector.vhd:51]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'A_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:193]
INFO: [Synth 8-638] synthesizing module 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:43]
WARNING: [Synth 8-614] signal 'aux1' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:69]
WARNING: [Synth 8-614] signal 'aux2' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'PWM_controller' (9#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:43]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'B_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:198]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'C_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:203]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'D_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:208]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'E_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:213]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'F_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:218]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'G_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:223]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'H_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:228]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'I_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:233]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'J_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:60]
WARNING: [Synth 8-3331] design PWM_controller has unconnected port clk
WARNING: [Synth 8-3331] design display7 has unconnected port clk
WARNING: [Synth 8-3331] design divisor_display has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1025.203 ; gain = 88.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1025.203 ; gain = 88.395
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/constrs_1/imports/Sistema Logiko Programagarriak/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/constrs_1/imports/Sistema Logiko Programagarriak/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  FD => FDRE: 3 instances
  FDE => FDRE: 21 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1359.234 ; gain = 422.426
93 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1359.234 ; gain = 422.426
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 27 18:56:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.runs/synth_1/runme.log
[Wed Jan 27 18:56:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2D48A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2D48A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2D48A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 27 19:08:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.runs/impl_1/runme.log
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -fileset sim_1 -before C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/sim_1/imports/Downloads/nagusia_display_tb.vhd C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/sim_1/imports/Downloads/nagusia_display_tb.vhd
update_files -from_files C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd -to_files C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/sim_1/imports/Downloads/nagusia_display_tb.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/sim_1/imports/Downloads/nagusia_display_tb.vhd' with file 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd' to 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/sim_1/imports/Downloads/nagusia_display_tb.vhd'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
update_files -from_files C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd -to_files C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/sim_1/imports/Downloads/nagusia_display_tb.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/sim_1/imports/Downloads/nagusia_display_tb.vhd' with file 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd' to 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/sim_1/imports/Downloads/nagusia_display_tb.vhd'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
import_files -norecurse C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial_Display/Serial-Basys3/TXRX_Servos/TXRX_Servos.srcs/sim_1/imports/Downloads/nagusia_display_tb.vhd
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1500.184 ; gain = 7.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:60]
INFO: [Synth 8-3491] module 'FrekuentziaZatitzailea' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/FrekuentziZatitzailea.vhd:15' bound to instance 'CLK_Zatitzailea' of component 'FrekuentziaZatitzailea' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'FrekuentziaZatitzailea' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/FrekuentziZatitzailea.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'FrekuentziaZatitzailea' (1#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/FrekuentziZatitzailea.vhd:22]
INFO: [Synth 8-3491] module 'kcuart_rx' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:12' bound to instance 'RX' of component 'kcuart_rx' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:152]
INFO: [Synth 8-638] synthesizing module 'kcuart_rx' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:23]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_reg' to cell 'FD' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:67]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'stop_reg' to cell 'FD' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:72]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:91]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:128]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'start_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:142]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'start_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:155]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'edge_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:165]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'edge_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:178]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-113] binding component instance 'valid_lut' to cell 'LUT4' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:186]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'valid_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:196]
	Parameter INIT bound to: 8'b01010100 
INFO: [Synth 8-113] binding component instance 'purge_lut' to cell 'LUT3' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:204]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'purge_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:213]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay15_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:234]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay16_srl' to cell 'SRL16E' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:256]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_reg' to cell 'FDE' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:271]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'strobe_lut' to cell 'LUT2' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:281]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'strobe_reg' to cell 'FD' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:289]
WARNING: [Synth 8-2887] Directive 'init' on 'valid_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'purge_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'strobe_lut' is unsupported and ignored
INFO: [Synth 8-256] done synthesizing module 'kcuart_rx' (2#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/kcuart_rx.vhd:23]
INFO: [Synth 8-3491] module 'nagusia_display' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:34' bound to instance 'DISPLAY' of component 'nagusia_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:159]
INFO: [Synth 8-638] synthesizing module 'nagusia_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:42]
WARNING: [Synth 8-5640] Port 'ehuneko' is missing in component declaration [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:59]
INFO: [Synth 8-3491] module 'divisor_display' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/divisor_display.vhd:36' bound to instance 'CONTROL_Display' of component 'divisor_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:71]
INFO: [Synth 8-638] synthesizing module 'divisor_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/divisor_display.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'divisor_display' (3#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/divisor_display.vhd:44]
INFO: [Synth 8-3491] module 'display7' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:36' bound to instance 'DISPLAY_D' of component 'display7' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:76]
INFO: [Synth 8-638] synthesizing module 'display7' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'display7' (4#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:42]
INFO: [Synth 8-3491] module 'display7' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:36' bound to instance 'DISPLAY_C' of component 'display7' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:80]
INFO: [Synth 8-3491] module 'display7' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/display.vhd:36' bound to instance 'DISPLAY_id' of component 'display7' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:84]
INFO: [Synth 8-3491] module 'EM_display' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:34' bound to instance 'EM' of component 'EM_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:89]
INFO: [Synth 8-638] synthesizing module 'EM_display' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:44]
WARNING: [Synth 8-614] signal 'zenb_bateko' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:57]
WARNING: [Synth 8-614] signal 'zenb_hamarreko' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:57]
WARNING: [Synth 8-614] signal 'zenb_id' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'EM_display' (5#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/EM_display.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'nagusia_display' (6#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/imports/new/nagusia_display.vhd:42]
INFO: [Synth 8-3491] module 'Data_memoria' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:36' bound to instance 'MEMORIA' of component 'Data_memoria' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Data_memoria' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:51]
WARNING: [Synth 8-614] signal 'ena' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:68]
WARNING: [Synth 8-614] signal 'data_receive' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:68]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Data_memoria' (7#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/Data_memoria.vhd:51]
INFO: [Synth 8-3491] module 'selector' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/selector.vhd:34' bound to instance 'SELECTOR_ANGLE' of component 'selector' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/selector.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'selector' (8#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/selector.vhd:51]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'A_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:193]
INFO: [Synth 8-638] synthesizing module 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:43]
WARNING: [Synth 8-614] signal 'aux1' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:69]
WARNING: [Synth 8-614] signal 'aux2' is read in the process but is not in the sensitivity list [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'PWM_controller' (9#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:43]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'B_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:198]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'C_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:203]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'D_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:208]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'E_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:213]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'F_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:218]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'G_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:223]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'H_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:228]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'I_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:233]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/PMW_Controller.vhd:36' bound to instance 'J_HAND' of component 'PWM_controller' [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/sources_1/new/top.vhd:60]
WARNING: [Synth 8-3331] design PWM_controller has unconnected port clk
WARNING: [Synth 8-3331] design display7 has unconnected port clk
WARNING: [Synth 8-3331] design divisor_display has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.246 ; gain = 40.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.246 ; gain = 40.777
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/constrs_1/imports/Sistema Logiko Programagarriak/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Ainhize/Documents/Informatika/MAILA2/PBL3/Vivado/Serial-Basys3-1.0/TXRX_Servos/TXRX_Servos.srcs/constrs_1/imports/Sistema Logiko Programagarriak/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1582.309 ; gain = 89.840
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 27 19:12:21 2021...
