
<!DOCTYPE html>

<html lang="zh-CN" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>User Guide for RISC-V Target &#8212; LLVM  文档</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=d75fae25" />
    <link rel="stylesheet" type="text/css" href="_static/llvm-theme.css?v=4c4af0c1" />
    <script src="_static/documentation_options.js?v=7d86a446"></script>
    <script src="_static/doctools.js?v=9bcbadda"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="_static/translations.js?v=beaddf03"></script>
    <link rel="canonical" href="https://projects.localizethedocs.org/llvm-docs-l10n/RISCVUsage.html" />
    <link rel="index" title="索引" href="genindex.html" />
    <link rel="search" title="搜索" href="search.html" />
    <link rel="next" title="Source Level Debugging with LLVM" href="SourceLevelDebugging.html" />
    <link rel="prev" title="Remarks" href="Remarks.html" />
<script type="text/javascript" src="ltd-provenance.js"></script>
<script type="text/javascript" src="ltd-current.js"></script>
<script type="text/javascript" src="../../ltd-config.js"></script>
<script type="text/javascript" src="../../ltd-flyout.js"></script>

  </head><body>
<div class="logo">
  <a href="index.html">
    <img src="_static/logo.png"
         alt="LLVM Logo" width="250" height="88"/></a>
</div>

    <div class="related" role="navigation" aria-label="Related">
      <h3>导航</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="总索引"
             accesskey="I">索引</a></li>
        <li class="right" >
          <a href="SourceLevelDebugging.html" title="Source Level Debugging with LLVM"
             accesskey="N">下一页</a> |</li>
        <li class="right" >
          <a href="Remarks.html" title="Remarks"
             accesskey="P">上一页</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="index.html">Documentation</a>&raquo;</li>

          <li class="nav-item nav-item-1"><a href="UserGuides.html" accesskey="U">User Guides</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">User Guide for RISC-V Target</a></li> 
      </ul>
    </div>

      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">

<h3>Documentation</h3>

<ul class="want-points">
    <li><a href="GettingStartedTutorials.html">Getting Started/Tutorials</a></li>
    <li><a href="UserGuides.html">User Guides</a></li>
    <li><a href="Reference.html">Reference</a></li>
</ul>

<h3>Getting Involved</h3>

<ul class="want-points">
    <li><a href="Contributing.html">Contributing to LLVM</a></li>
    <li><a href="HowToSubmitABug.html">Submitting Bug Reports</a></li>
    <li><a href="GettingInvolved.html#mailing-lists">Mailing Lists</a></li>
    <li><a href="GettingInvolved.html#discord">Discord</a></li>
    <li><a href="GettingInvolved.html#meetups-and-social-events">Meetups and Social Events</a></li>
</ul>

<h3>Additional Links</h3>

<ul class="want-points">
    <li><a href="FAQ.html">FAQ</a></li>
    <li><a href="Lexicon.html">Glossary</a></li>
    <li><a href="https://llvm.org/pubs">Publications</a></li>
    <li><a href="https://github.com/llvm/llvm-project/">Github Repository</a></li>
</ul>
  <div role="note" aria-label="source link">
    <h3>本页</h3>
    <ul class="this-page-menu">
      <li><a href="_sources/RISCVUsage.rst.txt"
            rel="nofollow">显示源代码</a></li>
    </ul>
   </div>
<search id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">快速搜索</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="提交" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script>
        </div>
      </div>

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <section id="user-guide-for-risc-v-target">
<h1>User Guide for RISC-V Target<a class="headerlink" href="#user-guide-for-risc-v-target" title="Link to this heading">¶</a></h1>
<nav class="contents local" id="id1">
<ul class="simple">
<li><p><a class="reference internal" href="#introduction" id="id5">Introduction</a></p></li>
<li><p><a class="reference internal" href="#base-isas" id="id6">Base ISAs</a></p></li>
<li><p><a class="reference internal" href="#extensions" id="id7">Extensions</a></p></li>
<li><p><a class="reference internal" href="#experimental-extensions" id="id8">Experimental Extensions</a></p></li>
<li><p><a class="reference internal" href="#vendor-extensions" id="id9">Vendor Extensions</a></p></li>
<li><p><a class="reference internal" href="#specification-documents" id="id10">Specification Documents</a></p></li>
</ul>
</nav>
<section id="introduction">
<h2><a class="toc-backref" href="#id5" role="doc-backlink">Introduction</a><a class="headerlink" href="#introduction" title="Link to this heading">¶</a></h2>
<p>The RISC-V target provides code generation for processors implementing
supported variations of the RISC-V specification.  It lives in the
<code class="docutils literal notranslate"><span class="pre">llvm/lib/Target/RISCV</span></code> directory.</p>
</section>
<section id="base-isas">
<h2><a class="toc-backref" href="#id6" role="doc-backlink">Base ISAs</a><a class="headerlink" href="#base-isas" title="Link to this heading">¶</a></h2>
<p>The specification defines four base instruction sets: RV32I, RV32E, RV64I,
and RV128I. Currently, LLVM fully supports RV32I, and RV64I.  RV32E is
supported by the assembly-based tools only.  RV128I is not supported.</p>
<p>To specify the target triple:</p>
<blockquote>
<div><table class="docutils align-default" id="id3">
<caption><span class="caption-text">RISC-V Architectures</span><a class="headerlink" href="#id3" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Architecture</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">riscv32</span></code></p></td>
<td><p>RISC-V with XLEN=32 (i.e. RV32I or RV32E)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">riscv64</span></code></p></td>
<td><p>RISC-V with XLEN=64 (i.e. RV64I)</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>To select an E variant ISA (e.g. RV32E instead of RV32I), use the base
architecture string (e.g. <code class="docutils literal notranslate"><span class="pre">riscv32</span></code>) with the extension <code class="docutils literal notranslate"><span class="pre">e</span></code>.</p>
</section>
<section id="extensions">
<span id="riscv-extensions"></span><h2><a class="toc-backref" href="#id7" role="doc-backlink">Extensions</a><a class="headerlink" href="#extensions" title="Link to this heading">¶</a></h2>
<p>The following table provides a status summary for extensions which have been
ratified and thus have finalized specifications.  When relevant, detailed notes
on support follow.</p>
<blockquote>
<div><table class="docutils align-default" id="id4">
<caption><span class="caption-text">Ratified Extensions by Status</span><a class="headerlink" href="#id4" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Extension</p></th>
<th class="head"><p>Status</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">A</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">C</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">D</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">F</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">H</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">M</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Svinval</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Svnapot</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Svpbmt</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">V</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zba</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zbb</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zbc</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zbkb</span></code></p></td>
<td><p>Supported (<a class="reference external" href="#riscv-scalar-crypto-note1">See note</a>)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zbkc</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zbkx</span></code></p></td>
<td><p>Supported (<a class="reference external" href="#riscv-scalar-crypto-note1">See note</a>)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zbs</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zdinx</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zfh</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zfhmin</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zfinx</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zhinx</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zhinxmin</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zicbom</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zicbop</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zicboz</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zihintpause</span></code></p></td>
<td><p>Assembly Support</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zkn</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zknd</span></code></p></td>
<td><p>Supported (<a class="reference external" href="#riscv-scalar-crypto-note2">See note</a>)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zkne</span></code></p></td>
<td><p>Supported (<a class="reference external" href="#riscv-scalar-crypto-note2">See note</a>)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zknh</span></code></p></td>
<td><p>Supported (<a class="reference external" href="#riscv-scalar-crypto-note2">See note</a>)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zksed</span></code></p></td>
<td><p>Supported (<a class="reference external" href="#riscv-scalar-crypto-note2">See note</a>)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zksh</span></code></p></td>
<td><p>Supported (<a class="reference external" href="#riscv-scalar-crypto-note2">See note</a>)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zk</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zkr</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zks</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zkt</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zmmul</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zve32x</span></code></p></td>
<td><p>(<a class="reference external" href="#riscv-vlen-32-note">Partially</a>) Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zve32f</span></code></p></td>
<td><p>(<a class="reference external" href="#riscv-vlen-32-note">Partially</a>) Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zve64x</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zve64f</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zve64d</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl32b</span></code></p></td>
<td><p>(<a class="reference external" href="#riscv-vlen-32-note">Partially</a>) Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl64b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl128b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl256b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl512b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl1024b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl2048b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl4096b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl8192b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl16384b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl32768b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Zvl65536b</span></code></p></td>
<td><p>Supported</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<dl class="simple">
<dt>Assembly Support</dt><dd><p>LLVM supports the associated instructions in assembly.  All assembly related tools (e.g. assembler, disassembler, llvm-objdump, etc..) are supported.  Compiler and linker will accept extension names, and linked binaries will contain appropriate ELF flags and attributes to reflect use of named extension.</p>
</dd>
<dt>Supported</dt><dd><p>Fully supported by the compiler.  This includes everything in Assembly Support, along with - if relevant - C language intrinsics for the instructions and pattern matching by the compiler to recognize idiomatic patterns which can be lowered to the associated instructions.</p>
</dd>
</dl>
<dl class="simple" id="riscv-scalar-crypto-note1">
<dt><code class="docutils literal notranslate"><span class="pre">Zbkb</span></code>, <code class="docutils literal notranslate"><span class="pre">Zbkx</span></code></dt><dd><p>Pattern matching support for these instructions is incomplete.</p>
</dd>
</dl>
<dl class="simple" id="riscv-scalar-crypto-note2">
<dt><code class="docutils literal notranslate"><span class="pre">Zknd</span></code>, <code class="docutils literal notranslate"><span class="pre">Zkne</span></code>, <code class="docutils literal notranslate"><span class="pre">Zknh</span></code>, <code class="docutils literal notranslate"><span class="pre">Zksed</span></code>, <code class="docutils literal notranslate"><span class="pre">Zksh</span></code></dt><dd><p>No pattern matching exists.  As a result, these instructions can only be used from assembler or via intrinsic calls.</p>
</dd>
</dl>
<dl class="simple" id="riscv-vlen-32-note">
<dt><code class="docutils literal notranslate"><span class="pre">Zve32x</span></code>, <code class="docutils literal notranslate"><span class="pre">Zve32f</span></code>, <code class="docutils literal notranslate"><span class="pre">Zvl32b</span></code></dt><dd><p>LLVM currently assumes a minimum VLEN (vector register width) of 64 bits during compilation, and as a result <code class="docutils literal notranslate"><span class="pre">Zve32x</span></code> and <code class="docutils literal notranslate"><span class="pre">Zve32f</span></code> are supported only for VLEN&gt;=64.  Assembly support doesn't have this restriction.</p>
</dd>
</dl>
</section>
<section id="experimental-extensions">
<h2><a class="toc-backref" href="#id8" role="doc-backlink">Experimental Extensions</a><a class="headerlink" href="#experimental-extensions" title="Link to this heading">¶</a></h2>
<p>LLVM supports (to various degrees) a number of experimental extensions.  All experimental extensions have <code class="docutils literal notranslate"><span class="pre">experimental-</span></code> as a prefix.  There is explicitly no compatibility promised between versions of the toolchain, and regular users are strongly advised <em>not</em> to make use of experimental extensions before they reach ratification.</p>
<p>The primary goal of experimental support is to assist in the process of ratification by providing an existence proof of an implementation, and simplifying efforts to validate the value of a proposed extension against large code bases.  Experimental extensions are expected to either transition to ratified status, or be eventually removed.  The decision on whether to accept an experimental extension is currently done on an entirely case by case basis; if you want to propose one, attending the bi-weekly RISC-V sync-up call is strongly advised.</p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">experimental-zawrs</span></code></dt><dd><p>LLVM implements the <a class="reference external" href="https://github.com/riscv/riscv-zawrs/releases/download/V1.0-rc3/Zawrs.pdf">1.0-rc3 draft specification</a>.  Note that have been backwards incompatible changes made between release candidates for the 1.0 draft.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">experimental-zca</span></code></dt><dd><p>LLVM implements the <a class="reference external" href="https://github.com/riscv/riscv-code-size-reduction/releases/tag/V0.70.1-TOOLCHAIN-DEV">0.70 draft specification</a>.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">experimental-zihintntl</span></code></dt><dd><p>LLVM implements the <a class="reference external" href="https://github.com/riscv/riscv-isa-manual/releases/tag/draft-20220831-bf5a151">0.2 draft specification</a>.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">experimental-ztso</span></code></dt><dd><p>LLVM implements the <a class="reference external" href="https://github.com/riscv/riscv-isa-manual/releases/download/draft-20220723-10eea63/riscv-spec.pdf">v0.1 proposed specification</a> (see Chapter 25).  Using will set appropriate ELF flags and attributes, but does not yet change code generation.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">experimental-zvfh</span></code></dt><dd><p>LLVM implements <a class="reference external" href="https://github.com/riscv/riscv-v-spec/pull/780">this draft text</a>.</p>
</dd>
</dl>
<p>To use an experimental extension from <cite>clang</cite>, you must add <cite>-menable-experimental-extensions</cite> to the command line, and specify the exact version of the experimental extension you are using.  To use an experimental extension with LLVM's internal developer tools (e.g. <cite>llc</cite>, <cite>llvm-objdump</cite>, <cite>llvm-mc</cite>), you must prefix the extension name with <cite>experimental-</cite>.  Note that you don't need to specify the version with internal tools, and shouldn't include the <cite>experimental-</cite> prefix with <cite>clang</cite>.</p>
</section>
<section id="vendor-extensions">
<h2><a class="toc-backref" href="#id9" role="doc-backlink">Vendor Extensions</a><a class="headerlink" href="#vendor-extensions" title="Link to this heading">¶</a></h2>
<p>Vendor extensions are extensions which are not standardized by RISC-V International, and are instead defined by a hardware vendor.  The term vendor extension roughly parallels the definition of a <cite>non-standard</cite> extension from Section 1.3 of the Volume I: RISC-V Unprivileged ISA specification.  In particular, we expect to eventually accept both <cite>custom</cite> extensions and <cite>non-conforming</cite> extensions.</p>
<p>Inclusion of a vendor extension will be considered on a case by case basis.  All proposals should be brought to the bi-weekly RISCV sync calls for discussion.  For a general idea of the factors likely to be considered, please see the <a class="reference external" href="https://clang.llvm.org/get_involved.html">Clang documentation</a>.</p>
<p>It is our intention to follow the naming conventions described in <a class="reference external" href="https://github.com/riscv-non-isa/riscv-toolchain-conventions#conventions-for-vendor-extensions">riscv-non-isa/riscv-toolchain-conventions</a>.  Exceptions to this naming will need to be strongly motivated.</p>
<p>The current vendor extensions supported are:</p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">XVentanaCondOps</span></code></dt><dd><p>LLVM implements <a class="reference external" href="https://github.com/ventanamicro/ventana-custom-extensions/releases/download/v1.0.0/ventana-custom-extensions-v1.0.0.pdf">version 1.0.0 of the VTx-family custom instructions specification</a> by Ventana Micro Systems.  All instructions are prefixed with <cite>vt.</cite> as described in the specification, and the riscv-toolchain-convention document linked above.  These instructions are only available for riscv64 at this time.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">XTHeadVdot</span></code></dt><dd><p>LLVM implements <a class="reference external" href="https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.2.0/xthead-2022-12-04-2.2.0.pdf">version 1.0.0 of the THeadV-family custom instructions specification</a> by T-HEAD of Alibaba.  All instructions are prefixed with <cite>th.</cite> as described in the specification, and the riscv-toolchain-convention document linked above.</p>
</dd>
</dl>
</section>
<section id="specification-documents">
<h2><a class="toc-backref" href="#id10" role="doc-backlink">Specification Documents</a><a class="headerlink" href="#specification-documents" title="Link to this heading">¶</a></h2>
<p>For ratified specifications, please refer to the <a class="reference external" href="https://riscv.org/technical/specifications/">official RISC-V International
page</a>.  Make sure to check the
<a class="reference external" href="https://wiki.riscv.org/display/HOME/Recently+Ratified+Extensions">wiki for not yet integrated extensions</a>.</p>
</section>
</section>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="Related">
      <h3>导航</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="总索引"
             >索引</a></li>
        <li class="right" >
          <a href="SourceLevelDebugging.html" title="Source Level Debugging with LLVM"
             >下一页</a> |</li>
        <li class="right" >
          <a href="Remarks.html" title="Remarks"
             >上一页</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="index.html">Documentation</a>&raquo;</li>

          <li class="nav-item nav-item-1"><a href="UserGuides.html" >User Guides</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">User Guide for RISC-V Target</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
    &#169; 版权所有 2003-2025, LLVM Project.
      最后更新于 2025-10-28.
      由 <a href="https://www.sphinx-doc.org/">Sphinx</a> 8.1.3创建。
    </div>
  </body>
</html>