{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623080786998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623080786998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 17:46:26 2021 " "Processing started: Mon Jun 07 17:46:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623080786998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623080786998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Addierwerk -c Addierwerk " "Command: quartus_map --read_settings_files=on --write_settings_files=off Addierwerk -c Addierwerk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623080786998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623080787348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623080787348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl/addierwerk/code/vhdl_rtl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl/addierwerk/code/vhdl_rtl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-Halfadder_rtl " "Found design unit 1: HalfAdder-Halfadder_rtl" {  } { { "../VHDL_rtl/HalfAdder.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL/Addierwerk/Code/VHDL_rtl/HalfAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623080793778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Halfadder " "Found entity 1: Halfadder" {  } { { "../VHDL_rtl/HalfAdder.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL/Addierwerk/Code/VHDL_rtl/HalfAdder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623080793778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623080793778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl/addierwerk/code/vhdl_rtl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl/addierwerk/code/vhdl_rtl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-RTL_FullAdder " "Found design unit 1: FullAdder-RTL_FullAdder" {  } { { "../VHDL_rtl/FullAdder.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL/Addierwerk/Code/VHDL_rtl/FullAdder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623080793783 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../VHDL_rtl/FullAdder.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL/Addierwerk/Code/VHDL_rtl/FullAdder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623080793783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623080793783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl/addierwerk/code/vhdl_rtl/addierwerk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl/addierwerk/code/vhdl_rtl/addierwerk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addierwerk-beh_Addierwerk_4Bit " "Found design unit 1: Addierwerk-beh_Addierwerk_4Bit" {  } { { "../VHDL_rtl/Addierwerk.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL/Addierwerk/Code/VHDL_rtl/Addierwerk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623080793783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addierwerk " "Found entity 1: Addierwerk" {  } { { "../VHDL_rtl/Addierwerk.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL/Addierwerk/Code/VHDL_rtl/Addierwerk.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623080793783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623080793783 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "BEH_Addierwerk Addierwerk.vhd(27) " "VHDL syntax error at Addierwerk.vhd(27): name used in construct must match previously specified name \"BEH_Addierwerk\"" {  } { { "../VHDL_beh/tb_Addierwerk/Addierwerk.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL/Addierwerk/Code/VHDL_beh/tb_Addierwerk/Addierwerk.vhd" 27 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623080793783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl/addierwerk/code/vhdl_beh/tb_addierwerk/addierwerk.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/patri/documents/serious stuff/coding/vhdl/addierwerk/code/vhdl_beh/tb_addierwerk/addierwerk.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623080793788 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623080793853 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 07 17:46:33 2021 " "Processing ended: Mon Jun 07 17:46:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623080793853 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623080793853 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623080793853 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623080793853 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623080794488 ""}
