===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.5776 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.6791 ( 18.1%)    3.6791 ( 22.2%)  FIR Parser
    8.0242 ( 39.6%)    5.5629 ( 33.6%)  'firrtl.circuit' Pipeline
    1.5571 (  7.7%)    0.7796 (  4.7%)    'firrtl.module' Pipeline
    1.4033 (  6.9%)    0.7032 (  4.2%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1497 (  0.7%)    0.0756 (  0.5%)      LowerCHIRRTL
    0.1457 (  0.7%)    0.1457 (  0.9%)    InferWidths
    0.6295 (  3.1%)    0.6295 (  3.8%)    InferResets
    0.0495 (  0.2%)    0.0495 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5129 (  2.5%)    0.5129 (  3.1%)    LowerFIRRTLTypes
    2.2453 ( 11.1%)    1.1252 (  6.8%)    'firrtl.module' Pipeline
    0.8598 (  4.2%)    0.4441 (  2.7%)      ExpandWhens
    1.3813 (  6.8%)    0.7024 (  4.2%)      Canonicalizer
    0.3859 (  1.9%)    0.3859 (  2.3%)    Inliner
    1.4160 (  7.0%)    1.4160 (  8.5%)    IMConstProp
    0.0460 (  0.2%)    0.0460 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    1.1209 (  5.5%)    0.5622 (  3.4%)    'firrtl.module' Pipeline
    1.1185 (  5.5%)    0.5611 (  3.4%)      Canonicalizer
    0.9138 (  4.5%)    0.9138 (  5.5%)  LowerFIRRTLToHW
    0.2030 (  1.0%)    0.2030 (  1.2%)  HWMemSimImpl
    2.1087 ( 10.4%)    1.0545 (  6.4%)  'hw.module' Pipeline
    0.0597 (  0.3%)    0.0311 (  0.2%)    HWCleanup
    0.7029 (  3.5%)    0.3608 (  2.2%)    CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.3262 (  6.5%)    0.6735 (  4.1%)    Canonicalizer
    0.0110 (  0.1%)    0.0062 (  0.0%)    HWLegalizeModules
    0.3747 (  1.8%)    0.3747 (  2.3%)  HWLegalizeNames
    0.3864 (  1.9%)    0.1935 (  1.2%)  'hw.module' Pipeline
    0.3830 (  1.9%)    0.1919 (  1.2%)    PrettifyVerilog
    4.5858 ( 22.6%)    4.5858 ( 27.7%)  ExportVerilog emission
    0.0062 (  0.0%)    0.0062 (  0.0%)  Rest
   20.2861 (100.0%)   16.5776 (100.0%)  Total

{
  totalTime: 16.613,
  maxMemory: 865320960
}
