$comment
	File created using the following command:
		vcd file ShiftDerecha.msim.vcd -direction
$end
$date
	Sun Oct 09 18:45:30 2016
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module ShiftDerecha_vlg_vec_tst $end
$var reg 32 ! A [31:0] $end
$var wire 1 " S [31] $end
$var wire 1 # S [30] $end
$var wire 1 $ S [29] $end
$var wire 1 % S [28] $end
$var wire 1 & S [27] $end
$var wire 1 ' S [26] $end
$var wire 1 ( S [25] $end
$var wire 1 ) S [24] $end
$var wire 1 * S [23] $end
$var wire 1 + S [22] $end
$var wire 1 , S [21] $end
$var wire 1 - S [20] $end
$var wire 1 . S [19] $end
$var wire 1 / S [18] $end
$var wire 1 0 S [17] $end
$var wire 1 1 S [16] $end
$var wire 1 2 S [15] $end
$var wire 1 3 S [14] $end
$var wire 1 4 S [13] $end
$var wire 1 5 S [12] $end
$var wire 1 6 S [11] $end
$var wire 1 7 S [10] $end
$var wire 1 8 S [9] $end
$var wire 1 9 S [8] $end
$var wire 1 : S [7] $end
$var wire 1 ; S [6] $end
$var wire 1 < S [5] $end
$var wire 1 = S [4] $end
$var wire 1 > S [3] $end
$var wire 1 ? S [2] $end
$var wire 1 @ S [1] $end
$var wire 1 A S [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var tri1 1 E devclrn $end
$var tri1 1 F devpor $end
$var tri1 1 G devoe $end
$var wire 1 H A[31]~input_o $end
$var wire 1 I ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 J A[0]~input_o $end
$var wire 1 K A[1]~input_o $end
$var wire 1 L A[2]~input_o $end
$var wire 1 M A[3]~input_o $end
$var wire 1 N A[4]~input_o $end
$var wire 1 O A[5]~input_o $end
$var wire 1 P A[6]~input_o $end
$var wire 1 Q A[7]~input_o $end
$var wire 1 R A[8]~input_o $end
$var wire 1 S A[9]~input_o $end
$var wire 1 T A[10]~input_o $end
$var wire 1 U A[11]~input_o $end
$var wire 1 V A[12]~input_o $end
$var wire 1 W A[13]~input_o $end
$var wire 1 X A[14]~input_o $end
$var wire 1 Y A[15]~input_o $end
$var wire 1 Z A[16]~input_o $end
$var wire 1 [ A[17]~input_o $end
$var wire 1 \ A[18]~input_o $end
$var wire 1 ] A[19]~input_o $end
$var wire 1 ^ A[20]~input_o $end
$var wire 1 _ A[21]~input_o $end
$var wire 1 ` A[22]~input_o $end
$var wire 1 a A[23]~input_o $end
$var wire 1 b A[24]~input_o $end
$var wire 1 c A[25]~input_o $end
$var wire 1 d A[26]~input_o $end
$var wire 1 e A[27]~input_o $end
$var wire 1 f A[28]~input_o $end
$var wire 1 g A[29]~input_o $end
$var wire 1 h A[30]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
0A
0@
1?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0B
1C
xD
1E
1F
1G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
$end
#1000000
