INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/LOGIC_SIGNAL_IP/LOGIC_SIGNAL_IP.srcs/sources_1/new/LOGIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/LOGIC_SIGNAL_IP/LOGIC_SIGNAL_IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
