`timescale 1ns / 1ps

module TestAdderSubtractor;
	reg cin;
	reg[3:0] a;
	reg[3:0] b;
	
	wire[4:0] c;
	
	
endmodule