library ieee;
use ieee.std_logic_1164.all;

entity dummy_block is
  port(
    input_0 : in std_logic;
    input_1 : in std_logic;
    output_0 : out std_logic;
    output_1 : out std_logic;
    output_2 : out std_logic;
    output_3 : out std_logic
  );
end entity dummy_block;

architecture dummy_block_arch of dummy_block is

begin

end architecture;
