 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SECdecoder_AWE_28bits_clk
Version: U-2022.12-SP6
Date   : Fri May 23 18:08:37 2025
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: r_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: W_new_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SECdecoder_AWE_28bits_clk
                     enG30K                fsa0m_a_generic_core_ss1p62v125c
  SECdecoder_AWE_28bits_clk_DW01_sub_0
                     enG5K                 fsa0m_a_generic_core_ss1p62v125c

  Point                                                        Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  1.00       1.00
  r_reg_5_/CK (QDFFN)                                          0.00       1.00 r
  r_reg_5_/Q (QDFFN)                                           0.58       1.58 f
  U381/O (INV1S)                                               0.62       2.20 r
  U304/O (ND3)                                                 0.35       2.54 f
  U305/O (NR2)                                                 0.33       2.87 r
  U275/O (INV1S)                                               0.64       3.50 f
  U276/O (OAI12HS)                                             0.40       3.91 r
  sub_138/B[0] (SECdecoder_AWE_28bits_clk_DW01_sub_0)          0.00       3.91 r
  sub_138/U39/O (ND2)                                          0.15       4.06 f
  sub_138/U2_1/CO (FA1S)                                       0.49       4.55 f
  sub_138/U2_2/CO (FA1S)                                       0.49       5.04 f
  sub_138/U2_3/CO (FA1S)                                       0.49       5.54 f
  sub_138/U2_4/CO (FA1S)                                       0.49       6.03 f
  sub_138/U2_5/CO (FA1S)                                       0.49       6.52 f
  sub_138/U2_6/CO (FA1S)                                       0.49       7.02 f
  sub_138/U2_7/CO (FA1S)                                       0.49       7.51 f
  sub_138/U2_8/CO (FA1S)                                       0.49       8.01 f
  sub_138/U2_9/CO (FA1S)                                       0.49       8.50 f
  sub_138/U2_10/CO (FA1S)                                      0.49       8.99 f
  sub_138/U2_11/CO (FA1S)                                      0.49       9.49 f
  sub_138/U2_12/CO (FA1S)                                      0.49       9.98 f
  sub_138/U2_13/CO (FA1S)                                      0.49      10.47 f
  sub_138/U2_14/CO (FA1S)                                      0.49      10.97 f
  sub_138/U2_15/CO (FA1S)                                      0.49      11.46 f
  sub_138/U2_16/CO (FA1S)                                      0.49      11.96 f
  sub_138/U2_17/CO (FA1S)                                      0.49      12.45 f
  sub_138/U2_18/CO (FA1S)                                      0.49      12.94 f
  sub_138/U2_19/CO (FA1S)                                      0.49      13.44 f
  sub_138/U2_20/CO (FA1S)                                      0.49      13.93 f
  sub_138/U2_21/CO (FA1S)                                      0.49      14.42 f
  sub_138/U2_22/CO (FA1S)                                      0.49      14.92 f
  sub_138/U2_23/CO (FA1S)                                      0.49      15.41 f
  sub_138/U2_24/CO (FA1S)                                      0.49      15.91 f
  sub_138/U2_25/CO (FA1S)                                      0.49      16.40 f
  sub_138/U2_26/CO (FA1S)                                      0.49      16.89 f
  sub_138/U2_27/CO (FA1S)                                      0.49      17.39 f
  sub_138/U2_28/CO (FA1S)                                      0.49      17.88 f
  sub_138/U2_29/CO (FA1S)                                      0.49      18.37 f
  sub_138/U2_30/CO (FA1S)                                      0.49      18.87 f
  sub_138/U2_31/CO (FA1S)                                      0.49      19.36 f
  sub_138/U2_32/CO (FA1S)                                      0.49      19.86 f
  sub_138/U2_33/CO (FA1S)                                      0.49      20.35 f
  sub_138/U2_34/CO (FA1S)                                      0.47      20.82 f
  sub_138/U2_35/O (XOR3)                                       0.33      21.14 f
  sub_138/DIFF[35] (SECdecoder_AWE_28bits_clk_DW01_sub_0)      0.00      21.14 f
  U449/O (MUX2)                                                0.31      21.46 f
  W_new_reg_35_/D (QDFFN)                                      0.00      21.46 f
  data arrival time                                                      21.46

  clock clk (rise edge)                                       40.00      40.00
  clock network delay (ideal)                                  1.00      41.00
  clock uncertainty                                           -0.30      40.70
  W_new_reg_35_/CK (QDFFN)                                     0.00      40.70 r
  library setup time                                          -0.13      40.57
  data required time                                                     40.57
  -------------------------------------------------------------------------------
  data required time                                                     40.57
  data arrival time                                                     -21.46
  -------------------------------------------------------------------------------
  slack (MET)                                                            19.11


1
