#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  5 14:34:43 2023
# Process ID: 30956
# Current directory: F:/cc/BIT-PIPELINE-CPU/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23192 F:\cc\BIT-PIPELINE-CPU\single_cycle\single_cycle.xpr
# Log file: F:/cc/BIT-PIPELINE-CPU/single_cycle/vivado.log
# Journal file: F:/cc/BIT-PIPELINE-CPU/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/blessing software/Desktop/single_cycle/single_cycle' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {F:/cc/BIT-PIPELINE-CPU/single_cycle/led_test.hex.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/cc/BIT-PIPELINE-CPU/single_cycle/led_test.hex.coe' provided. It will be converted relative to IP Instance files '../../../../../led_test.hex.coe'
generate_target all [get_files  F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 4 inst_rom_synth_1
[Tue Sep  5 15:00:08 2023] Launched inst_rom_synth_1...
Run output will be captured here: F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.ip_user_files/sim_scripts -ip_user_files_dir F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.ip_user_files -ipstatic_source_dir F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/test1.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pred_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port '_reg_wa' [F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'reg_wa' [F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:261]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pipeline_reg_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pipeline_reg_E
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeline_reg_M
Compiling module xil_defaultlib.pipeline_reg_W
Compiling module xil_defaultlib.pred_pc
Compiling module xil_defaultlib.flag_gen
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep  5 15:00:53 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1076.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {F:/cc/BIT-PIPELINE-CPU/single_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config F:/cc/BIT-PIPELINE-CPU/single_cycle/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.single_cycle0.data_ram_4k.inst at time               255000 ns: 
Reading from out-of-range address. Max address in testbench.single_cycle0.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1076.973 ; gain = 0.000
save_wave_config {F:/cc/BIT-PIPELINE-CPU/single_cycle/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 15:02:49 2023...
