
USART_printf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036e0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000660  080037ec  080037ec  000047ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e4c  08003e4c  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003e4c  08003e4c  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003e4c  08003e4c  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e4c  08003e4c  00004e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e50  08003e50  00004e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003e54  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08003ebc  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08003ebc  00005220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006fdb  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015ac  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000738  00000000  00000000  0000d618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000575  00000000  00000000  0000dd50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017903  00000000  00000000  0000e2c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008504  00000000  00000000  00025bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083f84  00000000  00000000  0002e0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b2050  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002398  00000000  00000000  000b2094  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000b442c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080037d4 	.word	0x080037d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080037d4 	.word	0x080037d4

0800014c <LF>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

int dir = 0;
int LF(int dir){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
      switch(dir){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b02      	cmp	r3, #2
 8000158:	d020      	beq.n	800019c <LF+0x50>
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	2b02      	cmp	r3, #2
 800015e:	dc29      	bgt.n	80001b4 <LF+0x68>
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	2b00      	cmp	r3, #0
 8000164:	d00e      	beq.n	8000184 <LF+0x38>
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	2b01      	cmp	r3, #1
 800016a:	d123      	bne.n	80001b4 <LF+0x68>
         case 1:
            HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1);
 800016c:	2201      	movs	r2, #1
 800016e:	2108      	movs	r1, #8
 8000170:	4813      	ldr	r0, [pc, #76]	@ (80001c0 <LF+0x74>)
 8000172:	f001 fc92 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 8000176:	2200      	movs	r2, #0
 8000178:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800017c:	4811      	ldr	r0, [pc, #68]	@ (80001c4 <LF+0x78>)
 800017e:	f001 fc8c 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 8000182:	e017      	b.n	80001b4 <LF+0x68>

         case 0:
            HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 8000184:	2200      	movs	r2, #0
 8000186:	2108      	movs	r1, #8
 8000188:	480d      	ldr	r0, [pc, #52]	@ (80001c0 <LF+0x74>)
 800018a:	f001 fc86 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1);
 800018e:	2201      	movs	r2, #1
 8000190:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000194:	480b      	ldr	r0, [pc, #44]	@ (80001c4 <LF+0x78>)
 8000196:	f001 fc80 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 800019a:	e00b      	b.n	80001b4 <LF+0x68>

         case 2:
            HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 800019c:	2200      	movs	r2, #0
 800019e:	2108      	movs	r1, #8
 80001a0:	4807      	ldr	r0, [pc, #28]	@ (80001c0 <LF+0x74>)
 80001a2:	f001 fc7a 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 80001a6:	2200      	movs	r2, #0
 80001a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001ac:	4805      	ldr	r0, [pc, #20]	@ (80001c4 <LF+0x78>)
 80001ae:	f001 fc74 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 80001b2:	bf00      	nop
   }
      return 0;
 80001b4:	2300      	movs	r3, #0
}
 80001b6:	4618      	mov	r0, r3
 80001b8:	3708      	adds	r7, #8
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bd80      	pop	{r7, pc}
 80001be:	bf00      	nop
 80001c0:	40010c00 	.word	0x40010c00
 80001c4:	40010800 	.word	0x40010800

080001c8 <LB>:
int LB(int dir){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
      switch(dir){
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	2b02      	cmp	r3, #2
 80001d4:	d022      	beq.n	800021c <LB+0x54>
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	2b02      	cmp	r3, #2
 80001da:	dc2c      	bgt.n	8000236 <LB+0x6e>
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d00f      	beq.n	8000202 <LB+0x3a>
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	2b01      	cmp	r3, #1
 80001e6:	d126      	bne.n	8000236 <LB+0x6e>
         case 1:
            HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1);
 80001e8:	2201      	movs	r2, #1
 80001ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80001ee:	4814      	ldr	r0, [pc, #80]	@ (8000240 <LB+0x78>)
 80001f0:	f001 fc53 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80001f4:	2200      	movs	r2, #0
 80001f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001fa:	4812      	ldr	r0, [pc, #72]	@ (8000244 <LB+0x7c>)
 80001fc:	f001 fc4d 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 8000200:	e019      	b.n	8000236 <LB+0x6e>

         case 0:
            HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 8000202:	2200      	movs	r2, #0
 8000204:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000208:	480d      	ldr	r0, [pc, #52]	@ (8000240 <LB+0x78>)
 800020a:	f001 fc46 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1);
 800020e:	2201      	movs	r2, #1
 8000210:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000214:	480b      	ldr	r0, [pc, #44]	@ (8000244 <LB+0x7c>)
 8000216:	f001 fc40 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 800021a:	e00c      	b.n	8000236 <LB+0x6e>

         case 2:
            HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 800021c:	2200      	movs	r2, #0
 800021e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000222:	4807      	ldr	r0, [pc, #28]	@ (8000240 <LB+0x78>)
 8000224:	f001 fc39 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 8000228:	2200      	movs	r2, #0
 800022a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800022e:	4805      	ldr	r0, [pc, #20]	@ (8000244 <LB+0x7c>)
 8000230:	f001 fc33 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 8000234:	bf00      	nop
   }
      return 0;
 8000236:	2300      	movs	r3, #0
}
 8000238:	4618      	mov	r0, r3
 800023a:	3708      	adds	r7, #8
 800023c:	46bd      	mov	sp, r7
 800023e:	bd80      	pop	{r7, pc}
 8000240:	40010800 	.word	0x40010800
 8000244:	40010c00 	.word	0x40010c00

08000248 <RF>:
int RF(int dir){
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
      switch(dir){
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	2b02      	cmp	r3, #2
 8000254:	d01e      	beq.n	8000294 <RF+0x4c>
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	2b02      	cmp	r3, #2
 800025a:	dc26      	bgt.n	80002aa <RF+0x62>
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d00d      	beq.n	800027e <RF+0x36>
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2b01      	cmp	r3, #1
 8000266:	d120      	bne.n	80002aa <RF+0x62>
         case 1:
            HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1);
 8000268:	2201      	movs	r2, #1
 800026a:	2110      	movs	r1, #16
 800026c:	4811      	ldr	r0, [pc, #68]	@ (80002b4 <RF+0x6c>)
 800026e:	f001 fc14 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 8000272:	2200      	movs	r2, #0
 8000274:	2120      	movs	r1, #32
 8000276:	480f      	ldr	r0, [pc, #60]	@ (80002b4 <RF+0x6c>)
 8000278:	f001 fc0f 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 800027c:	e015      	b.n	80002aa <RF+0x62>

         case 0:
            HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 800027e:	2200      	movs	r2, #0
 8000280:	2110      	movs	r1, #16
 8000282:	480c      	ldr	r0, [pc, #48]	@ (80002b4 <RF+0x6c>)
 8000284:	f001 fc09 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1);
 8000288:	2201      	movs	r2, #1
 800028a:	2120      	movs	r1, #32
 800028c:	4809      	ldr	r0, [pc, #36]	@ (80002b4 <RF+0x6c>)
 800028e:	f001 fc04 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 8000292:	e00a      	b.n	80002aa <RF+0x62>

         case 2:
            HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 8000294:	2200      	movs	r2, #0
 8000296:	2110      	movs	r1, #16
 8000298:	4806      	ldr	r0, [pc, #24]	@ (80002b4 <RF+0x6c>)
 800029a:	f001 fbfe 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 800029e:	2200      	movs	r2, #0
 80002a0:	2120      	movs	r1, #32
 80002a2:	4804      	ldr	r0, [pc, #16]	@ (80002b4 <RF+0x6c>)
 80002a4:	f001 fbf9 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 80002a8:	bf00      	nop
   }
      return 0;
 80002aa:	2300      	movs	r3, #0
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	3708      	adds	r7, #8
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	40010c00 	.word	0x40010c00

080002b8 <RB>:
int RB(int dir){
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
      switch(dir){
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	2b02      	cmp	r3, #2
 80002c4:	d022      	beq.n	800030c <RB+0x54>
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	2b02      	cmp	r3, #2
 80002ca:	dc2c      	bgt.n	8000326 <RB+0x6e>
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d00f      	beq.n	80002f2 <RB+0x3a>
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	2b01      	cmp	r3, #1
 80002d6:	d126      	bne.n	8000326 <RB+0x6e>
         case 1:
            HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1);
 80002d8:	2201      	movs	r2, #1
 80002da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002de:	4814      	ldr	r0, [pc, #80]	@ (8000330 <RB+0x78>)
 80002e0:	f001 fbdb 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 80002e4:	2200      	movs	r2, #0
 80002e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002ea:	4811      	ldr	r0, [pc, #68]	@ (8000330 <RB+0x78>)
 80002ec:	f001 fbd5 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 80002f0:	e019      	b.n	8000326 <RB+0x6e>

         case 0:
            HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 80002f2:	2200      	movs	r2, #0
 80002f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002f8:	480d      	ldr	r0, [pc, #52]	@ (8000330 <RB+0x78>)
 80002fa:	f001 fbce 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1);
 80002fe:	2201      	movs	r2, #1
 8000300:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000304:	480a      	ldr	r0, [pc, #40]	@ (8000330 <RB+0x78>)
 8000306:	f001 fbc8 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 800030a:	e00c      	b.n	8000326 <RB+0x6e>

         case 2:
            HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 800030c:	2200      	movs	r2, #0
 800030e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000312:	4807      	ldr	r0, [pc, #28]	@ (8000330 <RB+0x78>)
 8000314:	f001 fbc1 	bl	8001a9a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 8000318:	2200      	movs	r2, #0
 800031a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800031e:	4804      	ldr	r0, [pc, #16]	@ (8000330 <RB+0x78>)
 8000320:	f001 fbbb 	bl	8001a9a <HAL_GPIO_WritePin>
         break;
 8000324:	bf00      	nop
   }
      return 0;
 8000326:	2300      	movs	r3, #0
}
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	40010c00 	.word	0x40010c00

08000334 <TLF>:

int TLF(){
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
   RF(1); RB(1); LF(2); LB(2);
 8000338:	2001      	movs	r0, #1
 800033a:	f7ff ff85 	bl	8000248 <RF>
 800033e:	2001      	movs	r0, #1
 8000340:	f7ff ffba 	bl	80002b8 <RB>
 8000344:	2002      	movs	r0, #2
 8000346:	f7ff ff01 	bl	800014c <LF>
 800034a:	2002      	movs	r0, #2
 800034c:	f7ff ff3c 	bl	80001c8 <LB>
   return 0;
 8000350:	2300      	movs	r3, #0
}
 8000352:	4618      	mov	r0, r3
 8000354:	bd80      	pop	{r7, pc}

08000356 <TRF>:
int TRF(){
 8000356:	b580      	push	{r7, lr}
 8000358:	af00      	add	r7, sp, #0
   RF(2); RB(2); LF(1); LB(1);
 800035a:	2002      	movs	r0, #2
 800035c:	f7ff ff74 	bl	8000248 <RF>
 8000360:	2002      	movs	r0, #2
 8000362:	f7ff ffa9 	bl	80002b8 <RB>
 8000366:	2001      	movs	r0, #1
 8000368:	f7ff fef0 	bl	800014c <LF>
 800036c:	2001      	movs	r0, #1
 800036e:	f7ff ff2b 	bl	80001c8 <LB>
   return 0;
 8000372:	2300      	movs	r3, #0
}
 8000374:	4618      	mov	r0, r3
 8000376:	bd80      	pop	{r7, pc}

08000378 <TLB>:
int TLB(){
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
   RF(0); RB(0); LF(2); LB(2);
 800037c:	2000      	movs	r0, #0
 800037e:	f7ff ff63 	bl	8000248 <RF>
 8000382:	2000      	movs	r0, #0
 8000384:	f7ff ff98 	bl	80002b8 <RB>
 8000388:	2002      	movs	r0, #2
 800038a:	f7ff fedf 	bl	800014c <LF>
 800038e:	2002      	movs	r0, #2
 8000390:	f7ff ff1a 	bl	80001c8 <LB>
   return 0;
 8000394:	2300      	movs	r3, #0
}
 8000396:	4618      	mov	r0, r3
 8000398:	bd80      	pop	{r7, pc}

0800039a <TRB>:
int TRB(){
 800039a:	b580      	push	{r7, lr}
 800039c:	af00      	add	r7, sp, #0
   RF(2); RB(2); LF(0); LB(0);
 800039e:	2002      	movs	r0, #2
 80003a0:	f7ff ff52 	bl	8000248 <RF>
 80003a4:	2002      	movs	r0, #2
 80003a6:	f7ff ff87 	bl	80002b8 <RB>
 80003aa:	2000      	movs	r0, #0
 80003ac:	f7ff fece 	bl	800014c <LF>
 80003b0:	2000      	movs	r0, #0
 80003b2:	f7ff ff09 	bl	80001c8 <LB>
   return 0;
 80003b6:	2300      	movs	r3, #0
}
 80003b8:	4618      	mov	r0, r3
 80003ba:	bd80      	pop	{r7, pc}

080003bc <MF>:
   void MF()
   {
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1);
 80003c0:	2201      	movs	r2, #1
 80003c2:	2108      	movs	r1, #8
 80003c4:	4816      	ldr	r0, [pc, #88]	@ (8000420 <MF+0x64>)
 80003c6:	f001 fb68 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 80003ca:	2200      	movs	r2, #0
 80003cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003d0:	4814      	ldr	r0, [pc, #80]	@ (8000424 <MF+0x68>)
 80003d2:	f001 fb62 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1);
 80003d6:	2201      	movs	r2, #1
 80003d8:	2110      	movs	r1, #16
 80003da:	4811      	ldr	r0, [pc, #68]	@ (8000420 <MF+0x64>)
 80003dc:	f001 fb5d 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2120      	movs	r1, #32
 80003e4:	480e      	ldr	r0, [pc, #56]	@ (8000420 <MF+0x64>)
 80003e6:	f001 fb58 	bl	8001a9a <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1);
 80003ea:	2201      	movs	r2, #1
 80003ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003f0:	480c      	ldr	r0, [pc, #48]	@ (8000424 <MF+0x68>)
 80003f2:	f001 fb52 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80003f6:	2200      	movs	r2, #0
 80003f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003fc:	4808      	ldr	r0, [pc, #32]	@ (8000420 <MF+0x64>)
 80003fe:	f001 fb4c 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1);
 8000402:	2201      	movs	r2, #1
 8000404:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000408:	4805      	ldr	r0, [pc, #20]	@ (8000420 <MF+0x64>)
 800040a:	f001 fb46 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 800040e:	2200      	movs	r2, #0
 8000410:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000414:	4802      	ldr	r0, [pc, #8]	@ (8000420 <MF+0x64>)
 8000416:	f001 fb40 	bl	8001a9a <HAL_GPIO_WritePin>
   }
 800041a:	bf00      	nop
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	40010c00 	.word	0x40010c00
 8000424:	40010800 	.word	0x40010800

08000428 <MB>:

   void MB()
   {
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 800042c:	2200      	movs	r2, #0
 800042e:	2108      	movs	r1, #8
 8000430:	4816      	ldr	r0, [pc, #88]	@ (800048c <MB+0x64>)
 8000432:	f001 fb32 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1);
 8000436:	2201      	movs	r2, #1
 8000438:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800043c:	4814      	ldr	r0, [pc, #80]	@ (8000490 <MB+0x68>)
 800043e:	f001 fb2c 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 8000442:	2200      	movs	r2, #0
 8000444:	2110      	movs	r1, #16
 8000446:	4811      	ldr	r0, [pc, #68]	@ (800048c <MB+0x64>)
 8000448:	f001 fb27 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1);
 800044c:	2201      	movs	r2, #1
 800044e:	2120      	movs	r1, #32
 8000450:	480e      	ldr	r0, [pc, #56]	@ (800048c <MB+0x64>)
 8000452:	f001 fb22 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 8000456:	2200      	movs	r2, #0
 8000458:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800045c:	480c      	ldr	r0, [pc, #48]	@ (8000490 <MB+0x68>)
 800045e:	f001 fb1c 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1);
 8000462:	2201      	movs	r2, #1
 8000464:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000468:	4808      	ldr	r0, [pc, #32]	@ (800048c <MB+0x64>)
 800046a:	f001 fb16 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 800046e:	2200      	movs	r2, #0
 8000470:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000474:	4805      	ldr	r0, [pc, #20]	@ (800048c <MB+0x64>)
 8000476:	f001 fb10 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1);
 800047a:	2201      	movs	r2, #1
 800047c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000480:	4802      	ldr	r0, [pc, #8]	@ (800048c <MB+0x64>)
 8000482:	f001 fb0a 	bl	8001a9a <HAL_GPIO_WritePin>
   }
 8000486:	bf00      	nop
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40010c00 	.word	0x40010c00
 8000490:	40010800 	.word	0x40010800

08000494 <MR>:

   // ML과 MR 스왑됨 (좌우 방향 수정)
   void MR()
   {
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 8000498:	2200      	movs	r2, #0
 800049a:	2108      	movs	r1, #8
 800049c:	4816      	ldr	r0, [pc, #88]	@ (80004f8 <MR+0x64>)
 800049e:	f001 fafc 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 80004a2:	2200      	movs	r2, #0
 80004a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004a8:	4814      	ldr	r0, [pc, #80]	@ (80004fc <MR+0x68>)
 80004aa:	f001 faf6 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1);
 80004ae:	2201      	movs	r2, #1
 80004b0:	2110      	movs	r1, #16
 80004b2:	4811      	ldr	r0, [pc, #68]	@ (80004f8 <MR+0x64>)
 80004b4:	f001 faf1 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 80004b8:	2200      	movs	r2, #0
 80004ba:	2120      	movs	r1, #32
 80004bc:	480e      	ldr	r0, [pc, #56]	@ (80004f8 <MR+0x64>)
 80004be:	f001 faec 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004c8:	480c      	ldr	r0, [pc, #48]	@ (80004fc <MR+0x68>)
 80004ca:	f001 fae6 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80004ce:	2200      	movs	r2, #0
 80004d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004d4:	4808      	ldr	r0, [pc, #32]	@ (80004f8 <MR+0x64>)
 80004d6:	f001 fae0 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1);
 80004da:	2201      	movs	r2, #1
 80004dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004e0:	4805      	ldr	r0, [pc, #20]	@ (80004f8 <MR+0x64>)
 80004e2:	f001 fada 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 80004e6:	2200      	movs	r2, #0
 80004e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004ec:	4802      	ldr	r0, [pc, #8]	@ (80004f8 <MR+0x64>)
 80004ee:	f001 fad4 	bl	8001a9a <HAL_GPIO_WritePin>
   }
 80004f2:	bf00      	nop
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	40010c00 	.word	0x40010c00
 80004fc:	40010800 	.word	0x40010800

08000500 <ML>:
   void ML()
   {
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1);
 8000504:	2201      	movs	r2, #1
 8000506:	2108      	movs	r1, #8
 8000508:	4816      	ldr	r0, [pc, #88]	@ (8000564 <ML+0x64>)
 800050a:	f001 fac6 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 800050e:	2200      	movs	r2, #0
 8000510:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000514:	4814      	ldr	r0, [pc, #80]	@ (8000568 <ML+0x68>)
 8000516:	f001 fac0 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 800051a:	2200      	movs	r2, #0
 800051c:	2110      	movs	r1, #16
 800051e:	4811      	ldr	r0, [pc, #68]	@ (8000564 <ML+0x64>)
 8000520:	f001 fabb 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 8000524:	2200      	movs	r2, #0
 8000526:	2120      	movs	r1, #32
 8000528:	480e      	ldr	r0, [pc, #56]	@ (8000564 <ML+0x64>)
 800052a:	f001 fab6 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1);
 800052e:	2201      	movs	r2, #1
 8000530:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000534:	480c      	ldr	r0, [pc, #48]	@ (8000568 <ML+0x68>)
 8000536:	f001 fab0 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 800053a:	2200      	movs	r2, #0
 800053c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000540:	4808      	ldr	r0, [pc, #32]	@ (8000564 <ML+0x64>)
 8000542:	f001 faaa 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 8000546:	2200      	movs	r2, #0
 8000548:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800054c:	4805      	ldr	r0, [pc, #20]	@ (8000564 <ML+0x64>)
 800054e:	f001 faa4 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000558:	4802      	ldr	r0, [pc, #8]	@ (8000564 <ML+0x64>)
 800055a:	f001 fa9e 	bl	8001a9a <HAL_GPIO_WritePin>
   }
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40010c00 	.word	0x40010c00
 8000568:	40010800 	.word	0x40010800

0800056c <ST>:
   void ST()
   {
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 8000570:	2200      	movs	r2, #0
 8000572:	2108      	movs	r1, #8
 8000574:	4816      	ldr	r0, [pc, #88]	@ (80005d0 <ST+0x64>)
 8000576:	f001 fa90 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 800057a:	2200      	movs	r2, #0
 800057c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000580:	4814      	ldr	r0, [pc, #80]	@ (80005d4 <ST+0x68>)
 8000582:	f001 fa8a 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 8000586:	2200      	movs	r2, #0
 8000588:	2110      	movs	r1, #16
 800058a:	4811      	ldr	r0, [pc, #68]	@ (80005d0 <ST+0x64>)
 800058c:	f001 fa85 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 8000590:	2200      	movs	r2, #0
 8000592:	2120      	movs	r1, #32
 8000594:	480e      	ldr	r0, [pc, #56]	@ (80005d0 <ST+0x64>)
 8000596:	f001 fa80 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 800059a:	2200      	movs	r2, #0
 800059c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005a0:	480c      	ldr	r0, [pc, #48]	@ (80005d4 <ST+0x68>)
 80005a2:	f001 fa7a 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ac:	4808      	ldr	r0, [pc, #32]	@ (80005d0 <ST+0x64>)
 80005ae:	f001 fa74 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005b8:	4805      	ldr	r0, [pc, #20]	@ (80005d0 <ST+0x64>)
 80005ba:	f001 fa6e 	bl	8001a9a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 80005be:	2200      	movs	r2, #0
 80005c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005c4:	4802      	ldr	r0, [pc, #8]	@ (80005d0 <ST+0x64>)
 80005c6:	f001 fa68 	bl	8001a9a <HAL_GPIO_WritePin>
   }
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40010c00 	.word	0x40010c00
 80005d4:	40010800 	.word	0x40010800

080005d8 <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
    if (ch == '\n')
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2b0a      	cmp	r3, #10
 80005e4:	d106      	bne.n	80005f4 <__io_putchar+0x1c>
        HAL_UART_Transmit(&huart2, (uint8_t*)"\r", 1, HAL_MAX_DELAY);
 80005e6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ea:	2201      	movs	r2, #1
 80005ec:	4907      	ldr	r1, [pc, #28]	@ (800060c <__io_putchar+0x34>)
 80005ee:	4808      	ldr	r0, [pc, #32]	@ (8000610 <__io_putchar+0x38>)
 80005f0:	f001 feee 	bl	80023d0 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80005f4:	1d39      	adds	r1, r7, #4
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	2201      	movs	r2, #1
 80005fc:	4804      	ldr	r0, [pc, #16]	@ (8000610 <__io_putchar+0x38>)
 80005fe:	f001 fee7 	bl	80023d0 <HAL_UART_Transmit>
    return ch;
 8000602:	687b      	ldr	r3, [r7, #4]
}
 8000604:	4618      	mov	r0, r3
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	080037ec 	.word	0x080037ec
 8000610:	20000084 	.word	0x20000084

08000614 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
    uint8_t ch;
    HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY);
 800061a:	1df9      	adds	r1, r7, #7
 800061c:	f04f 33ff 	mov.w	r3, #4294967295
 8000620:	2201      	movs	r2, #1
 8000622:	4804      	ldr	r0, [pc, #16]	@ (8000634 <__io_getchar+0x20>)
 8000624:	f001 ff5f 	bl	80024e6 <HAL_UART_Receive>
    return ch;
 8000628:	79fb      	ldrb	r3, [r7, #7]
}
 800062a:	4618      	mov	r0, r3
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	20000084 	.word	0x20000084

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b5b0      	push	{r4, r5, r7, lr}
 800063a:	b08e      	sub	sp, #56	@ 0x38
 800063c:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
    // === 센서 변수 ===
    uint8_t SEN1 = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t SEN2 = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t SEN1_prev = 0;
 800064a:	2300      	movs	r3, #0
 800064c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    uint8_t SEN2_prev = 0;
 8000650:	2300      	movs	r3, #0
 8000652:	f887 3020 	strb.w	r3, [r7, #32]

    // === 서빙 로봇 상태 변수 ===
    // 0: 홈대기, 1: 전진중, 2: 도착-물건제거대기, 3: 복귀중, 4: 수동모드
    uint8_t system_state = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t target_table = 0;   // 목표 테이블 번호 (1, 2, 3)
 800065c:	2300      	movs	r3, #0
 800065e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    uint8_t item_sensor = 0;    // 물건 감지 센서 (1: 물건있음, 0: 없음)
 8000662:	2300      	movs	r3, #0
 8000664:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    uint8_t item_sensor_prev = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	77fb      	strb	r3, [r7, #31]

    // === 구간 추적 ===
    // 센서 시퀀스: (0,0) → (1,1) → (1,0) → (0,1) → (0,0)
    //             홈      구간1    구간2    구간3    구간4(테이블3)
    uint8_t zone_count = 0;     // 지나간 센서 변화 횟수
 800066c:	2300      	movs	r3, #0
 800066e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000672:	f000 fee3 	bl	800143c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000676:	f000 fc6b 	bl	8000f50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067a:	f000 fcd5 	bl	8001028 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800067e:	f000 fca9 	bl	8000fd4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    printf("\n========================================\n");
 8000682:	48d2      	ldr	r0, [pc, #840]	@ (80009cc <main+0x394>)
 8000684:	f002 fa3a 	bl	8002afc <puts>
    printf("       서빙 로봇 시스템 v1.4\n");
 8000688:	48d1      	ldr	r0, [pc, #836]	@ (80009d0 <main+0x398>)
 800068a:	f002 fa37 	bl	8002afc <puts>
    printf("========================================\n");
 800068e:	48d1      	ldr	r0, [pc, #836]	@ (80009d4 <main+0x39c>)
 8000690:	f002 fa34 	bl	8002afc <puts>
    printf("[테이블 선택] 1, 2, 3\n");
 8000694:	48d0      	ldr	r0, [pc, #832]	@ (80009d8 <main+0x3a0>)
 8000696:	f002 fa31 	bl	8002afc <puts>
    printf("[물건 센서]   L: 물건올림, U: 물건내림\n");
 800069a:	48d0      	ldr	r0, [pc, #832]	@ (80009dc <main+0x3a4>)
 800069c:	f002 fa2e 	bl	8002afc <puts>
    printf("[제어]       0: 강제복귀, X: 비상정지\n");
 80006a0:	48cf      	ldr	r0, [pc, #828]	@ (80009e0 <main+0x3a8>)
 80006a2:	f002 fa2b 	bl	8002afc <puts>
    printf("[수동조작]   W/A/S/D: 이동, q/e/z/c: 회전\n");
 80006a6:	48cf      	ldr	r0, [pc, #828]	@ (80009e4 <main+0x3ac>)
 80006a8:	f002 fa28 	bl	8002afc <puts>
    printf("========================================\n");
 80006ac:	48c9      	ldr	r0, [pc, #804]	@ (80009d4 <main+0x39c>)
 80006ae:	f002 fa25 	bl	8002afc <puts>
    printf("센서 시퀀스:\n");
 80006b2:	48cd      	ldr	r0, [pc, #820]	@ (80009e8 <main+0x3b0>)
 80006b4:	f002 fa22 	bl	8002afc <puts>
    printf("홈(0,0)→(1,1)→(1,0)T1→(0,1)T2→(0,0)T3\n");
 80006b8:	48cc      	ldr	r0, [pc, #816]	@ (80009ec <main+0x3b4>)
 80006ba:	f002 fa1f 	bl	8002afc <puts>
    printf("========================================\n\n");
 80006be:	48cc      	ldr	r0, [pc, #816]	@ (80009f0 <main+0x3b8>)
 80006c0:	f002 fa1c 	bl	8002afc <puts>
    while (1)
    {
        // ============================================
        // === 센서 읽기 ===
        // ============================================
        SEN1_prev = SEN1;
 80006c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80006c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        SEN2_prev = SEN2;
 80006cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80006d0:	f887 3020 	strb.w	r3, [r7, #32]
        SEN1 = HAL_GPIO_ReadPin(LT1_GPIO_Port, LT1_Pin);
 80006d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006d8:	48c6      	ldr	r0, [pc, #792]	@ (80009f4 <main+0x3bc>)
 80006da:	f001 f9c7 	bl	8001a6c <HAL_GPIO_ReadPin>
 80006de:	4603      	mov	r3, r0
 80006e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        SEN2 = HAL_GPIO_ReadPin(LT2_GPIO_Port, LT2_Pin);
 80006e4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006e8:	48c2      	ldr	r0, [pc, #776]	@ (80009f4 <main+0x3bc>)
 80006ea:	f001 f9bf 	bl	8001a6c <HAL_GPIO_ReadPin>
 80006ee:	4603      	mov	r3, r0
 80006f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        // === 물건 감지 센서 읽기 ===
        // 센서 극성: 물건 있음 = 0 (LOAD), 물건 없음 = 1 (UNLOAD)
        item_sensor_prev = item_sensor;
 80006f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80006f8:	77fb      	strb	r3, [r7, #31]
        uint8_t item_raw = HAL_GPIO_ReadPin(ITEM_GPIO_Port, ITEM_Pin);
 80006fa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006fe:	48bd      	ldr	r0, [pc, #756]	@ (80009f4 <main+0x3bc>)
 8000700:	f001 f9b4 	bl	8001a6c <HAL_GPIO_ReadPin>
 8000704:	4603      	mov	r3, r0
 8000706:	77bb      	strb	r3, [r7, #30]
        item_sensor = (item_raw == 0) ? 1 : 0;
 8000708:	7fbb      	ldrb	r3, [r7, #30]
 800070a:	2b00      	cmp	r3, #0
 800070c:	bf0c      	ite	eq
 800070e:	2301      	moveq	r3, #1
 8000710:	2300      	movne	r3, #0
 8000712:	b2db      	uxtb	r3, r3
 8000714:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        // 센서 상태 변화 시 LOAD/UNLOAD 출력
        if (item_sensor != item_sensor_prev) {
 8000718:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800071c:	7ffb      	ldrb	r3, [r7, #31]
 800071e:	429a      	cmp	r2, r3
 8000720:	d00a      	beq.n	8000738 <main+0x100>
            if (item_sensor == 1) {
 8000722:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000726:	2b01      	cmp	r3, #1
 8000728:	d103      	bne.n	8000732 <main+0xfa>
                printf(">>> LOAD\n");
 800072a:	48b3      	ldr	r0, [pc, #716]	@ (80009f8 <main+0x3c0>)
 800072c:	f002 f9e6 	bl	8002afc <puts>
 8000730:	e002      	b.n	8000738 <main+0x100>
            } else {
                printf(">>> UNLOAD\n");
 8000732:	48b2      	ldr	r0, [pc, #712]	@ (80009fc <main+0x3c4>)
 8000734:	f002 f9e2 	bl	8002afc <puts>
        }

        // ============================================
        // === 키 입력 처리 ===
        // ============================================
        uart_status = HAL_UART_Receive(&huart2, &rx_data, 1, 10);
 8000738:	f107 0117 	add.w	r1, r7, #23
 800073c:	230a      	movs	r3, #10
 800073e:	2201      	movs	r2, #1
 8000740:	48af      	ldr	r0, [pc, #700]	@ (8000a00 <main+0x3c8>)
 8000742:	f001 fed0 	bl	80024e6 <HAL_UART_Receive>
 8000746:	4603      	mov	r3, r0
 8000748:	777b      	strb	r3, [r7, #29]

        if (uart_status == HAL_OK)
 800074a:	7f7b      	ldrb	r3, [r7, #29]
 800074c:	2b00      	cmp	r3, #0
 800074e:	f040 81c7 	bne.w	8000ae0 <main+0x4a8>
        {
            printf("입력: %c\n", rx_data);
 8000752:	7dfb      	ldrb	r3, [r7, #23]
 8000754:	4619      	mov	r1, r3
 8000756:	48ab      	ldr	r0, [pc, #684]	@ (8000a04 <main+0x3cc>)
 8000758:	f002 f968 	bl	8002a2c <iprintf>

            switch (rx_data)
 800075c:	7dfb      	ldrb	r3, [r7, #23]
 800075e:	3b30      	subs	r3, #48	@ 0x30
 8000760:	2b4a      	cmp	r3, #74	@ 0x4a
 8000762:	f200 81ba 	bhi.w	8000ada <main+0x4a2>
 8000766:	a201      	add	r2, pc, #4	@ (adr r2, 800076c <main+0x134>)
 8000768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800076c:	08000981 	.word	0x08000981
 8000770:	08000899 	.word	0x08000899
 8000774:	080008dd 	.word	0x080008dd
 8000778:	08000921 	.word	0x08000921
 800077c:	08000adb 	.word	0x08000adb
 8000780:	08000adb 	.word	0x08000adb
 8000784:	08000adb 	.word	0x08000adb
 8000788:	08000adb 	.word	0x08000adb
 800078c:	08000adb 	.word	0x08000adb
 8000790:	08000adb 	.word	0x08000adb
 8000794:	08000adb 	.word	0x08000adb
 8000798:	08000adb 	.word	0x08000adb
 800079c:	08000adb 	.word	0x08000adb
 80007a0:	08000adb 	.word	0x08000adb
 80007a4:	08000adb 	.word	0x08000adb
 80007a8:	08000adb 	.word	0x08000adb
 80007ac:	08000adb 	.word	0x08000adb
 80007b0:	08000a6f 	.word	0x08000a6f
 80007b4:	08000adb 	.word	0x08000adb
 80007b8:	08000ac9 	.word	0x08000ac9
 80007bc:	08000a81 	.word	0x08000a81
 80007c0:	08000aa5 	.word	0x08000aa5
 80007c4:	08000adb 	.word	0x08000adb
 80007c8:	08000adb 	.word	0x08000adb
 80007cc:	08000adb 	.word	0x08000adb
 80007d0:	08000adb 	.word	0x08000adb
 80007d4:	08000adb 	.word	0x08000adb
 80007d8:	08000adb 	.word	0x08000adb
 80007dc:	08000965 	.word	0x08000965
 80007e0:	08000adb 	.word	0x08000adb
 80007e4:	08000adb 	.word	0x08000adb
 80007e8:	08000adb 	.word	0x08000adb
 80007ec:	08000adb 	.word	0x08000adb
 80007f0:	08000a93 	.word	0x08000a93
 80007f4:	08000adb 	.word	0x08000adb
 80007f8:	08000a5d 	.word	0x08000a5d
 80007fc:	08000adb 	.word	0x08000adb
 8000800:	08000973 	.word	0x08000973
 8000804:	08000adb 	.word	0x08000adb
 8000808:	08000a4b 	.word	0x08000a4b
 800080c:	08000a2d 	.word	0x08000a2d
 8000810:	08000adb 	.word	0x08000adb
 8000814:	08000ab7 	.word	0x08000ab7
 8000818:	08000adb 	.word	0x08000adb
 800081c:	08000adb 	.word	0x08000adb
 8000820:	08000adb 	.word	0x08000adb
 8000824:	08000adb 	.word	0x08000adb
 8000828:	08000adb 	.word	0x08000adb
 800082c:	08000adb 	.word	0x08000adb
 8000830:	08000a6f 	.word	0x08000a6f
 8000834:	08000adb 	.word	0x08000adb
 8000838:	08000ac9 	.word	0x08000ac9
 800083c:	08000a81 	.word	0x08000a81
 8000840:	08000aa5 	.word	0x08000aa5
 8000844:	08000adb 	.word	0x08000adb
 8000848:	08000adb 	.word	0x08000adb
 800084c:	08000adb 	.word	0x08000adb
 8000850:	08000adb 	.word	0x08000adb
 8000854:	08000adb 	.word	0x08000adb
 8000858:	08000adb 	.word	0x08000adb
 800085c:	08000965 	.word	0x08000965
 8000860:	08000adb 	.word	0x08000adb
 8000864:	08000adb 	.word	0x08000adb
 8000868:	08000adb 	.word	0x08000adb
 800086c:	08000adb 	.word	0x08000adb
 8000870:	08000a93 	.word	0x08000a93
 8000874:	08000adb 	.word	0x08000adb
 8000878:	08000a5d 	.word	0x08000a5d
 800087c:	08000adb 	.word	0x08000adb
 8000880:	08000973 	.word	0x08000973
 8000884:	08000adb 	.word	0x08000adb
 8000888:	08000a4b 	.word	0x08000a4b
 800088c:	08000a2d 	.word	0x08000a2d
 8000890:	08000adb 	.word	0x08000adb
 8000894:	08000ab7 	.word	0x08000ab7
            {
                // === 테이블 목적지 설정 ===
                case '1':
                    if (system_state == 0 || system_state == 4) {
 8000898:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800089c:	2b00      	cmp	r3, #0
 800089e:	d003      	beq.n	80008a8 <main+0x270>
 80008a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008a4:	2b04      	cmp	r3, #4
 80008a6:	d115      	bne.n	80008d4 <main+0x29c>
                        if (system_state == 4) {
 80008a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008ac:	2b04      	cmp	r3, #4
 80008ae:	d107      	bne.n	80008c0 <main+0x288>
                            ST();
 80008b0:	f7ff fe5c 	bl	800056c <ST>
                            system_state = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            printf(">>> 자동 모드로 전환\n");
 80008ba:	4853      	ldr	r0, [pc, #332]	@ (8000a08 <main+0x3d0>)
 80008bc:	f002 f91e 	bl	8002afc <puts>
                        }
                        target_table = 1;
 80008c0:	2301      	movs	r3, #1
 80008c2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                        zone_count = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                        printf(">>> 목적지: 테이블 1 설정\n");
 80008cc:	484f      	ldr	r0, [pc, #316]	@ (8000a0c <main+0x3d4>)
 80008ce:	f002 f915 	bl	8002afc <puts>
                    } else {
                        printf(">>> 이동 중에는 목적지 변경 불가\n");
                    }
                    break;
 80008d2:	e105      	b.n	8000ae0 <main+0x4a8>
                        printf(">>> 이동 중에는 목적지 변경 불가\n");
 80008d4:	484e      	ldr	r0, [pc, #312]	@ (8000a10 <main+0x3d8>)
 80008d6:	f002 f911 	bl	8002afc <puts>
                    break;
 80008da:	e101      	b.n	8000ae0 <main+0x4a8>

                case '2':
                    if (system_state == 0 || system_state == 4) {
 80008dc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d003      	beq.n	80008ec <main+0x2b4>
 80008e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008e8:	2b04      	cmp	r3, #4
 80008ea:	d115      	bne.n	8000918 <main+0x2e0>
                        if (system_state == 4) {
 80008ec:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008f0:	2b04      	cmp	r3, #4
 80008f2:	d107      	bne.n	8000904 <main+0x2cc>
                            ST();
 80008f4:	f7ff fe3a 	bl	800056c <ST>
                            system_state = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            printf(">>> 자동 모드로 전환\n");
 80008fe:	4842      	ldr	r0, [pc, #264]	@ (8000a08 <main+0x3d0>)
 8000900:	f002 f8fc 	bl	8002afc <puts>
                        }
                        target_table = 2;
 8000904:	2302      	movs	r3, #2
 8000906:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                        zone_count = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                        printf(">>> 목적지: 테이블 2 설정\n");
 8000910:	4840      	ldr	r0, [pc, #256]	@ (8000a14 <main+0x3dc>)
 8000912:	f002 f8f3 	bl	8002afc <puts>
                    } else {
                        printf(">>> 이동 중에는 목적지 변경 불가\n");
                    }
                    break;
 8000916:	e0e3      	b.n	8000ae0 <main+0x4a8>
                        printf(">>> 이동 중에는 목적지 변경 불가\n");
 8000918:	483d      	ldr	r0, [pc, #244]	@ (8000a10 <main+0x3d8>)
 800091a:	f002 f8ef 	bl	8002afc <puts>
                    break;
 800091e:	e0df      	b.n	8000ae0 <main+0x4a8>

                case '3':
                    if (system_state == 0 || system_state == 4) {
 8000920:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000924:	2b00      	cmp	r3, #0
 8000926:	d003      	beq.n	8000930 <main+0x2f8>
 8000928:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800092c:	2b04      	cmp	r3, #4
 800092e:	d115      	bne.n	800095c <main+0x324>
                        if (system_state == 4) {
 8000930:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000934:	2b04      	cmp	r3, #4
 8000936:	d107      	bne.n	8000948 <main+0x310>
                            ST();
 8000938:	f7ff fe18 	bl	800056c <ST>
                            system_state = 0;
 800093c:	2300      	movs	r3, #0
 800093e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            printf(">>> 자동 모드로 전환\n");
 8000942:	4831      	ldr	r0, [pc, #196]	@ (8000a08 <main+0x3d0>)
 8000944:	f002 f8da 	bl	8002afc <puts>
                        }
                        target_table = 3;
 8000948:	2303      	movs	r3, #3
 800094a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                        zone_count = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                        printf(">>> 목적지: 테이블 3 설정\n");
 8000954:	4830      	ldr	r0, [pc, #192]	@ (8000a18 <main+0x3e0>)
 8000956:	f002 f8d1 	bl	8002afc <puts>
                    } else {
                        printf(">>> 이동 중에는 목적지 변경 불가\n");
                    }
                    break;
 800095a:	e0c1      	b.n	8000ae0 <main+0x4a8>
                        printf(">>> 이동 중에는 목적지 변경 불가\n");
 800095c:	482c      	ldr	r0, [pc, #176]	@ (8000a10 <main+0x3d8>)
 800095e:	f002 f8cd 	bl	8002afc <puts>
                    break;
 8000962:	e0bd      	b.n	8000ae0 <main+0x4a8>

                // === 물건 센서 시뮬레이션 ===
                case 'L':
                case 'l':
                    item_sensor = 1;
 8000964:	2301      	movs	r3, #1
 8000966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                    printf(">>> LOAD (수동입력)\n");
 800096a:	482c      	ldr	r0, [pc, #176]	@ (8000a1c <main+0x3e4>)
 800096c:	f002 f8c6 	bl	8002afc <puts>
                    break;
 8000970:	e0b6      	b.n	8000ae0 <main+0x4a8>

                case 'U':
                case 'u':
                    item_sensor = 0;
 8000972:	2300      	movs	r3, #0
 8000974:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                    printf(">>> UNLOAD (수동입력)\n");
 8000978:	4829      	ldr	r0, [pc, #164]	@ (8000a20 <main+0x3e8>)
 800097a:	f002 f8bf 	bl	8002afc <puts>
                    break;
 800097e:	e0af      	b.n	8000ae0 <main+0x4a8>

                // === 강제 홈 복귀 ===
                case '0':
                    if (system_state == 4) {
 8000980:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000984:	2b04      	cmp	r3, #4
 8000986:	d10e      	bne.n	80009a6 <main+0x36e>
                        // 수동모드 해제
                        ST();
 8000988:	f7ff fdf0 	bl	800056c <ST>
                        system_state = 0;
 800098c:	2300      	movs	r3, #0
 800098e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                        target_table = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                        zone_count = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                        printf(">>> 수동모드 해제, 홈 대기 상태\n");
 800099e:	4821      	ldr	r0, [pc, #132]	@ (8000a24 <main+0x3ec>)
 80009a0:	f002 f8ac 	bl	8002afc <puts>
                        // 이동중/도착 상태에서 강제 복귀
                        system_state = 3;
                        zone_count = 0;  // 복귀용 카운터 리셋
                        printf(">>> 강제 홈 복귀 시작\n");
                    }
                    break;
 80009a4:	e09b      	b.n	8000ade <main+0x4a6>
                    } else if (system_state == 1 || system_state == 2) {
 80009a6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d004      	beq.n	80009b8 <main+0x380>
 80009ae:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009b2:	2b02      	cmp	r3, #2
 80009b4:	f040 8093 	bne.w	8000ade <main+0x4a6>
                        system_state = 3;
 80009b8:	2303      	movs	r3, #3
 80009ba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                        zone_count = 0;  // 복귀용 카운터 리셋
 80009be:	2300      	movs	r3, #0
 80009c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                        printf(">>> 강제 홈 복귀 시작\n");
 80009c4:	4818      	ldr	r0, [pc, #96]	@ (8000a28 <main+0x3f0>)
 80009c6:	f002 f899 	bl	8002afc <puts>
                    break;
 80009ca:	e088      	b.n	8000ade <main+0x4a6>
 80009cc:	080037f0 	.word	0x080037f0
 80009d0:	0800381c 	.word	0x0800381c
 80009d4:	08003840 	.word	0x08003840
 80009d8:	0800386c 	.word	0x0800386c
 80009dc:	08003888 	.word	0x08003888
 80009e0:	080038bc 	.word	0x080038bc
 80009e4:	080038ec 	.word	0x080038ec
 80009e8:	08003920 	.word	0x08003920
 80009ec:	08003934 	.word	0x08003934
 80009f0:	08003964 	.word	0x08003964
 80009f4:	40011000 	.word	0x40011000
 80009f8:	08003990 	.word	0x08003990
 80009fc:	0800399c 	.word	0x0800399c
 8000a00:	20000084 	.word	0x20000084
 8000a04:	080039a8 	.word	0x080039a8
 8000a08:	080039b4 	.word	0x080039b4
 8000a0c:	080039d0 	.word	0x080039d0
 8000a10:	080039f4 	.word	0x080039f4
 8000a14:	08003a24 	.word	0x08003a24
 8000a18:	08003a48 	.word	0x08003a48
 8000a1c:	08003a6c 	.word	0x08003a6c
 8000a20:	08003a84 	.word	0x08003a84
 8000a24:	08003aa0 	.word	0x08003aa0
 8000a28:	08003acc 	.word	0x08003acc

                // === 비상 정지 ===
                case 'X':
                case 'x':
                    ST();
 8000a2c:	f7ff fd9e 	bl	800056c <ST>
                    system_state = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    target_table = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                    zone_count = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                    printf(">>> 비상 정지! 초기화\n");
 8000a42:	48bd      	ldr	r0, [pc, #756]	@ (8000d38 <main+0x700>)
 8000a44:	f002 f85a 	bl	8002afc <puts>
                    break;
 8000a48:	e04a      	b.n	8000ae0 <main+0x4a8>

                // === 수동 조작 ===
                case 'W':
                case 'w':
                    system_state = 4;
 8000a4a:	2304      	movs	r3, #4
 8000a4c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    MF();
 8000a50:	f7ff fcb4 	bl	80003bc <MF>
                    printf(">>> 수동: 전진\n");
 8000a54:	48b9      	ldr	r0, [pc, #740]	@ (8000d3c <main+0x704>)
 8000a56:	f002 f851 	bl	8002afc <puts>
                    break;
 8000a5a:	e041      	b.n	8000ae0 <main+0x4a8>

                case 'S':
                case 's':
                    system_state = 4;
 8000a5c:	2304      	movs	r3, #4
 8000a5e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    MB();
 8000a62:	f7ff fce1 	bl	8000428 <MB>
                    printf(">>> 수동: 후진\n");
 8000a66:	48b6      	ldr	r0, [pc, #728]	@ (8000d40 <main+0x708>)
 8000a68:	f002 f848 	bl	8002afc <puts>
                    break;
 8000a6c:	e038      	b.n	8000ae0 <main+0x4a8>

                case 'A':
                case 'a':
                    system_state = 4;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    ML();
 8000a74:	f7ff fd44 	bl	8000500 <ML>
                    printf(">>> 수동: 좌회전\n");
 8000a78:	48b2      	ldr	r0, [pc, #712]	@ (8000d44 <main+0x70c>)
 8000a7a:	f002 f83f 	bl	8002afc <puts>
                    break;
 8000a7e:	e02f      	b.n	8000ae0 <main+0x4a8>

                case 'D':
                case 'd':
                    system_state = 4;
 8000a80:	2304      	movs	r3, #4
 8000a82:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    MR();
 8000a86:	f7ff fd05 	bl	8000494 <MR>
                    printf(">>> 수동: 우회전\n");
 8000a8a:	48af      	ldr	r0, [pc, #700]	@ (8000d48 <main+0x710>)
 8000a8c:	f002 f836 	bl	8002afc <puts>
                    break;
 8000a90:	e026      	b.n	8000ae0 <main+0x4a8>

                case 'q':
                case 'Q':
                    system_state = 4;
 8000a92:	2304      	movs	r3, #4
 8000a94:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    TRF();
 8000a98:	f7ff fc5d 	bl	8000356 <TRF>
                    printf(">>> 수동: 좌회전(전진)\n");
 8000a9c:	48ab      	ldr	r0, [pc, #684]	@ (8000d4c <main+0x714>)
 8000a9e:	f002 f82d 	bl	8002afc <puts>
                    break;
 8000aa2:	e01d      	b.n	8000ae0 <main+0x4a8>

                case 'e':
                case 'E':
                    system_state = 4;
 8000aa4:	2304      	movs	r3, #4
 8000aa6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    TLF();
 8000aaa:	f7ff fc43 	bl	8000334 <TLF>
                    printf(">>> 수동: 우회전(전진)\n");
 8000aae:	48a8      	ldr	r0, [pc, #672]	@ (8000d50 <main+0x718>)
 8000ab0:	f002 f824 	bl	8002afc <puts>
                    break;
 8000ab4:	e014      	b.n	8000ae0 <main+0x4a8>

                case 'z':
                case 'Z':
                    system_state = 4;
 8000ab6:	2304      	movs	r3, #4
 8000ab8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    TRB();
 8000abc:	f7ff fc6d 	bl	800039a <TRB>
                    printf(">>> 수동: 좌회전(후진)\n");
 8000ac0:	48a4      	ldr	r0, [pc, #656]	@ (8000d54 <main+0x71c>)
 8000ac2:	f002 f81b 	bl	8002afc <puts>
                    break;
 8000ac6:	e00b      	b.n	8000ae0 <main+0x4a8>

                case 'c':
                case 'C':
                    system_state = 4;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    TLB();
 8000ace:	f7ff fc53 	bl	8000378 <TLB>
                    printf(">>> 수동: 우회전(후진)\n");
 8000ad2:	48a1      	ldr	r0, [pc, #644]	@ (8000d58 <main+0x720>)
 8000ad4:	f002 f812 	bl	8002afc <puts>
                    break;
 8000ad8:	e002      	b.n	8000ae0 <main+0x4a8>

                default:
                    break;
 8000ada:	bf00      	nop
 8000adc:	e000      	b.n	8000ae0 <main+0x4a8>
                    break;
 8000ade:	bf00      	nop
        }

        // ============================================
        // === 센서 변화 감지 ===
        // ============================================
        uint8_t sensor_changed = (SEN1 != SEN1_prev || SEN2 != SEN2_prev);
 8000ae0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000ae4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d105      	bne.n	8000af8 <main+0x4c0>
 8000aec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8000af0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d001      	beq.n	8000afc <main+0x4c4>
 8000af8:	2301      	movs	r3, #1
 8000afa:	e000      	b.n	8000afe <main+0x4c6>
 8000afc:	2300      	movs	r3, #0
 8000afe:	773b      	strb	r3, [r7, #28]
         * T3(0,0) → (0,1) → (1,0) → (1,1) → (0,0)[홈]
         * T2(0,1) → (1,0) → (1,1) → (0,0)[홈]
         * T1(1,0) → (1,1) → (0,0)[홈]
         */

        switch (system_state)
 8000b00:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000b04:	2b04      	cmp	r3, #4
 8000b06:	f200 81e9 	bhi.w	8000edc <main+0x8a4>
 8000b0a:	a201      	add	r2, pc, #4	@ (adr r2, 8000b10 <main+0x4d8>)
 8000b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b10:	08000b25 	.word	0x08000b25
 8000b14:	08000b57 	.word	0x08000b57
 8000b18:	08000c4d 	.word	0x08000c4d
 8000b1c:	08000c6f 	.word	0x08000c6f
 8000b20:	08000edd 	.word	0x08000edd
        {
            // -----------------------------------------
            // 상태 0: 홈 대기
            // -----------------------------------------
            case 0:
                ST();
 8000b24:	f7ff fd22 	bl	800056c <ST>
                if (target_table != 0 && item_sensor == 1) {
 8000b28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	f000 81ce 	beq.w	8000ece <main+0x896>
 8000b32:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	f040 81c9 	bne.w	8000ece <main+0x896>
                    system_state = 1;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    zone_count = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                    printf("\n=== 테이블 %d로 출발! ===\n", target_table);
 8000b48:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4883      	ldr	r0, [pc, #524]	@ (8000d5c <main+0x724>)
 8000b50:	f001 ff6c 	bl	8002a2c <iprintf>
                }
                break;
 8000b54:	e1bb      	b.n	8000ece <main+0x896>

            // -----------------------------------------
            // 상태 1: 전진 중
            // -----------------------------------------
            case 1:
                MF();
 8000b56:	f7ff fc31 	bl	80003bc <MF>

                if (sensor_changed) {
 8000b5a:	7f3b      	ldrb	r3, [r7, #28]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	f000 81b8 	beq.w	8000ed2 <main+0x89a>
                    // (0,0) → (1,1): zone 1
                    if (SEN1 == 1 && SEN2 == 1 && zone_count == 0) {
 8000b62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d10e      	bne.n	8000b88 <main+0x550>
 8000b6a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d10a      	bne.n	8000b88 <main+0x550>
 8000b72:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d106      	bne.n	8000b88 <main+0x550>
                        zone_count = 1;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                        printf(">> 구간1 진입 (1,1)\n");
 8000b80:	4877      	ldr	r0, [pc, #476]	@ (8000d60 <main+0x728>)
 8000b82:	f001 ffbb 	bl	8002afc <puts>
 8000b86:	e060      	b.n	8000c4a <main+0x612>
                    }
                    // (1,1) → (1,0): zone 2 = 테이블1 위치
                    else if (SEN1 == 1 && SEN2 == 0 && zone_count == 1) {
 8000b88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d11a      	bne.n	8000bc6 <main+0x58e>
 8000b90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d116      	bne.n	8000bc6 <main+0x58e>
 8000b98:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d112      	bne.n	8000bc6 <main+0x58e>
                        zone_count = 2;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                        printf(">> 구간2 진입 (1,0)\n");
 8000ba6:	486f      	ldr	r0, [pc, #444]	@ (8000d64 <main+0x72c>)
 8000ba8:	f001 ffa8 	bl	8002afc <puts>
                        if (target_table == 1) {
 8000bac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d14a      	bne.n	8000c4a <main+0x612>
                            ST();
 8000bb4:	f7ff fcda 	bl	800056c <ST>
                            system_state = 2;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            printf("\n=== 테이블 1 도착! ===\n");
 8000bbe:	486a      	ldr	r0, [pc, #424]	@ (8000d68 <main+0x730>)
 8000bc0:	f001 ff9c 	bl	8002afc <puts>
                        if (target_table == 1) {
 8000bc4:	e041      	b.n	8000c4a <main+0x612>
                        }
                    }
                    // (1,0) → (0,1): zone 3 = 테이블2 위치
                    else if (SEN1 == 0 && SEN2 == 1 && zone_count == 2) {
 8000bc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d11a      	bne.n	8000c04 <main+0x5cc>
 8000bce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d116      	bne.n	8000c04 <main+0x5cc>
 8000bd6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	d112      	bne.n	8000c04 <main+0x5cc>
                        zone_count = 3;
 8000bde:	2303      	movs	r3, #3
 8000be0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                        printf(">> 구간3 진입 (0,1)\n");
 8000be4:	4861      	ldr	r0, [pc, #388]	@ (8000d6c <main+0x734>)
 8000be6:	f001 ff89 	bl	8002afc <puts>
                        if (target_table == 2) {
 8000bea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	d12b      	bne.n	8000c4a <main+0x612>
                            ST();
 8000bf2:	f7ff fcbb 	bl	800056c <ST>
                            system_state = 2;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            printf("\n=== 테이블 2 도착! ===\n");
 8000bfc:	485c      	ldr	r0, [pc, #368]	@ (8000d70 <main+0x738>)
 8000bfe:	f001 ff7d 	bl	8002afc <puts>
                        if (target_table == 2) {
 8000c02:	e022      	b.n	8000c4a <main+0x612>
                        }
                    }
                    // (0,1) → (0,0): zone 4 = 테이블3 위치
                    else if (SEN1 == 0 && SEN2 == 0 && zone_count == 3) {
 8000c04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	f040 8162 	bne.w	8000ed2 <main+0x89a>
 8000c0e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f040 815d 	bne.w	8000ed2 <main+0x89a>
 8000c18:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	f040 8158 	bne.w	8000ed2 <main+0x89a>
                        zone_count = 4;
 8000c22:	2304      	movs	r3, #4
 8000c24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                        printf(">> 구간4 진입 (0,0)\n");
 8000c28:	4852      	ldr	r0, [pc, #328]	@ (8000d74 <main+0x73c>)
 8000c2a:	f001 ff67 	bl	8002afc <puts>
                        if (target_table == 3) {
 8000c2e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000c32:	2b03      	cmp	r3, #3
 8000c34:	f040 814d 	bne.w	8000ed2 <main+0x89a>
                            ST();
 8000c38:	f7ff fc98 	bl	800056c <ST>
                            system_state = 2;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            printf("\n=== 테이블 3 도착! ===\n");
 8000c42:	484d      	ldr	r0, [pc, #308]	@ (8000d78 <main+0x740>)
 8000c44:	f001 ff5a 	bl	8002afc <puts>
                        }
                    }
                }
                break;
 8000c48:	e143      	b.n	8000ed2 <main+0x89a>
 8000c4a:	e142      	b.n	8000ed2 <main+0x89a>

            // -----------------------------------------
            // 상태 2: 도착 - 물건 제거 대기
            // -----------------------------------------
            case 2:
                ST();
 8000c4c:	f7ff fc8e 	bl	800056c <ST>
                if (item_sensor == 0) {
 8000c50:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	f040 813e 	bne.w	8000ed6 <main+0x89e>
                    system_state = 3;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    zone_count = 0;  // 복귀용 카운터 리셋
 8000c60:	2300      	movs	r3, #0
 8000c62:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                    printf("\n=== 물건 제거됨! 홈으로 복귀 시작 ===\n");
 8000c66:	4845      	ldr	r0, [pc, #276]	@ (8000d7c <main+0x744>)
 8000c68:	f001 ff48 	bl	8002afc <puts>
                }
                break;
 8000c6c:	e133      	b.n	8000ed6 <main+0x89e>

            // -----------------------------------------
            // 상태 3: 복귀 중
            // -----------------------------------------
            case 3:
                MB();
 8000c6e:	f7ff fbdb 	bl	8000428 <MB>

                if (sensor_changed) {
 8000c72:	7f3b      	ldrb	r3, [r7, #28]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	f000 8130 	beq.w	8000eda <main+0x8a2>
                     *
                     * 공통: (1,1) 만나면 다음 (0,0)이 홈
                     */

                    // 테이블1 복귀: (1,0) → (1,1) → (0,0)
                    if (target_table == 1) {
 8000c7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000c7e:	2b01      	cmp	r3, #1
 8000c80:	d130      	bne.n	8000ce4 <main+0x6ac>
                        if (SEN1 == 1 && SEN2 == 1 && zone_count == 0) {
 8000c82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d10e      	bne.n	8000ca8 <main+0x670>
 8000c8a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d10a      	bne.n	8000ca8 <main+0x670>
 8000c92:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d106      	bne.n	8000ca8 <main+0x670>
                            zone_count = 1;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf(">> 복귀: (1,1) 진입\n");
 8000ca0:	4837      	ldr	r0, [pc, #220]	@ (8000d80 <main+0x748>)
 8000ca2:	f001 ff2b 	bl	8002afc <puts>
 8000ca6:	e111      	b.n	8000ecc <main+0x894>
                        }
                        else if (SEN1 == 0 && SEN2 == 0 && zone_count == 1) {
 8000ca8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	f040 8114 	bne.w	8000eda <main+0x8a2>
 8000cb2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	f040 810f 	bne.w	8000eda <main+0x8a2>
 8000cbc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	f040 810a 	bne.w	8000eda <main+0x8a2>
                            ST();
 8000cc6:	f7ff fc51 	bl	800056c <ST>
                            system_state = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            target_table = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                            zone_count = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf("\n=== 홈 도착! ===\n");
 8000cdc:	4829      	ldr	r0, [pc, #164]	@ (8000d84 <main+0x74c>)
 8000cde:	f001 ff0d 	bl	8002afc <puts>
                            zone_count = 0;
                            printf("\n=== 홈 도착! ===\n");
                        }
                    }
                }
                break;
 8000ce2:	e0fa      	b.n	8000eda <main+0x8a2>
                    else if (target_table == 2) {
 8000ce4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d16d      	bne.n	8000dc8 <main+0x790>
                        if (SEN1 == 1 && SEN2 == 0 && zone_count == 0) {
 8000cec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d10e      	bne.n	8000d12 <main+0x6da>
 8000cf4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d10a      	bne.n	8000d12 <main+0x6da>
 8000cfc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d106      	bne.n	8000d12 <main+0x6da>
                            zone_count = 1;
 8000d04:	2301      	movs	r3, #1
 8000d06:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf(">> 복귀: (1,0) 진입\n");
 8000d0a:	481f      	ldr	r0, [pc, #124]	@ (8000d88 <main+0x750>)
 8000d0c:	f001 fef6 	bl	8002afc <puts>
 8000d10:	e0dc      	b.n	8000ecc <main+0x894>
                        else if (SEN1 == 1 && SEN2 == 1 && zone_count == 1) {
 8000d12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d138      	bne.n	8000d8c <main+0x754>
 8000d1a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d134      	bne.n	8000d8c <main+0x754>
 8000d22:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d130      	bne.n	8000d8c <main+0x754>
                            zone_count = 2;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf(">> 복귀: (1,1) 진입\n");
 8000d30:	4813      	ldr	r0, [pc, #76]	@ (8000d80 <main+0x748>)
 8000d32:	f001 fee3 	bl	8002afc <puts>
 8000d36:	e0c9      	b.n	8000ecc <main+0x894>
 8000d38:	08003aec 	.word	0x08003aec
 8000d3c:	08003b0c 	.word	0x08003b0c
 8000d40:	08003b20 	.word	0x08003b20
 8000d44:	08003b34 	.word	0x08003b34
 8000d48:	08003b4c 	.word	0x08003b4c
 8000d4c:	08003b64 	.word	0x08003b64
 8000d50:	08003b84 	.word	0x08003b84
 8000d54:	08003ba4 	.word	0x08003ba4
 8000d58:	08003bc4 	.word	0x08003bc4
 8000d5c:	08003be4 	.word	0x08003be4
 8000d60:	08003c08 	.word	0x08003c08
 8000d64:	08003c20 	.word	0x08003c20
 8000d68:	08003c38 	.word	0x08003c38
 8000d6c:	08003c58 	.word	0x08003c58
 8000d70:	08003c70 	.word	0x08003c70
 8000d74:	08003c90 	.word	0x08003c90
 8000d78:	08003ca8 	.word	0x08003ca8
 8000d7c:	08003cc8 	.word	0x08003cc8
 8000d80:	08003cfc 	.word	0x08003cfc
 8000d84:	08003d14 	.word	0x08003d14
 8000d88:	08003d2c 	.word	0x08003d2c
                        else if (SEN1 == 0 && SEN2 == 0 && zone_count == 2) {
 8000d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	f040 80a2 	bne.w	8000eda <main+0x8a2>
 8000d96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f040 809d 	bne.w	8000eda <main+0x8a2>
 8000da0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	f040 8098 	bne.w	8000eda <main+0x8a2>
                            ST();
 8000daa:	f7ff fbdf 	bl	800056c <ST>
                            system_state = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            target_table = 0;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                            zone_count = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf("\n=== 홈 도착! ===\n");
 8000dc0:	485a      	ldr	r0, [pc, #360]	@ (8000f2c <main+0x8f4>)
 8000dc2:	f001 fe9b 	bl	8002afc <puts>
                break;
 8000dc6:	e088      	b.n	8000eda <main+0x8a2>
                    else if (target_table == 3) {
 8000dc8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000dcc:	2b03      	cmp	r3, #3
 8000dce:	d153      	bne.n	8000e78 <main+0x840>
                        if (SEN1 == 0 && SEN2 == 1 && zone_count == 0) {
 8000dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d10e      	bne.n	8000df6 <main+0x7be>
 8000dd8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d10a      	bne.n	8000df6 <main+0x7be>
 8000de0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d106      	bne.n	8000df6 <main+0x7be>
                            zone_count = 1;
 8000de8:	2301      	movs	r3, #1
 8000dea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf(">> 복귀: (0,1) 진입\n");
 8000dee:	4850      	ldr	r0, [pc, #320]	@ (8000f30 <main+0x8f8>)
 8000df0:	f001 fe84 	bl	8002afc <puts>
 8000df4:	e06a      	b.n	8000ecc <main+0x894>
                        else if (SEN1 == 1 && SEN2 == 0 && zone_count == 1) {
 8000df6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d10e      	bne.n	8000e1c <main+0x7e4>
 8000dfe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d10a      	bne.n	8000e1c <main+0x7e4>
 8000e06:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d106      	bne.n	8000e1c <main+0x7e4>
                            zone_count = 2;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf(">> 복귀: (1,0) 진입\n");
 8000e14:	4847      	ldr	r0, [pc, #284]	@ (8000f34 <main+0x8fc>)
 8000e16:	f001 fe71 	bl	8002afc <puts>
 8000e1a:	e057      	b.n	8000ecc <main+0x894>
                        else if (SEN1 == 1 && SEN2 == 1 && zone_count == 2) {
 8000e1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d10e      	bne.n	8000e42 <main+0x80a>
 8000e24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d10a      	bne.n	8000e42 <main+0x80a>
 8000e2c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000e30:	2b02      	cmp	r3, #2
 8000e32:	d106      	bne.n	8000e42 <main+0x80a>
                            zone_count = 3;
 8000e34:	2303      	movs	r3, #3
 8000e36:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf(">> 복귀: (1,1) 진입\n");
 8000e3a:	483f      	ldr	r0, [pc, #252]	@ (8000f38 <main+0x900>)
 8000e3c:	f001 fe5e 	bl	8002afc <puts>
 8000e40:	e044      	b.n	8000ecc <main+0x894>
                        else if (SEN1 == 0 && SEN2 == 0 && zone_count == 3) {
 8000e42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d147      	bne.n	8000eda <main+0x8a2>
 8000e4a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d143      	bne.n	8000eda <main+0x8a2>
 8000e52:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000e56:	2b03      	cmp	r3, #3
 8000e58:	d13f      	bne.n	8000eda <main+0x8a2>
                            ST();
 8000e5a:	f7ff fb87 	bl	800056c <ST>
                            system_state = 0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            target_table = 0;
 8000e64:	2300      	movs	r3, #0
 8000e66:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                            zone_count = 0;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf("\n=== 홈 도착! ===\n");
 8000e70:	482e      	ldr	r0, [pc, #184]	@ (8000f2c <main+0x8f4>)
 8000e72:	f001 fe43 	bl	8002afc <puts>
                break;
 8000e76:	e030      	b.n	8000eda <main+0x8a2>
                        if (SEN1 == 1 && SEN2 == 1) {
 8000e78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d10a      	bne.n	8000e96 <main+0x85e>
 8000e80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d106      	bne.n	8000e96 <main+0x85e>
                            zone_count = 99;  // (1,1) 통과 표시
 8000e88:	2363      	movs	r3, #99	@ 0x63
 8000e8a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf(">> 복귀: (1,1) 통과\n");
 8000e8e:	482b      	ldr	r0, [pc, #172]	@ (8000f3c <main+0x904>)
 8000e90:	f001 fe34 	bl	8002afc <puts>
 8000e94:	e01a      	b.n	8000ecc <main+0x894>
                        else if (SEN1 == 0 && SEN2 == 0 && zone_count == 99) {
 8000e96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d11d      	bne.n	8000eda <main+0x8a2>
 8000e9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d119      	bne.n	8000eda <main+0x8a2>
 8000ea6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000eaa:	2b63      	cmp	r3, #99	@ 0x63
 8000eac:	d115      	bne.n	8000eda <main+0x8a2>
                            ST();
 8000eae:	f7ff fb5d 	bl	800056c <ST>
                            system_state = 0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                            target_table = 0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                            zone_count = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                            printf("\n=== 홈 도착! ===\n");
 8000ec4:	4819      	ldr	r0, [pc, #100]	@ (8000f2c <main+0x8f4>)
 8000ec6:	f001 fe19 	bl	8002afc <puts>
                break;
 8000eca:	e006      	b.n	8000eda <main+0x8a2>
 8000ecc:	e005      	b.n	8000eda <main+0x8a2>
                break;
 8000ece:	bf00      	nop
 8000ed0:	e004      	b.n	8000edc <main+0x8a4>
                break;
 8000ed2:	bf00      	nop
 8000ed4:	e002      	b.n	8000edc <main+0x8a4>
                break;
 8000ed6:	bf00      	nop
 8000ed8:	e000      	b.n	8000edc <main+0x8a4>
                break;
 8000eda:	bf00      	nop
        }

        // ============================================
        // === 디버그 출력 ===
        // ============================================
        const char* state_str[] = {"HOME", "FORWARD", "ARRIVED", "RETURN", "MANUAL"};
 8000edc:	4b18      	ldr	r3, [pc, #96]	@ (8000f40 <main+0x908>)
 8000ede:	463c      	mov	r4, r7
 8000ee0:	461d      	mov	r5, r3
 8000ee2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ee4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ee6:	682b      	ldr	r3, [r5, #0]
 8000ee8:	6023      	str	r3, [r4, #0]
        const char* item_str = (item_sensor == 1) ? "LOAD" : "UNLOAD";
 8000eea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d101      	bne.n	8000ef6 <main+0x8be>
 8000ef2:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <main+0x90c>)
 8000ef4:	e000      	b.n	8000ef8 <main+0x8c0>
 8000ef6:	4b14      	ldr	r3, [pc, #80]	@ (8000f48 <main+0x910>)
 8000ef8:	61bb      	str	r3, [r7, #24]

        printf("ST=%d, TBL=%d, ZONE=%d, SEN=(%d,%d), %s\n",
 8000efa:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 8000efe:	f897 4024 	ldrb.w	r4, [r7, #36]	@ 0x24
 8000f02:	f897 5022 	ldrb.w	r5, [r7, #34]	@ 0x22
 8000f06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f0a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8000f0e:	69b9      	ldr	r1, [r7, #24]
 8000f10:	9102      	str	r1, [sp, #8]
 8000f12:	9201      	str	r2, [sp, #4]
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	462b      	mov	r3, r5
 8000f18:	4622      	mov	r2, r4
 8000f1a:	4601      	mov	r1, r0
 8000f1c:	480b      	ldr	r0, [pc, #44]	@ (8000f4c <main+0x914>)
 8000f1e:	f001 fd85 	bl	8002a2c <iprintf>
               system_state, target_table, zone_count, SEN1, SEN2, item_str);

        HAL_Delay(50);
 8000f22:	2032      	movs	r0, #50	@ 0x32
 8000f24:	f000 faec 	bl	8001500 <HAL_Delay>
    {
 8000f28:	f7ff bbcc 	b.w	80006c4 <main+0x8c>
 8000f2c:	08003d14 	.word	0x08003d14
 8000f30:	08003d44 	.word	0x08003d44
 8000f34:	08003d2c 	.word	0x08003d2c
 8000f38:	08003cfc 	.word	0x08003cfc
 8000f3c:	08003d5c 	.word	0x08003d5c
 8000f40:	08003dd8 	.word	0x08003dd8
 8000f44:	08003d74 	.word	0x08003d74
 8000f48:	08003d7c 	.word	0x08003d7c
 8000f4c:	08003d84 	.word	0x08003d84

08000f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b090      	sub	sp, #64	@ 0x40
 8000f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f56:	f107 0318 	add.w	r3, r7, #24
 8000f5a:	2228      	movs	r2, #40	@ 0x28
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 feac 	bl	8002cbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
 8000f70:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f72:	2302      	movs	r3, #2
 8000f74:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f76:	2301      	movs	r3, #1
 8000f78:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f7a:	2310      	movs	r3, #16
 8000f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000f82:	2300      	movs	r3, #0
 8000f84:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000f86:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f8c:	f107 0318 	add.w	r3, r7, #24
 8000f90:	4618      	mov	r0, r3
 8000f92:	f000 fdbd 	bl	8001b10 <HAL_RCC_OscConfig>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000f9c:	f000 f8d8 	bl	8001150 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fb0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fb6:	1d3b      	adds	r3, r7, #4
 8000fb8:	2102      	movs	r1, #2
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f001 f82a 	bl	8002014 <HAL_RCC_ClockConfig>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000fc6:	f000 f8c3 	bl	8001150 <Error_Handler>
  }
}
 8000fca:	bf00      	nop
 8000fcc:	3740      	adds	r7, #64	@ 0x40
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fd8:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000fda:	4a12      	ldr	r2, [pc, #72]	@ (8001024 <MX_USART2_UART_Init+0x50>)
 8000fdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fde:	4b10      	ldr	r3, [pc, #64]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000fe0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fe4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fec:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ff8:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffe:	4b08      	ldr	r3, [pc, #32]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001004:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800100a:	4805      	ldr	r0, [pc, #20]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 800100c:	f001 f990 	bl	8002330 <HAL_UART_Init>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001016:	f000 f89b 	bl	8001150 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20000084 	.word	0x20000084
 8001024:	40004400 	.word	0x40004400

08001028 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102e:	f107 0310 	add.w	r3, r7, #16
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800103c:	4b3f      	ldr	r3, [pc, #252]	@ (800113c <MX_GPIO_Init+0x114>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	4a3e      	ldr	r2, [pc, #248]	@ (800113c <MX_GPIO_Init+0x114>)
 8001042:	f043 0310 	orr.w	r3, r3, #16
 8001046:	6193      	str	r3, [r2, #24]
 8001048:	4b3c      	ldr	r3, [pc, #240]	@ (800113c <MX_GPIO_Init+0x114>)
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	f003 0310 	and.w	r3, r3, #16
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001054:	4b39      	ldr	r3, [pc, #228]	@ (800113c <MX_GPIO_Init+0x114>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	4a38      	ldr	r2, [pc, #224]	@ (800113c <MX_GPIO_Init+0x114>)
 800105a:	f043 0320 	orr.w	r3, r3, #32
 800105e:	6193      	str	r3, [r2, #24]
 8001060:	4b36      	ldr	r3, [pc, #216]	@ (800113c <MX_GPIO_Init+0x114>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	f003 0320 	and.w	r3, r3, #32
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106c:	4b33      	ldr	r3, [pc, #204]	@ (800113c <MX_GPIO_Init+0x114>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	4a32      	ldr	r2, [pc, #200]	@ (800113c <MX_GPIO_Init+0x114>)
 8001072:	f043 0304 	orr.w	r3, r3, #4
 8001076:	6193      	str	r3, [r2, #24]
 8001078:	4b30      	ldr	r3, [pc, #192]	@ (800113c <MX_GPIO_Init+0x114>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001084:	4b2d      	ldr	r3, [pc, #180]	@ (800113c <MX_GPIO_Init+0x114>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	4a2c      	ldr	r2, [pc, #176]	@ (800113c <MX_GPIO_Init+0x114>)
 800108a:	f043 0308 	orr.w	r3, r3, #8
 800108e:	6193      	str	r3, [r2, #24]
 8001090:	4b2a      	ldr	r3, [pc, #168]	@ (800113c <MX_GPIO_Init+0x114>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	f003 0308 	and.w	r3, r3, #8
 8001098:	603b      	str	r3, [r7, #0]
 800109a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LBF_Pin|LFB_Pin, GPIO_PIN_RESET);
 800109c:	2200      	movs	r2, #0
 800109e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 80010a2:	4827      	ldr	r0, [pc, #156]	@ (8001140 <MX_GPIO_Init+0x118>)
 80010a4:	f000 fcf9 	bl	8001a9a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LBB_Pin|LFF_Pin|RFF_Pin|RFB_Pin
 80010a8:	2200      	movs	r2, #0
 80010aa:	f44f 61e7 	mov.w	r1, #1848	@ 0x738
 80010ae:	4825      	ldr	r0, [pc, #148]	@ (8001144 <MX_GPIO_Init+0x11c>)
 80010b0:	f000 fcf3 	bl	8001a9a <HAL_GPIO_WritePin>
                          |RBF_Pin|RBB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010ba:	4b23      	ldr	r3, [pc, #140]	@ (8001148 <MX_GPIO_Init+0x120>)
 80010bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010c2:	f107 0310 	add.w	r3, r7, #16
 80010c6:	4619      	mov	r1, r3
 80010c8:	4820      	ldr	r0, [pc, #128]	@ (800114c <MX_GPIO_Init+0x124>)
 80010ca:	f000 fb4b 	bl	8001764 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LBF_Pin LFB_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LBF_Pin|LFB_Pin;
 80010ce:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 80010d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d4:	2301      	movs	r3, #1
 80010d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010dc:	2302      	movs	r3, #2
 80010de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e0:	f107 0310 	add.w	r3, r7, #16
 80010e4:	4619      	mov	r1, r3
 80010e6:	4816      	ldr	r0, [pc, #88]	@ (8001140 <MX_GPIO_Init+0x118>)
 80010e8:	f000 fb3c 	bl	8001764 <HAL_GPIO_Init>

  /*Configure GPIO pins : LBB_Pin LFF_Pin RFF_Pin RFB_Pin
                           RBF_Pin RBB_Pin */
  GPIO_InitStruct.Pin = LBB_Pin|LFF_Pin|RFF_Pin|RFB_Pin
 80010ec:	f44f 63e7 	mov.w	r3, #1848	@ 0x738
 80010f0:	613b      	str	r3, [r7, #16]
                          |RBF_Pin|RBB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f2:	2301      	movs	r3, #1
 80010f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fa:	2302      	movs	r3, #2
 80010fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fe:	f107 0310 	add.w	r3, r7, #16
 8001102:	4619      	mov	r1, r3
 8001104:	480f      	ldr	r0, [pc, #60]	@ (8001144 <MX_GPIO_Init+0x11c>)
 8001106:	f000 fb2d 	bl	8001764 <HAL_GPIO_Init>

  /*Configure GPIO pins : LT1_Pin ITEM_Pin LT2_Pin */
  GPIO_InitStruct.Pin = LT1_Pin|ITEM_Pin|LT2_Pin;
 800110a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800110e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001118:	f107 0310 	add.w	r3, r7, #16
 800111c:	4619      	mov	r1, r3
 800111e:	480b      	ldr	r0, [pc, #44]	@ (800114c <MX_GPIO_Init+0x124>)
 8001120:	f000 fb20 	bl	8001764 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2100      	movs	r1, #0
 8001128:	2028      	movs	r0, #40	@ 0x28
 800112a:	f000 fae4 	bl	80016f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800112e:	2028      	movs	r0, #40	@ 0x28
 8001130:	f000 fafd 	bl	800172e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001134:	bf00      	nop
 8001136:	3720      	adds	r7, #32
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40021000 	.word	0x40021000
 8001140:	40010800 	.word	0x40010800
 8001144:	40010c00 	.word	0x40010c00
 8001148:	10110000 	.word	0x10110000
 800114c:	40011000 	.word	0x40011000

08001150 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001154:	b672      	cpsid	i
}
 8001156:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <Error_Handler+0x8>

0800115c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001162:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <HAL_MspInit+0x5c>)
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	4a14      	ldr	r2, [pc, #80]	@ (80011b8 <HAL_MspInit+0x5c>)
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	6193      	str	r3, [r2, #24]
 800116e:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <HAL_MspInit+0x5c>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	60bb      	str	r3, [r7, #8]
 8001178:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800117a:	4b0f      	ldr	r3, [pc, #60]	@ (80011b8 <HAL_MspInit+0x5c>)
 800117c:	69db      	ldr	r3, [r3, #28]
 800117e:	4a0e      	ldr	r2, [pc, #56]	@ (80011b8 <HAL_MspInit+0x5c>)
 8001180:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001184:	61d3      	str	r3, [r2, #28]
 8001186:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <HAL_MspInit+0x5c>)
 8001188:	69db      	ldr	r3, [r3, #28]
 800118a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800118e:	607b      	str	r3, [r7, #4]
 8001190:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001192:	4b0a      	ldr	r3, [pc, #40]	@ (80011bc <HAL_MspInit+0x60>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	4a04      	ldr	r2, [pc, #16]	@ (80011bc <HAL_MspInit+0x60>)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ae:	bf00      	nop
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40010000 	.word	0x40010000

080011c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	f107 0310 	add.w	r3, r7, #16
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a15      	ldr	r2, [pc, #84]	@ (8001230 <HAL_UART_MspInit+0x70>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d123      	bne.n	8001228 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011e0:	4b14      	ldr	r3, [pc, #80]	@ (8001234 <HAL_UART_MspInit+0x74>)
 80011e2:	69db      	ldr	r3, [r3, #28]
 80011e4:	4a13      	ldr	r2, [pc, #76]	@ (8001234 <HAL_UART_MspInit+0x74>)
 80011e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011ea:	61d3      	str	r3, [r2, #28]
 80011ec:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <HAL_UART_MspInit+0x74>)
 80011ee:	69db      	ldr	r3, [r3, #28]
 80011f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001234 <HAL_UART_MspInit+0x74>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001234 <HAL_UART_MspInit+0x74>)
 80011fe:	f043 0304 	orr.w	r3, r3, #4
 8001202:	6193      	str	r3, [r2, #24]
 8001204:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <HAL_UART_MspInit+0x74>)
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	f003 0304 	and.w	r3, r3, #4
 800120c:	60bb      	str	r3, [r7, #8]
 800120e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001210:	230c      	movs	r3, #12
 8001212:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001214:	2302      	movs	r3, #2
 8001216:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2302      	movs	r3, #2
 800121a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121c:	f107 0310 	add.w	r3, r7, #16
 8001220:	4619      	mov	r1, r3
 8001222:	4805      	ldr	r0, [pc, #20]	@ (8001238 <HAL_UART_MspInit+0x78>)
 8001224:	f000 fa9e 	bl	8001764 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001228:	bf00      	nop
 800122a:	3720      	adds	r7, #32
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40004400 	.word	0x40004400
 8001234:	40021000 	.word	0x40021000
 8001238:	40010800 	.word	0x40010800

0800123c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001240:	bf00      	nop
 8001242:	e7fd      	b.n	8001240 <NMI_Handler+0x4>

08001244 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <HardFault_Handler+0x4>

0800124c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <MemManage_Handler+0x4>

08001254 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <BusFault_Handler+0x4>

0800125c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <UsageFault_Handler+0x4>

08001264 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr

08001270 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr

0800127c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800128c:	f000 f91c 	bl	80014c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}

08001294 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001298:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800129c:	f000 fc16 	bl	8001acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
 80012b4:	e00a      	b.n	80012cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012b6:	f7ff f9ad 	bl	8000614 <__io_getchar>
 80012ba:	4601      	mov	r1, r0
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	1c5a      	adds	r2, r3, #1
 80012c0:	60ba      	str	r2, [r7, #8]
 80012c2:	b2ca      	uxtb	r2, r1
 80012c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	3301      	adds	r3, #1
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	697a      	ldr	r2, [r7, #20]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	dbf0      	blt.n	80012b6 <_read+0x12>
  }

  return len;
 80012d4:	687b      	ldr	r3, [r7, #4]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3718      	adds	r7, #24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b086      	sub	sp, #24
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	60f8      	str	r0, [r7, #12]
 80012e6:	60b9      	str	r1, [r7, #8]
 80012e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	e009      	b.n	8001304 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	1c5a      	adds	r2, r3, #1
 80012f4:	60ba      	str	r2, [r7, #8]
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff f96d 	bl	80005d8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	3301      	adds	r3, #1
 8001302:	617b      	str	r3, [r7, #20]
 8001304:	697a      	ldr	r2, [r7, #20]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	429a      	cmp	r2, r3
 800130a:	dbf1      	blt.n	80012f0 <_write+0x12>
  }
  return len;
 800130c:	687b      	ldr	r3, [r7, #4]
}
 800130e:	4618      	mov	r0, r3
 8001310:	3718      	adds	r7, #24
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <_close>:

int _close(int file)
{
 8001316:	b480      	push	{r7}
 8001318:	b083      	sub	sp, #12
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800131e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001322:	4618      	mov	r0, r3
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr

0800132c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800133c:	605a      	str	r2, [r3, #4]
  return 0;
 800133e:	2300      	movs	r3, #0
}
 8001340:	4618      	mov	r0, r3
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr

0800134a <_isatty>:

int _isatty(int file)
{
 800134a:	b480      	push	{r7}
 800134c:	b083      	sub	sp, #12
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001352:	2301      	movs	r3, #1
}
 8001354:	4618      	mov	r0, r3
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr

0800135e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800135e:	b480      	push	{r7}
 8001360:	b085      	sub	sp, #20
 8001362:	af00      	add	r7, sp, #0
 8001364:	60f8      	str	r0, [r7, #12]
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800136a:	2300      	movs	r3, #0
}
 800136c:	4618      	mov	r0, r3
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
	...

08001378 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001380:	4a14      	ldr	r2, [pc, #80]	@ (80013d4 <_sbrk+0x5c>)
 8001382:	4b15      	ldr	r3, [pc, #84]	@ (80013d8 <_sbrk+0x60>)
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800138c:	4b13      	ldr	r3, [pc, #76]	@ (80013dc <_sbrk+0x64>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d102      	bne.n	800139a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001394:	4b11      	ldr	r3, [pc, #68]	@ (80013dc <_sbrk+0x64>)
 8001396:	4a12      	ldr	r2, [pc, #72]	@ (80013e0 <_sbrk+0x68>)
 8001398:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800139a:	4b10      	ldr	r3, [pc, #64]	@ (80013dc <_sbrk+0x64>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4413      	add	r3, r2
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d207      	bcs.n	80013b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013a8:	f001 fcd6 	bl	8002d58 <__errno>
 80013ac:	4603      	mov	r3, r0
 80013ae:	220c      	movs	r2, #12
 80013b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	e009      	b.n	80013cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013b8:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <_sbrk+0x64>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013be:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <_sbrk+0x64>)
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4413      	add	r3, r2
 80013c6:	4a05      	ldr	r2, [pc, #20]	@ (80013dc <_sbrk+0x64>)
 80013c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ca:	68fb      	ldr	r3, [r7, #12]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3718      	adds	r7, #24
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20005000 	.word	0x20005000
 80013d8:	00000400 	.word	0x00000400
 80013dc:	200000cc 	.word	0x200000cc
 80013e0:	20000220 	.word	0x20000220

080013e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr

080013f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013f0:	f7ff fff8 	bl	80013e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f4:	480b      	ldr	r0, [pc, #44]	@ (8001424 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013f6:	490c      	ldr	r1, [pc, #48]	@ (8001428 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013f8:	4a0c      	ldr	r2, [pc, #48]	@ (800142c <LoopFillZerobss+0x16>)
  movs r3, #0
 80013fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013fc:	e002      	b.n	8001404 <LoopCopyDataInit>

080013fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001402:	3304      	adds	r3, #4

08001404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001408:	d3f9      	bcc.n	80013fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140a:	4a09      	ldr	r2, [pc, #36]	@ (8001430 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800140c:	4c09      	ldr	r4, [pc, #36]	@ (8001434 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800140e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001410:	e001      	b.n	8001416 <LoopFillZerobss>

08001412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001414:	3204      	adds	r2, #4

08001416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001418:	d3fb      	bcc.n	8001412 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141a:	f001 fca3 	bl	8002d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800141e:	f7ff f90b 	bl	8000638 <main>
  bx lr
 8001422:	4770      	bx	lr
  ldr r0, =_sdata
 8001424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001428:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800142c:	08003e54 	.word	0x08003e54
  ldr r2, =_sbss
 8001430:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001434:	20000220 	.word	0x20000220

08001438 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001438:	e7fe      	b.n	8001438 <ADC1_2_IRQHandler>
	...

0800143c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001440:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <HAL_Init+0x28>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a07      	ldr	r2, [pc, #28]	@ (8001464 <HAL_Init+0x28>)
 8001446:	f043 0310 	orr.w	r3, r3, #16
 800144a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800144c:	2003      	movs	r0, #3
 800144e:	f000 f947 	bl	80016e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001452:	2000      	movs	r0, #0
 8001454:	f000 f808 	bl	8001468 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001458:	f7ff fe80 	bl	800115c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40022000 	.word	0x40022000

08001468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <HAL_InitTick+0x54>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <HAL_InitTick+0x58>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	4619      	mov	r1, r3
 800147a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800147e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001482:	fbb2 f3f3 	udiv	r3, r2, r3
 8001486:	4618      	mov	r0, r3
 8001488:	f000 f95f 	bl	800174a <HAL_SYSTICK_Config>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e00e      	b.n	80014b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b0f      	cmp	r3, #15
 800149a:	d80a      	bhi.n	80014b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800149c:	2200      	movs	r2, #0
 800149e:	6879      	ldr	r1, [r7, #4]
 80014a0:	f04f 30ff 	mov.w	r0, #4294967295
 80014a4:	f000 f927 	bl	80016f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014a8:	4a06      	ldr	r2, [pc, #24]	@ (80014c4 <HAL_InitTick+0x5c>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e000      	b.n	80014b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000000 	.word	0x20000000
 80014c0:	20000008 	.word	0x20000008
 80014c4:	20000004 	.word	0x20000004

080014c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014cc:	4b05      	ldr	r3, [pc, #20]	@ (80014e4 <HAL_IncTick+0x1c>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	461a      	mov	r2, r3
 80014d2:	4b05      	ldr	r3, [pc, #20]	@ (80014e8 <HAL_IncTick+0x20>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4413      	add	r3, r2
 80014d8:	4a03      	ldr	r2, [pc, #12]	@ (80014e8 <HAL_IncTick+0x20>)
 80014da:	6013      	str	r3, [r2, #0]
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	20000008 	.word	0x20000008
 80014e8:	200000d0 	.word	0x200000d0

080014ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return uwTick;
 80014f0:	4b02      	ldr	r3, [pc, #8]	@ (80014fc <HAL_GetTick+0x10>)
 80014f2:	681b      	ldr	r3, [r3, #0]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr
 80014fc:	200000d0 	.word	0x200000d0

08001500 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001508:	f7ff fff0 	bl	80014ec <HAL_GetTick>
 800150c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001518:	d005      	beq.n	8001526 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800151a:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <HAL_Delay+0x44>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	461a      	mov	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	4413      	add	r3, r2
 8001524:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001526:	bf00      	nop
 8001528:	f7ff ffe0 	bl	80014ec <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	429a      	cmp	r2, r3
 8001536:	d8f7      	bhi.n	8001528 <HAL_Delay+0x28>
  {
  }
}
 8001538:	bf00      	nop
 800153a:	bf00      	nop
 800153c:	3710      	adds	r7, #16
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000008 	.word	0x20000008

08001548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001558:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <__NVIC_SetPriorityGrouping+0x44>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800155e:	68ba      	ldr	r2, [r7, #8]
 8001560:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001564:	4013      	ands	r3, r2
 8001566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001570:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800157a:	4a04      	ldr	r2, [pc, #16]	@ (800158c <__NVIC_SetPriorityGrouping+0x44>)
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	60d3      	str	r3, [r2, #12]
}
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001594:	4b04      	ldr	r3, [pc, #16]	@ (80015a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	0a1b      	lsrs	r3, r3, #8
 800159a:	f003 0307 	and.w	r3, r3, #7
}
 800159e:	4618      	mov	r0, r3
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bc80      	pop	{r7}
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	e000ed00 	.word	0xe000ed00

080015ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	db0b      	blt.n	80015d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	f003 021f 	and.w	r2, r3, #31
 80015c4:	4906      	ldr	r1, [pc, #24]	@ (80015e0 <__NVIC_EnableIRQ+0x34>)
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	095b      	lsrs	r3, r3, #5
 80015cc:	2001      	movs	r0, #1
 80015ce:	fa00 f202 	lsl.w	r2, r0, r2
 80015d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr
 80015e0:	e000e100 	.word	0xe000e100

080015e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	db0a      	blt.n	800160e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	490c      	ldr	r1, [pc, #48]	@ (8001630 <__NVIC_SetPriority+0x4c>)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	0112      	lsls	r2, r2, #4
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	440b      	add	r3, r1
 8001608:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800160c:	e00a      	b.n	8001624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4908      	ldr	r1, [pc, #32]	@ (8001634 <__NVIC_SetPriority+0x50>)
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	3b04      	subs	r3, #4
 800161c:	0112      	lsls	r2, r2, #4
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	440b      	add	r3, r1
 8001622:	761a      	strb	r2, [r3, #24]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	bc80      	pop	{r7}
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	e000e100 	.word	0xe000e100
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001638:	b480      	push	{r7}
 800163a:	b089      	sub	sp, #36	@ 0x24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f1c3 0307 	rsb	r3, r3, #7
 8001652:	2b04      	cmp	r3, #4
 8001654:	bf28      	it	cs
 8001656:	2304      	movcs	r3, #4
 8001658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	3304      	adds	r3, #4
 800165e:	2b06      	cmp	r3, #6
 8001660:	d902      	bls.n	8001668 <NVIC_EncodePriority+0x30>
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3b03      	subs	r3, #3
 8001666:	e000      	b.n	800166a <NVIC_EncodePriority+0x32>
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800166c:	f04f 32ff 	mov.w	r2, #4294967295
 8001670:	69bb      	ldr	r3, [r7, #24]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	43da      	mvns	r2, r3
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	401a      	ands	r2, r3
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001680:	f04f 31ff 	mov.w	r1, #4294967295
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa01 f303 	lsl.w	r3, r1, r3
 800168a:	43d9      	mvns	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	4313      	orrs	r3, r2
         );
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	@ 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	3b01      	subs	r3, #1
 80016a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016ac:	d301      	bcc.n	80016b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ae:	2301      	movs	r3, #1
 80016b0:	e00f      	b.n	80016d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <SysTick_Config+0x40>)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	3b01      	subs	r3, #1
 80016b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ba:	210f      	movs	r1, #15
 80016bc:	f04f 30ff 	mov.w	r0, #4294967295
 80016c0:	f7ff ff90 	bl	80015e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c4:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <SysTick_Config+0x40>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ca:	4b04      	ldr	r3, [pc, #16]	@ (80016dc <SysTick_Config+0x40>)
 80016cc:	2207      	movs	r2, #7
 80016ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	e000e010 	.word	0xe000e010

080016e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff ff2d 	bl	8001548 <__NVIC_SetPriorityGrouping>
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b086      	sub	sp, #24
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	4603      	mov	r3, r0
 80016fe:	60b9      	str	r1, [r7, #8]
 8001700:	607a      	str	r2, [r7, #4]
 8001702:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001708:	f7ff ff42 	bl	8001590 <__NVIC_GetPriorityGrouping>
 800170c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	68b9      	ldr	r1, [r7, #8]
 8001712:	6978      	ldr	r0, [r7, #20]
 8001714:	f7ff ff90 	bl	8001638 <NVIC_EncodePriority>
 8001718:	4602      	mov	r2, r0
 800171a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800171e:	4611      	mov	r1, r2
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ff5f 	bl	80015e4 <__NVIC_SetPriority>
}
 8001726:	bf00      	nop
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	4603      	mov	r3, r0
 8001736:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ff35 	bl	80015ac <__NVIC_EnableIRQ>
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7ff ffa2 	bl	800169c <SysTick_Config>
 8001758:	4603      	mov	r3, r0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
	...

08001764 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001764:	b480      	push	{r7}
 8001766:	b08b      	sub	sp, #44	@ 0x2c
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800176e:	2300      	movs	r3, #0
 8001770:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001772:	2300      	movs	r3, #0
 8001774:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001776:	e169      	b.n	8001a4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001778:	2201      	movs	r2, #1
 800177a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	69fa      	ldr	r2, [r7, #28]
 8001788:	4013      	ands	r3, r2
 800178a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	429a      	cmp	r2, r3
 8001792:	f040 8158 	bne.w	8001a46 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	4a9a      	ldr	r2, [pc, #616]	@ (8001a04 <HAL_GPIO_Init+0x2a0>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d05e      	beq.n	800185e <HAL_GPIO_Init+0xfa>
 80017a0:	4a98      	ldr	r2, [pc, #608]	@ (8001a04 <HAL_GPIO_Init+0x2a0>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d875      	bhi.n	8001892 <HAL_GPIO_Init+0x12e>
 80017a6:	4a98      	ldr	r2, [pc, #608]	@ (8001a08 <HAL_GPIO_Init+0x2a4>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d058      	beq.n	800185e <HAL_GPIO_Init+0xfa>
 80017ac:	4a96      	ldr	r2, [pc, #600]	@ (8001a08 <HAL_GPIO_Init+0x2a4>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d86f      	bhi.n	8001892 <HAL_GPIO_Init+0x12e>
 80017b2:	4a96      	ldr	r2, [pc, #600]	@ (8001a0c <HAL_GPIO_Init+0x2a8>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d052      	beq.n	800185e <HAL_GPIO_Init+0xfa>
 80017b8:	4a94      	ldr	r2, [pc, #592]	@ (8001a0c <HAL_GPIO_Init+0x2a8>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d869      	bhi.n	8001892 <HAL_GPIO_Init+0x12e>
 80017be:	4a94      	ldr	r2, [pc, #592]	@ (8001a10 <HAL_GPIO_Init+0x2ac>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d04c      	beq.n	800185e <HAL_GPIO_Init+0xfa>
 80017c4:	4a92      	ldr	r2, [pc, #584]	@ (8001a10 <HAL_GPIO_Init+0x2ac>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d863      	bhi.n	8001892 <HAL_GPIO_Init+0x12e>
 80017ca:	4a92      	ldr	r2, [pc, #584]	@ (8001a14 <HAL_GPIO_Init+0x2b0>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d046      	beq.n	800185e <HAL_GPIO_Init+0xfa>
 80017d0:	4a90      	ldr	r2, [pc, #576]	@ (8001a14 <HAL_GPIO_Init+0x2b0>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d85d      	bhi.n	8001892 <HAL_GPIO_Init+0x12e>
 80017d6:	2b12      	cmp	r3, #18
 80017d8:	d82a      	bhi.n	8001830 <HAL_GPIO_Init+0xcc>
 80017da:	2b12      	cmp	r3, #18
 80017dc:	d859      	bhi.n	8001892 <HAL_GPIO_Init+0x12e>
 80017de:	a201      	add	r2, pc, #4	@ (adr r2, 80017e4 <HAL_GPIO_Init+0x80>)
 80017e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017e4:	0800185f 	.word	0x0800185f
 80017e8:	08001839 	.word	0x08001839
 80017ec:	0800184b 	.word	0x0800184b
 80017f0:	0800188d 	.word	0x0800188d
 80017f4:	08001893 	.word	0x08001893
 80017f8:	08001893 	.word	0x08001893
 80017fc:	08001893 	.word	0x08001893
 8001800:	08001893 	.word	0x08001893
 8001804:	08001893 	.word	0x08001893
 8001808:	08001893 	.word	0x08001893
 800180c:	08001893 	.word	0x08001893
 8001810:	08001893 	.word	0x08001893
 8001814:	08001893 	.word	0x08001893
 8001818:	08001893 	.word	0x08001893
 800181c:	08001893 	.word	0x08001893
 8001820:	08001893 	.word	0x08001893
 8001824:	08001893 	.word	0x08001893
 8001828:	08001841 	.word	0x08001841
 800182c:	08001855 	.word	0x08001855
 8001830:	4a79      	ldr	r2, [pc, #484]	@ (8001a18 <HAL_GPIO_Init+0x2b4>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d013      	beq.n	800185e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001836:	e02c      	b.n	8001892 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	623b      	str	r3, [r7, #32]
          break;
 800183e:	e029      	b.n	8001894 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	3304      	adds	r3, #4
 8001846:	623b      	str	r3, [r7, #32]
          break;
 8001848:	e024      	b.n	8001894 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	3308      	adds	r3, #8
 8001850:	623b      	str	r3, [r7, #32]
          break;
 8001852:	e01f      	b.n	8001894 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	330c      	adds	r3, #12
 800185a:	623b      	str	r3, [r7, #32]
          break;
 800185c:	e01a      	b.n	8001894 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d102      	bne.n	800186c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001866:	2304      	movs	r3, #4
 8001868:	623b      	str	r3, [r7, #32]
          break;
 800186a:	e013      	b.n	8001894 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d105      	bne.n	8001880 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001874:	2308      	movs	r3, #8
 8001876:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	69fa      	ldr	r2, [r7, #28]
 800187c:	611a      	str	r2, [r3, #16]
          break;
 800187e:	e009      	b.n	8001894 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001880:	2308      	movs	r3, #8
 8001882:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	69fa      	ldr	r2, [r7, #28]
 8001888:	615a      	str	r2, [r3, #20]
          break;
 800188a:	e003      	b.n	8001894 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800188c:	2300      	movs	r3, #0
 800188e:	623b      	str	r3, [r7, #32]
          break;
 8001890:	e000      	b.n	8001894 <HAL_GPIO_Init+0x130>
          break;
 8001892:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	2bff      	cmp	r3, #255	@ 0xff
 8001898:	d801      	bhi.n	800189e <HAL_GPIO_Init+0x13a>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	e001      	b.n	80018a2 <HAL_GPIO_Init+0x13e>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	3304      	adds	r3, #4
 80018a2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	2bff      	cmp	r3, #255	@ 0xff
 80018a8:	d802      	bhi.n	80018b0 <HAL_GPIO_Init+0x14c>
 80018aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	e002      	b.n	80018b6 <HAL_GPIO_Init+0x152>
 80018b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b2:	3b08      	subs	r3, #8
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	210f      	movs	r1, #15
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	fa01 f303 	lsl.w	r3, r1, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	401a      	ands	r2, r3
 80018c8:	6a39      	ldr	r1, [r7, #32]
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	fa01 f303 	lsl.w	r3, r1, r3
 80018d0:	431a      	orrs	r2, r3
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f000 80b1 	beq.w	8001a46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018e4:	4b4d      	ldr	r3, [pc, #308]	@ (8001a1c <HAL_GPIO_Init+0x2b8>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	4a4c      	ldr	r2, [pc, #304]	@ (8001a1c <HAL_GPIO_Init+0x2b8>)
 80018ea:	f043 0301 	orr.w	r3, r3, #1
 80018ee:	6193      	str	r3, [r2, #24]
 80018f0:	4b4a      	ldr	r3, [pc, #296]	@ (8001a1c <HAL_GPIO_Init+0x2b8>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018fc:	4a48      	ldr	r2, [pc, #288]	@ (8001a20 <HAL_GPIO_Init+0x2bc>)
 80018fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001900:	089b      	lsrs	r3, r3, #2
 8001902:	3302      	adds	r3, #2
 8001904:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001908:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800190a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190c:	f003 0303 	and.w	r3, r3, #3
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	220f      	movs	r2, #15
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	43db      	mvns	r3, r3
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	4013      	ands	r3, r2
 800191e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4a40      	ldr	r2, [pc, #256]	@ (8001a24 <HAL_GPIO_Init+0x2c0>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d013      	beq.n	8001950 <HAL_GPIO_Init+0x1ec>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a3f      	ldr	r2, [pc, #252]	@ (8001a28 <HAL_GPIO_Init+0x2c4>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d00d      	beq.n	800194c <HAL_GPIO_Init+0x1e8>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a3e      	ldr	r2, [pc, #248]	@ (8001a2c <HAL_GPIO_Init+0x2c8>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d007      	beq.n	8001948 <HAL_GPIO_Init+0x1e4>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a3d      	ldr	r2, [pc, #244]	@ (8001a30 <HAL_GPIO_Init+0x2cc>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d101      	bne.n	8001944 <HAL_GPIO_Init+0x1e0>
 8001940:	2303      	movs	r3, #3
 8001942:	e006      	b.n	8001952 <HAL_GPIO_Init+0x1ee>
 8001944:	2304      	movs	r3, #4
 8001946:	e004      	b.n	8001952 <HAL_GPIO_Init+0x1ee>
 8001948:	2302      	movs	r3, #2
 800194a:	e002      	b.n	8001952 <HAL_GPIO_Init+0x1ee>
 800194c:	2301      	movs	r3, #1
 800194e:	e000      	b.n	8001952 <HAL_GPIO_Init+0x1ee>
 8001950:	2300      	movs	r3, #0
 8001952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001954:	f002 0203 	and.w	r2, r2, #3
 8001958:	0092      	lsls	r2, r2, #2
 800195a:	4093      	lsls	r3, r2
 800195c:	68fa      	ldr	r2, [r7, #12]
 800195e:	4313      	orrs	r3, r2
 8001960:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001962:	492f      	ldr	r1, [pc, #188]	@ (8001a20 <HAL_GPIO_Init+0x2bc>)
 8001964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001966:	089b      	lsrs	r3, r3, #2
 8001968:	3302      	adds	r3, #2
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d006      	beq.n	800198a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800197c:	4b2d      	ldr	r3, [pc, #180]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	492c      	ldr	r1, [pc, #176]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	4313      	orrs	r3, r2
 8001986:	608b      	str	r3, [r1, #8]
 8001988:	e006      	b.n	8001998 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800198a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 800198c:	689a      	ldr	r2, [r3, #8]
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	43db      	mvns	r3, r3
 8001992:	4928      	ldr	r1, [pc, #160]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 8001994:	4013      	ands	r3, r2
 8001996:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d006      	beq.n	80019b2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019a4:	4b23      	ldr	r3, [pc, #140]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019a6:	68da      	ldr	r2, [r3, #12]
 80019a8:	4922      	ldr	r1, [pc, #136]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	60cb      	str	r3, [r1, #12]
 80019b0:	e006      	b.n	80019c0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019b2:	4b20      	ldr	r3, [pc, #128]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019b4:	68da      	ldr	r2, [r3, #12]
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	43db      	mvns	r3, r3
 80019ba:	491e      	ldr	r1, [pc, #120]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019bc:	4013      	ands	r3, r2
 80019be:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d006      	beq.n	80019da <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019cc:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019ce:	685a      	ldr	r2, [r3, #4]
 80019d0:	4918      	ldr	r1, [pc, #96]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	604b      	str	r3, [r1, #4]
 80019d8:	e006      	b.n	80019e8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019da:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019dc:	685a      	ldr	r2, [r3, #4]
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	43db      	mvns	r3, r3
 80019e2:	4914      	ldr	r1, [pc, #80]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019e4:	4013      	ands	r3, r2
 80019e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d021      	beq.n	8001a38 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	490e      	ldr	r1, [pc, #56]	@ (8001a34 <HAL_GPIO_Init+0x2d0>)
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	600b      	str	r3, [r1, #0]
 8001a00:	e021      	b.n	8001a46 <HAL_GPIO_Init+0x2e2>
 8001a02:	bf00      	nop
 8001a04:	10320000 	.word	0x10320000
 8001a08:	10310000 	.word	0x10310000
 8001a0c:	10220000 	.word	0x10220000
 8001a10:	10210000 	.word	0x10210000
 8001a14:	10120000 	.word	0x10120000
 8001a18:	10110000 	.word	0x10110000
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	40010000 	.word	0x40010000
 8001a24:	40010800 	.word	0x40010800
 8001a28:	40010c00 	.word	0x40010c00
 8001a2c:	40011000 	.word	0x40011000
 8001a30:	40011400 	.word	0x40011400
 8001a34:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a38:	4b0b      	ldr	r3, [pc, #44]	@ (8001a68 <HAL_GPIO_Init+0x304>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	4909      	ldr	r1, [pc, #36]	@ (8001a68 <HAL_GPIO_Init+0x304>)
 8001a42:	4013      	ands	r3, r2
 8001a44:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a48:	3301      	adds	r3, #1
 8001a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a52:	fa22 f303 	lsr.w	r3, r2, r3
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	f47f ae8e 	bne.w	8001778 <HAL_GPIO_Init+0x14>
  }
}
 8001a5c:	bf00      	nop
 8001a5e:	bf00      	nop
 8001a60:	372c      	adds	r7, #44	@ 0x2c
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr
 8001a68:	40010400 	.word	0x40010400

08001a6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	460b      	mov	r3, r1
 8001a76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689a      	ldr	r2, [r3, #8]
 8001a7c:	887b      	ldrh	r3, [r7, #2]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d002      	beq.n	8001a8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a84:	2301      	movs	r3, #1
 8001a86:	73fb      	strb	r3, [r7, #15]
 8001a88:	e001      	b.n	8001a8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr

08001a9a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b083      	sub	sp, #12
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	807b      	strh	r3, [r7, #2]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aaa:	787b      	ldrb	r3, [r7, #1]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d003      	beq.n	8001ab8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ab0:	887a      	ldrh	r2, [r7, #2]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ab6:	e003      	b.n	8001ac0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ab8:	887b      	ldrh	r3, [r7, #2]
 8001aba:	041a      	lsls	r2, r3, #16
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	611a      	str	r2, [r3, #16]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr
	...

08001acc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ad6:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ad8:	695a      	ldr	r2, [r3, #20]
 8001ada:	88fb      	ldrh	r3, [r7, #6]
 8001adc:	4013      	ands	r3, r2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d006      	beq.n	8001af0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ae2:	4a05      	ldr	r2, [pc, #20]	@ (8001af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ae4:	88fb      	ldrh	r3, [r7, #6]
 8001ae6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 f806 	bl	8001afc <HAL_GPIO_EXTI_Callback>
  }
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40010400 	.word	0x40010400

08001afc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr

08001b10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e272      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 8087 	beq.w	8001c3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b30:	4b92      	ldr	r3, [pc, #584]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 030c 	and.w	r3, r3, #12
 8001b38:	2b04      	cmp	r3, #4
 8001b3a:	d00c      	beq.n	8001b56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b3c:	4b8f      	ldr	r3, [pc, #572]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 030c 	and.w	r3, r3, #12
 8001b44:	2b08      	cmp	r3, #8
 8001b46:	d112      	bne.n	8001b6e <HAL_RCC_OscConfig+0x5e>
 8001b48:	4b8c      	ldr	r3, [pc, #560]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b54:	d10b      	bne.n	8001b6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b56:	4b89      	ldr	r3, [pc, #548]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d06c      	beq.n	8001c3c <HAL_RCC_OscConfig+0x12c>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d168      	bne.n	8001c3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e24c      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b76:	d106      	bne.n	8001b86 <HAL_RCC_OscConfig+0x76>
 8001b78:	4b80      	ldr	r3, [pc, #512]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a7f      	ldr	r2, [pc, #508]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b82:	6013      	str	r3, [r2, #0]
 8001b84:	e02e      	b.n	8001be4 <HAL_RCC_OscConfig+0xd4>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x98>
 8001b8e:	4b7b      	ldr	r3, [pc, #492]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a7a      	ldr	r2, [pc, #488]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	4b78      	ldr	r3, [pc, #480]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a77      	ldr	r2, [pc, #476]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	e01d      	b.n	8001be4 <HAL_RCC_OscConfig+0xd4>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bb0:	d10c      	bne.n	8001bcc <HAL_RCC_OscConfig+0xbc>
 8001bb2:	4b72      	ldr	r3, [pc, #456]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a71      	ldr	r2, [pc, #452]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	4b6f      	ldr	r3, [pc, #444]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a6e      	ldr	r2, [pc, #440]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	e00b      	b.n	8001be4 <HAL_RCC_OscConfig+0xd4>
 8001bcc:	4b6b      	ldr	r3, [pc, #428]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a6a      	ldr	r2, [pc, #424]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bd6:	6013      	str	r3, [r2, #0]
 8001bd8:	4b68      	ldr	r3, [pc, #416]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a67      	ldr	r2, [pc, #412]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001be2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d013      	beq.n	8001c14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bec:	f7ff fc7e 	bl	80014ec <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf4:	f7ff fc7a 	bl	80014ec <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b64      	cmp	r3, #100	@ 0x64
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e200      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c06:	4b5d      	ldr	r3, [pc, #372]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d0f0      	beq.n	8001bf4 <HAL_RCC_OscConfig+0xe4>
 8001c12:	e014      	b.n	8001c3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c14:	f7ff fc6a 	bl	80014ec <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c1c:	f7ff fc66 	bl	80014ec <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b64      	cmp	r3, #100	@ 0x64
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e1ec      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2e:	4b53      	ldr	r3, [pc, #332]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x10c>
 8001c3a:	e000      	b.n	8001c3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d063      	beq.n	8001d12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c4a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00b      	beq.n	8001c6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c56:	4b49      	ldr	r3, [pc, #292]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
 8001c5e:	2b08      	cmp	r3, #8
 8001c60:	d11c      	bne.n	8001c9c <HAL_RCC_OscConfig+0x18c>
 8001c62:	4b46      	ldr	r3, [pc, #280]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d116      	bne.n	8001c9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c6e:	4b43      	ldr	r3, [pc, #268]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d005      	beq.n	8001c86 <HAL_RCC_OscConfig+0x176>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d001      	beq.n	8001c86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e1c0      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c86:	4b3d      	ldr	r3, [pc, #244]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	695b      	ldr	r3, [r3, #20]
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	4939      	ldr	r1, [pc, #228]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9a:	e03a      	b.n	8001d12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d020      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca4:	4b36      	ldr	r3, [pc, #216]	@ (8001d80 <HAL_RCC_OscConfig+0x270>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7ff fc1f 	bl	80014ec <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb2:	f7ff fc1b 	bl	80014ec <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e1a1      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	695b      	ldr	r3, [r3, #20]
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	4927      	ldr	r1, [pc, #156]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	600b      	str	r3, [r1, #0]
 8001ce4:	e015      	b.n	8001d12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce6:	4b26      	ldr	r3, [pc, #152]	@ (8001d80 <HAL_RCC_OscConfig+0x270>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cec:	f7ff fbfe 	bl	80014ec <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf4:	f7ff fbfa 	bl	80014ec <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e180      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d06:	4b1d      	ldr	r3, [pc, #116]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d03a      	beq.n	8001d94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d019      	beq.n	8001d5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d26:	4b17      	ldr	r3, [pc, #92]	@ (8001d84 <HAL_RCC_OscConfig+0x274>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d2c:	f7ff fbde 	bl	80014ec <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d34:	f7ff fbda 	bl	80014ec <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e160      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d46:	4b0d      	ldr	r3, [pc, #52]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d0f0      	beq.n	8001d34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d52:	2001      	movs	r0, #1
 8001d54:	f000 face 	bl	80022f4 <RCC_Delay>
 8001d58:	e01c      	b.n	8001d94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <HAL_RCC_OscConfig+0x274>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d60:	f7ff fbc4 	bl	80014ec <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d66:	e00f      	b.n	8001d88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d68:	f7ff fbc0 	bl	80014ec <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d908      	bls.n	8001d88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e146      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
 8001d7a:	bf00      	nop
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	42420000 	.word	0x42420000
 8001d84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d88:	4b92      	ldr	r3, [pc, #584]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1e9      	bne.n	8001d68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0304 	and.w	r3, r3, #4
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f000 80a6 	beq.w	8001eee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001da2:	2300      	movs	r3, #0
 8001da4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da6:	4b8b      	ldr	r3, [pc, #556]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d10d      	bne.n	8001dce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b88      	ldr	r3, [pc, #544]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	4a87      	ldr	r2, [pc, #540]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dbc:	61d3      	str	r3, [r2, #28]
 8001dbe:	4b85      	ldr	r3, [pc, #532]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc6:	60bb      	str	r3, [r7, #8]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dce:	4b82      	ldr	r3, [pc, #520]	@ (8001fd8 <HAL_RCC_OscConfig+0x4c8>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d118      	bne.n	8001e0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dda:	4b7f      	ldr	r3, [pc, #508]	@ (8001fd8 <HAL_RCC_OscConfig+0x4c8>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a7e      	ldr	r2, [pc, #504]	@ (8001fd8 <HAL_RCC_OscConfig+0x4c8>)
 8001de0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de6:	f7ff fb81 	bl	80014ec <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dee:	f7ff fb7d 	bl	80014ec <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b64      	cmp	r3, #100	@ 0x64
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e103      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	4b75      	ldr	r3, [pc, #468]	@ (8001fd8 <HAL_RCC_OscConfig+0x4c8>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d106      	bne.n	8001e22 <HAL_RCC_OscConfig+0x312>
 8001e14:	4b6f      	ldr	r3, [pc, #444]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	4a6e      	ldr	r2, [pc, #440]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6213      	str	r3, [r2, #32]
 8001e20:	e02d      	b.n	8001e7e <HAL_RCC_OscConfig+0x36e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x334>
 8001e2a:	4b6a      	ldr	r3, [pc, #424]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	4a69      	ldr	r2, [pc, #420]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e30:	f023 0301 	bic.w	r3, r3, #1
 8001e34:	6213      	str	r3, [r2, #32]
 8001e36:	4b67      	ldr	r3, [pc, #412]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	4a66      	ldr	r2, [pc, #408]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e3c:	f023 0304 	bic.w	r3, r3, #4
 8001e40:	6213      	str	r3, [r2, #32]
 8001e42:	e01c      	b.n	8001e7e <HAL_RCC_OscConfig+0x36e>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	2b05      	cmp	r3, #5
 8001e4a:	d10c      	bne.n	8001e66 <HAL_RCC_OscConfig+0x356>
 8001e4c:	4b61      	ldr	r3, [pc, #388]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	4a60      	ldr	r2, [pc, #384]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e52:	f043 0304 	orr.w	r3, r3, #4
 8001e56:	6213      	str	r3, [r2, #32]
 8001e58:	4b5e      	ldr	r3, [pc, #376]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	4a5d      	ldr	r2, [pc, #372]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	6213      	str	r3, [r2, #32]
 8001e64:	e00b      	b.n	8001e7e <HAL_RCC_OscConfig+0x36e>
 8001e66:	4b5b      	ldr	r3, [pc, #364]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e68:	6a1b      	ldr	r3, [r3, #32]
 8001e6a:	4a5a      	ldr	r2, [pc, #360]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e6c:	f023 0301 	bic.w	r3, r3, #1
 8001e70:	6213      	str	r3, [r2, #32]
 8001e72:	4b58      	ldr	r3, [pc, #352]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	4a57      	ldr	r2, [pc, #348]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e78:	f023 0304 	bic.w	r3, r3, #4
 8001e7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d015      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e86:	f7ff fb31 	bl	80014ec <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8c:	e00a      	b.n	8001ea4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8e:	f7ff fb2d 	bl	80014ec <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e0b1      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea4:	4b4b      	ldr	r3, [pc, #300]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0ee      	beq.n	8001e8e <HAL_RCC_OscConfig+0x37e>
 8001eb0:	e014      	b.n	8001edc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb2:	f7ff fb1b 	bl	80014ec <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb8:	e00a      	b.n	8001ed0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eba:	f7ff fb17 	bl	80014ec <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e09b      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed0:	4b40      	ldr	r3, [pc, #256]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001ed2:	6a1b      	ldr	r3, [r3, #32]
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1ee      	bne.n	8001eba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001edc:	7dfb      	ldrb	r3, [r7, #23]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d105      	bne.n	8001eee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee2:	4b3c      	ldr	r3, [pc, #240]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	4a3b      	ldr	r2, [pc, #236]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001ee8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001eec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 8087 	beq.w	8002006 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ef8:	4b36      	ldr	r3, [pc, #216]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 030c 	and.w	r3, r3, #12
 8001f00:	2b08      	cmp	r3, #8
 8001f02:	d061      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	69db      	ldr	r3, [r3, #28]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d146      	bne.n	8001f9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f0c:	4b33      	ldr	r3, [pc, #204]	@ (8001fdc <HAL_RCC_OscConfig+0x4cc>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f12:	f7ff faeb 	bl	80014ec <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f1a:	f7ff fae7 	bl	80014ec <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e06d      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f2c:	4b29      	ldr	r3, [pc, #164]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1f0      	bne.n	8001f1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f40:	d108      	bne.n	8001f54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f42:	4b24      	ldr	r3, [pc, #144]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	4921      	ldr	r1, [pc, #132]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f54:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a19      	ldr	r1, [r3, #32]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f64:	430b      	orrs	r3, r1
 8001f66:	491b      	ldr	r1, [pc, #108]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fdc <HAL_RCC_OscConfig+0x4cc>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f72:	f7ff fabb 	bl	80014ec <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7a:	f7ff fab7 	bl	80014ec <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e03d      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f8c:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d0f0      	beq.n	8001f7a <HAL_RCC_OscConfig+0x46a>
 8001f98:	e035      	b.n	8002006 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9a:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <HAL_RCC_OscConfig+0x4cc>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7ff faa4 	bl	80014ec <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa8:	f7ff faa0 	bl	80014ec <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e026      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fba:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x498>
 8001fc6:	e01e      	b.n	8002006 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d107      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e019      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40007000 	.word	0x40007000
 8001fdc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <HAL_RCC_OscConfig+0x500>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d106      	bne.n	8002002 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d001      	beq.n	8002006 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e000      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3718      	adds	r7, #24
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40021000 	.word	0x40021000

08002014 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0d0      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002028:	4b6a      	ldr	r3, [pc, #424]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d910      	bls.n	8002058 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002036:	4b67      	ldr	r3, [pc, #412]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f023 0207 	bic.w	r2, r3, #7
 800203e:	4965      	ldr	r1, [pc, #404]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002046:	4b63      	ldr	r3, [pc, #396]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d001      	beq.n	8002058 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e0b8      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d020      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002070:	4b59      	ldr	r3, [pc, #356]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	4a58      	ldr	r2, [pc, #352]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800207a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0308 	and.w	r3, r3, #8
 8002084:	2b00      	cmp	r3, #0
 8002086:	d005      	beq.n	8002094 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002088:	4b53      	ldr	r3, [pc, #332]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	4a52      	ldr	r2, [pc, #328]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800208e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002092:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002094:	4b50      	ldr	r3, [pc, #320]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	494d      	ldr	r1, [pc, #308]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d040      	beq.n	8002134 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d107      	bne.n	80020ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ba:	4b47      	ldr	r3, [pc, #284]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d115      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e07f      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d107      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d2:	4b41      	ldr	r3, [pc, #260]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d109      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e073      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e2:	4b3d      	ldr	r3, [pc, #244]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e06b      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f2:	4b39      	ldr	r3, [pc, #228]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f023 0203 	bic.w	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4936      	ldr	r1, [pc, #216]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002104:	f7ff f9f2 	bl	80014ec <HAL_GetTick>
 8002108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	e00a      	b.n	8002122 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800210c:	f7ff f9ee 	bl	80014ec <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211a:	4293      	cmp	r3, r2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e053      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002122:	4b2d      	ldr	r3, [pc, #180]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 020c 	and.w	r2, r3, #12
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	429a      	cmp	r2, r3
 8002132:	d1eb      	bne.n	800210c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002134:	4b27      	ldr	r3, [pc, #156]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d210      	bcs.n	8002164 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002142:	4b24      	ldr	r3, [pc, #144]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f023 0207 	bic.w	r2, r3, #7
 800214a:	4922      	ldr	r1, [pc, #136]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	4313      	orrs	r3, r2
 8002150:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002152:	4b20      	ldr	r3, [pc, #128]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	429a      	cmp	r2, r3
 800215e:	d001      	beq.n	8002164 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e032      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b00      	cmp	r3, #0
 800216e:	d008      	beq.n	8002182 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002170:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	4916      	ldr	r1, [pc, #88]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800217e:	4313      	orrs	r3, r2
 8002180:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	2b00      	cmp	r3, #0
 800218c:	d009      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800218e:	4b12      	ldr	r3, [pc, #72]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	490e      	ldr	r1, [pc, #56]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021a2:	f000 f821 	bl	80021e8 <HAL_RCC_GetSysClockFreq>
 80021a6:	4602      	mov	r2, r0
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	091b      	lsrs	r3, r3, #4
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	490a      	ldr	r1, [pc, #40]	@ (80021dc <HAL_RCC_ClockConfig+0x1c8>)
 80021b4:	5ccb      	ldrb	r3, [r1, r3]
 80021b6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ba:	4a09      	ldr	r2, [pc, #36]	@ (80021e0 <HAL_RCC_ClockConfig+0x1cc>)
 80021bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <HAL_RCC_ClockConfig+0x1d0>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff f950 	bl	8001468 <HAL_InitTick>

  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40022000 	.word	0x40022000
 80021d8:	40021000 	.word	0x40021000
 80021dc:	08003dec 	.word	0x08003dec
 80021e0:	20000000 	.word	0x20000000
 80021e4:	20000004 	.word	0x20000004

080021e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b087      	sub	sp, #28
 80021ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	2300      	movs	r3, #0
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	2300      	movs	r3, #0
 80021fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002202:	4b1e      	ldr	r3, [pc, #120]	@ (800227c <HAL_RCC_GetSysClockFreq+0x94>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b04      	cmp	r3, #4
 8002210:	d002      	beq.n	8002218 <HAL_RCC_GetSysClockFreq+0x30>
 8002212:	2b08      	cmp	r3, #8
 8002214:	d003      	beq.n	800221e <HAL_RCC_GetSysClockFreq+0x36>
 8002216:	e027      	b.n	8002268 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002218:	4b19      	ldr	r3, [pc, #100]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x98>)
 800221a:	613b      	str	r3, [r7, #16]
      break;
 800221c:	e027      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	0c9b      	lsrs	r3, r3, #18
 8002222:	f003 030f 	and.w	r3, r3, #15
 8002226:	4a17      	ldr	r2, [pc, #92]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002228:	5cd3      	ldrb	r3, [r2, r3]
 800222a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d010      	beq.n	8002258 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002236:	4b11      	ldr	r3, [pc, #68]	@ (800227c <HAL_RCC_GetSysClockFreq+0x94>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	0c5b      	lsrs	r3, r3, #17
 800223c:	f003 0301 	and.w	r3, r3, #1
 8002240:	4a11      	ldr	r2, [pc, #68]	@ (8002288 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002242:	5cd3      	ldrb	r3, [r2, r3]
 8002244:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a0d      	ldr	r2, [pc, #52]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x98>)
 800224a:	fb03 f202 	mul.w	r2, r3, r2
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	fbb2 f3f3 	udiv	r3, r2, r3
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	e004      	b.n	8002262 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4a0c      	ldr	r2, [pc, #48]	@ (800228c <HAL_RCC_GetSysClockFreq+0xa4>)
 800225c:	fb02 f303 	mul.w	r3, r2, r3
 8002260:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	613b      	str	r3, [r7, #16]
      break;
 8002266:	e002      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002268:	4b05      	ldr	r3, [pc, #20]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x98>)
 800226a:	613b      	str	r3, [r7, #16]
      break;
 800226c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800226e:	693b      	ldr	r3, [r7, #16]
}
 8002270:	4618      	mov	r0, r3
 8002272:	371c      	adds	r7, #28
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	40021000 	.word	0x40021000
 8002280:	007a1200 	.word	0x007a1200
 8002284:	08003e04 	.word	0x08003e04
 8002288:	08003e14 	.word	0x08003e14
 800228c:	003d0900 	.word	0x003d0900

08002290 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002294:	4b02      	ldr	r3, [pc, #8]	@ (80022a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002296:	681b      	ldr	r3, [r3, #0]
}
 8002298:	4618      	mov	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr
 80022a0:	20000000 	.word	0x20000000

080022a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022a8:	f7ff fff2 	bl	8002290 <HAL_RCC_GetHCLKFreq>
 80022ac:	4602      	mov	r2, r0
 80022ae:	4b05      	ldr	r3, [pc, #20]	@ (80022c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	0a1b      	lsrs	r3, r3, #8
 80022b4:	f003 0307 	and.w	r3, r3, #7
 80022b8:	4903      	ldr	r1, [pc, #12]	@ (80022c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022ba:	5ccb      	ldrb	r3, [r1, r3]
 80022bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40021000 	.word	0x40021000
 80022c8:	08003dfc 	.word	0x08003dfc

080022cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022d0:	f7ff ffde 	bl	8002290 <HAL_RCC_GetHCLKFreq>
 80022d4:	4602      	mov	r2, r0
 80022d6:	4b05      	ldr	r3, [pc, #20]	@ (80022ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	0adb      	lsrs	r3, r3, #11
 80022dc:	f003 0307 	and.w	r3, r3, #7
 80022e0:	4903      	ldr	r1, [pc, #12]	@ (80022f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022e2:	5ccb      	ldrb	r3, [r1, r3]
 80022e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40021000 	.word	0x40021000
 80022f0:	08003dfc 	.word	0x08003dfc

080022f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002328 <RCC_Delay+0x34>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a0a      	ldr	r2, [pc, #40]	@ (800232c <RCC_Delay+0x38>)
 8002302:	fba2 2303 	umull	r2, r3, r2, r3
 8002306:	0a5b      	lsrs	r3, r3, #9
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	fb02 f303 	mul.w	r3, r2, r3
 800230e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002310:	bf00      	nop
  }
  while (Delay --);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	1e5a      	subs	r2, r3, #1
 8002316:	60fa      	str	r2, [r7, #12]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1f9      	bne.n	8002310 <RCC_Delay+0x1c>
}
 800231c:	bf00      	nop
 800231e:	bf00      	nop
 8002320:	3714      	adds	r7, #20
 8002322:	46bd      	mov	sp, r7
 8002324:	bc80      	pop	{r7}
 8002326:	4770      	bx	lr
 8002328:	20000000 	.word	0x20000000
 800232c:	10624dd3 	.word	0x10624dd3

08002330 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e042      	b.n	80023c8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d106      	bne.n	800235c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7fe ff32 	bl	80011c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2224      	movs	r2, #36	@ 0x24
 8002360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68da      	ldr	r2, [r3, #12]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002372:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f000 fa09 	bl	800278c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	691a      	ldr	r2, [r3, #16]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002388:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	695a      	ldr	r2, [r3, #20]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002398:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	68da      	ldr	r2, [r3, #12]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2220      	movs	r2, #32
 80023bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80023c6:	2300      	movs	r3, #0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b08a      	sub	sp, #40	@ 0x28
 80023d4:	af02      	add	r7, sp, #8
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	603b      	str	r3, [r7, #0]
 80023dc:	4613      	mov	r3, r2
 80023de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2b20      	cmp	r3, #32
 80023ee:	d175      	bne.n	80024dc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d002      	beq.n	80023fc <HAL_UART_Transmit+0x2c>
 80023f6:	88fb      	ldrh	r3, [r7, #6]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d101      	bne.n	8002400 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e06e      	b.n	80024de <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2200      	movs	r2, #0
 8002404:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2221      	movs	r2, #33	@ 0x21
 800240a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800240e:	f7ff f86d 	bl	80014ec <HAL_GetTick>
 8002412:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	88fa      	ldrh	r2, [r7, #6]
 8002418:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	88fa      	ldrh	r2, [r7, #6]
 800241e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002428:	d108      	bne.n	800243c <HAL_UART_Transmit+0x6c>
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d104      	bne.n	800243c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002432:	2300      	movs	r3, #0
 8002434:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	61bb      	str	r3, [r7, #24]
 800243a:	e003      	b.n	8002444 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002440:	2300      	movs	r3, #0
 8002442:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002444:	e02e      	b.n	80024a4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	2200      	movs	r2, #0
 800244e:	2180      	movs	r1, #128	@ 0x80
 8002450:	68f8      	ldr	r0, [r7, #12]
 8002452:	f000 f8df 	bl	8002614 <UART_WaitOnFlagUntilTimeout>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d005      	beq.n	8002468 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2220      	movs	r2, #32
 8002460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e03a      	b.n	80024de <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10b      	bne.n	8002486 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	461a      	mov	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800247c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	3302      	adds	r3, #2
 8002482:	61bb      	str	r3, [r7, #24]
 8002484:	e007      	b.n	8002496 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	781a      	ldrb	r2, [r3, #0]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	3301      	adds	r3, #1
 8002494:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800249a:	b29b      	uxth	r3, r3
 800249c:	3b01      	subs	r3, #1
 800249e:	b29a      	uxth	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1cb      	bne.n	8002446 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	2200      	movs	r2, #0
 80024b6:	2140      	movs	r1, #64	@ 0x40
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f000 f8ab 	bl	8002614 <UART_WaitOnFlagUntilTimeout>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d005      	beq.n	80024d0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2220      	movs	r2, #32
 80024c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e006      	b.n	80024de <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2220      	movs	r2, #32
 80024d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80024d8:	2300      	movs	r3, #0
 80024da:	e000      	b.n	80024de <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80024dc:	2302      	movs	r3, #2
  }
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3720      	adds	r7, #32
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b08a      	sub	sp, #40	@ 0x28
 80024ea:	af02      	add	r7, sp, #8
 80024ec:	60f8      	str	r0, [r7, #12]
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	603b      	str	r3, [r7, #0]
 80024f2:	4613      	mov	r3, r2
 80024f4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2b20      	cmp	r3, #32
 8002504:	f040 8081 	bne.w	800260a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d002      	beq.n	8002514 <HAL_UART_Receive+0x2e>
 800250e:	88fb      	ldrh	r3, [r7, #6]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e079      	b.n	800260c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2222      	movs	r2, #34	@ 0x22
 8002522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2200      	movs	r2, #0
 800252a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800252c:	f7fe ffde 	bl	80014ec <HAL_GetTick>
 8002530:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	88fa      	ldrh	r2, [r7, #6]
 8002536:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	88fa      	ldrh	r2, [r7, #6]
 800253c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002546:	d108      	bne.n	800255a <HAL_UART_Receive+0x74>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d104      	bne.n	800255a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002550:	2300      	movs	r3, #0
 8002552:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	61bb      	str	r3, [r7, #24]
 8002558:	e003      	b.n	8002562 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800255e:	2300      	movs	r3, #0
 8002560:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002562:	e047      	b.n	80025f4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	9300      	str	r3, [sp, #0]
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	2200      	movs	r2, #0
 800256c:	2120      	movs	r1, #32
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	f000 f850 	bl	8002614 <UART_WaitOnFlagUntilTimeout>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d005      	beq.n	8002586 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2220      	movs	r2, #32
 800257e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e042      	b.n	800260c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d10c      	bne.n	80025a6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	b29b      	uxth	r3, r3
 8002594:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002598:	b29a      	uxth	r2, r3
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	3302      	adds	r3, #2
 80025a2:	61bb      	str	r3, [r7, #24]
 80025a4:	e01f      	b.n	80025e6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025ae:	d007      	beq.n	80025c0 <HAL_UART_Receive+0xda>
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10a      	bne.n	80025ce <HAL_UART_Receive+0xe8>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d106      	bne.n	80025ce <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	701a      	strb	r2, [r3, #0]
 80025cc:	e008      	b.n	80025e0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025da:	b2da      	uxtb	r2, r3
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	3301      	adds	r3, #1
 80025e4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	3b01      	subs	r3, #1
 80025ee:	b29a      	uxth	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1b2      	bne.n	8002564 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2220      	movs	r2, #32
 8002602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002606:	2300      	movs	r3, #0
 8002608:	e000      	b.n	800260c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800260a:	2302      	movs	r3, #2
  }
}
 800260c:	4618      	mov	r0, r3
 800260e:	3720      	adds	r7, #32
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	603b      	str	r3, [r7, #0]
 8002620:	4613      	mov	r3, r2
 8002622:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002624:	e03b      	b.n	800269e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002626:	6a3b      	ldr	r3, [r7, #32]
 8002628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800262c:	d037      	beq.n	800269e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800262e:	f7fe ff5d 	bl	80014ec <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	6a3a      	ldr	r2, [r7, #32]
 800263a:	429a      	cmp	r2, r3
 800263c:	d302      	bcc.n	8002644 <UART_WaitOnFlagUntilTimeout+0x30>
 800263e:	6a3b      	ldr	r3, [r7, #32]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e03a      	b.n	80026be <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	f003 0304 	and.w	r3, r3, #4
 8002652:	2b00      	cmp	r3, #0
 8002654:	d023      	beq.n	800269e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	2b80      	cmp	r3, #128	@ 0x80
 800265a:	d020      	beq.n	800269e <UART_WaitOnFlagUntilTimeout+0x8a>
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2b40      	cmp	r3, #64	@ 0x40
 8002660:	d01d      	beq.n	800269e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	2b08      	cmp	r3, #8
 800266e:	d116      	bne.n	800269e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	617b      	str	r3, [r7, #20]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	617b      	str	r3, [r7, #20]
 8002684:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f000 f81d 	bl	80026c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2208      	movs	r2, #8
 8002690:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e00f      	b.n	80026be <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4013      	ands	r3, r2
 80026a8:	68ba      	ldr	r2, [r7, #8]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	bf0c      	ite	eq
 80026ae:	2301      	moveq	r3, #1
 80026b0:	2300      	movne	r3, #0
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	461a      	mov	r2, r3
 80026b6:	79fb      	ldrb	r3, [r7, #7]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d0b4      	beq.n	8002626 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3718      	adds	r7, #24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b095      	sub	sp, #84	@ 0x54
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	330c      	adds	r3, #12
 80026d4:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026d8:	e853 3f00 	ldrex	r3, [r3]
 80026dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80026de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80026e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	330c      	adds	r3, #12
 80026ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80026ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80026f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80026f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80026f6:	e841 2300 	strex	r3, r2, [r1]
 80026fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80026fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1e5      	bne.n	80026ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	3314      	adds	r3, #20
 8002708:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800270a:	6a3b      	ldr	r3, [r7, #32]
 800270c:	e853 3f00 	ldrex	r3, [r3]
 8002710:	61fb      	str	r3, [r7, #28]
   return(result);
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	f023 0301 	bic.w	r3, r3, #1
 8002718:	64bb      	str	r3, [r7, #72]	@ 0x48
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	3314      	adds	r3, #20
 8002720:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002722:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002724:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002726:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002728:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800272a:	e841 2300 	strex	r3, r2, [r1]
 800272e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1e5      	bne.n	8002702 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	2b01      	cmp	r3, #1
 800273c:	d119      	bne.n	8002772 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	330c      	adds	r3, #12
 8002744:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	e853 3f00 	ldrex	r3, [r3]
 800274c:	60bb      	str	r3, [r7, #8]
   return(result);
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	f023 0310 	bic.w	r3, r3, #16
 8002754:	647b      	str	r3, [r7, #68]	@ 0x44
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	330c      	adds	r3, #12
 800275c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800275e:	61ba      	str	r2, [r7, #24]
 8002760:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002762:	6979      	ldr	r1, [r7, #20]
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	e841 2300 	strex	r3, r2, [r1]
 800276a:	613b      	str	r3, [r7, #16]
   return(result);
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1e5      	bne.n	800273e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2220      	movs	r2, #32
 8002776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002780:	bf00      	nop
 8002782:	3754      	adds	r7, #84	@ 0x54
 8002784:	46bd      	mov	sp, r7
 8002786:	bc80      	pop	{r7}
 8002788:	4770      	bx	lr
	...

0800278c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	68da      	ldr	r2, [r3, #12]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	430a      	orrs	r2, r1
 80027a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689a      	ldr	r2, [r3, #8]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	431a      	orrs	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80027c6:	f023 030c 	bic.w	r3, r3, #12
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	6812      	ldr	r2, [r2, #0]
 80027ce:	68b9      	ldr	r1, [r7, #8]
 80027d0:	430b      	orrs	r3, r1
 80027d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	699a      	ldr	r2, [r3, #24]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a2c      	ldr	r2, [pc, #176]	@ (80028a0 <UART_SetConfig+0x114>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d103      	bne.n	80027fc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80027f4:	f7ff fd6a 	bl	80022cc <HAL_RCC_GetPCLK2Freq>
 80027f8:	60f8      	str	r0, [r7, #12]
 80027fa:	e002      	b.n	8002802 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80027fc:	f7ff fd52 	bl	80022a4 <HAL_RCC_GetPCLK1Freq>
 8002800:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	4613      	mov	r3, r2
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	009a      	lsls	r2, r3, #2
 800280c:	441a      	add	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	fbb2 f3f3 	udiv	r3, r2, r3
 8002818:	4a22      	ldr	r2, [pc, #136]	@ (80028a4 <UART_SetConfig+0x118>)
 800281a:	fba2 2303 	umull	r2, r3, r2, r3
 800281e:	095b      	lsrs	r3, r3, #5
 8002820:	0119      	lsls	r1, r3, #4
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	4613      	mov	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	009a      	lsls	r2, r3, #2
 800282c:	441a      	add	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	fbb2 f2f3 	udiv	r2, r2, r3
 8002838:	4b1a      	ldr	r3, [pc, #104]	@ (80028a4 <UART_SetConfig+0x118>)
 800283a:	fba3 0302 	umull	r0, r3, r3, r2
 800283e:	095b      	lsrs	r3, r3, #5
 8002840:	2064      	movs	r0, #100	@ 0x64
 8002842:	fb00 f303 	mul.w	r3, r0, r3
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	3332      	adds	r3, #50	@ 0x32
 800284c:	4a15      	ldr	r2, [pc, #84]	@ (80028a4 <UART_SetConfig+0x118>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	095b      	lsrs	r3, r3, #5
 8002854:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002858:	4419      	add	r1, r3
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	4613      	mov	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	009a      	lsls	r2, r3, #2
 8002864:	441a      	add	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002870:	4b0c      	ldr	r3, [pc, #48]	@ (80028a4 <UART_SetConfig+0x118>)
 8002872:	fba3 0302 	umull	r0, r3, r3, r2
 8002876:	095b      	lsrs	r3, r3, #5
 8002878:	2064      	movs	r0, #100	@ 0x64
 800287a:	fb00 f303 	mul.w	r3, r0, r3
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	011b      	lsls	r3, r3, #4
 8002882:	3332      	adds	r3, #50	@ 0x32
 8002884:	4a07      	ldr	r2, [pc, #28]	@ (80028a4 <UART_SetConfig+0x118>)
 8002886:	fba2 2303 	umull	r2, r3, r2, r3
 800288a:	095b      	lsrs	r3, r3, #5
 800288c:	f003 020f 	and.w	r2, r3, #15
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	440a      	add	r2, r1
 8002896:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002898:	bf00      	nop
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40013800 	.word	0x40013800
 80028a4:	51eb851f 	.word	0x51eb851f

080028a8 <std>:
 80028a8:	2300      	movs	r3, #0
 80028aa:	b510      	push	{r4, lr}
 80028ac:	4604      	mov	r4, r0
 80028ae:	e9c0 3300 	strd	r3, r3, [r0]
 80028b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028b6:	6083      	str	r3, [r0, #8]
 80028b8:	8181      	strh	r1, [r0, #12]
 80028ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80028bc:	81c2      	strh	r2, [r0, #14]
 80028be:	6183      	str	r3, [r0, #24]
 80028c0:	4619      	mov	r1, r3
 80028c2:	2208      	movs	r2, #8
 80028c4:	305c      	adds	r0, #92	@ 0x5c
 80028c6:	f000 f9f9 	bl	8002cbc <memset>
 80028ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002900 <std+0x58>)
 80028cc:	6224      	str	r4, [r4, #32]
 80028ce:	6263      	str	r3, [r4, #36]	@ 0x24
 80028d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002904 <std+0x5c>)
 80028d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80028d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002908 <std+0x60>)
 80028d6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80028d8:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <std+0x64>)
 80028da:	6323      	str	r3, [r4, #48]	@ 0x30
 80028dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <std+0x68>)
 80028de:	429c      	cmp	r4, r3
 80028e0:	d006      	beq.n	80028f0 <std+0x48>
 80028e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80028e6:	4294      	cmp	r4, r2
 80028e8:	d002      	beq.n	80028f0 <std+0x48>
 80028ea:	33d0      	adds	r3, #208	@ 0xd0
 80028ec:	429c      	cmp	r4, r3
 80028ee:	d105      	bne.n	80028fc <std+0x54>
 80028f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80028f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028f8:	f000 ba58 	b.w	8002dac <__retarget_lock_init_recursive>
 80028fc:	bd10      	pop	{r4, pc}
 80028fe:	bf00      	nop
 8002900:	08002b0d 	.word	0x08002b0d
 8002904:	08002b2f 	.word	0x08002b2f
 8002908:	08002b67 	.word	0x08002b67
 800290c:	08002b8b 	.word	0x08002b8b
 8002910:	200000d4 	.word	0x200000d4

08002914 <stdio_exit_handler>:
 8002914:	4a02      	ldr	r2, [pc, #8]	@ (8002920 <stdio_exit_handler+0xc>)
 8002916:	4903      	ldr	r1, [pc, #12]	@ (8002924 <stdio_exit_handler+0x10>)
 8002918:	4803      	ldr	r0, [pc, #12]	@ (8002928 <stdio_exit_handler+0x14>)
 800291a:	f000 b869 	b.w	80029f0 <_fwalk_sglue>
 800291e:	bf00      	nop
 8002920:	2000000c 	.word	0x2000000c
 8002924:	08003641 	.word	0x08003641
 8002928:	2000001c 	.word	0x2000001c

0800292c <cleanup_stdio>:
 800292c:	6841      	ldr	r1, [r0, #4]
 800292e:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <cleanup_stdio+0x34>)
 8002930:	b510      	push	{r4, lr}
 8002932:	4299      	cmp	r1, r3
 8002934:	4604      	mov	r4, r0
 8002936:	d001      	beq.n	800293c <cleanup_stdio+0x10>
 8002938:	f000 fe82 	bl	8003640 <_fflush_r>
 800293c:	68a1      	ldr	r1, [r4, #8]
 800293e:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <cleanup_stdio+0x38>)
 8002940:	4299      	cmp	r1, r3
 8002942:	d002      	beq.n	800294a <cleanup_stdio+0x1e>
 8002944:	4620      	mov	r0, r4
 8002946:	f000 fe7b 	bl	8003640 <_fflush_r>
 800294a:	68e1      	ldr	r1, [r4, #12]
 800294c:	4b06      	ldr	r3, [pc, #24]	@ (8002968 <cleanup_stdio+0x3c>)
 800294e:	4299      	cmp	r1, r3
 8002950:	d004      	beq.n	800295c <cleanup_stdio+0x30>
 8002952:	4620      	mov	r0, r4
 8002954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002958:	f000 be72 	b.w	8003640 <_fflush_r>
 800295c:	bd10      	pop	{r4, pc}
 800295e:	bf00      	nop
 8002960:	200000d4 	.word	0x200000d4
 8002964:	2000013c 	.word	0x2000013c
 8002968:	200001a4 	.word	0x200001a4

0800296c <global_stdio_init.part.0>:
 800296c:	b510      	push	{r4, lr}
 800296e:	4b0b      	ldr	r3, [pc, #44]	@ (800299c <global_stdio_init.part.0+0x30>)
 8002970:	4c0b      	ldr	r4, [pc, #44]	@ (80029a0 <global_stdio_init.part.0+0x34>)
 8002972:	4a0c      	ldr	r2, [pc, #48]	@ (80029a4 <global_stdio_init.part.0+0x38>)
 8002974:	4620      	mov	r0, r4
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	2104      	movs	r1, #4
 800297a:	2200      	movs	r2, #0
 800297c:	f7ff ff94 	bl	80028a8 <std>
 8002980:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002984:	2201      	movs	r2, #1
 8002986:	2109      	movs	r1, #9
 8002988:	f7ff ff8e 	bl	80028a8 <std>
 800298c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002990:	2202      	movs	r2, #2
 8002992:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002996:	2112      	movs	r1, #18
 8002998:	f7ff bf86 	b.w	80028a8 <std>
 800299c:	2000020c 	.word	0x2000020c
 80029a0:	200000d4 	.word	0x200000d4
 80029a4:	08002915 	.word	0x08002915

080029a8 <__sfp_lock_acquire>:
 80029a8:	4801      	ldr	r0, [pc, #4]	@ (80029b0 <__sfp_lock_acquire+0x8>)
 80029aa:	f000 ba00 	b.w	8002dae <__retarget_lock_acquire_recursive>
 80029ae:	bf00      	nop
 80029b0:	20000215 	.word	0x20000215

080029b4 <__sfp_lock_release>:
 80029b4:	4801      	ldr	r0, [pc, #4]	@ (80029bc <__sfp_lock_release+0x8>)
 80029b6:	f000 b9fb 	b.w	8002db0 <__retarget_lock_release_recursive>
 80029ba:	bf00      	nop
 80029bc:	20000215 	.word	0x20000215

080029c0 <__sinit>:
 80029c0:	b510      	push	{r4, lr}
 80029c2:	4604      	mov	r4, r0
 80029c4:	f7ff fff0 	bl	80029a8 <__sfp_lock_acquire>
 80029c8:	6a23      	ldr	r3, [r4, #32]
 80029ca:	b11b      	cbz	r3, 80029d4 <__sinit+0x14>
 80029cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029d0:	f7ff bff0 	b.w	80029b4 <__sfp_lock_release>
 80029d4:	4b04      	ldr	r3, [pc, #16]	@ (80029e8 <__sinit+0x28>)
 80029d6:	6223      	str	r3, [r4, #32]
 80029d8:	4b04      	ldr	r3, [pc, #16]	@ (80029ec <__sinit+0x2c>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1f5      	bne.n	80029cc <__sinit+0xc>
 80029e0:	f7ff ffc4 	bl	800296c <global_stdio_init.part.0>
 80029e4:	e7f2      	b.n	80029cc <__sinit+0xc>
 80029e6:	bf00      	nop
 80029e8:	0800292d 	.word	0x0800292d
 80029ec:	2000020c 	.word	0x2000020c

080029f0 <_fwalk_sglue>:
 80029f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029f4:	4607      	mov	r7, r0
 80029f6:	4688      	mov	r8, r1
 80029f8:	4614      	mov	r4, r2
 80029fa:	2600      	movs	r6, #0
 80029fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a00:	f1b9 0901 	subs.w	r9, r9, #1
 8002a04:	d505      	bpl.n	8002a12 <_fwalk_sglue+0x22>
 8002a06:	6824      	ldr	r4, [r4, #0]
 8002a08:	2c00      	cmp	r4, #0
 8002a0a:	d1f7      	bne.n	80029fc <_fwalk_sglue+0xc>
 8002a0c:	4630      	mov	r0, r6
 8002a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a12:	89ab      	ldrh	r3, [r5, #12]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d907      	bls.n	8002a28 <_fwalk_sglue+0x38>
 8002a18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	d003      	beq.n	8002a28 <_fwalk_sglue+0x38>
 8002a20:	4629      	mov	r1, r5
 8002a22:	4638      	mov	r0, r7
 8002a24:	47c0      	blx	r8
 8002a26:	4306      	orrs	r6, r0
 8002a28:	3568      	adds	r5, #104	@ 0x68
 8002a2a:	e7e9      	b.n	8002a00 <_fwalk_sglue+0x10>

08002a2c <iprintf>:
 8002a2c:	b40f      	push	{r0, r1, r2, r3}
 8002a2e:	b507      	push	{r0, r1, r2, lr}
 8002a30:	4906      	ldr	r1, [pc, #24]	@ (8002a4c <iprintf+0x20>)
 8002a32:	ab04      	add	r3, sp, #16
 8002a34:	6808      	ldr	r0, [r1, #0]
 8002a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a3a:	6881      	ldr	r1, [r0, #8]
 8002a3c:	9301      	str	r3, [sp, #4]
 8002a3e:	f000 fad7 	bl	8002ff0 <_vfiprintf_r>
 8002a42:	b003      	add	sp, #12
 8002a44:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a48:	b004      	add	sp, #16
 8002a4a:	4770      	bx	lr
 8002a4c:	20000018 	.word	0x20000018

08002a50 <_puts_r>:
 8002a50:	6a03      	ldr	r3, [r0, #32]
 8002a52:	b570      	push	{r4, r5, r6, lr}
 8002a54:	4605      	mov	r5, r0
 8002a56:	460e      	mov	r6, r1
 8002a58:	6884      	ldr	r4, [r0, #8]
 8002a5a:	b90b      	cbnz	r3, 8002a60 <_puts_r+0x10>
 8002a5c:	f7ff ffb0 	bl	80029c0 <__sinit>
 8002a60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002a62:	07db      	lsls	r3, r3, #31
 8002a64:	d405      	bmi.n	8002a72 <_puts_r+0x22>
 8002a66:	89a3      	ldrh	r3, [r4, #12]
 8002a68:	0598      	lsls	r0, r3, #22
 8002a6a:	d402      	bmi.n	8002a72 <_puts_r+0x22>
 8002a6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002a6e:	f000 f99e 	bl	8002dae <__retarget_lock_acquire_recursive>
 8002a72:	89a3      	ldrh	r3, [r4, #12]
 8002a74:	0719      	lsls	r1, r3, #28
 8002a76:	d502      	bpl.n	8002a7e <_puts_r+0x2e>
 8002a78:	6923      	ldr	r3, [r4, #16]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d135      	bne.n	8002aea <_puts_r+0x9a>
 8002a7e:	4621      	mov	r1, r4
 8002a80:	4628      	mov	r0, r5
 8002a82:	f000 f8c5 	bl	8002c10 <__swsetup_r>
 8002a86:	b380      	cbz	r0, 8002aea <_puts_r+0x9a>
 8002a88:	f04f 35ff 	mov.w	r5, #4294967295
 8002a8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002a8e:	07da      	lsls	r2, r3, #31
 8002a90:	d405      	bmi.n	8002a9e <_puts_r+0x4e>
 8002a92:	89a3      	ldrh	r3, [r4, #12]
 8002a94:	059b      	lsls	r3, r3, #22
 8002a96:	d402      	bmi.n	8002a9e <_puts_r+0x4e>
 8002a98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002a9a:	f000 f989 	bl	8002db0 <__retarget_lock_release_recursive>
 8002a9e:	4628      	mov	r0, r5
 8002aa0:	bd70      	pop	{r4, r5, r6, pc}
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	da04      	bge.n	8002ab0 <_puts_r+0x60>
 8002aa6:	69a2      	ldr	r2, [r4, #24]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	dc17      	bgt.n	8002adc <_puts_r+0x8c>
 8002aac:	290a      	cmp	r1, #10
 8002aae:	d015      	beq.n	8002adc <_puts_r+0x8c>
 8002ab0:	6823      	ldr	r3, [r4, #0]
 8002ab2:	1c5a      	adds	r2, r3, #1
 8002ab4:	6022      	str	r2, [r4, #0]
 8002ab6:	7019      	strb	r1, [r3, #0]
 8002ab8:	68a3      	ldr	r3, [r4, #8]
 8002aba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	60a3      	str	r3, [r4, #8]
 8002ac2:	2900      	cmp	r1, #0
 8002ac4:	d1ed      	bne.n	8002aa2 <_puts_r+0x52>
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	da11      	bge.n	8002aee <_puts_r+0x9e>
 8002aca:	4622      	mov	r2, r4
 8002acc:	210a      	movs	r1, #10
 8002ace:	4628      	mov	r0, r5
 8002ad0:	f000 f85f 	bl	8002b92 <__swbuf_r>
 8002ad4:	3001      	adds	r0, #1
 8002ad6:	d0d7      	beq.n	8002a88 <_puts_r+0x38>
 8002ad8:	250a      	movs	r5, #10
 8002ada:	e7d7      	b.n	8002a8c <_puts_r+0x3c>
 8002adc:	4622      	mov	r2, r4
 8002ade:	4628      	mov	r0, r5
 8002ae0:	f000 f857 	bl	8002b92 <__swbuf_r>
 8002ae4:	3001      	adds	r0, #1
 8002ae6:	d1e7      	bne.n	8002ab8 <_puts_r+0x68>
 8002ae8:	e7ce      	b.n	8002a88 <_puts_r+0x38>
 8002aea:	3e01      	subs	r6, #1
 8002aec:	e7e4      	b.n	8002ab8 <_puts_r+0x68>
 8002aee:	6823      	ldr	r3, [r4, #0]
 8002af0:	1c5a      	adds	r2, r3, #1
 8002af2:	6022      	str	r2, [r4, #0]
 8002af4:	220a      	movs	r2, #10
 8002af6:	701a      	strb	r2, [r3, #0]
 8002af8:	e7ee      	b.n	8002ad8 <_puts_r+0x88>
	...

08002afc <puts>:
 8002afc:	4b02      	ldr	r3, [pc, #8]	@ (8002b08 <puts+0xc>)
 8002afe:	4601      	mov	r1, r0
 8002b00:	6818      	ldr	r0, [r3, #0]
 8002b02:	f7ff bfa5 	b.w	8002a50 <_puts_r>
 8002b06:	bf00      	nop
 8002b08:	20000018 	.word	0x20000018

08002b0c <__sread>:
 8002b0c:	b510      	push	{r4, lr}
 8002b0e:	460c      	mov	r4, r1
 8002b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b14:	f000 f8fc 	bl	8002d10 <_read_r>
 8002b18:	2800      	cmp	r0, #0
 8002b1a:	bfab      	itete	ge
 8002b1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002b1e:	89a3      	ldrhlt	r3, [r4, #12]
 8002b20:	181b      	addge	r3, r3, r0
 8002b22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002b26:	bfac      	ite	ge
 8002b28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002b2a:	81a3      	strhlt	r3, [r4, #12]
 8002b2c:	bd10      	pop	{r4, pc}

08002b2e <__swrite>:
 8002b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b32:	461f      	mov	r7, r3
 8002b34:	898b      	ldrh	r3, [r1, #12]
 8002b36:	4605      	mov	r5, r0
 8002b38:	05db      	lsls	r3, r3, #23
 8002b3a:	460c      	mov	r4, r1
 8002b3c:	4616      	mov	r6, r2
 8002b3e:	d505      	bpl.n	8002b4c <__swrite+0x1e>
 8002b40:	2302      	movs	r3, #2
 8002b42:	2200      	movs	r2, #0
 8002b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b48:	f000 f8d0 	bl	8002cec <_lseek_r>
 8002b4c:	89a3      	ldrh	r3, [r4, #12]
 8002b4e:	4632      	mov	r2, r6
 8002b50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b54:	81a3      	strh	r3, [r4, #12]
 8002b56:	4628      	mov	r0, r5
 8002b58:	463b      	mov	r3, r7
 8002b5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b62:	f000 b8e7 	b.w	8002d34 <_write_r>

08002b66 <__sseek>:
 8002b66:	b510      	push	{r4, lr}
 8002b68:	460c      	mov	r4, r1
 8002b6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b6e:	f000 f8bd 	bl	8002cec <_lseek_r>
 8002b72:	1c43      	adds	r3, r0, #1
 8002b74:	89a3      	ldrh	r3, [r4, #12]
 8002b76:	bf15      	itete	ne
 8002b78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002b7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002b7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002b82:	81a3      	strheq	r3, [r4, #12]
 8002b84:	bf18      	it	ne
 8002b86:	81a3      	strhne	r3, [r4, #12]
 8002b88:	bd10      	pop	{r4, pc}

08002b8a <__sclose>:
 8002b8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b8e:	f000 b89d 	b.w	8002ccc <_close_r>

08002b92 <__swbuf_r>:
 8002b92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b94:	460e      	mov	r6, r1
 8002b96:	4614      	mov	r4, r2
 8002b98:	4605      	mov	r5, r0
 8002b9a:	b118      	cbz	r0, 8002ba4 <__swbuf_r+0x12>
 8002b9c:	6a03      	ldr	r3, [r0, #32]
 8002b9e:	b90b      	cbnz	r3, 8002ba4 <__swbuf_r+0x12>
 8002ba0:	f7ff ff0e 	bl	80029c0 <__sinit>
 8002ba4:	69a3      	ldr	r3, [r4, #24]
 8002ba6:	60a3      	str	r3, [r4, #8]
 8002ba8:	89a3      	ldrh	r3, [r4, #12]
 8002baa:	071a      	lsls	r2, r3, #28
 8002bac:	d501      	bpl.n	8002bb2 <__swbuf_r+0x20>
 8002bae:	6923      	ldr	r3, [r4, #16]
 8002bb0:	b943      	cbnz	r3, 8002bc4 <__swbuf_r+0x32>
 8002bb2:	4621      	mov	r1, r4
 8002bb4:	4628      	mov	r0, r5
 8002bb6:	f000 f82b 	bl	8002c10 <__swsetup_r>
 8002bba:	b118      	cbz	r0, 8002bc4 <__swbuf_r+0x32>
 8002bbc:	f04f 37ff 	mov.w	r7, #4294967295
 8002bc0:	4638      	mov	r0, r7
 8002bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bc4:	6823      	ldr	r3, [r4, #0]
 8002bc6:	6922      	ldr	r2, [r4, #16]
 8002bc8:	b2f6      	uxtb	r6, r6
 8002bca:	1a98      	subs	r0, r3, r2
 8002bcc:	6963      	ldr	r3, [r4, #20]
 8002bce:	4637      	mov	r7, r6
 8002bd0:	4283      	cmp	r3, r0
 8002bd2:	dc05      	bgt.n	8002be0 <__swbuf_r+0x4e>
 8002bd4:	4621      	mov	r1, r4
 8002bd6:	4628      	mov	r0, r5
 8002bd8:	f000 fd32 	bl	8003640 <_fflush_r>
 8002bdc:	2800      	cmp	r0, #0
 8002bde:	d1ed      	bne.n	8002bbc <__swbuf_r+0x2a>
 8002be0:	68a3      	ldr	r3, [r4, #8]
 8002be2:	3b01      	subs	r3, #1
 8002be4:	60a3      	str	r3, [r4, #8]
 8002be6:	6823      	ldr	r3, [r4, #0]
 8002be8:	1c5a      	adds	r2, r3, #1
 8002bea:	6022      	str	r2, [r4, #0]
 8002bec:	701e      	strb	r6, [r3, #0]
 8002bee:	6962      	ldr	r2, [r4, #20]
 8002bf0:	1c43      	adds	r3, r0, #1
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d004      	beq.n	8002c00 <__swbuf_r+0x6e>
 8002bf6:	89a3      	ldrh	r3, [r4, #12]
 8002bf8:	07db      	lsls	r3, r3, #31
 8002bfa:	d5e1      	bpl.n	8002bc0 <__swbuf_r+0x2e>
 8002bfc:	2e0a      	cmp	r6, #10
 8002bfe:	d1df      	bne.n	8002bc0 <__swbuf_r+0x2e>
 8002c00:	4621      	mov	r1, r4
 8002c02:	4628      	mov	r0, r5
 8002c04:	f000 fd1c 	bl	8003640 <_fflush_r>
 8002c08:	2800      	cmp	r0, #0
 8002c0a:	d0d9      	beq.n	8002bc0 <__swbuf_r+0x2e>
 8002c0c:	e7d6      	b.n	8002bbc <__swbuf_r+0x2a>
	...

08002c10 <__swsetup_r>:
 8002c10:	b538      	push	{r3, r4, r5, lr}
 8002c12:	4b29      	ldr	r3, [pc, #164]	@ (8002cb8 <__swsetup_r+0xa8>)
 8002c14:	4605      	mov	r5, r0
 8002c16:	6818      	ldr	r0, [r3, #0]
 8002c18:	460c      	mov	r4, r1
 8002c1a:	b118      	cbz	r0, 8002c24 <__swsetup_r+0x14>
 8002c1c:	6a03      	ldr	r3, [r0, #32]
 8002c1e:	b90b      	cbnz	r3, 8002c24 <__swsetup_r+0x14>
 8002c20:	f7ff fece 	bl	80029c0 <__sinit>
 8002c24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c28:	0719      	lsls	r1, r3, #28
 8002c2a:	d422      	bmi.n	8002c72 <__swsetup_r+0x62>
 8002c2c:	06da      	lsls	r2, r3, #27
 8002c2e:	d407      	bmi.n	8002c40 <__swsetup_r+0x30>
 8002c30:	2209      	movs	r2, #9
 8002c32:	602a      	str	r2, [r5, #0]
 8002c34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c38:	f04f 30ff 	mov.w	r0, #4294967295
 8002c3c:	81a3      	strh	r3, [r4, #12]
 8002c3e:	e033      	b.n	8002ca8 <__swsetup_r+0x98>
 8002c40:	0758      	lsls	r0, r3, #29
 8002c42:	d512      	bpl.n	8002c6a <__swsetup_r+0x5a>
 8002c44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002c46:	b141      	cbz	r1, 8002c5a <__swsetup_r+0x4a>
 8002c48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002c4c:	4299      	cmp	r1, r3
 8002c4e:	d002      	beq.n	8002c56 <__swsetup_r+0x46>
 8002c50:	4628      	mov	r0, r5
 8002c52:	f000 f8af 	bl	8002db4 <_free_r>
 8002c56:	2300      	movs	r3, #0
 8002c58:	6363      	str	r3, [r4, #52]	@ 0x34
 8002c5a:	89a3      	ldrh	r3, [r4, #12]
 8002c5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002c60:	81a3      	strh	r3, [r4, #12]
 8002c62:	2300      	movs	r3, #0
 8002c64:	6063      	str	r3, [r4, #4]
 8002c66:	6923      	ldr	r3, [r4, #16]
 8002c68:	6023      	str	r3, [r4, #0]
 8002c6a:	89a3      	ldrh	r3, [r4, #12]
 8002c6c:	f043 0308 	orr.w	r3, r3, #8
 8002c70:	81a3      	strh	r3, [r4, #12]
 8002c72:	6923      	ldr	r3, [r4, #16]
 8002c74:	b94b      	cbnz	r3, 8002c8a <__swsetup_r+0x7a>
 8002c76:	89a3      	ldrh	r3, [r4, #12]
 8002c78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002c7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c80:	d003      	beq.n	8002c8a <__swsetup_r+0x7a>
 8002c82:	4621      	mov	r1, r4
 8002c84:	4628      	mov	r0, r5
 8002c86:	f000 fd28 	bl	80036da <__smakebuf_r>
 8002c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c8e:	f013 0201 	ands.w	r2, r3, #1
 8002c92:	d00a      	beq.n	8002caa <__swsetup_r+0x9a>
 8002c94:	2200      	movs	r2, #0
 8002c96:	60a2      	str	r2, [r4, #8]
 8002c98:	6962      	ldr	r2, [r4, #20]
 8002c9a:	4252      	negs	r2, r2
 8002c9c:	61a2      	str	r2, [r4, #24]
 8002c9e:	6922      	ldr	r2, [r4, #16]
 8002ca0:	b942      	cbnz	r2, 8002cb4 <__swsetup_r+0xa4>
 8002ca2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002ca6:	d1c5      	bne.n	8002c34 <__swsetup_r+0x24>
 8002ca8:	bd38      	pop	{r3, r4, r5, pc}
 8002caa:	0799      	lsls	r1, r3, #30
 8002cac:	bf58      	it	pl
 8002cae:	6962      	ldrpl	r2, [r4, #20]
 8002cb0:	60a2      	str	r2, [r4, #8]
 8002cb2:	e7f4      	b.n	8002c9e <__swsetup_r+0x8e>
 8002cb4:	2000      	movs	r0, #0
 8002cb6:	e7f7      	b.n	8002ca8 <__swsetup_r+0x98>
 8002cb8:	20000018 	.word	0x20000018

08002cbc <memset>:
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	4402      	add	r2, r0
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d100      	bne.n	8002cc6 <memset+0xa>
 8002cc4:	4770      	bx	lr
 8002cc6:	f803 1b01 	strb.w	r1, [r3], #1
 8002cca:	e7f9      	b.n	8002cc0 <memset+0x4>

08002ccc <_close_r>:
 8002ccc:	b538      	push	{r3, r4, r5, lr}
 8002cce:	2300      	movs	r3, #0
 8002cd0:	4d05      	ldr	r5, [pc, #20]	@ (8002ce8 <_close_r+0x1c>)
 8002cd2:	4604      	mov	r4, r0
 8002cd4:	4608      	mov	r0, r1
 8002cd6:	602b      	str	r3, [r5, #0]
 8002cd8:	f7fe fb1d 	bl	8001316 <_close>
 8002cdc:	1c43      	adds	r3, r0, #1
 8002cde:	d102      	bne.n	8002ce6 <_close_r+0x1a>
 8002ce0:	682b      	ldr	r3, [r5, #0]
 8002ce2:	b103      	cbz	r3, 8002ce6 <_close_r+0x1a>
 8002ce4:	6023      	str	r3, [r4, #0]
 8002ce6:	bd38      	pop	{r3, r4, r5, pc}
 8002ce8:	20000210 	.word	0x20000210

08002cec <_lseek_r>:
 8002cec:	b538      	push	{r3, r4, r5, lr}
 8002cee:	4604      	mov	r4, r0
 8002cf0:	4608      	mov	r0, r1
 8002cf2:	4611      	mov	r1, r2
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	4d05      	ldr	r5, [pc, #20]	@ (8002d0c <_lseek_r+0x20>)
 8002cf8:	602a      	str	r2, [r5, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	f7fe fb2f 	bl	800135e <_lseek>
 8002d00:	1c43      	adds	r3, r0, #1
 8002d02:	d102      	bne.n	8002d0a <_lseek_r+0x1e>
 8002d04:	682b      	ldr	r3, [r5, #0]
 8002d06:	b103      	cbz	r3, 8002d0a <_lseek_r+0x1e>
 8002d08:	6023      	str	r3, [r4, #0]
 8002d0a:	bd38      	pop	{r3, r4, r5, pc}
 8002d0c:	20000210 	.word	0x20000210

08002d10 <_read_r>:
 8002d10:	b538      	push	{r3, r4, r5, lr}
 8002d12:	4604      	mov	r4, r0
 8002d14:	4608      	mov	r0, r1
 8002d16:	4611      	mov	r1, r2
 8002d18:	2200      	movs	r2, #0
 8002d1a:	4d05      	ldr	r5, [pc, #20]	@ (8002d30 <_read_r+0x20>)
 8002d1c:	602a      	str	r2, [r5, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	f7fe fac0 	bl	80012a4 <_read>
 8002d24:	1c43      	adds	r3, r0, #1
 8002d26:	d102      	bne.n	8002d2e <_read_r+0x1e>
 8002d28:	682b      	ldr	r3, [r5, #0]
 8002d2a:	b103      	cbz	r3, 8002d2e <_read_r+0x1e>
 8002d2c:	6023      	str	r3, [r4, #0]
 8002d2e:	bd38      	pop	{r3, r4, r5, pc}
 8002d30:	20000210 	.word	0x20000210

08002d34 <_write_r>:
 8002d34:	b538      	push	{r3, r4, r5, lr}
 8002d36:	4604      	mov	r4, r0
 8002d38:	4608      	mov	r0, r1
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	4d05      	ldr	r5, [pc, #20]	@ (8002d54 <_write_r+0x20>)
 8002d40:	602a      	str	r2, [r5, #0]
 8002d42:	461a      	mov	r2, r3
 8002d44:	f7fe facb 	bl	80012de <_write>
 8002d48:	1c43      	adds	r3, r0, #1
 8002d4a:	d102      	bne.n	8002d52 <_write_r+0x1e>
 8002d4c:	682b      	ldr	r3, [r5, #0]
 8002d4e:	b103      	cbz	r3, 8002d52 <_write_r+0x1e>
 8002d50:	6023      	str	r3, [r4, #0]
 8002d52:	bd38      	pop	{r3, r4, r5, pc}
 8002d54:	20000210 	.word	0x20000210

08002d58 <__errno>:
 8002d58:	4b01      	ldr	r3, [pc, #4]	@ (8002d60 <__errno+0x8>)
 8002d5a:	6818      	ldr	r0, [r3, #0]
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	20000018 	.word	0x20000018

08002d64 <__libc_init_array>:
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	2600      	movs	r6, #0
 8002d68:	4d0c      	ldr	r5, [pc, #48]	@ (8002d9c <__libc_init_array+0x38>)
 8002d6a:	4c0d      	ldr	r4, [pc, #52]	@ (8002da0 <__libc_init_array+0x3c>)
 8002d6c:	1b64      	subs	r4, r4, r5
 8002d6e:	10a4      	asrs	r4, r4, #2
 8002d70:	42a6      	cmp	r6, r4
 8002d72:	d109      	bne.n	8002d88 <__libc_init_array+0x24>
 8002d74:	f000 fd2e 	bl	80037d4 <_init>
 8002d78:	2600      	movs	r6, #0
 8002d7a:	4d0a      	ldr	r5, [pc, #40]	@ (8002da4 <__libc_init_array+0x40>)
 8002d7c:	4c0a      	ldr	r4, [pc, #40]	@ (8002da8 <__libc_init_array+0x44>)
 8002d7e:	1b64      	subs	r4, r4, r5
 8002d80:	10a4      	asrs	r4, r4, #2
 8002d82:	42a6      	cmp	r6, r4
 8002d84:	d105      	bne.n	8002d92 <__libc_init_array+0x2e>
 8002d86:	bd70      	pop	{r4, r5, r6, pc}
 8002d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d8c:	4798      	blx	r3
 8002d8e:	3601      	adds	r6, #1
 8002d90:	e7ee      	b.n	8002d70 <__libc_init_array+0xc>
 8002d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d96:	4798      	blx	r3
 8002d98:	3601      	adds	r6, #1
 8002d9a:	e7f2      	b.n	8002d82 <__libc_init_array+0x1e>
 8002d9c:	08003e4c 	.word	0x08003e4c
 8002da0:	08003e4c 	.word	0x08003e4c
 8002da4:	08003e4c 	.word	0x08003e4c
 8002da8:	08003e50 	.word	0x08003e50

08002dac <__retarget_lock_init_recursive>:
 8002dac:	4770      	bx	lr

08002dae <__retarget_lock_acquire_recursive>:
 8002dae:	4770      	bx	lr

08002db0 <__retarget_lock_release_recursive>:
 8002db0:	4770      	bx	lr
	...

08002db4 <_free_r>:
 8002db4:	b538      	push	{r3, r4, r5, lr}
 8002db6:	4605      	mov	r5, r0
 8002db8:	2900      	cmp	r1, #0
 8002dba:	d040      	beq.n	8002e3e <_free_r+0x8a>
 8002dbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002dc0:	1f0c      	subs	r4, r1, #4
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	bfb8      	it	lt
 8002dc6:	18e4      	addlt	r4, r4, r3
 8002dc8:	f000 f8de 	bl	8002f88 <__malloc_lock>
 8002dcc:	4a1c      	ldr	r2, [pc, #112]	@ (8002e40 <_free_r+0x8c>)
 8002dce:	6813      	ldr	r3, [r2, #0]
 8002dd0:	b933      	cbnz	r3, 8002de0 <_free_r+0x2c>
 8002dd2:	6063      	str	r3, [r4, #4]
 8002dd4:	6014      	str	r4, [r2, #0]
 8002dd6:	4628      	mov	r0, r5
 8002dd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ddc:	f000 b8da 	b.w	8002f94 <__malloc_unlock>
 8002de0:	42a3      	cmp	r3, r4
 8002de2:	d908      	bls.n	8002df6 <_free_r+0x42>
 8002de4:	6820      	ldr	r0, [r4, #0]
 8002de6:	1821      	adds	r1, r4, r0
 8002de8:	428b      	cmp	r3, r1
 8002dea:	bf01      	itttt	eq
 8002dec:	6819      	ldreq	r1, [r3, #0]
 8002dee:	685b      	ldreq	r3, [r3, #4]
 8002df0:	1809      	addeq	r1, r1, r0
 8002df2:	6021      	streq	r1, [r4, #0]
 8002df4:	e7ed      	b.n	8002dd2 <_free_r+0x1e>
 8002df6:	461a      	mov	r2, r3
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	b10b      	cbz	r3, 8002e00 <_free_r+0x4c>
 8002dfc:	42a3      	cmp	r3, r4
 8002dfe:	d9fa      	bls.n	8002df6 <_free_r+0x42>
 8002e00:	6811      	ldr	r1, [r2, #0]
 8002e02:	1850      	adds	r0, r2, r1
 8002e04:	42a0      	cmp	r0, r4
 8002e06:	d10b      	bne.n	8002e20 <_free_r+0x6c>
 8002e08:	6820      	ldr	r0, [r4, #0]
 8002e0a:	4401      	add	r1, r0
 8002e0c:	1850      	adds	r0, r2, r1
 8002e0e:	4283      	cmp	r3, r0
 8002e10:	6011      	str	r1, [r2, #0]
 8002e12:	d1e0      	bne.n	8002dd6 <_free_r+0x22>
 8002e14:	6818      	ldr	r0, [r3, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	4408      	add	r0, r1
 8002e1a:	6010      	str	r0, [r2, #0]
 8002e1c:	6053      	str	r3, [r2, #4]
 8002e1e:	e7da      	b.n	8002dd6 <_free_r+0x22>
 8002e20:	d902      	bls.n	8002e28 <_free_r+0x74>
 8002e22:	230c      	movs	r3, #12
 8002e24:	602b      	str	r3, [r5, #0]
 8002e26:	e7d6      	b.n	8002dd6 <_free_r+0x22>
 8002e28:	6820      	ldr	r0, [r4, #0]
 8002e2a:	1821      	adds	r1, r4, r0
 8002e2c:	428b      	cmp	r3, r1
 8002e2e:	bf01      	itttt	eq
 8002e30:	6819      	ldreq	r1, [r3, #0]
 8002e32:	685b      	ldreq	r3, [r3, #4]
 8002e34:	1809      	addeq	r1, r1, r0
 8002e36:	6021      	streq	r1, [r4, #0]
 8002e38:	6063      	str	r3, [r4, #4]
 8002e3a:	6054      	str	r4, [r2, #4]
 8002e3c:	e7cb      	b.n	8002dd6 <_free_r+0x22>
 8002e3e:	bd38      	pop	{r3, r4, r5, pc}
 8002e40:	2000021c 	.word	0x2000021c

08002e44 <sbrk_aligned>:
 8002e44:	b570      	push	{r4, r5, r6, lr}
 8002e46:	4e0f      	ldr	r6, [pc, #60]	@ (8002e84 <sbrk_aligned+0x40>)
 8002e48:	460c      	mov	r4, r1
 8002e4a:	6831      	ldr	r1, [r6, #0]
 8002e4c:	4605      	mov	r5, r0
 8002e4e:	b911      	cbnz	r1, 8002e56 <sbrk_aligned+0x12>
 8002e50:	f000 fca2 	bl	8003798 <_sbrk_r>
 8002e54:	6030      	str	r0, [r6, #0]
 8002e56:	4621      	mov	r1, r4
 8002e58:	4628      	mov	r0, r5
 8002e5a:	f000 fc9d 	bl	8003798 <_sbrk_r>
 8002e5e:	1c43      	adds	r3, r0, #1
 8002e60:	d103      	bne.n	8002e6a <sbrk_aligned+0x26>
 8002e62:	f04f 34ff 	mov.w	r4, #4294967295
 8002e66:	4620      	mov	r0, r4
 8002e68:	bd70      	pop	{r4, r5, r6, pc}
 8002e6a:	1cc4      	adds	r4, r0, #3
 8002e6c:	f024 0403 	bic.w	r4, r4, #3
 8002e70:	42a0      	cmp	r0, r4
 8002e72:	d0f8      	beq.n	8002e66 <sbrk_aligned+0x22>
 8002e74:	1a21      	subs	r1, r4, r0
 8002e76:	4628      	mov	r0, r5
 8002e78:	f000 fc8e 	bl	8003798 <_sbrk_r>
 8002e7c:	3001      	adds	r0, #1
 8002e7e:	d1f2      	bne.n	8002e66 <sbrk_aligned+0x22>
 8002e80:	e7ef      	b.n	8002e62 <sbrk_aligned+0x1e>
 8002e82:	bf00      	nop
 8002e84:	20000218 	.word	0x20000218

08002e88 <_malloc_r>:
 8002e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e8c:	1ccd      	adds	r5, r1, #3
 8002e8e:	f025 0503 	bic.w	r5, r5, #3
 8002e92:	3508      	adds	r5, #8
 8002e94:	2d0c      	cmp	r5, #12
 8002e96:	bf38      	it	cc
 8002e98:	250c      	movcc	r5, #12
 8002e9a:	2d00      	cmp	r5, #0
 8002e9c:	4606      	mov	r6, r0
 8002e9e:	db01      	blt.n	8002ea4 <_malloc_r+0x1c>
 8002ea0:	42a9      	cmp	r1, r5
 8002ea2:	d904      	bls.n	8002eae <_malloc_r+0x26>
 8002ea4:	230c      	movs	r3, #12
 8002ea6:	6033      	str	r3, [r6, #0]
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002eae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002f84 <_malloc_r+0xfc>
 8002eb2:	f000 f869 	bl	8002f88 <__malloc_lock>
 8002eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8002eba:	461c      	mov	r4, r3
 8002ebc:	bb44      	cbnz	r4, 8002f10 <_malloc_r+0x88>
 8002ebe:	4629      	mov	r1, r5
 8002ec0:	4630      	mov	r0, r6
 8002ec2:	f7ff ffbf 	bl	8002e44 <sbrk_aligned>
 8002ec6:	1c43      	adds	r3, r0, #1
 8002ec8:	4604      	mov	r4, r0
 8002eca:	d158      	bne.n	8002f7e <_malloc_r+0xf6>
 8002ecc:	f8d8 4000 	ldr.w	r4, [r8]
 8002ed0:	4627      	mov	r7, r4
 8002ed2:	2f00      	cmp	r7, #0
 8002ed4:	d143      	bne.n	8002f5e <_malloc_r+0xd6>
 8002ed6:	2c00      	cmp	r4, #0
 8002ed8:	d04b      	beq.n	8002f72 <_malloc_r+0xea>
 8002eda:	6823      	ldr	r3, [r4, #0]
 8002edc:	4639      	mov	r1, r7
 8002ede:	4630      	mov	r0, r6
 8002ee0:	eb04 0903 	add.w	r9, r4, r3
 8002ee4:	f000 fc58 	bl	8003798 <_sbrk_r>
 8002ee8:	4581      	cmp	r9, r0
 8002eea:	d142      	bne.n	8002f72 <_malloc_r+0xea>
 8002eec:	6821      	ldr	r1, [r4, #0]
 8002eee:	4630      	mov	r0, r6
 8002ef0:	1a6d      	subs	r5, r5, r1
 8002ef2:	4629      	mov	r1, r5
 8002ef4:	f7ff ffa6 	bl	8002e44 <sbrk_aligned>
 8002ef8:	3001      	adds	r0, #1
 8002efa:	d03a      	beq.n	8002f72 <_malloc_r+0xea>
 8002efc:	6823      	ldr	r3, [r4, #0]
 8002efe:	442b      	add	r3, r5
 8002f00:	6023      	str	r3, [r4, #0]
 8002f02:	f8d8 3000 	ldr.w	r3, [r8]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	bb62      	cbnz	r2, 8002f64 <_malloc_r+0xdc>
 8002f0a:	f8c8 7000 	str.w	r7, [r8]
 8002f0e:	e00f      	b.n	8002f30 <_malloc_r+0xa8>
 8002f10:	6822      	ldr	r2, [r4, #0]
 8002f12:	1b52      	subs	r2, r2, r5
 8002f14:	d420      	bmi.n	8002f58 <_malloc_r+0xd0>
 8002f16:	2a0b      	cmp	r2, #11
 8002f18:	d917      	bls.n	8002f4a <_malloc_r+0xc2>
 8002f1a:	1961      	adds	r1, r4, r5
 8002f1c:	42a3      	cmp	r3, r4
 8002f1e:	6025      	str	r5, [r4, #0]
 8002f20:	bf18      	it	ne
 8002f22:	6059      	strne	r1, [r3, #4]
 8002f24:	6863      	ldr	r3, [r4, #4]
 8002f26:	bf08      	it	eq
 8002f28:	f8c8 1000 	streq.w	r1, [r8]
 8002f2c:	5162      	str	r2, [r4, r5]
 8002f2e:	604b      	str	r3, [r1, #4]
 8002f30:	4630      	mov	r0, r6
 8002f32:	f000 f82f 	bl	8002f94 <__malloc_unlock>
 8002f36:	f104 000b 	add.w	r0, r4, #11
 8002f3a:	1d23      	adds	r3, r4, #4
 8002f3c:	f020 0007 	bic.w	r0, r0, #7
 8002f40:	1ac2      	subs	r2, r0, r3
 8002f42:	bf1c      	itt	ne
 8002f44:	1a1b      	subne	r3, r3, r0
 8002f46:	50a3      	strne	r3, [r4, r2]
 8002f48:	e7af      	b.n	8002eaa <_malloc_r+0x22>
 8002f4a:	6862      	ldr	r2, [r4, #4]
 8002f4c:	42a3      	cmp	r3, r4
 8002f4e:	bf0c      	ite	eq
 8002f50:	f8c8 2000 	streq.w	r2, [r8]
 8002f54:	605a      	strne	r2, [r3, #4]
 8002f56:	e7eb      	b.n	8002f30 <_malloc_r+0xa8>
 8002f58:	4623      	mov	r3, r4
 8002f5a:	6864      	ldr	r4, [r4, #4]
 8002f5c:	e7ae      	b.n	8002ebc <_malloc_r+0x34>
 8002f5e:	463c      	mov	r4, r7
 8002f60:	687f      	ldr	r7, [r7, #4]
 8002f62:	e7b6      	b.n	8002ed2 <_malloc_r+0x4a>
 8002f64:	461a      	mov	r2, r3
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	42a3      	cmp	r3, r4
 8002f6a:	d1fb      	bne.n	8002f64 <_malloc_r+0xdc>
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	6053      	str	r3, [r2, #4]
 8002f70:	e7de      	b.n	8002f30 <_malloc_r+0xa8>
 8002f72:	230c      	movs	r3, #12
 8002f74:	4630      	mov	r0, r6
 8002f76:	6033      	str	r3, [r6, #0]
 8002f78:	f000 f80c 	bl	8002f94 <__malloc_unlock>
 8002f7c:	e794      	b.n	8002ea8 <_malloc_r+0x20>
 8002f7e:	6005      	str	r5, [r0, #0]
 8002f80:	e7d6      	b.n	8002f30 <_malloc_r+0xa8>
 8002f82:	bf00      	nop
 8002f84:	2000021c 	.word	0x2000021c

08002f88 <__malloc_lock>:
 8002f88:	4801      	ldr	r0, [pc, #4]	@ (8002f90 <__malloc_lock+0x8>)
 8002f8a:	f7ff bf10 	b.w	8002dae <__retarget_lock_acquire_recursive>
 8002f8e:	bf00      	nop
 8002f90:	20000214 	.word	0x20000214

08002f94 <__malloc_unlock>:
 8002f94:	4801      	ldr	r0, [pc, #4]	@ (8002f9c <__malloc_unlock+0x8>)
 8002f96:	f7ff bf0b 	b.w	8002db0 <__retarget_lock_release_recursive>
 8002f9a:	bf00      	nop
 8002f9c:	20000214 	.word	0x20000214

08002fa0 <__sfputc_r>:
 8002fa0:	6893      	ldr	r3, [r2, #8]
 8002fa2:	b410      	push	{r4}
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	6093      	str	r3, [r2, #8]
 8002faa:	da07      	bge.n	8002fbc <__sfputc_r+0x1c>
 8002fac:	6994      	ldr	r4, [r2, #24]
 8002fae:	42a3      	cmp	r3, r4
 8002fb0:	db01      	blt.n	8002fb6 <__sfputc_r+0x16>
 8002fb2:	290a      	cmp	r1, #10
 8002fb4:	d102      	bne.n	8002fbc <__sfputc_r+0x1c>
 8002fb6:	bc10      	pop	{r4}
 8002fb8:	f7ff bdeb 	b.w	8002b92 <__swbuf_r>
 8002fbc:	6813      	ldr	r3, [r2, #0]
 8002fbe:	1c58      	adds	r0, r3, #1
 8002fc0:	6010      	str	r0, [r2, #0]
 8002fc2:	7019      	strb	r1, [r3, #0]
 8002fc4:	4608      	mov	r0, r1
 8002fc6:	bc10      	pop	{r4}
 8002fc8:	4770      	bx	lr

08002fca <__sfputs_r>:
 8002fca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fcc:	4606      	mov	r6, r0
 8002fce:	460f      	mov	r7, r1
 8002fd0:	4614      	mov	r4, r2
 8002fd2:	18d5      	adds	r5, r2, r3
 8002fd4:	42ac      	cmp	r4, r5
 8002fd6:	d101      	bne.n	8002fdc <__sfputs_r+0x12>
 8002fd8:	2000      	movs	r0, #0
 8002fda:	e007      	b.n	8002fec <__sfputs_r+0x22>
 8002fdc:	463a      	mov	r2, r7
 8002fde:	4630      	mov	r0, r6
 8002fe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fe4:	f7ff ffdc 	bl	8002fa0 <__sfputc_r>
 8002fe8:	1c43      	adds	r3, r0, #1
 8002fea:	d1f3      	bne.n	8002fd4 <__sfputs_r+0xa>
 8002fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002ff0 <_vfiprintf_r>:
 8002ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ff4:	460d      	mov	r5, r1
 8002ff6:	4614      	mov	r4, r2
 8002ff8:	4698      	mov	r8, r3
 8002ffa:	4606      	mov	r6, r0
 8002ffc:	b09d      	sub	sp, #116	@ 0x74
 8002ffe:	b118      	cbz	r0, 8003008 <_vfiprintf_r+0x18>
 8003000:	6a03      	ldr	r3, [r0, #32]
 8003002:	b90b      	cbnz	r3, 8003008 <_vfiprintf_r+0x18>
 8003004:	f7ff fcdc 	bl	80029c0 <__sinit>
 8003008:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800300a:	07d9      	lsls	r1, r3, #31
 800300c:	d405      	bmi.n	800301a <_vfiprintf_r+0x2a>
 800300e:	89ab      	ldrh	r3, [r5, #12]
 8003010:	059a      	lsls	r2, r3, #22
 8003012:	d402      	bmi.n	800301a <_vfiprintf_r+0x2a>
 8003014:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003016:	f7ff feca 	bl	8002dae <__retarget_lock_acquire_recursive>
 800301a:	89ab      	ldrh	r3, [r5, #12]
 800301c:	071b      	lsls	r3, r3, #28
 800301e:	d501      	bpl.n	8003024 <_vfiprintf_r+0x34>
 8003020:	692b      	ldr	r3, [r5, #16]
 8003022:	b99b      	cbnz	r3, 800304c <_vfiprintf_r+0x5c>
 8003024:	4629      	mov	r1, r5
 8003026:	4630      	mov	r0, r6
 8003028:	f7ff fdf2 	bl	8002c10 <__swsetup_r>
 800302c:	b170      	cbz	r0, 800304c <_vfiprintf_r+0x5c>
 800302e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003030:	07dc      	lsls	r4, r3, #31
 8003032:	d504      	bpl.n	800303e <_vfiprintf_r+0x4e>
 8003034:	f04f 30ff 	mov.w	r0, #4294967295
 8003038:	b01d      	add	sp, #116	@ 0x74
 800303a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800303e:	89ab      	ldrh	r3, [r5, #12]
 8003040:	0598      	lsls	r0, r3, #22
 8003042:	d4f7      	bmi.n	8003034 <_vfiprintf_r+0x44>
 8003044:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003046:	f7ff feb3 	bl	8002db0 <__retarget_lock_release_recursive>
 800304a:	e7f3      	b.n	8003034 <_vfiprintf_r+0x44>
 800304c:	2300      	movs	r3, #0
 800304e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003050:	2320      	movs	r3, #32
 8003052:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003056:	2330      	movs	r3, #48	@ 0x30
 8003058:	f04f 0901 	mov.w	r9, #1
 800305c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003060:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800320c <_vfiprintf_r+0x21c>
 8003064:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003068:	4623      	mov	r3, r4
 800306a:	469a      	mov	sl, r3
 800306c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003070:	b10a      	cbz	r2, 8003076 <_vfiprintf_r+0x86>
 8003072:	2a25      	cmp	r2, #37	@ 0x25
 8003074:	d1f9      	bne.n	800306a <_vfiprintf_r+0x7a>
 8003076:	ebba 0b04 	subs.w	fp, sl, r4
 800307a:	d00b      	beq.n	8003094 <_vfiprintf_r+0xa4>
 800307c:	465b      	mov	r3, fp
 800307e:	4622      	mov	r2, r4
 8003080:	4629      	mov	r1, r5
 8003082:	4630      	mov	r0, r6
 8003084:	f7ff ffa1 	bl	8002fca <__sfputs_r>
 8003088:	3001      	adds	r0, #1
 800308a:	f000 80a7 	beq.w	80031dc <_vfiprintf_r+0x1ec>
 800308e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003090:	445a      	add	r2, fp
 8003092:	9209      	str	r2, [sp, #36]	@ 0x24
 8003094:	f89a 3000 	ldrb.w	r3, [sl]
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 809f 	beq.w	80031dc <_vfiprintf_r+0x1ec>
 800309e:	2300      	movs	r3, #0
 80030a0:	f04f 32ff 	mov.w	r2, #4294967295
 80030a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80030a8:	f10a 0a01 	add.w	sl, sl, #1
 80030ac:	9304      	str	r3, [sp, #16]
 80030ae:	9307      	str	r3, [sp, #28]
 80030b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80030b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80030b6:	4654      	mov	r4, sl
 80030b8:	2205      	movs	r2, #5
 80030ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030be:	4853      	ldr	r0, [pc, #332]	@ (800320c <_vfiprintf_r+0x21c>)
 80030c0:	f000 fb7a 	bl	80037b8 <memchr>
 80030c4:	9a04      	ldr	r2, [sp, #16]
 80030c6:	b9d8      	cbnz	r0, 8003100 <_vfiprintf_r+0x110>
 80030c8:	06d1      	lsls	r1, r2, #27
 80030ca:	bf44      	itt	mi
 80030cc:	2320      	movmi	r3, #32
 80030ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80030d2:	0713      	lsls	r3, r2, #28
 80030d4:	bf44      	itt	mi
 80030d6:	232b      	movmi	r3, #43	@ 0x2b
 80030d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80030dc:	f89a 3000 	ldrb.w	r3, [sl]
 80030e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80030e2:	d015      	beq.n	8003110 <_vfiprintf_r+0x120>
 80030e4:	4654      	mov	r4, sl
 80030e6:	2000      	movs	r0, #0
 80030e8:	f04f 0c0a 	mov.w	ip, #10
 80030ec:	9a07      	ldr	r2, [sp, #28]
 80030ee:	4621      	mov	r1, r4
 80030f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80030f4:	3b30      	subs	r3, #48	@ 0x30
 80030f6:	2b09      	cmp	r3, #9
 80030f8:	d94b      	bls.n	8003192 <_vfiprintf_r+0x1a2>
 80030fa:	b1b0      	cbz	r0, 800312a <_vfiprintf_r+0x13a>
 80030fc:	9207      	str	r2, [sp, #28]
 80030fe:	e014      	b.n	800312a <_vfiprintf_r+0x13a>
 8003100:	eba0 0308 	sub.w	r3, r0, r8
 8003104:	fa09 f303 	lsl.w	r3, r9, r3
 8003108:	4313      	orrs	r3, r2
 800310a:	46a2      	mov	sl, r4
 800310c:	9304      	str	r3, [sp, #16]
 800310e:	e7d2      	b.n	80030b6 <_vfiprintf_r+0xc6>
 8003110:	9b03      	ldr	r3, [sp, #12]
 8003112:	1d19      	adds	r1, r3, #4
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	9103      	str	r1, [sp, #12]
 8003118:	2b00      	cmp	r3, #0
 800311a:	bfbb      	ittet	lt
 800311c:	425b      	neglt	r3, r3
 800311e:	f042 0202 	orrlt.w	r2, r2, #2
 8003122:	9307      	strge	r3, [sp, #28]
 8003124:	9307      	strlt	r3, [sp, #28]
 8003126:	bfb8      	it	lt
 8003128:	9204      	strlt	r2, [sp, #16]
 800312a:	7823      	ldrb	r3, [r4, #0]
 800312c:	2b2e      	cmp	r3, #46	@ 0x2e
 800312e:	d10a      	bne.n	8003146 <_vfiprintf_r+0x156>
 8003130:	7863      	ldrb	r3, [r4, #1]
 8003132:	2b2a      	cmp	r3, #42	@ 0x2a
 8003134:	d132      	bne.n	800319c <_vfiprintf_r+0x1ac>
 8003136:	9b03      	ldr	r3, [sp, #12]
 8003138:	3402      	adds	r4, #2
 800313a:	1d1a      	adds	r2, r3, #4
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	9203      	str	r2, [sp, #12]
 8003140:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003144:	9305      	str	r3, [sp, #20]
 8003146:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003210 <_vfiprintf_r+0x220>
 800314a:	2203      	movs	r2, #3
 800314c:	4650      	mov	r0, sl
 800314e:	7821      	ldrb	r1, [r4, #0]
 8003150:	f000 fb32 	bl	80037b8 <memchr>
 8003154:	b138      	cbz	r0, 8003166 <_vfiprintf_r+0x176>
 8003156:	2240      	movs	r2, #64	@ 0x40
 8003158:	9b04      	ldr	r3, [sp, #16]
 800315a:	eba0 000a 	sub.w	r0, r0, sl
 800315e:	4082      	lsls	r2, r0
 8003160:	4313      	orrs	r3, r2
 8003162:	3401      	adds	r4, #1
 8003164:	9304      	str	r3, [sp, #16]
 8003166:	f814 1b01 	ldrb.w	r1, [r4], #1
 800316a:	2206      	movs	r2, #6
 800316c:	4829      	ldr	r0, [pc, #164]	@ (8003214 <_vfiprintf_r+0x224>)
 800316e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003172:	f000 fb21 	bl	80037b8 <memchr>
 8003176:	2800      	cmp	r0, #0
 8003178:	d03f      	beq.n	80031fa <_vfiprintf_r+0x20a>
 800317a:	4b27      	ldr	r3, [pc, #156]	@ (8003218 <_vfiprintf_r+0x228>)
 800317c:	bb1b      	cbnz	r3, 80031c6 <_vfiprintf_r+0x1d6>
 800317e:	9b03      	ldr	r3, [sp, #12]
 8003180:	3307      	adds	r3, #7
 8003182:	f023 0307 	bic.w	r3, r3, #7
 8003186:	3308      	adds	r3, #8
 8003188:	9303      	str	r3, [sp, #12]
 800318a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800318c:	443b      	add	r3, r7
 800318e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003190:	e76a      	b.n	8003068 <_vfiprintf_r+0x78>
 8003192:	460c      	mov	r4, r1
 8003194:	2001      	movs	r0, #1
 8003196:	fb0c 3202 	mla	r2, ip, r2, r3
 800319a:	e7a8      	b.n	80030ee <_vfiprintf_r+0xfe>
 800319c:	2300      	movs	r3, #0
 800319e:	f04f 0c0a 	mov.w	ip, #10
 80031a2:	4619      	mov	r1, r3
 80031a4:	3401      	adds	r4, #1
 80031a6:	9305      	str	r3, [sp, #20]
 80031a8:	4620      	mov	r0, r4
 80031aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80031ae:	3a30      	subs	r2, #48	@ 0x30
 80031b0:	2a09      	cmp	r2, #9
 80031b2:	d903      	bls.n	80031bc <_vfiprintf_r+0x1cc>
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0c6      	beq.n	8003146 <_vfiprintf_r+0x156>
 80031b8:	9105      	str	r1, [sp, #20]
 80031ba:	e7c4      	b.n	8003146 <_vfiprintf_r+0x156>
 80031bc:	4604      	mov	r4, r0
 80031be:	2301      	movs	r3, #1
 80031c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80031c4:	e7f0      	b.n	80031a8 <_vfiprintf_r+0x1b8>
 80031c6:	ab03      	add	r3, sp, #12
 80031c8:	9300      	str	r3, [sp, #0]
 80031ca:	462a      	mov	r2, r5
 80031cc:	4630      	mov	r0, r6
 80031ce:	4b13      	ldr	r3, [pc, #76]	@ (800321c <_vfiprintf_r+0x22c>)
 80031d0:	a904      	add	r1, sp, #16
 80031d2:	f3af 8000 	nop.w
 80031d6:	4607      	mov	r7, r0
 80031d8:	1c78      	adds	r0, r7, #1
 80031da:	d1d6      	bne.n	800318a <_vfiprintf_r+0x19a>
 80031dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031de:	07d9      	lsls	r1, r3, #31
 80031e0:	d405      	bmi.n	80031ee <_vfiprintf_r+0x1fe>
 80031e2:	89ab      	ldrh	r3, [r5, #12]
 80031e4:	059a      	lsls	r2, r3, #22
 80031e6:	d402      	bmi.n	80031ee <_vfiprintf_r+0x1fe>
 80031e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80031ea:	f7ff fde1 	bl	8002db0 <__retarget_lock_release_recursive>
 80031ee:	89ab      	ldrh	r3, [r5, #12]
 80031f0:	065b      	lsls	r3, r3, #25
 80031f2:	f53f af1f 	bmi.w	8003034 <_vfiprintf_r+0x44>
 80031f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80031f8:	e71e      	b.n	8003038 <_vfiprintf_r+0x48>
 80031fa:	ab03      	add	r3, sp, #12
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	462a      	mov	r2, r5
 8003200:	4630      	mov	r0, r6
 8003202:	4b06      	ldr	r3, [pc, #24]	@ (800321c <_vfiprintf_r+0x22c>)
 8003204:	a904      	add	r1, sp, #16
 8003206:	f000 f87d 	bl	8003304 <_printf_i>
 800320a:	e7e4      	b.n	80031d6 <_vfiprintf_r+0x1e6>
 800320c:	08003e16 	.word	0x08003e16
 8003210:	08003e1c 	.word	0x08003e1c
 8003214:	08003e20 	.word	0x08003e20
 8003218:	00000000 	.word	0x00000000
 800321c:	08002fcb 	.word	0x08002fcb

08003220 <_printf_common>:
 8003220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003224:	4616      	mov	r6, r2
 8003226:	4698      	mov	r8, r3
 8003228:	688a      	ldr	r2, [r1, #8]
 800322a:	690b      	ldr	r3, [r1, #16]
 800322c:	4607      	mov	r7, r0
 800322e:	4293      	cmp	r3, r2
 8003230:	bfb8      	it	lt
 8003232:	4613      	movlt	r3, r2
 8003234:	6033      	str	r3, [r6, #0]
 8003236:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800323a:	460c      	mov	r4, r1
 800323c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003240:	b10a      	cbz	r2, 8003246 <_printf_common+0x26>
 8003242:	3301      	adds	r3, #1
 8003244:	6033      	str	r3, [r6, #0]
 8003246:	6823      	ldr	r3, [r4, #0]
 8003248:	0699      	lsls	r1, r3, #26
 800324a:	bf42      	ittt	mi
 800324c:	6833      	ldrmi	r3, [r6, #0]
 800324e:	3302      	addmi	r3, #2
 8003250:	6033      	strmi	r3, [r6, #0]
 8003252:	6825      	ldr	r5, [r4, #0]
 8003254:	f015 0506 	ands.w	r5, r5, #6
 8003258:	d106      	bne.n	8003268 <_printf_common+0x48>
 800325a:	f104 0a19 	add.w	sl, r4, #25
 800325e:	68e3      	ldr	r3, [r4, #12]
 8003260:	6832      	ldr	r2, [r6, #0]
 8003262:	1a9b      	subs	r3, r3, r2
 8003264:	42ab      	cmp	r3, r5
 8003266:	dc2b      	bgt.n	80032c0 <_printf_common+0xa0>
 8003268:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800326c:	6822      	ldr	r2, [r4, #0]
 800326e:	3b00      	subs	r3, #0
 8003270:	bf18      	it	ne
 8003272:	2301      	movne	r3, #1
 8003274:	0692      	lsls	r2, r2, #26
 8003276:	d430      	bmi.n	80032da <_printf_common+0xba>
 8003278:	4641      	mov	r1, r8
 800327a:	4638      	mov	r0, r7
 800327c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003280:	47c8      	blx	r9
 8003282:	3001      	adds	r0, #1
 8003284:	d023      	beq.n	80032ce <_printf_common+0xae>
 8003286:	6823      	ldr	r3, [r4, #0]
 8003288:	6922      	ldr	r2, [r4, #16]
 800328a:	f003 0306 	and.w	r3, r3, #6
 800328e:	2b04      	cmp	r3, #4
 8003290:	bf14      	ite	ne
 8003292:	2500      	movne	r5, #0
 8003294:	6833      	ldreq	r3, [r6, #0]
 8003296:	f04f 0600 	mov.w	r6, #0
 800329a:	bf08      	it	eq
 800329c:	68e5      	ldreq	r5, [r4, #12]
 800329e:	f104 041a 	add.w	r4, r4, #26
 80032a2:	bf08      	it	eq
 80032a4:	1aed      	subeq	r5, r5, r3
 80032a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80032aa:	bf08      	it	eq
 80032ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032b0:	4293      	cmp	r3, r2
 80032b2:	bfc4      	itt	gt
 80032b4:	1a9b      	subgt	r3, r3, r2
 80032b6:	18ed      	addgt	r5, r5, r3
 80032b8:	42b5      	cmp	r5, r6
 80032ba:	d11a      	bne.n	80032f2 <_printf_common+0xd2>
 80032bc:	2000      	movs	r0, #0
 80032be:	e008      	b.n	80032d2 <_printf_common+0xb2>
 80032c0:	2301      	movs	r3, #1
 80032c2:	4652      	mov	r2, sl
 80032c4:	4641      	mov	r1, r8
 80032c6:	4638      	mov	r0, r7
 80032c8:	47c8      	blx	r9
 80032ca:	3001      	adds	r0, #1
 80032cc:	d103      	bne.n	80032d6 <_printf_common+0xb6>
 80032ce:	f04f 30ff 	mov.w	r0, #4294967295
 80032d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032d6:	3501      	adds	r5, #1
 80032d8:	e7c1      	b.n	800325e <_printf_common+0x3e>
 80032da:	2030      	movs	r0, #48	@ 0x30
 80032dc:	18e1      	adds	r1, r4, r3
 80032de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80032e2:	1c5a      	adds	r2, r3, #1
 80032e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80032e8:	4422      	add	r2, r4
 80032ea:	3302      	adds	r3, #2
 80032ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80032f0:	e7c2      	b.n	8003278 <_printf_common+0x58>
 80032f2:	2301      	movs	r3, #1
 80032f4:	4622      	mov	r2, r4
 80032f6:	4641      	mov	r1, r8
 80032f8:	4638      	mov	r0, r7
 80032fa:	47c8      	blx	r9
 80032fc:	3001      	adds	r0, #1
 80032fe:	d0e6      	beq.n	80032ce <_printf_common+0xae>
 8003300:	3601      	adds	r6, #1
 8003302:	e7d9      	b.n	80032b8 <_printf_common+0x98>

08003304 <_printf_i>:
 8003304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003308:	7e0f      	ldrb	r7, [r1, #24]
 800330a:	4691      	mov	r9, r2
 800330c:	2f78      	cmp	r7, #120	@ 0x78
 800330e:	4680      	mov	r8, r0
 8003310:	460c      	mov	r4, r1
 8003312:	469a      	mov	sl, r3
 8003314:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003316:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800331a:	d807      	bhi.n	800332c <_printf_i+0x28>
 800331c:	2f62      	cmp	r7, #98	@ 0x62
 800331e:	d80a      	bhi.n	8003336 <_printf_i+0x32>
 8003320:	2f00      	cmp	r7, #0
 8003322:	f000 80d1 	beq.w	80034c8 <_printf_i+0x1c4>
 8003326:	2f58      	cmp	r7, #88	@ 0x58
 8003328:	f000 80b8 	beq.w	800349c <_printf_i+0x198>
 800332c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003330:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003334:	e03a      	b.n	80033ac <_printf_i+0xa8>
 8003336:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800333a:	2b15      	cmp	r3, #21
 800333c:	d8f6      	bhi.n	800332c <_printf_i+0x28>
 800333e:	a101      	add	r1, pc, #4	@ (adr r1, 8003344 <_printf_i+0x40>)
 8003340:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003344:	0800339d 	.word	0x0800339d
 8003348:	080033b1 	.word	0x080033b1
 800334c:	0800332d 	.word	0x0800332d
 8003350:	0800332d 	.word	0x0800332d
 8003354:	0800332d 	.word	0x0800332d
 8003358:	0800332d 	.word	0x0800332d
 800335c:	080033b1 	.word	0x080033b1
 8003360:	0800332d 	.word	0x0800332d
 8003364:	0800332d 	.word	0x0800332d
 8003368:	0800332d 	.word	0x0800332d
 800336c:	0800332d 	.word	0x0800332d
 8003370:	080034af 	.word	0x080034af
 8003374:	080033db 	.word	0x080033db
 8003378:	08003469 	.word	0x08003469
 800337c:	0800332d 	.word	0x0800332d
 8003380:	0800332d 	.word	0x0800332d
 8003384:	080034d1 	.word	0x080034d1
 8003388:	0800332d 	.word	0x0800332d
 800338c:	080033db 	.word	0x080033db
 8003390:	0800332d 	.word	0x0800332d
 8003394:	0800332d 	.word	0x0800332d
 8003398:	08003471 	.word	0x08003471
 800339c:	6833      	ldr	r3, [r6, #0]
 800339e:	1d1a      	adds	r2, r3, #4
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	6032      	str	r2, [r6, #0]
 80033a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80033ac:	2301      	movs	r3, #1
 80033ae:	e09c      	b.n	80034ea <_printf_i+0x1e6>
 80033b0:	6833      	ldr	r3, [r6, #0]
 80033b2:	6820      	ldr	r0, [r4, #0]
 80033b4:	1d19      	adds	r1, r3, #4
 80033b6:	6031      	str	r1, [r6, #0]
 80033b8:	0606      	lsls	r6, r0, #24
 80033ba:	d501      	bpl.n	80033c0 <_printf_i+0xbc>
 80033bc:	681d      	ldr	r5, [r3, #0]
 80033be:	e003      	b.n	80033c8 <_printf_i+0xc4>
 80033c0:	0645      	lsls	r5, r0, #25
 80033c2:	d5fb      	bpl.n	80033bc <_printf_i+0xb8>
 80033c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80033c8:	2d00      	cmp	r5, #0
 80033ca:	da03      	bge.n	80033d4 <_printf_i+0xd0>
 80033cc:	232d      	movs	r3, #45	@ 0x2d
 80033ce:	426d      	negs	r5, r5
 80033d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033d4:	230a      	movs	r3, #10
 80033d6:	4858      	ldr	r0, [pc, #352]	@ (8003538 <_printf_i+0x234>)
 80033d8:	e011      	b.n	80033fe <_printf_i+0xfa>
 80033da:	6821      	ldr	r1, [r4, #0]
 80033dc:	6833      	ldr	r3, [r6, #0]
 80033de:	0608      	lsls	r0, r1, #24
 80033e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80033e4:	d402      	bmi.n	80033ec <_printf_i+0xe8>
 80033e6:	0649      	lsls	r1, r1, #25
 80033e8:	bf48      	it	mi
 80033ea:	b2ad      	uxthmi	r5, r5
 80033ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80033ee:	6033      	str	r3, [r6, #0]
 80033f0:	bf14      	ite	ne
 80033f2:	230a      	movne	r3, #10
 80033f4:	2308      	moveq	r3, #8
 80033f6:	4850      	ldr	r0, [pc, #320]	@ (8003538 <_printf_i+0x234>)
 80033f8:	2100      	movs	r1, #0
 80033fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80033fe:	6866      	ldr	r6, [r4, #4]
 8003400:	2e00      	cmp	r6, #0
 8003402:	60a6      	str	r6, [r4, #8]
 8003404:	db05      	blt.n	8003412 <_printf_i+0x10e>
 8003406:	6821      	ldr	r1, [r4, #0]
 8003408:	432e      	orrs	r6, r5
 800340a:	f021 0104 	bic.w	r1, r1, #4
 800340e:	6021      	str	r1, [r4, #0]
 8003410:	d04b      	beq.n	80034aa <_printf_i+0x1a6>
 8003412:	4616      	mov	r6, r2
 8003414:	fbb5 f1f3 	udiv	r1, r5, r3
 8003418:	fb03 5711 	mls	r7, r3, r1, r5
 800341c:	5dc7      	ldrb	r7, [r0, r7]
 800341e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003422:	462f      	mov	r7, r5
 8003424:	42bb      	cmp	r3, r7
 8003426:	460d      	mov	r5, r1
 8003428:	d9f4      	bls.n	8003414 <_printf_i+0x110>
 800342a:	2b08      	cmp	r3, #8
 800342c:	d10b      	bne.n	8003446 <_printf_i+0x142>
 800342e:	6823      	ldr	r3, [r4, #0]
 8003430:	07df      	lsls	r7, r3, #31
 8003432:	d508      	bpl.n	8003446 <_printf_i+0x142>
 8003434:	6923      	ldr	r3, [r4, #16]
 8003436:	6861      	ldr	r1, [r4, #4]
 8003438:	4299      	cmp	r1, r3
 800343a:	bfde      	ittt	le
 800343c:	2330      	movle	r3, #48	@ 0x30
 800343e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003442:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003446:	1b92      	subs	r2, r2, r6
 8003448:	6122      	str	r2, [r4, #16]
 800344a:	464b      	mov	r3, r9
 800344c:	4621      	mov	r1, r4
 800344e:	4640      	mov	r0, r8
 8003450:	f8cd a000 	str.w	sl, [sp]
 8003454:	aa03      	add	r2, sp, #12
 8003456:	f7ff fee3 	bl	8003220 <_printf_common>
 800345a:	3001      	adds	r0, #1
 800345c:	d14a      	bne.n	80034f4 <_printf_i+0x1f0>
 800345e:	f04f 30ff 	mov.w	r0, #4294967295
 8003462:	b004      	add	sp, #16
 8003464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003468:	6823      	ldr	r3, [r4, #0]
 800346a:	f043 0320 	orr.w	r3, r3, #32
 800346e:	6023      	str	r3, [r4, #0]
 8003470:	2778      	movs	r7, #120	@ 0x78
 8003472:	4832      	ldr	r0, [pc, #200]	@ (800353c <_printf_i+0x238>)
 8003474:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003478:	6823      	ldr	r3, [r4, #0]
 800347a:	6831      	ldr	r1, [r6, #0]
 800347c:	061f      	lsls	r7, r3, #24
 800347e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003482:	d402      	bmi.n	800348a <_printf_i+0x186>
 8003484:	065f      	lsls	r7, r3, #25
 8003486:	bf48      	it	mi
 8003488:	b2ad      	uxthmi	r5, r5
 800348a:	6031      	str	r1, [r6, #0]
 800348c:	07d9      	lsls	r1, r3, #31
 800348e:	bf44      	itt	mi
 8003490:	f043 0320 	orrmi.w	r3, r3, #32
 8003494:	6023      	strmi	r3, [r4, #0]
 8003496:	b11d      	cbz	r5, 80034a0 <_printf_i+0x19c>
 8003498:	2310      	movs	r3, #16
 800349a:	e7ad      	b.n	80033f8 <_printf_i+0xf4>
 800349c:	4826      	ldr	r0, [pc, #152]	@ (8003538 <_printf_i+0x234>)
 800349e:	e7e9      	b.n	8003474 <_printf_i+0x170>
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	f023 0320 	bic.w	r3, r3, #32
 80034a6:	6023      	str	r3, [r4, #0]
 80034a8:	e7f6      	b.n	8003498 <_printf_i+0x194>
 80034aa:	4616      	mov	r6, r2
 80034ac:	e7bd      	b.n	800342a <_printf_i+0x126>
 80034ae:	6833      	ldr	r3, [r6, #0]
 80034b0:	6825      	ldr	r5, [r4, #0]
 80034b2:	1d18      	adds	r0, r3, #4
 80034b4:	6961      	ldr	r1, [r4, #20]
 80034b6:	6030      	str	r0, [r6, #0]
 80034b8:	062e      	lsls	r6, r5, #24
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	d501      	bpl.n	80034c2 <_printf_i+0x1be>
 80034be:	6019      	str	r1, [r3, #0]
 80034c0:	e002      	b.n	80034c8 <_printf_i+0x1c4>
 80034c2:	0668      	lsls	r0, r5, #25
 80034c4:	d5fb      	bpl.n	80034be <_printf_i+0x1ba>
 80034c6:	8019      	strh	r1, [r3, #0]
 80034c8:	2300      	movs	r3, #0
 80034ca:	4616      	mov	r6, r2
 80034cc:	6123      	str	r3, [r4, #16]
 80034ce:	e7bc      	b.n	800344a <_printf_i+0x146>
 80034d0:	6833      	ldr	r3, [r6, #0]
 80034d2:	2100      	movs	r1, #0
 80034d4:	1d1a      	adds	r2, r3, #4
 80034d6:	6032      	str	r2, [r6, #0]
 80034d8:	681e      	ldr	r6, [r3, #0]
 80034da:	6862      	ldr	r2, [r4, #4]
 80034dc:	4630      	mov	r0, r6
 80034de:	f000 f96b 	bl	80037b8 <memchr>
 80034e2:	b108      	cbz	r0, 80034e8 <_printf_i+0x1e4>
 80034e4:	1b80      	subs	r0, r0, r6
 80034e6:	6060      	str	r0, [r4, #4]
 80034e8:	6863      	ldr	r3, [r4, #4]
 80034ea:	6123      	str	r3, [r4, #16]
 80034ec:	2300      	movs	r3, #0
 80034ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034f2:	e7aa      	b.n	800344a <_printf_i+0x146>
 80034f4:	4632      	mov	r2, r6
 80034f6:	4649      	mov	r1, r9
 80034f8:	4640      	mov	r0, r8
 80034fa:	6923      	ldr	r3, [r4, #16]
 80034fc:	47d0      	blx	sl
 80034fe:	3001      	adds	r0, #1
 8003500:	d0ad      	beq.n	800345e <_printf_i+0x15a>
 8003502:	6823      	ldr	r3, [r4, #0]
 8003504:	079b      	lsls	r3, r3, #30
 8003506:	d413      	bmi.n	8003530 <_printf_i+0x22c>
 8003508:	68e0      	ldr	r0, [r4, #12]
 800350a:	9b03      	ldr	r3, [sp, #12]
 800350c:	4298      	cmp	r0, r3
 800350e:	bfb8      	it	lt
 8003510:	4618      	movlt	r0, r3
 8003512:	e7a6      	b.n	8003462 <_printf_i+0x15e>
 8003514:	2301      	movs	r3, #1
 8003516:	4632      	mov	r2, r6
 8003518:	4649      	mov	r1, r9
 800351a:	4640      	mov	r0, r8
 800351c:	47d0      	blx	sl
 800351e:	3001      	adds	r0, #1
 8003520:	d09d      	beq.n	800345e <_printf_i+0x15a>
 8003522:	3501      	adds	r5, #1
 8003524:	68e3      	ldr	r3, [r4, #12]
 8003526:	9903      	ldr	r1, [sp, #12]
 8003528:	1a5b      	subs	r3, r3, r1
 800352a:	42ab      	cmp	r3, r5
 800352c:	dcf2      	bgt.n	8003514 <_printf_i+0x210>
 800352e:	e7eb      	b.n	8003508 <_printf_i+0x204>
 8003530:	2500      	movs	r5, #0
 8003532:	f104 0619 	add.w	r6, r4, #25
 8003536:	e7f5      	b.n	8003524 <_printf_i+0x220>
 8003538:	08003e27 	.word	0x08003e27
 800353c:	08003e38 	.word	0x08003e38

08003540 <__sflush_r>:
 8003540:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003546:	0716      	lsls	r6, r2, #28
 8003548:	4605      	mov	r5, r0
 800354a:	460c      	mov	r4, r1
 800354c:	d454      	bmi.n	80035f8 <__sflush_r+0xb8>
 800354e:	684b      	ldr	r3, [r1, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	dc02      	bgt.n	800355a <__sflush_r+0x1a>
 8003554:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003556:	2b00      	cmp	r3, #0
 8003558:	dd48      	ble.n	80035ec <__sflush_r+0xac>
 800355a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800355c:	2e00      	cmp	r6, #0
 800355e:	d045      	beq.n	80035ec <__sflush_r+0xac>
 8003560:	2300      	movs	r3, #0
 8003562:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003566:	682f      	ldr	r7, [r5, #0]
 8003568:	6a21      	ldr	r1, [r4, #32]
 800356a:	602b      	str	r3, [r5, #0]
 800356c:	d030      	beq.n	80035d0 <__sflush_r+0x90>
 800356e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003570:	89a3      	ldrh	r3, [r4, #12]
 8003572:	0759      	lsls	r1, r3, #29
 8003574:	d505      	bpl.n	8003582 <__sflush_r+0x42>
 8003576:	6863      	ldr	r3, [r4, #4]
 8003578:	1ad2      	subs	r2, r2, r3
 800357a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800357c:	b10b      	cbz	r3, 8003582 <__sflush_r+0x42>
 800357e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003580:	1ad2      	subs	r2, r2, r3
 8003582:	2300      	movs	r3, #0
 8003584:	4628      	mov	r0, r5
 8003586:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003588:	6a21      	ldr	r1, [r4, #32]
 800358a:	47b0      	blx	r6
 800358c:	1c43      	adds	r3, r0, #1
 800358e:	89a3      	ldrh	r3, [r4, #12]
 8003590:	d106      	bne.n	80035a0 <__sflush_r+0x60>
 8003592:	6829      	ldr	r1, [r5, #0]
 8003594:	291d      	cmp	r1, #29
 8003596:	d82b      	bhi.n	80035f0 <__sflush_r+0xb0>
 8003598:	4a28      	ldr	r2, [pc, #160]	@ (800363c <__sflush_r+0xfc>)
 800359a:	40ca      	lsrs	r2, r1
 800359c:	07d6      	lsls	r6, r2, #31
 800359e:	d527      	bpl.n	80035f0 <__sflush_r+0xb0>
 80035a0:	2200      	movs	r2, #0
 80035a2:	6062      	str	r2, [r4, #4]
 80035a4:	6922      	ldr	r2, [r4, #16]
 80035a6:	04d9      	lsls	r1, r3, #19
 80035a8:	6022      	str	r2, [r4, #0]
 80035aa:	d504      	bpl.n	80035b6 <__sflush_r+0x76>
 80035ac:	1c42      	adds	r2, r0, #1
 80035ae:	d101      	bne.n	80035b4 <__sflush_r+0x74>
 80035b0:	682b      	ldr	r3, [r5, #0]
 80035b2:	b903      	cbnz	r3, 80035b6 <__sflush_r+0x76>
 80035b4:	6560      	str	r0, [r4, #84]	@ 0x54
 80035b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80035b8:	602f      	str	r7, [r5, #0]
 80035ba:	b1b9      	cbz	r1, 80035ec <__sflush_r+0xac>
 80035bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80035c0:	4299      	cmp	r1, r3
 80035c2:	d002      	beq.n	80035ca <__sflush_r+0x8a>
 80035c4:	4628      	mov	r0, r5
 80035c6:	f7ff fbf5 	bl	8002db4 <_free_r>
 80035ca:	2300      	movs	r3, #0
 80035cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80035ce:	e00d      	b.n	80035ec <__sflush_r+0xac>
 80035d0:	2301      	movs	r3, #1
 80035d2:	4628      	mov	r0, r5
 80035d4:	47b0      	blx	r6
 80035d6:	4602      	mov	r2, r0
 80035d8:	1c50      	adds	r0, r2, #1
 80035da:	d1c9      	bne.n	8003570 <__sflush_r+0x30>
 80035dc:	682b      	ldr	r3, [r5, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d0c6      	beq.n	8003570 <__sflush_r+0x30>
 80035e2:	2b1d      	cmp	r3, #29
 80035e4:	d001      	beq.n	80035ea <__sflush_r+0xaa>
 80035e6:	2b16      	cmp	r3, #22
 80035e8:	d11d      	bne.n	8003626 <__sflush_r+0xe6>
 80035ea:	602f      	str	r7, [r5, #0]
 80035ec:	2000      	movs	r0, #0
 80035ee:	e021      	b.n	8003634 <__sflush_r+0xf4>
 80035f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035f4:	b21b      	sxth	r3, r3
 80035f6:	e01a      	b.n	800362e <__sflush_r+0xee>
 80035f8:	690f      	ldr	r7, [r1, #16]
 80035fa:	2f00      	cmp	r7, #0
 80035fc:	d0f6      	beq.n	80035ec <__sflush_r+0xac>
 80035fe:	0793      	lsls	r3, r2, #30
 8003600:	bf18      	it	ne
 8003602:	2300      	movne	r3, #0
 8003604:	680e      	ldr	r6, [r1, #0]
 8003606:	bf08      	it	eq
 8003608:	694b      	ldreq	r3, [r1, #20]
 800360a:	1bf6      	subs	r6, r6, r7
 800360c:	600f      	str	r7, [r1, #0]
 800360e:	608b      	str	r3, [r1, #8]
 8003610:	2e00      	cmp	r6, #0
 8003612:	ddeb      	ble.n	80035ec <__sflush_r+0xac>
 8003614:	4633      	mov	r3, r6
 8003616:	463a      	mov	r2, r7
 8003618:	4628      	mov	r0, r5
 800361a:	6a21      	ldr	r1, [r4, #32]
 800361c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003620:	47e0      	blx	ip
 8003622:	2800      	cmp	r0, #0
 8003624:	dc07      	bgt.n	8003636 <__sflush_r+0xf6>
 8003626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800362a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800362e:	f04f 30ff 	mov.w	r0, #4294967295
 8003632:	81a3      	strh	r3, [r4, #12]
 8003634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003636:	4407      	add	r7, r0
 8003638:	1a36      	subs	r6, r6, r0
 800363a:	e7e9      	b.n	8003610 <__sflush_r+0xd0>
 800363c:	20400001 	.word	0x20400001

08003640 <_fflush_r>:
 8003640:	b538      	push	{r3, r4, r5, lr}
 8003642:	690b      	ldr	r3, [r1, #16]
 8003644:	4605      	mov	r5, r0
 8003646:	460c      	mov	r4, r1
 8003648:	b913      	cbnz	r3, 8003650 <_fflush_r+0x10>
 800364a:	2500      	movs	r5, #0
 800364c:	4628      	mov	r0, r5
 800364e:	bd38      	pop	{r3, r4, r5, pc}
 8003650:	b118      	cbz	r0, 800365a <_fflush_r+0x1a>
 8003652:	6a03      	ldr	r3, [r0, #32]
 8003654:	b90b      	cbnz	r3, 800365a <_fflush_r+0x1a>
 8003656:	f7ff f9b3 	bl	80029c0 <__sinit>
 800365a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f3      	beq.n	800364a <_fflush_r+0xa>
 8003662:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003664:	07d0      	lsls	r0, r2, #31
 8003666:	d404      	bmi.n	8003672 <_fflush_r+0x32>
 8003668:	0599      	lsls	r1, r3, #22
 800366a:	d402      	bmi.n	8003672 <_fflush_r+0x32>
 800366c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800366e:	f7ff fb9e 	bl	8002dae <__retarget_lock_acquire_recursive>
 8003672:	4628      	mov	r0, r5
 8003674:	4621      	mov	r1, r4
 8003676:	f7ff ff63 	bl	8003540 <__sflush_r>
 800367a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800367c:	4605      	mov	r5, r0
 800367e:	07da      	lsls	r2, r3, #31
 8003680:	d4e4      	bmi.n	800364c <_fflush_r+0xc>
 8003682:	89a3      	ldrh	r3, [r4, #12]
 8003684:	059b      	lsls	r3, r3, #22
 8003686:	d4e1      	bmi.n	800364c <_fflush_r+0xc>
 8003688:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800368a:	f7ff fb91 	bl	8002db0 <__retarget_lock_release_recursive>
 800368e:	e7dd      	b.n	800364c <_fflush_r+0xc>

08003690 <__swhatbuf_r>:
 8003690:	b570      	push	{r4, r5, r6, lr}
 8003692:	460c      	mov	r4, r1
 8003694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003698:	4615      	mov	r5, r2
 800369a:	2900      	cmp	r1, #0
 800369c:	461e      	mov	r6, r3
 800369e:	b096      	sub	sp, #88	@ 0x58
 80036a0:	da0c      	bge.n	80036bc <__swhatbuf_r+0x2c>
 80036a2:	89a3      	ldrh	r3, [r4, #12]
 80036a4:	2100      	movs	r1, #0
 80036a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80036aa:	bf14      	ite	ne
 80036ac:	2340      	movne	r3, #64	@ 0x40
 80036ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80036b2:	2000      	movs	r0, #0
 80036b4:	6031      	str	r1, [r6, #0]
 80036b6:	602b      	str	r3, [r5, #0]
 80036b8:	b016      	add	sp, #88	@ 0x58
 80036ba:	bd70      	pop	{r4, r5, r6, pc}
 80036bc:	466a      	mov	r2, sp
 80036be:	f000 f849 	bl	8003754 <_fstat_r>
 80036c2:	2800      	cmp	r0, #0
 80036c4:	dbed      	blt.n	80036a2 <__swhatbuf_r+0x12>
 80036c6:	9901      	ldr	r1, [sp, #4]
 80036c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80036cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80036d0:	4259      	negs	r1, r3
 80036d2:	4159      	adcs	r1, r3
 80036d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036d8:	e7eb      	b.n	80036b2 <__swhatbuf_r+0x22>

080036da <__smakebuf_r>:
 80036da:	898b      	ldrh	r3, [r1, #12]
 80036dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036de:	079d      	lsls	r5, r3, #30
 80036e0:	4606      	mov	r6, r0
 80036e2:	460c      	mov	r4, r1
 80036e4:	d507      	bpl.n	80036f6 <__smakebuf_r+0x1c>
 80036e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80036ea:	6023      	str	r3, [r4, #0]
 80036ec:	6123      	str	r3, [r4, #16]
 80036ee:	2301      	movs	r3, #1
 80036f0:	6163      	str	r3, [r4, #20]
 80036f2:	b003      	add	sp, #12
 80036f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036f6:	466a      	mov	r2, sp
 80036f8:	ab01      	add	r3, sp, #4
 80036fa:	f7ff ffc9 	bl	8003690 <__swhatbuf_r>
 80036fe:	9f00      	ldr	r7, [sp, #0]
 8003700:	4605      	mov	r5, r0
 8003702:	4639      	mov	r1, r7
 8003704:	4630      	mov	r0, r6
 8003706:	f7ff fbbf 	bl	8002e88 <_malloc_r>
 800370a:	b948      	cbnz	r0, 8003720 <__smakebuf_r+0x46>
 800370c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003710:	059a      	lsls	r2, r3, #22
 8003712:	d4ee      	bmi.n	80036f2 <__smakebuf_r+0x18>
 8003714:	f023 0303 	bic.w	r3, r3, #3
 8003718:	f043 0302 	orr.w	r3, r3, #2
 800371c:	81a3      	strh	r3, [r4, #12]
 800371e:	e7e2      	b.n	80036e6 <__smakebuf_r+0xc>
 8003720:	89a3      	ldrh	r3, [r4, #12]
 8003722:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800372a:	81a3      	strh	r3, [r4, #12]
 800372c:	9b01      	ldr	r3, [sp, #4]
 800372e:	6020      	str	r0, [r4, #0]
 8003730:	b15b      	cbz	r3, 800374a <__smakebuf_r+0x70>
 8003732:	4630      	mov	r0, r6
 8003734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003738:	f000 f81e 	bl	8003778 <_isatty_r>
 800373c:	b128      	cbz	r0, 800374a <__smakebuf_r+0x70>
 800373e:	89a3      	ldrh	r3, [r4, #12]
 8003740:	f023 0303 	bic.w	r3, r3, #3
 8003744:	f043 0301 	orr.w	r3, r3, #1
 8003748:	81a3      	strh	r3, [r4, #12]
 800374a:	89a3      	ldrh	r3, [r4, #12]
 800374c:	431d      	orrs	r5, r3
 800374e:	81a5      	strh	r5, [r4, #12]
 8003750:	e7cf      	b.n	80036f2 <__smakebuf_r+0x18>
	...

08003754 <_fstat_r>:
 8003754:	b538      	push	{r3, r4, r5, lr}
 8003756:	2300      	movs	r3, #0
 8003758:	4d06      	ldr	r5, [pc, #24]	@ (8003774 <_fstat_r+0x20>)
 800375a:	4604      	mov	r4, r0
 800375c:	4608      	mov	r0, r1
 800375e:	4611      	mov	r1, r2
 8003760:	602b      	str	r3, [r5, #0]
 8003762:	f7fd fde3 	bl	800132c <_fstat>
 8003766:	1c43      	adds	r3, r0, #1
 8003768:	d102      	bne.n	8003770 <_fstat_r+0x1c>
 800376a:	682b      	ldr	r3, [r5, #0]
 800376c:	b103      	cbz	r3, 8003770 <_fstat_r+0x1c>
 800376e:	6023      	str	r3, [r4, #0]
 8003770:	bd38      	pop	{r3, r4, r5, pc}
 8003772:	bf00      	nop
 8003774:	20000210 	.word	0x20000210

08003778 <_isatty_r>:
 8003778:	b538      	push	{r3, r4, r5, lr}
 800377a:	2300      	movs	r3, #0
 800377c:	4d05      	ldr	r5, [pc, #20]	@ (8003794 <_isatty_r+0x1c>)
 800377e:	4604      	mov	r4, r0
 8003780:	4608      	mov	r0, r1
 8003782:	602b      	str	r3, [r5, #0]
 8003784:	f7fd fde1 	bl	800134a <_isatty>
 8003788:	1c43      	adds	r3, r0, #1
 800378a:	d102      	bne.n	8003792 <_isatty_r+0x1a>
 800378c:	682b      	ldr	r3, [r5, #0]
 800378e:	b103      	cbz	r3, 8003792 <_isatty_r+0x1a>
 8003790:	6023      	str	r3, [r4, #0]
 8003792:	bd38      	pop	{r3, r4, r5, pc}
 8003794:	20000210 	.word	0x20000210

08003798 <_sbrk_r>:
 8003798:	b538      	push	{r3, r4, r5, lr}
 800379a:	2300      	movs	r3, #0
 800379c:	4d05      	ldr	r5, [pc, #20]	@ (80037b4 <_sbrk_r+0x1c>)
 800379e:	4604      	mov	r4, r0
 80037a0:	4608      	mov	r0, r1
 80037a2:	602b      	str	r3, [r5, #0]
 80037a4:	f7fd fde8 	bl	8001378 <_sbrk>
 80037a8:	1c43      	adds	r3, r0, #1
 80037aa:	d102      	bne.n	80037b2 <_sbrk_r+0x1a>
 80037ac:	682b      	ldr	r3, [r5, #0]
 80037ae:	b103      	cbz	r3, 80037b2 <_sbrk_r+0x1a>
 80037b0:	6023      	str	r3, [r4, #0]
 80037b2:	bd38      	pop	{r3, r4, r5, pc}
 80037b4:	20000210 	.word	0x20000210

080037b8 <memchr>:
 80037b8:	4603      	mov	r3, r0
 80037ba:	b510      	push	{r4, lr}
 80037bc:	b2c9      	uxtb	r1, r1
 80037be:	4402      	add	r2, r0
 80037c0:	4293      	cmp	r3, r2
 80037c2:	4618      	mov	r0, r3
 80037c4:	d101      	bne.n	80037ca <memchr+0x12>
 80037c6:	2000      	movs	r0, #0
 80037c8:	e003      	b.n	80037d2 <memchr+0x1a>
 80037ca:	7804      	ldrb	r4, [r0, #0]
 80037cc:	3301      	adds	r3, #1
 80037ce:	428c      	cmp	r4, r1
 80037d0:	d1f6      	bne.n	80037c0 <memchr+0x8>
 80037d2:	bd10      	pop	{r4, pc}

080037d4 <_init>:
 80037d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d6:	bf00      	nop
 80037d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037da:	bc08      	pop	{r3}
 80037dc:	469e      	mov	lr, r3
 80037de:	4770      	bx	lr

080037e0 <_fini>:
 80037e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037e2:	bf00      	nop
 80037e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037e6:	bc08      	pop	{r3}
 80037e8:	469e      	mov	lr, r3
 80037ea:	4770      	bx	lr
