/** @defgroup gpio_defines SCB Defines
 *
 * @brief <b>Defined Constants and Types for the PSoC4 Serial Communications Block</b>
 *
 * @ingroup PSoC4_defines
 *
 * @version 1.0.0
 *
 * @date 18 May 2019
 *
 * LGPL License Terms @ref lgpl_license
 */

/*
 * This file is part of the libopencm3 project.
 *
 * Copyright (C) 2019 Andr√© van Schoubroeck <andre@philosopher.it>
 *
 * This library is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Lesser General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public License
 * along with this library.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef LIBOPENCM3_COMMON_SCB_H
#define LIBOPENCM3_COMMON_SCB_H

#include <libopencm3/cm3/common.h>
#include "memorymap.h"

#define SCB_CTRL				MMIO32((scb_block) + 0x0000)
#define SCB_STATUS				MMIO32((scb_block) + 0x0004)
#define SCB_SPI_CTRL			MMIO32((scb_block) + 0x0020)
#define SCB_SPI_STATUS			MMIO32((scb_block) + 0x0024)
#define SCB_UART_CTRL			MMIO32((scb_block) + 0x0040)
#define SCB_UART_TX_CTRL		MMIO32((scb_block) + 0x0044)
#define SCB_UART_RX_CTRL		MMIO32((scb_block) + 0x0048)
#define SCB_UART_RX_STATUS		MMIO32((scb_block) + 0x004C)
#define SCB_I2C_CTRL			MMIO32((scb_block) + 0x0060)
#define SCB_I2C_STATUS			MMIO32((scb_block) + 0x0064)
#define SCB_I2C_M_CMD			MMIO32((scb_block) + 0x0068)
#define SCB_I2C_S_CMD			MMIO32((scb_block) + 0x006C)
#define SCB_I2C_CFG				MMIO32((scb_block) + 0x0070)
#define SCB_TX_CTRL				MMIO32((scb_block) + 0x0200)
#define SCB_TX_FIFO_CTRL		MMIO32((scb_block) + 0x0204)
#define SCB_TX_FIFO_STATUS		MMIO32((scb_block) + 0x0208)
#define SCB_TX_FIFO_WR			MMIO32((scb_block) + 0x0240)
#define SCB_RX_CTRL				MMIO32((scb_block) + 0x0300)
#define SCB_RX_FIFO_CTRL		MMIO32((scb_block) + 0x0304)
#define SCB_RX_FIFO_STATUS		MMIO32((scb_block) + 0x0308)
#define SCB_RX_MATCH			MMIO32((scb_block) + 0x0310)
#define SCB_RX_FIFO_RD			MMIO32((scb_block) + 0x0340)
#define SCB_RX_FIFO_RD_SILENT	MMIO32((scb_block) + 0x0344)
#define SCB_EZ_DATA				MMIO32((scb_block) + 0x0400)
#define SCB_INTR_CAUSE			MMIO32((scb_block) + 0x0E00)
#define SCB_INTR_I2C_EC			MMIO32((scb_block) + 0x0E80)
#define SCB_INTR_I2C_EC_MASK	MMIO32((scb_block) + 0x0E88)
#define SCB_INTR_I2C_EC_MASKED	MMIO32((scb_block) + 0x0E8C)
#define SCB_INTR_SPI_EC			MMIO32((scb_block) + 0x0EC0)
#define SCB_INTR_SPI_EC_MASK	MMIO32((scb_block) + 0x0EC8)
#define SCB_INTR_SPI_EC_MASKED	MMIO32((scb_block) + 0x0ECC)
#define SCB_INTR_M				MMIO32((scb_block) + 0x0F00)
#define SCB_INTR_M_SET			MMIO32((scb_block) + 0x0F04)
#define SCB_INTR_M_MASK			MMIO32((scb_block) + 0x0F08)
#define SCB_INTR_M_MASKED		MMIO32((scb_block) + 0x0F0C)
#define SCB_INTR_S				MMIO32((scb_block) + 0x0F40)
#define SCB_INTR_S_SET			MMIO32((scb_block) + 0x0F44)
#define SCB_INTR_S_MASK			MMIO32((scb_block) + 0x0F48)
#define SCB_INTR_S_MASKED		MMIO32((scb_block) + 0x0F4C)
#define SCB_INTR_TX				MMIO32((scb_block) + 0x0F80)
#define SCB_INTR_TX_SET			MMIO32((scb_block) + 0x0F84)
#define SCB_INTR_TX_MASK		MMIO32((scb_block) + 0x0F88)
#define SCB_INTR_TX_MASKED		MMIO32((scb_block) + 0x0F8C)
#define SCB_INTR_RX				MMIO32((scb_block) + 0x0FC0)
#define SCB_INTR_RX_SET			MMIO32((scb_block) + 0x0FC4)
#define SCB_INTR_RX_MASK		MMIO32((scb_block) + 0x0FC8)
#define SCB_INTR_RX_MASKED		MMIO32((scb_block) + 0x0FCC)

#define SCB_CTRL_MODE_I2C		(0x0)
#define SCB_CTRL_MODE_SPI		(0x1)
#define SCB_CTRL_MODE_UART		(0x2)
#define SCB_CTRL_MODE_DEFAULT	(0x3)

#define SCB_SPI_CTRL_MODE_MOTOROLA	(0x0)
#define SCB_SPI_CTRL_MODE_TI		(0x1)
#define SCB_SPI_CTRL_MODE_NS		(0x2)
#define SCB_SPI_CTRL_MODE_DEFAULT	(0x3)

#define SCB_UART_CTRL_MODE_STD			(0x0)
#define SCB_UART_CTRL_MODE_SMARTCARD	(0x1)
#define SCB_UART_CTRL_MODE_IRDA			(0x2)
#define SCB_UART_CTRL_MODE_DEFAULT		(0x3)

/* --- Function prototypes ------------------------------------------------- */


BEGIN_DECLS

// Declarations made up when looking throug the available registers
// TODO: Where to set the speed??
// We may have to implement clock control first


void scb_set_mode(uint8_t mode);
void scb_enable(void);
void scb_disable(void);

// SPI 
void scb_spi_set_master(void);
void scb_spi_set_slave(uint8_t slave_select);
void scb_spi_set_mode(uint8_t submode);
void scb_spi_set_continuous(bool continuous);
void scb_spi_is_busy(void);

// SPI In Motorola mode
void scb_spi_set_cpol(uint8_t cpol);
void scb_spi_set_cpha(uint8_t cpha);
void scb_spi_set_spimode(uint8_t spimode); // Convinience for setting cpol/cpha

// SPI In Texas Instruments mode
void scb_spi_set_select_precede (bool select_precede);

// UART
void scb_uart_set_mode(uint8_t uart_mode);
void scb_uart_set_parity(uint8_t parity);
void scb_uart_set_stop_bits(uint8_t stop_bits);
void scb_uart_set_break_width(uint8_t break_width);

// I2C
void scb_i2c_enable_master(void);
void scb_i2c_enable_slave(void);
void scb_i2c_disable_master(void);
void scb_i2c_disable_slave(void);
void scb_i2c_is_busy(void);

// All
void scb_enable();
void scb_disable();
void scb_msb_first(bool msb_first);
void scb_set_data_width(uint8_t data_width);
//void scb_rx_set_buffer_read(uint8_t read_pos);
//uint8_t scb_rx_get_buffer_write(void);
//void scb_tx_set_buffer_write(uint8_t write_pos);
//uint8_t scb_tx_get_buffer_read(void);
bool scb_has_data(void);
uint16_t scb_read(void);
void scb_write(uint16_t data);
void scb_set_slave_address(uint8_t address, uint8_t mask);



END_DECLS

#endif
