{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721035235095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721035235107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 11:20:34 2024 " "Processing started: Mon Jul 15 11:20:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721035235107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721035235107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721035235107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721035236659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721035236660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametrizedfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parametrizedfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParametrizedFIFO-Behavioral " "Found design unit 1: ParametrizedFIFO-Behavioral" {  } { { "ParametrizedFIFO.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ParametrizedFIFO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250595 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParametrizedFIFO " "Found entity 1: ParametrizedFIFO" {  } { { "ParametrizedFIFO.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ParametrizedFIFO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721035250595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_parametrizedfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_parametrizedfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ParametrizedFIFO-Behavioral " "Found design unit 1: tb_ParametrizedFIFO-Behavioral" {  } { { "tb_ParametrizedFIFO.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/tb_ParametrizedFIFO.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250618 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ParametrizedFIFO " "Found entity 1: tb_ParametrizedFIFO" {  } { { "tb_ParametrizedFIFO.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/tb_ParametrizedFIFO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721035250618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametrizedalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parametrizedalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParametrizedALU-Behavioral " "Found design unit 1: ParametrizedALU-Behavioral" {  } { { "ParametrizedALU.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ParametrizedALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParametrizedALU " "Found entity 1: ParametrizedALU" {  } { { "ParametrizedALU.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ParametrizedALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721035250639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configurablemodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configurablemodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigurableModule-Behavioral " "Found design unit 1: ConfigurableModule-Behavioral" {  } { { "ConfigurableModule.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ConfigurableModule.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250653 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigurableModule " "Found entity 1: ConfigurableModule" {  } { { "ConfigurableModule.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ConfigurableModule.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721035250653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configurablemodule_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configurablemodule_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigurableModule_tb-Behavioral " "Found design unit 1: ConfigurableModule_tb-Behavioral" {  } { { "ConfigurableModule_tb.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ConfigurableModule_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250678 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigurableModule_tb " "Found entity 1: ConfigurableModule_tb" {  } { { "ConfigurableModule_tb.vhd" "" { Text "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/ConfigurableModule_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721035250678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "D:/20_FPGA_Demo/08_Tuto_Pack_Conf/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721035250683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721035250683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fulladder " "Elaborating entity \"fulladder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721035250867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721035251591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721035252385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721035252385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721035252599 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721035252599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721035252599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721035252599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721035252617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 11:20:52 2024 " "Processing ended: Mon Jul 15 11:20:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721035252617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721035252617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721035252617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721035252617 ""}
