// Seed: 4096779722
module module_0;
  reg id_2 = 1'd0 ? 1'b0 == id_2 : id_1;
  reg id_3;
  assign module_1.id_1 = 0;
  generate
    for (id_4 = 1; 1 == id_1; id_2 = id_3) begin : LABEL_0
      assign id_2 = 1;
      always @(id_3)
        for (id_2 = 1; id_4; id_2 = 1) begin : LABEL_0
          id_4 <= #1 id_2;
        end
    end
  endgenerate
endmodule
module module_1 (
    output supply0 id_0
    , id_3,
    output uwire   id_1
);
  assign id_1 = id_3;
  wire id_4 = id_4;
  module_0 modCall_1 ();
  tri1 id_5 = 1 == 1;
endmodule
