WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000044 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6266187 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 40 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6266187 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8259704 heartbeat IPC: 3.068 cumulative IPC: 2.508 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 11515981 heartbeat IPC: 3.071 cumulative IPC: 2.857 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 14758753 heartbeat IPC: 3.084 cumulative IPC: 2.944 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 18000080 heartbeat IPC: 3.085 cumulative IPC: 2.983 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 21864058 heartbeat IPC: 2.588 cumulative IPC: 2.885 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 25106050 heartbeat IPC: 3.085 cumulative IPC: 2.919 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 28342934 heartbeat IPC: 3.089 cumulative IPC: 2.944 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 32286096 heartbeat IPC: 2.536 cumulative IPC: 2.882 (Simulation time: 00 hr 03 min 26 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 36033453 heartbeat IPC: 2.669 cumulative IPC: 2.855 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 39505841 heartbeat IPC: 2.88 cumulative IPC: 2.858 (Simulation time: 00 hr 04 min 13 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 35536597 cumulative IPC: 2.814 (Simulation time: 00 hr 04 min 28 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 35536597 cumulative IPC: 2.814 (Simulation time: 00 hr 04 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto7.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.814 instructions: 100000001 cycles: 35536597
CPU 0 Branch Prediction Accuracy: 89.11% MPKI: 7.111 Average ROB Occupancy at Mispredict: 146.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00396
BRANCH_INDIRECT: 0.343
BRANCH_CONDITIONAL: 6.73
BRANCH_DIRECT_CALL: 0.00501
BRANCH_INDIRECT_CALL: 0.00269
BRANCH_RETURN: 0.0284

L1D TOTAL        ACCESS:   13987608 HIT:   13040088 MISS:     947520
L1D LOAD         ACCESS:    9583314 HIT:    8748364 MISS:     834950
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    4402930 HIT:    4291103 MISS:     111827
L1D TRANSLATION  ACCESS:       1364 HIT:        621 MISS:        743
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.42 cycles
L1I TOTAL        ACCESS:      76474 HIT:      57438 MISS:      19036
L1I LOAD         ACCESS:      76474 HIT:      57438 MISS:      19036
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 44.05 cycles
L2C TOTAL        ACCESS:     194584 HIT:      68106 MISS:     126478
L2C LOAD         ACCESS:      84830 HIT:      15141 MISS:      69689
L2C RFO          ACCESS:      53312 HIT:       2496 MISS:      50816
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      55699 HIT:      50423 MISS:       5276
L2C TRANSLATION  ACCESS:        743 HIT:         46 MISS:        697
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 98.49 cycles
LLC TOTAL        ACCESS:     173661 HIT:     106848 MISS:      66813
LLC LOAD         ACCESS:      69689 HIT:      34952 MISS:      34737
LLC RFO          ACCESS:      50816 HIT:      32308 MISS:      18508
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      52459 HIT:      39489 MISS:      12970
LLC TRANSLATION  ACCESS:        697 HIT:         99 MISS:        598
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 149.1 cycles
cpu0_DTLB TOTAL        ACCESS:   12264217 HIT:   12247573 MISS:      16644
cpu0_DTLB LOAD         ACCESS:   12264217 HIT:   12247573 MISS:      16644
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.18 cycles
cpu0_ITLB TOTAL        ACCESS:      67917 HIT:      63768 MISS:       4149
cpu0_ITLB LOAD         ACCESS:      67917 HIT:      63768 MISS:       4149
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 23.75 cycles
cpu0_STLB TOTAL        ACCESS:       7165 HIT:       5863 MISS:       1302
cpu0_STLB LOAD         ACCESS:       7165 HIT:       5863 MISS:       1302
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 257.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28817
  ROW_BUFFER_MISS:      24985
 AVG DBUS CONGESTED CYCLE: 3.974
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        995
  FULL:      10863
