// Seed: 2446234284
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire [1 'b0 ==  -1 : 1] id_3;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    output wire id_7,
    input wor id_8,
    input tri0 id_9,
    input tri id_10,
    input wor id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri0 id_14,
    output wand id_15,
    input tri1 id_16,
    output tri0 id_17,
    input tri0 id_18,
    input wor id_19,
    input wire id_20
);
  wire id_22;
  module_0 modCall_1 (
      id_22,
      id_22
  );
endmodule
