#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 29 22:17:03 2025
# Process ID: 23536
# Current directory: E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.runs/synth_1
# Command line: vivado.exe -log problem1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source problem1.tcl
# Log file: E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.runs/synth_1/problem1.vds
# Journal file: E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source problem1.tcl -notrace
Command: synth_design -top problem1 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9892 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 562.691 ; gain = 242.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'problem1' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/problem1.v:26]
INFO: [Synth 8-6157] synthesizing module 'csa_multiplier_8x8' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/csa_multiplier_8x8.v:26]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLA16' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA16.v:26]
INFO: [Synth 8-6157] synthesizing module 'CLA4' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA4.v:24]
INFO: [Synth 8-6157] synthesizing module 'GPFFA' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/GPFFA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'GPFFA' (3#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/GPFFA.v:24]
INFO: [Synth 8-6157] synthesizing module 'CLL4' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLL4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLL4' (4#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLL4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA4' (5#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA4.v:24]
INFO: [Synth 8-6157] synthesizing module 'BCLL4' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/BCLL4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCLL4' (6#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/BCLL4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA16' (7#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA16.v:26]
INFO: [Synth 8-6155] done synthesizing module 'csa_multiplier_8x8' (8#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/csa_multiplier_8x8.v:26]
INFO: [Synth 8-6157] synthesizing module 'bcd_converter_16_to_20' [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/bcd_converter_16_to_20.v:32]
INFO: [Synth 8-6155] done synthesizing module 'bcd_converter_16_to_20' (9#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/bcd_converter_16_to_20.v:32]
INFO: [Synth 8-6155] done synthesizing module 'problem1' (10#1) [E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/problem1.v:26]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 636.070 ; gain = 315.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 636.070 ; gain = 315.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 636.070 ; gain = 315.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 636.070 ; gain = 315.594
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'csa_multiplier_8x8:/csa_stage0[9].ha_s0' (half_adder) to 'csa_multiplier_8x8:/csa_stage0[10].ha_s0'
INFO: [Synth 8-223] decloning instance 'csa_multiplier_8x8:/csa_stage0[9].ha_s0' (half_adder) to 'csa_multiplier_8x8:/csa_stage0[11].ha_s0'
INFO: [Synth 8-223] decloning instance 'csa_multiplier_8x8:/csa_stage0[9].ha_s0' (half_adder) to 'csa_multiplier_8x8:/csa_stage0[12].ha_s0'
INFO: [Synth 8-223] decloning instance 'csa_multiplier_8x8:/csa_stage0[9].ha_s0' (half_adder) to 'csa_multiplier_8x8:/csa_stage0[13].ha_s0'
INFO: [Synth 8-223] decloning instance 'csa_multiplier_8x8:/csa_stage0[9].ha_s0' (half_adder) to 'csa_multiplier_8x8:/csa_stage0[14].ha_s0'
INFO: [Synth 8-223] decloning instance 'csa_multiplier_8x8:/csa_reduction_stages[1].csa_bits_in_stage[10].fa_s' (full_adder) to 'csa_multiplier_8x8:/csa_reduction_stages[1].csa_bits_in_stage[11].fa_s'
INFO: [Synth 8-223] decloning instance 'csa_multiplier_8x8:/csa_reduction_stages[1].csa_bits_in_stage[10].fa_s' (full_adder) to 'csa_multiplier_8x8:/csa_reduction_stages[1].csa_bits_in_stage[12].fa_s'
INFO: [Synth 8-223] decloning instance 'csa_multiplier_8x8:/csa_reduction_stages[1].csa_bits_in_stage[10].fa_s' (full_adder) to 'csa_multiplier_8x8:/csa_reduction_stages[1].csa_bits_in_stage[13].fa_s'
INFO: [Synth 8-223] decloning instance 'csa_multiplier_8x8:/csa_reduction_stages[1].csa_bits_in_stage[10].fa_s' (full_adder) to 'csa_multiplier_8x8:/csa_reduction_stages[1].csa_bits_in_stage[14].fa_s'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 45    
+---XORs : 
	   2 Input      1 Bit         XORs := 114   
	   3 Input      1 Bit         XORs := 172   
+---Muxes : 
	   2 Input      4 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GPFFA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module bcd_converter_16_to_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 45    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    22|
|2     |LUT3 |    12|
|3     |LUT4 |    77|
|4     |LUT5 |    34|
|5     |LUT6 |   178|
|6     |IBUF |    32|
|7     |OBUF |    68|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   423|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 979.105 ; gain = 658.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 979.105 ; gain = 658.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 979.105 ; gain = 658.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 979.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 979.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 979.105 ; gain = 682.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 979.105 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.runs/synth_1/problem1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file problem1_utilization_synth.rpt -pb problem1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 22:17:36 2025...
