--oi

ENTITY DE10_LITE_Reg IS
PORT(
		SW 	: IN BIT_VECTOR (9 DOWNTO 0);
		KEY	: IN BIT_VECTOR (1 DOWNTO 0);
		LEDR	: OUT BIT_VECTOR (7 DOWNTO 4)
	 );
END DE10_LITE_Reg;

ARCHITECTURE interface OF DE10_LITE_Reg IS
BEGIN
	REG: work.Reg
		GENERIC MAP(
		n => 4)
		PORT MAP(
		d => SW(7 DOWNTO 4), clk => KEY(0), en => KEY(1));
END interface;

