// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3SL340F1760I4 Package FBGA1760
// 

//
// This file contains Fast Corner delays for the design using part EP3SL340F1760I4,
// with speed grade M, core voltage 1.1V, and temperature -40 Celsius
//

// 
// This SDF file should be used for PrimeTime (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "InstMem")
  (DATE "11/23/2009 00:16:13")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (407:409:409) (442:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1443:1516:1516) (1359:1427:1427))
        (IOPATH i o (1371:1482:1482) (1352:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1604:1685:1685) (1589:1669:1669))
        (IOPATH i o (1361:1472:1472) (1344:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2088:2193:2193) (2016:2118:2118))
        (IOPATH i o (1331:1442:1442) (1314:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3006:3157:3157) (3104:3260:3260))
        (IOPATH i o (1314:1408:1408) (1306:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1453:1526:1526) (1406:1476:1476))
        (IOPATH i o (1361:1472:1472) (1342:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2999:3150:3150) (3121:3278:3278))
        (IOPATH i o (1319:1413:1413) (1301:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1870:1964:1964) (1887:1982:1982))
        (IOPATH i o (1351:1462:1462) (1332:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1494:1569:1569) (1498:1573:1573))
        (IOPATH i o (1310:1404:1404) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3197:3358:3358) (3266:3430:3430))
        (IOPATH i o (1269:1363:1363) (1251:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2891:3037:3037) (2961:3110:3110))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1515:1591:1591) (1495:1571:1571))
        (IOPATH i o (1310:1404:1404) (1293:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2988:3138:3138) (3059:3213:3213))
        (IOPATH i o (1309:1403:1403) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1420:1491:1491) (1363:1432:1432))
        (IOPATH i o (1361:1472:1472) (1344:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2978:3128:3128) (3105:3261:3261))
        (IOPATH i o (1309:1403:1403) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3000:3150:3150) (3105:3261:3261))
        (IOPATH i o (1282:1376:1376) (1266:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3317:3483:3483) (3411:3582:3582))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1283:1347:1347) (1259:1322:1322))
        (IOPATH i o (1320:1414:1414) (1303:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2976:3125:3125) (3050:3204:3204))
        (IOPATH i o (1319:1413:1413) (1301:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1498:1574:1574) (1514:1590:1590))
        (IOPATH i o (1371:1482:1482) (1352:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2845:2988:2988) (2946:3094:3094))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1657:1740:1740) (1645:1728:1728))
        (IOPATH i o (1371:1482:1482) (1352:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1490:1564:1564) (1503:1579:1579))
        (IOPATH i o (1361:1472:1472) (1344:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1695:1780:1780) (1685:1769:1769))
        (IOPATH i o (1351:1462:1462) (1334:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2923:3070:3070) (2991:3142:3142))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2853:2997:2997) (2956:3104:3104))
        (IOPATH i o (1319:1413:1413) (1301:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1667:1751:1751) (1631:1713:1713))
        (IOPATH i o (1361:1472:1472) (1344:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1537:1615:1615) (1535:1612:1612))
        (IOPATH i o (1310:1404:1404) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3079:3233:3233) (3166:3325:3325))
        (IOPATH i o (1314:1408:1408) (1306:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3263:3426:3426) (3361:3530:3530))
        (IOPATH i o (1309:1403:1403) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1440:1512:1512) (1429:1501:1501))
        (IOPATH i o (1361:1472:1472) (1344:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1367:1436:1436) (1357:1425:1425))
        (IOPATH i o (1310:1404:1404) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1724:1810:1810) (1740:1828:1828))
        (IOPATH i o (1381:1492:1492) (1362:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1746:1833:1833) (1801:1891:1891))
        (IOPATH i o (1310:1404:1404) (1293:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3122:3279:3279) (3238:3401:3401))
        (IOPATH i o (1319:1413:1413) (1301:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3056:3209:3209) (3159:3318:3318))
        (IOPATH i o (1292:1386:1386) (1276:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1732:1819:1819) (1714:1800:1800))
        (IOPATH i o (1351:1462:1462) (1334:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1508:1584:1584) (1485:1559:1559))
        (IOPATH i o (1300:1394:1394) (1283:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2980:3130:3130) (3069:3223:3223))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2960:3109:3109) (3065:3219:3219))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3050:3204:3204) (3151:3309:3309))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3086:3242:3242) (3192:3352:3352))
        (IOPATH i o (1309:1403:1403) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2973:3123:3123) (3078:3233:3233))
        (IOPATH i o (1324:1418:1418) (1316:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1358:1426:1426) (1333:1399:1399))
        (IOPATH i o (1310:1404:1404) (1293:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1570:1649:1649) (1505:1581:1581))
        (IOPATH i o (1300:1394:1394) (1283:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2994:3145:3145) (3092:3248:3248))
        (IOPATH i o (1259:1353:1353) (1241:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1669:1752:1752) (1645:1727:1727))
        (IOPATH i o (1310:1404:1404) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1457:1530:1530) (1395:1465:1465))
        (IOPATH i o (1310:1404:1404) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1533:1610:1610) (1515:1592:1592))
        (IOPATH i o (1314:1408:1408) (1306:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3139:3296:3296) (3230:3392:3392))
        (IOPATH i o (1259:1353:1353) (1241:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1670:1754:1754) (1652:1735:1735))
        (IOPATH i o (1310:1404:1404) (1293:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1664:1748:1748) (1664:1748:1748))
        (IOPATH i o (1371:1482:1482) (1352:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1702:1788:1788) (1695:1780:1780))
        (IOPATH i o (1310:1404:1404) (1293:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2979:3128:3128) (3052:3206:3206))
        (IOPATH i o (1309:1403:1403) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1274:1338:1338) (1206:1267:1267))
        (IOPATH i o (1341:1452:1452) (1322:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1569:1648:1648) (1557:1635:1635))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1556:1635:1635) (1541:1618:1618))
        (IOPATH i o (1310:1404:1404) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3277:3442:3442) (3386:3556:3556))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3075:3230:3230) (3190:3350:3350))
        (IOPATH i o (1282:1376:1376) (1266:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3094:3250:3250) (3163:3322:3322))
        (IOPATH i o (1306:1400:1400) (1289:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1431:1503:1503) (1415:1486:1486))
        (IOPATH i o (1292:1386:1386) (1276:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1499:1574:1574) (1464:1538:1538))
        (IOPATH i o (1310:1404:1404) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1361:1429:1429) (1315:1381:1381))
        (IOPATH i o (1341:1452:1452) (1322:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1559:1637:1637) (1544:1621:1621))
        (IOPATH i o (1324:1418:1418) (1316:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1356:1424:1424) (1350:1417:1417))
        (IOPATH i o (1310:1404:1404) (1291:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "AND1")
    (INSTANCE CLK\~inputclkctrl.and_inst)
    (DELAY
      (ABSOLUTE
        (PORT IN1 (279:287:287) (302:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (417:419:419) (452:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (378:380:380) (421:423:423))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (417:419:419) (452:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (407:409:409) (442:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:360:360) (401:403:403))
      )
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (235:249:249) (229:243:243))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (235:249:249) (229:243:243))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (235:249:249) (229:243:243))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (235:249:249) (229:243:243))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (235:249:249) (229:243:243))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (235:249:249) (229:243:243))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (235:249:249) (229:243:243))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (235:249:249) (229:243:243))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (238:253:253) (231:246:246))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (265:281:281) (272:289:289))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (258:274:274) (266:282:282))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (265:281:281) (272:289:289))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (258:274:274) (266:282:282))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (265:281:281) (272:289:289))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (258:274:274) (266:282:282))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (265:281:281) (272:289:289))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (258:274:274) (266:282:282))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (265:281:281) (272:289:289))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (265:281:281) (272:289:289))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (258:274:274) (266:282:282))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (265:281:281) (272:289:289))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (258:274:274) (266:282:282))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1536:1536) (1436:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (265:281:281) (272:289:289))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1478:1478) (1419:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (249:265:265) (242:261:261))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1478:1478) (1419:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (252:269:269) (244:264:264))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1478:1478) (1419:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (249:265:265) (242:261:261))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1478:1478) (1419:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (252:269:269) (244:264:264))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1478:1478) (1419:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (249:265:265) (242:261:261))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_porta_we_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1470:1470) (1407:1464:1464))
        (PORT ena (236:285:285) (207:262:262))
        (PORT datain (149:158:158) (139:147:147))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (32:32:32))
      (SETUPHOLD datain (posedge clk) (33:33:33) (32:32:32))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1472:1472) (1384:1460:1460))
        (PORT ena (200:273:273) (190:247:247))
        (PORT datain (3335:3527:3527) (3305:3496:3496))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1472:1472) (1384:1460:1460))
        (PORT ena (200:273:273) (190:247:247))
        (PORT datain (3345:3538:3538) (3307:3497:3497))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1472:1472) (1384:1460:1460))
        (PORT ena (200:273:273) (190:247:247))
        (PORT datain (3091:3270:3270) (3058:3236:3236))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1472:1472) (1384:1460:1460))
        (PORT ena (200:273:273) (190:247:247))
        (PORT datain (3145:3327:3327) (3105:3285:3285))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1472:1472) (1384:1460:1460))
        (PORT ena (200:273:273) (190:247:247))
        (PORT datain (3345:3537:3537) (3301:3491:3491))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portb_re_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1435:1435) (1341:1441:1441))
        (PORT datain (133:140:140) (138:145:145))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD datain (posedge clk) (33:33:33) (32:32:32))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_32)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_33)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_34)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_35)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1431:1431) (1357:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (426:451:451) (414:437:437))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (421:445:445) (419:443:443))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (426:451:451) (414:437:437))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (421:445:445) (419:443:443))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (426:451:451) (414:437:437))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (421:445:445) (419:443:443))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (426:451:451) (414:437:437))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (421:445:445) (419:443:443))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (426:451:451) (414:437:437))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (426:451:451) (414:437:437))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (421:445:445) (419:443:443))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (426:451:451) (414:437:437))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (421:445:445) (419:443:443))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (426:451:451) (414:437:437))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3373:3563:3563) (3330:3520:3520))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3200:3382:3382) (3146:3327:3327))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3179:3359:3359) (3116:3296:3296))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3280:3466:3466) (3228:3413:3413))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3353:3543:3543) (3307:3496:3496))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_porta_we_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1470:1470) (1408:1464:1464))
        (PORT ena (217:274:274) (209:247:247))
        (PORT datain (149:158:158) (139:147:147))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (32:32:32))
      (SETUPHOLD datain (posedge clk) (33:33:33) (32:32:32))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_porta_re_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1470:1470) (1408:1464:1464))
        (PORT ena (217:274:274) (209:247:247))
        (PORT datain (134:141:141) (139:147:147))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (32:32:32))
      (SETUPHOLD datain (posedge clk) (33:33:33) (32:32:32))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (386:408:408) (387:410:410))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (386:408:408) (387:410:410))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (386:408:408) (387:410:410))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (386:408:408) (387:410:410))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (386:408:408) (387:410:410))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (386:408:408) (387:410:410))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (391:414:414) (385:408:408))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (391:414:414) (385:408:408))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1536:1536) (1437:1520:1520))
        (PORT ena (324:340:340) (302:302:302))
        (PORT datain (400:423:423) (393:416:416))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (28:28:28))
      (SETUPHOLD datain (posedge clk) (33:33:33) (28:28:28))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3339:3528:3528) (3300:3489:3489))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3106:3283:3283) (3041:3217:3217))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3204:3386:3386) (3141:3321:3321))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3203:3385:3385) (3147:3327:3327))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1478:1478) (1420:1480:1480))
        (PORT ena (287:278:278) (263:257:257))
        (PORT datain (3368:3558:3558) (3324:3513:3513))
        (IOPATH (posedge clk) regout (51:51:51) (51:51:51))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (37:37:37) (39:39:39))
      (SETUPHOLD datain (posedge clk) (37:37:37) (39:39:39))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_porta_we_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1470:1470) (1408:1464:1464))
        (PORT ena (217:274:274) (209:247:247))
        (PORT datain (149:158:158) (139:147:147))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (32:32:32))
      (SETUPHOLD datain (posedge clk) (33:33:33) (32:32:32))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_porta_re_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1470:1470) (1408:1464:1464))
        (PORT ena (217:274:274) (209:247:247))
        (PORT datain (134:141:141) (139:147:147))
        (IOPATH (posedge clk) q (36:36:36) (36:36:36))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (33:33:33) (32:32:32))
      (SETUPHOLD datain (posedge clk) (33:33:33) (32:32:32))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1433:1433) (1355:1436:1436))
        (IOPATH (posedge clk) q (59:61:61) (68:70:70))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (52:52:52) (31:31:31))
      (SETUPHOLD datain (posedge clk) (52:52:52) (31:31:31))
      (PERIOD clk (1000:1000:1000))
      (WIDTH (posedge clk) (800:800:800))
      (WIDTH (negedge clk) (500:500:500))
      (WIDTH ena (21:21:21))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (397:399:399) (431:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (377:379:379) (411:413:413))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:360:360) (401:403:403))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (305:305:305) (346:346:346))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (397:399:399) (431:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (377:379:379) (411:413:413))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (285:285:285) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (408:410:410) (451:453:453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (408:410:410) (451:453:453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (397:399:399) (431:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (265:265:265) (306:306:306))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (397:399:399) (431:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (377:379:379) (411:413:413))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:370:370) (411:413:413))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (388:390:390) (431:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (294:294:294) (327:327:327))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (304:304:304) (337:337:337))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (387:389:389) (421:423:423))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (357:359:359) (391:393:393))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (285:285:285) (326:326:326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (378:380:380) (421:423:423))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (284:284:284) (317:317:317))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (295:295:295) (336:336:336))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:360:360) (401:403:403))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (418:420:420) (461:463:463))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (295:295:295) (336:336:336))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (285:285:285) (326:326:326))
      )
    )
  )
)
