# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files" --include "../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0" \
"../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v" \
"../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_mii_if.v" \
"../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v" \
"../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v" \
"../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v" \
"../../../../imports/tri_mode_ethernet_mac_0_axi_lite_sm.v" \
"../../../../imports/tri_mode_ethernet_mac_0_bram_tdp.v" \
"../../../../imports/tri_mode_ethernet_mac_0_clk_wiz.v" \
"../../../../imports/tri_mode_ethernet_mac_0_example_design.v" \
"../../../../imports/tri_mode_ethernet_mac_0_example_design_clocks.v" \
"../../../../imports/tri_mode_ethernet_mac_0_example_design_resets.v" \
"../../../../imports/tri_mode_ethernet_mac_0_fifo_block.v" \
"../../../../imports/tri_mode_ethernet_mac_0_frame_typ.v" \
"../../../../imports/tri_mode_ethernet_mac_0_reset_sync.v" \
"../../../../imports/tri_mode_ethernet_mac_0_rx_client_fifo.v" \
"../../../../imports/tri_mode_ethernet_mac_0_support.v" \
"../../../../imports/tri_mode_ethernet_mac_0_sync_block.v" \
"../../../../imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v" \
"../../../../imports/tri_mode_ethernet_mac_0_tx_client_fifo.v" \

sv xil_defaultlib  --include "../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files" --include "../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../../misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" \
"../../../../../../misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" \
"../../../../../rtl/byte_write_register.sv" \
"../../../../../rtl/ip_layer.sv" \
"../../../../../rtl/ip_packet_checksum.sv" \
"../../../../../rtl/ip_packet_rx.sv" \
"../../../../../rtl/ip_packet_tx.sv" \
"../../../../../../util/rtl/util.sv" \
"../../../../imports/demo_tb_integration.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
