<profile>

<section name = "Vivado HLS Report for 'yuv_filter_rgb2yuv'" level="0">
<item name = "Date">Fri May 08 13:11:22 2015
</item>
<item name = "Version">2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 6.53, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">40006, 2457606, 40006, 2457606, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y">40004, 2457604, 6, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 6, 0, 333</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 82</column>
<column name="Register">-, -, 287, 9</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 7, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bound_fu_247_p2">*, 1, 0, 0, 16, 16</column>
<column name="tmp_13_fu_431_p2">*, 1, 0, 0, 8, 7</column>
<column name="tmp_14_fu_523_p2">*, 1, 0, 0, 8, 8</column>
<column name="tmp_6_fu_404_p2">*, 1, 0, 0, 8, 7</column>
<column name="tmp_7_fu_512_p2">*, 1, 0, 0, 8, 8</column>
<column name="tmp_8_fu_372_p2">*, 1, 0, 0, 8, 5</column>
<column name="indvar_flatten_next_fu_258_p2">+, 0, 0, 32, 32, 1</column>
<column name="out_channels_ch1_din">+, 0, 0, 8, 8, 5</column>
<column name="p_addr1_fu_328_p2">+, 0, 0, 13, 27, 27</column>
<column name="p_addr_fu_322_p2">+, 0, 0, 13, 27, 27</column>
<column name="tmp1_fu_378_p2">+, 0, 0, 10, 10, 8</column>
<column name="tmp2_fu_491_p2">+, 0, 0, 13, 16, 16</column>
<column name="tmp5_fu_532_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_11_fu_579_p2">+, 0, 0, 13, 16, 16</column>
<column name="tmp_1_fu_497_p2">+, 0, 0, 13, 16, 16</column>
<column name="tmp_9_fu_388_p2">+, 0, 0, 15, 15, 15</column>
<column name="x_s_fu_277_p2">+, 0, 0, 16, 16, 1</column>
<column name="y_1_fu_291_p2">+, 0, 0, 16, 16, 1</column>
<column name="p_neg_fu_437_p2">-, 0, 0, 13, 1, 13</column>
<column name="tmp_15_fu_458_p2">-, 0, 0, 14, 14, 14</column>
<column name="tmp_s_fu_573_p2">-, 0, 0, 13, 16, 16</column>
<column name="x_mid2_fu_283_p3">Select, 0, 0, 16, 1, 16</column>
<column name="y_mid2_fu_269_p3">Select, 0, 0, 16, 1, 1</column>
<column name="exitcond_flatten_fu_253_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="exitcond_fu_264_p2">icmp, 0, 0, 20, 16, 16</column>
<column name="ap_sig_bdd_119">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_84">or, 0, 0, 1, 1, 1</column>
<column name="out_channels_ch2_din">xor, 0, 0, 9, 8, 9</column>
<column name="out_channels_ch3_din">xor, 0, 0, 9, 8, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it5">1, 2, 1, 2</column>
<column name="indvar_flatten_reg_205">32, 2, 32, 64</column>
<column name="x_phi_fu_220_p4">16, 2, 16, 32</column>
<column name="x_reg_216">16, 2, 16, 32</column>
<column name="y_reg_227">16, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_672">8, 0, 8, 0</column>
<column name="G_reg_665">8, 0, 8, 0</column>
<column name="R_reg_658">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_G_reg_665_pp0_it3">8, 0, 8, 0</column>
<column name="ap_reg_ppstg_p_shl3_reg_690_pp0_it4">8, 0, 12, 4</column>
<column name="bound_reg_612">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_617">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_205">32, 0, 32, 0</column>
<column name="p_shl3_reg_690">8, 0, 12, 4</column>
<column name="tmp3_cast_reg_685">13, 0, 16, 3</column>
<column name="tmp4_reg_715">15, 0, 16, 1</column>
<column name="tmp_15_cast_reg_695">15, 0, 16, 1</column>
<column name="tmp_15_reg_700">13, 0, 14, 1</column>
<column name="tmp_18_reg_720">8, 0, 8, 0</column>
<column name="tmp_23_cast_reg_705">14, 0, 16, 2</column>
<column name="tmp_5_reg_710">8, 0, 8, 0</column>
<column name="tmp_9_reg_680">14, 0, 15, 1</column>
<column name="x_mid2_reg_631">16, 0, 16, 0</column>
<column name="x_reg_216">16, 0, 16, 0</column>
<column name="y_mid2_reg_626">16, 0, 16, 0</column>
<column name="y_reg_227">16, 0, 16, 0</column>
<column name="B_reg_672">0, 8, 8, 0</column>
<column name="exitcond_flatten_reg_617">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="in_channels_ch1_address0">out, 22, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_ce0">out, 1, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_q0">in, 8, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch2_address0">out, 22, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_ce0">out, 1, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_q0">in, 8, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch3_address0">out, 22, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_ce0">out, 1, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_q0">in, 8, ap_memory, in_channels_ch3, array</column>
<column name="in_width">in, 16, ap_none, in_width, pointer</column>
<column name="in_height">in, 16, ap_none, in_height, pointer</column>
<column name="out_channels_ch1_din">out, 8, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch1_full_n">in, 1, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch1_write">out, 1, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch2_din">out, 8, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch2_full_n">in, 1, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch2_write">out, 1, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch3_din">out, 8, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_channels_ch3_full_n">in, 1, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_channels_ch3_write">out, 1, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_width_din">out, 16, ap_fifo, out_width, pointer</column>
<column name="out_width_full_n">in, 1, ap_fifo, out_width, pointer</column>
<column name="out_width_write">out, 1, ap_fifo, out_width, pointer</column>
<column name="out_height_din">out, 16, ap_fifo, out_height, pointer</column>
<column name="out_height_full_n">in, 1, ap_fifo, out_height, pointer</column>
<column name="out_height_write">out, 1, ap_fifo, out_height, pointer</column>
</table>
</item>
</section>
</profile>
