[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74LVC573APWR production of TEXAS INSTRUMENTS from the text:OE\nTo Seven Other Channels1\n11\n219LE\n1DC1\n1D1Q\nPin numbers shown are for the DB, DGV , DW, FK, J, N, NS, PW , RGY, and W packages.\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN54LVC573A ,SN74LVC573A\nSCAS300S –JANUARY 1993 –REVISED MAY 2014\nSNx4LVC573A OctalTransparent D-Type Latches With3-State Outputs\n1Features 2Applications\n1•Operate From 1.65 Vto3.6V •Servers\n•Inputs Accept Voltages to5.5V •PC,Notebook\n•Max tpdof6.9nsat3.3V •Network Switch\n•Typical VOLP(Output Ground Bounce) •Health &Fitness/Wearables\n<0.8VatVCC=3.3V,TA=25°C •Telecom Infrastructure\n•Typical VOHV(Output VOHUndershoot) •Electronic Point ofSales\n>2VatVCC=3.3V,TA=25°C\n3Description •Support Mixed-Mode Signal Operation onAll\nPorts (5-V Input/Output Voltage With 3.3-V VCC) The SN54LVC573A octal transparent D-type latch is\ndesigned for2.7-V to3.6-V VCCoperation, and the •IoffSupports Live Insertion, Partial Power Down\nSN74LVC573A octal transparent D-type latch isMode, andBack Drive Protectiondesigned for1.65-V to3.6-V VCCoperation. These•Latch-Up Performance Exceeds 250mAdevices feature 3-state outputs designed specificallyPerJESD 17for driving highly capacitive orrelatively low-\n•ESD Protection Exceeds JESD 22 impedance loads. They areparticularly suitable for\nimplementing buffer registers, input/output (I/O) ports, –2000-V Human-Body Model (A114-A)\nbidirectional busdrivers, andworking registers.–200-V Machine Model (A115-A)\n–1000-V Charged-Device Model (C101) Device Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nPDIP (20) 25.40 x6.35 mm\nVQGN (20) 4.50 x3.50 mm\nSN74LVC573A SOIC (20) 12.80 x7.50 mm\nSSOP (20) 7.20 x5.30 mm\nTVSOP (20) 5.00 x4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\n4Simplified Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nOnproducts compliant toMIL-PRF-38535, allparameters are\ntested unless otherwise noted. Onallother products, production\nprocessing does notnecessarily include testing ofallparameters.\nSN54LVC573A ,SN74LVC573A\nSCAS300S –JANUARY 1993 –REVISED MAY 2014 www.ti.com\nTable ofContents\n1Features .................................................................. 1 9Detailed Description .............................................. 9\n9.1 Overview ................................................................... 9 2Applications ........................................................... 1\n9.2 Functional Block Diagram ......................................... 9 3Description ............................................................. 1\n9.3 Feature Description ................................................... 94Simplified Schematic ............................................. 1\n9.4 Device Functional Modes .......................................... 95Revision History ..................................................... 2\n10Applications andImplementation ...................... 106PinConfiguration andFunctions ......................... 3\n10.1 Application Information .......................................... 107Specifications ......................................................... 410.2 Typical Application ................................................ 107.1 Absolute Maximum Ratings ..................................... 4\n11Power Supply Recommendations ..................... 117.2 Handling Ratings ....................................................... 4\n12Layout ................................................................... 117.3 Recommended Operating Conditions ...................... 5\n12.1 Layout Guidelines ................................................. 117.4 Thermal Information .................................................. 5\n12.2 Layout Example .................................................... 117.5 Electrical Characteristics .......................................... 6\n13Device andDocumentation Support ................. 12 7.6 Timing Requirements, SN54LVC573A ..................... 6\n13.1 Related Links ........................................................ 12 7.7 Timing Requirements, SN74LVC573A ..................... 6\n13.2 Trademarks ........................................................... 12 7.8 Switching Characteristics, SN54LVC573A .............. 7\n13.3 Electrostatic Discharge Caution ............................ 12 7.9 Switching Characteristics, SN74LVC573A ............... 7\n13.4 Glossary ................................................................ 12 7.10 Operating Characteristics ........................................ 7\n14Mechanical, Packaging, andOrderable 7.11 Typical Characteristics ............................................ 7\nInformation ........................................................... 128Parameter Measurement Information .................. 8\n5Revision History\nChanges from Revision R(September 2005) toRevision S Page\n•Removed Ordering Information table. ................................................................................................................................... 1\n•Updated device temperature ratings. .................................................................................................................................... 4\n•Added Handling Ratings. ....................................................................................................................................................... 4\n•Added Typical Characteristics. .............................................................................................................................................. 7\n•Added Detailed Description section. ...................................................................................................................................... 9\n•Added Applications andImplemetation section. .................................................................................................................. 10\n•Added Power Supply Recommendations section................................................................................................................. 11\n•Added Layout section. ......................................................................................................................................................... 11\n2 Submit Documentation Feedback Copyright ©1993 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN54LVC573A SN74LVC573A\nGQN OR ZQN P ACKAGE\n(TOP VIEW)\n1 2 3 4\nA\nB\nC\nD\nE\nSN74LVC573A... RGY PACKAGE\n(TOP VIEW)\n1 20\n10 112\n3\n4\n5\n6\n7\n8\n919\n18\n17\n16\n15\n14\n13\n121Q\n2Q\n3Q\n4Q\n5Q\n6Q\n7Q\n8Q1D\n2D\n3D\n4D\n5D\n6D\n7D\n8D\nLE VGND\nCCSN54LVC573A... J OR W P ACKAGE\nSN74LVC573A... DB, DGV, DW, N, \nNS, OR PW P ACKAGE\n(TOP VIEW)\n1\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11OE\n1D\n2D\n3D\n4D\n5D\n6D\n7D\n8D\nGNDVCC\n1Q\n2Q\n3Q\n4Q\n5Q\n6Q\n7Q\n8Q\nLE SN54LVC573A... FK PACKAGE\n(TOP VIEW)\n3 2 1 20 19\n9 10 11 12 134\n5\n6\n7\n818\n17\n16\n15\n142Q\n3Q\n4Q\n5Q\n6Q3D\n4D\n5D\n6D\n7D\n2D1DOE\n8Q7Q 1Q8D\nGND\nLE\nVCCOE\nSN54LVC573A ,SN74LVC573A\nwww.ti.com SCAS300S –JANUARY 1993 –REVISED MAY 2014\n6PinConfiguration andFunctions\nPinFunctions\nPIN\nSN54LVC573A SN74LVC573ADESCRIPTION\nNAME GQN AND ZQNDB,DGV, DW, N,J,W,AND FKNS,PW,AND RGY\nOE 1 1 A2 Enable Pin\n1D 2 2 A1 Input 1\n2D 3 3 B3 Input 2\n3D 4 4 B1 Input 3\n4D 5 5 C2 Input 4\n5D 6 6 C1 Input 5\n6D 7 7 D3 Input 6\n7D 8 8 D1 Input 7\n8D 9 9 E2 Input 8\nGND 10 10 E1 Ground Pin\nLE 11 11 E3 Latch Enable\n8Q 12 12 E4 Output 8\n7Q 13 13 D2 Output 7\n6Q 14 14 D4 Output 6\n5Q 15 15 C3 Output 5\n4Q 16 16 C4 Output 4\n3Q 17 17 B2 Output 3\n2Q 18 18 B4 Output 2\n1Q 19 19 A4 Output 1\nVCC 20 20 A3 Power Pin\nCopyright ©1993 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN54LVC573A SN74LVC573A\nSN54LVC573A ,SN74LVC573A\nSCAS300S –JANUARY 1993 –REVISED MAY 2014 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVCC Supply voltage –0.5 6.5 V\nVI Input voltage range(2)–0.5 6.5 V\nVO Voltage range applied toanyoutput inthehigh-impedance orpower-off state(2)–0.5 6.5 V\nVO Voltage range applied toanyoutput inthehigh orlowstate(2)(3)–0.5 VCC+0.5 V\nIIK Input clamp current VI<0 –50 mA\nIOK Output clamp current VO<0 –50 mA\nIO Continuous output current ±50 mA\nContinuous current through VCCorGND ±100 mA\nDBpackage(4)70\nDGV package(4)92\nDWpackage(4)58\nGQN orZQN package(4)78\nθJA Package thermal impedance °C/W\nNpackage(4)69\nNSpackage(4)60\nPWpackage(4)83\nRGY package(5)37\n(1) Stresses beyond those listed under "absolute maximum ratings "may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under "recommended operating\nconditions "isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput andoutput negative-voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.\n(3) Thevalue ofVCCisprovided intherecommended operating conditions table.\n(4) Thepackage thermal impedance iscalculated inaccordance with JESD 51-7.\n(5) Thepackage thermal impedance iscalculated inaccordance with JESD 51-5.\n7.2 Handling Ratings\nMIN MAX UNIT\nTstg Storage temperature range –65 150 °C\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all0 2000pins(1)\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification0 1000JESD22-C101, allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Pins listed as500V\nmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Pins listed as250V\nmay actually have higher performance.\n4 Submit Documentation Feedback Copyright ©1993 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN54LVC573A SN74LVC573A\nSN54LVC573A ,SN74LVC573A\nwww.ti.com SCAS300S –JANUARY 1993 –REVISED MAY 2014\n7.3 Recommended Operating Conditions(1)\nSN54LVC573A SN74LVC573A\nUNIT\nMIN MAX MIN MAX\nOperating 2 3.6 1.65 3.6\nVCC Supply voltage V\nData retention only 1.5 1.5\nVCC=1.65 Vto1.95 V 0.65 ×VCC\nVIH High-level input voltage VCC=2.3Vto2.7V 1.7 V\nVCC=2.7Vto3.6V 2 2\nVCC=1.65 Vto1.95 V 0.35 ×VCC\nVIL Low-level input voltage VCC=2.3Vto2.7V 0.7 V\nVCC=2.7Vto3.6V 0.8 0.8\nVI Input voltage 0 5.5 0 5.5 V\nHigh orlowstate 0 VCC 0 VCCVO Output voltage V\n3-state 0 5.5 0 5.5\nVCC=1.65 V –4\nVCC=2.3V –8\nIOH High-level output current mA\nVCC=2.7V –12 –12\nVCC=3V –24 –24\nVCC=1.65 V 4\nVCC=2.3V 8\nIOL Low-level output current mA\nVCC=2.7V 12 12\nVCC=3V 24 24\nΔt/Δv Input transition riseorfallrate 6 6 ns/V\nTA Operating free-air temperature –55 125 –40 85 °C\n(1) Allunused inputs ofthedevice must beheld atVCCorGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,literature number SCBA004 .\n7.4 Thermal Information\nSN74LVC573A\nTHERMAL METRIC(1)PW UNIT\n20PINS\nRθJA Junction-to-ambient thermal resistance 102.5\nRθJCtop Junction-to-case (top) thermal resistance 35.9\nRθJB Junction-to-board thermal resistance 53.5 °C/W\nψJT Junction-to-top characterization parameter 2.2\nψJB Junction-to-board characterization parameter 52.9\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\nCopyright ©1993 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN54LVC573A SN74LVC573A\nSN54LVC573A ,SN74LVC573A\nSCAS300S –JANUARY 1993 –REVISED MAY 2014 www.ti.com\n7.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)\nSN54LVC573A SN74LVC573A\nPARAMETER TEST CONDITIONS VCC UNIT\nMIN TYP(1)MAX MIN TYP(1)MAX\n1.65 Vto3.6V VCC–0.2\nIOH=–100µA\n2.7Vto3.6VVCC–0.2\nIOH=–4mA 1.65 V 1.2\nVOH IOH=–8mA 2.3V 1.7 V\n2.7V 2.2 2.2\nIOH=–12mA\n3V 2.4 2.4\nIOH=–24mA 3V 2.2 2.2\n1.65 Vto3.6V 0.2\nIOL=100µA\n2.7Vto3.6V 0.2\nIOL=4mA 1.65 V 0.45\nVOL V\nIOL=8mA 2.3V 0.7\nIOL=12mA 2.7V 0.4 0.4\nIOL=24mA 3V 0.55 0.55\nII VI=0to5.5V 3.6V ±5 ±5 µA\nIoff VIorVO=5.5V 0 ±10 µA\nIOZ VO=0to5.5V 3.6V ±15 ±10 µA\nVI=VCCorGND 10 10\nICC IO=0 3.6V µA\n3.6V≤VI≤5.5V(2)10 10\nOne input atVCC–0.6V,ΔICC 2.7Vto3.6V 500 500 µAOther inputs atVCCorGND\nCi VI=VCCorGND 3.3V 4 4 pF\nCo VO=VCCorGND 3.3V 5.5 5.5 pF\n(1) Alltypical values areatVCC=3.3V,TA=25°C.\n(2) This applies inthedisabled state only.\n7.6 Timing Requirements, SN54LVC573A\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)\nSN54LVC573A\nVCC=3.3VVCC=2.7V UNIT±0.3V\nMIN MAX MIN MAX\ntw Pulse duration, LEhigh 3.3 3.3 ns\ntsu Setup time, data before LE↓ 2 2 ns\nth Hold time, data after LE↓ 2.5 2.5 ns\n7.7 Timing Requirements, SN74LVC573A\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)\nSN74LVC573A\nVCC=1.8V VCC=2.5V VCC=3.3VVCC=2.7V UNIT±0.15 V ±0.2V ±0.3V\nMIN MAX MIN MAX MIN MAX MIN MAX\ntw Pulse duration, LEhigh 9 4 3.3 3.3 ns\ntsu Setup time, data before LE↓ 6 4 2 2 ns\nth Hold time, data after LE↓ 4 2 1.5 1.5 ns\n6 Submit Documentation Feedback Copyright ©1993 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN54LVC573A SN74LVC573A\nVcc - VoltsTDP\n00.5 11.5 22.5 3 3.5012345678\nD001TDP\nTemp - °CTPD\n-100 -50 0 50 100 1500123456\nD001TPD in ns\nSN54LVC573A ,SN74LVC573A\nwww.ti.com SCAS300S –JANUARY 1993 –REVISED MAY 2014\n7.8 Switching Characteristics, SN54LVC573A\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)\nSN54LVC573A\nFROM TO VCC=3.3VPARAMETER VCC=2.7V UNIT(INPUT) (OUTPUT) ±0.3V\nMIN MAX MIN MAX\nD 7.7 1 6.9\ntpd Q ns\nLE 8.4 1 7.7\nten OE Q 8.5 1 7.5 ns\ntdis OE Q 7 0.5 6.7 ns\n7.9 Switching Characteristics, SN74LVC573A\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)\nSN74LVC573A\nFROM TO VCC=1.8V VCC=2.5V VCC=3.3VPARAMETER VCC=2.7V UNIT(INPUT) (OUTPUT) ±0.15 V ±0.2V ±0.3V\nMIN MAX MIN MAX MIN MAX MIN MAX\nD 1 19.1 1 9.6 1 7.7 1.5 6.9\ntpd Q ns\nLE 1 22.8 1 10.5 1 8.4 2 7.7\nten OE Q 1 20 1 10.5 1 8.5 1.5 7.5 ns\ntdis OE Q 1 19.3 1 7.8 1 7 1.6 6.5 ns\ntsk(o) 1 ns\n7.10 Operating Characteristics\nTA=25°C\nVCC=1.8V VCC=2.5V VCC=3.3V TESTPARAMETER UNITCONDITIONS TYP TYP TYP\nOutputs61 56 37 Power dissipation enabled\nCpd capacitance f=10MHz pF\nOutputsperlatch 3 3 4disabled\n7.11 Typical Characteristics\nFigure 1.SN74LVC573A LEtoQTDP VccvsTPD at25°C Figure 2.SN74LVC573A LEtoQAcross Temp 3.3V Vcc\nCopyright ©1993 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN54LVC573A SN74LVC573A\nVMth tsuFrom Output\nUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS1VLOAD\nOpen\nGND\nRLRL\nData InputTiming InputVI\n0 V\nVI\n0 V 0 Vtw\nInput\nVOLTAGE WAVEFORMS\nSETUP AND HOLD TIMES\nVOLTAGE WAVEFORMS\nPROPAGA TION DELA Y TIMES\nINVERTING AND NONINVERTING OUTPUTSVOLTAGE WAVEFORMS\nPULSE DURA TION\ntPLH\ntPHLtPHL\ntPLHVOH\nVOHVOL\nVOLVI\n0 VInput\nOutput\nWaveform 1\nS1 at VLOAD\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)VOL\nVOHtPZL\ntPZHtPLZ\ntPHZVLOAD/20 V\nVOL + VD\nVOH – VD\n≈0 VVI\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMES\nLOW- AND HIGH-LEVEL ENABLINGOutput\nOutputtPLH/tPHL\ntPLZ/tPZL\ntPHZ/tPZHOpen\nVLOAD\nGNDTEST S1\nNOTES: A. C L includes probe and jig capacitance.\nB. Waveform 1 is for an output with internal conditions such that the output is low , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.\nC.All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z O = 50 W.\nD.The outputs are measured one at a time, with one transition per measurement.\nE. tPLZ and tPHZ are the same as t dis.\nF. tPZL and tPZH are the same as t en.\nG. tPLH and tPHL are the same as t pd.\nH.All parameters and waveforms are not applicable to all devices.Output\nControlVM VM\nVM VM\nVM VMVM\nVM VM\nVM\nVMVM\nVI\nVMVM1.8 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.15 V\n2.5 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.2 V\n2.7 V\n3.3 V ±/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr0.3 V1 kW\n500 W\n500 W\n500 WVCC RL\n2 × VCC\n2 × VCC\n6 V\n6 VVLOAD CL\n30 pF\n30 pF\n50 pF\n50 pF0.15 V\n0.15 V\n0.3 V\n0.3 VVD\nVCC\nVCC\n2.7 V\n2.7 VVI\nVCC/2\nVCC/2\n1.5 V\n1.5 VVMtr/tf\n≤2 ns\n≤2 ns\n≤2.5 ns\n≤2.5 nsINPUTS\nSN54LVC573A ,SN74LVC573A\nSCAS300S –JANUARY 1993 –REVISED MAY 2014 www.ti.com\n8Parameter Measurement Information\nFigure 3.Load Circuit andVoltage Waveforms\n8 Submit Documentation Feedback Copyright ©1993 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN54LVC573A SN74LVC573A\nOE\nTo Seven Other Channels1\n11\n219LE\n1DC1\n1D1Q\nPin numbers shown are for the DB, DGV , DW, FK, J, N, NS, PW , RGY, and W packages.\nSN54LVC573A ,SN74LVC573A\nwww.ti.com SCAS300S –JANUARY 1993 –REVISED MAY 2014\n9Detailed Description\n9.1 Overview\nThe SN54LVC573A octal transparent D-type latch isdesigned for2.7-V to3.6-V VCCoperation, and the\nSN74LVC573A octal transparent D-type latch isdesigned for1.65-V to3.6-V VCCoperation. These devices\nfeature 3-state outputs designed specifically fordriving highly capacitive orrelatively low-impedance loads. They\nareparticularly suitable forimplementing buffer registers, input/output (I/O) ports, bidirectional busdrivers, and\nworking registers. While thelatch-enable (LE) input ishigh, theQoutputs follow thedata (D)inputs. When LEis\ntaken low, theQoutputs arelatched atthelogic levels attheDinputs. Abuffered output-enable (OE) input can\nbeused toplace theeight outputs ineither anormal logic state (high orlowlogic levels) orthehigh-impedance\nstate. Inthehigh-impedance state, theoutputs neither load nordrive thebus lines significantly. The high-\nimpedance state and increased drive provide thecapability todrive bus lines without interface orpullup\ncomponents. OEdoes notaffect theinternal operations ofthelatches. Olddata canberetained ornew data can\nbeentered while theoutputs areinthehigh-impedance state. These devices arefully specified forpartial-power-\ndown applications using Ioff.The Ioffcircuitry disables theoutputs, preventing damaging current backflow through\nthedevice when itispowered down.\n9.2 Functional Block Diagram\n9.3 Feature Description\n•Wide operating voltage range\n–Operates from 1.65 Vto3.6V\n•Allows down voltage translation\n–Inputs accept voltages to5.5V\n•IoffFeature\n–Allows voltages ontheinputs andoutputs when VCCis0V\n9.4 Device Functional Modes\nFunction Table\n(Each Latch)\nINPUTS OUTPUT\nQ OE LE D\nL H H H\nL H L L\nL L X Q0\nH X X Z\nCopyright ©1993 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN54LVC573A SN74LVC573A\nuC or\nSystem LogicVcc\nGNDLE\n1D\n8D1Q\n8QRegulated 3.6 V\nuC\nSystem Logic\nLEDsOE\nSN54LVC573A ,SN74LVC573A\nSCAS300S –JANUARY 1993 –REVISED MAY 2014 www.ti.com\n10Applications andImplementation\n10.1 Application Information\nThe SN74LVC573A isahigh drive CMOS device that can beused foramultitude ofbus interface type\napplications where thedata needs toberetained orlatched .Itcanproduce 24mAofdrive current at3.3V\nmaking itIdeal fordriving multiple outputs andgood forhigh speed applications upto100MHz. The inputs are\n5.5Vtolerant allowing ittotranslate down toVCC.\n10.2 Typical Application\n10.2.1 Design Requirements\nThis device uses CMOS technology and has balanced output drive. Care should betaken toavoid bus\ncontention because itcandrive currents thatwould exceed maximum limits. The high drive willalso create fast\nedges intolight loads sorouting andload conditions should beconsidered toprevent ringing.\n10.2.2 Detailed Design Procedure\n1.Recommended Input conditions\n–Rise time andfalltime specifications. See (Δt/ΔV)inRecommended Operating Conditions table.\n–Specified high andlowlevels. See (VIHandVIL)inRecommended Operating Conditions table.\n–Inputs areovervoltage tolerant allowing them togoashigh as5.5V atanyvalid VCC.\n2.Recommend output conditions\n–Load currents should notexceed 25mAperoutput and50mAtotal forthepart.\n–Outputs should notbepulled above VCC.\n10 Submit Documentation Feedback Copyright ©1993 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN54LVC573A SN74LVC573A\nVCC\nUnused Input\nInputOutput OutputInput\nUnused Input\nFrequency - MHzICC - mA\n0 20 40 6000.511.522.53\nD001ICC 1.8V\nICC 2.5V\nICC 3.3V\nSN54LVC573A ,SN74LVC573A\nwww.ti.com SCAS300S –JANUARY 1993 –REVISED MAY 2014\nTypical Application (continued)\n10.2.3 Application Curves\nFigure 4.SN74LVC573A ICCvsFrequency\n11Power Supply Recommendations\nThe power supply can beany voltage between theMin and Max supply voltage rating located inthe\nRecommended Operating Conditions table.\nEach VCCpinshould have agood bypass capacitor toprevent power disturbance. Fordevices with asingle\nsupply, a0.1-μFcapacitor isrecommended. Ifthere aremultiple VCC pins, then a0.01-μFor0.022-μFcapacitor\nisrecommended foreach power pin.Itisoktoparallel multiple bypass capacitors toreject different frequencies\nofnoise. A0.1-μFand1-μFcapacitors arecommonly used inparallel. The bypass capacitor should beinstalled\nasclose tothepower pinaspossible forbest results.\n12Layout\n12.1 Layout Guidelines\nWhen using multiple bitlogic devices inputs should notever float. Inmany cases, functions orparts offunctions\nofdigital logic devices areunused, forexample, when only twoinputs ofatriple-input AND gate areused oronly\n3ofthe4buffer gates areused. Such input pins should notbeleftunconnected because theundefined voltages\nattheoutside connections result inundefined operational states. Specified below aretherules that must be\nobserved under allcircumstances. Allunused inputs ofdigital logic devices must beconnected toahigh orlow\nbias toprevent them from floating. The logic level thatshould beapplied toanyparticular unused input depends\nonthefunction ofthedevice. Generally they willbetiedtoGND orVCCwhichever make more sense orismore\nconvenient. Itisgenerally OKtofloat outputs unless thepart isatransceiver. Ifthetransceiver hasanoutput\nenable pinitwilldisable theoutputs section ofthepart when asserted. This willnotdisable theinput section of\ntheIOssothey also cannot float when disabled.\n12.2 Layout Example\nCopyright ©1993 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN54LVC573A SN74LVC573A\nSN54LVC573A ,SN74LVC573A\nSCAS300S –JANUARY 1993 –REVISED MAY 2014 www.ti.com\n13Device andDocumentation Support\n13.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 1.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nSN54LVC573A Click here Click here Click here Click here Click here\nSN74LVC573A Click here Click here Click here Click here Click here\n13.2 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n13.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n12 Submit Documentation Feedback Copyright ©1993 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN54LVC573A SN74LVC573A\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Aug-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n5962-9757501Q2A ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-\n9757501Q2A\nSNJ54LVC\n573AFKSamples\n5962-9757501QRA ACTIVE CDIP J201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9757501QR\nA\nSNJ54LVC573AJSamples\n5962-9757501QSA ACTIVE CFP W201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9757501QS\nA\nSNJ54LVC573AWSamples\nSN74LVC573ADBR ACTIVE SSOP DB202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LC573ASamples\nSN74LVC573ADBRG4 ACTIVE SSOP DB202000 TBD Call TI Call TI -40 to 125Samples\nSN74LVC573ADGVR ACTIVE TVSOP DGV 202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LC573ASamples\nSN74LVC573ADW ACTIVE SOIC DW2025RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVC573ASamples\nSN74LVC573ADWR ACTIVE SOIC DW202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVC573ASamples\nSN74LVC573ADWRG4 ACTIVE SOIC DW202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVC573ASamples\nSN74LVC573AN ACTIVE PDIP N2020 RoHS &\nNon-GreenNIPDAU N / A for Pkg Type -40 to 125 SN74LVC573ANSamples\nSN74LVC573ANSR ACTIVE SO NS202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVC573ASamples\nSN74LVC573ANSRE4 ACTIVE SO NS202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LVC573ASamples\nSN74LVC573APW ACTIVE TSSOP PW2070RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LC573ASamples\nSN74LVC573APWG4 ACTIVE TSSOP PW2070RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LC573ASamples\nSN74LVC573APWR ACTIVE TSSOP PW202000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 LC573ASamples\nSN74LVC573APWRE4 ACTIVE TSSOP PW202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LC573ASamples\nSN74LVC573APWRG4 ACTIVE TSSOP PW202000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LC573ASamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Aug-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN74LVC573APWT ACTIVE TSSOP PW20250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LC573ASamples\nSN74LVC573APWTG4 ACTIVE TSSOP PW20250 TBD Call TI Call TI -40 to 125Samples\nSN74LVC573ARGYR ACTIVE VQFN RGY 203000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 LC573ASamples\nSNJ54LVC573AFK ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-\n9757501Q2A\nSNJ54LVC\n573AFKSamples\nSNJ54LVC573AJ ACTIVE CDIP J201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9757501QR\nA\nSNJ54LVC573AJSamples\nSNJ54LVC573AW ACTIVE CFP W201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 5962-9757501QS\nA\nSNJ54LVC573AWSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Aug-2022\n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN54LVC573A, SN74LVC573A :\n•Catalog : SN74LVC573A\n•Automotive : SN74LVC573A-Q1 , SN74LVC573A-Q1\n•Enhanced Product : SN74LVC573A-EP , SN74LVC573A-EP\n•Military : SN54LVC573A\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\n•Military - QML certified for Military and Defense Applications\nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN74LVC573ADBR SSOP DB202000 330.0 16.4 8.27.52.512.016.0 Q1\nSN74LVC573ADGVR TVSOP DGV 202000 330.0 12.4 6.95.61.68.012.0 Q1\nSN74LVC573ADWR SOIC DW202000 330.0 24.410.913.32.712.024.0 Q1\nSN74LVC573ANSR SO NS202000 330.0 24.4 8.413.02.512.024.0 Q1\nSN74LVC573APWR TSSOP PW202000 330.0 16.46.957.11.68.016.0 Q1\nSN74LVC573APWR TSSOP PW202000 330.0 16.46.957.01.48.016.0 Q1\nSN74LVC573APWRG4 TSSOP PW202000 330.0 16.46.957.01.48.016.0 Q1\nSN74LVC573APWT TSSOP PW20250 330.0 16.46.957.11.68.016.0 Q1\nSN74LVC573ARGYR VQFN RGY 203000 330.0 12.4 3.84.81.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN74LVC573ADBR SSOP DB 202000 356.0 356.0 35.0\nSN74LVC573ADGVR TVSOP DGV 202000 356.0 356.0 35.0\nSN74LVC573ADWR SOIC DW 202000 367.0 367.0 45.0\nSN74LVC573ANSR SO NS 202000 367.0 367.0 45.0\nSN74LVC573APWR TSSOP PW 202000 364.0 364.0 27.0\nSN74LVC573APWR TSSOP PW 202000 356.0 356.0 35.0\nSN74LVC573APWRG4 TSSOP PW 202000 356.0 356.0 35.0\nSN74LVC573APWT TSSOP PW 20250 356.0 356.0 35.0\nSN74LVC573ARGYR VQFN RGY 203000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\n5962-9757501Q2A FK LCCC 20 1506.98 12.06 2030 NA\n5962-9757501QSA W CFP 20 1506.98 26.16 6220 NA\nSN74LVC573ADW DW SOIC 20 25 507 12.83 5080 6.6\nSN74LVC573AN N PDIP 20 20 506 13.97 11230 4.32\nSN74LVC573APW PW TSSOP 20 70 530 10.2 3600 3.5\nSN74LVC573APWG4 PW TSSOP 20 70 530 10.2 3600 3.5\nSNJ54LVC573AFK FK LCCC 20 1506.98 12.06 2030 NA\nSNJ54LVC573AW W CFP 20 1506.98 26.16 6220 NA\nPack Materials-Page 3\n\nwww.ti.comPACKAGE OUTLINE\nC\n18X 0.65\n2X\n5.85\n20X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 36.66.4\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/20171\n10\n1120\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n10 1120\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n10 1120\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n18X 0.65\n2X\n5.85\n20X 0.38\n0.228.27.4 TYP\nSEATINGPLANE\n0.05 MIN0.25\nGAGE PLANE\n0-82 MAXB5.65.0\nNOTE 4A\n7.56.9\nNOTE 3\n0.950.55(0.15) TYPSSOP - 2 mm max height DB0020A\nSMALL OUTLINE PACKAGE\n4214851/B   08/20191\n10\n1120\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-150. A  15DETAIL A\nTYPICALSCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MINALL AROUND20X (1.85)\n20X (0.45)\n18X (0.65)\n(7)(R0.05) TYPSSOP - 2 mm max height DB0020A\nSMALL OUTLINE PACKAGE\n4214851/B   08/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n10 1120\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (1.85)\n20X (0.45)\n18X (0.65)\n(7)(R0.05) TYPSSOP - 2 mm max height DB0020A\nSMALL OUTLINE PACKAGE\n4214851/B   08/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n10 1120\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n TYP10.63\n9.97\n2.65 MAX18X 1.27\n20X 0.510.312X\n11.43\n TYP0.330.10\n0- 80.30.10.25\nGAGE PLANE\n1.270.40A\nNOTE 313.012.6\nB7.67.4\n4220724/A   05/2016SOIC - 2.65 mm max height DW0020A\nSOIC\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.5. Reference JEDEC registration MS-013.\n 120\n0.25 CAB1110PIN 1 ID\nAREA\nNOTE 4SEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(9.3)\n0.07 MAX\nALL AROUND0.07 MINALL AROUND20X (2)\n20X (0.6)\n18X (1.27)\n(R )\nTYP0.05\n4220724/A   05/2016SOIC - 2.65 mm max height DW0020A\nSOIC\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:6X1\n10 1120\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(9.3)18X (1.27)20X (0.6)20X (2)\n4220724/A   05/2016SOIC - 2.65 mm max height DW0020A\nSOIC\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n10 1120\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:6X\n\nMECHANICAL DATA\nMPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265DGV (R-PDSO-G**)   PLASTIC SMALL-OUTLINE \n24 PINS SHOWN\n14\n3,70\n3,50 4,905,1020DIMPINS **\n4073251/E 08/001,20 MAXSeating Plane\n0,050,150,25\n0,500,750,23\n0,13\n11 224 13\n4,304,500,16 NOM\nGage Plane\nA\n7,90\n7,7038 24 16\n4,905,10 3,70\n3,50A  MAX\nA  MIN6,60\n6,20\n11,2011,4056\n9,609,80480,08M0,07 0,40\n0°– \x018°\nNOTES: A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.\nD. Falls within JEDEC: 24/48 Pins – MO-153\n14/16/20/56 Pins – MO-194\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGY 20\nPLASTIC QUAD FGLATPACK - NO LEAD 3.5 x 4.5, 0.5 mm pitch\n4225264/A\nwww.ti.comPACKAGE OUTLINE\nC\n20X 0.30\n0.182.05 0.1\n20X 0.50.31.00.8\n(0.2) TYP0.050.00\n14X 0.5\n2X\n3.52X 1.5\n3.05 0.1A3.653.35 B\n4.654.35VQFN - 1 mm max height RGY0020A\nPLASTIC QUAD FLATPACK - NO LEAD\n4225320/A   09/2019PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n191210 11\n2019\nPIN 1 ID\n0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n21 SYMM\nSYMM2\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND20X (0.6)\n20X (0.24)\n14X (0.5)(2.05)\n(3.05)(4.3)\n(0.75) TYP(1.275)\n(3.3)(0.775)\n(R0.05) TYP\n(0.2) TYP\nVIAVQFN - 1 mm max height RGY0020A\nPLASTIC QUAD FLATPACK - NO LEAD\n4225320/A   09/2019SYMM\n1\n9\n10 11122\n1920\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:18X21\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (0.6)\n20X (0.24)\n14X (0.5)\n(3.3)(4.3)4X (0.92)\n(0.77)\n(0.75)\nTYP(R0.05) TYP\n4X\n(1.33)\n(0.56)VQFN - 1 mm max height RGY0020A\nPLASTIC QUAD FLATPACK - NO LEAD\n4225320/A   09/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  211\n9\n10 11122\n1920SYMM\nTYPMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 21\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74LVC573APWR

#### Key Specifications:
- **Voltage Ratings:**
  - Operating Voltage (VCC): 1.65 V to 3.6 V
  - Input Voltage Tolerance: Up to 5.5 V
- **Current Ratings:**
  - Continuous Output Current: ±50 mA
  - Maximum Output Drive Current: 24 mA at VCC = 3.3 V
- **Power Consumption:**
  - Supply Current (ICC): 10 µA (typical) at VCC = 3.6 V
- **Operating Temperature Range:**
  - -40°C to 125°C
- **Package Type:**
  - TSSOP (Thin Shrink Small Outline Package), 20 pins
- **Special Features:**
  - 3-state outputs for driving capacitive loads
  - Ioff feature for partial power-down mode
  - ESD protection: 2000 V (Human Body Model)
  - Latch-up performance exceeds 250 mA per JESD 17
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The SN74LVC573APWR is an octal transparent D-type latch designed for low-voltage applications. It features eight latches with 3-state outputs, allowing for high-speed data storage and transfer. The device operates within a voltage range of 1.65 V to 3.6 V and is capable of accepting input voltages up to 5.5 V, making it suitable for mixed-voltage environments. The outputs can be placed in a high-impedance state, allowing for bus interfacing without loading the bus lines.

#### Typical Applications:
- **Data Storage and Transfer:** The SN74LVC573A is commonly used in applications requiring temporary data storage, such as buffer registers and working registers.
- **Bus Drivers:** It is ideal for implementing bidirectional bus drivers, facilitating communication between different components in a system.
- **Input/Output Ports:** The device can serve as an I/O port for microcontrollers and other digital systems, enabling data exchange between various peripherals.
- **Telecommunications:** Its high drive capability and low power consumption make it suitable for telecom infrastructure and networking equipment.
- **Consumer Electronics:** Applications in PCs, notebooks, and health and fitness devices benefit from its efficient operation and reliability.

This component is particularly advantageous in designs where space is limited, and high performance is required, making it a versatile choice for modern electronic applications.