$comment
	File created using the following command:
		vcd file VHDLDemo.msim.vcd -direction
$end
$date
	Fri Feb 21 23:43:07 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module gatedemo_vhd_vec_tst $end
$var wire 1 ! LEDR [0] $end
$var wire 1 " sw [1] $end
$var wire 1 # sw [0] $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_sw [1] $end
$var wire 1 . ww_sw [0] $end
$var wire 1 / ww_LEDR [0] $end
$var wire 1 0 \LEDR[0]~output_o\ $end
$var wire 1 1 \sw[1]~input_o\ $end
$var wire 1 2 \sw[0]~input_o\ $end
$var wire 1 3 \system_core|and_gate|outPort~combout\ $end
$var wire 1 4 \system_core|and_gate|ALT_INV_outPort~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1%
x&
1'
1(
1)
1*
1+
1,
x0
x1
x2
x3
x4
x!
x-
x.
x/
x"
x#
$end
#1000000
