// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_HH_
#define _matmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DiagMatMul.h"
#include "matmul_mux_165_32eOg.h"
#include "matmul_A_M_real_0.h"
#include "matmul_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct matmul : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<8> > in_stream_TKEEP;
    sc_in< sc_lv<8> > in_stream_TSTRB;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_out< sc_lv<64> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<8> > out_stream_TKEEP;
    sc_out< sc_lv<8> > out_stream_TSTRB;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<8> > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const2;


    // Module declarations
    matmul(sc_module_name name);
    SC_HAS_PROCESS(matmul);

    ~matmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_A_M_real_0* A_M_real_0_U;
    matmul_A_M_real_0* A_M_real_1_U;
    matmul_A_M_real_0* A_M_real_2_U;
    matmul_A_M_real_0* A_M_real_3_U;
    matmul_A_M_real_0* A_M_imag_0_U;
    matmul_A_M_real_0* A_M_imag_1_U;
    matmul_A_M_real_0* A_M_imag_2_U;
    matmul_A_M_real_0* A_M_imag_3_U;
    matmul_A_M_real_0* B_M_real_0_U;
    matmul_A_M_real_0* B_M_real_1_U;
    matmul_A_M_real_0* B_M_real_2_U;
    matmul_A_M_real_0* B_M_real_3_U;
    matmul_A_M_real_0* B_M_imag_0_U;
    matmul_A_M_real_0* B_M_imag_1_U;
    matmul_A_M_real_0* B_M_imag_2_U;
    matmul_A_M_real_0* B_M_imag_3_U;
    matmul_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* matmul_control_s_axi_U;
    DiagMatMul* grp_DiagMatMul_fu_506;
    matmul_mux_165_32eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* matmul_mux_165_32eOg_U78;
    matmul_mux_165_32eOg<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* matmul_mux_165_32eOg_U79;
    regslice_both<64>* regslice_both_in_stream_V_data_V_U;
    regslice_both<8>* regslice_both_in_stream_V_keep_V_U;
    regslice_both<8>* regslice_both_in_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_in_stream_V_last_V_U;
    regslice_both<64>* regslice_both_out_stream_V_data_V_U;
    regslice_both<8>* regslice_both_out_stream_V_keep_V_U;
    regslice_both<8>* regslice_both_out_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_out_stream_V_last_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > mulOut_M_real_0_0;
    sc_signal< sc_lv<32> > mulOut_M_real_0_1;
    sc_signal< sc_lv<32> > mulOut_M_real_0_2;
    sc_signal< sc_lv<32> > mulOut_M_real_0_3;
    sc_signal< sc_lv<32> > mulOut_M_real_1_0;
    sc_signal< sc_lv<32> > mulOut_M_real_1_1;
    sc_signal< sc_lv<32> > mulOut_M_real_1_2;
    sc_signal< sc_lv<32> > mulOut_M_real_1_3;
    sc_signal< sc_lv<32> > mulOut_M_real_2_0;
    sc_signal< sc_lv<32> > mulOut_M_real_2_1;
    sc_signal< sc_lv<32> > mulOut_M_real_2_2;
    sc_signal< sc_lv<32> > mulOut_M_real_2_3;
    sc_signal< sc_lv<32> > mulOut_M_real_3_0;
    sc_signal< sc_lv<32> > mulOut_M_real_3_1;
    sc_signal< sc_lv<32> > mulOut_M_real_3_2;
    sc_signal< sc_lv<32> > mulOut_M_real_3_3;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_0;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_1;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_2;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_3;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_0;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_1;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_2;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_3;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_0;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_1;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_2;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_3;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_0;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_1;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_2;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_3;
    sc_signal< sc_lv<6> > A_M_real_0_address0;
    sc_signal< sc_logic > A_M_real_0_ce0;
    sc_signal< sc_logic > A_M_real_0_we0;
    sc_signal< sc_lv<32> > A_M_real_0_q0;
    sc_signal< sc_logic > A_M_real_0_ce1;
    sc_signal< sc_lv<32> > A_M_real_0_q1;
    sc_signal< sc_lv<6> > A_M_real_1_address0;
    sc_signal< sc_logic > A_M_real_1_ce0;
    sc_signal< sc_logic > A_M_real_1_we0;
    sc_signal< sc_lv<32> > A_M_real_1_q0;
    sc_signal< sc_logic > A_M_real_1_ce1;
    sc_signal< sc_lv<32> > A_M_real_1_q1;
    sc_signal< sc_lv<6> > A_M_real_2_address0;
    sc_signal< sc_logic > A_M_real_2_ce0;
    sc_signal< sc_logic > A_M_real_2_we0;
    sc_signal< sc_lv<32> > A_M_real_2_q0;
    sc_signal< sc_logic > A_M_real_2_ce1;
    sc_signal< sc_lv<32> > A_M_real_2_q1;
    sc_signal< sc_lv<6> > A_M_real_3_address0;
    sc_signal< sc_logic > A_M_real_3_ce0;
    sc_signal< sc_logic > A_M_real_3_we0;
    sc_signal< sc_lv<32> > A_M_real_3_q0;
    sc_signal< sc_logic > A_M_real_3_ce1;
    sc_signal< sc_lv<32> > A_M_real_3_q1;
    sc_signal< sc_lv<6> > A_M_imag_0_address0;
    sc_signal< sc_logic > A_M_imag_0_ce0;
    sc_signal< sc_logic > A_M_imag_0_we0;
    sc_signal< sc_lv<32> > A_M_imag_0_q0;
    sc_signal< sc_logic > A_M_imag_0_ce1;
    sc_signal< sc_lv<32> > A_M_imag_0_q1;
    sc_signal< sc_lv<6> > A_M_imag_1_address0;
    sc_signal< sc_logic > A_M_imag_1_ce0;
    sc_signal< sc_logic > A_M_imag_1_we0;
    sc_signal< sc_lv<32> > A_M_imag_1_q0;
    sc_signal< sc_logic > A_M_imag_1_ce1;
    sc_signal< sc_lv<32> > A_M_imag_1_q1;
    sc_signal< sc_lv<6> > A_M_imag_2_address0;
    sc_signal< sc_logic > A_M_imag_2_ce0;
    sc_signal< sc_logic > A_M_imag_2_we0;
    sc_signal< sc_lv<32> > A_M_imag_2_q0;
    sc_signal< sc_logic > A_M_imag_2_ce1;
    sc_signal< sc_lv<32> > A_M_imag_2_q1;
    sc_signal< sc_lv<6> > A_M_imag_3_address0;
    sc_signal< sc_logic > A_M_imag_3_ce0;
    sc_signal< sc_logic > A_M_imag_3_we0;
    sc_signal< sc_lv<32> > A_M_imag_3_q0;
    sc_signal< sc_logic > A_M_imag_3_ce1;
    sc_signal< sc_lv<32> > A_M_imag_3_q1;
    sc_signal< sc_lv<6> > B_M_real_0_address0;
    sc_signal< sc_logic > B_M_real_0_ce0;
    sc_signal< sc_logic > B_M_real_0_we0;
    sc_signal< sc_lv<32> > B_M_real_0_q0;
    sc_signal< sc_logic > B_M_real_0_ce1;
    sc_signal< sc_lv<32> > B_M_real_0_q1;
    sc_signal< sc_lv<6> > B_M_real_1_address0;
    sc_signal< sc_logic > B_M_real_1_ce0;
    sc_signal< sc_logic > B_M_real_1_we0;
    sc_signal< sc_lv<32> > B_M_real_1_q0;
    sc_signal< sc_logic > B_M_real_1_ce1;
    sc_signal< sc_lv<32> > B_M_real_1_q1;
    sc_signal< sc_lv<6> > B_M_real_2_address0;
    sc_signal< sc_logic > B_M_real_2_ce0;
    sc_signal< sc_logic > B_M_real_2_we0;
    sc_signal< sc_lv<32> > B_M_real_2_q0;
    sc_signal< sc_logic > B_M_real_2_ce1;
    sc_signal< sc_lv<32> > B_M_real_2_q1;
    sc_signal< sc_lv<6> > B_M_real_3_address0;
    sc_signal< sc_logic > B_M_real_3_ce0;
    sc_signal< sc_logic > B_M_real_3_we0;
    sc_signal< sc_lv<32> > B_M_real_3_q0;
    sc_signal< sc_logic > B_M_real_3_ce1;
    sc_signal< sc_lv<32> > B_M_real_3_q1;
    sc_signal< sc_lv<6> > B_M_imag_0_address0;
    sc_signal< sc_logic > B_M_imag_0_ce0;
    sc_signal< sc_logic > B_M_imag_0_we0;
    sc_signal< sc_lv<32> > B_M_imag_0_q0;
    sc_signal< sc_logic > B_M_imag_0_ce1;
    sc_signal< sc_lv<32> > B_M_imag_0_q1;
    sc_signal< sc_lv<6> > B_M_imag_1_address0;
    sc_signal< sc_logic > B_M_imag_1_ce0;
    sc_signal< sc_logic > B_M_imag_1_we0;
    sc_signal< sc_lv<32> > B_M_imag_1_q0;
    sc_signal< sc_logic > B_M_imag_1_ce1;
    sc_signal< sc_lv<32> > B_M_imag_1_q1;
    sc_signal< sc_lv<6> > B_M_imag_2_address0;
    sc_signal< sc_logic > B_M_imag_2_ce0;
    sc_signal< sc_logic > B_M_imag_2_we0;
    sc_signal< sc_lv<32> > B_M_imag_2_q0;
    sc_signal< sc_logic > B_M_imag_2_ce1;
    sc_signal< sc_lv<32> > B_M_imag_2_q1;
    sc_signal< sc_lv<6> > B_M_imag_3_address0;
    sc_signal< sc_logic > B_M_imag_3_ce0;
    sc_signal< sc_logic > B_M_imag_3_we0;
    sc_signal< sc_lv<32> > B_M_imag_3_q0;
    sc_signal< sc_logic > B_M_imag_3_ce1;
    sc_signal< sc_lv<32> > B_M_imag_3_q1;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln35_fu_600_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln47_fu_864_p2;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln62_reg_1686;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln62_reg_1686_pp0_iter1_reg;
    sc_signal< sc_lv<5> > i_2_reg_495;
    sc_signal< sc_lv<5> > i_fu_594_p2;
    sc_signal< sc_lv<5> > i_reg_1325;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > j_fu_606_p2;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<5> > i_4_fu_672_p2;
    sc_signal< sc_lv<5> > i_4_reg_1344;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<2> > trunc_ln50_fu_678_p1;
    sc_signal< sc_lv<2> > trunc_ln50_reg_1349;
    sc_signal< sc_lv<1> > icmp_ln46_fu_666_p2;
    sc_signal< sc_lv<8> > zext_ln47_fu_700_p1;
    sc_signal< sc_lv<8> > zext_ln47_reg_1353;
    sc_signal< sc_lv<5> > j_2_fu_870_p2;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<32> > mulOut_M_real_0_0_r_reg_1526;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_ap_ready;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_ap_done;
    sc_signal< sc_lv<32> > mulOut_M_real_0_1_r_reg_1531;
    sc_signal< sc_lv<32> > mulOut_M_real_0_2_r_reg_1536;
    sc_signal< sc_lv<32> > mulOut_M_real_0_3_r_reg_1541;
    sc_signal< sc_lv<32> > mulOut_M_real_1_0_r_reg_1546;
    sc_signal< sc_lv<32> > mulOut_M_real_1_1_r_reg_1551;
    sc_signal< sc_lv<32> > mulOut_M_real_1_2_r_reg_1556;
    sc_signal< sc_lv<32> > mulOut_M_real_1_3_r_reg_1561;
    sc_signal< sc_lv<32> > mulOut_M_real_2_0_r_reg_1566;
    sc_signal< sc_lv<32> > mulOut_M_real_2_1_r_reg_1571;
    sc_signal< sc_lv<32> > mulOut_M_real_2_2_r_reg_1576;
    sc_signal< sc_lv<32> > mulOut_M_real_2_3_r_reg_1581;
    sc_signal< sc_lv<32> > mulOut_M_real_3_0_r_reg_1586;
    sc_signal< sc_lv<32> > mulOut_M_real_3_1_r_reg_1591;
    sc_signal< sc_lv<32> > mulOut_M_real_3_2_r_reg_1596;
    sc_signal< sc_lv<32> > mulOut_M_real_3_3_r_reg_1601;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_0_r_reg_1606;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_1_r_reg_1611;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_2_r_reg_1616;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_3_r_reg_1621;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_0_r_reg_1626;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_1_r_reg_1631;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_2_r_reg_1636;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_3_r_reg_1641;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_0_r_reg_1646;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_1_r_reg_1651;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_2_r_reg_1656;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_3_r_reg_1661;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_0_r_reg_1666;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_1_r_reg_1671;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_2_r_reg_1676;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_3_r_reg_1681;
    sc_signal< sc_lv<1> > icmp_ln62_fu_1237_p2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_3_fu_1243_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_5_fu_1257_p18;
    sc_signal< sc_lv<32> > tmp_5_reg_1695;
    sc_signal< sc_lv<32> > tmp_6_fu_1279_p18;
    sc_signal< sc_lv<32> > tmp_6_reg_1700;
    sc_signal< sc_lv<1> > valOut_last_V_fu_1301_p2;
    sc_signal< sc_lv<1> > valOut_last_V_reg_1705;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state7;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_ap_start;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_ap_idle;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_real_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_real_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_real_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_real_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_real1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_real1_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_real1_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_real1_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_real2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_real2_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_real2_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_real2_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_real3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_real3_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_real3_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_real3_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_imag_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_imag_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_imag_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_imag_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_imag4_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_imag4_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_imag4_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_imag4_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_imag5_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_imag5_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_imag5_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_imag5_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_imag6_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_imag6_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_A_M_imag6_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_A_M_imag6_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_real_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_real_0_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_real_0_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_real_0_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_real_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_real_1_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_real_1_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_real_1_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_real_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_real_2_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_real_2_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_real_2_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_real_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_real_3_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_real_3_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_real_3_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_imag_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_imag_0_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_imag_0_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_imag_0_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_imag_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_imag_1_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_imag_1_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_imag_1_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_imag_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_imag_2_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_imag_2_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_imag_2_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_imag_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_imag_3_ce0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_506_B_M_imag_3_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_B_M_imag_3_ce1;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_1;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_2;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_3;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_4;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_5;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_6;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_7;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_8;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_9;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_10;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_11;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_12;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_13;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_14;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_15;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_16;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_17;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_18;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_19;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_20;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_21;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_22;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_23;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_24;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_25;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_26;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_27;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_28;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_29;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_30;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_506_ap_return_31;
    sc_signal< sc_lv<5> > i_0_reg_450;
    sc_signal< sc_lv<5> > j_0_reg_462;
    sc_signal< sc_lv<1> > icmp_ln34_fu_588_p2;
    sc_signal< sc_lv<5> > i_1_reg_473;
    sc_signal< sc_lv<5> > j_1_reg_484;
    sc_signal< sc_logic > grp_DiagMatMul_fu_506_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln38_fu_634_p1;
    sc_signal< sc_lv<64> > zext_ln50_1_fu_885_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<3> > trunc_ln38_1_fu_612_p4;
    sc_signal< sc_lv<32> > bitcast_ln38_fu_646_p1;
    sc_signal< sc_lv<32> > bitcast_ln41_fu_658_p1;
    sc_signal< sc_lv<32> > bitcast_ln50_fu_897_p1;
    sc_signal< sc_lv<32> > bitcast_ln53_fu_909_p1;
    sc_signal< sc_lv<2> > trunc_ln38_fu_622_p1;
    sc_signal< sc_lv<7> > tmp_7_fu_626_p3;
    sc_signal< sc_lv<32> > grp_fu_578_p4;
    sc_signal< sc_lv<32> > trunc_ln681_fu_654_p1;
    sc_signal< sc_lv<3> > lshr_ln_fu_682_p4;
    sc_signal< sc_lv<7> > tmp_3_fu_692_p3;
    sc_signal< sc_lv<8> > zext_ln50_fu_876_p1;
    sc_signal< sc_lv<8> > add_ln50_fu_880_p2;
    sc_signal< sc_lv<32> > trunc_ln681_1_fu_905_p1;
    sc_signal< sc_lv<4> > trunc_ln64_fu_1249_p1;
    sc_signal< sc_lv<5> > zext_ln64_fu_1253_p1;
    sc_signal< sc_lv<32> > bitcast_ln64_fu_1307_p1;
    sc_signal< sc_lv<32> > bitcast_ln67_fu_1310_p1;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<64> > in_stream_TDATA_int;
    sc_signal< sc_logic > in_stream_TVALID_int;
    sc_signal< sc_logic > in_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_lv<8> > in_stream_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_lv<8> > in_stream_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_stream_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_ack_in;
    sc_signal< sc_lv<64> > out_stream_TDATA_int;
    sc_signal< sc_logic > out_stream_TVALID_int;
    sc_signal< sc_logic > out_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_F;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_A_M_imag_0_address0();
    void thread_A_M_imag_0_ce0();
    void thread_A_M_imag_0_ce1();
    void thread_A_M_imag_0_we0();
    void thread_A_M_imag_1_address0();
    void thread_A_M_imag_1_ce0();
    void thread_A_M_imag_1_ce1();
    void thread_A_M_imag_1_we0();
    void thread_A_M_imag_2_address0();
    void thread_A_M_imag_2_ce0();
    void thread_A_M_imag_2_ce1();
    void thread_A_M_imag_2_we0();
    void thread_A_M_imag_3_address0();
    void thread_A_M_imag_3_ce0();
    void thread_A_M_imag_3_ce1();
    void thread_A_M_imag_3_we0();
    void thread_A_M_real_0_address0();
    void thread_A_M_real_0_ce0();
    void thread_A_M_real_0_ce1();
    void thread_A_M_real_0_we0();
    void thread_A_M_real_1_address0();
    void thread_A_M_real_1_ce0();
    void thread_A_M_real_1_ce1();
    void thread_A_M_real_1_we0();
    void thread_A_M_real_2_address0();
    void thread_A_M_real_2_ce0();
    void thread_A_M_real_2_ce1();
    void thread_A_M_real_2_we0();
    void thread_A_M_real_3_address0();
    void thread_A_M_real_3_ce0();
    void thread_A_M_real_3_ce1();
    void thread_A_M_real_3_we0();
    void thread_B_M_imag_0_address0();
    void thread_B_M_imag_0_ce0();
    void thread_B_M_imag_0_ce1();
    void thread_B_M_imag_0_we0();
    void thread_B_M_imag_1_address0();
    void thread_B_M_imag_1_ce0();
    void thread_B_M_imag_1_ce1();
    void thread_B_M_imag_1_we0();
    void thread_B_M_imag_2_address0();
    void thread_B_M_imag_2_ce0();
    void thread_B_M_imag_2_ce1();
    void thread_B_M_imag_2_we0();
    void thread_B_M_imag_3_address0();
    void thread_B_M_imag_3_ce0();
    void thread_B_M_imag_3_ce1();
    void thread_B_M_imag_3_we0();
    void thread_B_M_real_0_address0();
    void thread_B_M_real_0_ce0();
    void thread_B_M_real_0_ce1();
    void thread_B_M_real_0_we0();
    void thread_B_M_real_1_address0();
    void thread_B_M_real_1_ce0();
    void thread_B_M_real_1_ce1();
    void thread_B_M_real_1_we0();
    void thread_B_M_real_2_address0();
    void thread_B_M_real_2_ce0();
    void thread_B_M_real_2_ce1();
    void thread_B_M_real_2_we0();
    void thread_B_M_real_3_address0();
    void thread_B_M_real_3_ce0();
    void thread_B_M_real_3_ce1();
    void thread_B_M_real_3_we0();
    void thread_add_ln50_fu_880_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state3();
    void thread_ap_block_state5();
    void thread_ap_block_state7_pp0_stage0_iter0();
    void thread_ap_block_state8_io();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_block_state9_io();
    void thread_ap_block_state9_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln38_fu_646_p1();
    void thread_bitcast_ln41_fu_658_p1();
    void thread_bitcast_ln50_fu_897_p1();
    void thread_bitcast_ln53_fu_909_p1();
    void thread_bitcast_ln64_fu_1307_p1();
    void thread_bitcast_ln67_fu_1310_p1();
    void thread_grp_DiagMatMul_fu_506_ap_start();
    void thread_grp_fu_578_p4();
    void thread_i_3_fu_1243_p2();
    void thread_i_4_fu_672_p2();
    void thread_i_fu_594_p2();
    void thread_icmp_ln34_fu_588_p2();
    void thread_icmp_ln35_fu_600_p2();
    void thread_icmp_ln46_fu_666_p2();
    void thread_icmp_ln47_fu_864_p2();
    void thread_icmp_ln62_fu_1237_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_TREADY_int();
    void thread_j_2_fu_870_p2();
    void thread_j_fu_606_p2();
    void thread_lshr_ln_fu_682_p4();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TDATA_int();
    void thread_out_stream_TVALID();
    void thread_out_stream_TVALID_int();
    void thread_tmp_3_fu_692_p3();
    void thread_tmp_7_fu_626_p3();
    void thread_trunc_ln38_1_fu_612_p4();
    void thread_trunc_ln38_fu_622_p1();
    void thread_trunc_ln50_fu_678_p1();
    void thread_trunc_ln64_fu_1249_p1();
    void thread_trunc_ln681_1_fu_905_p1();
    void thread_trunc_ln681_fu_654_p1();
    void thread_valOut_last_V_fu_1301_p2();
    void thread_zext_ln38_fu_634_p1();
    void thread_zext_ln47_fu_700_p1();
    void thread_zext_ln50_1_fu_885_p1();
    void thread_zext_ln50_fu_876_p1();
    void thread_zext_ln64_fu_1253_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
