
$$$ Enum

CTCControl   Idle  Running  Pausing  Paused  Aborting  Disable  Waiting  Wait-HandOff
CTCControlL  Idle  Running  Ending
CTCControlH  AllEnable  InEnable  OutEnable  InRunning  OutRunning  InRunning2  OutRunning2
CassPath     .   CM1  CM2  CM3  CM4
CTCComm      Unuse Local DisConn Conn Disable DisableHW EnablePM CTCEna CTCDisY CTCDisN CTCEnaPM CTCDisHWY CTCDisHWN
CassSrc      A B C D E F
CTCMtlSts    Unknown  Absent Present Process Failure
CTCAGVSts    Manual	Auto
CTCMDLSts    NotUse Enable Disable DisableHW EnablePM
CTCMAPSts    Mapping Skip MapAll MapEndChk MapAllChk MapEnd Skip(U.M) MECk(U.M) MEnd(U.M)
CTCHOFSts    NotUse Load Unload Load/Unload Unld(Chk) Ld/Unld(Chk)
CTCSchStOp   .  Concurrent Continue Sequential Sequential2
CTCCPJblOp   Carrier ProcessJOB
CTCSchSide   Chamber_All Chamber_A Chamber_B
CTCSwtSide   default BM1 BM2 BM3 BM4
CTCMainStatus Idle Loading Loaded LoadFail Mapping Mapped MapFail Start HandOffIn Begin MapIn Waiting Running MapOut HandOffOut Complete Cancel Aborted Unloading(C) Unloading Unloaded(C) Unloaded UnloadFail
CTCFMArm     AB A B B2
CTCCarrGroup 1234 1_234 2_134 3_124 4_123 12_34 13_24 14_23
CTCWfrSupMode F:F F:F.Rev F:L.Rev F:L L:F L:F.Rev L:L.Rev L:L

$$$ Digital

CTC.SCHEDULER_STATUS	-

CTC.PM1_CommStatus    CTCComm
CTC.PM2_CommStatus    CTCComm
CTC.PM3_CommStatus    CTCComm
CTC.PM4_CommStatus    CTCComm
CTC.PM5_CommStatus    CTCComm
CTC.PM6_CommStatus    CTCComm
CTC.PM7_CommStatus    CTCComm
CTC.PM8_CommStatus    CTCComm
CTC.PM9_CommStatus    CTCComm
CTC.PM10_CommStatus    CTCComm
CTC.PM11_CommStatus    CTCComm
CTC.PM12_CommStatus    CTCComm

CTC.STB_CONTROL      CTCControl
CTC.RUN_CONTROL      CTCControl
CTC.RUN_STATUS       CTCControl

CTC.MAIN_CONTROL      CTCControl
CTC.END_CONTROL       CTCControlL
CTC.MAIN_STATUS

CTC.IN_PATH	      CassPath		CM1
CTC.OUT_PATH	      CassPath		CM1
CTC.START_SLOT	      -	* *  - - - - -    1     26	1
CTC.END_SLOT	      -	* *  - - - - -    1     26	26

CTC.LOOP_COUNT        -		1
CTC.DONE_CARR_STATUS  -
CTC.DONE_WFR_STATUS   -
CTC.TARGET_WFR_COUNT  -

CTC.MAIN_CONTROL2      CTCControl
CTC.END_CONTROL2       CTCControlL
CTC.MAIN_STATUS2

CTC.IN_PATH2	      CassPath		CM2
CTC.OUT_PATH2	      CassPath		CM2
CTC.START_SLOT2	      -	* *  - - - - -    1     26	1
CTC.END_SLOT2	      -	* *  - - - - -    1     26	26

CTC.LOOP_COUNT2        -	1
CTC.DONE_CARR_STATUS2  -
CTC.DONE_WFR_STATUS2   -
CTC.TARGET_WFR_COUNT2  -

CTC.MAIN_CONTROL3      CTCControl
CTC.END_CONTROL3       CTCControlL
CTC.MAIN_STATUS3

CTC.IN_PATH3	      CassPath		CM3
CTC.OUT_PATH3	      CassPath		CM3
CTC.START_SLOT3	      -	* *  - - - - -    1     26	1
CTC.END_SLOT3	      -	* *  - - - - -    1     26	26

CTC.LOOP_COUNT3        -
CTC.DONE_CARR_STATUS3  -
CTC.DONE_WFR_STATUS3   -
CTC.TARGET_WFR_COUNT3  -

CTC.MAIN_CONTROL4      CTCControl
CTC.END_CONTROL4       CTCControlL
CTC.MAIN_STATUS4

CTC.IN_PATH4	      CassPath		CM4
CTC.OUT_PATH4	      CassPath		CM4
CTC.START_SLOT4	      -	* *  - - - - -    1     26	1
CTC.END_SLOT4	      -	* *  - - - - -    1     26	26

CTC.LOOP_COUNT4        -
CTC.DONE_CARR_STATUS4  -
CTC.DONE_WFR_STATUS4   -
CTC.TARGET_WFR_COUNT4  -

$$$ String

CTC.SCHEDULER_MESSAGE	""

CTC.JOB_NAME		""
CTC.JOB_NAME2		""
CTC.JOB_NAME3		""
CTC.JOB_NAME4		""

CTC.MID_NAME		""
CTC.MID_NAME2		""
CTC.MID_NAME3		""
CTC.MID_NAME4		""

CTC.JID_READ		""
CTC.JID_READ2		""
CTC.JID_READ3		""
CTC.JID_READ4		""

CTC.MID_READ		""
CTC.MID_READ2		""
CTC.MID_READ3		""
CTC.MID_READ4		""

CTC.NID_READ		""
CTC.NID_READ2		""
CTC.NID_READ3		""
CTC.NID_READ4		""

CTC.WID_READ		""
CTC.WID_READ2		""
CTC.WID_READ3		""
CTC.WID_READ4		""

CTC.WID_READB		""
CTC.WID_READB2		""
CTC.WID_READB3		""
CTC.WID_READB4		""

CTC.RECIPE_FILE		""
CTC.RECIPE_FILE2	""
CTC.RECIPE_FILE3	""
CTC.RECIPE_FILE4	""

CTC.LOG_DIRECTORY	""
CTC.LOG_DIRECTORY2	""
CTC.LOG_DIRECTORY3	""
CTC.LOG_DIRECTORY4	""

CTC.START_TIME		""
CTC.END_TIME		""
CTC.ELAPSED_TIME	""
CTC.FIRSTIN_TIME	""
CTC.LASTIN_TIME		""

CTC.START_TIME2		""
CTC.END_TIME2		""
CTC.ELAPSED_TIME2	""
CTC.FIRSTIN_TIME2	""
CTC.LASTIN_TIME2	""

CTC.START_TIME3		""
CTC.END_TIME3		""
CTC.ELAPSED_TIME3	""
CTC.FIRSTIN_TIME3	""
CTC.LASTIN_TIME3	""

CTC.START_TIME4		""
CTC.END_TIME4		""
CTC.ELAPSED_TIME4	""
CTC.FIRSTIN_TIME4	""
CTC.LASTIN_TIME4	""

CTC.CM1_MODULE_NAME
CTC.CM2_MODULE_NAME
CTC.CM3_MODULE_NAME
CTC.CM4_MODULE_NAME

CTC.PM1_MODULE_NAME
CTC.PM2_MODULE_NAME
CTC.PM3_MODULE_NAME
CTC.PM4_MODULE_NAME
CTC.PM5_MODULE_NAME
CTC.PM6_MODULE_NAME

CTC.BM1_MODULE_NAME
CTC.BM2_MODULE_NAME
CTC.BM3_MODULE_NAME
CTC.BM4_MODULE_NAME

$$$ Enum

TransPath     CM1  CM2  CM3  CM4  PM1  PM2  PM3  PM4  PM5  PM6  PM7  PM8  PM9  PM10  PM11  PM12  AL  IC  BM1  BM2  BM3  BM4  FAL
TransFinger   A   B   Auto  FA  FB  FALL

$$$ Digital

CTC.TR_CONTROL        CTCControl
CTC.TR_SRC_STATION    TransPath
CTC.TR_SRC_SLOT	      -	* *  - - - - -    0     26
CTC.TR_SRC_SLOT2      -	* *  - - - - -    0     26
CTC.TR_TRG_STATION    TransPath
CTC.TR_TRG_SLOT	      -	* *  - - - - -    0     26
CTC.TR_TRG_SLOT2      -	* *  - - - - -    0     26
CTC.TR_FINGER         TransFinger
CTC.TR_STATUS


CTC.CM1H_CONTROL      CTCControl
CTC.CM2H_CONTROL      CTCControl
CTC.CM3H_CONTROL      CTCControl
CTC.CM4H_CONTROL      CTCControl

CTC.CM1M_CONTROL      CTCControl
CTC.CM2M_CONTROL      CTCControl
CTC.CM3M_CONTROL      CTCControl
CTC.CM4M_CONTROL      CTCControl
CTC.TM_M_CONTROL      CTCControl
CTC.TM2M_CONTROL      CTCControl
CTC.PM1M_CONTROL      CTCControl
CTC.PM2M_CONTROL      CTCControl
CTC.PM3M_CONTROL      CTCControl
CTC.PM4M_CONTROL      CTCControl
CTC.PM5M_CONTROL      CTCControl
CTC.PM6M_CONTROL      CTCControl
CTC.PM7M_CONTROL      CTCControl
CTC.PM8M_CONTROL      CTCControl
CTC.PM9M_CONTROL      CTCControl
CTC.PM10M_CONTROL      CTCControl
CTC.PM11M_CONTROL      CTCControl
CTC.PM12M_CONTROL      CTCControl

CTC.CM1HL_CONTROL	CTCControlH
CTC.CM2HL_CONTROL	CTCControlH
CTC.CM3HL_CONTROL	CTCControlH
CTC.CM4HL_CONTROL	CTCControlH

$$$ String

CTC.PM1_RECIPE_FILE		""
CTC.PM2_RECIPE_FILE		""
CTC.PM3_RECIPE_FILE		""
CTC.PM4_RECIPE_FILE		""
CTC.PM5_RECIPE_FILE		""
CTC.PM6_RECIPE_FILE		""
CTC.PM7_RECIPE_FILE		""
CTC.PM8_RECIPE_FILE		""
CTC.PM9_RECIPE_FILE		""
CTC.PM10_RECIPE_FILE		""
CTC.PM11_RECIPE_FILE		""
CTC.PM12_RECIPE_FILE		""

$$$ Digital

CTC.TA_Wafer_Status
CTC.TB_Wafer_Status
CTC.TA_Wafer_Status2
CTC.TB_Wafer_Status2

CTC.PM1_Wafer_Status
CTC.PM2_Wafer_Status
CTC.PM3_Wafer_Status
CTC.PM4_Wafer_Status
CTC.PM5_Wafer_Status
CTC.PM6_Wafer_Status
CTC.PM7_Wafer_Status
CTC.PM8_Wafer_Status
CTC.PM9_Wafer_Status
CTC.PM10_Wafer_Status
CTC.PM11_Wafer_Status
CTC.PM12_Wafer_Status

CTC.AL_Wafer_Status
CTC.IC_Wafer_Status

CTC.PM1_Wafer_Status2
CTC.PM2_Wafer_Status2
CTC.PM3_Wafer_Status2
CTC.PM4_Wafer_Status2
CTC.PM5_Wafer_Status2
CTC.PM6_Wafer_Status2
CTC.PM7_Wafer_Status2
CTC.PM8_Wafer_Status2
CTC.PM9_Wafer_Status2
CTC.PM10_Wafer_Status2
CTC.PM11_Wafer_Status2
CTC.PM12_Wafer_Status2

CTC.PM1_Wafer_Status3
CTC.PM2_Wafer_Status3
CTC.PM3_Wafer_Status3
CTC.PM4_Wafer_Status3
CTC.PM5_Wafer_Status3
CTC.PM6_Wafer_Status3
CTC.PM7_Wafer_Status3
CTC.PM8_Wafer_Status3
CTC.PM9_Wafer_Status3
CTC.PM10_Wafer_Status3
CTC.PM11_Wafer_Status3
CTC.PM12_Wafer_Status3

CTC.PM1_Wafer_Status4
CTC.PM2_Wafer_Status4
CTC.PM3_Wafer_Status4
CTC.PM4_Wafer_Status4
CTC.PM5_Wafer_Status4
CTC.PM6_Wafer_Status4
CTC.PM7_Wafer_Status4
CTC.PM8_Wafer_Status4
CTC.PM9_Wafer_Status4
CTC.PM10_Wafer_Status4
CTC.PM11_Wafer_Status4
CTC.PM12_Wafer_Status4

CTC.PM1_Wafer_Status5
CTC.PM2_Wafer_Status5
CTC.PM3_Wafer_Status5
CTC.PM4_Wafer_Status5
CTC.PM5_Wafer_Status5
CTC.PM6_Wafer_Status5
CTC.PM7_Wafer_Status5
CTC.PM8_Wafer_Status5
CTC.PM9_Wafer_Status5
CTC.PM10_Wafer_Status5
CTC.PM11_Wafer_Status5
CTC.PM12_Wafer_Status5

CTC.TA_Wafer_Source	CassSrc
CTC.TB_Wafer_Source	CassSrc
CTC.TA_Wafer_Source2	CassSrc
CTC.TB_Wafer_Source2	CassSrc

CTC.PM1_Wafer_Source	CassSrc
CTC.PM2_Wafer_Source	CassSrc
CTC.PM3_Wafer_Source	CassSrc
CTC.PM4_Wafer_Source	CassSrc
CTC.PM5_Wafer_Source	CassSrc
CTC.PM6_Wafer_Source	CassSrc
CTC.PM7_Wafer_Source	CassSrc
CTC.PM8_Wafer_Source	CassSrc
CTC.PM9_Wafer_Source	CassSrc
CTC.PM10_Wafer_Source	CassSrc
CTC.PM11_Wafer_Source	CassSrc
CTC.PM12_Wafer_Source	CassSrc

CTC.AL_Wafer_Source	CassSrc
CTC.IC_Wafer_Source	CassSrc

CTC.TA_Finger_Use
CTC.TB_Finger_Use

$$$ Digital

CTC.PM1_Process_Timer
CTC.PM2_Process_Timer
CTC.PM3_Process_Timer
CTC.PM4_Process_Timer
CTC.PM5_Process_Timer
CTC.PM6_Process_Timer
CTC.PM7_Process_Timer
CTC.PM8_Process_Timer
CTC.PM9_Process_Timer
CTC.PM10_Process_Timer
CTC.PM11_Process_Timer
CTC.PM12_Process_Timer

$$$ Analog

CTC.Rb_Rotation      mm -         -  -  -  1     0 360  1  -   -  -  -  1    0 360 --- --- --- ---       0
CTC.Rb_Extension     mm -         -  -  -  1  -100 100  1  -   -  -  -  1 -100 100 --- --- --- ---       0
CTC.Rb_Extension2    mm -         -  -  -  1  -100 100  1  -   -  -  -  1 -100 100 --- --- --- ---       0
CTC.Rb_UpDown        mm -         -  -  -  1     0 100  1  -   -  -  -  1    0 100 --- --- --- ---       0
CTC.Rb_Movement      mm -         -  -  -  1     0 500  1  -   -  -  -  1    0 500 --- --- --- ---       0

#---------------------------------------------------------------------------------------
#------ Wafer History Log
#---------------------------------------------------------------------------------------

$$$ Digital

CTC.INFO_SAVE

CTC.CM1_PICK_COUNT
CTC.CM2_PICK_COUNT
CTC.CM3_PICK_COUNT
CTC.CM4_PICK_COUNT

CTC.PM1_PICK_COUNT
CTC.PM2_PICK_COUNT
CTC.PM3_PICK_COUNT
CTC.PM4_PICK_COUNT
CTC.PM5_PICK_COUNT
CTC.PM6_PICK_COUNT
CTC.PM7_PICK_COUNT
CTC.PM8_PICK_COUNT
CTC.PM9_PICK_COUNT
CTC.PM10_PICK_COUNT
CTC.PM11_PICK_COUNT
CTC.PM12_PICK_COUNT

CTC.CM1_PLACE_COUNT
CTC.CM2_PLACE_COUNT
CTC.CM3_PLACE_COUNT
CTC.CM4_PLACE_COUNT

CTC.PM1_PLACE_COUNT
CTC.PM2_PLACE_COUNT
CTC.PM3_PLACE_COUNT
CTC.PM4_PLACE_COUNT
CTC.PM5_PLACE_COUNT
CTC.PM6_PLACE_COUNT
CTC.PM7_PLACE_COUNT
CTC.PM8_PLACE_COUNT
CTC.PM9_PLACE_COUNT
CTC.PM10_PLACE_COUNT
CTC.PM11_PLACE_COUNT
CTC.PM12_PLACE_COUNT

CTC.PM1_PROCESS_COUNT
CTC.PM2_PROCESS_COUNT
CTC.PM3_PROCESS_COUNT
CTC.PM4_PROCESS_COUNT
CTC.PM5_PROCESS_COUNT
CTC.PM6_PROCESS_COUNT
CTC.PM7_PROCESS_COUNT
CTC.PM8_PROCESS_COUNT
CTC.PM9_PROCESS_COUNT
CTC.PM10_PROCESS_COUNT
CTC.PM11_PROCESS_COUNT
CTC.PM12_PROCESS_COUNT

CTC.PM1_FAIL_COUNT
CTC.PM2_FAIL_COUNT
CTC.PM3_FAIL_COUNT
CTC.PM4_FAIL_COUNT
CTC.PM5_FAIL_COUNT
CTC.PM6_FAIL_COUNT
CTC.PM7_FAIL_COUNT
CTC.PM8_FAIL_COUNT
CTC.PM9_FAIL_COUNT
CTC.PM10_FAIL_COUNT
CTC.PM11_FAIL_COUNT
CTC.PM12_FAIL_COUNT

CTC.CM1_CASS_COUNT
CTC.CM2_CASS_COUNT
CTC.CM3_CASS_COUNT
CTC.CM4_CASS_COUNT

#---------------------------------------------------------------------------------------
#------ FOUP Append
#---------------------------------------------------------------------------------------

CTC.FA_Finger_Use
CTC.FB_Finger_Use

CTC.FM_M_CONTROL      CTCControl
CTC.BM1M_CONTROL      CTCControl
CTC.BM2M_CONTROL      CTCControl
CTC.BM3M_CONTROL      CTCControl
CTC.BM4M_CONTROL      CTCControl

CTC.BM1_Wafer_Status
CTC.BM1_Wafer_Status2
CTC.BM1_Wafer_Status3
CTC.BM1_Wafer_Status4
CTC.BM1_Wafer_Status5
CTC.BM1_Wafer_Status6
CTC.BM1_Wafer_Status7
CTC.BM1_Wafer_Status8
CTC.BM1_Wafer_Status9
CTC.BM1_Wafer_Status10
CTC.BM1_Wafer_Status11
CTC.BM1_Wafer_Status12
CTC.BM1_Wafer_Status13
CTC.BM1_Wafer_Status14
CTC.BM1_Wafer_Status15
CTC.BM1_Wafer_Status16
CTC.BM1_Wafer_Status17
CTC.BM1_Wafer_Status18
CTC.BM1_Wafer_Status19
CTC.BM1_Wafer_Status20
CTC.BM1_Wafer_Status21
CTC.BM1_Wafer_Status22
CTC.BM1_Wafer_Status23
CTC.BM1_Wafer_Status24
CTC.BM1_Wafer_Status25
CTC.BM1_Wafer_Status26
CTC.BM1_Wafer_Status27
CTC.BM1_Wafer_Status28
CTC.BM1_Wafer_Status29
CTC.BM1_Wafer_Status30

CTC.BM2_Wafer_Status
CTC.BM2_Wafer_Status2
CTC.BM2_Wafer_Status3
CTC.BM2_Wafer_Status4
CTC.BM2_Wafer_Status5
CTC.BM2_Wafer_Status6
CTC.BM2_Wafer_Status7
CTC.BM2_Wafer_Status8
CTC.BM2_Wafer_Status9
CTC.BM2_Wafer_Status10
CTC.BM2_Wafer_Status11
CTC.BM2_Wafer_Status12
CTC.BM2_Wafer_Status13
CTC.BM2_Wafer_Status14
CTC.BM2_Wafer_Status15
CTC.BM2_Wafer_Status16
CTC.BM2_Wafer_Status17
CTC.BM2_Wafer_Status18
CTC.BM2_Wafer_Status19
CTC.BM2_Wafer_Status20
CTC.BM2_Wafer_Status21
CTC.BM2_Wafer_Status22
CTC.BM2_Wafer_Status23
CTC.BM2_Wafer_Status24
CTC.BM2_Wafer_Status25
CTC.BM2_Wafer_Status26
CTC.BM2_Wafer_Status27
CTC.BM2_Wafer_Status28
CTC.BM2_Wafer_Status29
CTC.BM2_Wafer_Status30

CTC.BM3_Wafer_Status
CTC.BM3_Wafer_Status2
CTC.BM3_Wafer_Status3
CTC.BM3_Wafer_Status4
CTC.BM3_Wafer_Status5
CTC.BM3_Wafer_Status6
CTC.BM3_Wafer_Status7
CTC.BM3_Wafer_Status8
CTC.BM3_Wafer_Status9
CTC.BM3_Wafer_Status10
CTC.BM3_Wafer_Status11
CTC.BM3_Wafer_Status12
CTC.BM3_Wafer_Status13
CTC.BM3_Wafer_Status14
CTC.BM3_Wafer_Status15
CTC.BM3_Wafer_Status16
CTC.BM3_Wafer_Status17
CTC.BM3_Wafer_Status18
CTC.BM3_Wafer_Status19
CTC.BM3_Wafer_Status20
CTC.BM3_Wafer_Status21
CTC.BM3_Wafer_Status22
CTC.BM3_Wafer_Status23
CTC.BM3_Wafer_Status24
CTC.BM3_Wafer_Status25
CTC.BM3_Wafer_Status26
CTC.BM3_Wafer_Status27
CTC.BM3_Wafer_Status28
CTC.BM3_Wafer_Status29
CTC.BM3_Wafer_Status30

CTC.BM4_Wafer_Status
CTC.BM4_Wafer_Status2
CTC.BM4_Wafer_Status3
CTC.BM4_Wafer_Status4
CTC.BM4_Wafer_Status5
CTC.BM4_Wafer_Status6
CTC.BM4_Wafer_Status7
CTC.BM4_Wafer_Status8
CTC.BM4_Wafer_Status9
CTC.BM4_Wafer_Status10
CTC.BM4_Wafer_Status11
CTC.BM4_Wafer_Status12
CTC.BM4_Wafer_Status13
CTC.BM4_Wafer_Status14
CTC.BM4_Wafer_Status15
CTC.BM4_Wafer_Status16
CTC.BM4_Wafer_Status17
CTC.BM4_Wafer_Status18
CTC.BM4_Wafer_Status19
CTC.BM4_Wafer_Status20
CTC.BM4_Wafer_Status21
CTC.BM4_Wafer_Status22
CTC.BM4_Wafer_Status23
CTC.BM4_Wafer_Status24
CTC.BM4_Wafer_Status25
CTC.BM4_Wafer_Status26
CTC.BM4_Wafer_Status27
CTC.BM4_Wafer_Status28
CTC.BM4_Wafer_Status29
CTC.BM4_Wafer_Status30

CTC.BM1_Wafer_Source	CassSrc
CTC.BM1_Wafer_Source2	CassSrc
CTC.BM1_Wafer_Source3	CassSrc
CTC.BM1_Wafer_Source4	CassSrc
CTC.BM1_Wafer_Source5	CassSrc
CTC.BM1_Wafer_Source6	CassSrc
CTC.BM1_Wafer_Source7	CassSrc
CTC.BM1_Wafer_Source8	CassSrc
CTC.BM1_Wafer_Source9	CassSrc
CTC.BM1_Wafer_Source10	CassSrc
CTC.BM1_Wafer_Source11	CassSrc
CTC.BM1_Wafer_Source12	CassSrc
CTC.BM1_Wafer_Source13	CassSrc
CTC.BM1_Wafer_Source14	CassSrc
CTC.BM1_Wafer_Source15	CassSrc
CTC.BM1_Wafer_Source16	CassSrc
CTC.BM1_Wafer_Source17	CassSrc
CTC.BM1_Wafer_Source18	CassSrc
CTC.BM1_Wafer_Source19	CassSrc
CTC.BM1_Wafer_Source20	CassSrc
CTC.BM1_Wafer_Source21	CassSrc
CTC.BM1_Wafer_Source22	CassSrc
CTC.BM1_Wafer_Source23	CassSrc
CTC.BM1_Wafer_Source24	CassSrc
CTC.BM1_Wafer_Source25	CassSrc
CTC.BM1_Wafer_Source26	CassSrc
CTC.BM1_Wafer_Source27	CassSrc
CTC.BM1_Wafer_Source28	CassSrc
CTC.BM1_Wafer_Source29	CassSrc
CTC.BM1_Wafer_Source30	CassSrc

CTC.BM2_Wafer_Source	CassSrc
CTC.BM2_Wafer_Source2	CassSrc
CTC.BM2_Wafer_Source3	CassSrc
CTC.BM2_Wafer_Source4	CassSrc
CTC.BM2_Wafer_Source5	CassSrc
CTC.BM2_Wafer_Source6	CassSrc
CTC.BM2_Wafer_Source7	CassSrc
CTC.BM2_Wafer_Source8	CassSrc
CTC.BM2_Wafer_Source9	CassSrc
CTC.BM2_Wafer_Source10	CassSrc
CTC.BM2_Wafer_Source11	CassSrc
CTC.BM2_Wafer_Source12	CassSrc
CTC.BM2_Wafer_Source13	CassSrc
CTC.BM2_Wafer_Source14	CassSrc
CTC.BM2_Wafer_Source15	CassSrc
CTC.BM2_Wafer_Source16	CassSrc
CTC.BM2_Wafer_Source17	CassSrc
CTC.BM2_Wafer_Source18	CassSrc
CTC.BM2_Wafer_Source19	CassSrc
CTC.BM2_Wafer_Source20	CassSrc
CTC.BM2_Wafer_Source21	CassSrc
CTC.BM2_Wafer_Source22	CassSrc
CTC.BM2_Wafer_Source23	CassSrc
CTC.BM2_Wafer_Source24	CassSrc
CTC.BM2_Wafer_Source25	CassSrc
CTC.BM2_Wafer_Source26	CassSrc
CTC.BM2_Wafer_Source27	CassSrc
CTC.BM2_Wafer_Source28	CassSrc
CTC.BM2_Wafer_Source29	CassSrc
CTC.BM2_Wafer_Source30	CassSrc

CTC.BM3_Wafer_Source	CassSrc
CTC.BM3_Wafer_Source2	CassSrc
CTC.BM3_Wafer_Source3	CassSrc
CTC.BM3_Wafer_Source4	CassSrc
CTC.BM3_Wafer_Source5	CassSrc
CTC.BM3_Wafer_Source6	CassSrc
CTC.BM3_Wafer_Source7	CassSrc
CTC.BM3_Wafer_Source8	CassSrc
CTC.BM3_Wafer_Source9	CassSrc
CTC.BM3_Wafer_Source10	CassSrc
CTC.BM3_Wafer_Source11	CassSrc
CTC.BM3_Wafer_Source12	CassSrc
CTC.BM3_Wafer_Source13	CassSrc
CTC.BM3_Wafer_Source14	CassSrc
CTC.BM3_Wafer_Source15	CassSrc
CTC.BM3_Wafer_Source16	CassSrc
CTC.BM3_Wafer_Source17	CassSrc
CTC.BM3_Wafer_Source18	CassSrc
CTC.BM3_Wafer_Source19	CassSrc
CTC.BM3_Wafer_Source20	CassSrc
CTC.BM3_Wafer_Source21	CassSrc
CTC.BM3_Wafer_Source22	CassSrc
CTC.BM3_Wafer_Source23	CassSrc
CTC.BM3_Wafer_Source24	CassSrc
CTC.BM3_Wafer_Source25	CassSrc
CTC.BM3_Wafer_Source26	CassSrc
CTC.BM3_Wafer_Source27	CassSrc
CTC.BM3_Wafer_Source28	CassSrc
CTC.BM3_Wafer_Source29	CassSrc
CTC.BM3_Wafer_Source30	CassSrc

CTC.BM4_Wafer_Source	CassSrc
CTC.BM4_Wafer_Source2	CassSrc
CTC.BM4_Wafer_Source3	CassSrc
CTC.BM4_Wafer_Source4	CassSrc
CTC.BM4_Wafer_Source5	CassSrc
CTC.BM4_Wafer_Source6	CassSrc
CTC.BM4_Wafer_Source7	CassSrc
CTC.BM4_Wafer_Source8	CassSrc
CTC.BM4_Wafer_Source9	CassSrc
CTC.BM4_Wafer_Source10	CassSrc
CTC.BM4_Wafer_Source11	CassSrc
CTC.BM4_Wafer_Source12	CassSrc
CTC.BM4_Wafer_Source13	CassSrc
CTC.BM4_Wafer_Source14	CassSrc
CTC.BM4_Wafer_Source15	CassSrc
CTC.BM4_Wafer_Source16	CassSrc
CTC.BM4_Wafer_Source17	CassSrc
CTC.BM4_Wafer_Source18	CassSrc
CTC.BM4_Wafer_Source19	CassSrc
CTC.BM4_Wafer_Source20	CassSrc
CTC.BM4_Wafer_Source21	CassSrc
CTC.BM4_Wafer_Source22	CassSrc
CTC.BM4_Wafer_Source23	CassSrc
CTC.BM4_Wafer_Source24	CassSrc
CTC.BM4_Wafer_Source25	CassSrc
CTC.BM4_Wafer_Source26	CassSrc
CTC.BM4_Wafer_Source27	CassSrc
CTC.BM4_Wafer_Source28	CassSrc
CTC.BM4_Wafer_Source29	CassSrc
CTC.BM4_Wafer_Source30	CassSrc

CTC.FA_Wafer_Status
CTC.FB_Wafer_Status

CTC.FA_Wafer_Source	CassSrc
CTC.FB_Wafer_Source	CassSrc

CTC.FM_AL_Wafer_Status
CTC.FM_AL_Wafer_Source	CassSrc

CTC.FM_IC_Wafer_Status
CTC.FM_IC_Wafer_Source	CassSrc

$$$ Analog

CTC.FM_Rb_Extension  -     - -  -  -  2  0 100   1  -   -  -  -  2  0 100 --- --- --- ---
CTC.FM_Rb_Extension2 -     - -  -  -  2  0 100   1  -   -  -  -  2  0 100 --- --- --- ---
CTC.FM_Rb_Rotation   -     - -  -  -  2  0 360   1  -   -  -  -  2  0 360 --- --- --- ---
CTC.FM_Rb_UpDown     -     - -  -  -  2  0 100   1  -   -  -  -  2  0 100 --- --- --- ---
CTC.FM_Rb_Movement   -     - -  -  -  2  0 500   1  -   -  -  -  2  0 500 --- --- --- ---


#---------------------------------------------------------------------------------------
#------ Robot Synch
#---------------------------------------------------------------------------------------
$$$ Enum
ctcRbtSynch     READY  ROT_START  EXT_START  UPDATE  RET_START  RESET_REV  RESET_ONLY  SUCCESS

$$$ Digital
TM.RB_SYNCH	ctcRbtSynch		READY
FM.RB_SYNCH	ctcRbtSynch		READY


#---------------------------------------------------------------------------------------
#------ Wafer Result Append
#---------------------------------------------------------------------------------------
$$$ Enum
ctcWfrReslt     PRESENT    SUCCESS   FAILURE   PROCESSING

$$$ Digital

CTC.TA_Wafer_Result	ctcWfrReslt
CTC.TB_Wafer_Result	ctcWfrReslt

CTC.PM1_Wafer_Result	ctcWfrReslt
CTC.PM2_Wafer_Result	ctcWfrReslt
CTC.PM3_Wafer_Result	ctcWfrReslt
CTC.PM4_Wafer_Result	ctcWfrReslt
CTC.PM5_Wafer_Result	ctcWfrReslt
CTC.PM6_Wafer_Result	ctcWfrReslt
CTC.PM7_Wafer_Result	ctcWfrReslt
CTC.PM8_Wafer_Result	ctcWfrReslt
CTC.PM9_Wafer_Result	ctcWfrReslt
CTC.PM10_Wafer_Result	ctcWfrReslt
CTC.PM11_Wafer_Result	ctcWfrReslt
CTC.PM12_Wafer_Result	ctcWfrReslt

CTC.AL_Wafer_Result	ctcWfrReslt
CTC.IC_Wafer_Result	ctcWfrReslt

CTC.BM1_Wafer_Result	ctcWfrReslt
CTC.BM1_Wafer_Result2	ctcWfrReslt
CTC.BM1_Wafer_Result3	ctcWfrReslt
CTC.BM1_Wafer_Result4	ctcWfrReslt
CTC.BM1_Wafer_Result5	ctcWfrReslt
CTC.BM1_Wafer_Result6	ctcWfrReslt
CTC.BM1_Wafer_Result7	ctcWfrReslt
CTC.BM1_Wafer_Result8	ctcWfrReslt
CTC.BM1_Wafer_Result9	ctcWfrReslt
CTC.BM1_Wafer_Result10	ctcWfrReslt
CTC.BM1_Wafer_Result11	ctcWfrReslt
CTC.BM1_Wafer_Result12	ctcWfrReslt
CTC.BM1_Wafer_Result13	ctcWfrReslt
CTC.BM1_Wafer_Result14	ctcWfrReslt
CTC.BM1_Wafer_Result15	ctcWfrReslt
CTC.BM1_Wafer_Result16	ctcWfrReslt
CTC.BM1_Wafer_Result17	ctcWfrReslt
CTC.BM1_Wafer_Result18	ctcWfrReslt
CTC.BM1_Wafer_Result19	ctcWfrReslt
CTC.BM1_Wafer_Result20	ctcWfrReslt
CTC.BM1_Wafer_Result21	ctcWfrReslt
CTC.BM1_Wafer_Result22	ctcWfrReslt
CTC.BM1_Wafer_Result23	ctcWfrReslt
CTC.BM1_Wafer_Result24	ctcWfrReslt
CTC.BM1_Wafer_Result25	ctcWfrReslt
CTC.BM1_Wafer_Result26	ctcWfrReslt
CTC.BM1_Wafer_Result27	ctcWfrReslt
CTC.BM1_Wafer_Result28	ctcWfrReslt
CTC.BM1_Wafer_Result29	ctcWfrReslt
CTC.BM1_Wafer_Result30	ctcWfrReslt

CTC.BM2_Wafer_Result	ctcWfrReslt
CTC.BM2_Wafer_Result2	ctcWfrReslt
CTC.BM2_Wafer_Result3	ctcWfrReslt
CTC.BM2_Wafer_Result4	ctcWfrReslt
CTC.BM2_Wafer_Result5	ctcWfrReslt
CTC.BM2_Wafer_Result6	ctcWfrReslt
CTC.BM2_Wafer_Result7	ctcWfrReslt
CTC.BM2_Wafer_Result8	ctcWfrReslt
CTC.BM2_Wafer_Result9	ctcWfrReslt
CTC.BM2_Wafer_Result10	ctcWfrReslt
CTC.BM2_Wafer_Result11	ctcWfrReslt
CTC.BM2_Wafer_Result12	ctcWfrReslt
CTC.BM2_Wafer_Result13	ctcWfrReslt
CTC.BM2_Wafer_Result14	ctcWfrReslt
CTC.BM2_Wafer_Result15	ctcWfrReslt
CTC.BM2_Wafer_Result16	ctcWfrReslt
CTC.BM2_Wafer_Result17	ctcWfrReslt
CTC.BM2_Wafer_Result18	ctcWfrReslt
CTC.BM2_Wafer_Result19	ctcWfrReslt
CTC.BM2_Wafer_Result20	ctcWfrReslt
CTC.BM2_Wafer_Result21	ctcWfrReslt
CTC.BM2_Wafer_Result22	ctcWfrReslt
CTC.BM2_Wafer_Result23	ctcWfrReslt
CTC.BM2_Wafer_Result24	ctcWfrReslt
CTC.BM2_Wafer_Result25	ctcWfrReslt
CTC.BM2_Wafer_Result26	ctcWfrReslt
CTC.BM2_Wafer_Result27	ctcWfrReslt
CTC.BM2_Wafer_Result28	ctcWfrReslt
CTC.BM2_Wafer_Result29	ctcWfrReslt
CTC.BM2_Wafer_Result30	ctcWfrReslt

CTC.BM3_Wafer_Result	ctcWfrReslt
CTC.BM3_Wafer_Result2	ctcWfrReslt
CTC.BM3_Wafer_Result3	ctcWfrReslt
CTC.BM3_Wafer_Result4	ctcWfrReslt
CTC.BM3_Wafer_Result5	ctcWfrReslt
CTC.BM3_Wafer_Result6	ctcWfrReslt
CTC.BM3_Wafer_Result7	ctcWfrReslt
CTC.BM3_Wafer_Result8	ctcWfrReslt
CTC.BM3_Wafer_Result9	ctcWfrReslt
CTC.BM3_Wafer_Result10	ctcWfrReslt
CTC.BM3_Wafer_Result11	ctcWfrReslt
CTC.BM3_Wafer_Result12	ctcWfrReslt
CTC.BM3_Wafer_Result13	ctcWfrReslt
CTC.BM3_Wafer_Result14	ctcWfrReslt
CTC.BM3_Wafer_Result15	ctcWfrReslt
CTC.BM3_Wafer_Result16	ctcWfrReslt
CTC.BM3_Wafer_Result17	ctcWfrReslt
CTC.BM3_Wafer_Result18	ctcWfrReslt
CTC.BM3_Wafer_Result19	ctcWfrReslt
CTC.BM3_Wafer_Result20	ctcWfrReslt
CTC.BM3_Wafer_Result21	ctcWfrReslt
CTC.BM3_Wafer_Result22	ctcWfrReslt
CTC.BM3_Wafer_Result23	ctcWfrReslt
CTC.BM3_Wafer_Result24	ctcWfrReslt
CTC.BM3_Wafer_Result25	ctcWfrReslt
CTC.BM3_Wafer_Result26	ctcWfrReslt
CTC.BM3_Wafer_Result27	ctcWfrReslt
CTC.BM3_Wafer_Result28	ctcWfrReslt
CTC.BM3_Wafer_Result29	ctcWfrReslt
CTC.BM3_Wafer_Result30	ctcWfrReslt

CTC.BM4_Wafer_Result	ctcWfrReslt
CTC.BM4_Wafer_Result2	ctcWfrReslt
CTC.BM4_Wafer_Result3	ctcWfrReslt
CTC.BM4_Wafer_Result4	ctcWfrReslt
CTC.BM4_Wafer_Result5	ctcWfrReslt
CTC.BM4_Wafer_Result6	ctcWfrReslt
CTC.BM4_Wafer_Result7	ctcWfrReslt
CTC.BM4_Wafer_Result8	ctcWfrReslt
CTC.BM4_Wafer_Result9	ctcWfrReslt
CTC.BM4_Wafer_Result10	ctcWfrReslt
CTC.BM4_Wafer_Result11	ctcWfrReslt
CTC.BM4_Wafer_Result12	ctcWfrReslt
CTC.BM4_Wafer_Result13	ctcWfrReslt
CTC.BM4_Wafer_Result14	ctcWfrReslt
CTC.BM4_Wafer_Result15	ctcWfrReslt
CTC.BM4_Wafer_Result16	ctcWfrReslt
CTC.BM4_Wafer_Result17	ctcWfrReslt
CTC.BM4_Wafer_Result18	ctcWfrReslt
CTC.BM4_Wafer_Result19	ctcWfrReslt
CTC.BM4_Wafer_Result20	ctcWfrReslt
CTC.BM4_Wafer_Result21	ctcWfrReslt
CTC.BM4_Wafer_Result22	ctcWfrReslt
CTC.BM4_Wafer_Result23	ctcWfrReslt
CTC.BM4_Wafer_Result24	ctcWfrReslt
CTC.BM4_Wafer_Result25	ctcWfrReslt
CTC.BM4_Wafer_Result26	ctcWfrReslt
CTC.BM4_Wafer_Result27	ctcWfrReslt
CTC.BM4_Wafer_Result28	ctcWfrReslt
CTC.BM4_Wafer_Result29	ctcWfrReslt
CTC.BM4_Wafer_Result30	ctcWfrReslt

CTC.FA_Wafer_Result	ctcWfrReslt
CTC.FB_Wafer_Result	ctcWfrReslt

CTC.FM_AL_Wafer_Result	ctcWfrReslt
CTC.FM_IC_Wafer_Result	ctcWfrReslt

#---------------------------------------------------------------------------------------
#------ Module Information Status
#---------------------------------------------------------------------------------------
CTC.FA_STATUS_AGV	CTCAGVSts

CTC.FA_STATUS_AGV_CM1	CTCAGVSts
CTC.FA_STATUS_AGV_CM2	CTCAGVSts
CTC.FA_STATUS_AGV_CM3	CTCAGVSts
CTC.FA_STATUS_AGV_CM4	CTCAGVSts

CTC.FA_STATUS_MDL_CM1	CTCMDLSts
CTC.FA_STATUS_MDL_CM2	CTCMDLSts
CTC.FA_STATUS_MDL_CM3	CTCMDLSts
CTC.FA_STATUS_MDL_CM4	CTCMDLSts

CTC.FA_STATUS_MDL_PM1	CTCMDLSts
CTC.FA_STATUS_MDL_PM2	CTCMDLSts
CTC.FA_STATUS_MDL_PM3	CTCMDLSts
CTC.FA_STATUS_MDL_PM4	CTCMDLSts
CTC.FA_STATUS_MDL_PM5	CTCMDLSts
CTC.FA_STATUS_MDL_PM6	CTCMDLSts
CTC.FA_STATUS_MDL_PM7	CTCMDLSts
CTC.FA_STATUS_MDL_PM8	CTCMDLSts
CTC.FA_STATUS_MDL_PM9	CTCMDLSts
CTC.FA_STATUS_MDL_PM10	CTCMDLSts
CTC.FA_STATUS_MDL_PM11	CTCMDLSts
CTC.FA_STATUS_MDL_PM12	CTCMDLSts

CTC.FA_STATUS_MDL_BM1	CTCMDLSts
CTC.FA_STATUS_MDL_BM2	CTCMDLSts
CTC.FA_STATUS_MDL_BM3	CTCMDLSts
CTC.FA_STATUS_MDL_BM4	CTCMDLSts

CTC.FA_STATUS_MDL_AL	CTCMDLSts
CTC.FA_STATUS_MDL_IC	CTCMDLSts
CTC.FA_STATUS_MDL_FAL	CTCMDLSts
CTC.FA_STATUS_MDL_FIC	CTCMDLSts

CTC.FA_STATUS_MAP_CM1	CTCMAPSts
CTC.FA_STATUS_MAP_CM2	CTCMAPSts
CTC.FA_STATUS_MAP_CM3	CTCMAPSts
CTC.FA_STATUS_MAP_CM4	CTCMAPSts

CTC.FA_STATUS_HOF_CM1	CTCHOFSts
CTC.FA_STATUS_HOF_CM2	CTCHOFSts
CTC.FA_STATUS_HOF_CM3	CTCHOFSts
CTC.FA_STATUS_HOF_CM4	CTCHOFSts

CTC.FA_RUNTIME_IN_PM1
CTC.FA_RUNTIME_IN_PM2
CTC.FA_RUNTIME_IN_PM3
CTC.FA_RUNTIME_IN_PM4
CTC.FA_RUNTIME_IN_PM5
CTC.FA_RUNTIME_IN_PM6
CTC.FA_RUNTIME_IN_PM7
CTC.FA_RUNTIME_IN_PM8
CTC.FA_RUNTIME_IN_PM9
CTC.FA_RUNTIME_IN_PM10
CTC.FA_RUNTIME_IN_PM11
CTC.FA_RUNTIME_IN_PM12
CTC.FA_RUNTIME_IN_BM1
CTC.FA_RUNTIME_IN_BM2
CTC.FA_RUNTIME_IN_BM3
CTC.FA_RUNTIME_IN_BM4

CTC.FA_RUNTIME_OUT_PM1
CTC.FA_RUNTIME_OUT_PM2
CTC.FA_RUNTIME_OUT_PM3
CTC.FA_RUNTIME_OUT_PM4
CTC.FA_RUNTIME_OUT_PM5
CTC.FA_RUNTIME_OUT_PM6
CTC.FA_RUNTIME_OUT_PM7
CTC.FA_RUNTIME_OUT_PM8
CTC.FA_RUNTIME_OUT_PM9
CTC.FA_RUNTIME_OUT_PM10
CTC.FA_RUNTIME_OUT_PM11
CTC.FA_RUNTIME_OUT_PM12
CTC.FA_RUNTIME_OUT_BM1
CTC.FA_RUNTIME_OUT_BM2
CTC.FA_RUNTIME_OUT_BM3
CTC.FA_RUNTIME_OUT_BM4

CTC.FA_SCH_START_OPTION	CTCSchStOp
CTC.FA_CPJOB_LOGBASED	CTCCPJblOp

CTC.FA_STATUS_SIDE_PM1	CTCSchSide
CTC.FA_STATUS_SIDE_PM2	CTCSchSide
CTC.FA_STATUS_SIDE_PM3	CTCSchSide
CTC.FA_STATUS_SIDE_PM4	CTCSchSide
CTC.FA_STATUS_SIDE_PM5	CTCSchSide
CTC.FA_STATUS_SIDE_PM6	CTCSchSide
CTC.FA_STATUS_SIDE_PM7	CTCSchSide
CTC.FA_STATUS_SIDE_PM8	CTCSchSide
CTC.FA_STATUS_SIDE_PM9	CTCSchSide
CTC.FA_STATUS_SIDE_PM10	CTCSchSide
CTC.FA_STATUS_SIDE_PM11	CTCSchSide
CTC.FA_STATUS_SIDE_PM12	CTCSchSide

CTC.FA_SWITCH_SIDE_CM1	CTCSwtSide
CTC.FA_SWITCH_SIDE_CM2	CTCSwtSide
CTC.FA_SWITCH_SIDE_CM3	CTCSwtSide
CTC.FA_SWITCH_SIDE_CM4	CTCSwtSide

CTC.FA_MODULE_SIZE_PM1
CTC.FA_MODULE_SIZE_PM2
CTC.FA_MODULE_SIZE_PM3
CTC.FA_MODULE_SIZE_PM4
CTC.FA_MODULE_SIZE_PM5
CTC.FA_MODULE_SIZE_PM6
CTC.FA_MODULE_SIZE_PM7
CTC.FA_MODULE_SIZE_PM8
CTC.FA_MODULE_SIZE_PM9
CTC.FA_MODULE_SIZE_PM10
CTC.FA_MODULE_SIZE_PM11
CTC.FA_MODULE_SIZE_PM12
CTC.FA_MODULE_SIZE_BM1
CTC.FA_MODULE_SIZE_BM2
CTC.FA_MODULE_SIZE_BM3
CTC.FA_MODULE_SIZE_BM4

CTC.FM_ARM_USING_STYLE		CTCFMArm

CTC.FA_CARRIER_GROUP		CTCCarrGroup

CTC.FA_WAFER_SUPPLY_MODE	CTCWfrSupMode

#--------------------------------------------------------------
#- FA SERVER & SIMULATOR INTERFACE Example
#--------------------------------------------------------------
$$$ String
e:SCHEDULER		- - 1 system -
#e:FA_SIMULATOR		- - 1 system -

$$$ Digital
v:SCHEDULER	S_FunctnSts  SYSTEM     -  -  -  -  1
#e:SCHEDULER	S_FunctnSts  SYSTEM     -  -  -  -  1


$$$ Digital
CTC.CARR_MON_DELAY_TIME		-	10000
