<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86IntrinsicsInfo.h source code [llvm/llvm/lib/Target/X86/X86IntrinsicsInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::IntrinsicData,llvm::IntrinsicType "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86IntrinsicsInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86IntrinsicsInfo.h.html'>X86IntrinsicsInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86IntrinsicsInfo.h - X86 Intrinsics ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the details for lowering X86 intrinsics</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_X86INTRINSICSINFO_H">LLVM_LIB_TARGET_X86_X86INTRINSICSINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_X86INTRINSICSINFO_H" data-ref="_M/LLVM_LIB_TARGET_X86_X86INTRINSICSINFO_H">LLVM_LIB_TARGET_X86_X86INTRINSICSINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86ISelLowering.h.html">"X86ISelLowering.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>enum</b> <dfn class="type def" id="llvm::IntrinsicType" title='llvm::IntrinsicType' data-ref="llvm::IntrinsicType">IntrinsicType</dfn> : uint16_t {</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::IntrinsicType::CVTNEPS2BF16_MASK" title='llvm::IntrinsicType::CVTNEPS2BF16_MASK' data-ref="llvm::IntrinsicType::CVTNEPS2BF16_MASK">CVTNEPS2BF16_MASK</dfn>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::IntrinsicType::GATHER" title='llvm::IntrinsicType::GATHER' data-ref="llvm::IntrinsicType::GATHER">GATHER</dfn>, <dfn class="enum" id="llvm::IntrinsicType::SCATTER" title='llvm::IntrinsicType::SCATTER' data-ref="llvm::IntrinsicType::SCATTER">SCATTER</dfn>, <dfn class="enum" id="llvm::IntrinsicType::PREFETCH" title='llvm::IntrinsicType::PREFETCH' data-ref="llvm::IntrinsicType::PREFETCH">PREFETCH</dfn>, <dfn class="enum" id="llvm::IntrinsicType::RDSEED" title='llvm::IntrinsicType::RDSEED' data-ref="llvm::IntrinsicType::RDSEED">RDSEED</dfn>, <dfn class="enum" id="llvm::IntrinsicType::RDRAND" title='llvm::IntrinsicType::RDRAND' data-ref="llvm::IntrinsicType::RDRAND">RDRAND</dfn>, <dfn class="enum" id="llvm::IntrinsicType::RDPMC" title='llvm::IntrinsicType::RDPMC' data-ref="llvm::IntrinsicType::RDPMC">RDPMC</dfn>, <dfn class="enum" id="llvm::IntrinsicType::RDTSC" title='llvm::IntrinsicType::RDTSC' data-ref="llvm::IntrinsicType::RDTSC">RDTSC</dfn>, <dfn class="enum" id="llvm::IntrinsicType::XTEST" title='llvm::IntrinsicType::XTEST' data-ref="llvm::IntrinsicType::XTEST">XTEST</dfn>, <dfn class="enum" id="llvm::IntrinsicType::XGETBV" title='llvm::IntrinsicType::XGETBV' data-ref="llvm::IntrinsicType::XGETBV">XGETBV</dfn>, <dfn class="enum" id="llvm::IntrinsicType::ADX" title='llvm::IntrinsicType::ADX' data-ref="llvm::IntrinsicType::ADX">ADX</dfn>, <dfn class="enum" id="llvm::IntrinsicType::FPCLASSS" title='llvm::IntrinsicType::FPCLASSS' data-ref="llvm::IntrinsicType::FPCLASSS">FPCLASSS</dfn>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_1OP" title='llvm::IntrinsicType::INTR_TYPE_1OP' data-ref="llvm::IntrinsicType::INTR_TYPE_1OP">INTR_TYPE_1OP</dfn>, <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_2OP" title='llvm::IntrinsicType::INTR_TYPE_2OP' data-ref="llvm::IntrinsicType::INTR_TYPE_2OP">INTR_TYPE_2OP</dfn>, <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_3OP" title='llvm::IntrinsicType::INTR_TYPE_3OP' data-ref="llvm::IntrinsicType::INTR_TYPE_3OP">INTR_TYPE_3OP</dfn>, <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_4OP" title='llvm::IntrinsicType::INTR_TYPE_4OP' data-ref="llvm::IntrinsicType::INTR_TYPE_4OP">INTR_TYPE_4OP</dfn>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_3OP_IMM8" title='llvm::IntrinsicType::INTR_TYPE_3OP_IMM8' data-ref="llvm::IntrinsicType::INTR_TYPE_3OP_IMM8">INTR_TYPE_3OP_IMM8</dfn>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::IntrinsicType::CMP_MASK_CC" title='llvm::IntrinsicType::CMP_MASK_CC' data-ref="llvm::IntrinsicType::CMP_MASK_CC">CMP_MASK_CC</dfn>,<dfn class="enum" id="llvm::IntrinsicType::CMP_MASK_SCALAR_CC" title='llvm::IntrinsicType::CMP_MASK_SCALAR_CC' data-ref="llvm::IntrinsicType::CMP_MASK_SCALAR_CC">CMP_MASK_SCALAR_CC</dfn>, <dfn class="enum" id="llvm::IntrinsicType::VSHIFT" title='llvm::IntrinsicType::VSHIFT' data-ref="llvm::IntrinsicType::VSHIFT">VSHIFT</dfn>, <dfn class="enum" id="llvm::IntrinsicType::COMI" title='llvm::IntrinsicType::COMI' data-ref="llvm::IntrinsicType::COMI">COMI</dfn>, <dfn class="enum" id="llvm::IntrinsicType::COMI_RM" title='llvm::IntrinsicType::COMI_RM' data-ref="llvm::IntrinsicType::COMI_RM">COMI_RM</dfn>, <dfn class="enum" id="llvm::IntrinsicType::BLENDV" title='llvm::IntrinsicType::BLENDV' data-ref="llvm::IntrinsicType::BLENDV">BLENDV</dfn>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::IntrinsicType::CVTPD2PS_MASK" title='llvm::IntrinsicType::CVTPD2PS_MASK' data-ref="llvm::IntrinsicType::CVTPD2PS_MASK">CVTPD2PS_MASK</dfn>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_1OP_SAE" title='llvm::IntrinsicType::INTR_TYPE_1OP_SAE' data-ref="llvm::IntrinsicType::INTR_TYPE_1OP_SAE">INTR_TYPE_1OP_SAE</dfn>, <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_2OP_SAE" title='llvm::IntrinsicType::INTR_TYPE_2OP_SAE' data-ref="llvm::IntrinsicType::INTR_TYPE_2OP_SAE">INTR_TYPE_2OP_SAE</dfn>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_1OP_MASK_SAE" title='llvm::IntrinsicType::INTR_TYPE_1OP_MASK_SAE' data-ref="llvm::IntrinsicType::INTR_TYPE_1OP_MASK_SAE">INTR_TYPE_1OP_MASK_SAE</dfn>, <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_2OP_MASK_SAE" title='llvm::IntrinsicType::INTR_TYPE_2OP_MASK_SAE' data-ref="llvm::IntrinsicType::INTR_TYPE_2OP_MASK_SAE">INTR_TYPE_2OP_MASK_SAE</dfn>, <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_3OP_MASK_SAE" title='llvm::IntrinsicType::INTR_TYPE_3OP_MASK_SAE' data-ref="llvm::IntrinsicType::INTR_TYPE_3OP_MASK_SAE">INTR_TYPE_3OP_MASK_SAE</dfn>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_1OP_MASK" title='llvm::IntrinsicType::INTR_TYPE_1OP_MASK' data-ref="llvm::IntrinsicType::INTR_TYPE_1OP_MASK">INTR_TYPE_1OP_MASK</dfn>, <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_2OP_MASK" title='llvm::IntrinsicType::INTR_TYPE_2OP_MASK' data-ref="llvm::IntrinsicType::INTR_TYPE_2OP_MASK">INTR_TYPE_2OP_MASK</dfn>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::IntrinsicType::IFMA_OP" title='llvm::IntrinsicType::IFMA_OP' data-ref="llvm::IntrinsicType::IFMA_OP">IFMA_OP</dfn>, <dfn class="enum" id="llvm::IntrinsicType::VPERM_2OP" title='llvm::IntrinsicType::VPERM_2OP' data-ref="llvm::IntrinsicType::VPERM_2OP">VPERM_2OP</dfn>, <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_SCALAR_MASK" title='llvm::IntrinsicType::INTR_TYPE_SCALAR_MASK' data-ref="llvm::IntrinsicType::INTR_TYPE_SCALAR_MASK">INTR_TYPE_SCALAR_MASK</dfn>, <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_SCALAR_MASK_SAE" title='llvm::IntrinsicType::INTR_TYPE_SCALAR_MASK_SAE' data-ref="llvm::IntrinsicType::INTR_TYPE_SCALAR_MASK_SAE">INTR_TYPE_SCALAR_MASK_SAE</dfn>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_SCALAR_MASK_RND" title='llvm::IntrinsicType::INTR_TYPE_SCALAR_MASK_RND' data-ref="llvm::IntrinsicType::INTR_TYPE_SCALAR_MASK_RND">INTR_TYPE_SCALAR_MASK_RND</dfn>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::IntrinsicType::INTR_TYPE_3OP_SCALAR_MASK_SAE" title='llvm::IntrinsicType::INTR_TYPE_3OP_SCALAR_MASK_SAE' data-ref="llvm::IntrinsicType::INTR_TYPE_3OP_SCALAR_MASK_SAE">INTR_TYPE_3OP_SCALAR_MASK_SAE</dfn>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::IntrinsicType::COMPRESS_EXPAND_IN_REG" title='llvm::IntrinsicType::COMPRESS_EXPAND_IN_REG' data-ref="llvm::IntrinsicType::COMPRESS_EXPAND_IN_REG">COMPRESS_EXPAND_IN_REG</dfn>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::IntrinsicType::TRUNCATE_TO_REG" title='llvm::IntrinsicType::TRUNCATE_TO_REG' data-ref="llvm::IntrinsicType::TRUNCATE_TO_REG">TRUNCATE_TO_REG</dfn>, <dfn class="enum" id="llvm::IntrinsicType::CVTPS2PH_MASK" title='llvm::IntrinsicType::CVTPS2PH_MASK' data-ref="llvm::IntrinsicType::CVTPS2PH_MASK">CVTPS2PH_MASK</dfn>, <dfn class="enum" id="llvm::IntrinsicType::CVTPD2DQ_MASK" title='llvm::IntrinsicType::CVTPD2DQ_MASK' data-ref="llvm::IntrinsicType::CVTPD2DQ_MASK">CVTPD2DQ_MASK</dfn>, <dfn class="enum" id="llvm::IntrinsicType::CVTQQ2PS_MASK" title='llvm::IntrinsicType::CVTQQ2PS_MASK' data-ref="llvm::IntrinsicType::CVTQQ2PS_MASK">CVTQQ2PS_MASK</dfn>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::IntrinsicType::TRUNCATE_TO_MEM_VI8" title='llvm::IntrinsicType::TRUNCATE_TO_MEM_VI8' data-ref="llvm::IntrinsicType::TRUNCATE_TO_MEM_VI8">TRUNCATE_TO_MEM_VI8</dfn>, <dfn class="enum" id="llvm::IntrinsicType::TRUNCATE_TO_MEM_VI16" title='llvm::IntrinsicType::TRUNCATE_TO_MEM_VI16' data-ref="llvm::IntrinsicType::TRUNCATE_TO_MEM_VI16">TRUNCATE_TO_MEM_VI16</dfn>, <dfn class="enum" id="llvm::IntrinsicType::TRUNCATE_TO_MEM_VI32" title='llvm::IntrinsicType::TRUNCATE_TO_MEM_VI32' data-ref="llvm::IntrinsicType::TRUNCATE_TO_MEM_VI32">TRUNCATE_TO_MEM_VI32</dfn>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::IntrinsicType::FIXUPIMM" title='llvm::IntrinsicType::FIXUPIMM' data-ref="llvm::IntrinsicType::FIXUPIMM">FIXUPIMM</dfn>, <dfn class="enum" id="llvm::IntrinsicType::FIXUPIMM_MASKZ" title='llvm::IntrinsicType::FIXUPIMM_MASKZ' data-ref="llvm::IntrinsicType::FIXUPIMM_MASKZ">FIXUPIMM_MASKZ</dfn>, <dfn class="enum" id="llvm::IntrinsicType::GATHER_AVX2" title='llvm::IntrinsicType::GATHER_AVX2' data-ref="llvm::IntrinsicType::GATHER_AVX2">GATHER_AVX2</dfn>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::IntrinsicType::ROUNDP" title='llvm::IntrinsicType::ROUNDP' data-ref="llvm::IntrinsicType::ROUNDP">ROUNDP</dfn>, <dfn class="enum" id="llvm::IntrinsicType::ROUNDS" title='llvm::IntrinsicType::ROUNDS' data-ref="llvm::IntrinsicType::ROUNDS">ROUNDS</dfn></td></tr>
<tr><th id="39">39</th><td>};</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>struct</b> <dfn class="type def" id="llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</dfn> {</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>      <dfn class="decl" id="llvm::IntrinsicData::Id" title='llvm::IntrinsicData::Id' data-ref="llvm::IntrinsicData::Id">Id</dfn>;</td></tr>
<tr><th id="44">44</th><td>  <a class="type" href="#llvm::IntrinsicType" title='llvm::IntrinsicType' data-ref="llvm::IntrinsicType">IntrinsicType</a> <dfn class="decl" id="llvm::IntrinsicData::Type" title='llvm::IntrinsicData::Type' data-ref="llvm::IntrinsicData::Type">Type</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>      <dfn class="decl" id="llvm::IntrinsicData::Opc0" title='llvm::IntrinsicData::Opc0' data-ref="llvm::IntrinsicData::Opc0">Opc0</dfn>;</td></tr>
<tr><th id="46">46</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>      <dfn class="decl" id="llvm::IntrinsicData::Opc1" title='llvm::IntrinsicData::Opc1' data-ref="llvm::IntrinsicData::Opc1">Opc1</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13IntrinsicDataltERKS0_" title='llvm::IntrinsicData::operator&lt;' data-ref="_ZNK4llvm13IntrinsicDataltERKS0_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="type" href="#llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</a> &amp;<dfn class="local col1 decl" id="1RHS" title='RHS' data-type='const llvm::IntrinsicData &amp;' data-ref="1RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="49">49</th><td>    <b>return</b> <a class="member" href="#llvm::IntrinsicData::Id" title='llvm::IntrinsicData::Id' data-ref="llvm::IntrinsicData::Id">Id</a> &lt; <a class="local col1 ref" href="#1RHS" title='RHS' data-ref="1RHS">RHS</a>.<a class="member" href="#llvm::IntrinsicData::Id" title='llvm::IntrinsicData::Id' data-ref="llvm::IntrinsicData::Id">Id</a>;</td></tr>
<tr><th id="50">50</th><td>  }</td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13IntrinsicDataeqERKS0_" title='llvm::IntrinsicData::operator==' data-ref="_ZNK4llvm13IntrinsicDataeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</a> &amp;<dfn class="local col2 decl" id="2RHS" title='RHS' data-type='const llvm::IntrinsicData &amp;' data-ref="2RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="52">52</th><td>    <b>return</b> <a class="local col2 ref" href="#2RHS" title='RHS' data-ref="2RHS">RHS</a>.<a class="member" href="#llvm::IntrinsicData::Id" title='llvm::IntrinsicData::Id' data-ref="llvm::IntrinsicData::Id">Id</a> == <a class="member" href="#llvm::IntrinsicData::Id" title='llvm::IntrinsicData::Id' data-ref="llvm::IntrinsicData::Id">Id</a>;</td></tr>
<tr><th id="53">53</th><td>  }</td></tr>
<tr><th id="54">54</th><td>  <b>friend</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmltERKNS_13IntrinsicDataEj" title='llvm::operator&lt;' data-ref="_ZN4llvmltERKNS_13IntrinsicDataEj"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="type" href="#llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</a> &amp;<dfn class="local col3 decl" id="3LHS" title='LHS' data-type='const llvm::IntrinsicData &amp;' data-ref="3LHS">LHS</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4Id" title='Id' data-type='unsigned int' data-ref="4Id">Id</dfn>) {</td></tr>
<tr><th id="55">55</th><td>    <b>return</b> <a class="local col3 ref" href="#3LHS" title='LHS' data-ref="3LHS">LHS</a>.<a class="ref" href="#llvm::IntrinsicData::Id" title='llvm::IntrinsicData::Id' data-ref="llvm::IntrinsicData::Id">Id</a> &lt; <a class="local col4 ref" href="#4Id" title='Id' data-ref="4Id">Id</a>;</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td>};</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/X86_INTRINSIC_DATA" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</dfn>(id, type, op0, op1) \</u></td></tr>
<tr><th id="60">60</th><td><u>  { Intrinsic::x86_##id, type, op0, op1 }</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/*</i></td></tr>
<tr><th id="63">63</th><td><i> * IntrinsicsWithChain - the table should be sorted by Intrinsic ID - in</i></td></tr>
<tr><th id="64">64</th><td><i> * the alphabetical order.</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td><em>static</em> <em>const</em> <a class="type" href="#llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</a> <dfn class="decl def" id="llvm::IntrinsicsWithChain" title='llvm::IntrinsicsWithChain' data-ref="llvm::IntrinsicsWithChain">IntrinsicsWithChain</dfn>[] = {</td></tr>
<tr><th id="67">67</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_d_d, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_d_d,      GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="68">68</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_d_d_256, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_d_d_256,  GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="69">69</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_d_pd, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_d_pd,     GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="70">70</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_d_pd_256, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_d_pd_256, GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="71">71</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_d_ps, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_d_ps,     GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="72">72</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_d_ps_256, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_d_ps_256, GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="73">73</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_d_q, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_d_q,      GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="74">74</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_d_q_256, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_d_q_256,  GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="75">75</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_q_d, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_q_d,      GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="76">76</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_q_d_256, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_q_d_256,  GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="77">77</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_q_pd, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_q_pd,     GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="78">78</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_q_pd_256, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_q_pd_256, GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="79">79</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_q_ps, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_q_ps,     GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="80">80</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_q_ps_256, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_q_ps_256, GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="81">81</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_q_q, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_q_q,      GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="82">82</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_gather_q_q_256, GATHER_AVX2, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_gather_q_q_256,  GATHER_AVX2, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather_dpd_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather_dpd_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="85">85</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather_dpi_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather_dpi_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="86">86</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather_dpq_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather_dpq_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="87">87</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather_dps_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather_dps_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="88">88</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather_qpd_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather_qpd_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="89">89</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather_qpi_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather_qpi_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="90">90</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather_qpq_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather_qpq_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="91">91</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather_qps_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather_qps_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="92">92</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3div2_df, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3div2_df, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="93">93</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3div2_di, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3div2_di, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="94">94</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3div4_df, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3div4_df, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="95">95</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3div4_di, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3div4_di, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="96">96</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3div4_sf, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3div4_sf, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="97">97</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3div4_si, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3div4_si, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="98">98</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3div8_sf, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3div8_sf, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="99">99</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3div8_si, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3div8_si, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="100">100</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3siv2_df, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3siv2_df, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="101">101</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3siv2_di, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3siv2_di, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="102">102</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3siv4_df, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3siv4_df, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="103">103</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3siv4_di, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3siv4_di, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="104">104</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3siv4_sf, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3siv4_sf, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="105">105</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3siv4_si, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3siv4_si, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="106">106</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3siv8_sf, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3siv8_sf, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="107">107</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gather3siv8_si, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gather3siv8_si, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gatherpf_dpd_512, PREFETCH, X86::VGATHERPF0DPDm, X86::VGATHERPF1DPDm }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gatherpf_dpd_512, PREFETCH,</td></tr>
<tr><th id="110">110</th><td>                     X86::<span class='error' title="no member named &apos;VGATHERPF0DPDm&apos; in namespace &apos;llvm::X86&apos;">VGATHERPF0DPDm</span>, X86::<span class='error' title="no member named &apos;VGATHERPF1DPDm&apos; in namespace &apos;llvm::X86&apos;">VGATHERPF1DPDm</span>),</td></tr>
<tr><th id="111">111</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gatherpf_dps_512, PREFETCH, X86::VGATHERPF0DPSm, X86::VGATHERPF1DPSm }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gatherpf_dps_512, PREFETCH,</td></tr>
<tr><th id="112">112</th><td>                     X86::<span class='error' title="no member named &apos;VGATHERPF0DPSm&apos; in namespace &apos;llvm::X86&apos;">VGATHERPF0DPSm</span>, X86::<span class='error' title="no member named &apos;VGATHERPF1DPSm&apos; in namespace &apos;llvm::X86&apos;">VGATHERPF1DPSm</span>),</td></tr>
<tr><th id="113">113</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gatherpf_qpd_512, PREFETCH, X86::VGATHERPF0QPDm, X86::VGATHERPF1QPDm }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gatherpf_qpd_512, PREFETCH,</td></tr>
<tr><th id="114">114</th><td>                     X86::<span class='error' title="no member named &apos;VGATHERPF0QPDm&apos; in namespace &apos;llvm::X86&apos;">VGATHERPF0QPDm</span>, X86::<span class='error' title="no member named &apos;VGATHERPF1QPDm&apos; in namespace &apos;llvm::X86&apos;">VGATHERPF1QPDm</span>),</td></tr>
<tr><th id="115">115</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_gatherpf_qps_512, PREFETCH, X86::VGATHERPF0QPSm, X86::VGATHERPF1QPSm }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_gatherpf_qps_512, PREFETCH,</td></tr>
<tr><th id="116">116</th><td>                     X86::<span class='error' title="no member named &apos;VGATHERPF0QPSm&apos; in namespace &apos;llvm::X86&apos;">VGATHERPF0QPSm</span>, X86::<span class='error' title="no member named &apos;VGATHERPF1QPSm&apos; in namespace &apos;llvm::X86&apos;">VGATHERPF1QPSm</span>),</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather_dpd_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather_dpd_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="119">119</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather_dpi_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather_dpi_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="120">120</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather_dpq_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather_dpq_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="121">121</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather_dps_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather_dps_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="122">122</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather_qpd_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather_qpd_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="123">123</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather_qpi_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather_qpi_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="124">124</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather_qpq_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather_qpq_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="125">125</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather_qps_512, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather_qps_512, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="126">126</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3div2_df, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3div2_df, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="127">127</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3div2_di, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3div2_di, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="128">128</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3div4_df, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3div4_df, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="129">129</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3div4_di, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3div4_di, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="130">130</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3div4_sf, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3div4_sf, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="131">131</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3div4_si, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3div4_si, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="132">132</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3div8_sf, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3div8_sf, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="133">133</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3div8_si, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3div8_si, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="134">134</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3siv2_df, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3siv2_df, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="135">135</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3siv2_di, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3siv2_di, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="136">136</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3siv4_df, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3siv4_df, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="137">137</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3siv4_di, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3siv4_di, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="138">138</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3siv4_sf, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3siv4_sf, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="139">139</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3siv4_si, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3siv4_si, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="140">140</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3siv8_sf, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3siv8_sf, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="141">141</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_gather3siv8_si, GATHER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_gather3siv8_si, GATHER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_db_mem_128, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_db_mem_128, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="144">144</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="145">145</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_db_mem_256, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_db_mem_256, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="146">146</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="147">147</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_db_mem_512, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_db_mem_512, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="148">148</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="149">149</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_dw_mem_128, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_dw_mem_128, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="150">150</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="151">151</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_dw_mem_256, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_dw_mem_256, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="152">152</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="153">153</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_dw_mem_512, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_dw_mem_512, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="154">154</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="155">155</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qb_mem_128, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qb_mem_128, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="156">156</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="157">157</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qb_mem_256, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qb_mem_256, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="158">158</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="159">159</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qb_mem_512, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qb_mem_512, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="160">160</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="161">161</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qd_mem_128, TRUNCATE_TO_MEM_VI32, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qd_mem_128, TRUNCATE_TO_MEM_VI32,</td></tr>
<tr><th id="162">162</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="163">163</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qd_mem_256, TRUNCATE_TO_MEM_VI32, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qd_mem_256, TRUNCATE_TO_MEM_VI32,</td></tr>
<tr><th id="164">164</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="165">165</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qd_mem_512, TRUNCATE_TO_MEM_VI32, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qd_mem_512, TRUNCATE_TO_MEM_VI32,</td></tr>
<tr><th id="166">166</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="167">167</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qw_mem_128, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qw_mem_128, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="168">168</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="169">169</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qw_mem_256, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qw_mem_256, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="170">170</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="171">171</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qw_mem_512, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qw_mem_512, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="172">172</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="173">173</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_wb_mem_128, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_wb_mem_128, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="174">174</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="175">175</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_wb_mem_256, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_wb_mem_256, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="176">176</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="177">177</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_wb_mem_512, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_wb_mem_512, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="178">178</th><td>                     X86ISD::VTRUNC, <var>0</var>),</td></tr>
<tr><th id="179">179</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_db_mem_128, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_db_mem_128, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="180">180</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="181">181</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_db_mem_256, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_db_mem_256, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="182">182</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="183">183</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_db_mem_512, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_db_mem_512, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="184">184</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="185">185</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_dw_mem_128, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_dw_mem_128, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="186">186</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="187">187</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_dw_mem_256, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_dw_mem_256, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="188">188</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="189">189</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_dw_mem_512, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_dw_mem_512, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="190">190</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="191">191</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qb_mem_128, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qb_mem_128, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="192">192</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="193">193</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qb_mem_256, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qb_mem_256, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="194">194</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="195">195</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qb_mem_512, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qb_mem_512, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="196">196</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="197">197</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qd_mem_128, TRUNCATE_TO_MEM_VI32, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qd_mem_128, TRUNCATE_TO_MEM_VI32,</td></tr>
<tr><th id="198">198</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="199">199</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qd_mem_256, TRUNCATE_TO_MEM_VI32, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qd_mem_256, TRUNCATE_TO_MEM_VI32,</td></tr>
<tr><th id="200">200</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="201">201</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qd_mem_512, TRUNCATE_TO_MEM_VI32, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qd_mem_512, TRUNCATE_TO_MEM_VI32,</td></tr>
<tr><th id="202">202</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="203">203</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qw_mem_128, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qw_mem_128, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="204">204</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="205">205</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qw_mem_256, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qw_mem_256, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="206">206</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="207">207</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qw_mem_512, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qw_mem_512, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="208">208</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="209">209</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_wb_mem_128, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_wb_mem_128, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="210">210</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="211">211</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_wb_mem_256, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_wb_mem_256, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="212">212</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="213">213</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_wb_mem_512, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_wb_mem_512, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="214">214</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="215">215</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_db_mem_128, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_db_mem_128, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="216">216</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="217">217</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_db_mem_256, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_db_mem_256, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="218">218</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="219">219</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_db_mem_512, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_db_mem_512, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="220">220</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="221">221</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_dw_mem_128, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_dw_mem_128, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="222">222</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="223">223</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_dw_mem_256, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_dw_mem_256, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="224">224</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="225">225</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_dw_mem_512, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_dw_mem_512, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="226">226</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="227">227</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qb_mem_128, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qb_mem_128, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="228">228</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="229">229</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qb_mem_256, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qb_mem_256, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="230">230</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="231">231</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qb_mem_512, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qb_mem_512, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="232">232</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="233">233</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qd_mem_128, TRUNCATE_TO_MEM_VI32, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qd_mem_128, TRUNCATE_TO_MEM_VI32,</td></tr>
<tr><th id="234">234</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="235">235</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qd_mem_256, TRUNCATE_TO_MEM_VI32, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qd_mem_256, TRUNCATE_TO_MEM_VI32,</td></tr>
<tr><th id="236">236</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="237">237</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qd_mem_512, TRUNCATE_TO_MEM_VI32, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qd_mem_512, TRUNCATE_TO_MEM_VI32,</td></tr>
<tr><th id="238">238</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="239">239</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qw_mem_128, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qw_mem_128, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="240">240</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="241">241</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qw_mem_256, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qw_mem_256, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="242">242</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="243">243</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qw_mem_512, TRUNCATE_TO_MEM_VI16, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qw_mem_512, TRUNCATE_TO_MEM_VI16,</td></tr>
<tr><th id="244">244</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="245">245</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_wb_mem_128, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_wb_mem_128, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="246">246</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="247">247</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_wb_mem_256, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_wb_mem_256, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="248">248</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="249">249</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_wb_mem_512, TRUNCATE_TO_MEM_VI8, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_wb_mem_512, TRUNCATE_TO_MEM_VI8,</td></tr>
<tr><th id="250">250</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatter_dpd_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatter_dpd_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="253">253</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatter_dpi_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatter_dpi_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="254">254</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatter_dpq_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatter_dpq_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="255">255</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatter_dps_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatter_dps_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="256">256</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatter_qpd_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatter_qpd_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="257">257</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatter_qpi_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatter_qpi_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="258">258</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatter_qpq_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatter_qpq_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="259">259</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatter_qps_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatter_qps_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="260">260</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatterdiv2_df, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatterdiv2_df, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="261">261</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatterdiv2_di, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatterdiv2_di, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="262">262</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatterdiv4_df, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatterdiv4_df, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="263">263</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatterdiv4_di, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatterdiv4_di, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="264">264</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatterdiv4_sf, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatterdiv4_sf, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="265">265</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatterdiv4_si, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatterdiv4_si, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="266">266</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatterdiv8_sf, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatterdiv8_sf, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="267">267</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scatterdiv8_si, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scatterdiv8_si, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="268">268</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scattersiv2_df, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scattersiv2_df, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="269">269</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scattersiv2_di, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scattersiv2_di, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="270">270</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scattersiv4_df, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scattersiv4_df, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="271">271</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scattersiv4_di, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scattersiv4_di, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="272">272</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scattersiv4_sf, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scattersiv4_sf, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="273">273</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scattersiv4_si, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scattersiv4_si, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="274">274</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scattersiv8_sf, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scattersiv8_sf, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="275">275</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scattersiv8_si, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scattersiv8_si, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatter_dpd_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatter_dpd_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="278">278</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatter_dpi_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatter_dpi_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="279">279</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatter_dpq_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatter_dpq_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="280">280</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatter_dps_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatter_dps_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="281">281</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatter_qpd_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatter_qpd_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="282">282</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatter_qpi_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatter_qpi_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="283">283</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatter_qpq_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatter_qpq_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="284">284</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatter_qps_512, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatter_qps_512, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="285">285</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterdiv2_df, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterdiv2_df, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="286">286</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterdiv2_di, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterdiv2_di, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="287">287</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterdiv4_df, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterdiv4_df, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="288">288</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterdiv4_di, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterdiv4_di, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="289">289</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterdiv4_sf, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterdiv4_sf, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="290">290</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterdiv4_si, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterdiv4_si, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="291">291</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterdiv8_sf, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterdiv8_sf, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="292">292</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterdiv8_si, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterdiv8_si, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="293">293</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterpf_dpd_512, PREFETCH, X86::VSCATTERPF0DPDm, X86::VSCATTERPF1DPDm }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterpf_dpd_512, PREFETCH, X86::<span class='error' title="no member named &apos;VSCATTERPF0DPDm&apos; in namespace &apos;llvm::X86&apos;">VSCATTERPF0DPDm</span>,</td></tr>
<tr><th id="294">294</th><td>                     X86::<span class='error' title="no member named &apos;VSCATTERPF1DPDm&apos; in namespace &apos;llvm::X86&apos;">VSCATTERPF1DPDm</span>),</td></tr>
<tr><th id="295">295</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterpf_dps_512, PREFETCH, X86::VSCATTERPF0DPSm, X86::VSCATTERPF1DPSm }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterpf_dps_512, PREFETCH, X86::<span class='error' title="no member named &apos;VSCATTERPF0DPSm&apos; in namespace &apos;llvm::X86&apos;">VSCATTERPF0DPSm</span>,</td></tr>
<tr><th id="296">296</th><td>                     X86::<span class='error' title="no member named &apos;VSCATTERPF1DPSm&apos; in namespace &apos;llvm::X86&apos;">VSCATTERPF1DPSm</span>),</td></tr>
<tr><th id="297">297</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterpf_qpd_512, PREFETCH, X86::VSCATTERPF0QPDm, X86::VSCATTERPF1QPDm }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterpf_qpd_512, PREFETCH, X86::<span class='error' title="no member named &apos;VSCATTERPF0QPDm&apos; in namespace &apos;llvm::X86&apos;">VSCATTERPF0QPDm</span>,</td></tr>
<tr><th id="298">298</th><td>                     X86::<span class='error' title="no member named &apos;VSCATTERPF1QPDm&apos; in namespace &apos;llvm::X86&apos;">VSCATTERPF1QPDm</span>),</td></tr>
<tr><th id="299">299</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scatterpf_qps_512, PREFETCH, X86::VSCATTERPF0QPSm, X86::VSCATTERPF1QPSm }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scatterpf_qps_512, PREFETCH, X86::<span class='error' title="no member named &apos;VSCATTERPF0QPSm&apos; in namespace &apos;llvm::X86&apos;">VSCATTERPF0QPSm</span>,</td></tr>
<tr><th id="300">300</th><td>                     X86::<span class='error' title="no member named &apos;VSCATTERPF1QPSm&apos; in namespace &apos;llvm::X86&apos;">VSCATTERPF1QPSm</span>),</td></tr>
<tr><th id="301">301</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scattersiv2_df, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scattersiv2_df, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="302">302</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scattersiv2_di, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scattersiv2_di, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="303">303</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scattersiv4_df, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scattersiv4_df, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="304">304</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scattersiv4_di, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scattersiv4_di, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="305">305</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scattersiv4_sf, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scattersiv4_sf, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="306">306</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scattersiv4_si, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scattersiv4_si, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="307">307</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scattersiv8_sf, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scattersiv8_sf, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="308">308</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_scattersiv8_si, SCATTER, 0, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_scattersiv8_si, SCATTER, <var>0</var>, <var>0</var>),</td></tr>
<tr><th id="309">309</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_rdpmc, RDPMC, X86::RDPMC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(rdpmc,     RDPMC,  X86::<span class='error' title="no member named &apos;RDPMC&apos; in namespace &apos;llvm::X86&apos;">RDPMC</span>, <var>0</var>),</td></tr>
<tr><th id="310">310</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_rdrand_16, RDRAND, X86ISD::RDRAND, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(rdrand_16, RDRAND, X86ISD::RDRAND, <var>0</var>),</td></tr>
<tr><th id="311">311</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_rdrand_32, RDRAND, X86ISD::RDRAND, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(rdrand_32, RDRAND, X86ISD::RDRAND, <var>0</var>),</td></tr>
<tr><th id="312">312</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_rdrand_64, RDRAND, X86ISD::RDRAND, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(rdrand_64, RDRAND, X86ISD::RDRAND, <var>0</var>),</td></tr>
<tr><th id="313">313</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_rdseed_16, RDSEED, X86ISD::RDSEED, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(rdseed_16, RDSEED, X86ISD::RDSEED, <var>0</var>),</td></tr>
<tr><th id="314">314</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_rdseed_32, RDSEED, X86ISD::RDSEED, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(rdseed_32, RDSEED, X86ISD::RDSEED, <var>0</var>),</td></tr>
<tr><th id="315">315</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_rdseed_64, RDSEED, X86ISD::RDSEED, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(rdseed_64, RDSEED, X86ISD::RDSEED, <var>0</var>),</td></tr>
<tr><th id="316">316</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_rdtsc, RDTSC, X86::RDTSC, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(rdtsc,     RDTSC,  X86::<span class='error' title="no member named &apos;RDTSC&apos; in namespace &apos;llvm::X86&apos;">RDTSC</span>, <var>0</var>),</td></tr>
<tr><th id="317">317</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_rdtscp, RDTSC, X86::RDTSCP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(rdtscp,    RDTSC,  X86::<span class='error' title="no member named &apos;RDTSCP&apos; in namespace &apos;llvm::X86&apos;">RDTSCP</span>, <var>0</var>),</td></tr>
<tr><th id="318">318</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xgetbv, XGETBV, X86::XGETBV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xgetbv,    XGETBV, X86::<span class='error' title="no member named &apos;XGETBV&apos; in namespace &apos;llvm::X86&apos;">XGETBV</span>, <var>0</var>),</td></tr>
<tr><th id="319">319</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xtest, XTEST, X86ISD::XTEST, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xtest,     XTEST,  X86ISD::XTEST,  <var>0</var>),</td></tr>
<tr><th id="320">320</th><td>};</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/*</i></td></tr>
<tr><th id="323">323</th><td><i> * Find Intrinsic data by intrinsic ID</i></td></tr>
<tr><th id="324">324</th><td><i> */</i></td></tr>
<tr><th id="325">325</th><td><em>static</em> <em>const</em> <a class="type" href="#llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</a>* <dfn class="decl def" id="_ZN4llvmL21getIntrinsicWithChainEj" title='llvm::getIntrinsicWithChain' data-ref="_ZN4llvmL21getIntrinsicWithChainEj">getIntrinsicWithChain</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="5IntNo" title='IntNo' data-type='unsigned int' data-ref="5IntNo">IntNo</dfn>) {</td></tr>
<tr><th id="326">326</th><td>  <em>const</em> <a class="type" href="#llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</a> *<dfn class="local col6 decl" id="6Data" title='Data' data-type='const llvm::IntrinsicData *' data-ref="6Data">Data</dfn> =  std::lower_bound(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(IntrinsicsWithChain),</td></tr>
<tr><th id="327">327</th><td>                                                <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithChain),</td></tr>
<tr><th id="328">328</th><td>                                                IntNo);</td></tr>
<tr><th id="329">329</th><td>  <b>if</b> (Data != <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithChain) &amp;&amp; Data-&gt;Id == IntNo)</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <a class="local col6 ref" href="#6Data" title='Data' data-ref="6Data">Data</a>;</td></tr>
<tr><th id="331">331</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/*</i></td></tr>
<tr><th id="335">335</th><td><i> * IntrinsicsWithoutChain - the table should be sorted by Intrinsic ID - in</i></td></tr>
<tr><th id="336">336</th><td><i> * the alphabetical order.</i></td></tr>
<tr><th id="337">337</th><td><i> */</i></td></tr>
<tr><th id="338">338</th><td><em>static</em> <em>const</em> <a class="type" href="#llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</a>  <dfn class="decl def" id="llvm::IntrinsicsWithoutChain" title='llvm::IntrinsicsWithoutChain' data-ref="llvm::IntrinsicsWithoutChain">IntrinsicsWithoutChain</dfn>[] = {</td></tr>
<tr><th id="339">339</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_addcarry_32, ADX, X86ISD::ADC, X86ISD::ADD }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(addcarry_32,       ADX, X86ISD::ADC, X86ISD::ADD),</td></tr>
<tr><th id="340">340</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_addcarry_64, ADX, X86ISD::ADC, X86ISD::ADD }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(addcarry_64,       ADX, X86ISD::ADC, X86ISD::ADD),</td></tr>
<tr><th id="341">341</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_addsub_pd_256, INTR_TYPE_2OP, X86ISD::ADDSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_addsub_pd_256, INTR_TYPE_2OP, X86ISD::ADDSUB, <var>0</var>),</td></tr>
<tr><th id="342">342</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_addsub_ps_256, INTR_TYPE_2OP, X86ISD::ADDSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_addsub_ps_256, INTR_TYPE_2OP, X86ISD::ADDSUB, <var>0</var>),</td></tr>
<tr><th id="343">343</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_blendv_pd_256, BLENDV, X86ISD::BLENDV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_blendv_pd_256, BLENDV, X86ISD::BLENDV, <var>0</var>),</td></tr>
<tr><th id="344">344</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_blendv_ps_256, BLENDV, X86ISD::BLENDV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_blendv_ps_256, BLENDV, X86ISD::BLENDV, <var>0</var>),</td></tr>
<tr><th id="345">345</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_cmp_pd_256, INTR_TYPE_3OP, X86ISD::CMPP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_cmp_pd_256,    INTR_TYPE_3OP, X86ISD::CMPP, <var>0</var>),</td></tr>
<tr><th id="346">346</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_cmp_ps_256, INTR_TYPE_3OP, X86ISD::CMPP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_cmp_ps_256,    INTR_TYPE_3OP, X86ISD::CMPP, <var>0</var>),</td></tr>
<tr><th id="347">347</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_cvt_pd2_ps_256, INTR_TYPE_1OP, X86ISD::VFPROUND, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_cvt_pd2_ps_256,INTR_TYPE_1OP, X86ISD::VFPROUND, <var>0</var>),</td></tr>
<tr><th id="348">348</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_cvt_pd2dq_256, INTR_TYPE_1OP, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_cvt_pd2dq_256, INTR_TYPE_1OP, X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="349">349</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_cvt_ps2dq_256, INTR_TYPE_1OP, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_cvt_ps2dq_256, INTR_TYPE_1OP, X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="350">350</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_cvtt_pd2dq_256, INTR_TYPE_1OP, X86ISD::CVTTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_cvtt_pd2dq_256,INTR_TYPE_1OP, X86ISD::CVTTP2SI, <var>0</var>),</td></tr>
<tr><th id="351">351</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_cvtt_ps2dq_256, INTR_TYPE_1OP, X86ISD::CVTTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_cvtt_ps2dq_256,INTR_TYPE_1OP, X86ISD::CVTTP2SI, <var>0</var>),</td></tr>
<tr><th id="352">352</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_hadd_pd_256, INTR_TYPE_2OP, X86ISD::FHADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_hadd_pd_256,   INTR_TYPE_2OP, X86ISD::FHADD, <var>0</var>),</td></tr>
<tr><th id="353">353</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_hadd_ps_256, INTR_TYPE_2OP, X86ISD::FHADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_hadd_ps_256,   INTR_TYPE_2OP, X86ISD::FHADD, <var>0</var>),</td></tr>
<tr><th id="354">354</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_hsub_pd_256, INTR_TYPE_2OP, X86ISD::FHSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_hsub_pd_256,   INTR_TYPE_2OP, X86ISD::FHSUB, <var>0</var>),</td></tr>
<tr><th id="355">355</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_hsub_ps_256, INTR_TYPE_2OP, X86ISD::FHSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_hsub_ps_256,   INTR_TYPE_2OP, X86ISD::FHSUB, <var>0</var>),</td></tr>
<tr><th id="356">356</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_max_pd_256, INTR_TYPE_2OP, X86ISD::FMAX, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_max_pd_256,    INTR_TYPE_2OP, X86ISD::FMAX, <var>0</var>),</td></tr>
<tr><th id="357">357</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_max_ps_256, INTR_TYPE_2OP, X86ISD::FMAX, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_max_ps_256,    INTR_TYPE_2OP, X86ISD::FMAX, <var>0</var>),</td></tr>
<tr><th id="358">358</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_min_pd_256, INTR_TYPE_2OP, X86ISD::FMIN, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_min_pd_256,    INTR_TYPE_2OP, X86ISD::FMIN, <var>0</var>),</td></tr>
<tr><th id="359">359</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_min_ps_256, INTR_TYPE_2OP, X86ISD::FMIN, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_min_ps_256,    INTR_TYPE_2OP, X86ISD::FMIN, <var>0</var>),</td></tr>
<tr><th id="360">360</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_movmsk_pd_256, INTR_TYPE_1OP, X86ISD::MOVMSK, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_movmsk_pd_256, INTR_TYPE_1OP, X86ISD::MOVMSK, <var>0</var>),</td></tr>
<tr><th id="361">361</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_movmsk_ps_256, INTR_TYPE_1OP, X86ISD::MOVMSK, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_movmsk_ps_256, INTR_TYPE_1OP, X86ISD::MOVMSK, <var>0</var>),</td></tr>
<tr><th id="362">362</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_rcp_ps_256, INTR_TYPE_1OP, X86ISD::FRCP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_rcp_ps_256,    INTR_TYPE_1OP, X86ISD::FRCP, <var>0</var>),</td></tr>
<tr><th id="363">363</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_round_pd_256, ROUNDP, X86ISD::VRNDSCALE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_round_pd_256,  ROUNDP, X86ISD::VRNDSCALE, <var>0</var>),</td></tr>
<tr><th id="364">364</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_round_ps_256, ROUNDP, X86ISD::VRNDSCALE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_round_ps_256,  ROUNDP, X86ISD::VRNDSCALE, <var>0</var>),</td></tr>
<tr><th id="365">365</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_rsqrt_ps_256, INTR_TYPE_1OP, X86ISD::FRSQRT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_rsqrt_ps_256,  INTR_TYPE_1OP, X86ISD::FRSQRT, <var>0</var>),</td></tr>
<tr><th id="366">366</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_vpermilvar_pd, INTR_TYPE_2OP, X86ISD::VPERMILPV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_vpermilvar_pd,     INTR_TYPE_2OP, X86ISD::VPERMILPV, <var>0</var>),</td></tr>
<tr><th id="367">367</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_vpermilvar_pd_256, INTR_TYPE_2OP, X86ISD::VPERMILPV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_vpermilvar_pd_256, INTR_TYPE_2OP, X86ISD::VPERMILPV, <var>0</var>),</td></tr>
<tr><th id="368">368</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_vpermilvar_ps, INTR_TYPE_2OP, X86ISD::VPERMILPV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_vpermilvar_ps,     INTR_TYPE_2OP, X86ISD::VPERMILPV, <var>0</var>),</td></tr>
<tr><th id="369">369</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx_vpermilvar_ps_256, INTR_TYPE_2OP, X86ISD::VPERMILPV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx_vpermilvar_ps_256, INTR_TYPE_2OP, X86ISD::VPERMILPV, <var>0</var>),</td></tr>
<tr><th id="370">370</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_packssdw, INTR_TYPE_2OP, X86ISD::PACKSS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_packssdw, INTR_TYPE_2OP, X86ISD::PACKSS, <var>0</var>),</td></tr>
<tr><th id="371">371</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_packsswb, INTR_TYPE_2OP, X86ISD::PACKSS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_packsswb, INTR_TYPE_2OP, X86ISD::PACKSS, <var>0</var>),</td></tr>
<tr><th id="372">372</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_packusdw, INTR_TYPE_2OP, X86ISD::PACKUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_packusdw, INTR_TYPE_2OP, X86ISD::PACKUS, <var>0</var>),</td></tr>
<tr><th id="373">373</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_packuswb, INTR_TYPE_2OP, X86ISD::PACKUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_packuswb, INTR_TYPE_2OP, X86ISD::PACKUS, <var>0</var>),</td></tr>
<tr><th id="374">374</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pavg_b, INTR_TYPE_2OP, X86ISD::AVG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pavg_b,  INTR_TYPE_2OP, X86ISD::AVG, <var>0</var>),</td></tr>
<tr><th id="375">375</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pavg_w, INTR_TYPE_2OP, X86ISD::AVG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pavg_w,  INTR_TYPE_2OP, X86ISD::AVG, <var>0</var>),</td></tr>
<tr><th id="376">376</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pblendvb, BLENDV, X86ISD::BLENDV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pblendvb, BLENDV, X86ISD::BLENDV, <var>0</var>),</td></tr>
<tr><th id="377">377</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_permd, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_permd, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="378">378</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_permps, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_permps, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="379">379</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_phadd_d, INTR_TYPE_2OP, X86ISD::HADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_phadd_d, INTR_TYPE_2OP, X86ISD::HADD, <var>0</var>),</td></tr>
<tr><th id="380">380</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_phadd_w, INTR_TYPE_2OP, X86ISD::HADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_phadd_w, INTR_TYPE_2OP, X86ISD::HADD, <var>0</var>),</td></tr>
<tr><th id="381">381</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_phsub_d, INTR_TYPE_2OP, X86ISD::HSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_phsub_d, INTR_TYPE_2OP, X86ISD::HSUB, <var>0</var>),</td></tr>
<tr><th id="382">382</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_phsub_w, INTR_TYPE_2OP, X86ISD::HSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_phsub_w, INTR_TYPE_2OP, X86ISD::HSUB, <var>0</var>),</td></tr>
<tr><th id="383">383</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pmadd_ub_sw, INTR_TYPE_2OP, X86ISD::VPMADDUBSW, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pmadd_ub_sw, INTR_TYPE_2OP, X86ISD::VPMADDUBSW, <var>0</var>),</td></tr>
<tr><th id="384">384</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pmadd_wd, INTR_TYPE_2OP, X86ISD::VPMADDWD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pmadd_wd, INTR_TYPE_2OP, X86ISD::VPMADDWD, <var>0</var>),</td></tr>
<tr><th id="385">385</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pmovmskb, INTR_TYPE_1OP, X86ISD::MOVMSK, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pmovmskb, INTR_TYPE_1OP, X86ISD::MOVMSK, <var>0</var>),</td></tr>
<tr><th id="386">386</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pmul_hr_sw, INTR_TYPE_2OP, X86ISD::MULHRS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pmul_hr_sw, INTR_TYPE_2OP, X86ISD::MULHRS, <var>0</var>),</td></tr>
<tr><th id="387">387</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pmulh_w, INTR_TYPE_2OP, ISD::MULHS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pmulh_w, INTR_TYPE_2OP, ISD::MULHS, <var>0</var>),</td></tr>
<tr><th id="388">388</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pmulhu_w, INTR_TYPE_2OP, ISD::MULHU, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pmulhu_w, INTR_TYPE_2OP, ISD::MULHU, <var>0</var>),</td></tr>
<tr><th id="389">389</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psad_bw, INTR_TYPE_2OP, X86ISD::PSADBW, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psad_bw, INTR_TYPE_2OP, X86ISD::PSADBW, <var>0</var>),</td></tr>
<tr><th id="390">390</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pshuf_b, INTR_TYPE_2OP, X86ISD::PSHUFB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pshuf_b, INTR_TYPE_2OP, X86ISD::PSHUFB, <var>0</var>),</td></tr>
<tr><th id="391">391</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psll_d, INTR_TYPE_2OP, X86ISD::VSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psll_d, INTR_TYPE_2OP, X86ISD::VSHL, <var>0</var>),</td></tr>
<tr><th id="392">392</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psll_q, INTR_TYPE_2OP, X86ISD::VSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psll_q, INTR_TYPE_2OP, X86ISD::VSHL, <var>0</var>),</td></tr>
<tr><th id="393">393</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psll_w, INTR_TYPE_2OP, X86ISD::VSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psll_w, INTR_TYPE_2OP, X86ISD::VSHL, <var>0</var>),</td></tr>
<tr><th id="394">394</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pslli_d, VSHIFT, X86ISD::VSHLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pslli_d, VSHIFT, X86ISD::VSHLI, <var>0</var>),</td></tr>
<tr><th id="395">395</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pslli_q, VSHIFT, X86ISD::VSHLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pslli_q, VSHIFT, X86ISD::VSHLI, <var>0</var>),</td></tr>
<tr><th id="396">396</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_pslli_w, VSHIFT, X86ISD::VSHLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_pslli_w, VSHIFT, X86ISD::VSHLI, <var>0</var>),</td></tr>
<tr><th id="397">397</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psllv_d, INTR_TYPE_2OP, X86ISD::VSHLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psllv_d, INTR_TYPE_2OP, X86ISD::VSHLV, <var>0</var>),</td></tr>
<tr><th id="398">398</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psllv_d_256, INTR_TYPE_2OP, X86ISD::VSHLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psllv_d_256, INTR_TYPE_2OP, X86ISD::VSHLV, <var>0</var>),</td></tr>
<tr><th id="399">399</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psllv_q, INTR_TYPE_2OP, X86ISD::VSHLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psllv_q, INTR_TYPE_2OP, X86ISD::VSHLV, <var>0</var>),</td></tr>
<tr><th id="400">400</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psllv_q_256, INTR_TYPE_2OP, X86ISD::VSHLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psllv_q_256, INTR_TYPE_2OP, X86ISD::VSHLV, <var>0</var>),</td></tr>
<tr><th id="401">401</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psra_d, INTR_TYPE_2OP, X86ISD::VSRA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psra_d, INTR_TYPE_2OP, X86ISD::VSRA, <var>0</var>),</td></tr>
<tr><th id="402">402</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psra_w, INTR_TYPE_2OP, X86ISD::VSRA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psra_w, INTR_TYPE_2OP, X86ISD::VSRA, <var>0</var>),</td></tr>
<tr><th id="403">403</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrai_d, VSHIFT, X86ISD::VSRAI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrai_d, VSHIFT, X86ISD::VSRAI, <var>0</var>),</td></tr>
<tr><th id="404">404</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrai_w, VSHIFT, X86ISD::VSRAI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrai_w, VSHIFT, X86ISD::VSRAI, <var>0</var>),</td></tr>
<tr><th id="405">405</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrav_d, INTR_TYPE_2OP, X86ISD::VSRAV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrav_d,     INTR_TYPE_2OP, X86ISD::VSRAV, <var>0</var>),</td></tr>
<tr><th id="406">406</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrav_d_256, INTR_TYPE_2OP, X86ISD::VSRAV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrav_d_256, INTR_TYPE_2OP, X86ISD::VSRAV, <var>0</var>),</td></tr>
<tr><th id="407">407</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrl_d, INTR_TYPE_2OP, X86ISD::VSRL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrl_d, INTR_TYPE_2OP, X86ISD::VSRL, <var>0</var>),</td></tr>
<tr><th id="408">408</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrl_q, INTR_TYPE_2OP, X86ISD::VSRL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrl_q, INTR_TYPE_2OP, X86ISD::VSRL, <var>0</var>),</td></tr>
<tr><th id="409">409</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrl_w, INTR_TYPE_2OP, X86ISD::VSRL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrl_w, INTR_TYPE_2OP, X86ISD::VSRL, <var>0</var>),</td></tr>
<tr><th id="410">410</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrli_d, VSHIFT, X86ISD::VSRLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrli_d, VSHIFT, X86ISD::VSRLI, <var>0</var>),</td></tr>
<tr><th id="411">411</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrli_q, VSHIFT, X86ISD::VSRLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrli_q, VSHIFT, X86ISD::VSRLI, <var>0</var>),</td></tr>
<tr><th id="412">412</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrli_w, VSHIFT, X86ISD::VSRLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrli_w, VSHIFT, X86ISD::VSRLI, <var>0</var>),</td></tr>
<tr><th id="413">413</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrlv_d, INTR_TYPE_2OP, X86ISD::VSRLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrlv_d, INTR_TYPE_2OP, X86ISD::VSRLV, <var>0</var>),</td></tr>
<tr><th id="414">414</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrlv_d_256, INTR_TYPE_2OP, X86ISD::VSRLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrlv_d_256, INTR_TYPE_2OP, X86ISD::VSRLV, <var>0</var>),</td></tr>
<tr><th id="415">415</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrlv_q, INTR_TYPE_2OP, X86ISD::VSRLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrlv_q, INTR_TYPE_2OP, X86ISD::VSRLV, <var>0</var>),</td></tr>
<tr><th id="416">416</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx2_psrlv_q_256, INTR_TYPE_2OP, X86ISD::VSRLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx2_psrlv_q_256, INTR_TYPE_2OP, X86ISD::VSRLV, <var>0</var>),</td></tr>
<tr><th id="417">417</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_add_pd_512, INTR_TYPE_2OP, ISD::FADD, X86ISD::FADD_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_add_pd_512, INTR_TYPE_2OP, ISD::FADD, X86ISD::FADD_RND),</td></tr>
<tr><th id="418">418</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_add_ps_512, INTR_TYPE_2OP, ISD::FADD, X86ISD::FADD_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_add_ps_512, INTR_TYPE_2OP, ISD::FADD, X86ISD::FADD_RND),</td></tr>
<tr><th id="419">419</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cmp_pd_128, CMP_MASK_CC, X86ISD::CMPM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cmp_pd_128, CMP_MASK_CC, X86ISD::CMPM, <var>0</var>),</td></tr>
<tr><th id="420">420</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cmp_pd_256, CMP_MASK_CC, X86ISD::CMPM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cmp_pd_256, CMP_MASK_CC, X86ISD::CMPM, <var>0</var>),</td></tr>
<tr><th id="421">421</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cmp_pd_512, CMP_MASK_CC, X86ISD::CMPM, X86ISD::CMPM_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cmp_pd_512, CMP_MASK_CC, X86ISD::CMPM, X86ISD::CMPM_SAE),</td></tr>
<tr><th id="422">422</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cmp_ps_128, CMP_MASK_CC, X86ISD::CMPM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cmp_ps_128, CMP_MASK_CC, X86ISD::CMPM, <var>0</var>),</td></tr>
<tr><th id="423">423</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cmp_ps_256, CMP_MASK_CC, X86ISD::CMPM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cmp_ps_256, CMP_MASK_CC, X86ISD::CMPM, <var>0</var>),</td></tr>
<tr><th id="424">424</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cmp_ps_512, CMP_MASK_CC, X86ISD::CMPM, X86ISD::CMPM_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cmp_ps_512, CMP_MASK_CC, X86ISD::CMPM, X86ISD::CMPM_SAE),</td></tr>
<tr><th id="425">425</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_conflict_d_128, INTR_TYPE_1OP, X86ISD::CONFLICT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_conflict_d_128, INTR_TYPE_1OP, X86ISD::CONFLICT, <var>0</var>),</td></tr>
<tr><th id="426">426</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_conflict_d_256, INTR_TYPE_1OP, X86ISD::CONFLICT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_conflict_d_256, INTR_TYPE_1OP, X86ISD::CONFLICT, <var>0</var>),</td></tr>
<tr><th id="427">427</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_conflict_d_512, INTR_TYPE_1OP, X86ISD::CONFLICT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_conflict_d_512, INTR_TYPE_1OP, X86ISD::CONFLICT, <var>0</var>),</td></tr>
<tr><th id="428">428</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_conflict_q_128, INTR_TYPE_1OP, X86ISD::CONFLICT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_conflict_q_128, INTR_TYPE_1OP, X86ISD::CONFLICT, <var>0</var>),</td></tr>
<tr><th id="429">429</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_conflict_q_256, INTR_TYPE_1OP, X86ISD::CONFLICT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_conflict_q_256, INTR_TYPE_1OP, X86ISD::CONFLICT, <var>0</var>),</td></tr>
<tr><th id="430">430</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_conflict_q_512, INTR_TYPE_1OP, X86ISD::CONFLICT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_conflict_q_512, INTR_TYPE_1OP, X86ISD::CONFLICT, <var>0</var>),</td></tr>
<tr><th id="431">431</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvtsi2sd64, INTR_TYPE_2OP, X86ISD::SCALAR_SINT_TO_FP, X86ISD::SCALAR_SINT_TO_FP_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvtsi2sd64,  INTR_TYPE_2OP, X86ISD::SCALAR_SINT_TO_FP, X86ISD::SCALAR_SINT_TO_FP_RND),</td></tr>
<tr><th id="432">432</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvtsi2ss32, INTR_TYPE_2OP, X86ISD::SCALAR_SINT_TO_FP, X86ISD::SCALAR_SINT_TO_FP_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvtsi2ss32,  INTR_TYPE_2OP, X86ISD::SCALAR_SINT_TO_FP, X86ISD::SCALAR_SINT_TO_FP_RND),</td></tr>
<tr><th id="433">433</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvtsi2ss64, INTR_TYPE_2OP, X86ISD::SCALAR_SINT_TO_FP, X86ISD::SCALAR_SINT_TO_FP_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvtsi2ss64,  INTR_TYPE_2OP, X86ISD::SCALAR_SINT_TO_FP, X86ISD::SCALAR_SINT_TO_FP_RND),</td></tr>
<tr><th id="434">434</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvttsd2si, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2SI, X86ISD::CVTTS2SI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvttsd2si, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2SI, X86ISD::CVTTS2SI_SAE),</td></tr>
<tr><th id="435">435</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvttsd2si64, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2SI, X86ISD::CVTTS2SI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvttsd2si64, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2SI, X86ISD::CVTTS2SI_SAE),</td></tr>
<tr><th id="436">436</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvttsd2usi, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2UI, X86ISD::CVTTS2UI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvttsd2usi, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2UI, X86ISD::CVTTS2UI_SAE),</td></tr>
<tr><th id="437">437</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvttsd2usi64, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2UI, X86ISD::CVTTS2UI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvttsd2usi64, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2UI, X86ISD::CVTTS2UI_SAE),</td></tr>
<tr><th id="438">438</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvttss2si, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2SI, X86ISD::CVTTS2SI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvttss2si, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2SI, X86ISD::CVTTS2SI_SAE),</td></tr>
<tr><th id="439">439</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvttss2si64, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2SI, X86ISD::CVTTS2SI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvttss2si64, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2SI, X86ISD::CVTTS2SI_SAE),</td></tr>
<tr><th id="440">440</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvttss2usi, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2UI, X86ISD::CVTTS2UI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvttss2usi, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2UI, X86ISD::CVTTS2UI_SAE),</td></tr>
<tr><th id="441">441</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvttss2usi64, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2UI, X86ISD::CVTTS2UI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvttss2usi64, INTR_TYPE_1OP_SAE, X86ISD::CVTTS2UI, X86ISD::CVTTS2UI_SAE),</td></tr>
<tr><th id="442">442</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvtusi2ss, INTR_TYPE_2OP, X86ISD::SCALAR_UINT_TO_FP, X86ISD::SCALAR_UINT_TO_FP_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvtusi2ss,   INTR_TYPE_2OP, X86ISD::SCALAR_UINT_TO_FP, X86ISD::SCALAR_UINT_TO_FP_RND),</td></tr>
<tr><th id="443">443</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvtusi642sd, INTR_TYPE_2OP, X86ISD::SCALAR_UINT_TO_FP, X86ISD::SCALAR_UINT_TO_FP_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvtusi642sd, INTR_TYPE_2OP, X86ISD::SCALAR_UINT_TO_FP, X86ISD::SCALAR_UINT_TO_FP_RND),</td></tr>
<tr><th id="444">444</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_cvtusi642ss, INTR_TYPE_2OP, X86ISD::SCALAR_UINT_TO_FP, X86ISD::SCALAR_UINT_TO_FP_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_cvtusi642ss, INTR_TYPE_2OP, X86ISD::SCALAR_UINT_TO_FP, X86ISD::SCALAR_UINT_TO_FP_RND),</td></tr>
<tr><th id="445">445</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_dbpsadbw_128, INTR_TYPE_3OP_IMM8, X86ISD::DBPSADBW, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_dbpsadbw_128, INTR_TYPE_3OP_IMM8, X86ISD::DBPSADBW, <var>0</var>),</td></tr>
<tr><th id="446">446</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_dbpsadbw_256, INTR_TYPE_3OP_IMM8, X86ISD::DBPSADBW, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_dbpsadbw_256, INTR_TYPE_3OP_IMM8, X86ISD::DBPSADBW, <var>0</var>),</td></tr>
<tr><th id="447">447</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_dbpsadbw_512, INTR_TYPE_3OP_IMM8, X86ISD::DBPSADBW, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_dbpsadbw_512, INTR_TYPE_3OP_IMM8, X86ISD::DBPSADBW, <var>0</var>),</td></tr>
<tr><th id="448">448</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_div_pd_512, INTR_TYPE_2OP, ISD::FDIV, X86ISD::FDIV_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_div_pd_512, INTR_TYPE_2OP, ISD::FDIV, X86ISD::FDIV_RND),</td></tr>
<tr><th id="449">449</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_div_ps_512, INTR_TYPE_2OP, ISD::FDIV, X86ISD::FDIV_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_div_ps_512, INTR_TYPE_2OP, ISD::FDIV, X86ISD::FDIV_RND),</td></tr>
<tr><th id="450">450</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_exp2_pd, INTR_TYPE_1OP_MASK_SAE, X86ISD::EXP2, X86ISD::EXP2_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_exp2_pd, INTR_TYPE_1OP_MASK_SAE, X86ISD::EXP2, X86ISD::EXP2_SAE),</td></tr>
<tr><th id="451">451</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_exp2_ps, INTR_TYPE_1OP_MASK_SAE, X86ISD::EXP2, X86ISD::EXP2_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_exp2_ps, INTR_TYPE_1OP_MASK_SAE, X86ISD::EXP2, X86ISD::EXP2_SAE),</td></tr>
<tr><th id="452">452</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_fpclass_pd_128, INTR_TYPE_2OP, X86ISD::VFPCLASS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_fpclass_pd_128, INTR_TYPE_2OP, X86ISD::VFPCLASS, <var>0</var>),</td></tr>
<tr><th id="453">453</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_fpclass_pd_256, INTR_TYPE_2OP, X86ISD::VFPCLASS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_fpclass_pd_256, INTR_TYPE_2OP, X86ISD::VFPCLASS, <var>0</var>),</td></tr>
<tr><th id="454">454</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_fpclass_pd_512, INTR_TYPE_2OP, X86ISD::VFPCLASS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_fpclass_pd_512, INTR_TYPE_2OP, X86ISD::VFPCLASS, <var>0</var>),</td></tr>
<tr><th id="455">455</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_fpclass_ps_128, INTR_TYPE_2OP, X86ISD::VFPCLASS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_fpclass_ps_128, INTR_TYPE_2OP, X86ISD::VFPCLASS, <var>0</var>),</td></tr>
<tr><th id="456">456</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_fpclass_ps_256, INTR_TYPE_2OP, X86ISD::VFPCLASS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_fpclass_ps_256, INTR_TYPE_2OP, X86ISD::VFPCLASS, <var>0</var>),</td></tr>
<tr><th id="457">457</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_fpclass_ps_512, INTR_TYPE_2OP, X86ISD::VFPCLASS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_fpclass_ps_512, INTR_TYPE_2OP, X86ISD::VFPCLASS, <var>0</var>),</td></tr>
<tr><th id="458">458</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_kadd_b, INTR_TYPE_2OP, X86ISD::KADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_kadd_b, INTR_TYPE_2OP, X86ISD::KADD, <var>0</var>),</td></tr>
<tr><th id="459">459</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_kadd_d, INTR_TYPE_2OP, X86ISD::KADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_kadd_d, INTR_TYPE_2OP, X86ISD::KADD, <var>0</var>),</td></tr>
<tr><th id="460">460</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_kadd_q, INTR_TYPE_2OP, X86ISD::KADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_kadd_q, INTR_TYPE_2OP, X86ISD::KADD, <var>0</var>),</td></tr>
<tr><th id="461">461</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_kadd_w, INTR_TYPE_2OP, X86ISD::KADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_kadd_w, INTR_TYPE_2OP, X86ISD::KADD, <var>0</var>),</td></tr>
<tr><th id="462">462</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_add_sd_round, INTR_TYPE_SCALAR_MASK, X86ISD::FADDS, X86ISD::FADDS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_add_sd_round, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="463">463</th><td>                     X86ISD::FADDS, X86ISD::FADDS_RND),</td></tr>
<tr><th id="464">464</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_add_ss_round, INTR_TYPE_SCALAR_MASK, X86ISD::FADDS, X86ISD::FADDS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_add_ss_round, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="465">465</th><td>                     X86ISD::FADDS, X86ISD::FADDS_RND),</td></tr>
<tr><th id="466">466</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cmp_sd, CMP_MASK_SCALAR_CC, X86ISD::FSETCCM, X86ISD::FSETCCM_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cmp_sd,     CMP_MASK_SCALAR_CC,</td></tr>
<tr><th id="467">467</th><td>                     X86ISD::FSETCCM, X86ISD::FSETCCM_SAE),</td></tr>
<tr><th id="468">468</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cmp_ss, CMP_MASK_SCALAR_CC, X86ISD::FSETCCM, X86ISD::FSETCCM_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cmp_ss,     CMP_MASK_SCALAR_CC,</td></tr>
<tr><th id="469">469</th><td>                     X86ISD::FSETCCM, X86ISD::FSETCCM_SAE),</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_compress, COMPRESS_EXPAND_IN_REG, X86ISD::COMPRESS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_compress,        COMPRESS_EXPAND_IN_REG,</td></tr>
<tr><th id="472">472</th><td>                     X86ISD::COMPRESS, <var>0</var>),</td></tr>
<tr><th id="473">473</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2dq_128, CVTPD2DQ_MASK, X86ISD::CVTP2SI, X86ISD::MCVTP2SI }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2dq_128, CVTPD2DQ_MASK,</td></tr>
<tr><th id="474">474</th><td>                     X86ISD::CVTP2SI, X86ISD::MCVTP2SI),</td></tr>
<tr><th id="475">475</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2dq_512, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, X86ISD::CVTP2SI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2dq_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="476">476</th><td>                     X86ISD::CVTP2SI, X86ISD::CVTP2SI_RND),</td></tr>
<tr><th id="477">477</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2ps, CVTPD2PS_MASK, X86ISD::VFPROUND, X86ISD::VMFPROUND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2ps,     CVTPD2PS_MASK,</td></tr>
<tr><th id="478">478</th><td>                     X86ISD::VFPROUND, X86ISD::VMFPROUND),</td></tr>
<tr><th id="479">479</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2ps_512, INTR_TYPE_1OP_MASK, X86ISD::VFPROUND, X86ISD::VFPROUND_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2ps_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="480">480</th><td>                     X86ISD::VFPROUND, X86ISD::VFPROUND_RND),</td></tr>
<tr><th id="481">481</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2qq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2qq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="482">482</th><td>                     X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="483">483</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2qq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2qq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="484">484</th><td>                     X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="485">485</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2qq_512, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, X86ISD::CVTP2SI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2qq_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="486">486</th><td>                     X86ISD::CVTP2SI, X86ISD::CVTP2SI_RND),</td></tr>
<tr><th id="487">487</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2udq_128, CVTPD2DQ_MASK, X86ISD::CVTP2UI, X86ISD::MCVTP2UI }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2udq_128, CVTPD2DQ_MASK,</td></tr>
<tr><th id="488">488</th><td>                     X86ISD::CVTP2UI, X86ISD::MCVTP2UI),</td></tr>
<tr><th id="489">489</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2udq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2udq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="490">490</th><td>                     X86ISD::CVTP2UI, <var>0</var>),</td></tr>
<tr><th id="491">491</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2udq_512, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, X86ISD::CVTP2UI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2udq_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="492">492</th><td>                     X86ISD::CVTP2UI, X86ISD::CVTP2UI_RND),</td></tr>
<tr><th id="493">493</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2uqq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2uqq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="494">494</th><td>                     X86ISD::CVTP2UI, <var>0</var>),</td></tr>
<tr><th id="495">495</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2uqq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2uqq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="496">496</th><td>                     X86ISD::CVTP2UI, <var>0</var>),</td></tr>
<tr><th id="497">497</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtpd2uqq_512, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, X86ISD::CVTP2UI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtpd2uqq_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="498">498</th><td>                     X86ISD::CVTP2UI, X86ISD::CVTP2UI_RND),</td></tr>
<tr><th id="499">499</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2dq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2dq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="500">500</th><td>                     X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="501">501</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2dq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2dq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="502">502</th><td>                     X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="503">503</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2dq_512, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, X86ISD::CVTP2SI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2dq_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="504">504</th><td>                     X86ISD::CVTP2SI, X86ISD::CVTP2SI_RND),</td></tr>
<tr><th id="505">505</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2pd_512, INTR_TYPE_1OP_MASK_SAE, ISD::FP_EXTEND, X86ISD::VFPEXT_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2pd_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="506">506</th><td>                     ISD::FP_EXTEND, X86ISD::VFPEXT_SAE),</td></tr>
<tr><th id="507">507</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2qq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2qq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="508">508</th><td>                     X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="509">509</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2qq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2qq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="510">510</th><td>                     X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="511">511</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2qq_512, INTR_TYPE_1OP_MASK, X86ISD::CVTP2SI, X86ISD::CVTP2SI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2qq_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="512">512</th><td>                     X86ISD::CVTP2SI, X86ISD::CVTP2SI_RND),</td></tr>
<tr><th id="513">513</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2udq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2udq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="514">514</th><td>                     X86ISD::CVTP2UI, <var>0</var>),</td></tr>
<tr><th id="515">515</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2udq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2udq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="516">516</th><td>                     X86ISD::CVTP2UI, <var>0</var>),</td></tr>
<tr><th id="517">517</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2udq_512, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, X86ISD::CVTP2UI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2udq_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="518">518</th><td>                     X86ISD::CVTP2UI, X86ISD::CVTP2UI_RND),</td></tr>
<tr><th id="519">519</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2uqq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2uqq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="520">520</th><td>                     X86ISD::CVTP2UI, <var>0</var>),</td></tr>
<tr><th id="521">521</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2uqq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2uqq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="522">522</th><td>                     X86ISD::CVTP2UI, <var>0</var>),</td></tr>
<tr><th id="523">523</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtps2uqq_512, INTR_TYPE_1OP_MASK, X86ISD::CVTP2UI, X86ISD::CVTP2UI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtps2uqq_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="524">524</th><td>                     X86ISD::CVTP2UI, X86ISD::CVTP2UI_RND),</td></tr>
<tr><th id="525">525</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtqq2ps_128, CVTQQ2PS_MASK, X86ISD::CVTSI2P, X86ISD::MCVTSI2P }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtqq2ps_128, CVTQQ2PS_MASK,</td></tr>
<tr><th id="526">526</th><td>                     X86ISD::CVTSI2P, X86ISD::MCVTSI2P),</td></tr>
<tr><th id="527">527</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtsd2ss_round, INTR_TYPE_SCALAR_MASK_RND, X86ISD::VFPROUNDS, X86ISD::VFPROUNDS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtsd2ss_round, INTR_TYPE_SCALAR_MASK_RND,</td></tr>
<tr><th id="528">528</th><td>                     X86ISD::VFPROUNDS, X86ISD::VFPROUNDS_RND),</td></tr>
<tr><th id="529">529</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtss2sd_round, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::VFPEXTS, X86ISD::VFPEXTS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtss2sd_round, INTR_TYPE_SCALAR_MASK_SAE,</td></tr>
<tr><th id="530">530</th><td>                     X86ISD::VFPEXTS, X86ISD::VFPEXTS_SAE),</td></tr>
<tr><th id="531">531</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2dq_128, CVTPD2DQ_MASK, X86ISD::CVTTP2SI, X86ISD::MCVTTP2SI }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2dq_128, CVTPD2DQ_MASK,</td></tr>
<tr><th id="532">532</th><td>                     X86ISD::CVTTP2SI, X86ISD::MCVTTP2SI),</td></tr>
<tr><th id="533">533</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2dq_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::CVTTP2SI, X86ISD::CVTTP2SI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2dq_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="534">534</th><td>                     X86ISD::CVTTP2SI, X86ISD::CVTTP2SI_SAE),</td></tr>
<tr><th id="535">535</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2qq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2qq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="536">536</th><td>                     X86ISD::CVTTP2SI, <var>0</var>),</td></tr>
<tr><th id="537">537</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2qq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2qq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="538">538</th><td>                     X86ISD::CVTTP2SI, <var>0</var>),</td></tr>
<tr><th id="539">539</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2qq_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::CVTTP2SI, X86ISD::CVTTP2SI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2qq_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="540">540</th><td>                     X86ISD::CVTTP2SI, X86ISD::CVTTP2SI_SAE),</td></tr>
<tr><th id="541">541</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2udq_128, CVTPD2DQ_MASK, X86ISD::CVTTP2UI, X86ISD::MCVTTP2UI }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2udq_128, CVTPD2DQ_MASK,</td></tr>
<tr><th id="542">542</th><td>                     X86ISD::CVTTP2UI, X86ISD::MCVTTP2UI),</td></tr>
<tr><th id="543">543</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2udq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2udq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="544">544</th><td>                     X86ISD::CVTTP2UI, <var>0</var>),</td></tr>
<tr><th id="545">545</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2udq_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::CVTTP2UI, X86ISD::CVTTP2UI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2udq_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="546">546</th><td>                     X86ISD::CVTTP2UI, X86ISD::CVTTP2UI_SAE),</td></tr>
<tr><th id="547">547</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2uqq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2uqq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="548">548</th><td>                     X86ISD::CVTTP2UI, <var>0</var>),</td></tr>
<tr><th id="549">549</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2uqq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2uqq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="550">550</th><td>                     X86ISD::CVTTP2UI, <var>0</var>),</td></tr>
<tr><th id="551">551</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttpd2uqq_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::CVTTP2UI, X86ISD::CVTTP2UI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttpd2uqq_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="552">552</th><td>                     X86ISD::CVTTP2UI, X86ISD::CVTTP2UI_SAE),</td></tr>
<tr><th id="553">553</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2dq_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::CVTTP2SI, X86ISD::CVTTP2SI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2dq_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="554">554</th><td>                     X86ISD::CVTTP2SI, X86ISD::CVTTP2SI_SAE),</td></tr>
<tr><th id="555">555</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2qq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2qq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="556">556</th><td>                     X86ISD::CVTTP2SI, <var>0</var>),</td></tr>
<tr><th id="557">557</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2qq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2qq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="558">558</th><td>                     X86ISD::CVTTP2SI, <var>0</var>),</td></tr>
<tr><th id="559">559</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2qq_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::CVTTP2SI, X86ISD::CVTTP2SI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2qq_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="560">560</th><td>                     X86ISD::CVTTP2SI, X86ISD::CVTTP2SI_SAE),</td></tr>
<tr><th id="561">561</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2udq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2udq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="562">562</th><td>                     X86ISD::CVTTP2UI, <var>0</var>),</td></tr>
<tr><th id="563">563</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2udq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2udq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="564">564</th><td>                     X86ISD::CVTTP2UI, <var>0</var>),</td></tr>
<tr><th id="565">565</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2udq_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::CVTTP2UI, X86ISD::CVTTP2UI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2udq_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="566">566</th><td>                     X86ISD::CVTTP2UI, X86ISD::CVTTP2UI_SAE),</td></tr>
<tr><th id="567">567</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2uqq_128, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2uqq_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="568">568</th><td>                     X86ISD::CVTTP2UI, <var>0</var>),</td></tr>
<tr><th id="569">569</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2uqq_256, INTR_TYPE_1OP_MASK, X86ISD::CVTTP2UI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2uqq_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="570">570</th><td>                     X86ISD::CVTTP2UI, <var>0</var>),</td></tr>
<tr><th id="571">571</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvttps2uqq_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::CVTTP2UI, X86ISD::CVTTP2UI_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvttps2uqq_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="572">572</th><td>                     X86ISD::CVTTP2UI, X86ISD::CVTTP2UI_SAE),</td></tr>
<tr><th id="573">573</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_cvtuqq2ps_128, CVTQQ2PS_MASK, X86ISD::CVTUI2P, X86ISD::MCVTUI2P }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_cvtuqq2ps_128, CVTQQ2PS_MASK,</td></tr>
<tr><th id="574">574</th><td>                     X86ISD::CVTUI2P, X86ISD::MCVTUI2P),</td></tr>
<tr><th id="575">575</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_div_sd_round, INTR_TYPE_SCALAR_MASK, X86ISD::FDIVS, X86ISD::FDIVS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_div_sd_round, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="576">576</th><td>                     X86ISD::FDIVS, X86ISD::FDIVS_RND),</td></tr>
<tr><th id="577">577</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_div_ss_round, INTR_TYPE_SCALAR_MASK, X86ISD::FDIVS, X86ISD::FDIVS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_div_ss_round, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="578">578</th><td>                     X86ISD::FDIVS, X86ISD::FDIVS_RND),</td></tr>
<tr><th id="579">579</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_expand, COMPRESS_EXPAND_IN_REG, X86ISD::EXPAND, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_expand,        COMPRESS_EXPAND_IN_REG,</td></tr>
<tr><th id="580">580</th><td>                     X86ISD::EXPAND, <var>0</var>),</td></tr>
<tr><th id="581">581</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fixupimm_pd_128, FIXUPIMM, X86ISD::VFIXUPIMM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fixupimm_pd_128, FIXUPIMM, X86ISD::VFIXUPIMM, <var>0</var>),</td></tr>
<tr><th id="582">582</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fixupimm_pd_256, FIXUPIMM, X86ISD::VFIXUPIMM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fixupimm_pd_256, FIXUPIMM, X86ISD::VFIXUPIMM, <var>0</var>),</td></tr>
<tr><th id="583">583</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fixupimm_pd_512, FIXUPIMM, X86ISD::VFIXUPIMM, X86ISD::VFIXUPIMM_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fixupimm_pd_512, FIXUPIMM, X86ISD::VFIXUPIMM, X86ISD::VFIXUPIMM_SAE),</td></tr>
<tr><th id="584">584</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fixupimm_ps_128, FIXUPIMM, X86ISD::VFIXUPIMM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fixupimm_ps_128, FIXUPIMM, X86ISD::VFIXUPIMM, <var>0</var>),</td></tr>
<tr><th id="585">585</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fixupimm_ps_256, FIXUPIMM, X86ISD::VFIXUPIMM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fixupimm_ps_256, FIXUPIMM, X86ISD::VFIXUPIMM, <var>0</var>),</td></tr>
<tr><th id="586">586</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fixupimm_ps_512, FIXUPIMM, X86ISD::VFIXUPIMM, X86ISD::VFIXUPIMM_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fixupimm_ps_512, FIXUPIMM, X86ISD::VFIXUPIMM, X86ISD::VFIXUPIMM_SAE),</td></tr>
<tr><th id="587">587</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fixupimm_sd, FIXUPIMM, X86ISD::VFIXUPIMMS, X86ISD::VFIXUPIMMS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fixupimm_sd, FIXUPIMM, X86ISD::VFIXUPIMMS, X86ISD::VFIXUPIMMS_SAE),</td></tr>
<tr><th id="588">588</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fixupimm_ss, FIXUPIMM, X86ISD::VFIXUPIMMS, X86ISD::VFIXUPIMMS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fixupimm_ss, FIXUPIMM, X86ISD::VFIXUPIMMS, X86ISD::VFIXUPIMMS_SAE),</td></tr>
<tr><th id="589">589</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fpclass_sd, FPCLASSS, X86ISD::VFPCLASSS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fpclass_sd, FPCLASSS, X86ISD::VFPCLASSS, <var>0</var>),</td></tr>
<tr><th id="590">590</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_fpclass_ss, FPCLASSS, X86ISD::VFPCLASSS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_fpclass_ss, FPCLASSS, X86ISD::VFPCLASSS, <var>0</var>),</td></tr>
<tr><th id="591">591</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getexp_pd_128, INTR_TYPE_1OP_MASK, X86ISD::FGETEXP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getexp_pd_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="592">592</th><td>                     X86ISD::FGETEXP, <var>0</var>),</td></tr>
<tr><th id="593">593</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getexp_pd_256, INTR_TYPE_1OP_MASK, X86ISD::FGETEXP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getexp_pd_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="594">594</th><td>                     X86ISD::FGETEXP, <var>0</var>),</td></tr>
<tr><th id="595">595</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getexp_pd_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::FGETEXP, X86ISD::FGETEXP_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getexp_pd_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="596">596</th><td>                     X86ISD::FGETEXP, X86ISD::FGETEXP_SAE),</td></tr>
<tr><th id="597">597</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getexp_ps_128, INTR_TYPE_1OP_MASK, X86ISD::FGETEXP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getexp_ps_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="598">598</th><td>                     X86ISD::FGETEXP, <var>0</var>),</td></tr>
<tr><th id="599">599</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getexp_ps_256, INTR_TYPE_1OP_MASK, X86ISD::FGETEXP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getexp_ps_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="600">600</th><td>                     X86ISD::FGETEXP, <var>0</var>),</td></tr>
<tr><th id="601">601</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getexp_ps_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::FGETEXP, X86ISD::FGETEXP_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getexp_ps_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="602">602</th><td>                     X86ISD::FGETEXP, X86ISD::FGETEXP_SAE),</td></tr>
<tr><th id="603">603</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getexp_sd, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::FGETEXPS, X86ISD::FGETEXPS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getexp_sd, INTR_TYPE_SCALAR_MASK_SAE,</td></tr>
<tr><th id="604">604</th><td>                     X86ISD::FGETEXPS, X86ISD::FGETEXPS_SAE),</td></tr>
<tr><th id="605">605</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getexp_ss, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::FGETEXPS, X86ISD::FGETEXPS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getexp_ss, INTR_TYPE_SCALAR_MASK_SAE,</td></tr>
<tr><th id="606">606</th><td>                     X86ISD::FGETEXPS, X86ISD::FGETEXPS_SAE),</td></tr>
<tr><th id="607">607</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getmant_pd_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VGETMANT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getmant_pd_128, INTR_TYPE_2OP_MASK_SAE,</td></tr>
<tr><th id="608">608</th><td>                     X86ISD::VGETMANT, <var>0</var>),</td></tr>
<tr><th id="609">609</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getmant_pd_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VGETMANT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getmant_pd_256, INTR_TYPE_2OP_MASK_SAE,</td></tr>
<tr><th id="610">610</th><td>                     X86ISD::VGETMANT, <var>0</var>),</td></tr>
<tr><th id="611">611</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getmant_pd_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VGETMANT, X86ISD::VGETMANT_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getmant_pd_512, INTR_TYPE_2OP_MASK_SAE,</td></tr>
<tr><th id="612">612</th><td>                     X86ISD::VGETMANT, X86ISD::VGETMANT_SAE),</td></tr>
<tr><th id="613">613</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getmant_ps_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VGETMANT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getmant_ps_128, INTR_TYPE_2OP_MASK_SAE,</td></tr>
<tr><th id="614">614</th><td>                     X86ISD::VGETMANT, <var>0</var>),</td></tr>
<tr><th id="615">615</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getmant_ps_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VGETMANT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getmant_ps_256, INTR_TYPE_2OP_MASK_SAE,</td></tr>
<tr><th id="616">616</th><td>                     X86ISD::VGETMANT, <var>0</var>),</td></tr>
<tr><th id="617">617</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getmant_ps_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VGETMANT, X86ISD::VGETMANT_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getmant_ps_512, INTR_TYPE_2OP_MASK_SAE,</td></tr>
<tr><th id="618">618</th><td>                     X86ISD::VGETMANT, X86ISD::VGETMANT_SAE),</td></tr>
<tr><th id="619">619</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getmant_sd, INTR_TYPE_3OP_SCALAR_MASK_SAE, X86ISD::VGETMANTS, X86ISD::VGETMANTS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getmant_sd, INTR_TYPE_3OP_SCALAR_MASK_SAE,</td></tr>
<tr><th id="620">620</th><td>                     X86ISD::VGETMANTS, X86ISD::VGETMANTS_SAE),</td></tr>
<tr><th id="621">621</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_getmant_ss, INTR_TYPE_3OP_SCALAR_MASK_SAE, X86ISD::VGETMANTS, X86ISD::VGETMANTS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_getmant_ss, INTR_TYPE_3OP_SCALAR_MASK_SAE,</td></tr>
<tr><th id="622">622</th><td>                     X86ISD::VGETMANTS, X86ISD::VGETMANTS_SAE),</td></tr>
<tr><th id="623">623</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_max_sd_round, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::FMAXS, X86ISD::FMAXS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_max_sd_round, INTR_TYPE_SCALAR_MASK_SAE,</td></tr>
<tr><th id="624">624</th><td>                     X86ISD::FMAXS, X86ISD::FMAXS_SAE),</td></tr>
<tr><th id="625">625</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_max_ss_round, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::FMAXS, X86ISD::FMAXS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_max_ss_round, INTR_TYPE_SCALAR_MASK_SAE,</td></tr>
<tr><th id="626">626</th><td>                     X86ISD::FMAXS, X86ISD::FMAXS_SAE),</td></tr>
<tr><th id="627">627</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_min_sd_round, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::FMINS, X86ISD::FMINS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_min_sd_round, INTR_TYPE_SCALAR_MASK_SAE,</td></tr>
<tr><th id="628">628</th><td>                     X86ISD::FMINS, X86ISD::FMINS_SAE),</td></tr>
<tr><th id="629">629</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_min_ss_round, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::FMINS, X86ISD::FMINS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_min_ss_round, INTR_TYPE_SCALAR_MASK_SAE,</td></tr>
<tr><th id="630">630</th><td>                     X86ISD::FMINS, X86ISD::FMINS_SAE),</td></tr>
<tr><th id="631">631</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_mul_sd_round, INTR_TYPE_SCALAR_MASK, X86ISD::FMULS, X86ISD::FMULS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_mul_sd_round, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="632">632</th><td>                     X86ISD::FMULS, X86ISD::FMULS_RND),</td></tr>
<tr><th id="633">633</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_mul_ss_round, INTR_TYPE_SCALAR_MASK, X86ISD::FMULS, X86ISD::FMULS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_mul_ss_round, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="634">634</th><td>                     X86ISD::FMULS, X86ISD::FMULS_RND),</td></tr>
<tr><th id="635">635</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_db_128, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_db_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="636">636</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="637">637</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_db_256, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_db_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="638">638</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="639">639</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_db_512, TRUNCATE_TO_REG, ISD::TRUNCATE, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_db_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="640">640</th><td>                     ISD::TRUNCATE, X86ISD::VMTRUNC),</td></tr>
<tr><th id="641">641</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_dw_128, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_dw_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="642">642</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="643">643</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_dw_256, TRUNCATE_TO_REG, ISD::TRUNCATE, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_dw_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="644">644</th><td>                     ISD::TRUNCATE, X86ISD::VMTRUNC),</td></tr>
<tr><th id="645">645</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_dw_512, TRUNCATE_TO_REG, ISD::TRUNCATE, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_dw_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="646">646</th><td>                     ISD::TRUNCATE, X86ISD::VMTRUNC),</td></tr>
<tr><th id="647">647</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qb_128, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qb_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="648">648</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="649">649</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qb_256, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qb_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="650">650</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="651">651</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qb_512, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qb_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="652">652</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="653">653</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qd_128, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qd_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="654">654</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="655">655</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qw_128, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qw_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="656">656</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="657">657</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qw_256, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qw_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="658">658</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="659">659</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_qw_512, TRUNCATE_TO_REG, ISD::TRUNCATE, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_qw_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="660">660</th><td>                     ISD::TRUNCATE, X86ISD::VMTRUNC),</td></tr>
<tr><th id="661">661</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmov_wb_128, TRUNCATE_TO_REG, X86ISD::VTRUNC, X86ISD::VMTRUNC }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmov_wb_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="662">662</th><td>                     X86ISD::VTRUNC, X86ISD::VMTRUNC),</td></tr>
<tr><th id="663">663</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_db_128, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_db_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="664">664</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="665">665</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_db_256, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_db_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="666">666</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="667">667</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_db_512, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_db_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="668">668</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="669">669</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_dw_128, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_dw_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="670">670</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="671">671</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_dw_256, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_dw_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="672">672</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="673">673</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_dw_512, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_dw_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="674">674</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="675">675</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qb_128, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qb_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="676">676</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="677">677</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qb_256, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qb_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="678">678</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="679">679</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qb_512, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qb_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="680">680</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="681">681</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qd_128, INTR_TYPE_1OP_MASK, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qd_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="682">682</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="683">683</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qd_256, INTR_TYPE_1OP_MASK, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qd_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="684">684</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="685">685</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qd_512, INTR_TYPE_1OP_MASK, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qd_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="686">686</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="687">687</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qw_128, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qw_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="688">688</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="689">689</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qw_256, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qw_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="690">690</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="691">691</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_qw_512, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_qw_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="692">692</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="693">693</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_wb_128, TRUNCATE_TO_REG, X86ISD::VTRUNCS, X86ISD::VMTRUNCS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_wb_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="694">694</th><td>                     X86ISD::VTRUNCS, X86ISD::VMTRUNCS),</td></tr>
<tr><th id="695">695</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_wb_256, INTR_TYPE_1OP_MASK, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_wb_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="696">696</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="697">697</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovs_wb_512, INTR_TYPE_1OP_MASK, X86ISD::VTRUNCS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovs_wb_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="698">698</th><td>                     X86ISD::VTRUNCS, <var>0</var>),</td></tr>
<tr><th id="699">699</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_db_128, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_db_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="700">700</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="701">701</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_db_256, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_db_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="702">702</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="703">703</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_db_512, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_db_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="704">704</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="705">705</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_dw_128, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_dw_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="706">706</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="707">707</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_dw_256, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_dw_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="708">708</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="709">709</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_dw_512, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_dw_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="710">710</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="711">711</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qb_128, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qb_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="712">712</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="713">713</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qb_256, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qb_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="714">714</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="715">715</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qb_512, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qb_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="716">716</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="717">717</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qd_128, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qd_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="718">718</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="719">719</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qd_256, INTR_TYPE_1OP_MASK, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qd_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="720">720</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="721">721</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qd_512, INTR_TYPE_1OP_MASK, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qd_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="722">722</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="723">723</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qw_128, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qw_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="724">724</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="725">725</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qw_256, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qw_256, TRUNCATE_TO_REG,</td></tr>
<tr><th id="726">726</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="727">727</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_qw_512, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_qw_512, TRUNCATE_TO_REG,</td></tr>
<tr><th id="728">728</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="729">729</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_wb_128, TRUNCATE_TO_REG, X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_wb_128, TRUNCATE_TO_REG,</td></tr>
<tr><th id="730">730</th><td>                     X86ISD::VTRUNCUS, X86ISD::VMTRUNCUS),</td></tr>
<tr><th id="731">731</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_wb_256, INTR_TYPE_1OP_MASK, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_wb_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="732">732</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="733">733</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_pmovus_wb_512, INTR_TYPE_1OP_MASK, X86ISD::VTRUNCUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_pmovus_wb_512, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="734">734</th><td>                     X86ISD::VTRUNCUS, <var>0</var>),</td></tr>
<tr><th id="735">735</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_range_pd_128, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_range_pd_128, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, <var>0</var>),</td></tr>
<tr><th id="736">736</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_range_pd_256, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_range_pd_256, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, <var>0</var>),</td></tr>
<tr><th id="737">737</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_range_pd_512, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, X86ISD::VRANGE_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_range_pd_512, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, X86ISD::VRANGE_SAE),</td></tr>
<tr><th id="738">738</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_range_ps_128, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_range_ps_128, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, <var>0</var>),</td></tr>
<tr><th id="739">739</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_range_ps_256, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_range_ps_256, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, <var>0</var>),</td></tr>
<tr><th id="740">740</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_range_ps_512, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, X86ISD::VRANGE_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_range_ps_512, INTR_TYPE_3OP_MASK_SAE, X86ISD::VRANGE, X86ISD::VRANGE_SAE),</td></tr>
<tr><th id="741">741</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_range_sd, INTR_TYPE_SCALAR_MASK, X86ISD::VRANGES, X86ISD::VRANGES_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_range_sd, INTR_TYPE_SCALAR_MASK, X86ISD::VRANGES, X86ISD::VRANGES_SAE),</td></tr>
<tr><th id="742">742</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_range_ss, INTR_TYPE_SCALAR_MASK, X86ISD::VRANGES, X86ISD::VRANGES_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_range_ss, INTR_TYPE_SCALAR_MASK, X86ISD::VRANGES, X86ISD::VRANGES_SAE),</td></tr>
<tr><th id="743">743</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_reduce_pd_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_reduce_pd_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, <var>0</var>),</td></tr>
<tr><th id="744">744</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_reduce_pd_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_reduce_pd_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, <var>0</var>),</td></tr>
<tr><th id="745">745</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_reduce_pd_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, X86ISD::VREDUCE_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_reduce_pd_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, X86ISD::VREDUCE_SAE),</td></tr>
<tr><th id="746">746</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_reduce_ps_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_reduce_ps_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, <var>0</var>),</td></tr>
<tr><th id="747">747</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_reduce_ps_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_reduce_ps_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, <var>0</var>),</td></tr>
<tr><th id="748">748</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_reduce_ps_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, X86ISD::VREDUCE_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_reduce_ps_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VREDUCE, X86ISD::VREDUCE_SAE),</td></tr>
<tr><th id="749">749</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_reduce_sd, INTR_TYPE_SCALAR_MASK, X86ISD::VREDUCES, X86ISD::VREDUCES_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_reduce_sd, INTR_TYPE_SCALAR_MASK, X86ISD::VREDUCES, X86ISD::VREDUCES_SAE),</td></tr>
<tr><th id="750">750</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_reduce_ss, INTR_TYPE_SCALAR_MASK, X86ISD::VREDUCES, X86ISD::VREDUCES_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_reduce_ss, INTR_TYPE_SCALAR_MASK, X86ISD::VREDUCES, X86ISD::VREDUCES_SAE),</td></tr>
<tr><th id="751">751</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_rndscale_pd_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_rndscale_pd_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, <var>0</var>),</td></tr>
<tr><th id="752">752</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_rndscale_pd_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_rndscale_pd_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, <var>0</var>),</td></tr>
<tr><th id="753">753</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_rndscale_pd_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, X86ISD::VRNDSCALE_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_rndscale_pd_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, X86ISD::VRNDSCALE_SAE),</td></tr>
<tr><th id="754">754</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_rndscale_ps_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_rndscale_ps_128, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, <var>0</var>),</td></tr>
<tr><th id="755">755</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_rndscale_ps_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_rndscale_ps_256, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, <var>0</var>),</td></tr>
<tr><th id="756">756</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_rndscale_ps_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, X86ISD::VRNDSCALE_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_rndscale_ps_512, INTR_TYPE_2OP_MASK_SAE, X86ISD::VRNDSCALE, X86ISD::VRNDSCALE_SAE),</td></tr>
<tr><th id="757">757</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_rndscale_sd, INTR_TYPE_SCALAR_MASK, X86ISD::VRNDSCALES, X86ISD::VRNDSCALES_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_rndscale_sd,   INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="758">758</th><td>                     X86ISD::VRNDSCALES, X86ISD::VRNDSCALES_SAE),</td></tr>
<tr><th id="759">759</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_rndscale_ss, INTR_TYPE_SCALAR_MASK, X86ISD::VRNDSCALES, X86ISD::VRNDSCALES_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_rndscale_ss,   INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="760">760</th><td>                     X86ISD::VRNDSCALES, X86ISD::VRNDSCALES_SAE),</td></tr>
<tr><th id="761">761</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scalef_pd_128, INTR_TYPE_2OP_MASK, X86ISD::SCALEF, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scalef_pd_128, INTR_TYPE_2OP_MASK,</td></tr>
<tr><th id="762">762</th><td>                     X86ISD::SCALEF, <var>0</var>),</td></tr>
<tr><th id="763">763</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scalef_pd_256, INTR_TYPE_2OP_MASK, X86ISD::SCALEF, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scalef_pd_256, INTR_TYPE_2OP_MASK,</td></tr>
<tr><th id="764">764</th><td>                     X86ISD::SCALEF, <var>0</var>),</td></tr>
<tr><th id="765">765</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scalef_pd_512, INTR_TYPE_2OP_MASK, X86ISD::SCALEF, X86ISD::SCALEF_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scalef_pd_512, INTR_TYPE_2OP_MASK,</td></tr>
<tr><th id="766">766</th><td>                     X86ISD::SCALEF, X86ISD::SCALEF_RND),</td></tr>
<tr><th id="767">767</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scalef_ps_128, INTR_TYPE_2OP_MASK, X86ISD::SCALEF, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scalef_ps_128, INTR_TYPE_2OP_MASK,</td></tr>
<tr><th id="768">768</th><td>                     X86ISD::SCALEF, <var>0</var>),</td></tr>
<tr><th id="769">769</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scalef_ps_256, INTR_TYPE_2OP_MASK, X86ISD::SCALEF, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scalef_ps_256, INTR_TYPE_2OP_MASK,</td></tr>
<tr><th id="770">770</th><td>                     X86ISD::SCALEF, <var>0</var>),</td></tr>
<tr><th id="771">771</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scalef_ps_512, INTR_TYPE_2OP_MASK, X86ISD::SCALEF, X86ISD::SCALEF_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scalef_ps_512, INTR_TYPE_2OP_MASK,</td></tr>
<tr><th id="772">772</th><td>                     X86ISD::SCALEF, X86ISD::SCALEF_RND),</td></tr>
<tr><th id="773">773</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scalef_sd, INTR_TYPE_SCALAR_MASK, X86ISD::SCALEFS, X86ISD::SCALEFS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scalef_sd, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="774">774</th><td>                     X86ISD::SCALEFS, X86ISD::SCALEFS_RND),</td></tr>
<tr><th id="775">775</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_scalef_ss, INTR_TYPE_SCALAR_MASK, X86ISD::SCALEFS, X86ISD::SCALEFS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_scalef_ss, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="776">776</th><td>                     X86ISD::SCALEFS, X86ISD::SCALEFS_RND),</td></tr>
<tr><th id="777">777</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_sqrt_sd, INTR_TYPE_SCALAR_MASK, X86ISD::FSQRTS, X86ISD::FSQRTS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_sqrt_sd, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="778">778</th><td>                     X86ISD::FSQRTS, X86ISD::FSQRTS_RND),</td></tr>
<tr><th id="779">779</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_sqrt_ss, INTR_TYPE_SCALAR_MASK, X86ISD::FSQRTS, X86ISD::FSQRTS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_sqrt_ss, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="780">780</th><td>                     X86ISD::FSQRTS, X86ISD::FSQRTS_RND),</td></tr>
<tr><th id="781">781</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_sub_sd_round, INTR_TYPE_SCALAR_MASK, X86ISD::FSUBS, X86ISD::FSUBS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_sub_sd_round, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="782">782</th><td>                     X86ISD::FSUBS, X86ISD::FSUBS_RND),</td></tr>
<tr><th id="783">783</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_sub_ss_round, INTR_TYPE_SCALAR_MASK, X86ISD::FSUBS, X86ISD::FSUBS_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_sub_ss_round, INTR_TYPE_SCALAR_MASK,</td></tr>
<tr><th id="784">784</th><td>                     X86ISD::FSUBS, X86ISD::FSUBS_RND),</td></tr>
<tr><th id="785">785</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_vcvtph2ps_128, INTR_TYPE_1OP_MASK, X86ISD::CVTPH2PS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_vcvtph2ps_128, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="786">786</th><td>                     X86ISD::CVTPH2PS, <var>0</var>),</td></tr>
<tr><th id="787">787</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_vcvtph2ps_256, INTR_TYPE_1OP_MASK, X86ISD::CVTPH2PS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_vcvtph2ps_256, INTR_TYPE_1OP_MASK,</td></tr>
<tr><th id="788">788</th><td>                     X86ISD::CVTPH2PS, <var>0</var>),</td></tr>
<tr><th id="789">789</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_vcvtph2ps_512, INTR_TYPE_1OP_MASK_SAE, X86ISD::CVTPH2PS, X86ISD::CVTPH2PS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_vcvtph2ps_512, INTR_TYPE_1OP_MASK_SAE,</td></tr>
<tr><th id="790">790</th><td>                     X86ISD::CVTPH2PS, X86ISD::CVTPH2PS_SAE),</td></tr>
<tr><th id="791">791</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_vcvtps2ph_128, CVTPS2PH_MASK, X86ISD::CVTPS2PH, X86ISD::MCVTPS2PH }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_vcvtps2ph_128, CVTPS2PH_MASK,</td></tr>
<tr><th id="792">792</th><td>                     X86ISD::CVTPS2PH, X86ISD::MCVTPS2PH),</td></tr>
<tr><th id="793">793</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_vcvtps2ph_256, CVTPS2PH_MASK, X86ISD::CVTPS2PH, X86ISD::MCVTPS2PH }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_vcvtps2ph_256, CVTPS2PH_MASK,</td></tr>
<tr><th id="794">794</th><td>                     X86ISD::CVTPS2PH, X86ISD::MCVTPS2PH),</td></tr>
<tr><th id="795">795</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mask_vcvtps2ph_512, CVTPS2PH_MASK, X86ISD::CVTPS2PH, X86ISD::MCVTPS2PH }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mask_vcvtps2ph_512, CVTPS2PH_MASK,</td></tr>
<tr><th id="796">796</th><td>                     X86ISD::CVTPS2PH, X86ISD::MCVTPS2PH),</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_maskz_fixupimm_pd_128, FIXUPIMM_MASKZ, X86ISD::VFIXUPIMM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_maskz_fixupimm_pd_128, FIXUPIMM_MASKZ,</td></tr>
<tr><th id="799">799</th><td>                     X86ISD::VFIXUPIMM, <var>0</var>),</td></tr>
<tr><th id="800">800</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_maskz_fixupimm_pd_256, FIXUPIMM_MASKZ, X86ISD::VFIXUPIMM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_maskz_fixupimm_pd_256, FIXUPIMM_MASKZ,</td></tr>
<tr><th id="801">801</th><td>                     X86ISD::VFIXUPIMM, <var>0</var>),</td></tr>
<tr><th id="802">802</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_maskz_fixupimm_pd_512, FIXUPIMM_MASKZ, X86ISD::VFIXUPIMM, X86ISD::VFIXUPIMM_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_maskz_fixupimm_pd_512, FIXUPIMM_MASKZ,</td></tr>
<tr><th id="803">803</th><td>                     X86ISD::VFIXUPIMM, X86ISD::VFIXUPIMM_SAE),</td></tr>
<tr><th id="804">804</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_maskz_fixupimm_ps_128, FIXUPIMM_MASKZ, X86ISD::VFIXUPIMM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_maskz_fixupimm_ps_128, FIXUPIMM_MASKZ,</td></tr>
<tr><th id="805">805</th><td>                     X86ISD::VFIXUPIMM, <var>0</var>),</td></tr>
<tr><th id="806">806</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_maskz_fixupimm_ps_256, FIXUPIMM_MASKZ, X86ISD::VFIXUPIMM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_maskz_fixupimm_ps_256, FIXUPIMM_MASKZ,</td></tr>
<tr><th id="807">807</th><td>                     X86ISD::VFIXUPIMM, <var>0</var>),</td></tr>
<tr><th id="808">808</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_maskz_fixupimm_ps_512, FIXUPIMM_MASKZ, X86ISD::VFIXUPIMM, X86ISD::VFIXUPIMM_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_maskz_fixupimm_ps_512, FIXUPIMM_MASKZ,</td></tr>
<tr><th id="809">809</th><td>                     X86ISD::VFIXUPIMM, X86ISD::VFIXUPIMM_SAE),</td></tr>
<tr><th id="810">810</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_maskz_fixupimm_sd, FIXUPIMM_MASKZ, X86ISD::VFIXUPIMMS, X86ISD::VFIXUPIMMS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_maskz_fixupimm_sd, FIXUPIMM_MASKZ,</td></tr>
<tr><th id="811">811</th><td>                     X86ISD::VFIXUPIMMS, X86ISD::VFIXUPIMMS_SAE),</td></tr>
<tr><th id="812">812</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_maskz_fixupimm_ss, FIXUPIMM_MASKZ, X86ISD::VFIXUPIMMS, X86ISD::VFIXUPIMMS_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_maskz_fixupimm_ss, FIXUPIMM_MASKZ,</td></tr>
<tr><th id="813">813</th><td>                     X86ISD::VFIXUPIMMS, X86ISD::VFIXUPIMMS_SAE),</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_max_pd_512, INTR_TYPE_2OP_SAE, X86ISD::FMAX, X86ISD::FMAX_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_max_pd_512, INTR_TYPE_2OP_SAE, X86ISD::FMAX, X86ISD::FMAX_SAE),</td></tr>
<tr><th id="816">816</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_max_ps_512, INTR_TYPE_2OP_SAE, X86ISD::FMAX, X86ISD::FMAX_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_max_ps_512, INTR_TYPE_2OP_SAE, X86ISD::FMAX, X86ISD::FMAX_SAE),</td></tr>
<tr><th id="817">817</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_min_pd_512, INTR_TYPE_2OP_SAE, X86ISD::FMIN, X86ISD::FMIN_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_min_pd_512, INTR_TYPE_2OP_SAE, X86ISD::FMIN, X86ISD::FMIN_SAE),</td></tr>
<tr><th id="818">818</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_min_ps_512, INTR_TYPE_2OP_SAE, X86ISD::FMIN, X86ISD::FMIN_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_min_ps_512, INTR_TYPE_2OP_SAE, X86ISD::FMIN, X86ISD::FMIN_SAE),</td></tr>
<tr><th id="819">819</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mul_pd_512, INTR_TYPE_2OP, ISD::FMUL, X86ISD::FMUL_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mul_pd_512, INTR_TYPE_2OP, ISD::FMUL, X86ISD::FMUL_RND),</td></tr>
<tr><th id="820">820</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_mul_ps_512, INTR_TYPE_2OP, ISD::FMUL, X86ISD::FMUL_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_mul_ps_512, INTR_TYPE_2OP, ISD::FMUL, X86ISD::FMUL_RND),</td></tr>
<tr><th id="821">821</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_packssdw_512, INTR_TYPE_2OP, X86ISD::PACKSS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_packssdw_512, INTR_TYPE_2OP, X86ISD::PACKSS, <var>0</var>),</td></tr>
<tr><th id="822">822</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_packsswb_512, INTR_TYPE_2OP, X86ISD::PACKSS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_packsswb_512, INTR_TYPE_2OP, X86ISD::PACKSS, <var>0</var>),</td></tr>
<tr><th id="823">823</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_packusdw_512, INTR_TYPE_2OP, X86ISD::PACKUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_packusdw_512, INTR_TYPE_2OP, X86ISD::PACKUS, <var>0</var>),</td></tr>
<tr><th id="824">824</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_packuswb_512, INTR_TYPE_2OP, X86ISD::PACKUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_packuswb_512, INTR_TYPE_2OP, X86ISD::PACKUS, <var>0</var>),</td></tr>
<tr><th id="825">825</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pavg_b_512, INTR_TYPE_2OP, X86ISD::AVG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pavg_b_512, INTR_TYPE_2OP, X86ISD::AVG, <var>0</var>),</td></tr>
<tr><th id="826">826</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pavg_w_512, INTR_TYPE_2OP, X86ISD::AVG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pavg_w_512, INTR_TYPE_2OP, X86ISD::AVG, <var>0</var>),</td></tr>
<tr><th id="827">827</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_df_256, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_df_256, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="828">828</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_df_512, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_df_512, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="829">829</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_di_256, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_di_256, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="830">830</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_di_512, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_di_512, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="831">831</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_hi_128, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_hi_128, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="832">832</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_hi_256, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_hi_256, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="833">833</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_hi_512, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_hi_512, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="834">834</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_qi_128, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_qi_128, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="835">835</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_qi_256, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_qi_256, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="836">836</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_qi_512, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_qi_512, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="837">837</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_sf_512, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_sf_512, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="838">838</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_permvar_si_512, VPERM_2OP, X86ISD::VPERMV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_permvar_si_512, VPERM_2OP, X86ISD::VPERMV, <var>0</var>),</td></tr>
<tr><th id="839">839</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pmaddubs_w_512, INTR_TYPE_2OP, X86ISD::VPMADDUBSW, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pmaddubs_w_512, INTR_TYPE_2OP, X86ISD::VPMADDUBSW, <var>0</var>),</td></tr>
<tr><th id="840">840</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pmaddw_d_512, INTR_TYPE_2OP, X86ISD::VPMADDWD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pmaddw_d_512, INTR_TYPE_2OP, X86ISD::VPMADDWD, <var>0</var>),</td></tr>
<tr><th id="841">841</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pmul_hr_sw_512, INTR_TYPE_2OP, X86ISD::MULHRS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pmul_hr_sw_512, INTR_TYPE_2OP, X86ISD::MULHRS, <var>0</var>),</td></tr>
<tr><th id="842">842</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pmulh_w_512, INTR_TYPE_2OP, ISD::MULHS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pmulh_w_512, INTR_TYPE_2OP, ISD::MULHS, <var>0</var>),</td></tr>
<tr><th id="843">843</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pmulhu_w_512, INTR_TYPE_2OP, ISD::MULHU, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pmulhu_w_512, INTR_TYPE_2OP, ISD::MULHU, <var>0</var>),</td></tr>
<tr><th id="844">844</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pmultishift_qb_128, INTR_TYPE_2OP, X86ISD::MULTISHIFT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pmultishift_qb_128, INTR_TYPE_2OP, X86ISD::MULTISHIFT, <var>0</var>),</td></tr>
<tr><th id="845">845</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pmultishift_qb_256, INTR_TYPE_2OP, X86ISD::MULTISHIFT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pmultishift_qb_256, INTR_TYPE_2OP, X86ISD::MULTISHIFT, <var>0</var>),</td></tr>
<tr><th id="846">846</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pmultishift_qb_512, INTR_TYPE_2OP, X86ISD::MULTISHIFT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pmultishift_qb_512, INTR_TYPE_2OP, X86ISD::MULTISHIFT, <var>0</var>),</td></tr>
<tr><th id="847">847</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psad_bw_512, INTR_TYPE_2OP, X86ISD::PSADBW, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psad_bw_512, INTR_TYPE_2OP, X86ISD::PSADBW, <var>0</var>),</td></tr>
<tr><th id="848">848</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pshuf_b_512, INTR_TYPE_2OP, X86ISD::PSHUFB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pshuf_b_512, INTR_TYPE_2OP, X86ISD::PSHUFB, <var>0</var>),</td></tr>
<tr><th id="849">849</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psll_d_512, INTR_TYPE_2OP, X86ISD::VSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psll_d_512, INTR_TYPE_2OP, X86ISD::VSHL, <var>0</var>),</td></tr>
<tr><th id="850">850</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psll_q_512, INTR_TYPE_2OP, X86ISD::VSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psll_q_512, INTR_TYPE_2OP, X86ISD::VSHL, <var>0</var>),</td></tr>
<tr><th id="851">851</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psll_w_512, INTR_TYPE_2OP, X86ISD::VSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psll_w_512, INTR_TYPE_2OP, X86ISD::VSHL, <var>0</var>),</td></tr>
<tr><th id="852">852</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pslli_d_512, VSHIFT, X86ISD::VSHLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pslli_d_512, VSHIFT, X86ISD::VSHLI, <var>0</var>),</td></tr>
<tr><th id="853">853</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pslli_q_512, VSHIFT, X86ISD::VSHLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pslli_q_512, VSHIFT, X86ISD::VSHLI, <var>0</var>),</td></tr>
<tr><th id="854">854</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pslli_w_512, VSHIFT, X86ISD::VSHLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pslli_w_512, VSHIFT, X86ISD::VSHLI, <var>0</var>),</td></tr>
<tr><th id="855">855</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psllv_d_512, INTR_TYPE_2OP, X86ISD::VSHLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psllv_d_512, INTR_TYPE_2OP, X86ISD::VSHLV, <var>0</var>),</td></tr>
<tr><th id="856">856</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psllv_q_512, INTR_TYPE_2OP, X86ISD::VSHLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psllv_q_512, INTR_TYPE_2OP, X86ISD::VSHLV, <var>0</var>),</td></tr>
<tr><th id="857">857</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psllv_w_128, INTR_TYPE_2OP, X86ISD::VSHLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psllv_w_128, INTR_TYPE_2OP, X86ISD::VSHLV, <var>0</var>),</td></tr>
<tr><th id="858">858</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psllv_w_256, INTR_TYPE_2OP, X86ISD::VSHLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psllv_w_256, INTR_TYPE_2OP, X86ISD::VSHLV, <var>0</var>),</td></tr>
<tr><th id="859">859</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psllv_w_512, INTR_TYPE_2OP, X86ISD::VSHLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psllv_w_512, INTR_TYPE_2OP, X86ISD::VSHLV, <var>0</var>),</td></tr>
<tr><th id="860">860</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psra_d_512, INTR_TYPE_2OP, X86ISD::VSRA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psra_d_512, INTR_TYPE_2OP, X86ISD::VSRA, <var>0</var>),</td></tr>
<tr><th id="861">861</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psra_q_128, INTR_TYPE_2OP, X86ISD::VSRA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psra_q_128, INTR_TYPE_2OP, X86ISD::VSRA, <var>0</var>),</td></tr>
<tr><th id="862">862</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psra_q_256, INTR_TYPE_2OP, X86ISD::VSRA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psra_q_256, INTR_TYPE_2OP, X86ISD::VSRA, <var>0</var>),</td></tr>
<tr><th id="863">863</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psra_q_512, INTR_TYPE_2OP, X86ISD::VSRA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psra_q_512, INTR_TYPE_2OP, X86ISD::VSRA, <var>0</var>),</td></tr>
<tr><th id="864">864</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psra_w_512, INTR_TYPE_2OP, X86ISD::VSRA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psra_w_512, INTR_TYPE_2OP, X86ISD::VSRA, <var>0</var>),</td></tr>
<tr><th id="865">865</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrai_d_512, VSHIFT, X86ISD::VSRAI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrai_d_512, VSHIFT, X86ISD::VSRAI, <var>0</var>),</td></tr>
<tr><th id="866">866</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrai_q_128, VSHIFT, X86ISD::VSRAI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrai_q_128, VSHIFT, X86ISD::VSRAI, <var>0</var>),</td></tr>
<tr><th id="867">867</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrai_q_256, VSHIFT, X86ISD::VSRAI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrai_q_256, VSHIFT, X86ISD::VSRAI, <var>0</var>),</td></tr>
<tr><th id="868">868</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrai_q_512, VSHIFT, X86ISD::VSRAI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrai_q_512, VSHIFT, X86ISD::VSRAI, <var>0</var>),</td></tr>
<tr><th id="869">869</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrai_w_512, VSHIFT, X86ISD::VSRAI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrai_w_512, VSHIFT, X86ISD::VSRAI, <var>0</var>),</td></tr>
<tr><th id="870">870</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrav_d_512, INTR_TYPE_2OP, X86ISD::VSRAV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrav_d_512, INTR_TYPE_2OP, X86ISD::VSRAV, <var>0</var>),</td></tr>
<tr><th id="871">871</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrav_q_128, INTR_TYPE_2OP, X86ISD::VSRAV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrav_q_128, INTR_TYPE_2OP, X86ISD::VSRAV, <var>0</var>),</td></tr>
<tr><th id="872">872</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrav_q_256, INTR_TYPE_2OP, X86ISD::VSRAV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrav_q_256, INTR_TYPE_2OP, X86ISD::VSRAV, <var>0</var>),</td></tr>
<tr><th id="873">873</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrav_q_512, INTR_TYPE_2OP, X86ISD::VSRAV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrav_q_512, INTR_TYPE_2OP, X86ISD::VSRAV, <var>0</var>),</td></tr>
<tr><th id="874">874</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrav_w_128, INTR_TYPE_2OP, X86ISD::VSRAV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrav_w_128, INTR_TYPE_2OP, X86ISD::VSRAV, <var>0</var>),</td></tr>
<tr><th id="875">875</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrav_w_256, INTR_TYPE_2OP, X86ISD::VSRAV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrav_w_256, INTR_TYPE_2OP, X86ISD::VSRAV, <var>0</var>),</td></tr>
<tr><th id="876">876</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrav_w_512, INTR_TYPE_2OP, X86ISD::VSRAV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrav_w_512, INTR_TYPE_2OP, X86ISD::VSRAV, <var>0</var>),</td></tr>
<tr><th id="877">877</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrl_d_512, INTR_TYPE_2OP, X86ISD::VSRL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrl_d_512, INTR_TYPE_2OP, X86ISD::VSRL, <var>0</var>),</td></tr>
<tr><th id="878">878</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrl_q_512, INTR_TYPE_2OP, X86ISD::VSRL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrl_q_512, INTR_TYPE_2OP, X86ISD::VSRL, <var>0</var>),</td></tr>
<tr><th id="879">879</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrl_w_512, INTR_TYPE_2OP, X86ISD::VSRL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrl_w_512, INTR_TYPE_2OP, X86ISD::VSRL, <var>0</var>),</td></tr>
<tr><th id="880">880</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrli_d_512, VSHIFT, X86ISD::VSRLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrli_d_512, VSHIFT, X86ISD::VSRLI, <var>0</var>),</td></tr>
<tr><th id="881">881</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrli_q_512, VSHIFT, X86ISD::VSRLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrli_q_512, VSHIFT, X86ISD::VSRLI, <var>0</var>),</td></tr>
<tr><th id="882">882</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrli_w_512, VSHIFT, X86ISD::VSRLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrli_w_512, VSHIFT, X86ISD::VSRLI, <var>0</var>),</td></tr>
<tr><th id="883">883</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrlv_d_512, INTR_TYPE_2OP, X86ISD::VSRLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrlv_d_512, INTR_TYPE_2OP, X86ISD::VSRLV, <var>0</var>),</td></tr>
<tr><th id="884">884</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrlv_q_512, INTR_TYPE_2OP, X86ISD::VSRLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrlv_q_512, INTR_TYPE_2OP, X86ISD::VSRLV, <var>0</var>),</td></tr>
<tr><th id="885">885</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrlv_w_128, INTR_TYPE_2OP, X86ISD::VSRLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrlv_w_128, INTR_TYPE_2OP, X86ISD::VSRLV, <var>0</var>),</td></tr>
<tr><th id="886">886</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrlv_w_256, INTR_TYPE_2OP, X86ISD::VSRLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrlv_w_256, INTR_TYPE_2OP, X86ISD::VSRLV, <var>0</var>),</td></tr>
<tr><th id="887">887</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_psrlv_w_512, INTR_TYPE_2OP, X86ISD::VSRLV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_psrlv_w_512, INTR_TYPE_2OP, X86ISD::VSRLV, <var>0</var>),</td></tr>
<tr><th id="888">888</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pternlog_d_128, INTR_TYPE_4OP, X86ISD::VPTERNLOG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pternlog_d_128, INTR_TYPE_4OP, X86ISD::VPTERNLOG, <var>0</var>),</td></tr>
<tr><th id="889">889</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pternlog_d_256, INTR_TYPE_4OP, X86ISD::VPTERNLOG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pternlog_d_256, INTR_TYPE_4OP, X86ISD::VPTERNLOG, <var>0</var>),</td></tr>
<tr><th id="890">890</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pternlog_d_512, INTR_TYPE_4OP, X86ISD::VPTERNLOG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pternlog_d_512, INTR_TYPE_4OP, X86ISD::VPTERNLOG, <var>0</var>),</td></tr>
<tr><th id="891">891</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pternlog_q_128, INTR_TYPE_4OP, X86ISD::VPTERNLOG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pternlog_q_128, INTR_TYPE_4OP, X86ISD::VPTERNLOG, <var>0</var>),</td></tr>
<tr><th id="892">892</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pternlog_q_256, INTR_TYPE_4OP, X86ISD::VPTERNLOG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pternlog_q_256, INTR_TYPE_4OP, X86ISD::VPTERNLOG, <var>0</var>),</td></tr>
<tr><th id="893">893</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_pternlog_q_512, INTR_TYPE_4OP, X86ISD::VPTERNLOG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_pternlog_q_512, INTR_TYPE_4OP, X86ISD::VPTERNLOG, <var>0</var>),</td></tr>
<tr><th id="894">894</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp14_pd_128, INTR_TYPE_1OP_MASK, X86ISD::RCP14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp14_pd_128, INTR_TYPE_1OP_MASK, X86ISD::RCP14, <var>0</var>),</td></tr>
<tr><th id="895">895</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp14_pd_256, INTR_TYPE_1OP_MASK, X86ISD::RCP14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp14_pd_256, INTR_TYPE_1OP_MASK, X86ISD::RCP14, <var>0</var>),</td></tr>
<tr><th id="896">896</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp14_pd_512, INTR_TYPE_1OP_MASK, X86ISD::RCP14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp14_pd_512, INTR_TYPE_1OP_MASK, X86ISD::RCP14, <var>0</var>),</td></tr>
<tr><th id="897">897</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp14_ps_128, INTR_TYPE_1OP_MASK, X86ISD::RCP14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp14_ps_128, INTR_TYPE_1OP_MASK, X86ISD::RCP14, <var>0</var>),</td></tr>
<tr><th id="898">898</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp14_ps_256, INTR_TYPE_1OP_MASK, X86ISD::RCP14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp14_ps_256, INTR_TYPE_1OP_MASK, X86ISD::RCP14, <var>0</var>),</td></tr>
<tr><th id="899">899</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp14_ps_512, INTR_TYPE_1OP_MASK, X86ISD::RCP14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp14_ps_512, INTR_TYPE_1OP_MASK, X86ISD::RCP14, <var>0</var>),</td></tr>
<tr><th id="900">900</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp14_sd, INTR_TYPE_SCALAR_MASK, X86ISD::RCP14S, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp14_sd, INTR_TYPE_SCALAR_MASK, X86ISD::RCP14S, <var>0</var>),</td></tr>
<tr><th id="901">901</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp14_ss, INTR_TYPE_SCALAR_MASK, X86ISD::RCP14S, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp14_ss, INTR_TYPE_SCALAR_MASK, X86ISD::RCP14S, <var>0</var>),</td></tr>
<tr><th id="902">902</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp28_pd, INTR_TYPE_1OP_MASK_SAE, X86ISD::RCP28, X86ISD::RCP28_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp28_pd, INTR_TYPE_1OP_MASK_SAE, X86ISD::RCP28, X86ISD::RCP28_SAE),</td></tr>
<tr><th id="903">903</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp28_ps, INTR_TYPE_1OP_MASK_SAE, X86ISD::RCP28, X86ISD::RCP28_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp28_ps, INTR_TYPE_1OP_MASK_SAE, X86ISD::RCP28, X86ISD::RCP28_SAE),</td></tr>
<tr><th id="904">904</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp28_sd, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::RCP28S, X86ISD::RCP28S_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp28_sd, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::RCP28S, X86ISD::RCP28S_SAE),</td></tr>
<tr><th id="905">905</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rcp28_ss, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::RCP28S, X86ISD::RCP28S_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rcp28_ss, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::RCP28S, X86ISD::RCP28S_SAE),</td></tr>
<tr><th id="906">906</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt14_pd_128, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt14_pd_128, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, <var>0</var>),</td></tr>
<tr><th id="907">907</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt14_pd_256, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt14_pd_256, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, <var>0</var>),</td></tr>
<tr><th id="908">908</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt14_pd_512, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt14_pd_512, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, <var>0</var>),</td></tr>
<tr><th id="909">909</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt14_ps_128, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt14_ps_128, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, <var>0</var>),</td></tr>
<tr><th id="910">910</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt14_ps_256, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt14_ps_256, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, <var>0</var>),</td></tr>
<tr><th id="911">911</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt14_ps_512, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt14_ps_512, INTR_TYPE_1OP_MASK, X86ISD::RSQRT14, <var>0</var>),</td></tr>
<tr><th id="912">912</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt14_sd, INTR_TYPE_SCALAR_MASK, X86ISD::RSQRT14S, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt14_sd, INTR_TYPE_SCALAR_MASK, X86ISD::RSQRT14S, <var>0</var>),</td></tr>
<tr><th id="913">913</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt14_ss, INTR_TYPE_SCALAR_MASK, X86ISD::RSQRT14S, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt14_ss, INTR_TYPE_SCALAR_MASK, X86ISD::RSQRT14S, <var>0</var>),</td></tr>
<tr><th id="914">914</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt28_pd, INTR_TYPE_1OP_MASK_SAE, X86ISD::RSQRT28, X86ISD::RSQRT28_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt28_pd, INTR_TYPE_1OP_MASK_SAE,X86ISD::RSQRT28, X86ISD::RSQRT28_SAE),</td></tr>
<tr><th id="915">915</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt28_ps, INTR_TYPE_1OP_MASK_SAE, X86ISD::RSQRT28, X86ISD::RSQRT28_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt28_ps, INTR_TYPE_1OP_MASK_SAE,X86ISD::RSQRT28, X86ISD::RSQRT28_SAE),</td></tr>
<tr><th id="916">916</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt28_sd, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::RSQRT28S, X86ISD::RSQRT28S_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt28_sd, INTR_TYPE_SCALAR_MASK_SAE,X86ISD::RSQRT28S, X86ISD::RSQRT28S_SAE),</td></tr>
<tr><th id="917">917</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_rsqrt28_ss, INTR_TYPE_SCALAR_MASK_SAE, X86ISD::RSQRT28S, X86ISD::RSQRT28S_SAE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_rsqrt28_ss, INTR_TYPE_SCALAR_MASK_SAE,X86ISD::RSQRT28S, X86ISD::RSQRT28S_SAE),</td></tr>
<tr><th id="918">918</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_sitofp_round, INTR_TYPE_1OP, ISD::SINT_TO_FP, X86ISD::SINT_TO_FP_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_sitofp_round, INTR_TYPE_1OP, ISD::SINT_TO_FP, X86ISD::SINT_TO_FP_RND),</td></tr>
<tr><th id="919">919</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_sqrt_pd_512, INTR_TYPE_1OP, ISD::FSQRT, X86ISD::FSQRT_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_sqrt_pd_512, INTR_TYPE_1OP, ISD::FSQRT, X86ISD::FSQRT_RND),</td></tr>
<tr><th id="920">920</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_sqrt_ps_512, INTR_TYPE_1OP, ISD::FSQRT, X86ISD::FSQRT_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_sqrt_ps_512, INTR_TYPE_1OP, ISD::FSQRT, X86ISD::FSQRT_RND),</td></tr>
<tr><th id="921">921</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_sub_pd_512, INTR_TYPE_2OP, ISD::FSUB, X86ISD::FSUB_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_sub_pd_512, INTR_TYPE_2OP, ISD::FSUB, X86ISD::FSUB_RND),</td></tr>
<tr><th id="922">922</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_sub_ps_512, INTR_TYPE_2OP, ISD::FSUB, X86ISD::FSUB_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_sub_ps_512, INTR_TYPE_2OP, ISD::FSUB, X86ISD::FSUB_RND),</td></tr>
<tr><th id="923">923</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_uitofp_round, INTR_TYPE_1OP, ISD::UINT_TO_FP, X86ISD::UINT_TO_FP_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_uitofp_round, INTR_TYPE_1OP, ISD::UINT_TO_FP, X86ISD::UINT_TO_FP_RND),</td></tr>
<tr><th id="924">924</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcomi_sd, COMI_RM, X86ISD::COMI, X86ISD::UCOMI }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcomi_sd, COMI_RM, X86ISD::COMI, X86ISD::UCOMI),</td></tr>
<tr><th id="925">925</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcomi_ss, COMI_RM, X86ISD::COMI, X86ISD::UCOMI }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcomi_ss, COMI_RM, X86ISD::COMI, X86ISD::UCOMI),</td></tr>
<tr><th id="926">926</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcvtsd2si32, INTR_TYPE_1OP, X86ISD::CVTS2SI, X86ISD::CVTS2SI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcvtsd2si32, INTR_TYPE_1OP, X86ISD::CVTS2SI, X86ISD::CVTS2SI_RND),</td></tr>
<tr><th id="927">927</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcvtsd2si64, INTR_TYPE_1OP, X86ISD::CVTS2SI, X86ISD::CVTS2SI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcvtsd2si64, INTR_TYPE_1OP, X86ISD::CVTS2SI, X86ISD::CVTS2SI_RND),</td></tr>
<tr><th id="928">928</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcvtsd2usi32, INTR_TYPE_1OP, X86ISD::CVTS2UI, X86ISD::CVTS2UI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcvtsd2usi32, INTR_TYPE_1OP, X86ISD::CVTS2UI, X86ISD::CVTS2UI_RND),</td></tr>
<tr><th id="929">929</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcvtsd2usi64, INTR_TYPE_1OP, X86ISD::CVTS2UI, X86ISD::CVTS2UI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcvtsd2usi64, INTR_TYPE_1OP, X86ISD::CVTS2UI, X86ISD::CVTS2UI_RND),</td></tr>
<tr><th id="930">930</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcvtss2si32, INTR_TYPE_1OP, X86ISD::CVTS2SI, X86ISD::CVTS2SI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcvtss2si32, INTR_TYPE_1OP, X86ISD::CVTS2SI, X86ISD::CVTS2SI_RND),</td></tr>
<tr><th id="931">931</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcvtss2si64, INTR_TYPE_1OP, X86ISD::CVTS2SI, X86ISD::CVTS2SI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcvtss2si64, INTR_TYPE_1OP, X86ISD::CVTS2SI, X86ISD::CVTS2SI_RND),</td></tr>
<tr><th id="932">932</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcvtss2usi32, INTR_TYPE_1OP, X86ISD::CVTS2UI, X86ISD::CVTS2UI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcvtss2usi32, INTR_TYPE_1OP, X86ISD::CVTS2UI, X86ISD::CVTS2UI_RND),</td></tr>
<tr><th id="933">933</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vcvtss2usi64, INTR_TYPE_1OP, X86ISD::CVTS2UI, X86ISD::CVTS2UI_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vcvtss2usi64, INTR_TYPE_1OP, X86ISD::CVTS2UI, X86ISD::CVTS2UI_RND),</td></tr>
<tr><th id="934">934</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vfmadd_f32, INTR_TYPE_3OP, ISD::FMA, X86ISD::FMADD_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vfmadd_f32, INTR_TYPE_3OP, ISD::FMA, X86ISD::FMADD_RND),</td></tr>
<tr><th id="935">935</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vfmadd_f64, INTR_TYPE_3OP, ISD::FMA, X86ISD::FMADD_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vfmadd_f64, INTR_TYPE_3OP, ISD::FMA, X86ISD::FMADD_RND),</td></tr>
<tr><th id="936">936</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vfmadd_pd_512, INTR_TYPE_3OP, ISD::FMA, X86ISD::FMADD_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vfmadd_pd_512, INTR_TYPE_3OP, ISD::FMA, X86ISD::FMADD_RND),</td></tr>
<tr><th id="937">937</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vfmadd_ps_512, INTR_TYPE_3OP, ISD::FMA, X86ISD::FMADD_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vfmadd_ps_512, INTR_TYPE_3OP, ISD::FMA, X86ISD::FMADD_RND),</td></tr>
<tr><th id="938">938</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vfmaddsub_pd_512, INTR_TYPE_3OP, X86ISD::FMADDSUB, X86ISD::FMADDSUB_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vfmaddsub_pd_512, INTR_TYPE_3OP, X86ISD::FMADDSUB,</td></tr>
<tr><th id="939">939</th><td>                     X86ISD::FMADDSUB_RND),</td></tr>
<tr><th id="940">940</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vfmaddsub_ps_512, INTR_TYPE_3OP, X86ISD::FMADDSUB, X86ISD::FMADDSUB_RND }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vfmaddsub_ps_512, INTR_TYPE_3OP, X86ISD::FMADDSUB,</td></tr>
<tr><th id="941">941</th><td>                     X86ISD::FMADDSUB_RND),</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpbusd_128, INTR_TYPE_3OP, X86ISD::VPDPBUSD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpbusd_128,  INTR_TYPE_3OP, X86ISD::VPDPBUSD, <var>0</var>),</td></tr>
<tr><th id="944">944</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpbusd_256, INTR_TYPE_3OP, X86ISD::VPDPBUSD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpbusd_256,  INTR_TYPE_3OP, X86ISD::VPDPBUSD, <var>0</var>),</td></tr>
<tr><th id="945">945</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpbusd_512, INTR_TYPE_3OP, X86ISD::VPDPBUSD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpbusd_512,  INTR_TYPE_3OP, X86ISD::VPDPBUSD, <var>0</var>),</td></tr>
<tr><th id="946">946</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpbusds_128, INTR_TYPE_3OP, X86ISD::VPDPBUSDS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpbusds_128, INTR_TYPE_3OP, X86ISD::VPDPBUSDS, <var>0</var>),</td></tr>
<tr><th id="947">947</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpbusds_256, INTR_TYPE_3OP, X86ISD::VPDPBUSDS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpbusds_256, INTR_TYPE_3OP, X86ISD::VPDPBUSDS, <var>0</var>),</td></tr>
<tr><th id="948">948</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpbusds_512, INTR_TYPE_3OP, X86ISD::VPDPBUSDS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpbusds_512, INTR_TYPE_3OP, X86ISD::VPDPBUSDS, <var>0</var>),</td></tr>
<tr><th id="949">949</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpwssd_128, INTR_TYPE_3OP, X86ISD::VPDPWSSD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpwssd_128,  INTR_TYPE_3OP, X86ISD::VPDPWSSD, <var>0</var>),</td></tr>
<tr><th id="950">950</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpwssd_256, INTR_TYPE_3OP, X86ISD::VPDPWSSD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpwssd_256,  INTR_TYPE_3OP, X86ISD::VPDPWSSD, <var>0</var>),</td></tr>
<tr><th id="951">951</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpwssd_512, INTR_TYPE_3OP, X86ISD::VPDPWSSD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpwssd_512,  INTR_TYPE_3OP, X86ISD::VPDPWSSD, <var>0</var>),</td></tr>
<tr><th id="952">952</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpwssds_128, INTR_TYPE_3OP, X86ISD::VPDPWSSDS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpwssds_128, INTR_TYPE_3OP, X86ISD::VPDPWSSDS, <var>0</var>),</td></tr>
<tr><th id="953">953</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpwssds_256, INTR_TYPE_3OP, X86ISD::VPDPWSSDS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpwssds_256, INTR_TYPE_3OP, X86ISD::VPDPWSSDS, <var>0</var>),</td></tr>
<tr><th id="954">954</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpdpwssds_512, INTR_TYPE_3OP, X86ISD::VPDPWSSDS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpdpwssds_512, INTR_TYPE_3OP, X86ISD::VPDPWSSDS, <var>0</var>),</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_d_128, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_d_128, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="957">957</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_d_256, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_d_256, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="958">958</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_d_512, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_d_512, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="959">959</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_hi_128, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_hi_128, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="960">960</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_hi_256, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_hi_256, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="961">961</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_hi_512, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_hi_512, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="962">962</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_pd_128, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_pd_128, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="963">963</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_pd_256, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_pd_256, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="964">964</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_pd_512, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_pd_512, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="965">965</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_ps_128, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_ps_128, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="966">966</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_ps_256, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_ps_256, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="967">967</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_ps_512, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_ps_512, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="968">968</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_q_128, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_q_128, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="969">969</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_q_256, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_q_256, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="970">970</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_q_512, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_q_512, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="971">971</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_qi_128, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_qi_128, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="972">972</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_qi_256, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_qi_256, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="973">973</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermi2var_qi_512, INTR_TYPE_3OP, X86ISD::VPERMV3, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermi2var_qi_512, INTR_TYPE_3OP, X86ISD::VPERMV3, <var>0</var>),</td></tr>
<tr><th id="974">974</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermilvar_pd_512, INTR_TYPE_2OP, X86ISD::VPERMILPV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermilvar_pd_512, INTR_TYPE_2OP, X86ISD::VPERMILPV, <var>0</var>),</td></tr>
<tr><th id="975">975</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpermilvar_ps_512, INTR_TYPE_2OP, X86ISD::VPERMILPV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpermilvar_ps_512, INTR_TYPE_2OP, X86ISD::VPERMILPV, <var>0</var>),</td></tr>
<tr><th id="976">976</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpmadd52h_uq_128, IFMA_OP, X86ISD::VPMADD52H, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpmadd52h_uq_128 , IFMA_OP, X86ISD::VPMADD52H, <var>0</var>),</td></tr>
<tr><th id="977">977</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpmadd52h_uq_256, IFMA_OP, X86ISD::VPMADD52H, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpmadd52h_uq_256 , IFMA_OP, X86ISD::VPMADD52H, <var>0</var>),</td></tr>
<tr><th id="978">978</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpmadd52h_uq_512, IFMA_OP, X86ISD::VPMADD52H, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpmadd52h_uq_512 , IFMA_OP, X86ISD::VPMADD52H, <var>0</var>),</td></tr>
<tr><th id="979">979</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpmadd52l_uq_128, IFMA_OP, X86ISD::VPMADD52L, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpmadd52l_uq_128 , IFMA_OP, X86ISD::VPMADD52L, <var>0</var>),</td></tr>
<tr><th id="980">980</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpmadd52l_uq_256, IFMA_OP, X86ISD::VPMADD52L, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpmadd52l_uq_256 , IFMA_OP, X86ISD::VPMADD52L, <var>0</var>),</td></tr>
<tr><th id="981">981</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpmadd52l_uq_512, IFMA_OP, X86ISD::VPMADD52L, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpmadd52l_uq_512 , IFMA_OP, X86ISD::VPMADD52L, <var>0</var>),</td></tr>
<tr><th id="982">982</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpshufbitqmb_128, INTR_TYPE_2OP, X86ISD::VPSHUFBITQMB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpshufbitqmb_128, INTR_TYPE_2OP, X86ISD::VPSHUFBITQMB, <var>0</var>),</td></tr>
<tr><th id="983">983</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpshufbitqmb_256, INTR_TYPE_2OP, X86ISD::VPSHUFBITQMB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpshufbitqmb_256, INTR_TYPE_2OP, X86ISD::VPSHUFBITQMB, <var>0</var>),</td></tr>
<tr><th id="984">984</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512_vpshufbitqmb_512, INTR_TYPE_2OP, X86ISD::VPSHUFBITQMB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512_vpshufbitqmb_512, INTR_TYPE_2OP, X86ISD::VPSHUFBITQMB, <var>0</var>),</td></tr>
<tr><th id="985">985</th><td>  <i>// bfloat16</i></td></tr>
<tr><th id="986">986</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512bf16_cvtne2ps2bf16_128, INTR_TYPE_2OP, X86ISD::CVTNE2PS2BF16, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512bf16_cvtne2ps2bf16_128, INTR_TYPE_2OP, X86ISD::CVTNE2PS2BF16, <var>0</var>),</td></tr>
<tr><th id="987">987</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512bf16_cvtne2ps2bf16_256, INTR_TYPE_2OP, X86ISD::CVTNE2PS2BF16, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512bf16_cvtne2ps2bf16_256, INTR_TYPE_2OP, X86ISD::CVTNE2PS2BF16, <var>0</var>),</td></tr>
<tr><th id="988">988</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512bf16_cvtne2ps2bf16_512, INTR_TYPE_2OP, X86ISD::CVTNE2PS2BF16, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512bf16_cvtne2ps2bf16_512, INTR_TYPE_2OP, X86ISD::CVTNE2PS2BF16, <var>0</var>),</td></tr>
<tr><th id="989">989</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512bf16_cvtneps2bf16_256, INTR_TYPE_1OP, X86ISD::CVTNEPS2BF16, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512bf16_cvtneps2bf16_256, INTR_TYPE_1OP, X86ISD::CVTNEPS2BF16, <var>0</var>),</td></tr>
<tr><th id="990">990</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512bf16_cvtneps2bf16_512, INTR_TYPE_1OP, X86ISD::CVTNEPS2BF16, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512bf16_cvtneps2bf16_512, INTR_TYPE_1OP, X86ISD::CVTNEPS2BF16, <var>0</var>),</td></tr>
<tr><th id="991">991</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512bf16_dpbf16ps_128, INTR_TYPE_3OP, X86ISD::DPBF16PS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512bf16_dpbf16ps_128, INTR_TYPE_3OP, X86ISD::DPBF16PS, <var>0</var>),</td></tr>
<tr><th id="992">992</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512bf16_dpbf16ps_256, INTR_TYPE_3OP, X86ISD::DPBF16PS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512bf16_dpbf16ps_256, INTR_TYPE_3OP, X86ISD::DPBF16PS, <var>0</var>),</td></tr>
<tr><th id="993">993</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512bf16_dpbf16ps_512, INTR_TYPE_3OP, X86ISD::DPBF16PS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512bf16_dpbf16ps_512, INTR_TYPE_3OP, X86ISD::DPBF16PS, <var>0</var>),</td></tr>
<tr><th id="994">994</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_avx512bf16_mask_cvtneps2bf16_128, CVTNEPS2BF16_MASK, X86ISD::CVTNEPS2BF16, X86ISD::MCVTNEPS2BF16 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(avx512bf16_mask_cvtneps2bf16_128, CVTNEPS2BF16_MASK, X86ISD::CVTNEPS2BF16, X86ISD::MCVTNEPS2BF16),</td></tr>
<tr><th id="995">995</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_bmi_bextr_32, INTR_TYPE_2OP, X86ISD::BEXTR, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(bmi_bextr_32,         INTR_TYPE_2OP, X86ISD::BEXTR, <var>0</var>),</td></tr>
<tr><th id="996">996</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_bmi_bextr_64, INTR_TYPE_2OP, X86ISD::BEXTR, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(bmi_bextr_64,         INTR_TYPE_2OP, X86ISD::BEXTR, <var>0</var>),</td></tr>
<tr><th id="997">997</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_bmi_bzhi_32, INTR_TYPE_2OP, X86ISD::BZHI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(bmi_bzhi_32,          INTR_TYPE_2OP, X86ISD::BZHI, <var>0</var>),</td></tr>
<tr><th id="998">998</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_bmi_bzhi_64, INTR_TYPE_2OP, X86ISD::BZHI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(bmi_bzhi_64,          INTR_TYPE_2OP, X86ISD::BZHI, <var>0</var>),</td></tr>
<tr><th id="999">999</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_cmp_ps, INTR_TYPE_3OP, X86ISD::CMPP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_cmp_ps,        INTR_TYPE_3OP, X86ISD::CMPP, <var>0</var>),</td></tr>
<tr><th id="1000">1000</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_comieq_ss, COMI, X86ISD::COMI, ISD::SETEQ }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_comieq_ss,     COMI, X86ISD::COMI, ISD::SETEQ),</td></tr>
<tr><th id="1001">1001</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_comige_ss, COMI, X86ISD::COMI, ISD::SETGE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_comige_ss,     COMI, X86ISD::COMI, ISD::SETGE),</td></tr>
<tr><th id="1002">1002</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_comigt_ss, COMI, X86ISD::COMI, ISD::SETGT }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_comigt_ss,     COMI, X86ISD::COMI, ISD::SETGT),</td></tr>
<tr><th id="1003">1003</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_comile_ss, COMI, X86ISD::COMI, ISD::SETLE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_comile_ss,     COMI, X86ISD::COMI, ISD::SETLE),</td></tr>
<tr><th id="1004">1004</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_comilt_ss, COMI, X86ISD::COMI, ISD::SETLT }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_comilt_ss,     COMI, X86ISD::COMI, ISD::SETLT),</td></tr>
<tr><th id="1005">1005</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_comineq_ss, COMI, X86ISD::COMI, ISD::SETNE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_comineq_ss,    COMI, X86ISD::COMI, ISD::SETNE),</td></tr>
<tr><th id="1006">1006</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_cvtss2si, INTR_TYPE_1OP, X86ISD::CVTS2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_cvtss2si,      INTR_TYPE_1OP, X86ISD::CVTS2SI, <var>0</var>),</td></tr>
<tr><th id="1007">1007</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_cvtss2si64, INTR_TYPE_1OP, X86ISD::CVTS2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_cvtss2si64,    INTR_TYPE_1OP, X86ISD::CVTS2SI, <var>0</var>),</td></tr>
<tr><th id="1008">1008</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_cvttss2si, INTR_TYPE_1OP, X86ISD::CVTTS2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_cvttss2si,     INTR_TYPE_1OP, X86ISD::CVTTS2SI, <var>0</var>),</td></tr>
<tr><th id="1009">1009</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_cvttss2si64, INTR_TYPE_1OP, X86ISD::CVTTS2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_cvttss2si64,   INTR_TYPE_1OP, X86ISD::CVTTS2SI, <var>0</var>),</td></tr>
<tr><th id="1010">1010</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_max_ps, INTR_TYPE_2OP, X86ISD::FMAX, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_max_ps,        INTR_TYPE_2OP, X86ISD::FMAX, <var>0</var>),</td></tr>
<tr><th id="1011">1011</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_max_ss, INTR_TYPE_2OP, X86ISD::FMAXS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_max_ss,        INTR_TYPE_2OP, X86ISD::FMAXS, <var>0</var>),</td></tr>
<tr><th id="1012">1012</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_min_ps, INTR_TYPE_2OP, X86ISD::FMIN, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_min_ps,        INTR_TYPE_2OP, X86ISD::FMIN, <var>0</var>),</td></tr>
<tr><th id="1013">1013</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_min_ss, INTR_TYPE_2OP, X86ISD::FMINS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_min_ss,        INTR_TYPE_2OP, X86ISD::FMINS, <var>0</var>),</td></tr>
<tr><th id="1014">1014</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_movmsk_ps, INTR_TYPE_1OP, X86ISD::MOVMSK, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_movmsk_ps,     INTR_TYPE_1OP, X86ISD::MOVMSK, <var>0</var>),</td></tr>
<tr><th id="1015">1015</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_rcp_ps, INTR_TYPE_1OP, X86ISD::FRCP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_rcp_ps,        INTR_TYPE_1OP, X86ISD::FRCP, <var>0</var>),</td></tr>
<tr><th id="1016">1016</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_rsqrt_ps, INTR_TYPE_1OP, X86ISD::FRSQRT, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_rsqrt_ps,      INTR_TYPE_1OP, X86ISD::FRSQRT, <var>0</var>),</td></tr>
<tr><th id="1017">1017</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_ucomieq_ss, COMI, X86ISD::UCOMI, ISD::SETEQ }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_ucomieq_ss,    COMI, X86ISD::UCOMI, ISD::SETEQ),</td></tr>
<tr><th id="1018">1018</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_ucomige_ss, COMI, X86ISD::UCOMI, ISD::SETGE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_ucomige_ss,    COMI, X86ISD::UCOMI, ISD::SETGE),</td></tr>
<tr><th id="1019">1019</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_ucomigt_ss, COMI, X86ISD::UCOMI, ISD::SETGT }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_ucomigt_ss,    COMI, X86ISD::UCOMI, ISD::SETGT),</td></tr>
<tr><th id="1020">1020</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_ucomile_ss, COMI, X86ISD::UCOMI, ISD::SETLE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_ucomile_ss,    COMI, X86ISD::UCOMI, ISD::SETLE),</td></tr>
<tr><th id="1021">1021</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_ucomilt_ss, COMI, X86ISD::UCOMI, ISD::SETLT }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_ucomilt_ss,    COMI, X86ISD::UCOMI, ISD::SETLT),</td></tr>
<tr><th id="1022">1022</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse_ucomineq_ss, COMI, X86ISD::UCOMI, ISD::SETNE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse_ucomineq_ss,   COMI, X86ISD::UCOMI, ISD::SETNE),</td></tr>
<tr><th id="1023">1023</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cmp_pd, INTR_TYPE_3OP, X86ISD::CMPP, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cmp_pd,       INTR_TYPE_3OP, X86ISD::CMPP, <var>0</var>),</td></tr>
<tr><th id="1024">1024</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_comieq_sd, COMI, X86ISD::COMI, ISD::SETEQ }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_comieq_sd,    COMI, X86ISD::COMI, ISD::SETEQ),</td></tr>
<tr><th id="1025">1025</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_comige_sd, COMI, X86ISD::COMI, ISD::SETGE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_comige_sd,    COMI, X86ISD::COMI, ISD::SETGE),</td></tr>
<tr><th id="1026">1026</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_comigt_sd, COMI, X86ISD::COMI, ISD::SETGT }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_comigt_sd,    COMI, X86ISD::COMI, ISD::SETGT),</td></tr>
<tr><th id="1027">1027</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_comile_sd, COMI, X86ISD::COMI, ISD::SETLE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_comile_sd,    COMI, X86ISD::COMI, ISD::SETLE),</td></tr>
<tr><th id="1028">1028</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_comilt_sd, COMI, X86ISD::COMI, ISD::SETLT }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_comilt_sd,    COMI, X86ISD::COMI, ISD::SETLT),</td></tr>
<tr><th id="1029">1029</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_comineq_sd, COMI, X86ISD::COMI, ISD::SETNE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_comineq_sd,   COMI, X86ISD::COMI, ISD::SETNE),</td></tr>
<tr><th id="1030">1030</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvtpd2dq, INTR_TYPE_1OP, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvtpd2dq,     INTR_TYPE_1OP, X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="1031">1031</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvtpd2ps, INTR_TYPE_1OP, X86ISD::VFPROUND, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvtpd2ps,     INTR_TYPE_1OP, X86ISD::VFPROUND, <var>0</var>),</td></tr>
<tr><th id="1032">1032</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvtps2dq, INTR_TYPE_1OP, X86ISD::CVTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvtps2dq,     INTR_TYPE_1OP, X86ISD::CVTP2SI, <var>0</var>),</td></tr>
<tr><th id="1033">1033</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvtsd2si, INTR_TYPE_1OP, X86ISD::CVTS2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvtsd2si,     INTR_TYPE_1OP, X86ISD::CVTS2SI, <var>0</var>),</td></tr>
<tr><th id="1034">1034</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvtsd2si64, INTR_TYPE_1OP, X86ISD::CVTS2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvtsd2si64,   INTR_TYPE_1OP, X86ISD::CVTS2SI, <var>0</var>),</td></tr>
<tr><th id="1035">1035</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvtsd2ss, INTR_TYPE_2OP, X86ISD::VFPROUNDS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvtsd2ss,     INTR_TYPE_2OP, X86ISD::VFPROUNDS, <var>0</var>),</td></tr>
<tr><th id="1036">1036</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvttpd2dq, INTR_TYPE_1OP, X86ISD::CVTTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvttpd2dq,    INTR_TYPE_1OP, X86ISD::CVTTP2SI, <var>0</var>),</td></tr>
<tr><th id="1037">1037</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvttps2dq, INTR_TYPE_1OP, X86ISD::CVTTP2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvttps2dq,    INTR_TYPE_1OP, X86ISD::CVTTP2SI, <var>0</var>),</td></tr>
<tr><th id="1038">1038</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvttsd2si, INTR_TYPE_1OP, X86ISD::CVTTS2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvttsd2si,    INTR_TYPE_1OP, X86ISD::CVTTS2SI, <var>0</var>),</td></tr>
<tr><th id="1039">1039</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_cvttsd2si64, INTR_TYPE_1OP, X86ISD::CVTTS2SI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_cvttsd2si64,  INTR_TYPE_1OP, X86ISD::CVTTS2SI, <var>0</var>),</td></tr>
<tr><th id="1040">1040</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_max_pd, INTR_TYPE_2OP, X86ISD::FMAX, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_max_pd,       INTR_TYPE_2OP, X86ISD::FMAX, <var>0</var>),</td></tr>
<tr><th id="1041">1041</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_max_sd, INTR_TYPE_2OP, X86ISD::FMAXS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_max_sd,       INTR_TYPE_2OP, X86ISD::FMAXS, <var>0</var>),</td></tr>
<tr><th id="1042">1042</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_min_pd, INTR_TYPE_2OP, X86ISD::FMIN, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_min_pd,       INTR_TYPE_2OP, X86ISD::FMIN, <var>0</var>),</td></tr>
<tr><th id="1043">1043</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_min_sd, INTR_TYPE_2OP, X86ISD::FMINS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_min_sd,       INTR_TYPE_2OP, X86ISD::FMINS, <var>0</var>),</td></tr>
<tr><th id="1044">1044</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_movmsk_pd, INTR_TYPE_1OP, X86ISD::MOVMSK, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_movmsk_pd,    INTR_TYPE_1OP, X86ISD::MOVMSK, <var>0</var>),</td></tr>
<tr><th id="1045">1045</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_packssdw_128, INTR_TYPE_2OP, X86ISD::PACKSS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_packssdw_128, INTR_TYPE_2OP, X86ISD::PACKSS, <var>0</var>),</td></tr>
<tr><th id="1046">1046</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_packsswb_128, INTR_TYPE_2OP, X86ISD::PACKSS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_packsswb_128, INTR_TYPE_2OP, X86ISD::PACKSS, <var>0</var>),</td></tr>
<tr><th id="1047">1047</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_packuswb_128, INTR_TYPE_2OP, X86ISD::PACKUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_packuswb_128, INTR_TYPE_2OP, X86ISD::PACKUS, <var>0</var>),</td></tr>
<tr><th id="1048">1048</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_pavg_b, INTR_TYPE_2OP, X86ISD::AVG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_pavg_b,       INTR_TYPE_2OP, X86ISD::AVG, <var>0</var>),</td></tr>
<tr><th id="1049">1049</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_pavg_w, INTR_TYPE_2OP, X86ISD::AVG, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_pavg_w,       INTR_TYPE_2OP, X86ISD::AVG, <var>0</var>),</td></tr>
<tr><th id="1050">1050</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_pmadd_wd, INTR_TYPE_2OP, X86ISD::VPMADDWD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_pmadd_wd,     INTR_TYPE_2OP, X86ISD::VPMADDWD, <var>0</var>),</td></tr>
<tr><th id="1051">1051</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_pmovmskb_128, INTR_TYPE_1OP, X86ISD::MOVMSK, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_pmovmskb_128, INTR_TYPE_1OP, X86ISD::MOVMSK, <var>0</var>),</td></tr>
<tr><th id="1052">1052</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_pmulh_w, INTR_TYPE_2OP, ISD::MULHS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_pmulh_w,      INTR_TYPE_2OP, ISD::MULHS, <var>0</var>),</td></tr>
<tr><th id="1053">1053</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_pmulhu_w, INTR_TYPE_2OP, ISD::MULHU, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_pmulhu_w,     INTR_TYPE_2OP, ISD::MULHU, <var>0</var>),</td></tr>
<tr><th id="1054">1054</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psad_bw, INTR_TYPE_2OP, X86ISD::PSADBW, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psad_bw,      INTR_TYPE_2OP, X86ISD::PSADBW, <var>0</var>),</td></tr>
<tr><th id="1055">1055</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psll_d, INTR_TYPE_2OP, X86ISD::VSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psll_d,       INTR_TYPE_2OP, X86ISD::VSHL, <var>0</var>),</td></tr>
<tr><th id="1056">1056</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psll_q, INTR_TYPE_2OP, X86ISD::VSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psll_q,       INTR_TYPE_2OP, X86ISD::VSHL, <var>0</var>),</td></tr>
<tr><th id="1057">1057</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psll_w, INTR_TYPE_2OP, X86ISD::VSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psll_w,       INTR_TYPE_2OP, X86ISD::VSHL, <var>0</var>),</td></tr>
<tr><th id="1058">1058</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_pslli_d, VSHIFT, X86ISD::VSHLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_pslli_d,      VSHIFT, X86ISD::VSHLI, <var>0</var>),</td></tr>
<tr><th id="1059">1059</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_pslli_q, VSHIFT, X86ISD::VSHLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_pslli_q,      VSHIFT, X86ISD::VSHLI, <var>0</var>),</td></tr>
<tr><th id="1060">1060</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_pslli_w, VSHIFT, X86ISD::VSHLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_pslli_w,      VSHIFT, X86ISD::VSHLI, <var>0</var>),</td></tr>
<tr><th id="1061">1061</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psra_d, INTR_TYPE_2OP, X86ISD::VSRA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psra_d,       INTR_TYPE_2OP, X86ISD::VSRA, <var>0</var>),</td></tr>
<tr><th id="1062">1062</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psra_w, INTR_TYPE_2OP, X86ISD::VSRA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psra_w,       INTR_TYPE_2OP, X86ISD::VSRA, <var>0</var>),</td></tr>
<tr><th id="1063">1063</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psrai_d, VSHIFT, X86ISD::VSRAI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psrai_d,      VSHIFT, X86ISD::VSRAI, <var>0</var>),</td></tr>
<tr><th id="1064">1064</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psrai_w, VSHIFT, X86ISD::VSRAI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psrai_w,      VSHIFT, X86ISD::VSRAI, <var>0</var>),</td></tr>
<tr><th id="1065">1065</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psrl_d, INTR_TYPE_2OP, X86ISD::VSRL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psrl_d,       INTR_TYPE_2OP, X86ISD::VSRL, <var>0</var>),</td></tr>
<tr><th id="1066">1066</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psrl_q, INTR_TYPE_2OP, X86ISD::VSRL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psrl_q,       INTR_TYPE_2OP, X86ISD::VSRL, <var>0</var>),</td></tr>
<tr><th id="1067">1067</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psrl_w, INTR_TYPE_2OP, X86ISD::VSRL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psrl_w,       INTR_TYPE_2OP, X86ISD::VSRL, <var>0</var>),</td></tr>
<tr><th id="1068">1068</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psrli_d, VSHIFT, X86ISD::VSRLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psrli_d,      VSHIFT, X86ISD::VSRLI, <var>0</var>),</td></tr>
<tr><th id="1069">1069</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psrli_q, VSHIFT, X86ISD::VSRLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psrli_q,      VSHIFT, X86ISD::VSRLI, <var>0</var>),</td></tr>
<tr><th id="1070">1070</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_psrli_w, VSHIFT, X86ISD::VSRLI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_psrli_w,      VSHIFT, X86ISD::VSRLI, <var>0</var>),</td></tr>
<tr><th id="1071">1071</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_ucomieq_sd, COMI, X86ISD::UCOMI, ISD::SETEQ }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_ucomieq_sd,   COMI, X86ISD::UCOMI, ISD::SETEQ),</td></tr>
<tr><th id="1072">1072</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_ucomige_sd, COMI, X86ISD::UCOMI, ISD::SETGE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_ucomige_sd,   COMI, X86ISD::UCOMI, ISD::SETGE),</td></tr>
<tr><th id="1073">1073</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_ucomigt_sd, COMI, X86ISD::UCOMI, ISD::SETGT }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_ucomigt_sd,   COMI, X86ISD::UCOMI, ISD::SETGT),</td></tr>
<tr><th id="1074">1074</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_ucomile_sd, COMI, X86ISD::UCOMI, ISD::SETLE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_ucomile_sd,   COMI, X86ISD::UCOMI, ISD::SETLE),</td></tr>
<tr><th id="1075">1075</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_ucomilt_sd, COMI, X86ISD::UCOMI, ISD::SETLT }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_ucomilt_sd,   COMI, X86ISD::UCOMI, ISD::SETLT),</td></tr>
<tr><th id="1076">1076</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse2_ucomineq_sd, COMI, X86ISD::UCOMI, ISD::SETNE }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse2_ucomineq_sd,  COMI, X86ISD::UCOMI, ISD::SETNE),</td></tr>
<tr><th id="1077">1077</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse3_addsub_pd, INTR_TYPE_2OP, X86ISD::ADDSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse3_addsub_pd,    INTR_TYPE_2OP, X86ISD::ADDSUB, <var>0</var>),</td></tr>
<tr><th id="1078">1078</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse3_addsub_ps, INTR_TYPE_2OP, X86ISD::ADDSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse3_addsub_ps,    INTR_TYPE_2OP, X86ISD::ADDSUB, <var>0</var>),</td></tr>
<tr><th id="1079">1079</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse3_hadd_pd, INTR_TYPE_2OP, X86ISD::FHADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse3_hadd_pd,      INTR_TYPE_2OP, X86ISD::FHADD, <var>0</var>),</td></tr>
<tr><th id="1080">1080</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse3_hadd_ps, INTR_TYPE_2OP, X86ISD::FHADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse3_hadd_ps,      INTR_TYPE_2OP, X86ISD::FHADD, <var>0</var>),</td></tr>
<tr><th id="1081">1081</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse3_hsub_pd, INTR_TYPE_2OP, X86ISD::FHSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse3_hsub_pd,      INTR_TYPE_2OP, X86ISD::FHSUB, <var>0</var>),</td></tr>
<tr><th id="1082">1082</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse3_hsub_ps, INTR_TYPE_2OP, X86ISD::FHSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse3_hsub_ps,      INTR_TYPE_2OP, X86ISD::FHSUB, <var>0</var>),</td></tr>
<tr><th id="1083">1083</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_blendvpd, BLENDV, X86ISD::BLENDV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_blendvpd,    BLENDV, X86ISD::BLENDV, <var>0</var>),</td></tr>
<tr><th id="1084">1084</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_blendvps, BLENDV, X86ISD::BLENDV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_blendvps,    BLENDV, X86ISD::BLENDV, <var>0</var>),</td></tr>
<tr><th id="1085">1085</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_insertps, INTR_TYPE_3OP, X86ISD::INSERTPS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_insertps,    INTR_TYPE_3OP, X86ISD::INSERTPS, <var>0</var>),</td></tr>
<tr><th id="1086">1086</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_packusdw, INTR_TYPE_2OP, X86ISD::PACKUS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_packusdw,    INTR_TYPE_2OP, X86ISD::PACKUS, <var>0</var>),</td></tr>
<tr><th id="1087">1087</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_pblendvb, BLENDV, X86ISD::BLENDV, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_pblendvb,    BLENDV, X86ISD::BLENDV, <var>0</var>),</td></tr>
<tr><th id="1088">1088</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_phminposuw, INTR_TYPE_1OP, X86ISD::PHMINPOS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_phminposuw,  INTR_TYPE_1OP, X86ISD::PHMINPOS, <var>0</var>),</td></tr>
<tr><th id="1089">1089</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_round_pd, ROUNDP, X86ISD::VRNDSCALE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_round_pd,    ROUNDP, X86ISD::VRNDSCALE, <var>0</var>),</td></tr>
<tr><th id="1090">1090</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_round_ps, ROUNDP, X86ISD::VRNDSCALE, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_round_ps,    ROUNDP, X86ISD::VRNDSCALE, <var>0</var>),</td></tr>
<tr><th id="1091">1091</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_round_sd, ROUNDS, X86ISD::VRNDSCALES, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_round_sd,    ROUNDS, X86ISD::VRNDSCALES, <var>0</var>),</td></tr>
<tr><th id="1092">1092</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse41_round_ss, ROUNDS, X86ISD::VRNDSCALES, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse41_round_ss,    ROUNDS, X86ISD::VRNDSCALES, <var>0</var>),</td></tr>
<tr><th id="1093">1093</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse4a_extrqi, INTR_TYPE_3OP, X86ISD::EXTRQI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse4a_extrqi,      INTR_TYPE_3OP, X86ISD::EXTRQI, <var>0</var>),</td></tr>
<tr><th id="1094">1094</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_sse4a_insertqi, INTR_TYPE_4OP, X86ISD::INSERTQI, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(sse4a_insertqi,    INTR_TYPE_4OP, X86ISD::INSERTQI, <var>0</var>),</td></tr>
<tr><th id="1095">1095</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_ssse3_phadd_d_128, INTR_TYPE_2OP, X86ISD::HADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(ssse3_phadd_d_128, INTR_TYPE_2OP, X86ISD::HADD, <var>0</var>),</td></tr>
<tr><th id="1096">1096</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_ssse3_phadd_w_128, INTR_TYPE_2OP, X86ISD::HADD, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(ssse3_phadd_w_128, INTR_TYPE_2OP, X86ISD::HADD, <var>0</var>),</td></tr>
<tr><th id="1097">1097</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_ssse3_phsub_d_128, INTR_TYPE_2OP, X86ISD::HSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(ssse3_phsub_d_128, INTR_TYPE_2OP, X86ISD::HSUB, <var>0</var>),</td></tr>
<tr><th id="1098">1098</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_ssse3_phsub_w_128, INTR_TYPE_2OP, X86ISD::HSUB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(ssse3_phsub_w_128, INTR_TYPE_2OP, X86ISD::HSUB, <var>0</var>),</td></tr>
<tr><th id="1099">1099</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_ssse3_pmadd_ub_sw_128, INTR_TYPE_2OP, X86ISD::VPMADDUBSW, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(ssse3_pmadd_ub_sw_128, INTR_TYPE_2OP, X86ISD::VPMADDUBSW, <var>0</var>),</td></tr>
<tr><th id="1100">1100</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_ssse3_pmul_hr_sw_128, INTR_TYPE_2OP, X86ISD::MULHRS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(ssse3_pmul_hr_sw_128, INTR_TYPE_2OP, X86ISD::MULHRS, <var>0</var>),</td></tr>
<tr><th id="1101">1101</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_ssse3_pshuf_b_128, INTR_TYPE_2OP, X86ISD::PSHUFB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(ssse3_pshuf_b_128, INTR_TYPE_2OP, X86ISD::PSHUFB, <var>0</var>),</td></tr>
<tr><th id="1102">1102</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_subborrow_32, ADX, X86ISD::SBB, X86ISD::SUB }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(subborrow_32,      ADX, X86ISD::SBB, X86ISD::SUB),</td></tr>
<tr><th id="1103">1103</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_subborrow_64, ADX, X86ISD::SBB, X86ISD::SUB }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(subborrow_64,      ADX, X86ISD::SBB, X86ISD::SUB),</td></tr>
<tr><th id="1104">1104</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_tbm_bextri_u32, INTR_TYPE_2OP, X86ISD::BEXTR, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(tbm_bextri_u32,    INTR_TYPE_2OP, X86ISD::BEXTR, <var>0</var>),</td></tr>
<tr><th id="1105">1105</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_tbm_bextri_u64, INTR_TYPE_2OP, X86ISD::BEXTR, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(tbm_bextri_u64,    INTR_TYPE_2OP, X86ISD::BEXTR, <var>0</var>),</td></tr>
<tr><th id="1106">1106</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vcvtph2ps_128, INTR_TYPE_1OP, X86ISD::CVTPH2PS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vcvtph2ps_128,     INTR_TYPE_1OP, X86ISD::CVTPH2PS, <var>0</var>),</td></tr>
<tr><th id="1107">1107</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vcvtph2ps_256, INTR_TYPE_1OP, X86ISD::CVTPH2PS, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vcvtph2ps_256,     INTR_TYPE_1OP, X86ISD::CVTPH2PS, <var>0</var>),</td></tr>
<tr><th id="1108">1108</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vcvtps2ph_128, INTR_TYPE_2OP, X86ISD::CVTPS2PH, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vcvtps2ph_128,     INTR_TYPE_2OP, X86ISD::CVTPS2PH, <var>0</var>),</td></tr>
<tr><th id="1109">1109</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vcvtps2ph_256, INTR_TYPE_2OP, X86ISD::CVTPS2PH, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vcvtps2ph_256,     INTR_TYPE_2OP, X86ISD::CVTPS2PH, <var>0</var>),</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vgf2p8affineinvqb_128, INTR_TYPE_3OP, X86ISD::GF2P8AFFINEINVQB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vgf2p8affineinvqb_128, INTR_TYPE_3OP,</td></tr>
<tr><th id="1112">1112</th><td>                     X86ISD::GF2P8AFFINEINVQB, <var>0</var>),</td></tr>
<tr><th id="1113">1113</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vgf2p8affineinvqb_256, INTR_TYPE_3OP, X86ISD::GF2P8AFFINEINVQB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vgf2p8affineinvqb_256, INTR_TYPE_3OP,</td></tr>
<tr><th id="1114">1114</th><td>                     X86ISD::GF2P8AFFINEINVQB, <var>0</var>),</td></tr>
<tr><th id="1115">1115</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vgf2p8affineinvqb_512, INTR_TYPE_3OP, X86ISD::GF2P8AFFINEINVQB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vgf2p8affineinvqb_512, INTR_TYPE_3OP,</td></tr>
<tr><th id="1116">1116</th><td>                     X86ISD::GF2P8AFFINEINVQB, <var>0</var>),</td></tr>
<tr><th id="1117">1117</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vgf2p8affineqb_128, INTR_TYPE_3OP, X86ISD::GF2P8AFFINEQB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vgf2p8affineqb_128, INTR_TYPE_3OP,</td></tr>
<tr><th id="1118">1118</th><td>                     X86ISD::GF2P8AFFINEQB, <var>0</var>),</td></tr>
<tr><th id="1119">1119</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vgf2p8affineqb_256, INTR_TYPE_3OP, X86ISD::GF2P8AFFINEQB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vgf2p8affineqb_256, INTR_TYPE_3OP,</td></tr>
<tr><th id="1120">1120</th><td>                     X86ISD::GF2P8AFFINEQB, <var>0</var>),</td></tr>
<tr><th id="1121">1121</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vgf2p8affineqb_512, INTR_TYPE_3OP, X86ISD::GF2P8AFFINEQB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vgf2p8affineqb_512, INTR_TYPE_3OP,</td></tr>
<tr><th id="1122">1122</th><td>                     X86ISD::GF2P8AFFINEQB, <var>0</var>),</td></tr>
<tr><th id="1123">1123</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vgf2p8mulb_128, INTR_TYPE_2OP, X86ISD::GF2P8MULB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vgf2p8mulb_128, INTR_TYPE_2OP,</td></tr>
<tr><th id="1124">1124</th><td>                     X86ISD::GF2P8MULB, <var>0</var>),</td></tr>
<tr><th id="1125">1125</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vgf2p8mulb_256, INTR_TYPE_2OP, X86ISD::GF2P8MULB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vgf2p8mulb_256, INTR_TYPE_2OP,</td></tr>
<tr><th id="1126">1126</th><td>                     X86ISD::GF2P8MULB, <var>0</var>),</td></tr>
<tr><th id="1127">1127</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_vgf2p8mulb_512, INTR_TYPE_2OP, X86ISD::GF2P8MULB, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(vgf2p8mulb_512, INTR_TYPE_2OP,</td></tr>
<tr><th id="1128">1128</th><td>                     X86ISD::GF2P8MULB, <var>0</var>),</td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpermil2pd, INTR_TYPE_4OP, X86ISD::VPERMIL2, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpermil2pd,     INTR_TYPE_4OP, X86ISD::VPERMIL2, <var>0</var>),</td></tr>
<tr><th id="1131">1131</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpermil2pd_256, INTR_TYPE_4OP, X86ISD::VPERMIL2, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpermil2pd_256, INTR_TYPE_4OP, X86ISD::VPERMIL2, <var>0</var>),</td></tr>
<tr><th id="1132">1132</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpermil2ps, INTR_TYPE_4OP, X86ISD::VPERMIL2, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpermil2ps,     INTR_TYPE_4OP, X86ISD::VPERMIL2, <var>0</var>),</td></tr>
<tr><th id="1133">1133</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpermil2ps_256, INTR_TYPE_4OP, X86ISD::VPERMIL2, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpermil2ps_256, INTR_TYPE_4OP, X86ISD::VPERMIL2, <var>0</var>),</td></tr>
<tr><th id="1134">1134</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpperm, INTR_TYPE_3OP, X86ISD::VPPERM, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpperm,        INTR_TYPE_3OP, X86ISD::VPPERM, <var>0</var>),</td></tr>
<tr><th id="1135">1135</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpshab, INTR_TYPE_2OP, X86ISD::VPSHA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpshab,        INTR_TYPE_2OP, X86ISD::VPSHA, <var>0</var>),</td></tr>
<tr><th id="1136">1136</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpshad, INTR_TYPE_2OP, X86ISD::VPSHA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpshad,        INTR_TYPE_2OP, X86ISD::VPSHA, <var>0</var>),</td></tr>
<tr><th id="1137">1137</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpshaq, INTR_TYPE_2OP, X86ISD::VPSHA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpshaq,        INTR_TYPE_2OP, X86ISD::VPSHA, <var>0</var>),</td></tr>
<tr><th id="1138">1138</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpshaw, INTR_TYPE_2OP, X86ISD::VPSHA, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpshaw,        INTR_TYPE_2OP, X86ISD::VPSHA, <var>0</var>),</td></tr>
<tr><th id="1139">1139</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpshlb, INTR_TYPE_2OP, X86ISD::VPSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpshlb,        INTR_TYPE_2OP, X86ISD::VPSHL, <var>0</var>),</td></tr>
<tr><th id="1140">1140</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpshld, INTR_TYPE_2OP, X86ISD::VPSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpshld,        INTR_TYPE_2OP, X86ISD::VPSHL, <var>0</var>),</td></tr>
<tr><th id="1141">1141</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpshlq, INTR_TYPE_2OP, X86ISD::VPSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpshlq,        INTR_TYPE_2OP, X86ISD::VPSHL, <var>0</var>),</td></tr>
<tr><th id="1142">1142</th><td>  <a class="macro" href="#59" title="{ Intrinsic::x86_xop_vpshlw, INTR_TYPE_2OP, X86ISD::VPSHL, 0 }" data-ref="_M/X86_INTRINSIC_DATA">X86_INTRINSIC_DATA</a>(xop_vpshlw,        INTR_TYPE_2OP, X86ISD::VPSHL, <var>0</var>)</td></tr>
<tr><th id="1143">1143</th><td>};</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td><i>/*</i></td></tr>
<tr><th id="1146">1146</th><td><i> * Retrieve data for Intrinsic without chain.</i></td></tr>
<tr><th id="1147">1147</th><td><i> * Return nullptr if intrinsic is not defined in the table.</i></td></tr>
<tr><th id="1148">1148</th><td><i> */</i></td></tr>
<tr><th id="1149">1149</th><td><em>static</em> <em>const</em> <a class="type" href="#llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</a>* <dfn class="decl def" id="_ZN4llvmL24getIntrinsicWithoutChainEj" title='llvm::getIntrinsicWithoutChain' data-ref="_ZN4llvmL24getIntrinsicWithoutChainEj">getIntrinsicWithoutChain</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7IntNo" title='IntNo' data-type='unsigned int' data-ref="7IntNo">IntNo</dfn>) {</td></tr>
<tr><th id="1150">1150</th><td>  <em>const</em> <a class="type" href="#llvm::IntrinsicData" title='llvm::IntrinsicData' data-ref="llvm::IntrinsicData">IntrinsicData</a> *<dfn class="local col8 decl" id="8Data" title='Data' data-type='const llvm::IntrinsicData *' data-ref="8Data">Data</dfn> = std::lower_bound(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(IntrinsicsWithoutChain),</td></tr>
<tr><th id="1151">1151</th><td>                                               <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithoutChain),</td></tr>
<tr><th id="1152">1152</th><td>                                               IntNo);</td></tr>
<tr><th id="1153">1153</th><td>  <b>if</b> (Data != <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithoutChain) &amp;&amp; Data-&gt;Id == IntNo)</td></tr>
<tr><th id="1154">1154</th><td>    <b>return</b> <a class="local col8 ref" href="#8Data" title='Data' data-ref="8Data">Data</a>;</td></tr>
<tr><th id="1155">1155</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1156">1156</th><td>}</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td><em>static</em> <em>void</em> <dfn class="decl def" id="_ZN4llvmL21verifyIntrinsicTablesEv" title='llvm::verifyIntrinsicTables' data-ref="_ZN4llvmL21verifyIntrinsicTablesEv">verifyIntrinsicTables</dfn>() {</td></tr>
<tr><th id="1159">1159</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::is_sorted(std::begin(IntrinsicsWithoutChain), std::end(IntrinsicsWithoutChain)) &amp;&amp; std::is_sorted(std::begin(IntrinsicsWithChain), std::end(IntrinsicsWithChain)) &amp;&amp; &quot;Intrinsic data tables should be sorted by Intrinsic ID&quot;) ? void (0) : __assert_fail (&quot;std::is_sorted(std::begin(IntrinsicsWithoutChain), std::end(IntrinsicsWithoutChain)) &amp;&amp; std::is_sorted(std::begin(IntrinsicsWithChain), std::end(IntrinsicsWithChain)) &amp;&amp; \&quot;Intrinsic data tables should be sorted by Intrinsic ID\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86IntrinsicsInfo.h&quot;, 1163, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::is_sorted(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(IntrinsicsWithoutChain),</td></tr>
<tr><th id="1160">1160</th><td>                        <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithoutChain)) &amp;&amp;</td></tr>
<tr><th id="1161">1161</th><td>         std::is_sorted(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(IntrinsicsWithChain),</td></tr>
<tr><th id="1162">1162</th><td>                        <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithChain)) &amp;&amp;</td></tr>
<tr><th id="1163">1163</th><td>         <q>"Intrinsic data tables should be sorted by Intrinsic ID"</q>);</td></tr>
<tr><th id="1164">1164</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((std::adjacent_find(std::begin(IntrinsicsWithoutChain), std::end(IntrinsicsWithoutChain)) == std::end(IntrinsicsWithoutChain)) &amp;&amp; (std::adjacent_find(std::begin(IntrinsicsWithChain), std::end(IntrinsicsWithChain)) == std::end(IntrinsicsWithChain)) &amp;&amp; &quot;Intrinsic data tables should have unique entries&quot;) ? void (0) : __assert_fail (&quot;(std::adjacent_find(std::begin(IntrinsicsWithoutChain), std::end(IntrinsicsWithoutChain)) == std::end(IntrinsicsWithoutChain)) &amp;&amp; (std::adjacent_find(std::begin(IntrinsicsWithChain), std::end(IntrinsicsWithChain)) == std::end(IntrinsicsWithChain)) &amp;&amp; \&quot;Intrinsic data tables should have unique entries\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86IntrinsicsInfo.h&quot;, 1170, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((std::adjacent_find(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(IntrinsicsWithoutChain),</td></tr>
<tr><th id="1165">1165</th><td>                             <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithoutChain)) ==</td></tr>
<tr><th id="1166">1166</th><td>          <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithoutChain)) &amp;&amp;</td></tr>
<tr><th id="1167">1167</th><td>         (std::adjacent_find(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(IntrinsicsWithChain),</td></tr>
<tr><th id="1168">1168</th><td>                             <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithChain)) ==</td></tr>
<tr><th id="1169">1169</th><td>          <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(IntrinsicsWithChain)) &amp;&amp;</td></tr>
<tr><th id="1170">1170</th><td>         <q>"Intrinsic data tables should have unique entries"</q>);</td></tr>
<tr><th id="1171">1171</th><td>}</td></tr>
<tr><th id="1172">1172</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="1175">1175</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86ISelLowering.cpp.html'>llvm/llvm/lib/Target/X86/X86ISelLowering.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
