<stg><name>updateHidden</name>


<trans_list>

<trans id="363" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %input_7_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_7_val

]]></Node>
<StgValue><ssdm name="input_7_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %input_6_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_6_val

]]></Node>
<StgValue><ssdm name="input_6_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %input_5_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_5_val

]]></Node>
<StgValue><ssdm name="input_5_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %input_4_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_4_val

]]></Node>
<StgValue><ssdm name="input_4_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %input_3_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_3_val

]]></Node>
<StgValue><ssdm name="input_3_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %input_2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_2_val

]]></Node>
<StgValue><ssdm name="input_2_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %input_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_1_val

]]></Node>
<StgValue><ssdm name="input_1_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %input_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_0_val

]]></Node>
<StgValue><ssdm name="input_0_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
entry:9 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_8 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
entry:10 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_9 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_9"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %delta = sub i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_8, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_9

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="8">
<![CDATA[
entry:14 %sext_ln95_1 = sext i8 %delta

]]></Node>
<StgValue><ssdm name="sext_ln95_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="8">
<![CDATA[
entry:15 %sext_ln95_2 = sext i8 %input_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln95_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:16 %mul_ln95 = mul i12 %sext_ln95_1, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="8">
<![CDATA[
entry:20 %sext_ln95_3 = sext i8 %input_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln95_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:21 %mul_ln95_1 = mul i12 %sext_ln95_1, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="8">
<![CDATA[
entry:22 %sext_ln95_4 = sext i8 %input_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln95_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:23 %mul_ln95_2 = mul i12 %sext_ln95_1, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="8">
<![CDATA[
entry:24 %sext_ln95_5 = sext i8 %input_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln95_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:25 %mul_ln95_3 = mul i12 %sext_ln95_1, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="8">
<![CDATA[
entry:26 %sext_ln95_6 = sext i8 %input_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln95_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:27 %mul_ln95_4 = mul i12 %sext_ln95_1, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="8">
<![CDATA[
entry:28 %sext_ln95_7 = sext i8 %input_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln95_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:29 %mul_ln95_5 = mul i12 %sext_ln95_1, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="8">
<![CDATA[
entry:30 %sext_ln95_8 = sext i8 %input_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln95_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:31 %mul_ln95_6 = mul i12 %sext_ln95_1, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="8">
<![CDATA[
entry:32 %sext_ln95_9 = sext i8 %input_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln95_9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:33 %mul_ln95_7 = mul i12 %sext_ln95_1, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
entry:34 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_10 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_10"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
entry:35 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_11 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_12 = load i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_12"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
entry:37 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_13 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_13"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %delta_4 = sub i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_10, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_13

]]></Node>
<StgValue><ssdm name="delta_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="8">
<![CDATA[
entry:39 %sext_ln95_10 = sext i8 %delta_4

]]></Node>
<StgValue><ssdm name="sext_ln95_10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:40 %mul_ln95_8 = mul i12 %sext_ln95_10, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_8"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:41 %mul_ln95_9 = mul i12 %sext_ln95_10, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:42 %mul_ln95_10 = mul i12 %sext_ln95_10, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_10"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:43 %mul_ln95_11 = mul i12 %sext_ln95_10, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:44 %mul_ln95_12 = mul i12 %sext_ln95_10, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_12"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:45 %mul_ln95_13 = mul i12 %sext_ln95_10, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_13"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:46 %mul_ln95_14 = mul i12 %sext_ln95_10, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_14"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:47 %mul_ln95_15 = mul i12 %sext_ln95_10, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_15"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
entry:48 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_14 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_14"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:49 %delta_5 = sub i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_11, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_14

]]></Node>
<StgValue><ssdm name="delta_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="8">
<![CDATA[
entry:50 %sext_ln95_11 = sext i8 %delta_5

]]></Node>
<StgValue><ssdm name="sext_ln95_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:51 %mul_ln95_16 = mul i12 %sext_ln95_11, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_16"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:52 %mul_ln95_17 = mul i12 %sext_ln95_11, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_17"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:53 %mul_ln95_18 = mul i12 %sext_ln95_11, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_18"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:54 %mul_ln95_19 = mul i12 %sext_ln95_11, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_19"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:55 %mul_ln95_20 = mul i12 %sext_ln95_11, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_20"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:56 %mul_ln95_21 = mul i12 %sext_ln95_11, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_21"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:57 %mul_ln95_22 = mul i12 %sext_ln95_11, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_22"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:58 %mul_ln95_23 = mul i12 %sext_ln95_11, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_23"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
entry:59 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_15 = load i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_15"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:60 %delta_3 = sub i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_12, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_15

]]></Node>
<StgValue><ssdm name="delta_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="8">
<![CDATA[
entry:61 %sext_ln95_12 = sext i8 %delta_3

]]></Node>
<StgValue><ssdm name="sext_ln95_12"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:62 %mul_ln95_24 = mul i12 %sext_ln95_12, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_24"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:63 %mul_ln95_25 = mul i12 %sext_ln95_12, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_25"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:64 %mul_ln95_26 = mul i12 %sext_ln95_12, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_26"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:65 %mul_ln95_27 = mul i12 %sext_ln95_12, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_27"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:66 %mul_ln95_28 = mul i12 %sext_ln95_12, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_28"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:67 %mul_ln95_29 = mul i12 %sext_ln95_12, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_29"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:68 %mul_ln95_30 = mul i12 %sext_ln95_12, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_30"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:69 %mul_ln95_31 = mul i12 %sext_ln95_12, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:16 %mul_ln95 = mul i12 %sext_ln95_1, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:21 %mul_ln95_1 = mul i12 %sext_ln95_1, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:23 %mul_ln95_2 = mul i12 %sext_ln95_1, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:25 %mul_ln95_3 = mul i12 %sext_ln95_1, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:27 %mul_ln95_4 = mul i12 %sext_ln95_1, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:29 %mul_ln95_5 = mul i12 %sext_ln95_1, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:31 %mul_ln95_6 = mul i12 %sext_ln95_1, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:33 %mul_ln95_7 = mul i12 %sext_ln95_1, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_7"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:40 %mul_ln95_8 = mul i12 %sext_ln95_10, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_8"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:41 %mul_ln95_9 = mul i12 %sext_ln95_10, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_9"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:42 %mul_ln95_10 = mul i12 %sext_ln95_10, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_10"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:43 %mul_ln95_11 = mul i12 %sext_ln95_10, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_11"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:44 %mul_ln95_12 = mul i12 %sext_ln95_10, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_12"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:45 %mul_ln95_13 = mul i12 %sext_ln95_10, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_13"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:46 %mul_ln95_14 = mul i12 %sext_ln95_10, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_14"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:47 %mul_ln95_15 = mul i12 %sext_ln95_10, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_15"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:51 %mul_ln95_16 = mul i12 %sext_ln95_11, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_16"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:52 %mul_ln95_17 = mul i12 %sext_ln95_11, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_17"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:53 %mul_ln95_18 = mul i12 %sext_ln95_11, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_18"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:54 %mul_ln95_19 = mul i12 %sext_ln95_11, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_19"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:55 %mul_ln95_20 = mul i12 %sext_ln95_11, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_20"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:56 %mul_ln95_21 = mul i12 %sext_ln95_11, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_21"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:57 %mul_ln95_22 = mul i12 %sext_ln95_11, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_22"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:58 %mul_ln95_23 = mul i12 %sext_ln95_11, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_23"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:62 %mul_ln95_24 = mul i12 %sext_ln95_12, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_24"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:63 %mul_ln95_25 = mul i12 %sext_ln95_12, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_25"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:64 %mul_ln95_26 = mul i12 %sext_ln95_12, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_26"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:65 %mul_ln95_27 = mul i12 %sext_ln95_12, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_27"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:66 %mul_ln95_28 = mul i12 %sext_ln95_12, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_28"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:67 %mul_ln95_29 = mul i12 %sext_ln95_12, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_29"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:68 %mul_ln95_30 = mul i12 %sext_ln95_12, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_30"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:69 %mul_ln95_31 = mul i12 %sext_ln95_12, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2">
<![CDATA[
entry:12 %W1_0_0_load = load i2 %W1_0_0

]]></Node>
<StgValue><ssdm name="W1_0_0_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="2">
<![CDATA[
entry:13 %sext_ln95 = sext i2 %W1_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:16 %mul_ln95 = mul i12 %sext_ln95_1, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:17 %w_new = add i12 %mul_ln95, i12 %sext_ln95

]]></Node>
<StgValue><ssdm name="w_new"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:21 %mul_ln95_1 = mul i12 %sext_ln95_1, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:23 %mul_ln95_2 = mul i12 %sext_ln95_1, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:25 %mul_ln95_3 = mul i12 %sext_ln95_1, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:27 %mul_ln95_4 = mul i12 %sext_ln95_1, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:29 %mul_ln95_5 = mul i12 %sext_ln95_1, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_5"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:31 %mul_ln95_6 = mul i12 %sext_ln95_1, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_6"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:33 %mul_ln95_7 = mul i12 %sext_ln95_1, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_7"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:40 %mul_ln95_8 = mul i12 %sext_ln95_10, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_8"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:41 %mul_ln95_9 = mul i12 %sext_ln95_10, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_9"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:42 %mul_ln95_10 = mul i12 %sext_ln95_10, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_10"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:43 %mul_ln95_11 = mul i12 %sext_ln95_10, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_11"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:44 %mul_ln95_12 = mul i12 %sext_ln95_10, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_12"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:45 %mul_ln95_13 = mul i12 %sext_ln95_10, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_13"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:46 %mul_ln95_14 = mul i12 %sext_ln95_10, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_14"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:47 %mul_ln95_15 = mul i12 %sext_ln95_10, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_15"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:51 %mul_ln95_16 = mul i12 %sext_ln95_11, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_16"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:52 %mul_ln95_17 = mul i12 %sext_ln95_11, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_17"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:53 %mul_ln95_18 = mul i12 %sext_ln95_11, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_18"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:54 %mul_ln95_19 = mul i12 %sext_ln95_11, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_19"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:55 %mul_ln95_20 = mul i12 %sext_ln95_11, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_20"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:56 %mul_ln95_21 = mul i12 %sext_ln95_11, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_21"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:57 %mul_ln95_22 = mul i12 %sext_ln95_11, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_22"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:58 %mul_ln95_23 = mul i12 %sext_ln95_11, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_23"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:62 %mul_ln95_24 = mul i12 %sext_ln95_12, i12 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_24"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:63 %mul_ln95_25 = mul i12 %sext_ln95_12, i12 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_25"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:64 %mul_ln95_26 = mul i12 %sext_ln95_12, i12 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_26"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:65 %mul_ln95_27 = mul i12 %sext_ln95_12, i12 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_27"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:66 %mul_ln95_28 = mul i12 %sext_ln95_12, i12 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_28"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:67 %mul_ln95_29 = mul i12 %sext_ln95_12, i12 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_29"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:68 %mul_ln95_30 = mul i12 %sext_ln95_12, i12 %sext_ln95_8

]]></Node>
<StgValue><ssdm name="mul_ln95_30"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:69 %mul_ln95_31 = mul i12 %sext_ln95_12, i12 %sext_ln95_9

]]></Node>
<StgValue><ssdm name="mul_ln95_31"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2">
<![CDATA[
entry:70 %W1_1_0_load = load i2 %W1_1_0

]]></Node>
<StgValue><ssdm name="W1_1_0_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="2">
<![CDATA[
entry:71 %sext_ln95_13 = sext i2 %W1_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln95_13"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:72 %w_new_32 = add i12 %mul_ln95_1, i12 %sext_ln95_13

]]></Node>
<StgValue><ssdm name="w_new_32"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2">
<![CDATA[
entry:75 %W1_2_0_load = load i2 %W1_2_0

]]></Node>
<StgValue><ssdm name="W1_2_0_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="2">
<![CDATA[
entry:76 %sext_ln95_14 = sext i2 %W1_2_0_load

]]></Node>
<StgValue><ssdm name="sext_ln95_14"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:77 %w_new_33 = add i12 %mul_ln95_2, i12 %sext_ln95_14

]]></Node>
<StgValue><ssdm name="w_new_33"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2">
<![CDATA[
entry:80 %W1_3_0_load = load i2 %W1_3_0

]]></Node>
<StgValue><ssdm name="W1_3_0_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="2">
<![CDATA[
entry:81 %sext_ln95_15 = sext i2 %W1_3_0_load

]]></Node>
<StgValue><ssdm name="sext_ln95_15"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:82 %w_new_34 = add i12 %mul_ln95_3, i12 %sext_ln95_15

]]></Node>
<StgValue><ssdm name="w_new_34"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2">
<![CDATA[
entry:85 %W1_4_0_load = load i2 %W1_4_0

]]></Node>
<StgValue><ssdm name="W1_4_0_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="2">
<![CDATA[
entry:86 %sext_ln95_16 = sext i2 %W1_4_0_load

]]></Node>
<StgValue><ssdm name="sext_ln95_16"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:87 %w_new_35 = add i12 %mul_ln95_4, i12 %sext_ln95_16

]]></Node>
<StgValue><ssdm name="w_new_35"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2">
<![CDATA[
entry:90 %W1_5_0_load = load i2 %W1_5_0

]]></Node>
<StgValue><ssdm name="W1_5_0_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="2">
<![CDATA[
entry:91 %sext_ln95_17 = sext i2 %W1_5_0_load

]]></Node>
<StgValue><ssdm name="sext_ln95_17"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:92 %w_new_36 = add i12 %mul_ln95_5, i12 %sext_ln95_17

]]></Node>
<StgValue><ssdm name="w_new_36"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2">
<![CDATA[
entry:95 %W1_6_0_load = load i2 %W1_6_0

]]></Node>
<StgValue><ssdm name="W1_6_0_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="2">
<![CDATA[
entry:96 %sext_ln95_18 = sext i2 %W1_6_0_load

]]></Node>
<StgValue><ssdm name="sext_ln95_18"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:97 %w_new_37 = add i12 %mul_ln95_6, i12 %sext_ln95_18

]]></Node>
<StgValue><ssdm name="w_new_37"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2">
<![CDATA[
entry:100 %W1_7_0_load = load i2 %W1_7_0

]]></Node>
<StgValue><ssdm name="W1_7_0_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="2">
<![CDATA[
entry:101 %sext_ln95_19 = sext i2 %W1_7_0_load

]]></Node>
<StgValue><ssdm name="sext_ln95_19"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:102 %w_new_38 = add i12 %mul_ln95_7, i12 %sext_ln95_19

]]></Node>
<StgValue><ssdm name="w_new_38"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2">
<![CDATA[
entry:105 %W1_0_1_load = load i2 %W1_0_1

]]></Node>
<StgValue><ssdm name="W1_0_1_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="2">
<![CDATA[
entry:106 %sext_ln95_20 = sext i2 %W1_0_1_load

]]></Node>
<StgValue><ssdm name="sext_ln95_20"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:107 %w_new_39 = add i12 %mul_ln95_8, i12 %sext_ln95_20

]]></Node>
<StgValue><ssdm name="w_new_39"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2">
<![CDATA[
entry:110 %W1_1_1_load = load i2 %W1_1_1

]]></Node>
<StgValue><ssdm name="W1_1_1_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="2">
<![CDATA[
entry:111 %sext_ln95_21 = sext i2 %W1_1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln95_21"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:112 %w_new_40 = add i12 %mul_ln95_9, i12 %sext_ln95_21

]]></Node>
<StgValue><ssdm name="w_new_40"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2">
<![CDATA[
entry:115 %W1_2_1_load = load i2 %W1_2_1

]]></Node>
<StgValue><ssdm name="W1_2_1_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="2">
<![CDATA[
entry:116 %sext_ln95_22 = sext i2 %W1_2_1_load

]]></Node>
<StgValue><ssdm name="sext_ln95_22"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:117 %w_new_41 = add i12 %mul_ln95_10, i12 %sext_ln95_22

]]></Node>
<StgValue><ssdm name="w_new_41"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2">
<![CDATA[
entry:120 %W1_3_1_load = load i2 %W1_3_1

]]></Node>
<StgValue><ssdm name="W1_3_1_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="2">
<![CDATA[
entry:121 %sext_ln95_23 = sext i2 %W1_3_1_load

]]></Node>
<StgValue><ssdm name="sext_ln95_23"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:122 %w_new_42 = add i12 %mul_ln95_11, i12 %sext_ln95_23

]]></Node>
<StgValue><ssdm name="w_new_42"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2">
<![CDATA[
entry:125 %W1_4_1_load = load i2 %W1_4_1

]]></Node>
<StgValue><ssdm name="W1_4_1_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="2">
<![CDATA[
entry:126 %sext_ln95_24 = sext i2 %W1_4_1_load

]]></Node>
<StgValue><ssdm name="sext_ln95_24"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:127 %w_new_43 = add i12 %mul_ln95_12, i12 %sext_ln95_24

]]></Node>
<StgValue><ssdm name="w_new_43"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2">
<![CDATA[
entry:130 %W1_5_1_load = load i2 %W1_5_1

]]></Node>
<StgValue><ssdm name="W1_5_1_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="2">
<![CDATA[
entry:131 %sext_ln95_25 = sext i2 %W1_5_1_load

]]></Node>
<StgValue><ssdm name="sext_ln95_25"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:132 %w_new_44 = add i12 %mul_ln95_13, i12 %sext_ln95_25

]]></Node>
<StgValue><ssdm name="w_new_44"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2">
<![CDATA[
entry:135 %W1_6_1_load = load i2 %W1_6_1

]]></Node>
<StgValue><ssdm name="W1_6_1_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="2">
<![CDATA[
entry:136 %sext_ln95_26 = sext i2 %W1_6_1_load

]]></Node>
<StgValue><ssdm name="sext_ln95_26"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:137 %w_new_45 = add i12 %mul_ln95_14, i12 %sext_ln95_26

]]></Node>
<StgValue><ssdm name="w_new_45"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2">
<![CDATA[
entry:140 %W1_7_1_load = load i2 %W1_7_1

]]></Node>
<StgValue><ssdm name="W1_7_1_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="2">
<![CDATA[
entry:141 %sext_ln95_27 = sext i2 %W1_7_1_load

]]></Node>
<StgValue><ssdm name="sext_ln95_27"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:142 %w_new_46 = add i12 %mul_ln95_15, i12 %sext_ln95_27

]]></Node>
<StgValue><ssdm name="w_new_46"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2">
<![CDATA[
entry:145 %W1_0_2_load = load i2 %W1_0_2

]]></Node>
<StgValue><ssdm name="W1_0_2_load"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="2">
<![CDATA[
entry:146 %sext_ln95_28 = sext i2 %W1_0_2_load

]]></Node>
<StgValue><ssdm name="sext_ln95_28"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:147 %w_new_47 = add i12 %mul_ln95_16, i12 %sext_ln95_28

]]></Node>
<StgValue><ssdm name="w_new_47"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="2">
<![CDATA[
entry:150 %W1_1_2_load = load i2 %W1_1_2

]]></Node>
<StgValue><ssdm name="W1_1_2_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="2">
<![CDATA[
entry:151 %sext_ln95_29 = sext i2 %W1_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln95_29"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:152 %w_new_48 = add i12 %mul_ln95_17, i12 %sext_ln95_29

]]></Node>
<StgValue><ssdm name="w_new_48"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="2">
<![CDATA[
entry:155 %W1_2_2_load = load i2 %W1_2_2

]]></Node>
<StgValue><ssdm name="W1_2_2_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="2">
<![CDATA[
entry:156 %sext_ln95_30 = sext i2 %W1_2_2_load

]]></Node>
<StgValue><ssdm name="sext_ln95_30"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:157 %w_new_49 = add i12 %mul_ln95_18, i12 %sext_ln95_30

]]></Node>
<StgValue><ssdm name="w_new_49"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="2">
<![CDATA[
entry:160 %W1_3_2_load = load i2 %W1_3_2

]]></Node>
<StgValue><ssdm name="W1_3_2_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="2">
<![CDATA[
entry:161 %sext_ln95_31 = sext i2 %W1_3_2_load

]]></Node>
<StgValue><ssdm name="sext_ln95_31"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:162 %w_new_50 = add i12 %mul_ln95_19, i12 %sext_ln95_31

]]></Node>
<StgValue><ssdm name="w_new_50"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2">
<![CDATA[
entry:165 %W1_4_2_load = load i2 %W1_4_2

]]></Node>
<StgValue><ssdm name="W1_4_2_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="2">
<![CDATA[
entry:166 %sext_ln95_32 = sext i2 %W1_4_2_load

]]></Node>
<StgValue><ssdm name="sext_ln95_32"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:167 %w_new_51 = add i12 %mul_ln95_20, i12 %sext_ln95_32

]]></Node>
<StgValue><ssdm name="w_new_51"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="2">
<![CDATA[
entry:170 %W1_5_2_load = load i2 %W1_5_2

]]></Node>
<StgValue><ssdm name="W1_5_2_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="2">
<![CDATA[
entry:171 %sext_ln95_33 = sext i2 %W1_5_2_load

]]></Node>
<StgValue><ssdm name="sext_ln95_33"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:172 %w_new_52 = add i12 %mul_ln95_21, i12 %sext_ln95_33

]]></Node>
<StgValue><ssdm name="w_new_52"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2">
<![CDATA[
entry:175 %W1_6_2_load = load i2 %W1_6_2

]]></Node>
<StgValue><ssdm name="W1_6_2_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="2">
<![CDATA[
entry:176 %sext_ln95_34 = sext i2 %W1_6_2_load

]]></Node>
<StgValue><ssdm name="sext_ln95_34"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:177 %w_new_53 = add i12 %mul_ln95_22, i12 %sext_ln95_34

]]></Node>
<StgValue><ssdm name="w_new_53"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2">
<![CDATA[
entry:180 %W1_7_2_load = load i2 %W1_7_2

]]></Node>
<StgValue><ssdm name="W1_7_2_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="2">
<![CDATA[
entry:181 %sext_ln95_35 = sext i2 %W1_7_2_load

]]></Node>
<StgValue><ssdm name="sext_ln95_35"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:182 %w_new_54 = add i12 %mul_ln95_23, i12 %sext_ln95_35

]]></Node>
<StgValue><ssdm name="w_new_54"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2">
<![CDATA[
entry:185 %W1_0_3_load = load i2 %W1_0_3

]]></Node>
<StgValue><ssdm name="W1_0_3_load"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="2">
<![CDATA[
entry:186 %sext_ln95_36 = sext i2 %W1_0_3_load

]]></Node>
<StgValue><ssdm name="sext_ln95_36"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:187 %w_new_55 = add i12 %mul_ln95_24, i12 %sext_ln95_36

]]></Node>
<StgValue><ssdm name="w_new_55"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2">
<![CDATA[
entry:190 %W1_1_3_load = load i2 %W1_1_3

]]></Node>
<StgValue><ssdm name="W1_1_3_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="2">
<![CDATA[
entry:191 %sext_ln95_37 = sext i2 %W1_1_3_load

]]></Node>
<StgValue><ssdm name="sext_ln95_37"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:192 %w_new_56 = add i12 %mul_ln95_25, i12 %sext_ln95_37

]]></Node>
<StgValue><ssdm name="w_new_56"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="2">
<![CDATA[
entry:195 %W1_2_3_load = load i2 %W1_2_3

]]></Node>
<StgValue><ssdm name="W1_2_3_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="2">
<![CDATA[
entry:196 %sext_ln95_38 = sext i2 %W1_2_3_load

]]></Node>
<StgValue><ssdm name="sext_ln95_38"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:197 %w_new_57 = add i12 %mul_ln95_26, i12 %sext_ln95_38

]]></Node>
<StgValue><ssdm name="w_new_57"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="2">
<![CDATA[
entry:200 %W1_3_3_load = load i2 %W1_3_3

]]></Node>
<StgValue><ssdm name="W1_3_3_load"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="2">
<![CDATA[
entry:201 %sext_ln95_39 = sext i2 %W1_3_3_load

]]></Node>
<StgValue><ssdm name="sext_ln95_39"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:202 %w_new_58 = add i12 %mul_ln95_27, i12 %sext_ln95_39

]]></Node>
<StgValue><ssdm name="w_new_58"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="2">
<![CDATA[
entry:205 %W1_4_3_load = load i2 %W1_4_3

]]></Node>
<StgValue><ssdm name="W1_4_3_load"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="2">
<![CDATA[
entry:206 %sext_ln95_40 = sext i2 %W1_4_3_load

]]></Node>
<StgValue><ssdm name="sext_ln95_40"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:207 %w_new_59 = add i12 %mul_ln95_28, i12 %sext_ln95_40

]]></Node>
<StgValue><ssdm name="w_new_59"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="2">
<![CDATA[
entry:210 %W1_5_3_load = load i2 %W1_5_3

]]></Node>
<StgValue><ssdm name="W1_5_3_load"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="2">
<![CDATA[
entry:211 %sext_ln95_41 = sext i2 %W1_5_3_load

]]></Node>
<StgValue><ssdm name="sext_ln95_41"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:212 %w_new_60 = add i12 %mul_ln95_29, i12 %sext_ln95_41

]]></Node>
<StgValue><ssdm name="w_new_60"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="2">
<![CDATA[
entry:215 %W1_6_3_load = load i2 %W1_6_3

]]></Node>
<StgValue><ssdm name="W1_6_3_load"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="2">
<![CDATA[
entry:216 %sext_ln95_42 = sext i2 %W1_6_3_load

]]></Node>
<StgValue><ssdm name="sext_ln95_42"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:217 %w_new_61 = add i12 %mul_ln95_30, i12 %sext_ln95_42

]]></Node>
<StgValue><ssdm name="w_new_61"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="2">
<![CDATA[
entry:220 %W1_7_3_load = load i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="W1_7_3_load"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="2">
<![CDATA[
entry:221 %sext_ln95_43 = sext i2 %W1_7_3_load

]]></Node>
<StgValue><ssdm name="sext_ln95_43"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:222 %w_new_62 = add i12 %mul_ln95_31, i12 %sext_ln95_43

]]></Node>
<StgValue><ssdm name="w_new_62"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23

]]></Node>
<StgValue><ssdm name="specpipeline_ln93"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:17 %w_new = add i12 %mul_ln95, i12 %sext_ln95

]]></Node>
<StgValue><ssdm name="w_new"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:18 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:19 %select_ln97 = select i1 %tmp, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:72 %w_new_32 = add i12 %mul_ln95_1, i12 %sext_ln95_13

]]></Node>
<StgValue><ssdm name="w_new_32"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:73 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_32, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:74 %select_ln97_1 = select i1 %tmp_1, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_1"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:77 %w_new_33 = add i12 %mul_ln95_2, i12 %sext_ln95_14

]]></Node>
<StgValue><ssdm name="w_new_33"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:78 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_33, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:79 %select_ln97_2 = select i1 %tmp_2, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_2"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:82 %w_new_34 = add i12 %mul_ln95_3, i12 %sext_ln95_15

]]></Node>
<StgValue><ssdm name="w_new_34"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:83 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_34, i32 11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:84 %select_ln97_3 = select i1 %tmp_3, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_3"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:87 %w_new_35 = add i12 %mul_ln95_4, i12 %sext_ln95_16

]]></Node>
<StgValue><ssdm name="w_new_35"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:88 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_35, i32 11

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:89 %select_ln97_4 = select i1 %tmp_4, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_4"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:92 %w_new_36 = add i12 %mul_ln95_5, i12 %sext_ln95_17

]]></Node>
<StgValue><ssdm name="w_new_36"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:93 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_36, i32 11

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:94 %select_ln97_5 = select i1 %tmp_5, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_5"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:97 %w_new_37 = add i12 %mul_ln95_6, i12 %sext_ln95_18

]]></Node>
<StgValue><ssdm name="w_new_37"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:98 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_37, i32 11

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:99 %select_ln97_6 = select i1 %tmp_6, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_6"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:102 %w_new_38 = add i12 %mul_ln95_7, i12 %sext_ln95_19

]]></Node>
<StgValue><ssdm name="w_new_38"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:103 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_38, i32 11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:104 %select_ln97_7 = select i1 %tmp_7, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_7"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:107 %w_new_39 = add i12 %mul_ln95_8, i12 %sext_ln95_20

]]></Node>
<StgValue><ssdm name="w_new_39"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:108 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_39, i32 11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:109 %select_ln97_8 = select i1 %tmp_8, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_8"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:112 %w_new_40 = add i12 %mul_ln95_9, i12 %sext_ln95_21

]]></Node>
<StgValue><ssdm name="w_new_40"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:113 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_40, i32 11

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:114 %select_ln97_9 = select i1 %tmp_9, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_9"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:117 %w_new_41 = add i12 %mul_ln95_10, i12 %sext_ln95_22

]]></Node>
<StgValue><ssdm name="w_new_41"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:118 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_41, i32 11

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:119 %select_ln97_10 = select i1 %tmp_10, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_10"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:122 %w_new_42 = add i12 %mul_ln95_11, i12 %sext_ln95_23

]]></Node>
<StgValue><ssdm name="w_new_42"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:123 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_42, i32 11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:124 %select_ln97_11 = select i1 %tmp_11, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_11"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:127 %w_new_43 = add i12 %mul_ln95_12, i12 %sext_ln95_24

]]></Node>
<StgValue><ssdm name="w_new_43"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:128 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_43, i32 11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:129 %select_ln97_12 = select i1 %tmp_12, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_12"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:132 %w_new_44 = add i12 %mul_ln95_13, i12 %sext_ln95_25

]]></Node>
<StgValue><ssdm name="w_new_44"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:133 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_44, i32 11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:134 %select_ln97_13 = select i1 %tmp_13, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_13"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:137 %w_new_45 = add i12 %mul_ln95_14, i12 %sext_ln95_26

]]></Node>
<StgValue><ssdm name="w_new_45"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:138 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_45, i32 11

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:139 %select_ln97_14 = select i1 %tmp_14, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_14"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:142 %w_new_46 = add i12 %mul_ln95_15, i12 %sext_ln95_27

]]></Node>
<StgValue><ssdm name="w_new_46"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:143 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_46, i32 11

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:144 %select_ln97_15 = select i1 %tmp_15, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_15"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:147 %w_new_47 = add i12 %mul_ln95_16, i12 %sext_ln95_28

]]></Node>
<StgValue><ssdm name="w_new_47"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:148 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_47, i32 11

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:149 %select_ln97_16 = select i1 %tmp_16, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_16"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:152 %w_new_48 = add i12 %mul_ln95_17, i12 %sext_ln95_29

]]></Node>
<StgValue><ssdm name="w_new_48"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:153 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_48, i32 11

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:154 %select_ln97_17 = select i1 %tmp_17, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_17"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:157 %w_new_49 = add i12 %mul_ln95_18, i12 %sext_ln95_30

]]></Node>
<StgValue><ssdm name="w_new_49"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:158 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_49, i32 11

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:159 %select_ln97_18 = select i1 %tmp_18, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_18"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:162 %w_new_50 = add i12 %mul_ln95_19, i12 %sext_ln95_31

]]></Node>
<StgValue><ssdm name="w_new_50"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:163 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_50, i32 11

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:164 %select_ln97_19 = select i1 %tmp_19, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_19"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:167 %w_new_51 = add i12 %mul_ln95_20, i12 %sext_ln95_32

]]></Node>
<StgValue><ssdm name="w_new_51"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:168 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_51, i32 11

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:169 %select_ln97_20 = select i1 %tmp_20, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_20"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:172 %w_new_52 = add i12 %mul_ln95_21, i12 %sext_ln95_33

]]></Node>
<StgValue><ssdm name="w_new_52"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:173 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_52, i32 11

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:174 %select_ln97_21 = select i1 %tmp_21, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_21"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:177 %w_new_53 = add i12 %mul_ln95_22, i12 %sext_ln95_34

]]></Node>
<StgValue><ssdm name="w_new_53"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:178 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_53, i32 11

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:179 %select_ln97_22 = select i1 %tmp_22, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_22"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:182 %w_new_54 = add i12 %mul_ln95_23, i12 %sext_ln95_35

]]></Node>
<StgValue><ssdm name="w_new_54"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:183 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_54, i32 11

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:184 %select_ln97_23 = select i1 %tmp_23, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_23"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:187 %w_new_55 = add i12 %mul_ln95_24, i12 %sext_ln95_36

]]></Node>
<StgValue><ssdm name="w_new_55"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:188 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_55, i32 11

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:189 %select_ln97_24 = select i1 %tmp_24, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_24"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:192 %w_new_56 = add i12 %mul_ln95_25, i12 %sext_ln95_37

]]></Node>
<StgValue><ssdm name="w_new_56"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:193 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_56, i32 11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:194 %select_ln97_25 = select i1 %tmp_25, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_25"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:197 %w_new_57 = add i12 %mul_ln95_26, i12 %sext_ln95_38

]]></Node>
<StgValue><ssdm name="w_new_57"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:198 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_57, i32 11

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:199 %select_ln97_26 = select i1 %tmp_26, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_26"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:202 %w_new_58 = add i12 %mul_ln95_27, i12 %sext_ln95_39

]]></Node>
<StgValue><ssdm name="w_new_58"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:203 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_58, i32 11

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:204 %select_ln97_27 = select i1 %tmp_27, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_27"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:207 %w_new_59 = add i12 %mul_ln95_28, i12 %sext_ln95_40

]]></Node>
<StgValue><ssdm name="w_new_59"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:208 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_59, i32 11

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:209 %select_ln97_28 = select i1 %tmp_28, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_28"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:212 %w_new_60 = add i12 %mul_ln95_29, i12 %sext_ln95_41

]]></Node>
<StgValue><ssdm name="w_new_60"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:213 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_60, i32 11

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:214 %select_ln97_29 = select i1 %tmp_29, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_29"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:217 %w_new_61 = add i12 %mul_ln95_30, i12 %sext_ln95_42

]]></Node>
<StgValue><ssdm name="w_new_61"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:218 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_61, i32 11

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:219 %select_ln97_30 = select i1 %tmp_30, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_30"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:222 %w_new_62 = add i12 %mul_ln95_31, i12 %sext_ln95_43

]]></Node>
<StgValue><ssdm name="w_new_62"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:223 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %w_new_62, i32 11

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:224 %select_ln97_31 = select i1 %tmp_31, i2 3, i2 1

]]></Node>
<StgValue><ssdm name="select_ln97_31"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:225 %store_ln97 = store i2 %select_ln97, i2 %W1_0_0

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:226 %store_ln97 = store i2 %select_ln97_8, i2 %W1_0_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:227 %store_ln97 = store i2 %select_ln97_16, i2 %W1_0_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:228 %store_ln97 = store i2 %select_ln97_24, i2 %W1_0_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:229 %store_ln97 = store i2 %select_ln97_1, i2 %W1_1_0

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:230 %store_ln97 = store i2 %select_ln97_9, i2 %W1_1_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:231 %store_ln97 = store i2 %select_ln97_17, i2 %W1_1_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:232 %store_ln97 = store i2 %select_ln97_25, i2 %W1_1_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:233 %store_ln97 = store i2 %select_ln97_2, i2 %W1_2_0

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:234 %store_ln97 = store i2 %select_ln97_10, i2 %W1_2_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:235 %store_ln97 = store i2 %select_ln97_18, i2 %W1_2_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:236 %store_ln97 = store i2 %select_ln97_26, i2 %W1_2_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:237 %store_ln97 = store i2 %select_ln97_3, i2 %W1_3_0

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:238 %store_ln97 = store i2 %select_ln97_11, i2 %W1_3_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:239 %store_ln97 = store i2 %select_ln97_19, i2 %W1_3_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:240 %store_ln97 = store i2 %select_ln97_27, i2 %W1_3_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:241 %store_ln97 = store i2 %select_ln97_4, i2 %W1_4_0

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:242 %store_ln97 = store i2 %select_ln97_12, i2 %W1_4_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:243 %store_ln97 = store i2 %select_ln97_20, i2 %W1_4_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:244 %store_ln97 = store i2 %select_ln97_28, i2 %W1_4_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:245 %store_ln97 = store i2 %select_ln97_5, i2 %W1_5_0

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:246 %store_ln97 = store i2 %select_ln97_13, i2 %W1_5_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:247 %store_ln97 = store i2 %select_ln97_21, i2 %W1_5_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:248 %store_ln97 = store i2 %select_ln97_29, i2 %W1_5_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:249 %store_ln97 = store i2 %select_ln97_6, i2 %W1_6_0

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:250 %store_ln97 = store i2 %select_ln97_14, i2 %W1_6_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:251 %store_ln97 = store i2 %select_ln97_22, i2 %W1_6_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:252 %store_ln97 = store i2 %select_ln97_30, i2 %W1_6_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:253 %store_ln97 = store i2 %select_ln97_7, i2 %W1_7_0

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:254 %store_ln97 = store i2 %select_ln97_15, i2 %W1_7_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:255 %store_ln97 = store i2 %select_ln97_23, i2 %W1_7_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:256 %store_ln97 = store i2 %select_ln97_31, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0">
<![CDATA[
entry:257 %ret_ln100 = ret

]]></Node>
<StgValue><ssdm name="ret_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
