# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_5.srcs/sources_1/new/Slow_CLK.vhd" \
"../../../../Lab_5.srcs/sim_1/new/Slow_CLK_Sim.vhd" \

# Do not sort compile order
nosort
