read_json build/sky130/user_project_core_vex.json
rename user_project_core_vex user_project_core_vex_cts
add -input vccd1 1
add -input vssd1 1
write_verilog -norename ../../caravel_user_project_mpw5/verilog/gl/user_project_core_vex.v

