
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121687                       # Number of seconds simulated
sim_ticks                                121686745824                       # Number of ticks simulated
final_tick                               1179545567137                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 129316                       # Simulator instruction rate (inst/s)
host_op_rate                                   166517                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3642822                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928660                       # Number of bytes of host memory used
host_seconds                                 33404.53                       # Real time elapsed on the host
sim_insts                                  4319741896                       # Number of instructions simulated
sim_ops                                    5562429860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3127296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2063488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3356032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1098240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9651584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2085888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2085888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24432                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16121                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        26219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8580                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 75403                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16296                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16296                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10519                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25699561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16957377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27579273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9025141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                79314998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10519                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13674                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53646                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17141456                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17141456                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17141456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10519                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25699561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16957377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27579273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9025141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               96456454                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146082529                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23184555                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19092820                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934828                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9436165                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8675427                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438290                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87539                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104550812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128106991                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23184555                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11113717                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27202895                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6271521                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6213745                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12112274                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574572                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142272202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.539068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115069307     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784276      1.96%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366872      1.66%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381196      1.67%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265934      1.59%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127276      0.79%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779135      0.55%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979922      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13518284      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142272202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158709                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.876949                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103369421                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7640724                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26853367                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110380                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4298301                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732235                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6450                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154511110                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51059                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4298301                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103887836                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4929410                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1529612                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26436270                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1190765                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153054220                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4318                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401624                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626684                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        37326                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214141410                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713399889                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713399889                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45882185                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33479                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17457                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3821717                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309353                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693360                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149186423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139250403                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108023                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25215947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57150711                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1433                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142272202                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978760                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84850721     59.64%     59.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23750246     16.69%     76.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11968873      8.41%     84.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814024      5.49%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6909336      4.86%     95.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701107      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063707      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118286      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95902      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142272202                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976663     74.92%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155351     11.92%     86.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171624     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115011125     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014195      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14366033     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843028      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139250403                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.953231                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303638                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009362                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422184669                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174436515                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135132845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140554041                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201263                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977762                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1076                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157458                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4298301                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4202941                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       260815                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149219900                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1170095                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189891                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899128                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17455                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        208206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13145                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085426                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237018                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136873957                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14115392                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376446                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956673                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19298649                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841281                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.936963                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135138538                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135132845                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81556192                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221239357                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.925045                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368633                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26808221                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959792                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137973901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.887283                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88868784     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22510692     16.32%     80.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10813247      7.84%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815488      3.49%     92.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764272      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536542      1.11%     95.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562971      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094598      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007307      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137973901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007307                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284196731                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302758775                       # The number of ROB writes
system.switch_cpus0.timesIdled                  58627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3810327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.460825                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.460825                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684545                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684545                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618529830                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186469330                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145881156                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146082529                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21256162                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18630706                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1655631                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10549766                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10265805                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1477772                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51875                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112126142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118171536                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21256162                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11743577                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24037602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5421254                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2179852                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12779247                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1044272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142099530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118061928     83.08%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1207552      0.85%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2214086      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1854381      1.30%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3409106      2.40%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3684625      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          801861      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          628458      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10237533      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142099530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.145508                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.808937                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111207709                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3281149                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23836074                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23597                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3751000                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2279397                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4940                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133329715                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3751000                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111656402                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1691579                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       765034                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23399443                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       836071                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132392020                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84101                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517938                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175792870                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600680098                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600680098                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141791687                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34001183                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18882                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9450                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2599754                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22070013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4275399                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78259                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       948277                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130859301                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122944105                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99027                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21740231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46574244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142099530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865197                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477022                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90918197     63.98%     63.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20854653     14.68%     78.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10466202      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6857562      4.83%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7150880      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3700280      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1661325      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       411956      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78475      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142099530                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         308765     59.89%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130103     25.23%     85.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76713     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97028696     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1028399      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9432      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20633816     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4243762      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122944105                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.841607                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             515581                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004194                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388602348                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152618720                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120163907                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123459686                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       229478                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4004202                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       133144                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3751000                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1178523                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50363                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130878181                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45871                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22070013                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4275399                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9450                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       800738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       984769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1785507                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121623330                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20315574                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1320775                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24559145                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18737816                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4243571                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.832566                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120272744                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120163907                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69404397                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164701625                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.822575                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421395                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95283603                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108222176                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22657001                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18860                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1660154                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138348530                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782243                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658935                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98165280     70.96%     70.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15589602     11.27%     82.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11270144      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2521301      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2868457      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018331      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4252159      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856102      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1807154      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138348530                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95283603                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108222176                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22208066                       # Number of memory references committed
system.switch_cpus1.commit.loads             18065811                       # Number of loads committed
system.switch_cpus1.commit.membars               9430                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16948940                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94466949                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1461535                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1807154                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267420553                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265509430                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3982999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95283603                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108222176                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95283603                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.533134                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.533134                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.652259                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.652259                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562732218                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157831297                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139911557                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18860                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146082529                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23798017                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19284996                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2061973                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9628860                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9140384                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2544106                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91822                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103806767                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131017419                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23798017                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11684490                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28622224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6690957                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3594526                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12114508                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1663521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140606937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.137536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.552002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111984713     79.64%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2691030      1.91%     81.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2055654      1.46%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5041149      3.59%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1132460      0.81%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1627317      1.16%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1234876      0.88%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          773913      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14065825     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140606937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162908                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.896873                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102582926                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5189609                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28180119                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113662                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4540612                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4107435                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42815                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158027027                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80352                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4540612                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103452961                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1442986                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2256372                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27413956                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1500042                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156402924                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        23208                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        276359                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       611765                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       173306                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219752670                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728469018                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728469018                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173515177                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46237467                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37871                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21064                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5069814                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15076922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7366511                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       124160                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1634929                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153637894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142736269                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       192497                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27958843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60611260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4240                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140606937                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015144                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.563597                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80814556     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25130740     17.87%     75.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11746210      8.35%     83.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8604487      6.12%     89.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7648026      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3038298      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3007300      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       466306      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151014      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140606937                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         572634     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        114456     13.77%     82.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144092     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119802325     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2145897      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16807      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13476459      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7294781      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142736269                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.977093                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             831182                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005823                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427103152                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181635022                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139151688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143567451                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       352114                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3657494                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1078                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       224745                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4540612                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         868410                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93944                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153675750                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49048                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15076922                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7366511                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21048                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         82036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1123338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1172828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2296166                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140168299                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12951550                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2567968                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20244595                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19912119                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7293045                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.959514                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139333646                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139151688                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83460632                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231190619                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.952555                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361004                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101651286                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124837354                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28840265                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2064463                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136066325                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.917474                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.691600                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84868547     62.37%     62.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23951519     17.60%     79.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10555017      7.76%     87.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5536101      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4404786      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1587582      1.17%     96.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1343094      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1005552      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2814127      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136066325                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101651286                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124837354                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18561194                       # Number of memory references committed
system.switch_cpus2.commit.loads             11419428                       # Number of loads committed
system.switch_cpus2.commit.membars              16808                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17936721                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112482939                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2541452                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2814127                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286929817                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311896100                       # The number of ROB writes
system.switch_cpus2.timesIdled                  74405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                5475592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101651286                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124837354                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101651286                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.437095                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.437095                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.695848                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.695848                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632057643                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193827024                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147860641                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33616                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146082529                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24219812                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19641172                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2068559                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9899106                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9318927                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2604939                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95965                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    105800290                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132435554                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24219812                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11923866                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29143210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6732205                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3296883                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12358679                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1624427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142877640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.134403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.538938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       113734430     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2050676      1.44%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3756491      2.63%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3406610      2.38%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2167577      1.52%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1777187      1.24%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1030883      0.72%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1074512      0.75%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13879274      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142877640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.165795                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.906580                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       104724195                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4703462                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28766661                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        49017                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4634299                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4188576                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2962                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     160236572                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        23151                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4634299                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       105569241                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1122465                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2379798                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27952268                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1219563                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     158446699                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        235118                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       525162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    224128162                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    737805634                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    737805634                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177452338                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        46675802                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34944                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17472                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4372991                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15012889                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7454632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        84824                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1668810                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         155443727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34944                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        144468622                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       162456                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     27233858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     59721804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    142877640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.011135                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.558748                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     82361135     57.64%     57.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24912319     17.44%     75.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13091766      9.16%     84.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7566691      5.30%     89.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8378131      5.86%     95.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3109361      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2761825      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       528877      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       167535      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142877640                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         579264     68.93%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        118624     14.11%     83.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       142529     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    121660896     84.21%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2044120      1.41%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17472      0.01%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13330093      9.23%     94.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7416041      5.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     144468622                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.988952                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             840417                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    432817753                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    182712744                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    141295568                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     145309039                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       278210                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3444778                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       126341                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4634299                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         724470                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       112317                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    155478671                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        62808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15012889                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7454632                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17472                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         97529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1154016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1156373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2310389                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    142083555                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12803980                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2385063                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20219667                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20219525                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7415687                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.972625                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             141425137                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            141295568                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82447299                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        231545159                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.967231                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356074                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103347764                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127251249                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     28227889                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2091811                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138243341                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.920487                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.691909                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     85899024     62.14%     62.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24247886     17.54%     79.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     12045485      8.71%     88.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4097668      2.96%     91.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5045506      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1768520      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1244623      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1030005      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2864624      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138243341                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103347764                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127251249                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18896402                       # Number of memory references committed
system.switch_cpus3.commit.loads             11568111                       # Number of loads committed
system.switch_cpus3.commit.membars              17472                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18367366                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114643545                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2624519                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2864624                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290857855                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          315592760                       # The number of ROB writes
system.switch_cpus3.timesIdled                  44213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3204889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103347764                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127251249                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103347764                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.413504                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.413504                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.707461                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.707461                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       639751337                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      197784542                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      149327960                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34944                       # number of misc regfile writes
system.l20.replacements                         24442                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552892                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28538                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.373887                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.572747                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.397780                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3128.553656                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           964.475817                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000384                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000341                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.763807                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.235468                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        74190                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  74190                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16073                       # number of Writeback hits
system.l20.Writeback_hits::total                16073                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        74190                       # number of demand (read+write) hits
system.l20.demand_hits::total                   74190                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        74190                       # number of overall hits
system.l20.overall_hits::total                  74190                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24432                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24442                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24432                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24442                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24432                       # number of overall misses
system.l20.overall_misses::total                24442                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2772173                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7365898430                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7368670603                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2772173                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7365898430                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7368670603                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2772173                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7365898430                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7368670603                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98622                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98632                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16073                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16073                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98622                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98632                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98622                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98632                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247734                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.247810                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247734                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.247810                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247734                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.247810                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 277217.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 301485.692125                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 301475.763154                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 277217.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 301485.692125                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 301475.763154                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 277217.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 301485.692125                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 301475.763154                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4738                       # number of writebacks
system.l20.writebacks::total                     4738                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24432                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24442                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24432                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24442                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24432                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24442                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2132853                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5805301508                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5807434361                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2132853                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5805301508                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5807434361                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2132853                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5805301508                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5807434361                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247734                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.247810                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247734                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.247810                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247734                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.247810                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 213285.300000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 237610.572528                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 237600.620285                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 213285.300000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 237610.572528                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 237600.620285                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 213285.300000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 237610.572528                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 237600.620285                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16136                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          149230                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20232                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.375939                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.902655                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.799793                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3135.836382                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           889.461170                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016578                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000684                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.765585                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.217154                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31038                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31038                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7980                       # number of Writeback hits
system.l21.Writeback_hits::total                 7980                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31038                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31038                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31038                       # number of overall hits
system.l21.overall_hits::total                  31038                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16121                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16135                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16121                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16135                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16121                       # number of overall misses
system.l21.overall_misses::total                16135                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4316504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5288044364                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5292360868                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4316504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5288044364                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5292360868                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4316504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5288044364                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5292360868                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47159                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47173                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7980                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7980                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47159                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47173                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47159                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47173                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.341844                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342039                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.341844                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342039                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.341844                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342039                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 308321.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328022.105577                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328005.011962                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 308321.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328022.105577                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328005.011962                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 308321.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328022.105577                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328005.011962                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2498                       # number of writebacks
system.l21.writebacks::total                     2498                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16121                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16135                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16121                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16135                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16121                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16135                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3423066                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4256965431                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4260388497                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3423066                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4256965431                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4260388497                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3423066                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4256965431                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4260388497                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.341844                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342039                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.341844                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342039                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.341844                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342039                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 244504.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264063.360275                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264046.389650                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 244504.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264063.360275                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264046.389650                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 244504.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264063.360275                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264046.389650                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         26233                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          368392                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30329                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.146526                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.307170                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.355793                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2680.964097                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1375.372941                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009108                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000575                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.654532                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.335784                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        48133                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  48133                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           14261                       # number of Writeback hits
system.l22.Writeback_hits::total                14261                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        48133                       # number of demand (read+write) hits
system.l22.demand_hits::total                   48133                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        48133                       # number of overall hits
system.l22.overall_hits::total                  48133                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        26219                       # number of ReadReq misses
system.l22.ReadReq_misses::total                26232                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        26219                       # number of demand (read+write) misses
system.l22.demand_misses::total                 26232                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        26219                       # number of overall misses
system.l22.overall_misses::total                26232                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2980462                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   7895141315                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     7898121777                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2980462                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   7895141315                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      7898121777                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2980462                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   7895141315                       # number of overall miss cycles
system.l22.overall_miss_latency::total     7898121777                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74352                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74365                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        14261                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            14261                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74352                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74365                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74352                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74365                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.352633                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.352747                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.352633                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.352747                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.352633                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.352747                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 229266.307692                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 301122.899996                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 301087.289456                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 229266.307692                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 301122.899996                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 301087.289456                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 229266.307692                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 301122.899996                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 301087.289456                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4462                       # number of writebacks
system.l22.writebacks::total                     4462                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        26219                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           26232                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        26219                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            26232                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        26219                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           26232                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2150286                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   6219970331                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   6222120617                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2150286                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   6219970331                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   6222120617                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2150286                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   6219970331                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   6222120617                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.352633                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.352747                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.352633                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.352747                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.352633                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.352747                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165406.615385                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 237231.409703                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 237195.814921                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 165406.615385                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 237231.409703                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 237195.814921                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 165406.615385                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 237231.409703                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 237195.814921                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8597                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          293369                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12693                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.112661                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.412844                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     4.117333                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2525.367186                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1482.102638                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020609                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001005                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.616545                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.361841                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        31662                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31662                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10096                       # number of Writeback hits
system.l23.Writeback_hits::total                10096                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        31662                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31662                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        31662                       # number of overall hits
system.l23.overall_hits::total                  31662                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8580                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8594                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8580                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8594                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8580                       # number of overall misses
system.l23.overall_misses::total                 8594                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4482271                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2876464795                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2880947066                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4482271                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2876464795                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2880947066                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4482271                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2876464795                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2880947066                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        40242                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              40256                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10096                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10096                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        40242                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               40256                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        40242                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              40256                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.213210                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.213484                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.213210                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.213484                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.213210                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.213484                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 320162.214286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 335252.307110                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 335227.724692                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 320162.214286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 335252.307110                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 335227.724692                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 320162.214286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 335252.307110                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 335227.724692                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4598                       # number of writebacks
system.l23.writebacks::total                     4598                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8580                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8594                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8580                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8594                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8580                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8594                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3586360                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2328068847                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2331655207                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3586360                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2328068847                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2331655207                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3586360                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2328068847                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2331655207                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.213210                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.213484                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.213210                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.213484                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.213210                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.213484                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 256168.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 271336.695455                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 271311.985920                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 256168.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 271336.695455                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 271311.985920                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 256168.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 271336.695455                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 271311.985920                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.956923                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012119925                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840218.045455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.956923                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015957                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881341                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12112264                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12112264                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12112264                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12112264                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12112264                       # number of overall hits
system.cpu0.icache.overall_hits::total       12112264                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2960173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2960173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2960173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2960173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2960173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2960173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12112274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12112274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12112274                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12112274                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12112274                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12112274                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 296017.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 296017.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 296017.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 296017.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 296017.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 296017.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2855173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2855173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2855173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2855173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2855173                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2855173                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 285517.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 285517.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 285517.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 285517.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 285517.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 285517.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98622                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223422                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98878                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1933.932948                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513633                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486367                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916069                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083931                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10959091                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10959091                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17072                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17072                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668506                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668506                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       410697                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       410697                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       410807                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        410807                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       410807                       # number of overall misses
system.cpu0.dcache.overall_misses::total       410807                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  51778009369                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  51778009369                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13587383                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13587383                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  51791596752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  51791596752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  51791596752                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  51791596752                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11369788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11369788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19079313                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19079313                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19079313                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19079313                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036122                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036122                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021532                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021532                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021532                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021532                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126073.502775                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126073.502775                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 123521.663636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 123521.663636                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126072.819480                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126072.819480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126072.819480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126072.819480                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16073                       # number of writebacks
system.cpu0.dcache.writebacks::total            16073                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       312075                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       312075                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       312185                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       312185                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       312185                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       312185                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98622                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98622                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98622                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98622                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98622                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12464209718                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12464209718                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12464209718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12464209718                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12464209718                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12464209718                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008674                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008674                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126383.664071                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126383.664071                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126383.664071                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126383.664071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126383.664071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126383.664071                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995551                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924245221                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708401.517560                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995551                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12779231                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12779231                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12779231                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12779231                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12779231                       # number of overall hits
system.cpu1.icache.overall_hits::total       12779231                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5093755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5093755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5093755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5093755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5093755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5093755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12779247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12779247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12779247                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12779247                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12779247                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12779247                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 318359.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 318359.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 318359.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 318359.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 318359.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 318359.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4432704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4432704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4432704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4432704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4432704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4432704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 316621.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 316621.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 316621.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 316621.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 316621.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 316621.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47159                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227490368                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47415                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4797.856543                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.431471                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.568529                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825904                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174096                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18378904                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18378904                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4123379                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4123379                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9451                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9451                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9430                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9430                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22502283                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22502283                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22502283                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22502283                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182067                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182067                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182067                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182067                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182067                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  34938347490                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34938347490                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  34938347490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34938347490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  34938347490                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34938347490                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18560971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18560971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4123379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4123379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22684350                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22684350                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22684350                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22684350                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009809                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009809                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008026                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008026                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008026                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008026                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 191898.298374                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 191898.298374                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 191898.298374                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 191898.298374                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 191898.298374                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 191898.298374                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7980                       # number of writebacks
system.cpu1.dcache.writebacks::total             7980                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134908                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134908                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134908                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134908                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134908                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134908                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47159                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47159                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47159                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47159                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7443859745                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7443859745                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7443859745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7443859745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7443859745                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7443859745                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 157846.004898                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 157846.004898                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 157846.004898                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 157846.004898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 157846.004898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 157846.004898                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996192                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017195246                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050796.866935                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996192                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12114491                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12114491                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12114491                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12114491                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12114491                       # number of overall hits
system.cpu2.icache.overall_hits::total       12114491                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4061567                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4061567                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4061567                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4061567                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4061567                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4061567                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12114508                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12114508                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12114508                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12114508                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12114508                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12114508                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 238915.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 238915.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 238915.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 238915.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 238915.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 238915.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3088362                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3088362                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3088362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3088362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3088362                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3088362                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 237566.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 237566.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74352                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180625913                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74608                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2420.999263                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.736020                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.263980                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901313                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098687                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9746637                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9746637                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7108151                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7108151                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20757                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20757                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16808                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16808                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16854788                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16854788                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16854788                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16854788                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       181800                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181800                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       181800                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        181800                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       181800                       # number of overall misses
system.cpu2.dcache.overall_misses::total       181800                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  28623853428                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  28623853428                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  28623853428                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  28623853428                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  28623853428                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  28623853428                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9928437                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9928437                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7108151                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7108151                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17036588                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17036588                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17036588                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17036588                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018311                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018311                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010671                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010671                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010671                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010671                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 157446.938548                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 157446.938548                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 157446.938548                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 157446.938548                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 157446.938548                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 157446.938548                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        14261                       # number of writebacks
system.cpu2.dcache.writebacks::total            14261                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       107448                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       107448                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       107448                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       107448                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       107448                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       107448                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74352                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74352                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74352                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74352                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74352                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74352                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  11256987084                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11256987084                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  11256987084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11256987084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  11256987084                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11256987084                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007489                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007489                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004364                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004364                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004364                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004364                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151401.268076                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 151401.268076                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 151401.268076                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 151401.268076                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 151401.268076                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 151401.268076                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.996728                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015318536                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2192912.604752                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.996728                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022431                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12358662                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12358662                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12358662                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12358662                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12358662                       # number of overall hits
system.cpu3.icache.overall_hits::total       12358662                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5749368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5749368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5749368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5749368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5749368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5749368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12358679                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12358679                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12358679                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12358679                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12358679                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12358679                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 338198.117647                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 338198.117647                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 338198.117647                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 338198.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 338198.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 338198.117647                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4601671                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4601671                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4601671                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4601671                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4601671                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4601671                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 328690.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 328690.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 328690.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 328690.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 328690.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 328690.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 40242                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169059494                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40498                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4174.514643                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.892893                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.107107                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905832                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094168                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9630864                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9630864                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7293922                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7293922                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17472                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17472                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17472                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17472                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16924786                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16924786                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16924786                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16924786                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       121794                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       121794                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       121794                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        121794                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       121794                       # number of overall misses
system.cpu3.dcache.overall_misses::total       121794                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18293644454                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18293644454                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18293644454                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18293644454                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18293644454                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18293644454                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9752658                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9752658                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7293922                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7293922                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17046580                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17046580                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17046580                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17046580                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012488                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012488                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007145                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007145                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007145                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007145                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 150201.524328                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 150201.524328                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 150201.524328                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 150201.524328                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 150201.524328                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 150201.524328                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10096                       # number of writebacks
system.cpu3.dcache.writebacks::total            10096                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81552                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81552                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        81552                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        81552                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        81552                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        81552                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        40242                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        40242                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        40242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        40242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        40242                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        40242                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5006579940                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5006579940                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5006579940                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5006579940                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5006579940                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5006579940                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002361                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002361                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 124411.807067                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 124411.807067                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 124411.807067                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 124411.807067                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 124411.807067                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 124411.807067                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
