# 05. CPU General Register & ALU ì‹¬í™” í•™ìŠµ

## ğŸ“š í•™ìŠµ ëª©í‘œ

ì´ ëª¨ë“ˆì—ì„œëŠ” ARM Cortex-M33ì˜ **General Purpose Register**ì™€ **ALU(Arithmetic Logic Unit)**ì˜ ë™ì‘ì„ ì‹¬ë„ ìˆê²Œ í•™ìŠµí•©ë‹ˆë‹¤.

### í•™ìŠµ ë‚´ìš©
- ARM Cortex-M33ì˜ ë ˆì§€ìŠ¤í„° êµ¬ì¡° ì´í•´
- ALUì˜ ë‹¤ì–‘í•œ ì—°ì‚° ë°©ì‹ í•™ìŠµ
- ISA(Instruction Set Architecture)ì— ë”°ë¥¸ ë ˆì§€ìŠ¤í„° ë³€í™” ê´€ì°°
- GDBë¥¼ í†µí•œ ì‹¤ì‹œê°„ ë ˆì§€ìŠ¤í„° ìƒíƒœ ë¶„ì„
- ë‹¤ì–‘í•œ ì—°ì‚°ìì™€ í”Œë˜ê·¸ ë™ì‘ ì‹¤ìŠµ

---

## ğŸ—ï¸ ARM Cortex-M33 CPU êµ¬ì¡°

### CPU ì „ì²´ êµ¬ì¡°ë„

```mermaid
graph TB
    subgraph "ARM Cortex-M33 CPU Architecture"
        subgraph "Core Registers"
            R0["R0 (Argument/Return)"]
            R1["R1 (Argument)"]
            R2["R2 (Argument)"]
            R3["R3 (Argument)"]
            R4["R4 (Variable)"]
            R5["R5 (Variable)"]
            R6["R6 (Variable)"]
            R7["R7 (Variable)"]
            R8["R8 (Variable)"]
            R9["R9 (Variable)"]
            R10["R10 (Variable)"]
            R11["R11 (Variable)"]
            R12["R12 (IP - Intra-call)"]
            R13["R13 (SP - Stack Pointer)"]
            R14["R14 (LR - Link Register)"]
            R15["R15 (PC - Program Counter)"]
        end
        
        subgraph "Special Registers"
            CPSR["CPSR (Flags)<br/>N Z C V Q"]
            MSP["MSP (Main Stack)"]
            PSP["PSP (Process Stack)"]
            PRIMASK["PRIMASK"]
            FAULTMASK["FAULTMASK"]
            BASEPRI["BASEPRI"]
            CONTROL["CONTROL"]
        end
        
        subgraph "ALU (Arithmetic Logic Unit)"
            ADDER["ê°€ì‚°ê¸°<br/>(ADD/SUB)"]
            SHIFTER["ì‹œí”„í„°<br/>(LSL/LSR/ASR/ROR)"]
            LOGIC["ë…¼ë¦¬ì—°ì‚°<br/>(AND/OR/XOR/NOT)"]
            MULTIPLY["ê³±ì…ˆê¸°<br/>(MUL/MLA)"]
            COMPARE["ë¹„êµê¸°<br/>(CMP/TST)"]
        end
    end
    
    R0 --> ALU
    R1 --> ALU
    R2 --> ALU
    R3 --> ALU
    ALU --> R0
    ALU --> R1
    ALU --> R2
    ALU --> R3
    ALU --> CPSR
    
    style R0 fill:#e1f5fe
    style R1 fill:#e1f5fe
    style R2 fill:#e1f5fe
    style R3 fill:#e1f5fe
    style CPSR fill:#fff3e0
    style ALU fill:#f3e5f5
```

### ëª…ë ¹ì–´ ì‹¤í–‰ íë¦„

```mermaid
graph LR
    subgraph "Instruction Execution Flow"
        FETCH["1. FETCH<br/>ëª…ë ¹ì–´ ì¸ì¶œ"]
        DECODE["2. DECODE<br/>ëª…ë ¹ì–´ í•´ì„"]
        EXECUTE["3. EXECUTE<br/>ì‹¤í–‰"]
        WRITEBACK["4. WRITEBACK<br/>ê²°ê³¼ ì €ì¥"]
    end
    
    subgraph "Register File"
        R0_FILE["R0"]
        R1_FILE["R1"]
        R2_FILE["R2"]
        R3_FILE["R3"]
    end
    
    subgraph "ALU Operations"
        ADD_OP["ADD R0, R1, R2<br/>R0 = R1 + R2"]
        SUB_OP["SUB R0, R1, R2<br/>R0 = R1 - R2"]
        AND_OP["AND R0, R1, R2<br/>R0 = R1 & R2"]
        LSL_OP["LSL R0, R1, #4<br/>R0 = R1 << 4"]
    end
    
    subgraph "Status Flags (CPSR)"
        N_FLAG["N (Negative)<br/>ê²°ê³¼ê°€ ìŒìˆ˜"]
        Z_FLAG["Z (Zero)<br/>ê²°ê³¼ê°€ 0"]
        C_FLAG["C (Carry)<br/>ìë¦¬ì˜¬ë¦¼ ë°œìƒ"]
        V_FLAG["V (Overflow)<br/>ì˜¤ë²„í”Œë¡œìš° ë°œìƒ"]
    end
    
    FETCH --> DECODE
    DECODE --> EXECUTE
    EXECUTE --> WRITEBACK
    
    R1_FILE --> ADD_OP
    R2_FILE --> ADD_OP
    ADD_OP --> R0_FILE
    ADD_OP --> N_FLAG
    ADD_OP --> Z_FLAG
    ADD_OP --> C_FLAG
    ADD_OP --> V_FLAG
    
    style FETCH fill:#e3f2fd
    style DECODE fill:#f1f8e9
    style EXECUTE fill:#fff3e0
    style WRITEBACK fill:#fce4ec
    style ADD_OP fill:#e8f5e8
```

---

## ğŸ“‹ General Purpose Registers

### ë ˆì§€ìŠ¤í„° ë¶„ë¥˜

| ë ˆì§€ìŠ¤í„° | ìš©ë„ | ì„¤ëª… |
|----------|------|------|
| **R0-R3** | ì¸ìˆ˜/ë°˜í™˜ê°’ | í•¨ìˆ˜ í˜¸ì¶œ ì‹œ ì¸ìˆ˜ ì „ë‹¬ ë° ë°˜í™˜ê°’ ì €ì¥ |
| **R4-R11** | ë²”ìš© ë³€ìˆ˜ | ë²”ìš© ë°ì´í„° ì €ì¥, í•¨ìˆ˜ í˜¸ì¶œ ê°„ ë³´ì¡´ |
| **R12 (IP)** | Intra-call | í•¨ìˆ˜ ë‚´ë¶€ ì„ì‹œ ë°ì´í„° ì €ì¥ |
| **R13 (SP)** | Stack Pointer | ìŠ¤íƒ ì£¼ì†Œ ê´€ë¦¬ |
| **R14 (LR)** | Link Register | í•¨ìˆ˜ ë°˜í™˜ ì£¼ì†Œ ì €ì¥ |
| **R15 (PC)** | Program Counter | í˜„ì¬ ì‹¤í–‰ ì¤‘ì¸ ëª…ë ¹ì–´ ì£¼ì†Œ |

### íŠ¹ìˆ˜ ë ˆì§€ìŠ¤í„°

| ë ˆì§€ìŠ¤í„° | ì„¤ëª… |
|----------|------|
| **CPSR** | Current Program Status Register (í”Œë˜ê·¸) |
| **MSP** | Main Stack Pointer |
| **PSP** | Process Stack Pointer |
| **PRIMASK** | ìš°ì„ ìˆœìœ„ ë§ˆìŠ¤í¬ |
| **FAULTMASK** | í´íŠ¸ ë§ˆìŠ¤í¬ |
| **BASEPRI** | ê¸°ë³¸ ìš°ì„ ìˆœìœ„ |
| **CONTROL** | ì œì–´ ë ˆì§€ìŠ¤í„° |

---

## âš™ï¸ ALU (Arithmetic Logic Unit) ì—°ì‚°

### ì‚°ìˆ  ì—°ì‚°

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ | í”Œë˜ê·¸ ì˜í–¥ |
|--------|------|------|-------------|
| `ADD` | ë§ì…ˆ | `ADD R0, R1, R2` | N, Z, C, V |
| `SUB` | ëº„ì…ˆ | `SUB R0, R1, R2` | N, Z, C, V |
| `MUL` | ê³±ì…ˆ | `MUL R0, R1, R2` | N, Z |
| `RSB` | ì—­ìˆœ ëº„ì…ˆ | `RSB R0, R1, R2` | N, Z, C, V |

### ë…¼ë¦¬ ì—°ì‚°

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ | í”Œë˜ê·¸ ì˜í–¥ |
|--------|------|------|-------------|
| `AND` | ë…¼ë¦¬ê³± | `AND R0, R1, R2` | N, Z |
| `ORR` | ë…¼ë¦¬í•© | `ORR R0, R1, R2` | N, Z |
| `EOR` | ë°°íƒ€ì  ë…¼ë¦¬í•© | `EOR R0, R1, R2` | N, Z |
| `MVN` | ë…¼ë¦¬ ë¶€ì • | `MVN R0, R1` | N, Z |

### ì‹œí”„íŠ¸ ì—°ì‚°

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ | ì„¤ëª… |
|--------|------|------|------|
| `LSL` | ë…¼ë¦¬ ì¢Œì¸¡ ì‹œí”„íŠ¸ | `LSL R0, R1, #4` | 0ìœ¼ë¡œ ì±„ì›€ |
| `LSR` | ë…¼ë¦¬ ìš°ì¸¡ ì‹œí”„íŠ¸ | `LSR R0, R1, #4` | 0ìœ¼ë¡œ ì±„ì›€ |
| `ASR` | ì‚°ìˆ  ìš°ì¸¡ ì‹œí”„íŠ¸ | `ASR R0, R1, #4` | ë¶€í˜¸ë¹„íŠ¸ë¡œ ì±„ì›€ |
| `ROR` | íšŒì „ | `ROR R0, R1, #4` | ë¹„íŠ¸ ìˆœí™˜ |

### ë¹„êµ ì—°ì‚°

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ | ì„¤ëª… |
|--------|------|------|------|
| `CMP` | ë¹„êµ | `CMP R0, R1` | R0 - R1, í”Œë˜ê·¸ë§Œ ì„¤ì • |
| `TST` | í…ŒìŠ¤íŠ¸ | `TST R0, R1` | R0 & R1, í”Œë˜ê·¸ë§Œ ì„¤ì • |
| `TEQ` | ë™ë“± í…ŒìŠ¤íŠ¸ | `TEQ R0, R1` | R0 ^ R1, í”Œë˜ê·¸ë§Œ ì„¤ì • |

---

## ğŸš© CPSR í”Œë˜ê·¸ ë ˆì§€ìŠ¤í„°

### í”Œë˜ê·¸ ë¹„íŠ¸

| ë¹„íŠ¸ | í”Œë˜ê·¸ | ì˜ë¯¸ | ì„¤ì • ì¡°ê±´ |
|------|--------|------|-----------|
| **31** | N (Negative) | ìŒìˆ˜ | ê²°ê³¼ì˜ ìµœìƒìœ„ ë¹„íŠ¸ê°€ 1 |
| **30** | Z (Zero) | ì œë¡œ | ê²°ê³¼ê°€ 0 |
| **29** | C (Carry) | ìë¦¬ì˜¬ë¦¼ | ë¬´ë¶€í˜¸ ì—°ì‚°ì—ì„œ ìë¦¬ì˜¬ë¦¼/ë¹Œë¦¼ |
| **28** | V (oVerflow) | ì˜¤ë²„í”Œë¡œìš° | ë¶€í˜¸ ìˆëŠ” ì—°ì‚°ì—ì„œ ì˜¤ë²„í”Œë¡œìš° |
| **27** | Q (Sticky overflow) | ëˆ„ì  ì˜¤ë²„í”Œë¡œìš° | DSP ì—°ì‚° ì˜¤ë²„í”Œë¡œìš° |

---

## ğŸ› ï¸ ê°œë°œ í™˜ê²½ ì„¤ì •

### í•„ìˆ˜ ë„êµ¬ ì„¤ì¹˜

```bash
# ARM íˆ´ì²´ì¸ ì„¤ì¹˜
sudo apt-get install gcc-arm-none-eabi

# ë””ë²„ê±° ì„¤ì¹˜  
sudo apt-get install gdb-multiarch

# QEMU ì„¤ì¹˜
sudo apt-get install qemu-system-arm

# GDB ë‹¤ì¤‘ ì•„í‚¤í…ì²˜ ì§€ì› í™•ì¸
gdb-multiarch --version
```

---

## ğŸš€ í”„ë¡œì íŠ¸ ë¹Œë“œ ë° ì‹¤í–‰

### 1. í”„ë¡œì íŠ¸ ë¹Œë“œ

```bash
cd 05-register-alu
make clean
make
```

### 2. ì¼ë°˜ ì‹¤í–‰

```bash
make run
# ë˜ëŠ”
./scripts/run.sh
```

### 3. ë””ë²„ê·¸ ëª¨ë“œ ì‹¤í–‰

```bash
make debug
# ë˜ëŠ”  
./scripts/debug.sh
```

---

## ğŸ”¬ GDB ë””ë²„ê¹… í™œìš©

### ê¸°ë³¸ GDB ì—°ê²°

```bash
# í„°ë¯¸ë„ 1: QEMU ë””ë²„ê·¸ ëª¨ë“œ ì‹¤í–‰
make debug

# í„°ë¯¸ë„ 2: GDB ì—°ê²°
gdb-multiarch build/cortex-m33-register-demo.elf
(gdb) target remote :1234
(gdb) load
```

### ë ˆì§€ìŠ¤í„° ê´€ì°° ëª…ë ¹ì–´

```bash
# ëª¨ë“  ë ˆì§€ìŠ¤í„° ìƒíƒœ í™•ì¸
(gdb) info registers

# íŠ¹ì • ë ˆì§€ìŠ¤í„° í™•ì¸
(gdb) print /x $r0
(gdb) print /x $r1
(gdb) print /x $cpsr

# ë ˆì§€ìŠ¤í„° ê°’ ë³€ê²½
(gdb) set $r0 = 0x12345678
(gdb) set $r1 = 0x87654321
```

### ì‹¤ìŠµìš© ë¸Œë ˆì´í¬í¬ì¸íŠ¸ ì„¤ì •

```bash
# í•¨ìˆ˜ë³„ ë¸Œë ˆì´í¬í¬ì¸íŠ¸
(gdb) break register_demo_basic
(gdb) break register_demo_bitwise
(gdb) break register_demo_shift
(gdb) break register_demo_conditional

# ì£¼ìš” ë¼ì¸ ë¸Œë ˆì´í¬í¬ì¸íŠ¸ (main.c ê¸°ì¤€)
(gdb) break main.c:39   # ê¸°ë³¸ ì—°ì‚° ì´ˆê¸°ê°’
(gdb) break main.c:42   # ADD ì—°ì‚° í›„
(gdb) break main.c:45   # SUB ì—°ì‚° í›„
(gdb) break main.c:48   # MUL ì—°ì‚° í›„
```

---

## ğŸ” ISAë³„ ë ˆì§€ìŠ¤í„° ë³€í™” ê´€ì°°

### 1. ê¸°ë³¸ ì‚°ìˆ  ì—°ì‚° ë¶„ì„

#### ì—°ì‚° ì „ ìƒíƒœ
```
R0: 0x12345678
R1: 0x87654321  
R2: 0x00000000
CPSR: 0x01000000 (N=0 Z=0 C=0 V=0)
```

#### ADD R2, R0, R1 ì‹¤í–‰
```bash
(gdb) break main.c:42
(gdb) continue
(gdb) info registers
```

#### ì—°ì‚° í›„ ìƒíƒœ
```
R0: 0x12345678 (ë³€í™”ì—†ìŒ)
R1: 0x87654321 (ë³€í™”ì—†ìŒ)
R2: 0x99999999 (ê²°ê³¼)
CPSR: 0x80000000 (N=1 Z=0 C=0 V=0)
```

**ğŸ” ë¶„ì„**:
- R2ì— ë§ì…ˆ ê²°ê³¼ ì €ì¥
- ê²°ê³¼ê°€ ìŒìˆ˜ì´ë¯€ë¡œ N í”Œë˜ê·¸ ì„¤ì •
- ìë¦¬ì˜¬ë¦¼ì´ ì—†ìœ¼ë¯€ë¡œ C í”Œë˜ê·¸ í´ë¦¬ì–´

### 2. ë¹„íŠ¸ ì—°ì‚° ë¶„ì„

#### AND ì—°ì‚° ì˜ˆì œ
```bash
# ë¸Œë ˆì´í¬í¬ì¸íŠ¸ ì„¤ì •
(gdb) break main.c:63

# ì—°ì‚° ì „ ìƒíƒœ í™•ì¸
(gdb) continue
(gdb) info registers
```

#### ì—°ì‚° ì „í›„ ìƒíƒœ
```
Before: R0=0xF0F0F0F0, R1=0x0F0F0F0F
After:  R2=0x00000000 (AND ê²°ê³¼)
CPSR: Z=1 (ê²°ê³¼ê°€ 0ì´ë¯€ë¡œ Zero í”Œë˜ê·¸ ì„¤ì •)
```

### 3. ì‹œí”„íŠ¸ ì—°ì‚° ë¶„ì„

#### ì¢Œì¸¡ ì‹œí”„íŠ¸ (LSL) ë¶„ì„
```bash
(gdb) break main.c:86
(gdb) continue

# ì‹œí”„íŠ¸ ì „: R0=0x12345678, shift_count=4
# ì‹œí”„íŠ¸ í›„: R2=0x23456780 (4ë¹„íŠ¸ ì¢Œì¸¡ ì‹œí”„íŠ¸)
```

**ğŸ” ì‹œí”„íŠ¸ ë™ì‘**:
- `0x12345678 << 4` = `0x23456780`
- ìµœìƒìœ„ 4ë¹„íŠ¸ (0x1)ê°€ ì‚¬ë¼ì§
- ìµœí•˜ìœ„ì— 4ê°œì˜ 0 ì¶”ê°€

### 4. ì¡°ê±´ë¶€ ì—°ì‚° ë° í”Œë˜ê·¸ ë¶„ì„

#### ë¹„êµ ì—°ì‚° (CMP) ë¶„ì„
```bash
(gdb) break main.c:105
(gdb) continue

# CMP 100, 50 ì‹¤í–‰ í›„
# CPSR í™•ì¸: C=1, Z=0 (100 > 50ì´ë¯€ë¡œ Carry ì„¤ì •)
```

#### ì¡°ê±´ë¶€ ëª…ë ¹ ì‹¤í–‰
```bash
# MOVGT (Move if Greater Than) ì‹¤í–‰
# 100 > 50ì´ ì°¸ì´ë¯€ë¡œ R2 = 1ë¡œ ì„¤ì •
(gdb) print /x $r2
# ì¶œë ¥: 0x1
```

---

## ğŸ“Š ê³ ê¸‰ GDB í™œìš© ê¸°ë²•

### ë ˆì§€ìŠ¤í„° ìë™ ì¶”ì 

```bash
# ë ˆì§€ìŠ¤í„° ë³€í™” ìë™ í‘œì‹œ
(gdb) display /x $r0
(gdb) display /x $r1
(gdb) display /x $r2
(gdb) display /x $cpsr

# ì¡°ê±´ë¶€ ë¸Œë ˆì´í¬í¬ì¸íŠ¸
(gdb) break main.c:42 if $r0 == 0x12345678
```

### ë ˆì§€ìŠ¤í„° ìƒíƒœ ë¡œê¹…

```bash
# GDB ë¡œê·¸ í™œì„±í™”
(gdb) set logging on register_log.txt
(gdb) set logging overwrite on

# ëª…ë ¹ì–´ ìë™ ì‹¤í–‰
(gdb) commands 1
> info registers r0 r1 r2 cpsr
> continue
> end
```

---

## ğŸ“ˆ í•™ìŠµ ì‹¤ìŠµ ê³¼ì œ

### ê³¼ì œ 1: ê¸°ë³¸ ì—°ì‚° ë¶„ì„
1. `register_demo_basic()` í•¨ìˆ˜ë¥¼ ì‹¤í–‰í•˜ë©° ê° ì—°ì‚° í›„ ë ˆì§€ìŠ¤í„° ìƒíƒœ ê¸°ë¡
2. ADD, SUB, MUL ì—°ì‚°ì—ì„œ í”Œë˜ê·¸ ë³€í™” ë¶„ì„
3. ì˜¤ë²„í”Œë¡œìš°ê°€ ë°œìƒí•˜ëŠ” ì¼€ì´ìŠ¤ ì°¾ê¸°

### ê³¼ì œ 2: ë¹„íŠ¸ ì—°ì‚° ë§ˆìŠ¤í„°
1. `register_demo_bitwise()` í•¨ìˆ˜ì˜ ëª¨ë“  ì—°ì‚° ë¶„ì„
2. AND, OR, XOR, NOT ì—°ì‚°ì˜ ì‹¤ì œ ë¹„íŠ¸ ë³€í™” ì¶”ì 
3. ë¹„íŠ¸ ë§ˆìŠ¤í‚¹ ê¸°ë²• ì‘ìš© ì˜ˆì œ ì‘ì„±

### ê³¼ì œ 3: ì‹œí”„íŠ¸ ì—°ì‚° ì‹¬í™”
1. ì–‘ìˆ˜ì™€ ìŒìˆ˜ì—ì„œ ASR(ì‚°ìˆ  ì‹œí”„íŠ¸) ë™ì‘ ì°¨ì´ ë¶„ì„
2. ROR(íšŒì „) ì—°ì‚°ì—ì„œ ìºë¦¬ í”Œë˜ê·¸ ë™ì‘ í™•ì¸
3. ì‹œí”„íŠ¸ ì—°ì‚°ì„ í™œìš©í•œ ë¹ ë¥¸ ê³±ì…ˆ/ë‚˜ëˆ—ì…ˆ êµ¬í˜„

### ê³¼ì œ 4: ì¡°ê±´ë¶€ ì‹¤í–‰ í™œìš©
1. ë‹¤ì–‘í•œ ì¡°ê±´ ì½”ë“œ (EQ, NE, GT, LT ë“±) í…ŒìŠ¤íŠ¸
2. ì¡°ê±´ë¶€ ëª…ë ¹ì„ í™œìš©í•œ ë¶„ê¸° ì—†ëŠ” ì•Œê³ ë¦¬ì¦˜ êµ¬í˜„
3. í”Œë˜ê·¸ ì¡°í•©ì„ í™œìš©í•œ ë³µì¡í•œ ì¡°ê±´ íŒë‹¨

---

## ğŸ¯ ê³ ê¸‰ ë¶„ì„ ê¸°ë²•

### ë ˆì§€ìŠ¤í„° ë³€í™” íŒ¨í„´ ë¶„ì„

```bash
# ì—°ì†ì ì¸ ì—°ì‚°ì—ì„œ ë ˆì§€ìŠ¤í„° ì‚¬ìš© íŒ¨í„´ ê´€ì°°
(gdb) commands 1
> info registers r0 r1 r2 cpsr
> continue
> end

# ìë™í™”ëœ ë¶„ì„ ìŠ¤í¬ë¦½íŠ¸
(gdb) source analysis_script.gdb
```

### ì„±ëŠ¥ ì¸¡ì • ë° ìµœì í™”

```bash
# ëª…ë ¹ì–´ ì‹¤í–‰ ì‚¬ì´í´ ì¸¡ì •
(gdb) set logging on analysis.log
(gdb) monitor info registers
(gdb) stepi
(gdb) monitor info registers
```

### ë©”ëª¨ë¦¬ì™€ ë ˆì§€ìŠ¤í„° ìƒí˜¸ì‘ìš©

```bash
# ìŠ¤íƒ ì—°ì‚°ì—ì„œ ë ˆì§€ìŠ¤í„°-ë©”ëª¨ë¦¬ ë°ì´í„° íë¦„ ì¶”ì 
(gdb) break register_demo_stack_operations
(gdb) continue
(gdb) x/8wx $sp    # ìŠ¤íƒ ë©”ëª¨ë¦¬ ë‚´ìš© í™•ì¸
(gdb) info registers r0 r1 r2 r3
```

---

## ğŸ“š ì¶”ê°€ í•™ìŠµ ìë£Œ

### ARM ì•„í‚¤í…ì²˜ ì°¸ê³  ë¬¸ì„œ
- [ARM Cortex-M33 Technical Reference Manual](https://developer.arm.com/documentation/100230/latest/)
- [ARMv8-M Architecture Reference Manual](https://developer.arm.com/documentation/ddi0553/latest/)

### ë””ë²„ê¹… ë„êµ¬ í™œìš©
- [GDB User Manual](https://sourceware.org/gdb/current/onlinedocs/gdb/)
- [QEMU User Documentation](https://qemu-project.gitlab.io/qemu/system/targets.html)

### ì–´ì…ˆë¸”ë¦¬ í”„ë¡œê·¸ë˜ë°
- [ARM Assembly Language Programming](https://www.arm.com/why-arm/technologies/instruction-set-architectures)
- [Thumb-2 Instruction Set](https://developer.arm.com/documentation/ddi0308/latest/)

---

## ğŸ”§ ë¬¸ì œ í•´ê²°

### ì¼ë°˜ì ì¸ ì˜¤ë¥˜ í•´ê²°

1. **ë¹Œë“œ ì˜¤ë¥˜**
   ```bash
   # íˆ´ì²´ì¸ í™•ì¸
   arm-none-eabi-gcc --version
   
   # í´ë¦° ë¹Œë“œ
   make clean && make
   ```

2. **QEMU ì—°ê²° ì˜¤ë¥˜**
   ```bash
   # í¬íŠ¸ í™•ì¸
   netstat -an | grep 1234
   
   # QEMU í”„ë¡œì„¸ìŠ¤ ì •ë¦¬
   pkill qemu-system-arm
   ```

3. **GDB ì—°ê²° ì‹¤íŒ¨**
   ```bash
   # GDB ë²„ì „ í™•ì¸
   gdb-multiarch --version
   
   # ì›ê²© ì—°ê²° ì¬ì‹œë„
   (gdb) disconnect
   (gdb) target remote :1234
   ```

---

ì´ ëª¨ë“ˆì„ í†µí•´ ARM Cortex-M33ì˜ ë ˆì§€ìŠ¤í„°ì™€ ALU ë™ì‘ì„ ê¹Šì´ ì´í•´í•˜ê³ , ì‹¤ì œ í•˜ë“œì›¨ì–´ ë ˆë²¨ì—ì„œì˜ ì—°ì‚° ê³¼ì •ì„ ê´€ì°°í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ê° ì‹¤ìŠµì„ í†µí•´ ë§ˆì´í¬ë¡œì»¨íŠ¸ë¡¤ëŸ¬ì˜ í•µì‹¬ ë™ì‘ ì›ë¦¬ë¥¼ ì²´ë“í•˜ì‹œê¸° ë°”ëë‹ˆë‹¤! ğŸš€
