
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkg-config_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004034d0 <.init>:
  4034d0:	stp	x29, x30, [sp, #-16]!
  4034d4:	mov	x29, sp
  4034d8:	bl	4049e8 <ferror@plt+0x978>
  4034dc:	ldp	x29, x30, [sp], #16
  4034e0:	ret

Disassembly of section .plt:

00000000004034f0 <memcpy@plt-0x20>:
  4034f0:	stp	x16, x30, [sp, #-16]!
  4034f4:	adrp	x16, 48c000 <ferror@plt+0x87f90>
  4034f8:	ldr	x17, [x16, #4088]
  4034fc:	add	x16, x16, #0xff8
  403500:	br	x17
  403504:	nop
  403508:	nop
  40350c:	nop

0000000000403510 <memcpy@plt>:
  403510:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403514:	ldr	x17, [x16]
  403518:	add	x16, x16, #0x0
  40351c:	br	x17

0000000000403520 <getpwnam_r@plt>:
  403520:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403524:	ldr	x17, [x16, #8]
  403528:	add	x16, x16, #0x8
  40352c:	br	x17

0000000000403530 <memmove@plt>:
  403530:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403534:	ldr	x17, [x16, #16]
  403538:	add	x16, x16, #0x10
  40353c:	br	x17

0000000000403540 <pthread_sigmask@plt>:
  403540:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403544:	ldr	x17, [x16, #24]
  403548:	add	x16, x16, #0x18
  40354c:	br	x17

0000000000403550 <_exit@plt>:
  403550:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403554:	ldr	x17, [x16, #32]
  403558:	add	x16, x16, #0x20
  40355c:	br	x17

0000000000403560 <getcwd@plt>:
  403560:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403564:	ldr	x17, [x16, #40]
  403568:	add	x16, x16, #0x28
  40356c:	br	x17

0000000000403570 <strtoul@plt>:
  403570:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403574:	ldr	x17, [x16, #48]
  403578:	add	x16, x16, #0x30
  40357c:	br	x17

0000000000403580 <strlen@plt>:
  403580:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403584:	ldr	x17, [x16, #56]
  403588:	add	x16, x16, #0x38
  40358c:	br	x17

0000000000403590 <pthread_mutexattr_settype@plt>:
  403590:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403594:	ldr	x17, [x16, #64]
  403598:	add	x16, x16, #0x40
  40359c:	br	x17

00000000004035a0 <fputs@plt>:
  4035a0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4035a4:	ldr	x17, [x16, #72]
  4035a8:	add	x16, x16, #0x48
  4035ac:	br	x17

00000000004035b0 <exit@plt>:
  4035b0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4035b4:	ldr	x17, [x16, #80]
  4035b8:	add	x16, x16, #0x50
  4035bc:	br	x17

00000000004035c0 <raise@plt>:
  4035c0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4035c4:	ldr	x17, [x16, #88]
  4035c8:	add	x16, x16, #0x58
  4035cc:	br	x17

00000000004035d0 <strtoll_l@plt>:
  4035d0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4035d4:	ldr	x17, [x16, #96]
  4035d8:	add	x16, x16, #0x60
  4035dc:	br	x17

00000000004035e0 <getegid@plt>:
  4035e0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4035e4:	ldr	x17, [x16, #104]
  4035e8:	add	x16, x16, #0x68
  4035ec:	br	x17

00000000004035f0 <strtod@plt>:
  4035f0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4035f4:	ldr	x17, [x16, #112]
  4035f8:	add	x16, x16, #0x70
  4035fc:	br	x17

0000000000403600 <geteuid@plt>:
  403600:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403604:	ldr	x17, [x16, #120]
  403608:	add	x16, x16, #0x78
  40360c:	br	x17

0000000000403610 <iconv_close@plt>:
  403610:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403614:	ldr	x17, [x16, #128]
  403618:	add	x16, x16, #0x80
  40361c:	br	x17

0000000000403620 <remove@plt>:
  403620:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403624:	ldr	x17, [x16, #136]
  403628:	add	x16, x16, #0x88
  40362c:	br	x17

0000000000403630 <getresuid@plt>:
  403630:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403634:	ldr	x17, [x16, #144]
  403638:	add	x16, x16, #0x90
  40363c:	br	x17

0000000000403640 <pthread_mutex_trylock@plt>:
  403640:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403644:	ldr	x17, [x16, #152]
  403648:	add	x16, x16, #0x98
  40364c:	br	x17

0000000000403650 <pthread_key_create@plt>:
  403650:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403654:	ldr	x17, [x16, #160]
  403658:	add	x16, x16, #0xa0
  40365c:	br	x17

0000000000403660 <setenv@plt>:
  403660:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403664:	ldr	x17, [x16, #168]
  403668:	add	x16, x16, #0xa8
  40366c:	br	x17

0000000000403670 <readlink@plt>:
  403670:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403674:	ldr	x17, [x16, #176]
  403678:	add	x16, x16, #0xb0
  40367c:	br	x17

0000000000403680 <pthread_mutexattr_init@plt>:
  403680:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403684:	ldr	x17, [x16, #184]
  403688:	add	x16, x16, #0xb8
  40368c:	br	x17

0000000000403690 <sprintf@plt>:
  403690:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403694:	ldr	x17, [x16, #192]
  403698:	add	x16, x16, #0xc0
  40369c:	br	x17

00000000004036a0 <getuid@plt>:
  4036a0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4036a4:	ldr	x17, [x16, #200]
  4036a8:	add	x16, x16, #0xc8
  4036ac:	br	x17

00000000004036b0 <pipe@plt>:
  4036b0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4036b4:	ldr	x17, [x16, #208]
  4036b8:	add	x16, x16, #0xd0
  4036bc:	br	x17

00000000004036c0 <opendir@plt>:
  4036c0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4036c4:	ldr	x17, [x16, #216]
  4036c8:	add	x16, x16, #0xd8
  4036cc:	br	x17

00000000004036d0 <__cxa_atexit@plt>:
  4036d0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4036d4:	ldr	x17, [x16, #224]
  4036d8:	add	x16, x16, #0xe0
  4036dc:	br	x17

00000000004036e0 <pthread_attr_init@plt>:
  4036e0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4036e4:	ldr	x17, [x16, #232]
  4036e8:	add	x16, x16, #0xe8
  4036ec:	br	x17

00000000004036f0 <fputc@plt>:
  4036f0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4036f4:	ldr	x17, [x16, #240]
  4036f8:	add	x16, x16, #0xf0
  4036fc:	br	x17

0000000000403700 <clock_gettime@plt>:
  403700:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403704:	ldr	x17, [x16, #248]
  403708:	add	x16, x16, #0xf8
  40370c:	br	x17

0000000000403710 <setrlimit@plt>:
  403710:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403714:	ldr	x17, [x16, #256]
  403718:	add	x16, x16, #0x100
  40371c:	br	x17

0000000000403720 <setvbuf@plt>:
  403720:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403724:	ldr	x17, [x16, #264]
  403728:	add	x16, x16, #0x108
  40372c:	br	x17

0000000000403730 <kill@plt>:
  403730:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403734:	ldr	x17, [x16, #272]
  403738:	add	x16, x16, #0x110
  40373c:	br	x17

0000000000403740 <getpwuid_r@plt>:
  403740:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403744:	ldr	x17, [x16, #280]
  403748:	add	x16, x16, #0x118
  40374c:	br	x17

0000000000403750 <fork@plt>:
  403750:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403754:	ldr	x17, [x16, #288]
  403758:	add	x16, x16, #0x120
  40375c:	br	x17

0000000000403760 <pthread_rwlock_trywrlock@plt>:
  403760:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403764:	ldr	x17, [x16, #296]
  403768:	add	x16, x16, #0x128
  40376c:	br	x17

0000000000403770 <lseek@plt>:
  403770:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403774:	ldr	x17, [x16, #304]
  403778:	add	x16, x16, #0x130
  40377c:	br	x17

0000000000403780 <pthread_mutexattr_destroy@plt>:
  403780:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403784:	ldr	x17, [x16, #312]
  403788:	add	x16, x16, #0x138
  40378c:	br	x17

0000000000403790 <sigfillset@plt>:
  403790:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403794:	ldr	x17, [x16, #320]
  403798:	add	x16, x16, #0x140
  40379c:	br	x17

00000000004037a0 <strtoull_l@plt>:
  4037a0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4037a4:	ldr	x17, [x16, #328]
  4037a8:	add	x16, x16, #0x148
  4037ac:	br	x17

00000000004037b0 <__ctype_tolower_loc@plt>:
  4037b0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4037b4:	ldr	x17, [x16, #336]
  4037b8:	add	x16, x16, #0x150
  4037bc:	br	x17

00000000004037c0 <snprintf@plt>:
  4037c0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4037c4:	ldr	x17, [x16, #344]
  4037c8:	add	x16, x16, #0x158
  4037cc:	br	x17

00000000004037d0 <stpcpy@plt>:
  4037d0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4037d4:	ldr	x17, [x16, #352]
  4037d8:	add	x16, x16, #0x160
  4037dc:	br	x17

00000000004037e0 <signal@plt>:
  4037e0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4037e4:	ldr	x17, [x16, #360]
  4037e8:	add	x16, x16, #0x168
  4037ec:	br	x17

00000000004037f0 <fclose@plt>:
  4037f0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4037f4:	ldr	x17, [x16, #368]
  4037f8:	add	x16, x16, #0x170
  4037fc:	br	x17

0000000000403800 <fsync@plt>:
  403800:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403804:	ldr	x17, [x16, #376]
  403808:	add	x16, x16, #0x178
  40380c:	br	x17

0000000000403810 <getpid@plt>:
  403810:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403814:	ldr	x17, [x16, #384]
  403818:	add	x16, x16, #0x180
  40381c:	br	x17

0000000000403820 <nl_langinfo@plt>:
  403820:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403824:	ldr	x17, [x16, #392]
  403828:	add	x16, x16, #0x188
  40382c:	br	x17

0000000000403830 <fopen@plt>:
  403830:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403834:	ldr	x17, [x16, #400]
  403838:	add	x16, x16, #0x190
  40383c:	br	x17

0000000000403840 <malloc@plt>:
  403840:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403844:	ldr	x17, [x16, #408]
  403848:	add	x16, x16, #0x198
  40384c:	br	x17

0000000000403850 <chmod@plt>:
  403850:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403854:	ldr	x17, [x16, #416]
  403858:	add	x16, x16, #0x1a0
  40385c:	br	x17

0000000000403860 <open@plt>:
  403860:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403864:	ldr	x17, [x16, #424]
  403868:	add	x16, x16, #0x1a8
  40386c:	br	x17

0000000000403870 <pthread_condattr_destroy@plt>:
  403870:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403874:	ldr	x17, [x16, #432]
  403878:	add	x16, x16, #0x1b0
  40387c:	br	x17

0000000000403880 <poll@plt>:
  403880:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403884:	ldr	x17, [x16, #440]
  403888:	add	x16, x16, #0x1b8
  40388c:	br	x17

0000000000403890 <pthread_attr_destroy@plt>:
  403890:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403894:	ldr	x17, [x16, #448]
  403898:	add	x16, x16, #0x1c0
  40389c:	br	x17

00000000004038a0 <__isoc99_fscanf@plt>:
  4038a0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4038a4:	ldr	x17, [x16, #456]
  4038a8:	add	x16, x16, #0x1c8
  4038ac:	br	x17

00000000004038b0 <getppid@plt>:
  4038b0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4038b4:	ldr	x17, [x16, #464]
  4038b8:	add	x16, x16, #0x1d0
  4038bc:	br	x17

00000000004038c0 <sigemptyset@plt>:
  4038c0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4038c4:	ldr	x17, [x16, #472]
  4038c8:	add	x16, x16, #0x1d8
  4038cc:	br	x17

00000000004038d0 <pthread_cond_signal@plt>:
  4038d0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4038d4:	ldr	x17, [x16, #480]
  4038d8:	add	x16, x16, #0x1e0
  4038dc:	br	x17

00000000004038e0 <strncmp@plt>:
  4038e0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4038e4:	ldr	x17, [x16, #488]
  4038e8:	add	x16, x16, #0x1e8
  4038ec:	br	x17

00000000004038f0 <__libc_start_main@plt>:
  4038f0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4038f4:	ldr	x17, [x16, #496]
  4038f8:	add	x16, x16, #0x1f0
  4038fc:	br	x17

0000000000403900 <strcat@plt>:
  403900:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403904:	ldr	x17, [x16, #504]
  403908:	add	x16, x16, #0x1f8
  40390c:	br	x17

0000000000403910 <strtod_l@plt>:
  403910:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403914:	ldr	x17, [x16, #512]
  403918:	add	x16, x16, #0x200
  40391c:	br	x17

0000000000403920 <pthread_detach@plt>:
  403920:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403924:	ldr	x17, [x16, #520]
  403928:	add	x16, x16, #0x208
  40392c:	br	x17

0000000000403930 <fstatfs@plt>:
  403930:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403934:	ldr	x17, [x16, #528]
  403938:	add	x16, x16, #0x210
  40393c:	br	x17

0000000000403940 <memset@plt>:
  403940:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403944:	ldr	x17, [x16, #536]
  403948:	add	x16, x16, #0x218
  40394c:	br	x17

0000000000403950 <fdopen@plt>:
  403950:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403954:	ldr	x17, [x16, #544]
  403958:	add	x16, x16, #0x220
  40395c:	br	x17

0000000000403960 <strpbrk@plt>:
  403960:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403964:	ldr	x17, [x16, #552]
  403968:	add	x16, x16, #0x228
  40396c:	br	x17

0000000000403970 <gettimeofday@plt>:
  403970:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403974:	ldr	x17, [x16, #560]
  403978:	add	x16, x16, #0x230
  40397c:	br	x17

0000000000403980 <gmtime_r@plt>:
  403980:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403984:	ldr	x17, [x16, #568]
  403988:	add	x16, x16, #0x238
  40398c:	br	x17

0000000000403990 <posix_memalign@plt>:
  403990:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403994:	ldr	x17, [x16, #576]
  403998:	add	x16, x16, #0x240
  40399c:	br	x17

00000000004039a0 <pthread_attr_setstacksize@plt>:
  4039a0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4039a4:	ldr	x17, [x16, #584]
  4039a8:	add	x16, x16, #0x248
  4039ac:	br	x17

00000000004039b0 <calloc@plt>:
  4039b0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4039b4:	ldr	x17, [x16, #592]
  4039b8:	add	x16, x16, #0x250
  4039bc:	br	x17

00000000004039c0 <pthread_rwlock_destroy@plt>:
  4039c0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4039c4:	ldr	x17, [x16, #600]
  4039c8:	add	x16, x16, #0x258
  4039cc:	br	x17

00000000004039d0 <pthread_cond_broadcast@plt>:
  4039d0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4039d4:	ldr	x17, [x16, #608]
  4039d8:	add	x16, x16, #0x260
  4039dc:	br	x17

00000000004039e0 <bsearch@plt>:
  4039e0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4039e4:	ldr	x17, [x16, #616]
  4039e8:	add	x16, x16, #0x268
  4039ec:	br	x17

00000000004039f0 <execv@plt>:
  4039f0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  4039f4:	ldr	x17, [x16, #624]
  4039f8:	add	x16, x16, #0x270
  4039fc:	br	x17

0000000000403a00 <strcasecmp@plt>:
  403a00:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a04:	ldr	x17, [x16, #632]
  403a08:	add	x16, x16, #0x278
  403a0c:	br	x17

0000000000403a10 <pthread_getspecific@plt>:
  403a10:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a14:	ldr	x17, [x16, #640]
  403a18:	add	x16, x16, #0x280
  403a1c:	br	x17

0000000000403a20 <readdir@plt>:
  403a20:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a24:	ldr	x17, [x16, #648]
  403a28:	add	x16, x16, #0x288
  403a2c:	br	x17

0000000000403a30 <realloc@plt>:
  403a30:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a34:	ldr	x17, [x16, #656]
  403a38:	add	x16, x16, #0x290
  403a3c:	br	x17

0000000000403a40 <__ctype_toupper_loc@plt>:
  403a40:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a44:	ldr	x17, [x16, #664]
  403a48:	add	x16, x16, #0x298
  403a4c:	br	x17

0000000000403a50 <getc@plt>:
  403a50:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a54:	ldr	x17, [x16, #672]
  403a58:	add	x16, x16, #0x2a0
  403a5c:	br	x17

0000000000403a60 <closedir@plt>:
  403a60:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a64:	ldr	x17, [x16, #680]
  403a68:	add	x16, x16, #0x2a8
  403a6c:	br	x17

0000000000403a70 <strerror@plt>:
  403a70:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a74:	ldr	x17, [x16, #688]
  403a78:	add	x16, x16, #0x2b0
  403a7c:	br	x17

0000000000403a80 <pthread_mutex_init@plt>:
  403a80:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a84:	ldr	x17, [x16, #696]
  403a88:	add	x16, x16, #0x2b8
  403a8c:	br	x17

0000000000403a90 <close@plt>:
  403a90:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403a94:	ldr	x17, [x16, #704]
  403a98:	add	x16, x16, #0x2c0
  403a9c:	br	x17

0000000000403aa0 <sigaction@plt>:
  403aa0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403aa4:	ldr	x17, [x16, #712]
  403aa8:	add	x16, x16, #0x2c8
  403aac:	br	x17

0000000000403ab0 <strrchr@plt>:
  403ab0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ab4:	ldr	x17, [x16, #720]
  403ab8:	add	x16, x16, #0x2d0
  403abc:	br	x17

0000000000403ac0 <pthread_create@plt>:
  403ac0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ac4:	ldr	x17, [x16, #728]
  403ac8:	add	x16, x16, #0x2d8
  403acc:	br	x17

0000000000403ad0 <__gmon_start__@plt>:
  403ad0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ad4:	ldr	x17, [x16, #736]
  403ad8:	add	x16, x16, #0x2e0
  403adc:	br	x17

0000000000403ae0 <mktime@plt>:
  403ae0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ae4:	ldr	x17, [x16, #744]
  403ae8:	add	x16, x16, #0x2e8
  403aec:	br	x17

0000000000403af0 <write@plt>:
  403af0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403af4:	ldr	x17, [x16, #752]
  403af8:	add	x16, x16, #0x2f0
  403afc:	br	x17

0000000000403b00 <pthread_join@plt>:
  403b00:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b04:	ldr	x17, [x16, #760]
  403b08:	add	x16, x16, #0x2f8
  403b0c:	br	x17

0000000000403b10 <abort@plt>:
  403b10:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b14:	ldr	x17, [x16, #768]
  403b18:	add	x16, x16, #0x300
  403b1c:	br	x17

0000000000403b20 <eventfd@plt>:
  403b20:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b24:	ldr	x17, [x16, #776]
  403b28:	add	x16, x16, #0x308
  403b2c:	br	x17

0000000000403b30 <pthread_exit@plt>:
  403b30:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b34:	ldr	x17, [x16, #784]
  403b38:	add	x16, x16, #0x310
  403b3c:	br	x17

0000000000403b40 <access@plt>:
  403b40:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b44:	ldr	x17, [x16, #792]
  403b48:	add	x16, x16, #0x318
  403b4c:	br	x17

0000000000403b50 <feof@plt>:
  403b50:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b54:	ldr	x17, [x16, #800]
  403b58:	add	x16, x16, #0x320
  403b5c:	br	x17

0000000000403b60 <puts@plt>:
  403b60:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b64:	ldr	x17, [x16, #808]
  403b68:	add	x16, x16, #0x328
  403b6c:	br	x17

0000000000403b70 <pipe2@plt>:
  403b70:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b74:	ldr	x17, [x16, #816]
  403b78:	add	x16, x16, #0x330
  403b7c:	br	x17

0000000000403b80 <memcmp@plt>:
  403b80:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b84:	ldr	x17, [x16, #824]
  403b88:	add	x16, x16, #0x338
  403b8c:	br	x17

0000000000403b90 <pthread_rwlock_tryrdlock@plt>:
  403b90:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403b94:	ldr	x17, [x16, #832]
  403b98:	add	x16, x16, #0x340
  403b9c:	br	x17

0000000000403ba0 <strcmp@plt>:
  403ba0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ba4:	ldr	x17, [x16, #840]
  403ba8:	add	x16, x16, #0x348
  403bac:	br	x17

0000000000403bb0 <getpwuid@plt>:
  403bb0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403bb4:	ldr	x17, [x16, #848]
  403bb8:	add	x16, x16, #0x350
  403bbc:	br	x17

0000000000403bc0 <iconv@plt>:
  403bc0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403bc4:	ldr	x17, [x16, #856]
  403bc8:	add	x16, x16, #0x358
  403bcc:	br	x17

0000000000403bd0 <__ctype_b_loc@plt>:
  403bd0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403bd4:	ldr	x17, [x16, #864]
  403bd8:	add	x16, x16, #0x360
  403bdc:	br	x17

0000000000403be0 <uselocale@plt>:
  403be0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403be4:	ldr	x17, [x16, #872]
  403be8:	add	x16, x16, #0x368
  403bec:	br	x17

0000000000403bf0 <rewinddir@plt>:
  403bf0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403bf4:	ldr	x17, [x16, #880]
  403bf8:	add	x16, x16, #0x370
  403bfc:	br	x17

0000000000403c00 <rmdir@plt>:
  403c00:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c04:	ldr	x17, [x16, #888]
  403c08:	add	x16, x16, #0x378
  403c0c:	br	x17

0000000000403c10 <strtol@plt>:
  403c10:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c14:	ldr	x17, [x16, #896]
  403c18:	add	x16, x16, #0x380
  403c1c:	br	x17

0000000000403c20 <sched_yield@plt>:
  403c20:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c24:	ldr	x17, [x16, #904]
  403c28:	add	x16, x16, #0x388
  403c2c:	br	x17

0000000000403c30 <fread@plt>:
  403c30:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c34:	ldr	x17, [x16, #912]
  403c38:	add	x16, x16, #0x390
  403c3c:	br	x17

0000000000403c40 <pthread_rwlock_rdlock@plt>:
  403c40:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c44:	ldr	x17, [x16, #920]
  403c48:	add	x16, x16, #0x398
  403c4c:	br	x17

0000000000403c50 <chdir@plt>:
  403c50:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c54:	ldr	x17, [x16, #928]
  403c58:	add	x16, x16, #0x3a0
  403c5c:	br	x17

0000000000403c60 <free@plt>:
  403c60:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c64:	ldr	x17, [x16, #936]
  403c68:	add	x16, x16, #0x3a8
  403c6c:	br	x17

0000000000403c70 <ungetc@plt>:
  403c70:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c74:	ldr	x17, [x16, #944]
  403c78:	add	x16, x16, #0x3b0
  403c7c:	br	x17

0000000000403c80 <getgid@plt>:
  403c80:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c84:	ldr	x17, [x16, #952]
  403c88:	add	x16, x16, #0x3b8
  403c8c:	br	x17

0000000000403c90 <pthread_rwlock_wrlock@plt>:
  403c90:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403c94:	ldr	x17, [x16, #960]
  403c98:	add	x16, x16, #0x3c0
  403c9c:	br	x17

0000000000403ca0 <pthread_cond_wait@plt>:
  403ca0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ca4:	ldr	x17, [x16, #968]
  403ca8:	add	x16, x16, #0x3c8
  403cac:	br	x17

0000000000403cb0 <pthread_key_delete@plt>:
  403cb0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403cb4:	ldr	x17, [x16, #976]
  403cb8:	add	x16, x16, #0x3d0
  403cbc:	br	x17

0000000000403cc0 <strncasecmp@plt>:
  403cc0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403cc4:	ldr	x17, [x16, #984]
  403cc8:	add	x16, x16, #0x3d8
  403ccc:	br	x17

0000000000403cd0 <nanosleep@plt>:
  403cd0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403cd4:	ldr	x17, [x16, #992]
  403cd8:	add	x16, x16, #0x3e0
  403cdc:	br	x17

0000000000403ce0 <vasprintf@plt>:
  403ce0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ce4:	ldr	x17, [x16, #1000]
  403ce8:	add	x16, x16, #0x3e8
  403cec:	br	x17

0000000000403cf0 <freopen@plt>:
  403cf0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403cf4:	ldr	x17, [x16, #1008]
  403cf8:	add	x16, x16, #0x3f0
  403cfc:	br	x17

0000000000403d00 <pthread_condattr_init@plt>:
  403d00:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d04:	ldr	x17, [x16, #1016]
  403d08:	add	x16, x16, #0x3f8
  403d0c:	br	x17

0000000000403d10 <strchr@plt>:
  403d10:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d14:	ldr	x17, [x16, #1024]
  403d18:	add	x16, x16, #0x400
  403d1c:	br	x17

0000000000403d20 <pthread_setspecific@plt>:
  403d20:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d24:	ldr	x17, [x16, #1032]
  403d28:	add	x16, x16, #0x408
  403d2c:	br	x17

0000000000403d30 <execve@plt>:
  403d30:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d34:	ldr	x17, [x16, #1040]
  403d38:	add	x16, x16, #0x410
  403d3c:	br	x17

0000000000403d40 <rename@plt>:
  403d40:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d44:	ldr	x17, [x16, #1048]
  403d48:	add	x16, x16, #0x418
  403d4c:	br	x17

0000000000403d50 <fwrite@plt>:
  403d50:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d54:	ldr	x17, [x16, #1056]
  403d58:	add	x16, x16, #0x420
  403d5c:	br	x17

0000000000403d60 <utime@plt>:
  403d60:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d64:	ldr	x17, [x16, #1064]
  403d68:	add	x16, x16, #0x428
  403d6c:	br	x17

0000000000403d70 <fcntl@plt>:
  403d70:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d74:	ldr	x17, [x16, #1072]
  403d78:	add	x16, x16, #0x430
  403d7c:	br	x17

0000000000403d80 <fflush@plt>:
  403d80:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d84:	ldr	x17, [x16, #1080]
  403d88:	add	x16, x16, #0x438
  403d8c:	br	x17

0000000000403d90 <pthread_mutex_destroy@plt>:
  403d90:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403d94:	ldr	x17, [x16, #1088]
  403d98:	add	x16, x16, #0x440
  403d9c:	br	x17

0000000000403da0 <strcpy@plt>:
  403da0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403da4:	ldr	x17, [x16, #1096]
  403da8:	add	x16, x16, #0x448
  403dac:	br	x17

0000000000403db0 <dirfd@plt>:
  403db0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403db4:	ldr	x17, [x16, #1104]
  403db8:	add	x16, x16, #0x450
  403dbc:	br	x17

0000000000403dc0 <pthread_cond_init@plt>:
  403dc0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403dc4:	ldr	x17, [x16, #1112]
  403dc8:	add	x16, x16, #0x458
  403dcc:	br	x17

0000000000403dd0 <getrlimit@plt>:
  403dd0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403dd4:	ldr	x17, [x16, #1120]
  403dd8:	add	x16, x16, #0x460
  403ddc:	br	x17

0000000000403de0 <unsetenv@plt>:
  403de0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403de4:	ldr	x17, [x16, #1128]
  403de8:	add	x16, x16, #0x468
  403dec:	br	x17

0000000000403df0 <iconv_open@plt>:
  403df0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403df4:	ldr	x17, [x16, #1136]
  403df8:	add	x16, x16, #0x470
  403dfc:	br	x17

0000000000403e00 <vsprintf@plt>:
  403e00:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e04:	ldr	x17, [x16, #1144]
  403e08:	add	x16, x16, #0x478
  403e0c:	br	x17

0000000000403e10 <__lxstat@plt>:
  403e10:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e14:	ldr	x17, [x16, #1152]
  403e18:	add	x16, x16, #0x480
  403e1c:	br	x17

0000000000403e20 <read@plt>:
  403e20:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e24:	ldr	x17, [x16, #1160]
  403e28:	add	x16, x16, #0x488
  403e2c:	br	x17

0000000000403e30 <memchr@plt>:
  403e30:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e34:	ldr	x17, [x16, #1168]
  403e38:	add	x16, x16, #0x490
  403e3c:	br	x17

0000000000403e40 <getresgid@plt>:
  403e40:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e44:	ldr	x17, [x16, #1176]
  403e48:	add	x16, x16, #0x498
  403e4c:	br	x17

0000000000403e50 <sysconf@plt>:
  403e50:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e54:	ldr	x17, [x16, #1184]
  403e58:	add	x16, x16, #0x4a0
  403e5c:	br	x17

0000000000403e60 <gethostname@plt>:
  403e60:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e64:	ldr	x17, [x16, #1192]
  403e68:	add	x16, x16, #0x4a8
  403e6c:	br	x17

0000000000403e70 <pthread_condattr_setclock@plt>:
  403e70:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e74:	ldr	x17, [x16, #1200]
  403e78:	add	x16, x16, #0x4b0
  403e7c:	br	x17

0000000000403e80 <select@plt>:
  403e80:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e84:	ldr	x17, [x16, #1208]
  403e88:	add	x16, x16, #0x4b8
  403e8c:	br	x17

0000000000403e90 <vprintf@plt>:
  403e90:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403e94:	ldr	x17, [x16, #1216]
  403e98:	add	x16, x16, #0x4c0
  403e9c:	br	x17

0000000000403ea0 <__fxstat@plt>:
  403ea0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ea4:	ldr	x17, [x16, #1224]
  403ea8:	add	x16, x16, #0x4c8
  403eac:	br	x17

0000000000403eb0 <strstr@plt>:
  403eb0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403eb4:	ldr	x17, [x16, #1232]
  403eb8:	add	x16, x16, #0x4d0
  403ebc:	br	x17

0000000000403ec0 <pthread_rwlock_init@plt>:
  403ec0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ec4:	ldr	x17, [x16, #1240]
  403ec8:	add	x16, x16, #0x4d8
  403ecc:	br	x17

0000000000403ed0 <vsnprintf@plt>:
  403ed0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ed4:	ldr	x17, [x16, #1248]
  403ed8:	add	x16, x16, #0x4e0
  403edc:	br	x17

0000000000403ee0 <dup2@plt>:
  403ee0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ee4:	ldr	x17, [x16, #1256]
  403ee8:	add	x16, x16, #0x4e8
  403eec:	br	x17

0000000000403ef0 <strncpy@plt>:
  403ef0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ef4:	ldr	x17, [x16, #1264]
  403ef8:	add	x16, x16, #0x4f0
  403efc:	br	x17

0000000000403f00 <strsignal@plt>:
  403f00:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f04:	ldr	x17, [x16, #1272]
  403f08:	add	x16, x16, #0x4f8
  403f0c:	br	x17

0000000000403f10 <fallocate@plt>:
  403f10:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f14:	ldr	x17, [x16, #1280]
  403f18:	add	x16, x16, #0x500
  403f1c:	br	x17

0000000000403f20 <pthread_cond_destroy@plt>:
  403f20:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f24:	ldr	x17, [x16, #1288]
  403f28:	add	x16, x16, #0x508
  403f2c:	br	x17

0000000000403f30 <vfprintf@plt>:
  403f30:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f34:	ldr	x17, [x16, #1296]
  403f38:	add	x16, x16, #0x510
  403f3c:	br	x17

0000000000403f40 <printf@plt>:
  403f40:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f44:	ldr	x17, [x16, #1304]
  403f48:	add	x16, x16, #0x518
  403f4c:	br	x17

0000000000403f50 <pthread_rwlock_unlock@plt>:
  403f50:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f54:	ldr	x17, [x16, #1312]
  403f58:	add	x16, x16, #0x520
  403f5c:	br	x17

0000000000403f60 <__errno_location@plt>:
  403f60:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f64:	ldr	x17, [x16, #1320]
  403f68:	add	x16, x16, #0x528
  403f6c:	br	x17

0000000000403f70 <getenv@plt>:
  403f70:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f74:	ldr	x17, [x16, #1328]
  403f78:	add	x16, x16, #0x530
  403f7c:	br	x17

0000000000403f80 <putchar@plt>:
  403f80:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f84:	ldr	x17, [x16, #1336]
  403f88:	add	x16, x16, #0x538
  403f8c:	br	x17

0000000000403f90 <__xstat@plt>:
  403f90:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403f94:	ldr	x17, [x16, #1344]
  403f98:	add	x16, x16, #0x540
  403f9c:	br	x17

0000000000403fa0 <prctl@plt>:
  403fa0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403fa4:	ldr	x17, [x16, #1352]
  403fa8:	add	x16, x16, #0x548
  403fac:	br	x17

0000000000403fb0 <pthread_mutex_lock@plt>:
  403fb0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403fb4:	ldr	x17, [x16, #1360]
  403fb8:	add	x16, x16, #0x550
  403fbc:	br	x17

0000000000403fc0 <timegm@plt>:
  403fc0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403fc4:	ldr	x17, [x16, #1368]
  403fc8:	add	x16, x16, #0x558
  403fcc:	br	x17

0000000000403fd0 <pthread_mutex_unlock@plt>:
  403fd0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403fd4:	ldr	x17, [x16, #1376]
  403fd8:	add	x16, x16, #0x560
  403fdc:	br	x17

0000000000403fe0 <waitpid@plt>:
  403fe0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403fe4:	ldr	x17, [x16, #1384]
  403fe8:	add	x16, x16, #0x568
  403fec:	br	x17

0000000000403ff0 <unlink@plt>:
  403ff0:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  403ff4:	ldr	x17, [x16, #1392]
  403ff8:	add	x16, x16, #0x570
  403ffc:	br	x17

0000000000404000 <mkdir@plt>:
  404000:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  404004:	ldr	x17, [x16, #1400]
  404008:	add	x16, x16, #0x578
  40400c:	br	x17

0000000000404010 <newlocale@plt>:
  404010:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  404014:	ldr	x17, [x16, #1408]
  404018:	add	x16, x16, #0x580
  40401c:	br	x17

0000000000404020 <fprintf@plt>:
  404020:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  404024:	ldr	x17, [x16, #1416]
  404028:	add	x16, x16, #0x588
  40402c:	br	x17

0000000000404030 <fgets@plt>:
  404030:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  404034:	ldr	x17, [x16, #1424]
  404038:	add	x16, x16, #0x590
  40403c:	br	x17

0000000000404040 <pthread_cond_timedwait@plt>:
  404040:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  404044:	ldr	x17, [x16, #1432]
  404048:	add	x16, x16, #0x598
  40404c:	br	x17

0000000000404050 <creat@plt>:
  404050:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  404054:	ldr	x17, [x16, #1440]
  404058:	add	x16, x16, #0x5a0
  40405c:	br	x17

0000000000404060 <setlocale@plt>:
  404060:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  404064:	ldr	x17, [x16, #1448]
  404068:	add	x16, x16, #0x5a8
  40406c:	br	x17

0000000000404070 <ferror@plt>:
  404070:	adrp	x16, 48d000 <ferror@plt+0x88f90>
  404074:	ldr	x17, [x16, #1456]
  404078:	add	x16, x16, #0x5b0
  40407c:	br	x17

Disassembly of section .text:

0000000000404080 <.text>:
  404080:	stp	x29, x30, [sp, #-144]!
  404084:	mov	x29, sp
  404088:	stp	x21, x22, [sp, #32]
  40408c:	adrp	x21, 432000 <ferror@plt+0x2df90>
  404090:	add	x21, x21, #0xab2
  404094:	adrp	x22, 48d000 <ferror@plt+0x88f90>
  404098:	stp	x19, x20, [sp, #16]
  40409c:	add	x19, x22, #0x990
  4040a0:	stp	x23, x24, [sp, #48]
  4040a4:	stp	x25, x26, [sp, #64]
  4040a8:	stp	x27, x28, [sp, #80]
  4040ac:	str	x1, [sp, #112]
  4040b0:	str	w0, [sp, #124]
  4040b4:	mov	x0, x21
  4040b8:	str	xzr, [sp, #136]
  4040bc:	bl	403f70 <getenv@plt>
  4040c0:	cbz	x0, 4040dc <ferror@plt+0x6c>
  4040c4:	mov	w0, #0x1                   	// #1
  4040c8:	str	w0, [x19, #84]
  4040cc:	stp	w0, wzr, [x19, #92]
  4040d0:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4040d4:	add	x0, x0, #0xac8
  4040d8:	bl	408004 <ferror@plt+0x3f94>
  4040dc:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4040e0:	add	x0, x0, #0xafc
  4040e4:	adrp	x20, 435000 <ferror@plt+0x30f90>
  4040e8:	add	x20, x20, #0x984
  4040ec:	str	x0, [x19, #104]
  4040f0:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4040f4:	add	x0, x0, #0xb24
  4040f8:	bl	403f70 <getenv@plt>
  4040fc:	cbz	x0, 404108 <ferror@plt+0x98>
  404100:	mov	x1, x20
  404104:	bl	405074 <ferror@plt+0x1004>
  404108:	adrp	x23, 432000 <ferror@plt+0x2df90>
  40410c:	add	x23, x23, #0xb34
  404110:	mov	x0, x23
  404114:	bl	403f70 <getenv@plt>
  404118:	cbz	x0, 4041f4 <ferror@plt+0x184>
  40411c:	mov	x0, x23
  404120:	bl	403f70 <getenv@plt>
  404124:	mov	x1, x20
  404128:	bl	405074 <ferror@plt+0x1004>
  40412c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  404130:	add	x0, x0, #0xb46
  404134:	bl	403f70 <getenv@plt>
  404138:	mov	x1, x0
  40413c:	str	x1, [x19, #112]
  404140:	adrp	x0, 432000 <ferror@plt+0x2df90>
  404144:	add	x0, x0, #0xb5d
  404148:	cbz	x1, 404200 <ferror@plt+0x190>
  40414c:	bl	4053e4 <ferror@plt+0x1374>
  404150:	adrp	x0, 432000 <ferror@plt+0x2df90>
  404154:	add	x0, x0, #0xb6b
  404158:	bl	403f70 <getenv@plt>
  40415c:	mov	x1, x0
  404160:	adrp	x2, 432000 <ferror@plt+0x2df90>
  404164:	add	x0, x2, #0xb84
  404168:	cbz	x1, 40420c <ferror@plt+0x19c>
  40416c:	bl	4053e4 <ferror@plt+0x1374>
  404170:	adrp	x0, 432000 <ferror@plt+0x2df90>
  404174:	add	x0, x0, #0xba4
  404178:	bl	403f70 <getenv@plt>
  40417c:	cbz	x0, 404198 <ferror@plt+0x128>
  404180:	adrp	x0, 432000 <ferror@plt+0x2df90>
  404184:	add	x0, x0, #0xbc3
  404188:	bl	408004 <ferror@plt+0x3f94>
  40418c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  404190:	mov	w1, #0x1                   	// #1
  404194:	str	w1, [x0, #2432]
  404198:	mov	x0, #0x0                   	// #0
  40419c:	bl	413a54 <ferror@plt+0xf9e4>
  4041a0:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4041a4:	add	x1, x1, #0x4e8
  4041a8:	mov	x20, x0
  4041ac:	add	x1, x1, #0x20
  4041b0:	mov	x2, #0x0                   	// #0
  4041b4:	bl	415188 <ferror@plt+0x11118>
  4041b8:	add	x3, sp, #0x88
  4041bc:	add	x2, sp, #0x70
  4041c0:	add	x1, sp, #0x7c
  4041c4:	mov	x0, x20
  4041c8:	bl	414558 <ferror@plt+0x104e8>
  4041cc:	cbnz	w0, 404218 <ferror@plt+0x1a8>
  4041d0:	ldr	x0, [sp, #136]
  4041d4:	adrp	x1, 437000 <ferror@plt+0x32f90>
  4041d8:	add	x1, x1, #0xd33
  4041dc:	ldr	x2, [x0, #8]
  4041e0:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4041e4:	ldr	x0, [x0, #2376]
  4041e8:	bl	404020 <fprintf@plt>
  4041ec:	mov	w21, #0x1                   	// #1
  4041f0:	b	40434c <ferror@plt+0x2dc>
  4041f4:	mov	x1, x20
  4041f8:	ldr	x0, [x19, #104]
  4041fc:	b	404128 <ferror@plt+0xb8>
  404200:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  404204:	add	x1, x1, #0x773
  404208:	b	40414c <ferror@plt+0xdc>
  40420c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  404210:	add	x1, x1, #0xb94
  404214:	b	40416c <ferror@plt+0xfc>
  404218:	ldr	w0, [x22, #2448]
  40421c:	cbnz	w0, 4042d8 <ferror@plt+0x268>
  404220:	adrp	x0, 432000 <ferror@plt+0x2df90>
  404224:	add	x0, x0, #0xbf7
  404228:	bl	408004 <ferror@plt+0x3f94>
  40422c:	mov	w0, #0x1                   	// #1
  404230:	str	w0, [x19, #16]
  404234:	ldr	w1, [x19, #92]
  404238:	adrp	x0, 432000 <ferror@plt+0x2df90>
  40423c:	add	x0, x0, #0xc25
  404240:	bl	408004 <ferror@plt+0x3f94>
  404244:	ldr	w0, [x19, #92]
  404248:	cbz	w0, 404310 <ferror@plt+0x2a0>
  40424c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  404250:	add	x0, x0, #0xd6b
  404254:	bl	408004 <ferror@plt+0x3f94>
  404258:	ldr	w0, [x19, #120]
  40425c:	cbz	w0, 404328 <ferror@plt+0x2b8>
  404260:	bl	4060bc <ferror@plt+0x204c>
  404264:	ldrb	w1, [x19, #4]
  404268:	tst	w1, #0x18
  40426c:	b.ne	40428c <ferror@plt+0x21c>  // b.any
  404270:	ldp	w0, w2, [x19, #12]
  404274:	orr	w0, w0, w2
  404278:	cbnz	w0, 40428c <ferror@plt+0x21c>
  40427c:	ldr	w0, [x19, #120]
  404280:	cbz	w0, 404290 <ferror@plt+0x220>
  404284:	tst	x1, #0x7
  404288:	b.eq	404290 <ferror@plt+0x220>  // b.none
  40428c:	bl	4060f4 <ferror@plt+0x2084>
  404290:	ldrb	w0, [x19, #4]
  404294:	cbnz	w0, 4042ac <ferror@plt+0x23c>
  404298:	ldr	w0, [x19, #8]
  40429c:	ldr	w1, [x19, #16]
  4042a0:	orr	w0, w0, w1
  4042a4:	cbnz	w0, 4042ac <ferror@plt+0x23c>
  4042a8:	bl	4060e4 <ferror@plt+0x2074>
  4042ac:	ldr	w0, [x19, #72]
  4042b0:	cbz	w0, 4042bc <ferror@plt+0x24c>
  4042b4:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  4042b8:	str	wzr, [x1, #1528]
  4042bc:	ldr	w21, [x19, #24]
  4042c0:	cbz	w21, 404330 <ferror@plt+0x2c0>
  4042c4:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4042c8:	add	x0, x0, #0xc17
  4042cc:	bl	403b60 <puts@plt>
  4042d0:	mov	w21, #0x0                   	// #0
  4042d4:	b	40434c <ferror@plt+0x2dc>
  4042d8:	ldr	w0, [x19, #16]
  4042dc:	ldr	w1, [x19, #72]
  4042e0:	orr	w0, w0, w1
  4042e4:	cbnz	w0, 404234 <ferror@plt+0x1c4>
  4042e8:	ldr	w1, [x19, #96]
  4042ec:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4042f0:	add	x0, x0, #0xcd0
  4042f4:	bl	408004 <ferror@plt+0x3f94>
  4042f8:	ldr	w0, [x19, #96]
  4042fc:	cbz	w0, 40431c <ferror@plt+0x2ac>
  404300:	mov	x0, x21
  404304:	bl	403f70 <getenv@plt>
  404308:	cbnz	x0, 40431c <ferror@plt+0x2ac>
  40430c:	str	wzr, [x19, #92]
  404310:	adrp	x0, 432000 <ferror@plt+0x2df90>
  404314:	add	x0, x0, #0xd83
  404318:	b	404254 <ferror@plt+0x1e4>
  40431c:	mov	w0, #0x1                   	// #1
  404320:	str	w0, [x19, #92]
  404324:	b	40424c <ferror@plt+0x1dc>
  404328:	bl	4060c8 <ferror@plt+0x2058>
  40432c:	b	404264 <ferror@plt+0x1f4>
  404330:	ldr	x25, [x19, #128]
  404334:	cbz	x25, 40436c <ferror@plt+0x2fc>
  404338:	mov	x1, x25
  40433c:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  404340:	add	x0, x0, #0xc17
  404344:	bl	405658 <ferror@plt+0x15e8>
  404348:	lsr	w21, w0, #31
  40434c:	mov	w0, w21
  404350:	ldp	x19, x20, [sp, #16]
  404354:	ldp	x21, x22, [sp, #32]
  404358:	ldp	x23, x24, [sp, #48]
  40435c:	ldp	x25, x26, [sp, #64]
  404360:	ldp	x27, x28, [sp, #80]
  404364:	ldp	x29, x30, [sp], #144
  404368:	ret
  40436c:	bl	40511c <ferror@plt+0x10ac>
  404370:	ldr	w0, [x19, #72]
  404374:	cbz	w0, 404380 <ferror@plt+0x310>
  404378:	bl	406058 <ferror@plt+0x1fe8>
  40437c:	b	40434c <ferror@plt+0x2dc>
  404380:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  404384:	adrp	x21, 435000 <ferror@plt+0x30f90>
  404388:	add	x0, x0, #0x72e
  40438c:	add	x21, x21, #0x85d
  404390:	bl	41c330 <ferror@plt+0x182c0>
  404394:	mov	x24, x0
  404398:	ldr	w0, [sp, #124]
  40439c:	cmp	w0, #0x1
  4043a0:	b.gt	404418 <ferror@plt+0x3a8>
  4043a4:	mov	x0, x20
  4043a8:	bl	413a9c <ferror@plt+0xfa2c>
  4043ac:	ldr	x0, [x24]
  4043b0:	adrp	x20, 432000 <ferror@plt+0x2df90>
  4043b4:	add	x20, x20, #0xd9c
  4043b8:	bl	41b1fc <ferror@plt+0x1718c>
  4043bc:	bl	41b288 <ferror@plt+0x17218>
  4043c0:	mov	x0, x20
  4043c4:	bl	403f70 <getenv@plt>
  4043c8:	mov	x22, x0
  4043cc:	cbz	x0, 404448 <ferror@plt+0x3d8>
  4043d0:	mov	x0, x20
  4043d4:	bl	403f70 <getenv@plt>
  4043d8:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4043dc:	add	x1, x1, #0x353
  4043e0:	bl	403830 <fopen@plt>
  4043e4:	mov	x22, x0
  4043e8:	cbnz	x0, 404448 <ferror@plt+0x3d8>
  4043ec:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4043f0:	ldr	x19, [x0, #2376]
  4043f4:	mov	x0, x20
  4043f8:	bl	403f70 <getenv@plt>
  4043fc:	mov	x2, x0
  404400:	adrp	x1, 432000 <ferror@plt+0x2df90>
  404404:	add	x1, x1, #0xdab
  404408:	mov	x0, x19
  40440c:	bl	404020 <fprintf@plt>
  404410:	mov	w0, #0x1                   	// #1
  404414:	bl	4035b0 <exit@plt>
  404418:	sub	w0, w0, #0x1
  40441c:	str	w0, [sp, #124]
  404420:	ldr	x0, [sp, #112]
  404424:	add	x1, x0, #0x8
  404428:	str	x1, [sp, #112]
  40442c:	ldr	x1, [x0, #8]
  404430:	mov	x0, x24
  404434:	bl	41c1d4 <ferror@plt+0x18164>
  404438:	mov	x1, x21
  40443c:	mov	x0, x24
  404440:	bl	41c1d4 <ferror@plt+0x18164>
  404444:	b	404398 <ferror@plt+0x328>
  404448:	ldr	x1, [x24]
  40444c:	adrp	x2, 432000 <ferror@plt+0x2df90>
  404450:	mov	x0, #0x0                   	// #0
  404454:	add	x2, x2, #0xdc5
  404458:	mov	w21, #0x1                   	// #1
  40445c:	bl	406684 <ferror@plt+0x2614>
  404460:	mov	x26, x0
  404464:	cbz	x0, 4045a8 <ferror@plt+0x538>
  404468:	adrp	x28, 432000 <ferror@plt+0x2df90>
  40446c:	add	x28, x28, #0x134
  404470:	adrp	x27, 432000 <ferror@plt+0x2df90>
  404474:	add	x0, x27, #0xe3d
  404478:	str	x0, [sp, #104]
  40447c:	ldr	x0, [x19, #56]
  404480:	ldr	x20, [x26]
  404484:	cbz	x0, 4045d0 <ferror@plt+0x560>
  404488:	ldr	x0, [x20, #16]
  40448c:	bl	4110d0 <ferror@plt+0xd060>
  404490:	mov	w0, #0x4                   	// #4
  404494:	str	w0, [x20, #8]
  404498:	ldr	x0, [x19, #56]
  40449c:	bl	41a07c <ferror@plt+0x1600c>
  4044a0:	str	x0, [x20, #16]
  4044a4:	ldr	w1, [x19, #136]
  4044a8:	ldr	x0, [x20]
  4044ac:	cbz	w1, 404610 <ferror@plt+0x5a0>
  4044b0:	bl	406050 <ferror@plt+0x1fe0>
  4044b4:	mov	x27, x0
  4044b8:	cbz	x22, 40469c <ferror@plt+0x62c>
  4044bc:	ldr	x23, [x20]
  4044c0:	cbnz	x0, 404618 <ferror@plt+0x5a8>
  4044c4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  4044c8:	mov	x2, x23
  4044cc:	add	x1, x1, #0xe0e
  4044d0:	mov	x0, x22
  4044d4:	bl	404020 <fprintf@plt>
  4044d8:	ldr	x1, [x20]
  4044dc:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4044e0:	mov	w23, #0x0                   	// #0
  4044e4:	add	x0, x0, #0xe26
  4044e8:	bl	4080e8 <ferror@plt+0x4078>
  4044ec:	ldr	x26, [x26, #8]
  4044f0:	cbnz	x26, 4045c8 <ferror@plt+0x558>
  4044f4:	mov	x0, x25
  4044f8:	bl	40c25c <ferror@plt+0x81ec>
  4044fc:	mov	x20, x0
  404500:	cbz	w23, 4041ec <ferror@plt+0x17c>
  404504:	cbz	x22, 404510 <ferror@plt+0x4a0>
  404508:	mov	x0, x22
  40450c:	bl	4037f0 <fclose@plt>
  404510:	mov	w1, #0x1                   	// #1
  404514:	mov	x0, x24
  404518:	bl	41be08 <ferror@plt+0x17d98>
  40451c:	ldr	w0, [x19, #16]
  404520:	ldr	w1, [x19, #80]
  404524:	orr	w0, w0, w1
  404528:	cbnz	w0, 4042d0 <ferror@plt+0x260>
  40452c:	ldr	w0, [x19, #40]
  404530:	cbnz	w0, 404704 <ferror@plt+0x694>
  404534:	ldr	w21, [x19, #44]
  404538:	cbnz	w21, 40472c <ferror@plt+0x6bc>
  40453c:	ldr	w0, [x19, #28]
  404540:	cbnz	w0, 40474c <ferror@plt+0x6dc>
  404544:	ldr	w0, [x19, #76]
  404548:	cbnz	w0, 40478c <ferror@plt+0x71c>
  40454c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  404550:	add	x19, x19, #0x990
  404554:	ldr	w0, [x19, #8]
  404558:	cbnz	w0, 404808 <ferror@plt+0x798>
  40455c:	ldr	w0, [x19, #12]
  404560:	cbnz	w0, 404894 <ferror@plt+0x824>
  404564:	ldr	x1, [x19, #32]
  404568:	cbnz	x1, 4048a4 <ferror@plt+0x834>
  40456c:	mov	w23, #0x0                   	// #0
  404570:	ldrb	w1, [x19, #4]
  404574:	cbz	w1, 4048cc <ferror@plt+0x85c>
  404578:	mov	x0, x20
  40457c:	bl	405258 <ferror@plt+0x11e8>
  404580:	mov	x1, x0
  404584:	mov	x19, x0
  404588:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40458c:	add	x0, x0, #0x3d7
  404590:	bl	403f40 <printf@plt>
  404594:	mov	x0, x19
  404598:	bl	4110d0 <ferror@plt+0xd060>
  40459c:	mov	w0, #0xa                   	// #10
  4045a0:	bl	403f80 <putchar@plt>
  4045a4:	b	40434c <ferror@plt+0x2dc>
  4045a8:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4045ac:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4045b0:	add	x0, x0, #0xdde
  4045b4:	ldr	x1, [x19, #2376]
  4045b8:	bl	4035a0 <fputs@plt>
  4045bc:	ldr	x0, [x19, #2376]
  4045c0:	bl	403d80 <fflush@plt>
  4045c4:	b	40434c <ferror@plt+0x2dc>
  4045c8:	mov	w21, w23
  4045cc:	b	40447c <ferror@plt+0x40c>
  4045d0:	ldr	x0, [x19, #48]
  4045d4:	cbz	x0, 4045f0 <ferror@plt+0x580>
  4045d8:	ldr	x0, [x20, #16]
  4045dc:	bl	4110d0 <ferror@plt+0xd060>
  4045e0:	mov	w0, #0x3                   	// #3
  4045e4:	str	w0, [x20, #8]
  4045e8:	ldr	x0, [x19, #48]
  4045ec:	b	40449c <ferror@plt+0x42c>
  4045f0:	ldr	x0, [x19, #64]
  4045f4:	cbz	x0, 4044a4 <ferror@plt+0x434>
  4045f8:	ldr	x0, [x20, #16]
  4045fc:	bl	4110d0 <ferror@plt+0xd060>
  404600:	mov	w0, #0x2                   	// #2
  404604:	str	w0, [x20, #8]
  404608:	ldr	x0, [x19, #64]
  40460c:	b	40449c <ferror@plt+0x42c>
  404610:	bl	406048 <ferror@plt+0x1fd8>
  404614:	b	4044b4 <ferror@plt+0x444>
  404618:	ldr	w0, [x20, #8]
  40461c:	bl	405718 <ferror@plt+0x16a8>
  404620:	mov	x3, x0
  404624:	ldr	x4, [x20, #16]
  404628:	cbnz	x4, 404634 <ferror@plt+0x5c4>
  40462c:	adrp	x4, 432000 <ferror@plt+0x2df90>
  404630:	add	x4, x4, #0xaab
  404634:	adrp	x1, 432000 <ferror@plt+0x2df90>
  404638:	mov	x2, x23
  40463c:	add	x1, x1, #0xe1c
  404640:	mov	x0, x22
  404644:	bl	404020 <fprintf@plt>
  404648:	ldr	w0, [x20, #8]
  40464c:	ldr	x2, [x20, #16]
  404650:	ldr	x1, [x27, #16]
  404654:	bl	40565c <ferror@plt+0x15ec>
  404658:	mov	w23, w0
  40465c:	cbnz	w0, 4046a4 <ferror@plt+0x634>
  404660:	ldr	w0, [x20, #8]
  404664:	ldr	x21, [x20]
  404668:	bl	405718 <ferror@plt+0x16a8>
  40466c:	mov	x2, x0
  404670:	ldp	x4, x5, [x27, #8]
  404674:	mov	x1, x21
  404678:	ldr	x3, [x20, #16]
  40467c:	ldr	x0, [sp, #104]
  404680:	bl	4080e8 <ferror@plt+0x4078>
  404684:	ldr	x2, [x27, #32]
  404688:	cbz	x2, 4044ec <ferror@plt+0x47c>
  40468c:	ldr	x1, [x27, #8]
  404690:	mov	x0, x28
  404694:	bl	4080e8 <ferror@plt+0x4078>
  404698:	b	4044ec <ferror@plt+0x47c>
  40469c:	cbnz	x0, 404648 <ferror@plt+0x5d8>
  4046a0:	b	4044d8 <ferror@plt+0x468>
  4046a4:	mov	x0, x25
  4046a8:	mov	x1, x27
  4046ac:	mov	w23, w21
  4046b0:	bl	40bf84 <ferror@plt+0x7f14>
  4046b4:	mov	x25, x0
  4046b8:	b	4044ec <ferror@plt+0x47c>
  4046bc:	ldr	x0, [x21]
  4046c0:	ldr	x0, [x0, #96]
  4046c4:	cbz	x0, 4046ec <ferror@plt+0x67c>
  4046c8:	bl	40bb1c <ferror@plt+0x7aac>
  4046cc:	mov	x1, x22
  4046d0:	bl	40c5a0 <ferror@plt+0x8530>
  4046d4:	mov	x1, x24
  4046d8:	mov	x2, #0x0                   	// #0
  4046dc:	mov	x25, x0
  4046e0:	bl	40c528 <ferror@plt+0x84b8>
  4046e4:	mov	x0, x25
  4046e8:	bl	40bf68 <ferror@plt+0x7ef8>
  4046ec:	ldr	x21, [x21, #8]
  4046f0:	cbz	x21, 404534 <ferror@plt+0x4c4>
  4046f4:	mov	w0, #0xa                   	// #10
  4046f8:	bl	403f80 <putchar@plt>
  4046fc:	cbnz	x21, 4046bc <ferror@plt+0x64c>
  404700:	b	404534 <ferror@plt+0x4c4>
  404704:	adrp	x22, 41d000 <ferror@plt+0x18f90>
  404708:	adrp	x24, 407000 <ferror@plt+0x2f90>
  40470c:	mov	x21, x20
  404710:	add	x22, x22, #0xcc
  404714:	add	x24, x24, #0xaac
  404718:	b	4046fc <ferror@plt+0x68c>
  40471c:	ldr	x0, [x20]
  404720:	bl	407a64 <ferror@plt+0x39f4>
  404724:	cbnz	w0, 4042d0 <ferror@plt+0x260>
  404728:	ldr	x20, [x20, #8]
  40472c:	cbnz	x20, 40471c <ferror@plt+0x6ac>
  404730:	b	4041ec <ferror@plt+0x17c>
  404734:	ldr	x0, [x22]
  404738:	ldr	x0, [x0, #16]
  40473c:	bl	403b60 <puts@plt>
  404740:	ldr	x22, [x22, #8]
  404744:	cbnz	x22, 404734 <ferror@plt+0x6c4>
  404748:	b	404544 <ferror@plt+0x4d4>
  40474c:	mov	x22, x20
  404750:	b	404744 <ferror@plt+0x6d4>
  404754:	ldr	x0, [x19]
  404758:	ldr	x1, [x0]
  40475c:	ldrb	w2, [x1]
  404760:	cmp	w2, #0x2f
  404764:	b.eq	404784 <ferror@plt+0x714>  // b.none
  404768:	cbz	w2, 404778 <ferror@plt+0x708>
  40476c:	ldr	x2, [x0, #16]
  404770:	mov	x0, x22
  404774:	bl	403f40 <printf@plt>
  404778:	ldr	x19, [x19, #8]
  40477c:	cbnz	x19, 404754 <ferror@plt+0x6e4>
  404780:	b	40454c <ferror@plt+0x4dc>
  404784:	add	x1, x1, #0x1
  404788:	b	40475c <ferror@plt+0x6ec>
  40478c:	adrp	x22, 432000 <ferror@plt+0x2df90>
  404790:	mov	x19, x20
  404794:	add	x22, x22, #0xe6b
  404798:	b	40477c <ferror@plt+0x70c>
  40479c:	ldr	x27, [x24]
  4047a0:	ldr	x25, [x27, #56]
  4047a4:	cbnz	x25, 4047b4 <ferror@plt+0x744>
  4047a8:	ldr	x24, [x24, #8]
  4047ac:	cbnz	x24, 40479c <ferror@plt+0x72c>
  4047b0:	b	40455c <ferror@plt+0x4ec>
  4047b4:	ldr	x28, [x25]
  4047b8:	ldr	x0, [x27, #104]
  4047bc:	ldr	x1, [x28]
  4047c0:	bl	40b5b8 <ferror@plt+0x7548>
  4047c4:	mov	x22, x0
  4047c8:	cbz	x0, 4047d8 <ferror@plt+0x768>
  4047cc:	ldr	w0, [x0, #8]
  4047d0:	cmp	w0, #0x6
  4047d4:	b.ne	4047e8 <ferror@plt+0x778>  // b.any
  4047d8:	ldr	x0, [x28]
  4047dc:	bl	403b60 <puts@plt>
  4047e0:	ldr	x25, [x25, #8]
  4047e4:	b	4047a4 <ferror@plt+0x734>
  4047e8:	ldr	x28, [x28]
  4047ec:	bl	405718 <ferror@plt+0x16a8>
  4047f0:	ldr	x3, [x22, #16]
  4047f4:	mov	x2, x0
  4047f8:	mov	x1, x28
  4047fc:	mov	x0, x26
  404800:	bl	403f40 <printf@plt>
  404804:	b	4047e0 <ferror@plt+0x770>
  404808:	adrp	x26, 432000 <ferror@plt+0x2df90>
  40480c:	mov	x24, x20
  404810:	add	x26, x26, #0xe1c
  404814:	b	4047ac <ferror@plt+0x73c>
  404818:	ldr	x27, [x24]
  40481c:	ldr	x25, [x27, #72]
  404820:	cbnz	x25, 404830 <ferror@plt+0x7c0>
  404824:	ldr	x24, [x24, #8]
  404828:	cbnz	x24, 404818 <ferror@plt+0x7a8>
  40482c:	b	404564 <ferror@plt+0x4f4>
  404830:	ldr	x0, [x27, #56]
  404834:	ldr	x28, [x25]
  404838:	mov	x1, x28
  40483c:	bl	40c2d4 <ferror@plt+0x8264>
  404840:	cbnz	x0, 40486c <ferror@plt+0x7fc>
  404844:	ldr	x1, [x28]
  404848:	ldr	x0, [x27, #104]
  40484c:	bl	40b5b8 <ferror@plt+0x7548>
  404850:	mov	x22, x0
  404854:	cbz	x0, 404864 <ferror@plt+0x7f4>
  404858:	ldr	w0, [x0, #8]
  40485c:	cmp	w0, #0x6
  404860:	b.ne	404874 <ferror@plt+0x804>  // b.any
  404864:	ldr	x0, [x28]
  404868:	bl	403b60 <puts@plt>
  40486c:	ldr	x25, [x25, #8]
  404870:	b	404820 <ferror@plt+0x7b0>
  404874:	ldr	x28, [x28]
  404878:	bl	405718 <ferror@plt+0x16a8>
  40487c:	ldr	x3, [x22, #16]
  404880:	mov	x2, x0
  404884:	mov	x1, x28
  404888:	mov	x0, x26
  40488c:	bl	403f40 <printf@plt>
  404890:	b	40486c <ferror@plt+0x7fc>
  404894:	adrp	x26, 432000 <ferror@plt+0x2df90>
  404898:	mov	x24, x20
  40489c:	add	x26, x26, #0xe1c
  4048a0:	b	404828 <ferror@plt+0x7b8>
  4048a4:	mov	x0, x20
  4048a8:	bl	4055d4 <ferror@plt+0x1564>
  4048ac:	mov	x1, x0
  4048b0:	mov	x22, x0
  4048b4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4048b8:	add	x0, x0, #0x3d7
  4048bc:	bl	403f40 <printf@plt>
  4048c0:	mov	x0, x22
  4048c4:	bl	4110d0 <ferror@plt+0xd060>
  4048c8:	b	404570 <ferror@plt+0x500>
  4048cc:	cbz	w23, 4042d0 <ferror@plt+0x260>
  4048d0:	b	40459c <ferror@plt+0x52c>
  4048d4:	stp	x29, x30, [sp, #-144]!
  4048d8:	mov	x2, #0x60                  	// #96
  4048dc:	mov	x29, sp
  4048e0:	str	x21, [sp, #32]
  4048e4:	adrp	x21, 46f000 <ferror@plt+0x6af90>
  4048e8:	add	x21, x21, #0x750
  4048ec:	stp	x19, x20, [sp, #16]
  4048f0:	mov	x1, x21
  4048f4:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4048f8:	add	x0, sp, #0x30
  4048fc:	bl	403510 <memcpy@plt>
  404900:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  404904:	ldr	w20, [x19, #2368]
  404908:	add	x0, x0, #0x72f
  40490c:	bl	403f70 <getenv@plt>
  404910:	cbnz	x0, 404980 <ferror@plt+0x910>
  404914:	mov	w0, w20
  404918:	ldp	x2, x3, [x21, #96]
  40491c:	str	w0, [x19, #2368]
  404920:	stp	x2, x3, [sp, #48]
  404924:	ldp	x2, x3, [x21, #112]
  404928:	stp	x2, x3, [sp, #64]
  40492c:	ldp	x0, x1, [x21, #128]
  404930:	stp	x0, x1, [sp, #80]
  404934:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  404938:	add	x0, x0, #0x743
  40493c:	bl	403f70 <getenv@plt>
  404940:	cbz	x0, 404990 <ferror@plt+0x920>
  404944:	add	x1, sp, #0x30
  404948:	mov	w2, #0x3                   	// #3
  40494c:	bl	4308b8 <ferror@plt+0x2c848>
  404950:	add	x19, x19, #0x940
  404954:	and	w1, w0, #0xfffffffc
  404958:	and	w0, w0, #0x1
  40495c:	ldr	x21, [sp, #32]
  404960:	ldr	w2, [x19, #4]
  404964:	orr	w1, w1, w2
  404968:	str	w1, [x19, #4]
  40496c:	adrp	x1, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  404970:	ldp	x19, x20, [sp, #16]
  404974:	str	w0, [x1, #68]
  404978:	ldp	x29, x30, [sp], #144
  40497c:	ret
  404980:	add	x1, sp, #0x30
  404984:	mov	w2, #0x6                   	// #6
  404988:	bl	4308b8 <ferror@plt+0x2c848>
  40498c:	b	404918 <ferror@plt+0x8a8>
  404990:	mov	w0, #0x0                   	// #0
  404994:	b	404950 <ferror@plt+0x8e0>
  404998:	mov	x29, #0x0                   	// #0
  40499c:	mov	x30, #0x0                   	// #0
  4049a0:	mov	x5, x0
  4049a4:	ldr	x1, [sp]
  4049a8:	add	x2, sp, #0x8
  4049ac:	mov	x6, sp
  4049b0:	movz	x0, #0x0, lsl #48
  4049b4:	movk	x0, #0x0, lsl #32
  4049b8:	movk	x0, #0x40, lsl #16
  4049bc:	movk	x0, #0x4080
  4049c0:	movz	x3, #0x0, lsl #48
  4049c4:	movk	x3, #0x0, lsl #32
  4049c8:	movk	x3, #0x43, lsl #16
  4049cc:	movk	x3, #0x1a58
  4049d0:	movz	x4, #0x0, lsl #48
  4049d4:	movk	x4, #0x0, lsl #32
  4049d8:	movk	x4, #0x43, lsl #16
  4049dc:	movk	x4, #0x1ad8
  4049e0:	bl	4038f0 <__libc_start_main@plt>
  4049e4:	bl	403b10 <abort@plt>
  4049e8:	adrp	x0, 48c000 <ferror@plt+0x87f90>
  4049ec:	ldr	x0, [x0, #4064]
  4049f0:	cbz	x0, 4049f8 <ferror@plt+0x988>
  4049f4:	b	403ad0 <__gmon_start__@plt>
  4049f8:	ret
  4049fc:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  404a00:	add	x1, x0, #0x948
  404a04:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  404a08:	add	x0, x0, #0x948
  404a0c:	cmp	x1, x0
  404a10:	b.eq	404a3c <ferror@plt+0x9cc>  // b.none
  404a14:	sub	sp, sp, #0x10
  404a18:	adrp	x1, 431000 <ferror@plt+0x2cf90>
  404a1c:	ldr	x1, [x1, #2872]
  404a20:	str	x1, [sp, #8]
  404a24:	cbz	x1, 404a34 <ferror@plt+0x9c4>
  404a28:	mov	x16, x1
  404a2c:	add	sp, sp, #0x10
  404a30:	br	x16
  404a34:	add	sp, sp, #0x10
  404a38:	ret
  404a3c:	ret
  404a40:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  404a44:	add	x1, x0, #0x948
  404a48:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  404a4c:	add	x0, x0, #0x948
  404a50:	sub	x1, x1, x0
  404a54:	mov	x2, #0x2                   	// #2
  404a58:	asr	x1, x1, #3
  404a5c:	sdiv	x1, x1, x2
  404a60:	cbz	x1, 404a8c <ferror@plt+0xa1c>
  404a64:	sub	sp, sp, #0x10
  404a68:	adrp	x2, 431000 <ferror@plt+0x2cf90>
  404a6c:	ldr	x2, [x2, #2880]
  404a70:	str	x2, [sp, #8]
  404a74:	cbz	x2, 404a84 <ferror@plt+0xa14>
  404a78:	mov	x16, x2
  404a7c:	add	sp, sp, #0x10
  404a80:	br	x16
  404a84:	add	sp, sp, #0x10
  404a88:	ret
  404a8c:	ret
  404a90:	stp	x29, x30, [sp, #-32]!
  404a94:	mov	x29, sp
  404a98:	str	x19, [sp, #16]
  404a9c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  404aa0:	ldrb	w0, [x19, #2400]
  404aa4:	cbnz	w0, 404ab4 <ferror@plt+0xa44>
  404aa8:	bl	4049fc <ferror@plt+0x98c>
  404aac:	mov	w0, #0x1                   	// #1
  404ab0:	strb	w0, [x19, #2400]
  404ab4:	ldr	x19, [sp, #16]
  404ab8:	ldp	x29, x30, [sp], #32
  404abc:	ret
  404ac0:	b	404a40 <ferror@plt+0x9d0>
  404ac4:	ldr	w2, [x0, #124]
  404ac8:	ldr	w1, [x1, #124]
  404acc:	cmp	w2, w1
  404ad0:	cset	w0, gt
  404ad4:	csinv	w0, w0, wzr, ge  // ge = tcont
  404ad8:	ret
  404adc:	stp	x29, x30, [sp, #-32]!
  404ae0:	mov	x29, sp
  404ae4:	stp	x19, x20, [sp, #16]
  404ae8:	adrp	x20, 438000 <ferror@plt+0x33f90>
  404aec:	add	x20, x20, #0x3d6
  404af0:	mov	x19, x1
  404af4:	mov	x1, x0
  404af8:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  404afc:	add	x0, x0, #0xb48
  404b00:	bl	408004 <ferror@plt+0x3f94>
  404b04:	cbnz	x19, 404b1c <ferror@plt+0xaac>
  404b08:	ldp	x19, x20, [sp, #16]
  404b0c:	adrp	x0, 435000 <ferror@plt+0x30f90>
  404b10:	ldp	x29, x30, [sp], #32
  404b14:	add	x0, x0, #0xc93
  404b18:	b	408004 <ferror@plt+0x3f94>
  404b1c:	ldr	x0, [x19]
  404b20:	ldr	x1, [x0]
  404b24:	mov	x0, x20
  404b28:	bl	408004 <ferror@plt+0x3f94>
  404b2c:	ldr	x19, [x19, #8]
  404b30:	b	404b04 <ferror@plt+0xa94>
  404b34:	stp	x29, x30, [sp, #-48]!
  404b38:	mov	w2, #0x0                   	// #0
  404b3c:	mov	x29, sp
  404b40:	stp	x19, x20, [sp, #16]
  404b44:	mov	x19, x0
  404b48:	mov	x0, x1
  404b4c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  404b50:	add	x1, x1, #0x984
  404b54:	str	x21, [sp, #32]
  404b58:	bl	41b2fc <ferror@plt+0x1728c>
  404b5c:	mov	x20, x0
  404b60:	mov	x21, x0
  404b64:	ldr	x0, [x21], #8
  404b68:	cbnz	x0, 404b88 <ferror@plt+0xb18>
  404b6c:	mov	x0, x20
  404b70:	bl	41b60c <ferror@plt+0x1759c>
  404b74:	mov	x0, x19
  404b78:	ldp	x19, x20, [sp, #16]
  404b7c:	ldr	x21, [sp, #32]
  404b80:	ldp	x29, x30, [sp], #48
  404b84:	ret
  404b88:	bl	41a07c <ferror@plt+0x1600c>
  404b8c:	mov	x1, x0
  404b90:	mov	x0, x19
  404b94:	bl	40c3d0 <ferror@plt+0x8360>
  404b98:	mov	x19, x0
  404b9c:	b	404b64 <ferror@plt+0xaf4>
  404ba0:	stp	x29, x30, [sp, #-32]!
  404ba4:	mov	x29, sp
  404ba8:	stp	x19, x20, [sp, #16]
  404bac:	mov	x19, x2
  404bb0:	bl	403580 <strlen@plt>
  404bb4:	ldr	w20, [x19]
  404bb8:	cmp	x0, w20, sxtw
  404bbc:	csel	w20, w20, w0, cc  // cc = lo, ul, last
  404bc0:	str	w20, [x19]
  404bc4:	ldp	x19, x20, [sp, #16]
  404bc8:	ldp	x29, x30, [sp], #32
  404bcc:	ret
  404bd0:	stp	x29, x30, [sp, #-32]!
  404bd4:	and	w2, w1, #0xff
  404bd8:	mov	x29, sp
  404bdc:	ldp	x1, x4, [x0, #8]
  404be0:	str	x19, [sp, #16]
  404be4:	mov	x19, x0
  404be8:	add	x3, x1, #0x1
  404bec:	cmp	x3, x4
  404bf0:	b.cs	404c18 <ferror@plt+0xba8>  // b.hs, b.nlast
  404bf4:	ldr	x0, [x0]
  404bf8:	str	x3, [x19, #8]
  404bfc:	strb	w2, [x0, x1]
  404c00:	ldp	x1, x0, [x19]
  404c04:	strb	wzr, [x1, x0]
  404c08:	mov	x0, x19
  404c0c:	ldr	x19, [sp, #16]
  404c10:	ldp	x29, x30, [sp], #32
  404c14:	ret
  404c18:	mov	x1, #0xffffffffffffffff    	// #-1
  404c1c:	bl	41c550 <ferror@plt+0x184e0>
  404c20:	b	404c08 <ferror@plt+0xb98>
  404c24:	stp	x29, x30, [sp, #-32]!
  404c28:	mov	x29, sp
  404c2c:	ldr	x0, [x1]
  404c30:	stp	x19, x20, [sp, #16]
  404c34:	mov	x19, x1
  404c38:	sxtw	x20, w2
  404c3c:	bl	403580 <strlen@plt>
  404c40:	sub	x0, x20, x0
  404c44:	mov	w1, #0x20                  	// #32
  404c48:	bl	41a168 <ferror@plt+0x160f8>
  404c4c:	ldp	x1, x3, [x19]
  404c50:	mov	x20, x0
  404c54:	ldr	x4, [x19, #24]
  404c58:	mov	x2, x0
  404c5c:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  404c60:	add	x0, x0, #0xb4d
  404c64:	bl	403f40 <printf@plt>
  404c68:	mov	x0, x20
  404c6c:	ldp	x19, x20, [sp, #16]
  404c70:	ldp	x29, x30, [sp], #32
  404c74:	b	4110d0 <ferror@plt+0xd060>
  404c78:	stp	x29, x30, [sp, #-64]!
  404c7c:	mov	x29, sp
  404c80:	str	x23, [sp, #48]
  404c84:	mov	w23, w1
  404c88:	ldr	x1, [x0]
  404c8c:	stp	x21, x22, [sp, #32]
  404c90:	mov	x22, x2
  404c94:	mov	x21, x3
  404c98:	mov	x2, #0x0                   	// #0
  404c9c:	mov	x3, #0x0                   	// #0
  404ca0:	stp	x19, x20, [sp, #16]
  404ca4:	mov	x19, x0
  404ca8:	mov	x0, x22
  404cac:	bl	40b62c <ferror@plt+0x75bc>
  404cb0:	cbz	w0, 404cd4 <ferror@plt+0xc64>
  404cb4:	ldr	x1, [x19]
  404cb8:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  404cbc:	ldp	x19, x20, [sp, #16]
  404cc0:	add	x0, x0, #0xb5a
  404cc4:	ldp	x21, x22, [sp, #32]
  404cc8:	ldr	x23, [sp, #48]
  404ccc:	ldp	x29, x30, [sp], #64
  404cd0:	b	408004 <ferror@plt+0x3f94>
  404cd4:	ldr	x2, [x19]
  404cd8:	mov	x0, x22
  404cdc:	mov	x1, x2
  404ce0:	bl	40b6d0 <ferror@plt+0x7660>
  404ce4:	cbz	w23, 404d1c <ferror@plt+0xcac>
  404ce8:	ldr	x0, [x19, #72]
  404cec:	bl	40c3b8 <ferror@plt+0x8348>
  404cf0:	mov	x20, x0
  404cf4:	cbnz	x20, 404d24 <ferror@plt+0xcb4>
  404cf8:	ldr	x0, [x21]
  404cfc:	mov	x1, x19
  404d00:	bl	40bf84 <ferror@plt+0x7f14>
  404d04:	ldp	x19, x20, [sp, #16]
  404d08:	ldr	x23, [sp, #48]
  404d0c:	str	x0, [x21]
  404d10:	ldp	x21, x22, [sp, #32]
  404d14:	ldp	x29, x30, [sp], #64
  404d18:	ret
  404d1c:	ldr	x0, [x19, #56]
  404d20:	b	404cec <ferror@plt+0xc7c>
  404d24:	ldr	x0, [x20]
  404d28:	mov	x3, x21
  404d2c:	mov	x2, x22
  404d30:	mov	w1, w23
  404d34:	bl	404c78 <ferror@plt+0xc08>
  404d38:	ldr	x20, [x20, #16]
  404d3c:	b	404cf4 <ferror@plt+0xc84>
  404d40:	stp	x29, x30, [sp, #-96]!
  404d44:	mov	x29, sp
  404d48:	stp	x23, x24, [sp, #48]
  404d4c:	and	w23, w1, #0xff
  404d50:	adrp	x1, 40b000 <ferror@plt+0x6f90>
  404d54:	add	x1, x1, #0xc1c
  404d58:	stp	x19, x20, [sp, #16]
  404d5c:	mov	x19, x0
  404d60:	adrp	x0, 40b000 <ferror@plt+0x6f90>
  404d64:	add	x0, x0, #0xc38
  404d68:	stp	x21, x22, [sp, #32]
  404d6c:	mov	w21, w2
  404d70:	mov	w22, w3
  404d74:	stp	x25, x26, [sp, #64]
  404d78:	str	xzr, [sp, #88]
  404d7c:	bl	40b24c <ferror@plt+0x71dc>
  404d80:	mov	x20, x0
  404d84:	mov	x0, x19
  404d88:	bl	40c3b8 <ferror@plt+0x8348>
  404d8c:	mov	x19, x0
  404d90:	cbnz	x19, 404e70 <ferror@plt+0xe00>
  404d94:	mov	x0, x20
  404d98:	bl	40b7bc <ferror@plt+0x774c>
  404d9c:	ldr	x1, [sp, #88]
  404da0:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  404da4:	add	x0, x0, #0xb8a
  404da8:	bl	404adc <ferror@plt+0xa6c>
  404dac:	cbz	w21, 404de4 <ferror@plt+0xd74>
  404db0:	ldr	x1, [sp, #88]
  404db4:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  404db8:	add	x0, x0, #0xb97
  404dbc:	bl	404adc <ferror@plt+0xa6c>
  404dc0:	ldr	x0, [sp, #88]
  404dc4:	adrp	x1, 404000 <mkdir@plt>
  404dc8:	add	x1, x1, #0xac4
  404dcc:	bl	40c5a0 <ferror@plt+0x8530>
  404dd0:	mov	x1, x0
  404dd4:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  404dd8:	add	x0, x0, #0xba0
  404ddc:	str	x1, [sp, #88]
  404de0:	bl	404adc <ferror@plt+0xa6c>
  404de4:	ldr	x22, [sp, #88]
  404de8:	and	w24, w23, #0x7
  404dec:	mov	x20, #0x0                   	// #0
  404df0:	cbnz	x22, 404e8c <ferror@plt+0xe1c>
  404df4:	ldr	x0, [sp, #88]
  404df8:	bl	40bf68 <ferror@plt+0x7ef8>
  404dfc:	cbz	x20, 404e10 <ferror@plt+0xda0>
  404e00:	ldr	x19, [x20, #8]
  404e04:	adrp	x21, 431000 <ferror@plt+0x2cf90>
  404e08:	add	x21, x21, #0xba9
  404e0c:	cbnz	x19, 404efc <ferror@plt+0xe8c>
  404e10:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  404e14:	adrp	x23, 48d000 <ferror@plt+0x88f90>
  404e18:	add	x0, x0, #0x72e
  404e1c:	adrp	x25, 432000 <ferror@plt+0x2df90>
  404e20:	bl	41c330 <ferror@plt+0x182c0>
  404e24:	mov	x24, x20
  404e28:	mov	x19, x0
  404e2c:	add	x23, x23, #0xa00
  404e30:	add	x25, x25, #0x98f
  404e34:	mov	w26, #0xa                   	// #10
  404e38:	cbnz	x24, 404f58 <ferror@plt+0xee8>
  404e3c:	mov	w1, #0x0                   	// #0
  404e40:	mov	x0, x19
  404e44:	ldr	x21, [x19]
  404e48:	bl	41be08 <ferror@plt+0x17d98>
  404e4c:	mov	x0, x20
  404e50:	bl	40bf68 <ferror@plt+0x7ef8>
  404e54:	mov	x0, x21
  404e58:	ldp	x19, x20, [sp, #16]
  404e5c:	ldp	x21, x22, [sp, #32]
  404e60:	ldp	x23, x24, [sp, #48]
  404e64:	ldp	x25, x26, [sp, #64]
  404e68:	ldp	x29, x30, [sp], #96
  404e6c:	ret
  404e70:	ldr	x0, [x19]
  404e74:	add	x3, sp, #0x58
  404e78:	mov	x2, x20
  404e7c:	mov	w1, w22
  404e80:	bl	404c78 <ferror@plt+0xc08>
  404e84:	ldr	x19, [x19, #16]
  404e88:	b	404d90 <ferror@plt+0xd20>
  404e8c:	ldr	x0, [x22]
  404e90:	cmp	w24, #0x0
  404e94:	ldp	x21, x0, [x0, #80]
  404e98:	csel	x21, x21, x0, ne  // ne = any
  404e9c:	cbnz	x21, 404ea8 <ferror@plt+0xe38>
  404ea0:	ldr	x22, [x22, #8]
  404ea4:	b	404df0 <ferror@plt+0xd80>
  404ea8:	ldr	x1, [x21]
  404eac:	ldrb	w0, [x1]
  404eb0:	tst	w23, w0
  404eb4:	b.eq	404ecc <ferror@plt+0xe5c>  // b.none
  404eb8:	cbnz	x19, 404ed4 <ferror@plt+0xe64>
  404ebc:	mov	x0, #0x0                   	// #0
  404ec0:	bl	40bf84 <ferror@plt+0x7f14>
  404ec4:	mov	x19, x0
  404ec8:	mov	x20, x0
  404ecc:	ldr	x21, [x21, #8]
  404ed0:	b	404e9c <ferror@plt+0xe2c>
  404ed4:	mov	x0, x19
  404ed8:	bl	40c3d0 <ferror@plt+0x8360>
  404edc:	cbz	x0, 404ef4 <ferror@plt+0xe84>
  404ee0:	ldr	x1, [x21]
  404ee4:	mov	x0, x19
  404ee8:	bl	40c3d0 <ferror@plt+0x8360>
  404eec:	ldr	x19, [x0, #8]
  404ef0:	b	404ecc <ferror@plt+0xe5c>
  404ef4:	mov	x19, #0x0                   	// #0
  404ef8:	b	404ecc <ferror@plt+0xe5c>
  404efc:	ldr	x0, [x19, #16]
  404f00:	ldr	x22, [x19]
  404f04:	ldr	x0, [x0]
  404f08:	ldrb	w2, [x22]
  404f0c:	ldrb	w1, [x0]
  404f10:	cmp	w2, w1
  404f14:	b.ne	404f50 <ferror@plt+0xee0>  // b.any
  404f18:	ldr	x1, [x0, #8]
  404f1c:	ldr	x0, [x22, #8]
  404f20:	bl	41d0cc <ferror@plt+0x1905c>
  404f24:	cbnz	w0, 404f50 <ferror@plt+0xee0>
  404f28:	ldr	x1, [x22, #8]
  404f2c:	mov	x0, x21
  404f30:	bl	408004 <ferror@plt+0x3f94>
  404f34:	ldr	x22, [x19, #16]
  404f38:	mov	x0, x20
  404f3c:	mov	x1, x19
  404f40:	bl	40c160 <ferror@plt+0x80f0>
  404f44:	mov	x20, x0
  404f48:	cbz	x22, 404e10 <ferror@plt+0xda0>
  404f4c:	mov	x19, x22
  404f50:	ldr	x19, [x19, #8]
  404f54:	b	404e0c <ferror@plt+0xd9c>
  404f58:	ldr	x0, [x24]
  404f5c:	ldr	x1, [x23]
  404f60:	ldr	x21, [x0, #8]
  404f64:	cbz	x1, 405038 <ferror@plt+0xfc8>
  404f68:	ldrb	w0, [x0]
  404f6c:	tst	w0, w26
  404f70:	b.eq	405038 <ferror@plt+0xfc8>  // b.none
  404f74:	tbz	w0, #3, 40500c <ferror@plt+0xf9c>
  404f78:	mov	x1, x25
  404f7c:	mov	x0, x21
  404f80:	mov	x2, #0x2                   	// #2
  404f84:	bl	4038e0 <strncmp@plt>
  404f88:	cbz	w0, 40500c <ferror@plt+0xf9c>
  404f8c:	mov	x0, x21
  404f90:	mov	w1, #0x20                  	// #32
  404f94:	bl	403d10 <strchr@plt>
  404f98:	mov	x22, x0
  404f9c:	cbz	x0, 404fa8 <ferror@plt+0xf38>
  404fa0:	ldrb	w0, [x0, #1]
  404fa4:	cbnz	w0, 404fcc <ferror@plt+0xf5c>
  404fa8:	adrp	x4, 431000 <ferror@plt+0x2cf90>
  404fac:	adrp	x3, 432000 <ferror@plt+0x2df90>
  404fb0:	adrp	x1, 431000 <ferror@plt+0x2cf90>
  404fb4:	add	x4, x4, #0xbc3
  404fb8:	add	x3, x3, #0x328
  404fbc:	add	x1, x1, #0xbe5
  404fc0:	mov	w2, #0x1ba                 	// #442
  404fc4:	mov	x0, #0x0                   	// #0
  404fc8:	bl	420128 <ferror@plt+0x1c0b8>
  404fcc:	sub	x2, x22, x21
  404fd0:	mov	x1, x21
  404fd4:	add	x2, x2, #0x1
  404fd8:	mov	x0, x19
  404fdc:	bl	41c2bc <ferror@plt+0x1824c>
  404fe0:	ldr	x1, [x23]
  404fe4:	mov	x0, x19
  404fe8:	bl	41c1d4 <ferror@plt+0x18164>
  404fec:	add	x1, x22, #0x1
  404ff0:	mov	x0, x19
  404ff4:	bl	41c1d4 <ferror@plt+0x18164>
  404ff8:	mov	x0, x19
  404ffc:	mov	w1, #0x20                  	// #32
  405000:	bl	404bd0 <ferror@plt+0xb60>
  405004:	ldr	x24, [x24, #8]
  405008:	b	404e38 <ferror@plt+0xdc8>
  40500c:	mov	w1, #0x2d                  	// #45
  405010:	mov	x0, x19
  405014:	bl	404bd0 <ferror@plt+0xb60>
  405018:	ldrb	w1, [x21, #1]
  40501c:	mov	x0, x19
  405020:	bl	404bd0 <ferror@plt+0xb60>
  405024:	ldr	x1, [x23]
  405028:	mov	x0, x19
  40502c:	bl	41c1d4 <ferror@plt+0x18164>
  405030:	add	x1, x21, #0x2
  405034:	b	404ff0 <ferror@plt+0xf80>
  405038:	mov	x1, x21
  40503c:	b	404ff0 <ferror@plt+0xf80>
  405040:	stp	x29, x30, [sp, #-32]!
  405044:	mov	x29, sp
  405048:	stp	x19, x20, [sp, #16]
  40504c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  405050:	ldr	x20, [x19, #2408]
  405054:	bl	41a07c <ferror@plt+0x1600c>
  405058:	mov	x1, x0
  40505c:	mov	x0, x20
  405060:	bl	40c3d0 <ferror@plt+0x8360>
  405064:	str	x0, [x19, #2408]
  405068:	ldp	x19, x20, [sp, #16]
  40506c:	ldp	x29, x30, [sp], #32
  405070:	ret
  405074:	stp	x29, x30, [sp, #-48]!
  405078:	mov	w2, #0xffffffff            	// #-1
  40507c:	mov	x29, sp
  405080:	stp	x19, x20, [sp, #16]
  405084:	str	x21, [sp, #32]
  405088:	bl	41b2fc <ferror@plt+0x1728c>
  40508c:	adrp	x21, 431000 <ferror@plt+0x2cf90>
  405090:	mov	x19, x0
  405094:	mov	x20, x0
  405098:	add	x21, x21, #0xbeb
  40509c:	ldr	x1, [x20]
  4050a0:	cbnz	x1, 4050b8 <ferror@plt+0x1048>
  4050a4:	mov	x0, x19
  4050a8:	ldp	x19, x20, [sp, #16]
  4050ac:	ldr	x21, [sp, #32]
  4050b0:	ldp	x29, x30, [sp], #48
  4050b4:	b	41b60c <ferror@plt+0x1759c>
  4050b8:	mov	x0, x21
  4050bc:	bl	408004 <ferror@plt+0x3f94>
  4050c0:	ldr	x0, [x20], #8
  4050c4:	bl	405040 <ferror@plt+0xfd0>
  4050c8:	b	40509c <ferror@plt+0x102c>
  4050cc:	stp	x29, x30, [sp, #-32]!
  4050d0:	mov	x29, sp
  4050d4:	str	x19, [sp, #16]
  4050d8:	mov	x19, x0
  4050dc:	bl	403580 <strlen@plt>
  4050e0:	cmp	w0, #0xc
  4050e4:	b.le	405114 <ferror@plt+0x10a4>
  4050e8:	sxtw	x0, w0
  4050ec:	adrp	x1, 432000 <ferror@plt+0x2df90>
  4050f0:	sub	x0, x0, #0xc
  4050f4:	add	x1, x1, #0xa68
  4050f8:	add	x0, x19, x0
  4050fc:	bl	403ba0 <strcmp@plt>
  405100:	cmp	w0, #0x0
  405104:	cset	w0, eq  // eq = none
  405108:	ldr	x19, [sp, #16]
  40510c:	ldp	x29, x30, [sp], #32
  405110:	ret
  405114:	mov	w0, #0x0                   	// #0
  405118:	b	405108 <ferror@plt+0x1098>
  40511c:	stp	x29, x30, [sp, #-64]!
  405120:	mov	x29, sp
  405124:	stp	x21, x22, [sp, #32]
  405128:	adrp	x22, 48d000 <ferror@plt+0x88f90>
  40512c:	str	x23, [sp, #48]
  405130:	add	x23, x22, #0x968
  405134:	stp	x19, x20, [sp, #16]
  405138:	mov	w19, w0
  40513c:	ldr	x0, [x23, #8]
  405140:	cbnz	x0, 405244 <ferror@plt+0x11d4>
  405144:	adrp	x21, 40b000 <ferror@plt+0x6f90>
  405148:	adrp	x20, 40b000 <ferror@plt+0x6f90>
  40514c:	add	x21, x21, #0xc1c
  405150:	add	x20, x20, #0xc38
  405154:	mov	x1, x21
  405158:	mov	x0, x20
  40515c:	bl	40b24c <ferror@plt+0x71dc>
  405160:	str	x0, [x23, #8]
  405164:	cbz	w19, 40518c <ferror@plt+0x111c>
  405168:	ldr	x0, [x22, #2408]
  40516c:	mov	x2, #0x0                   	// #0
  405170:	ldp	x19, x20, [sp, #16]
  405174:	adrp	x1, 405000 <ferror@plt+0xf90>
  405178:	ldp	x21, x22, [sp, #32]
  40517c:	add	x1, x1, #0xf5c
  405180:	ldr	x23, [sp, #48]
  405184:	ldp	x29, x30, [sp], #64
  405188:	b	40c528 <ferror@plt+0x84b8>
  40518c:	mov	x0, #0x90                  	// #144
  405190:	bl	410fec <ferror@plt+0xcf7c>
  405194:	mov	x19, x0
  405198:	adrp	x22, 432000 <ferror@plt+0x2df90>
  40519c:	add	x22, x22, #0xedf
  4051a0:	mov	x0, x22
  4051a4:	bl	41a07c <ferror@plt+0x1600c>
  4051a8:	str	x0, [x19]
  4051ac:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4051b0:	add	x0, x0, #0xc17
  4051b4:	bl	41a07c <ferror@plt+0x1600c>
  4051b8:	str	x0, [x19, #16]
  4051bc:	mov	x0, x22
  4051c0:	bl	41a07c <ferror@plt+0x1600c>
  4051c4:	str	x0, [x19, #8]
  4051c8:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4051cc:	add	x0, x0, #0xc1e
  4051d0:	bl	41a07c <ferror@plt+0x1600c>
  4051d4:	str	x0, [x19, #24]
  4051d8:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4051dc:	add	x0, x0, #0xc63
  4051e0:	bl	41a07c <ferror@plt+0x1600c>
  4051e4:	str	x0, [x19, #32]
  4051e8:	ldr	x0, [x19, #96]
  4051ec:	cbnz	x0, 405200 <ferror@plt+0x1190>
  4051f0:	mov	x1, x21
  4051f4:	mov	x0, x20
  4051f8:	bl	40b24c <ferror@plt+0x71dc>
  4051fc:	str	x0, [x19, #96]
  405200:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  405204:	adrp	x1, 431000 <ferror@plt+0x2cf90>
  405208:	add	x1, x1, #0xc86
  40520c:	ldr	x2, [x0, #2552]
  405210:	ldr	x0, [x19, #96]
  405214:	bl	40b6c8 <ferror@plt+0x7658>
  405218:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  40521c:	add	x0, x0, #0xc8e
  405220:	bl	408004 <ferror@plt+0x3f94>
  405224:	mov	x2, x19
  405228:	ldr	x0, [x23, #8]
  40522c:	ldp	x19, x20, [sp, #16]
  405230:	ldp	x21, x22, [sp, #32]
  405234:	ldr	x23, [sp, #48]
  405238:	ldp	x29, x30, [sp], #64
  40523c:	ldr	x1, [x2]
  405240:	b	40b6c8 <ferror@plt+0x7658>
  405244:	ldp	x19, x20, [sp, #16]
  405248:	ldp	x21, x22, [sp, #32]
  40524c:	ldr	x23, [sp, #48]
  405250:	ldp	x29, x30, [sp], #64
  405254:	ret
  405258:	stp	x29, x30, [sp, #-48]!
  40525c:	mov	x29, sp
  405260:	stp	x19, x20, [sp, #16]
  405264:	and	w20, w1, #0xff
  405268:	stp	x21, x22, [sp, #32]
  40526c:	mov	x21, x0
  405270:	mov	x0, #0x0                   	// #0
  405274:	bl	41c330 <ferror@plt+0x182c0>
  405278:	mov	x19, x0
  40527c:	tbz	w20, #4, 4052bc <ferror@plt+0x124c>
  405280:	mov	w3, #0x1                   	// #1
  405284:	mov	w2, #0x0                   	// #0
  405288:	mov	w1, #0x10                  	// #16
  40528c:	mov	x0, x21
  405290:	bl	404d40 <ferror@plt+0xcd0>
  405294:	mov	x22, x0
  405298:	mov	x1, x0
  40529c:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4052a0:	add	x0, x0, #0xccd
  4052a4:	bl	408004 <ferror@plt+0x3f94>
  4052a8:	mov	x1, x22
  4052ac:	mov	x0, x19
  4052b0:	bl	41c1d4 <ferror@plt+0x18164>
  4052b4:	mov	x0, x22
  4052b8:	bl	4110d0 <ferror@plt+0xd060>
  4052bc:	tbz	w20, #3, 4052fc <ferror@plt+0x128c>
  4052c0:	mov	w3, #0x1                   	// #1
  4052c4:	mov	w2, w3
  4052c8:	mov	w1, #0x8                   	// #8
  4052cc:	mov	x0, x21
  4052d0:	bl	404d40 <ferror@plt+0xcd0>
  4052d4:	mov	x22, x0
  4052d8:	mov	x1, x0
  4052dc:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4052e0:	add	x0, x0, #0xcee
  4052e4:	bl	408004 <ferror@plt+0x3f94>
  4052e8:	mov	x1, x22
  4052ec:	mov	x0, x19
  4052f0:	bl	41c1d4 <ferror@plt+0x18164>
  4052f4:	mov	x0, x22
  4052f8:	bl	4110d0 <ferror@plt+0xd060>
  4052fc:	tbz	w20, #1, 405348 <ferror@plt+0x12d8>
  405300:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  405304:	mov	w2, #0x1                   	// #1
  405308:	mov	w1, #0x2                   	// #2
  40530c:	ldr	w0, [x0, #1480]
  405310:	cmp	w0, #0x0
  405314:	mov	x0, x21
  405318:	cset	w3, eq  // eq = none
  40531c:	bl	404d40 <ferror@plt+0xcd0>
  405320:	mov	x22, x0
  405324:	mov	x1, x0
  405328:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  40532c:	add	x0, x0, #0xd0b
  405330:	bl	408004 <ferror@plt+0x3f94>
  405334:	mov	x1, x22
  405338:	mov	x0, x19
  40533c:	bl	41c1d4 <ferror@plt+0x18164>
  405340:	mov	x0, x22
  405344:	bl	4110d0 <ferror@plt+0xd060>
  405348:	mov	w1, #0x5                   	// #5
  40534c:	ands	w1, w20, w1
  405350:	b.eq	405398 <ferror@plt+0x1328>  // b.none
  405354:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  405358:	mov	w2, #0x0                   	// #0
  40535c:	ldr	w0, [x0, #1480]
  405360:	cmp	w0, #0x0
  405364:	mov	x0, x21
  405368:	cset	w3, eq  // eq = none
  40536c:	bl	404d40 <ferror@plt+0xcd0>
  405370:	mov	x20, x0
  405374:	mov	x1, x0
  405378:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  40537c:	add	x0, x0, #0xd26
  405380:	bl	408004 <ferror@plt+0x3f94>
  405384:	mov	x1, x20
  405388:	mov	x0, x19
  40538c:	bl	41c1d4 <ferror@plt+0x18164>
  405390:	mov	x0, x20
  405394:	bl	4110d0 <ferror@plt+0xd060>
  405398:	ldr	x1, [x19, #8]
  40539c:	cbz	x1, 4053bc <ferror@plt+0x134c>
  4053a0:	ldr	x0, [x19]
  4053a4:	sub	x1, x1, #0x1
  4053a8:	ldrb	w0, [x0, x1]
  4053ac:	cmp	w0, #0x20
  4053b0:	b.ne	4053bc <ferror@plt+0x134c>  // b.any
  4053b4:	mov	x0, x19
  4053b8:	bl	41bf48 <ferror@plt+0x17ed8>
  4053bc:	ldr	x1, [x19]
  4053c0:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4053c4:	add	x0, x0, #0xd4e
  4053c8:	bl	408004 <ferror@plt+0x3f94>
  4053cc:	mov	x0, x19
  4053d0:	mov	w1, #0x0                   	// #0
  4053d4:	ldp	x19, x20, [sp, #16]
  4053d8:	ldp	x21, x22, [sp, #32]
  4053dc:	ldp	x29, x30, [sp], #48
  4053e0:	b	41be08 <ferror@plt+0x17d98>
  4053e4:	stp	x29, x30, [sp, #-48]!
  4053e8:	mov	x29, sp
  4053ec:	stp	x19, x20, [sp, #16]
  4053f0:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  4053f4:	add	x20, x20, #0x968
  4053f8:	mov	x19, x0
  4053fc:	stp	x21, x22, [sp, #32]
  405400:	mov	x21, x1
  405404:	ldr	x0, [x20, #16]
  405408:	cbnz	x0, 405424 <ferror@plt+0x13b4>
  40540c:	adrp	x1, 40b000 <ferror@plt+0x6f90>
  405410:	adrp	x0, 40b000 <ferror@plt+0x6f90>
  405414:	add	x1, x1, #0xc1c
  405418:	add	x0, x0, #0xc38
  40541c:	bl	40b24c <ferror@plt+0x71dc>
  405420:	str	x0, [x20, #16]
  405424:	ldr	x0, [x20, #16]
  405428:	mov	x1, x19
  40542c:	bl	40b5b8 <ferror@plt+0x7548>
  405430:	cbz	x0, 40544c <ferror@plt+0x13dc>
  405434:	mov	x1, x19
  405438:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  40543c:	add	x0, x0, #0xd6b
  405440:	bl	4080e8 <ferror@plt+0x4078>
  405444:	mov	w0, #0x1                   	// #1
  405448:	bl	4035b0 <exit@plt>
  40544c:	ldr	x22, [x20, #16]
  405450:	mov	x0, x19
  405454:	bl	41a07c <ferror@plt+0x1600c>
  405458:	mov	x20, x0
  40545c:	mov	x0, x21
  405460:	bl	41a07c <ferror@plt+0x1600c>
  405464:	mov	x1, x20
  405468:	mov	x2, x0
  40546c:	mov	x0, x22
  405470:	bl	40b6c8 <ferror@plt+0x7658>
  405474:	mov	x2, x21
  405478:	mov	x1, x19
  40547c:	ldp	x19, x20, [sp, #16]
  405480:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  405484:	ldp	x21, x22, [sp, #32]
  405488:	add	x0, x0, #0xd91
  40548c:	ldp	x29, x30, [sp], #48
  405490:	b	408004 <ferror@plt+0x3f94>
  405494:	stp	x29, x30, [sp, #-48]!
  405498:	mov	x3, x1
  40549c:	mov	x4, #0x0                   	// #0
  4054a0:	mov	x29, sp
  4054a4:	mov	x1, x0
  4054a8:	adrp	x2, 431000 <ferror@plt+0x2cf90>
  4054ac:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4054b0:	add	x2, x2, #0xdc3
  4054b4:	add	x0, x0, #0xdb9
  4054b8:	stp	x19, x20, [sp, #16]
  4054bc:	stp	x21, x22, [sp, #32]
  4054c0:	bl	41a2ac <ferror@plt+0x1623c>
  4054c4:	mov	x19, x0
  4054c8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  4054cc:	mov	x20, x19
  4054d0:	mov	w21, #0x5f                  	// #95
  4054d4:	ldr	x0, [x0, #272]
  4054d8:	mov	x22, x0
  4054dc:	ldrb	w0, [x20]
  4054e0:	cbnz	w0, 4054f8 <ferror@plt+0x1488>
  4054e4:	mov	x0, x19
  4054e8:	ldp	x19, x20, [sp, #16]
  4054ec:	ldp	x21, x22, [sp, #32]
  4054f0:	ldp	x29, x30, [sp], #48
  4054f4:	ret
  4054f8:	bl	41aac4 <ferror@plt+0x16a54>
  4054fc:	and	w1, w0, #0xff
  405500:	ubfiz	x0, x0, #1, #8
  405504:	ldrh	w0, [x22, x0]
  405508:	tst	x0, #0x1
  40550c:	csel	w1, w1, w21, ne  // ne = any
  405510:	strb	w1, [x20], #1
  405514:	b	4054dc <ferror@plt+0x146c>
  405518:	stp	x29, x30, [sp, #-64]!
  40551c:	mov	x29, sp
  405520:	stp	x21, x22, [sp, #32]
  405524:	mov	x21, x0
  405528:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  40552c:	stp	x19, x20, [sp, #16]
  405530:	mov	x20, x1
  405534:	ldr	x19, [x0, #2424]
  405538:	str	x23, [sp, #48]
  40553c:	cbz	x19, 405550 <ferror@plt+0x14e0>
  405540:	mov	x0, x19
  405544:	bl	40b5b8 <ferror@plt+0x7548>
  405548:	bl	41a07c <ferror@plt+0x1600c>
  40554c:	mov	x19, x0
  405550:	ldr	x0, [x21]
  405554:	cbz	x0, 4055a0 <ferror@plt+0x1530>
  405558:	mov	x1, x20
  40555c:	bl	405494 <ferror@plt+0x1424>
  405560:	mov	x23, x0
  405564:	bl	40873c <ferror@plt+0x46cc>
  405568:	mov	x22, x0
  40556c:	mov	x0, x23
  405570:	bl	4110d0 <ferror@plt+0xd060>
  405574:	cbz	x22, 4055a0 <ferror@plt+0x1530>
  405578:	mov	x1, x20
  40557c:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  405580:	add	x0, x0, #0xdc5
  405584:	bl	408004 <ferror@plt+0x3f94>
  405588:	mov	x0, x22
  40558c:	ldp	x19, x20, [sp, #16]
  405590:	ldp	x21, x22, [sp, #32]
  405594:	ldr	x23, [sp, #48]
  405598:	ldp	x29, x30, [sp], #64
  40559c:	b	41a07c <ferror@plt+0x1600c>
  4055a0:	cbnz	x19, 4055bc <ferror@plt+0x154c>
  4055a4:	ldr	x19, [x21, #96]
  4055a8:	cbz	x19, 4055bc <ferror@plt+0x154c>
  4055ac:	mov	x1, x20
  4055b0:	mov	x0, x19
  4055b4:	bl	40b5b8 <ferror@plt+0x7548>
  4055b8:	b	40558c <ferror@plt+0x151c>
  4055bc:	mov	x0, x19
  4055c0:	ldp	x19, x20, [sp, #16]
  4055c4:	ldp	x21, x22, [sp, #32]
  4055c8:	ldr	x23, [sp, #48]
  4055cc:	ldp	x29, x30, [sp], #64
  4055d0:	ret
  4055d4:	stp	x29, x30, [sp, #-48]!
  4055d8:	mov	x29, sp
  4055dc:	stp	x19, x20, [sp, #16]
  4055e0:	mov	x20, x0
  4055e4:	mov	x0, #0x0                   	// #0
  4055e8:	stp	x21, x22, [sp, #32]
  4055ec:	mov	x22, x1
  4055f0:	bl	41c330 <ferror@plt+0x182c0>
  4055f4:	mov	x19, x0
  4055f8:	cbnz	x20, 405614 <ferror@plt+0x15a4>
  4055fc:	mov	x0, x19
  405600:	mov	w1, #0x0                   	// #0
  405604:	ldp	x19, x20, [sp, #16]
  405608:	ldp	x21, x22, [sp, #32]
  40560c:	ldp	x29, x30, [sp], #48
  405610:	b	41be08 <ferror@plt+0x17d98>
  405614:	ldr	x0, [x20]
  405618:	mov	x1, x22
  40561c:	bl	407794 <ferror@plt+0x3724>
  405620:	mov	x21, x0
  405624:	cbz	x0, 405650 <ferror@plt+0x15e0>
  405628:	ldr	x0, [x19, #8]
  40562c:	cbz	x0, 40563c <ferror@plt+0x15cc>
  405630:	mov	x0, x19
  405634:	mov	w1, #0x20                  	// #32
  405638:	bl	404bd0 <ferror@plt+0xb60>
  40563c:	mov	x1, x21
  405640:	mov	x0, x19
  405644:	bl	41c1d4 <ferror@plt+0x18164>
  405648:	mov	x0, x21
  40564c:	bl	4110d0 <ferror@plt+0xd060>
  405650:	ldr	x20, [x20, #8]
  405654:	b	4055f8 <ferror@plt+0x1588>
  405658:	b	407830 <ferror@plt+0x37c0>
  40565c:	stp	x29, x30, [sp, #-16]!
  405660:	mov	w3, w0
  405664:	cmp	w0, #0x6
  405668:	mov	x29, sp
  40566c:	b.hi	4056ec <ferror@plt+0x167c>  // b.pmore
  405670:	mov	x0, x1
  405674:	mov	x1, x2
  405678:	adrp	x2, 432000 <ferror@plt+0x2df90>
  40567c:	add	x2, x2, #0x320
  405680:	ldrb	w2, [x2, w3, uxtw]
  405684:	adr	x3, 405690 <ferror@plt+0x1620>
  405688:	add	x2, x3, w2, sxtb #2
  40568c:	br	x2
  405690:	bl	407830 <ferror@plt+0x37c0>
  405694:	lsr	w0, w0, #31
  405698:	b	4056a8 <ferror@plt+0x1638>
  40569c:	bl	407830 <ferror@plt+0x37c0>
  4056a0:	cmp	w0, #0x0
  4056a4:	cset	w0, gt
  4056a8:	ldp	x29, x30, [sp], #16
  4056ac:	ret
  4056b0:	bl	407830 <ferror@plt+0x37c0>
  4056b4:	cmp	w0, #0x0
  4056b8:	cset	w0, le
  4056bc:	b	4056a8 <ferror@plt+0x1638>
  4056c0:	bl	407830 <ferror@plt+0x37c0>
  4056c4:	mvn	w0, w0
  4056c8:	b	405694 <ferror@plt+0x1624>
  4056cc:	bl	407830 <ferror@plt+0x37c0>
  4056d0:	cmp	w0, #0x0
  4056d4:	cset	w0, eq  // eq = none
  4056d8:	b	4056a8 <ferror@plt+0x1638>
  4056dc:	bl	407830 <ferror@plt+0x37c0>
  4056e0:	cmp	w0, #0x0
  4056e4:	cset	w0, ne  // ne = any
  4056e8:	b	4056a8 <ferror@plt+0x1638>
  4056ec:	adrp	x3, 432000 <ferror@plt+0x2df90>
  4056f0:	add	x3, x3, #0x328
  4056f4:	adrp	x1, 431000 <ferror@plt+0x2cf90>
  4056f8:	add	x3, x3, #0x14
  4056fc:	add	x1, x1, #0xbe5
  405700:	mov	x4, #0x0                   	// #0
  405704:	mov	w2, #0x45b                 	// #1115
  405708:	mov	x0, #0x0                   	// #0
  40570c:	bl	420128 <ferror@plt+0x1c0b8>
  405710:	mov	w0, #0x1                   	// #1
  405714:	b	4056a8 <ferror@plt+0x1638>
  405718:	adrp	x3, 432000 <ferror@plt+0x2df90>
  40571c:	cmp	w0, #0x6
  405720:	add	x3, x3, #0x328
  405724:	b.hi	405734 <ferror@plt+0x16c4>  // b.pmore
  405728:	add	x3, x3, #0x28
  40572c:	ldr	x0, [x3, w0, uxtw #3]
  405730:	ret
  405734:	stp	x29, x30, [sp, #-16]!
  405738:	adrp	x1, 431000 <ferror@plt+0x2cf90>
  40573c:	add	x3, x3, #0x60
  405740:	mov	x29, sp
  405744:	add	x1, x1, #0xbe5
  405748:	mov	x4, #0x0                   	// #0
  40574c:	mov	w2, #0x484                 	// #1156
  405750:	mov	x0, #0x0                   	// #0
  405754:	bl	420128 <ferror@plt+0x1c0b8>
  405758:	stp	x29, x30, [sp, #-128]!
  40575c:	mov	x29, sp
  405760:	stp	x21, x22, [sp, #32]
  405764:	adrp	x21, 48d000 <ferror@plt+0x88f90>
  405768:	stp	x23, x24, [sp, #48]
  40576c:	add	x24, x21, #0x968
  405770:	mov	w23, w1
  405774:	mov	x1, x0
  405778:	stp	x19, x20, [sp, #16]
  40577c:	mov	x20, x0
  405780:	ldr	x0, [x24, #8]
  405784:	stp	x25, x26, [sp, #64]
  405788:	stp	x27, x28, [sp, #80]
  40578c:	bl	40b5b8 <ferror@plt+0x7548>
  405790:	mov	x19, x0
  405794:	cbnz	x0, 40587c <ferror@plt+0x180c>
  405798:	mov	x1, x20
  40579c:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4057a0:	add	x0, x0, #0xe11
  4057a4:	bl	408004 <ferror@plt+0x3f94>
  4057a8:	mov	x0, x20
  4057ac:	bl	403580 <strlen@plt>
  4057b0:	cmp	w0, #0x3
  4057b4:	b.le	405824 <ferror@plt+0x17b4>
  4057b8:	add	x0, x20, w0, sxtw
  4057bc:	ldurb	w1, [x0, #-3]
  4057c0:	cmp	w1, #0x2e
  4057c4:	b.ne	405824 <ferror@plt+0x17b4>  // b.any
  4057c8:	ldurb	w1, [x0, #-2]
  4057cc:	cmp	w1, #0x70
  4057d0:	b.ne	405824 <ferror@plt+0x17b4>  // b.any
  4057d4:	ldurb	w0, [x0, #-1]
  4057d8:	cmp	w0, #0x63
  4057dc:	b.ne	405824 <ferror@plt+0x17b4>  // b.any
  4057e0:	mov	x1, x20
  4057e4:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4057e8:	add	x0, x0, #0xe2b
  4057ec:	bl	408004 <ferror@plt+0x3f94>
  4057f0:	mov	x0, x20
  4057f4:	bl	41a07c <ferror@plt+0x1600c>
  4057f8:	mov	x21, x0
  4057fc:	mov	x0, x20
  405800:	bl	41a07c <ferror@plt+0x1600c>
  405804:	cbnz	x21, 4058e8 <ferror@plt+0x1878>
  405808:	cbz	w23, 40587c <ferror@plt+0x180c>
  40580c:	mov	x2, x20
  405810:	mov	x1, x20
  405814:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  405818:	add	x0, x0, #0xea3
  40581c:	bl	4080e8 <ferror@plt+0x4078>
  405820:	b	40587c <ferror@plt+0x180c>
  405824:	ldr	w0, [x24, #24]
  405828:	cbnz	w0, 40589c <ferror@plt+0x182c>
  40582c:	mov	x0, x20
  405830:	bl	4050cc <ferror@plt+0x105c>
  405834:	cbnz	w0, 40589c <ferror@plt+0x182c>
  405838:	mov	x2, #0x0                   	// #0
  40583c:	mov	x0, x20
  405840:	adrp	x1, 432000 <ferror@plt+0x2df90>
  405844:	add	x1, x1, #0xa68
  405848:	bl	41a2ac <ferror@plt+0x1623c>
  40584c:	mov	x25, x0
  405850:	mov	w1, #0x0                   	// #0
  405854:	bl	405758 <ferror@plt+0x16e8>
  405858:	mov	x22, x0
  40585c:	mov	x0, x25
  405860:	bl	4110d0 <ferror@plt+0xd060>
  405864:	cbz	x22, 40589c <ferror@plt+0x182c>
  405868:	mov	x19, x22
  40586c:	mov	x1, x20
  405870:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  405874:	add	x0, x0, #0xe69
  405878:	bl	408004 <ferror@plt+0x3f94>
  40587c:	mov	x0, x19
  405880:	ldp	x19, x20, [sp, #16]
  405884:	ldp	x21, x22, [sp, #32]
  405888:	ldp	x23, x24, [sp, #48]
  40588c:	ldp	x25, x26, [sp, #64]
  405890:	ldp	x27, x28, [sp, #80]
  405894:	ldp	x29, x30, [sp], #128
  405898:	ret
  40589c:	ldr	x22, [x21, #2408]
  4058a0:	adrp	x26, 431000 <ferror@plt+0x2cf90>
  4058a4:	add	x26, x26, #0xe99
  4058a8:	mov	w25, #0x0                   	// #0
  4058ac:	cbz	x22, 405808 <ferror@plt+0x1798>
  4058b0:	ldr	x1, [x22]
  4058b4:	mov	x3, x20
  4058b8:	mov	w2, #0x2f                  	// #47
  4058bc:	mov	x0, x26
  4058c0:	add	w25, w25, #0x1
  4058c4:	bl	41a234 <ferror@plt+0x161c4>
  4058c8:	mov	x21, x0
  4058cc:	mov	w1, #0x1                   	// #1
  4058d0:	bl	409398 <ferror@plt+0x5328>
  4058d4:	cbnz	w0, 405f54 <ferror@plt+0x1ee4>
  4058d8:	mov	x0, x21
  4058dc:	bl	4110d0 <ferror@plt+0xd060>
  4058e0:	ldr	x22, [x22, #8]
  4058e4:	b	4058ac <ferror@plt+0x183c>
  4058e8:	cbnz	x0, 40597c <ferror@plt+0x190c>
  4058ec:	mov	w25, #0x0                   	// #0
  4058f0:	mov	x0, x20
  4058f4:	bl	41a07c <ferror@plt+0x1600c>
  4058f8:	mov	x22, x0
  4058fc:	mov	x1, x20
  405900:	mov	x2, x21
  405904:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  405908:	add	x0, x0, #0xf40
  40590c:	bl	408004 <ferror@plt+0x3f94>
  405910:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  405914:	add	x20, x0, #0x5c8
  405918:	ldr	w2, [x24, #28]
  40591c:	mov	x1, x21
  405920:	ldr	w3, [x0, #1480]
  405924:	mov	x0, x22
  405928:	ldr	w4, [x20, #40]
  40592c:	bl	406c04 <ferror@plt+0x2b94>
  405930:	mov	x19, x0
  405934:	mov	x0, x22
  405938:	bl	4110d0 <ferror@plt+0xd060>
  40593c:	cbz	x19, 40595c <ferror@plt+0x18ec>
  405940:	adrp	x1, 431000 <ferror@plt+0x2cf90>
  405944:	mov	x0, x21
  405948:	add	x1, x1, #0xf5d
  40594c:	bl	403eb0 <strstr@plt>
  405950:	cbz	x0, 40595c <ferror@plt+0x18ec>
  405954:	mov	w0, #0x1                   	// #1
  405958:	str	w0, [x19, #120]
  40595c:	mov	x0, x21
  405960:	bl	4110d0 <ferror@plt+0xd060>
  405964:	cbnz	x19, 40599c <ferror@plt+0x192c>
  405968:	mov	x1, x21
  40596c:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  405970:	add	x0, x0, #0xf6c
  405974:	bl	408004 <ferror@plt+0x3f94>
  405978:	b	40587c <ferror@plt+0x180c>
  40597c:	mov	x0, x20
  405980:	bl	40a4a0 <ferror@plt+0x6430>
  405984:	mov	x22, x0
  405988:	bl	403580 <strlen@plt>
  40598c:	add	x0, x22, x0
  405990:	mov	w25, #0x0                   	// #0
  405994:	sturb	wzr, [x0, #-3]
  405998:	b	4058fc <ferror@plt+0x188c>
  40599c:	ldr	x1, [x19]
  4059a0:	str	w25, [x19, #124]
  4059a4:	mov	w2, w25
  4059a8:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4059ac:	add	x0, x0, #0xf82
  4059b0:	adrp	x26, 40b000 <ferror@plt+0x6f90>
  4059b4:	bl	408004 <ferror@plt+0x3f94>
  4059b8:	adrp	x25, 431000 <ferror@plt+0x2cf90>
  4059bc:	ldr	x1, [x19]
  4059c0:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  4059c4:	add	x0, x0, #0xf9f
  4059c8:	add	x26, x26, #0xc1c
  4059cc:	add	x25, x25, #0xfc6
  4059d0:	adrp	x27, 40b000 <ferror@plt+0x6f90>
  4059d4:	bl	408004 <ferror@plt+0x3f94>
  4059d8:	ldr	x1, [x19]
  4059dc:	mov	x2, x19
  4059e0:	ldr	x0, [x24, #8]
  4059e4:	bl	40b6c8 <ferror@plt+0x7658>
  4059e8:	ldr	x21, [x19, #48]
  4059ec:	cbnz	x21, 405a64 <ferror@plt+0x19f4>
  4059f0:	ldr	x21, [x19, #64]
  4059f4:	adrp	x25, 432000 <ferror@plt+0x2df90>
  4059f8:	adrp	x26, 40b000 <ferror@plt+0x6f90>
  4059fc:	add	x25, x25, #0x16
  405a00:	add	x26, x26, #0xc1c
  405a04:	adrp	x27, 40b000 <ferror@plt+0x6f90>
  405a08:	cbnz	x21, 405ae4 <ferror@plt+0x1a74>
  405a0c:	ldr	x0, [x19, #56]
  405a10:	bl	40c250 <ferror@plt+0x81e0>
  405a14:	ldr	x1, [x19, #72]
  405a18:	bl	40c4b8 <ferror@plt+0x8448>
  405a1c:	str	x0, [x19, #72]
  405a20:	ldr	x0, [x19, #56]
  405a24:	bl	40c25c <ferror@plt+0x81ec>
  405a28:	str	x0, [x19, #56]
  405a2c:	ldr	x0, [x19, #72]
  405a30:	bl	40c25c <ferror@plt+0x81ec>
  405a34:	str	x0, [x19, #72]
  405a38:	ldr	x1, [x19]
  405a3c:	str	xzr, [sp, #120]
  405a40:	mov	x21, x0
  405a44:	cbnz	x1, 405b4c <ferror@plt+0x1adc>
  405a48:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  405a4c:	ldr	x1, [x0, #2376]
  405a50:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405a54:	add	x0, x0, #0x43
  405a58:	bl	4035a0 <fputs@plt>
  405a5c:	mov	w0, #0x1                   	// #1
  405a60:	bl	4035b0 <exit@plt>
  405a64:	ldr	x24, [x21]
  405a68:	mov	x0, x25
  405a6c:	ldr	x1, [x19]
  405a70:	ldr	x2, [x24]
  405a74:	bl	408004 <ferror@plt+0x3f94>
  405a78:	ldr	x0, [x24]
  405a7c:	mov	w1, w23
  405a80:	bl	405758 <ferror@plt+0x16e8>
  405a84:	mov	x22, x0
  405a88:	cbnz	x0, 405aa4 <ferror@plt+0x1a34>
  405a8c:	ldr	x2, [x19]
  405a90:	adrp	x0, 431000 <ferror@plt+0x2cf90>
  405a94:	ldr	x1, [x24]
  405a98:	add	x0, x0, #0xfeb
  405a9c:	bl	4080e8 <ferror@plt+0x4078>
  405aa0:	b	405a5c <ferror@plt+0x19ec>
  405aa4:	ldr	x0, [x19, #104]
  405aa8:	cbnz	x0, 405abc <ferror@plt+0x1a4c>
  405aac:	mov	x1, x26
  405ab0:	add	x0, x27, #0xc38
  405ab4:	bl	40b24c <ferror@plt+0x71dc>
  405ab8:	str	x0, [x19, #104]
  405abc:	ldr	x1, [x24]
  405ac0:	mov	x2, x24
  405ac4:	ldr	x0, [x19, #104]
  405ac8:	bl	40b6c8 <ferror@plt+0x7658>
  405acc:	ldr	x0, [x19, #56]
  405ad0:	mov	x1, x22
  405ad4:	bl	40bf84 <ferror@plt+0x7f14>
  405ad8:	ldr	x21, [x21, #8]
  405adc:	str	x0, [x19, #56]
  405ae0:	b	4059ec <ferror@plt+0x197c>
  405ae4:	ldr	x24, [x21]
  405ae8:	mov	x0, x25
  405aec:	ldr	x1, [x19]
  405af0:	ldr	x2, [x24]
  405af4:	bl	408004 <ferror@plt+0x3f94>
  405af8:	ldr	x0, [x24]
  405afc:	mov	w1, w23
  405b00:	bl	405758 <ferror@plt+0x16e8>
  405b04:	mov	x22, x0
  405b08:	cbz	x0, 405a8c <ferror@plt+0x1a1c>
  405b0c:	ldr	x0, [x19, #104]
  405b10:	cbnz	x0, 405b24 <ferror@plt+0x1ab4>
  405b14:	mov	x1, x26
  405b18:	add	x0, x27, #0xc38
  405b1c:	bl	40b24c <ferror@plt+0x71dc>
  405b20:	str	x0, [x19, #104]
  405b24:	ldr	x1, [x24]
  405b28:	mov	x2, x24
  405b2c:	ldr	x0, [x19, #104]
  405b30:	bl	40b6c8 <ferror@plt+0x7658>
  405b34:	ldr	x0, [x19, #72]
  405b38:	mov	x1, x22
  405b3c:	bl	40bf84 <ferror@plt+0x7f14>
  405b40:	ldr	x21, [x21, #8]
  405b44:	str	x0, [x19, #72]
  405b48:	b	405a08 <ferror@plt+0x1998>
  405b4c:	ldr	x0, [x19, #8]
  405b50:	cbnz	x0, 405b64 <ferror@plt+0x1af4>
  405b54:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405b58:	add	x0, x0, #0x8d
  405b5c:	bl	4080e8 <ferror@plt+0x4078>
  405b60:	b	405a5c <ferror@plt+0x19ec>
  405b64:	ldr	x0, [x19, #16]
  405b68:	cbnz	x0, 405b78 <ferror@plt+0x1b08>
  405b6c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405b70:	add	x0, x0, #0xae
  405b74:	b	405b5c <ferror@plt+0x1aec>
  405b78:	ldr	x0, [x19, #24]
  405b7c:	cbnz	x0, 405c08 <ferror@plt+0x1b98>
  405b80:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405b84:	add	x0, x0, #0xd2
  405b88:	b	405b5c <ferror@plt+0x1aec>
  405b8c:	ldr	x0, [x19, #104]
  405b90:	cbz	x0, 405c04 <ferror@plt+0x1b94>
  405b94:	ldr	x23, [x21]
  405b98:	ldr	x1, [x23]
  405b9c:	bl	40b5b8 <ferror@plt+0x7548>
  405ba0:	mov	x22, x0
  405ba4:	cbz	x0, 405c04 <ferror@plt+0x1b94>
  405ba8:	ldr	w0, [x0, #8]
  405bac:	ldr	x2, [x22, #16]
  405bb0:	ldr	x1, [x23, #16]
  405bb4:	bl	40565c <ferror@plt+0x15ec>
  405bb8:	cbnz	w0, 405c04 <ferror@plt+0x1b94>
  405bbc:	ldr	w0, [x22, #8]
  405bc0:	bl	405718 <ferror@plt+0x16a8>
  405bc4:	mov	x3, x0
  405bc8:	ldr	x1, [x19]
  405bcc:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405bd0:	ldr	x4, [x22, #16]
  405bd4:	add	x0, x0, #0xfa
  405bd8:	ldr	x6, [x23, #16]
  405bdc:	ldr	x20, [x23]
  405be0:	mov	x2, x20
  405be4:	mov	x5, x20
  405be8:	bl	4080e8 <ferror@plt+0x4078>
  405bec:	ldr	x2, [x23, #32]
  405bf0:	cbz	x2, 405a5c <ferror@plt+0x19ec>
  405bf4:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405bf8:	add	x0, x0, #0x134
  405bfc:	ldr	x1, [x23, #8]
  405c00:	b	405a9c <ferror@plt+0x1a2c>
  405c04:	ldr	x21, [x21, #8]
  405c08:	cbnz	x21, 405b8c <ferror@plt+0x1b1c>
  405c0c:	adrp	x1, 40b000 <ferror@plt+0x6f90>
  405c10:	adrp	x0, 40b000 <ferror@plt+0x6f90>
  405c14:	add	x1, x1, #0xc1c
  405c18:	add	x0, x0, #0xc38
  405c1c:	bl	40b24c <ferror@plt+0x71dc>
  405c20:	mov	x2, x0
  405c24:	add	x3, sp, #0x78
  405c28:	mov	w1, #0x1                   	// #1
  405c2c:	mov	x21, x0
  405c30:	mov	x0, x19
  405c34:	bl	404c78 <ferror@plt+0xc08>
  405c38:	mov	x0, x21
  405c3c:	bl	40b7bc <ferror@plt+0x774c>
  405c40:	ldr	x25, [x19, #112]
  405c44:	ldr	x22, [sp, #120]
  405c48:	cbnz	x22, 405d28 <ferror@plt+0x1cb8>
  405c4c:	ldr	x0, [sp, #120]
  405c50:	bl	40bf68 <ferror@plt+0x7ef8>
  405c54:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405c58:	add	x0, x0, #0x1a1
  405c5c:	bl	40873c <ferror@plt+0x46cc>
  405c60:	mov	x1, x0
  405c64:	cbnz	x0, 405c70 <ferror@plt+0x1c00>
  405c68:	adrp	x1, 431000 <ferror@plt+0x2cf90>
  405c6c:	add	x1, x1, #0xdf6
  405c70:	mov	x0, #0x0                   	// #0
  405c74:	bl	404b34 <ferror@plt+0xac4>
  405c78:	mov	x21, x0
  405c7c:	ldr	x0, [x20, #8]
  405c80:	add	x20, x20, #0x8
  405c84:	cbnz	x0, 405dbc <ferror@plt+0x1d4c>
  405c88:	ldr	x22, [x19, #88]
  405c8c:	adrp	x26, 432000 <ferror@plt+0x2df90>
  405c90:	adrp	x27, 432000 <ferror@plt+0x2df90>
  405c94:	add	x26, x26, #0x98f
  405c98:	add	x27, x27, #0x1c4
  405c9c:	mov	w20, #0x0                   	// #0
  405ca0:	cbnz	x22, 405dd0 <ferror@plt+0x1d60>
  405ca4:	cbnz	w20, 405e88 <ferror@plt+0x1e18>
  405ca8:	adrp	x1, 411000 <ferror@plt+0xcf90>
  405cac:	add	x1, x1, #0xd0
  405cb0:	mov	x2, #0x0                   	// #0
  405cb4:	mov	x0, x21
  405cb8:	bl	40c528 <ferror@plt+0x84b8>
  405cbc:	mov	x0, x21
  405cc0:	bl	40bf68 <ferror@plt+0x7ef8>
  405cc4:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405cc8:	add	x0, x0, #0x220
  405ccc:	bl	40873c <ferror@plt+0x46cc>
  405cd0:	mov	x1, x0
  405cd4:	cbnz	x0, 405ce0 <ferror@plt+0x1c70>
  405cd8:	adrp	x1, 431000 <ferror@plt+0x2cf90>
  405cdc:	add	x1, x1, #0xe03
  405ce0:	mov	x0, #0x0                   	// #0
  405ce4:	bl	404b34 <ferror@plt+0xac4>
  405ce8:	ldr	x21, [x19, #80]
  405cec:	adrp	x26, 432000 <ferror@plt+0x2df90>
  405cf0:	adrp	x27, 432000 <ferror@plt+0x2df90>
  405cf4:	mov	x22, x0
  405cf8:	add	x26, x26, #0x23f
  405cfc:	add	x27, x27, #0x243
  405d00:	cbnz	x21, 405ea0 <ferror@plt+0x1e30>
  405d04:	mov	x0, x22
  405d08:	bl	40bf68 <ferror@plt+0x7ef8>
  405d0c:	cbz	w20, 40587c <ferror@plt+0x180c>
  405d10:	ldr	x0, [x19, #80]
  405d14:	mov	x1, #0x0                   	// #0
  405d18:	sub	w20, w20, #0x1
  405d1c:	bl	40c09c <ferror@plt+0x802c>
  405d20:	str	x0, [x19, #80]
  405d24:	b	405d0c <ferror@plt+0x1c9c>
  405d28:	ldr	x24, [x22]
  405d2c:	mov	x23, x25
  405d30:	cbnz	x23, 405d3c <ferror@plt+0x1ccc>
  405d34:	ldr	x22, [x22, #8]
  405d38:	b	405c48 <ferror@plt+0x1bd8>
  405d3c:	ldr	x21, [x23]
  405d40:	ldr	x1, [x24]
  405d44:	ldr	x0, [x21]
  405d48:	bl	403ba0 <strcmp@plt>
  405d4c:	cbnz	w0, 405db4 <ferror@plt+0x1d44>
  405d50:	ldr	w0, [x21, #8]
  405d54:	ldr	x2, [x21, #16]
  405d58:	ldr	x1, [x24, #16]
  405d5c:	bl	40565c <ferror@plt+0x15ec>
  405d60:	cbz	w0, 405db4 <ferror@plt+0x1d44>
  405d64:	ldr	w0, [x21, #8]
  405d68:	bl	405718 <ferror@plt+0x16a8>
  405d6c:	mov	x4, x0
  405d70:	ldr	x5, [x21, #16]
  405d74:	ldr	x22, [x21]
  405d78:	ldr	x20, [x24]
  405d7c:	ldr	x19, [x24, #16]
  405d80:	cbnz	x5, 405d8c <ferror@plt+0x1d1c>
  405d84:	adrp	x5, 431000 <ferror@plt+0x2cf90>
  405d88:	add	x5, x5, #0xdf0
  405d8c:	ldr	x0, [x21, #24]
  405d90:	mov	x3, x22
  405d94:	mov	x2, x20
  405d98:	mov	x1, x19
  405d9c:	ldr	x6, [x0]
  405da0:	ldr	x7, [x0, #16]
  405da4:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405da8:	add	x0, x0, #0x15b
  405dac:	bl	4080e8 <ferror@plt+0x4078>
  405db0:	b	405a5c <ferror@plt+0x19ec>
  405db4:	ldr	x23, [x23, #8]
  405db8:	b	405d30 <ferror@plt+0x1cc0>
  405dbc:	bl	40873c <ferror@plt+0x46cc>
  405dc0:	mov	x1, x0
  405dc4:	cbz	x0, 405c7c <ferror@plt+0x1c0c>
  405dc8:	mov	x0, x21
  405dcc:	b	405c74 <ferror@plt+0x1c04>
  405dd0:	ldr	x24, [x22]
  405dd4:	ldrb	w0, [x24]
  405dd8:	tbz	w0, #3, 405e70 <ferror@plt+0x1e00>
  405ddc:	ldr	x23, [x24, #8]
  405de0:	mov	x1, x26
  405de4:	mov	x2, #0x2                   	// #2
  405de8:	mov	x0, x23
  405dec:	bl	4038e0 <strncmp@plt>
  405df0:	cbz	w0, 405e78 <ferror@plt+0x1e08>
  405df4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  405df8:	mov	x0, x23
  405dfc:	add	x1, x1, #0x1c0
  405e00:	mov	x2, #0x3                   	// #3
  405e04:	bl	4038e0 <strncmp@plt>
  405e08:	cbnz	w0, 405e70 <ferror@plt+0x1e00>
  405e0c:	mov	x25, #0x3                   	// #3
  405e10:	adrp	x28, 432000 <ferror@plt+0x2df90>
  405e14:	mov	x23, x21
  405e18:	add	x28, x28, #0x1e1
  405e1c:	cbz	x23, 405e70 <ferror@plt+0x1e00>
  405e20:	ldr	x0, [x23]
  405e24:	ldr	x2, [x24, #8]
  405e28:	str	x2, [sp, #104]
  405e2c:	add	x1, x2, x25
  405e30:	bl	403ba0 <strcmp@plt>
  405e34:	ldr	x2, [sp, #104]
  405e38:	cbnz	w0, 405e80 <ferror@plt+0x1e10>
  405e3c:	ldr	x1, [x19]
  405e40:	mov	x0, x27
  405e44:	bl	408004 <ferror@plt+0x3f94>
  405e48:	mov	x0, x28
  405e4c:	bl	40873c <ferror@plt+0x46cc>
  405e50:	cbnz	x0, 405e80 <ferror@plt+0x1e10>
  405e54:	ldr	x2, [x19]
  405e58:	add	w20, w20, #0x1
  405e5c:	ldr	x1, [x24, #8]
  405e60:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405e64:	add	x0, x0, #0x200
  405e68:	bl	408004 <ferror@plt+0x3f94>
  405e6c:	str	xzr, [x22]
  405e70:	ldr	x22, [x22, #8]
  405e74:	b	405ca0 <ferror@plt+0x1c30>
  405e78:	mov	x25, #0x2                   	// #2
  405e7c:	b	405e10 <ferror@plt+0x1da0>
  405e80:	ldr	x23, [x23, #8]
  405e84:	b	405e1c <ferror@plt+0x1dac>
  405e88:	ldr	x0, [x19, #88]
  405e8c:	mov	x1, #0x0                   	// #0
  405e90:	sub	w20, w20, #0x1
  405e94:	bl	40c09c <ferror@plt+0x802c>
  405e98:	str	x0, [x19, #88]
  405e9c:	b	405ca4 <ferror@plt+0x1c34>
  405ea0:	ldr	x28, [x21]
  405ea4:	ldrb	w0, [x28]
  405ea8:	tbz	w0, #1, 405f44 <ferror@plt+0x1ed4>
  405eac:	mov	x23, x22
  405eb0:	cbz	x23, 405f44 <ferror@plt+0x1ed4>
  405eb4:	ldr	x25, [x28, #8]
  405eb8:	mov	x1, x26
  405ebc:	mov	x2, #0x3                   	// #3
  405ec0:	mov	x0, x25
  405ec4:	ldr	x24, [x23]
  405ec8:	bl	4038e0 <strncmp@plt>
  405ecc:	cbnz	w0, 405ee0 <ferror@plt+0x1e70>
  405ed0:	mov	x1, x24
  405ed4:	add	x0, x25, #0x3
  405ed8:	bl	403ba0 <strcmp@plt>
  405edc:	cbz	w0, 405f08 <ferror@plt+0x1e98>
  405ee0:	adrp	x1, 432000 <ferror@plt+0x2df90>
  405ee4:	mov	x0, x25
  405ee8:	add	x1, x1, #0x976
  405eec:	mov	x2, #0x2                   	// #2
  405ef0:	bl	4038e0 <strncmp@plt>
  405ef4:	cbnz	w0, 405f4c <ferror@plt+0x1edc>
  405ef8:	mov	x1, x24
  405efc:	add	x0, x25, #0x2
  405f00:	bl	403ba0 <strcmp@plt>
  405f04:	cbnz	w0, 405f4c <ferror@plt+0x1edc>
  405f08:	ldr	x1, [x19]
  405f0c:	mov	x2, x24
  405f10:	mov	x0, x27
  405f14:	bl	408004 <ferror@plt+0x3f94>
  405f18:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405f1c:	add	x0, x0, #0x261
  405f20:	bl	40873c <ferror@plt+0x46cc>
  405f24:	cbnz	x0, 405f4c <ferror@plt+0x1edc>
  405f28:	ldr	x2, [x19]
  405f2c:	str	xzr, [x21]
  405f30:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405f34:	add	w20, w20, #0x1
  405f38:	mov	x1, x24
  405f3c:	add	x0, x0, #0x27e
  405f40:	bl	408004 <ferror@plt+0x3f94>
  405f44:	ldr	x21, [x21, #8]
  405f48:	b	405d00 <ferror@plt+0x1c90>
  405f4c:	ldr	x23, [x23, #8]
  405f50:	b	405eb0 <ferror@plt+0x1e40>
  405f54:	cbnz	x21, 4058f0 <ferror@plt+0x1880>
  405f58:	b	405808 <ferror@plt+0x1798>
  405f5c:	stp	x29, x30, [sp, #-48]!
  405f60:	mov	x29, sp
  405f64:	stp	x19, x20, [sp, #16]
  405f68:	mov	x19, x0
  405f6c:	str	x21, [sp, #32]
  405f70:	bl	403580 <strlen@plt>
  405f74:	mov	x20, x0
  405f78:	mov	x0, x19
  405f7c:	bl	41a07c <ferror@plt+0x1600c>
  405f80:	mov	x21, x0
  405f84:	cmp	w20, #0x1
  405f88:	b.le	405fa4 <ferror@plt+0x1f34>
  405f8c:	add	x0, x19, w20, sxtw
  405f90:	ldurb	w0, [x0, #-1]
  405f94:	cmp	w0, #0x2f
  405f98:	b.ne	405fa4 <ferror@plt+0x1f34>  // b.any
  405f9c:	sub	w20, w20, #0x1
  405fa0:	strb	wzr, [x21, w20, sxtw]
  405fa4:	mov	x2, #0x0                   	// #0
  405fa8:	mov	w1, #0x0                   	// #0
  405fac:	mov	x0, x21
  405fb0:	bl	408238 <ferror@plt+0x41c8>
  405fb4:	mov	x20, x0
  405fb8:	mov	x0, x21
  405fbc:	bl	4110d0 <ferror@plt+0xd060>
  405fc0:	cbnz	x20, 405ff0 <ferror@plt+0x1f80>
  405fc4:	bl	403f60 <__errno_location@plt>
  405fc8:	ldr	w0, [x0]
  405fcc:	bl	41a5ec <ferror@plt+0x1657c>
  405fd0:	mov	x2, x0
  405fd4:	mov	x1, x19
  405fd8:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405fdc:	ldp	x19, x20, [sp, #16]
  405fe0:	add	x0, x0, #0x29f
  405fe4:	ldr	x21, [sp, #32]
  405fe8:	ldp	x29, x30, [sp], #48
  405fec:	b	408004 <ferror@plt+0x3f94>
  405ff0:	adrp	x0, 432000 <ferror@plt+0x2df90>
  405ff4:	mov	x1, x19
  405ff8:	add	x0, x0, #0x2d6
  405ffc:	bl	408004 <ferror@plt+0x3f94>
  406000:	mov	x0, x20
  406004:	bl	408334 <ferror@plt+0x42c4>
  406008:	mov	x1, x0
  40600c:	cbnz	x0, 406024 <ferror@plt+0x1fb4>
  406010:	mov	x0, x20
  406014:	ldp	x19, x20, [sp, #16]
  406018:	ldr	x21, [sp, #32]
  40601c:	ldp	x29, x30, [sp], #48
  406020:	b	408404 <ferror@plt+0x4394>
  406024:	mov	x2, #0x0                   	// #0
  406028:	mov	x0, x19
  40602c:	bl	40a0f8 <ferror@plt+0x6088>
  406030:	mov	x21, x0
  406034:	mov	w1, #0x0                   	// #0
  406038:	bl	405758 <ferror@plt+0x16e8>
  40603c:	mov	x0, x21
  406040:	bl	4110d0 <ferror@plt+0xd060>
  406044:	b	406000 <ferror@plt+0x1f90>
  406048:	mov	w1, #0x1                   	// #1
  40604c:	b	405758 <ferror@plt+0x16e8>
  406050:	mov	w1, #0x0                   	// #0
  406054:	b	405758 <ferror@plt+0x16e8>
  406058:	stp	x29, x30, [sp, #-48]!
  40605c:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  406060:	mov	w0, #0x1                   	// #1
  406064:	mov	x29, sp
  406068:	str	x19, [sp, #16]
  40606c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  406070:	add	x19, x19, #0x968
  406074:	str	w0, [x1, #1520]
  406078:	add	x2, sp, #0x2c
  40607c:	adrp	x1, 404000 <mkdir@plt>
  406080:	add	x1, x1, #0xba0
  406084:	str	wzr, [sp, #44]
  406088:	str	w0, [x19, #28]
  40608c:	ldr	x0, [x19, #8]
  406090:	bl	40b914 <ferror@plt+0x78a4>
  406094:	ldr	w2, [sp, #44]
  406098:	adrp	x1, 404000 <mkdir@plt>
  40609c:	ldr	x0, [x19, #8]
  4060a0:	add	w2, w2, #0x1
  4060a4:	add	x1, x1, #0xc24
  4060a8:	sxtw	x2, w2
  4060ac:	bl	40b914 <ferror@plt+0x78a4>
  4060b0:	ldr	x19, [sp, #16]
  4060b4:	ldp	x29, x30, [sp], #48
  4060b8:	ret
  4060bc:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4060c0:	str	wzr, [x0, #1480]
  4060c4:	ret
  4060c8:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4060cc:	mov	w1, #0x1                   	// #1
  4060d0:	str	w1, [x0, #1480]
  4060d4:	ret
  4060d8:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4060dc:	str	wzr, [x0, #2436]
  4060e0:	ret
  4060e4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4060e8:	mov	w1, #0x1                   	// #1
  4060ec:	str	w1, [x0, #2436]
  4060f0:	ret
  4060f4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4060f8:	str	wzr, [x0, #1520]
  4060fc:	ret
  406100:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  406104:	mov	w1, #0x1                   	// #1
  406108:	str	w1, [x0, #1520]
  40610c:	ret
  406110:	stp	x29, x30, [sp, #-48]!
  406114:	mov	x29, sp
  406118:	stp	x19, x20, [sp, #16]
  40611c:	str	x21, [sp, #32]
  406120:	cbnz	x0, 4061b4 <ferror@plt+0x2144>
  406124:	adrp	x2, 432000 <ferror@plt+0x2df90>
  406128:	adrp	x1, 432000 <ferror@plt+0x2df90>
  40612c:	add	x2, x2, #0x39a
  406130:	add	x1, x1, #0x8d1
  406134:	bl	412328 <ferror@plt+0xe2b8>
  406138:	mov	x0, #0x0                   	// #0
  40613c:	ldp	x19, x20, [sp, #16]
  406140:	ldr	x21, [sp, #32]
  406144:	ldp	x29, x30, [sp], #48
  406148:	ret
  40614c:	add	x19, x19, #0x1
  406150:	ldrb	w20, [x19]
  406154:	cbz	w20, 40616c <ferror@plt+0x20fc>
  406158:	bl	403bd0 <__ctype_b_loc@plt>
  40615c:	ubfiz	x20, x20, #1, #8
  406160:	ldr	x0, [x0]
  406164:	ldrh	w0, [x0, x20]
  406168:	tbnz	w0, #13, 40614c <ferror@plt+0x20dc>
  40616c:	mov	x0, x19
  406170:	sub	x21, x19, #0x1
  406174:	bl	403580 <strlen@plt>
  406178:	sxtw	x20, w0
  40617c:	cmp	w20, #0x0
  406180:	b.le	40619c <ferror@plt+0x212c>
  406184:	bl	403bd0 <__ctype_b_loc@plt>
  406188:	ldrb	w1, [x21, x20]
  40618c:	sub	x2, x20, #0x1
  406190:	ldr	x0, [x0]
  406194:	ldrh	w0, [x0, x1, lsl #1]
  406198:	tbnz	w0, #13, 4061bc <ferror@plt+0x214c>
  40619c:	mov	x1, x20
  4061a0:	mov	x0, x19
  4061a4:	ldp	x19, x20, [sp, #16]
  4061a8:	ldr	x21, [sp, #32]
  4061ac:	ldp	x29, x30, [sp], #48
  4061b0:	b	41a118 <ferror@plt+0x160a8>
  4061b4:	mov	x19, x0
  4061b8:	b	406150 <ferror@plt+0x20e0>
  4061bc:	mov	x20, x2
  4061c0:	b	40617c <ferror@plt+0x210c>
  4061c4:	stp	x29, x30, [sp, #-64]!
  4061c8:	mov	x29, sp
  4061cc:	stp	x19, x20, [sp, #16]
  4061d0:	mov	x20, x0
  4061d4:	stp	x21, x22, [sp, #32]
  4061d8:	mov	x22, #0x27                  	// #39
  4061dc:	movk	x22, #0x6c0, lsl #16
  4061e0:	stp	x23, x24, [sp, #48]
  4061e4:	bl	403580 <strlen@plt>
  4061e8:	add	x19, x0, #0xa
  4061ec:	mov	x0, x19
  4061f0:	bl	410f8c <ferror@plt+0xcf1c>
  4061f4:	mov	x3, #0x0                   	// #0
  4061f8:	mov	w21, #0x1                   	// #1
  4061fc:	movk	x22, #0x800, lsl #48
  406200:	mov	w23, #0x5c                  	// #92
  406204:	ldrb	w4, [x20]
  406208:	cbnz	w4, 406224 <ferror@plt+0x21b4>
  40620c:	strb	wzr, [x0, x3]
  406210:	ldp	x19, x20, [sp, #16]
  406214:	ldp	x21, x22, [sp, #32]
  406218:	ldp	x23, x24, [sp, #48]
  40621c:	ldp	x29, x30, [sp], #64
  406220:	ret
  406224:	sub	w2, w4, #0x25
  406228:	sub	w1, w4, #0x24
  40622c:	and	w1, w1, #0xff
  406230:	and	w5, w2, #0xff
  406234:	cmp	w1, #0x5a
  406238:	lsr	x2, x22, x2
  40623c:	mvn	x2, x2
  406240:	cset	w1, hi  // hi = pmore
  406244:	and	w2, w2, #0x1
  406248:	cmp	w5, #0x3c
  40624c:	csel	w2, w2, w21, cc  // cc = lo, ul, last
  406250:	eor	w2, w2, #0x1
  406254:	orr	w2, w1, w2
  406258:	cbnz	w2, 406270 <ferror@plt+0x2200>
  40625c:	and	w4, w4, #0xffffffdf
  406260:	sub	w4, w4, #0x5b
  406264:	and	w4, w4, #0xff
  406268:	cmp	w4, #0x2
  40626c:	b.hi	406278 <ferror@plt+0x2208>  // b.pmore
  406270:	strb	w23, [x0, x3]
  406274:	add	x3, x3, #0x1
  406278:	ldrb	w1, [x20]
  40627c:	add	x24, x3, #0x1
  406280:	strb	w1, [x0, x3]
  406284:	add	x3, x3, #0x3
  406288:	cmp	x3, x19
  40628c:	b.cc	40629c <ferror@plt+0x222c>  // b.lo, b.ul, b.last
  406290:	lsl	x19, x19, #1
  406294:	mov	x1, x19
  406298:	bl	411054 <ferror@plt+0xcfe4>
  40629c:	add	x20, x20, #0x1
  4062a0:	mov	x3, x24
  4062a4:	b	406204 <ferror@plt+0x2194>
  4062a8:	stp	x29, x30, [sp, #-32]!
  4062ac:	and	w2, w1, #0xff
  4062b0:	mov	x29, sp
  4062b4:	ldp	x1, x4, [x0, #8]
  4062b8:	str	x19, [sp, #16]
  4062bc:	mov	x19, x0
  4062c0:	add	x3, x1, #0x1
  4062c4:	cmp	x3, x4
  4062c8:	b.cs	4062f0 <ferror@plt+0x2280>  // b.hs, b.nlast
  4062cc:	ldr	x0, [x0]
  4062d0:	str	x3, [x19, #8]
  4062d4:	strb	w2, [x0, x1]
  4062d8:	ldp	x1, x0, [x19]
  4062dc:	strb	wzr, [x1, x0]
  4062e0:	mov	x0, x19
  4062e4:	ldr	x19, [sp, #16]
  4062e8:	ldp	x29, x30, [sp], #32
  4062ec:	ret
  4062f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4062f4:	bl	41c550 <ferror@plt+0x184e0>
  4062f8:	b	4062e0 <ferror@plt+0x2270>
  4062fc:	stp	x29, x30, [sp, #-96]!
  406300:	mov	x29, sp
  406304:	stp	x19, x20, [sp, #16]
  406308:	stp	x21, x22, [sp, #32]
  40630c:	stp	x23, x24, [sp, #48]
  406310:	mov	x24, x0
  406314:	mov	x0, x1
  406318:	stp	x25, x26, [sp, #64]
  40631c:	mov	x25, x2
  406320:	adrp	x26, 432000 <ferror@plt+0x2df90>
  406324:	str	x27, [sp, #80]
  406328:	bl	406110 <ferror@plt+0x20a0>
  40632c:	mov	x23, x0
  406330:	adrp	x27, 48d000 <ferror@plt+0x88f90>
  406334:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  406338:	add	x26, x26, #0x3a6
  40633c:	add	x0, x0, #0x72e
  406340:	mov	x19, x23
  406344:	bl	41c330 <ferror@plt+0x182c0>
  406348:	add	x27, x27, #0x5f8
  40634c:	mov	x20, x0
  406350:	ldrb	w0, [x19]
  406354:	cbnz	w0, 406390 <ferror@plt+0x2320>
  406358:	mov	x0, x23
  40635c:	bl	4110d0 <ferror@plt+0xd060>
  406360:	ldr	x19, [x20]
  406364:	mov	x0, x20
  406368:	mov	w1, #0x0                   	// #0
  40636c:	bl	41be08 <ferror@plt+0x17d98>
  406370:	mov	x0, x19
  406374:	ldp	x19, x20, [sp, #16]
  406378:	ldp	x21, x22, [sp, #32]
  40637c:	ldp	x23, x24, [sp, #48]
  406380:	ldp	x25, x26, [sp, #64]
  406384:	ldr	x27, [sp, #80]
  406388:	ldp	x29, x30, [sp], #96
  40638c:	ret
  406390:	cmp	w0, #0x24
  406394:	b.ne	406438 <ferror@plt+0x23c8>  // b.any
  406398:	ldrb	w1, [x19, #1]
  40639c:	cmp	w1, #0x24
  4063a0:	b.ne	4063b4 <ferror@plt+0x2344>  // b.any
  4063a4:	mov	x0, x20
  4063a8:	add	x19, x19, #0x2
  4063ac:	bl	4062a8 <ferror@plt+0x2238>
  4063b0:	b	406350 <ferror@plt+0x22e0>
  4063b4:	cmp	w1, #0x7b
  4063b8:	b.ne	406438 <ferror@plt+0x23c8>  // b.any
  4063bc:	add	x0, x19, #0x2
  4063c0:	mov	x21, x19
  4063c4:	ldrb	w1, [x19, #1]!
  4063c8:	cmp	w1, #0x7d
  4063cc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4063d0:	b.ne	4063c0 <ferror@plt+0x2350>  // b.any
  4063d4:	sub	x1, x19, x0
  4063d8:	bl	41a118 <ferror@plt+0x160a8>
  4063dc:	add	x19, x21, #0x2
  4063e0:	mov	x1, x0
  4063e4:	mov	x22, x0
  4063e8:	mov	x0, x24
  4063ec:	bl	405518 <ferror@plt+0x14a8>
  4063f0:	mov	x21, x0
  4063f4:	cbnz	x0, 406418 <ferror@plt+0x23a8>
  4063f8:	mov	x0, x26
  4063fc:	mov	x2, x25
  406400:	mov	x1, x22
  406404:	bl	4080e8 <ferror@plt+0x4078>
  406408:	ldr	w0, [x27]
  40640c:	cbz	w0, 406418 <ferror@plt+0x23a8>
  406410:	mov	w0, #0x1                   	// #1
  406414:	bl	4035b0 <exit@plt>
  406418:	mov	x0, x22
  40641c:	bl	4110d0 <ferror@plt+0xd060>
  406420:	mov	x1, x21
  406424:	mov	x0, x20
  406428:	bl	41c1d4 <ferror@plt+0x18164>
  40642c:	mov	x0, x21
  406430:	bl	4110d0 <ferror@plt+0xd060>
  406434:	b	406350 <ferror@plt+0x22e0>
  406438:	mov	w1, w0
  40643c:	add	x19, x19, #0x1
  406440:	mov	x0, x20
  406444:	bl	4062a8 <ferror@plt+0x2238>
  406448:	b	406350 <ferror@plt+0x22e0>
  40644c:	stp	x29, x30, [sp, #-112]!
  406450:	mov	x29, sp
  406454:	stp	x21, x22, [sp, #32]
  406458:	mov	x21, x0
  40645c:	mov	w22, #0x0                   	// #0
  406460:	stp	x23, x24, [sp, #48]
  406464:	mov	w23, w1
  406468:	mov	x24, x2
  40646c:	stp	x25, x26, [sp, #64]
  406470:	adrp	x25, 432000 <ferror@plt+0x2df90>
  406474:	adrp	x26, 435000 <ferror@plt+0x30f90>
  406478:	add	x25, x25, #0x3d3
  40647c:	add	x26, x26, #0x85d
  406480:	stp	x19, x20, [sp, #16]
  406484:	stp	x27, x28, [sp, #80]
  406488:	cmp	w22, w23
  40648c:	b.lt	4064ac <ferror@plt+0x243c>  // b.tstop
  406490:	ldp	x19, x20, [sp, #16]
  406494:	ldp	x21, x22, [sp, #32]
  406498:	ldp	x23, x24, [sp, #48]
  40649c:	ldp	x25, x26, [sp, #64]
  4064a0:	ldp	x27, x28, [sp, #80]
  4064a4:	ldp	x29, x30, [sp], #112
  4064a8:	ret
  4064ac:	sbfiz	x27, x22, #3, #32
  4064b0:	mov	x0, #0x10                  	// #16
  4064b4:	bl	410f8c <ferror@plt+0xcf1c>
  4064b8:	mov	x19, x0
  4064bc:	ldr	x0, [x24, x27]
  4064c0:	bl	406110 <ferror@plt+0x20a0>
  4064c4:	mov	x28, x0
  4064c8:	bl	4061c4 <ferror@plt+0x2154>
  4064cc:	mov	x20, x0
  4064d0:	mov	x0, x28
  4064d4:	bl	4110d0 <ferror@plt+0xd060>
  4064d8:	ldrb	w28, [x20]
  4064dc:	cmp	w28, #0x2d
  4064e0:	b.ne	4065c8 <ferror@plt+0x2558>  // b.any
  4064e4:	ldrb	w0, [x20, #1]
  4064e8:	cmp	w0, #0x6c
  4064ec:	b.ne	406578 <ferror@plt+0x2508>  // b.any
  4064f0:	adrp	x1, 432000 <ferror@plt+0x2df90>
  4064f4:	mov	x0, x20
  4064f8:	add	x1, x1, #0x3c9
  4064fc:	mov	x2, #0x5                   	// #5
  406500:	bl	4038e0 <strncmp@plt>
  406504:	cbz	w0, 4065c8 <ferror@plt+0x2558>
  406508:	add	x27, x20, #0x2
  40650c:	ldrb	w28, [x27]
  406510:	cbnz	w28, 40655c <ferror@plt+0x24ec>
  406514:	mov	w0, #0x1                   	// #1
  406518:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  40651c:	mov	x1, x27
  406520:	add	x2, x2, #0x72e
  406524:	mov	x3, #0x0                   	// #0
  406528:	strb	w0, [x19]
  40652c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406530:	add	x0, x0, #0x956
  406534:	bl	41a2ac <ferror@plt+0x1623c>
  406538:	str	x0, [x19, #8]
  40653c:	mov	x1, x19
  406540:	ldr	x0, [x21]
  406544:	bl	40bf84 <ferror@plt+0x7f14>
  406548:	str	x0, [x21]
  40654c:	mov	x0, x20
  406550:	add	w22, w22, #0x1
  406554:	bl	4110d0 <ferror@plt+0xd060>
  406558:	b	406488 <ferror@plt+0x2418>
  40655c:	bl	403bd0 <__ctype_b_loc@plt>
  406560:	ubfiz	x28, x28, #1, #8
  406564:	ldr	x0, [x0]
  406568:	ldrh	w0, [x0, x28]
  40656c:	tbz	w0, #13, 406514 <ferror@plt+0x24a4>
  406570:	add	x27, x27, #0x1
  406574:	b	40650c <ferror@plt+0x249c>
  406578:	cmp	w0, #0x4c
  40657c:	b.ne	4065c8 <ferror@plt+0x2558>  // b.any
  406580:	add	x27, x20, #0x2
  406584:	ldrb	w28, [x27]
  406588:	cbnz	w28, 4065ac <ferror@plt+0x253c>
  40658c:	mov	w0, #0x2                   	// #2
  406590:	mov	x1, x27
  406594:	mov	x2, #0x0                   	// #0
  406598:	strb	w0, [x19]
  40659c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4065a0:	add	x0, x0, #0x976
  4065a4:	bl	41a2ac <ferror@plt+0x1623c>
  4065a8:	b	406538 <ferror@plt+0x24c8>
  4065ac:	bl	403bd0 <__ctype_b_loc@plt>
  4065b0:	ubfiz	x28, x28, #1, #8
  4065b4:	ldr	x0, [x0]
  4065b8:	ldrh	w0, [x0, x28]
  4065bc:	tbz	w0, #13, 40658c <ferror@plt+0x251c>
  4065c0:	add	x27, x27, #0x1
  4065c4:	b	406584 <ferror@plt+0x2514>
  4065c8:	mov	x1, x20
  4065cc:	mov	x0, x25
  4065d0:	bl	403ba0 <strcmp@plt>
  4065d4:	cbz	w0, 4065ec <ferror@plt+0x257c>
  4065d8:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4065dc:	mov	x1, x20
  4065e0:	add	x0, x0, #0x3cf
  4065e4:	bl	403ba0 <strcmp@plt>
  4065e8:	cbnz	w0, 406660 <ferror@plt+0x25f0>
  4065ec:	add	w4, w22, #0x1
  4065f0:	cmp	w4, w23
  4065f4:	b.ge	406660 <ferror@plt+0x25f0>  // b.tcont
  4065f8:	add	x27, x24, x27
  4065fc:	str	w4, [sp, #108]
  406600:	ldr	x0, [x27, #8]
  406604:	bl	406110 <ferror@plt+0x20a0>
  406608:	mov	x27, x0
  40660c:	bl	4061c4 <ferror@plt+0x2154>
  406610:	mov	x22, x0
  406614:	mov	w0, #0x4                   	// #4
  406618:	mov	x2, x22
  40661c:	mov	x3, #0x0                   	// #0
  406620:	mov	x1, x26
  406624:	strb	w0, [x19]
  406628:	mov	x0, x20
  40662c:	bl	41a2ac <ferror@plt+0x1623c>
  406630:	str	x0, [x19, #8]
  406634:	ldr	x0, [x21]
  406638:	mov	x1, x19
  40663c:	bl	40bf84 <ferror@plt+0x7f14>
  406640:	str	x0, [x21]
  406644:	mov	x0, x22
  406648:	bl	4110d0 <ferror@plt+0xd060>
  40664c:	mov	x0, x27
  406650:	bl	4110d0 <ferror@plt+0xd060>
  406654:	ldr	w4, [sp, #108]
  406658:	mov	w22, w4
  40665c:	b	40654c <ferror@plt+0x24dc>
  406660:	cbz	w28, 406678 <ferror@plt+0x2608>
  406664:	mov	w0, #0x4                   	// #4
  406668:	strb	w0, [x19]
  40666c:	mov	x0, x20
  406670:	bl	41a07c <ferror@plt+0x1600c>
  406674:	b	406538 <ferror@plt+0x24c8>
  406678:	mov	x0, x19
  40667c:	bl	4110d0 <ferror@plt+0xd060>
  406680:	b	40654c <ferror@plt+0x24dc>
  406684:	stp	x29, x30, [sp, #-112]!
  406688:	mov	x29, sp
  40668c:	stp	x21, x22, [sp, #32]
  406690:	mov	x21, x1
  406694:	mov	w22, #0x0                   	// #0
  406698:	stp	x23, x24, [sp, #48]
  40669c:	mov	x24, x2
  4066a0:	mov	x23, x1
  4066a4:	stp	x25, x26, [sp, #64]
  4066a8:	adrp	x26, 432000 <ferror@plt+0x2df90>
  4066ac:	mov	x25, x0
  4066b0:	add	x26, x26, #0x8cc
  4066b4:	stp	x19, x20, [sp, #16]
  4066b8:	mov	x20, #0x0                   	// #0
  4066bc:	stp	x27, x28, [sp, #80]
  4066c0:	mov	w27, #0x5                   	// #5
  4066c4:	mov	w28, #0x4                   	// #4
  4066c8:	ldrb	w19, [x23]
  4066cc:	cbnz	w19, 406758 <ferror@plt+0x26e8>
  4066d0:	cmp	x23, x21
  4066d4:	b.eq	4066f4 <ferror@plt+0x2684>  // b.none
  4066d8:	sub	x1, x23, x21
  4066dc:	mov	x0, x21
  4066e0:	bl	41a118 <ferror@plt+0x160a8>
  4066e4:	mov	x1, x0
  4066e8:	mov	x0, x20
  4066ec:	bl	40bf84 <ferror@plt+0x7f14>
  4066f0:	mov	x20, x0
  4066f4:	mov	x0, x20
  4066f8:	adrp	x28, 432000 <ferror@plt+0x2df90>
  4066fc:	bl	40c25c <ferror@plt+0x81ec>
  406700:	adrp	x26, 48d000 <ferror@plt+0x88f90>
  406704:	mov	x23, x0
  406708:	mov	x27, x0
  40670c:	add	x28, x28, #0x46f
  406710:	add	x26, x26, #0x5f8
  406714:	mov	x22, #0x0                   	// #0
  406718:	cbnz	x27, 406900 <ferror@plt+0x2890>
  40671c:	adrp	x1, 411000 <ferror@plt+0xcf90>
  406720:	add	x1, x1, #0xd0
  406724:	mov	x2, #0x0                   	// #0
  406728:	mov	x0, x23
  40672c:	bl	40c528 <ferror@plt+0x84b8>
  406730:	mov	x0, x23
  406734:	bl	40bf68 <ferror@plt+0x7ef8>
  406738:	mov	x0, x22
  40673c:	ldp	x19, x20, [sp, #16]
  406740:	ldp	x21, x22, [sp, #32]
  406744:	ldp	x23, x24, [sp, #48]
  406748:	ldp	x25, x26, [sp, #64]
  40674c:	ldp	x27, x28, [sp, #80]
  406750:	ldp	x29, x30, [sp], #112
  406754:	b	40c25c <ferror@plt+0x81ec>
  406758:	sub	w0, w22, #0x1
  40675c:	cmp	w0, #0x4
  406760:	b.hi	406774 <ferror@plt+0x2704>  // b.pmore
  406764:	ldrb	w0, [x26, w0, uxtw]
  406768:	adr	x1, 406774 <ferror@plt+0x2704>
  40676c:	add	x0, x1, w0, sxtb #2
  406770:	br	x0
  406774:	cmp	w19, #0x2c
  406778:	b.eq	406808 <ferror@plt+0x2798>  // b.none
  40677c:	bl	403bd0 <__ctype_b_loc@plt>
  406780:	ubfiz	x19, x19, #1, #8
  406784:	ldr	x0, [x0]
  406788:	ldrh	w19, [x0, x19]
  40678c:	eor	x19, x19, #0x2000
  406790:	ubfx	x19, x19, #13, #1
  406794:	cmp	w19, #0x0
  406798:	ccmp	w22, #0x0, #0x4, eq  // eq = none
  40679c:	b.eq	4067c0 <ferror@plt+0x2750>  // b.none
  4067a0:	sub	x1, x23, x21
  4067a4:	mov	x0, x21
  4067a8:	bl	41a118 <ferror@plt+0x160a8>
  4067ac:	mov	x21, x23
  4067b0:	mov	x1, x0
  4067b4:	mov	x0, x20
  4067b8:	bl	40bf84 <ferror@plt+0x7f14>
  4067bc:	mov	x20, x0
  4067c0:	add	x23, x23, #0x1
  4067c4:	mov	w22, w19
  4067c8:	b	4066c8 <ferror@plt+0x2658>
  4067cc:	bl	403bd0 <__ctype_b_loc@plt>
  4067d0:	ldr	x2, [x0]
  4067d4:	ubfiz	x0, x19, #1, #8
  4067d8:	ldrh	w0, [x2, x0]
  4067dc:	tbz	w0, #13, 406830 <ferror@plt+0x27c0>
  4067e0:	mov	x1, x23
  4067e4:	b	4067ec <ferror@plt+0x277c>
  4067e8:	add	x1, x1, #0x1
  4067ec:	ldrb	w0, [x1]
  4067f0:	cbz	w0, 406808 <ferror@plt+0x2798>
  4067f4:	ubfiz	x3, x0, #1, #8
  4067f8:	ldrh	w3, [x2, x3]
  4067fc:	tbnz	w3, #13, 4067e8 <ferror@plt+0x2778>
  406800:	cmp	w0, #0x2c
  406804:	b.ne	406810 <ferror@plt+0x27a0>  // b.any
  406808:	mov	w19, #0x0                   	// #0
  40680c:	b	406794 <ferror@plt+0x2724>
  406810:	sub	w1, w0, #0x3c
  406814:	and	w1, w1, #0xff
  406818:	cmp	w1, #0x2
  40681c:	b.ls	4068e8 <ferror@plt+0x2878>  // b.plast
  406820:	cmp	w0, #0x21
  406824:	cset	w19, eq  // eq = none
  406828:	lsl	w19, w19, #1
  40682c:	b	406794 <ferror@plt+0x2724>
  406830:	cmp	w19, #0x2c
  406834:	cset	w19, ne  // ne = any
  406838:	b	406794 <ferror@plt+0x2724>
  40683c:	bl	403bd0 <__ctype_b_loc@plt>
  406840:	ldr	x0, [x0]
  406844:	ubfiz	x1, x19, #1, #8
  406848:	ldrh	w0, [x0, x1]
  40684c:	tbnz	w0, #13, 4068f8 <ferror@plt+0x2888>
  406850:	sub	w0, w19, #0x3c
  406854:	and	w0, w0, #0xff
  406858:	cmp	w0, #0x2
  40685c:	b.ls	4068f0 <ferror@plt+0x2880>  // b.plast
  406860:	cmp	w19, #0x21
  406864:	b.eq	4068f0 <ferror@plt+0x2880>  // b.none
  406868:	adrp	x3, 432000 <ferror@plt+0x2df90>
  40686c:	add	x3, x3, #0x8d1
  406870:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406874:	add	x3, x3, #0xc
  406878:	add	x1, x1, #0x3de
  40687c:	mov	x4, #0x0                   	// #0
  406880:	mov	w2, #0x160                 	// #352
  406884:	mov	x0, #0x0                   	// #0
  406888:	bl	420128 <ferror@plt+0x1c0b8>
  40688c:	sub	w0, w19, #0x3c
  406890:	and	w0, w0, #0xff
  406894:	cmp	w0, #0x2
  406898:	b.ls	4068f8 <ferror@plt+0x2888>  // b.plast
  40689c:	cmp	w19, #0x21
  4068a0:	csel	w19, w22, w28, eq  // eq = none
  4068a4:	b	406794 <ferror@plt+0x2724>
  4068a8:	bl	403bd0 <__ctype_b_loc@plt>
  4068ac:	ubfiz	x19, x19, #1, #8
  4068b0:	ldr	x0, [x0]
  4068b4:	ldrh	w0, [x0, x19]
  4068b8:	tst	x0, #0x2000
  4068bc:	csel	w19, w22, w27, ne  // ne = any
  4068c0:	b	406794 <ferror@plt+0x2724>
  4068c4:	cmp	w19, #0x2c
  4068c8:	b.eq	406808 <ferror@plt+0x2798>  // b.none
  4068cc:	bl	403bd0 <__ctype_b_loc@plt>
  4068d0:	ubfiz	x19, x19, #1, #8
  4068d4:	ldr	x0, [x0]
  4068d8:	ldrh	w0, [x0, x19]
  4068dc:	tst	x0, #0x2000
  4068e0:	csel	w19, w22, wzr, eq  // eq = none
  4068e4:	b	406794 <ferror@plt+0x2724>
  4068e8:	mov	w19, #0x2                   	// #2
  4068ec:	b	406794 <ferror@plt+0x2724>
  4068f0:	mov	w19, #0x3                   	// #3
  4068f4:	b	406794 <ferror@plt+0x2724>
  4068f8:	mov	w19, w22
  4068fc:	b	406794 <ferror@plt+0x2724>
  406900:	mov	x0, #0x20                  	// #32
  406904:	ldr	x21, [x27]
  406908:	bl	410fec <ferror@plt+0xcf7c>
  40690c:	mov	x19, x0
  406910:	mov	w0, #0x6                   	// #6
  406914:	mov	x1, x19
  406918:	str	w0, [x19, #8]
  40691c:	mov	x0, x22
  406920:	str	x25, [x19, #24]
  406924:	bl	40bf84 <ferror@plt+0x7f14>
  406928:	mov	x22, x0
  40692c:	ldrb	w20, [x21]
  406930:	cbz	w20, 406950 <ferror@plt+0x28e0>
  406934:	cmp	w20, #0x2c
  406938:	b.eq	406958 <ferror@plt+0x28e8>  // b.none
  40693c:	bl	403bd0 <__ctype_b_loc@plt>
  406940:	ubfiz	x20, x20, #1, #8
  406944:	ldr	x0, [x0]
  406948:	ldrh	w0, [x0, x20]
  40694c:	tbnz	w0, #13, 406958 <ferror@plt+0x28e8>
  406950:	mov	x20, x21
  406954:	b	406964 <ferror@plt+0x28f4>
  406958:	add	x21, x21, #0x1
  40695c:	b	40692c <ferror@plt+0x28bc>
  406960:	add	x20, x20, #0x1
  406964:	ldrb	w1, [x20]
  406968:	str	w1, [sp, #108]
  40696c:	cbz	w1, 406988 <ferror@plt+0x2918>
  406970:	bl	403bd0 <__ctype_b_loc@plt>
  406974:	ldr	w1, [sp, #108]
  406978:	ldr	x0, [x0]
  40697c:	ubfiz	x1, x1, #1, #8
  406980:	ldrh	w0, [x0, x1]
  406984:	tbz	w0, #13, 406960 <ferror@plt+0x28f0>
  406988:	ldrb	w1, [x20]
  40698c:	cbz	w1, 4069b4 <ferror@plt+0x2944>
  406990:	str	w1, [sp, #108]
  406994:	cmp	w1, #0x2c
  406998:	b.eq	4069dc <ferror@plt+0x296c>  // b.none
  40699c:	bl	403bd0 <__ctype_b_loc@plt>
  4069a0:	ldr	w1, [sp, #108]
  4069a4:	ldr	x0, [x0]
  4069a8:	ubfiz	x1, x1, #1, #8
  4069ac:	ldrh	w0, [x0, x1]
  4069b0:	tbnz	w0, #13, 4069dc <ferror@plt+0x296c>
  4069b4:	ldrb	w0, [x21]
  4069b8:	cbnz	w0, 4069e4 <ferror@plt+0x2974>
  4069bc:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4069c0:	mov	x1, x24
  4069c4:	add	x0, x0, #0x3e6
  4069c8:	bl	4080e8 <ferror@plt+0x4078>
  4069cc:	ldr	w0, [x26]
  4069d0:	cbz	w0, 406af8 <ferror@plt+0x2a88>
  4069d4:	mov	w0, #0x1                   	// #1
  4069d8:	bl	4035b0 <exit@plt>
  4069dc:	strb	wzr, [x20], #1
  4069e0:	b	406988 <ferror@plt+0x2918>
  4069e4:	mov	x0, x21
  4069e8:	mov	x21, x20
  4069ec:	bl	41a07c <ferror@plt+0x1600c>
  4069f0:	str	x0, [x19]
  4069f4:	ldrb	w1, [x21]
  4069f8:	str	w1, [sp, #108]
  4069fc:	cbz	w1, 406a18 <ferror@plt+0x29a8>
  406a00:	bl	403bd0 <__ctype_b_loc@plt>
  406a04:	ldr	w1, [sp, #108]
  406a08:	ldr	x0, [x0]
  406a0c:	ubfiz	x1, x1, #1, #8
  406a10:	ldrh	w0, [x0, x1]
  406a14:	tbz	w0, #13, 406b00 <ferror@plt+0x2a90>
  406a18:	ldrb	w1, [x21]
  406a1c:	str	w1, [sp, #108]
  406a20:	cbz	w1, 406a3c <ferror@plt+0x29cc>
  406a24:	bl	403bd0 <__ctype_b_loc@plt>
  406a28:	ldr	w1, [sp, #108]
  406a2c:	ldr	x0, [x0]
  406a30:	ubfiz	x1, x1, #1, #8
  406a34:	ldrh	w0, [x0, x1]
  406a38:	tbnz	w0, #13, 406b08 <ferror@plt+0x2a98>
  406a3c:	ldrb	w0, [x20]
  406a40:	cbz	w0, 406a60 <ferror@plt+0x29f0>
  406a44:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406a48:	mov	x0, x20
  406a4c:	add	x1, x1, #0x2f8
  406a50:	bl	403ba0 <strcmp@plt>
  406a54:	cbnz	w0, 406b10 <ferror@plt+0x2aa0>
  406a58:	mov	w0, #0x4                   	// #4
  406a5c:	str	w0, [x19, #8]
  406a60:	mov	x20, x21
  406a64:	ldrb	w1, [x20]
  406a68:	cbz	w1, 406a90 <ferror@plt+0x2a20>
  406a6c:	str	w1, [sp, #108]
  406a70:	cmp	w1, #0x2c
  406a74:	b.eq	406a90 <ferror@plt+0x2a20>  // b.none
  406a78:	bl	403bd0 <__ctype_b_loc@plt>
  406a7c:	ldr	w1, [sp, #108]
  406a80:	ldr	x0, [x0]
  406a84:	ubfiz	x1, x1, #1, #8
  406a88:	ldrh	w0, [x0, x1]
  406a8c:	tbz	w0, #13, 406bb8 <ferror@plt+0x2b48>
  406a90:	ldrb	w1, [x20]
  406a94:	cbz	w1, 406abc <ferror@plt+0x2a4c>
  406a98:	str	w1, [sp, #108]
  406a9c:	cmp	w1, #0x2c
  406aa0:	b.eq	406bc0 <ferror@plt+0x2b50>  // b.none
  406aa4:	bl	403bd0 <__ctype_b_loc@plt>
  406aa8:	ldr	w1, [sp, #108]
  406aac:	ldr	x0, [x0]
  406ab0:	ubfiz	x1, x1, #1, #8
  406ab4:	ldrh	w0, [x0, x1]
  406ab8:	tbnz	w0, #13, 406bc0 <ferror@plt+0x2b50>
  406abc:	ldr	w1, [x19, #8]
  406ac0:	ldrb	w0, [x21]
  406ac4:	cmp	w1, #0x6
  406ac8:	b.eq	406bc8 <ferror@plt+0x2b58>  // b.none
  406acc:	cbnz	w0, 406bcc <ferror@plt+0x2b5c>
  406ad0:	ldr	x1, [x19]
  406ad4:	mov	x0, x28
  406ad8:	mov	x2, x24
  406adc:	bl	4080e8 <ferror@plt+0x4078>
  406ae0:	ldr	w0, [x26]
  406ae4:	cbnz	w0, 4069d4 <ferror@plt+0x2964>
  406ae8:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  406aec:	add	x0, x0, #0xcff
  406af0:	bl	41a07c <ferror@plt+0x1600c>
  406af4:	str	x0, [x19, #16]
  406af8:	ldr	x27, [x27, #8]
  406afc:	b	406718 <ferror@plt+0x26a8>
  406b00:	add	x21, x21, #0x1
  406b04:	b	4069f4 <ferror@plt+0x2984>
  406b08:	strb	wzr, [x21], #1
  406b0c:	b	406a18 <ferror@plt+0x29a8>
  406b10:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406b14:	mov	x0, x20
  406b18:	add	x1, x1, #0x2f4
  406b1c:	bl	403ba0 <strcmp@plt>
  406b20:	cbnz	w0, 406b2c <ferror@plt+0x2abc>
  406b24:	mov	w0, #0x3                   	// #3
  406b28:	b	406a5c <ferror@plt+0x29ec>
  406b2c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406b30:	mov	x0, x20
  406b34:	add	x1, x1, #0x2f1
  406b38:	bl	403ba0 <strcmp@plt>
  406b3c:	cbnz	w0, 406b48 <ferror@plt+0x2ad8>
  406b40:	mov	w0, #0x2                   	// #2
  406b44:	b	406a5c <ferror@plt+0x29ec>
  406b48:	adrp	x1, 435000 <ferror@plt+0x30f90>
  406b4c:	mov	x0, x20
  406b50:	add	x1, x1, #0xd53
  406b54:	bl	403ba0 <strcmp@plt>
  406b58:	cbnz	w0, 406b64 <ferror@plt+0x2af4>
  406b5c:	mov	w0, #0x1                   	// #1
  406b60:	b	406a5c <ferror@plt+0x29ec>
  406b64:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406b68:	mov	x0, x20
  406b6c:	add	x1, x1, #0x2ef
  406b70:	bl	403ba0 <strcmp@plt>
  406b74:	cbnz	w0, 406b80 <ferror@plt+0x2b10>
  406b78:	str	wzr, [x19, #8]
  406b7c:	b	406a60 <ferror@plt+0x29f0>
  406b80:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406b84:	mov	x0, x20
  406b88:	add	x1, x1, #0x2f7
  406b8c:	bl	403ba0 <strcmp@plt>
  406b90:	cbnz	w0, 406b9c <ferror@plt+0x2b2c>
  406b94:	mov	w0, #0x5                   	// #5
  406b98:	b	406a5c <ferror@plt+0x29ec>
  406b9c:	ldr	x2, [x19]
  406ba0:	mov	x3, x24
  406ba4:	mov	x1, x20
  406ba8:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406bac:	add	x0, x0, #0x420
  406bb0:	bl	4080e8 <ferror@plt+0x4078>
  406bb4:	b	4069cc <ferror@plt+0x295c>
  406bb8:	add	x20, x20, #0x1
  406bbc:	b	406a64 <ferror@plt+0x29f4>
  406bc0:	strb	wzr, [x20], #1
  406bc4:	b	406a90 <ferror@plt+0x2a20>
  406bc8:	cbz	w0, 406bd8 <ferror@plt+0x2b68>
  406bcc:	mov	x0, x21
  406bd0:	bl	41a07c <ferror@plt+0x1600c>
  406bd4:	str	x0, [x19, #16]
  406bd8:	ldr	x0, [x19]
  406bdc:	cbnz	x0, 406af8 <ferror@plt+0x2a88>
  406be0:	adrp	x3, 432000 <ferror@plt+0x2df90>
  406be4:	add	x3, x3, #0x8d1
  406be8:	adrp	x4, 432000 <ferror@plt+0x2df90>
  406bec:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406bf0:	add	x4, x4, #0x4b8
  406bf4:	add	x3, x3, #0x1e
  406bf8:	add	x1, x1, #0x3de
  406bfc:	mov	w2, #0x20b                 	// #523
  406c00:	b	406888 <ferror@plt+0x2818>
  406c04:	stp	x29, x30, [sp, #-224]!
  406c08:	mov	x29, sp
  406c0c:	stp	x19, x20, [sp, #16]
  406c10:	mov	x20, x1
  406c14:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  406c18:	add	x1, x1, #0xd18
  406c1c:	stp	x21, x22, [sp, #32]
  406c20:	mov	x21, x0
  406c24:	mov	x0, x20
  406c28:	stp	x23, x24, [sp, #48]
  406c2c:	stp	x25, x26, [sp, #64]
  406c30:	stp	x27, x28, [sp, #80]
  406c34:	stp	w2, w3, [sp, #128]
  406c38:	str	w4, [sp, #152]
  406c3c:	bl	403830 <fopen@plt>
  406c40:	mov	x22, x0
  406c44:	cbnz	x0, 406c88 <ferror@plt+0x2c18>
  406c48:	bl	403f60 <__errno_location@plt>
  406c4c:	ldr	w0, [x0]
  406c50:	bl	403a70 <strerror@plt>
  406c54:	mov	x2, x0
  406c58:	mov	x1, x20
  406c5c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406c60:	add	x0, x0, #0x4ca
  406c64:	bl	4080e8 <ferror@plt+0x4078>
  406c68:	mov	x0, x22
  406c6c:	ldp	x19, x20, [sp, #16]
  406c70:	ldp	x21, x22, [sp, #32]
  406c74:	ldp	x23, x24, [sp, #48]
  406c78:	ldp	x25, x26, [sp, #64]
  406c7c:	ldp	x27, x28, [sp, #80]
  406c80:	ldp	x29, x30, [sp], #224
  406c84:	ret
  406c88:	mov	x1, x20
  406c8c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406c90:	add	x0, x0, #0x4e3
  406c94:	bl	408004 <ferror@plt+0x3f94>
  406c98:	mov	x0, #0x90                  	// #144
  406c9c:	bl	410fec <ferror@plt+0xcf7c>
  406ca0:	mov	x19, x0
  406ca4:	mov	x0, x21
  406ca8:	bl	41a07c <ferror@plt+0x1600c>
  406cac:	str	x0, [x19]
  406cb0:	cbz	x20, 406da0 <ferror@plt+0x2d30>
  406cb4:	mov	x0, x20
  406cb8:	bl	40a588 <ferror@plt+0x6518>
  406cbc:	str	x0, [x19, #40]
  406cc0:	ldr	x0, [x19, #96]
  406cc4:	cbnz	x0, 406ce0 <ferror@plt+0x2c70>
  406cc8:	adrp	x1, 40b000 <ferror@plt+0x6f90>
  406ccc:	adrp	x0, 40b000 <ferror@plt+0x6f90>
  406cd0:	add	x1, x1, #0xc1c
  406cd4:	add	x0, x0, #0xc38
  406cd8:	bl	40b24c <ferror@plt+0x71dc>
  406cdc:	str	x0, [x19, #96]
  406ce0:	ldr	x2, [x19, #40]
  406ce4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406ce8:	ldr	x0, [x19, #96]
  406cec:	add	x1, x1, #0x52b
  406cf0:	mov	w25, #0x0                   	// #0
  406cf4:	bl	40b6c8 <ferror@plt+0x7658>
  406cf8:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  406cfc:	add	x0, x0, #0x72e
  406d00:	bl	41c330 <ferror@plt+0x182c0>
  406d04:	mov	x23, x0
  406d08:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406d0c:	add	x0, x0, #0x763
  406d10:	str	x0, [sp, #144]
  406d14:	mov	w24, #0x0                   	// #0
  406d18:	mov	w21, #0x0                   	// #0
  406d1c:	mov	w28, #0x0                   	// #0
  406d20:	mov	w26, #0x1                   	// #1
  406d24:	mov	x0, x23
  406d28:	mov	x1, #0x0                   	// #0
  406d2c:	bl	41bf48 <ferror@plt+0x17ed8>
  406d30:	mov	x0, x22
  406d34:	bl	403a50 <getc@plt>
  406d38:	mov	w27, w0
  406d3c:	cmn	w0, #0x1
  406d40:	b.ne	4076b4 <ferror@plt+0x3644>  // b.any
  406d44:	cbz	w28, 406d54 <ferror@plt+0x2ce4>
  406d48:	mov	x0, x23
  406d4c:	mov	w1, #0x5c                  	// #92
  406d50:	bl	4062a8 <ferror@plt+0x2238>
  406d54:	cbnz	w24, 407750 <ferror@plt+0x36e0>
  406d58:	cbnz	w25, 406d6c <ferror@plt+0x2cfc>
  406d5c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406d60:	mov	x1, x20
  406d64:	add	x0, x0, #0x876
  406d68:	bl	4080e8 <ferror@plt+0x4078>
  406d6c:	mov	w1, #0x1                   	// #1
  406d70:	mov	x0, x23
  406d74:	bl	41be08 <ferror@plt+0x17d98>
  406d78:	mov	x0, x22
  406d7c:	bl	4037f0 <fclose@plt>
  406d80:	ldr	x0, [x19, #88]
  406d84:	mov	x22, x19
  406d88:	bl	40c25c <ferror@plt+0x81ec>
  406d8c:	str	x0, [x19, #88]
  406d90:	ldr	x0, [x19, #80]
  406d94:	bl	40c25c <ferror@plt+0x81ec>
  406d98:	str	x0, [x19, #80]
  406d9c:	b	406c68 <ferror@plt+0x2bf8>
  406da0:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406da4:	add	x0, x0, #0x4fe
  406da8:	bl	408004 <ferror@plt+0x3f94>
  406dac:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406db0:	add	x0, x0, #0x523
  406db4:	bl	41a07c <ferror@plt+0x1600c>
  406db8:	b	406cbc <ferror@plt+0x2c4c>
  406dbc:	add	x24, x24, #0x1
  406dc0:	ldrb	w0, [x24]
  406dc4:	and	w1, w0, #0xffffffdf
  406dc8:	sub	w1, w1, #0x41
  406dcc:	and	w1, w1, #0xff
  406dd0:	cmp	w1, #0x19
  406dd4:	b.ls	406dbc <ferror@plt+0x2d4c>  // b.plast
  406dd8:	sub	w0, w0, #0x2e
  406ddc:	and	w0, w0, #0xff
  406de0:	cmp	w0, #0x31
  406de4:	b.hi	406df8 <ferror@plt+0x2d88>  // b.pmore
  406de8:	mov	x1, #0xffd                 	// #4093
  406dec:	movk	x1, #0x2, lsl #48
  406df0:	lsr	x0, x1, x0
  406df4:	tbnz	w0, #0, 406dbc <ferror@plt+0x2d4c>
  406df8:	sub	x1, x24, x25
  406dfc:	mov	x0, x25
  406e00:	bl	41a118 <ferror@plt+0x160a8>
  406e04:	mov	x21, x0
  406e08:	ldrb	w26, [x24]
  406e0c:	cbz	w26, 406ea4 <ferror@plt+0x2e34>
  406e10:	bl	403bd0 <__ctype_b_loc@plt>
  406e14:	str	x0, [sp, #104]
  406e18:	ldr	x1, [x0]
  406e1c:	ubfiz	x0, x26, #1, #8
  406e20:	ldrh	w0, [x1, x0]
  406e24:	tbnz	w0, #13, 406e88 <ferror@plt+0x2e18>
  406e28:	cmp	w26, #0x3a
  406e2c:	b.ne	4074d0 <ferror@plt+0x3460>  // b.any
  406e30:	ldrb	w0, [x24, #1]
  406e34:	add	x24, x24, #0x1
  406e38:	cbz	w0, 406e48 <ferror@plt+0x2dd8>
  406e3c:	ubfiz	x0, x0, #1, #8
  406e40:	ldrh	w0, [x1, x0]
  406e44:	tbnz	w0, #13, 406e30 <ferror@plt+0x2dc0>
  406e48:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406e4c:	mov	x0, x21
  406e50:	add	x1, x1, #0x535
  406e54:	bl	403ba0 <strcmp@plt>
  406e58:	cbnz	w0, 406ec8 <ferror@plt+0x2e58>
  406e5c:	ldr	x0, [x19, #8]
  406e60:	cbz	x0, 406e90 <ferror@plt+0x2e20>
  406e64:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406e68:	mov	x1, x20
  406e6c:	add	x0, x0, #0x53a
  406e70:	bl	4080e8 <ferror@plt+0x4078>
  406e74:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  406e78:	ldr	w0, [x0, #1528]
  406e7c:	cbz	w0, 406ea4 <ferror@plt+0x2e34>
  406e80:	mov	w0, #0x1                   	// #1
  406e84:	bl	4035b0 <exit@plt>
  406e88:	add	x24, x24, #0x1
  406e8c:	b	406e08 <ferror@plt+0x2d98>
  406e90:	mov	x2, x20
  406e94:	mov	x1, x24
  406e98:	mov	x0, x19
  406e9c:	bl	4062fc <ferror@plt+0x228c>
  406ea0:	str	x0, [x19, #8]
  406ea4:	mov	x0, x25
  406ea8:	bl	4110d0 <ferror@plt+0xd060>
  406eac:	mov	x0, x21
  406eb0:	bl	4110d0 <ferror@plt+0xd060>
  406eb4:	mov	w25, #0x1                   	// #1
  406eb8:	mov	x0, x23
  406ebc:	mov	x1, #0x0                   	// #0
  406ec0:	bl	41bf48 <ferror@plt+0x17ed8>
  406ec4:	b	406d14 <ferror@plt+0x2ca4>
  406ec8:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406ecc:	mov	x0, x21
  406ed0:	add	x1, x1, #0x55b
  406ed4:	bl	403ba0 <strcmp@plt>
  406ed8:	cbnz	w0, 406f0c <ferror@plt+0x2e9c>
  406edc:	ldr	x0, [x19, #24]
  406ee0:	cbz	x0, 406ef4 <ferror@plt+0x2e84>
  406ee4:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406ee8:	mov	x1, x20
  406eec:	add	x0, x0, #0x567
  406ef0:	b	406e70 <ferror@plt+0x2e00>
  406ef4:	mov	x2, x20
  406ef8:	mov	x1, x24
  406efc:	mov	x0, x19
  406f00:	bl	4062fc <ferror@plt+0x228c>
  406f04:	str	x0, [x19, #24]
  406f08:	b	406ea4 <ferror@plt+0x2e34>
  406f0c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406f10:	mov	x0, x21
  406f14:	add	x1, x1, #0x58f
  406f18:	bl	403ba0 <strcmp@plt>
  406f1c:	cbnz	w0, 406f50 <ferror@plt+0x2ee0>
  406f20:	ldr	x0, [x19, #16]
  406f24:	cbz	x0, 406f38 <ferror@plt+0x2ec8>
  406f28:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406f2c:	mov	x1, x20
  406f30:	add	x0, x0, #0x597
  406f34:	b	406e70 <ferror@plt+0x2e00>
  406f38:	mov	x2, x20
  406f3c:	mov	x1, x24
  406f40:	mov	x0, x19
  406f44:	bl	4062fc <ferror@plt+0x228c>
  406f48:	str	x0, [x19, #16]
  406f4c:	b	406ea4 <ferror@plt+0x2e34>
  406f50:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406f54:	mov	x0, x21
  406f58:	add	x1, x1, #0x5bb
  406f5c:	bl	403ba0 <strcmp@plt>
  406f60:	cbnz	w0, 406fb8 <ferror@plt+0x2f48>
  406f64:	ldr	w0, [sp, #152]
  406f68:	cbnz	w0, 406ea4 <ferror@plt+0x2e34>
  406f6c:	ldr	x0, [x19, #72]
  406f70:	cbz	x0, 406f84 <ferror@plt+0x2f14>
  406f74:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406f78:	mov	x1, x20
  406f7c:	add	x0, x0, #0x5cc
  406f80:	b	406e70 <ferror@plt+0x2e00>
  406f84:	mov	x1, x24
  406f88:	mov	x2, x20
  406f8c:	mov	x0, x19
  406f90:	bl	4062fc <ferror@plt+0x228c>
  406f94:	mov	x2, x20
  406f98:	mov	x1, x0
  406f9c:	mov	x24, x0
  406fa0:	mov	x0, x19
  406fa4:	bl	406684 <ferror@plt+0x2614>
  406fa8:	str	x0, [x19, #64]
  406fac:	mov	x0, x24
  406fb0:	bl	4110d0 <ferror@plt+0xd060>
  406fb4:	b	406ea4 <ferror@plt+0x2e34>
  406fb8:	adrp	x1, 432000 <ferror@plt+0x2df90>
  406fbc:	mov	x0, x21
  406fc0:	add	x1, x1, #0x5f9
  406fc4:	bl	403ba0 <strcmp@plt>
  406fc8:	cbnz	w0, 407018 <ferror@plt+0x2fa8>
  406fcc:	ldr	w0, [sp, #128]
  406fd0:	cbnz	w0, 406ea4 <ferror@plt+0x2e34>
  406fd4:	ldr	x0, [x19, #56]
  406fd8:	cbz	x0, 406fec <ferror@plt+0x2f7c>
  406fdc:	adrp	x0, 432000 <ferror@plt+0x2df90>
  406fe0:	mov	x1, x20
  406fe4:	add	x0, x0, #0x602
  406fe8:	b	406e70 <ferror@plt+0x2e00>
  406fec:	mov	x1, x24
  406ff0:	mov	x2, x20
  406ff4:	mov	x0, x19
  406ff8:	bl	4062fc <ferror@plt+0x228c>
  406ffc:	mov	x2, x20
  407000:	mov	x1, x0
  407004:	mov	x24, x0
  407008:	mov	x0, x19
  40700c:	bl	406684 <ferror@plt+0x2614>
  407010:	str	x0, [x19, #48]
  407014:	b	406fac <ferror@plt+0x2f3c>
  407018:	mov	x0, x21
  40701c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407020:	add	x1, x1, #0x627
  407024:	bl	403ba0 <strcmp@plt>
  407028:	ldr	w1, [sp, #132]
  40702c:	orr	w0, w1, w0
  407030:	cbnz	w0, 4070f0 <ferror@plt+0x3080>
  407034:	ldr	w0, [x19, #132]
  407038:	str	wzr, [sp, #164]
  40703c:	stp	xzr, xzr, [sp, #176]
  407040:	cmp	w0, #0x0
  407044:	b.le	407058 <ferror@plt+0x2fe8>
  407048:	adrp	x0, 432000 <ferror@plt+0x2df90>
  40704c:	mov	x1, x20
  407050:	add	x0, x0, #0x634
  407054:	b	406e70 <ferror@plt+0x2e00>
  407058:	mov	x1, x24
  40705c:	mov	x2, x20
  407060:	mov	x0, x19
  407064:	bl	4062fc <ferror@plt+0x228c>
  407068:	mov	x24, x0
  40706c:	cbz	x0, 4070c0 <ferror@plt+0x3050>
  407070:	ldrb	w1, [x0]
  407074:	cbz	w1, 4070c0 <ferror@plt+0x3050>
  407078:	add	x3, sp, #0xb8
  40707c:	add	x2, sp, #0xb0
  407080:	add	x1, sp, #0xa4
  407084:	bl	417da0 <ferror@plt+0x13d30>
  407088:	cbnz	w0, 4070c0 <ferror@plt+0x3050>
  40708c:	ldr	x0, [sp, #184]
  407090:	cbz	x0, 4070b4 <ferror@plt+0x3044>
  407094:	ldr	x1, [x0, #8]
  407098:	adrp	x0, 432000 <ferror@plt+0x2df90>
  40709c:	add	x0, x0, #0x65d
  4070a0:	bl	4080e8 <ferror@plt+0x4078>
  4070a4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4070a8:	ldr	w0, [x0, #1528]
  4070ac:	cbz	w0, 406fac <ferror@plt+0x2f3c>
  4070b0:	b	406e80 <ferror@plt+0x2e10>
  4070b4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  4070b8:	add	x1, x1, #0x4c2
  4070bc:	b	407098 <ferror@plt+0x3028>
  4070c0:	ldr	w1, [sp, #164]
  4070c4:	add	x0, x19, #0x50
  4070c8:	ldr	x2, [sp, #176]
  4070cc:	bl	40644c <ferror@plt+0x23dc>
  4070d0:	ldr	x0, [sp, #176]
  4070d4:	bl	41b60c <ferror@plt+0x1759c>
  4070d8:	mov	x0, x24
  4070dc:	bl	4110d0 <ferror@plt+0xd060>
  4070e0:	ldr	w0, [x19, #132]
  4070e4:	add	w0, w0, #0x1
  4070e8:	str	w0, [x19, #132]
  4070ec:	b	406ea4 <ferror@plt+0x2e34>
  4070f0:	adrp	x1, 432000 <ferror@plt+0x2df90>
  4070f4:	mov	x0, x21
  4070f8:	add	x1, x1, #0x69c
  4070fc:	bl	403ba0 <strcmp@plt>
  407100:	cbnz	w0, 4071b4 <ferror@plt+0x3144>
  407104:	ldr	w0, [x19, #128]
  407108:	str	wzr, [sp, #168]
  40710c:	stp	xzr, xzr, [sp, #192]
  407110:	cmp	w0, #0x0
  407114:	b.le	407128 <ferror@plt+0x30b8>
  407118:	adrp	x0, 432000 <ferror@plt+0x2df90>
  40711c:	mov	x1, x20
  407120:	add	x0, x0, #0x6a1
  407124:	b	406e70 <ferror@plt+0x2e00>
  407128:	mov	x1, x24
  40712c:	mov	x2, x20
  407130:	mov	x0, x19
  407134:	bl	4062fc <ferror@plt+0x228c>
  407138:	mov	x24, x0
  40713c:	cbz	x0, 407184 <ferror@plt+0x3114>
  407140:	ldrb	w0, [x0]
  407144:	cbz	w0, 407184 <ferror@plt+0x3114>
  407148:	add	x3, sp, #0xc8
  40714c:	add	x2, sp, #0xc0
  407150:	add	x1, sp, #0xa8
  407154:	mov	x0, x24
  407158:	bl	417da0 <ferror@plt+0x13d30>
  40715c:	cbnz	w0, 407184 <ferror@plt+0x3114>
  407160:	ldr	x0, [sp, #200]
  407164:	cbz	x0, 407178 <ferror@plt+0x3108>
  407168:	ldr	x1, [x0, #8]
  40716c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407170:	add	x0, x0, #0x6c2
  407174:	b	4070a0 <ferror@plt+0x3030>
  407178:	adrp	x1, 432000 <ferror@plt+0x2df90>
  40717c:	add	x1, x1, #0x4c2
  407180:	b	40716c <ferror@plt+0x30fc>
  407184:	ldr	w1, [sp, #168]
  407188:	add	x0, x19, #0x50
  40718c:	ldr	x2, [sp, #192]
  407190:	bl	40644c <ferror@plt+0x23dc>
  407194:	mov	x0, x24
  407198:	bl	4110d0 <ferror@plt+0xd060>
  40719c:	ldr	x0, [sp, #192]
  4071a0:	bl	41b60c <ferror@plt+0x1759c>
  4071a4:	ldr	w0, [x19, #128]
  4071a8:	add	w0, w0, #0x1
  4071ac:	str	w0, [x19, #128]
  4071b0:	b	406ea4 <ferror@plt+0x2e34>
  4071b4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  4071b8:	mov	x0, x21
  4071bc:	add	x1, x1, #0x6f9
  4071c0:	bl	403ba0 <strcmp@plt>
  4071c4:	cbz	w0, 4071dc <ferror@plt+0x316c>
  4071c8:	adrp	x1, 432000 <ferror@plt+0x2df90>
  4071cc:	mov	x0, x21
  4071d0:	add	x1, x1, #0x700
  4071d4:	bl	403ba0 <strcmp@plt>
  4071d8:	cbnz	w0, 40741c <ferror@plt+0x33ac>
  4071dc:	ldr	x0, [x19, #88]
  4071e0:	str	wzr, [sp, #172]
  4071e4:	stp	xzr, xzr, [sp, #208]
  4071e8:	cbz	x0, 4071fc <ferror@plt+0x318c>
  4071ec:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4071f0:	mov	x1, x20
  4071f4:	add	x0, x0, #0x707
  4071f8:	b	406e70 <ferror@plt+0x2e00>
  4071fc:	mov	x2, x20
  407200:	mov	x1, x24
  407204:	mov	x0, x19
  407208:	bl	4062fc <ferror@plt+0x228c>
  40720c:	mov	x26, x0
  407210:	cbnz	x0, 40723c <ferror@plt+0x31cc>
  407214:	adrp	x0, 435000 <ferror@plt+0x30f90>
  407218:	mov	w27, #0x0                   	// #0
  40721c:	add	x0, x0, #0x85d
  407220:	str	x0, [sp, #136]
  407224:	ldr	w0, [sp, #172]
  407228:	cmp	w27, w0
  40722c:	b.lt	407290 <ferror@plt+0x3220>  // b.tstop
  407230:	ldr	x0, [sp, #208]
  407234:	bl	41b60c <ferror@plt+0x1759c>
  407238:	b	40727c <ferror@plt+0x320c>
  40723c:	ldrb	w1, [x0]
  407240:	cbz	w1, 407214 <ferror@plt+0x31a4>
  407244:	add	x3, sp, #0xd8
  407248:	add	x2, sp, #0xd0
  40724c:	add	x1, sp, #0xac
  407250:	bl	417da0 <ferror@plt+0x13d30>
  407254:	cbnz	w0, 407214 <ferror@plt+0x31a4>
  407258:	ldr	x0, [sp, #216]
  40725c:	cbz	x0, 407284 <ferror@plt+0x3214>
  407260:	ldr	x1, [x0, #8]
  407264:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407268:	add	x0, x0, #0x72a
  40726c:	bl	4080e8 <ferror@plt+0x4078>
  407270:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  407274:	ldr	w0, [x0, #1528]
  407278:	cbnz	w0, 406e80 <ferror@plt+0x2e10>
  40727c:	mov	x0, x26
  407280:	b	406fb0 <ferror@plt+0x2f40>
  407284:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407288:	add	x1, x1, #0x4c2
  40728c:	b	407264 <ferror@plt+0x31f4>
  407290:	mov	x0, #0x10                  	// #16
  407294:	bl	410f8c <ferror@plt+0xcf1c>
  407298:	mov	x28, x0
  40729c:	sbfiz	x0, x27, #3, #32
  4072a0:	str	x0, [sp, #120]
  4072a4:	sbfiz	x1, x27, #3, #32
  4072a8:	ldr	x0, [sp, #208]
  4072ac:	ldr	x0, [x0, x1]
  4072b0:	bl	406110 <ferror@plt+0x20a0>
  4072b4:	str	x0, [sp, #112]
  4072b8:	bl	4061c4 <ferror@plt+0x2154>
  4072bc:	mov	x24, x0
  4072c0:	ldr	x1, [sp, #112]
  4072c4:	mov	x0, x1
  4072c8:	bl	4110d0 <ferror@plt+0xd060>
  4072cc:	ldrb	w0, [x24]
  4072d0:	str	w0, [sp, #112]
  4072d4:	cmp	w0, #0x2d
  4072d8:	b.ne	407340 <ferror@plt+0x32d0>  // b.any
  4072dc:	ldrb	w0, [x24, #1]
  4072e0:	cmp	w0, #0x49
  4072e4:	b.ne	407340 <ferror@plt+0x32d0>  // b.any
  4072e8:	add	x1, x24, #0x2
  4072ec:	ldrb	w0, [x1]
  4072f0:	cbz	w0, 407308 <ferror@plt+0x3298>
  4072f4:	ldr	x2, [sp, #104]
  4072f8:	ubfiz	x0, x0, #1, #8
  4072fc:	ldr	x2, [x2]
  407300:	ldrh	w0, [x2, x0]
  407304:	tbnz	w0, #13, 407338 <ferror@plt+0x32c8>
  407308:	mov	w0, #0x8                   	// #8
  40730c:	strb	w0, [x28]
  407310:	mov	x2, #0x0                   	// #0
  407314:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407318:	add	x0, x0, #0x98f
  40731c:	bl	41a2ac <ferror@plt+0x1623c>
  407320:	str	x0, [x28, #8]
  407324:	mov	x1, x28
  407328:	ldr	x0, [x19, #88]
  40732c:	bl	40bf84 <ferror@plt+0x7f14>
  407330:	str	x0, [x19, #88]
  407334:	b	4073e4 <ferror@plt+0x3374>
  407338:	add	x1, x1, #0x1
  40733c:	b	4072ec <ferror@plt+0x327c>
  407340:	ldr	x0, [sp, #144]
  407344:	mov	x1, x24
  407348:	bl	403ba0 <strcmp@plt>
  40734c:	cbz	w0, 407364 <ferror@plt+0x32f4>
  407350:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407354:	mov	x1, x24
  407358:	add	x0, x0, #0x76e
  40735c:	bl	403ba0 <strcmp@plt>
  407360:	cbnz	w0, 4073f4 <ferror@plt+0x3384>
  407364:	ldr	w0, [sp, #172]
  407368:	add	w6, w27, #0x1
  40736c:	cmp	w6, w0
  407370:	b.ge	4073f4 <ferror@plt+0x3384>  // b.tcont
  407374:	ldr	x1, [sp, #120]
  407378:	str	w6, [sp, #156]
  40737c:	ldr	x0, [sp, #208]
  407380:	add	x0, x0, x1
  407384:	ldr	x0, [x0, #8]
  407388:	bl	406110 <ferror@plt+0x20a0>
  40738c:	str	x0, [sp, #112]
  407390:	bl	4061c4 <ferror@plt+0x2154>
  407394:	mov	x27, x0
  407398:	ldr	x1, [sp, #136]
  40739c:	mov	w0, #0x8                   	// #8
  4073a0:	strb	w0, [x28]
  4073a4:	mov	x2, x27
  4073a8:	mov	x3, #0x0                   	// #0
  4073ac:	mov	x0, x24
  4073b0:	bl	41a2ac <ferror@plt+0x1623c>
  4073b4:	str	x0, [x28, #8]
  4073b8:	ldr	x0, [x19, #88]
  4073bc:	mov	x1, x28
  4073c0:	bl	40bf84 <ferror@plt+0x7f14>
  4073c4:	str	x0, [x19, #88]
  4073c8:	mov	x0, x27
  4073cc:	bl	4110d0 <ferror@plt+0xd060>
  4073d0:	ldr	x5, [sp, #112]
  4073d4:	mov	x0, x5
  4073d8:	bl	4110d0 <ferror@plt+0xd060>
  4073dc:	ldr	w6, [sp, #156]
  4073e0:	mov	w27, w6
  4073e4:	mov	x0, x24
  4073e8:	add	w27, w27, #0x1
  4073ec:	bl	4110d0 <ferror@plt+0xd060>
  4073f0:	b	407224 <ferror@plt+0x31b4>
  4073f4:	ldr	w0, [sp, #112]
  4073f8:	cbz	w0, 407410 <ferror@plt+0x33a0>
  4073fc:	mov	w0, #0x10                  	// #16
  407400:	strb	w0, [x28]
  407404:	mov	x0, x24
  407408:	bl	41a07c <ferror@plt+0x1600c>
  40740c:	b	407320 <ferror@plt+0x32b0>
  407410:	mov	x0, x28
  407414:	bl	4110d0 <ferror@plt+0xd060>
  407418:	b	4073e4 <ferror@plt+0x3374>
  40741c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407420:	mov	x0, x21
  407424:	add	x1, x1, #0x777
  407428:	bl	403ba0 <strcmp@plt>
  40742c:	cbnz	w0, 407474 <ferror@plt+0x3404>
  407430:	ldr	x0, [x19, #112]
  407434:	cbz	x0, 407448 <ferror@plt+0x33d8>
  407438:	adrp	x0, 432000 <ferror@plt+0x2df90>
  40743c:	mov	x1, x20
  407440:	add	x0, x0, #0x781
  407444:	b	406e70 <ferror@plt+0x2e00>
  407448:	mov	x1, x24
  40744c:	mov	x2, x20
  407450:	mov	x0, x19
  407454:	bl	4062fc <ferror@plt+0x228c>
  407458:	mov	x2, x20
  40745c:	mov	x1, x0
  407460:	mov	x24, x0
  407464:	mov	x0, x19
  407468:	bl	406684 <ferror@plt+0x2614>
  40746c:	str	x0, [x19, #112]
  407470:	b	406fac <ferror@plt+0x2f3c>
  407474:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407478:	mov	x0, x21
  40747c:	add	x1, x1, #0x7a7
  407480:	bl	403ba0 <strcmp@plt>
  407484:	cbnz	w0, 4074b8 <ferror@plt+0x3448>
  407488:	ldr	x0, [x19, #32]
  40748c:	cbz	x0, 4074a0 <ferror@plt+0x3430>
  407490:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407494:	mov	x1, x20
  407498:	add	x0, x0, #0x7ab
  40749c:	b	406e70 <ferror@plt+0x2e00>
  4074a0:	mov	x2, x20
  4074a4:	mov	x1, x24
  4074a8:	mov	x0, x19
  4074ac:	bl	4062fc <ferror@plt+0x228c>
  4074b0:	str	x0, [x19, #32]
  4074b4:	b	406ea4 <ferror@plt+0x2e34>
  4074b8:	mov	x2, x20
  4074bc:	mov	x1, x21
  4074c0:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4074c4:	add	x0, x0, #0x7cb
  4074c8:	bl	408004 <ferror@plt+0x3f94>
  4074cc:	b	406ea4 <ferror@plt+0x2e34>
  4074d0:	cmp	w26, #0x3d
  4074d4:	b.ne	406ea4 <ferror@plt+0x2e34>  // b.any
  4074d8:	ldrb	w0, [x24, #1]
  4074dc:	add	x24, x24, #0x1
  4074e0:	cbz	w0, 4074f0 <ferror@plt+0x3480>
  4074e4:	ubfiz	x0, x0, #1, #8
  4074e8:	ldrh	w0, [x1, x0]
  4074ec:	tbnz	w0, #13, 4074d8 <ferror@plt+0x3468>
  4074f0:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4074f4:	ldr	w0, [x0, #2440]
  4074f8:	cbz	w0, 407644 <ferror@plt+0x35d4>
  4074fc:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  407500:	ldr	x28, [x0, #1536]
  407504:	mov	x0, x21
  407508:	mov	x1, x28
  40750c:	bl	403ba0 <strcmp@plt>
  407510:	cbnz	w0, 4075d0 <ferror@plt+0x3560>
  407514:	ldr	x0, [x19, #40]
  407518:	bl	40a4a0 <ferror@plt+0x6430>
  40751c:	mov	x27, x0
  407520:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407524:	add	x1, x1, #0xb1a
  407528:	bl	41abc4 <ferror@plt+0x16b54>
  40752c:	mov	w26, w0
  407530:	mov	x0, x27
  407534:	bl	4110d0 <ferror@plt+0xd060>
  407538:	cbnz	w26, 407644 <ferror@plt+0x35d4>
  40753c:	mov	x0, x24
  407540:	bl	41a07c <ferror@plt+0x1600c>
  407544:	str	x0, [x19, #136]
  407548:	ldr	x0, [x19, #40]
  40754c:	bl	40a588 <ferror@plt+0x6518>
  407550:	mov	x26, x0
  407554:	bl	40a588 <ferror@plt+0x6518>
  407558:	mov	x24, x0
  40755c:	mov	x0, x26
  407560:	bl	4110d0 <ferror@plt+0xd060>
  407564:	mov	x0, x24
  407568:	mov	w2, #0x2f                  	// #47
  40756c:	ldrb	w1, [x0]
  407570:	cbnz	w1, 4075bc <ferror@plt+0x354c>
  407574:	mov	x0, x24
  407578:	bl	4061c4 <ferror@plt+0x2154>
  40757c:	mov	x26, x0
  407580:	mov	x0, x24
  407584:	bl	4110d0 <ferror@plt+0xd060>
  407588:	mov	x0, x21
  40758c:	bl	41a07c <ferror@plt+0x1600c>
  407590:	mov	x2, x26
  407594:	mov	x24, x0
  407598:	mov	x1, x21
  40759c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  4075a0:	add	x0, x0, #0x7e9
  4075a4:	bl	408004 <ferror@plt+0x3f94>
  4075a8:	mov	x2, x26
  4075ac:	mov	x1, x24
  4075b0:	ldr	x0, [x19, #96]
  4075b4:	bl	40b6c8 <ferror@plt+0x7658>
  4075b8:	b	406ea4 <ferror@plt+0x2e34>
  4075bc:	cmp	w1, #0x5c
  4075c0:	b.ne	4075c8 <ferror@plt+0x3558>  // b.any
  4075c4:	strb	w2, [x0]
  4075c8:	add	x0, x0, #0x1
  4075cc:	b	40756c <ferror@plt+0x34fc>
  4075d0:	ldr	x27, [x19, #136]
  4075d4:	cbz	x27, 407644 <ferror@plt+0x35d4>
  4075d8:	ldrb	w0, [x27]
  4075dc:	cbz	w0, 407644 <ferror@plt+0x35d4>
  4075e0:	mov	x0, x27
  4075e4:	bl	403580 <strlen@plt>
  4075e8:	mov	x1, x27
  4075ec:	mov	x26, x0
  4075f0:	mov	x2, x0
  4075f4:	mov	x0, x24
  4075f8:	bl	4038e0 <strncmp@plt>
  4075fc:	cbnz	w0, 407644 <ferror@plt+0x35d4>
  407600:	ldrb	w0, [x24, x26]
  407604:	cmp	w0, #0x2f
  407608:	b.ne	407644 <ferror@plt+0x35d4>  // b.any
  40760c:	ldr	x0, [x19, #96]
  407610:	mov	x1, x28
  407614:	bl	40b5b8 <ferror@plt+0x7548>
  407618:	mov	x26, x0
  40761c:	ldr	x0, [x19, #136]
  407620:	bl	403580 <strlen@plt>
  407624:	add	x1, x24, x0
  407628:	mov	x2, #0x0                   	// #0
  40762c:	mov	x0, x26
  407630:	bl	41a2ac <ferror@plt+0x1623c>
  407634:	mov	x24, x0
  407638:	mov	x0, x25
  40763c:	mov	x25, x24
  407640:	bl	4110d0 <ferror@plt+0xd060>
  407644:	ldr	x0, [x19, #96]
  407648:	mov	x1, x21
  40764c:	bl	40b5b8 <ferror@plt+0x7548>
  407650:	cbz	x0, 40766c <ferror@plt+0x35fc>
  407654:	mov	x2, x20
  407658:	mov	x1, x21
  40765c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407660:	add	x0, x0, #0x81b
  407664:	bl	4080e8 <ferror@plt+0x4078>
  407668:	b	406e74 <ferror@plt+0x2e04>
  40766c:	mov	x0, x21
  407670:	bl	41a07c <ferror@plt+0x1600c>
  407674:	mov	x1, x24
  407678:	mov	x26, x0
  40767c:	mov	x2, x20
  407680:	mov	x0, x19
  407684:	bl	4062fc <ferror@plt+0x228c>
  407688:	mov	x2, x0
  40768c:	mov	x24, x0
  407690:	mov	x1, x26
  407694:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407698:	add	x0, x0, #0x84a
  40769c:	bl	408004 <ferror@plt+0x3f94>
  4076a0:	mov	x2, x24
  4076a4:	mov	x1, x26
  4076a8:	b	4075b0 <ferror@plt+0x3540>
  4076ac:	mov	w21, #0x1                   	// #1
  4076b0:	b	406d30 <ferror@plt+0x2cc0>
  4076b4:	add	w24, w24, #0x1
  4076b8:	cbz	w28, 407720 <ferror@plt+0x36b0>
  4076bc:	cmp	w0, #0xd
  4076c0:	b.eq	4076d4 <ferror@plt+0x3664>  // b.none
  4076c4:	cmp	w0, #0x23
  4076c8:	b.eq	407710 <ferror@plt+0x36a0>  // b.none
  4076cc:	cmp	w0, #0xa
  4076d0:	b.ne	407704 <ferror@plt+0x3694>  // b.any
  4076d4:	mov	x0, x22
  4076d8:	bl	403a50 <getc@plt>
  4076dc:	cmp	w27, #0xd
  4076e0:	ccmp	w0, #0xa, #0x0, eq  // eq = none
  4076e4:	b.eq	4076fc <ferror@plt+0x368c>  // b.none
  4076e8:	cmp	w27, #0xa
  4076ec:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  4076f0:	b.eq	4076fc <ferror@plt+0x368c>  // b.none
  4076f4:	mov	x1, x22
  4076f8:	bl	403c70 <ungetc@plt>
  4076fc:	mov	w28, #0x0                   	// #0
  407700:	b	406d30 <ferror@plt+0x2cc0>
  407704:	mov	x0, x23
  407708:	mov	w1, #0x5c                  	// #92
  40770c:	bl	4062a8 <ferror@plt+0x2238>
  407710:	mov	w1, w27
  407714:	mov	x0, x23
  407718:	bl	4062a8 <ferror@plt+0x2238>
  40771c:	b	4076fc <ferror@plt+0x368c>
  407720:	cmp	w0, #0x23
  407724:	b.eq	4076ac <ferror@plt+0x363c>  // b.none
  407728:	cmp	w0, #0x5c
  40772c:	b.eq	407780 <ferror@plt+0x3710>  // b.none
  407730:	cmp	w0, #0xa
  407734:	b.ne	40778c <ferror@plt+0x371c>  // b.any
  407738:	mov	x0, x22
  40773c:	bl	403a50 <getc@plt>
  407740:	cmp	w0, #0xd
  407744:	b.eq	407750 <ferror@plt+0x36e0>  // b.none
  407748:	mov	x1, x22
  40774c:	bl	403c70 <ungetc@plt>
  407750:	ldr	x21, [x23]
  407754:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407758:	add	x0, x0, #0x89d
  40775c:	mov	x1, x21
  407760:	bl	408004 <ferror@plt+0x3f94>
  407764:	mov	x0, x21
  407768:	bl	406110 <ferror@plt+0x20a0>
  40776c:	ldrb	w1, [x0]
  407770:	mov	x25, x0
  407774:	cbz	w1, 406eb0 <ferror@plt+0x2e40>
  407778:	mov	x24, x0
  40777c:	b	406dc0 <ferror@plt+0x2d50>
  407780:	cmp	w21, #0x0
  407784:	csel	w28, wzr, w26, ne  // ne = any
  407788:	b	406d30 <ferror@plt+0x2cc0>
  40778c:	cbnz	w21, 406d30 <ferror@plt+0x2cc0>
  407790:	b	407710 <ferror@plt+0x36a0>
  407794:	stp	x29, x30, [sp, #-64]!
  407798:	mov	x29, sp
  40779c:	stp	x19, x20, [sp, #16]
  4077a0:	str	x21, [sp, #32]
  4077a4:	mov	x21, x1
  4077a8:	str	xzr, [sp, #56]
  4077ac:	bl	405518 <ferror@plt+0x14a8>
  4077b0:	mov	x19, x0
  4077b4:	cbz	x0, 4077e8 <ferror@plt+0x3778>
  4077b8:	ldrb	w1, [x0]
  4077bc:	mov	w2, #0x27                  	// #39
  4077c0:	cmp	w1, #0x22
  4077c4:	ccmp	w1, w2, #0x4, ne  // ne = any
  4077c8:	b.ne	4077e8 <ferror@plt+0x3778>  // b.any
  4077cc:	add	x1, sp, #0x38
  4077d0:	bl	417aa8 <ferror@plt+0x13a38>
  4077d4:	mov	x20, x0
  4077d8:	cbz	x0, 4077fc <ferror@plt+0x378c>
  4077dc:	mov	x0, x19
  4077e0:	mov	x19, x20
  4077e4:	bl	4110d0 <ferror@plt+0xd060>
  4077e8:	mov	x0, x19
  4077ec:	ldp	x19, x20, [sp, #16]
  4077f0:	ldr	x21, [sp, #32]
  4077f4:	ldp	x29, x30, [sp], #64
  4077f8:	ret
  4077fc:	ldr	x0, [sp, #56]
  407800:	cbz	x0, 407824 <ferror@plt+0x37b4>
  407804:	ldr	x2, [x0, #8]
  407808:	mov	x1, x21
  40780c:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407810:	add	x0, x0, #0x8a8
  407814:	bl	408004 <ferror@plt+0x3f94>
  407818:	add	x0, sp, #0x38
  40781c:	bl	408e7c <ferror@plt+0x4e0c>
  407820:	b	4077e8 <ferror@plt+0x3778>
  407824:	adrp	x2, 432000 <ferror@plt+0x2df90>
  407828:	add	x2, x2, #0x4c2
  40782c:	b	407808 <ferror@plt+0x3798>
  407830:	stp	x29, x30, [sp, #-80]!
  407834:	mov	x29, sp
  407838:	stp	x19, x20, [sp, #16]
  40783c:	stp	x21, x22, [sp, #32]
  407840:	mov	x22, x0
  407844:	mov	x21, x1
  407848:	stp	x23, x24, [sp, #48]
  40784c:	str	x25, [sp, #64]
  407850:	bl	403ba0 <strcmp@plt>
  407854:	cbz	w0, 407a24 <ferror@plt+0x39b4>
  407858:	mov	x0, x22
  40785c:	bl	403580 <strlen@plt>
  407860:	add	x2, x0, #0x10
  407864:	mov	x0, x21
  407868:	and	x2, x2, #0xfffffffffffffff0
  40786c:	sub	sp, sp, x2
  407870:	mov	x20, sp
  407874:	bl	403580 <strlen@plt>
  407878:	add	x2, x0, #0x10
  40787c:	and	x2, x2, #0xfffffffffffffff0
  407880:	mov	x1, x22
  407884:	sub	sp, sp, x2
  407888:	mov	x0, x20
  40788c:	mov	x19, sp
  407890:	bl	403da0 <strcpy@plt>
  407894:	mov	x1, x21
  407898:	mov	x0, x19
  40789c:	bl	403da0 <strcpy@plt>
  4078a0:	ldrb	w0, [x20]
  4078a4:	cbz	w0, 4078b0 <ferror@plt+0x3840>
  4078a8:	ldrb	w0, [x19]
  4078ac:	cbnz	w0, 4078cc <ferror@plt+0x385c>
  4078b0:	ldrb	w0, [x20]
  4078b4:	cbnz	w0, 407a20 <ferror@plt+0x39b0>
  4078b8:	ldrb	w0, [x19]
  4078bc:	cmp	w0, #0x0
  4078c0:	csetm	w0, ne  // ne = any
  4078c4:	b	407a24 <ferror@plt+0x39b4>
  4078c8:	add	x20, x20, #0x1
  4078cc:	ldrb	w21, [x20]
  4078d0:	cbz	w21, 4078e8 <ferror@plt+0x3878>
  4078d4:	bl	403bd0 <__ctype_b_loc@plt>
  4078d8:	ldr	x0, [x0]
  4078dc:	ubfiz	x1, x21, #1, #8
  4078e0:	ldrh	w0, [x0, x1]
  4078e4:	tbz	w0, #3, 4078c8 <ferror@plt+0x3858>
  4078e8:	ldrb	w22, [x19]
  4078ec:	cbz	w22, 4078b0 <ferror@plt+0x3840>
  4078f0:	bl	403bd0 <__ctype_b_loc@plt>
  4078f4:	ubfiz	x22, x22, #1, #8
  4078f8:	ldr	x0, [x0]
  4078fc:	ldrh	w1, [x0, x22]
  407900:	tbz	w1, #3, 407934 <ferror@plt+0x38c4>
  407904:	cbz	w21, 4078b0 <ferror@plt+0x3840>
  407908:	ubfiz	x21, x21, #1, #8
  40790c:	mov	x22, x20
  407910:	ldrh	w1, [x0, x21]
  407914:	tbnz	w1, #11, 407940 <ferror@plt+0x38d0>
  407918:	ldrb	w1, [x22]
  40791c:	cbz	w1, 40792c <ferror@plt+0x38bc>
  407920:	ubfiz	x1, x1, #1, #8
  407924:	ldrh	w1, [x0, x1]
  407928:	tbnz	w1, #10, 4079a4 <ferror@plt+0x3934>
  40792c:	mov	x21, x19
  407930:	b	4079b0 <ferror@plt+0x3940>
  407934:	add	x19, x19, #0x1
  407938:	b	4078e8 <ferror@plt+0x3878>
  40793c:	add	x22, x22, #0x1
  407940:	ldrb	w1, [x22]
  407944:	cbz	w1, 407954 <ferror@plt+0x38e4>
  407948:	ubfiz	x1, x1, #1, #8
  40794c:	ldrh	w1, [x0, x1]
  407950:	tbnz	w1, #11, 40793c <ferror@plt+0x38cc>
  407954:	mov	x21, x19
  407958:	b	407960 <ferror@plt+0x38f0>
  40795c:	add	x21, x21, #0x1
  407960:	ldrb	w1, [x21]
  407964:	cbz	w1, 407974 <ferror@plt+0x3904>
  407968:	ubfiz	x1, x1, #1, #8
  40796c:	ldrh	w1, [x0, x1]
  407970:	tbnz	w1, #11, 40795c <ferror@plt+0x38ec>
  407974:	mov	w0, #0x1                   	// #1
  407978:	ldrb	w25, [x22]
  40797c:	cmp	x22, x20
  407980:	ldrb	w24, [x21]
  407984:	strb	wzr, [x22]
  407988:	strb	wzr, [x21]
  40798c:	b.eq	40799c <ferror@plt+0x392c>  // b.none
  407990:	cmp	x21, x19
  407994:	b.ne	4079cc <ferror@plt+0x395c>  // b.any
  407998:	cbnz	w0, 407a20 <ferror@plt+0x39b0>
  40799c:	mov	w0, #0xffffffff            	// #-1
  4079a0:	b	407a24 <ferror@plt+0x39b4>
  4079a4:	add	x22, x22, #0x1
  4079a8:	b	407918 <ferror@plt+0x38a8>
  4079ac:	add	x21, x21, #0x1
  4079b0:	ldrb	w1, [x21]
  4079b4:	cbz	w1, 4079c4 <ferror@plt+0x3954>
  4079b8:	ubfiz	x1, x1, #1, #8
  4079bc:	ldrh	w1, [x0, x1]
  4079c0:	tbnz	w1, #10, 4079ac <ferror@plt+0x393c>
  4079c4:	mov	w0, #0x0                   	// #0
  4079c8:	b	407978 <ferror@plt+0x3908>
  4079cc:	cbz	w0, 407a08 <ferror@plt+0x3998>
  4079d0:	ldrb	w0, [x20]
  4079d4:	cmp	w0, #0x30
  4079d8:	b.eq	407a40 <ferror@plt+0x39d0>  // b.none
  4079dc:	ldrb	w0, [x19]
  4079e0:	cmp	w0, #0x30
  4079e4:	b.eq	407a48 <ferror@plt+0x39d8>  // b.none
  4079e8:	mov	x0, x20
  4079ec:	bl	403580 <strlen@plt>
  4079f0:	mov	x23, x0
  4079f4:	mov	x0, x19
  4079f8:	bl	403580 <strlen@plt>
  4079fc:	cmp	x23, x0
  407a00:	b.hi	407a20 <ferror@plt+0x39b0>  // b.pmore
  407a04:	b.cc	40799c <ferror@plt+0x392c>  // b.lo, b.ul, b.last
  407a08:	mov	x1, x19
  407a0c:	mov	x0, x20
  407a10:	bl	403ba0 <strcmp@plt>
  407a14:	cmp	w0, #0x0
  407a18:	cbz	w0, 407a50 <ferror@plt+0x39e0>
  407a1c:	b.le	40799c <ferror@plt+0x392c>
  407a20:	mov	w0, #0x1                   	// #1
  407a24:	mov	sp, x29
  407a28:	ldp	x19, x20, [sp, #16]
  407a2c:	ldp	x21, x22, [sp, #32]
  407a30:	ldp	x23, x24, [sp, #48]
  407a34:	ldr	x25, [sp, #64]
  407a38:	ldp	x29, x30, [sp], #80
  407a3c:	ret
  407a40:	add	x20, x20, #0x1
  407a44:	b	4079d0 <ferror@plt+0x3960>
  407a48:	add	x19, x19, #0x1
  407a4c:	b	4079dc <ferror@plt+0x396c>
  407a50:	mov	x19, x21
  407a54:	mov	x20, x22
  407a58:	strb	w25, [x22]
  407a5c:	strb	w24, [x21]
  407a60:	b	4078a0 <ferror@plt+0x3830>
  407a64:	stp	x29, x30, [sp, #-32]!
  407a68:	mov	x29, sp
  407a6c:	stp	x19, x20, [sp, #16]
  407a70:	ldr	w19, [x0, #120]
  407a74:	cbnz	w19, 407aa4 <ferror@plt+0x3a34>
  407a78:	ldr	x20, [x0, #56]
  407a7c:	cbnz	x20, 407a90 <ferror@plt+0x3a20>
  407a80:	mov	w0, w19
  407a84:	ldp	x19, x20, [sp, #16]
  407a88:	ldp	x29, x30, [sp], #32
  407a8c:	ret
  407a90:	ldr	x0, [x20]
  407a94:	bl	407a64 <ferror@plt+0x39f4>
  407a98:	cbnz	w0, 407aa4 <ferror@plt+0x3a34>
  407a9c:	ldr	x20, [x20, #8]
  407aa0:	b	407a7c <ferror@plt+0x3a0c>
  407aa4:	mov	w19, #0x1                   	// #1
  407aa8:	b	407a80 <ferror@plt+0x3a10>
  407aac:	mov	x1, x0
  407ab0:	adrp	x0, 437000 <ferror@plt+0x32f90>
  407ab4:	add	x0, x0, #0xd33
  407ab8:	b	4127e4 <ferror@plt+0xe774>
  407abc:	stp	x29, x30, [sp, #-48]!
  407ac0:	mov	x0, x1
  407ac4:	mov	x29, sp
  407ac8:	stp	x19, x20, [sp, #16]
  407acc:	str	x21, [sp, #32]
  407ad0:	bl	41a07c <ferror@plt+0x1600c>
  407ad4:	mov	x20, x0
  407ad8:	mov	x19, x0
  407adc:	ldrb	w21, [x19]
  407ae0:	cbz	w21, 407b5c <ferror@plt+0x3aec>
  407ae4:	bl	403bd0 <__ctype_b_loc@plt>
  407ae8:	ubfiz	x21, x21, #1, #8
  407aec:	ldr	x0, [x0]
  407af0:	ldrh	w0, [x0, x21]
  407af4:	tbnz	w0, #13, 407b4c <ferror@plt+0x3adc>
  407af8:	mov	x1, x19
  407afc:	ldrb	w0, [x1]
  407b00:	and	w2, w0, #0xffffffdf
  407b04:	cmp	w0, #0x3d
  407b08:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  407b0c:	b.ne	407b54 <ferror@plt+0x3ae4>  // b.any
  407b10:	mov	w2, #0x20                  	// #32
  407b14:	ldrb	w0, [x1]
  407b18:	cbz	w0, 407b6c <ferror@plt+0x3afc>
  407b1c:	cmp	w0, #0x3d
  407b20:	ccmp	w0, w2, #0x4, ne  // ne = any
  407b24:	b.eq	407b64 <ferror@plt+0x3af4>  // b.none
  407b28:	mov	x0, x19
  407b2c:	bl	4053e4 <ferror@plt+0x1374>
  407b30:	mov	x0, x20
  407b34:	bl	4110d0 <ferror@plt+0xd060>
  407b38:	mov	w0, #0x1                   	// #1
  407b3c:	ldp	x19, x20, [sp, #16]
  407b40:	ldr	x21, [sp, #32]
  407b44:	ldp	x29, x30, [sp], #48
  407b48:	ret
  407b4c:	add	x19, x19, #0x1
  407b50:	b	407adc <ferror@plt+0x3a6c>
  407b54:	add	x1, x1, #0x1
  407b58:	b	407afc <ferror@plt+0x3a8c>
  407b5c:	mov	x1, x19
  407b60:	b	407b10 <ferror@plt+0x3aa0>
  407b64:	strb	wzr, [x1], #1
  407b68:	b	407b14 <ferror@plt+0x3aa4>
  407b6c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  407b70:	ldr	x1, [x0, #2376]
  407b74:	adrp	x0, 432000 <ferror@plt+0x2df90>
  407b78:	add	x0, x0, #0x901
  407b7c:	bl	4035a0 <fputs@plt>
  407b80:	mov	w0, #0x1                   	// #1
  407b84:	bl	4035b0 <exit@plt>
  407b88:	stp	x29, x30, [sp, #-64]!
  407b8c:	mov	x29, sp
  407b90:	stp	x21, x22, [sp, #32]
  407b94:	adrp	x22, 48d000 <ferror@plt+0x88f90>
  407b98:	mov	x21, x0
  407b9c:	str	x23, [sp, #48]
  407ba0:	mov	x23, x1
  407ba4:	ldr	w1, [x22, #2448]
  407ba8:	stp	x19, x20, [sp, #16]
  407bac:	add	x19, x22, #0x990
  407bb0:	cbz	w1, 407d34 <ferror@plt+0x3cc4>
  407bb4:	ldrb	w1, [x19, #4]
  407bb8:	cbz	w1, 407d24 <ferror@plt+0x3cb4>
  407bbc:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407bc0:	add	x1, x1, #0x944
  407bc4:	bl	403ba0 <strcmp@plt>
  407bc8:	mov	w20, w0
  407bcc:	cbz	w0, 407c60 <ferror@plt+0x3bf0>
  407bd0:	mov	x0, x21
  407bd4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407bd8:	add	x1, x1, #0x94b
  407bdc:	bl	403ba0 <strcmp@plt>
  407be0:	mov	w20, w0
  407be4:	cbz	w0, 407c60 <ferror@plt+0x3bf0>
  407be8:	mov	x0, x21
  407bec:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407bf0:	add	x1, x1, #0x959
  407bf4:	bl	403ba0 <strcmp@plt>
  407bf8:	mov	w20, w0
  407bfc:	cbz	w0, 407c60 <ferror@plt+0x3bf0>
  407c00:	mov	x0, x21
  407c04:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407c08:	add	x1, x1, #0x96b
  407c0c:	bl	403ba0 <strcmp@plt>
  407c10:	mov	w20, w0
  407c14:	cbz	w0, 407c60 <ferror@plt+0x3bf0>
  407c18:	mov	x0, x21
  407c1c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407c20:	add	x1, x1, #0x979
  407c24:	bl	403ba0 <strcmp@plt>
  407c28:	mov	w20, w0
  407c2c:	cbz	w0, 407c60 <ferror@plt+0x3bf0>
  407c30:	mov	x0, x21
  407c34:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407c38:	add	x1, x1, #0x982
  407c3c:	bl	403ba0 <strcmp@plt>
  407c40:	mov	w20, w0
  407c44:	cbz	w0, 407c60 <ferror@plt+0x3bf0>
  407c48:	mov	x0, x21
  407c4c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407c50:	add	x1, x1, #0x992
  407c54:	bl	403ba0 <strcmp@plt>
  407c58:	cmp	w0, #0x0
  407c5c:	cset	w20, ne  // ne = any
  407c60:	ldr	w0, [x19, #8]
  407c64:	cbz	w0, 407c7c <ferror@plt+0x3c0c>
  407c68:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407c6c:	mov	x0, x21
  407c70:	add	x1, x1, #0x9a6
  407c74:	bl	403ba0 <strcmp@plt>
  407c78:	cbz	w0, 407d2c <ferror@plt+0x3cbc>
  407c7c:	ldr	w0, [x19, #12]
  407c80:	cbz	w0, 407c9c <ferror@plt+0x3c2c>
  407c84:	mov	x0, x21
  407c88:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407c8c:	add	x1, x1, #0x9bf
  407c90:	bl	403ba0 <strcmp@plt>
  407c94:	cmp	w0, #0x0
  407c98:	csel	w20, w20, wzr, ne  // ne = any
  407c9c:	ldr	w0, [x19, #16]
  407ca0:	cbz	w0, 407ce8 <ferror@plt+0x3c78>
  407ca4:	ldr	w0, [x19, #20]
  407ca8:	cbnz	w0, 407ce8 <ferror@plt+0x3c78>
  407cac:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407cb0:	mov	x0, x21
  407cb4:	add	x1, x1, #0x9d0
  407cb8:	bl	403ba0 <strcmp@plt>
  407cbc:	cbz	w0, 407d34 <ferror@plt+0x3cc4>
  407cc0:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407cc4:	mov	x0, x21
  407cc8:	add	x1, x1, #0x9e2
  407ccc:	bl	403ba0 <strcmp@plt>
  407cd0:	cbz	w0, 407d34 <ferror@plt+0x3cc4>
  407cd4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407cd8:	mov	x0, x21
  407cdc:	add	x1, x1, #0x9f2
  407ce0:	bl	403ba0 <strcmp@plt>
  407ce4:	cbz	w0, 407d34 <ferror@plt+0x3cc4>
  407ce8:	cbz	w20, 407d34 <ferror@plt+0x3cc4>
  407cec:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  407cf0:	mov	x2, x21
  407cf4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407cf8:	add	x1, x1, #0xa00
  407cfc:	ldr	x0, [x19, #2376]
  407d00:	bl	404020 <fprintf@plt>
  407d04:	ldr	x0, [x19, #2376]
  407d08:	bl	403d80 <fflush@plt>
  407d0c:	mov	w0, w20
  407d10:	ldp	x19, x20, [sp, #16]
  407d14:	ldp	x21, x22, [sp, #32]
  407d18:	ldr	x23, [sp, #48]
  407d1c:	ldp	x29, x30, [sp], #64
  407d20:	ret
  407d24:	mov	w20, #0x1                   	// #1
  407d28:	b	407c60 <ferror@plt+0x3bf0>
  407d2c:	mov	w20, #0x0                   	// #0
  407d30:	b	407c9c <ferror@plt+0x3c2c>
  407d34:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407d38:	mov	x0, x21
  407d3c:	add	x1, x1, #0xa2a
  407d40:	bl	403ba0 <strcmp@plt>
  407d44:	cbnz	w0, 407d60 <ferror@plt+0x3cf0>
  407d48:	mov	w0, #0x1                   	// #1
  407d4c:	str	w0, [x19, #24]
  407d50:	mov	w0, #0x1                   	// #1
  407d54:	mov	w20, w0
  407d58:	str	w0, [x22, #2448]
  407d5c:	b	407d0c <ferror@plt+0x3c9c>
  407d60:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407d64:	mov	x0, x21
  407d68:	add	x1, x1, #0xa34
  407d6c:	bl	403ba0 <strcmp@plt>
  407d70:	cbnz	w0, 407d80 <ferror@plt+0x3d10>
  407d74:	mov	w0, #0x1                   	// #1
  407d78:	str	w0, [x19, #28]
  407d7c:	b	407d50 <ferror@plt+0x3ce0>
  407d80:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407d84:	mov	x0, x21
  407d88:	add	x1, x1, #0x944
  407d8c:	bl	403ba0 <strcmp@plt>
  407d90:	cbnz	w0, 407da4 <ferror@plt+0x3d34>
  407d94:	ldrb	w0, [x19, #4]
  407d98:	orr	w0, w0, #0x7
  407d9c:	strb	w0, [x19, #4]
  407da0:	b	407d50 <ferror@plt+0x3ce0>
  407da4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407da8:	mov	x0, x21
  407dac:	add	x1, x1, #0x94b
  407db0:	bl	403ba0 <strcmp@plt>
  407db4:	cbnz	w0, 407dc4 <ferror@plt+0x3d54>
  407db8:	ldrb	w0, [x19, #4]
  407dbc:	orr	w0, w0, #0x1
  407dc0:	b	407d9c <ferror@plt+0x3d2c>
  407dc4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407dc8:	mov	x0, x21
  407dcc:	add	x1, x1, #0x959
  407dd0:	bl	403ba0 <strcmp@plt>
  407dd4:	cbnz	w0, 407de4 <ferror@plt+0x3d74>
  407dd8:	ldrb	w0, [x19, #4]
  407ddc:	orr	w0, w0, #0x4
  407de0:	b	407d9c <ferror@plt+0x3d2c>
  407de4:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407de8:	mov	x0, x21
  407dec:	add	x1, x1, #0x96b
  407df0:	bl	403ba0 <strcmp@plt>
  407df4:	cbnz	w0, 407e04 <ferror@plt+0x3d94>
  407df8:	ldrb	w0, [x19, #4]
  407dfc:	orr	w0, w0, #0x2
  407e00:	b	407d9c <ferror@plt+0x3d2c>
  407e04:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407e08:	mov	x0, x21
  407e0c:	add	x1, x1, #0x979
  407e10:	bl	403ba0 <strcmp@plt>
  407e14:	cbnz	w0, 407e24 <ferror@plt+0x3db4>
  407e18:	ldrb	w0, [x19, #4]
  407e1c:	orr	w0, w0, #0x18
  407e20:	b	407d9c <ferror@plt+0x3d2c>
  407e24:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407e28:	mov	x0, x21
  407e2c:	add	x1, x1, #0x982
  407e30:	bl	403ba0 <strcmp@plt>
  407e34:	cbnz	w0, 407e44 <ferror@plt+0x3dd4>
  407e38:	ldrb	w0, [x19, #4]
  407e3c:	orr	w0, w0, #0x8
  407e40:	b	407d9c <ferror@plt+0x3d2c>
  407e44:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407e48:	mov	x0, x21
  407e4c:	add	x1, x1, #0x992
  407e50:	bl	403ba0 <strcmp@plt>
  407e54:	cbnz	w0, 407e64 <ferror@plt+0x3df4>
  407e58:	ldrb	w0, [x19, #4]
  407e5c:	orr	w0, w0, #0x10
  407e60:	b	407d9c <ferror@plt+0x3d2c>
  407e64:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407e68:	mov	x0, x21
  407e6c:	add	x1, x1, #0xa41
  407e70:	bl	403ba0 <strcmp@plt>
  407e74:	cbnz	w0, 407e88 <ferror@plt+0x3e18>
  407e78:	mov	x0, x23
  407e7c:	bl	41a07c <ferror@plt+0x1600c>
  407e80:	str	x0, [x19, #32]
  407e84:	b	407d50 <ferror@plt+0x3ce0>
  407e88:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407e8c:	mov	x0, x21
  407e90:	add	x1, x1, #0xa4c
  407e94:	bl	403ba0 <strcmp@plt>
  407e98:	cbnz	w0, 407ea8 <ferror@plt+0x3e38>
  407e9c:	mov	w0, #0x1                   	// #1
  407ea0:	str	w0, [x19, #16]
  407ea4:	b	407d50 <ferror@plt+0x3ce0>
  407ea8:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407eac:	mov	x0, x21
  407eb0:	add	x1, x1, #0xa55
  407eb4:	bl	403ba0 <strcmp@plt>
  407eb8:	cbnz	w0, 407ec8 <ferror@plt+0x3e58>
  407ebc:	mov	w0, #0x1                   	// #1
  407ec0:	str	w0, [x19, #40]
  407ec4:	b	407d50 <ferror@plt+0x3ce0>
  407ec8:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407ecc:	mov	x0, x21
  407ed0:	add	x1, x1, #0xa67
  407ed4:	bl	403ba0 <strcmp@plt>
  407ed8:	cbnz	w0, 407ee8 <ferror@plt+0x3e78>
  407edc:	mov	w0, #0x1                   	// #1
  407ee0:	str	w0, [x19, #44]
  407ee4:	b	407d50 <ferror@plt+0x3ce0>
  407ee8:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407eec:	mov	x0, x21
  407ef0:	add	x1, x1, #0x9d0
  407ef4:	bl	403ba0 <strcmp@plt>
  407ef8:	cbnz	w0, 407f14 <ferror@plt+0x3ea4>
  407efc:	mov	x0, x23
  407f00:	bl	41a07c <ferror@plt+0x1600c>
  407f04:	str	x0, [x19, #48]
  407f08:	mov	w0, #0x1                   	// #1
  407f0c:	stp	w0, w0, [x19, #16]
  407f10:	b	407d50 <ferror@plt+0x3ce0>
  407f14:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407f18:	mov	x0, x21
  407f1c:	add	x1, x1, #0x9e2
  407f20:	bl	403ba0 <strcmp@plt>
  407f24:	cbnz	w0, 407f38 <ferror@plt+0x3ec8>
  407f28:	mov	x0, x23
  407f2c:	bl	41a07c <ferror@plt+0x1600c>
  407f30:	str	x0, [x19, #56]
  407f34:	b	407f08 <ferror@plt+0x3e98>
  407f38:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407f3c:	mov	x0, x21
  407f40:	add	x1, x1, #0x9f2
  407f44:	bl	403ba0 <strcmp@plt>
  407f48:	cbnz	w0, 407f5c <ferror@plt+0x3eec>
  407f4c:	mov	x0, x23
  407f50:	bl	41a07c <ferror@plt+0x1600c>
  407f54:	str	x0, [x19, #64]
  407f58:	b	407f08 <ferror@plt+0x3e98>
  407f5c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407f60:	mov	x0, x21
  407f64:	add	x1, x1, #0xa75
  407f68:	bl	403ba0 <strcmp@plt>
  407f6c:	cbnz	w0, 407f7c <ferror@plt+0x3f0c>
  407f70:	mov	w0, #0x1                   	// #1
  407f74:	str	w0, [x19, #72]
  407f78:	b	407d50 <ferror@plt+0x3ce0>
  407f7c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407f80:	mov	x0, x21
  407f84:	add	x1, x1, #0xa80
  407f88:	bl	403ba0 <strcmp@plt>
  407f8c:	cbnz	w0, 407f9c <ferror@plt+0x3f2c>
  407f90:	mov	w0, #0x1                   	// #1
  407f94:	str	w0, [x19, #76]
  407f98:	b	407d50 <ferror@plt+0x3ce0>
  407f9c:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407fa0:	mov	x0, x21
  407fa4:	add	x1, x1, #0x9bf
  407fa8:	bl	403ba0 <strcmp@plt>
  407fac:	cbnz	w0, 407fbc <ferror@plt+0x3f4c>
  407fb0:	mov	w0, #0x1                   	// #1
  407fb4:	str	w0, [x19, #8]
  407fb8:	b	407d50 <ferror@plt+0x3ce0>
  407fbc:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407fc0:	mov	x0, x21
  407fc4:	add	x1, x1, #0x9a6
  407fc8:	bl	403ba0 <strcmp@plt>
  407fcc:	cbnz	w0, 407fdc <ferror@plt+0x3f6c>
  407fd0:	mov	w0, #0x1                   	// #1
  407fd4:	str	w0, [x19, #12]
  407fd8:	b	407d50 <ferror@plt+0x3ce0>
  407fdc:	adrp	x1, 432000 <ferror@plt+0x2df90>
  407fe0:	mov	x0, x21
  407fe4:	add	x1, x1, #0xa91
  407fe8:	bl	403ba0 <strcmp@plt>
  407fec:	cbnz	w0, 407ffc <ferror@plt+0x3f8c>
  407ff0:	mov	w0, #0x1                   	// #1
  407ff4:	str	w0, [x19, #80]
  407ff8:	b	407d50 <ferror@plt+0x3ce0>
  407ffc:	mov	w20, #0x0                   	// #0
  408000:	b	407d0c <ferror@plt+0x3c9c>
  408004:	stp	x29, x30, [sp, #-288]!
  408008:	mov	x29, sp
  40800c:	stp	x19, x20, [sp, #16]
  408010:	str	q0, [sp, #96]
  408014:	str	q1, [sp, #112]
  408018:	str	q2, [sp, #128]
  40801c:	str	q3, [sp, #144]
  408020:	str	q4, [sp, #160]
  408024:	str	q5, [sp, #176]
  408028:	str	q6, [sp, #192]
  40802c:	str	q7, [sp, #208]
  408030:	stp	x1, x2, [sp, #232]
  408034:	stp	x3, x4, [sp, #248]
  408038:	stp	x5, x6, [sp, #264]
  40803c:	str	x7, [sp, #280]
  408040:	cbz	x0, 4080c8 <ferror@plt+0x4058>
  408044:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  408048:	add	x19, x19, #0x990
  40804c:	ldr	w1, [x19, #84]
  408050:	cbz	w1, 4080dc <ferror@plt+0x406c>
  408054:	add	x1, sp, #0x120
  408058:	stp	x1, x1, [sp, #64]
  40805c:	add	x1, sp, #0xe0
  408060:	str	x1, [sp, #80]
  408064:	mov	w1, #0xffffffc8            	// #-56
  408068:	str	w1, [sp, #88]
  40806c:	mov	w1, #0xffffff80            	// #-128
  408070:	str	w1, [sp, #92]
  408074:	add	x1, sp, #0x20
  408078:	ldp	x2, x3, [sp, #64]
  40807c:	stp	x2, x3, [sp, #32]
  408080:	ldp	x2, x3, [sp, #80]
  408084:	stp	x2, x3, [sp, #48]
  408088:	bl	41a1fc <ferror@plt+0x1618c>
  40808c:	mov	x20, x0
  408090:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  408094:	ldr	w2, [x19, #88]
  408098:	ldr	x19, [x1, #2384]
  40809c:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  4080a0:	cmp	w2, #0x0
  4080a4:	ldr	x1, [x1, #2376]
  4080a8:	csel	x19, x19, x1, ne  // ne = any
  4080ac:	mov	x1, x19
  4080b0:	bl	4035a0 <fputs@plt>
  4080b4:	mov	x0, x19
  4080b8:	bl	403d80 <fflush@plt>
  4080bc:	mov	x0, x20
  4080c0:	bl	4110d0 <ferror@plt+0xd060>
  4080c4:	b	4080dc <ferror@plt+0x406c>
  4080c8:	adrp	x2, 432000 <ferror@plt+0x2df90>
  4080cc:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4080d0:	add	x2, x2, #0xa9c
  4080d4:	add	x1, x1, #0x4e8
  4080d8:	bl	412328 <ferror@plt+0xe2b8>
  4080dc:	ldp	x19, x20, [sp, #16]
  4080e0:	ldp	x29, x30, [sp], #288
  4080e4:	ret
  4080e8:	stp	x29, x30, [sp, #-288]!
  4080ec:	mov	x29, sp
  4080f0:	stp	x19, x20, [sp, #16]
  4080f4:	str	q0, [sp, #96]
  4080f8:	str	q1, [sp, #112]
  4080fc:	str	q2, [sp, #128]
  408100:	str	q3, [sp, #144]
  408104:	str	q4, [sp, #160]
  408108:	str	q5, [sp, #176]
  40810c:	str	q6, [sp, #192]
  408110:	str	q7, [sp, #208]
  408114:	stp	x1, x2, [sp, #232]
  408118:	stp	x3, x4, [sp, #248]
  40811c:	stp	x5, x6, [sp, #264]
  408120:	str	x7, [sp, #280]
  408124:	cbz	x0, 4081ac <ferror@plt+0x413c>
  408128:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  40812c:	add	x19, x19, #0x990
  408130:	ldr	w1, [x19, #92]
  408134:	cbz	w1, 4081c4 <ferror@plt+0x4154>
  408138:	add	x1, sp, #0x120
  40813c:	stp	x1, x1, [sp, #64]
  408140:	add	x1, sp, #0xe0
  408144:	str	x1, [sp, #80]
  408148:	mov	w1, #0xffffffc8            	// #-56
  40814c:	str	w1, [sp, #88]
  408150:	mov	w1, #0xffffff80            	// #-128
  408154:	str	w1, [sp, #92]
  408158:	add	x1, sp, #0x20
  40815c:	ldp	x2, x3, [sp, #64]
  408160:	stp	x2, x3, [sp, #32]
  408164:	ldp	x2, x3, [sp, #80]
  408168:	stp	x2, x3, [sp, #48]
  40816c:	bl	41a1fc <ferror@plt+0x1618c>
  408170:	mov	x20, x0
  408174:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  408178:	ldr	w2, [x19, #88]
  40817c:	ldr	x19, [x1, #2384]
  408180:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  408184:	cmp	w2, #0x0
  408188:	ldr	x1, [x1, #2376]
  40818c:	csel	x19, x19, x1, ne  // ne = any
  408190:	mov	x1, x19
  408194:	bl	4035a0 <fputs@plt>
  408198:	mov	x0, x19
  40819c:	bl	403d80 <fflush@plt>
  4081a0:	mov	x0, x20
  4081a4:	bl	4110d0 <ferror@plt+0xd060>
  4081a8:	b	4081c4 <ferror@plt+0x4154>
  4081ac:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4081b0:	add	x1, x1, #0x4e8
  4081b4:	adrp	x2, 432000 <ferror@plt+0x2df90>
  4081b8:	add	x1, x1, #0xb
  4081bc:	add	x2, x2, #0xa9c
  4081c0:	bl	412328 <ferror@plt+0xe2b8>
  4081c4:	ldp	x19, x20, [sp, #16]
  4081c8:	ldp	x29, x30, [sp], #288
  4081cc:	ret
  4081d0:	stp	x29, x30, [sp, #-48]!
  4081d4:	mov	x29, sp
  4081d8:	str	x19, [sp, #16]
  4081dc:	cbz	x0, 408200 <ferror@plt+0x4190>
  4081e0:	bl	4036c0 <opendir@plt>
  4081e4:	str	x0, [sp, #40]
  4081e8:	mov	x19, x0
  4081ec:	cbnz	x0, 408224 <ferror@plt+0x41b4>
  4081f0:	mov	x0, x19
  4081f4:	ldr	x19, [sp, #16]
  4081f8:	ldp	x29, x30, [sp], #48
  4081fc:	ret
  408200:	mov	x19, x0
  408204:	adrp	x2, 437000 <ferror@plt+0x32f90>
  408208:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  40820c:	add	x2, x2, #0x4ce
  408210:	add	x1, x1, #0xb75
  408214:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408218:	add	x0, x0, #0x41f
  40821c:	bl	412328 <ferror@plt+0xe2b8>
  408220:	b	4081f0 <ferror@plt+0x4180>
  408224:	add	x0, sp, #0x28
  408228:	mov	w1, #0x8                   	// #8
  40822c:	bl	41a0cc <ferror@plt+0x1605c>
  408230:	mov	x19, x0
  408234:	b	4081f0 <ferror@plt+0x4180>
  408238:	stp	x29, x30, [sp, #-64]!
  40823c:	mov	x29, sp
  408240:	stp	x19, x20, [sp, #16]
  408244:	mov	x20, x0
  408248:	stp	x21, x22, [sp, #32]
  40824c:	mov	x21, x2
  408250:	stp	x23, x24, [sp, #48]
  408254:	bl	4081d0 <ferror@plt+0x4160>
  408258:	mov	x19, x0
  40825c:	cbnz	x0, 4082c8 <ferror@plt+0x4258>
  408260:	bl	403f60 <__errno_location@plt>
  408264:	ldr	w24, [x0]
  408268:	mov	x4, #0x0                   	// #0
  40826c:	mov	x3, #0x0                   	// #0
  408270:	mov	x2, #0x0                   	// #0
  408274:	mov	x1, #0xffffffffffffffff    	// #-1
  408278:	mov	x0, x20
  40827c:	bl	42d3dc <ferror@plt+0x2936c>
  408280:	mov	x20, x0
  408284:	bl	409474 <ferror@plt+0x5404>
  408288:	mov	w22, w0
  40828c:	mov	w0, w24
  408290:	bl	4094b0 <ferror@plt+0x5440>
  408294:	mov	w23, w0
  408298:	mov	w0, w24
  40829c:	bl	41a5ec <ferror@plt+0x1657c>
  4082a0:	mov	x4, x20
  4082a4:	mov	x5, x0
  4082a8:	mov	w2, w23
  4082ac:	mov	w1, w22
  4082b0:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  4082b4:	add	x3, x3, #0xb38
  4082b8:	mov	x0, x21
  4082bc:	bl	408d04 <ferror@plt+0x4c94>
  4082c0:	mov	x0, x20
  4082c4:	bl	4110d0 <ferror@plt+0xd060>
  4082c8:	mov	x0, x19
  4082cc:	ldp	x19, x20, [sp, #16]
  4082d0:	ldp	x21, x22, [sp, #32]
  4082d4:	ldp	x23, x24, [sp, #48]
  4082d8:	ldp	x29, x30, [sp], #64
  4082dc:	ret
  4082e0:	stp	x29, x30, [sp, #-32]!
  4082e4:	mov	x29, sp
  4082e8:	str	x19, [sp, #16]
  4082ec:	cbz	x0, 40830c <ferror@plt+0x429c>
  4082f0:	mov	x19, x0
  4082f4:	mov	x0, #0x8                   	// #8
  4082f8:	bl	410f8c <ferror@plt+0xcf1c>
  4082fc:	str	x19, [x0]
  408300:	ldr	x19, [sp, #16]
  408304:	ldp	x29, x30, [sp], #32
  408308:	ret
  40830c:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408310:	add	x1, x1, #0xb75
  408314:	add	x1, x1, #0x16
  408318:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  40831c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408320:	add	x2, x2, #0xb59
  408324:	add	x0, x0, #0x41f
  408328:	bl	412328 <ferror@plt+0xe2b8>
  40832c:	mov	x0, #0x0                   	// #0
  408330:	b	408300 <ferror@plt+0x4290>
  408334:	stp	x29, x30, [sp, #-48]!
  408338:	mov	x29, sp
  40833c:	stp	x19, x20, [sp, #16]
  408340:	stp	x21, x22, [sp, #32]
  408344:	cbz	x0, 4083a0 <ferror@plt+0x4330>
  408348:	mov	x20, x0
  40834c:	adrp	x22, 46d000 <ferror@plt+0x68f90>
  408350:	ldr	x0, [x0]
  408354:	adrp	x21, 433000 <ferror@plt+0x2ef90>
  408358:	add	x22, x22, #0x620
  40835c:	add	x21, x21, #0xb72
  408360:	bl	403a20 <readdir@plt>
  408364:	mov	x19, x0
  408368:	cbz	x19, 4083c4 <ferror@plt+0x4354>
  40836c:	add	x19, x19, #0x13
  408370:	mov	x1, x22
  408374:	mov	x0, x19
  408378:	bl	403ba0 <strcmp@plt>
  40837c:	cbz	w0, 408390 <ferror@plt+0x4320>
  408380:	mov	x1, x21
  408384:	mov	x0, x19
  408388:	bl	403ba0 <strcmp@plt>
  40838c:	cbnz	w0, 4083c4 <ferror@plt+0x4354>
  408390:	ldr	x0, [x20]
  408394:	bl	403a20 <readdir@plt>
  408398:	mov	x19, x0
  40839c:	b	408368 <ferror@plt+0x42f8>
  4083a0:	mov	x19, #0x0                   	// #0
  4083a4:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4083a8:	add	x1, x1, #0xb75
  4083ac:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4083b0:	add	x1, x1, #0x2a
  4083b4:	add	x2, x2, #0xb66
  4083b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4083bc:	add	x0, x0, #0x41f
  4083c0:	bl	412328 <ferror@plt+0xe2b8>
  4083c4:	mov	x0, x19
  4083c8:	ldp	x19, x20, [sp, #16]
  4083cc:	ldp	x21, x22, [sp, #32]
  4083d0:	ldp	x29, x30, [sp], #48
  4083d4:	ret
  4083d8:	cbz	x0, 4083e4 <ferror@plt+0x4374>
  4083dc:	ldr	x0, [x0]
  4083e0:	b	403bf0 <rewinddir@plt>
  4083e4:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4083e8:	add	x1, x1, #0xb75
  4083ec:	add	x1, x1, #0x3a
  4083f0:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4083f4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4083f8:	add	x2, x2, #0xb66
  4083fc:	add	x0, x0, #0x41f
  408400:	b	412328 <ferror@plt+0xe2b8>
  408404:	cbz	x0, 408430 <ferror@plt+0x43c0>
  408408:	stp	x29, x30, [sp, #-32]!
  40840c:	mov	x29, sp
  408410:	str	x19, [sp, #16]
  408414:	mov	x19, x0
  408418:	ldr	x0, [x0]
  40841c:	bl	403a60 <closedir@plt>
  408420:	mov	x0, x19
  408424:	ldr	x19, [sp, #16]
  408428:	ldp	x29, x30, [sp], #32
  40842c:	b	4110d0 <ferror@plt+0xd060>
  408430:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408434:	add	x1, x1, #0xb75
  408438:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  40843c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408440:	add	x2, x2, #0xb66
  408444:	add	x1, x1, #0x47
  408448:	add	x0, x0, #0x41f
  40844c:	b	412328 <ferror@plt+0xe2b8>
  408450:	stp	x29, x30, [sp, #-64]!
  408454:	mov	x29, sp
  408458:	stp	x19, x20, [sp, #16]
  40845c:	stp	x21, x22, [sp, #32]
  408460:	stp	x23, x24, [sp, #48]
  408464:	cbz	x0, 40848c <ferror@plt+0x441c>
  408468:	mov	x19, x0
  40846c:	mov	x21, x1
  408470:	mov	x0, x1
  408474:	bl	403580 <strlen@plt>
  408478:	sxtw	x22, w0
  40847c:	mov	x20, #0x0                   	// #0
  408480:	ldr	x24, [x19, x20, lsl #3]
  408484:	mov	w23, w20
  408488:	cbnz	x24, 4084a8 <ferror@plt+0x4438>
  40848c:	mov	w23, #0xffffffff            	// #-1
  408490:	mov	w0, w23
  408494:	ldp	x19, x20, [sp, #16]
  408498:	ldp	x21, x22, [sp, #32]
  40849c:	ldp	x23, x24, [sp, #48]
  4084a0:	ldp	x29, x30, [sp], #64
  4084a4:	ret
  4084a8:	mov	x2, x22
  4084ac:	mov	x1, x21
  4084b0:	mov	x0, x24
  4084b4:	bl	4038e0 <strncmp@plt>
  4084b8:	cbnz	w0, 4084c8 <ferror@plt+0x4458>
  4084bc:	ldrb	w0, [x24, x22]
  4084c0:	cmp	w0, #0x3d
  4084c4:	b.eq	408490 <ferror@plt+0x4420>  // b.none
  4084c8:	add	x20, x20, #0x1
  4084cc:	b	408480 <ferror@plt+0x4410>
  4084d0:	stp	x29, x30, [sp, #-48]!
  4084d4:	mov	x29, sp
  4084d8:	stp	x19, x20, [sp, #16]
  4084dc:	mov	x19, x1
  4084e0:	str	x21, [sp, #32]
  4084e4:	cbz	x1, 408514 <ferror@plt+0x44a4>
  4084e8:	mov	x21, x0
  4084ec:	bl	408450 <ferror@plt+0x43e0>
  4084f0:	mov	w20, w0
  4084f4:	cmn	w0, #0x1
  4084f8:	b.ne	408534 <ferror@plt+0x44c4>  // b.any
  4084fc:	mov	x19, #0x0                   	// #0
  408500:	mov	x0, x19
  408504:	ldp	x19, x20, [sp, #16]
  408508:	ldr	x21, [sp, #32]
  40850c:	ldp	x29, x30, [sp], #48
  408510:	ret
  408514:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408518:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  40851c:	add	x2, x2, #0xbc8
  408520:	add	x1, x1, #0xbfe
  408524:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408528:	add	x0, x0, #0x41f
  40852c:	bl	412328 <ferror@plt+0xe2b8>
  408530:	b	408500 <ferror@plt+0x4490>
  408534:	mov	x0, x19
  408538:	bl	403580 <strlen@plt>
  40853c:	ldr	x19, [x21, w20, sxtw #3]
  408540:	add	x1, x0, #0x1
  408544:	add	x19, x19, x1
  408548:	b	408500 <ferror@plt+0x4490>
  40854c:	stp	x29, x30, [sp, #-64]!
  408550:	mov	x29, sp
  408554:	stp	x19, x20, [sp, #16]
  408558:	stp	x21, x22, [sp, #32]
  40855c:	str	x23, [sp, #48]
  408560:	cbz	x1, 4085c4 <ferror@plt+0x4554>
  408564:	mov	x21, x1
  408568:	mov	x19, x0
  40856c:	mov	x22, x2
  408570:	mov	w20, w3
  408574:	mov	x0, x21
  408578:	mov	w1, #0x3d                  	// #61
  40857c:	bl	403d10 <strchr@plt>
  408580:	cbnz	x0, 408600 <ferror@plt+0x4590>
  408584:	mov	x1, x21
  408588:	mov	x0, x19
  40858c:	bl	408450 <ferror@plt+0x43e0>
  408590:	cmn	w0, #0x1
  408594:	b.eq	40860c <ferror@plt+0x459c>  // b.none
  408598:	cbz	w20, 4085e8 <ferror@plt+0x4578>
  40859c:	sbfiz	x20, x0, #3, #32
  4085a0:	ldr	x0, [x19, x20]
  4085a4:	bl	4110d0 <ferror@plt+0xd060>
  4085a8:	mov	x2, x22
  4085ac:	mov	x1, x21
  4085b0:	adrp	x0, 433000 <ferror@plt+0x2ef90>
  4085b4:	add	x0, x0, #0xbf8
  4085b8:	bl	41a234 <ferror@plt+0x161c4>
  4085bc:	str	x0, [x19, x20]
  4085c0:	b	4085e8 <ferror@plt+0x4578>
  4085c4:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4085c8:	add	x2, x2, #0xbc8
  4085cc:	mov	x19, #0x0                   	// #0
  4085d0:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4085d4:	add	x1, x1, #0xbfe
  4085d8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4085dc:	add	x1, x1, #0x11
  4085e0:	add	x0, x0, #0x41f
  4085e4:	bl	412328 <ferror@plt+0xe2b8>
  4085e8:	mov	x0, x19
  4085ec:	ldp	x19, x20, [sp, #16]
  4085f0:	ldp	x21, x22, [sp, #32]
  4085f4:	ldr	x23, [sp, #48]
  4085f8:	ldp	x29, x30, [sp], #64
  4085fc:	ret
  408600:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408604:	add	x2, x2, #0xbd9
  408608:	b	4085cc <ferror@plt+0x455c>
  40860c:	cbz	x19, 40865c <ferror@plt+0x45ec>
  408610:	mov	x0, x19
  408614:	bl	41bd04 <ferror@plt+0x17c94>
  408618:	mov	w20, w0
  40861c:	add	w1, w20, #0x2
  408620:	mov	x0, x19
  408624:	sbfiz	x23, x20, #3, #32
  408628:	mov	x2, #0x8                   	// #8
  40862c:	sxtw	x1, w1
  408630:	bl	411254 <ferror@plt+0xd1e4>
  408634:	mov	x19, x0
  408638:	add	x20, x0, w20, sxtw #3
  40863c:	mov	x2, x22
  408640:	mov	x1, x21
  408644:	adrp	x0, 433000 <ferror@plt+0x2ef90>
  408648:	add	x0, x0, #0xbf8
  40864c:	bl	41a234 <ferror@plt+0x161c4>
  408650:	str	x0, [x19, x23]
  408654:	str	xzr, [x20, #8]
  408658:	b	4085e8 <ferror@plt+0x4578>
  40865c:	mov	w20, #0x0                   	// #0
  408660:	b	40861c <ferror@plt+0x45ac>
  408664:	stp	x29, x30, [sp, #-64]!
  408668:	mov	x29, sp
  40866c:	stp	x19, x20, [sp, #16]
  408670:	stp	x21, x22, [sp, #32]
  408674:	stp	x23, x24, [sp, #48]
  408678:	cbz	x1, 4086bc <ferror@plt+0x464c>
  40867c:	mov	x20, x1
  408680:	mov	x19, x0
  408684:	mov	w1, #0x3d                  	// #61
  408688:	mov	x0, x20
  40868c:	bl	403d10 <strchr@plt>
  408690:	cbnz	x0, 4086f8 <ferror@plt+0x4688>
  408694:	cbz	x19, 4086e0 <ferror@plt+0x4670>
  408698:	mov	x0, x20
  40869c:	mov	x23, x19
  4086a0:	bl	403580 <strlen@plt>
  4086a4:	mov	x24, x19
  4086a8:	sxtw	x22, w0
  4086ac:	ldr	x21, [x24]
  4086b0:	cbnz	x21, 408704 <ferror@plt+0x4694>
  4086b4:	str	xzr, [x23]
  4086b8:	b	4086e0 <ferror@plt+0x4670>
  4086bc:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4086c0:	add	x2, x2, #0xbc8
  4086c4:	mov	x19, #0x0                   	// #0
  4086c8:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4086cc:	add	x1, x1, #0xbfe
  4086d0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4086d4:	add	x1, x1, #0x22
  4086d8:	add	x0, x0, #0x41f
  4086dc:	bl	412328 <ferror@plt+0xe2b8>
  4086e0:	mov	x0, x19
  4086e4:	ldp	x19, x20, [sp, #16]
  4086e8:	ldp	x21, x22, [sp, #32]
  4086ec:	ldp	x23, x24, [sp, #48]
  4086f0:	ldp	x29, x30, [sp], #64
  4086f4:	ret
  4086f8:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4086fc:	add	x2, x2, #0xbd9
  408700:	b	4086c4 <ferror@plt+0x4654>
  408704:	mov	x2, x22
  408708:	mov	x1, x20
  40870c:	mov	x0, x21
  408710:	bl	4038e0 <strncmp@plt>
  408714:	cbnz	w0, 408724 <ferror@plt+0x46b4>
  408718:	ldrb	w0, [x21, x22]
  40871c:	cmp	w0, #0x3d
  408720:	b.eq	408730 <ferror@plt+0x46c0>  // b.none
  408724:	str	x21, [x23], #8
  408728:	add	x24, x24, #0x8
  40872c:	b	4086ac <ferror@plt+0x463c>
  408730:	mov	x0, x21
  408734:	bl	4110d0 <ferror@plt+0xd060>
  408738:	b	408728 <ferror@plt+0x46b8>
  40873c:	cbz	x0, 408744 <ferror@plt+0x46d4>
  408740:	b	403f70 <getenv@plt>
  408744:	stp	x29, x30, [sp, #-16]!
  408748:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  40874c:	add	x1, x1, #0xbfe
  408750:	mov	x29, sp
  408754:	add	x1, x1, #0x35
  408758:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  40875c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408760:	add	x2, x2, #0xbc8
  408764:	add	x0, x0, #0x41f
  408768:	bl	412328 <ferror@plt+0xe2b8>
  40876c:	mov	x0, #0x0                   	// #0
  408770:	ldp	x29, x30, [sp], #16
  408774:	ret
  408778:	stp	x29, x30, [sp, #-48]!
  40877c:	mov	x29, sp
  408780:	stp	x19, x20, [sp, #16]
  408784:	str	x21, [sp, #32]
  408788:	cbz	x0, 4087c0 <ferror@plt+0x4750>
  40878c:	mov	x20, x1
  408790:	mov	x19, x0
  408794:	mov	w21, w2
  408798:	mov	w1, #0x3d                  	// #61
  40879c:	bl	403d10 <strchr@plt>
  4087a0:	cbnz	x0, 4087f4 <ferror@plt+0x4784>
  4087a4:	mov	w2, w21
  4087a8:	mov	x1, x20
  4087ac:	mov	x0, x19
  4087b0:	bl	403660 <setenv@plt>
  4087b4:	cmp	w0, #0x0
  4087b8:	cset	w0, eq  // eq = none
  4087bc:	b	4087e4 <ferror@plt+0x4774>
  4087c0:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4087c4:	add	x2, x2, #0xbc8
  4087c8:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4087cc:	add	x1, x1, #0xbfe
  4087d0:	add	x1, x1, #0x3e
  4087d4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4087d8:	add	x0, x0, #0x41f
  4087dc:	bl	412328 <ferror@plt+0xe2b8>
  4087e0:	mov	w0, #0x0                   	// #0
  4087e4:	ldp	x19, x20, [sp, #16]
  4087e8:	ldr	x21, [sp, #32]
  4087ec:	ldp	x29, x30, [sp], #48
  4087f0:	ret
  4087f4:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4087f8:	add	x2, x2, #0xbd9
  4087fc:	b	4087c8 <ferror@plt+0x4758>
  408800:	cbz	x0, 408830 <ferror@plt+0x47c0>
  408804:	stp	x29, x30, [sp, #-32]!
  408808:	mov	w1, #0x3d                  	// #61
  40880c:	mov	x29, sp
  408810:	str	x19, [sp, #16]
  408814:	mov	x19, x0
  408818:	bl	403d10 <strchr@plt>
  40881c:	cbnz	x0, 408850 <ferror@plt+0x47e0>
  408820:	mov	x0, x19
  408824:	ldr	x19, [sp, #16]
  408828:	ldp	x29, x30, [sp], #32
  40882c:	b	403de0 <unsetenv@plt>
  408830:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408834:	add	x1, x1, #0xbfe
  408838:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  40883c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408840:	add	x2, x2, #0xbc8
  408844:	add	x1, x1, #0x47
  408848:	add	x0, x0, #0x41f
  40884c:	b	412328 <ferror@plt+0xe2b8>
  408850:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408854:	add	x1, x1, #0xbfe
  408858:	add	x1, x1, #0x47
  40885c:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408860:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408864:	add	x2, x2, #0xbd9
  408868:	add	x0, x0, #0x41f
  40886c:	ldr	x19, [sp, #16]
  408870:	ldp	x29, x30, [sp], #32
  408874:	b	40884c <ferror@plt+0x47dc>
  408878:	stp	x29, x30, [sp, #-80]!
  40887c:	mov	x29, sp
  408880:	stp	x23, x24, [sp, #48]
  408884:	adrp	x24, 48d000 <ferror@plt+0x88f90>
  408888:	ldr	x0, [x24, #2392]
  40888c:	stp	x19, x20, [sp, #16]
  408890:	mov	x20, #0x0                   	// #0
  408894:	stp	x21, x22, [sp, #32]
  408898:	mov	w22, #0x0                   	// #0
  40889c:	str	x25, [sp, #64]
  4088a0:	bl	41bd04 <ferror@plt+0x17c94>
  4088a4:	mov	w21, w0
  4088a8:	add	w0, w0, #0x1
  4088ac:	mov	x1, #0x8                   	// #8
  4088b0:	sxtw	x0, w0
  4088b4:	bl	41120c <ferror@plt+0xd19c>
  4088b8:	mov	x19, x0
  4088bc:	sbfiz	x25, x22, #3, #32
  4088c0:	add	x0, x19, w22, sxtw #3
  4088c4:	cmp	w21, w20
  4088c8:	b.gt	4088ec <ferror@plt+0x487c>
  4088cc:	ldp	x21, x22, [sp, #32]
  4088d0:	ldp	x23, x24, [sp, #48]
  4088d4:	ldr	x25, [sp, #64]
  4088d8:	str	xzr, [x0]
  4088dc:	mov	x0, x19
  4088e0:	ldp	x19, x20, [sp, #16]
  4088e4:	ldp	x29, x30, [sp], #80
  4088e8:	ret
  4088ec:	ldr	x0, [x24, #2392]
  4088f0:	mov	w1, #0x3d                  	// #61
  4088f4:	ldr	x23, [x0, x20, lsl #3]
  4088f8:	mov	x0, x23
  4088fc:	bl	403d10 <strchr@plt>
  408900:	cbz	x0, 408918 <ferror@plt+0x48a8>
  408904:	add	w22, w22, #0x1
  408908:	sub	x1, x0, x23
  40890c:	mov	x0, x23
  408910:	bl	41a118 <ferror@plt+0x160a8>
  408914:	str	x0, [x19, x25]
  408918:	add	x20, x20, #0x1
  40891c:	b	4088bc <ferror@plt+0x484c>
  408920:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  408924:	ldr	x0, [x0, #2392]
  408928:	b	41b648 <ferror@plt+0x175d8>
  40892c:	stp	x29, x30, [sp, #-80]!
  408930:	mov	x29, sp
  408934:	ldp	x4, x5, [x2]
  408938:	stp	x4, x5, [sp, #48]
  40893c:	ldp	x2, x3, [x2, #16]
  408940:	stp	x19, x20, [sp, #16]
  408944:	mov	x19, x0
  408948:	mov	x0, x1
  40894c:	add	x1, sp, #0x30
  408950:	str	x21, [sp, #32]
  408954:	stp	x2, x3, [sp, #64]
  408958:	bl	41a1fc <ferror@plt+0x1618c>
  40895c:	ldr	x21, [x19]
  408960:	mov	x20, x0
  408964:	mov	x2, #0x0                   	// #0
  408968:	mov	x1, x21
  40896c:	bl	41a2ac <ferror@plt+0x1623c>
  408970:	str	x0, [x19]
  408974:	mov	x0, x21
  408978:	bl	4110d0 <ferror@plt+0xd060>
  40897c:	mov	x0, x20
  408980:	ldp	x19, x20, [sp, #16]
  408984:	ldr	x21, [sp, #32]
  408988:	ldp	x29, x30, [sp], #80
  40898c:	b	4110d0 <ferror@plt+0xd060>
  408990:	stp	x29, x30, [sp, #-96]!
  408994:	mov	x29, sp
  408998:	stp	x19, x20, [sp, #16]
  40899c:	mov	x20, x2
  4089a0:	stp	x21, x22, [sp, #32]
  4089a4:	mov	w22, w0
  4089a8:	mov	x21, x3
  4089ac:	str	x23, [sp, #48]
  4089b0:	mov	w23, w1
  4089b4:	cbnz	w0, 4089e0 <ferror@plt+0x4970>
  4089b8:	adrp	x4, 433000 <ferror@plt+0x2ef90>
  4089bc:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  4089c0:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4089c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4089c8:	add	x4, x4, #0xc60
  4089cc:	add	x3, x3, #0xd55
  4089d0:	add	x1, x1, #0xc50
  4089d4:	add	x0, x0, #0x41f
  4089d8:	mov	w2, #0x186                 	// #390
  4089dc:	bl	412514 <ferror@plt+0xe4a4>
  4089e0:	cbnz	x20, 408a0c <ferror@plt+0x499c>
  4089e4:	adrp	x4, 432000 <ferror@plt+0x2df90>
  4089e8:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  4089ec:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4089f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4089f4:	add	x4, x4, #0xa9c
  4089f8:	add	x3, x3, #0xd55
  4089fc:	add	x1, x1, #0xc50
  408a00:	add	x0, x0, #0x41f
  408a04:	mov	w2, #0x187                 	// #391
  408a08:	bl	412514 <ferror@plt+0xe4a4>
  408a0c:	mov	x0, #0x10                  	// #16
  408a10:	bl	418f40 <ferror@plt+0x14ed0>
  408a14:	mov	x19, x0
  408a18:	ldp	x0, x1, [x21]
  408a1c:	stp	x0, x1, [sp, #64]
  408a20:	ldp	x0, x1, [x21, #16]
  408a24:	stp	w22, w23, [x19]
  408a28:	stp	x0, x1, [sp, #80]
  408a2c:	add	x1, sp, #0x40
  408a30:	mov	x0, x20
  408a34:	bl	41a1fc <ferror@plt+0x1618c>
  408a38:	str	x0, [x19, #8]
  408a3c:	mov	x0, x19
  408a40:	ldp	x19, x20, [sp, #16]
  408a44:	ldp	x21, x22, [sp, #32]
  408a48:	ldr	x23, [sp, #48]
  408a4c:	ldp	x29, x30, [sp], #96
  408a50:	ret
  408a54:	stp	x29, x30, [sp, #-272]!
  408a58:	mov	x29, sp
  408a5c:	str	x19, [sp, #16]
  408a60:	str	q0, [sp, #96]
  408a64:	str	q1, [sp, #112]
  408a68:	str	q2, [sp, #128]
  408a6c:	str	q3, [sp, #144]
  408a70:	str	q4, [sp, #160]
  408a74:	str	q5, [sp, #176]
  408a78:	str	q6, [sp, #192]
  408a7c:	str	q7, [sp, #208]
  408a80:	stp	x3, x4, [sp, #232]
  408a84:	stp	x5, x6, [sp, #248]
  408a88:	str	x7, [sp, #264]
  408a8c:	cbz	x2, 408abc <ferror@plt+0x4a4c>
  408a90:	cbnz	w0, 408af0 <ferror@plt+0x4a80>
  408a94:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408a98:	add	x1, x1, #0xd55
  408a9c:	add	x1, x1, #0x13
  408aa0:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408aa4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408aa8:	add	x2, x2, #0xc60
  408aac:	add	x0, x0, #0x41f
  408ab0:	mov	x19, #0x0                   	// #0
  408ab4:	bl	412328 <ferror@plt+0xe2b8>
  408ab8:	b	408ae0 <ferror@plt+0x4a70>
  408abc:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408ac0:	add	x1, x1, #0xd55
  408ac4:	mov	x19, x2
  408ac8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408acc:	adrp	x2, 432000 <ferror@plt+0x2df90>
  408ad0:	add	x1, x1, #0x13
  408ad4:	add	x2, x2, #0xa9c
  408ad8:	add	x0, x0, #0x41f
  408adc:	bl	412328 <ferror@plt+0xe2b8>
  408ae0:	mov	x0, x19
  408ae4:	ldr	x19, [sp, #16]
  408ae8:	ldp	x29, x30, [sp], #272
  408aec:	ret
  408af0:	add	x3, sp, #0x110
  408af4:	stp	x3, x3, [sp, #64]
  408af8:	add	x3, sp, #0xe0
  408afc:	str	x3, [sp, #80]
  408b00:	mov	w3, #0xffffffd8            	// #-40
  408b04:	str	w3, [sp, #88]
  408b08:	mov	w3, #0xffffff80            	// #-128
  408b0c:	str	w3, [sp, #92]
  408b10:	add	x3, sp, #0x20
  408b14:	ldp	x4, x5, [sp, #64]
  408b18:	stp	x4, x5, [sp, #32]
  408b1c:	ldp	x4, x5, [sp, #80]
  408b20:	stp	x4, x5, [sp, #48]
  408b24:	bl	408990 <ferror@plt+0x4920>
  408b28:	mov	x19, x0
  408b2c:	b	408ae0 <ferror@plt+0x4a70>
  408b30:	stp	x29, x30, [sp, #-48]!
  408b34:	mov	x29, sp
  408b38:	stp	x19, x20, [sp, #16]
  408b3c:	stp	x21, x22, [sp, #32]
  408b40:	cbz	x2, 408b58 <ferror@plt+0x4ae8>
  408b44:	mov	w21, w0
  408b48:	cbnz	w0, 408b90 <ferror@plt+0x4b20>
  408b4c:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408b50:	add	x2, x2, #0xc60
  408b54:	b	408b60 <ferror@plt+0x4af0>
  408b58:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408b5c:	add	x2, x2, #0xc73
  408b60:	mov	x19, #0x0                   	// #0
  408b64:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408b68:	add	x1, x1, #0xd55
  408b6c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408b70:	add	x1, x1, #0x1f
  408b74:	add	x0, x0, #0x41f
  408b78:	bl	412328 <ferror@plt+0xe2b8>
  408b7c:	mov	x0, x19
  408b80:	ldp	x19, x20, [sp, #16]
  408b84:	ldp	x21, x22, [sp, #32]
  408b88:	ldp	x29, x30, [sp], #48
  408b8c:	ret
  408b90:	mov	w22, w1
  408b94:	mov	x20, x2
  408b98:	mov	x0, #0x10                  	// #16
  408b9c:	bl	418f40 <ferror@plt+0x14ed0>
  408ba0:	mov	x19, x0
  408ba4:	mov	x0, x20
  408ba8:	stp	w21, w22, [x19]
  408bac:	bl	41a07c <ferror@plt+0x1600c>
  408bb0:	str	x0, [x19, #8]
  408bb4:	b	408b7c <ferror@plt+0x4b0c>
  408bb8:	cbz	x0, 408be8 <ferror@plt+0x4b78>
  408bbc:	stp	x29, x30, [sp, #-32]!
  408bc0:	mov	x29, sp
  408bc4:	str	x19, [sp, #16]
  408bc8:	mov	x19, x0
  408bcc:	ldr	x0, [x0, #8]
  408bd0:	bl	4110d0 <ferror@plt+0xd060>
  408bd4:	mov	x1, x19
  408bd8:	mov	x0, #0x10                  	// #16
  408bdc:	ldr	x19, [sp, #16]
  408be0:	ldp	x29, x30, [sp], #32
  408be4:	b	419388 <ferror@plt+0x15318>
  408be8:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408bec:	add	x1, x1, #0xd55
  408bf0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  408bf4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408bf8:	add	x2, x2, #0x843
  408bfc:	add	x1, x1, #0x33
  408c00:	add	x0, x0, #0x41f
  408c04:	b	412328 <ferror@plt+0xe2b8>
  408c08:	stp	x29, x30, [sp, #-32]!
  408c0c:	mov	x29, sp
  408c10:	stp	x19, x20, [sp, #16]
  408c14:	cbz	x0, 408ca8 <ferror@plt+0x4c38>
  408c18:	mov	x19, x0
  408c1c:	ldr	w0, [x0]
  408c20:	cbnz	w0, 408c50 <ferror@plt+0x4be0>
  408c24:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  408c28:	add	x3, x3, #0xd55
  408c2c:	adrp	x4, 433000 <ferror@plt+0x2ef90>
  408c30:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408c34:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408c38:	add	x4, x4, #0xc59
  408c3c:	add	x3, x3, #0x4d
  408c40:	add	x1, x1, #0xc50
  408c44:	add	x0, x0, #0x41f
  408c48:	mov	w2, #0x1f0                 	// #496
  408c4c:	bl	412514 <ferror@plt+0xe4a4>
  408c50:	ldr	x0, [x19, #8]
  408c54:	cbnz	x0, 408c84 <ferror@plt+0x4c14>
  408c58:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  408c5c:	add	x3, x3, #0xd55
  408c60:	adrp	x4, 433000 <ferror@plt+0x2ef90>
  408c64:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408c68:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408c6c:	add	x4, x4, #0xc6c
  408c70:	add	x3, x3, #0x4d
  408c74:	add	x1, x1, #0xc50
  408c78:	add	x0, x0, #0x41f
  408c7c:	mov	w2, #0x1f1                 	// #497
  408c80:	bl	412514 <ferror@plt+0xe4a4>
  408c84:	mov	x0, #0x10                  	// #16
  408c88:	bl	418f40 <ferror@plt+0x14ed0>
  408c8c:	mov	x20, x0
  408c90:	ldp	x0, x1, [x19]
  408c94:	stp	x0, x1, [x20]
  408c98:	ldr	x0, [x19, #8]
  408c9c:	bl	41a07c <ferror@plt+0x1600c>
  408ca0:	str	x0, [x20, #8]
  408ca4:	b	408ccc <ferror@plt+0x4c5c>
  408ca8:	mov	x20, #0x0                   	// #0
  408cac:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408cb0:	add	x1, x1, #0xd55
  408cb4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  408cb8:	add	x1, x1, #0x40
  408cbc:	add	x2, x2, #0x843
  408cc0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408cc4:	add	x0, x0, #0x41f
  408cc8:	bl	412328 <ferror@plt+0xe2b8>
  408ccc:	mov	x0, x20
  408cd0:	ldp	x19, x20, [sp, #16]
  408cd4:	ldp	x29, x30, [sp], #32
  408cd8:	ret
  408cdc:	cbz	x0, 408cfc <ferror@plt+0x4c8c>
  408ce0:	ldr	w3, [x0]
  408ce4:	cmp	w3, w1
  408ce8:	b.ne	408cfc <ferror@plt+0x4c8c>  // b.any
  408cec:	ldr	w0, [x0, #4]
  408cf0:	cmp	w0, w2
  408cf4:	cset	w0, eq  // eq = none
  408cf8:	ret
  408cfc:	mov	w0, #0x0                   	// #0
  408d00:	b	408cf8 <ferror@plt+0x4c88>
  408d04:	stp	x29, x30, [sp, #-256]!
  408d08:	mov	x29, sp
  408d0c:	str	x19, [sp, #16]
  408d10:	mov	x19, x0
  408d14:	str	q0, [sp, #96]
  408d18:	str	q1, [sp, #112]
  408d1c:	str	q2, [sp, #128]
  408d20:	str	q3, [sp, #144]
  408d24:	str	q4, [sp, #160]
  408d28:	str	q5, [sp, #176]
  408d2c:	str	q6, [sp, #192]
  408d30:	str	q7, [sp, #208]
  408d34:	stp	x4, x5, [sp, #224]
  408d38:	stp	x6, x7, [sp, #240]
  408d3c:	cbz	x0, 408d90 <ferror@plt+0x4d20>
  408d40:	mov	w0, w1
  408d44:	mov	w1, w2
  408d48:	mov	x2, x3
  408d4c:	add	x3, sp, #0x100
  408d50:	stp	x3, x3, [sp, #64]
  408d54:	add	x3, sp, #0xe0
  408d58:	str	x3, [sp, #80]
  408d5c:	mov	w3, #0xffffffe0            	// #-32
  408d60:	str	w3, [sp, #88]
  408d64:	mov	w3, #0xffffff80            	// #-128
  408d68:	str	w3, [sp, #92]
  408d6c:	add	x3, sp, #0x20
  408d70:	ldp	x4, x5, [sp, #64]
  408d74:	stp	x4, x5, [sp, #32]
  408d78:	ldp	x4, x5, [sp, #80]
  408d7c:	stp	x4, x5, [sp, #48]
  408d80:	bl	408990 <ferror@plt+0x4920>
  408d84:	ldr	x1, [x19]
  408d88:	cbnz	x1, 408d9c <ferror@plt+0x4d2c>
  408d8c:	str	x0, [x19]
  408d90:	ldr	x19, [sp, #16]
  408d94:	ldp	x29, x30, [sp], #256
  408d98:	ret
  408d9c:	ldr	x3, [x0, #8]
  408da0:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408da4:	mov	w1, #0x10                  	// #16
  408da8:	add	x2, x2, #0xc83
  408dac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408db0:	add	x0, x0, #0x41f
  408db4:	bl	4122b4 <ferror@plt+0xe244>
  408db8:	b	408d90 <ferror@plt+0x4d20>
  408dbc:	stp	x29, x30, [sp, #-32]!
  408dc0:	mov	x29, sp
  408dc4:	str	x19, [sp, #16]
  408dc8:	mov	x19, x0
  408dcc:	cbz	x0, 408dec <ferror@plt+0x4d7c>
  408dd0:	mov	w0, w1
  408dd4:	mov	w1, w2
  408dd8:	mov	x2, x3
  408ddc:	bl	408b30 <ferror@plt+0x4ac0>
  408de0:	ldr	x1, [x19]
  408de4:	cbnz	x1, 408df8 <ferror@plt+0x4d88>
  408de8:	str	x0, [x19]
  408dec:	ldr	x19, [sp, #16]
  408df0:	ldp	x29, x30, [sp], #32
  408df4:	ret
  408df8:	ldr	x19, [sp, #16]
  408dfc:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408e00:	ldp	x29, x30, [sp], #32
  408e04:	add	x2, x2, #0xc83
  408e08:	ldr	x3, [x0, #8]
  408e0c:	mov	w1, #0x10                  	// #16
  408e10:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408e14:	add	x0, x0, #0x41f
  408e18:	b	4122b4 <ferror@plt+0xe244>
  408e1c:	mov	x2, x0
  408e20:	mov	x0, x1
  408e24:	cbz	x1, 408e30 <ferror@plt+0x4dc0>
  408e28:	cbnz	x2, 408e50 <ferror@plt+0x4de0>
  408e2c:	b	408bb8 <ferror@plt+0x4b48>
  408e30:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  408e34:	add	x1, x1, #0xd55
  408e38:	add	x1, x1, #0x5a
  408e3c:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408e40:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408e44:	add	x2, x2, #0xd49
  408e48:	add	x0, x0, #0x41f
  408e4c:	b	412328 <ferror@plt+0xe2b8>
  408e50:	ldr	x1, [x2]
  408e54:	cbz	x1, 408e74 <ferror@plt+0x4e04>
  408e58:	ldr	x3, [x0, #8]
  408e5c:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  408e60:	mov	w1, #0x10                  	// #16
  408e64:	add	x2, x2, #0xc83
  408e68:	adrp	x0, 438000 <ferror@plt+0x33f90>
  408e6c:	add	x0, x0, #0x41f
  408e70:	b	4122b4 <ferror@plt+0xe244>
  408e74:	str	x0, [x2]
  408e78:	ret
  408e7c:	cbz	x0, 408eac <ferror@plt+0x4e3c>
  408e80:	stp	x29, x30, [sp, #-32]!
  408e84:	mov	x29, sp
  408e88:	str	x19, [sp, #16]
  408e8c:	mov	x19, x0
  408e90:	ldr	x0, [x0]
  408e94:	cbz	x0, 408ea0 <ferror@plt+0x4e30>
  408e98:	bl	408bb8 <ferror@plt+0x4b48>
  408e9c:	str	xzr, [x19]
  408ea0:	ldr	x19, [sp, #16]
  408ea4:	ldp	x29, x30, [sp], #32
  408ea8:	ret
  408eac:	ret
  408eb0:	stp	x29, x30, [sp, #-256]!
  408eb4:	mov	x29, sp
  408eb8:	str	q0, [sp, #80]
  408ebc:	str	q1, [sp, #96]
  408ec0:	str	q2, [sp, #112]
  408ec4:	str	q3, [sp, #128]
  408ec8:	str	q4, [sp, #144]
  408ecc:	str	q5, [sp, #160]
  408ed0:	str	q6, [sp, #176]
  408ed4:	str	q7, [sp, #192]
  408ed8:	stp	x2, x3, [sp, #208]
  408edc:	stp	x4, x5, [sp, #224]
  408ee0:	stp	x6, x7, [sp, #240]
  408ee4:	cbz	x0, 408f2c <ferror@plt+0x4ebc>
  408ee8:	ldr	x0, [x0]
  408eec:	cbz	x0, 408f2c <ferror@plt+0x4ebc>
  408ef0:	add	x2, sp, #0x100
  408ef4:	stp	x2, x2, [sp, #48]
  408ef8:	add	x2, sp, #0xd0
  408efc:	str	x2, [sp, #64]
  408f00:	mov	w2, #0xffffffd0            	// #-48
  408f04:	str	w2, [sp, #72]
  408f08:	mov	w2, #0xffffff80            	// #-128
  408f0c:	str	w2, [sp, #76]
  408f10:	add	x0, x0, #0x8
  408f14:	ldp	x2, x3, [sp, #48]
  408f18:	stp	x2, x3, [sp, #16]
  408f1c:	ldp	x2, x3, [sp, #64]
  408f20:	stp	x2, x3, [sp, #32]
  408f24:	add	x2, sp, #0x10
  408f28:	bl	40892c <ferror@plt+0x48bc>
  408f2c:	ldp	x29, x30, [sp], #256
  408f30:	ret
  408f34:	stp	x29, x30, [sp, #-272]!
  408f38:	mov	x29, sp
  408f3c:	stp	x19, x20, [sp, #16]
  408f40:	mov	x19, x0
  408f44:	mov	x20, x2
  408f48:	str	q0, [sp, #96]
  408f4c:	str	q1, [sp, #112]
  408f50:	str	q2, [sp, #128]
  408f54:	str	q3, [sp, #144]
  408f58:	str	q4, [sp, #160]
  408f5c:	str	q5, [sp, #176]
  408f60:	str	q6, [sp, #192]
  408f64:	str	q7, [sp, #208]
  408f68:	stp	x3, x4, [sp, #232]
  408f6c:	stp	x5, x6, [sp, #248]
  408f70:	str	x7, [sp, #264]
  408f74:	bl	408e1c <ferror@plt+0x4dac>
  408f78:	cbz	x19, 408fc4 <ferror@plt+0x4f54>
  408f7c:	ldr	x0, [x19]
  408f80:	cbz	x0, 408fc4 <ferror@plt+0x4f54>
  408f84:	add	x1, sp, #0x110
  408f88:	stp	x1, x1, [sp, #64]
  408f8c:	add	x1, sp, #0xe0
  408f90:	str	x1, [sp, #80]
  408f94:	mov	w1, #0xffffffd8            	// #-40
  408f98:	str	w1, [sp, #88]
  408f9c:	mov	w1, #0xffffff80            	// #-128
  408fa0:	str	w1, [sp, #92]
  408fa4:	add	x0, x0, #0x8
  408fa8:	ldp	x2, x3, [sp, #64]
  408fac:	stp	x2, x3, [sp, #32]
  408fb0:	mov	x1, x20
  408fb4:	ldp	x2, x3, [sp, #80]
  408fb8:	stp	x2, x3, [sp, #48]
  408fbc:	add	x2, sp, #0x20
  408fc0:	bl	40892c <ferror@plt+0x48bc>
  408fc4:	ldp	x19, x20, [sp, #16]
  408fc8:	ldp	x29, x30, [sp], #272
  408fcc:	ret
  408fd0:	mov	w1, w2
  408fd4:	b	404000 <mkdir@plt>
  408fd8:	b	403860 <open@plt>
  408fdc:	stp	x29, x30, [sp, #-112]!
  408fe0:	mov	x29, sp
  408fe4:	stp	x19, x20, [sp, #16]
  408fe8:	stp	x21, x22, [sp, #32]
  408fec:	stp	x23, x24, [sp, #48]
  408ff0:	stp	x25, x26, [sp, #64]
  408ff4:	stp	x27, x28, [sp, #80]
  408ff8:	cbz	x0, 409034 <ferror@plt+0x4fc4>
  408ffc:	adrp	x19, 433000 <ferror@plt+0x2ef90>
  409000:	add	x19, x19, #0xed4
  409004:	mov	x21, x0
  409008:	mov	x22, x1
  40900c:	mov	w23, w2
  409010:	mov	w24, w3
  409014:	mov	x1, x19
  409018:	bl	41ba0c <ferror@plt+0x1799c>
  40901c:	mov	x27, x0
  409020:	cbnz	x0, 409070 <ferror@plt+0x5000>
  409024:	bl	403f60 <__errno_location@plt>
  409028:	mov	w1, #0x16                  	// #22
  40902c:	str	w1, [x0]
  409030:	b	409050 <ferror@plt+0x4fe0>
  409034:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  409038:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40903c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  409040:	add	x2, x2, #0xdc1
  409044:	add	x1, x1, #0x10a
  409048:	add	x0, x0, #0x41f
  40904c:	bl	412328 <ferror@plt+0xe2b8>
  409050:	mov	w0, #0xffffffff            	// #-1
  409054:	ldp	x19, x20, [sp, #16]
  409058:	ldp	x21, x22, [sp, #32]
  40905c:	ldp	x23, x24, [sp, #48]
  409060:	ldp	x25, x26, [sp, #64]
  409064:	ldp	x27, x28, [sp, #80]
  409068:	ldp	x29, x30, [sp], #112
  40906c:	ret
  409070:	mov	x1, x19
  409074:	mov	x2, #0x6                   	// #6
  409078:	bl	4038e0 <strncmp@plt>
  40907c:	cbnz	w0, 409024 <ferror@plt+0x4fb4>
  409080:	add	x0, sp, #0x60
  409084:	bl	40ea60 <ferror@plt+0xa9f0>
  409088:	ldp	x0, x28, [sp, #96]
  40908c:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  409090:	adrp	x20, 434000 <ferror@plt+0x2ff90>
  409094:	add	x20, x20, #0x10a
  409098:	add	x20, x20, #0xd
  40909c:	mov	x19, #0x24                  	// #36
  4090a0:	mov	x26, #0x1e61                	// #7777
  4090a4:	eor	x0, x28, x0
  4090a8:	ldr	w28, [x1, #2592]
  4090ac:	add	w2, w28, #0x1
  4090b0:	str	w2, [x1, #2592]
  4090b4:	add	x28, x0, w28, sxtw
  4090b8:	add	x25, x28, #0xbd, lsl #12
  4090bc:	add	x25, x25, #0xde4
  4090c0:	sdiv	x2, x28, x19
  4090c4:	sdiv	x1, x2, x19
  4090c8:	msub	x0, x2, x19, x28
  4090cc:	msub	x2, x1, x19, x2
  4090d0:	ldrb	w0, [x20, x0]
  4090d4:	strb	w0, [x27]
  4090d8:	ldrb	w0, [x20, x2]
  4090dc:	sdiv	x2, x1, x19
  4090e0:	strb	w0, [x27, #1]
  4090e4:	msub	x1, x2, x19, x1
  4090e8:	ldrb	w0, [x20, x1]
  4090ec:	sdiv	x1, x2, x19
  4090f0:	strb	w0, [x27, #2]
  4090f4:	msub	x2, x1, x19, x2
  4090f8:	ldrb	w0, [x20, x2]
  4090fc:	sdiv	x2, x1, x19
  409100:	strb	w0, [x27, #3]
  409104:	msub	x1, x2, x19, x1
  409108:	ldrb	w0, [x20, x1]
  40910c:	sdiv	x1, x2, x19
  409110:	strb	w0, [x27, #4]
  409114:	msub	x1, x1, x19, x2
  409118:	mov	w2, w24
  40911c:	ldrb	w0, [x20, x1]
  409120:	mov	w1, w23
  409124:	strb	w0, [x27, #5]
  409128:	mov	x0, x21
  40912c:	blr	x22
  409130:	tbz	w0, #31, 409054 <ferror@plt+0x4fe4>
  409134:	bl	403f60 <__errno_location@plt>
  409138:	ldr	w0, [x0]
  40913c:	cmp	w0, #0x11
  409140:	b.ne	409050 <ferror@plt+0x4fe0>  // b.any
  409144:	add	x28, x28, x26
  409148:	cmp	x28, x25
  40914c:	b.ne	4090c0 <ferror@plt+0x5050>  // b.any
  409150:	b	409050 <ferror@plt+0x4fe0>
  409154:	stp	x29, x30, [sp, #-144]!
  409158:	mov	x29, sp
  40915c:	stp	x19, x20, [sp, #16]
  409160:	stp	x21, x22, [sp, #32]
  409164:	mov	x21, x2
  409168:	stp	x23, x24, [sp, #48]
  40916c:	mov	x24, x1
  409170:	mov	x23, x0
  409174:	stp	x25, x26, [sp, #64]
  409178:	stp	x27, x28, [sp, #80]
  40917c:	str	x3, [sp, #96]
  409180:	bl	403580 <strlen@plt>
  409184:	str	w0, [sp, #108]
  409188:	mov	x0, #0x0                   	// #0
  40918c:	bl	41c330 <ferror@plt+0x182c0>
  409190:	mov	x19, x0
  409194:	ldr	x0, [sp, #96]
  409198:	cbz	x0, 4092b8 <ferror@plt+0x5248>
  40919c:	ldr	x24, [x0]
  4091a0:	mov	w27, #0x1                   	// #1
  4091a4:	ldrsw	x22, [sp, #108]
  4091a8:	mov	w0, #0x1                   	// #1
  4091ac:	mov	x20, #0x0                   	// #0
  4091b0:	mov	x25, #0x0                   	// #0
  4091b4:	stp	w0, wzr, [sp, #112]
  4091b8:	cbz	x24, 409334 <ferror@plt+0x52c4>
  4091bc:	ldr	x0, [sp, #96]
  4091c0:	cbz	x0, 4092c0 <ferror@plt+0x5250>
  4091c4:	ldr	x0, [x0, w27, sxtw #3]
  4091c8:	add	w27, w27, #0x1
  4091cc:	str	x0, [sp, #120]
  4091d0:	ldrb	w0, [x24]
  4091d4:	cbz	w0, 4092b0 <ferror@plt+0x5240>
  4091d8:	ldr	w0, [sp, #108]
  4091dc:	mov	x28, x24
  4091e0:	cbnz	w0, 409304 <ferror@plt+0x5294>
  4091e4:	mov	x0, x28
  4091e8:	bl	403580 <strlen@plt>
  4091ec:	add	x26, x28, x0
  4091f0:	ldr	w0, [sp, #108]
  4091f4:	cbz	w0, 409280 <ferror@plt+0x5210>
  4091f8:	add	x6, x28, x22
  4091fc:	str	x6, [sp, #128]
  409200:	cmp	x26, x6
  409204:	b.cc	409224 <ferror@plt+0x51b4>  // b.lo, b.ul, b.last
  409208:	sub	x20, x26, x22
  40920c:	mov	x2, x22
  409210:	mov	x1, x23
  409214:	mov	x0, x20
  409218:	bl	4038e0 <strncmp@plt>
  40921c:	ldr	x6, [sp, #128]
  409220:	cbz	w0, 40931c <ferror@plt+0x52ac>
  409224:	mov	x20, x26
  409228:	add	x7, x24, x22
  40922c:	str	x7, [sp, #136]
  409230:	cmp	x20, x7
  409234:	b.cc	409258 <ferror@plt+0x51e8>  // b.lo, b.ul, b.last
  409238:	sub	x6, x20, x22
  40923c:	mov	x2, x22
  409240:	mov	x0, x6
  409244:	mov	x1, x23
  409248:	str	x6, [sp, #128]
  40924c:	bl	4038e0 <strncmp@plt>
  409250:	ldp	x6, x7, [sp, #128]
  409254:	cbz	w0, 409324 <ferror@plt+0x52b4>
  409258:	ldr	w0, [sp, #116]
  40925c:	cbnz	w0, 40932c <ferror@plt+0x52bc>
  409260:	cmp	x20, x28
  409264:	sub	x2, x28, x24
  409268:	csel	x25, x25, x24, hi  // hi = pmore
  40926c:	mov	x1, x24
  409270:	mov	x0, x19
  409274:	bl	41c2bc <ferror@plt+0x1824c>
  409278:	mov	w0, #0x1                   	// #1
  40927c:	str	w0, [sp, #116]
  409280:	cmp	x28, x26
  409284:	b.eq	4092b0 <ferror@plt+0x5240>  // b.none
  409288:	ldr	w0, [sp, #112]
  40928c:	cbnz	w0, 40929c <ferror@plt+0x522c>
  409290:	mov	x1, x23
  409294:	mov	x0, x19
  409298:	bl	41c1d4 <ferror@plt+0x18164>
  40929c:	sub	x2, x26, x28
  4092a0:	mov	x1, x28
  4092a4:	mov	x0, x19
  4092a8:	bl	41c2bc <ferror@plt+0x1824c>
  4092ac:	str	wzr, [sp, #112]
  4092b0:	ldr	x24, [sp, #120]
  4092b4:	b	4091b8 <ferror@plt+0x5148>
  4092b8:	mov	w27, #0x0                   	// #0
  4092bc:	b	4091a4 <ferror@plt+0x5134>
  4092c0:	ldr	w1, [x21, #24]
  4092c4:	ldr	x0, [x21]
  4092c8:	tbnz	w1, #31, 4092e4 <ferror@plt+0x5274>
  4092cc:	add	x1, x0, #0xf
  4092d0:	and	x1, x1, #0xfffffffffffffff8
  4092d4:	str	x1, [x21]
  4092d8:	ldr	x0, [x0]
  4092dc:	str	x0, [sp, #120]
  4092e0:	b	4091d0 <ferror@plt+0x5160>
  4092e4:	add	w2, w1, #0x8
  4092e8:	str	w2, [x21, #24]
  4092ec:	cmp	w2, #0x0
  4092f0:	b.gt	4092cc <ferror@plt+0x525c>
  4092f4:	ldr	x0, [x21, #8]
  4092f8:	add	x0, x0, w1, sxtw
  4092fc:	b	4092d8 <ferror@plt+0x5268>
  409300:	add	x28, x28, x22
  409304:	mov	x2, x22
  409308:	mov	x1, x23
  40930c:	mov	x0, x28
  409310:	bl	4038e0 <strncmp@plt>
  409314:	cbz	w0, 409300 <ferror@plt+0x5290>
  409318:	b	4091e4 <ferror@plt+0x5174>
  40931c:	mov	x26, x20
  409320:	b	4091fc <ferror@plt+0x518c>
  409324:	mov	x20, x6
  409328:	b	40922c <ferror@plt+0x51bc>
  40932c:	mov	x25, #0x0                   	// #0
  409330:	b	409280 <ferror@plt+0x5210>
  409334:	cbz	x25, 409364 <ferror@plt+0x52f4>
  409338:	mov	x0, x19
  40933c:	mov	w1, #0x1                   	// #1
  409340:	bl	41be08 <ferror@plt+0x17d98>
  409344:	mov	x0, x25
  409348:	ldp	x19, x20, [sp, #16]
  40934c:	ldp	x21, x22, [sp, #32]
  409350:	ldp	x23, x24, [sp, #48]
  409354:	ldp	x25, x26, [sp, #64]
  409358:	ldp	x27, x28, [sp, #80]
  40935c:	ldp	x29, x30, [sp], #144
  409360:	b	41a07c <ferror@plt+0x1600c>
  409364:	cbz	x20, 409374 <ferror@plt+0x5304>
  409368:	mov	x1, x20
  40936c:	mov	x0, x19
  409370:	bl	41c1d4 <ferror@plt+0x18164>
  409374:	mov	x0, x19
  409378:	mov	w1, #0x0                   	// #0
  40937c:	ldp	x19, x20, [sp, #16]
  409380:	ldp	x21, x22, [sp, #32]
  409384:	ldp	x23, x24, [sp, #48]
  409388:	ldp	x25, x26, [sp, #64]
  40938c:	ldp	x27, x28, [sp, #80]
  409390:	ldp	x29, x30, [sp], #144
  409394:	b	41be08 <ferror@plt+0x17d98>
  409398:	stp	x29, x30, [sp, #-160]!
  40939c:	mov	x29, sp
  4093a0:	stp	x19, x20, [sp, #16]
  4093a4:	mov	x20, x0
  4093a8:	mov	w19, w1
  4093ac:	tbnz	w19, #4, 409450 <ferror@plt+0x53e0>
  4093b0:	tbz	w19, #3, 40946c <ferror@plt+0x53fc>
  4093b4:	mov	x0, x20
  4093b8:	mov	w1, #0x1                   	// #1
  4093bc:	bl	403b40 <access@plt>
  4093c0:	cbnz	w0, 40946c <ferror@plt+0x53fc>
  4093c4:	bl	4036a0 <getuid@plt>
  4093c8:	cbnz	w0, 40945c <ferror@plt+0x53ec>
  4093cc:	tbz	w19, #1, 4093f0 <ferror@plt+0x5380>
  4093d0:	add	x1, sp, #0x20
  4093d4:	mov	x0, x20
  4093d8:	bl	431b10 <ferror@plt+0x2daa0>
  4093dc:	cbnz	w0, 4093f0 <ferror@plt+0x5380>
  4093e0:	ldr	w0, [sp, #48]
  4093e4:	and	w0, w0, #0xf000
  4093e8:	cmp	w0, #0xa, lsl #12
  4093ec:	b.eq	40945c <ferror@plt+0x53ec>  // b.none
  4093f0:	mov	w0, #0xd                   	// #13
  4093f4:	tst	w19, w0
  4093f8:	b.eq	409448 <ferror@plt+0x53d8>  // b.none
  4093fc:	add	x1, sp, #0x20
  409400:	mov	x0, x20
  409404:	bl	431af0 <ferror@plt+0x2da80>
  409408:	cbnz	w0, 409448 <ferror@plt+0x53d8>
  40940c:	tbz	w19, #0, 409420 <ferror@plt+0x53b0>
  409410:	ldr	w0, [sp, #48]
  409414:	and	w0, w0, #0xf000
  409418:	cmp	w0, #0x8, lsl #12
  40941c:	b.eq	40945c <ferror@plt+0x53ec>  // b.none
  409420:	tbz	w19, #2, 409434 <ferror@plt+0x53c4>
  409424:	ldr	w0, [sp, #48]
  409428:	and	w0, w0, #0xf000
  40942c:	cmp	w0, #0x4, lsl #12
  409430:	b.eq	40945c <ferror@plt+0x53ec>  // b.none
  409434:	tbz	w19, #3, 409448 <ferror@plt+0x53d8>
  409438:	ldr	w1, [sp, #48]
  40943c:	mov	w0, #0x49                  	// #73
  409440:	tst	w1, w0
  409444:	b.ne	40945c <ferror@plt+0x53ec>  // b.any
  409448:	mov	w0, #0x0                   	// #0
  40944c:	b	409460 <ferror@plt+0x53f0>
  409450:	mov	w1, #0x0                   	// #0
  409454:	bl	403b40 <access@plt>
  409458:	cbnz	w0, 4093b0 <ferror@plt+0x5340>
  40945c:	mov	w0, #0x1                   	// #1
  409460:	ldp	x19, x20, [sp, #16]
  409464:	ldp	x29, x30, [sp], #160
  409468:	ret
  40946c:	and	w19, w19, #0xfffffff7
  409470:	b	4093cc <ferror@plt+0x535c>
  409474:	stp	x29, x30, [sp, #-32]!
  409478:	mov	x29, sp
  40947c:	str	x19, [sp, #16]
  409480:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  409484:	add	x19, x19, #0xa20
  409488:	ldr	w0, [x19, #4]
  40948c:	cbnz	w0, 4094a0 <ferror@plt+0x5430>
  409490:	adrp	x0, 433000 <ferror@plt+0x2ef90>
  409494:	add	x0, x0, #0xdce
  409498:	bl	415d88 <ferror@plt+0x11d18>
  40949c:	str	w0, [x19, #4]
  4094a0:	ldr	w0, [x19, #4]
  4094a4:	ldr	x19, [sp, #16]
  4094a8:	ldp	x29, x30, [sp], #32
  4094ac:	ret
  4094b0:	sub	w0, w0, #0x1
  4094b4:	cmp	w0, #0x27
  4094b8:	b.hi	4094d0 <ferror@plt+0x5460>  // b.pmore
  4094bc:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  4094c0:	add	x1, x1, #0x10a
  4094c4:	add	x1, x1, #0x32
  4094c8:	ldrb	w0, [x1, w0, uxtw]
  4094cc:	ret
  4094d0:	mov	w0, #0x18                  	// #24
  4094d4:	b	4094cc <ferror@plt+0x545c>
  4094d8:	mov	x12, #0x1080                	// #4224
  4094dc:	sub	sp, sp, x12
  4094e0:	stp	x29, x30, [sp]
  4094e4:	mov	x29, sp
  4094e8:	stp	x19, x20, [sp, #16]
  4094ec:	stp	x21, x22, [sp, #32]
  4094f0:	stp	x23, x24, [sp, #48]
  4094f4:	stp	x25, x26, [sp, #64]
  4094f8:	stp	x27, x28, [sp, #80]
  4094fc:	str	x3, [sp, #104]
  409500:	str	x2, [sp, #120]
  409504:	cbnz	x1, 409678 <ferror@plt+0x5608>
  409508:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40950c:	add	x3, x3, #0x10a
  409510:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  409514:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  409518:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40951c:	add	x4, x4, #0xf7e
  409520:	add	x3, x3, #0x5a
  409524:	add	x1, x1, #0xde1
  409528:	add	x0, x0, #0x41f
  40952c:	mov	w2, #0x288                 	// #648
  409530:	bl	420128 <ferror@plt+0x1c0b8>
  409534:	mov	x3, x21
  409538:	mov	x2, #0x1000                	// #4096
  40953c:	mov	x1, #0x1                   	// #1
  409540:	add	x0, sp, #0x80
  409544:	bl	403c30 <fread@plt>
  409548:	mov	x23, x0
  40954c:	bl	403f60 <__errno_location@plt>
  409550:	ldr	w28, [x0]
  409554:	adds	x27, x22, x23
  409558:	cset	x0, cs  // cs = hs, nlast
  40955c:	str	x0, [sp, #112]
  409560:	add	x0, x27, #0x1
  409564:	cmp	x0, x19
  409568:	b.hi	4095b0 <ferror@plt+0x5540>  // b.pmore
  40956c:	mov	x0, x21
  409570:	bl	404070 <ferror@plt>
  409574:	cbz	w0, 40963c <ferror@plt+0x55cc>
  409578:	bl	409474 <ferror@plt+0x5404>
  40957c:	mov	w19, w0
  409580:	mov	w0, w28
  409584:	bl	4094b0 <ferror@plt+0x5440>
  409588:	mov	w22, w0
  40958c:	mov	w0, w28
  409590:	bl	41a5ec <ferror@plt+0x1657c>
  409594:	mov	x5, x0
  409598:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  40959c:	mov	x4, x25
  4095a0:	add	x3, x3, #0xe52
  4095a4:	mov	w2, w22
  4095a8:	mov	w1, w19
  4095ac:	b	409604 <ferror@plt+0x5594>
  4095b0:	cbz	x20, 409620 <ferror@plt+0x55b0>
  4095b4:	lsl	x19, x19, #1
  4095b8:	mov	x1, x19
  4095bc:	mov	x0, x20
  4095c0:	bl	411184 <ferror@plt+0xd114>
  4095c4:	cbnz	x0, 409634 <ferror@plt+0x55c4>
  4095c8:	bl	409474 <ferror@plt+0x5404>
  4095cc:	mov	w22, w0
  4095d0:	mov	x3, x19
  4095d4:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4095d8:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  4095dc:	add	x2, x2, #0xdee
  4095e0:	add	x1, x1, #0xe1d
  4095e4:	adrp	x0, 433000 <ferror@plt+0x2ef90>
  4095e8:	add	x0, x0, #0xe4b
  4095ec:	bl	40a94c <ferror@plt+0x68dc>
  4095f0:	mov	x5, x25
  4095f4:	mov	x4, x19
  4095f8:	mov	x3, x0
  4095fc:	mov	w1, w22
  409600:	mov	w2, #0xd                   	// #13
  409604:	mov	x0, x26
  409608:	bl	408d04 <ferror@plt+0x4c94>
  40960c:	mov	x0, x20
  409610:	bl	4110d0 <ferror@plt+0xd060>
  409614:	mov	x0, x21
  409618:	bl	4037f0 <fclose@plt>
  40961c:	b	4096d8 <ferror@plt+0x5668>
  409620:	add	x19, x23, #0x1
  409624:	mov	x0, #0x1000                	// #4096
  409628:	cmp	x19, #0x1, lsl #12
  40962c:	csel	x19, x19, x0, ls  // ls = plast
  409630:	b	4095b8 <ferror@plt+0x5548>
  409634:	mov	x20, x0
  409638:	b	409554 <ferror@plt+0x54e4>
  40963c:	mov	x2, x23
  409640:	add	x1, sp, #0x80
  409644:	add	x0, x20, x22
  409648:	bl	403510 <memcpy@plt>
  40964c:	ldr	x0, [sp, #112]
  409650:	cbz	x0, 409700 <ferror@plt+0x5690>
  409654:	bl	409474 <ferror@plt+0x5404>
  409658:	mov	w1, w0
  40965c:	mov	x4, x25
  409660:	mov	x0, x26
  409664:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  409668:	mov	w2, #0x18                  	// #24
  40966c:	add	x3, x3, #0xe6e
  409670:	bl	408d04 <ferror@plt+0x4c94>
  409674:	b	40960c <ferror@plt+0x559c>
  409678:	mov	x25, x0
  40967c:	mov	x21, x1
  409680:	mov	x26, x4
  409684:	mov	x19, #0x0                   	// #0
  409688:	mov	x22, #0x0                   	// #0
  40968c:	mov	x20, #0x0                   	// #0
  409690:	mov	x0, x21
  409694:	bl	403b50 <feof@plt>
  409698:	mov	w24, w0
  40969c:	cbz	w0, 409534 <ferror@plt+0x54c4>
  4096a0:	mov	x0, x21
  4096a4:	bl	4037f0 <fclose@plt>
  4096a8:	cbnz	x19, 4096bc <ferror@plt+0x564c>
  4096ac:	mov	x0, #0x1                   	// #1
  4096b0:	bl	410f8c <ferror@plt+0xcf1c>
  4096b4:	mov	x20, x0
  4096b8:	mov	x22, #0x0                   	// #0
  4096bc:	ldr	x0, [sp, #104]
  4096c0:	strb	wzr, [x20, x22]
  4096c4:	cbz	x0, 4096cc <ferror@plt+0x565c>
  4096c8:	str	x22, [x0]
  4096cc:	ldr	x0, [sp, #120]
  4096d0:	mov	w24, #0x1                   	// #1
  4096d4:	str	x20, [x0]
  4096d8:	mov	w0, w24
  4096dc:	mov	x12, #0x1080                	// #4224
  4096e0:	ldp	x29, x30, [sp]
  4096e4:	ldp	x19, x20, [sp, #16]
  4096e8:	ldp	x21, x22, [sp, #32]
  4096ec:	ldp	x23, x24, [sp, #48]
  4096f0:	ldp	x25, x26, [sp, #64]
  4096f4:	ldp	x27, x28, [sp, #80]
  4096f8:	add	sp, sp, x12
  4096fc:	ret
  409700:	mov	x22, x27
  409704:	b	409690 <ferror@plt+0x5620>
  409708:	stp	x29, x30, [sp, #-48]!
  40970c:	mov	x29, sp
  409710:	stp	x19, x20, [sp, #16]
  409714:	mov	x20, x1
  409718:	mov	x19, x2
  40971c:	stp	x21, x22, [sp, #32]
  409720:	mov	x21, x0
  409724:	bl	403f60 <__errno_location@plt>
  409728:	ldr	w22, [x0]
  40972c:	mov	x0, x20
  409730:	bl	42d948 <ferror@plt+0x298d8>
  409734:	mov	x20, x0
  409738:	mov	w0, w22
  40973c:	bl	41a5ec <ferror@plt+0x1657c>
  409740:	mov	x1, x20
  409744:	mov	x2, x0
  409748:	mov	x0, x19
  40974c:	bl	41a234 <ferror@plt+0x161c4>
  409750:	mov	x19, x0
  409754:	mov	x0, x20
  409758:	bl	4110d0 <ferror@plt+0xd060>
  40975c:	bl	409474 <ferror@plt+0x5404>
  409760:	mov	w4, w0
  409764:	mov	w0, w22
  409768:	bl	4094b0 <ferror@plt+0x5440>
  40976c:	mov	w2, w0
  409770:	mov	x3, x19
  409774:	mov	x0, x21
  409778:	mov	w1, w4
  40977c:	bl	408dbc <ferror@plt+0x4d4c>
  409780:	mov	x0, x19
  409784:	ldp	x19, x20, [sp, #16]
  409788:	ldp	x21, x22, [sp, #32]
  40978c:	ldp	x29, x30, [sp], #48
  409790:	b	4110d0 <ferror@plt+0xd060>
  409794:	stp	x29, x30, [sp, #-96]!
  409798:	mov	x29, sp
  40979c:	stp	x19, x20, [sp, #16]
  4097a0:	stp	x21, x22, [sp, #32]
  4097a4:	mov	x22, x1
  4097a8:	mov	x21, x5
  4097ac:	stp	x23, x24, [sp, #48]
  4097b0:	mov	x23, x2
  4097b4:	mov	w24, w3
  4097b8:	str	x25, [sp, #64]
  4097bc:	mov	w25, w4
  4097c0:	cbnz	x0, 409844 <ferror@plt+0x57d4>
  4097c4:	adrp	x19, 434000 <ferror@plt+0x2ff90>
  4097c8:	add	x19, x19, #0x12
  4097cc:	mov	x0, x19
  4097d0:	mov	w1, #0x2f                  	// #47
  4097d4:	bl	403d10 <strchr@plt>
  4097d8:	mov	x20, x0
  4097dc:	cbz	x0, 40984c <ferror@plt+0x57dc>
  4097e0:	mov	x0, x19
  4097e4:	bl	42d948 <ferror@plt+0x298d8>
  4097e8:	mov	x19, x0
  4097ec:	ldrb	w0, [x20]
  4097f0:	strb	w0, [sp, #88]
  4097f4:	strb	wzr, [sp, #89]
  4097f8:	bl	409474 <ferror@plt+0x5404>
  4097fc:	mov	w1, w0
  409800:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  409804:	add	x5, sp, #0x58
  409808:	mov	x4, x19
  40980c:	add	x3, x3, #0xe85
  409810:	mov	x0, x21
  409814:	mov	w2, #0x18                  	// #24
  409818:	bl	408d04 <ferror@plt+0x4c94>
  40981c:	mov	x0, x19
  409820:	mov	w19, #0xffffffff            	// #-1
  409824:	bl	4110d0 <ferror@plt+0xd060>
  409828:	mov	w0, w19
  40982c:	ldp	x19, x20, [sp, #16]
  409830:	ldp	x21, x22, [sp, #32]
  409834:	ldp	x23, x24, [sp, #48]
  409838:	ldr	x25, [sp, #64]
  40983c:	ldp	x29, x30, [sp], #96
  409840:	ret
  409844:	mov	x19, x0
  409848:	b	4097cc <ferror@plt+0x575c>
  40984c:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  409850:	mov	x0, x19
  409854:	add	x1, x1, #0xed4
  409858:	bl	403eb0 <strstr@plt>
  40985c:	cbnz	x0, 409890 <ferror@plt+0x5820>
  409860:	mov	x0, x19
  409864:	bl	42d948 <ferror@plt+0x298d8>
  409868:	mov	x19, x0
  40986c:	bl	409474 <ferror@plt+0x5404>
  409870:	mov	x4, x19
  409874:	mov	w1, w0
  409878:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  40987c:	mov	x0, x21
  409880:	add	x3, x3, #0xeb6
  409884:	mov	w2, #0x18                  	// #24
  409888:	bl	408d04 <ferror@plt+0x4c94>
  40988c:	b	40981c <ferror@plt+0x57ac>
  409890:	bl	425cf4 <ferror@plt+0x21c84>
  409894:	mov	x20, x0
  409898:	bl	403580 <strlen@plt>
  40989c:	add	x0, x20, x0
  4098a0:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  4098a4:	add	x1, x1, #0x72e
  4098a8:	mov	x3, #0x0                   	// #0
  4098ac:	ldurb	w2, [x0, #-1]
  4098b0:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  4098b4:	add	x0, x0, #0x773
  4098b8:	cmp	w2, #0x2f
  4098bc:	mov	x2, x19
  4098c0:	csel	x1, x1, x0, eq  // eq = none
  4098c4:	mov	x0, x20
  4098c8:	bl	41a2ac <ferror@plt+0x1623c>
  4098cc:	mov	x20, x0
  4098d0:	mov	w3, w25
  4098d4:	mov	w2, w24
  4098d8:	mov	x1, x23
  4098dc:	bl	408fdc <ferror@plt+0x4f6c>
  4098e0:	mov	w19, w0
  4098e4:	cmn	w0, #0x1
  4098e8:	b.ne	409950 <ferror@plt+0x58e0>  // b.any
  4098ec:	bl	403f60 <__errno_location@plt>
  4098f0:	ldr	w25, [x0]
  4098f4:	mov	x0, x20
  4098f8:	bl	42d948 <ferror@plt+0x298d8>
  4098fc:	mov	x22, x0
  409900:	bl	409474 <ferror@plt+0x5404>
  409904:	mov	w23, w0
  409908:	mov	w0, w25
  40990c:	bl	4094b0 <ferror@plt+0x5440>
  409910:	mov	w24, w0
  409914:	mov	w0, w25
  409918:	bl	41a5ec <ferror@plt+0x1657c>
  40991c:	mov	x4, x22
  409920:	mov	x5, x0
  409924:	mov	w2, w24
  409928:	mov	w1, w23
  40992c:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  409930:	add	x3, x3, #0xedb
  409934:	mov	x0, x21
  409938:	bl	408d04 <ferror@plt+0x4c94>
  40993c:	mov	x0, x22
  409940:	bl	4110d0 <ferror@plt+0xd060>
  409944:	mov	x0, x20
  409948:	bl	4110d0 <ferror@plt+0xd060>
  40994c:	b	409828 <ferror@plt+0x57b8>
  409950:	str	x20, [x22]
  409954:	b	409828 <ferror@plt+0x57b8>
  409958:	stp	x29, x30, [sp, #-224]!
  40995c:	mov	x29, sp
  409960:	stp	x19, x20, [sp, #16]
  409964:	stp	x21, x22, [sp, #32]
  409968:	stp	x23, x24, [sp, #48]
  40996c:	stp	x25, x26, [sp, #64]
  409970:	str	x27, [sp, #80]
  409974:	cbz	x0, 40998c <ferror@plt+0x591c>
  409978:	mov	x25, x1
  40997c:	cbnz	x1, 4099d0 <ferror@plt+0x5960>
  409980:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  409984:	add	x2, x2, #0xf0b
  409988:	b	409994 <ferror@plt+0x5924>
  40998c:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  409990:	add	x2, x2, #0xefa
  409994:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  409998:	add	x1, x1, #0x10a
  40999c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4099a0:	add	x1, x1, #0x6d
  4099a4:	add	x0, x0, #0x41f
  4099a8:	bl	412328 <ferror@plt+0xe2b8>
  4099ac:	mov	w20, #0x0                   	// #0
  4099b0:	mov	w0, w20
  4099b4:	ldp	x19, x20, [sp, #16]
  4099b8:	ldp	x21, x22, [sp, #32]
  4099bc:	ldp	x23, x24, [sp, #48]
  4099c0:	ldp	x25, x26, [sp, #64]
  4099c4:	ldr	x27, [sp, #80]
  4099c8:	ldp	x29, x30, [sp], #224
  4099cc:	ret
  4099d0:	str	xzr, [x1]
  4099d4:	mov	x21, x0
  4099d8:	mov	x22, x2
  4099dc:	mov	x20, x3
  4099e0:	cbz	x2, 4099e8 <ferror@plt+0x5978>
  4099e4:	str	xzr, [x2]
  4099e8:	mov	x0, x21
  4099ec:	bl	42d948 <ferror@plt+0x298d8>
  4099f0:	mov	w1, #0x0                   	// #0
  4099f4:	mov	x19, x0
  4099f8:	mov	x0, x21
  4099fc:	bl	403860 <open@plt>
  409a00:	mov	w21, w0
  409a04:	tbz	w0, #31, 409a58 <ferror@plt+0x59e8>
  409a08:	bl	403f60 <__errno_location@plt>
  409a0c:	ldr	w23, [x0]
  409a10:	bl	409474 <ferror@plt+0x5404>
  409a14:	mov	w21, w0
  409a18:	mov	w0, w23
  409a1c:	bl	4094b0 <ferror@plt+0x5440>
  409a20:	mov	w22, w0
  409a24:	mov	w0, w23
  409a28:	bl	41a5ec <ferror@plt+0x1657c>
  409a2c:	mov	x5, x0
  409a30:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  409a34:	mov	x4, x19
  409a38:	add	x3, x3, #0xf1c
  409a3c:	mov	w2, w22
  409a40:	mov	w1, w21
  409a44:	mov	x0, x20
  409a48:	bl	408d04 <ferror@plt+0x4c94>
  409a4c:	mov	x0, x19
  409a50:	bl	4110d0 <ferror@plt+0xd060>
  409a54:	b	4099ac <ferror@plt+0x593c>
  409a58:	add	x1, sp, #0x60
  409a5c:	bl	431b00 <ferror@plt+0x2da90>
  409a60:	tbz	w0, #31, 409aa4 <ferror@plt+0x5a34>
  409a64:	bl	403f60 <__errno_location@plt>
  409a68:	ldr	w23, [x0]
  409a6c:	mov	w0, w21
  409a70:	bl	403a90 <close@plt>
  409a74:	bl	409474 <ferror@plt+0x5404>
  409a78:	mov	w21, w0
  409a7c:	mov	w0, w23
  409a80:	bl	4094b0 <ferror@plt+0x5440>
  409a84:	mov	w22, w0
  409a88:	mov	w0, w23
  409a8c:	bl	41a5ec <ferror@plt+0x1657c>
  409a90:	mov	x5, x0
  409a94:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  409a98:	mov	x4, x19
  409a9c:	add	x3, x3, #0xf39
  409aa0:	b	409a3c <ferror@plt+0x59cc>
  409aa4:	ldr	x26, [sp, #144]
  409aa8:	cmp	x26, #0x0
  409aac:	b.le	409bc8 <ferror@plt+0x5b58>
  409ab0:	ldr	w0, [sp, #112]
  409ab4:	and	w0, w0, #0xf000
  409ab8:	cmp	w0, #0x8, lsl #12
  409abc:	b.ne	409bc8 <ferror@plt+0x5b58>  // b.any
  409ac0:	add	x27, x26, #0x1
  409ac4:	mov	x24, #0x0                   	// #0
  409ac8:	mov	x0, x27
  409acc:	bl	411120 <ferror@plt+0xd0b0>
  409ad0:	mov	x23, x0
  409ad4:	cbnz	x0, 409b34 <ferror@plt+0x5ac4>
  409ad8:	bl	409474 <ferror@plt+0x5404>
  409adc:	mov	w22, w0
  409ae0:	mov	x3, x27
  409ae4:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  409ae8:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  409aec:	add	x2, x2, #0xdee
  409af0:	add	x1, x1, #0xe1d
  409af4:	adrp	x0, 433000 <ferror@plt+0x2ef90>
  409af8:	add	x0, x0, #0xe4b
  409afc:	bl	40a94c <ferror@plt+0x68dc>
  409b00:	mov	x5, x19
  409b04:	mov	x4, x27
  409b08:	mov	x3, x0
  409b0c:	mov	w2, #0xd                   	// #13
  409b10:	mov	w1, w22
  409b14:	mov	x0, x20
  409b18:	mov	w20, #0x0                   	// #0
  409b1c:	bl	408d04 <ferror@plt+0x4c94>
  409b20:	mov	w0, w21
  409b24:	bl	403a90 <close@plt>
  409b28:	mov	x0, x19
  409b2c:	bl	4110d0 <ferror@plt+0xd060>
  409b30:	b	4099b0 <ferror@plt+0x5940>
  409b34:	sub	x2, x26, x24
  409b38:	add	x1, x23, x24
  409b3c:	mov	w0, w21
  409b40:	bl	403e20 <read@plt>
  409b44:	cmp	x0, #0x0
  409b48:	b.ge	409b98 <ferror@plt+0x5b28>  // b.tcont
  409b4c:	bl	403f60 <__errno_location@plt>
  409b50:	ldr	w27, [x0]
  409b54:	cmp	w27, #0x4
  409b58:	b.eq	409ba0 <ferror@plt+0x5b30>  // b.none
  409b5c:	mov	x0, x23
  409b60:	bl	4110d0 <ferror@plt+0xd060>
  409b64:	bl	409474 <ferror@plt+0x5404>
  409b68:	mov	w22, w0
  409b6c:	mov	w0, w27
  409b70:	bl	4094b0 <ferror@plt+0x5440>
  409b74:	mov	w23, w0
  409b78:	mov	w0, w27
  409b7c:	bl	41a5ec <ferror@plt+0x1657c>
  409b80:	mov	x5, x0
  409b84:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  409b88:	mov	x4, x19
  409b8c:	add	x3, x3, #0xf73
  409b90:	mov	w2, w23
  409b94:	b	409b10 <ferror@plt+0x5aa0>
  409b98:	b.eq	409ba8 <ferror@plt+0x5b38>  // b.none
  409b9c:	add	x24, x24, x0
  409ba0:	cmp	x26, x24
  409ba4:	b.hi	409b34 <ferror@plt+0x5ac4>  // b.pmore
  409ba8:	strb	wzr, [x23, x24]
  409bac:	cbz	x22, 409bb4 <ferror@plt+0x5b44>
  409bb0:	str	x24, [x22]
  409bb4:	str	x23, [x25]
  409bb8:	mov	w0, w21
  409bbc:	mov	w20, #0x1                   	// #1
  409bc0:	bl	403a90 <close@plt>
  409bc4:	b	409b28 <ferror@plt+0x5ab8>
  409bc8:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  409bcc:	add	x1, x1, #0xd18
  409bd0:	mov	w0, w21
  409bd4:	bl	403950 <fdopen@plt>
  409bd8:	mov	x1, x0
  409bdc:	cbnz	x0, 409c18 <ferror@plt+0x5ba8>
  409be0:	bl	403f60 <__errno_location@plt>
  409be4:	ldr	w23, [x0]
  409be8:	bl	409474 <ferror@plt+0x5404>
  409bec:	mov	w21, w0
  409bf0:	mov	w0, w23
  409bf4:	bl	4094b0 <ferror@plt+0x5440>
  409bf8:	mov	w22, w0
  409bfc:	mov	w0, w23
  409c00:	bl	41a5ec <ferror@plt+0x1657c>
  409c04:	mov	x5, x0
  409c08:	adrp	x3, 433000 <ferror@plt+0x2ef90>
  409c0c:	mov	x4, x19
  409c10:	add	x3, x3, #0xf95
  409c14:	b	409a3c <ferror@plt+0x59cc>
  409c18:	mov	x4, x20
  409c1c:	mov	x3, x22
  409c20:	mov	x2, x25
  409c24:	mov	x0, x19
  409c28:	bl	4094d8 <ferror@plt+0x5468>
  409c2c:	mov	w20, w0
  409c30:	b	409b28 <ferror@plt+0x5ab8>
  409c34:	stp	x29, x30, [sp, #-32]!
  409c38:	mov	w3, w1
  409c3c:	mov	w2, #0x0                   	// #0
  409c40:	mov	x29, sp
  409c44:	adrp	x1, 408000 <ferror@plt+0x3f90>
  409c48:	add	x1, x1, #0xfd0
  409c4c:	str	x19, [sp, #16]
  409c50:	mov	x19, x0
  409c54:	bl	408fdc <ferror@plt+0x4f6c>
  409c58:	cmn	w0, #0x1
  409c5c:	csel	x0, x19, xzr, ne  // ne = any
  409c60:	ldr	x19, [sp, #16]
  409c64:	ldp	x29, x30, [sp], #32
  409c68:	ret
  409c6c:	mov	w1, #0x1c0                 	// #448
  409c70:	b	409c34 <ferror@plt+0x5bc4>
  409c74:	mov	w3, w2
  409c78:	orr	w2, w1, #0xc0
  409c7c:	adrp	x1, 408000 <ferror@plt+0x3f90>
  409c80:	add	x1, x1, #0xfd8
  409c84:	b	408fdc <ferror@plt+0x4f6c>
  409c88:	stp	x29, x30, [sp, #-224]!
  409c8c:	mov	x29, sp
  409c90:	stp	x19, x20, [sp, #16]
  409c94:	stp	x21, x22, [sp, #32]
  409c98:	stp	x23, x24, [sp, #48]
  409c9c:	str	x25, [sp, #64]
  409ca0:	str	xzr, [sp, #88]
  409ca4:	cbz	x0, 409cd4 <ferror@plt+0x5c64>
  409ca8:	mov	x24, x0
  409cac:	mov	x25, x1
  409cb0:	mov	x19, x2
  409cb4:	mov	x21, x3
  409cb8:	cbnz	x3, 409d14 <ferror@plt+0x5ca4>
  409cbc:	cmp	x25, #0x0
  409cc0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409cc4:	b.eq	409d28 <ferror@plt+0x5cb8>  // b.none
  409cc8:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  409ccc:	add	x2, x2, #0xfe3
  409cd0:	b	409cdc <ferror@plt+0x5c6c>
  409cd4:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  409cd8:	add	x2, x2, #0xefa
  409cdc:	mov	w20, #0x0                   	// #0
  409ce0:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  409ce4:	add	x1, x1, #0x10a
  409ce8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  409cec:	add	x1, x1, #0x81
  409cf0:	add	x0, x0, #0x41f
  409cf4:	bl	412328 <ferror@plt+0xe2b8>
  409cf8:	mov	w0, w20
  409cfc:	ldp	x19, x20, [sp, #16]
  409d00:	ldp	x21, x22, [sp, #32]
  409d04:	ldp	x23, x24, [sp, #48]
  409d08:	ldr	x25, [sp, #64]
  409d0c:	ldp	x29, x30, [sp], #224
  409d10:	ret
  409d14:	ldr	x0, [x3]
  409d18:	cbz	x0, 409cbc <ferror@plt+0x5c4c>
  409d1c:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  409d20:	add	x2, x2, #0xfc3
  409d24:	b	409cdc <ferror@plt+0x5c6c>
  409d28:	cmn	x19, #0x1
  409d2c:	b.ge	409d3c <ferror@plt+0x5ccc>  // b.tcont
  409d30:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  409d34:	add	x2, x2, #0x3
  409d38:	b	409cdc <ferror@plt+0x5c6c>
  409d3c:	b.ne	409d4c <ferror@plt+0x5cdc>  // b.any
  409d40:	mov	x0, x25
  409d44:	bl	403580 <strlen@plt>
  409d48:	mov	x19, x0
  409d4c:	mov	x1, x24
  409d50:	adrp	x0, 434000 <ferror@plt+0x2ff90>
  409d54:	add	x0, x0, #0x10
  409d58:	bl	41a234 <ferror@plt+0x161c4>
  409d5c:	mov	x20, x0
  409d60:	bl	403f60 <__errno_location@plt>
  409d64:	mov	x23, x0
  409d68:	mov	w2, #0x1b6                 	// #438
  409d6c:	mov	x0, x20
  409d70:	mov	w1, #0x2                   	// #2
  409d74:	str	wzr, [x23]
  409d78:	bl	409c74 <ferror@plt+0x5c04>
  409d7c:	mov	w22, w0
  409d80:	cmn	w0, #0x1
  409d84:	b.ne	409e58 <ferror@plt+0x5de8>  // b.any
  409d88:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  409d8c:	mov	x1, x20
  409d90:	add	x2, x2, #0xedb
  409d94:	mov	x0, x21
  409d98:	bl	409708 <ferror@plt+0x5698>
  409d9c:	mov	x19, #0x0                   	// #0
  409da0:	mov	x0, x20
  409da4:	bl	4110d0 <ferror@plt+0xd060>
  409da8:	cbz	x19, 409e48 <ferror@plt+0x5dd8>
  409dac:	str	wzr, [x23]
  409db0:	mov	x1, x24
  409db4:	mov	x0, x19
  409db8:	mov	w20, #0x1                   	// #1
  409dbc:	bl	403d40 <rename@plt>
  409dc0:	cmn	w0, #0x1
  409dc4:	b.ne	409e4c <ferror@plt+0x5ddc>  // b.any
  409dc8:	ldr	w25, [x23]
  409dcc:	mov	x0, x19
  409dd0:	bl	42d948 <ferror@plt+0x298d8>
  409dd4:	mov	x22, x0
  409dd8:	mov	x0, x24
  409ddc:	bl	42d948 <ferror@plt+0x298d8>
  409de0:	mov	x20, x0
  409de4:	bl	409474 <ferror@plt+0x5404>
  409de8:	mov	w23, w0
  409dec:	mov	w0, w25
  409df0:	bl	4094b0 <ferror@plt+0x5440>
  409df4:	mov	w24, w0
  409df8:	mov	w0, w25
  409dfc:	bl	41a5ec <ferror@plt+0x1657c>
  409e00:	mov	w1, w23
  409e04:	mov	x6, x0
  409e08:	mov	x5, x20
  409e0c:	mov	x4, x22
  409e10:	mov	w2, w24
  409e14:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  409e18:	add	x3, x3, #0x82
  409e1c:	add	x0, sp, #0x58
  409e20:	bl	408d04 <ferror@plt+0x4c94>
  409e24:	mov	x0, x22
  409e28:	bl	4110d0 <ferror@plt+0xd060>
  409e2c:	mov	x0, x20
  409e30:	bl	4110d0 <ferror@plt+0xd060>
  409e34:	mov	x0, x19
  409e38:	bl	419f78 <ferror@plt+0x15f08>
  409e3c:	ldr	x1, [sp, #88]
  409e40:	mov	x0, x21
  409e44:	bl	408e1c <ferror@plt+0x4dac>
  409e48:	mov	w20, #0x0                   	// #0
  409e4c:	mov	x0, x19
  409e50:	bl	4110d0 <ferror@plt+0xd060>
  409e54:	b	409cf8 <ferror@plt+0x5c88>
  409e58:	cbz	x19, 409ef8 <ferror@plt+0x5e88>
  409e5c:	mov	x3, x19
  409e60:	mov	x2, #0x0                   	// #0
  409e64:	mov	w1, #0x0                   	// #0
  409e68:	bl	403f10 <fallocate@plt>
  409e6c:	mov	x2, x19
  409e70:	mov	x1, x25
  409e74:	mov	w0, w22
  409e78:	bl	403af0 <write@plt>
  409e7c:	tbz	x0, #63, 409eb4 <ferror@plt+0x5e44>
  409e80:	ldr	w0, [x23]
  409e84:	cmp	w0, #0x4
  409e88:	b.eq	409e6c <ferror@plt+0x5dfc>  // b.none
  409e8c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  409e90:	add	x2, x2, #0x1a
  409e94:	mov	x1, x20
  409e98:	mov	x0, x21
  409e9c:	bl	409708 <ferror@plt+0x5698>
  409ea0:	mov	w0, w22
  409ea4:	bl	403a90 <close@plt>
  409ea8:	mov	x0, x20
  409eac:	bl	419f78 <ferror@plt+0x15f08>
  409eb0:	b	409d9c <ferror@plt+0x5d2c>
  409eb4:	cmp	x0, x19
  409eb8:	b.le	409ee8 <ferror@plt+0x5e78>
  409ebc:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  409ec0:	add	x3, x3, #0x10a
  409ec4:	adrp	x4, 434000 <ferror@plt+0x2ff90>
  409ec8:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  409ecc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  409ed0:	add	x4, x4, #0x48
  409ed4:	add	x3, x3, #0x95
  409ed8:	add	x1, x1, #0xde1
  409edc:	add	x0, x0, #0x41f
  409ee0:	mov	w2, #0x44c                 	// #1100
  409ee4:	bl	420128 <ferror@plt+0x1c0b8>
  409ee8:	sub	x19, x19, x0
  409eec:	add	x25, x25, x0
  409ef0:	cmp	x19, #0x0
  409ef4:	b.gt	409e6c <ferror@plt+0x5dfc>
  409ef8:	add	x1, sp, #0x60
  409efc:	mov	w0, w22
  409f00:	bl	403930 <fstatfs@plt>
  409f04:	cbnz	w0, 409f1c <ferror@plt+0x5eac>
  409f08:	ldr	x1, [sp, #96]
  409f0c:	mov	x0, #0x683e                	// #26686
  409f10:	movk	x0, #0x9123, lsl #16
  409f14:	cmp	x1, x0
  409f18:	b.eq	409f54 <ferror@plt+0x5ee4>  // b.none
  409f1c:	str	wzr, [x23]
  409f20:	add	x1, sp, #0x60
  409f24:	mov	x0, x24
  409f28:	bl	431b10 <ferror@plt+0x2daa0>
  409f2c:	cbnz	w0, 409f54 <ferror@plt+0x5ee4>
  409f30:	ldr	x0, [sp, #144]
  409f34:	cmp	x0, #0x0
  409f38:	b.le	409f54 <ferror@plt+0x5ee4>
  409f3c:	mov	w0, w22
  409f40:	bl	403800 <fsync@plt>
  409f44:	cbz	w0, 409f54 <ferror@plt+0x5ee4>
  409f48:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  409f4c:	add	x2, x2, #0x54
  409f50:	b	409e94 <ferror@plt+0x5e24>
  409f54:	str	wzr, [x23]
  409f58:	mov	x1, x21
  409f5c:	mov	w0, w22
  409f60:	bl	419f90 <ferror@plt+0x15f20>
  409f64:	cbz	w0, 409ea8 <ferror@plt+0x5e38>
  409f68:	mov	x0, x20
  409f6c:	bl	41a07c <ferror@plt+0x1600c>
  409f70:	mov	x19, x0
  409f74:	b	409da0 <ferror@plt+0x5d30>
  409f78:	mov	w2, #0x180                 	// #384
  409f7c:	mov	w1, #0x2                   	// #2
  409f80:	b	409c74 <ferror@plt+0x5c04>
  409f84:	stp	x29, x30, [sp, #-48]!
  409f88:	mov	x5, x2
  409f8c:	mov	w4, #0x180                 	// #384
  409f90:	mov	x29, sp
  409f94:	mov	w3, #0xc2                  	// #194
  409f98:	adrp	x2, 408000 <ferror@plt+0x3f90>
  409f9c:	add	x2, x2, #0xfd8
  409fa0:	stp	x19, x20, [sp, #16]
  409fa4:	mov	x20, x1
  409fa8:	add	x1, sp, #0x28
  409fac:	bl	409794 <ferror@plt+0x5724>
  409fb0:	mov	w19, w0
  409fb4:	cmn	w0, #0x1
  409fb8:	b.eq	409fc8 <ferror@plt+0x5f58>  // b.none
  409fbc:	ldr	x0, [sp, #40]
  409fc0:	cbz	x20, 409fd8 <ferror@plt+0x5f68>
  409fc4:	str	x0, [x20]
  409fc8:	mov	w0, w19
  409fcc:	ldp	x19, x20, [sp, #16]
  409fd0:	ldp	x29, x30, [sp], #48
  409fd4:	ret
  409fd8:	bl	4110d0 <ferror@plt+0xd060>
  409fdc:	b	409fc8 <ferror@plt+0x5f58>
  409fe0:	stp	x29, x30, [sp, #-32]!
  409fe4:	mov	x5, x1
  409fe8:	mov	w4, #0x1c0                 	// #448
  409fec:	mov	x29, sp
  409ff0:	add	x1, sp, #0x18
  409ff4:	mov	w3, #0x0                   	// #0
  409ff8:	adrp	x2, 408000 <ferror@plt+0x3f90>
  409ffc:	add	x2, x2, #0xfd0
  40a000:	bl	409794 <ferror@plt+0x5724>
  40a004:	cmn	w0, #0x1
  40a008:	b.eq	40a018 <ferror@plt+0x5fa8>  // b.none
  40a00c:	ldr	x0, [sp, #24]
  40a010:	ldp	x29, x30, [sp], #32
  40a014:	ret
  40a018:	mov	x0, #0x0                   	// #0
  40a01c:	b	40a010 <ferror@plt+0x5fa0>
  40a020:	mov	x3, x1
  40a024:	cbz	x1, 40a034 <ferror@plt+0x5fc4>
  40a028:	mov	x2, #0x0                   	// #0
  40a02c:	mov	x1, #0x0                   	// #0
  40a030:	b	409154 <ferror@plt+0x50e4>
  40a034:	mov	x0, #0x0                   	// #0
  40a038:	ret
  40a03c:	stp	x29, x30, [sp, #-240]!
  40a040:	mov	x29, sp
  40a044:	str	x19, [sp, #16]
  40a048:	str	q0, [sp, #64]
  40a04c:	str	q1, [sp, #80]
  40a050:	str	q2, [sp, #96]
  40a054:	str	q3, [sp, #112]
  40a058:	str	q4, [sp, #128]
  40a05c:	str	q5, [sp, #144]
  40a060:	str	q6, [sp, #160]
  40a064:	str	q7, [sp, #176]
  40a068:	stp	x2, x3, [sp, #192]
  40a06c:	stp	x4, x5, [sp, #208]
  40a070:	stp	x6, x7, [sp, #224]
  40a074:	cbz	x0, 40a0b8 <ferror@plt+0x6048>
  40a078:	add	x2, sp, #0xf0
  40a07c:	stp	x2, x2, [sp, #32]
  40a080:	add	x2, sp, #0xc0
  40a084:	str	x2, [sp, #48]
  40a088:	mov	w2, #0xffffffd0            	// #-48
  40a08c:	str	w2, [sp, #56]
  40a090:	mov	w2, #0xffffff80            	// #-128
  40a094:	mov	x3, #0x0                   	// #0
  40a098:	str	w2, [sp, #60]
  40a09c:	add	x2, sp, #0x20
  40a0a0:	bl	409154 <ferror@plt+0x50e4>
  40a0a4:	mov	x19, x0
  40a0a8:	mov	x0, x19
  40a0ac:	ldr	x19, [sp, #16]
  40a0b0:	ldp	x29, x30, [sp], #240
  40a0b4:	ret
  40a0b8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40a0bc:	add	x1, x1, #0x10a
  40a0c0:	mov	x19, x0
  40a0c4:	add	x1, x1, #0xa8
  40a0c8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40a0cc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40a0d0:	add	x2, x2, #0xbc
  40a0d4:	add	x0, x0, #0x41f
  40a0d8:	bl	412328 <ferror@plt+0xe2b8>
  40a0dc:	b	40a0a8 <ferror@plt+0x6038>
  40a0e0:	mov	x3, x0
  40a0e4:	mov	x2, #0x0                   	// #0
  40a0e8:	mov	x1, #0x0                   	// #0
  40a0ec:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  40a0f0:	add	x0, x0, #0x773
  40a0f4:	b	409154 <ferror@plt+0x50e4>
  40a0f8:	stp	x29, x30, [sp, #-240]!
  40a0fc:	mov	x29, sp
  40a100:	stp	x1, x2, [sp, #184]
  40a104:	add	x1, sp, #0xf0
  40a108:	add	x2, sp, #0x10
  40a10c:	stp	x1, x1, [sp, #16]
  40a110:	add	x1, sp, #0xb0
  40a114:	str	x1, [sp, #32]
  40a118:	mov	w1, #0xffffffc8            	// #-56
  40a11c:	str	w1, [sp, #40]
  40a120:	mov	w1, #0xffffff80            	// #-128
  40a124:	str	w1, [sp, #44]
  40a128:	mov	x1, x0
  40a12c:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  40a130:	add	x0, x0, #0x773
  40a134:	str	q0, [sp, #48]
  40a138:	str	q1, [sp, #64]
  40a13c:	str	q2, [sp, #80]
  40a140:	str	q3, [sp, #96]
  40a144:	str	q4, [sp, #112]
  40a148:	str	q5, [sp, #128]
  40a14c:	str	q6, [sp, #144]
  40a150:	str	q7, [sp, #160]
  40a154:	stp	x3, x4, [sp, #200]
  40a158:	mov	x3, #0x0                   	// #0
  40a15c:	stp	x5, x6, [sp, #216]
  40a160:	str	x7, [sp, #232]
  40a164:	bl	409154 <ferror@plt+0x50e4>
  40a168:	ldp	x29, x30, [sp], #240
  40a16c:	ret
  40a170:	stp	x29, x30, [sp, #-64]!
  40a174:	mov	x29, sp
  40a178:	stp	x19, x20, [sp, #16]
  40a17c:	mov	w20, #0x100                 	// #256
  40a180:	stp	x21, x22, [sp, #32]
  40a184:	mov	x21, x0
  40a188:	mov	x22, x1
  40a18c:	mov	x0, #0x100                 	// #256
  40a190:	str	x23, [sp, #48]
  40a194:	bl	410f8c <ferror@plt+0xcf1c>
  40a198:	mov	x19, x0
  40a19c:	mov	w2, w20
  40a1a0:	mov	x1, x19
  40a1a4:	mov	x0, x21
  40a1a8:	bl	403670 <readlink@plt>
  40a1ac:	tbz	w0, #31, 40a22c <ferror@plt+0x61bc>
  40a1b0:	bl	403f60 <__errno_location@plt>
  40a1b4:	ldr	w23, [x0]
  40a1b8:	mov	x0, x21
  40a1bc:	bl	42d948 <ferror@plt+0x298d8>
  40a1c0:	mov	x20, x0
  40a1c4:	mov	x0, x19
  40a1c8:	bl	4110d0 <ferror@plt+0xd060>
  40a1cc:	bl	409474 <ferror@plt+0x5404>
  40a1d0:	mov	w19, w0
  40a1d4:	mov	w0, w23
  40a1d8:	bl	4094b0 <ferror@plt+0x5440>
  40a1dc:	mov	w21, w0
  40a1e0:	mov	w0, w23
  40a1e4:	bl	41a5ec <ferror@plt+0x1657c>
  40a1e8:	mov	x5, x0
  40a1ec:	mov	w1, w19
  40a1f0:	mov	x4, x20
  40a1f4:	mov	w2, w21
  40a1f8:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40a1fc:	add	x3, x3, #0xce
  40a200:	mov	x19, #0x0                   	// #0
  40a204:	mov	x0, x22
  40a208:	bl	408d04 <ferror@plt+0x4c94>
  40a20c:	mov	x0, x20
  40a210:	bl	4110d0 <ferror@plt+0xd060>
  40a214:	mov	x0, x19
  40a218:	ldp	x19, x20, [sp, #16]
  40a21c:	ldp	x21, x22, [sp, #32]
  40a220:	ldr	x23, [sp, #48]
  40a224:	ldp	x29, x30, [sp], #64
  40a228:	ret
  40a22c:	cmp	w20, w0
  40a230:	b.ls	40a23c <ferror@plt+0x61cc>  // b.plast
  40a234:	strb	wzr, [x19, w0, sxtw]
  40a238:	b	40a214 <ferror@plt+0x61a4>
  40a23c:	lsl	w1, w20, #1
  40a240:	mov	x0, x19
  40a244:	mov	x20, x1
  40a248:	bl	411054 <ferror@plt+0xcfe4>
  40a24c:	mov	x19, x0
  40a250:	b	40a19c <ferror@plt+0x612c>
  40a254:	cbz	x0, 40a268 <ferror@plt+0x61f8>
  40a258:	ldrb	w0, [x0]
  40a25c:	cmp	w0, #0x2f
  40a260:	cset	w0, eq  // eq = none
  40a264:	ret
  40a268:	stp	x29, x30, [sp, #-16]!
  40a26c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40a270:	add	x1, x1, #0x10a
  40a274:	mov	x29, sp
  40a278:	add	x1, x1, #0xb5
  40a27c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40a280:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40a284:	add	x2, x2, #0xf8
  40a288:	add	x0, x0, #0x41f
  40a28c:	bl	412328 <ferror@plt+0xe2b8>
  40a290:	mov	w0, #0x0                   	// #0
  40a294:	ldp	x29, x30, [sp], #16
  40a298:	ret
  40a29c:	stp	x29, x30, [sp, #-32]!
  40a2a0:	mov	x29, sp
  40a2a4:	str	x19, [sp, #16]
  40a2a8:	mov	x19, x0
  40a2ac:	cbz	x0, 40a2d0 <ferror@plt+0x6260>
  40a2b0:	ldrb	w0, [x0]
  40a2b4:	cmp	w0, #0x2f
  40a2b8:	b.eq	40a2f4 <ferror@plt+0x6284>  // b.none
  40a2bc:	mov	x19, #0x0                   	// #0
  40a2c0:	mov	x0, x19
  40a2c4:	ldr	x19, [sp, #16]
  40a2c8:	ldp	x29, x30, [sp], #32
  40a2cc:	ret
  40a2d0:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40a2d4:	add	x1, x1, #0x10a
  40a2d8:	add	x1, x1, #0xc8
  40a2dc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40a2e0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40a2e4:	add	x2, x2, #0xf8
  40a2e8:	add	x0, x0, #0x41f
  40a2ec:	bl	412328 <ferror@plt+0xe2b8>
  40a2f0:	b	40a2c0 <ferror@plt+0x6250>
  40a2f4:	ldrb	w0, [x19, #1]!
  40a2f8:	cmp	w0, #0x2f
  40a2fc:	b.eq	40a2f4 <ferror@plt+0x6284>  // b.none
  40a300:	b	40a2c0 <ferror@plt+0x6250>
  40a304:	stp	x29, x30, [sp, #-80]!
  40a308:	mov	x29, sp
  40a30c:	stp	x19, x20, [sp, #16]
  40a310:	stp	x21, x22, [sp, #32]
  40a314:	stp	x23, x24, [sp, #48]
  40a318:	str	x25, [sp, #64]
  40a31c:	cbz	x0, 40a32c <ferror@plt+0x62bc>
  40a320:	mov	w23, w1
  40a324:	ldrb	w1, [x0]
  40a328:	cbnz	w1, 40a340 <ferror@plt+0x62d0>
  40a32c:	bl	403f60 <__errno_location@plt>
  40a330:	mov	w1, #0x16                  	// #22
  40a334:	mov	w21, #0xffffffff            	// #-1
  40a338:	str	w1, [x0]
  40a33c:	b	40a3c0 <ferror@plt+0x6350>
  40a340:	bl	41a07c <ferror@plt+0x1600c>
  40a344:	mov	x20, x0
  40a348:	bl	40a254 <ferror@plt+0x61e4>
  40a34c:	cbz	w0, 40a3dc <ferror@plt+0x636c>
  40a350:	mov	x0, x20
  40a354:	bl	40a29c <ferror@plt+0x622c>
  40a358:	mov	x19, x0
  40a35c:	mov	w24, #0x2f                  	// #47
  40a360:	ldrb	w0, [x19]
  40a364:	cmp	w0, #0x2f
  40a368:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40a36c:	b.ne	40a3e4 <ferror@plt+0x6374>  // b.any
  40a370:	cbz	w0, 40a3ec <ferror@plt+0x637c>
  40a374:	strb	wzr, [x19]
  40a378:	mov	x0, x20
  40a37c:	mov	w1, #0x10                  	// #16
  40a380:	bl	409398 <ferror@plt+0x5328>
  40a384:	cbnz	w0, 40a3f4 <ferror@plt+0x6384>
  40a388:	mov	w1, w23
  40a38c:	mov	x0, x20
  40a390:	bl	404000 <mkdir@plt>
  40a394:	mov	w21, w0
  40a398:	cmn	w0, #0x1
  40a39c:	b.ne	40a418 <ferror@plt+0x63a8>  // b.any
  40a3a0:	bl	403f60 <__errno_location@plt>
  40a3a4:	ldr	w25, [x0]
  40a3a8:	mov	x22, x0
  40a3ac:	cmp	w25, #0x11
  40a3b0:	b.eq	40a418 <ferror@plt+0x63a8>  // b.none
  40a3b4:	mov	x0, x20
  40a3b8:	bl	4110d0 <ferror@plt+0xd060>
  40a3bc:	str	w25, [x22]
  40a3c0:	mov	w0, w21
  40a3c4:	ldp	x19, x20, [sp, #16]
  40a3c8:	ldp	x21, x22, [sp, #32]
  40a3cc:	ldp	x23, x24, [sp, #48]
  40a3d0:	ldr	x25, [sp, #64]
  40a3d4:	ldp	x29, x30, [sp], #80
  40a3d8:	ret
  40a3dc:	mov	x19, x20
  40a3e0:	b	40a35c <ferror@plt+0x62ec>
  40a3e4:	add	x19, x19, #0x1
  40a3e8:	b	40a360 <ferror@plt+0x62f0>
  40a3ec:	mov	x19, #0x0                   	// #0
  40a3f0:	b	40a378 <ferror@plt+0x6308>
  40a3f4:	mov	x0, x20
  40a3f8:	mov	w1, #0x4                   	// #4
  40a3fc:	bl	409398 <ferror@plt+0x5328>
  40a400:	cbnz	w0, 40a418 <ferror@plt+0x63a8>
  40a404:	mov	x0, x20
  40a408:	bl	4110d0 <ferror@plt+0xd060>
  40a40c:	bl	403f60 <__errno_location@plt>
  40a410:	mov	w1, #0x14                  	// #20
  40a414:	b	40a334 <ferror@plt+0x62c4>
  40a418:	cbz	x19, 40a434 <ferror@plt+0x63c4>
  40a41c:	strb	w24, [x19], #1
  40a420:	ldrb	w0, [x19]
  40a424:	cmp	w0, #0x2f
  40a428:	b.ne	40a360 <ferror@plt+0x62f0>  // b.any
  40a42c:	add	x19, x19, #0x1
  40a430:	b	40a420 <ferror@plt+0x63b0>
  40a434:	mov	x0, x20
  40a438:	mov	w21, #0x0                   	// #0
  40a43c:	bl	4110d0 <ferror@plt+0xd060>
  40a440:	b	40a3c0 <ferror@plt+0x6350>
  40a444:	stp	x29, x30, [sp, #-32]!
  40a448:	mov	x29, sp
  40a44c:	str	x19, [sp, #16]
  40a450:	mov	x19, x0
  40a454:	cbz	x0, 40a474 <ferror@plt+0x6404>
  40a458:	mov	w1, #0x2f                  	// #47
  40a45c:	bl	403ab0 <strrchr@plt>
  40a460:	cbnz	x0, 40a498 <ferror@plt+0x6428>
  40a464:	mov	x0, x19
  40a468:	ldr	x19, [sp, #16]
  40a46c:	ldp	x29, x30, [sp], #32
  40a470:	ret
  40a474:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40a478:	add	x1, x1, #0x10a
  40a47c:	add	x1, x1, #0xd9
  40a480:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40a484:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40a488:	add	x2, x2, #0xf8
  40a48c:	add	x0, x0, #0x41f
  40a490:	bl	412328 <ferror@plt+0xe2b8>
  40a494:	b	40a464 <ferror@plt+0x63f4>
  40a498:	add	x19, x0, #0x1
  40a49c:	b	40a464 <ferror@plt+0x63f4>
  40a4a0:	stp	x29, x30, [sp, #-48]!
  40a4a4:	mov	x29, sp
  40a4a8:	stp	x19, x20, [sp, #16]
  40a4ac:	stp	x21, x22, [sp, #32]
  40a4b0:	cbz	x0, 40a4d8 <ferror@plt+0x6468>
  40a4b4:	ldrb	w1, [x0]
  40a4b8:	mov	x21, x0
  40a4bc:	cbnz	w1, 40a510 <ferror@plt+0x64a0>
  40a4c0:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  40a4c4:	add	x0, x0, #0x620
  40a4c8:	ldp	x19, x20, [sp, #16]
  40a4cc:	ldp	x21, x22, [sp, #32]
  40a4d0:	ldp	x29, x30, [sp], #48
  40a4d4:	b	41a07c <ferror@plt+0x1600c>
  40a4d8:	mov	x22, #0x0                   	// #0
  40a4dc:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40a4e0:	add	x1, x1, #0x10a
  40a4e4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40a4e8:	add	x1, x1, #0xe4
  40a4ec:	add	x2, x2, #0xf8
  40a4f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40a4f4:	add	x0, x0, #0x41f
  40a4f8:	bl	412328 <ferror@plt+0xe2b8>
  40a4fc:	mov	x0, x22
  40a500:	ldp	x19, x20, [sp, #16]
  40a504:	ldp	x21, x22, [sp, #32]
  40a508:	ldp	x29, x30, [sp], #48
  40a50c:	ret
  40a510:	bl	403580 <strlen@plt>
  40a514:	sub	x2, x0, #0x1
  40a518:	cmn	x2, #0x1
  40a51c:	b.eq	40a57c <ferror@plt+0x650c>  // b.none
  40a520:	ldrb	w0, [x21, x2]
  40a524:	sub	x1, x2, #0x1
  40a528:	cmp	w0, #0x2f
  40a52c:	b.eq	40a574 <ferror@plt+0x6504>  // b.none
  40a530:	mov	x20, x2
  40a534:	sub	x20, x20, #0x1
  40a538:	cmn	x20, #0x1
  40a53c:	b.eq	40a54c <ferror@plt+0x64dc>  // b.none
  40a540:	ldrb	w0, [x21, x20]
  40a544:	cmp	w0, #0x2f
  40a548:	b.ne	40a534 <ferror@plt+0x64c4>  // b.any
  40a54c:	sub	x19, x2, x20
  40a550:	add	x20, x20, #0x1
  40a554:	add	x0, x19, #0x1
  40a558:	bl	410f8c <ferror@plt+0xcf1c>
  40a55c:	mov	x22, x0
  40a560:	mov	x2, x19
  40a564:	add	x1, x21, x20
  40a568:	bl	403510 <memcpy@plt>
  40a56c:	strb	wzr, [x22, x19]
  40a570:	b	40a4fc <ferror@plt+0x648c>
  40a574:	mov	x2, x1
  40a578:	b	40a518 <ferror@plt+0x64a8>
  40a57c:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  40a580:	add	x0, x0, #0x773
  40a584:	b	40a4c8 <ferror@plt+0x6458>
  40a588:	stp	x29, x30, [sp, #-48]!
  40a58c:	mov	x29, sp
  40a590:	stp	x19, x20, [sp, #16]
  40a594:	str	x21, [sp, #32]
  40a598:	cbz	x0, 40a5c4 <ferror@plt+0x6554>
  40a59c:	mov	x20, x0
  40a5a0:	mov	w1, #0x2f                  	// #47
  40a5a4:	bl	403ab0 <strrchr@plt>
  40a5a8:	cbnz	x0, 40a60c <ferror@plt+0x659c>
  40a5ac:	ldp	x19, x20, [sp, #16]
  40a5b0:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  40a5b4:	ldr	x21, [sp, #32]
  40a5b8:	add	x0, x0, #0x620
  40a5bc:	ldp	x29, x30, [sp], #48
  40a5c0:	b	41a07c <ferror@plt+0x1600c>
  40a5c4:	mov	x21, #0x0                   	// #0
  40a5c8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40a5cc:	add	x1, x1, #0x10a
  40a5d0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40a5d4:	add	x1, x1, #0xf8
  40a5d8:	add	x2, x2, #0xf8
  40a5dc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40a5e0:	add	x0, x0, #0x41f
  40a5e4:	bl	412328 <ferror@plt+0xe2b8>
  40a5e8:	mov	x0, x21
  40a5ec:	ldp	x19, x20, [sp, #16]
  40a5f0:	ldr	x21, [sp, #32]
  40a5f4:	ldp	x29, x30, [sp], #48
  40a5f8:	ret
  40a5fc:	ldrb	w1, [x0]
  40a600:	cmp	w1, #0x2f
  40a604:	b.ne	40a614 <ferror@plt+0x65a4>  // b.any
  40a608:	sub	x0, x0, #0x1
  40a60c:	cmp	x0, x20
  40a610:	b.hi	40a5fc <ferror@plt+0x658c>  // b.pmore
  40a614:	add	x19, x0, #0x1
  40a618:	sub	x19, x19, x20
  40a61c:	add	x0, x19, #0x1
  40a620:	bl	410f8c <ferror@plt+0xcf1c>
  40a624:	mov	x21, x0
  40a628:	mov	x2, x19
  40a62c:	mov	x1, x20
  40a630:	bl	403510 <memcpy@plt>
  40a634:	strb	wzr, [x21, x19]
  40a638:	b	40a5e8 <ferror@plt+0x6578>
  40a63c:	stp	x29, x30, [sp, #-48]!
  40a640:	mov	x29, sp
  40a644:	stp	x19, x20, [sp, #16]
  40a648:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  40a64c:	add	x20, x20, #0xa20
  40a650:	stp	x21, x22, [sp, #32]
  40a654:	ldr	x0, [x20, #8]
  40a658:	cbnz	x0, 40a664 <ferror@plt+0x65f4>
  40a65c:	mov	x0, #0x1000                	// #4096
  40a660:	str	x0, [x20, #8]
  40a664:	mov	x19, #0x0                   	// #0
  40a668:	mov	x22, #0x7ffffffffffffffe    	// #9223372036854775806
  40a66c:	ldr	x0, [x20, #8]
  40a670:	cmp	x0, x22
  40a674:	b.ls	40a6a8 <ferror@plt+0x6638>  // b.plast
  40a678:	mov	w0, #0x2f                  	// #47
  40a67c:	strh	w0, [x19]
  40a680:	mov	x0, x19
  40a684:	bl	41a07c <ferror@plt+0x1600c>
  40a688:	mov	x20, x0
  40a68c:	mov	x0, x19
  40a690:	bl	4110d0 <ferror@plt+0xd060>
  40a694:	mov	x0, x20
  40a698:	ldp	x19, x20, [sp, #16]
  40a69c:	ldp	x21, x22, [sp, #32]
  40a6a0:	ldp	x29, x30, [sp], #48
  40a6a4:	ret
  40a6a8:	mov	x0, x19
  40a6ac:	bl	4110d0 <ferror@plt+0xd060>
  40a6b0:	ldr	x0, [x20, #8]
  40a6b4:	add	x0, x0, #0x1
  40a6b8:	bl	410f8c <ferror@plt+0xcf1c>
  40a6bc:	ldr	x21, [x20, #8]
  40a6c0:	strb	wzr, [x0]
  40a6c4:	mov	x19, x0
  40a6c8:	mov	x1, x21
  40a6cc:	bl	403560 <getcwd@plt>
  40a6d0:	cbnz	x0, 40a6f0 <ferror@plt+0x6680>
  40a6d4:	bl	403f60 <__errno_location@plt>
  40a6d8:	ldr	w0, [x0]
  40a6dc:	cmp	w0, #0x22
  40a6e0:	b.ne	40a678 <ferror@plt+0x6608>  // b.any
  40a6e4:	lsl	x21, x21, #1
  40a6e8:	str	x21, [x20, #8]
  40a6ec:	b	40a66c <ferror@plt+0x65fc>
  40a6f0:	ldrb	w0, [x19]
  40a6f4:	cbz	w0, 40a678 <ferror@plt+0x6608>
  40a6f8:	b	40a680 <ferror@plt+0x6610>
  40a6fc:	stp	x29, x30, [sp, #-32]!
  40a700:	mov	x29, sp
  40a704:	stp	x19, x20, [sp, #16]
  40a708:	dmb	ish
  40a70c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  40a710:	mov	x19, x0
  40a714:	ldr	x1, [x0, #2608]
  40a718:	cbnz	x1, 40a74c <ferror@plt+0x66dc>
  40a71c:	add	x20, x0, #0xa30
  40a720:	mov	x0, x20
  40a724:	bl	420d20 <ferror@plt+0x1ccb0>
  40a728:	cbz	w0, 40a74c <ferror@plt+0x66dc>
  40a72c:	mov	x1, #0x0                   	// #0
  40a730:	mov	w0, #0x5                   	// #5
  40a734:	bl	404060 <setlocale@plt>
  40a738:	cmp	x0, #0x0
  40a73c:	cset	x1, eq  // eq = none
  40a740:	mov	x0, x20
  40a744:	add	x1, x1, #0x1
  40a748:	bl	420dbc <ferror@plt+0x1cd4c>
  40a74c:	ldr	x0, [x19, #2608]
  40a750:	ldp	x19, x20, [sp, #16]
  40a754:	cmp	x0, #0x1
  40a758:	cset	w0, eq  // eq = none
  40a75c:	ldp	x29, x30, [sp], #32
  40a760:	ret
  40a764:	stp	x29, x30, [sp, #-32]!
  40a768:	mov	x29, sp
  40a76c:	str	x19, [sp, #16]
  40a770:	dmb	ish
  40a774:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  40a778:	add	x19, x19, #0xa30
  40a77c:	ldr	x0, [x19, #8]
  40a780:	cbnz	x0, 40a7a8 <ferror@plt+0x6738>
  40a784:	add	x19, x19, #0x8
  40a788:	mov	x0, x19
  40a78c:	bl	420d20 <ferror@plt+0x1ccb0>
  40a790:	cbz	w0, 40a7a8 <ferror@plt+0x6738>
  40a794:	mov	x0, x19
  40a798:	mov	x1, #0x1                   	// #1
  40a79c:	ldr	x19, [sp, #16]
  40a7a0:	ldp	x29, x30, [sp], #32
  40a7a4:	b	420dbc <ferror@plt+0x1cd4c>
  40a7a8:	ldr	x19, [sp, #16]
  40a7ac:	ldp	x29, x30, [sp], #32
  40a7b0:	ret
  40a7b4:	stp	x29, x30, [sp, #-32]!
  40a7b8:	mov	x29, sp
  40a7bc:	str	x19, [sp, #16]
  40a7c0:	mov	x19, x0
  40a7c4:	bl	40a764 <ferror@plt+0x66f4>
  40a7c8:	bl	40a6fc <ferror@plt+0x668c>
  40a7cc:	mov	x0, x19
  40a7d0:	ldr	x19, [sp, #16]
  40a7d4:	ldp	x29, x30, [sp], #32
  40a7d8:	ret
  40a7dc:	stp	x29, x30, [sp, #-32]!
  40a7e0:	cmp	x1, x0
  40a7e4:	mov	x29, sp
  40a7e8:	str	x19, [sp, #16]
  40a7ec:	mov	x19, x1
  40a7f0:	b.ne	40a804 <ferror@plt+0x6794>  // b.any
  40a7f4:	mov	w1, #0x7c                  	// #124
  40a7f8:	bl	403d10 <strchr@plt>
  40a7fc:	cbz	x0, 40a804 <ferror@plt+0x6794>
  40a800:	add	x19, x0, #0x1
  40a804:	mov	x0, x19
  40a808:	ldr	x19, [sp, #16]
  40a80c:	ldp	x29, x30, [sp], #32
  40a810:	ret
  40a814:	stp	x29, x30, [sp, #-48]!
  40a818:	mov	x29, sp
  40a81c:	stp	x19, x20, [sp, #16]
  40a820:	mov	x19, x1
  40a824:	mov	x20, x2
  40a828:	str	x21, [sp, #32]
  40a82c:	mov	x21, x0
  40a830:	cbz	x0, 40a838 <ferror@plt+0x67c8>
  40a834:	bl	40a6fc <ferror@plt+0x668c>
  40a838:	cbz	x20, 40a858 <ferror@plt+0x67e8>
  40a83c:	add	x19, x19, x20
  40a840:	mov	sp, x29
  40a844:	mov	x0, x19
  40a848:	ldp	x19, x20, [sp, #16]
  40a84c:	ldr	x21, [sp, #32]
  40a850:	ldp	x29, x30, [sp], #48
  40a854:	ret
  40a858:	mov	x0, x19
  40a85c:	mov	w1, #0x7c                  	// #124
  40a860:	bl	403d10 <strchr@plt>
  40a864:	mov	x20, x0
  40a868:	cbz	x0, 40a840 <ferror@plt+0x67d0>
  40a86c:	mov	x0, x19
  40a870:	bl	403580 <strlen@plt>
  40a874:	add	x1, x0, #0x10
  40a878:	and	x1, x1, #0xfffffffffffffff0
  40a87c:	sub	sp, sp, x1
  40a880:	mov	x1, x19
  40a884:	mov	x0, sp
  40a888:	bl	403da0 <strcpy@plt>
  40a88c:	cbz	x21, 40a894 <ferror@plt+0x6824>
  40a890:	bl	40a6fc <ferror@plt+0x668c>
  40a894:	add	x19, x20, #0x1
  40a898:	b	40a840 <ferror@plt+0x67d0>
  40a89c:	stp	x29, x30, [sp, #-32]!
  40a8a0:	mov	x29, sp
  40a8a4:	stp	x19, x20, [sp, #16]
  40a8a8:	mov	x19, x0
  40a8ac:	mov	x20, x1
  40a8b0:	bl	40a764 <ferror@plt+0x66f4>
  40a8b4:	mov	x2, x20
  40a8b8:	mov	x1, x19
  40a8bc:	ldp	x19, x20, [sp, #16]
  40a8c0:	adrp	x0, 433000 <ferror@plt+0x2ef90>
  40a8c4:	ldp	x29, x30, [sp], #32
  40a8c8:	add	x0, x0, #0xe4b
  40a8cc:	b	40a814 <ferror@plt+0x67a4>
  40a8d0:	stp	x29, x30, [sp, #-32]!
  40a8d4:	mov	x29, sp
  40a8d8:	str	x19, [sp, #16]
  40a8dc:	mov	x19, x2
  40a8e0:	cbz	x0, 40a8ec <ferror@plt+0x687c>
  40a8e4:	bl	40a6fc <ferror@plt+0x668c>
  40a8e8:	bl	40a6fc <ferror@plt+0x668c>
  40a8ec:	mov	x0, x19
  40a8f0:	ldr	x19, [sp, #16]
  40a8f4:	ldp	x29, x30, [sp], #32
  40a8f8:	ret
  40a8fc:	stp	x29, x30, [sp, #-32]!
  40a900:	mov	x29, sp
  40a904:	str	x19, [sp, #16]
  40a908:	mov	x19, x1
  40a90c:	cbz	x0, 40a914 <ferror@plt+0x68a4>
  40a910:	bl	40a6fc <ferror@plt+0x668c>
  40a914:	mov	x0, x19
  40a918:	ldr	x19, [sp, #16]
  40a91c:	ldp	x29, x30, [sp], #32
  40a920:	ret
  40a924:	stp	x29, x30, [sp, #-32]!
  40a928:	mov	x29, sp
  40a92c:	str	x19, [sp, #16]
  40a930:	mov	x19, x1
  40a934:	cbz	x0, 40a93c <ferror@plt+0x68cc>
  40a938:	bl	40a6fc <ferror@plt+0x668c>
  40a93c:	mov	x0, x19
  40a940:	ldr	x19, [sp, #16]
  40a944:	ldp	x29, x30, [sp], #32
  40a948:	ret
  40a94c:	stp	x29, x30, [sp, #-48]!
  40a950:	mov	x29, sp
  40a954:	stp	x19, x20, [sp, #16]
  40a958:	mov	x20, x1
  40a95c:	mov	x19, x2
  40a960:	str	x21, [sp, #32]
  40a964:	mov	x21, x3
  40a968:	cbz	x0, 40a970 <ferror@plt+0x6900>
  40a96c:	bl	40a6fc <ferror@plt+0x668c>
  40a970:	cmp	x21, #0x1
  40a974:	csel	x0, x20, x19, eq  // eq = none
  40a978:	ldp	x19, x20, [sp, #16]
  40a97c:	ldr	x21, [sp, #32]
  40a980:	ldp	x29, x30, [sp], #48
  40a984:	ret
  40a988:	stp	x29, x30, [sp, #-32]!
  40a98c:	sbfiz	x3, x1, #3, #32
  40a990:	mov	w6, #0x1                   	// #1
  40a994:	mov	x29, sp
  40a998:	stp	x19, x20, [sp, #16]
  40a99c:	mov	x19, x0
  40a9a0:	ldr	x4, [x0, #24]
  40a9a4:	ldr	x5, [x19, #40]
  40a9a8:	ldr	x0, [x4, x3]
  40a9ac:	ldr	x20, [x5, x3]
  40a9b0:	ldr	x5, [x19, #32]
  40a9b4:	str	w6, [x5, w1, sxtw #2]
  40a9b8:	str	xzr, [x4, x3]
  40a9bc:	ldr	x1, [x19, #40]
  40a9c0:	str	xzr, [x1, x3]
  40a9c4:	ldr	w1, [x19, #12]
  40a9c8:	sub	w1, w1, #0x1
  40a9cc:	str	w1, [x19, #12]
  40a9d0:	cbz	w2, 40a9e8 <ferror@plt+0x6978>
  40a9d4:	ldr	x1, [x19, #72]
  40a9d8:	cbz	x1, 40a9e0 <ferror@plt+0x6970>
  40a9dc:	blr	x1
  40a9e0:	ldr	x1, [x19, #80]
  40a9e4:	cbnz	x1, 40a9f4 <ferror@plt+0x6984>
  40a9e8:	ldp	x19, x20, [sp, #16]
  40a9ec:	ldp	x29, x30, [sp], #32
  40a9f0:	ret
  40a9f4:	mov	x0, x20
  40a9f8:	mov	x16, x1
  40a9fc:	ldp	x19, x20, [sp, #16]
  40aa00:	ldp	x29, x30, [sp], #32
  40aa04:	br	x16
  40aa08:	ret
  40aa0c:	stp	x29, x30, [sp, #-80]!
  40aa10:	mov	x29, sp
  40aa14:	stp	x21, x22, [sp, #32]
  40aa18:	mov	x22, x1
  40aa1c:	mov	x21, x0
  40aa20:	ldr	x1, [x0, #48]
  40aa24:	stp	x19, x20, [sp, #16]
  40aa28:	mov	x19, x2
  40aa2c:	stp	x23, x24, [sp, #48]
  40aa30:	mov	x0, x22
  40aa34:	mov	w20, #0x2                   	// #2
  40aa38:	stp	x25, x26, [sp, #64]
  40aa3c:	mov	w23, #0x0                   	// #0
  40aa40:	mov	w25, #0x0                   	// #0
  40aa44:	blr	x1
  40aa48:	cmp	w0, #0x2
  40aa4c:	csel	w20, w0, w20, cs  // cs = hs, nlast
  40aa50:	str	w20, [x19]
  40aa54:	mov	w24, #0x0                   	// #0
  40aa58:	mov	w26, #0x1                   	// #1
  40aa5c:	ldr	w0, [x21, #4]
  40aa60:	udiv	w19, w20, w0
  40aa64:	msub	w19, w19, w0, w20
  40aa68:	ldr	x0, [x21, #32]
  40aa6c:	ldr	w0, [x0, w19, uxtw #2]
  40aa70:	cbnz	w0, 40aa80 <ferror@plt+0x6a10>
  40aa74:	cmp	w23, #0x0
  40aa78:	csel	w19, w19, w24, eq  // eq = none
  40aa7c:	b	40aaa4 <ferror@plt+0x6a34>
  40aa80:	cmp	w0, w20
  40aa84:	b.ne	40aae8 <ferror@plt+0x6a78>  // b.any
  40aa88:	ldr	x0, [x21, #24]
  40aa8c:	ldr	x2, [x21, #56]
  40aa90:	ldr	x0, [x0, w19, uxtw #3]
  40aa94:	cbz	x2, 40aac0 <ferror@plt+0x6a50>
  40aa98:	mov	x1, x22
  40aa9c:	blr	x2
  40aaa0:	cbz	w0, 40aac8 <ferror@plt+0x6a58>
  40aaa4:	mov	w0, w19
  40aaa8:	ldp	x19, x20, [sp, #16]
  40aaac:	ldp	x21, x22, [sp, #32]
  40aab0:	ldp	x23, x24, [sp, #48]
  40aab4:	ldp	x25, x26, [sp, #64]
  40aab8:	ldp	x29, x30, [sp], #80
  40aabc:	ret
  40aac0:	cmp	x22, x0
  40aac4:	b.eq	40aaa4 <ferror@plt+0x6a34>  // b.none
  40aac8:	ldr	w1, [x21, #8]
  40aacc:	add	w25, w25, #0x1
  40aad0:	add	w0, w19, w25
  40aad4:	and	w19, w0, w1
  40aad8:	and	w0, w0, w1
  40aadc:	ldr	x1, [x21, #32]
  40aae0:	ldr	w0, [x1, x0, lsl #2]
  40aae4:	b	40aa70 <ferror@plt+0x6a00>
  40aae8:	cmp	w0, #0x1
  40aaec:	eor	w0, w23, #0x1
  40aaf0:	and	w0, w0, #0x1
  40aaf4:	csel	w0, w0, wzr, eq  // eq = none
  40aaf8:	cmp	w0, #0x0
  40aafc:	csel	w24, w24, w19, eq  // eq = none
  40ab00:	csel	w23, w23, w26, eq  // eq = none
  40ab04:	b	40aac8 <ferror@plt+0x6a58>
  40ab08:	cbz	x0, 40ab48 <ferror@plt+0x6ad8>
  40ab0c:	stp	x29, x30, [sp, #-32]!
  40ab10:	mov	w2, w1
  40ab14:	mov	x29, sp
  40ab18:	ldr	w3, [x0, #32]
  40ab1c:	str	x19, [sp, #16]
  40ab20:	mov	x19, x0
  40ab24:	ldr	x0, [x0]
  40ab28:	ldr	w1, [x0, #68]
  40ab2c:	cmp	w3, w1
  40ab30:	b.ne	40ab64 <ferror@plt+0x6af4>  // b.any
  40ab34:	ldr	w1, [x19, #24]
  40ab38:	tbz	w1, #31, 40ab88 <ferror@plt+0x6b18>
  40ab3c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ab40:	add	x2, x2, #0x247
  40ab44:	b	40ab6c <ferror@plt+0x6afc>
  40ab48:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ab4c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40ab50:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ab54:	add	x2, x2, #0x215
  40ab58:	add	x1, x1, #0x2c4
  40ab5c:	add	x0, x0, #0x41f
  40ab60:	b	412328 <ferror@plt+0xe2b8>
  40ab64:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ab68:	add	x2, x2, #0x220
  40ab6c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40ab70:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ab74:	add	x1, x1, #0x2c4
  40ab78:	add	x0, x0, #0x41f
  40ab7c:	ldr	x19, [sp, #16]
  40ab80:	ldp	x29, x30, [sp], #32
  40ab84:	b	40ab60 <ferror@plt+0x6af0>
  40ab88:	ldr	w3, [x0]
  40ab8c:	cmp	w1, w3
  40ab90:	b.lt	40aba0 <ferror@plt+0x6b30>  // b.tstop
  40ab94:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ab98:	add	x2, x2, #0x259
  40ab9c:	b	40ab6c <ferror@plt+0x6afc>
  40aba0:	bl	40a988 <ferror@plt+0x6918>
  40aba4:	ldr	x1, [x19]
  40aba8:	ldr	w0, [x19, #32]
  40abac:	add	w0, w0, #0x1
  40abb0:	str	w0, [x19, #32]
  40abb4:	ldr	w0, [x1, #68]
  40abb8:	ldr	x19, [sp, #16]
  40abbc:	add	w0, w0, #0x1
  40abc0:	str	w0, [x1, #68]
  40abc4:	ldp	x29, x30, [sp], #32
  40abc8:	ret
  40abcc:	stp	x29, x30, [sp, #-48]!
  40abd0:	mov	x29, sp
  40abd4:	stp	x19, x20, [sp, #16]
  40abd8:	mov	x19, x0
  40abdc:	str	x21, [sp, #32]
  40abe0:	stur	xzr, [x0, #12]
  40abe4:	cbz	w1, 40abf8 <ferror@plt+0x6b88>
  40abe8:	ldr	x0, [x0, #72]
  40abec:	cbnz	x0, 40acc0 <ferror@plt+0x6c50>
  40abf0:	ldr	x0, [x19, #80]
  40abf4:	cbnz	x0, 40acc0 <ferror@plt+0x6c50>
  40abf8:	ldr	x0, [x19, #32]
  40abfc:	mov	w1, #0x0                   	// #0
  40ac00:	ldrsw	x2, [x19]
  40ac04:	lsl	x2, x2, #2
  40ac08:	bl	403940 <memset@plt>
  40ac0c:	ldr	x0, [x19, #24]
  40ac10:	mov	w1, #0x0                   	// #0
  40ac14:	ldrsw	x2, [x19]
  40ac18:	lsl	x2, x2, #3
  40ac1c:	bl	403940 <memset@plt>
  40ac20:	ldrsw	x2, [x19]
  40ac24:	mov	w1, #0x0                   	// #0
  40ac28:	ldr	x21, [sp, #32]
  40ac2c:	ldr	x0, [x19, #40]
  40ac30:	lsl	x2, x2, #3
  40ac34:	ldp	x19, x20, [sp, #16]
  40ac38:	ldp	x29, x30, [sp], #48
  40ac3c:	b	403940 <memset@plt>
  40ac40:	ldr	x3, [x19, #32]
  40ac44:	lsl	x2, x20, #2
  40ac48:	ldr	w0, [x3, x2]
  40ac4c:	cmp	w0, #0x1
  40ac50:	b.ls	40acb4 <ferror@plt+0x6c44>  // b.plast
  40ac54:	ldr	x4, [x19, #24]
  40ac58:	lsl	x1, x20, #3
  40ac5c:	ldr	x5, [x19, #40]
  40ac60:	ldr	x0, [x4, x1]
  40ac64:	ldr	x21, [x5, x1]
  40ac68:	str	wzr, [x3, x2]
  40ac6c:	str	xzr, [x4, x1]
  40ac70:	ldr	x2, [x19, #40]
  40ac74:	str	xzr, [x2, x1]
  40ac78:	ldr	x1, [x19, #72]
  40ac7c:	cbz	x1, 40ac84 <ferror@plt+0x6c14>
  40ac80:	blr	x1
  40ac84:	ldr	x1, [x19, #80]
  40ac88:	cbz	x1, 40ac94 <ferror@plt+0x6c24>
  40ac8c:	mov	x0, x21
  40ac90:	blr	x1
  40ac94:	add	x20, x20, #0x1
  40ac98:	ldr	w0, [x19]
  40ac9c:	cmp	w0, w20
  40aca0:	b.gt	40ac40 <ferror@plt+0x6bd0>
  40aca4:	ldp	x19, x20, [sp, #16]
  40aca8:	ldr	x21, [sp, #32]
  40acac:	ldp	x29, x30, [sp], #48
  40acb0:	ret
  40acb4:	b.ne	40ac94 <ferror@plt+0x6c24>  // b.any
  40acb8:	str	wzr, [x3, x2]
  40acbc:	b	40ac94 <ferror@plt+0x6c24>
  40acc0:	mov	x20, #0x0                   	// #0
  40acc4:	b	40ac98 <ferror@plt+0x6c28>
  40acc8:	stp	x29, x30, [sp, #-64]!
  40accc:	mov	x29, sp
  40acd0:	ldr	w1, [x0, #12]
  40acd4:	stp	x21, x22, [sp, #32]
  40acd8:	ldr	w21, [x0]
  40acdc:	stp	x19, x20, [sp, #16]
  40ace0:	mov	x19, x0
  40ace4:	str	x23, [sp, #48]
  40ace8:	cmp	w21, w1, lsl #2
  40acec:	b.le	40acf8 <ferror@plt+0x6c88>
  40acf0:	cmp	w21, #0x8
  40acf4:	b.gt	40ad10 <ferror@plt+0x6ca0>
  40acf8:	ldr	w2, [x19, #16]
  40acfc:	mov	w0, #0x10                  	// #16
  40ad00:	sdiv	w0, w2, w0
  40ad04:	add	w0, w0, w2
  40ad08:	cmp	w0, w21
  40ad0c:	b.lt	40ade0 <ferror@plt+0x6d70>  // b.tstop
  40ad10:	lsl	w1, w1, #1
  40ad14:	mov	w0, #0x0                   	// #0
  40ad18:	cbnz	w1, 40adf4 <ferror@plt+0x6d84>
  40ad1c:	cmp	w0, #0x3
  40ad20:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40ad24:	add	x3, x3, #0x2c4
  40ad28:	mov	w2, #0x3                   	// #3
  40ad2c:	add	x3, x3, #0x18
  40ad30:	csel	w2, w0, w2, ge  // ge = tcont
  40ad34:	mov	w0, #0x1                   	// #1
  40ad38:	lsl	w0, w0, w2
  40ad3c:	ldr	w3, [x3, w2, sxtw #2]
  40ad40:	stp	w0, w3, [x19]
  40ad44:	mov	w3, #0x0                   	// #0
  40ad48:	lsl	w3, w3, #1
  40ad4c:	add	w1, w1, #0x1
  40ad50:	orr	w3, w3, #0x1
  40ad54:	cmp	w2, w1
  40ad58:	b.ne	40ad48 <ferror@plt+0x6cd8>  // b.any
  40ad5c:	str	w3, [x19, #8]
  40ad60:	mov	x1, #0x8                   	// #8
  40ad64:	sxtw	x0, w0
  40ad68:	bl	41120c <ferror@plt+0xd19c>
  40ad6c:	mov	x23, x0
  40ad70:	ldr	x1, [x19, #24]
  40ad74:	ldr	x0, [x19, #40]
  40ad78:	cmp	x1, x0
  40ad7c:	b.eq	40ae00 <ferror@plt+0x6d90>  // b.none
  40ad80:	ldrsw	x0, [x19]
  40ad84:	mov	x1, #0x8                   	// #8
  40ad88:	bl	41120c <ferror@plt+0xd19c>
  40ad8c:	mov	x22, x0
  40ad90:	ldrsw	x0, [x19]
  40ad94:	mov	x1, #0x4                   	// #4
  40ad98:	bl	41120c <ferror@plt+0xd19c>
  40ad9c:	mov	x20, x0
  40ada0:	mov	x0, #0x0                   	// #0
  40ada4:	cmp	w21, w0
  40ada8:	b.gt	40ae08 <ferror@plt+0x6d98>
  40adac:	ldr	x1, [x19, #24]
  40adb0:	ldr	x0, [x19, #40]
  40adb4:	cmp	x1, x0
  40adb8:	b.eq	40adc0 <ferror@plt+0x6d50>  // b.none
  40adbc:	bl	4110d0 <ferror@plt+0xd060>
  40adc0:	ldr	x0, [x19, #24]
  40adc4:	bl	4110d0 <ferror@plt+0xd060>
  40adc8:	ldr	x0, [x19, #32]
  40adcc:	bl	4110d0 <ferror@plt+0xd060>
  40add0:	stp	x23, x20, [x19, #24]
  40add4:	ldr	w0, [x19, #12]
  40add8:	str	w0, [x19, #16]
  40addc:	str	x22, [x19, #40]
  40ade0:	ldp	x19, x20, [sp, #16]
  40ade4:	ldp	x21, x22, [sp, #32]
  40ade8:	ldr	x23, [sp, #48]
  40adec:	ldp	x29, x30, [sp], #64
  40adf0:	ret
  40adf4:	asr	w1, w1, #1
  40adf8:	add	w0, w0, #0x1
  40adfc:	b	40ad18 <ferror@plt+0x6ca8>
  40ae00:	mov	x22, x23
  40ae04:	b	40ad90 <ferror@plt+0x6d20>
  40ae08:	ldr	x1, [x19, #32]
  40ae0c:	ldr	w3, [x1, x0, lsl #2]
  40ae10:	cmp	w3, #0x1
  40ae14:	b.ls	40ae64 <ferror@plt+0x6df4>  // b.plast
  40ae18:	ldr	w2, [x19, #4]
  40ae1c:	mov	w4, #0x0                   	// #0
  40ae20:	udiv	w1, w3, w2
  40ae24:	msub	w1, w1, w2, w3
  40ae28:	ubfiz	x5, x1, #2, #32
  40ae2c:	mov	w2, w1
  40ae30:	add	x6, x20, x5
  40ae34:	ldr	w5, [x20, x5]
  40ae38:	cbnz	w5, 40ae6c <ferror@plt+0x6dfc>
  40ae3c:	ldr	x4, [x19, #24]
  40ae40:	str	w3, [x6]
  40ae44:	lsl	x3, x0, #3
  40ae48:	lsl	x1, x2, #3
  40ae4c:	mov	x2, x3
  40ae50:	ldr	x3, [x4, x3]
  40ae54:	str	x3, [x23, x1]
  40ae58:	ldr	x3, [x19, #40]
  40ae5c:	ldr	x2, [x3, x2]
  40ae60:	str	x2, [x22, x1]
  40ae64:	add	x0, x0, #0x1
  40ae68:	b	40ada4 <ferror@plt+0x6d34>
  40ae6c:	ldr	w2, [x19, #8]
  40ae70:	add	w4, w4, #0x1
  40ae74:	add	w1, w4, w1
  40ae78:	and	w1, w1, w2
  40ae7c:	b	40ae28 <ferror@plt+0x6db8>
  40ae80:	stp	x29, x30, [sp, #-80]!
  40ae84:	mov	x29, sp
  40ae88:	stp	x21, x22, [sp, #32]
  40ae8c:	mov	x22, x4
  40ae90:	mov	x21, x3
  40ae94:	ldr	x4, [x0, #32]
  40ae98:	ubfiz	x3, x1, #2, #32
  40ae9c:	stp	x19, x20, [sp, #16]
  40aea0:	mov	x19, x0
  40aea4:	ubfiz	x20, x1, #3, #32
  40aea8:	stp	x23, x24, [sp, #48]
  40aeac:	mov	w23, w6
  40aeb0:	ldr	w24, [x4, x3]
  40aeb4:	ldr	x0, [x0, #24]
  40aeb8:	str	x25, [sp, #64]
  40aebc:	cmp	w24, #0x1
  40aec0:	b.ls	40af60 <ferror@plt+0x6ef0>  // b.plast
  40aec4:	ldr	x1, [x19, #40]
  40aec8:	ldr	x25, [x1, x20]
  40aecc:	cbz	w5, 40aedc <ferror@plt+0x6e6c>
  40aed0:	ldr	x1, [x0, x20]
  40aed4:	str	x21, [x0, x20]
  40aed8:	mov	x21, x1
  40aedc:	ldr	x0, [x19, #24]
  40aee0:	ldr	x1, [x19, #40]
  40aee4:	cmp	x0, x1
  40aee8:	b.ne	40af08 <ferror@plt+0x6e98>  // b.any
  40aeec:	ldr	x1, [x0, x20]
  40aef0:	cmp	x1, x22
  40aef4:	b.eq	40af08 <ferror@plt+0x6e98>  // b.none
  40aef8:	ldrsw	x1, [x19]
  40aefc:	lsl	w1, w1, #3
  40af00:	bl	41a0cc <ferror@plt+0x1605c>
  40af04:	str	x0, [x19, #40]
  40af08:	ldr	x0, [x19, #40]
  40af0c:	cmp	w24, #0x1
  40af10:	str	x22, [x0, x20]
  40af14:	b.hi	40af74 <ferror@plt+0x6f04>  // b.pmore
  40af18:	ldr	w0, [x19, #12]
  40af1c:	add	w0, w0, #0x1
  40af20:	str	w0, [x19, #12]
  40af24:	cbnz	w24, 40af3c <ferror@plt+0x6ecc>
  40af28:	ldr	w0, [x19, #16]
  40af2c:	add	w0, w0, #0x1
  40af30:	str	w0, [x19, #16]
  40af34:	mov	x0, x19
  40af38:	bl	40acc8 <ferror@plt+0x6c58>
  40af3c:	ldr	w0, [x19, #68]
  40af40:	add	w0, w0, #0x1
  40af44:	str	w0, [x19, #68]
  40af48:	ldp	x19, x20, [sp, #16]
  40af4c:	ldp	x21, x22, [sp, #32]
  40af50:	ldp	x23, x24, [sp, #48]
  40af54:	ldr	x25, [sp, #64]
  40af58:	ldp	x29, x30, [sp], #80
  40af5c:	ret
  40af60:	str	w2, [x4, x3]
  40af64:	mov	x25, #0x0                   	// #0
  40af68:	str	x21, [x0, x20]
  40af6c:	mov	x21, #0x0                   	// #0
  40af70:	b	40aedc <ferror@plt+0x6e6c>
  40af74:	ldr	x1, [x19, #72]
  40af78:	cbz	x1, 40af88 <ferror@plt+0x6f18>
  40af7c:	cbnz	w23, 40af88 <ferror@plt+0x6f18>
  40af80:	mov	x0, x21
  40af84:	blr	x1
  40af88:	ldr	x1, [x19, #80]
  40af8c:	cbz	x1, 40af48 <ferror@plt+0x6ed8>
  40af90:	mov	x0, x25
  40af94:	mov	x16, x1
  40af98:	ldp	x19, x20, [sp, #16]
  40af9c:	ldp	x21, x22, [sp, #32]
  40afa0:	ldp	x23, x24, [sp, #48]
  40afa4:	ldr	x25, [sp, #64]
  40afa8:	ldp	x29, x30, [sp], #80
  40afac:	br	x16
  40afb0:	stp	x29, x30, [sp, #-64]!
  40afb4:	mov	x29, sp
  40afb8:	stp	x19, x20, [sp, #16]
  40afbc:	stp	x21, x22, [sp, #32]
  40afc0:	cbz	x0, 40b00c <ferror@plt+0x6f9c>
  40afc4:	mov	x20, x1
  40afc8:	mov	w22, w3
  40afcc:	mov	x19, x0
  40afd0:	mov	x21, x2
  40afd4:	add	x2, sp, #0x3c
  40afd8:	bl	40aa0c <ferror@plt+0x699c>
  40afdc:	ldr	w2, [sp, #60]
  40afe0:	mov	w1, w0
  40afe4:	mov	w5, w22
  40afe8:	mov	x4, x21
  40afec:	mov	x3, x20
  40aff0:	mov	x0, x19
  40aff4:	mov	w6, #0x0                   	// #0
  40aff8:	bl	40ae80 <ferror@plt+0x6e10>
  40affc:	ldp	x19, x20, [sp, #16]
  40b000:	ldp	x21, x22, [sp, #32]
  40b004:	ldp	x29, x30, [sp], #64
  40b008:	ret
  40b00c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b010:	add	x1, x1, #0x2c4
  40b014:	add	x1, x1, #0x98
  40b018:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b01c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b020:	add	x2, x2, #0x27d
  40b024:	add	x0, x0, #0x41f
  40b028:	bl	412328 <ferror@plt+0xe2b8>
  40b02c:	b	40affc <ferror@plt+0x6f8c>
  40b030:	stp	x29, x30, [sp, #-48]!
  40b034:	mov	x29, sp
  40b038:	stp	x19, x20, [sp, #16]
  40b03c:	cbz	x0, 40b06c <ferror@plt+0x6ffc>
  40b040:	mov	x19, x0
  40b044:	mov	w20, w2
  40b048:	add	x2, sp, #0x2c
  40b04c:	bl	40aa0c <ferror@plt+0x699c>
  40b050:	mov	w1, w0
  40b054:	ldr	x0, [x19, #32]
  40b058:	ldr	w0, [x0, w1, uxtw #2]
  40b05c:	cmp	w0, #0x1
  40b060:	b.hi	40b090 <ferror@plt+0x7020>  // b.pmore
  40b064:	mov	w0, #0x0                   	// #0
  40b068:	b	40b0b4 <ferror@plt+0x7044>
  40b06c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b070:	add	x1, x1, #0x2c4
  40b074:	add	x1, x1, #0xb5
  40b078:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b07c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b080:	add	x2, x2, #0x27d
  40b084:	add	x0, x0, #0x41f
  40b088:	bl	412328 <ferror@plt+0xe2b8>
  40b08c:	b	40b064 <ferror@plt+0x6ff4>
  40b090:	mov	w2, w20
  40b094:	mov	x0, x19
  40b098:	bl	40a988 <ferror@plt+0x6918>
  40b09c:	mov	x0, x19
  40b0a0:	bl	40acc8 <ferror@plt+0x6c58>
  40b0a4:	ldr	w0, [x19, #68]
  40b0a8:	add	w0, w0, #0x1
  40b0ac:	str	w0, [x19, #68]
  40b0b0:	mov	w0, #0x1                   	// #1
  40b0b4:	ldp	x19, x20, [sp, #16]
  40b0b8:	ldp	x29, x30, [sp], #48
  40b0bc:	ret
  40b0c0:	stp	x29, x30, [sp, #-80]!
  40b0c4:	mov	x29, sp
  40b0c8:	str	x25, [sp, #64]
  40b0cc:	ldr	w25, [x0, #68]
  40b0d0:	stp	x19, x20, [sp, #16]
  40b0d4:	mov	x19, x0
  40b0d8:	mov	x20, #0x0                   	// #0
  40b0dc:	stp	x21, x22, [sp, #32]
  40b0e0:	mov	x22, x1
  40b0e4:	mov	w21, #0x0                   	// #0
  40b0e8:	stp	x23, x24, [sp, #48]
  40b0ec:	mov	x23, x2
  40b0f0:	mov	w24, w3
  40b0f4:	ldr	w0, [x19]
  40b0f8:	cmp	w0, w20
  40b0fc:	b.gt	40b11c <ferror@plt+0x70ac>
  40b100:	mov	x0, x19
  40b104:	bl	40acc8 <ferror@plt+0x6c58>
  40b108:	cbz	w21, 40b194 <ferror@plt+0x7124>
  40b10c:	ldr	w0, [x19, #68]
  40b110:	add	w0, w0, #0x1
  40b114:	str	w0, [x19, #68]
  40b118:	b	40b194 <ferror@plt+0x7124>
  40b11c:	ldr	x0, [x19, #32]
  40b120:	ldr	w0, [x0, x20, lsl #2]
  40b124:	cmp	w0, #0x1
  40b128:	b.ls	40b160 <ferror@plt+0x70f0>  // b.plast
  40b12c:	ldr	x3, [x19, #24]
  40b130:	lsl	x0, x20, #3
  40b134:	ldr	x1, [x19, #40]
  40b138:	mov	x2, x23
  40b13c:	ldr	x1, [x1, x0]
  40b140:	ldr	x0, [x3, x0]
  40b144:	blr	x22
  40b148:	cbz	w0, 40b160 <ferror@plt+0x70f0>
  40b14c:	add	w21, w21, #0x1
  40b150:	mov	w2, w24
  40b154:	mov	w1, w20
  40b158:	mov	x0, x19
  40b15c:	bl	40a988 <ferror@plt+0x6918>
  40b160:	ldr	w0, [x19, #68]
  40b164:	add	x20, x20, #0x1
  40b168:	cmp	w0, w25
  40b16c:	b.eq	40b0f4 <ferror@plt+0x7084>  // b.none
  40b170:	mov	w21, #0x0                   	// #0
  40b174:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b178:	add	x1, x1, #0x2c4
  40b17c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b180:	add	x1, x1, #0xd2
  40b184:	add	x2, x2, #0x290
  40b188:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b18c:	add	x0, x0, #0x41f
  40b190:	bl	412328 <ferror@plt+0xe2b8>
  40b194:	mov	w0, w21
  40b198:	ldp	x19, x20, [sp, #16]
  40b19c:	ldp	x21, x22, [sp, #32]
  40b1a0:	ldp	x23, x24, [sp, #48]
  40b1a4:	ldr	x25, [sp, #64]
  40b1a8:	ldp	x29, x30, [sp], #80
  40b1ac:	ret
  40b1b0:	stp	x29, x30, [sp, #-64]!
  40b1b4:	mov	x29, sp
  40b1b8:	stp	x19, x20, [sp, #16]
  40b1bc:	mov	x20, x0
  40b1c0:	mov	x0, #0x58                  	// #88
  40b1c4:	stp	x21, x22, [sp, #32]
  40b1c8:	mov	x22, x2
  40b1cc:	mov	x21, x3
  40b1d0:	str	x23, [sp, #48]
  40b1d4:	mov	x23, x1
  40b1d8:	bl	418f40 <ferror@plt+0x14ed0>
  40b1dc:	mov	x19, x0
  40b1e0:	mov	x0, #0x8                   	// #8
  40b1e4:	movk	x0, #0x7, lsl #32
  40b1e8:	str	x0, [x19]
  40b1ec:	mov	x0, #0x7                   	// #7
  40b1f0:	str	x0, [x19, #8]
  40b1f4:	str	wzr, [x19, #16]
  40b1f8:	cbnz	x20, 40b204 <ferror@plt+0x7194>
  40b1fc:	adrp	x20, 40a000 <ferror@plt+0x5f90>
  40b200:	add	x20, x20, #0xa08
  40b204:	mov	x0, #0x1                   	// #1
  40b208:	stp	x20, x23, [x19, #48]
  40b20c:	stp	x0, x22, [x19, #64]
  40b210:	mov	x0, #0x40                  	// #64
  40b214:	str	x21, [x19, #80]
  40b218:	bl	410fec <ferror@plt+0xcf7c>
  40b21c:	str	x0, [x19, #24]
  40b220:	mov	x1, #0x4                   	// #4
  40b224:	str	x0, [x19, #40]
  40b228:	ldrsw	x0, [x19]
  40b22c:	bl	41120c <ferror@plt+0xd19c>
  40b230:	str	x0, [x19, #32]
  40b234:	mov	x0, x19
  40b238:	ldp	x19, x20, [sp, #16]
  40b23c:	ldp	x21, x22, [sp, #32]
  40b240:	ldr	x23, [sp, #48]
  40b244:	ldp	x29, x30, [sp], #64
  40b248:	ret
  40b24c:	mov	x3, #0x0                   	// #0
  40b250:	mov	x2, #0x0                   	// #0
  40b254:	b	40b1b0 <ferror@plt+0x7140>
  40b258:	cbz	x0, 40b26c <ferror@plt+0x71fc>
  40b25c:	cbnz	x1, 40b28c <ferror@plt+0x721c>
  40b260:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b264:	add	x2, x2, #0x27d
  40b268:	b	40b274 <ferror@plt+0x7204>
  40b26c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  40b270:	add	x2, x2, #0xd0b
  40b274:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b278:	add	x1, x1, #0x2c4
  40b27c:	add	x1, x1, #0xf7
  40b280:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b284:	add	x0, x0, #0x41f
  40b288:	b	412328 <ferror@plt+0xe2b8>
  40b28c:	str	x1, [x0]
  40b290:	mov	w2, #0xffffffff            	// #-1
  40b294:	ldr	w1, [x1, #68]
  40b298:	str	w2, [x0, #24]
  40b29c:	str	w1, [x0, #32]
  40b2a0:	ret
  40b2a4:	stp	x29, x30, [sp, #-16]!
  40b2a8:	mov	x29, sp
  40b2ac:	cbz	x0, 40b2e0 <ferror@plt+0x7270>
  40b2b0:	ldr	x5, [x0]
  40b2b4:	ldr	w4, [x0, #32]
  40b2b8:	ldr	w3, [x5, #68]
  40b2bc:	cmp	w4, w3
  40b2c0:	b.ne	40b30c <ferror@plt+0x729c>  // b.any
  40b2c4:	ldr	w4, [x0, #24]
  40b2c8:	ldr	w6, [x5]
  40b2cc:	cmp	w4, w6
  40b2d0:	b.lt	40b318 <ferror@plt+0x72a8>  // b.tstop
  40b2d4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b2d8:	add	x2, x2, #0x259
  40b2dc:	b	40b2e8 <ferror@plt+0x7278>
  40b2e0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  40b2e4:	add	x2, x2, #0xd0b
  40b2e8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b2ec:	add	x1, x1, #0x2c4
  40b2f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b2f4:	add	x1, x1, #0x10e
  40b2f8:	add	x0, x0, #0x41f
  40b2fc:	bl	412328 <ferror@plt+0xe2b8>
  40b300:	mov	w0, #0x0                   	// #0
  40b304:	ldp	x29, x30, [sp], #16
  40b308:	ret
  40b30c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b310:	add	x2, x2, #0x220
  40b314:	b	40b2e8 <ferror@plt+0x7278>
  40b318:	sxtw	x3, w4
  40b31c:	add	x3, x3, #0x1
  40b320:	add	w4, w4, #0x1
  40b324:	cmp	w6, w4
  40b328:	b.ne	40b33c <ferror@plt+0x72cc>  // b.any
  40b32c:	str	w6, [x0, #24]
  40b330:	b	40b300 <ferror@plt+0x7290>
  40b334:	mov	x3, x8
  40b338:	b	40b320 <ferror@plt+0x72b0>
  40b33c:	ldr	x7, [x5, #32]
  40b340:	add	x8, x3, #0x1
  40b344:	ldr	w7, [x7, x3, lsl #2]
  40b348:	cmp	w7, #0x1
  40b34c:	b.ls	40b334 <ferror@plt+0x72c4>  // b.plast
  40b350:	cbz	x1, 40b360 <ferror@plt+0x72f0>
  40b354:	ldr	x5, [x5, #24]
  40b358:	ldr	x5, [x5, x3, lsl #3]
  40b35c:	str	x5, [x1]
  40b360:	cbz	x2, 40b374 <ferror@plt+0x7304>
  40b364:	ldr	x1, [x0]
  40b368:	ldr	x1, [x1, #40]
  40b36c:	ldr	x1, [x1, x3, lsl #3]
  40b370:	str	x1, [x2]
  40b374:	str	w4, [x0, #24]
  40b378:	mov	w0, #0x1                   	// #1
  40b37c:	b	40b304 <ferror@plt+0x7294>
  40b380:	stp	x29, x30, [sp, #-32]!
  40b384:	mov	x29, sp
  40b388:	str	x19, [sp, #16]
  40b38c:	mov	x19, x0
  40b390:	cbz	x0, 40b3a8 <ferror@plt+0x7338>
  40b394:	ldr	x19, [x0]
  40b398:	mov	x0, x19
  40b39c:	ldr	x19, [sp, #16]
  40b3a0:	ldp	x29, x30, [sp], #32
  40b3a4:	ret
  40b3a8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b3ac:	add	x1, x1, #0x2c4
  40b3b0:	add	x1, x1, #0x125
  40b3b4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  40b3b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b3bc:	add	x2, x2, #0xd0b
  40b3c0:	add	x0, x0, #0x41f
  40b3c4:	bl	412328 <ferror@plt+0xe2b8>
  40b3c8:	b	40b398 <ferror@plt+0x7328>
  40b3cc:	mov	w1, #0x1                   	// #1
  40b3d0:	b	40ab08 <ferror@plt+0x6a98>
  40b3d4:	cbz	x0, 40b414 <ferror@plt+0x73a4>
  40b3d8:	stp	x29, x30, [sp, #-32]!
  40b3dc:	mov	x4, x1
  40b3e0:	mov	x29, sp
  40b3e4:	ldr	w2, [x0, #32]
  40b3e8:	str	x19, [sp, #16]
  40b3ec:	mov	x19, x0
  40b3f0:	ldr	x0, [x0]
  40b3f4:	ldr	w1, [x0, #68]
  40b3f8:	cmp	w2, w1
  40b3fc:	b.ne	40b434 <ferror@plt+0x73c4>  // b.any
  40b400:	ldr	w1, [x19, #24]
  40b404:	tbz	w1, #31, 40b45c <ferror@plt+0x73ec>
  40b408:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b40c:	add	x2, x2, #0x247
  40b410:	b	40b43c <ferror@plt+0x73cc>
  40b414:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b418:	add	x1, x1, #0x2c4
  40b41c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b420:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b424:	add	x2, x2, #0x215
  40b428:	add	x1, x1, #0x146
  40b42c:	add	x0, x0, #0x41f
  40b430:	b	412328 <ferror@plt+0xe2b8>
  40b434:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b438:	add	x2, x2, #0x220
  40b43c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b440:	add	x1, x1, #0x2c4
  40b444:	add	x1, x1, #0x146
  40b448:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b44c:	add	x0, x0, #0x41f
  40b450:	ldr	x19, [sp, #16]
  40b454:	ldp	x29, x30, [sp], #32
  40b458:	b	40b430 <ferror@plt+0x73c0>
  40b45c:	ldr	w2, [x0]
  40b460:	cmp	w1, w2
  40b464:	b.lt	40b474 <ferror@plt+0x7404>  // b.tstop
  40b468:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b46c:	add	x2, x2, #0x259
  40b470:	b	40b43c <ferror@plt+0x73cc>
  40b474:	ldp	x3, x2, [x0, #24]
  40b478:	mov	w6, #0x1                   	// #1
  40b47c:	mov	w5, w6
  40b480:	ldr	w2, [x2, w1, sxtw #2]
  40b484:	ldr	x3, [x3, w1, sxtw #3]
  40b488:	bl	40ae80 <ferror@plt+0x6e10>
  40b48c:	ldr	x1, [x19]
  40b490:	ldr	w0, [x19, #32]
  40b494:	add	w0, w0, #0x1
  40b498:	str	w0, [x19, #32]
  40b49c:	ldr	w0, [x1, #68]
  40b4a0:	ldr	x19, [sp, #16]
  40b4a4:	add	w0, w0, #0x1
  40b4a8:	str	w0, [x1, #68]
  40b4ac:	ldp	x29, x30, [sp], #32
  40b4b0:	ret
  40b4b4:	mov	w1, #0x0                   	// #0
  40b4b8:	b	40ab08 <ferror@plt+0x6a98>
  40b4bc:	stp	x29, x30, [sp, #-32]!
  40b4c0:	mov	x29, sp
  40b4c4:	str	x19, [sp, #16]
  40b4c8:	mov	x19, x0
  40b4cc:	cbz	x0, 40b4f8 <ferror@plt+0x7488>
  40b4d0:	add	x0, x0, #0x40
  40b4d4:	ldxr	w1, [x0]
  40b4d8:	add	w1, w1, #0x1
  40b4dc:	stlxr	w2, w1, [x0]
  40b4e0:	cbnz	w2, 40b4d4 <ferror@plt+0x7464>
  40b4e4:	dmb	ish
  40b4e8:	mov	x0, x19
  40b4ec:	ldr	x19, [sp, #16]
  40b4f0:	ldp	x29, x30, [sp], #32
  40b4f4:	ret
  40b4f8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b4fc:	add	x1, x1, #0x2c4
  40b500:	add	x1, x1, #0x160
  40b504:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b508:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b50c:	add	x2, x2, #0x27d
  40b510:	add	x0, x0, #0x41f
  40b514:	bl	412328 <ferror@plt+0xe2b8>
  40b518:	b	40b4e8 <ferror@plt+0x7478>
  40b51c:	cbz	x0, 40b58c <ferror@plt+0x751c>
  40b520:	stp	x29, x30, [sp, #-32]!
  40b524:	add	x2, x0, #0x40
  40b528:	mov	x29, sp
  40b52c:	str	x19, [sp, #16]
  40b530:	mov	x19, x0
  40b534:	ldxr	w1, [x2]
  40b538:	sub	w3, w1, #0x1
  40b53c:	stlxr	w4, w3, [x2]
  40b540:	cbnz	w4, 40b534 <ferror@plt+0x74c4>
  40b544:	dmb	ish
  40b548:	cmp	w1, #0x1
  40b54c:	b.ne	40b5ac <ferror@plt+0x753c>  // b.any
  40b550:	bl	40abcc <ferror@plt+0x6b5c>
  40b554:	ldr	x1, [x19, #24]
  40b558:	ldr	x0, [x19, #40]
  40b55c:	cmp	x1, x0
  40b560:	b.eq	40b568 <ferror@plt+0x74f8>  // b.none
  40b564:	bl	4110d0 <ferror@plt+0xd060>
  40b568:	ldr	x0, [x19, #24]
  40b56c:	bl	4110d0 <ferror@plt+0xd060>
  40b570:	ldr	x0, [x19, #32]
  40b574:	bl	4110d0 <ferror@plt+0xd060>
  40b578:	mov	x1, x19
  40b57c:	mov	x0, #0x58                  	// #88
  40b580:	ldr	x19, [sp, #16]
  40b584:	ldp	x29, x30, [sp], #32
  40b588:	b	419388 <ferror@plt+0x15318>
  40b58c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b590:	add	x1, x1, #0x2c4
  40b594:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b598:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b59c:	add	x2, x2, #0x27d
  40b5a0:	add	x1, x1, #0x171
  40b5a4:	add	x0, x0, #0x41f
  40b5a8:	b	412328 <ferror@plt+0xe2b8>
  40b5ac:	ldr	x19, [sp, #16]
  40b5b0:	ldp	x29, x30, [sp], #32
  40b5b4:	ret
  40b5b8:	stp	x29, x30, [sp, #-48]!
  40b5bc:	mov	x29, sp
  40b5c0:	str	x19, [sp, #16]
  40b5c4:	mov	x19, x0
  40b5c8:	cbz	x0, 40b5fc <ferror@plt+0x758c>
  40b5cc:	add	x2, sp, #0x2c
  40b5d0:	bl	40aa0c <ferror@plt+0x699c>
  40b5d4:	ldr	x2, [x19, #32]
  40b5d8:	mov	w1, w0
  40b5dc:	ldr	w0, [x2, w0, uxtw #2]
  40b5e0:	cmp	w0, #0x1
  40b5e4:	b.hi	40b620 <ferror@plt+0x75b0>  // b.pmore
  40b5e8:	mov	x19, #0x0                   	// #0
  40b5ec:	mov	x0, x19
  40b5f0:	ldr	x19, [sp, #16]
  40b5f4:	ldp	x29, x30, [sp], #48
  40b5f8:	ret
  40b5fc:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b600:	add	x1, x1, #0x2c4
  40b604:	add	x1, x1, #0x184
  40b608:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b60c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b610:	add	x2, x2, #0x27d
  40b614:	add	x0, x0, #0x41f
  40b618:	bl	412328 <ferror@plt+0xe2b8>
  40b61c:	b	40b5ec <ferror@plt+0x757c>
  40b620:	ldr	x0, [x19, #40]
  40b624:	ldr	x19, [x0, x1, lsl #3]
  40b628:	b	40b5ec <ferror@plt+0x757c>
  40b62c:	stp	x29, x30, [sp, #-64]!
  40b630:	mov	x29, sp
  40b634:	stp	x19, x20, [sp, #16]
  40b638:	str	x21, [sp, #32]
  40b63c:	cbz	x0, 40b67c <ferror@plt+0x760c>
  40b640:	mov	x19, x0
  40b644:	mov	x21, x2
  40b648:	mov	x20, x3
  40b64c:	add	x2, sp, #0x3c
  40b650:	bl	40aa0c <ferror@plt+0x699c>
  40b654:	mov	w1, w0
  40b658:	ldr	x2, [x19, #32]
  40b65c:	ldr	w0, [x2, w0, uxtw #2]
  40b660:	cmp	w0, #0x1
  40b664:	b.hi	40b6a0 <ferror@plt+0x7630>  // b.pmore
  40b668:	mov	w0, #0x0                   	// #0
  40b66c:	ldp	x19, x20, [sp, #16]
  40b670:	ldr	x21, [sp, #32]
  40b674:	ldp	x29, x30, [sp], #64
  40b678:	ret
  40b67c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b680:	add	x1, x1, #0x2c4
  40b684:	add	x1, x1, #0x198
  40b688:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b68c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b690:	add	x2, x2, #0x27d
  40b694:	add	x0, x0, #0x41f
  40b698:	bl	412328 <ferror@plt+0xe2b8>
  40b69c:	b	40b668 <ferror@plt+0x75f8>
  40b6a0:	cbz	x21, 40b6b0 <ferror@plt+0x7640>
  40b6a4:	ldr	x0, [x19, #24]
  40b6a8:	ldr	x0, [x0, x1, lsl #3]
  40b6ac:	str	x0, [x21]
  40b6b0:	cbz	x20, 40b6c0 <ferror@plt+0x7650>
  40b6b4:	ldr	x0, [x19, #40]
  40b6b8:	ldr	x0, [x0, x1, lsl #3]
  40b6bc:	str	x0, [x20]
  40b6c0:	mov	w0, #0x1                   	// #1
  40b6c4:	b	40b66c <ferror@plt+0x75fc>
  40b6c8:	mov	w3, #0x0                   	// #0
  40b6cc:	b	40afb0 <ferror@plt+0x6f40>
  40b6d0:	mov	w3, #0x1                   	// #1
  40b6d4:	b	40afb0 <ferror@plt+0x6f40>
  40b6d8:	mov	x2, x1
  40b6dc:	mov	w3, #0x1                   	// #1
  40b6e0:	b	40afb0 <ferror@plt+0x6f40>
  40b6e4:	stp	x29, x30, [sp, #-48]!
  40b6e8:	mov	x29, sp
  40b6ec:	str	x19, [sp, #16]
  40b6f0:	cbz	x0, 40b71c <ferror@plt+0x76ac>
  40b6f4:	mov	x19, x0
  40b6f8:	add	x2, sp, #0x2c
  40b6fc:	bl	40aa0c <ferror@plt+0x699c>
  40b700:	ldr	x1, [x19, #32]
  40b704:	ldr	w0, [x1, w0, uxtw #2]
  40b708:	cmp	w0, #0x1
  40b70c:	cset	w0, hi  // hi = pmore
  40b710:	ldr	x19, [sp, #16]
  40b714:	ldp	x29, x30, [sp], #48
  40b718:	ret
  40b71c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b720:	add	x1, x1, #0x2c4
  40b724:	add	x1, x1, #0x1b5
  40b728:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b72c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b730:	add	x2, x2, #0x27d
  40b734:	add	x0, x0, #0x41f
  40b738:	bl	412328 <ferror@plt+0xe2b8>
  40b73c:	mov	w0, #0x0                   	// #0
  40b740:	b	40b710 <ferror@plt+0x76a0>
  40b744:	mov	w2, #0x1                   	// #1
  40b748:	b	40b030 <ferror@plt+0x6fc0>
  40b74c:	mov	w2, #0x0                   	// #0
  40b750:	b	40b030 <ferror@plt+0x6fc0>
  40b754:	cbz	x0, 40b78c <ferror@plt+0x771c>
  40b758:	stp	x29, x30, [sp, #-32]!
  40b75c:	mov	x29, sp
  40b760:	str	x19, [sp, #16]
  40b764:	mov	x19, x0
  40b768:	ldr	w0, [x0, #12]
  40b76c:	cbnz	w0, 40b7ac <ferror@plt+0x773c>
  40b770:	mov	x0, x19
  40b774:	mov	w1, #0x1                   	// #1
  40b778:	bl	40abcc <ferror@plt+0x6b5c>
  40b77c:	mov	x0, x19
  40b780:	ldr	x19, [sp, #16]
  40b784:	ldp	x29, x30, [sp], #32
  40b788:	b	40acc8 <ferror@plt+0x6c58>
  40b78c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b790:	add	x1, x1, #0x2c4
  40b794:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b798:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b79c:	add	x2, x2, #0x27d
  40b7a0:	add	x1, x1, #0x1cb
  40b7a4:	add	x0, x0, #0x41f
  40b7a8:	b	412328 <ferror@plt+0xe2b8>
  40b7ac:	ldr	w0, [x19, #68]
  40b7b0:	add	w0, w0, #0x1
  40b7b4:	str	w0, [x19, #68]
  40b7b8:	b	40b770 <ferror@plt+0x7700>
  40b7bc:	cbz	x0, 40b7e4 <ferror@plt+0x7774>
  40b7c0:	stp	x29, x30, [sp, #-32]!
  40b7c4:	mov	x29, sp
  40b7c8:	str	x19, [sp, #16]
  40b7cc:	mov	x19, x0
  40b7d0:	bl	40b754 <ferror@plt+0x76e4>
  40b7d4:	mov	x0, x19
  40b7d8:	ldr	x19, [sp, #16]
  40b7dc:	ldp	x29, x30, [sp], #32
  40b7e0:	b	40b51c <ferror@plt+0x74ac>
  40b7e4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b7e8:	add	x1, x1, #0x2c4
  40b7ec:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b7f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b7f4:	add	x2, x2, #0x27d
  40b7f8:	add	x1, x1, #0x1e3
  40b7fc:	add	x0, x0, #0x41f
  40b800:	b	412328 <ferror@plt+0xe2b8>
  40b804:	cbz	x0, 40b83c <ferror@plt+0x77cc>
  40b808:	stp	x29, x30, [sp, #-32]!
  40b80c:	mov	x29, sp
  40b810:	str	x19, [sp, #16]
  40b814:	mov	x19, x0
  40b818:	ldr	w0, [x0, #12]
  40b81c:	cbnz	w0, 40b85c <ferror@plt+0x77ec>
  40b820:	mov	x0, x19
  40b824:	mov	w1, #0x0                   	// #0
  40b828:	bl	40abcc <ferror@plt+0x6b5c>
  40b82c:	mov	x0, x19
  40b830:	ldr	x19, [sp, #16]
  40b834:	ldp	x29, x30, [sp], #32
  40b838:	b	40acc8 <ferror@plt+0x6c58>
  40b83c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b840:	add	x1, x1, #0x2c4
  40b844:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b848:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b84c:	add	x2, x2, #0x27d
  40b850:	add	x1, x1, #0x1f8
  40b854:	add	x0, x0, #0x41f
  40b858:	b	412328 <ferror@plt+0xe2b8>
  40b85c:	ldr	w0, [x19, #68]
  40b860:	add	w0, w0, #0x1
  40b864:	str	w0, [x19, #68]
  40b868:	b	40b820 <ferror@plt+0x77b0>
  40b86c:	stp	x29, x30, [sp, #-16]!
  40b870:	mov	x29, sp
  40b874:	cbz	x0, 40b888 <ferror@plt+0x7818>
  40b878:	cbnz	x1, 40b8b4 <ferror@plt+0x7844>
  40b87c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  40b880:	add	x2, x2, #0x32a
  40b884:	b	40b890 <ferror@plt+0x7820>
  40b888:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b88c:	add	x2, x2, #0x27d
  40b890:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b894:	add	x1, x1, #0x2c4
  40b898:	add	x1, x1, #0x20f
  40b89c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b8a0:	add	x0, x0, #0x41f
  40b8a4:	bl	412328 <ferror@plt+0xe2b8>
  40b8a8:	mov	w0, #0x0                   	// #0
  40b8ac:	ldp	x29, x30, [sp], #16
  40b8b0:	ret
  40b8b4:	ldp	x29, x30, [sp], #16
  40b8b8:	mov	w3, #0x1                   	// #1
  40b8bc:	b	40b0c0 <ferror@plt+0x7050>
  40b8c0:	stp	x29, x30, [sp, #-16]!
  40b8c4:	mov	x29, sp
  40b8c8:	cbz	x0, 40b8dc <ferror@plt+0x786c>
  40b8cc:	cbnz	x1, 40b908 <ferror@plt+0x7898>
  40b8d0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  40b8d4:	add	x2, x2, #0x32a
  40b8d8:	b	40b8e4 <ferror@plt+0x7874>
  40b8dc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b8e0:	add	x2, x2, #0x27d
  40b8e4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b8e8:	add	x1, x1, #0x2c4
  40b8ec:	add	x1, x1, #0x22b
  40b8f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b8f4:	add	x0, x0, #0x41f
  40b8f8:	bl	412328 <ferror@plt+0xe2b8>
  40b8fc:	mov	w0, #0x0                   	// #0
  40b900:	ldp	x29, x30, [sp], #16
  40b904:	ret
  40b908:	ldp	x29, x30, [sp], #16
  40b90c:	mov	w3, #0x0                   	// #0
  40b910:	b	40b0c0 <ferror@plt+0x7050>
  40b914:	cbz	x0, 40b964 <ferror@plt+0x78f4>
  40b918:	stp	x29, x30, [sp, #-64]!
  40b91c:	mov	x29, sp
  40b920:	stp	x19, x20, [sp, #16]
  40b924:	stp	x21, x22, [sp, #32]
  40b928:	mov	x21, x1
  40b92c:	str	x23, [sp, #48]
  40b930:	cbnz	x1, 40b984 <ferror@plt+0x7914>
  40b934:	adrp	x2, 436000 <ferror@plt+0x31f90>
  40b938:	add	x2, x2, #0x32a
  40b93c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b940:	add	x1, x1, #0x2c4
  40b944:	add	x1, x1, #0x246
  40b948:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b94c:	add	x0, x0, #0x41f
  40b950:	ldp	x19, x20, [sp, #16]
  40b954:	ldp	x21, x22, [sp, #32]
  40b958:	ldr	x23, [sp, #48]
  40b95c:	ldp	x29, x30, [sp], #64
  40b960:	b	40b980 <ferror@plt+0x7910>
  40b964:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40b968:	add	x1, x1, #0x2c4
  40b96c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b970:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40b974:	add	x2, x2, #0x27d
  40b978:	add	x1, x1, #0x246
  40b97c:	add	x0, x0, #0x41f
  40b980:	b	412328 <ferror@plt+0xe2b8>
  40b984:	ldr	w23, [x0, #68]
  40b988:	mov	x19, x0
  40b98c:	mov	x22, x2
  40b990:	mov	x20, #0x0                   	// #0
  40b994:	ldr	w0, [x19]
  40b998:	cmp	w0, w20
  40b99c:	b.gt	40b9b4 <ferror@plt+0x7944>
  40b9a0:	ldp	x19, x20, [sp, #16]
  40b9a4:	ldp	x21, x22, [sp, #32]
  40b9a8:	ldr	x23, [sp, #48]
  40b9ac:	ldp	x29, x30, [sp], #64
  40b9b0:	ret
  40b9b4:	ldr	x0, [x19, #32]
  40b9b8:	ldr	w0, [x0, x20, lsl #2]
  40b9bc:	cmp	w0, #0x1
  40b9c0:	b.ls	40b9e0 <ferror@plt+0x7970>  // b.plast
  40b9c4:	ldr	x3, [x19, #24]
  40b9c8:	lsl	x0, x20, #3
  40b9cc:	ldr	x1, [x19, #40]
  40b9d0:	mov	x2, x22
  40b9d4:	ldr	x1, [x1, x0]
  40b9d8:	ldr	x0, [x3, x0]
  40b9dc:	blr	x21
  40b9e0:	ldr	w0, [x19, #68]
  40b9e4:	add	x20, x20, #0x1
  40b9e8:	cmp	w0, w23
  40b9ec:	b.eq	40b994 <ferror@plt+0x7924>  // b.none
  40b9f0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40b9f4:	add	x2, x2, #0x290
  40b9f8:	b	40b93c <ferror@plt+0x78cc>
  40b9fc:	stp	x29, x30, [sp, #-64]!
  40ba00:	mov	x29, sp
  40ba04:	stp	x19, x20, [sp, #16]
  40ba08:	stp	x21, x22, [sp, #32]
  40ba0c:	stp	x23, x24, [sp, #48]
  40ba10:	cbz	x0, 40ba28 <ferror@plt+0x79b8>
  40ba14:	mov	x22, x1
  40ba18:	cbnz	x1, 40ba50 <ferror@plt+0x79e0>
  40ba1c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ba20:	add	x2, x2, #0x2af
  40ba24:	b	40ba30 <ferror@plt+0x79c0>
  40ba28:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ba2c:	add	x2, x2, #0x27d
  40ba30:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40ba34:	add	x1, x1, #0x2c4
  40ba38:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ba3c:	add	x1, x1, #0x25b
  40ba40:	add	x0, x0, #0x41f
  40ba44:	bl	412328 <ferror@plt+0xe2b8>
  40ba48:	mov	x20, #0x0                   	// #0
  40ba4c:	b	40bac4 <ferror@plt+0x7a54>
  40ba50:	ldr	w24, [x0, #68]
  40ba54:	mov	x19, x0
  40ba58:	mov	x23, x2
  40ba5c:	mov	x21, #0x0                   	// #0
  40ba60:	ldr	w0, [x19]
  40ba64:	cmp	w0, w21
  40ba68:	b.le	40ba48 <ferror@plt+0x79d8>
  40ba6c:	ldr	x1, [x19, #40]
  40ba70:	lsl	x0, x21, #3
  40ba74:	ldr	x20, [x1, x0]
  40ba78:	ldr	x1, [x19, #32]
  40ba7c:	ldr	w1, [x1, x21, lsl #2]
  40ba80:	cmp	w1, #0x1
  40ba84:	b.ls	40bab4 <ferror@plt+0x7a44>  // b.plast
  40ba88:	ldr	x3, [x19, #24]
  40ba8c:	mov	x2, x23
  40ba90:	mov	x1, x20
  40ba94:	ldr	x0, [x3, x0]
  40ba98:	blr	x22
  40ba9c:	ldr	w1, [x19, #68]
  40baa0:	cmp	w1, w24
  40baa4:	b.eq	40babc <ferror@plt+0x7a4c>  // b.none
  40baa8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40baac:	add	x2, x2, #0x290
  40bab0:	b	40ba30 <ferror@plt+0x79c0>
  40bab4:	mov	w0, #0x0                   	// #0
  40bab8:	b	40ba9c <ferror@plt+0x7a2c>
  40babc:	add	x21, x21, #0x1
  40bac0:	cbz	w0, 40ba60 <ferror@plt+0x79f0>
  40bac4:	mov	x0, x20
  40bac8:	ldp	x19, x20, [sp, #16]
  40bacc:	ldp	x21, x22, [sp, #32]
  40bad0:	ldp	x23, x24, [sp, #48]
  40bad4:	ldp	x29, x30, [sp], #64
  40bad8:	ret
  40badc:	cbz	x0, 40bae8 <ferror@plt+0x7a78>
  40bae0:	ldr	w0, [x0, #12]
  40bae4:	ret
  40bae8:	stp	x29, x30, [sp, #-16]!
  40baec:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40baf0:	add	x1, x1, #0x2c4
  40baf4:	mov	x29, sp
  40baf8:	add	x1, x1, #0x26d
  40bafc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40bb00:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40bb04:	add	x2, x2, #0x27d
  40bb08:	add	x0, x0, #0x41f
  40bb0c:	bl	412328 <ferror@plt+0xe2b8>
  40bb10:	mov	w0, #0x0                   	// #0
  40bb14:	ldp	x29, x30, [sp], #16
  40bb18:	ret
  40bb1c:	stp	x29, x30, [sp, #-32]!
  40bb20:	mov	x29, sp
  40bb24:	stp	x19, x20, [sp, #16]
  40bb28:	cbnz	x0, 40bb8c <ferror@plt+0x7b1c>
  40bb2c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40bb30:	add	x1, x1, #0x2c4
  40bb34:	add	x1, x1, #0x27f
  40bb38:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40bb3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40bb40:	add	x2, x2, #0x27d
  40bb44:	add	x0, x0, #0x41f
  40bb48:	bl	412328 <ferror@plt+0xe2b8>
  40bb4c:	mov	x0, #0x0                   	// #0
  40bb50:	ldp	x19, x20, [sp, #16]
  40bb54:	ldp	x29, x30, [sp], #32
  40bb58:	ret
  40bb5c:	ldr	x1, [x19, #32]
  40bb60:	ldr	w1, [x1, x20, lsl #2]
  40bb64:	cmp	w1, #0x1
  40bb68:	b.ls	40bb78 <ferror@plt+0x7b08>  // b.plast
  40bb6c:	ldr	x1, [x19, #24]
  40bb70:	ldr	x1, [x1, x20, lsl #3]
  40bb74:	bl	40bf84 <ferror@plt+0x7f14>
  40bb78:	add	x20, x20, #0x1
  40bb7c:	ldr	w1, [x19]
  40bb80:	cmp	w1, w20
  40bb84:	b.gt	40bb5c <ferror@plt+0x7aec>
  40bb88:	b	40bb50 <ferror@plt+0x7ae0>
  40bb8c:	mov	x19, x0
  40bb90:	mov	x20, #0x0                   	// #0
  40bb94:	mov	x0, #0x0                   	// #0
  40bb98:	b	40bb7c <ferror@plt+0x7b0c>
  40bb9c:	stp	x29, x30, [sp, #-32]!
  40bba0:	mov	x29, sp
  40bba4:	stp	x19, x20, [sp, #16]
  40bba8:	cbnz	x0, 40bc0c <ferror@plt+0x7b9c>
  40bbac:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40bbb0:	add	x1, x1, #0x2c4
  40bbb4:	add	x1, x1, #0x295
  40bbb8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40bbbc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40bbc0:	add	x2, x2, #0x27d
  40bbc4:	add	x0, x0, #0x41f
  40bbc8:	bl	412328 <ferror@plt+0xe2b8>
  40bbcc:	mov	x0, #0x0                   	// #0
  40bbd0:	ldp	x19, x20, [sp, #16]
  40bbd4:	ldp	x29, x30, [sp], #32
  40bbd8:	ret
  40bbdc:	ldr	x1, [x19, #32]
  40bbe0:	ldr	w1, [x1, x20, lsl #2]
  40bbe4:	cmp	w1, #0x1
  40bbe8:	b.ls	40bbf8 <ferror@plt+0x7b88>  // b.plast
  40bbec:	ldr	x1, [x19, #40]
  40bbf0:	ldr	x1, [x1, x20, lsl #3]
  40bbf4:	bl	40bf84 <ferror@plt+0x7f14>
  40bbf8:	add	x20, x20, #0x1
  40bbfc:	ldr	w1, [x19]
  40bc00:	cmp	w1, w20
  40bc04:	b.gt	40bbdc <ferror@plt+0x7b6c>
  40bc08:	b	40bbd0 <ferror@plt+0x7b60>
  40bc0c:	mov	x19, x0
  40bc10:	mov	x20, #0x0                   	// #0
  40bc14:	mov	x0, #0x0                   	// #0
  40bc18:	b	40bbfc <ferror@plt+0x7b8c>
  40bc1c:	stp	x29, x30, [sp, #-16]!
  40bc20:	mov	x29, sp
  40bc24:	bl	403ba0 <strcmp@plt>
  40bc28:	cmp	w0, #0x0
  40bc2c:	cset	w0, eq  // eq = none
  40bc30:	ldp	x29, x30, [sp], #16
  40bc34:	ret
  40bc38:	mov	x1, x0
  40bc3c:	mov	w0, #0x1505                	// #5381
  40bc40:	ldrsb	w2, [x1]
  40bc44:	cbnz	w2, 40bc4c <ferror@plt+0x7bdc>
  40bc48:	ret
  40bc4c:	add	w2, w2, w0, lsl #5
  40bc50:	add	x1, x1, #0x1
  40bc54:	add	w0, w0, w2
  40bc58:	b	40bc40 <ferror@plt+0x7bd0>
  40bc5c:	cmp	x1, x0
  40bc60:	cset	w0, eq  // eq = none
  40bc64:	ret
  40bc68:	ldr	w2, [x0]
  40bc6c:	ldr	w0, [x1]
  40bc70:	cmp	w2, w0
  40bc74:	cset	w0, eq  // eq = none
  40bc78:	ret
  40bc7c:	ldr	w0, [x0]
  40bc80:	ret
  40bc84:	ldr	x2, [x0]
  40bc88:	ldr	x0, [x1]
  40bc8c:	cmp	x2, x0
  40bc90:	cset	w0, eq  // eq = none
  40bc94:	ret
  40bc98:	ldr	w0, [x0]
  40bc9c:	ret
  40bca0:	ldr	d1, [x0]
  40bca4:	ldr	d0, [x1]
  40bca8:	fcmp	d1, d0
  40bcac:	cset	w0, eq  // eq = none
  40bcb0:	ret
  40bcb4:	ldr	d0, [x0]
  40bcb8:	fcvtzu	w0, d0
  40bcbc:	ret
  40bcc0:	cbz	x0, 40bda4 <ferror@plt+0x7d34>
  40bcc4:	stp	x29, x30, [sp, #-96]!
  40bcc8:	mov	x29, sp
  40bccc:	stp	x21, x22, [sp, #32]
  40bcd0:	mov	x22, x1
  40bcd4:	ldr	x1, [x0, #8]
  40bcd8:	stp	x19, x20, [sp, #16]
  40bcdc:	stp	x23, x24, [sp, #48]
  40bce0:	cbz	x1, 40bd54 <ferror@plt+0x7ce4>
  40bce4:	mov	x23, x2
  40bce8:	mov	x19, x0
  40bcec:	ldr	x1, [x1, #8]
  40bcf0:	mov	x2, x19
  40bcf4:	ldr	x19, [x19, #8]
  40bcf8:	cbz	x1, 40bd04 <ferror@plt+0x7c94>
  40bcfc:	ldr	x1, [x1, #8]
  40bd00:	cbnz	x1, 40bcec <ferror@plt+0x7c7c>
  40bd04:	str	xzr, [x2, #8]
  40bd08:	mov	x1, x22
  40bd0c:	mov	x2, x23
  40bd10:	add	x21, sp, #0x48
  40bd14:	bl	40bcc0 <ferror@plt+0x7c50>
  40bd18:	mov	x20, x0
  40bd1c:	mov	x2, x23
  40bd20:	mov	x0, x19
  40bd24:	mov	x1, x22
  40bd28:	bl	40bcc0 <ferror@plt+0x7c50>
  40bd2c:	mov	x19, x0
  40bd30:	mov	x24, #0x0                   	// #0
  40bd34:	cmp	x20, #0x0
  40bd38:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40bd3c:	b.ne	40bd68 <ferror@plt+0x7cf8>  // b.any
  40bd40:	cmp	x20, #0x0
  40bd44:	csel	x19, x19, x20, eq  // eq = none
  40bd48:	str	x19, [x21, #8]
  40bd4c:	ldr	x0, [sp, #80]
  40bd50:	str	x21, [x19, #16]
  40bd54:	ldp	x19, x20, [sp, #16]
  40bd58:	ldp	x21, x22, [sp, #32]
  40bd5c:	ldp	x23, x24, [sp, #48]
  40bd60:	ldp	x29, x30, [sp], #96
  40bd64:	ret
  40bd68:	ldr	x1, [x19]
  40bd6c:	mov	x2, x23
  40bd70:	ldr	x0, [x20]
  40bd74:	blr	x22
  40bd78:	cmp	w0, #0x0
  40bd7c:	b.gt	40bd98 <ferror@plt+0x7d28>
  40bd80:	str	x20, [x21, #8]
  40bd84:	ldr	x20, [x20, #8]
  40bd88:	ldr	x21, [x21, #8]
  40bd8c:	str	x24, [x21, #16]
  40bd90:	mov	x24, x21
  40bd94:	b	40bd34 <ferror@plt+0x7cc4>
  40bd98:	str	x19, [x21, #8]
  40bd9c:	ldr	x19, [x19, #8]
  40bda0:	b	40bd88 <ferror@plt+0x7d18>
  40bda4:	ret
  40bda8:	stp	x29, x30, [sp, #-80]!
  40bdac:	mov	x29, sp
  40bdb0:	stp	x19, x20, [sp, #16]
  40bdb4:	mov	x19, x0
  40bdb8:	stp	x21, x22, [sp, #32]
  40bdbc:	stp	x23, x24, [sp, #48]
  40bdc0:	str	x25, [sp, #64]
  40bdc4:	cbz	x2, 40bde4 <ferror@plt+0x7d74>
  40bdc8:	mov	x22, x1
  40bdcc:	cbnz	x0, 40be1c <ferror@plt+0x7dac>
  40bdd0:	mov	x0, #0x18                  	// #24
  40bdd4:	bl	41930c <ferror@plt+0x1529c>
  40bdd8:	mov	x19, x0
  40bddc:	str	x22, [x0]
  40bde0:	b	40be00 <ferror@plt+0x7d90>
  40bde4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  40bde8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40bdec:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40bdf0:	add	x2, x2, #0x32a
  40bdf4:	add	x1, x1, #0x5b7
  40bdf8:	add	x0, x0, #0x41f
  40bdfc:	bl	412328 <ferror@plt+0xe2b8>
  40be00:	mov	x0, x19
  40be04:	ldp	x19, x20, [sp, #16]
  40be08:	ldp	x21, x22, [sp, #32]
  40be0c:	ldp	x23, x24, [sp, #48]
  40be10:	ldr	x25, [sp, #64]
  40be14:	ldp	x29, x30, [sp], #80
  40be18:	ret
  40be1c:	mov	x0, x1
  40be20:	mov	x23, x2
  40be24:	ldr	x1, [x19]
  40be28:	mov	x24, x3
  40be2c:	mov	x2, x3
  40be30:	mov	x20, x19
  40be34:	blr	x23
  40be38:	mov	w21, w0
  40be3c:	ldr	x25, [x20, #8]
  40be40:	cbnz	x25, 40be70 <ferror@plt+0x7e00>
  40be44:	mov	x0, #0x18                  	// #24
  40be48:	bl	41930c <ferror@plt+0x1529c>
  40be4c:	mov	x2, x0
  40be50:	ldr	x0, [x20, #8]
  40be54:	str	x22, [x2]
  40be58:	cbnz	x0, 40be94 <ferror@plt+0x7e24>
  40be5c:	cmp	w21, #0x0
  40be60:	b.le	40be94 <ferror@plt+0x7e24>
  40be64:	str	x2, [x20, #8]
  40be68:	str	x20, [x2, #16]
  40be6c:	b	40be00 <ferror@plt+0x7d90>
  40be70:	cmp	w21, #0x0
  40be74:	b.le	40be44 <ferror@plt+0x7dd4>
  40be78:	ldr	x1, [x25]
  40be7c:	mov	x2, x24
  40be80:	mov	x0, x22
  40be84:	mov	x20, x25
  40be88:	blr	x23
  40be8c:	mov	w21, w0
  40be90:	b	40be3c <ferror@plt+0x7dcc>
  40be94:	ldr	x0, [x20, #16]
  40be98:	cbz	x0, 40bea4 <ferror@plt+0x7e34>
  40be9c:	str	x2, [x0, #8]
  40bea0:	str	x0, [x2, #16]
  40bea4:	cmp	x20, x19
  40bea8:	str	x20, [x2, #8]
  40beac:	csel	x19, x19, x2, ne  // ne = any
  40beb0:	str	x2, [x20, #16]
  40beb4:	b	40be00 <ferror@plt+0x7d90>
  40beb8:	stp	x29, x30, [sp, #-32]!
  40bebc:	mov	x29, sp
  40bec0:	stp	x19, x20, [sp, #16]
  40bec4:	mov	x20, x0
  40bec8:	cbz	x1, 40bf18 <ferror@plt+0x7ea8>
  40becc:	ldr	x0, [x1, #16]
  40bed0:	mov	x19, x1
  40bed4:	cbz	x0, 40beec <ferror@plt+0x7e7c>
  40bed8:	ldr	x1, [x0, #8]
  40bedc:	cmp	x1, x19
  40bee0:	b.ne	40bf28 <ferror@plt+0x7eb8>  // b.any
  40bee4:	ldr	x1, [x19, #8]
  40bee8:	str	x1, [x0, #8]
  40beec:	ldr	x0, [x19, #8]
  40bef0:	cbz	x0, 40bf08 <ferror@plt+0x7e98>
  40bef4:	ldr	x1, [x0, #16]
  40bef8:	cmp	x1, x19
  40befc:	b.ne	40bf44 <ferror@plt+0x7ed4>  // b.any
  40bf00:	ldr	x1, [x19, #16]
  40bf04:	str	x1, [x0, #16]
  40bf08:	cmp	x19, x20
  40bf0c:	b.ne	40bf14 <ferror@plt+0x7ea4>  // b.any
  40bf10:	ldr	x20, [x19, #8]
  40bf14:	stp	xzr, xzr, [x19, #8]
  40bf18:	mov	x0, x20
  40bf1c:	ldp	x19, x20, [sp, #16]
  40bf20:	ldp	x29, x30, [sp], #32
  40bf24:	ret
  40bf28:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40bf2c:	mov	w1, #0x10                  	// #16
  40bf30:	add	x2, x2, #0x571
  40bf34:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40bf38:	add	x0, x0, #0x41f
  40bf3c:	bl	4122b4 <ferror@plt+0xe244>
  40bf40:	b	40beec <ferror@plt+0x7e7c>
  40bf44:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40bf48:	mov	w1, #0x10                  	// #16
  40bf4c:	add	x2, x2, #0x571
  40bf50:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40bf54:	add	x0, x0, #0x41f
  40bf58:	bl	4122b4 <ferror@plt+0xe244>
  40bf5c:	b	40bf08 <ferror@plt+0x7e98>
  40bf60:	mov	x0, #0x18                  	// #24
  40bf64:	b	41930c <ferror@plt+0x1529c>
  40bf68:	mov	x1, x0
  40bf6c:	mov	x2, #0x8                   	// #8
  40bf70:	mov	x0, #0x18                  	// #24
  40bf74:	b	419514 <ferror@plt+0x154a4>
  40bf78:	mov	x1, x0
  40bf7c:	mov	x0, #0x18                  	// #24
  40bf80:	b	419388 <ferror@plt+0x15318>
  40bf84:	stp	x29, x30, [sp, #-32]!
  40bf88:	mov	x29, sp
  40bf8c:	stp	x19, x20, [sp, #16]
  40bf90:	mov	x19, x0
  40bf94:	mov	x20, x1
  40bf98:	mov	x0, #0x18                  	// #24
  40bf9c:	bl	418f40 <ferror@plt+0x14ed0>
  40bfa0:	stp	x20, x19, [x0]
  40bfa4:	cbz	x19, 40bfc8 <ferror@plt+0x7f58>
  40bfa8:	ldr	x1, [x19, #16]
  40bfac:	str	x1, [x0, #16]
  40bfb0:	cbz	x1, 40bfb8 <ferror@plt+0x7f48>
  40bfb4:	str	x0, [x1, #8]
  40bfb8:	str	x0, [x19, #16]
  40bfbc:	ldp	x19, x20, [sp, #16]
  40bfc0:	ldp	x29, x30, [sp], #32
  40bfc4:	ret
  40bfc8:	str	xzr, [x0, #16]
  40bfcc:	b	40bfbc <ferror@plt+0x7f4c>
  40bfd0:	stp	x29, x30, [sp, #-48]!
  40bfd4:	mov	x29, sp
  40bfd8:	stp	x19, x20, [sp, #16]
  40bfdc:	mov	x20, x1
  40bfe0:	stp	x21, x22, [sp, #32]
  40bfe4:	mov	x22, x2
  40bfe8:	cbnz	x0, 40c030 <ferror@plt+0x7fc0>
  40bfec:	bl	40bf60 <ferror@plt+0x7ef0>
  40bff0:	str	x22, [x0]
  40bff4:	mov	x19, x0
  40bff8:	cbz	x20, 40c01c <ferror@plt+0x7fac>
  40bffc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40c000:	add	x2, x2, #0x597
  40c004:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40c008:	add	x1, x1, #0x5b7
  40c00c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40c010:	add	x1, x1, #0x1a
  40c014:	add	x0, x0, #0x41f
  40c018:	bl	412328 <ferror@plt+0xe2b8>
  40c01c:	mov	x0, x19
  40c020:	ldp	x19, x20, [sp, #16]
  40c024:	ldp	x21, x22, [sp, #32]
  40c028:	ldp	x29, x30, [sp], #48
  40c02c:	ret
  40c030:	mov	x21, x0
  40c034:	cbz	x1, 40c078 <ferror@plt+0x8008>
  40c038:	mov	x0, #0x18                  	// #24
  40c03c:	bl	418f40 <ferror@plt+0x14ed0>
  40c040:	mov	x19, x0
  40c044:	ldr	x0, [x20, #16]
  40c048:	str	x19, [x20, #16]
  40c04c:	stp	x22, x20, [x19]
  40c050:	str	x0, [x19, #16]
  40c054:	cbz	x0, 40c064 <ferror@plt+0x7ff4>
  40c058:	str	x19, [x0, #8]
  40c05c:	mov	x19, x21
  40c060:	b	40c01c <ferror@plt+0x7fac>
  40c064:	cmp	x21, x20
  40c068:	b.eq	40c01c <ferror@plt+0x7fac>  // b.none
  40c06c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40c070:	add	x2, x2, #0x5a7
  40c074:	b	40c004 <ferror@plt+0x7f94>
  40c078:	mov	x19, x0
  40c07c:	ldr	x0, [x0, #8]
  40c080:	cbnz	x0, 40c078 <ferror@plt+0x8008>
  40c084:	mov	x0, #0x18                  	// #24
  40c088:	bl	418f40 <ferror@plt+0x14ed0>
  40c08c:	str	x0, [x19, #8]
  40c090:	stp	x22, xzr, [x0]
  40c094:	str	x19, [x0, #16]
  40c098:	b	40c05c <ferror@plt+0x7fec>
  40c09c:	stp	x29, x30, [sp, #-32]!
  40c0a0:	mov	x29, sp
  40c0a4:	stp	x19, x20, [sp, #16]
  40c0a8:	mov	x19, x0
  40c0ac:	mov	x20, x0
  40c0b0:	cbz	x20, 40c0e4 <ferror@plt+0x8074>
  40c0b4:	ldr	x0, [x20]
  40c0b8:	cmp	x0, x1
  40c0bc:	b.eq	40c0c8 <ferror@plt+0x8058>  // b.none
  40c0c0:	ldr	x20, [x20, #8]
  40c0c4:	b	40c0b0 <ferror@plt+0x8040>
  40c0c8:	mov	x1, x20
  40c0cc:	mov	x0, x19
  40c0d0:	bl	40beb8 <ferror@plt+0x7e48>
  40c0d4:	mov	x19, x0
  40c0d8:	mov	x1, x20
  40c0dc:	mov	x0, #0x18                  	// #24
  40c0e0:	bl	419388 <ferror@plt+0x15318>
  40c0e4:	mov	x0, x19
  40c0e8:	ldp	x19, x20, [sp, #16]
  40c0ec:	ldp	x29, x30, [sp], #32
  40c0f0:	ret
  40c0f4:	stp	x29, x30, [sp, #-48]!
  40c0f8:	mov	x29, sp
  40c0fc:	stp	x19, x20, [sp, #16]
  40c100:	mov	x19, x0
  40c104:	str	x21, [sp, #32]
  40c108:	mov	x21, x1
  40c10c:	mov	x1, x0
  40c110:	cbnz	x1, 40c128 <ferror@plt+0x80b8>
  40c114:	mov	x0, x19
  40c118:	ldp	x19, x20, [sp, #16]
  40c11c:	ldr	x21, [sp, #32]
  40c120:	ldp	x29, x30, [sp], #48
  40c124:	ret
  40c128:	ldp	x0, x20, [x1]
  40c12c:	cmp	x0, x21
  40c130:	b.ne	40c150 <ferror@plt+0x80e0>  // b.any
  40c134:	ldr	x0, [x1, #16]
  40c138:	cbz	x0, 40c158 <ferror@plt+0x80e8>
  40c13c:	str	x20, [x0, #8]
  40c140:	cbz	x20, 40c148 <ferror@plt+0x80d8>
  40c144:	str	x0, [x20, #16]
  40c148:	mov	x0, #0x18                  	// #24
  40c14c:	bl	419388 <ferror@plt+0x15318>
  40c150:	mov	x1, x20
  40c154:	b	40c110 <ferror@plt+0x80a0>
  40c158:	mov	x19, x20
  40c15c:	b	40c140 <ferror@plt+0x80d0>
  40c160:	b	40beb8 <ferror@plt+0x7e48>
  40c164:	stp	x29, x30, [sp, #-32]!
  40c168:	mov	x29, sp
  40c16c:	stp	x19, x20, [sp, #16]
  40c170:	mov	x20, x1
  40c174:	bl	40beb8 <ferror@plt+0x7e48>
  40c178:	mov	x1, x20
  40c17c:	mov	x19, x0
  40c180:	mov	x0, #0x18                  	// #24
  40c184:	bl	419388 <ferror@plt+0x15318>
  40c188:	mov	x0, x19
  40c18c:	ldp	x19, x20, [sp, #16]
  40c190:	ldp	x29, x30, [sp], #32
  40c194:	ret
  40c198:	stp	x29, x30, [sp, #-64]!
  40c19c:	mov	x29, sp
  40c1a0:	stp	x19, x20, [sp, #16]
  40c1a4:	mov	x19, x0
  40c1a8:	stp	x21, x22, [sp, #32]
  40c1ac:	stp	x23, x24, [sp, #48]
  40c1b0:	cbz	x0, 40c1f4 <ferror@plt+0x8184>
  40c1b4:	mov	x21, x1
  40c1b8:	mov	x24, x2
  40c1bc:	mov	x0, #0x18                  	// #24
  40c1c0:	bl	418f40 <ferror@plt+0x14ed0>
  40c1c4:	mov	x20, x0
  40c1c8:	cbz	x21, 40c20c <ferror@plt+0x819c>
  40c1cc:	ldr	x0, [x19]
  40c1d0:	mov	x1, x24
  40c1d4:	blr	x21
  40c1d8:	ldr	x22, [x19, #8]
  40c1dc:	mov	x23, x20
  40c1e0:	str	x0, [x20]
  40c1e4:	str	xzr, [x20, #16]
  40c1e8:	cbnz	x22, 40c214 <ferror@plt+0x81a4>
  40c1ec:	mov	x19, x20
  40c1f0:	str	xzr, [x23, #8]
  40c1f4:	mov	x0, x19
  40c1f8:	ldp	x19, x20, [sp, #16]
  40c1fc:	ldp	x21, x22, [sp, #32]
  40c200:	ldp	x23, x24, [sp, #48]
  40c204:	ldp	x29, x30, [sp], #64
  40c208:	ret
  40c20c:	ldr	x0, [x19]
  40c210:	b	40c1d8 <ferror@plt+0x8168>
  40c214:	mov	x0, #0x18                  	// #24
  40c218:	bl	418f40 <ferror@plt+0x14ed0>
  40c21c:	str	x0, [x23, #8]
  40c220:	mov	x19, x0
  40c224:	str	x23, [x0, #16]
  40c228:	cbz	x21, 40c248 <ferror@plt+0x81d8>
  40c22c:	ldr	x0, [x22]
  40c230:	mov	x1, x24
  40c234:	blr	x21
  40c238:	mov	x23, x19
  40c23c:	ldr	x22, [x22, #8]
  40c240:	str	x0, [x19]
  40c244:	b	40c1e8 <ferror@plt+0x8178>
  40c248:	ldr	x0, [x22]
  40c24c:	b	40c238 <ferror@plt+0x81c8>
  40c250:	mov	x2, #0x0                   	// #0
  40c254:	mov	x1, #0x0                   	// #0
  40c258:	b	40c198 <ferror@plt+0x8128>
  40c25c:	mov	x1, x0
  40c260:	mov	x0, #0x0                   	// #0
  40c264:	cbnz	x1, 40c26c <ferror@plt+0x81fc>
  40c268:	ret
  40c26c:	ldp	x2, x0, [x1, #8]
  40c270:	stp	x0, x2, [x1, #8]
  40c274:	mov	x0, x1
  40c278:	mov	x1, x2
  40c27c:	b	40c264 <ferror@plt+0x81f4>
  40c280:	cbz	w1, 40c28c <ferror@plt+0x821c>
  40c284:	sub	w1, w1, #0x1
  40c288:	cbnz	x0, 40c290 <ferror@plt+0x8220>
  40c28c:	ret
  40c290:	ldr	x0, [x0, #8]
  40c294:	b	40c280 <ferror@plt+0x8210>
  40c298:	cbz	w1, 40c2a4 <ferror@plt+0x8234>
  40c29c:	sub	w1, w1, #0x1
  40c2a0:	cbnz	x0, 40c2a8 <ferror@plt+0x8238>
  40c2a4:	ret
  40c2a8:	ldr	x0, [x0, #16]
  40c2ac:	b	40c298 <ferror@plt+0x8228>
  40c2b0:	cbz	w1, 40c2c8 <ferror@plt+0x8258>
  40c2b4:	sub	w1, w1, #0x1
  40c2b8:	cbnz	x0, 40c2c0 <ferror@plt+0x8250>
  40c2bc:	ret
  40c2c0:	ldr	x0, [x0, #8]
  40c2c4:	b	40c2b0 <ferror@plt+0x8240>
  40c2c8:	cbz	x0, 40c2bc <ferror@plt+0x824c>
  40c2cc:	ldr	x0, [x0]
  40c2d0:	b	40c2bc <ferror@plt+0x824c>
  40c2d4:	cbnz	x0, 40c2dc <ferror@plt+0x826c>
  40c2d8:	ret
  40c2dc:	ldr	x2, [x0]
  40c2e0:	cmp	x2, x1
  40c2e4:	b.eq	40c2d8 <ferror@plt+0x8268>  // b.none
  40c2e8:	ldr	x0, [x0, #8]
  40c2ec:	b	40c2d4 <ferror@plt+0x8264>
  40c2f0:	stp	x29, x30, [sp, #-48]!
  40c2f4:	mov	x29, sp
  40c2f8:	stp	x19, x20, [sp, #16]
  40c2fc:	mov	x19, x0
  40c300:	str	x21, [sp, #32]
  40c304:	cbnz	x2, 40c358 <ferror@plt+0x82e8>
  40c308:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40c30c:	add	x1, x1, #0x5b7
  40c310:	adrp	x2, 436000 <ferror@plt+0x31f90>
  40c314:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40c318:	add	x2, x2, #0x32a
  40c31c:	add	x1, x1, #0x2f
  40c320:	add	x0, x0, #0x41f
  40c324:	bl	412328 <ferror@plt+0xe2b8>
  40c328:	mov	x0, x19
  40c32c:	ldp	x19, x20, [sp, #16]
  40c330:	ldr	x21, [sp, #32]
  40c334:	ldp	x29, x30, [sp], #48
  40c338:	ret
  40c33c:	ldr	x0, [x19]
  40c340:	mov	x1, x21
  40c344:	blr	x20
  40c348:	cbz	w0, 40c328 <ferror@plt+0x82b8>
  40c34c:	ldr	x19, [x19, #8]
  40c350:	cbnz	x19, 40c33c <ferror@plt+0x82cc>
  40c354:	b	40c328 <ferror@plt+0x82b8>
  40c358:	mov	x21, x1
  40c35c:	mov	x20, x2
  40c360:	b	40c350 <ferror@plt+0x82e0>
  40c364:	mov	x2, x0
  40c368:	mov	w0, #0x0                   	// #0
  40c36c:	cbnz	x2, 40c378 <ferror@plt+0x8308>
  40c370:	mov	w0, #0xffffffff            	// #-1
  40c374:	ret
  40c378:	cmp	x2, x1
  40c37c:	b.eq	40c374 <ferror@plt+0x8304>  // b.none
  40c380:	add	w0, w0, #0x1
  40c384:	ldr	x2, [x2, #8]
  40c388:	b	40c36c <ferror@plt+0x82fc>
  40c38c:	mov	x2, x0
  40c390:	mov	w0, #0x0                   	// #0
  40c394:	cbnz	x2, 40c3a0 <ferror@plt+0x8330>
  40c398:	mov	w0, #0xffffffff            	// #-1
  40c39c:	ret
  40c3a0:	ldr	x3, [x2]
  40c3a4:	cmp	x3, x1
  40c3a8:	b.eq	40c39c <ferror@plt+0x832c>  // b.none
  40c3ac:	add	w0, w0, #0x1
  40c3b0:	ldr	x2, [x2, #8]
  40c3b4:	b	40c394 <ferror@plt+0x8324>
  40c3b8:	cbz	x0, 40c3cc <ferror@plt+0x835c>
  40c3bc:	mov	x1, x0
  40c3c0:	ldr	x0, [x0, #8]
  40c3c4:	cbnz	x0, 40c3bc <ferror@plt+0x834c>
  40c3c8:	mov	x0, x1
  40c3cc:	ret
  40c3d0:	stp	x29, x30, [sp, #-32]!
  40c3d4:	mov	x29, sp
  40c3d8:	stp	x19, x20, [sp, #16]
  40c3dc:	mov	x20, x1
  40c3e0:	mov	x19, x0
  40c3e4:	mov	x0, #0x18                  	// #24
  40c3e8:	bl	418f40 <ferror@plt+0x14ed0>
  40c3ec:	stp	x20, xzr, [x0]
  40c3f0:	mov	x2, x0
  40c3f4:	cbz	x19, 40c41c <ferror@plt+0x83ac>
  40c3f8:	mov	x0, x19
  40c3fc:	bl	40c3b8 <ferror@plt+0x8348>
  40c400:	str	x2, [x0, #8]
  40c404:	str	x0, [x2, #16]
  40c408:	mov	x2, x19
  40c40c:	mov	x0, x2
  40c410:	ldp	x19, x20, [sp, #16]
  40c414:	ldp	x29, x30, [sp], #32
  40c418:	ret
  40c41c:	str	xzr, [x0, #16]
  40c420:	b	40c40c <ferror@plt+0x839c>
  40c424:	stp	x29, x30, [sp, #-48]!
  40c428:	cmp	w2, #0x0
  40c42c:	mov	x29, sp
  40c430:	stp	x19, x20, [sp, #16]
  40c434:	mov	x20, x0
  40c438:	str	x21, [sp, #32]
  40c43c:	mov	x21, x1
  40c440:	b.ge	40c45c <ferror@plt+0x83ec>  // b.tcont
  40c444:	mov	x1, x21
  40c448:	mov	x0, x20
  40c44c:	ldp	x19, x20, [sp, #16]
  40c450:	ldr	x21, [sp, #32]
  40c454:	ldp	x29, x30, [sp], #48
  40c458:	b	40c3d0 <ferror@plt+0x8360>
  40c45c:	b.ne	40c470 <ferror@plt+0x8400>  // b.any
  40c460:	ldp	x19, x20, [sp, #16]
  40c464:	ldr	x21, [sp, #32]
  40c468:	ldp	x29, x30, [sp], #48
  40c46c:	b	40bf84 <ferror@plt+0x7f14>
  40c470:	mov	w1, w2
  40c474:	bl	40c280 <ferror@plt+0x8210>
  40c478:	mov	x19, x0
  40c47c:	cbz	x0, 40c444 <ferror@plt+0x83d4>
  40c480:	mov	x0, #0x18                  	// #24
  40c484:	bl	418f40 <ferror@plt+0x14ed0>
  40c488:	ldr	x1, [x19, #16]
  40c48c:	str	x1, [x0, #16]
  40c490:	str	x21, [x0]
  40c494:	ldr	x1, [x19, #16]
  40c498:	ldr	x21, [sp, #32]
  40c49c:	str	x0, [x1, #8]
  40c4a0:	str	x19, [x0, #8]
  40c4a4:	str	x0, [x19, #16]
  40c4a8:	mov	x0, x20
  40c4ac:	ldp	x19, x20, [sp, #16]
  40c4b0:	ldp	x29, x30, [sp], #48
  40c4b4:	ret
  40c4b8:	mov	x3, x0
  40c4bc:	cbz	x1, 40c4f0 <ferror@plt+0x8480>
  40c4c0:	mov	x2, x1
  40c4c4:	stp	x29, x30, [sp, #-16]!
  40c4c8:	mov	x29, sp
  40c4cc:	bl	40c3b8 <ferror@plt+0x8348>
  40c4d0:	cbz	x0, 40c4e8 <ferror@plt+0x8478>
  40c4d4:	str	x2, [x0, #8]
  40c4d8:	str	x0, [x2, #16]
  40c4dc:	mov	x0, x3
  40c4e0:	ldp	x29, x30, [sp], #16
  40c4e4:	ret
  40c4e8:	mov	x3, x2
  40c4ec:	b	40c4d8 <ferror@plt+0x8468>
  40c4f0:	ret
  40c4f4:	cbz	x0, 40c508 <ferror@plt+0x8498>
  40c4f8:	mov	x1, x0
  40c4fc:	ldr	x0, [x0, #16]
  40c500:	cbnz	x0, 40c4f8 <ferror@plt+0x8488>
  40c504:	mov	x0, x1
  40c508:	ret
  40c50c:	mov	x1, x0
  40c510:	mov	w0, #0x0                   	// #0
  40c514:	cbnz	x1, 40c51c <ferror@plt+0x84ac>
  40c518:	ret
  40c51c:	add	w0, w0, #0x1
  40c520:	ldr	x1, [x1, #8]
  40c524:	b	40c514 <ferror@plt+0x84a4>
  40c528:	stp	x29, x30, [sp, #-48]!
  40c52c:	mov	x29, sp
  40c530:	stp	x19, x20, [sp, #16]
  40c534:	mov	x19, x1
  40c538:	mov	x20, x2
  40c53c:	str	x21, [sp, #32]
  40c540:	cbnz	x0, 40c554 <ferror@plt+0x84e4>
  40c544:	ldp	x19, x20, [sp, #16]
  40c548:	ldr	x21, [sp, #32]
  40c54c:	ldp	x29, x30, [sp], #48
  40c550:	ret
  40c554:	ldr	x21, [x0, #8]
  40c558:	mov	x1, x20
  40c55c:	ldr	x0, [x0]
  40c560:	blr	x19
  40c564:	mov	x0, x21
  40c568:	b	40c540 <ferror@plt+0x84d0>
  40c56c:	stp	x29, x30, [sp, #-32]!
  40c570:	mov	x2, #0x0                   	// #0
  40c574:	mov	x29, sp
  40c578:	str	x19, [sp, #16]
  40c57c:	mov	x19, x0
  40c580:	bl	40c528 <ferror@plt+0x84b8>
  40c584:	mov	x0, x19
  40c588:	ldr	x19, [sp, #16]
  40c58c:	ldp	x29, x30, [sp], #32
  40c590:	b	40bf68 <ferror@plt+0x7ef8>
  40c594:	mov	x3, #0x0                   	// #0
  40c598:	b	40bda8 <ferror@plt+0x7d38>
  40c59c:	b	40bda8 <ferror@plt+0x7d38>
  40c5a0:	mov	x2, #0x0                   	// #0
  40c5a4:	b	40bcc0 <ferror@plt+0x7c50>
  40c5a8:	b	40bcc0 <ferror@plt+0x7c50>
  40c5ac:	ldr	w1, [x0]
  40c5b0:	add	w1, w1, #0x1
  40c5b4:	str	w1, [x0]
  40c5b8:	ret
  40c5bc:	ldr	x1, [x0, #8]
  40c5c0:	str	x1, [x2]
  40c5c4:	ldr	x0, [x0, #16]
  40c5c8:	str	x0, [x3]
  40c5cc:	ret
  40c5d0:	ldr	w0, [x0, #104]
  40c5d4:	ret
  40c5d8:	ldr	w0, [x0, #104]
  40c5dc:	ret
  40c5e0:	ldr	w0, [x0, #100]
  40c5e4:	ret
  40c5e8:	ldr	w0, [x0, #100]
  40c5ec:	ret
  40c5f0:	mov	w0, #0x1                   	// #1
  40c5f4:	str	wzr, [x1]
  40c5f8:	ret
  40c5fc:	mov	w0, #0x1                   	// #1
  40c600:	ret
  40c604:	mov	x1, x0
  40c608:	mov	x0, #0x10                  	// #16
  40c60c:	b	419388 <ferror@plt+0x15318>
  40c610:	stp	x29, x30, [sp, #-32]!
  40c614:	mov	x3, x1
  40c618:	mov	x29, sp
  40c61c:	ldr	x1, [x0, #96]
  40c620:	str	x19, [sp, #16]
  40c624:	mov	x19, x0
  40c628:	mov	x0, #0x0                   	// #0
  40c62c:	cbz	x1, 40c664 <ferror@plt+0x85f4>
  40c630:	ldr	x4, [x1]
  40c634:	ldr	x2, [x1, #16]
  40c638:	cmp	x4, x3
  40c63c:	b.ne	40c68c <ferror@plt+0x861c>  // b.any
  40c640:	cbz	x0, 40c67c <ferror@plt+0x860c>
  40c644:	str	x2, [x0, #16]
  40c648:	cbz	x2, 40c684 <ferror@plt+0x8614>
  40c64c:	str	x0, [x2, #8]
  40c650:	mov	x0, #0x20                  	// #32
  40c654:	bl	419388 <ferror@plt+0x15318>
  40c658:	ldr	w0, [x19, #112]
  40c65c:	sub	w0, w0, #0x1
  40c660:	str	w0, [x19, #112]
  40c664:	mov	w0, #0x1                   	// #1
  40c668:	str	w0, [x19, #152]
  40c66c:	ldr	x0, [x19, #136]
  40c670:	ldr	x19, [sp, #16]
  40c674:	ldp	x29, x30, [sp], #32
  40c678:	b	426de0 <ferror@plt+0x22d70>
  40c67c:	str	x2, [x19, #96]
  40c680:	b	40c648 <ferror@plt+0x85d8>
  40c684:	str	x0, [x19, #104]
  40c688:	b	40c650 <ferror@plt+0x85e0>
  40c68c:	mov	x0, x1
  40c690:	mov	x1, x2
  40c694:	b	40c62c <ferror@plt+0x85bc>
  40c698:	stp	x29, x30, [sp, #-32]!
  40c69c:	mov	x29, sp
  40c6a0:	stp	x19, x20, [sp, #16]
  40c6a4:	mov	x19, x0
  40c6a8:	ldr	w0, [x0, #44]
  40c6ac:	tbnz	w0, #6, 40c6d4 <ferror@plt+0x8664>
  40c6b0:	orr	w0, w0, #0x40
  40c6b4:	str	w0, [x19, #44]
  40c6b8:	ldr	x0, [x19, #32]
  40c6bc:	cbnz	x0, 40c6f8 <ferror@plt+0x8688>
  40c6c0:	ldr	x0, [x19, #88]
  40c6c4:	cbnz	x0, 40c734 <ferror@plt+0x86c4>
  40c6c8:	ldp	x19, x20, [sp, #16]
  40c6cc:	ldp	x29, x30, [sp], #32
  40c6d0:	ret
  40c6d4:	ldp	x19, x20, [sp, #16]
  40c6d8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40c6dc:	ldp	x29, x30, [sp], #32
  40c6e0:	add	x2, x2, #0x5f9
  40c6e4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40c6e8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40c6ec:	add	x1, x1, #0xe42
  40c6f0:	add	x0, x0, #0x41f
  40c6f4:	b	412328 <ferror@plt+0xe2b8>
  40c6f8:	ldr	x20, [x19, #56]
  40c6fc:	cbnz	x20, 40c720 <ferror@plt+0x86b0>
  40c700:	ldr	x0, [x19, #88]
  40c704:	ldr	x20, [x0, #24]
  40c708:	cbz	x20, 40c6c0 <ferror@plt+0x8650>
  40c70c:	ldr	x1, [x20]
  40c710:	ldr	x0, [x19, #32]
  40c714:	bl	40c610 <ferror@plt+0x85a0>
  40c718:	ldr	x20, [x20, #8]
  40c71c:	b	40c708 <ferror@plt+0x8698>
  40c720:	ldr	x1, [x20]
  40c724:	ldr	x0, [x19, #32]
  40c728:	bl	40c610 <ferror@plt+0x85a0>
  40c72c:	ldr	x20, [x20, #8]
  40c730:	b	40c6fc <ferror@plt+0x868c>
  40c734:	ldr	x19, [x0]
  40c738:	cbz	x19, 40c6c8 <ferror@plt+0x8658>
  40c73c:	ldr	x0, [x19]
  40c740:	bl	40c698 <ferror@plt+0x8628>
  40c744:	ldr	x19, [x19, #8]
  40c748:	b	40c738 <ferror@plt+0x86c8>
  40c74c:	sxtw	x0, w0
  40c750:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  40c754:	add	x1, x1, #0xa40
  40c758:	mov	w2, #0x1                   	// #1
  40c75c:	str	w2, [x1, x0, lsl #2]
  40c760:	ldr	x0, [x1, #264]
  40c764:	str	w2, [x1, #260]
  40c768:	ldr	x0, [x0, #136]
  40c76c:	b	426de0 <ferror@plt+0x22d70>
  40c770:	stp	x29, x30, [sp, #-48]!
  40c774:	mov	x29, sp
  40c778:	stp	x19, x20, [sp, #16]
  40c77c:	mov	x19, x0
  40c780:	mov	w20, w1
  40c784:	mov	x0, #0x20                  	// #32
  40c788:	str	x21, [sp, #32]
  40c78c:	mov	x21, x2
  40c790:	bl	418f40 <ferror@plt+0x14ed0>
  40c794:	ldr	x2, [x19, #104]
  40c798:	mov	x3, #0x0                   	// #0
  40c79c:	str	x21, [x0]
  40c7a0:	strh	wzr, [x21, #6]
  40c7a4:	str	w20, [x0, #24]
  40c7a8:	cbz	x2, 40c804 <ferror@plt+0x8794>
  40c7ac:	ldr	w1, [x2, #24]
  40c7b0:	cmp	w1, w20
  40c7b4:	b.gt	40c7f0 <ferror@plt+0x8780>
  40c7b8:	str	x0, [x2, #16]
  40c7bc:	stp	x2, x3, [x0, #8]
  40c7c0:	cbz	x3, 40c7fc <ferror@plt+0x878c>
  40c7c4:	str	x0, [x3, #8]
  40c7c8:	ldr	w0, [x19, #112]
  40c7cc:	ldr	x21, [sp, #32]
  40c7d0:	add	w0, w0, #0x1
  40c7d4:	str	w0, [x19, #112]
  40c7d8:	mov	w0, #0x1                   	// #1
  40c7dc:	str	w0, [x19, #152]
  40c7e0:	ldr	x0, [x19, #136]
  40c7e4:	ldp	x19, x20, [sp, #16]
  40c7e8:	ldp	x29, x30, [sp], #48
  40c7ec:	b	426de0 <ferror@plt+0x22d70>
  40c7f0:	mov	x3, x2
  40c7f4:	ldr	x2, [x2, #8]
  40c7f8:	b	40c7a8 <ferror@plt+0x8738>
  40c7fc:	str	x0, [x19, #104]
  40c800:	b	40c7c8 <ferror@plt+0x8758>
  40c804:	str	x0, [x19, #96]
  40c808:	b	40c7bc <ferror@plt+0x874c>
  40c80c:	stp	x29, x30, [sp, #-32]!
  40c810:	mov	x29, sp
  40c814:	stp	x19, x20, [sp, #16]
  40c818:	mov	x19, x0
  40c81c:	ldr	w0, [x0, #44]
  40c820:	tbz	w0, #6, 40c834 <ferror@plt+0x87c4>
  40c824:	tbnz	w0, #0, 40c85c <ferror@plt+0x87ec>
  40c828:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40c82c:	add	x2, x2, #0x879
  40c830:	b	40c83c <ferror@plt+0x87cc>
  40c834:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40c838:	add	x2, x2, #0x5fa
  40c83c:	ldp	x19, x20, [sp, #16]
  40c840:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40c844:	ldp	x29, x30, [sp], #32
  40c848:	add	x1, x1, #0xe42
  40c84c:	add	x1, x1, #0xd
  40c850:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40c854:	add	x0, x0, #0x41f
  40c858:	b	412328 <ferror@plt+0xe2b8>
  40c85c:	ldr	x20, [x19, #56]
  40c860:	and	w0, w0, #0xffffffbf
  40c864:	str	w0, [x19, #44]
  40c868:	cbnz	x20, 40c898 <ferror@plt+0x8828>
  40c86c:	ldr	x0, [x19, #88]
  40c870:	ldr	x20, [x0, #24]
  40c874:	cbnz	x20, 40c8b0 <ferror@plt+0x8840>
  40c878:	ldr	x0, [x19, #88]
  40c87c:	cbz	x0, 40c8c8 <ferror@plt+0x8858>
  40c880:	ldr	x19, [x0]
  40c884:	cbz	x19, 40c8c8 <ferror@plt+0x8858>
  40c888:	ldr	x0, [x19]
  40c88c:	bl	40c80c <ferror@plt+0x879c>
  40c890:	ldr	x19, [x19, #8]
  40c894:	b	40c884 <ferror@plt+0x8814>
  40c898:	ldr	w1, [x19, #40]
  40c89c:	ldr	x2, [x20]
  40c8a0:	ldr	x0, [x19, #32]
  40c8a4:	bl	40c770 <ferror@plt+0x8700>
  40c8a8:	ldr	x20, [x20, #8]
  40c8ac:	b	40c868 <ferror@plt+0x87f8>
  40c8b0:	ldr	w1, [x19, #40]
  40c8b4:	ldr	x2, [x20]
  40c8b8:	ldr	x0, [x19, #32]
  40c8bc:	bl	40c770 <ferror@plt+0x8700>
  40c8c0:	ldr	x20, [x20, #8]
  40c8c4:	b	40c874 <ferror@plt+0x8804>
  40c8c8:	ldp	x19, x20, [sp, #16]
  40c8cc:	ldp	x29, x30, [sp], #32
  40c8d0:	ret
  40c8d4:	adrp	x1, 40e000 <ferror@plt+0x9f90>
  40c8d8:	add	x1, x1, #0xda0
  40c8dc:	b	41610c <ferror@plt+0x1209c>
  40c8e0:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  40c8e4:	add	x1, x1, #0xa40
  40c8e8:	sxtw	x0, w0
  40c8ec:	add	x1, x1, #0x110
  40c8f0:	stp	x29, x30, [sp, #-192]!
  40c8f4:	mov	x29, sp
  40c8f8:	ldr	w2, [x1, x0, lsl #2]
  40c8fc:	str	x19, [sp, #16]
  40c900:	mov	x19, x0
  40c904:	sub	w2, w2, #0x1
  40c908:	str	w2, [x1, x0, lsl #2]
  40c90c:	ldr	w0, [x1, x0, lsl #2]
  40c910:	cbnz	w0, 40c930 <ferror@plt+0x88c0>
  40c914:	add	x0, sp, #0x30
  40c918:	str	xzr, [sp, #40]
  40c91c:	bl	4038c0 <sigemptyset@plt>
  40c920:	add	x1, sp, #0x28
  40c924:	mov	w0, w19
  40c928:	mov	x2, #0x0                   	// #0
  40c92c:	bl	403aa0 <sigaction@plt>
  40c930:	ldr	x19, [sp, #16]
  40c934:	ldp	x29, x30, [sp], #192
  40c938:	ret
  40c93c:	stp	x29, x30, [sp, #-48]!
  40c940:	mov	x29, sp
  40c944:	stp	x19, x20, [sp, #16]
  40c948:	mov	x20, x0
  40c94c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  40c950:	add	x19, x19, #0xa40
  40c954:	str	x21, [sp, #32]
  40c958:	add	x21, x19, #0x218
  40c95c:	mov	x0, x21
  40c960:	bl	427b3c <ferror@plt+0x23acc>
  40c964:	ldr	w0, [x20, #96]
  40c968:	bl	40c8e0 <ferror@plt+0x8870>
  40c96c:	ldr	x0, [x19, #544]
  40c970:	mov	x1, x20
  40c974:	bl	419a48 <ferror@plt+0x159d8>
  40c978:	str	x0, [x19, #544]
  40c97c:	mov	x0, x21
  40c980:	ldp	x19, x20, [sp, #16]
  40c984:	ldr	x21, [sp, #32]
  40c988:	ldp	x29, x30, [sp], #48
  40c98c:	b	427b64 <ferror@plt+0x23af4>
  40c990:	stp	x29, x30, [sp, #-48]!
  40c994:	mov	x29, sp
  40c998:	stp	x19, x20, [sp, #16]
  40c99c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  40c9a0:	add	x19, x19, #0xa40
  40c9a4:	str	x21, [sp, #32]
  40c9a8:	add	x21, x19, #0x218
  40c9ac:	mov	x20, x0
  40c9b0:	mov	x0, x21
  40c9b4:	bl	427b3c <ferror@plt+0x23acc>
  40c9b8:	ldr	x0, [x19, #552]
  40c9bc:	mov	x1, x20
  40c9c0:	bl	419a48 <ferror@plt+0x159d8>
  40c9c4:	str	x0, [x19, #552]
  40c9c8:	mov	w0, #0x11                  	// #17
  40c9cc:	bl	40c8e0 <ferror@plt+0x8870>
  40c9d0:	mov	x0, x21
  40c9d4:	ldp	x19, x20, [sp, #16]
  40c9d8:	ldr	x21, [sp, #32]
  40c9dc:	ldp	x29, x30, [sp], #48
  40c9e0:	b	427b64 <ferror@plt+0x23af4>
  40c9e4:	stp	x29, x30, [sp, #-32]!
  40c9e8:	mov	x29, sp
  40c9ec:	str	x19, [sp, #16]
  40c9f0:	cbnz	x1, 40ca1c <ferror@plt+0x89ac>
  40c9f4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40c9f8:	mov	w1, #0x10                  	// #16
  40c9fc:	add	x2, x2, #0x612
  40ca00:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ca04:	add	x0, x0, #0x41f
  40ca08:	bl	4122b4 <ferror@plt+0xe244>
  40ca0c:	mov	w0, #0x0                   	// #0
  40ca10:	ldr	x19, [sp, #16]
  40ca14:	ldp	x29, x30, [sp], #32
  40ca18:	ret
  40ca1c:	mov	x19, x0
  40ca20:	mov	x0, x2
  40ca24:	blr	x1
  40ca28:	str	wzr, [x19, #100]
  40ca2c:	b	40ca10 <ferror@plt+0x89a0>
  40ca30:	stp	x29, x30, [sp, #-16]!
  40ca34:	mov	x29, sp
  40ca38:	cbnz	x1, 40ca60 <ferror@plt+0x89f0>
  40ca3c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ca40:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ca44:	add	x2, x2, #0x668
  40ca48:	add	x0, x0, #0x41f
  40ca4c:	mov	w1, #0x10                  	// #16
  40ca50:	bl	4122b4 <ferror@plt+0xe244>
  40ca54:	mov	w0, #0x0                   	// #0
  40ca58:	ldp	x29, x30, [sp], #16
  40ca5c:	ret
  40ca60:	mov	x3, x1
  40ca64:	ldr	w1, [x0, #100]
  40ca68:	ldr	w0, [x0, #96]
  40ca6c:	blr	x3
  40ca70:	b	40ca54 <ferror@plt+0x89e4>
  40ca74:	cbz	x1, 40ca84 <ferror@plt+0x8a14>
  40ca78:	mov	x0, x2
  40ca7c:	mov	x16, x1
  40ca80:	br	x16
  40ca84:	stp	x29, x30, [sp, #-16]!
  40ca88:	mov	w1, #0x10                  	// #16
  40ca8c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ca90:	mov	x29, sp
  40ca94:	add	x2, x2, #0x6be
  40ca98:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ca9c:	add	x0, x0, #0x41f
  40caa0:	bl	4122b4 <ferror@plt+0xe244>
  40caa4:	mov	w0, #0x0                   	// #0
  40caa8:	ldp	x29, x30, [sp], #16
  40caac:	ret
  40cab0:	stp	x29, x30, [sp, #-32]!
  40cab4:	mov	x29, sp
  40cab8:	str	x19, [sp, #16]
  40cabc:	mov	x19, x0
  40cac0:	ldr	w0, [x0]
  40cac4:	sub	w0, w0, #0x1
  40cac8:	str	w0, [x19]
  40cacc:	cbnz	w0, 40caf0 <ferror@plt+0x8a80>
  40cad0:	ldr	x1, [x19, #24]
  40cad4:	cbz	x1, 40cae0 <ferror@plt+0x8a70>
  40cad8:	ldr	x0, [x19, #16]
  40cadc:	blr	x1
  40cae0:	mov	x0, x19
  40cae4:	ldr	x19, [sp, #16]
  40cae8:	ldp	x29, x30, [sp], #32
  40caec:	b	4110d0 <ferror@plt+0xd060>
  40caf0:	ldr	x19, [sp, #16]
  40caf4:	ldp	x29, x30, [sp], #32
  40caf8:	ret
  40cafc:	stp	x29, x30, [sp, #-32]!
  40cb00:	mov	x29, sp
  40cb04:	stp	x19, x20, [sp, #16]
  40cb08:	mov	x20, x0
  40cb0c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  40cb10:	add	x19, x19, #0xa40
  40cb14:	add	x0, x19, #0x230
  40cb18:	bl	427b3c <ferror@plt+0x23acc>
  40cb1c:	ldr	x0, [x20]
  40cb20:	cbz	x0, 40cb2c <ferror@plt+0x8abc>
  40cb24:	ldr	x0, [x0, #136]
  40cb28:	bl	426de0 <ferror@plt+0x22d70>
  40cb2c:	add	x0, x19, #0x230
  40cb30:	ldp	x19, x20, [sp, #16]
  40cb34:	ldp	x29, x30, [sp], #32
  40cb38:	b	427b64 <ferror@plt+0x23af4>
  40cb3c:	stp	x29, x30, [sp, #-32]!
  40cb40:	mov	x29, sp
  40cb44:	stp	x19, x20, [sp, #16]
  40cb48:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  40cb4c:	add	x20, x20, #0x608
  40cb50:	mov	x0, x20
  40cb54:	bl	427eac <ferror@plt+0x23e3c>
  40cb58:	cbnz	x0, 40cb84 <ferror@plt+0x8b14>
  40cb5c:	mov	x0, #0x10                  	// #16
  40cb60:	bl	41930c <ferror@plt+0x1529c>
  40cb64:	mov	x19, x0
  40cb68:	mov	x1, x0
  40cb6c:	mov	x0, x20
  40cb70:	bl	427ec4 <ferror@plt+0x23e54>
  40cb74:	mov	x0, x19
  40cb78:	ldp	x19, x20, [sp, #16]
  40cb7c:	ldp	x29, x30, [sp], #32
  40cb80:	ret
  40cb84:	mov	x19, x0
  40cb88:	b	40cb74 <ferror@plt+0x8b04>
  40cb8c:	stp	x29, x30, [sp, #-64]!
  40cb90:	mov	x29, sp
  40cb94:	stp	x21, x22, [sp, #32]
  40cb98:	mov	x21, x1
  40cb9c:	stp	x23, x24, [sp, #48]
  40cba0:	mov	x23, #0x0                   	// #0
  40cba4:	ldr	w24, [x0, #40]
  40cba8:	ldr	x22, [x1, #80]
  40cbac:	stp	x19, x20, [sp, #16]
  40cbb0:	mov	x20, x0
  40cbb4:	cbnz	x22, 40cbdc <ferror@plt+0x8b6c>
  40cbb8:	mov	x0, #0x18                  	// #24
  40cbbc:	bl	41930c <ferror@plt+0x1529c>
  40cbc0:	str	w24, [x0, #16]
  40cbc4:	mov	x19, x0
  40cbc8:	mov	x1, x0
  40cbcc:	cbnz	x23, 40cc64 <ferror@plt+0x8bf4>
  40cbd0:	mov	x0, #0x0                   	// #0
  40cbd4:	bl	40c3d0 <ferror@plt+0x8360>
  40cbd8:	b	40cc10 <ferror@plt+0x8ba0>
  40cbdc:	ldr	x19, [x22]
  40cbe0:	ldr	w0, [x19, #16]
  40cbe4:	cmp	w24, w0
  40cbe8:	b.eq	40cc14 <ferror@plt+0x8ba4>  // b.none
  40cbec:	b.ge	40cc58 <ferror@plt+0x8be8>  // b.tcont
  40cbf0:	mov	x0, #0x18                  	// #24
  40cbf4:	bl	41930c <ferror@plt+0x1529c>
  40cbf8:	mov	x19, x0
  40cbfc:	mov	x2, x0
  40cc00:	ldr	x0, [x21, #80]
  40cc04:	mov	x1, x22
  40cc08:	str	w24, [x19, #16]
  40cc0c:	bl	40bfd0 <ferror@plt+0x7f60>
  40cc10:	str	x0, [x21, #80]
  40cc14:	ldr	x0, [x20, #88]
  40cc18:	ldr	x0, [x0, #8]
  40cc1c:	cbz	x0, 40cc9c <ferror@plt+0x8c2c>
  40cc20:	ldr	x1, [x19]
  40cc24:	cbz	x1, 40cc70 <ferror@plt+0x8c00>
  40cc28:	ldr	x1, [x0, #64]
  40cc2c:	str	x0, [x20, #72]
  40cc30:	cbz	x0, 40cca4 <ferror@plt+0x8c34>
  40cc34:	str	x20, [x0, #64]
  40cc38:	str	x1, [x20, #64]
  40cc3c:	cbz	x1, 40ccac <ferror@plt+0x8c3c>
  40cc40:	str	x20, [x1, #72]
  40cc44:	ldp	x19, x20, [sp, #16]
  40cc48:	ldp	x21, x22, [sp, #32]
  40cc4c:	ldp	x23, x24, [sp, #48]
  40cc50:	ldp	x29, x30, [sp], #64
  40cc54:	ret
  40cc58:	mov	x23, x22
  40cc5c:	ldr	x22, [x22, #8]
  40cc60:	b	40cbb4 <ferror@plt+0x8b44>
  40cc64:	mov	x0, x23
  40cc68:	bl	40c3d0 <ferror@plt+0x8360>
  40cc6c:	b	40cc14 <ferror@plt+0x8ba4>
  40cc70:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40cc74:	add	x3, x3, #0xe42
  40cc78:	adrp	x4, 434000 <ferror@plt+0x2ff90>
  40cc7c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40cc80:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40cc84:	add	x4, x4, #0x70d
  40cc88:	add	x3, x3, #0x1c
  40cc8c:	add	x1, x1, #0x727
  40cc90:	add	x0, x0, #0x41f
  40cc94:	mov	w2, #0x3e9                 	// #1001
  40cc98:	bl	420128 <ferror@plt+0x1c0b8>
  40cc9c:	ldr	x1, [x19, #8]
  40cca0:	b	40cc2c <ferror@plt+0x8bbc>
  40cca4:	str	x20, [x19, #8]
  40cca8:	b	40cc38 <ferror@plt+0x8bc8>
  40ccac:	str	x20, [x19]
  40ccb0:	b	40cc44 <ferror@plt+0x8bd4>
  40ccb4:	stp	x29, x30, [sp, #-48]!
  40ccb8:	mov	x29, sp
  40ccbc:	ldr	w2, [x0, #40]
  40ccc0:	stp	x19, x20, [sp, #16]
  40ccc4:	mov	x19, x0
  40ccc8:	ldr	x0, [x1, #80]
  40cccc:	str	x21, [sp, #32]
  40ccd0:	mov	x21, x1
  40ccd4:	mov	x1, x0
  40ccd8:	cbnz	x1, 40cd08 <ferror@plt+0x8c98>
  40ccdc:	ldp	x19, x20, [sp, #16]
  40cce0:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40cce4:	ldr	x21, [sp, #32]
  40cce8:	add	x1, x1, #0xe42
  40ccec:	ldp	x29, x30, [sp], #48
  40ccf0:	add	x1, x1, #0x32
  40ccf4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ccf8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ccfc:	add	x2, x2, #0x72f
  40cd00:	add	x0, x0, #0x41f
  40cd04:	b	412328 <ferror@plt+0xe2b8>
  40cd08:	ldr	x20, [x1]
  40cd0c:	ldr	w3, [x20, #16]
  40cd10:	cmp	w2, w3
  40cd14:	b.eq	40cd7c <ferror@plt+0x8d0c>  // b.none
  40cd18:	b.lt	40ccdc <ferror@plt+0x8c6c>  // b.tstop
  40cd1c:	ldr	x1, [x1, #8]
  40cd20:	b	40ccd8 <ferror@plt+0x8c68>
  40cd24:	str	x2, [x1, #72]
  40cd28:	ldr	x2, [x19, #72]
  40cd2c:	cbz	x2, 40cd74 <ferror@plt+0x8d04>
  40cd30:	str	x1, [x2, #64]
  40cd34:	ldr	x1, [x20]
  40cd38:	stp	xzr, xzr, [x19, #64]
  40cd3c:	cbnz	x1, 40cd58 <ferror@plt+0x8ce8>
  40cd40:	mov	x1, x20
  40cd44:	bl	40c09c <ferror@plt+0x802c>
  40cd48:	str	x0, [x21, #80]
  40cd4c:	mov	x1, x20
  40cd50:	mov	x0, #0x18                  	// #24
  40cd54:	bl	419388 <ferror@plt+0x15318>
  40cd58:	ldr	x0, [x21, #72]
  40cd5c:	cbz	x0, 40cd8c <ferror@plt+0x8d1c>
  40cd60:	ldr	w1, [x19, #48]
  40cd64:	ldp	x19, x20, [sp, #16]
  40cd68:	ldr	x21, [sp, #32]
  40cd6c:	ldp	x29, x30, [sp], #48
  40cd70:	b	40b744 <ferror@plt+0x76d4>
  40cd74:	str	x1, [x20, #8]
  40cd78:	b	40cd34 <ferror@plt+0x8cc4>
  40cd7c:	ldp	x1, x2, [x19, #64]
  40cd80:	cbnz	x1, 40cd24 <ferror@plt+0x8cb4>
  40cd84:	str	x2, [x20]
  40cd88:	b	40cd28 <ferror@plt+0x8cb8>
  40cd8c:	ldp	x19, x20, [sp, #16]
  40cd90:	ldr	x21, [sp, #32]
  40cd94:	ldp	x29, x30, [sp], #48
  40cd98:	ret
  40cd9c:	cbz	x0, 40cec0 <ferror@plt+0x8e50>
  40cda0:	stp	x29, x30, [sp, #-64]!
  40cda4:	cmp	x1, #0x0
  40cda8:	mov	x29, sp
  40cdac:	stp	x19, x20, [sp, #16]
  40cdb0:	mov	x19, x0
  40cdb4:	cset	w0, ne  // ne = any
  40cdb8:	stp	x21, x22, [sp, #32]
  40cdbc:	eor	w21, w2, #0x1
  40cdc0:	mov	x20, x1
  40cdc4:	stp	x23, x24, [sp, #48]
  40cdc8:	ands	w21, w21, w0
  40cdcc:	mov	w23, w2
  40cdd0:	b.eq	40cddc <ferror@plt+0x8d6c>  // b.none
  40cdd4:	mov	x0, x1
  40cdd8:	bl	427b3c <ferror@plt+0x23acc>
  40cddc:	ldr	w0, [x19, #24]
  40cde0:	sub	w0, w0, #0x1
  40cde4:	str	w0, [x19, #24]
  40cde8:	cbnz	w0, 40cf18 <ferror@plt+0x8ea8>
  40cdec:	ldp	x24, x22, [x19]
  40cdf0:	stp	xzr, xzr, [x19]
  40cdf4:	cbz	x20, 40ce24 <ferror@plt+0x8db4>
  40cdf8:	ldr	w0, [x19, #44]
  40cdfc:	tbz	w0, #0, 40ce18 <ferror@plt+0x8da8>
  40ce00:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ce04:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ce08:	add	x2, x2, #0x743
  40ce0c:	add	x0, x0, #0x41f
  40ce10:	mov	w1, #0x10                  	// #16
  40ce14:	bl	4122b4 <ferror@plt+0xe244>
  40ce18:	mov	x1, x20
  40ce1c:	mov	x0, x19
  40ce20:	bl	40ccb4 <ferror@plt+0x8c44>
  40ce24:	ldr	x0, [x19, #16]
  40ce28:	ldr	x0, [x0, #24]
  40ce2c:	cbz	x0, 40ce58 <ferror@plt+0x8de8>
  40ce30:	cbz	x20, 40ce3c <ferror@plt+0x8dcc>
  40ce34:	mov	x0, x20
  40ce38:	bl	427b64 <ferror@plt+0x23af4>
  40ce3c:	ldr	x0, [x19, #16]
  40ce40:	ldr	x1, [x0, #24]
  40ce44:	mov	x0, x19
  40ce48:	blr	x1
  40ce4c:	cbz	x20, 40ce58 <ferror@plt+0x8de8>
  40ce50:	mov	x0, x20
  40ce54:	bl	427b3c <ferror@plt+0x23acc>
  40ce58:	ldr	x0, [x19, #80]
  40ce5c:	bl	4110d0 <ferror@plt+0xd060>
  40ce60:	str	xzr, [x19, #80]
  40ce64:	ldr	x0, [x19, #56]
  40ce68:	bl	419944 <ferror@plt+0x158d4>
  40ce6c:	ldr	x0, [x19, #88]
  40ce70:	adrp	x1, 411000 <ferror@plt+0xcf90>
  40ce74:	add	x1, x1, #0xd0
  40ce78:	ldr	x0, [x0, #24]
  40ce7c:	str	xzr, [x19, #56]
  40ce80:	bl	419ebc <ferror@plt+0x15e4c>
  40ce84:	ldr	x1, [x19, #88]
  40ce88:	mov	x0, #0x20                  	// #32
  40ce8c:	bl	419388 <ferror@plt+0x15318>
  40ce90:	str	xzr, [x19, #88]
  40ce94:	mov	x0, x19
  40ce98:	bl	4110d0 <ferror@plt+0xd060>
  40ce9c:	cbz	w21, 40cee0 <ferror@plt+0x8e70>
  40cea0:	mov	x0, x20
  40cea4:	bl	427b64 <ferror@plt+0x23af4>
  40cea8:	cbnz	x22, 40cef0 <ferror@plt+0x8e80>
  40ceac:	ldp	x19, x20, [sp, #16]
  40ceb0:	ldp	x21, x22, [sp, #32]
  40ceb4:	ldp	x23, x24, [sp, #48]
  40ceb8:	ldp	x29, x30, [sp], #64
  40cebc:	ret
  40cec0:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40cec4:	add	x1, x1, #0xe42
  40cec8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40cecc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ced0:	add	x2, x2, #0x8a5
  40ced4:	add	x1, x1, #0x4d
  40ced8:	add	x0, x0, #0x41f
  40cedc:	b	412328 <ferror@plt+0xe2b8>
  40cee0:	cbz	x22, 40ceac <ferror@plt+0x8e3c>
  40cee4:	cbz	w23, 40cef0 <ferror@plt+0x8e80>
  40cee8:	mov	x0, x20
  40ceec:	bl	427b64 <ferror@plt+0x23af4>
  40cef0:	ldr	x1, [x22, #8]
  40cef4:	mov	x0, x24
  40cef8:	blr	x1
  40cefc:	cbz	w23, 40ceac <ferror@plt+0x8e3c>
  40cf00:	mov	x0, x20
  40cf04:	ldp	x19, x20, [sp, #16]
  40cf08:	ldp	x21, x22, [sp, #32]
  40cf0c:	ldp	x23, x24, [sp, #48]
  40cf10:	ldp	x29, x30, [sp], #64
  40cf14:	b	427b3c <ferror@plt+0x23acc>
  40cf18:	cbz	w21, 40ceac <ferror@plt+0x8e3c>
  40cf1c:	mov	x22, #0x0                   	// #0
  40cf20:	mov	x24, #0x0                   	// #0
  40cf24:	b	40cea0 <ferror@plt+0x8e30>
  40cf28:	stp	x29, x30, [sp, #-48]!
  40cf2c:	mov	x29, sp
  40cf30:	stp	x19, x20, [sp, #16]
  40cf34:	mov	x19, x0
  40cf38:	mov	x20, x1
  40cf3c:	mov	x1, x0
  40cf40:	ldr	x0, [x0, #88]
  40cf44:	ldr	x0, [x0, #8]
  40cf48:	str	x21, [sp, #32]
  40cf4c:	ldr	x21, [x0, #88]
  40cf50:	ldr	x0, [x21]
  40cf54:	bl	419a48 <ferror@plt+0x159d8>
  40cf58:	str	x0, [x21]
  40cf5c:	ldr	x0, [x19, #88]
  40cf60:	mov	x1, x20
  40cf64:	mov	w2, #0x1                   	// #1
  40cf68:	str	xzr, [x0, #8]
  40cf6c:	mov	x0, x19
  40cf70:	bl	40cf90 <ferror@plt+0x8f20>
  40cf74:	mov	x1, x20
  40cf78:	mov	x0, x19
  40cf7c:	ldp	x19, x20, [sp, #16]
  40cf80:	mov	w2, #0x1                   	// #1
  40cf84:	ldr	x21, [sp, #32]
  40cf88:	ldp	x29, x30, [sp], #48
  40cf8c:	b	40cd9c <ferror@plt+0x8d2c>
  40cf90:	stp	x29, x30, [sp, #-64]!
  40cf94:	mov	x29, sp
  40cf98:	stp	x19, x20, [sp, #16]
  40cf9c:	mov	x19, x0
  40cfa0:	mov	x20, x1
  40cfa4:	stp	x21, x22, [sp, #32]
  40cfa8:	mov	w21, w2
  40cfac:	str	x23, [sp, #48]
  40cfb0:	cbnz	w2, 40cfbc <ferror@plt+0x8f4c>
  40cfb4:	mov	x0, x1
  40cfb8:	bl	427b3c <ferror@plt+0x23acc>
  40cfbc:	ldr	w0, [x19, #44]
  40cfc0:	tbz	w0, #0, 40d040 <ferror@plt+0x8fd0>
  40cfc4:	ldp	x23, x22, [x19]
  40cfc8:	and	w0, w0, #0xfffffffe
  40cfcc:	stp	xzr, xzr, [x19]
  40cfd0:	str	w0, [x19, #44]
  40cfd4:	cbz	x22, 40cff4 <ferror@plt+0x8f84>
  40cfd8:	mov	x0, x20
  40cfdc:	bl	427b64 <ferror@plt+0x23af4>
  40cfe0:	ldr	x1, [x22, #8]
  40cfe4:	mov	x0, x23
  40cfe8:	blr	x1
  40cfec:	mov	x0, x20
  40cff0:	bl	427b3c <ferror@plt+0x23acc>
  40cff4:	ldr	w0, [x19, #44]
  40cff8:	tbnz	w0, #6, 40d010 <ferror@plt+0x8fa0>
  40cffc:	ldr	x22, [x19, #56]
  40d000:	cbnz	x22, 40d05c <ferror@plt+0x8fec>
  40d004:	ldr	x0, [x19, #88]
  40d008:	ldr	x22, [x0, #24]
  40d00c:	cbnz	x22, 40d070 <ferror@plt+0x9000>
  40d010:	ldr	x0, [x19, #88]
  40d014:	ldr	x2, [x0]
  40d018:	cbnz	x2, 40d084 <ferror@plt+0x9014>
  40d01c:	ldr	x0, [x0, #8]
  40d020:	cbz	x0, 40d030 <ferror@plt+0x8fc0>
  40d024:	mov	x1, x20
  40d028:	mov	x0, x19
  40d02c:	bl	40cf28 <ferror@plt+0x8eb8>
  40d030:	mov	x1, x20
  40d034:	mov	x0, x19
  40d038:	mov	w2, #0x1                   	// #1
  40d03c:	bl	40cd9c <ferror@plt+0x8d2c>
  40d040:	cbnz	w21, 40d094 <ferror@plt+0x9024>
  40d044:	mov	x0, x20
  40d048:	ldp	x19, x20, [sp, #16]
  40d04c:	ldp	x21, x22, [sp, #32]
  40d050:	ldr	x23, [sp, #48]
  40d054:	ldp	x29, x30, [sp], #64
  40d058:	b	427b64 <ferror@plt+0x23af4>
  40d05c:	ldr	x1, [x22]
  40d060:	mov	x0, x20
  40d064:	bl	40c610 <ferror@plt+0x85a0>
  40d068:	ldr	x22, [x22, #8]
  40d06c:	b	40d000 <ferror@plt+0x8f90>
  40d070:	ldr	x1, [x22]
  40d074:	mov	x0, x20
  40d078:	bl	40c610 <ferror@plt+0x85a0>
  40d07c:	ldr	x22, [x22, #8]
  40d080:	b	40d00c <ferror@plt+0x8f9c>
  40d084:	ldr	x0, [x2]
  40d088:	mov	x1, x20
  40d08c:	bl	40cf28 <ferror@plt+0x8eb8>
  40d090:	b	40d010 <ferror@plt+0x8fa0>
  40d094:	ldp	x19, x20, [sp, #16]
  40d098:	ldp	x21, x22, [sp, #32]
  40d09c:	ldr	x23, [sp, #48]
  40d0a0:	ldp	x29, x30, [sp], #64
  40d0a4:	ret
  40d0a8:	stp	x29, x30, [sp, #-48]!
  40d0ac:	mov	x29, sp
  40d0b0:	stp	x19, x20, [sp, #16]
  40d0b4:	mov	x20, x0
  40d0b8:	ldr	x0, [x0, #24]
  40d0bc:	str	x21, [sp, #32]
  40d0c0:	mov	x21, x1
  40d0c4:	cbz	x0, 40d0d0 <ferror@plt+0x9060>
  40d0c8:	ldr	x19, [x0, #72]
  40d0cc:	cbnz	x19, 40d0f0 <ferror@plt+0x9080>
  40d0d0:	ldr	x1, [x20, #16]
  40d0d4:	cbz	x1, 40d144 <ferror@plt+0x90d4>
  40d0d8:	ldr	x19, [x1, #8]
  40d0dc:	str	x19, [x20, #16]
  40d0e0:	cbz	x19, 40d0ec <ferror@plt+0x907c>
  40d0e4:	ldr	x1, [x19]
  40d0e8:	ldr	x19, [x1]
  40d0ec:	cbz	x0, 40d10c <ferror@plt+0x909c>
  40d0f0:	ldr	w1, [x20, #8]
  40d0f4:	cbz	w1, 40d10c <ferror@plt+0x909c>
  40d0f8:	ldr	w2, [x0, #24]
  40d0fc:	cmp	w2, #0x1
  40d100:	b.ls	40d150 <ferror@plt+0x90e0>  // b.plast
  40d104:	sub	w2, w2, #0x1
  40d108:	str	w2, [x0, #24]
  40d10c:	str	x19, [x20, #24]
  40d110:	cbz	x19, 40d128 <ferror@plt+0x90b8>
  40d114:	ldr	w0, [x20, #8]
  40d118:	cbz	w0, 40d128 <ferror@plt+0x90b8>
  40d11c:	ldr	w0, [x19, #24]
  40d120:	add	w0, w0, #0x1
  40d124:	str	w0, [x19, #24]
  40d128:	str	x19, [x21]
  40d12c:	cmp	x19, #0x0
  40d130:	cset	w0, ne  // ne = any
  40d134:	ldp	x19, x20, [sp, #16]
  40d138:	ldr	x21, [sp, #32]
  40d13c:	ldp	x29, x30, [sp], #48
  40d140:	ret
  40d144:	ldr	x1, [x20]
  40d148:	ldr	x19, [x1, #80]
  40d14c:	b	40d0dc <ferror@plt+0x906c>
  40d150:	ldr	x1, [x20]
  40d154:	mov	w2, #0x1                   	// #1
  40d158:	bl	40cd9c <ferror@plt+0x8d2c>
  40d15c:	b	40d10c <ferror@plt+0x909c>
  40d160:	stp	x29, x30, [sp, #-112]!
  40d164:	mov	x29, sp
  40d168:	stp	x19, x20, [sp, #16]
  40d16c:	mov	x20, x0
  40d170:	mov	x19, x1
  40d174:	stp	x21, x22, [sp, #32]
  40d178:	mov	w22, w2
  40d17c:	ldr	w21, [x1, #68]
  40d180:	ldr	x0, [x1, #72]
  40d184:	str	x1, [x20, #32]
  40d188:	str	x23, [sp, #48]
  40d18c:	cmn	w21, #0x1
  40d190:	b.ne	40d228 <ferror@plt+0x91b8>  // b.any
  40d194:	cbnz	x0, 40d24c <ferror@plt+0x91dc>
  40d198:	mov	x1, #0x0                   	// #0
  40d19c:	bl	40b24c <ferror@plt+0x71dc>
  40d1a0:	str	x0, [x19, #72]
  40d1a4:	str	x19, [sp, #80]
  40d1a8:	str	wzr, [sp, #88]
  40d1ac:	stp	xzr, xzr, [sp, #96]
  40d1b0:	add	x1, sp, #0x48
  40d1b4:	add	x0, sp, #0x50
  40d1b8:	bl	40d0a8 <ferror@plt+0x9038>
  40d1bc:	cbnz	w0, 40d238 <ferror@plt+0x91c8>
  40d1c0:	ldr	w0, [x20, #24]
  40d1c4:	mov	x1, x19
  40d1c8:	str	w21, [x20, #48]
  40d1cc:	add	w0, w0, #0x1
  40d1d0:	str	w0, [x20, #24]
  40d1d4:	mov	x0, x20
  40d1d8:	bl	40cb8c <ferror@plt+0x8b1c>
  40d1dc:	ldr	w0, [x20, #44]
  40d1e0:	tbz	w0, #6, 40d27c <ferror@plt+0x920c>
  40d1e4:	ldr	x0, [x20, #88]
  40d1e8:	ldr	x21, [x0]
  40d1ec:	cbnz	x21, 40d2c0 <ferror@plt+0x9250>
  40d1f0:	cbz	w22, 40d210 <ferror@plt+0x91a0>
  40d1f4:	ldr	x21, [x19, #24]
  40d1f8:	cbz	x21, 40d210 <ferror@plt+0x91a0>
  40d1fc:	bl	4210a4 <ferror@plt+0x1d034>
  40d200:	cmp	x21, x0
  40d204:	b.eq	40d210 <ferror@plt+0x91a0>  // b.none
  40d208:	ldr	x0, [x19, #136]
  40d20c:	bl	426de0 <ferror@plt+0x22d70>
  40d210:	ldr	w0, [x20, #48]
  40d214:	ldp	x19, x20, [sp, #16]
  40d218:	ldp	x21, x22, [sp, #32]
  40d21c:	ldr	x23, [sp, #48]
  40d220:	ldp	x29, x30, [sp], #112
  40d224:	ret
  40d228:	cbnz	x0, 40d24c <ferror@plt+0x91dc>
  40d22c:	add	w0, w21, #0x1
  40d230:	str	w0, [x1, #68]
  40d234:	b	40d1c0 <ferror@plt+0x9150>
  40d238:	ldr	x0, [sp, #72]
  40d23c:	ldr	w1, [x0, #48]
  40d240:	ldr	x0, [x19, #72]
  40d244:	bl	40b6d8 <ferror@plt+0x7668>
  40d248:	b	40d1b0 <ferror@plt+0x9140>
  40d24c:	bl	417724 <ferror@plt+0x136b4>
  40d250:	mov	w21, w0
  40d254:	cbz	w0, 40d24c <ferror@plt+0x91dc>
  40d258:	mov	w23, w0
  40d25c:	ldr	x0, [x19, #72]
  40d260:	mov	x1, x23
  40d264:	bl	40b6e4 <ferror@plt+0x7674>
  40d268:	cbnz	w0, 40d24c <ferror@plt+0x91dc>
  40d26c:	ldr	x0, [x19, #72]
  40d270:	mov	x1, x23
  40d274:	bl	40b6d8 <ferror@plt+0x7668>
  40d278:	b	40d1c0 <ferror@plt+0x9150>
  40d27c:	ldr	x21, [x20, #56]
  40d280:	cbnz	x21, 40d2a8 <ferror@plt+0x9238>
  40d284:	ldr	x0, [x20, #88]
  40d288:	ldr	x21, [x0, #24]
  40d28c:	cbz	x21, 40d1e4 <ferror@plt+0x9174>
  40d290:	ldr	w1, [x20, #40]
  40d294:	mov	x0, x19
  40d298:	ldr	x2, [x21]
  40d29c:	bl	40c770 <ferror@plt+0x8700>
  40d2a0:	ldr	x21, [x21, #8]
  40d2a4:	b	40d28c <ferror@plt+0x921c>
  40d2a8:	ldr	w1, [x20, #40]
  40d2ac:	mov	x0, x19
  40d2b0:	ldr	x2, [x21]
  40d2b4:	bl	40c770 <ferror@plt+0x8700>
  40d2b8:	ldr	x21, [x21, #8]
  40d2bc:	b	40d280 <ferror@plt+0x9210>
  40d2c0:	ldr	x0, [x21]
  40d2c4:	mov	x1, x19
  40d2c8:	mov	w2, #0x0                   	// #0
  40d2cc:	bl	40d160 <ferror@plt+0x90f0>
  40d2d0:	ldr	x21, [x21, #8]
  40d2d4:	b	40d1ec <ferror@plt+0x917c>
  40d2d8:	stp	x29, x30, [sp, #-32]!
  40d2dc:	mov	x29, sp
  40d2e0:	str	x19, [sp, #16]
  40d2e4:	mov	x19, x0
  40d2e8:	ldr	x0, [x0, #24]
  40d2ec:	cbz	x0, 40d310 <ferror@plt+0x92a0>
  40d2f0:	ldr	w1, [x19, #8]
  40d2f4:	cbz	w1, 40d310 <ferror@plt+0x92a0>
  40d2f8:	ldr	w1, [x0, #24]
  40d2fc:	cmp	w1, #0x1
  40d300:	b.ls	40d31c <ferror@plt+0x92ac>  // b.plast
  40d304:	sub	w1, w1, #0x1
  40d308:	str	w1, [x0, #24]
  40d30c:	str	xzr, [x19, #24]
  40d310:	ldr	x19, [sp, #16]
  40d314:	ldp	x29, x30, [sp], #32
  40d318:	ret
  40d31c:	ldr	x1, [x19]
  40d320:	mov	w2, #0x1                   	// #1
  40d324:	bl	40cd9c <ferror@plt+0x8d2c>
  40d328:	b	40d30c <ferror@plt+0x929c>
  40d32c:	stp	x29, x30, [sp, #-48]!
  40d330:	mov	x29, sp
  40d334:	stp	x19, x20, [sp, #16]
  40d338:	mov	x19, x0
  40d33c:	mov	x20, x1
  40d340:	ldr	x0, [x0, #88]
  40d344:	stp	x21, x22, [sp, #32]
  40d348:	mov	w21, w2
  40d34c:	ldr	x0, [x0, #8]
  40d350:	cbz	x0, 40d38c <ferror@plt+0x931c>
  40d354:	ldr	w0, [x0, #40]
  40d358:	cmp	w0, w2
  40d35c:	b.eq	40d38c <ferror@plt+0x931c>  // b.none
  40d360:	ldp	x19, x20, [sp, #16]
  40d364:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40d368:	ldp	x21, x22, [sp, #32]
  40d36c:	add	x1, x1, #0xe42
  40d370:	ldp	x29, x30, [sp], #48
  40d374:	add	x1, x1, #0x65
  40d378:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d37c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40d380:	add	x2, x2, #0x78d
  40d384:	add	x0, x0, #0x41f
  40d388:	b	412328 <ferror@plt+0xe2b8>
  40d38c:	cbz	x20, 40d39c <ferror@plt+0x932c>
  40d390:	ldr	x1, [x19, #32]
  40d394:	mov	x0, x19
  40d398:	bl	40ccb4 <ferror@plt+0x8c44>
  40d39c:	str	w21, [x19, #40]
  40d3a0:	cbnz	x20, 40d3c0 <ferror@plt+0x9350>
  40d3a4:	ldr	x0, [x19, #88]
  40d3a8:	ldr	x19, [x0]
  40d3ac:	cbnz	x19, 40d430 <ferror@plt+0x93c0>
  40d3b0:	ldp	x19, x20, [sp, #16]
  40d3b4:	ldp	x21, x22, [sp, #32]
  40d3b8:	ldp	x29, x30, [sp], #48
  40d3bc:	ret
  40d3c0:	ldr	x1, [x19, #32]
  40d3c4:	mov	x0, x19
  40d3c8:	bl	40cb8c <ferror@plt+0x8b1c>
  40d3cc:	ldr	w0, [x19, #44]
  40d3d0:	tbnz	w0, #6, 40d3a4 <ferror@plt+0x9334>
  40d3d4:	ldr	x22, [x19, #56]
  40d3d8:	cbnz	x22, 40d40c <ferror@plt+0x939c>
  40d3dc:	ldr	x0, [x19, #88]
  40d3e0:	ldr	x22, [x0, #24]
  40d3e4:	cbz	x22, 40d3a4 <ferror@plt+0x9334>
  40d3e8:	ldr	x1, [x22]
  40d3ec:	mov	x0, x20
  40d3f0:	bl	40c610 <ferror@plt+0x85a0>
  40d3f4:	ldr	x2, [x22]
  40d3f8:	mov	w1, w21
  40d3fc:	mov	x0, x20
  40d400:	bl	40c770 <ferror@plt+0x8700>
  40d404:	ldr	x22, [x22, #8]
  40d408:	b	40d3e4 <ferror@plt+0x9374>
  40d40c:	ldr	x1, [x22]
  40d410:	mov	x0, x20
  40d414:	bl	40c610 <ferror@plt+0x85a0>
  40d418:	ldr	x2, [x22]
  40d41c:	mov	w1, w21
  40d420:	mov	x0, x20
  40d424:	bl	40c770 <ferror@plt+0x8700>
  40d428:	ldr	x22, [x22, #8]
  40d42c:	b	40d3d8 <ferror@plt+0x9368>
  40d430:	ldr	x0, [x19]
  40d434:	mov	w2, w21
  40d438:	mov	x1, x20
  40d43c:	bl	40d32c <ferror@plt+0x92bc>
  40d440:	ldr	x19, [x19, #8]
  40d444:	b	40d3ac <ferror@plt+0x933c>
  40d448:	stp	x29, x30, [sp, #-32]!
  40d44c:	mov	x29, sp
  40d450:	str	x19, [sp, #16]
  40d454:	mov	x19, x0
  40d458:	cbz	x0, 40d494 <ferror@plt+0x9424>
  40d45c:	dmb	ish
  40d460:	ldr	w0, [x0, #48]
  40d464:	cmp	w0, #0x0
  40d468:	b.gt	40d4c4 <ferror@plt+0x9454>
  40d46c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40d470:	add	x1, x1, #0xe42
  40d474:	add	x1, x1, #0x84
  40d478:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d47c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40d480:	add	x2, x2, #0x7e6
  40d484:	add	x0, x0, #0x41f
  40d488:	mov	x19, #0x0                   	// #0
  40d48c:	bl	412328 <ferror@plt+0xe2b8>
  40d490:	b	40d4b4 <ferror@plt+0x9444>
  40d494:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40d498:	add	x1, x1, #0xe42
  40d49c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d4a0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40d4a4:	add	x2, x2, #0x84e
  40d4a8:	add	x1, x1, #0x84
  40d4ac:	add	x0, x0, #0x41f
  40d4b0:	bl	412328 <ferror@plt+0xe2b8>
  40d4b4:	mov	x0, x19
  40d4b8:	ldr	x19, [sp, #16]
  40d4bc:	ldp	x29, x30, [sp], #32
  40d4c0:	ret
  40d4c4:	add	x0, x19, #0x30
  40d4c8:	ldxr	w1, [x0]
  40d4cc:	add	w1, w1, #0x1
  40d4d0:	stlxr	w2, w1, [x0]
  40d4d4:	cbnz	w2, 40d4c8 <ferror@plt+0x9458>
  40d4d8:	dmb	ish
  40d4dc:	b	40d4b4 <ferror@plt+0x9444>
  40d4e0:	stp	x29, x30, [sp, #-96]!
  40d4e4:	mov	x29, sp
  40d4e8:	stp	x19, x20, [sp, #16]
  40d4ec:	stp	x21, x22, [sp, #32]
  40d4f0:	cbz	x0, 40d514 <ferror@plt+0x94a4>
  40d4f4:	mov	x19, x0
  40d4f8:	dmb	ish
  40d4fc:	ldr	w0, [x0, #48]
  40d500:	cmp	w0, #0x0
  40d504:	b.gt	40d544 <ferror@plt+0x94d4>
  40d508:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d50c:	add	x2, x2, #0x7e6
  40d510:	b	40d51c <ferror@plt+0x94ac>
  40d514:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d518:	add	x2, x2, #0x84e
  40d51c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40d520:	add	x1, x1, #0xe42
  40d524:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40d528:	add	x1, x1, #0x97
  40d52c:	add	x0, x0, #0x41f
  40d530:	bl	412328 <ferror@plt+0xe2b8>
  40d534:	ldp	x19, x20, [sp, #16]
  40d538:	ldp	x21, x22, [sp, #32]
  40d53c:	ldp	x29, x30, [sp], #96
  40d540:	ret
  40d544:	add	x0, x19, #0x30
  40d548:	ldxr	w21, [x0]
  40d54c:	sub	w1, w21, #0x1
  40d550:	stlxr	w2, w1, [x0]
  40d554:	cbnz	w2, 40d548 <ferror@plt+0x94d8>
  40d558:	dmb	ish
  40d55c:	cmp	w21, #0x1
  40d560:	b.ne	40d534 <ferror@plt+0x94c4>  // b.any
  40d564:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  40d568:	add	x20, x20, #0xa40
  40d56c:	add	x22, x20, #0x230
  40d570:	mov	x0, x22
  40d574:	bl	427b3c <ferror@plt+0x23acc>
  40d578:	ldr	x0, [x20, #568]
  40d57c:	mov	x1, x19
  40d580:	bl	419a48 <ferror@plt+0x159d8>
  40d584:	str	x0, [x20, #568]
  40d588:	mov	x0, x22
  40d58c:	bl	427b64 <ferror@plt+0x23af4>
  40d590:	mov	x0, x19
  40d594:	bl	427b3c <ferror@plt+0x23acc>
  40d598:	str	x19, [sp, #64]
  40d59c:	str	w21, [sp, #72]
  40d5a0:	stp	xzr, xzr, [sp, #80]
  40d5a4:	add	x1, sp, #0x38
  40d5a8:	add	x0, sp, #0x40
  40d5ac:	bl	40d0a8 <ferror@plt+0x9038>
  40d5b0:	cbnz	w0, 40d620 <ferror@plt+0x95b0>
  40d5b4:	mov	x0, x19
  40d5b8:	bl	427b64 <ferror@plt+0x23af4>
  40d5bc:	ldr	x20, [x19, #80]
  40d5c0:	cbnz	x20, 40d638 <ferror@plt+0x95c8>
  40d5c4:	ldr	x0, [x19, #80]
  40d5c8:	bl	40bf68 <ferror@plt+0x7ef8>
  40d5cc:	ldr	x0, [x19, #72]
  40d5d0:	cbz	x0, 40d5d8 <ferror@plt+0x9568>
  40d5d4:	bl	40b7bc <ferror@plt+0x774c>
  40d5d8:	mov	x0, x19
  40d5dc:	bl	427b14 <ferror@plt+0x23aa4>
  40d5e0:	ldr	x0, [x19, #56]
  40d5e4:	mov	w1, #0x1                   	// #1
  40d5e8:	bl	42b3e8 <ferror@plt+0x27378>
  40d5ec:	ldr	x0, [x19, #120]
  40d5f0:	bl	4110d0 <ferror@plt+0xd060>
  40d5f4:	ldr	x1, [x19, #96]
  40d5f8:	mov	x2, #0x10                  	// #16
  40d5fc:	mov	x0, #0x20                  	// #32
  40d600:	bl	419514 <ferror@plt+0x154a4>
  40d604:	ldr	x0, [x19, #136]
  40d608:	bl	426e64 <ferror@plt+0x22df4>
  40d60c:	add	x0, x19, #0x8
  40d610:	bl	427d6c <ferror@plt+0x23cfc>
  40d614:	mov	x0, x19
  40d618:	bl	4110d0 <ferror@plt+0xd060>
  40d61c:	b	40d534 <ferror@plt+0x94c4>
  40d620:	ldr	x0, [sp, #56]
  40d624:	mov	x1, x19
  40d628:	mov	w2, #0x1                   	// #1
  40d62c:	str	xzr, [x0, #32]
  40d630:	bl	40cf90 <ferror@plt+0x8f20>
  40d634:	b	40d5a4 <ferror@plt+0x9534>
  40d638:	ldr	x1, [x20]
  40d63c:	mov	x0, #0x18                  	// #24
  40d640:	bl	419388 <ferror@plt+0x15318>
  40d644:	ldr	x20, [x20, #8]
  40d648:	b	40d5c0 <ferror@plt+0x9550>
  40d64c:	stp	x29, x30, [sp, #-48]!
  40d650:	mov	x29, sp
  40d654:	stp	x19, x20, [sp, #16]
  40d658:	str	x21, [sp, #32]
  40d65c:	dmb	ish
  40d660:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  40d664:	add	x20, x20, #0xa40
  40d668:	ldr	x0, [x20, #576]
  40d66c:	cbnz	x0, 40d68c <ferror@plt+0x961c>
  40d670:	add	x19, x20, #0x240
  40d674:	mov	x0, x19
  40d678:	bl	420d20 <ferror@plt+0x1ccb0>
  40d67c:	cbz	w0, 40d68c <ferror@plt+0x961c>
  40d680:	mov	x0, x19
  40d684:	mov	x1, #0x1                   	// #1
  40d688:	bl	420dbc <ferror@plt+0x1cd4c>
  40d68c:	mov	x0, #0xb8                  	// #184
  40d690:	bl	410fec <ferror@plt+0xcf7c>
  40d694:	mov	x19, x0
  40d698:	bl	427af0 <ferror@plt+0x23a80>
  40d69c:	add	x0, x19, #0x8
  40d6a0:	bl	427d48 <ferror@plt+0x23cd8>
  40d6a4:	mov	w0, #0x1                   	// #1
  40d6a8:	add	x21, x19, #0x90
  40d6ac:	str	w0, [x19, #48]
  40d6b0:	str	w0, [x19, #68]
  40d6b4:	adrp	x0, 415000 <ferror@plt+0x10f90>
  40d6b8:	add	x0, x0, #0xaec
  40d6bc:	str	xzr, [x19, #24]
  40d6c0:	str	xzr, [x19, #40]
  40d6c4:	str	xzr, [x19, #80]
  40d6c8:	str	xzr, [x19, #120]
  40d6cc:	str	wzr, [x19, #128]
  40d6d0:	str	x0, [x19, #160]
  40d6d4:	bl	42aca0 <ferror@plt+0x26c30>
  40d6d8:	str	x0, [x19, #56]
  40d6dc:	str	wzr, [x19, #176]
  40d6e0:	bl	426cc0 <ferror@plt+0x22c50>
  40d6e4:	str	x0, [x19, #136]
  40d6e8:	mov	x1, x21
  40d6ec:	bl	426d98 <ferror@plt+0x22d28>
  40d6f0:	mov	x2, x21
  40d6f4:	mov	w1, #0x0                   	// #0
  40d6f8:	add	x21, x20, #0x230
  40d6fc:	mov	x0, x19
  40d700:	bl	40c770 <ferror@plt+0x8700>
  40d704:	mov	x0, x21
  40d708:	bl	427b3c <ferror@plt+0x23acc>
  40d70c:	ldr	x0, [x20, #568]
  40d710:	mov	x1, x19
  40d714:	bl	419d50 <ferror@plt+0x15ce0>
  40d718:	str	x0, [x20, #568]
  40d71c:	mov	x0, x21
  40d720:	bl	427b64 <ferror@plt+0x23af4>
  40d724:	mov	x0, x19
  40d728:	ldp	x19, x20, [sp, #16]
  40d72c:	ldr	x21, [sp, #32]
  40d730:	ldp	x29, x30, [sp], #48
  40d734:	ret
  40d738:	stp	x29, x30, [sp, #-32]!
  40d73c:	mov	x29, sp
  40d740:	str	x19, [sp, #16]
  40d744:	mov	w19, w0
  40d748:	bl	40d64c <ferror@plt+0x95dc>
  40d74c:	str	w19, [x0, #68]
  40d750:	ldr	x19, [sp, #16]
  40d754:	ldp	x29, x30, [sp], #32
  40d758:	ret
  40d75c:	stp	x29, x30, [sp, #-32]!
  40d760:	mov	x29, sp
  40d764:	str	x19, [sp, #16]
  40d768:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  40d76c:	add	x19, x19, #0xa40
  40d770:	add	x0, x19, #0x248
  40d774:	bl	427b3c <ferror@plt+0x23acc>
  40d778:	ldr	x0, [x19, #592]
  40d77c:	cbnz	x0, 40d788 <ferror@plt+0x9718>
  40d780:	bl	40d64c <ferror@plt+0x95dc>
  40d784:	str	x0, [x19, #592]
  40d788:	add	x0, x19, #0x248
  40d78c:	bl	427b64 <ferror@plt+0x23af4>
  40d790:	ldr	x0, [x19, #592]
  40d794:	ldr	x19, [sp, #16]
  40d798:	ldp	x29, x30, [sp], #32
  40d79c:	ret
  40d7a0:	stp	x29, x30, [sp, #-16]!
  40d7a4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  40d7a8:	add	x0, x0, #0x608
  40d7ac:	mov	x29, sp
  40d7b0:	add	x0, x0, #0x20
  40d7b4:	bl	427eac <ferror@plt+0x23e3c>
  40d7b8:	cbz	x0, 40d7c4 <ferror@plt+0x9754>
  40d7bc:	ldp	x29, x30, [sp], #16
  40d7c0:	b	416af4 <ferror@plt+0x12a84>
  40d7c4:	ldp	x29, x30, [sp], #16
  40d7c8:	ret
  40d7cc:	stp	x29, x30, [sp, #-16]!
  40d7d0:	mov	x29, sp
  40d7d4:	bl	40d7a0 <ferror@plt+0x9730>
  40d7d8:	cbnz	x0, 40d7e0 <ferror@plt+0x9770>
  40d7dc:	bl	40d75c <ferror@plt+0x96ec>
  40d7e0:	ldp	x29, x30, [sp], #16
  40d7e4:	b	40d448 <ferror@plt+0x93d8>
  40d7e8:	stp	x29, x30, [sp, #-32]!
  40d7ec:	mov	x29, sp
  40d7f0:	stp	x19, x20, [sp, #16]
  40d7f4:	cbz	x0, 40d80c <ferror@plt+0x979c>
  40d7f8:	cmp	w1, #0x5f
  40d7fc:	b.hi	40d840 <ferror@plt+0x97d0>  // b.pmore
  40d800:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d804:	add	x2, x2, #0x826
  40d808:	b	40d814 <ferror@plt+0x97a4>
  40d80c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d810:	add	x2, x2, #0x811
  40d814:	mov	x19, #0x0                   	// #0
  40d818:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40d81c:	add	x1, x1, #0xe42
  40d820:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40d824:	add	x1, x1, #0xac
  40d828:	add	x0, x0, #0x41f
  40d82c:	bl	412328 <ferror@plt+0xe2b8>
  40d830:	mov	x0, x19
  40d834:	ldp	x19, x20, [sp, #16]
  40d838:	ldp	x29, x30, [sp], #32
  40d83c:	ret
  40d840:	mov	x20, x0
  40d844:	mov	w0, w1
  40d848:	bl	410fec <ferror@plt+0xcf7c>
  40d84c:	mov	x19, x0
  40d850:	mov	x0, #0x20                  	// #32
  40d854:	bl	41930c <ferror@plt+0x1529c>
  40d858:	mov	w1, #0x1                   	// #1
  40d85c:	str	w1, [x19, #24]
  40d860:	mov	x1, #0x100000000           	// #4294967296
  40d864:	str	x20, [x19, #16]
  40d868:	str	x1, [x19, #40]
  40d86c:	mov	x1, #0xffffffffffffffff    	// #-1
  40d870:	str	x1, [x0, #16]
  40d874:	str	x0, [x19, #88]
  40d878:	b	40d830 <ferror@plt+0x97c0>
  40d87c:	stp	x29, x30, [sp, #-48]!
  40d880:	mov	x29, sp
  40d884:	str	x21, [sp, #32]
  40d888:	mov	x21, x0
  40d88c:	ldr	x0, [x0, #32]
  40d890:	stp	x19, x20, [sp, #16]
  40d894:	cbnz	x0, 40d8c8 <ferror@plt+0x9858>
  40d898:	ldr	w0, [x21, #44]
  40d89c:	and	w20, w0, #0x1
  40d8a0:	tbnz	w0, #0, 40d900 <ferror@plt+0x9890>
  40d8a4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40d8a8:	add	x1, x1, #0xe42
  40d8ac:	add	x1, x1, #0xb9
  40d8b0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d8b4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40d8b8:	add	x2, x2, #0x879
  40d8bc:	add	x0, x0, #0x41f
  40d8c0:	bl	412328 <ferror@plt+0xe2b8>
  40d8c4:	b	40d8ec <ferror@plt+0x987c>
  40d8c8:	mov	w20, #0x0                   	// #0
  40d8cc:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40d8d0:	add	x1, x1, #0xe42
  40d8d4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d8d8:	add	x1, x1, #0xb9
  40d8dc:	add	x2, x2, #0x96f
  40d8e0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40d8e4:	add	x0, x0, #0x41f
  40d8e8:	bl	412328 <ferror@plt+0xe2b8>
  40d8ec:	mov	w0, w20
  40d8f0:	ldp	x19, x20, [sp, #16]
  40d8f4:	ldr	x21, [sp, #32]
  40d8f8:	ldp	x29, x30, [sp], #48
  40d8fc:	ret
  40d900:	mov	x19, x1
  40d904:	cbnz	x1, 40d910 <ferror@plt+0x98a0>
  40d908:	bl	40d75c <ferror@plt+0x96ec>
  40d90c:	mov	x19, x0
  40d910:	mov	x0, x19
  40d914:	bl	427b3c <ferror@plt+0x23acc>
  40d918:	mov	x1, x19
  40d91c:	mov	w2, #0x1                   	// #1
  40d920:	mov	x0, x21
  40d924:	bl	40d160 <ferror@plt+0x90f0>
  40d928:	mov	w20, w0
  40d92c:	mov	x0, x19
  40d930:	bl	427b64 <ferror@plt+0x23af4>
  40d934:	b	40d8ec <ferror@plt+0x987c>
  40d938:	mov	x2, x0
  40d93c:	cbz	x0, 40d958 <ferror@plt+0x98e8>
  40d940:	ldr	x1, [x0, #32]
  40d944:	cbnz	x1, 40d978 <ferror@plt+0x9908>
  40d948:	ldr	w0, [x0, #44]
  40d94c:	and	w0, w0, #0xfffffffe
  40d950:	str	w0, [x2, #44]
  40d954:	ret
  40d958:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40d95c:	add	x1, x1, #0xe42
  40d960:	add	x1, x1, #0xc9
  40d964:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d968:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40d96c:	add	x2, x2, #0x8a5
  40d970:	add	x0, x0, #0x41f
  40d974:	b	412328 <ferror@plt+0xe2b8>
  40d978:	mov	w2, #0x0                   	// #0
  40d97c:	b	40cf90 <ferror@plt+0x8f20>
  40d980:	stp	x29, x30, [sp, #-32]!
  40d984:	mov	x29, sp
  40d988:	stp	x19, x20, [sp, #16]
  40d98c:	cbz	x0, 40d9a8 <ferror@plt+0x9938>
  40d990:	mov	x19, x0
  40d994:	ldr	x0, [x0, #32]
  40d998:	cbnz	x0, 40d9dc <ferror@plt+0x996c>
  40d99c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d9a0:	add	x2, x2, #0x846
  40d9a4:	b	40d9b0 <ferror@plt+0x9940>
  40d9a8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40d9ac:	add	x2, x2, #0x8a5
  40d9b0:	mov	w20, #0x0                   	// #0
  40d9b4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40d9b8:	add	x1, x1, #0xe42
  40d9bc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40d9c0:	add	x1, x1, #0xda
  40d9c4:	add	x0, x0, #0x41f
  40d9c8:	bl	412328 <ferror@plt+0xe2b8>
  40d9cc:	mov	w0, w20
  40d9d0:	ldp	x19, x20, [sp, #16]
  40d9d4:	ldp	x29, x30, [sp], #32
  40d9d8:	ret
  40d9dc:	bl	427b3c <ferror@plt+0x23acc>
  40d9e0:	ldr	w20, [x19, #48]
  40d9e4:	ldr	x0, [x19, #32]
  40d9e8:	bl	427b64 <ferror@plt+0x23af4>
  40d9ec:	b	40d9cc <ferror@plt+0x995c>
  40d9f0:	stp	x29, x30, [sp, #-32]!
  40d9f4:	mov	x29, sp
  40d9f8:	str	x19, [sp, #16]
  40d9fc:	ldr	x19, [x0, #32]
  40da00:	cbnz	x19, 40da2c <ferror@plt+0x99bc>
  40da04:	ldr	w0, [x0, #44]
  40da08:	tbnz	w0, #0, 40da2c <ferror@plt+0x99bc>
  40da0c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40da10:	add	x1, x1, #0xe42
  40da14:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40da18:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40da1c:	add	x2, x2, #0x85e
  40da20:	add	x1, x1, #0xea
  40da24:	add	x0, x0, #0x41f
  40da28:	bl	412328 <ferror@plt+0xe2b8>
  40da2c:	mov	x0, x19
  40da30:	ldr	x19, [sp, #16]
  40da34:	ldp	x29, x30, [sp], #32
  40da38:	ret
  40da3c:	cbz	x0, 40da84 <ferror@plt+0x9a14>
  40da40:	stp	x29, x30, [sp, #-48]!
  40da44:	mov	x29, sp
  40da48:	stp	x19, x20, [sp, #16]
  40da4c:	str	x21, [sp, #32]
  40da50:	mov	x21, x1
  40da54:	cbnz	x1, 40daa4 <ferror@plt+0x9a34>
  40da58:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40da5c:	add	x2, x2, #0x894
  40da60:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40da64:	add	x1, x1, #0xe42
  40da68:	add	x1, x1, #0xff
  40da6c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40da70:	add	x0, x0, #0x41f
  40da74:	ldp	x19, x20, [sp, #16]
  40da78:	ldr	x21, [sp, #32]
  40da7c:	ldp	x29, x30, [sp], #48
  40da80:	b	40daa0 <ferror@plt+0x9a30>
  40da84:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40da88:	add	x1, x1, #0xe42
  40da8c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40da90:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40da94:	add	x2, x2, #0x8a5
  40da98:	add	x1, x1, #0xff
  40da9c:	add	x0, x0, #0x41f
  40daa0:	b	412328 <ferror@plt+0xe2b8>
  40daa4:	mov	x19, x0
  40daa8:	ldr	w0, [x0, #44]
  40daac:	tbnz	w0, #0, 40dabc <ferror@plt+0x9a4c>
  40dab0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40dab4:	add	x2, x2, #0x879
  40dab8:	b	40da60 <ferror@plt+0x99f0>
  40dabc:	ldr	x20, [x19, #32]
  40dac0:	cbz	x20, 40dacc <ferror@plt+0x9a5c>
  40dac4:	mov	x0, x20
  40dac8:	bl	427b3c <ferror@plt+0x23acc>
  40dacc:	ldr	x0, [x19, #56]
  40dad0:	mov	x1, x21
  40dad4:	bl	419960 <ferror@plt+0x158f0>
  40dad8:	str	x0, [x19, #56]
  40dadc:	cbz	x20, 40db0c <ferror@plt+0x9a9c>
  40dae0:	ldr	w0, [x19, #44]
  40dae4:	tbnz	w0, #6, 40daf8 <ferror@plt+0x9a88>
  40dae8:	ldr	w1, [x19, #40]
  40daec:	mov	x2, x21
  40daf0:	mov	x0, x20
  40daf4:	bl	40c770 <ferror@plt+0x8700>
  40daf8:	mov	x0, x20
  40dafc:	ldp	x19, x20, [sp, #16]
  40db00:	ldr	x21, [sp, #32]
  40db04:	ldp	x29, x30, [sp], #48
  40db08:	b	427b64 <ferror@plt+0x23af4>
  40db0c:	ldp	x19, x20, [sp, #16]
  40db10:	ldr	x21, [sp, #32]
  40db14:	ldp	x29, x30, [sp], #48
  40db18:	ret
  40db1c:	cbz	x0, 40db64 <ferror@plt+0x9af4>
  40db20:	stp	x29, x30, [sp, #-48]!
  40db24:	mov	x29, sp
  40db28:	stp	x19, x20, [sp, #16]
  40db2c:	str	x21, [sp, #32]
  40db30:	mov	x21, x1
  40db34:	cbnz	x1, 40db84 <ferror@plt+0x9b14>
  40db38:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40db3c:	add	x2, x2, #0x894
  40db40:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40db44:	add	x1, x1, #0xe42
  40db48:	add	x1, x1, #0x111
  40db4c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40db50:	add	x0, x0, #0x41f
  40db54:	ldp	x19, x20, [sp, #16]
  40db58:	ldr	x21, [sp, #32]
  40db5c:	ldp	x29, x30, [sp], #48
  40db60:	b	40db80 <ferror@plt+0x9b10>
  40db64:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40db68:	add	x1, x1, #0xe42
  40db6c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40db70:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40db74:	add	x2, x2, #0x8a5
  40db78:	add	x1, x1, #0x111
  40db7c:	add	x0, x0, #0x41f
  40db80:	b	412328 <ferror@plt+0xe2b8>
  40db84:	mov	x19, x0
  40db88:	ldr	w0, [x0, #44]
  40db8c:	tbnz	w0, #0, 40db9c <ferror@plt+0x9b2c>
  40db90:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40db94:	add	x2, x2, #0x879
  40db98:	b	40db40 <ferror@plt+0x9ad0>
  40db9c:	ldr	x20, [x19, #32]
  40dba0:	cbz	x20, 40dbac <ferror@plt+0x9b3c>
  40dba4:	mov	x0, x20
  40dba8:	bl	427b3c <ferror@plt+0x23acc>
  40dbac:	ldr	x0, [x19, #56]
  40dbb0:	mov	x1, x21
  40dbb4:	bl	419a48 <ferror@plt+0x159d8>
  40dbb8:	str	x0, [x19, #56]
  40dbbc:	cbz	x20, 40dbe8 <ferror@plt+0x9b78>
  40dbc0:	ldr	w0, [x19, #44]
  40dbc4:	tbnz	w0, #6, 40dbd4 <ferror@plt+0x9b64>
  40dbc8:	mov	x1, x21
  40dbcc:	mov	x0, x20
  40dbd0:	bl	40c610 <ferror@plt+0x85a0>
  40dbd4:	mov	x0, x20
  40dbd8:	ldp	x19, x20, [sp, #16]
  40dbdc:	ldr	x21, [sp, #32]
  40dbe0:	ldp	x29, x30, [sp], #48
  40dbe4:	b	427b64 <ferror@plt+0x23af4>
  40dbe8:	ldp	x19, x20, [sp, #16]
  40dbec:	ldr	x21, [sp, #32]
  40dbf0:	ldp	x29, x30, [sp], #48
  40dbf4:	ret
  40dbf8:	cbz	x0, 40dc38 <ferror@plt+0x9bc8>
  40dbfc:	stp	x29, x30, [sp, #-32]!
  40dc00:	mov	x29, sp
  40dc04:	stp	x19, x20, [sp, #16]
  40dc08:	mov	x19, x1
  40dc0c:	cbnz	x1, 40dc58 <ferror@plt+0x9be8>
  40dc10:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40dc14:	add	x2, x2, #0x89f
  40dc18:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40dc1c:	add	x1, x1, #0xe42
  40dc20:	add	x1, x1, #0x126
  40dc24:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40dc28:	add	x0, x0, #0x41f
  40dc2c:	ldp	x19, x20, [sp, #16]
  40dc30:	ldp	x29, x30, [sp], #32
  40dc34:	b	40dc54 <ferror@plt+0x9be4>
  40dc38:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40dc3c:	add	x1, x1, #0xe42
  40dc40:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40dc44:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40dc48:	add	x2, x2, #0x8a5
  40dc4c:	add	x1, x1, #0x126
  40dc50:	add	x0, x0, #0x41f
  40dc54:	b	412328 <ferror@plt+0xe2b8>
  40dc58:	ldr	x1, [x1, #88]
  40dc5c:	ldr	x1, [x1, #8]
  40dc60:	cmp	x1, x0
  40dc64:	b.eq	40dc74 <ferror@plt+0x9c04>  // b.none
  40dc68:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40dc6c:	add	x2, x2, #0x8b4
  40dc70:	b	40dc18 <ferror@plt+0x9ba8>
  40dc74:	ldr	w0, [x1, #44]
  40dc78:	tbnz	w0, #0, 40dc88 <ferror@plt+0x9c18>
  40dc7c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40dc80:	add	x2, x2, #0x879
  40dc84:	b	40dc18 <ferror@plt+0x9ba8>
  40dc88:	ldr	w0, [x19, #44]
  40dc8c:	tbnz	w0, #0, 40dc9c <ferror@plt+0x9c2c>
  40dc90:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40dc94:	add	x2, x2, #0x8e0
  40dc98:	b	40dc18 <ferror@plt+0x9ba8>
  40dc9c:	ldr	x20, [x1, #32]
  40dca0:	cbz	x20, 40dcac <ferror@plt+0x9c3c>
  40dca4:	mov	x0, x20
  40dca8:	bl	427b3c <ferror@plt+0x23acc>
  40dcac:	mov	x1, x20
  40dcb0:	mov	x0, x19
  40dcb4:	bl	40cf28 <ferror@plt+0x8eb8>
  40dcb8:	cbz	x20, 40dccc <ferror@plt+0x9c5c>
  40dcbc:	mov	x0, x20
  40dcc0:	ldp	x19, x20, [sp, #16]
  40dcc4:	ldp	x29, x30, [sp], #32
  40dcc8:	b	427b64 <ferror@plt+0x23af4>
  40dccc:	ldp	x19, x20, [sp, #16]
  40dcd0:	ldp	x29, x30, [sp], #32
  40dcd4:	ret
  40dcd8:	cbz	x0, 40dd34 <ferror@plt+0x9cc4>
  40dcdc:	stp	x29, x30, [sp, #-64]!
  40dce0:	cmp	x2, #0x0
  40dce4:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  40dce8:	mov	x29, sp
  40dcec:	stp	x19, x20, [sp, #16]
  40dcf0:	stp	x21, x22, [sp, #32]
  40dcf4:	mov	x22, x1
  40dcf8:	mov	x21, x2
  40dcfc:	stp	x23, x24, [sp, #48]
  40dd00:	b.eq	40dd54 <ferror@plt+0x9ce4>  // b.none
  40dd04:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40dd08:	add	x1, x1, #0xe42
  40dd0c:	add	x1, x1, #0x143
  40dd10:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40dd14:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40dd18:	add	x2, x2, #0x901
  40dd1c:	add	x0, x0, #0x41f
  40dd20:	ldp	x19, x20, [sp, #16]
  40dd24:	ldp	x21, x22, [sp, #32]
  40dd28:	ldp	x23, x24, [sp, #48]
  40dd2c:	ldp	x29, x30, [sp], #64
  40dd30:	b	40dd50 <ferror@plt+0x9ce0>
  40dd34:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40dd38:	add	x1, x1, #0xe42
  40dd3c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40dd40:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40dd44:	add	x2, x2, #0x8a5
  40dd48:	add	x1, x1, #0x143
  40dd4c:	add	x0, x0, #0x41f
  40dd50:	b	412328 <ferror@plt+0xe2b8>
  40dd54:	ldr	x20, [x0, #32]
  40dd58:	mov	x19, x0
  40dd5c:	cbz	x20, 40dd68 <ferror@plt+0x9cf8>
  40dd60:	mov	x0, x20
  40dd64:	bl	427b3c <ferror@plt+0x23acc>
  40dd68:	ldp	x24, x23, [x19]
  40dd6c:	stp	x22, x21, [x19]
  40dd70:	cbz	x20, 40dd7c <ferror@plt+0x9d0c>
  40dd74:	mov	x0, x20
  40dd78:	bl	427b64 <ferror@plt+0x23af4>
  40dd7c:	cbz	x23, 40dda0 <ferror@plt+0x9d30>
  40dd80:	mov	x0, x24
  40dd84:	ldr	x1, [x23, #8]
  40dd88:	ldp	x19, x20, [sp, #16]
  40dd8c:	mov	x16, x1
  40dd90:	ldp	x21, x22, [sp, #32]
  40dd94:	ldp	x23, x24, [sp, #48]
  40dd98:	ldp	x29, x30, [sp], #64
  40dd9c:	br	x16
  40dda0:	ldp	x19, x20, [sp, #16]
  40dda4:	ldp	x21, x22, [sp, #32]
  40dda8:	ldp	x23, x24, [sp, #48]
  40ddac:	ldp	x29, x30, [sp], #64
  40ddb0:	ret
  40ddb4:	cbz	x0, 40de14 <ferror@plt+0x9da4>
  40ddb8:	stp	x29, x30, [sp, #-48]!
  40ddbc:	mov	x29, sp
  40ddc0:	stp	x19, x20, [sp, #16]
  40ddc4:	mov	x20, x3
  40ddc8:	mov	x19, x0
  40ddcc:	mov	x0, #0x20                  	// #32
  40ddd0:	stp	x21, x22, [sp, #32]
  40ddd4:	mov	x22, x1
  40ddd8:	mov	x21, x2
  40dddc:	bl	410f8c <ferror@plt+0xcf1c>
  40dde0:	mov	x1, x0
  40dde4:	mov	w0, #0x1                   	// #1
  40dde8:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  40ddec:	add	x2, x2, #0x608
  40ddf0:	add	x2, x2, #0x40
  40ddf4:	str	w0, [x1]
  40ddf8:	mov	x0, x19
  40ddfc:	stp	x22, x21, [x1, #8]
  40de00:	str	x20, [x1, #24]
  40de04:	ldp	x19, x20, [sp, #16]
  40de08:	ldp	x21, x22, [sp, #32]
  40de0c:	ldp	x29, x30, [sp], #48
  40de10:	b	40dcd8 <ferror@plt+0x9c68>
  40de14:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40de18:	add	x1, x1, #0xe42
  40de1c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40de20:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40de24:	add	x2, x2, #0x8a5
  40de28:	add	x1, x1, #0x162
  40de2c:	add	x0, x0, #0x41f
  40de30:	b	412328 <ferror@plt+0xe2b8>
  40de34:	cbz	x0, 40de54 <ferror@plt+0x9de4>
  40de38:	ldr	x2, [x0, #32]
  40de3c:	cbnz	x2, 40de74 <ferror@plt+0x9e04>
  40de40:	ldr	w2, [x0, #24]
  40de44:	cbnz	w2, 40de80 <ferror@plt+0x9e10>
  40de48:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40de4c:	add	x2, x2, #0x931
  40de50:	b	40de5c <ferror@plt+0x9dec>
  40de54:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40de58:	add	x2, x2, #0x8a5
  40de5c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40de60:	add	x1, x1, #0xe42
  40de64:	add	x1, x1, #0x178
  40de68:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40de6c:	add	x0, x0, #0x41f
  40de70:	b	412328 <ferror@plt+0xe2b8>
  40de74:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40de78:	add	x2, x2, #0x96f
  40de7c:	b	40de5c <ferror@plt+0x9dec>
  40de80:	cbnz	x1, 40de90 <ferror@plt+0x9e20>
  40de84:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40de88:	add	x2, x2, #0x818
  40de8c:	b	40de5c <ferror@plt+0x9dec>
  40de90:	str	x1, [x0, #16]
  40de94:	ret
  40de98:	cbz	x0, 40dee4 <ferror@plt+0x9e74>
  40de9c:	stp	x29, x30, [sp, #-48]!
  40dea0:	mov	x29, sp
  40dea4:	stp	x19, x20, [sp, #16]
  40dea8:	mov	x19, x0
  40deac:	ldr	x20, [x0, #32]
  40deb0:	str	x21, [sp, #32]
  40deb4:	mov	w21, w1
  40deb8:	cbnz	x20, 40df04 <ferror@plt+0x9e94>
  40debc:	mov	w2, w21
  40dec0:	mov	x1, x20
  40dec4:	mov	x0, x19
  40dec8:	bl	40d32c <ferror@plt+0x92bc>
  40decc:	cbz	x20, 40df10 <ferror@plt+0x9ea0>
  40ded0:	ldr	x0, [x19, #32]
  40ded4:	ldp	x19, x20, [sp, #16]
  40ded8:	ldr	x21, [sp, #32]
  40dedc:	ldp	x29, x30, [sp], #48
  40dee0:	b	427b64 <ferror@plt+0x23af4>
  40dee4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40dee8:	add	x1, x1, #0xe42
  40deec:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40def0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40def4:	add	x2, x2, #0x8a5
  40def8:	add	x1, x1, #0x18b
  40defc:	add	x0, x0, #0x41f
  40df00:	b	412328 <ferror@plt+0xe2b8>
  40df04:	mov	x0, x20
  40df08:	bl	427b3c <ferror@plt+0x23acc>
  40df0c:	b	40debc <ferror@plt+0x9e4c>
  40df10:	ldp	x19, x20, [sp, #16]
  40df14:	ldr	x21, [sp, #32]
  40df18:	ldp	x29, x30, [sp], #48
  40df1c:	ret
  40df20:	cbz	x0, 40df2c <ferror@plt+0x9ebc>
  40df24:	ldr	w0, [x0, #40]
  40df28:	ret
  40df2c:	stp	x29, x30, [sp, #-16]!
  40df30:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40df34:	add	x1, x1, #0xe42
  40df38:	mov	x29, sp
  40df3c:	add	x1, x1, #0x1a1
  40df40:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40df44:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40df48:	add	x2, x2, #0x8a5
  40df4c:	add	x0, x0, #0x41f
  40df50:	bl	412328 <ferror@plt+0xe2b8>
  40df54:	mov	w0, #0x0                   	// #0
  40df58:	ldp	x29, x30, [sp], #16
  40df5c:	ret
  40df60:	cbz	x0, 40dfac <ferror@plt+0x9f3c>
  40df64:	stp	x29, x30, [sp, #-48]!
  40df68:	mov	x29, sp
  40df6c:	stp	x19, x20, [sp, #16]
  40df70:	mov	x19, x0
  40df74:	ldr	w0, [x0, #24]
  40df78:	str	x21, [sp, #32]
  40df7c:	cbnz	w0, 40dfcc <ferror@plt+0x9f5c>
  40df80:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40df84:	add	x1, x1, #0xe42
  40df88:	add	x1, x1, #0x1b7
  40df8c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40df90:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40df94:	add	x2, x2, #0x931
  40df98:	add	x0, x0, #0x41f
  40df9c:	ldp	x19, x20, [sp, #16]
  40dfa0:	ldr	x21, [sp, #32]
  40dfa4:	ldp	x29, x30, [sp], #48
  40dfa8:	b	40dfc8 <ferror@plt+0x9f58>
  40dfac:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40dfb0:	add	x1, x1, #0xe42
  40dfb4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40dfb8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40dfbc:	add	x2, x2, #0x8a5
  40dfc0:	add	x1, x1, #0x1b7
  40dfc4:	add	x0, x0, #0x41f
  40dfc8:	b	412328 <ferror@plt+0xe2b8>
  40dfcc:	ldr	x0, [x19, #88]
  40dfd0:	mov	x21, x1
  40dfd4:	ldr	x0, [x0, #16]
  40dfd8:	cmp	x0, x1
  40dfdc:	b.eq	40e020 <ferror@plt+0x9fb0>  // b.none
  40dfe0:	ldr	x20, [x19, #32]
  40dfe4:	cbz	x20, 40dff0 <ferror@plt+0x9f80>
  40dfe8:	mov	x0, x20
  40dfec:	bl	427b3c <ferror@plt+0x23acc>
  40dff0:	ldr	x0, [x19, #88]
  40dff4:	str	x21, [x0, #16]
  40dff8:	cbz	x20, 40e020 <ferror@plt+0x9fb0>
  40dffc:	ldr	w0, [x19, #44]
  40e000:	tbnz	w0, #6, 40e00c <ferror@plt+0x9f9c>
  40e004:	ldr	x0, [x20, #136]
  40e008:	bl	426de0 <ferror@plt+0x22d70>
  40e00c:	mov	x0, x20
  40e010:	ldp	x19, x20, [sp, #16]
  40e014:	ldr	x21, [sp, #32]
  40e018:	ldp	x29, x30, [sp], #48
  40e01c:	b	427b64 <ferror@plt+0x23af4>
  40e020:	ldp	x19, x20, [sp, #16]
  40e024:	ldr	x21, [sp, #32]
  40e028:	ldp	x29, x30, [sp], #48
  40e02c:	ret
  40e030:	stp	x29, x30, [sp, #-64]!
  40e034:	mov	x29, sp
  40e038:	stp	x19, x20, [sp, #16]
  40e03c:	ldr	w20, [x0, #96]
  40e040:	str	x23, [sp, #48]
  40e044:	mov	x23, x0
  40e048:	mov	w0, #0x3e8                 	// #1000
  40e04c:	stp	x21, x22, [sp, #32]
  40e050:	umaddl	x20, w20, w0, x1
  40e054:	ldr	w0, [x23, #100]
  40e058:	cbz	w0, 40e0f8 <ferror@plt+0xa088>
  40e05c:	adrp	x22, 48d000 <ferror@plt+0x88f90>
  40e060:	add	x22, x22, #0x608
  40e064:	ldr	w0, [x22, #88]
  40e068:	cmn	w0, #0x1
  40e06c:	b.ne	40e0c4 <ferror@plt+0xa054>  // b.any
  40e070:	adrp	x0, 434000 <ferror@plt+0x2ff90>
  40e074:	add	x0, x0, #0x947
  40e078:	bl	40873c <ferror@plt+0x46cc>
  40e07c:	mov	x19, x0
  40e080:	cbnz	x0, 40e098 <ferror@plt+0xa028>
  40e084:	adrp	x0, 434000 <ferror@plt+0x2ff90>
  40e088:	add	x0, x0, #0x960
  40e08c:	bl	40873c <ferror@plt+0x46cc>
  40e090:	mov	x19, x0
  40e094:	cbz	x0, 40e120 <ferror@plt+0xa0b0>
  40e098:	mov	w21, #0x4240                	// #16960
  40e09c:	mov	x0, x19
  40e0a0:	movk	w21, #0xf, lsl #16
  40e0a4:	bl	40bc38 <ferror@plt+0x7bc8>
  40e0a8:	tbz	w0, #31, 40e114 <ferror@plt+0xa0a4>
  40e0ac:	mov	x0, x19
  40e0b0:	bl	40bc38 <ferror@plt+0x7bc8>
  40e0b4:	neg	w0, w0
  40e0b8:	sdiv	w1, w0, w21
  40e0bc:	msub	w21, w1, w21, w0
  40e0c0:	str	w21, [x22, #88]
  40e0c4:	ldrsw	x2, [x22, #88]
  40e0c8:	mov	x0, #0x4240                	// #16960
  40e0cc:	movk	x0, #0xf, lsl #16
  40e0d0:	mov	x3, #0xd08f                	// #53391
  40e0d4:	sub	x1, x20, x2
  40e0d8:	movk	x3, #0x3, lsl #16
  40e0dc:	sdiv	x20, x1, x0
  40e0e0:	msub	x20, x20, x0, x1
  40e0e4:	cmp	x20, x3
  40e0e8:	b.le	40e0f0 <ferror@plt+0xa080>
  40e0ec:	add	x1, x1, x0
  40e0f0:	sub	x1, x1, x20
  40e0f4:	add	x20, x2, x1
  40e0f8:	mov	x1, x20
  40e0fc:	mov	x0, x23
  40e100:	ldp	x19, x20, [sp, #16]
  40e104:	ldp	x21, x22, [sp, #32]
  40e108:	ldr	x23, [sp, #48]
  40e10c:	ldp	x29, x30, [sp], #64
  40e110:	b	40df60 <ferror@plt+0x9ef0>
  40e114:	mov	x0, x19
  40e118:	bl	40bc38 <ferror@plt+0x7bc8>
  40e11c:	b	40e0b8 <ferror@plt+0xa048>
  40e120:	str	wzr, [x22, #88]
  40e124:	b	40e0c4 <ferror@plt+0xa054>
  40e128:	cbz	x0, 40e138 <ferror@plt+0xa0c8>
  40e12c:	ldr	x0, [x0, #88]
  40e130:	ldr	x0, [x0, #16]
  40e134:	ret
  40e138:	stp	x29, x30, [sp, #-16]!
  40e13c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e140:	add	x1, x1, #0xe42
  40e144:	mov	x29, sp
  40e148:	add	x1, x1, #0x1cf
  40e14c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e150:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e154:	add	x2, x2, #0x8a5
  40e158:	add	x0, x0, #0x41f
  40e15c:	bl	412328 <ferror@plt+0xe2b8>
  40e160:	mov	x0, #0xffffffffffffffff    	// #-1
  40e164:	ldp	x29, x30, [sp], #16
  40e168:	ret
  40e16c:	cbz	x0, 40e1c0 <ferror@plt+0xa150>
  40e170:	stp	x29, x30, [sp, #-48]!
  40e174:	mov	x29, sp
  40e178:	stp	x19, x20, [sp, #16]
  40e17c:	mov	x19, x0
  40e180:	ldr	x20, [x0, #32]
  40e184:	str	x21, [sp, #32]
  40e188:	mov	w21, w1
  40e18c:	cbnz	x20, 40e1e0 <ferror@plt+0xa170>
  40e190:	ldr	w2, [x19, #44]
  40e194:	cmp	w21, #0x0
  40e198:	orr	w0, w2, #0x20
  40e19c:	and	w2, w2, #0xffffffdf
  40e1a0:	csel	w2, w2, w0, eq  // eq = none
  40e1a4:	str	w2, [x19, #44]
  40e1a8:	cbz	x20, 40e1ec <ferror@plt+0xa17c>
  40e1ac:	mov	x0, x20
  40e1b0:	ldp	x19, x20, [sp, #16]
  40e1b4:	ldr	x21, [sp, #32]
  40e1b8:	ldp	x29, x30, [sp], #48
  40e1bc:	b	427b64 <ferror@plt+0x23af4>
  40e1c0:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e1c4:	add	x1, x1, #0xe42
  40e1c8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e1cc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e1d0:	add	x2, x2, #0x8a5
  40e1d4:	add	x1, x1, #0x1e7
  40e1d8:	add	x0, x0, #0x41f
  40e1dc:	b	412328 <ferror@plt+0xe2b8>
  40e1e0:	mov	x0, x20
  40e1e4:	bl	427b3c <ferror@plt+0x23acc>
  40e1e8:	b	40e190 <ferror@plt+0xa120>
  40e1ec:	ldp	x19, x20, [sp, #16]
  40e1f0:	ldr	x21, [sp, #32]
  40e1f4:	ldp	x29, x30, [sp], #48
  40e1f8:	ret
  40e1fc:	cbz	x0, 40e20c <ferror@plt+0xa19c>
  40e200:	ldr	w0, [x0, #44]
  40e204:	ubfx	x0, x0, #5, #1
  40e208:	ret
  40e20c:	stp	x29, x30, [sp, #-16]!
  40e210:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e214:	add	x1, x1, #0xe42
  40e218:	mov	x29, sp
  40e21c:	add	x1, x1, #0x200
  40e220:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e224:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e228:	add	x2, x2, #0x8a5
  40e22c:	add	x0, x0, #0x41f
  40e230:	bl	412328 <ferror@plt+0xe2b8>
  40e234:	mov	w0, #0x0                   	// #0
  40e238:	ldp	x29, x30, [sp], #16
  40e23c:	ret
  40e240:	cbz	x0, 40e278 <ferror@plt+0xa208>
  40e244:	stp	x29, x30, [sp, #-32]!
  40e248:	mov	x29, sp
  40e24c:	stp	x19, x20, [sp, #16]
  40e250:	mov	x19, x0
  40e254:	mov	x20, x1
  40e258:	ldr	x0, [x0, #80]
  40e25c:	bl	4110d0 <ferror@plt+0xd060>
  40e260:	mov	x0, x20
  40e264:	bl	41a07c <ferror@plt+0x1600c>
  40e268:	str	x0, [x19, #80]
  40e26c:	ldp	x19, x20, [sp, #16]
  40e270:	ldp	x29, x30, [sp], #32
  40e274:	ret
  40e278:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e27c:	add	x1, x1, #0xe42
  40e280:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e284:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e288:	add	x2, x2, #0x8a5
  40e28c:	add	x1, x1, #0x219
  40e290:	add	x0, x0, #0x41f
  40e294:	b	412328 <ferror@plt+0xe2b8>
  40e298:	stp	x29, x30, [sp, #-32]!
  40e29c:	mov	x29, sp
  40e2a0:	str	x19, [sp, #16]
  40e2a4:	mov	x19, x0
  40e2a8:	cbz	x0, 40e2c0 <ferror@plt+0xa250>
  40e2ac:	ldr	x19, [x0, #80]
  40e2b0:	mov	x0, x19
  40e2b4:	ldr	x19, [sp, #16]
  40e2b8:	ldp	x29, x30, [sp], #32
  40e2bc:	ret
  40e2c0:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e2c4:	add	x1, x1, #0xe42
  40e2c8:	add	x1, x1, #0x22b
  40e2cc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e2d0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e2d4:	add	x2, x2, #0x8a5
  40e2d8:	add	x0, x0, #0x41f
  40e2dc:	bl	412328 <ferror@plt+0xe2b8>
  40e2e0:	b	40e2b0 <ferror@plt+0xa240>
  40e2e4:	stp	x29, x30, [sp, #-32]!
  40e2e8:	mov	x29, sp
  40e2ec:	stp	x19, x20, [sp, #16]
  40e2f0:	mov	x19, x0
  40e2f4:	cbz	x0, 40e31c <ferror@plt+0xa2ac>
  40e2f8:	ldr	x20, [x0, #32]
  40e2fc:	cbnz	x20, 40e34c <ferror@plt+0xa2dc>
  40e300:	ldr	w0, [x19, #24]
  40e304:	add	w0, w0, #0x1
  40e308:	str	w0, [x19, #24]
  40e30c:	cbz	x20, 40e33c <ferror@plt+0xa2cc>
  40e310:	mov	x0, x20
  40e314:	bl	427b64 <ferror@plt+0x23af4>
  40e318:	b	40e33c <ferror@plt+0xa2cc>
  40e31c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e320:	add	x1, x1, #0xe42
  40e324:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e328:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e32c:	add	x2, x2, #0x8a5
  40e330:	add	x1, x1, #0x23d
  40e334:	add	x0, x0, #0x41f
  40e338:	bl	412328 <ferror@plt+0xe2b8>
  40e33c:	mov	x0, x19
  40e340:	ldp	x19, x20, [sp, #16]
  40e344:	ldp	x29, x30, [sp], #32
  40e348:	ret
  40e34c:	mov	x0, x20
  40e350:	bl	427b3c <ferror@plt+0x23acc>
  40e354:	b	40e300 <ferror@plt+0xa290>
  40e358:	cbz	x0, 40e3a8 <ferror@plt+0xa338>
  40e35c:	stp	x29, x30, [sp, #-64]!
  40e360:	mov	x29, sp
  40e364:	stp	x19, x20, [sp, #16]
  40e368:	mov	x19, x1
  40e36c:	stp	x21, x22, [sp, #32]
  40e370:	str	x23, [sp, #48]
  40e374:	cbnz	x1, 40e3c8 <ferror@plt+0xa358>
  40e378:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e37c:	add	x2, x2, #0x89f
  40e380:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e384:	add	x1, x1, #0xe42
  40e388:	add	x1, x1, #0x24a
  40e38c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e390:	add	x0, x0, #0x41f
  40e394:	ldp	x19, x20, [sp, #16]
  40e398:	ldp	x21, x22, [sp, #32]
  40e39c:	ldr	x23, [sp, #48]
  40e3a0:	ldp	x29, x30, [sp], #64
  40e3a4:	b	40e3c4 <ferror@plt+0xa354>
  40e3a8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e3ac:	add	x1, x1, #0xe42
  40e3b0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e3b4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e3b8:	add	x2, x2, #0x8a5
  40e3bc:	add	x1, x1, #0x24a
  40e3c0:	add	x0, x0, #0x41f
  40e3c4:	b	412328 <ferror@plt+0xe2b8>
  40e3c8:	mov	x20, x0
  40e3cc:	ldr	w0, [x0, #44]
  40e3d0:	tbnz	w0, #0, 40e3e0 <ferror@plt+0xa370>
  40e3d4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e3d8:	add	x2, x2, #0x879
  40e3dc:	b	40e380 <ferror@plt+0xa310>
  40e3e0:	ldr	w0, [x1, #44]
  40e3e4:	tbnz	w0, #0, 40e3f4 <ferror@plt+0xa384>
  40e3e8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e3ec:	add	x2, x2, #0x8e0
  40e3f0:	b	40e380 <ferror@plt+0xa310>
  40e3f4:	ldr	x0, [x1, #32]
  40e3f8:	cbz	x0, 40e408 <ferror@plt+0xa398>
  40e3fc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e400:	add	x2, x2, #0x969
  40e404:	b	40e380 <ferror@plt+0xa310>
  40e408:	ldr	x0, [x1, #88]
  40e40c:	ldr	x0, [x0, #8]
  40e410:	cbz	x0, 40e420 <ferror@plt+0xa3b0>
  40e414:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e418:	add	x2, x2, #0x987
  40e41c:	b	40e380 <ferror@plt+0xa310>
  40e420:	ldr	x21, [x20, #32]
  40e424:	cbz	x21, 40e430 <ferror@plt+0xa3c0>
  40e428:	mov	x0, x21
  40e42c:	bl	427b3c <ferror@plt+0x23acc>
  40e430:	ldr	x0, [x20, #88]
  40e434:	ldr	x23, [x0]
  40e438:	mov	x0, x19
  40e43c:	bl	40e2e4 <ferror@plt+0xa274>
  40e440:	mov	x1, x0
  40e444:	ldr	x22, [x20, #88]
  40e448:	mov	x0, x23
  40e44c:	bl	419960 <ferror@plt+0x158f0>
  40e450:	ldr	w2, [x20, #40]
  40e454:	mov	x1, #0x0                   	// #0
  40e458:	str	x0, [x22]
  40e45c:	ldr	x0, [x19, #88]
  40e460:	str	x20, [x0, #8]
  40e464:	mov	x0, x19
  40e468:	bl	40d32c <ferror@plt+0x92bc>
  40e46c:	ldr	w0, [x20, #44]
  40e470:	tbz	w0, #6, 40e47c <ferror@plt+0xa40c>
  40e474:	mov	x0, x19
  40e478:	bl	40c698 <ferror@plt+0x8628>
  40e47c:	cbz	x21, 40e4a8 <ferror@plt+0xa438>
  40e480:	mov	x1, x21
  40e484:	mov	x0, x19
  40e488:	mov	w2, #0x1                   	// #1
  40e48c:	bl	40d160 <ferror@plt+0x90f0>
  40e490:	mov	x0, x21
  40e494:	ldp	x19, x20, [sp, #16]
  40e498:	ldp	x21, x22, [sp, #32]
  40e49c:	ldr	x23, [sp, #48]
  40e4a0:	ldp	x29, x30, [sp], #64
  40e4a4:	b	427b64 <ferror@plt+0x23af4>
  40e4a8:	ldp	x19, x20, [sp, #16]
  40e4ac:	ldp	x21, x22, [sp, #32]
  40e4b0:	ldr	x23, [sp, #48]
  40e4b4:	ldp	x29, x30, [sp], #64
  40e4b8:	ret
  40e4bc:	cbz	x0, 40e4cc <ferror@plt+0xa45c>
  40e4c0:	ldr	x1, [x0, #32]
  40e4c4:	mov	w2, #0x0                   	// #0
  40e4c8:	b	40cd9c <ferror@plt+0x8d2c>
  40e4cc:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e4d0:	add	x1, x1, #0xe42
  40e4d4:	add	x1, x1, #0x264
  40e4d8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e4dc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e4e0:	add	x2, x2, #0x8a5
  40e4e4:	add	x0, x0, #0x41f
  40e4e8:	b	412328 <ferror@plt+0xe2b8>
  40e4ec:	stp	x29, x30, [sp, #-80]!
  40e4f0:	mov	x29, sp
  40e4f4:	stp	x19, x20, [sp, #16]
  40e4f8:	cbz	w1, 40e564 <ferror@plt+0xa4f4>
  40e4fc:	mov	x19, x0
  40e500:	mov	w20, w1
  40e504:	cbnz	x0, 40e510 <ferror@plt+0xa4a0>
  40e508:	bl	40d75c <ferror@plt+0x96ec>
  40e50c:	mov	x19, x0
  40e510:	mov	x0, x19
  40e514:	bl	427b3c <ferror@plt+0x23acc>
  40e518:	str	x19, [sp, #48]
  40e51c:	str	wzr, [sp, #56]
  40e520:	stp	xzr, xzr, [sp, #64]
  40e524:	add	x1, sp, #0x28
  40e528:	add	x0, sp, #0x30
  40e52c:	bl	40d0a8 <ferror@plt+0x9038>
  40e530:	cbz	w0, 40e54c <ferror@plt+0xa4dc>
  40e534:	ldr	x0, [sp, #40]
  40e538:	ldr	w1, [x0, #44]
  40e53c:	tbz	w1, #0, 40e524 <ferror@plt+0xa4b4>
  40e540:	ldr	w0, [x0, #48]
  40e544:	cmp	w0, w20
  40e548:	b.ne	40e524 <ferror@plt+0xa4b4>  // b.any
  40e54c:	add	x0, sp, #0x30
  40e550:	bl	40d2d8 <ferror@plt+0x9268>
  40e554:	mov	x0, x19
  40e558:	bl	427b64 <ferror@plt+0x23af4>
  40e55c:	ldr	x0, [sp, #40]
  40e560:	b	40e588 <ferror@plt+0xa518>
  40e564:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e568:	add	x1, x1, #0xe42
  40e56c:	add	x1, x1, #0x273
  40e570:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e574:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e578:	add	x2, x2, #0x9b1
  40e57c:	add	x0, x0, #0x41f
  40e580:	bl	412328 <ferror@plt+0xe2b8>
  40e584:	mov	x0, #0x0                   	// #0
  40e588:	ldp	x19, x20, [sp, #16]
  40e58c:	ldp	x29, x30, [sp], #80
  40e590:	ret
  40e594:	cbz	w0, 40e5c4 <ferror@plt+0xa554>
  40e598:	stp	x29, x30, [sp, #-32]!
  40e59c:	mov	x29, sp
  40e5a0:	str	x19, [sp, #16]
  40e5a4:	mov	x19, x1
  40e5a8:	mov	w1, w0
  40e5ac:	mov	x0, #0x0                   	// #0
  40e5b0:	bl	40e4ec <ferror@plt+0xa47c>
  40e5b4:	cbnz	x0, 40e5e4 <ferror@plt+0xa574>
  40e5b8:	ldr	x19, [sp, #16]
  40e5bc:	ldp	x29, x30, [sp], #32
  40e5c0:	ret
  40e5c4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e5c8:	add	x1, x1, #0xe42
  40e5cc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e5d0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e5d4:	add	x2, x2, #0x9bf
  40e5d8:	add	x1, x1, #0x294
  40e5dc:	add	x0, x0, #0x41f
  40e5e0:	b	412328 <ferror@plt+0xe2b8>
  40e5e4:	mov	x1, x19
  40e5e8:	ldr	x19, [sp, #16]
  40e5ec:	ldp	x29, x30, [sp], #32
  40e5f0:	b	40e240 <ferror@plt+0xa1d0>
  40e5f4:	stp	x29, x30, [sp, #-112]!
  40e5f8:	mov	x29, sp
  40e5fc:	stp	x19, x20, [sp, #16]
  40e600:	mov	x20, x1
  40e604:	str	x21, [sp, #32]
  40e608:	cbz	x1, 40e69c <ferror@plt+0xa62c>
  40e60c:	mov	x19, x0
  40e610:	mov	x21, x2
  40e614:	cbnz	x0, 40e620 <ferror@plt+0xa5b0>
  40e618:	bl	40d75c <ferror@plt+0x96ec>
  40e61c:	mov	x19, x0
  40e620:	mov	x0, x19
  40e624:	bl	427b3c <ferror@plt+0x23acc>
  40e628:	str	x19, [sp, #80]
  40e62c:	str	wzr, [sp, #88]
  40e630:	stp	xzr, xzr, [sp, #96]
  40e634:	add	x1, sp, #0x38
  40e638:	add	x0, sp, #0x50
  40e63c:	bl	40d0a8 <ferror@plt+0x9038>
  40e640:	cbz	w0, 40e684 <ferror@plt+0xa614>
  40e644:	ldr	x1, [sp, #56]
  40e648:	ldr	w0, [x1, #44]
  40e64c:	tbz	w0, #0, 40e634 <ferror@plt+0xa5c4>
  40e650:	ldr	x0, [x1, #16]
  40e654:	cmp	x0, x20
  40e658:	b.ne	40e634 <ferror@plt+0xa5c4>  // b.any
  40e65c:	ldr	x0, [x1, #8]
  40e660:	cbz	x0, 40e634 <ferror@plt+0xa5c4>
  40e664:	ldr	x4, [x0, #16]
  40e668:	add	x3, sp, #0x48
  40e66c:	ldr	x0, [x1]
  40e670:	add	x2, sp, #0x40
  40e674:	blr	x4
  40e678:	ldr	x0, [sp, #72]
  40e67c:	cmp	x0, x21
  40e680:	b.ne	40e634 <ferror@plt+0xa5c4>  // b.any
  40e684:	add	x0, sp, #0x50
  40e688:	bl	40d2d8 <ferror@plt+0x9268>
  40e68c:	mov	x0, x19
  40e690:	bl	427b64 <ferror@plt+0x23af4>
  40e694:	ldr	x20, [sp, #56]
  40e698:	b	40e6bc <ferror@plt+0xa64c>
  40e69c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e6a0:	add	x1, x1, #0xe42
  40e6a4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e6a8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e6ac:	add	x2, x2, #0x818
  40e6b0:	add	x1, x1, #0x2ac
  40e6b4:	add	x0, x0, #0x41f
  40e6b8:	bl	412328 <ferror@plt+0xe2b8>
  40e6bc:	mov	x0, x20
  40e6c0:	ldp	x19, x20, [sp, #16]
  40e6c4:	ldr	x21, [sp, #32]
  40e6c8:	ldp	x29, x30, [sp], #112
  40e6cc:	ret
  40e6d0:	stp	x29, x30, [sp, #-96]!
  40e6d4:	mov	x29, sp
  40e6d8:	stp	x19, x20, [sp, #16]
  40e6dc:	mov	x20, x1
  40e6e0:	cbnz	x0, 40e6e8 <ferror@plt+0xa678>
  40e6e4:	bl	40d75c <ferror@plt+0x96ec>
  40e6e8:	mov	x19, x0
  40e6ec:	bl	427b3c <ferror@plt+0x23acc>
  40e6f0:	str	x19, [sp, #64]
  40e6f4:	str	wzr, [sp, #72]
  40e6f8:	stp	xzr, xzr, [sp, #80]
  40e6fc:	add	x1, sp, #0x28
  40e700:	add	x0, sp, #0x40
  40e704:	bl	40d0a8 <ferror@plt+0x9038>
  40e708:	cbz	w0, 40e744 <ferror@plt+0xa6d4>
  40e70c:	ldr	x1, [sp, #40]
  40e710:	ldr	w0, [x1, #44]
  40e714:	tbz	w0, #0, 40e6fc <ferror@plt+0xa68c>
  40e718:	ldr	x0, [x1, #8]
  40e71c:	cbz	x0, 40e6fc <ferror@plt+0xa68c>
  40e720:	ldr	x4, [x0, #16]
  40e724:	add	x3, sp, #0x38
  40e728:	ldr	x0, [x1]
  40e72c:	str	xzr, [sp, #56]
  40e730:	add	x2, sp, #0x30
  40e734:	blr	x4
  40e738:	ldr	x0, [sp, #56]
  40e73c:	cmp	x0, x20
  40e740:	b.ne	40e6fc <ferror@plt+0xa68c>  // b.any
  40e744:	add	x0, sp, #0x40
  40e748:	bl	40d2d8 <ferror@plt+0x9268>
  40e74c:	mov	x0, x19
  40e750:	bl	427b64 <ferror@plt+0x23af4>
  40e754:	ldp	x19, x20, [sp, #16]
  40e758:	ldr	x0, [sp, #40]
  40e75c:	ldp	x29, x30, [sp], #96
  40e760:	ret
  40e764:	stp	x29, x30, [sp, #-32]!
  40e768:	mov	x29, sp
  40e76c:	str	x19, [sp, #16]
  40e770:	cbz	w0, 40e794 <ferror@plt+0xa724>
  40e774:	mov	w1, w0
  40e778:	mov	x0, #0x0                   	// #0
  40e77c:	bl	40e4ec <ferror@plt+0xa47c>
  40e780:	mov	x19, x0
  40e784:	cbnz	x0, 40e7c4 <ferror@plt+0xa754>
  40e788:	cmp	x19, #0x0
  40e78c:	cset	w0, ne  // ne = any
  40e790:	b	40e7b8 <ferror@plt+0xa748>
  40e794:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e798:	add	x1, x1, #0xe42
  40e79c:	add	x1, x1, #0x2da
  40e7a0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e7a4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e7a8:	add	x2, x2, #0x9bf
  40e7ac:	add	x0, x0, #0x41f
  40e7b0:	bl	412328 <ferror@plt+0xe2b8>
  40e7b4:	mov	w0, #0x0                   	// #0
  40e7b8:	ldr	x19, [sp, #16]
  40e7bc:	ldp	x29, x30, [sp], #32
  40e7c0:	ret
  40e7c4:	bl	40d938 <ferror@plt+0x98c8>
  40e7c8:	b	40e788 <ferror@plt+0xa718>
  40e7cc:	stp	x29, x30, [sp, #-16]!
  40e7d0:	mov	x1, x0
  40e7d4:	mov	x0, #0x0                   	// #0
  40e7d8:	mov	x29, sp
  40e7dc:	bl	40e6d0 <ferror@plt+0xa660>
  40e7e0:	cbz	x0, 40e7f4 <ferror@plt+0xa784>
  40e7e4:	bl	40d938 <ferror@plt+0x98c8>
  40e7e8:	mov	w0, #0x1                   	// #1
  40e7ec:	ldp	x29, x30, [sp], #16
  40e7f0:	ret
  40e7f4:	mov	w0, #0x0                   	// #0
  40e7f8:	b	40e7ec <ferror@plt+0xa77c>
  40e7fc:	stp	x29, x30, [sp, #-16]!
  40e800:	mov	x29, sp
  40e804:	cbz	x0, 40e824 <ferror@plt+0xa7b4>
  40e808:	mov	x2, x1
  40e80c:	mov	x1, x0
  40e810:	mov	x0, #0x0                   	// #0
  40e814:	bl	40e5f4 <ferror@plt+0xa584>
  40e818:	cbnz	x0, 40e84c <ferror@plt+0xa7dc>
  40e81c:	ldp	x29, x30, [sp], #16
  40e820:	ret
  40e824:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e828:	add	x1, x1, #0xe42
  40e82c:	add	x1, x1, #0x2ea
  40e830:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e834:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e838:	add	x2, x2, #0x818
  40e83c:	add	x0, x0, #0x41f
  40e840:	bl	412328 <ferror@plt+0xe2b8>
  40e844:	mov	w0, #0x0                   	// #0
  40e848:	b	40e81c <ferror@plt+0xa7ac>
  40e84c:	bl	40d938 <ferror@plt+0x98c8>
  40e850:	mov	w0, #0x1                   	// #1
  40e854:	b	40e81c <ferror@plt+0xa7ac>
  40e858:	stp	x29, x30, [sp, #-48]!
  40e85c:	mov	x29, sp
  40e860:	stp	x19, x20, [sp, #16]
  40e864:	stp	x21, x22, [sp, #32]
  40e868:	cbz	x0, 40e884 <ferror@plt+0xa814>
  40e86c:	mov	x20, x0
  40e870:	ldr	w0, [x0, #44]
  40e874:	tbnz	w0, #0, 40e8bc <ferror@plt+0xa84c>
  40e878:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e87c:	add	x2, x2, #0x879
  40e880:	b	40e88c <ferror@plt+0xa81c>
  40e884:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e888:	add	x2, x2, #0x8a5
  40e88c:	mov	x19, #0x0                   	// #0
  40e890:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e894:	add	x1, x1, #0xe42
  40e898:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e89c:	add	x1, x1, #0x30d
  40e8a0:	add	x0, x0, #0x41f
  40e8a4:	bl	412328 <ferror@plt+0xe2b8>
  40e8a8:	mov	x0, x19
  40e8ac:	ldp	x19, x20, [sp, #16]
  40e8b0:	ldp	x21, x22, [sp, #32]
  40e8b4:	ldp	x29, x30, [sp], #48
  40e8b8:	ret
  40e8bc:	mov	w21, w2
  40e8c0:	mov	w22, w1
  40e8c4:	mov	x0, #0x8                   	// #8
  40e8c8:	bl	410f8c <ferror@plt+0xcf1c>
  40e8cc:	strh	w21, [x0, #4]
  40e8d0:	mov	x19, x0
  40e8d4:	ldr	x21, [x20, #32]
  40e8d8:	str	w22, [x0]
  40e8dc:	strh	wzr, [x0, #6]
  40e8e0:	cbz	x21, 40e8ec <ferror@plt+0xa87c>
  40e8e4:	mov	x0, x21
  40e8e8:	bl	427b3c <ferror@plt+0x23acc>
  40e8ec:	ldr	x22, [x20, #88]
  40e8f0:	mov	x1, x19
  40e8f4:	ldr	x0, [x22, #24]
  40e8f8:	bl	419960 <ferror@plt+0x158f0>
  40e8fc:	str	x0, [x22, #24]
  40e900:	cbz	x21, 40e8a8 <ferror@plt+0xa838>
  40e904:	ldr	w0, [x20, #44]
  40e908:	tbnz	w0, #6, 40e91c <ferror@plt+0xa8ac>
  40e90c:	ldr	w1, [x20, #40]
  40e910:	mov	x2, x19
  40e914:	mov	x0, x21
  40e918:	bl	40c770 <ferror@plt+0x8700>
  40e91c:	mov	x0, x21
  40e920:	bl	427b64 <ferror@plt+0x23af4>
  40e924:	b	40e8a8 <ferror@plt+0xa838>
  40e928:	cbz	x0, 40e980 <ferror@plt+0xa910>
  40e92c:	stp	x29, x30, [sp, #-48]!
  40e930:	mov	x29, sp
  40e934:	stp	x19, x20, [sp, #16]
  40e938:	mov	x19, x0
  40e93c:	mov	x20, x1
  40e940:	ldr	x0, [x0, #88]
  40e944:	stp	x21, x22, [sp, #32]
  40e948:	ldr	x0, [x0, #24]
  40e94c:	bl	419c54 <ferror@plt+0x15be4>
  40e950:	cbnz	x0, 40e9a0 <ferror@plt+0xa930>
  40e954:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e958:	add	x1, x1, #0xe42
  40e95c:	add	x1, x1, #0x322
  40e960:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e964:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e968:	add	x2, x2, #0x9c7
  40e96c:	add	x0, x0, #0x41f
  40e970:	ldp	x19, x20, [sp, #16]
  40e974:	ldp	x21, x22, [sp, #32]
  40e978:	ldp	x29, x30, [sp], #48
  40e97c:	b	40e99c <ferror@plt+0xa92c>
  40e980:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40e984:	add	x1, x1, #0xe42
  40e988:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40e98c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40e990:	add	x2, x2, #0x8a5
  40e994:	add	x1, x1, #0x322
  40e998:	add	x0, x0, #0x41f
  40e99c:	b	412328 <ferror@plt+0xe2b8>
  40e9a0:	ldr	x21, [x19, #32]
  40e9a4:	cbz	x21, 40e9b0 <ferror@plt+0xa940>
  40e9a8:	mov	x0, x21
  40e9ac:	bl	427b3c <ferror@plt+0x23acc>
  40e9b0:	ldr	x22, [x19, #88]
  40e9b4:	mov	x1, x20
  40e9b8:	ldr	x0, [x22, #24]
  40e9bc:	bl	419a48 <ferror@plt+0x159d8>
  40e9c0:	str	x0, [x22, #24]
  40e9c4:	cbz	x21, 40e9e4 <ferror@plt+0xa974>
  40e9c8:	ldr	w0, [x19, #44]
  40e9cc:	tbnz	w0, #6, 40e9dc <ferror@plt+0xa96c>
  40e9d0:	mov	x1, x20
  40e9d4:	mov	x0, x21
  40e9d8:	bl	40c610 <ferror@plt+0x85a0>
  40e9dc:	mov	x0, x21
  40e9e0:	bl	427b64 <ferror@plt+0x23af4>
  40e9e4:	mov	x0, x20
  40e9e8:	ldp	x19, x20, [sp, #16]
  40e9ec:	ldp	x21, x22, [sp, #32]
  40e9f0:	ldp	x29, x30, [sp], #48
  40e9f4:	b	4110d0 <ferror@plt+0xd060>
  40e9f8:	stp	x29, x30, [sp, #-32]!
  40e9fc:	mov	x29, sp
  40ea00:	str	x19, [sp, #16]
  40ea04:	cbz	x0, 40ea28 <ferror@plt+0xa9b8>
  40ea08:	ldr	x0, [x0, #88]
  40ea0c:	mov	x19, x1
  40ea10:	ldr	x0, [x0, #24]
  40ea14:	bl	419c54 <ferror@plt+0x15be4>
  40ea18:	cbnz	x0, 40ea58 <ferror@plt+0xa9e8>
  40ea1c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ea20:	add	x2, x2, #0x9c7
  40ea24:	b	40ea30 <ferror@plt+0xa9c0>
  40ea28:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ea2c:	add	x2, x2, #0x8a5
  40ea30:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40ea34:	add	x1, x1, #0xe42
  40ea38:	add	x1, x1, #0x33a
  40ea3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ea40:	add	x0, x0, #0x41f
  40ea44:	bl	412328 <ferror@plt+0xe2b8>
  40ea48:	mov	w0, #0x0                   	// #0
  40ea4c:	ldr	x19, [sp, #16]
  40ea50:	ldp	x29, x30, [sp], #32
  40ea54:	ret
  40ea58:	ldrh	w0, [x19, #6]
  40ea5c:	b	40ea4c <ferror@plt+0xa9dc>
  40ea60:	stp	x29, x30, [sp, #-48]!
  40ea64:	mov	x29, sp
  40ea68:	str	x19, [sp, #16]
  40ea6c:	cbz	x0, 40ea9c <ferror@plt+0xaa2c>
  40ea70:	mov	x19, x0
  40ea74:	mov	x1, #0x0                   	// #0
  40ea78:	add	x0, sp, #0x20
  40ea7c:	bl	403970 <gettimeofday@plt>
  40ea80:	ldr	x0, [sp, #32]
  40ea84:	str	x0, [x19]
  40ea88:	ldr	x0, [sp, #40]
  40ea8c:	str	x0, [x19, #8]
  40ea90:	ldr	x19, [sp, #16]
  40ea94:	ldp	x29, x30, [sp], #48
  40ea98:	ret
  40ea9c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40eaa0:	add	x1, x1, #0xe42
  40eaa4:	add	x1, x1, #0x351
  40eaa8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40eaac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40eab0:	add	x2, x2, #0x9ed
  40eab4:	add	x0, x0, #0x41f
  40eab8:	bl	412328 <ferror@plt+0xe2b8>
  40eabc:	b	40ea90 <ferror@plt+0xaa20>
  40eac0:	stp	x29, x30, [sp, #-32]!
  40eac4:	mov	x29, sp
  40eac8:	add	x0, sp, #0x10
  40eacc:	bl	40ea60 <ferror@plt+0xa9f0>
  40ead0:	ldp	x2, x1, [sp, #16]
  40ead4:	mov	x0, #0x4240                	// #16960
  40ead8:	movk	x0, #0xf, lsl #16
  40eadc:	ldp	x29, x30, [sp], #32
  40eae0:	madd	x0, x2, x0, x1
  40eae4:	ret
  40eae8:	stp	x29, x30, [sp, #-32]!
  40eaec:	mov	w0, #0x1                   	// #1
  40eaf0:	mov	x29, sp
  40eaf4:	add	x1, sp, #0x10
  40eaf8:	bl	403700 <clock_gettime@plt>
  40eafc:	mov	x0, #0x5fff                	// #24575
  40eb00:	mov	x2, #0xbffe                	// #49150
  40eb04:	ldr	x1, [sp, #16]
  40eb08:	movk	x0, #0x758a, lsl #16
  40eb0c:	movk	x0, #0x20ce, lsl #32
  40eb10:	movk	x2, #0xeb14, lsl #16
  40eb14:	movk	x0, #0x461, lsl #48
  40eb18:	movk	x2, #0x419c, lsl #32
  40eb1c:	add	x0, x1, x0
  40eb20:	movk	x2, #0x8c2, lsl #48
  40eb24:	cmp	x0, x2
  40eb28:	b.hi	40eb4c <ferror@plt+0xaadc>  // b.pmore
  40eb2c:	ldr	x0, [sp, #24]
  40eb30:	mov	x2, #0x3e8                 	// #1000
  40eb34:	ldp	x29, x30, [sp], #32
  40eb38:	sdiv	x0, x0, x2
  40eb3c:	mov	x2, #0x4240                	// #16960
  40eb40:	movk	x2, #0xf, lsl #16
  40eb44:	madd	x0, x1, x2, x0
  40eb48:	ret
  40eb4c:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40eb50:	add	x3, x3, #0xe42
  40eb54:	adrp	x4, 434000 <ferror@plt+0x2ff90>
  40eb58:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40eb5c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40eb60:	add	x4, x4, #0x9fc
  40eb64:	add	x3, x3, #0x364
  40eb68:	add	x1, x1, #0x727
  40eb6c:	add	x0, x0, #0x41f
  40eb70:	mov	w2, #0xa0c                 	// #2572
  40eb74:	bl	420128 <ferror@plt+0x1c0b8>
  40eb78:	stp	x29, x30, [sp, #-16]!
  40eb7c:	mov	x29, sp
  40eb80:	bl	40cb3c <ferror@plt+0x8acc>
  40eb84:	ldr	w0, [x0]
  40eb88:	ldp	x29, x30, [sp], #16
  40eb8c:	ret
  40eb90:	stp	x29, x30, [sp, #-16]!
  40eb94:	mov	x29, sp
  40eb98:	bl	40cb3c <ferror@plt+0x8acc>
  40eb9c:	ldr	x0, [x0, #8]
  40eba0:	cbz	x0, 40eba8 <ferror@plt+0xab38>
  40eba4:	ldr	x0, [x0]
  40eba8:	ldp	x29, x30, [sp], #16
  40ebac:	ret
  40ebb0:	ldr	w0, [x0, #44]
  40ebb4:	mvn	w0, w0
  40ebb8:	and	w0, w0, #0x1
  40ebbc:	ret
  40ebc0:	stp	x29, x30, [sp, #-32]!
  40ebc4:	mov	x29, sp
  40ebc8:	stp	x19, x20, [sp, #16]
  40ebcc:	mov	x19, x0
  40ebd0:	bl	4210a4 <ferror@plt+0x1d034>
  40ebd4:	mov	x20, x0
  40ebd8:	cbnz	x19, 40ebe4 <ferror@plt+0xab74>
  40ebdc:	bl	40d75c <ferror@plt+0x96ec>
  40ebe0:	mov	x19, x0
  40ebe4:	mov	x0, x19
  40ebe8:	bl	427b3c <ferror@plt+0x23acc>
  40ebec:	ldr	x0, [x19, #24]
  40ebf0:	cbnz	x0, 40ec54 <ferror@plt+0xabe4>
  40ebf4:	ldr	w0, [x19, #32]
  40ebf8:	str	x20, [x19, #24]
  40ebfc:	cbnz	w0, 40ec28 <ferror@plt+0xabb8>
  40ec00:	ldr	w0, [x19, #32]
  40ec04:	mov	w20, #0x1                   	// #1
  40ec08:	add	w0, w0, #0x1
  40ec0c:	str	w0, [x19, #32]
  40ec10:	mov	x0, x19
  40ec14:	bl	427b64 <ferror@plt+0x23af4>
  40ec18:	mov	w0, w20
  40ec1c:	ldp	x19, x20, [sp, #16]
  40ec20:	ldp	x29, x30, [sp], #32
  40ec24:	ret
  40ec28:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40ec2c:	add	x3, x3, #0xe42
  40ec30:	adrp	x4, 434000 <ferror@plt+0x2ff90>
  40ec34:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40ec38:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ec3c:	add	x4, x4, #0xa66
  40ec40:	add	x3, x3, #0x379
  40ec44:	add	x1, x1, #0x727
  40ec48:	add	x0, x0, #0x41f
  40ec4c:	mov	w2, #0xc3c                 	// #3132
  40ec50:	bl	420128 <ferror@plt+0x1c0b8>
  40ec54:	cmp	x0, x20
  40ec58:	b.eq	40ec00 <ferror@plt+0xab90>  // b.none
  40ec5c:	mov	w20, #0x0                   	// #0
  40ec60:	b	40ec10 <ferror@plt+0xaba0>
  40ec64:	stp	x29, x30, [sp, #-48]!
  40ec68:	mov	x29, sp
  40ec6c:	stp	x19, x20, [sp, #16]
  40ec70:	mov	x20, x0
  40ec74:	str	x21, [sp, #32]
  40ec78:	bl	40ebc0 <ferror@plt+0xab50>
  40ec7c:	cbz	w0, 40ec94 <ferror@plt+0xac24>
  40ec80:	bl	40d75c <ferror@plt+0x96ec>
  40ec84:	cmp	x20, x0
  40ec88:	b.ne	40ecc0 <ferror@plt+0xac50>  // b.any
  40ec8c:	mov	x20, #0x0                   	// #0
  40ec90:	b	40eccc <ferror@plt+0xac5c>
  40ec94:	ldp	x19, x20, [sp, #16]
  40ec98:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40ec9c:	ldr	x21, [sp, #32]
  40eca0:	add	x1, x1, #0xe42
  40eca4:	ldp	x29, x30, [sp], #48
  40eca8:	add	x1, x1, #0x390
  40ecac:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ecb0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ecb4:	add	x2, x2, #0xa80
  40ecb8:	add	x0, x0, #0x41f
  40ecbc:	b	412328 <ferror@plt+0xe2b8>
  40ecc0:	cbz	x20, 40eccc <ferror@plt+0xac5c>
  40ecc4:	mov	x0, x20
  40ecc8:	bl	40d448 <ferror@plt+0x93d8>
  40eccc:	adrp	x21, 48d000 <ferror@plt+0x88f90>
  40ecd0:	add	x21, x21, #0x608
  40ecd4:	add	x21, x21, #0x20
  40ecd8:	mov	x0, x21
  40ecdc:	bl	427eac <ferror@plt+0x23e3c>
  40ece0:	mov	x19, x0
  40ece4:	cbnz	x0, 40ecfc <ferror@plt+0xac8c>
  40ece8:	bl	415ec8 <ferror@plt+0x11e58>
  40ecec:	mov	x19, x0
  40ecf0:	mov	x1, x0
  40ecf4:	mov	x0, x21
  40ecf8:	bl	427ec4 <ferror@plt+0x23e54>
  40ecfc:	mov	x1, x20
  40ed00:	mov	x0, x19
  40ed04:	ldp	x19, x20, [sp, #16]
  40ed08:	ldr	x21, [sp, #32]
  40ed0c:	ldp	x29, x30, [sp], #48
  40ed10:	b	416234 <ferror@plt+0x121c4>
  40ed14:	stp	x29, x30, [sp, #-48]!
  40ed18:	mov	x29, sp
  40ed1c:	stp	x19, x20, [sp, #16]
  40ed20:	str	x21, [sp, #32]
  40ed24:	cbnz	x0, 40ed2c <ferror@plt+0xacbc>
  40ed28:	bl	40d75c <ferror@plt+0x96ec>
  40ed2c:	mov	x19, x0
  40ed30:	bl	427b3c <ferror@plt+0x23acc>
  40ed34:	ldr	w0, [x19, #32]
  40ed38:	sub	w0, w0, #0x1
  40ed3c:	str	w0, [x19, #32]
  40ed40:	cbnz	w0, 40ed8c <ferror@plt+0xad1c>
  40ed44:	ldr	x1, [x19, #40]
  40ed48:	str	xzr, [x19, #24]
  40ed4c:	cbz	x1, 40ed8c <ferror@plt+0xad1c>
  40ed50:	ldr	x20, [x1]
  40ed54:	mov	x0, x1
  40ed58:	ldr	x21, [x20, #8]
  40ed5c:	bl	419b0c <ferror@plt+0x15a9c>
  40ed60:	str	x0, [x19, #40]
  40ed64:	cmp	x19, x21
  40ed68:	b.eq	40ed74 <ferror@plt+0xad04>  // b.none
  40ed6c:	ldr	x0, [x20, #8]
  40ed70:	bl	427b3c <ferror@plt+0x23acc>
  40ed74:	ldr	x0, [x20]
  40ed78:	bl	427ddc <ferror@plt+0x23d6c>
  40ed7c:	cmp	x19, x21
  40ed80:	b.eq	40ed8c <ferror@plt+0xad1c>  // b.none
  40ed84:	ldr	x0, [x20, #8]
  40ed88:	bl	427b64 <ferror@plt+0x23af4>
  40ed8c:	mov	x0, x19
  40ed90:	ldp	x19, x20, [sp, #16]
  40ed94:	ldr	x21, [sp, #32]
  40ed98:	ldp	x29, x30, [sp], #48
  40ed9c:	b	427b64 <ferror@plt+0x23af4>
  40eda0:	stp	x29, x30, [sp, #-32]!
  40eda4:	mov	x29, sp
  40eda8:	str	x19, [sp, #16]
  40edac:	mov	x19, x0
  40edb0:	bl	40ed14 <ferror@plt+0xaca4>
  40edb4:	cbz	x19, 40edc8 <ferror@plt+0xad58>
  40edb8:	mov	x0, x19
  40edbc:	ldr	x19, [sp, #16]
  40edc0:	ldp	x29, x30, [sp], #32
  40edc4:	b	40d4e0 <ferror@plt+0x9470>
  40edc8:	ldr	x19, [sp, #16]
  40edcc:	ldp	x29, x30, [sp], #32
  40edd0:	ret
  40edd4:	stp	x29, x30, [sp, #-48]!
  40edd8:	mov	x29, sp
  40eddc:	stp	x19, x20, [sp, #16]
  40ede0:	mov	x20, x0
  40ede4:	str	x21, [sp, #32]
  40ede8:	bl	40d75c <ferror@plt+0x96ec>
  40edec:	cmp	x20, x0
  40edf0:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  40edf4:	add	x0, x0, #0x608
  40edf8:	csel	x20, x20, xzr, ne  // ne = any
  40edfc:	add	x0, x0, #0x20
  40ee00:	bl	427eac <ferror@plt+0x23e3c>
  40ee04:	cbz	x0, 40ee44 <ferror@plt+0xadd4>
  40ee08:	mov	x21, x0
  40ee0c:	bl	416af4 <ferror@plt+0x12a84>
  40ee10:	mov	x19, x0
  40ee14:	cmp	x0, x20
  40ee18:	b.ne	40ee70 <ferror@plt+0xae00>  // b.any
  40ee1c:	mov	x0, x21
  40ee20:	bl	416480 <ferror@plt+0x12410>
  40ee24:	mov	x0, x19
  40ee28:	bl	40ed14 <ferror@plt+0xaca4>
  40ee2c:	cbz	x19, 40ee7c <ferror@plt+0xae0c>
  40ee30:	mov	x0, x19
  40ee34:	ldp	x19, x20, [sp, #16]
  40ee38:	ldr	x21, [sp, #32]
  40ee3c:	ldp	x29, x30, [sp], #48
  40ee40:	b	40d4e0 <ferror@plt+0x9470>
  40ee44:	adrp	x2, 436000 <ferror@plt+0x31f90>
  40ee48:	add	x2, x2, #0xd55
  40ee4c:	ldp	x19, x20, [sp, #16]
  40ee50:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40ee54:	ldr	x21, [sp, #32]
  40ee58:	add	x1, x1, #0xe42
  40ee5c:	ldp	x29, x30, [sp], #48
  40ee60:	add	x1, x1, #0x3b3
  40ee64:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ee68:	add	x0, x0, #0x41f
  40ee6c:	b	412328 <ferror@plt+0xe2b8>
  40ee70:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ee74:	add	x2, x2, #0xa91
  40ee78:	b	40ee4c <ferror@plt+0xaddc>
  40ee7c:	ldp	x19, x20, [sp, #16]
  40ee80:	ldr	x21, [sp, #32]
  40ee84:	ldp	x29, x30, [sp], #48
  40ee88:	ret
  40ee8c:	stp	x29, x30, [sp, #-64]!
  40ee90:	mov	x29, sp
  40ee94:	stp	x19, x20, [sp, #16]
  40ee98:	mov	x19, x0
  40ee9c:	mov	x20, x2
  40eea0:	stp	x21, x22, [sp, #32]
  40eea4:	mov	x22, x1
  40eea8:	bl	4210a4 <ferror@plt+0x1d034>
  40eeac:	mov	x21, x0
  40eeb0:	cbnz	x19, 40eebc <ferror@plt+0xae4c>
  40eeb4:	bl	40d75c <ferror@plt+0x96ec>
  40eeb8:	mov	x19, x0
  40eebc:	cmp	x19, x20
  40eec0:	b.eq	40eecc <ferror@plt+0xae5c>  // b.none
  40eec4:	mov	x0, x19
  40eec8:	bl	427b3c <ferror@plt+0x23acc>
  40eecc:	ldr	x0, [x19, #24]
  40eed0:	cbnz	x0, 40ef0c <ferror@plt+0xae9c>
  40eed4:	ldr	w0, [x19, #32]
  40eed8:	str	x21, [x19, #24]
  40eedc:	cbz	w0, 40ef7c <ferror@plt+0xaf0c>
  40eee0:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40eee4:	add	x3, x3, #0xe42
  40eee8:	adrp	x4, 434000 <ferror@plt+0x2ff90>
  40eeec:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40eef0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40eef4:	add	x4, x4, #0xa66
  40eef8:	add	x3, x3, #0x3d5
  40eefc:	add	x1, x1, #0x727
  40ef00:	add	x0, x0, #0x41f
  40ef04:	mov	w2, #0xca8                 	// #3240
  40ef08:	bl	420128 <ferror@plt+0x1c0b8>
  40ef0c:	cmp	x0, x21
  40ef10:	b.eq	40ef64 <ferror@plt+0xaef4>  // b.none
  40ef14:	ldr	x0, [x19, #40]
  40ef18:	add	x1, sp, #0x30
  40ef1c:	stp	x22, x20, [sp, #48]
  40ef20:	bl	419d50 <ferror@plt+0x15ce0>
  40ef24:	str	x0, [x19, #40]
  40ef28:	cmp	x19, x20
  40ef2c:	b.eq	40ef38 <ferror@plt+0xaec8>  // b.none
  40ef30:	mov	x0, x19
  40ef34:	bl	427b64 <ferror@plt+0x23af4>
  40ef38:	mov	x1, x20
  40ef3c:	mov	x0, x22
  40ef40:	bl	427d94 <ferror@plt+0x23d24>
  40ef44:	cmp	x19, x20
  40ef48:	b.eq	40ef54 <ferror@plt+0xaee4>  // b.none
  40ef4c:	mov	x0, x19
  40ef50:	bl	427b3c <ferror@plt+0x23acc>
  40ef54:	ldr	x0, [x19, #40]
  40ef58:	add	x1, sp, #0x30
  40ef5c:	bl	419a48 <ferror@plt+0x159d8>
  40ef60:	str	x0, [x19, #40]
  40ef64:	ldr	x0, [x19, #24]
  40ef68:	cbz	x0, 40eed4 <ferror@plt+0xae64>
  40ef6c:	cmp	x0, x21
  40ef70:	b.eq	40ef7c <ferror@plt+0xaf0c>  // b.none
  40ef74:	mov	w21, #0x0                   	// #0
  40ef78:	b	40ef8c <ferror@plt+0xaf1c>
  40ef7c:	ldr	w0, [x19, #32]
  40ef80:	mov	w21, #0x1                   	// #1
  40ef84:	add	w0, w0, #0x1
  40ef88:	str	w0, [x19, #32]
  40ef8c:	cmp	x19, x20
  40ef90:	b.eq	40ef9c <ferror@plt+0xaf2c>  // b.none
  40ef94:	mov	x0, x19
  40ef98:	bl	427b64 <ferror@plt+0x23af4>
  40ef9c:	mov	w0, w21
  40efa0:	ldp	x19, x20, [sp, #16]
  40efa4:	ldp	x21, x22, [sp, #32]
  40efa8:	ldp	x29, x30, [sp], #64
  40efac:	ret
  40efb0:	stp	x29, x30, [sp, #-128]!
  40efb4:	mov	x29, sp
  40efb8:	stp	x19, x20, [sp, #16]
  40efbc:	stp	x21, x22, [sp, #32]
  40efc0:	mov	x21, x1
  40efc4:	stp	x23, x24, [sp, #48]
  40efc8:	str	x25, [sp, #64]
  40efcc:	cbnz	x0, 40efd4 <ferror@plt+0xaf64>
  40efd0:	bl	40d75c <ferror@plt+0x96ec>
  40efd4:	mov	x19, x0
  40efd8:	bl	427b3c <ferror@plt+0x23acc>
  40efdc:	ldr	w20, [x19, #88]
  40efe0:	str	wzr, [x19, #176]
  40efe4:	cbz	w20, 40f0c4 <ferror@plt+0xb054>
  40efe8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40efec:	add	x2, x2, #0xab6
  40eff0:	mov	w1, #0x10                  	// #16
  40eff4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40eff8:	add	x0, x0, #0x41f
  40effc:	bl	4122b4 <ferror@plt+0xe244>
  40f000:	mov	x0, x19
  40f004:	bl	427b64 <ferror@plt+0x23af4>
  40f008:	mov	w0, #0x0                   	// #0
  40f00c:	ldp	x19, x20, [sp, #16]
  40f010:	ldp	x21, x22, [sp, #32]
  40f014:	ldp	x23, x24, [sp, #48]
  40f018:	ldr	x25, [sp, #64]
  40f01c:	ldp	x29, x30, [sp], #128
  40f020:	ret
  40f024:	ldr	x0, [x0]
  40f028:	ldr	x0, [x0, x22, lsl #3]
  40f02c:	cbz	x0, 40f044 <ferror@plt+0xafd4>
  40f030:	ldr	w1, [x0, #24]
  40f034:	cmp	w1, #0x1
  40f038:	b.ls	40f0b4 <ferror@plt+0xb044>  // b.plast
  40f03c:	sub	w1, w1, #0x1
  40f040:	str	w1, [x0, #24]
  40f044:	add	x22, x22, #0x1
  40f048:	ldr	x0, [x19, #56]
  40f04c:	ldr	w1, [x0, #8]
  40f050:	cmp	w1, w22
  40f054:	b.hi	40f024 <ferror@plt+0xafb4>  // b.pmore
  40f058:	mov	w1, #0x0                   	// #0
  40f05c:	bl	42b070 <ferror@plt+0x27000>
  40f060:	mov	w22, #0xffffffff            	// #-1
  40f064:	mov	w0, #0x1                   	// #1
  40f068:	mov	w23, #0x7fffffff            	// #2147483647
  40f06c:	mov	w24, #0x41                  	// #65
  40f070:	str	w22, [x19, #64]
  40f074:	str	x19, [sp, #96]
  40f078:	str	w0, [sp, #104]
  40f07c:	stp	xzr, xzr, [sp, #112]
  40f080:	add	x1, sp, #0x58
  40f084:	add	x0, sp, #0x60
  40f088:	bl	40d0a8 <ferror@plt+0x9038>
  40f08c:	cbnz	w0, 40f0cc <ferror@plt+0xb05c>
  40f090:	add	x0, sp, #0x60
  40f094:	bl	40d2d8 <ferror@plt+0x9268>
  40f098:	mov	x0, x19
  40f09c:	bl	427b64 <ferror@plt+0x23af4>
  40f0a0:	cbz	x21, 40f0a8 <ferror@plt+0xb038>
  40f0a4:	str	w23, [x21]
  40f0a8:	cmp	w20, #0x0
  40f0ac:	cset	w0, gt
  40f0b0:	b	40f00c <ferror@plt+0xaf9c>
  40f0b4:	mov	x1, x19
  40f0b8:	mov	w2, #0x1                   	// #1
  40f0bc:	bl	40cd9c <ferror@plt+0x8d2c>
  40f0c0:	b	40f044 <ferror@plt+0xafd4>
  40f0c4:	mov	x22, #0x0                   	// #0
  40f0c8:	b	40f048 <ferror@plt+0xafd8>
  40f0cc:	ldr	x0, [sp, #88]
  40f0d0:	str	w22, [sp, #84]
  40f0d4:	ldr	w1, [x0, #44]
  40f0d8:	and	w2, w1, w24
  40f0dc:	cmp	w2, #0x1
  40f0e0:	b.ne	40f080 <ferror@plt+0xb010>  // b.any
  40f0e4:	cbz	w20, 40f0f4 <ferror@plt+0xb084>
  40f0e8:	ldr	w2, [x0, #40]
  40f0ec:	cmp	w2, w23
  40f0f0:	b.gt	40f090 <ferror@plt+0xb020>
  40f0f4:	tbnz	w1, #4, 40f118 <ferror@plt+0xb0a8>
  40f0f8:	ldr	x0, [x0, #16]
  40f0fc:	ldr	x25, [x0]
  40f100:	cbnz	x25, 40f148 <ferror@plt+0xb0d8>
  40f104:	ldr	x0, [sp, #88]
  40f108:	ldr	x0, [x0, #88]
  40f10c:	ldr	x0, [x0, #16]
  40f110:	cmn	x0, #0x1
  40f114:	b.ne	40f1a4 <ferror@plt+0xb134>  // b.any
  40f118:	ldr	x0, [sp, #88]
  40f11c:	ldr	w1, [x0, #44]
  40f120:	tbz	w1, #4, 40f130 <ferror@plt+0xb0c0>
  40f124:	add	w20, w20, #0x1
  40f128:	ldr	w23, [x0, #40]
  40f12c:	str	wzr, [x19, #64]
  40f130:	ldr	w0, [sp, #84]
  40f134:	tbnz	w0, #31, 40f080 <ferror@plt+0xb010>
  40f138:	ldr	w1, [x19, #64]
  40f13c:	tbz	w1, #31, 40f204 <ferror@plt+0xb194>
  40f140:	str	w0, [x19, #64]
  40f144:	b	40f080 <ferror@plt+0xb010>
  40f148:	ldr	w0, [x19, #88]
  40f14c:	add	w0, w0, #0x1
  40f150:	str	w0, [x19, #88]
  40f154:	mov	x0, x19
  40f158:	bl	427b64 <ferror@plt+0x23af4>
  40f15c:	ldr	x0, [sp, #88]
  40f160:	add	x1, sp, #0x54
  40f164:	blr	x25
  40f168:	mov	w25, w0
  40f16c:	mov	x0, x19
  40f170:	bl	427b3c <ferror@plt+0x23acc>
  40f174:	ldr	w0, [x19, #88]
  40f178:	sub	w0, w0, #0x1
  40f17c:	str	w0, [x19, #88]
  40f180:	cbz	w25, 40f104 <ferror@plt+0xb094>
  40f184:	ldr	x0, [sp, #88]
  40f188:	cbz	x0, 40f118 <ferror@plt+0xb0a8>
  40f18c:	ldr	w1, [x0, #44]
  40f190:	orr	w1, w1, #0x10
  40f194:	str	w1, [x0, #44]
  40f198:	ldr	x0, [x0, #88]
  40f19c:	ldr	x0, [x0, #8]
  40f1a0:	b	40f188 <ferror@plt+0xb118>
  40f1a4:	ldr	w0, [x19, #176]
  40f1a8:	cbnz	w0, 40f1bc <ferror@plt+0xb14c>
  40f1ac:	bl	40eae8 <ferror@plt+0xaa78>
  40f1b0:	str	x0, [x19, #168]
  40f1b4:	mov	w0, #0x1                   	// #1
  40f1b8:	str	w0, [x19, #176]
  40f1bc:	ldr	x0, [sp, #88]
  40f1c0:	ldr	x1, [x19, #168]
  40f1c4:	ldr	x0, [x0, #88]
  40f1c8:	ldr	x0, [x0, #16]
  40f1cc:	cmp	x0, x1
  40f1d0:	b.gt	40f1dc <ferror@plt+0xb16c>
  40f1d4:	str	wzr, [sp, #84]
  40f1d8:	b	40f184 <ferror@plt+0xb114>
  40f1dc:	sub	x0, x0, x1
  40f1e0:	mov	x1, #0x3e8                 	// #1000
  40f1e4:	add	x0, x0, #0x3e7
  40f1e8:	udiv	x0, x0, x1
  40f1ec:	ldr	w1, [sp, #84]
  40f1f0:	tbnz	w1, #31, 40f1fc <ferror@plt+0xb18c>
  40f1f4:	cmp	w1, w0
  40f1f8:	b.le	40f118 <ferror@plt+0xb0a8>
  40f1fc:	str	w0, [sp, #84]
  40f200:	b	40f118 <ferror@plt+0xb0a8>
  40f204:	cmp	w0, w1
  40f208:	csel	w0, w0, w1, le
  40f20c:	b	40f140 <ferror@plt+0xb0d0>
  40f210:	stp	x29, x30, [sp, #-64]!
  40f214:	mov	x29, sp
  40f218:	stp	x19, x20, [sp, #16]
  40f21c:	mov	x20, x0
  40f220:	mov	x19, x3
  40f224:	stp	x21, x22, [sp, #32]
  40f228:	mov	w22, w1
  40f22c:	mov	x21, x2
  40f230:	str	x23, [sp, #48]
  40f234:	mov	w23, w4
  40f238:	bl	427b3c <ferror@plt+0x23acc>
  40f23c:	ldr	x0, [x20, #96]
  40f240:	mov	x3, x19
  40f244:	mov	w19, #0x0                   	// #0
  40f248:	cbnz	x0, 40f274 <ferror@plt+0xb204>
  40f24c:	str	wzr, [x20, #152]
  40f250:	cbnz	x21, 40f2b4 <ferror@plt+0xb244>
  40f254:	mov	x0, x20
  40f258:	bl	427b64 <ferror@plt+0x23af4>
  40f25c:	mov	w0, w19
  40f260:	ldp	x19, x20, [sp, #16]
  40f264:	ldp	x21, x22, [sp, #32]
  40f268:	ldr	x23, [sp, #48]
  40f26c:	ldp	x29, x30, [sp], #64
  40f270:	ret
  40f274:	ldr	w1, [x0, #24]
  40f278:	cmp	w1, w22
  40f27c:	b.gt	40f24c <ferror@plt+0xb1dc>
  40f280:	cmp	w19, w23
  40f284:	b.ge	40f2a4 <ferror@plt+0xb234>  // b.tcont
  40f288:	ldr	x1, [x0]
  40f28c:	ldr	w2, [x1]
  40f290:	ldrh	w1, [x1, #4]
  40f294:	str	w2, [x3]
  40f298:	and	w1, w1, #0xffffffc7
  40f29c:	strh	w1, [x3, #4]
  40f2a0:	strh	wzr, [x3, #6]
  40f2a4:	add	w19, w19, #0x1
  40f2a8:	add	x3, x3, #0x8
  40f2ac:	ldr	x0, [x0, #16]
  40f2b0:	b	40f248 <ferror@plt+0xb1d8>
  40f2b4:	ldr	w0, [x20, #64]
  40f2b8:	str	w0, [x21]
  40f2bc:	cbz	w0, 40f254 <ferror@plt+0xb1e4>
  40f2c0:	str	wzr, [x20, #176]
  40f2c4:	b	40f254 <ferror@plt+0xb1e4>
  40f2c8:	stp	x29, x30, [sp, #-112]!
  40f2cc:	mov	x29, sp
  40f2d0:	stp	x19, x20, [sp, #16]
  40f2d4:	mov	x19, x0
  40f2d8:	stp	x21, x22, [sp, #32]
  40f2dc:	mov	x21, x2
  40f2e0:	stp	x23, x24, [sp, #48]
  40f2e4:	mov	w23, w1
  40f2e8:	mov	w24, w3
  40f2ec:	bl	427b3c <ferror@plt+0x23acc>
  40f2f0:	ldr	w22, [x19, #88]
  40f2f4:	cbz	w22, 40f334 <ferror@plt+0xb2c4>
  40f2f8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40f2fc:	add	x2, x2, #0xb16
  40f300:	mov	w1, #0x10                  	// #16
  40f304:	mov	w22, #0x0                   	// #0
  40f308:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40f30c:	add	x0, x0, #0x41f
  40f310:	bl	4122b4 <ferror@plt+0xe244>
  40f314:	mov	x0, x19
  40f318:	bl	427b64 <ferror@plt+0x23af4>
  40f31c:	mov	w0, w22
  40f320:	ldp	x19, x20, [sp, #16]
  40f324:	ldp	x21, x22, [sp, #32]
  40f328:	ldp	x23, x24, [sp, #48]
  40f32c:	ldp	x29, x30, [sp], #112
  40f330:	ret
  40f334:	ldrh	w0, [x19, #150]
  40f338:	cbz	w0, 40f344 <ferror@plt+0xb2d4>
  40f33c:	ldr	x0, [x19, #136]
  40f340:	bl	426dac <ferror@plt+0x22d3c>
  40f344:	ldr	w20, [x19, #152]
  40f348:	cbz	w20, 40f358 <ferror@plt+0xb2e8>
  40f34c:	mov	x0, x19
  40f350:	bl	427b64 <ferror@plt+0x23af4>
  40f354:	b	40f31c <ferror@plt+0xb2ac>
  40f358:	ldr	x1, [x19, #96]
  40f35c:	add	x21, x21, #0x6
  40f360:	mov	x0, #0x0                   	// #0
  40f364:	cmp	w24, w0
  40f368:	b.gt	40f3ac <ferror@plt+0xb33c>
  40f36c:	mov	w21, #0x1                   	// #1
  40f370:	mov	w22, #0x41                  	// #65
  40f374:	str	x19, [sp, #80]
  40f378:	str	w21, [sp, #88]
  40f37c:	stp	xzr, xzr, [sp, #96]
  40f380:	add	x1, sp, #0x48
  40f384:	add	x0, sp, #0x50
  40f388:	bl	40d0a8 <ferror@plt+0x9038>
  40f38c:	cbnz	w0, 40f3d0 <ferror@plt+0xb360>
  40f390:	add	x0, sp, #0x50
  40f394:	bl	40d2d8 <ferror@plt+0x9268>
  40f398:	mov	x0, x19
  40f39c:	bl	427b64 <ferror@plt+0x23af4>
  40f3a0:	cmp	w20, #0x0
  40f3a4:	cset	w22, gt
  40f3a8:	b	40f31c <ferror@plt+0xb2ac>
  40f3ac:	ldr	x2, [x1]
  40f3b0:	ldrh	w3, [x2, #4]
  40f3b4:	cbz	w3, 40f3c4 <ferror@plt+0xb354>
  40f3b8:	lsl	x3, x0, #3
  40f3bc:	ldrh	w3, [x21, x3]
  40f3c0:	strh	w3, [x2, #6]
  40f3c4:	add	x0, x0, #0x1
  40f3c8:	ldr	x1, [x1, #16]
  40f3cc:	b	40f364 <ferror@plt+0xb2f4>
  40f3d0:	ldr	x0, [sp, #72]
  40f3d4:	ldr	w1, [x0, #44]
  40f3d8:	and	w2, w1, w22
  40f3dc:	cmp	w2, #0x1
  40f3e0:	b.ne	40f380 <ferror@plt+0xb310>  // b.any
  40f3e4:	cbz	w20, 40f3f4 <ferror@plt+0xb384>
  40f3e8:	ldr	w2, [x0, #40]
  40f3ec:	cmp	w2, w23
  40f3f0:	b.gt	40f390 <ferror@plt+0xb320>
  40f3f4:	tbz	w1, #4, 40f428 <ferror@plt+0xb3b8>
  40f3f8:	ldr	x1, [sp, #72]
  40f3fc:	ldr	w0, [x1, #44]
  40f400:	tbz	w0, #4, 40f380 <ferror@plt+0xb310>
  40f404:	ldr	w0, [x1, #24]
  40f408:	add	w20, w20, #0x1
  40f40c:	add	w0, w0, #0x1
  40f410:	str	w0, [x1, #24]
  40f414:	ldr	x0, [x19, #56]
  40f418:	bl	42b1e0 <ferror@plt+0x27170>
  40f41c:	ldr	x0, [sp, #72]
  40f420:	ldr	w23, [x0, #40]
  40f424:	b	40f380 <ferror@plt+0xb310>
  40f428:	ldr	x0, [x0, #16]
  40f42c:	ldr	x24, [x0, #8]
  40f430:	cbnz	x24, 40f480 <ferror@plt+0xb410>
  40f434:	ldr	x0, [sp, #72]
  40f438:	ldr	x1, [x0, #88]
  40f43c:	ldr	x0, [x1, #24]
  40f440:	cbnz	x0, 40f4d8 <ferror@plt+0xb468>
  40f444:	ldr	x0, [x1, #16]
  40f448:	cmn	x0, #0x1
  40f44c:	b.eq	40f3f8 <ferror@plt+0xb388>  // b.none
  40f450:	ldr	w0, [x19, #176]
  40f454:	cbnz	w0, 40f464 <ferror@plt+0xb3f4>
  40f458:	bl	40eae8 <ferror@plt+0xaa78>
  40f45c:	str	x0, [x19, #168]
  40f460:	str	w21, [x19, #176]
  40f464:	ldr	x0, [sp, #72]
  40f468:	ldr	x0, [x0, #88]
  40f46c:	ldr	x1, [x0, #16]
  40f470:	ldr	x0, [x19, #168]
  40f474:	cmp	x1, x0
  40f478:	b.gt	40f3f8 <ferror@plt+0xb388>
  40f47c:	b	40f4b8 <ferror@plt+0xb448>
  40f480:	ldr	w0, [x19, #88]
  40f484:	add	w0, w0, #0x1
  40f488:	str	w0, [x19, #88]
  40f48c:	mov	x0, x19
  40f490:	bl	427b64 <ferror@plt+0x23af4>
  40f494:	ldr	x0, [sp, #72]
  40f498:	blr	x24
  40f49c:	mov	w24, w0
  40f4a0:	mov	x0, x19
  40f4a4:	bl	427b3c <ferror@plt+0x23acc>
  40f4a8:	ldr	w0, [x19, #88]
  40f4ac:	sub	w0, w0, #0x1
  40f4b0:	str	w0, [x19, #88]
  40f4b4:	cbz	w24, 40f434 <ferror@plt+0xb3c4>
  40f4b8:	ldr	x0, [sp, #72]
  40f4bc:	cbz	x0, 40f3f8 <ferror@plt+0xb388>
  40f4c0:	ldr	w1, [x0, #44]
  40f4c4:	orr	w1, w1, #0x10
  40f4c8:	str	w1, [x0, #44]
  40f4cc:	ldr	x0, [x0, #88]
  40f4d0:	ldr	x0, [x0, #8]
  40f4d4:	b	40f4bc <ferror@plt+0xb44c>
  40f4d8:	ldr	x2, [x0]
  40f4dc:	ldrh	w2, [x2, #6]
  40f4e0:	cbnz	w2, 40f4b8 <ferror@plt+0xb448>
  40f4e4:	ldr	x0, [x0, #8]
  40f4e8:	b	40f440 <ferror@plt+0xb3d0>
  40f4ec:	stp	x29, x30, [sp, #-128]!
  40f4f0:	mov	x29, sp
  40f4f4:	stp	x19, x20, [sp, #16]
  40f4f8:	mov	x20, x0
  40f4fc:	stp	x21, x22, [sp, #32]
  40f500:	stp	x23, x24, [sp, #48]
  40f504:	stp	x25, x26, [sp, #64]
  40f508:	stp	x27, x28, [sp, #80]
  40f50c:	bl	427b3c <ferror@plt+0x23acc>
  40f510:	ldr	x0, [x20, #56]
  40f514:	ldr	w0, [x0, #8]
  40f518:	cbz	w0, 40f548 <ferror@plt+0xb4d8>
  40f51c:	bl	40cb3c <ferror@plt+0x8acc>
  40f520:	add	x25, sp, #0x70
  40f524:	mov	x21, x0
  40f528:	mov	w23, #0x0                   	// #0
  40f52c:	mov	w26, #0x41                  	// #65
  40f530:	ldr	x0, [x20, #56]
  40f534:	ldr	w1, [x0, #8]
  40f538:	cmp	w23, w1
  40f53c:	b.cc	40f56c <ferror@plt+0xb4fc>  // b.lo, b.ul, b.last
  40f540:	mov	w1, #0x0                   	// #0
  40f544:	bl	42b070 <ferror@plt+0x27000>
  40f548:	mov	x0, x20
  40f54c:	bl	427b64 <ferror@plt+0x23af4>
  40f550:	ldp	x19, x20, [sp, #16]
  40f554:	ldp	x21, x22, [sp, #32]
  40f558:	ldp	x23, x24, [sp, #48]
  40f55c:	ldp	x25, x26, [sp, #64]
  40f560:	ldp	x27, x28, [sp, #80]
  40f564:	ldp	x29, x30, [sp], #128
  40f568:	ret
  40f56c:	ldr	x2, [x0]
  40f570:	ubfiz	x1, x23, #3, #32
  40f574:	ldr	x19, [x2, x1]
  40f578:	str	xzr, [x2, x1]
  40f57c:	cbz	x19, 40f5ac <ferror@plt+0xb53c>
  40f580:	ldr	w0, [x19, #44]
  40f584:	and	w1, w0, #0xffffffef
  40f588:	str	w1, [x19, #44]
  40f58c:	tbnz	w0, #0, 40f5d8 <ferror@plt+0xb568>
  40f590:	ldr	w0, [x19, #24]
  40f594:	cmp	w0, #0x1
  40f598:	b.ls	40f728 <ferror@plt+0xb6b8>  // b.plast
  40f59c:	sub	w0, w0, #0x1
  40f5a0:	str	w0, [x19, #24]
  40f5a4:	add	w23, w23, #0x1
  40f5a8:	b	40f530 <ferror@plt+0xb4c0>
  40f5ac:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40f5b0:	add	x3, x3, #0xe42
  40f5b4:	adrp	x4, 434000 <ferror@plt+0x2ff90>
  40f5b8:	add	x3, x3, #0x3e9
  40f5bc:	add	x4, x4, #0x8d9
  40f5c0:	mov	w2, #0xbc9                 	// #3017
  40f5c4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40f5c8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40f5cc:	add	x1, x1, #0x727
  40f5d0:	add	x0, x0, #0x41f
  40f5d4:	bl	420128 <ferror@plt+0x1c0b8>
  40f5d8:	ldp	x24, x22, [x19]
  40f5dc:	stp	xzr, xzr, [sp, #96]
  40f5e0:	ldr	x0, [x19, #16]
  40f5e4:	ldr	x28, [x0, #16]
  40f5e8:	cbz	x22, 40f5f8 <ferror@plt+0xb588>
  40f5ec:	ldr	x1, [x22]
  40f5f0:	mov	x0, x24
  40f5f4:	blr	x1
  40f5f8:	ldr	w0, [x19, #44]
  40f5fc:	tbnz	w0, #5, 40f608 <ferror@plt+0xb598>
  40f600:	mov	x0, x19
  40f604:	bl	40c698 <ferror@plt+0x8628>
  40f608:	ldr	w0, [x19, #44]
  40f60c:	and	w27, w0, #0x2
  40f610:	orr	w0, w0, #0x2
  40f614:	str	w0, [x19, #44]
  40f618:	cbz	x22, 40f634 <ferror@plt+0xb5c4>
  40f61c:	ldr	x4, [x22, #16]
  40f620:	add	x3, sp, #0x60
  40f624:	add	x2, sp, #0x68
  40f628:	mov	x1, x19
  40f62c:	mov	x0, x24
  40f630:	blr	x4
  40f634:	mov	x0, x20
  40f638:	bl	427b64 <ferror@plt+0x23af4>
  40f63c:	ldr	w0, [x21]
  40f640:	ldp	x2, x1, [sp, #96]
  40f644:	add	w0, w0, #0x1
  40f648:	str	w0, [x21]
  40f64c:	ldr	x0, [x21, #8]
  40f650:	stp	x19, x0, [sp, #112]
  40f654:	mov	x0, x19
  40f658:	str	x25, [x21, #8]
  40f65c:	blr	x28
  40f660:	mov	w28, w0
  40f664:	ldr	x0, [x21, #8]
  40f668:	cmp	x0, x25
  40f66c:	b.eq	40f68c <ferror@plt+0xb61c>  // b.none
  40f670:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40f674:	add	x3, x3, #0xe42
  40f678:	adrp	x4, 434000 <ferror@plt+0x2ff90>
  40f67c:	add	x3, x3, #0x3e9
  40f680:	add	x4, x4, #0xb74
  40f684:	mov	w2, #0xbfd                 	// #3069
  40f688:	b	40f5c4 <ferror@plt+0xb554>
  40f68c:	ldr	x0, [sp, #120]
  40f690:	str	x0, [x21, #8]
  40f694:	ldr	w0, [x21]
  40f698:	sub	w0, w0, #0x1
  40f69c:	str	w0, [x21]
  40f6a0:	cbz	x22, 40f6b0 <ferror@plt+0xb640>
  40f6a4:	ldr	x1, [x22, #8]
  40f6a8:	mov	x0, x24
  40f6ac:	blr	x1
  40f6b0:	mov	x0, x20
  40f6b4:	bl	427b3c <ferror@plt+0x23acc>
  40f6b8:	cbnz	w27, 40f6c8 <ferror@plt+0xb658>
  40f6bc:	ldr	w0, [x19, #44]
  40f6c0:	and	w0, w0, #0xfffffffd
  40f6c4:	str	w0, [x19, #44]
  40f6c8:	ldr	w0, [x19, #44]
  40f6cc:	and	w0, w0, w26
  40f6d0:	cmp	w0, #0x41
  40f6d4:	b.ne	40f6e0 <ferror@plt+0xb670>  // b.any
  40f6d8:	mov	x0, x19
  40f6dc:	bl	40c80c <ferror@plt+0x879c>
  40f6e0:	cbnz	w28, 40f590 <ferror@plt+0xb520>
  40f6e4:	ldr	w0, [x19, #44]
  40f6e8:	tbz	w0, #0, 40f590 <ferror@plt+0xb520>
  40f6ec:	ldr	x0, [x19, #32]
  40f6f0:	cmp	x20, x0
  40f6f4:	b.eq	40f714 <ferror@plt+0xb6a4>  // b.none
  40f6f8:	adrp	x3, 434000 <ferror@plt+0x2ff90>
  40f6fc:	add	x3, x3, #0xe42
  40f700:	adrp	x4, 434000 <ferror@plt+0x2ff90>
  40f704:	add	x3, x3, #0x3e9
  40f708:	add	x4, x4, #0xba9
  40f70c:	mov	w2, #0xc11                 	// #3089
  40f710:	b	40f5c4 <ferror@plt+0xb554>
  40f714:	mov	x1, x20
  40f718:	mov	x0, x19
  40f71c:	mov	w2, #0x1                   	// #1
  40f720:	bl	40cf90 <ferror@plt+0x8f20>
  40f724:	b	40f590 <ferror@plt+0xb520>
  40f728:	mov	x1, x20
  40f72c:	mov	x0, x19
  40f730:	mov	w2, #0x1                   	// #1
  40f734:	bl	40cd9c <ferror@plt+0x8d2c>
  40f738:	b	40f5a4 <ferror@plt+0xb534>
  40f73c:	stp	x29, x30, [sp, #-80]!
  40f740:	mov	x29, sp
  40f744:	stp	x19, x20, [sp, #16]
  40f748:	mov	x19, x0
  40f74c:	stp	x21, x22, [sp, #32]
  40f750:	mov	w22, w1
  40f754:	stp	x23, x24, [sp, #48]
  40f758:	mov	w23, w2
  40f75c:	bl	427b64 <ferror@plt+0x23af4>
  40f760:	mov	x0, x19
  40f764:	bl	40ebc0 <ferror@plt+0xab50>
  40f768:	cbnz	w0, 40f7a8 <ferror@plt+0xb738>
  40f76c:	mov	w20, w0
  40f770:	mov	x0, x19
  40f774:	bl	427b3c <ferror@plt+0x23acc>
  40f778:	cbz	w22, 40f790 <ferror@plt+0xb720>
  40f77c:	mov	x2, x19
  40f780:	add	x1, x19, #0x8
  40f784:	mov	x0, x19
  40f788:	bl	40ee8c <ferror@plt+0xae1c>
  40f78c:	cbnz	w0, 40f7b0 <ferror@plt+0xb740>
  40f790:	mov	w0, w20
  40f794:	ldp	x19, x20, [sp, #16]
  40f798:	ldp	x21, x22, [sp, #32]
  40f79c:	ldp	x23, x24, [sp, #48]
  40f7a0:	ldp	x29, x30, [sp], #80
  40f7a4:	ret
  40f7a8:	mov	x0, x19
  40f7ac:	bl	427b3c <ferror@plt+0x23acc>
  40f7b0:	ldr	x0, [x19, #120]
  40f7b4:	cbnz	x0, 40f7d0 <ferror@plt+0xb760>
  40f7b8:	ldr	w0, [x19, #112]
  40f7bc:	mov	x1, #0x8                   	// #8
  40f7c0:	str	w0, [x19, #128]
  40f7c4:	mov	w0, w0
  40f7c8:	bl	4111c4 <ferror@plt+0xd154>
  40f7cc:	str	x0, [x19, #120]
  40f7d0:	mov	x0, x19
  40f7d4:	ldr	w24, [x19, #128]
  40f7d8:	ldr	x21, [x19, #120]
  40f7dc:	bl	427b64 <ferror@plt+0x23af4>
  40f7e0:	add	x1, sp, #0x48
  40f7e4:	mov	x0, x19
  40f7e8:	bl	40efb0 <ferror@plt+0xaf40>
  40f7ec:	ldr	w1, [sp, #72]
  40f7f0:	mov	w4, w24
  40f7f4:	mov	x3, x21
  40f7f8:	add	x2, sp, #0x4c
  40f7fc:	mov	x0, x19
  40f800:	bl	40f210 <ferror@plt+0xb1a0>
  40f804:	mov	w20, w0
  40f808:	cmp	w0, w24
  40f80c:	b.gt	40f8b4 <ferror@plt+0xb844>
  40f810:	cbnz	w22, 40f818 <ferror@plt+0xb7a8>
  40f814:	str	wzr, [sp, #76]
  40f818:	ldr	w22, [sp, #76]
  40f81c:	orr	w0, w20, w22
  40f820:	cbz	w0, 40f87c <ferror@plt+0xb80c>
  40f824:	mov	x0, x19
  40f828:	bl	427b3c <ferror@plt+0x23acc>
  40f82c:	ldr	x24, [x19, #160]
  40f830:	mov	x0, x19
  40f834:	bl	427b64 <ferror@plt+0x23af4>
  40f838:	mov	w2, w22
  40f83c:	mov	w1, w20
  40f840:	mov	x0, x21
  40f844:	blr	x24
  40f848:	tbz	w0, #31, 40f87c <ferror@plt+0xb80c>
  40f84c:	bl	403f60 <__errno_location@plt>
  40f850:	ldr	w0, [x0]
  40f854:	cmp	w0, #0x4
  40f858:	b.eq	40f87c <ferror@plt+0xb80c>  // b.none
  40f85c:	bl	41a5ec <ferror@plt+0x1657c>
  40f860:	mov	x3, x0
  40f864:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40f868:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40f86c:	add	x2, x2, #0xbc4
  40f870:	add	x0, x0, #0x41f
  40f874:	mov	w1, #0x10                  	// #16
  40f878:	bl	4122b4 <ferror@plt+0xe244>
  40f87c:	ldr	w1, [sp, #72]
  40f880:	mov	w3, w20
  40f884:	mov	x2, x21
  40f888:	mov	x0, x19
  40f88c:	bl	40f2c8 <ferror@plt+0xb258>
  40f890:	mov	w20, w0
  40f894:	cbz	w23, 40f8a0 <ferror@plt+0xb830>
  40f898:	mov	x0, x19
  40f89c:	bl	40f4ec <ferror@plt+0xb47c>
  40f8a0:	mov	x0, x19
  40f8a4:	bl	40ed14 <ferror@plt+0xaca4>
  40f8a8:	mov	x0, x19
  40f8ac:	bl	427b3c <ferror@plt+0x23acc>
  40f8b0:	b	40f790 <ferror@plt+0xb720>
  40f8b4:	mov	x0, x19
  40f8b8:	bl	427b3c <ferror@plt+0x23acc>
  40f8bc:	mov	x0, x21
  40f8c0:	bl	4110d0 <ferror@plt+0xd060>
  40f8c4:	str	w20, [x19, #128]
  40f8c8:	sxtw	x0, w20
  40f8cc:	mov	x1, #0x8                   	// #8
  40f8d0:	mov	w24, w20
  40f8d4:	bl	4111c4 <ferror@plt+0xd154>
  40f8d8:	mov	x21, x0
  40f8dc:	str	x21, [x19, #120]
  40f8e0:	mov	x0, x19
  40f8e4:	bl	427b64 <ferror@plt+0x23af4>
  40f8e8:	b	40f7ec <ferror@plt+0xb77c>
  40f8ec:	stp	x29, x30, [sp, #-32]!
  40f8f0:	mov	x29, sp
  40f8f4:	stp	x19, x20, [sp, #16]
  40f8f8:	cbnz	x0, 40f900 <ferror@plt+0xb890>
  40f8fc:	bl	40d75c <ferror@plt+0x96ec>
  40f900:	mov	x19, x0
  40f904:	bl	427b3c <ferror@plt+0x23acc>
  40f908:	bl	4210a4 <ferror@plt+0x1d034>
  40f90c:	mov	w2, #0x0                   	// #0
  40f910:	mov	w1, #0x0                   	// #0
  40f914:	mov	x0, x19
  40f918:	bl	40f73c <ferror@plt+0xb6cc>
  40f91c:	mov	w20, w0
  40f920:	mov	x0, x19
  40f924:	bl	427b64 <ferror@plt+0x23af4>
  40f928:	mov	w0, w20
  40f92c:	ldp	x19, x20, [sp, #16]
  40f930:	ldp	x29, x30, [sp], #32
  40f934:	ret
  40f938:	stp	x29, x30, [sp, #-32]!
  40f93c:	mov	x29, sp
  40f940:	stp	x19, x20, [sp, #16]
  40f944:	mov	w20, w1
  40f948:	cbnz	x0, 40f950 <ferror@plt+0xb8e0>
  40f94c:	bl	40d75c <ferror@plt+0x96ec>
  40f950:	mov	x19, x0
  40f954:	bl	427b3c <ferror@plt+0x23acc>
  40f958:	bl	4210a4 <ferror@plt+0x1d034>
  40f95c:	mov	w1, w20
  40f960:	mov	w2, #0x1                   	// #1
  40f964:	mov	x0, x19
  40f968:	bl	40f73c <ferror@plt+0xb6cc>
  40f96c:	mov	w20, w0
  40f970:	mov	x0, x19
  40f974:	bl	427b64 <ferror@plt+0x23af4>
  40f978:	mov	w0, w20
  40f97c:	ldp	x19, x20, [sp, #16]
  40f980:	ldp	x29, x30, [sp], #32
  40f984:	ret
  40f988:	stp	x29, x30, [sp, #-80]!
  40f98c:	mov	x29, sp
  40f990:	stp	x19, x20, [sp, #16]
  40f994:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  40f998:	add	x19, x19, #0xa40
  40f99c:	stp	x23, x24, [sp, #48]
  40f9a0:	adrp	x23, 434000 <ferror@plt+0x2ff90>
  40f9a4:	add	x23, x23, #0xbdf
  40f9a8:	stp	x21, x22, [sp, #32]
  40f9ac:	str	x25, [sp, #64]
  40f9b0:	ldr	x0, [x19, #264]
  40f9b4:	mov	w1, #0x1                   	// #1
  40f9b8:	bl	40f938 <ferror@plt+0xb8c8>
  40f9bc:	ldr	w0, [x19, #260]
  40f9c0:	cbz	w0, 40f9b0 <ferror@plt+0xb940>
  40f9c4:	add	x0, x19, #0x218
  40f9c8:	str	wzr, [x19, #260]
  40f9cc:	bl	427b3c <ferror@plt+0x23acc>
  40f9d0:	ldr	w0, [x19, #68]
  40f9d4:	cbnz	w0, 40fa00 <ferror@plt+0xb990>
  40f9d8:	ldr	x20, [x19, #544]
  40f9dc:	mov	w21, #0x1                   	// #1
  40f9e0:	cbnz	x20, 40fa9c <ferror@plt+0xba2c>
  40f9e4:	mov	x2, #0x104                 	// #260
  40f9e8:	mov	w1, #0x0                   	// #0
  40f9ec:	mov	x0, x19
  40f9f0:	bl	403940 <memset@plt>
  40f9f4:	add	x0, x19, #0x218
  40f9f8:	bl	427b64 <ferror@plt+0x23af4>
  40f9fc:	b	40f9b0 <ferror@plt+0xb940>
  40fa00:	ldr	x21, [x19, #552]
  40fa04:	adrp	x24, 438000 <ferror@plt+0x33f90>
  40fa08:	add	x24, x24, #0x41f
  40fa0c:	cbz	x21, 40f9d8 <ferror@plt+0xb968>
  40fa10:	ldr	x20, [x21]
  40fa14:	ldr	w0, [x20, #104]
  40fa18:	cbnz	w0, 40fa48 <ferror@plt+0xb9d8>
  40fa1c:	add	x25, x20, #0x64
  40fa20:	ldr	w0, [x20, #96]
  40fa24:	mov	x1, x25
  40fa28:	mov	w2, #0x1                   	// #1
  40fa2c:	bl	403fe0 <waitpid@plt>
  40fa30:	cmp	w0, #0x0
  40fa34:	b.le	40fa50 <ferror@plt+0xb9e0>
  40fa38:	mov	w0, #0x1                   	// #1
  40fa3c:	str	w0, [x20, #104]
  40fa40:	add	x0, x20, #0x20
  40fa44:	bl	40cafc <ferror@plt+0x8a8c>
  40fa48:	ldr	x21, [x21, #8]
  40fa4c:	b	40fa0c <ferror@plt+0xb99c>
  40fa50:	cmn	w0, #0x1
  40fa54:	b.ne	40fa48 <ferror@plt+0xb9d8>  // b.any
  40fa58:	bl	403f60 <__errno_location@plt>
  40fa5c:	mov	x22, x0
  40fa60:	ldr	w0, [x0]
  40fa64:	cmp	w0, #0xa
  40fa68:	b.ne	40fa8c <ferror@plt+0xba1c>  // b.any
  40fa6c:	mov	x0, x24
  40fa70:	mov	x2, x23
  40fa74:	mov	w1, #0x10                  	// #16
  40fa78:	bl	4122b4 <ferror@plt+0xe244>
  40fa7c:	mov	x0, #0x100000000           	// #4294967296
  40fa80:	stur	x0, [x20, #100]
  40fa84:	add	x0, x20, #0x20
  40fa88:	bl	40cafc <ferror@plt+0x8a8c>
  40fa8c:	ldr	w0, [x22]
  40fa90:	cmp	w0, #0x4
  40fa94:	b.eq	40fa20 <ferror@plt+0xb9b0>  // b.none
  40fa98:	b	40fa48 <ferror@plt+0xb9d8>
  40fa9c:	ldr	x0, [x20]
  40faa0:	ldr	w1, [x0, #100]
  40faa4:	cbnz	w1, 40fac0 <ferror@plt+0xba50>
  40faa8:	ldrsw	x1, [x0, #96]
  40faac:	ldr	w1, [x19, x1, lsl #2]
  40fab0:	cbz	w1, 40fac0 <ferror@plt+0xba50>
  40fab4:	str	w21, [x0, #100]
  40fab8:	add	x0, x0, #0x20
  40fabc:	bl	40cafc <ferror@plt+0x8a8c>
  40fac0:	ldr	x20, [x20, #8]
  40fac4:	b	40f9e0 <ferror@plt+0xb970>
  40fac8:	stp	x29, x30, [sp, #-32]!
  40facc:	mov	x29, sp
  40fad0:	stp	x19, x20, [sp, #16]
  40fad4:	mov	w20, w1
  40fad8:	cbnz	x0, 40fae0 <ferror@plt+0xba70>
  40fadc:	bl	40d75c <ferror@plt+0x96ec>
  40fae0:	mov	x19, x0
  40fae4:	bl	40d448 <ferror@plt+0x93d8>
  40fae8:	mov	x0, #0x10                  	// #16
  40faec:	bl	410fec <ferror@plt+0xcf7c>
  40faf0:	cmp	w20, #0x0
  40faf4:	str	x19, [x0]
  40faf8:	cset	w1, ne  // ne = any
  40fafc:	str	w1, [x0, #8]
  40fb00:	mov	w1, #0x1                   	// #1
  40fb04:	ldp	x19, x20, [sp, #16]
  40fb08:	str	w1, [x0, #12]
  40fb0c:	ldp	x29, x30, [sp], #32
  40fb10:	ret
  40fb14:	stp	x29, x30, [sp, #-32]!
  40fb18:	mov	x29, sp
  40fb1c:	str	x19, [sp, #16]
  40fb20:	mov	x19, x0
  40fb24:	cbz	x0, 40fb60 <ferror@plt+0xbaf0>
  40fb28:	dmb	ish
  40fb2c:	ldr	w0, [x0, #12]
  40fb30:	cmp	w0, #0x0
  40fb34:	b.gt	40fb90 <ferror@plt+0xbb20>
  40fb38:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40fb3c:	add	x1, x1, #0xe42
  40fb40:	add	x1, x1, #0x3f9
  40fb44:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fb48:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fb4c:	add	x2, x2, #0xd3f
  40fb50:	add	x0, x0, #0x41f
  40fb54:	mov	x19, #0x0                   	// #0
  40fb58:	bl	412328 <ferror@plt+0xe2b8>
  40fb5c:	b	40fb80 <ferror@plt+0xbb10>
  40fb60:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40fb64:	add	x1, x1, #0xe42
  40fb68:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fb6c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fb70:	add	x2, x2, #0xd32
  40fb74:	add	x1, x1, #0x3f9
  40fb78:	add	x0, x0, #0x41f
  40fb7c:	bl	412328 <ferror@plt+0xe2b8>
  40fb80:	mov	x0, x19
  40fb84:	ldr	x19, [sp, #16]
  40fb88:	ldp	x29, x30, [sp], #32
  40fb8c:	ret
  40fb90:	add	x0, x19, #0xc
  40fb94:	ldxr	w1, [x0]
  40fb98:	add	w1, w1, #0x1
  40fb9c:	stlxr	w2, w1, [x0]
  40fba0:	cbnz	w2, 40fb94 <ferror@plt+0xbb24>
  40fba4:	dmb	ish
  40fba8:	b	40fb80 <ferror@plt+0xbb10>
  40fbac:	cbz	x0, 40fbf8 <ferror@plt+0xbb88>
  40fbb0:	stp	x29, x30, [sp, #-32]!
  40fbb4:	mov	x29, sp
  40fbb8:	str	x19, [sp, #16]
  40fbbc:	mov	x19, x0
  40fbc0:	dmb	ish
  40fbc4:	ldr	w0, [x0, #12]
  40fbc8:	cmp	w0, #0x0
  40fbcc:	b.gt	40fc18 <ferror@plt+0xbba8>
  40fbd0:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40fbd4:	add	x1, x1, #0xe42
  40fbd8:	add	x1, x1, #0x409
  40fbdc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fbe0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fbe4:	add	x2, x2, #0xd3f
  40fbe8:	add	x0, x0, #0x41f
  40fbec:	ldr	x19, [sp, #16]
  40fbf0:	ldp	x29, x30, [sp], #32
  40fbf4:	b	40fc14 <ferror@plt+0xbba4>
  40fbf8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40fbfc:	add	x1, x1, #0xe42
  40fc00:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fc04:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fc08:	add	x2, x2, #0xd32
  40fc0c:	add	x1, x1, #0x409
  40fc10:	add	x0, x0, #0x41f
  40fc14:	b	412328 <ferror@plt+0xe2b8>
  40fc18:	add	x0, x19, #0xc
  40fc1c:	ldxr	w1, [x0]
  40fc20:	sub	w2, w1, #0x1
  40fc24:	stlxr	w3, w2, [x0]
  40fc28:	cbnz	w3, 40fc1c <ferror@plt+0xbbac>
  40fc2c:	dmb	ish
  40fc30:	cmp	w1, #0x1
  40fc34:	b.ne	40fc50 <ferror@plt+0xbbe0>  // b.any
  40fc38:	ldr	x0, [x19]
  40fc3c:	bl	40d4e0 <ferror@plt+0x9470>
  40fc40:	mov	x0, x19
  40fc44:	ldr	x19, [sp, #16]
  40fc48:	ldp	x29, x30, [sp], #32
  40fc4c:	b	4110d0 <ferror@plt+0xd060>
  40fc50:	ldr	x19, [sp, #16]
  40fc54:	ldp	x29, x30, [sp], #32
  40fc58:	ret
  40fc5c:	stp	x29, x30, [sp, #-48]!
  40fc60:	mov	x29, sp
  40fc64:	stp	x19, x20, [sp, #16]
  40fc68:	mov	x19, x0
  40fc6c:	str	x21, [sp, #32]
  40fc70:	bl	4210a4 <ferror@plt+0x1d034>
  40fc74:	cbz	x19, 40fc94 <ferror@plt+0xbc24>
  40fc78:	dmb	ish
  40fc7c:	ldr	w0, [x19, #12]
  40fc80:	cmp	w0, #0x0
  40fc84:	b.gt	40fcc0 <ferror@plt+0xbc50>
  40fc88:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fc8c:	add	x2, x2, #0xd3f
  40fc90:	b	40fc9c <ferror@plt+0xbc2c>
  40fc94:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fc98:	add	x2, x2, #0xd32
  40fc9c:	ldp	x19, x20, [sp, #16]
  40fca0:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40fca4:	ldr	x21, [sp, #32]
  40fca8:	add	x1, x1, #0xe42
  40fcac:	ldp	x29, x30, [sp], #48
  40fcb0:	add	x1, x1, #0x41b
  40fcb4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fcb8:	add	x0, x0, #0x41f
  40fcbc:	b	412328 <ferror@plt+0xe2b8>
  40fcc0:	ldr	x0, [x19]
  40fcc4:	bl	40ebc0 <ferror@plt+0xab50>
  40fcc8:	mov	w20, w0
  40fccc:	cbnz	w0, 40fd54 <ferror@plt+0xbce4>
  40fcd0:	mov	x21, x19
  40fcd4:	ldr	x0, [x21], #12
  40fcd8:	bl	427b3c <ferror@plt+0x23acc>
  40fcdc:	ldxr	w0, [x21]
  40fce0:	add	w0, w0, #0x1
  40fce4:	stlxr	w1, w0, [x21]
  40fce8:	cbnz	w1, 40fcdc <ferror@plt+0xbc6c>
  40fcec:	dmb	ish
  40fcf0:	ldr	w0, [x19, #8]
  40fcf4:	cbnz	w0, 40fd00 <ferror@plt+0xbc90>
  40fcf8:	mov	w0, #0x1                   	// #1
  40fcfc:	str	w0, [x19, #8]
  40fd00:	ldr	w1, [x19, #8]
  40fd04:	ldr	x0, [x19]
  40fd08:	cbz	w1, 40fdbc <ferror@plt+0xbd4c>
  40fd0c:	cbz	w20, 40fd40 <ferror@plt+0xbcd0>
  40fd10:	ldr	x0, [x19]
  40fd14:	ldr	w0, [x0, #88]
  40fd18:	cbz	w0, 40fd60 <ferror@plt+0xbcf0>
  40fd1c:	ldp	x19, x20, [sp, #16]
  40fd20:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fd24:	ldr	x21, [sp, #32]
  40fd28:	add	x2, x2, #0xd67
  40fd2c:	ldp	x29, x30, [sp], #48
  40fd30:	mov	w1, #0x10                  	// #16
  40fd34:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fd38:	add	x0, x0, #0x41f
  40fd3c:	b	4122b4 <ferror@plt+0xe244>
  40fd40:	mov	x2, x0
  40fd44:	add	x1, x0, #0x8
  40fd48:	bl	40ee8c <ferror@plt+0xae1c>
  40fd4c:	mov	w20, w0
  40fd50:	b	40fd00 <ferror@plt+0xbc90>
  40fd54:	ldr	x0, [x19]
  40fd58:	bl	427b3c <ferror@plt+0x23acc>
  40fd5c:	b	40fd10 <ferror@plt+0xbca0>
  40fd60:	add	x0, x19, #0xc
  40fd64:	ldxr	w1, [x0]
  40fd68:	add	w1, w1, #0x1
  40fd6c:	stlxr	w2, w1, [x0]
  40fd70:	cbnz	w2, 40fd64 <ferror@plt+0xbcf4>
  40fd74:	dmb	ish
  40fd78:	mov	w0, #0x1                   	// #1
  40fd7c:	str	w0, [x19, #8]
  40fd80:	ldr	x0, [x19]
  40fd84:	mov	w2, #0x1                   	// #1
  40fd88:	mov	w1, w2
  40fd8c:	bl	40f73c <ferror@plt+0xb6cc>
  40fd90:	ldr	w0, [x19, #8]
  40fd94:	cbnz	w0, 40fd80 <ferror@plt+0xbd10>
  40fd98:	ldr	x0, [x19]
  40fd9c:	bl	427b64 <ferror@plt+0x23af4>
  40fda0:	ldr	x0, [x19]
  40fda4:	bl	40ed14 <ferror@plt+0xaca4>
  40fda8:	mov	x0, x19
  40fdac:	ldp	x19, x20, [sp, #16]
  40fdb0:	ldr	x21, [sp, #32]
  40fdb4:	ldp	x29, x30, [sp], #48
  40fdb8:	b	40fbac <ferror@plt+0xbb3c>
  40fdbc:	bl	427b64 <ferror@plt+0x23af4>
  40fdc0:	cbz	w20, 40fda8 <ferror@plt+0xbd38>
  40fdc4:	b	40fda0 <ferror@plt+0xbd30>
  40fdc8:	cbz	x0, 40fe14 <ferror@plt+0xbda4>
  40fdcc:	stp	x29, x30, [sp, #-32]!
  40fdd0:	mov	x29, sp
  40fdd4:	str	x19, [sp, #16]
  40fdd8:	mov	x19, x0
  40fddc:	dmb	ish
  40fde0:	ldr	w0, [x0, #12]
  40fde4:	cmp	w0, #0x0
  40fde8:	b.gt	40fe34 <ferror@plt+0xbdc4>
  40fdec:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40fdf0:	add	x1, x1, #0xe42
  40fdf4:	add	x1, x1, #0x42b
  40fdf8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fdfc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fe00:	add	x2, x2, #0xd3f
  40fe04:	add	x0, x0, #0x41f
  40fe08:	ldr	x19, [sp, #16]
  40fe0c:	ldp	x29, x30, [sp], #32
  40fe10:	b	40fe30 <ferror@plt+0xbdc0>
  40fe14:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40fe18:	add	x1, x1, #0xe42
  40fe1c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fe20:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fe24:	add	x2, x2, #0xd32
  40fe28:	add	x1, x1, #0x42b
  40fe2c:	add	x0, x0, #0x41f
  40fe30:	b	412328 <ferror@plt+0xe2b8>
  40fe34:	ldr	x0, [x19]
  40fe38:	bl	427b3c <ferror@plt+0x23acc>
  40fe3c:	ldr	x0, [x19]
  40fe40:	ldr	x0, [x0, #136]
  40fe44:	str	wzr, [x19, #8]
  40fe48:	bl	426de0 <ferror@plt+0x22d70>
  40fe4c:	ldr	x0, [x19]
  40fe50:	add	x0, x0, #0x8
  40fe54:	bl	427e04 <ferror@plt+0x23d94>
  40fe58:	ldr	x0, [x19]
  40fe5c:	ldr	x19, [sp, #16]
  40fe60:	ldp	x29, x30, [sp], #32
  40fe64:	b	427b64 <ferror@plt+0x23af4>
  40fe68:	stp	x29, x30, [sp, #-16]!
  40fe6c:	mov	x29, sp
  40fe70:	cbz	x0, 40fe90 <ferror@plt+0xbe20>
  40fe74:	dmb	ish
  40fe78:	ldr	w1, [x0, #12]
  40fe7c:	cmp	w1, #0x0
  40fe80:	b.gt	40febc <ferror@plt+0xbe4c>
  40fe84:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fe88:	add	x2, x2, #0xd3f
  40fe8c:	b	40fe98 <ferror@plt+0xbe28>
  40fe90:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fe94:	add	x2, x2, #0xd32
  40fe98:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40fe9c:	add	x1, x1, #0xe42
  40fea0:	add	x1, x1, #0x43c
  40fea4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fea8:	add	x0, x0, #0x41f
  40feac:	bl	412328 <ferror@plt+0xe2b8>
  40feb0:	mov	w0, #0x0                   	// #0
  40feb4:	ldp	x29, x30, [sp], #16
  40feb8:	ret
  40febc:	ldr	w0, [x0, #8]
  40fec0:	b	40feb4 <ferror@plt+0xbe44>
  40fec4:	stp	x29, x30, [sp, #-32]!
  40fec8:	mov	x29, sp
  40fecc:	str	x19, [sp, #16]
  40fed0:	mov	x19, x0
  40fed4:	cbz	x0, 40ff10 <ferror@plt+0xbea0>
  40fed8:	dmb	ish
  40fedc:	ldr	w0, [x0, #12]
  40fee0:	cmp	w0, #0x0
  40fee4:	b.gt	40ff40 <ferror@plt+0xbed0>
  40fee8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40feec:	add	x1, x1, #0xe42
  40fef0:	add	x1, x1, #0x453
  40fef4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40fef8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40fefc:	add	x2, x2, #0xd3f
  40ff00:	add	x0, x0, #0x41f
  40ff04:	mov	x19, #0x0                   	// #0
  40ff08:	bl	412328 <ferror@plt+0xe2b8>
  40ff0c:	b	40ff30 <ferror@plt+0xbec0>
  40ff10:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40ff14:	add	x1, x1, #0xe42
  40ff18:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ff1c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ff20:	add	x2, x2, #0xd32
  40ff24:	add	x1, x1, #0x453
  40ff28:	add	x0, x0, #0x41f
  40ff2c:	bl	412328 <ferror@plt+0xe2b8>
  40ff30:	mov	x0, x19
  40ff34:	ldr	x19, [sp, #16]
  40ff38:	ldp	x29, x30, [sp], #32
  40ff3c:	ret
  40ff40:	ldr	x19, [x19]
  40ff44:	b	40ff30 <ferror@plt+0xbec0>
  40ff48:	stp	x29, x30, [sp, #-48]!
  40ff4c:	mov	x29, sp
  40ff50:	stp	x19, x20, [sp, #16]
  40ff54:	mov	x20, x1
  40ff58:	str	x21, [sp, #32]
  40ff5c:	mov	w21, w2
  40ff60:	cbnz	x0, 40ff68 <ferror@plt+0xbef8>
  40ff64:	bl	40d75c <ferror@plt+0x96ec>
  40ff68:	mov	x19, x0
  40ff6c:	dmb	ish
  40ff70:	ldr	w0, [x0, #48]
  40ff74:	cmp	w0, #0x0
  40ff78:	b.le	40ff8c <ferror@plt+0xbf1c>
  40ff7c:	cbnz	x20, 40ffb8 <ferror@plt+0xbf48>
  40ff80:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  40ff84:	add	x2, x2, #0xaa1
  40ff88:	b	40ff94 <ferror@plt+0xbf24>
  40ff8c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  40ff90:	add	x2, x2, #0x7e6
  40ff94:	ldp	x19, x20, [sp, #16]
  40ff98:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  40ff9c:	ldr	x21, [sp, #32]
  40ffa0:	add	x1, x1, #0xe42
  40ffa4:	ldp	x29, x30, [sp], #48
  40ffa8:	add	x1, x1, #0x46b
  40ffac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  40ffb0:	add	x0, x0, #0x41f
  40ffb4:	b	412328 <ferror@plt+0xe2b8>
  40ffb8:	mov	x0, x19
  40ffbc:	bl	427b3c <ferror@plt+0x23acc>
  40ffc0:	mov	x2, x20
  40ffc4:	mov	w1, w21
  40ffc8:	mov	x0, x19
  40ffcc:	bl	40c770 <ferror@plt+0x8700>
  40ffd0:	mov	x0, x19
  40ffd4:	ldp	x19, x20, [sp, #16]
  40ffd8:	ldr	x21, [sp, #32]
  40ffdc:	ldp	x29, x30, [sp], #48
  40ffe0:	b	427b64 <ferror@plt+0x23af4>
  40ffe4:	stp	x29, x30, [sp, #-32]!
  40ffe8:	mov	x29, sp
  40ffec:	stp	x19, x20, [sp, #16]
  40fff0:	mov	x20, x1
  40fff4:	cbnz	x0, 40fffc <ferror@plt+0xbf8c>
  40fff8:	bl	40d75c <ferror@plt+0x96ec>
  40fffc:	mov	x19, x0
  410000:	dmb	ish
  410004:	ldr	w0, [x0, #48]
  410008:	cmp	w0, #0x0
  41000c:	b.le	410020 <ferror@plt+0xbfb0>
  410010:	cbnz	x20, 410048 <ferror@plt+0xbfd8>
  410014:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  410018:	add	x2, x2, #0xaa1
  41001c:	b	410028 <ferror@plt+0xbfb8>
  410020:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  410024:	add	x2, x2, #0x7e6
  410028:	ldp	x19, x20, [sp, #16]
  41002c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  410030:	ldp	x29, x30, [sp], #32
  410034:	add	x1, x1, #0xe42
  410038:	add	x1, x1, #0x483
  41003c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410040:	add	x0, x0, #0x41f
  410044:	b	412328 <ferror@plt+0xe2b8>
  410048:	mov	x0, x19
  41004c:	bl	427b3c <ferror@plt+0x23acc>
  410050:	mov	x1, x20
  410054:	mov	x0, x19
  410058:	bl	40c610 <ferror@plt+0x85a0>
  41005c:	mov	x0, x19
  410060:	ldp	x19, x20, [sp, #16]
  410064:	ldp	x29, x30, [sp], #32
  410068:	b	427b64 <ferror@plt+0x23af4>
  41006c:	mov	x0, x1
  410070:	b	40ea60 <ferror@plt+0xa9f0>
  410074:	stp	x29, x30, [sp, #-32]!
  410078:	mov	x29, sp
  41007c:	stp	x19, x20, [sp, #16]
  410080:	ldr	x19, [x0, #32]
  410084:	cbz	x19, 4100b8 <ferror@plt+0xc048>
  410088:	mov	x0, x19
  41008c:	bl	427b3c <ferror@plt+0x23acc>
  410090:	ldr	w0, [x19, #176]
  410094:	cbnz	w0, 4100a8 <ferror@plt+0xc038>
  410098:	bl	40eae8 <ferror@plt+0xaa78>
  41009c:	str	x0, [x19, #168]
  4100a0:	mov	w0, #0x1                   	// #1
  4100a4:	str	w0, [x19, #176]
  4100a8:	mov	x0, x19
  4100ac:	ldr	x20, [x19, #168]
  4100b0:	bl	427b64 <ferror@plt+0x23af4>
  4100b4:	b	4100dc <ferror@plt+0xc06c>
  4100b8:	mov	x20, #0x0                   	// #0
  4100bc:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  4100c0:	add	x1, x1, #0xe42
  4100c4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4100c8:	add	x1, x1, #0x49e
  4100cc:	add	x2, x2, #0x846
  4100d0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4100d4:	add	x0, x0, #0x41f
  4100d8:	bl	412328 <ferror@plt+0xe2b8>
  4100dc:	mov	x0, x20
  4100e0:	ldp	x19, x20, [sp, #16]
  4100e4:	ldp	x29, x30, [sp], #32
  4100e8:	ret
  4100ec:	stp	x29, x30, [sp, #-32]!
  4100f0:	mov	x29, sp
  4100f4:	stp	x19, x20, [sp, #16]
  4100f8:	cbnz	x1, 410128 <ferror@plt+0xc0b8>
  4100fc:	mov	w19, #0x0                   	// #0
  410100:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  410104:	mov	w1, #0x10                  	// #16
  410108:	add	x2, x2, #0xdd9
  41010c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410110:	add	x0, x0, #0x41f
  410114:	bl	4122b4 <ferror@plt+0xe244>
  410118:	mov	w0, w19
  41011c:	ldp	x19, x20, [sp, #16]
  410120:	ldp	x29, x30, [sp], #32
  410124:	ret
  410128:	mov	x20, x0
  41012c:	mov	x0, x2
  410130:	blr	x1
  410134:	mov	w19, w0
  410138:	cbz	w0, 410118 <ferror@plt+0xc0a8>
  41013c:	mov	x0, x20
  410140:	bl	410074 <ferror@plt+0xc004>
  410144:	mov	x1, x0
  410148:	mov	x0, x20
  41014c:	bl	40e030 <ferror@plt+0x9fc0>
  410150:	b	410118 <ferror@plt+0xc0a8>
  410154:	stp	x29, x30, [sp, #-32]!
  410158:	mov	x29, sp
  41015c:	stp	x19, x20, [sp, #16]
  410160:	mov	x20, x1
  410164:	cbnz	x0, 41016c <ferror@plt+0xc0fc>
  410168:	bl	40d75c <ferror@plt+0x96ec>
  41016c:	mov	x19, x0
  410170:	dmb	ish
  410174:	ldr	w0, [x0, #48]
  410178:	cmp	w0, #0x0
  41017c:	b.le	4101a8 <ferror@plt+0xc138>
  410180:	mov	x0, x19
  410184:	bl	427b3c <ferror@plt+0x23acc>
  410188:	cbnz	x20, 410194 <ferror@plt+0xc124>
  41018c:	adrp	x20, 415000 <ferror@plt+0x10f90>
  410190:	add	x20, x20, #0xaec
  410194:	str	x20, [x19, #160]
  410198:	mov	x0, x19
  41019c:	ldp	x19, x20, [sp, #16]
  4101a0:	ldp	x29, x30, [sp], #32
  4101a4:	b	427b64 <ferror@plt+0x23af4>
  4101a8:	ldp	x19, x20, [sp, #16]
  4101ac:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  4101b0:	ldp	x29, x30, [sp], #32
  4101b4:	add	x1, x1, #0xe42
  4101b8:	add	x1, x1, #0x4b0
  4101bc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4101c0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4101c4:	add	x2, x2, #0x7e6
  4101c8:	add	x0, x0, #0x41f
  4101cc:	b	412328 <ferror@plt+0xe2b8>
  4101d0:	stp	x29, x30, [sp, #-32]!
  4101d4:	mov	x29, sp
  4101d8:	stp	x19, x20, [sp, #16]
  4101dc:	cbnz	x0, 4101e4 <ferror@plt+0xc174>
  4101e0:	bl	40d75c <ferror@plt+0x96ec>
  4101e4:	mov	x19, x0
  4101e8:	dmb	ish
  4101ec:	ldr	w0, [x0, #48]
  4101f0:	cmp	w0, #0x0
  4101f4:	b.le	41021c <ferror@plt+0xc1ac>
  4101f8:	mov	x0, x19
  4101fc:	bl	427b3c <ferror@plt+0x23acc>
  410200:	mov	x0, x19
  410204:	ldr	x20, [x19, #160]
  410208:	bl	427b64 <ferror@plt+0x23af4>
  41020c:	mov	x0, x20
  410210:	ldp	x19, x20, [sp, #16]
  410214:	ldp	x29, x30, [sp], #32
  410218:	ret
  41021c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  410220:	add	x1, x1, #0xe42
  410224:	add	x1, x1, #0x4cd
  410228:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  41022c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410230:	add	x2, x2, #0x7e6
  410234:	add	x0, x0, #0x41f
  410238:	mov	x20, #0x0                   	// #0
  41023c:	bl	412328 <ferror@plt+0xe2b8>
  410240:	b	41020c <ferror@plt+0xc19c>
  410244:	cbnz	x0, 410294 <ferror@plt+0xc224>
  410248:	stp	x29, x30, [sp, #-16]!
  41024c:	mov	x29, sp
  410250:	bl	40d75c <ferror@plt+0x96ec>
  410254:	dmb	ish
  410258:	ldr	w1, [x0, #48]
  41025c:	cmp	w1, #0x0
  410260:	b.le	410270 <ferror@plt+0xc200>
  410264:	ldp	x29, x30, [sp], #16
  410268:	ldr	x0, [x0, #136]
  41026c:	b	426de0 <ferror@plt+0x22d70>
  410270:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  410274:	add	x1, x1, #0xe42
  410278:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  41027c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410280:	add	x2, x2, #0x7e6
  410284:	add	x1, x1, #0x4ea
  410288:	add	x0, x0, #0x41f
  41028c:	ldp	x29, x30, [sp], #16
  410290:	b	412328 <ferror@plt+0xe2b8>
  410294:	dmb	ish
  410298:	ldr	w1, [x0, #48]
  41029c:	cmp	w1, #0x0
  4102a0:	b.le	4102ac <ferror@plt+0xc23c>
  4102a4:	ldr	x0, [x0, #136]
  4102a8:	b	41026c <ferror@plt+0xc1fc>
  4102ac:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  4102b0:	add	x1, x1, #0xe42
  4102b4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4102b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4102bc:	add	x2, x2, #0x7e6
  4102c0:	add	x1, x1, #0x4ea
  4102c4:	add	x0, x0, #0x41f
  4102c8:	b	410290 <ferror@plt+0xc220>
  4102cc:	cbz	x0, 410328 <ferror@plt+0xc2b8>
  4102d0:	stp	x29, x30, [sp, #-48]!
  4102d4:	mov	x29, sp
  4102d8:	stp	x19, x20, [sp, #16]
  4102dc:	mov	x19, x0
  4102e0:	mov	x20, x1
  4102e4:	ldr	x0, [x0, #88]
  4102e8:	ldr	x0, [x0, #24]
  4102ec:	str	x21, [sp, #32]
  4102f0:	mov	w21, w2
  4102f4:	bl	419c54 <ferror@plt+0x15be4>
  4102f8:	cbnz	x0, 410348 <ferror@plt+0xc2d8>
  4102fc:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  410300:	add	x1, x1, #0xe42
  410304:	add	x1, x1, #0x500
  410308:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  41030c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410310:	add	x2, x2, #0x9c7
  410314:	add	x0, x0, #0x41f
  410318:	ldp	x19, x20, [sp, #16]
  41031c:	ldr	x21, [sp, #32]
  410320:	ldp	x29, x30, [sp], #48
  410324:	b	410344 <ferror@plt+0xc2d4>
  410328:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  41032c:	add	x1, x1, #0xe42
  410330:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  410334:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410338:	add	x2, x2, #0x8a5
  41033c:	add	x1, x1, #0x500
  410340:	add	x0, x0, #0x41f
  410344:	b	412328 <ferror@plt+0xe2b8>
  410348:	ldr	x0, [x19, #32]
  41034c:	strh	w21, [x20, #4]
  410350:	cbz	x0, 410364 <ferror@plt+0xc2f4>
  410354:	ldp	x19, x20, [sp, #16]
  410358:	ldr	x21, [sp, #32]
  41035c:	ldp	x29, x30, [sp], #48
  410360:	b	410244 <ferror@plt+0xc1d4>
  410364:	ldp	x19, x20, [sp, #16]
  410368:	ldr	x21, [sp, #32]
  41036c:	ldp	x29, x30, [sp], #48
  410370:	ret
  410374:	stp	x29, x30, [sp, #-48]!
  410378:	mov	x29, sp
  41037c:	stp	x19, x20, [sp, #16]
  410380:	str	x21, [sp, #32]
  410384:	cbnz	x0, 41038c <ferror@plt+0xc31c>
  410388:	bl	40d75c <ferror@plt+0x96ec>
  41038c:	mov	x19, x0
  410390:	bl	427b3c <ferror@plt+0x23acc>
  410394:	ldr	x21, [x19, #24]
  410398:	bl	4210a4 <ferror@plt+0x1d034>
  41039c:	mov	x20, x0
  4103a0:	mov	x0, x19
  4103a4:	bl	427b64 <ferror@plt+0x23af4>
  4103a8:	cmp	x21, x20
  4103ac:	cset	w0, eq  // eq = none
  4103b0:	ldp	x19, x20, [sp, #16]
  4103b4:	ldr	x21, [sp, #32]
  4103b8:	ldp	x29, x30, [sp], #48
  4103bc:	ret
  4103c0:	stp	x29, x30, [sp, #-32]!
  4103c4:	mov	w1, #0x68                  	// #104
  4103c8:	mov	x29, sp
  4103cc:	stp	x19, x20, [sp, #16]
  4103d0:	mov	w20, w0
  4103d4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4103d8:	add	x0, x0, #0x608
  4103dc:	add	x0, x0, #0x60
  4103e0:	bl	40d7e8 <ferror@plt+0x9778>
  4103e4:	str	w20, [x0, #96]
  4103e8:	mov	x19, x0
  4103ec:	bl	40eae8 <ferror@plt+0xaa78>
  4103f0:	mov	x1, x0
  4103f4:	mov	x0, x19
  4103f8:	bl	40e030 <ferror@plt+0x9fc0>
  4103fc:	mov	x0, x19
  410400:	ldp	x19, x20, [sp, #16]
  410404:	ldp	x29, x30, [sp], #32
  410408:	ret
  41040c:	stp	x29, x30, [sp, #-32]!
  410410:	mov	w1, #0x68                  	// #104
  410414:	mov	x29, sp
  410418:	stp	x19, x20, [sp, #16]
  41041c:	mov	w20, w0
  410420:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  410424:	add	x0, x0, #0x608
  410428:	add	x0, x0, #0x60
  41042c:	bl	40d7e8 <ferror@plt+0x9778>
  410430:	mov	x19, x0
  410434:	mov	w0, #0x3e8                 	// #1000
  410438:	mul	w20, w20, w0
  41043c:	mov	w0, #0x1                   	// #1
  410440:	stp	w20, w0, [x19, #96]
  410444:	bl	40eae8 <ferror@plt+0xaa78>
  410448:	mov	x1, x0
  41044c:	mov	x0, x19
  410450:	bl	40e030 <ferror@plt+0x9fc0>
  410454:	mov	x0, x19
  410458:	ldp	x19, x20, [sp, #16]
  41045c:	ldp	x29, x30, [sp], #32
  410460:	ret
  410464:	stp	x29, x30, [sp, #-64]!
  410468:	mov	x29, sp
  41046c:	stp	x19, x20, [sp, #16]
  410470:	stp	x21, x22, [sp, #32]
  410474:	str	x23, [sp, #48]
  410478:	cbz	x2, 4104d4 <ferror@plt+0xc464>
  41047c:	mov	w21, w0
  410480:	mov	x20, x2
  410484:	mov	w0, w1
  410488:	mov	x22, x3
  41048c:	mov	x23, x4
  410490:	bl	4103c0 <ferror@plt+0xc350>
  410494:	mov	x19, x0
  410498:	cbz	w21, 4104a4 <ferror@plt+0xc434>
  41049c:	mov	w1, w21
  4104a0:	bl	40de98 <ferror@plt+0x9e28>
  4104a4:	mov	x3, x23
  4104a8:	mov	x2, x22
  4104ac:	mov	x1, x20
  4104b0:	mov	x0, x19
  4104b4:	bl	40ddb4 <ferror@plt+0x9d44>
  4104b8:	mov	x1, #0x0                   	// #0
  4104bc:	mov	x0, x19
  4104c0:	bl	40d87c <ferror@plt+0x980c>
  4104c4:	mov	w20, w0
  4104c8:	mov	x0, x19
  4104cc:	bl	40e4bc <ferror@plt+0xa44c>
  4104d0:	b	4104f8 <ferror@plt+0xc488>
  4104d4:	mov	w20, #0x0                   	// #0
  4104d8:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  4104dc:	add	x1, x1, #0xe42
  4104e0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4104e4:	add	x1, x1, #0x518
  4104e8:	add	x2, x2, #0xe2b
  4104ec:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4104f0:	add	x0, x0, #0x41f
  4104f4:	bl	412328 <ferror@plt+0xe2b8>
  4104f8:	mov	w0, w20
  4104fc:	ldp	x19, x20, [sp, #16]
  410500:	ldp	x21, x22, [sp, #32]
  410504:	ldr	x23, [sp, #48]
  410508:	ldp	x29, x30, [sp], #64
  41050c:	ret
  410510:	mov	x3, x2
  410514:	mov	x4, #0x0                   	// #0
  410518:	mov	x2, x1
  41051c:	mov	w1, w0
  410520:	mov	w0, #0x0                   	// #0
  410524:	b	410464 <ferror@plt+0xc3f4>
  410528:	stp	x29, x30, [sp, #-64]!
  41052c:	mov	x29, sp
  410530:	stp	x19, x20, [sp, #16]
  410534:	stp	x21, x22, [sp, #32]
  410538:	str	x23, [sp, #48]
  41053c:	cbz	x2, 410598 <ferror@plt+0xc528>
  410540:	mov	w21, w0
  410544:	mov	x20, x2
  410548:	mov	w0, w1
  41054c:	mov	x22, x3
  410550:	mov	x23, x4
  410554:	bl	41040c <ferror@plt+0xc39c>
  410558:	mov	x19, x0
  41055c:	cbz	w21, 410568 <ferror@plt+0xc4f8>
  410560:	mov	w1, w21
  410564:	bl	40de98 <ferror@plt+0x9e28>
  410568:	mov	x3, x23
  41056c:	mov	x2, x22
  410570:	mov	x1, x20
  410574:	mov	x0, x19
  410578:	bl	40ddb4 <ferror@plt+0x9d44>
  41057c:	mov	x1, #0x0                   	// #0
  410580:	mov	x0, x19
  410584:	bl	40d87c <ferror@plt+0x980c>
  410588:	mov	w20, w0
  41058c:	mov	x0, x19
  410590:	bl	40e4bc <ferror@plt+0xa44c>
  410594:	b	4105bc <ferror@plt+0xc54c>
  410598:	mov	w20, #0x0                   	// #0
  41059c:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  4105a0:	add	x1, x1, #0xe42
  4105a4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4105a8:	add	x1, x1, #0x52b
  4105ac:	add	x2, x2, #0xe2b
  4105b0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4105b4:	add	x0, x0, #0x41f
  4105b8:	bl	412328 <ferror@plt+0xe2b8>
  4105bc:	mov	w0, w20
  4105c0:	ldp	x19, x20, [sp, #16]
  4105c4:	ldp	x21, x22, [sp, #32]
  4105c8:	ldr	x23, [sp, #48]
  4105cc:	ldp	x29, x30, [sp], #64
  4105d0:	ret
  4105d4:	cbz	x1, 4105f0 <ferror@plt+0xc580>
  4105d8:	mov	x3, x2
  4105dc:	mov	x4, #0x0                   	// #0
  4105e0:	mov	x2, x1
  4105e4:	mov	w1, w0
  4105e8:	mov	w0, #0x0                   	// #0
  4105ec:	b	410528 <ferror@plt+0xc4b8>
  4105f0:	stp	x29, x30, [sp, #-16]!
  4105f4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  4105f8:	add	x1, x1, #0xe42
  4105fc:	mov	x29, sp
  410600:	add	x1, x1, #0x546
  410604:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  410608:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41060c:	add	x2, x2, #0xe2b
  410610:	add	x0, x0, #0x41f
  410614:	bl	412328 <ferror@plt+0xe2b8>
  410618:	mov	w0, #0x0                   	// #0
  41061c:	ldp	x29, x30, [sp], #16
  410620:	ret
  410624:	stp	x29, x30, [sp, #-32]!
  410628:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41062c:	add	x0, x0, #0x608
  410630:	mov	x29, sp
  410634:	mov	w1, #0x60                  	// #96
  410638:	add	x0, x0, #0x90
  41063c:	str	x19, [sp, #16]
  410640:	bl	40d7e8 <ferror@plt+0x9778>
  410644:	mov	w1, #0xc8                  	// #200
  410648:	mov	x19, x0
  41064c:	bl	40de98 <ferror@plt+0x9e28>
  410650:	mov	x0, x19
  410654:	ldr	x19, [sp, #16]
  410658:	ldp	x29, x30, [sp], #32
  41065c:	ret
  410660:	stp	x29, x30, [sp, #-64]!
  410664:	mov	x29, sp
  410668:	stp	x19, x20, [sp, #16]
  41066c:	stp	x21, x22, [sp, #32]
  410670:	str	x23, [sp, #48]
  410674:	cbz	x1, 4106d0 <ferror@plt+0xc660>
  410678:	mov	w21, w0
  41067c:	mov	x20, x1
  410680:	mov	x22, x2
  410684:	mov	x23, x3
  410688:	bl	410624 <ferror@plt+0xc5b4>
  41068c:	mov	x19, x0
  410690:	cmp	w21, #0xc8
  410694:	b.eq	4106a0 <ferror@plt+0xc630>  // b.none
  410698:	mov	w1, w21
  41069c:	bl	40de98 <ferror@plt+0x9e28>
  4106a0:	mov	x3, x23
  4106a4:	mov	x2, x22
  4106a8:	mov	x1, x20
  4106ac:	mov	x0, x19
  4106b0:	bl	40ddb4 <ferror@plt+0x9d44>
  4106b4:	mov	x1, #0x0                   	// #0
  4106b8:	mov	x0, x19
  4106bc:	bl	40d87c <ferror@plt+0x980c>
  4106c0:	mov	w20, w0
  4106c4:	mov	x0, x19
  4106c8:	bl	40e4bc <ferror@plt+0xa44c>
  4106cc:	b	4106f4 <ferror@plt+0xc684>
  4106d0:	mov	w20, #0x0                   	// #0
  4106d4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  4106d8:	add	x1, x1, #0xe42
  4106dc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4106e0:	add	x1, x1, #0x55c
  4106e4:	add	x2, x2, #0xe2b
  4106e8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4106ec:	add	x0, x0, #0x41f
  4106f0:	bl	412328 <ferror@plt+0xe2b8>
  4106f4:	mov	w0, w20
  4106f8:	ldp	x19, x20, [sp, #16]
  4106fc:	ldp	x21, x22, [sp, #32]
  410700:	ldr	x23, [sp, #48]
  410704:	ldp	x29, x30, [sp], #64
  410708:	ret
  41070c:	mov	x2, x1
  410710:	mov	x3, #0x0                   	// #0
  410714:	mov	x1, x0
  410718:	mov	w0, #0xc8                  	// #200
  41071c:	b	410660 <ferror@plt+0xc5f0>
  410720:	mov	x1, x0
  410724:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  410728:	add	x0, x0, #0x608
  41072c:	add	x0, x0, #0x90
  410730:	b	40e7fc <ferror@plt+0xa78c>
  410734:	cbz	x2, 4107a4 <ferror@plt+0xc734>
  410738:	stp	x29, x30, [sp, #-64]!
  41073c:	mov	x29, sp
  410740:	stp	x19, x20, [sp, #16]
  410744:	mov	x19, x0
  410748:	mov	x20, x2
  41074c:	stp	x21, x22, [sp, #32]
  410750:	mov	x21, x3
  410754:	mov	x22, x4
  410758:	stp	x23, x24, [sp, #48]
  41075c:	mov	w24, w1
  410760:	cbnz	x0, 41076c <ferror@plt+0xc6fc>
  410764:	bl	40d75c <ferror@plt+0x96ec>
  410768:	mov	x19, x0
  41076c:	mov	x0, x19
  410770:	bl	410374 <ferror@plt+0xc304>
  410774:	cbz	w0, 4107c4 <ferror@plt+0xc754>
  410778:	mov	x0, x21
  41077c:	blr	x20
  410780:	cbnz	w0, 410778 <ferror@plt+0xc708>
  410784:	cbz	x22, 410844 <ferror@plt+0xc7d4>
  410788:	mov	x0, x21
  41078c:	mov	x16, x22
  410790:	ldp	x19, x20, [sp, #16]
  410794:	ldp	x21, x22, [sp, #32]
  410798:	ldp	x23, x24, [sp, #48]
  41079c:	ldp	x29, x30, [sp], #64
  4107a0:	br	x16
  4107a4:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  4107a8:	add	x1, x1, #0xe42
  4107ac:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4107b0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4107b4:	add	x2, x2, #0xe2b
  4107b8:	add	x1, x1, #0x56c
  4107bc:	add	x0, x0, #0x41f
  4107c0:	b	412328 <ferror@plt+0xe2b8>
  4107c4:	bl	40d7a0 <ferror@plt+0x9730>
  4107c8:	cbnz	x0, 4107d0 <ferror@plt+0xc760>
  4107cc:	bl	40d75c <ferror@plt+0x96ec>
  4107d0:	cmp	x19, x0
  4107d4:	b.ne	4107fc <ferror@plt+0xc78c>  // b.any
  4107d8:	mov	x0, x19
  4107dc:	bl	40ebc0 <ferror@plt+0xab50>
  4107e0:	cbz	w0, 4107fc <ferror@plt+0xc78c>
  4107e4:	mov	x0, x21
  4107e8:	blr	x20
  4107ec:	cbnz	w0, 4107e4 <ferror@plt+0xc774>
  4107f0:	mov	x0, x19
  4107f4:	bl	40ed14 <ferror@plt+0xaca4>
  4107f8:	b	410784 <ferror@plt+0xc714>
  4107fc:	bl	410624 <ferror@plt+0xc5b4>
  410800:	mov	x23, x0
  410804:	mov	w1, w24
  410808:	bl	40de98 <ferror@plt+0x9e28>
  41080c:	mov	x3, x22
  410810:	mov	x2, x21
  410814:	mov	x1, x20
  410818:	mov	x0, x23
  41081c:	bl	40ddb4 <ferror@plt+0x9d44>
  410820:	mov	x1, x19
  410824:	mov	x0, x23
  410828:	bl	40d87c <ferror@plt+0x980c>
  41082c:	mov	x0, x23
  410830:	ldp	x19, x20, [sp, #16]
  410834:	ldp	x21, x22, [sp, #32]
  410838:	ldp	x23, x24, [sp, #48]
  41083c:	ldp	x29, x30, [sp], #64
  410840:	b	40e4bc <ferror@plt+0xa44c>
  410844:	ldp	x19, x20, [sp, #16]
  410848:	ldp	x21, x22, [sp, #32]
  41084c:	ldp	x23, x24, [sp, #48]
  410850:	ldp	x29, x30, [sp], #64
  410854:	ret
  410858:	mov	x3, x2
  41085c:	mov	x4, #0x0                   	// #0
  410860:	mov	x2, x1
  410864:	mov	w1, #0x0                   	// #0
  410868:	b	410734 <ferror@plt+0xc6c4>
  41086c:	stp	x29, x30, [sp, #-288]!
  410870:	mov	x29, sp
  410874:	stp	x19, x20, [sp, #16]
  410878:	dmb	ish
  41087c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  410880:	add	x19, x19, #0xa40
  410884:	ldr	x0, [x19, #600]
  410888:	cbnz	x0, 4108f0 <ferror@plt+0xc880>
  41088c:	add	x20, x19, #0x258
  410890:	mov	x0, x20
  410894:	bl	420d20 <ferror@plt+0x1ccb0>
  410898:	cbz	w0, 4108f0 <ferror@plt+0xc880>
  41089c:	add	x0, sp, #0xa0
  4108a0:	bl	403790 <sigfillset@plt>
  4108a4:	add	x2, sp, #0x20
  4108a8:	add	x1, sp, #0xa0
  4108ac:	mov	w0, #0x2                   	// #2
  4108b0:	bl	403540 <pthread_sigmask@plt>
  4108b4:	bl	40d64c <ferror@plt+0x95dc>
  4108b8:	str	x0, [x19, #264]
  4108bc:	mov	x2, #0x0                   	// #0
  4108c0:	adrp	x1, 40f000 <ferror@plt+0xaf90>
  4108c4:	adrp	x0, 434000 <ferror@plt+0x2ff90>
  4108c8:	add	x1, x1, #0x988
  4108cc:	add	x0, x0, #0xe3c
  4108d0:	bl	420fa0 <ferror@plt+0x1cf30>
  4108d4:	mov	x2, #0x0                   	// #0
  4108d8:	add	x1, sp, #0x20
  4108dc:	mov	w0, #0x2                   	// #2
  4108e0:	bl	403540 <pthread_sigmask@plt>
  4108e4:	mov	x0, x20
  4108e8:	mov	x1, #0x1                   	// #1
  4108ec:	bl	420dbc <ferror@plt+0x1cd4c>
  4108f0:	ldr	x0, [x19, #264]
  4108f4:	ldp	x19, x20, [sp, #16]
  4108f8:	ldp	x29, x30, [sp], #288
  4108fc:	ret
  410900:	stp	x29, x30, [sp, #-192]!
  410904:	mov	x29, sp
  410908:	str	x19, [sp, #16]
  41090c:	mov	w19, w0
  410910:	bl	41086c <ferror@plt+0xc7fc>
  410914:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  410918:	add	x1, x1, #0xa40
  41091c:	add	x1, x1, #0x110
  410920:	sxtw	x0, w19
  410924:	ldr	w2, [x1, x0, lsl #2]
  410928:	add	w2, w2, #0x1
  41092c:	str	w2, [x1, x0, lsl #2]
  410930:	ldr	w0, [x1, x0, lsl #2]
  410934:	cmp	w0, #0x1
  410938:	b.ne	41096c <ferror@plt+0xc8fc>  // b.any
  41093c:	adrp	x0, 40c000 <ferror@plt+0x7f90>
  410940:	add	x0, x0, #0x74c
  410944:	str	x0, [sp, #40]
  410948:	add	x0, sp, #0x30
  41094c:	bl	4038c0 <sigemptyset@plt>
  410950:	mov	w0, #0x1                   	// #1
  410954:	add	x1, sp, #0x28
  410958:	movk	w0, #0x1000, lsl #16
  41095c:	mov	x2, #0x0                   	// #0
  410960:	str	w0, [sp, #176]
  410964:	mov	w0, w19
  410968:	bl	403aa0 <sigaction@plt>
  41096c:	ldr	x19, [sp, #16]
  410970:	ldp	x29, x30, [sp], #192
  410974:	ret
  410978:	stp	x29, x30, [sp, #-48]!
  41097c:	mov	w1, #0x68                  	// #104
  410980:	mov	x29, sp
  410984:	str	x21, [sp, #32]
  410988:	sxtw	x21, w0
  41098c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  410990:	add	x0, x0, #0x608
  410994:	add	x0, x0, #0xc0
  410998:	stp	x19, x20, [sp, #16]
  41099c:	bl	40d7e8 <ferror@plt+0x9778>
  4109a0:	stp	w21, wzr, [x0, #96]
  4109a4:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  4109a8:	add	x20, x20, #0xa40
  4109ac:	mov	x19, x0
  4109b0:	add	x0, x20, #0x218
  4109b4:	bl	427b3c <ferror@plt+0x23acc>
  4109b8:	mov	w0, w21
  4109bc:	bl	410900 <ferror@plt+0xc890>
  4109c0:	ldr	x0, [x20, #544]
  4109c4:	mov	x1, x19
  4109c8:	bl	419960 <ferror@plt+0x158f0>
  4109cc:	str	x0, [x20, #544]
  4109d0:	ldr	w0, [x20, x21, lsl #2]
  4109d4:	cbz	w0, 4109e0 <ferror@plt+0xc970>
  4109d8:	mov	w0, #0x1                   	// #1
  4109dc:	str	w0, [x19, #100]
  4109e0:	add	x0, x20, #0x218
  4109e4:	bl	427b64 <ferror@plt+0x23af4>
  4109e8:	mov	x0, x19
  4109ec:	ldp	x19, x20, [sp, #16]
  4109f0:	ldr	x21, [sp, #32]
  4109f4:	ldp	x29, x30, [sp], #48
  4109f8:	ret
  4109fc:	stp	x29, x30, [sp, #-48]!
  410a00:	mov	w1, #0x70                  	// #112
  410a04:	mov	x29, sp
  410a08:	str	x21, [sp, #32]
  410a0c:	mov	w21, w0
  410a10:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  410a14:	add	x0, x0, #0x608
  410a18:	add	x0, x0, #0xf0
  410a1c:	stp	x19, x20, [sp, #16]
  410a20:	bl	40d7e8 <ferror@plt+0x9778>
  410a24:	str	w21, [x0, #96]
  410a28:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  410a2c:	add	x20, x20, #0xa40
  410a30:	mov	x19, x0
  410a34:	add	x0, x20, #0x218
  410a38:	bl	427b3c <ferror@plt+0x23acc>
  410a3c:	mov	w0, #0x11                  	// #17
  410a40:	bl	410900 <ferror@plt+0xc890>
  410a44:	ldr	x0, [x20, #552]
  410a48:	mov	x1, x19
  410a4c:	bl	419960 <ferror@plt+0x158f0>
  410a50:	str	x0, [x20, #552]
  410a54:	add	x1, x19, #0x64
  410a58:	mov	w0, w21
  410a5c:	mov	w2, #0x1                   	// #1
  410a60:	bl	403fe0 <waitpid@plt>
  410a64:	cmp	w0, #0x0
  410a68:	b.le	410a74 <ferror@plt+0xca04>
  410a6c:	mov	w0, #0x1                   	// #1
  410a70:	str	w0, [x19, #104]
  410a74:	add	x0, x20, #0x218
  410a78:	bl	427b64 <ferror@plt+0x23af4>
  410a7c:	mov	x0, x19
  410a80:	ldp	x19, x20, [sp, #16]
  410a84:	ldr	x21, [sp, #32]
  410a88:	ldp	x29, x30, [sp], #48
  410a8c:	ret
  410a90:	stp	x29, x30, [sp, #-64]!
  410a94:	mov	x29, sp
  410a98:	stp	x19, x20, [sp, #16]
  410a9c:	stp	x21, x22, [sp, #32]
  410aa0:	str	x23, [sp, #48]
  410aa4:	cbz	x2, 410b00 <ferror@plt+0xca90>
  410aa8:	mov	w21, w0
  410aac:	mov	x20, x2
  410ab0:	mov	w0, w1
  410ab4:	mov	x22, x3
  410ab8:	mov	x23, x4
  410abc:	bl	4109fc <ferror@plt+0xc98c>
  410ac0:	mov	x19, x0
  410ac4:	cbz	w21, 410ad0 <ferror@plt+0xca60>
  410ac8:	mov	w1, w21
  410acc:	bl	40de98 <ferror@plt+0x9e28>
  410ad0:	mov	x3, x23
  410ad4:	mov	x2, x22
  410ad8:	mov	x1, x20
  410adc:	mov	x0, x19
  410ae0:	bl	40ddb4 <ferror@plt+0x9d44>
  410ae4:	mov	x1, #0x0                   	// #0
  410ae8:	mov	x0, x19
  410aec:	bl	40d87c <ferror@plt+0x980c>
  410af0:	mov	w20, w0
  410af4:	mov	x0, x19
  410af8:	bl	40e4bc <ferror@plt+0xa44c>
  410afc:	b	410b24 <ferror@plt+0xcab4>
  410b00:	mov	w20, #0x0                   	// #0
  410b04:	adrp	x1, 434000 <ferror@plt+0x2ff90>
  410b08:	add	x1, x1, #0xe42
  410b0c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  410b10:	add	x1, x1, #0x587
  410b14:	add	x2, x2, #0xe2b
  410b18:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410b1c:	add	x0, x0, #0x41f
  410b20:	bl	412328 <ferror@plt+0xe2b8>
  410b24:	mov	w0, w20
  410b28:	ldp	x19, x20, [sp, #16]
  410b2c:	ldp	x21, x22, [sp, #32]
  410b30:	ldr	x23, [sp, #48]
  410b34:	ldp	x29, x30, [sp], #64
  410b38:	ret
  410b3c:	mov	x3, x2
  410b40:	mov	x4, #0x0                   	// #0
  410b44:	mov	x2, x1
  410b48:	mov	w1, w0
  410b4c:	mov	w0, #0x0                   	// #0
  410b50:	b	410a90 <ferror@plt+0xca20>
  410b54:	stp	x29, x30, [sp, #-32]!
  410b58:	mov	x29, sp
  410b5c:	stp	x19, x20, [sp, #16]
  410b60:	mul	x20, x0, x1
  410b64:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  410b68:	ldr	x1, [x0, #1832]
  410b6c:	mov	x0, x20
  410b70:	blr	x1
  410b74:	mov	x19, x0
  410b78:	cbz	x0, 410b88 <ferror@plt+0xcb18>
  410b7c:	mov	x2, x20
  410b80:	mov	w1, #0x0                   	// #0
  410b84:	bl	403940 <memset@plt>
  410b88:	mov	x0, x19
  410b8c:	ldp	x19, x20, [sp, #16]
  410b90:	ldp	x29, x30, [sp], #32
  410b94:	ret
  410b98:	stp	x29, x30, [sp, #-48]!
  410b9c:	mov	x29, sp
  410ba0:	stp	x19, x20, [sp, #16]
  410ba4:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  410ba8:	add	x19, x19, #0xca0
  410bac:	mov	x20, x1
  410bb0:	stp	x21, x22, [sp, #32]
  410bb4:	mov	w21, w0
  410bb8:	mov	w22, w2
  410bbc:	mov	x0, x19
  410bc0:	bl	427b3c <ferror@plt+0x23acc>
  410bc4:	ldr	x0, [x19, #8]
  410bc8:	cbnz	x0, 410bf4 <ferror@plt+0xcb84>
  410bcc:	mov	x1, #0x4                   	// #4
  410bd0:	mov	x0, #0x8008                	// #32776
  410bd4:	bl	4039b0 <calloc@plt>
  410bd8:	str	x0, [x19, #8]
  410bdc:	cbnz	x0, 410bf4 <ferror@plt+0xcb84>
  410be0:	mov	x0, x19
  410be4:	ldp	x19, x20, [sp, #16]
  410be8:	ldp	x21, x22, [sp, #32]
  410bec:	ldp	x29, x30, [sp], #48
  410bf0:	b	427b64 <ferror@plt+0x23af4>
  410bf4:	cmp	x20, #0xfff
  410bf8:	and	w1, w21, #0x2
  410bfc:	and	w2, w21, #0x1
  410c00:	ldr	x0, [x19, #8]
  410c04:	b.hi	410c58 <ferror@plt+0xcbe8>  // b.pmore
  410c08:	cmp	w22, #0x0
  410c0c:	orr	w1, w1, w2
  410c10:	cset	w3, ne  // ne = any
  410c14:	orr	w3, w1, w3, lsl #2
  410c18:	add	w3, w3, w3, lsl #12
  410c1c:	add	x3, x20, w3, sxtw
  410c20:	lsl	x3, x3, #2
  410c24:	ldr	w1, [x0, x3]
  410c28:	add	w1, w1, #0x1
  410c2c:	str	w1, [x0, x3]
  410c30:	cbz	w22, 410be0 <ferror@plt+0xcb70>
  410c34:	cbz	w2, 410c78 <ferror@plt+0xcc08>
  410c38:	ldr	x0, [x19, #16]
  410c3c:	add	x0, x0, x20
  410c40:	str	x0, [x19, #16]
  410c44:	tbz	w21, #2, 410be0 <ferror@plt+0xcb70>
  410c48:	ldr	x1, [x19, #24]
  410c4c:	add	x20, x1, x20
  410c50:	str	x20, [x19, #24]
  410c54:	b	410be0 <ferror@plt+0xcb70>
  410c58:	cmp	w22, #0x0
  410c5c:	orr	w1, w1, w2
  410c60:	cset	w3, ne  // ne = any
  410c64:	orr	w3, w1, w3, lsl #2
  410c68:	add	w3, w3, w3, lsl #12
  410c6c:	add	w3, w3, #0x1, lsl #12
  410c70:	sbfiz	x3, x3, #2, #32
  410c74:	b	410c24 <ferror@plt+0xcbb4>
  410c78:	ldr	x1, [x19, #32]
  410c7c:	add	x20, x1, x20
  410c80:	str	x20, [x19, #32]
  410c84:	b	410be0 <ferror@plt+0xcb70>
  410c88:	stp	x29, x30, [sp, #-48]!
  410c8c:	mov	x29, sp
  410c90:	stp	x19, x20, [sp, #16]
  410c94:	mov	x20, x1
  410c98:	str	x21, [sp, #32]
  410c9c:	mov	x21, x0
  410ca0:	cbz	x0, 410d38 <ferror@plt+0xccc8>
  410ca4:	ldur	x5, [x0, #-16]
  410ca8:	cbnz	x5, 410cf0 <ferror@plt+0xcc80>
  410cac:	sub	x0, x0, #0x10
  410cb0:	add	x1, x20, #0x10
  410cb4:	bl	403a30 <realloc@plt>
  410cb8:	mov	x19, x0
  410cbc:	cbz	x0, 410d40 <ferror@plt+0xccd0>
  410cc0:	cbz	x21, 410cd4 <ferror@plt+0xcc64>
  410cc4:	ldr	x1, [x19, #8]
  410cc8:	mov	w2, #0x1                   	// #1
  410ccc:	mov	w0, #0x2                   	// #2
  410cd0:	bl	410b98 <ferror@plt+0xcb28>
  410cd4:	stp	xzr, x20, [x19]
  410cd8:	mov	x1, x20
  410cdc:	mov	w2, #0x1                   	// #1
  410ce0:	mov	w0, #0x3                   	// #3
  410ce4:	add	x19, x19, #0x10
  410ce8:	bl	410b98 <ferror@plt+0xcb28>
  410cec:	b	410d24 <ferror@plt+0xccb4>
  410cf0:	mov	x4, x1
  410cf4:	mov	x3, x0
  410cf8:	mov	x19, #0x0                   	// #0
  410cfc:	mov	w1, #0x10                  	// #16
  410d00:	adrp	x2, 435000 <ferror@plt+0x30f90>
  410d04:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410d08:	add	x2, x2, #0x3e0
  410d0c:	add	x0, x0, #0x41f
  410d10:	bl	4122b4 <ferror@plt+0xe244>
  410d14:	mov	x1, x20
  410d18:	mov	w2, #0x0                   	// #0
  410d1c:	mov	w0, #0x3                   	// #3
  410d20:	bl	410b98 <ferror@plt+0xcb28>
  410d24:	mov	x0, x19
  410d28:	ldp	x19, x20, [sp, #16]
  410d2c:	ldr	x21, [sp, #32]
  410d30:	ldp	x29, x30, [sp], #48
  410d34:	ret
  410d38:	mov	x0, #0x0                   	// #0
  410d3c:	b	410cb0 <ferror@plt+0xcc40>
  410d40:	mov	x1, x20
  410d44:	mov	w2, #0x0                   	// #0
  410d48:	mov	w0, #0x3                   	// #3
  410d4c:	bl	410b98 <ferror@plt+0xcb28>
  410d50:	b	410d24 <ferror@plt+0xccb4>
  410d54:	stp	x29, x30, [sp, #-32]!
  410d58:	mov	x29, sp
  410d5c:	ldur	x4, [x0, #-16]
  410d60:	str	x19, [sp, #16]
  410d64:	mov	x19, x0
  410d68:	cbz	x4, 410db0 <ferror@plt+0xcd40>
  410d6c:	mov	x3, x0
  410d70:	mov	w1, #0x10                  	// #16
  410d74:	adrp	x2, 435000 <ferror@plt+0x30f90>
  410d78:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410d7c:	add	x2, x2, #0x41a
  410d80:	add	x0, x0, #0x41f
  410d84:	bl	4122b4 <ferror@plt+0xe244>
  410d88:	ldur	x1, [x19, #-8]
  410d8c:	mov	w2, #0x0                   	// #0
  410d90:	mov	w0, #0x0                   	// #0
  410d94:	bl	410b98 <ferror@plt+0xcb28>
  410d98:	ldur	x0, [x19, #-16]
  410d9c:	add	x0, x0, #0x1
  410da0:	stur	x0, [x19, #-16]
  410da4:	ldr	x19, [sp, #16]
  410da8:	ldp	x29, x30, [sp], #32
  410dac:	ret
  410db0:	ldur	x1, [x19, #-8]
  410db4:	mov	w2, #0x1                   	// #1
  410db8:	mov	w0, #0x0                   	// #0
  410dbc:	bl	410b98 <ferror@plt+0xcb28>
  410dc0:	ldur	x2, [x19, #-8]
  410dc4:	mov	x0, x19
  410dc8:	mov	w1, #0xaa                  	// #170
  410dcc:	bl	403940 <memset@plt>
  410dd0:	b	410d98 <ferror@plt+0xcd28>
  410dd4:	stp	x29, x30, [sp, #-112]!
  410dd8:	lsl	w2, w1, #2
  410ddc:	add	w1, w2, w1, lsl #14
  410de0:	mov	x29, sp
  410de4:	stp	x21, x22, [sp, #32]
  410de8:	orr	w22, w2, #0x3
  410dec:	add	x21, x0, w1, sxtw #2
  410df0:	stp	x23, x24, [sp, #48]
  410df4:	orr	w23, w2, #0x1
  410df8:	orr	w2, w2, #0x2
  410dfc:	add	w23, w23, w23, lsl #12
  410e00:	add	w22, w22, w22, lsl #12
  410e04:	add	w2, w2, w2, lsl #12
  410e08:	stp	x25, x26, [sp, #64]
  410e0c:	adrp	x25, 435000 <ferror@plt+0x30f90>
  410e10:	adrp	x26, 435000 <ferror@plt+0x30f90>
  410e14:	add	x25, x25, #0x5ae
  410e18:	add	x26, x26, #0x580
  410e1c:	add	x23, x0, w23, sxtw #2
  410e20:	add	x22, x0, w22, sxtw #2
  410e24:	stp	x19, x20, [sp, #16]
  410e28:	add	x20, x0, w2, sxtw #2
  410e2c:	mov	x19, #0x0                   	// #0
  410e30:	mov	w0, #0x1                   	// #1
  410e34:	stp	x27, x28, [sp, #80]
  410e38:	ldr	w24, [x23, x19, lsl #2]
  410e3c:	ldr	w28, [x22, x19, lsl #2]
  410e40:	mov	w1, w19
  410e44:	ldr	w27, [x21, x19, lsl #2]
  410e48:	ldr	w5, [x20, x19, lsl #2]
  410e4c:	orr	w2, w24, w28
  410e50:	orr	w3, w27, w5
  410e54:	orr	w2, w2, w3
  410e58:	cbz	w2, 410ecc <ferror@plt+0xce5c>
  410e5c:	cbz	w0, 410e98 <ferror@plt+0xce28>
  410e60:	adrp	x0, 435000 <ferror@plt+0x30f90>
  410e64:	add	x0, x0, #0x44c
  410e68:	stp	w5, w19, [sp, #104]
  410e6c:	bl	4127e4 <ferror@plt+0xe774>
  410e70:	adrp	x0, 435000 <ferror@plt+0x30f90>
  410e74:	add	x0, x0, #0x499
  410e78:	bl	4127e4 <ferror@plt+0xe774>
  410e7c:	adrp	x0, 435000 <ferror@plt+0x30f90>
  410e80:	add	x0, x0, #0x4e6
  410e84:	bl	4127e4 <ferror@plt+0xe774>
  410e88:	adrp	x0, 435000 <ferror@plt+0x30f90>
  410e8c:	add	x0, x0, #0x533
  410e90:	bl	4127e4 <ferror@plt+0xe774>
  410e94:	ldp	w5, w1, [sp, #104]
  410e98:	mov	w2, w24
  410e9c:	mov	w4, w28
  410ea0:	mov	w3, w27
  410ea4:	mov	w5, w5
  410ea8:	cmp	x19, #0x1, lsl #12
  410eac:	b.eq	410f04 <ferror@plt+0xce94>  // b.none
  410eb0:	sub	x6, x2, x3
  410eb4:	mov	x0, x26
  410eb8:	add	x6, x6, x4
  410ebc:	sub	x6, x6, x5
  410ec0:	mul	x6, x6, x19
  410ec4:	bl	4127e4 <ferror@plt+0xe774>
  410ec8:	mov	w0, #0x0                   	// #0
  410ecc:	add	x19, x19, #0x1
  410ed0:	mov	x1, #0x1001                	// #4097
  410ed4:	cmp	x19, x1
  410ed8:	b.ne	410e38 <ferror@plt+0xcdc8>  // b.any
  410edc:	cbz	w0, 410f14 <ferror@plt+0xcea4>
  410ee0:	ldp	x19, x20, [sp, #16]
  410ee4:	adrp	x0, 435000 <ferror@plt+0x30f90>
  410ee8:	ldp	x21, x22, [sp, #32]
  410eec:	add	x0, x0, #0x5e4
  410ef0:	ldp	x23, x24, [sp, #48]
  410ef4:	ldp	x25, x26, [sp, #64]
  410ef8:	ldp	x27, x28, [sp, #80]
  410efc:	ldp	x29, x30, [sp], #112
  410f00:	b	4127e4 <ferror@plt+0xe774>
  410f04:	mov	w1, w19
  410f08:	mov	x0, x25
  410f0c:	bl	4127e4 <ferror@plt+0xe774>
  410f10:	b	410ec8 <ferror@plt+0xce58>
  410f14:	ldp	x19, x20, [sp, #16]
  410f18:	ldp	x21, x22, [sp, #32]
  410f1c:	ldp	x23, x24, [sp, #48]
  410f20:	ldp	x25, x26, [sp, #64]
  410f24:	ldp	x27, x28, [sp, #80]
  410f28:	ldp	x29, x30, [sp], #112
  410f2c:	ret
  410f30:	stp	x29, x30, [sp, #-32]!
  410f34:	mov	x29, sp
  410f38:	stp	x19, x20, [sp, #16]
  410f3c:	mov	x20, x0
  410f40:	add	x0, x0, #0x10
  410f44:	bl	403840 <malloc@plt>
  410f48:	mov	x19, x0
  410f4c:	cbz	x0, 410f78 <ferror@plt+0xcf08>
  410f50:	stp	xzr, x20, [x19]
  410f54:	add	x19, x19, #0x10
  410f58:	mov	w2, #0x1                   	// #1
  410f5c:	mov	x1, x20
  410f60:	mov	w0, w2
  410f64:	bl	410b98 <ferror@plt+0xcb28>
  410f68:	mov	x0, x19
  410f6c:	ldp	x19, x20, [sp, #16]
  410f70:	ldp	x29, x30, [sp], #32
  410f74:	ret
  410f78:	mov	x1, x20
  410f7c:	mov	w2, #0x0                   	// #0
  410f80:	mov	w0, #0x1                   	// #1
  410f84:	bl	410b98 <ferror@plt+0xcb28>
  410f88:	b	410f68 <ferror@plt+0xcef8>
  410f8c:	cbz	x0, 410fd8 <ferror@plt+0xcf68>
  410f90:	stp	x29, x30, [sp, #-32]!
  410f94:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  410f98:	mov	x29, sp
  410f9c:	ldr	x1, [x1, #1832]
  410fa0:	str	x19, [sp, #16]
  410fa4:	mov	x19, x0
  410fa8:	blr	x1
  410fac:	cbnz	x0, 410fe0 <ferror@plt+0xcf70>
  410fb0:	adrp	x3, 435000 <ferror@plt+0x30f90>
  410fb4:	adrp	x2, 435000 <ferror@plt+0x30f90>
  410fb8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  410fbc:	mov	x4, x19
  410fc0:	add	x3, x3, #0x5f3
  410fc4:	add	x2, x2, #0x5fe
  410fc8:	add	x0, x0, #0x41f
  410fcc:	mov	w1, #0x4                   	// #4
  410fd0:	bl	4122b4 <ferror@plt+0xe244>
  410fd4:	b	410fd4 <ferror@plt+0xcf64>
  410fd8:	mov	x0, #0x0                   	// #0
  410fdc:	ret
  410fe0:	ldr	x19, [sp, #16]
  410fe4:	ldp	x29, x30, [sp], #32
  410fe8:	ret
  410fec:	cbz	x0, 411040 <ferror@plt+0xcfd0>
  410ff0:	stp	x29, x30, [sp, #-32]!
  410ff4:	mov	x29, sp
  410ff8:	str	x19, [sp, #16]
  410ffc:	mov	x19, x0
  411000:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  411004:	mov	x1, x19
  411008:	ldr	x2, [x0, #1856]
  41100c:	mov	x0, #0x1                   	// #1
  411010:	blr	x2
  411014:	cbnz	x0, 411048 <ferror@plt+0xcfd8>
  411018:	adrp	x3, 435000 <ferror@plt+0x30f90>
  41101c:	adrp	x2, 435000 <ferror@plt+0x30f90>
  411020:	adrp	x0, 438000 <ferror@plt+0x33f90>
  411024:	mov	x4, x19
  411028:	add	x3, x3, #0x61f
  41102c:	add	x2, x2, #0x5fe
  411030:	add	x0, x0, #0x41f
  411034:	mov	w1, #0x4                   	// #4
  411038:	bl	4122b4 <ferror@plt+0xe244>
  41103c:	b	41103c <ferror@plt+0xcfcc>
  411040:	mov	x0, #0x0                   	// #0
  411044:	ret
  411048:	ldr	x19, [sp, #16]
  41104c:	ldp	x29, x30, [sp], #32
  411050:	ret
  411054:	stp	x29, x30, [sp, #-32]!
  411058:	mov	x29, sp
  41105c:	str	x19, [sp, #16]
  411060:	cbz	x1, 4110a4 <ferror@plt+0xd034>
  411064:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  411068:	mov	x19, x1
  41106c:	ldr	x2, [x2, #1840]
  411070:	blr	x2
  411074:	mov	x2, x0
  411078:	cbnz	x0, 4110ac <ferror@plt+0xd03c>
  41107c:	adrp	x3, 435000 <ferror@plt+0x30f90>
  411080:	adrp	x2, 435000 <ferror@plt+0x30f90>
  411084:	adrp	x0, 438000 <ferror@plt+0x33f90>
  411088:	mov	x4, x19
  41108c:	add	x3, x3, #0x62a
  411090:	add	x2, x2, #0x5fe
  411094:	add	x0, x0, #0x41f
  411098:	mov	w1, #0x4                   	// #4
  41109c:	bl	4122b4 <ferror@plt+0xe244>
  4110a0:	b	4110a0 <ferror@plt+0xd030>
  4110a4:	mov	x2, x0
  4110a8:	cbnz	x0, 4110bc <ferror@plt+0xd04c>
  4110ac:	mov	x0, x2
  4110b0:	ldr	x19, [sp, #16]
  4110b4:	ldp	x29, x30, [sp], #32
  4110b8:	ret
  4110bc:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  4110c0:	ldr	x1, [x1, #1848]
  4110c4:	blr	x1
  4110c8:	mov	x2, #0x0                   	// #0
  4110cc:	b	4110ac <ferror@plt+0xd03c>
  4110d0:	cbz	x0, 4110e4 <ferror@plt+0xd074>
  4110d4:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  4110d8:	ldr	x1, [x1, #1848]
  4110dc:	mov	x16, x1
  4110e0:	br	x16
  4110e4:	ret
  4110e8:	mov	x2, x0
  4110ec:	dmb	ish
  4110f0:	ldr	x0, [x2]
  4110f4:	ldxr	x3, [x2]
  4110f8:	cmp	x3, x0
  4110fc:	b.ne	411108 <ferror@plt+0xd098>  // b.any
  411100:	stlxr	w4, xzr, [x2]
  411104:	cbnz	w4, 4110f4 <ferror@plt+0xd084>
  411108:	dmb	ish
  41110c:	b.ne	4110ec <ferror@plt+0xd07c>  // b.any
  411110:	cbz	x0, 41111c <ferror@plt+0xd0ac>
  411114:	mov	x16, x1
  411118:	br	x16
  41111c:	ret
  411120:	cbz	x0, 411134 <ferror@plt+0xd0c4>
  411124:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  411128:	ldr	x1, [x1, #1864]
  41112c:	mov	x16, x1
  411130:	br	x16
  411134:	ret
  411138:	stp	x29, x30, [sp, #-32]!
  41113c:	mov	x29, sp
  411140:	stp	x19, x20, [sp, #16]
  411144:	cbz	x0, 41117c <ferror@plt+0xd10c>
  411148:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  41114c:	mov	x20, x0
  411150:	ldr	x1, [x1, #1864]
  411154:	blr	x1
  411158:	mov	x19, x0
  41115c:	cbz	x0, 41116c <ferror@plt+0xd0fc>
  411160:	mov	x2, x20
  411164:	mov	w1, #0x0                   	// #0
  411168:	bl	403940 <memset@plt>
  41116c:	mov	x0, x19
  411170:	ldp	x19, x20, [sp, #16]
  411174:	ldp	x29, x30, [sp], #32
  411178:	ret
  41117c:	mov	x19, #0x0                   	// #0
  411180:	b	41116c <ferror@plt+0xd0fc>
  411184:	cbz	x1, 411198 <ferror@plt+0xd128>
  411188:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  41118c:	ldr	x2, [x2, #1872]
  411190:	mov	x16, x2
  411194:	br	x16
  411198:	cbz	x0, 4111bc <ferror@plt+0xd14c>
  41119c:	stp	x29, x30, [sp, #-16]!
  4111a0:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  4111a4:	mov	x29, sp
  4111a8:	ldr	x1, [x1, #1848]
  4111ac:	blr	x1
  4111b0:	mov	x0, #0x0                   	// #0
  4111b4:	ldp	x29, x30, [sp], #16
  4111b8:	ret
  4111bc:	mov	x0, #0x0                   	// #0
  4111c0:	ret
  4111c4:	mov	x4, x0
  4111c8:	mov	x5, x1
  4111cc:	cbz	x1, 411204 <ferror@plt+0xd194>
  4111d0:	umulh	x0, x0, x1
  4111d4:	cbz	x0, 411204 <ferror@plt+0xd194>
  4111d8:	stp	x29, x30, [sp, #-16]!
  4111dc:	adrp	x3, 435000 <ferror@plt+0x30f90>
  4111e0:	adrp	x2, 435000 <ferror@plt+0x30f90>
  4111e4:	mov	x29, sp
  4111e8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4111ec:	add	x3, x3, #0x635
  4111f0:	add	x2, x2, #0x640
  4111f4:	add	x0, x0, #0x41f
  4111f8:	mov	w1, #0x4                   	// #4
  4111fc:	bl	4122b4 <ferror@plt+0xe244>
  411200:	b	411200 <ferror@plt+0xd190>
  411204:	mul	x0, x5, x4
  411208:	b	410f8c <ferror@plt+0xcf1c>
  41120c:	mov	x4, x0
  411210:	mov	x5, x1
  411214:	cbz	x1, 41124c <ferror@plt+0xd1dc>
  411218:	umulh	x0, x0, x1
  41121c:	cbz	x0, 41124c <ferror@plt+0xd1dc>
  411220:	stp	x29, x30, [sp, #-16]!
  411224:	adrp	x3, 435000 <ferror@plt+0x30f90>
  411228:	adrp	x2, 435000 <ferror@plt+0x30f90>
  41122c:	mov	x29, sp
  411230:	adrp	x0, 438000 <ferror@plt+0x33f90>
  411234:	add	x3, x3, #0x666
  411238:	add	x2, x2, #0x640
  41123c:	add	x0, x0, #0x41f
  411240:	mov	w1, #0x4                   	// #4
  411244:	bl	4122b4 <ferror@plt+0xe244>
  411248:	b	411248 <ferror@plt+0xd1d8>
  41124c:	mul	x0, x5, x4
  411250:	b	410fec <ferror@plt+0xcf7c>
  411254:	mov	x4, x1
  411258:	mov	x5, x2
  41125c:	cbz	x2, 411294 <ferror@plt+0xd224>
  411260:	umulh	x1, x1, x2
  411264:	cbz	x1, 411294 <ferror@plt+0xd224>
  411268:	stp	x29, x30, [sp, #-16]!
  41126c:	adrp	x3, 435000 <ferror@plt+0x30f90>
  411270:	adrp	x2, 435000 <ferror@plt+0x30f90>
  411274:	mov	x29, sp
  411278:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41127c:	add	x3, x3, #0x671
  411280:	add	x2, x2, #0x640
  411284:	add	x0, x0, #0x41f
  411288:	mov	w1, #0x4                   	// #4
  41128c:	bl	4122b4 <ferror@plt+0xe244>
  411290:	b	411290 <ferror@plt+0xd220>
  411294:	mul	x1, x5, x4
  411298:	b	411054 <ferror@plt+0xcfe4>
  41129c:	cbz	x1, 4112a8 <ferror@plt+0xd238>
  4112a0:	umulh	x2, x0, x1
  4112a4:	cbnz	x2, 4112b0 <ferror@plt+0xd240>
  4112a8:	mul	x0, x1, x0
  4112ac:	b	411120 <ferror@plt+0xd0b0>
  4112b0:	mov	x0, #0x0                   	// #0
  4112b4:	ret
  4112b8:	cbz	x1, 4112c4 <ferror@plt+0xd254>
  4112bc:	umulh	x2, x0, x1
  4112c0:	cbnz	x2, 4112cc <ferror@plt+0xd25c>
  4112c4:	mul	x0, x1, x0
  4112c8:	b	411138 <ferror@plt+0xd0c8>
  4112cc:	mov	x0, #0x0                   	// #0
  4112d0:	ret
  4112d4:	cbz	x2, 4112e0 <ferror@plt+0xd270>
  4112d8:	umulh	x3, x1, x2
  4112dc:	cbnz	x3, 4112e8 <ferror@plt+0xd278>
  4112e0:	mul	x1, x2, x1
  4112e4:	b	411184 <ferror@plt+0xd114>
  4112e8:	mov	x0, #0x0                   	// #0
  4112ec:	ret
  4112f0:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4112f4:	ldr	w0, [x0, #3272]
  4112f8:	cmp	w0, #0x0
  4112fc:	cset	w0, eq  // eq = none
  411300:	ret
  411304:	adrp	x3, 48d000 <ferror@plt+0x88f90>
  411308:	add	x3, x3, #0xca0
  41130c:	ldr	w1, [x3, #40]
  411310:	cbnz	w1, 41138c <ferror@plt+0xd31c>
  411314:	ldr	x5, [x0]
  411318:	cbz	x5, 411374 <ferror@plt+0xd304>
  41131c:	ldr	x4, [x0, #8]
  411320:	cbz	x4, 411374 <ferror@plt+0xd304>
  411324:	ldr	x2, [x0, #16]
  411328:	cbz	x2, 411374 <ferror@plt+0xd304>
  41132c:	adrp	x6, 48d000 <ferror@plt+0x88f90>
  411330:	add	x1, x6, #0x728
  411334:	str	x5, [x6, #1832]
  411338:	stp	x4, x2, [x1, #8]
  41133c:	ldr	x2, [x0, #24]
  411340:	cbnz	x2, 41134c <ferror@plt+0xd2dc>
  411344:	adrp	x2, 410000 <ferror@plt+0xbf90>
  411348:	add	x2, x2, #0xb54
  41134c:	str	x2, [x1, #24]
  411350:	ldp	x2, x0, [x0, #32]
  411354:	cmp	x2, #0x0
  411358:	csel	x2, x2, x5, ne  // ne = any
  41135c:	cmp	x0, #0x0
  411360:	csel	x0, x0, x4, ne  // ne = any
  411364:	stp	x2, x0, [x1, #32]
  411368:	mov	w0, #0x1                   	// #1
  41136c:	str	w0, [x3, #40]
  411370:	ret
  411374:	adrp	x2, 435000 <ferror@plt+0x30f90>
  411378:	add	x2, x2, #0x67c
  41137c:	mov	w1, #0x10                  	// #16
  411380:	adrp	x0, 438000 <ferror@plt+0x33f90>
  411384:	add	x0, x0, #0x41f
  411388:	b	4122b4 <ferror@plt+0xe244>
  41138c:	adrp	x2, 435000 <ferror@plt+0x30f90>
  411390:	add	x2, x2, #0x6cc
  411394:	b	41137c <ferror@plt+0xd30c>
  411398:	sub	sp, sp, #0x50
  41139c:	sub	sp, sp, #0x20, lsl #12
  4113a0:	stp	x29, x30, [sp]
  4113a4:	mov	x29, sp
  4113a8:	stp	x19, x20, [sp, #16]
  4113ac:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4113b0:	add	x19, x19, #0xca0
  4113b4:	mov	x0, x19
  4113b8:	stp	x21, x22, [sp, #32]
  4113bc:	bl	427b3c <ferror@plt+0x23acc>
  4113c0:	ldr	x1, [x19, #8]
  4113c4:	cbnz	x1, 4113e8 <ferror@plt+0xd378>
  4113c8:	mov	x0, x19
  4113cc:	bl	427b64 <ferror@plt+0x23af4>
  4113d0:	ldp	x29, x30, [sp]
  4113d4:	ldp	x19, x20, [sp, #16]
  4113d8:	ldp	x21, x22, [sp, #32]
  4113dc:	add	sp, sp, #0x50
  4113e0:	add	sp, sp, #0x20, lsl #12
  4113e4:	ret
  4113e8:	mov	x2, #0x20                  	// #32
  4113ec:	add	x0, sp, #0x30
  4113f0:	movk	x2, #0x2, lsl #16
  4113f4:	ldp	x20, x22, [x19, #16]
  4113f8:	ldr	x21, [x19, #32]
  4113fc:	bl	403510 <memcpy@plt>
  411400:	mov	x0, x19
  411404:	bl	427b64 <ferror@plt+0x23af4>
  411408:	adrp	x0, 435000 <ferror@plt+0x30f90>
  41140c:	add	x0, x0, #0x711
  411410:	bl	4127e4 <ferror@plt+0xe774>
  411414:	mov	w1, #0x1                   	// #1
  411418:	add	x0, sp, #0x30
  41141c:	bl	410dd4 <ferror@plt+0xcd64>
  411420:	adrp	x0, 435000 <ferror@plt+0x30f90>
  411424:	add	x0, x0, #0x742
  411428:	bl	4127e4 <ferror@plt+0xe774>
  41142c:	add	x0, sp, #0x30
  411430:	mov	w1, #0x0                   	// #0
  411434:	bl	410dd4 <ferror@plt+0xcd64>
  411438:	ucvtf	d0, x20
  41143c:	ucvtf	d1, x21
  411440:	ucvtf	d2, x22
  411444:	adrp	x0, 435000 <ferror@plt+0x30f90>
  411448:	sub	x4, x20, x21
  41144c:	mov	x3, x21
  411450:	ldr	d3, [x0, #2000]
  411454:	mov	x2, x22
  411458:	fdiv	d1, d1, d0
  41145c:	mov	x1, x20
  411460:	fdiv	d0, d2, d0
  411464:	adrp	x0, 435000 <ferror@plt+0x30f90>
  411468:	add	x0, x0, #0x770
  41146c:	fmul	d1, d1, d3
  411470:	fmul	d0, d0, d3
  411474:	bl	4127e4 <ferror@plt+0xe774>
  411478:	b	4113d0 <ferror@plt+0xd360>
  41147c:	stp	x29, x30, [sp, #-32]!
  411480:	mov	x29, sp
  411484:	stp	x19, x20, [sp, #16]
  411488:	mul	x20, x0, x1
  41148c:	mov	x0, #0x1                   	// #1
  411490:	add	x1, x20, #0x10
  411494:	bl	4039b0 <calloc@plt>
  411498:	mov	x19, x0
  41149c:	cbz	x0, 4114c8 <ferror@plt+0xd458>
  4114a0:	stp	xzr, x20, [x19]
  4114a4:	add	x19, x19, #0x10
  4114a8:	mov	x1, x20
  4114ac:	mov	w2, #0x1                   	// #1
  4114b0:	mov	w0, #0x5                   	// #5
  4114b4:	bl	410b98 <ferror@plt+0xcb28>
  4114b8:	mov	x0, x19
  4114bc:	ldp	x19, x20, [sp, #16]
  4114c0:	ldp	x29, x30, [sp], #32
  4114c4:	ret
  4114c8:	mov	x1, x20
  4114cc:	mov	w2, #0x0                   	// #0
  4114d0:	mov	w0, #0x5                   	// #5
  4114d4:	bl	410b98 <ferror@plt+0xcb28>
  4114d8:	bl	411398 <ferror@plt+0xd328>
  4114dc:	b	4114b8 <ferror@plt+0xd448>
  4114e0:	stp	x29, x30, [sp, #-32]!
  4114e4:	mov	x29, sp
  4114e8:	str	x19, [sp, #16]
  4114ec:	bl	410c88 <ferror@plt+0xcc18>
  4114f0:	mov	x19, x0
  4114f4:	cbnz	x0, 4114fc <ferror@plt+0xd48c>
  4114f8:	bl	411398 <ferror@plt+0xd328>
  4114fc:	mov	x0, x19
  411500:	ldr	x19, [sp, #16]
  411504:	ldp	x29, x30, [sp], #32
  411508:	ret
  41150c:	stp	x29, x30, [sp, #-32]!
  411510:	mov	x29, sp
  411514:	str	x19, [sp, #16]
  411518:	bl	410f30 <ferror@plt+0xcec0>
  41151c:	mov	x19, x0
  411520:	cbnz	x0, 411528 <ferror@plt+0xd4b8>
  411524:	bl	411398 <ferror@plt+0xd328>
  411528:	mov	x0, x19
  41152c:	ldr	x19, [sp, #16]
  411530:	ldp	x29, x30, [sp], #32
  411534:	ret
  411538:	stp	x29, x30, [sp, #-32]!
  41153c:	mov	x29, sp
  411540:	stp	x19, x20, [sp, #16]
  411544:	mov	x20, x0
  411548:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41154c:	ldr	x19, [x0, #3280]
  411550:	cbnz	x19, 411564 <ferror@plt+0xd4f4>
  411554:	mov	x0, x19
  411558:	ldp	x19, x20, [sp, #16]
  41155c:	ldp	x29, x30, [sp], #32
  411560:	ret
  411564:	ldr	x0, [x19]
  411568:	mov	x1, x20
  41156c:	bl	403ba0 <strcmp@plt>
  411570:	cbz	w0, 411554 <ferror@plt+0xd4e4>
  411574:	ldr	x19, [x19, #24]
  411578:	b	411550 <ferror@plt+0xd4e0>
  41157c:	stp	x29, x30, [sp, #-32]!
  411580:	mov	x29, sp
  411584:	stp	x19, x20, [sp, #16]
  411588:	mov	x20, x0
  41158c:	mov	x0, #0x20                  	// #32
  411590:	bl	410f8c <ferror@plt+0xcf1c>
  411594:	mov	x19, x0
  411598:	mov	x0, x20
  41159c:	bl	41a07c <ferror@plt+0x1600c>
  4115a0:	str	x0, [x19]
  4115a4:	mov	w0, #0x5                   	// #5
  4115a8:	str	w0, [x19, #8]
  4115ac:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4115b0:	str	xzr, [x19, #16]
  4115b4:	ldr	x1, [x0, #3280]
  4115b8:	str	x19, [x0, #3280]
  4115bc:	mov	x0, x19
  4115c0:	str	x1, [x19, #24]
  4115c4:	ldp	x19, x20, [sp, #16]
  4115c8:	ldp	x29, x30, [sp], #32
  4115cc:	ret
  4115d0:	stp	x29, x30, [sp, #-32]!
  4115d4:	mov	x29, sp
  4115d8:	stp	x19, x20, [sp, #16]
  4115dc:	mov	w20, w0
  4115e0:	mov	x19, x1
  4115e4:	mov	x0, x19
  4115e8:	bl	403580 <strlen@plt>
  4115ec:	mov	x1, x19
  4115f0:	mov	x2, x0
  4115f4:	mov	w0, w20
  4115f8:	bl	403af0 <write@plt>
  4115fc:	cmn	w0, #0x1
  411600:	b.ne	411614 <ferror@plt+0xd5a4>  // b.any
  411604:	bl	403f60 <__errno_location@plt>
  411608:	ldr	w0, [x0]
  41160c:	cmp	w0, #0x4
  411610:	b.eq	4115e4 <ferror@plt+0xd574>  // b.none
  411614:	ldp	x19, x20, [sp, #16]
  411618:	ldp	x29, x30, [sp], #32
  41161c:	ret
  411620:	stp	x29, x30, [sp, #-32]!
  411624:	and	w2, w1, #0xff
  411628:	mov	x29, sp
  41162c:	ldp	x1, x4, [x0, #8]
  411630:	str	x19, [sp, #16]
  411634:	mov	x19, x0
  411638:	add	x3, x1, #0x1
  41163c:	cmp	x3, x4
  411640:	b.cs	411668 <ferror@plt+0xd5f8>  // b.hs, b.nlast
  411644:	ldr	x0, [x0]
  411648:	str	x3, [x19, #8]
  41164c:	strb	w2, [x0, x1]
  411650:	ldp	x1, x0, [x19]
  411654:	strb	wzr, [x1, x0]
  411658:	mov	x0, x19
  41165c:	ldr	x19, [sp, #16]
  411660:	ldp	x29, x30, [sp], #32
  411664:	ret
  411668:	mov	x1, #0xffffffffffffffff    	// #-1
  41166c:	bl	41c550 <ferror@plt+0x184e0>
  411670:	b	411658 <ferror@plt+0xd5e8>
  411674:	stp	x29, x30, [sp, #-64]!
  411678:	mov	x2, #0x0                   	// #0
  41167c:	mov	x29, sp
  411680:	stp	x19, x20, [sp, #16]
  411684:	mov	x20, x1
  411688:	mov	x19, x0
  41168c:	mov	x1, #0xffffffffffffffff    	// #-1
  411690:	str	x21, [sp, #32]
  411694:	bl	424748 <ferror@plt+0x206d8>
  411698:	cbnz	w0, 411748 <ferror@plt+0xd6d8>
  41169c:	adrp	x0, 435000 <ferror@plt+0x30f90>
  4116a0:	adrp	x21, 435000 <ferror@plt+0x30f90>
  4116a4:	add	x0, x0, #0x7d8
  4116a8:	add	x21, x21, #0x7e9
  4116ac:	bl	41c330 <ferror@plt+0x182c0>
  4116b0:	mov	x20, x0
  4116b4:	ldrb	w2, [x19]
  4116b8:	cbnz	w2, 4116d8 <ferror@plt+0xd668>
  4116bc:	mov	x0, x20
  4116c0:	mov	w1, #0x0                   	// #0
  4116c4:	bl	41be08 <ferror@plt+0x17d98>
  4116c8:	ldp	x19, x20, [sp, #16]
  4116cc:	ldr	x21, [sp, #32]
  4116d0:	ldp	x29, x30, [sp], #64
  4116d4:	ret
  4116d8:	cmp	w2, #0x1f
  4116dc:	ccmp	w2, #0x9, #0x4, ls  // ls = plast
  4116e0:	b.eq	411714 <ferror@plt+0xd6a4>  // b.none
  4116e4:	cmp	w2, #0xa
  4116e8:	b.eq	411734 <ferror@plt+0xd6c4>  // b.none
  4116ec:	cmp	w2, #0xd
  4116f0:	b.ne	411738 <ferror@plt+0xd6c8>  // b.any
  4116f4:	ldrb	w0, [x19, #1]
  4116f8:	cmp	w0, #0xa
  4116fc:	b.ne	411738 <ferror@plt+0xd6c8>  // b.any
  411700:	mov	w1, w2
  411704:	mov	x0, x20
  411708:	bl	411620 <ferror@plt+0xd5b0>
  41170c:	add	x19, x19, #0x1
  411710:	b	4116b4 <ferror@plt+0xd644>
  411714:	cmp	w2, #0x7f
  411718:	b.eq	411738 <ferror@plt+0xd6c8>  // b.none
  41171c:	sub	w0, w2, #0x80
  411720:	and	w0, w0, #0xff
  411724:	cmp	w0, #0x1f
  411728:	b.ls	411738 <ferror@plt+0xd6c8>  // b.plast
  41172c:	cmp	w2, #0xd
  411730:	b.eq	4116f4 <ferror@plt+0xd684>  // b.none
  411734:	tbz	w2, #7, 411700 <ferror@plt+0xd690>
  411738:	mov	x1, x21
  41173c:	mov	x0, x20
  411740:	bl	41d03c <ferror@plt+0x18fcc>
  411744:	b	41170c <ferror@plt+0xd69c>
  411748:	adrp	x4, 437000 <ferror@plt+0x32f90>
  41174c:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  411750:	add	x7, sp, #0x38
  411754:	add	x4, x4, #0x8ec
  411758:	add	x3, x3, #0x132
  41175c:	mov	x2, x20
  411760:	mov	x0, x19
  411764:	mov	x6, #0x0                   	// #0
  411768:	mov	x5, #0x0                   	// #0
  41176c:	mov	x1, #0xffffffffffffffff    	// #-1
  411770:	str	xzr, [sp, #56]
  411774:	bl	42cd18 <ferror@plt+0x28ca8>
  411778:	cbnz	x0, 4116c8 <ferror@plt+0xd658>
  41177c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  411780:	add	x0, x0, #0xcd0
  411784:	ldr	w1, [x0, #8]
  411788:	cbnz	w1, 4117b0 <ferror@plt+0xd740>
  41178c:	mov	w1, #0x1                   	// #1
  411790:	str	w1, [x0, #8]
  411794:	ldr	x0, [sp, #56]
  411798:	adrp	x1, 435000 <ferror@plt+0x30f90>
  41179c:	add	x1, x1, #0x7f0
  4117a0:	ldr	x2, [x0, #8]
  4117a4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4117a8:	ldr	x0, [x0, #2376]
  4117ac:	bl	404020 <fprintf@plt>
  4117b0:	ldr	x0, [sp, #56]
  4117b4:	bl	408bb8 <ferror@plt+0x4b48>
  4117b8:	mov	x0, x19
  4117bc:	bl	41a07c <ferror@plt+0x1600c>
  4117c0:	b	4116c8 <ferror@plt+0xd658>
  4117c4:	cmp	w2, #0x10
  4117c8:	b.ne	4117d4 <ferror@plt+0xd764>  // b.any
  4117cc:	mov	w3, #0x7830                	// #30768
  4117d0:	strh	w3, [x0], #2
  4117d4:	mov	x4, x1
  4117d8:	mov	w5, w2
  4117dc:	mov	w3, #0x0                   	// #0
  4117e0:	cbnz	x4, 411804 <ferror@plt+0xd794>
  4117e4:	cmp	w3, #0x18
  4117e8:	b.gt	4117fc <ferror@plt+0xd78c>
  4117ec:	add	x0, x0, w3, sxtw
  4117f0:	mov	w2, w2
  4117f4:	mov	x4, x0
  4117f8:	cbnz	x1, 411810 <ferror@plt+0xd7a0>
  4117fc:	strb	wzr, [x0]
  411800:	ret
  411804:	udiv	x4, x4, x5
  411808:	add	w3, w3, #0x1
  41180c:	b	4117e0 <ferror@plt+0xd770>
  411810:	udiv	x5, x1, x2
  411814:	msub	x1, x5, x2, x1
  411818:	and	w3, w1, #0xff
  41181c:	cmp	x1, #0x9
  411820:	b.hi	411838 <ferror@plt+0xd7c8>  // b.pmore
  411824:	add	w3, w3, #0x30
  411828:	mov	x1, x5
  41182c:	sub	x4, x4, #0x1
  411830:	strb	w3, [x4]
  411834:	b	4117f8 <ferror@plt+0xd788>
  411838:	add	w3, w3, #0x57
  41183c:	b	411828 <ferror@plt+0xd7b8>
  411840:	stp	x29, x30, [sp, #-48]!
  411844:	mov	x29, sp
  411848:	stp	x19, x20, [sp, #16]
  41184c:	and	w19, w1, #0xfffffffc
  411850:	mov	x20, x0
  411854:	str	x21, [sp, #32]
  411858:	cmp	w19, #0x20
  41185c:	mov	w21, w1
  411860:	b.eq	411934 <ferror@plt+0xd8c4>  // b.none
  411864:	b.gt	411890 <ferror@plt+0xd820>
  411868:	cmp	w19, #0x8
  41186c:	b.eq	41191c <ferror@plt+0xd8ac>  // b.none
  411870:	cmp	w19, #0x10
  411874:	b.eq	411928 <ferror@plt+0xd8b8>  // b.none
  411878:	cmp	w19, #0x4
  41187c:	b.eq	4118c8 <ferror@plt+0xd858>  // b.none
  411880:	cbnz	w1, 4118a0 <ferror@plt+0xd830>
  411884:	adrp	x1, 432000 <ferror@plt+0x2df90>
  411888:	add	x1, x1, #0xda7
  41188c:	b	411948 <ferror@plt+0xd8d8>
  411890:	cmp	w19, #0x40
  411894:	b.eq	411940 <ferror@plt+0xd8d0>  // b.none
  411898:	cmp	w19, #0x80
  41189c:	b.eq	411950 <ferror@plt+0xd8e0>  // b.none
  4118a0:	mov	x0, x20
  4118a4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4118a8:	add	x1, x1, #0x836
  4118ac:	bl	403da0 <strcpy@plt>
  4118b0:	sxtw	x1, w19
  4118b4:	cbnz	w19, 41195c <ferror@plt+0xd8ec>
  4118b8:	mov	w0, #0x30                  	// #48
  4118bc:	strh	w0, [x20, #4]
  4118c0:	mov	w19, #0x1                   	// #1
  4118c4:	b	4118d8 <ferror@plt+0xd868>
  4118c8:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4118cc:	add	x1, x1, #0x812
  4118d0:	mov	w19, #0x0                   	// #0
  4118d4:	bl	403da0 <strcpy@plt>
  4118d8:	tbz	w21, #0, 4118ec <ferror@plt+0xd87c>
  4118dc:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4118e0:	mov	x0, x20
  4118e4:	add	x1, x1, #0x83b
  4118e8:	bl	403900 <strcat@plt>
  4118ec:	tst	w21, #0x1c
  4118f0:	b.eq	411904 <ferror@plt+0xd894>  // b.none
  4118f4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4118f8:	mov	x0, x20
  4118fc:	add	x1, x1, #0x847
  411900:	bl	403900 <strcat@plt>
  411904:	mov	w0, #0x2                   	// #2
  411908:	sub	w0, w0, w19
  41190c:	ldp	x19, x20, [sp, #16]
  411910:	ldr	x21, [sp, #32]
  411914:	ldp	x29, x30, [sp], #48
  411918:	ret
  41191c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411920:	add	x1, x1, #0x818
  411924:	b	4118d0 <ferror@plt+0xd860>
  411928:	adrp	x1, 435000 <ferror@plt+0x30f90>
  41192c:	add	x1, x1, #0x821
  411930:	b	4118d0 <ferror@plt+0xd860>
  411934:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411938:	add	x1, x1, #0x829
  41193c:	b	4118d0 <ferror@plt+0xd860>
  411940:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411944:	add	x1, x1, #0x831
  411948:	bl	403da0 <strcpy@plt>
  41194c:	b	4118c0 <ferror@plt+0xd850>
  411950:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  411954:	add	x1, x1, #0x745
  411958:	b	411948 <ferror@plt+0xd8d8>
  41195c:	add	x0, x20, #0x4
  411960:	mov	w2, #0x10                  	// #16
  411964:	bl	4117c4 <ferror@plt+0xd754>
  411968:	b	4118c0 <ferror@plt+0xd850>
  41196c:	stp	x29, x30, [sp, #-32]!
  411970:	mov	x29, sp
  411974:	str	x19, [sp, #16]
  411978:	mov	x19, x0
  41197c:	ldr	w0, [x0, #8]
  411980:	cmp	w0, #0x5
  411984:	b.ne	41199c <ferror@plt+0xd92c>  // b.any
  411988:	ldr	x1, [x19, #16]
  41198c:	cbnz	x1, 41199c <ferror@plt+0xd92c>
  411990:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  411994:	ldr	x0, [x2, #3280]
  411998:	cbnz	x0, 4119a8 <ferror@plt+0xd938>
  41199c:	ldr	x19, [sp, #16]
  4119a0:	ldp	x29, x30, [sp], #32
  4119a4:	ret
  4119a8:	cmp	x0, x19
  4119ac:	b.ne	4119dc <ferror@plt+0xd96c>  // b.any
  4119b0:	ldr	x0, [x19, #24]
  4119b4:	cbz	x1, 4119d4 <ferror@plt+0xd964>
  4119b8:	str	x0, [x1, #24]
  4119bc:	ldr	x0, [x19]
  4119c0:	bl	4110d0 <ferror@plt+0xd060>
  4119c4:	mov	x0, x19
  4119c8:	ldr	x19, [sp, #16]
  4119cc:	ldp	x29, x30, [sp], #32
  4119d0:	b	4110d0 <ferror@plt+0xd060>
  4119d4:	str	x0, [x2, #3280]
  4119d8:	b	4119bc <ferror@plt+0xd94c>
  4119dc:	mov	x1, x0
  4119e0:	ldr	x0, [x0, #24]
  4119e4:	b	411998 <ferror@plt+0xd928>
  4119e8:	stp	x29, x30, [sp, #-144]!
  4119ec:	mov	x29, sp
  4119f0:	stp	x19, x20, [sp, #16]
  4119f4:	mov	x20, x2
  4119f8:	str	x21, [sp, #32]
  4119fc:	mov	x21, x0
  411a00:	add	x0, sp, #0x50
  411a04:	bl	411840 <ferror@plt+0xd7d0>
  411a08:	mov	w19, w0
  411a0c:	cbnz	x20, 411a18 <ferror@plt+0xd9a8>
  411a10:	adrp	x20, 435000 <ferror@plt+0x30f90>
  411a14:	add	x20, x20, #0x84b
  411a18:	bl	403810 <getpid@plt>
  411a1c:	sxtw	x1, w0
  411a20:	cbnz	w0, 411ac4 <ferror@plt+0xda54>
  411a24:	mov	w0, #0x30                  	// #48
  411a28:	strh	w0, [sp, #48]
  411a2c:	cbz	x21, 411ad4 <ferror@plt+0xda64>
  411a30:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411a34:	add	x1, x1, #0xc93
  411a38:	mov	w0, w19
  411a3c:	bl	4115d0 <ferror@plt+0xd560>
  411a40:	mov	w0, w19
  411a44:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411a48:	add	x1, x1, #0x85f
  411a4c:	bl	4115d0 <ferror@plt+0xd560>
  411a50:	add	x1, sp, #0x30
  411a54:	mov	w0, w19
  411a58:	bl	4115d0 <ferror@plt+0xd560>
  411a5c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  411a60:	mov	w0, w19
  411a64:	add	x1, x1, #0xf03
  411a68:	bl	4115d0 <ferror@plt+0xd560>
  411a6c:	cbz	x21, 411a8c <ferror@plt+0xda1c>
  411a70:	mov	x1, x21
  411a74:	mov	w0, w19
  411a78:	bl	4115d0 <ferror@plt+0xd560>
  411a7c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411a80:	mov	w0, w19
  411a84:	add	x1, x1, #0xba0
  411a88:	bl	4115d0 <ferror@plt+0xd560>
  411a8c:	add	x1, sp, #0x50
  411a90:	mov	w0, w19
  411a94:	bl	4115d0 <ferror@plt+0xd560>
  411a98:	mov	w0, w19
  411a9c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  411aa0:	add	x1, x1, #0xf04
  411aa4:	bl	4115d0 <ferror@plt+0xd560>
  411aa8:	mov	x1, x20
  411aac:	mov	w0, w19
  411ab0:	bl	4115d0 <ferror@plt+0xd560>
  411ab4:	ldp	x19, x20, [sp, #16]
  411ab8:	ldr	x21, [sp, #32]
  411abc:	ldp	x29, x30, [sp], #144
  411ac0:	ret
  411ac4:	add	x0, sp, #0x30
  411ac8:	mov	w2, #0xa                   	// #10
  411acc:	bl	4117c4 <ferror@plt+0xd754>
  411ad0:	b	411a2c <ferror@plt+0xd9bc>
  411ad4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411ad8:	add	x1, x1, #0x85a
  411adc:	b	411a38 <ferror@plt+0xd9c8>
  411ae0:	stp	x29, x30, [sp, #-176]!
  411ae4:	mov	x29, sp
  411ae8:	stp	x19, x20, [sp, #16]
  411aec:	mov	w19, w1
  411af0:	stp	x21, x22, [sp, #32]
  411af4:	mov	x21, x0
  411af8:	and	w0, w1, #0x3c
  411afc:	stp	x23, x24, [sp, #48]
  411b00:	mov	x22, x2
  411b04:	mov	x23, x3
  411b08:	stp	x25, x26, [sp, #64]
  411b0c:	orr	w0, w0, w1, asr #8
  411b10:	stp	x27, x28, [sp, #80]
  411b14:	cbz	w0, 411b34 <ferror@plt+0xdac4>
  411b18:	tbz	w19, #0, 411b90 <ferror@plt+0xdb20>
  411b1c:	mov	x3, x23
  411b20:	mov	x2, x22
  411b24:	mov	w1, w19
  411b28:	mov	x0, x21
  411b2c:	bl	4119e8 <ferror@plt+0xd978>
  411b30:	b	411b74 <ferror@plt+0xdb04>
  411b34:	adrp	x0, 435000 <ferror@plt+0x30f90>
  411b38:	add	x0, x0, #0x869
  411b3c:	bl	40873c <ferror@plt+0x46cc>
  411b40:	mov	x20, x0
  411b44:	tst	w19, #0xc0
  411b48:	b.eq	411b74 <ferror@plt+0xdb04>  // b.none
  411b4c:	cbz	x0, 411b74 <ferror@plt+0xdb04>
  411b50:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411b54:	add	x1, x1, #0xcad
  411b58:	bl	403ba0 <strcmp@plt>
  411b5c:	cbz	w0, 411b18 <ferror@plt+0xdaa8>
  411b60:	cbz	x21, 411b74 <ferror@plt+0xdb04>
  411b64:	mov	x1, x21
  411b68:	mov	x0, x20
  411b6c:	bl	403eb0 <strstr@plt>
  411b70:	cbnz	x0, 411b18 <ferror@plt+0xdaa8>
  411b74:	ldp	x19, x20, [sp, #16]
  411b78:	ldp	x21, x22, [sp, #32]
  411b7c:	ldp	x23, x24, [sp, #48]
  411b80:	ldp	x25, x26, [sp, #64]
  411b84:	ldp	x27, x28, [sp, #80]
  411b88:	ldp	x29, x30, [sp], #176
  411b8c:	ret
  411b90:	mov	w1, w19
  411b94:	add	x0, sp, #0x70
  411b98:	bl	411840 <ferror@plt+0xd7d0>
  411b9c:	mov	w23, w0
  411ba0:	mov	x0, #0x0                   	// #0
  411ba4:	bl	41c330 <ferror@plt+0x182c0>
  411ba8:	mov	x20, x0
  411bac:	tst	w19, #0x1c
  411bb0:	b.eq	411bc0 <ferror@plt+0xdb50>  // b.none
  411bb4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411bb8:	add	x1, x1, #0xc93
  411bbc:	bl	41c1d4 <ferror@plt+0x18164>
  411bc0:	cbnz	x21, 411bd4 <ferror@plt+0xdb64>
  411bc4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411bc8:	mov	x0, x20
  411bcc:	add	x1, x1, #0x85b
  411bd0:	bl	41c1d4 <ferror@plt+0x18164>
  411bd4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  411bd8:	and	w19, w19, #0xfffffffc
  411bdc:	ldr	w0, [x0, #2368]
  411be0:	bics	wzr, w19, w0
  411be4:	b.ne	411c0c <ferror@plt+0xdb9c>  // b.any
  411be8:	bl	4261b8 <ferror@plt+0x22148>
  411bec:	mov	x19, x0
  411bf0:	cbnz	x0, 411c90 <ferror@plt+0xdc20>
  411bf4:	bl	403810 <getpid@plt>
  411bf8:	sxtw	x2, w0
  411bfc:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411c00:	mov	x0, x20
  411c04:	add	x1, x1, #0x87a
  411c08:	bl	41d03c <ferror@plt+0x18fcc>
  411c0c:	cbz	x21, 411c28 <ferror@plt+0xdbb8>
  411c10:	mov	x1, x21
  411c14:	mov	x0, x20
  411c18:	bl	41c1d4 <ferror@plt+0x18164>
  411c1c:	mov	x0, x20
  411c20:	mov	w1, #0x2d                  	// #45
  411c24:	bl	411620 <ferror@plt+0xd5b0>
  411c28:	add	x1, sp, #0x70
  411c2c:	mov	x0, x20
  411c30:	bl	41c1d4 <ferror@plt+0x18164>
  411c34:	adrp	x1, 437000 <ferror@plt+0x32f90>
  411c38:	mov	x0, x20
  411c3c:	add	x1, x1, #0xf04
  411c40:	bl	41c1d4 <ferror@plt+0x18164>
  411c44:	cbnz	x22, 411cb0 <ferror@plt+0xdc40>
  411c48:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411c4c:	mov	x0, x20
  411c50:	add	x1, x1, #0x84b
  411c54:	bl	41c1d4 <ferror@plt+0x18164>
  411c58:	mov	x0, x20
  411c5c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411c60:	add	x1, x1, #0xc93
  411c64:	bl	41c1d4 <ferror@plt+0x18164>
  411c68:	mov	w1, #0x0                   	// #0
  411c6c:	mov	x0, x20
  411c70:	bl	41be08 <ferror@plt+0x17d98>
  411c74:	mov	x1, x0
  411c78:	mov	x19, x0
  411c7c:	mov	w0, w23
  411c80:	bl	4115d0 <ferror@plt+0xd560>
  411c84:	mov	x0, x19
  411c88:	bl	4110d0 <ferror@plt+0xd060>
  411c8c:	b	411b74 <ferror@plt+0xdb04>
  411c90:	bl	403810 <getpid@plt>
  411c94:	sxtw	x3, w0
  411c98:	mov	x2, x19
  411c9c:	mov	x0, x20
  411ca0:	adrp	x1, 435000 <ferror@plt+0x30f90>
  411ca4:	add	x1, x1, #0x88a
  411ca8:	bl	41d03c <ferror@plt+0x18fcc>
  411cac:	b	411c0c <ferror@plt+0xdb9c>
  411cb0:	mov	x0, x22
  411cb4:	bl	41c330 <ferror@plt+0x182c0>
  411cb8:	ldr	x19, [x0]
  411cbc:	adrp	x24, 435000 <ferror@plt+0x30f90>
  411cc0:	adrp	x25, 435000 <ferror@plt+0x30f90>
  411cc4:	mov	x21, x0
  411cc8:	add	x24, x24, #0x895
  411ccc:	add	x25, x25, #0x7e9
  411cd0:	ldp	x22, x0, [x21]
  411cd4:	add	x0, x22, x0
  411cd8:	cmp	x19, x0
  411cdc:	b.cc	411d08 <ferror@plt+0xdc98>  // b.lo, b.ul, b.last
  411ce0:	add	x0, sp, #0x68
  411ce4:	bl	42bea4 <ferror@plt+0x27e34>
  411ce8:	cbz	w0, 411e18 <ferror@plt+0xdda8>
  411cec:	ldr	x1, [x21]
  411cf0:	mov	x0, x20
  411cf4:	bl	41c1d4 <ferror@plt+0x18164>
  411cf8:	mov	x0, x21
  411cfc:	mov	w1, #0x1                   	// #1
  411d00:	bl	41be08 <ferror@plt+0x17d98>
  411d04:	b	411c58 <ferror@plt+0xdbe8>
  411d08:	mov	x1, #0xffffffffffffffff    	// #-1
  411d0c:	mov	x0, x19
  411d10:	bl	423ba4 <ferror@plt+0x1fb34>
  411d14:	mov	w1, w0
  411d18:	cmn	w0, #0x3
  411d1c:	b.ls	411d70 <ferror@plt+0xdd00>  // b.plast
  411d20:	ldrb	w1, [x19]
  411d24:	sub	x22, x19, x22
  411d28:	and	x19, x22, #0xffffffff
  411d2c:	mov	x0, x25
  411d30:	add	w22, w22, #0x4
  411d34:	bl	41a234 <ferror@plt+0x161c4>
  411d38:	mov	x26, x0
  411d3c:	mov	x1, x19
  411d40:	mov	x0, x21
  411d44:	mov	x2, #0x1                   	// #1
  411d48:	bl	41cbcc <ferror@plt+0x18b5c>
  411d4c:	mov	x1, x19
  411d50:	mov	x2, x26
  411d54:	mov	x0, x21
  411d58:	bl	41c4cc <ferror@plt+0x1845c>
  411d5c:	ldr	x19, [x21]
  411d60:	mov	x0, x26
  411d64:	add	x19, x19, x22
  411d68:	bl	4110d0 <ferror@plt+0xd060>
  411d6c:	b	411cd0 <ferror@plt+0xdc60>
  411d70:	cmp	w0, #0xd
  411d74:	adrp	x27, 44f000 <ferror@plt+0x4af90>
  411d78:	b.ne	411ddc <ferror@plt+0xdd6c>  // b.any
  411d7c:	ldrb	w0, [x19, #1]
  411d80:	cmp	w0, #0xa
  411d84:	b.eq	411e04 <ferror@plt+0xdd94>  // b.none
  411d88:	mov	x0, x24
  411d8c:	bl	41a234 <ferror@plt+0x161c4>
  411d90:	ldr	x1, [x27, #816]
  411d94:	mov	x26, x0
  411d98:	ldrb	w0, [x19]
  411d9c:	sub	x22, x19, x22
  411da0:	and	x28, x22, #0xffffffff
  411da4:	add	w22, w22, #0x6
  411da8:	ldrb	w2, [x1, x0]
  411dac:	mov	x1, x28
  411db0:	mov	x0, x21
  411db4:	bl	41cbcc <ferror@plt+0x18b5c>
  411db8:	mov	x2, x26
  411dbc:	mov	x1, x28
  411dc0:	mov	x0, x21
  411dc4:	bl	41c4cc <ferror@plt+0x1845c>
  411dc8:	mov	x0, x26
  411dcc:	bl	4110d0 <ferror@plt+0xd060>
  411dd0:	ldr	x19, [x21]
  411dd4:	add	x19, x19, x22
  411dd8:	b	411cd0 <ferror@plt+0xdc60>
  411ddc:	cmp	w0, #0x1f
  411de0:	ccmp	w0, #0x9, #0x4, ls  // ls = plast
  411de4:	b.eq	411df0 <ferror@plt+0xdd80>  // b.none
  411de8:	cmp	w0, #0xa
  411dec:	b	411d84 <ferror@plt+0xdd14>
  411df0:	cmp	w0, #0x7f
  411df4:	b.eq	411d88 <ferror@plt+0xdd18>  // b.none
  411df8:	sub	w0, w0, #0x80
  411dfc:	cmp	w0, #0x1f
  411e00:	b.ls	411d88 <ferror@plt+0xdd18>  // b.plast
  411e04:	ldrb	w0, [x19]
  411e08:	ldr	x1, [x27, #816]
  411e0c:	ldrb	w0, [x1, x0]
  411e10:	add	x19, x19, x0
  411e14:	b	411cd0 <ferror@plt+0xdc60>
  411e18:	ldr	x0, [x21]
  411e1c:	ldr	x1, [sp, #104]
  411e20:	bl	411674 <ferror@plt+0xd604>
  411e24:	mov	x1, x0
  411e28:	mov	x19, x0
  411e2c:	mov	x0, x20
  411e30:	bl	41c1d4 <ferror@plt+0x18164>
  411e34:	mov	x0, x19
  411e38:	bl	4110d0 <ferror@plt+0xd060>
  411e3c:	b	411cf8 <ferror@plt+0xdc88>
  411e40:	stp	x29, x30, [sp, #-16]!
  411e44:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  411e48:	mov	x29, sp
  411e4c:	ldr	w0, [x0, #3292]
  411e50:	cbz	w0, 411e5c <ferror@plt+0xddec>
  411e54:	mov	w0, #0x1                   	// #1
  411e58:	bl	403550 <_exit@plt>
  411e5c:	bl	403b10 <abort@plt>
  411e60:	stp	x29, x30, [sp, #-48]!
  411e64:	mov	x29, sp
  411e68:	stp	x19, x20, [sp, #16]
  411e6c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  411e70:	add	x19, x19, #0xcd0
  411e74:	add	x19, x19, #0x10
  411e78:	mov	w20, #0xfd                  	// #253
  411e7c:	and	w20, w0, w20
  411e80:	mov	x0, x19
  411e84:	str	x21, [sp, #32]
  411e88:	bl	427b3c <ferror@plt+0x23acc>
  411e8c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  411e90:	orr	w20, w20, #0x4
  411e94:	ldr	w21, [x0, #2372]
  411e98:	str	w20, [x0, #2372]
  411e9c:	mov	x0, x19
  411ea0:	bl	427b64 <ferror@plt+0x23af4>
  411ea4:	mov	w0, w21
  411ea8:	ldp	x19, x20, [sp, #16]
  411eac:	ldr	x21, [sp, #32]
  411eb0:	ldp	x29, x30, [sp], #48
  411eb4:	ret
  411eb8:	stp	x29, x30, [sp, #-48]!
  411ebc:	mov	x29, sp
  411ec0:	stp	x19, x20, [sp, #16]
  411ec4:	str	x21, [sp, #32]
  411ec8:	cbnz	x0, 411f28 <ferror@plt+0xdeb8>
  411ecc:	adrp	x19, 46f000 <ferror@plt+0x6af90>
  411ed0:	add	x19, x19, #0x72e
  411ed4:	adrp	x21, 48d000 <ferror@plt+0x88f90>
  411ed8:	add	x21, x21, #0xcd0
  411edc:	and	w20, w1, #0xfffffffd
  411ee0:	add	x0, x21, #0x10
  411ee4:	bl	427b3c <ferror@plt+0x23acc>
  411ee8:	orr	w20, w20, #0x4
  411eec:	mov	x0, x19
  411ef0:	bl	411538 <ferror@plt+0xd4c8>
  411ef4:	cbnz	x0, 411f00 <ferror@plt+0xde90>
  411ef8:	mov	x0, x19
  411efc:	bl	41157c <ferror@plt+0xd50c>
  411f00:	ldr	w19, [x0, #8]
  411f04:	str	w20, [x0, #8]
  411f08:	bl	41196c <ferror@plt+0xd8fc>
  411f0c:	add	x0, x21, #0x10
  411f10:	bl	427b64 <ferror@plt+0x23af4>
  411f14:	mov	w0, w19
  411f18:	ldp	x19, x20, [sp, #16]
  411f1c:	ldr	x21, [sp, #32]
  411f20:	ldp	x29, x30, [sp], #48
  411f24:	ret
  411f28:	mov	x19, x0
  411f2c:	b	411ed4 <ferror@plt+0xde64>
  411f30:	stp	x29, x30, [sp, #-64]!
  411f34:	mov	x29, sp
  411f38:	stp	x19, x20, [sp, #16]
  411f3c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  411f40:	add	x19, x19, #0xcd0
  411f44:	stp	x21, x22, [sp, #32]
  411f48:	add	x22, x19, #0x10
  411f4c:	mov	x20, x1
  411f50:	mov	x21, x0
  411f54:	mov	x0, x22
  411f58:	str	x23, [sp, #48]
  411f5c:	bl	427b3c <ferror@plt+0x23acc>
  411f60:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  411f64:	str	x20, [x19, #24]
  411f68:	ldr	x23, [x0, #1936]
  411f6c:	str	x21, [x0, #1936]
  411f70:	mov	x0, x22
  411f74:	bl	427b64 <ferror@plt+0x23af4>
  411f78:	mov	x0, x23
  411f7c:	ldp	x19, x20, [sp, #16]
  411f80:	ldp	x21, x22, [sp, #32]
  411f84:	ldr	x23, [sp, #48]
  411f88:	ldp	x29, x30, [sp], #64
  411f8c:	ret
  411f90:	stp	x29, x30, [sp, #-48]!
  411f94:	mov	x29, sp
  411f98:	stp	x19, x20, [sp, #16]
  411f9c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  411fa0:	add	x19, x19, #0xcd0
  411fa4:	stp	x21, x22, [sp, #32]
  411fa8:	add	x22, x19, #0x10
  411fac:	mov	x20, x1
  411fb0:	mov	x21, x0
  411fb4:	mov	x0, x22
  411fb8:	bl	427b3c <ferror@plt+0x23acc>
  411fbc:	stp	x21, x20, [x19, #32]
  411fc0:	mov	x0, x22
  411fc4:	ldp	x19, x20, [sp, #16]
  411fc8:	ldp	x21, x22, [sp, #32]
  411fcc:	ldp	x29, x30, [sp], #48
  411fd0:	b	427b64 <ferror@plt+0x23af4>
  411fd4:	stp	x29, x30, [sp, #-240]!
  411fd8:	mov	x29, sp
  411fdc:	stp	x19, x20, [sp, #16]
  411fe0:	stp	x21, x22, [sp, #32]
  411fe4:	ands	w22, w1, #0xfffffffc
  411fe8:	stp	x23, x24, [sp, #48]
  411fec:	stp	x25, x26, [sp, #64]
  411ff0:	stp	x27, x28, [sp, #80]
  411ff4:	b.eq	41208c <ferror@plt+0xe01c>  // b.none
  411ff8:	ldp	x4, x5, [x3]
  411ffc:	stp	x4, x5, [sp, #144]
  412000:	mov	x20, x0
  412004:	mov	x0, x2
  412008:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41200c:	ldp	x2, x3, [x3, #16]
  412010:	add	x19, x19, #0xcd0
  412014:	mov	w23, w1
  412018:	add	x1, sp, #0x90
  41201c:	stp	x2, x3, [sp, #160]
  412020:	bl	41a1fc <ferror@plt+0x1618c>
  412024:	mov	x21, x0
  412028:	ldr	x1, [x19, #48]
  41202c:	cbz	x1, 4120ec <ferror@plt+0xe07c>
  412030:	ldr	x24, [x1]
  412034:	mov	x0, x1
  412038:	bl	419b0c <ferror@plt+0x15a9c>
  41203c:	str	x0, [x19, #48]
  412040:	mov	x1, x20
  412044:	ldr	x0, [x24]
  412048:	bl	41d0cc <ferror@plt+0x1905c>
  41204c:	cbnz	w0, 4120a8 <ferror@plt+0xe038>
  412050:	ldr	w0, [x24, #8]
  412054:	bics	wzr, w0, w22
  412058:	b.ne	4120a8 <ferror@plt+0xe038>  // b.any
  41205c:	ldr	x0, [x24, #16]
  412060:	mov	x1, x21
  412064:	bl	415a60 <ferror@plt+0x119f0>
  412068:	cbz	w0, 4120a8 <ferror@plt+0xe038>
  41206c:	ldr	x0, [x24]
  412070:	bl	4110d0 <ferror@plt+0xd060>
  412074:	ldr	x0, [x24, #16]
  412078:	bl	4110d0 <ferror@plt+0xd060>
  41207c:	mov	x0, x24
  412080:	bl	4110d0 <ferror@plt+0xd060>
  412084:	mov	x0, x21
  412088:	bl	4110d0 <ferror@plt+0xd060>
  41208c:	ldp	x19, x20, [sp, #16]
  412090:	ldp	x21, x22, [sp, #32]
  412094:	ldp	x23, x24, [sp, #48]
  412098:	ldp	x25, x26, [sp, #64]
  41209c:	ldp	x27, x28, [sp, #80]
  4120a0:	ldp	x29, x30, [sp], #240
  4120a4:	ret
  4120a8:	ldr	w1, [x24, #8]
  4120ac:	add	x0, sp, #0xb0
  4120b0:	bl	411840 <ferror@plt+0xd7d0>
  4120b4:	ldr	x2, [x24, #16]
  4120b8:	add	x1, sp, #0xb0
  4120bc:	adrp	x0, 435000 <ferror@plt+0x30f90>
  4120c0:	add	x0, x0, #0x89c
  4120c4:	bl	41a234 <ferror@plt+0x161c4>
  4120c8:	mov	x2, x0
  4120cc:	mov	w1, w22
  4120d0:	orr	w22, w22, #0x2
  4120d4:	mov	x3, #0x0                   	// #0
  4120d8:	mov	x24, x0
  4120dc:	mov	x0, x20
  4120e0:	bl	411ae0 <ferror@plt+0xda70>
  4120e4:	mov	x0, x24
  4120e8:	bl	4110d0 <ferror@plt+0xd060>
  4120ec:	sxtw	x27, w22
  4120f0:	mov	w28, #0x40                  	// #64
  4120f4:	sub	w28, w28, #0x1
  4120f8:	lsr	x0, x27, x28
  4120fc:	tbnz	w0, #0, 412108 <ferror@plt+0xe098>
  412100:	cbnz	w28, 4120f4 <ferror@plt+0xe084>
  412104:	b	412084 <ferror@plt+0xe014>
  412108:	cmp	x20, #0x0
  41210c:	adrp	x24, 46f000 <ferror@plt+0x6af90>
  412110:	add	x24, x24, #0x72e
  412114:	adrp	x26, 48d000 <ferror@plt+0x88f90>
  412118:	csel	x0, x20, x24, ne  // ne = any
  41211c:	add	x26, x26, #0x944
  412120:	str	x0, [sp, #104]
  412124:	adrp	x0, 411000 <ferror@plt+0xcf90>
  412128:	add	x0, x0, #0x9e8
  41212c:	str	x0, [sp, #112]
  412130:	mov	w0, #0x1                   	// #1
  412134:	lsl	w24, w0, w28
  412138:	tst	w22, w24
  41213c:	b.eq	412298 <ferror@plt+0xe228>  // b.none
  412140:	tbz	w23, #1, 412148 <ferror@plt+0xe0d8>
  412144:	orr	w24, w24, #0x2
  412148:	tbz	w23, #0, 412150 <ferror@plt+0xe0e0>
  41214c:	orr	w24, w24, #0x1
  412150:	add	x0, x19, #0x10
  412154:	bl	427b3c <ferror@plt+0x23acc>
  412158:	add	x0, x19, #0x38
  41215c:	bl	427eac <ferror@plt+0x23e3c>
  412160:	mov	x25, x0
  412164:	ldr	x0, [sp, #104]
  412168:	bl	411538 <ferror@plt+0xd4c8>
  41216c:	cbz	w25, 412174 <ferror@plt+0xe104>
  412170:	orr	w24, w24, #0x1
  412174:	add	w1, w25, #0x1
  412178:	cbz	x0, 4121c4 <ferror@plt+0xe154>
  41217c:	ldr	w2, [x0, #8]
  412180:	ldr	w3, [x26]
  412184:	orr	w2, w2, w3
  412188:	tst	w2, w24
  41218c:	b.eq	412194 <ferror@plt+0xe124>  // b.none
  412190:	orr	w24, w24, #0x2
  412194:	and	w2, w24, #0x1
  412198:	str	w2, [sp, #128]
  41219c:	tbnz	w24, #0, 412264 <ferror@plt+0xe1f4>
  4121a0:	cmp	x0, #0x0
  4121a4:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  4121a8:	b.eq	4121b4 <ferror@plt+0xe144>  // b.none
  4121ac:	ldr	x0, [x0, #16]
  4121b0:	cbnz	x0, 4121cc <ferror@plt+0xe15c>
  4121b4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4121b8:	ldr	x3, [x19, #24]
  4121bc:	ldr	x6, [x0, #1936]
  4121c0:	b	4121dc <ferror@plt+0xe16c>
  4121c4:	mov	w2, #0x5                   	// #5
  4121c8:	b	412180 <ferror@plt+0xe110>
  4121cc:	ldr	w2, [x0, #4]
  4121d0:	bics	wzr, w24, w2
  4121d4:	b.ne	41225c <ferror@plt+0xe1ec>  // b.any
  4121d8:	ldp	x6, x3, [x0, #8]
  4121dc:	add	x0, x19, #0x10
  4121e0:	str	x6, [sp, #120]
  4121e4:	str	w1, [sp, #132]
  4121e8:	str	x3, [sp, #136]
  4121ec:	bl	427b64 <ferror@plt+0x23af4>
  4121f0:	ldr	w1, [sp, #132]
  4121f4:	add	x0, x19, #0x38
  4121f8:	mov	w1, w1
  4121fc:	bl	427ec4 <ferror@plt+0x23e54>
  412200:	ldr	x6, [sp, #120]
  412204:	mov	x0, x20
  412208:	ldr	x3, [sp, #136]
  41220c:	mov	x2, x21
  412210:	mov	w1, w24
  412214:	blr	x6
  412218:	and	w0, w24, #0x6
  41221c:	cmp	w0, #0x2
  412220:	b.ne	412270 <ferror@plt+0xe200>  // b.any
  412224:	ldr	x6, [x19, #32]
  412228:	cbz	x6, 412270 <ferror@plt+0xe200>
  41222c:	ldr	x3, [x19, #40]
  412230:	mov	x2, x21
  412234:	mov	w1, w24
  412238:	mov	x0, x20
  41223c:	blr	x6
  412240:	cmp	w0, #0x0
  412244:	cset	w0, eq  // eq = none
  412248:	tbz	w24, #1, 41228c <ferror@plt+0xe21c>
  41224c:	ldr	w1, [x19, #12]
  412250:	cbz	w1, 412278 <ferror@plt+0xe208>
  412254:	cbnz	w0, 41228c <ferror@plt+0xe21c>
  412258:	bl	411e40 <ferror@plt+0xddd0>
  41225c:	ldr	x0, [x0, #24]
  412260:	b	4121b0 <ferror@plt+0xe140>
  412264:	mov	x3, #0x0                   	// #0
  412268:	ldr	x6, [sp, #112]
  41226c:	b	4121dc <ferror@plt+0xe16c>
  412270:	mov	w0, #0x0                   	// #0
  412274:	b	412248 <ferror@plt+0xe1d8>
  412278:	cbnz	w0, 41228c <ferror@plt+0xe21c>
  41227c:	ldr	w0, [sp, #128]
  412280:	cbnz	w0, 4122b0 <ferror@plt+0xe240>
  412284:	mov	w0, #0x5                   	// #5
  412288:	bl	4035c0 <raise@plt>
  41228c:	mov	w1, w25
  412290:	add	x0, x19, #0x38
  412294:	bl	427ec4 <ferror@plt+0x23e54>
  412298:	cmp	w28, #0x0
  41229c:	b.le	412084 <ferror@plt+0xe014>
  4122a0:	sub	w28, w28, #0x1
  4122a4:	lsr	x0, x27, x28
  4122a8:	tbz	w0, #0, 412298 <ferror@plt+0xe228>
  4122ac:	b	412130 <ferror@plt+0xe0c0>
  4122b0:	bl	403b10 <abort@plt>
  4122b4:	stp	x29, x30, [sp, #-256]!
  4122b8:	mov	x29, sp
  4122bc:	stp	x3, x4, [sp, #216]
  4122c0:	add	x3, sp, #0x100
  4122c4:	stp	x3, x3, [sp, #48]
  4122c8:	add	x3, sp, #0xd0
  4122cc:	str	x3, [sp, #64]
  4122d0:	mov	w3, #0xffffffd8            	// #-40
  4122d4:	str	w3, [sp, #72]
  4122d8:	mov	w3, #0xffffff80            	// #-128
  4122dc:	str	w3, [sp, #76]
  4122e0:	add	x3, sp, #0x10
  4122e4:	stp	x5, x6, [sp, #232]
  4122e8:	ldp	x4, x5, [sp, #48]
  4122ec:	stp	x4, x5, [sp, #16]
  4122f0:	ldp	x4, x5, [sp, #64]
  4122f4:	stp	x4, x5, [sp, #32]
  4122f8:	str	q0, [sp, #80]
  4122fc:	str	q1, [sp, #96]
  412300:	str	q2, [sp, #112]
  412304:	str	q3, [sp, #128]
  412308:	str	q4, [sp, #144]
  41230c:	str	q5, [sp, #160]
  412310:	str	q6, [sp, #176]
  412314:	str	q7, [sp, #192]
  412318:	str	x7, [sp, #248]
  41231c:	bl	411fd4 <ferror@plt+0xdf64>
  412320:	ldp	x29, x30, [sp], #256
  412324:	ret
  412328:	mov	x4, x2
  41232c:	mov	x3, x1
  412330:	adrp	x2, 435000 <ferror@plt+0x30f90>
  412334:	mov	w1, #0x8                   	// #8
  412338:	add	x2, x2, #0x8c0
  41233c:	b	4122b4 <ferror@plt+0xe244>
  412340:	stp	x29, x30, [sp, #-64]!
  412344:	tst	w1, #0xfffffffc
  412348:	mov	x29, sp
  41234c:	stp	x19, x20, [sp, #16]
  412350:	stp	x21, x22, [sp, #32]
  412354:	stp	x23, x24, [sp, #48]
  412358:	b.eq	412370 <ferror@plt+0xe300>  // b.none
  41235c:	mov	x21, x2
  412360:	cbnz	x2, 4123a4 <ferror@plt+0xe334>
  412364:	adrp	x2, 435000 <ferror@plt+0x30f90>
  412368:	add	x2, x2, #0x8ff
  41236c:	b	412378 <ferror@plt+0xe308>
  412370:	adrp	x2, 435000 <ferror@plt+0x30f90>
  412374:	add	x2, x2, #0x8da
  412378:	adrp	x1, 435000 <ferror@plt+0x30f90>
  41237c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  412380:	add	x1, x1, #0xa1b
  412384:	add	x0, x0, #0x41f
  412388:	bl	412328 <ferror@plt+0xe2b8>
  41238c:	mov	w0, #0x0                   	// #0
  412390:	ldp	x19, x20, [sp, #16]
  412394:	ldp	x21, x22, [sp, #32]
  412398:	ldp	x23, x24, [sp, #48]
  41239c:	ldp	x29, x30, [sp], #64
  4123a0:	ret
  4123a4:	mov	x20, x0
  4123a8:	mov	w22, w1
  4123ac:	mov	x23, x3
  4123b0:	cbnz	x0, 4123bc <ferror@plt+0xe34c>
  4123b4:	adrp	x20, 46f000 <ferror@plt+0x6af90>
  4123b8:	add	x20, x20, #0x72e
  4123bc:	mov	x0, #0x20                  	// #32
  4123c0:	adrp	x24, 48d000 <ferror@plt+0x88f90>
  4123c4:	bl	410f8c <ferror@plt+0xcf1c>
  4123c8:	add	x24, x24, #0xcd0
  4123cc:	mov	x19, x0
  4123d0:	add	x0, x24, #0x10
  4123d4:	bl	427b3c <ferror@plt+0x23acc>
  4123d8:	mov	x0, x20
  4123dc:	bl	411538 <ferror@plt+0xd4c8>
  4123e0:	cbnz	x0, 4123ec <ferror@plt+0xe37c>
  4123e4:	mov	x0, x20
  4123e8:	bl	41157c <ferror@plt+0xd50c>
  4123ec:	ldr	w1, [x24, #88]
  4123f0:	stp	x21, x23, [x19, #8]
  4123f4:	add	w1, w1, #0x1
  4123f8:	stp	w1, w22, [x19]
  4123fc:	str	w1, [x24, #88]
  412400:	ldr	x1, [x0, #16]
  412404:	str	x1, [x19, #24]
  412408:	str	x19, [x0, #16]
  41240c:	add	x0, x24, #0x10
  412410:	bl	427b64 <ferror@plt+0x23af4>
  412414:	ldr	w0, [x24, #88]
  412418:	b	412390 <ferror@plt+0xe320>
  41241c:	cbz	w1, 4124a8 <ferror@plt+0xe438>
  412420:	stp	x29, x30, [sp, #-48]!
  412424:	mov	x29, sp
  412428:	stp	x19, x20, [sp, #16]
  41242c:	mov	x19, x0
  412430:	stp	x21, x22, [sp, #32]
  412434:	mov	w21, w1
  412438:	cbnz	x0, 412444 <ferror@plt+0xe3d4>
  41243c:	adrp	x19, 46f000 <ferror@plt+0x6af90>
  412440:	add	x19, x19, #0x72e
  412444:	adrp	x22, 48d000 <ferror@plt+0x88f90>
  412448:	add	x22, x22, #0xcd0
  41244c:	add	x0, x22, #0x10
  412450:	bl	427b3c <ferror@plt+0x23acc>
  412454:	mov	x0, x19
  412458:	bl	411538 <ferror@plt+0xd4c8>
  41245c:	cbz	x0, 41246c <ferror@plt+0xe3fc>
  412460:	ldr	x20, [x0, #16]
  412464:	mov	x1, #0x0                   	// #0
  412468:	cbnz	x20, 4124c8 <ferror@plt+0xe458>
  41246c:	add	x0, x22, #0x10
  412470:	bl	427b64 <ferror@plt+0x23af4>
  412474:	mov	x5, x19
  412478:	mov	w4, w21
  41247c:	ldp	x19, x20, [sp, #16]
  412480:	adrp	x3, 435000 <ferror@plt+0x30f90>
  412484:	ldp	x21, x22, [sp, #32]
  412488:	add	x3, x3, #0x91f
  41248c:	ldp	x29, x30, [sp], #48
  412490:	adrp	x2, 435000 <ferror@plt+0x30f90>
  412494:	mov	w1, #0x10                  	// #16
  412498:	add	x2, x2, #0x92f
  41249c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4124a0:	add	x0, x0, #0x41f
  4124a4:	b	4122b4 <ferror@plt+0xe244>
  4124a8:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4124ac:	add	x1, x1, #0xa1b
  4124b0:	adrp	x2, 435000 <ferror@plt+0x30f90>
  4124b4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4124b8:	add	x2, x2, #0x910
  4124bc:	add	x1, x1, #0x12
  4124c0:	add	x0, x0, #0x41f
  4124c4:	b	412328 <ferror@plt+0xe2b8>
  4124c8:	ldr	w3, [x20]
  4124cc:	ldr	x2, [x20, #24]
  4124d0:	cmp	w3, w21
  4124d4:	b.ne	412508 <ferror@plt+0xe498>  // b.any
  4124d8:	cbz	x1, 412500 <ferror@plt+0xe490>
  4124dc:	str	x2, [x1, #24]
  4124e0:	bl	41196c <ferror@plt+0xd8fc>
  4124e4:	add	x0, x22, #0x10
  4124e8:	bl	427b64 <ferror@plt+0x23af4>
  4124ec:	mov	x0, x20
  4124f0:	ldp	x19, x20, [sp, #16]
  4124f4:	ldp	x21, x22, [sp, #32]
  4124f8:	ldp	x29, x30, [sp], #48
  4124fc:	b	4110d0 <ferror@plt+0xd060>
  412500:	str	x2, [x0, #16]
  412504:	b	4124e0 <ferror@plt+0xe470>
  412508:	mov	x1, x20
  41250c:	mov	x20, x2
  412510:	b	412468 <ferror@plt+0xe3f8>
  412514:	sub	sp, sp, #0x70
  412518:	stp	x29, x30, [sp, #32]
  41251c:	add	x29, sp, #0x20
  412520:	stp	x19, x20, [sp, #48]
  412524:	mov	x19, x3
  412528:	mov	x20, x1
  41252c:	mov	w3, w2
  412530:	mov	x1, #0x20                  	// #32
  412534:	adrp	x2, 435000 <ferror@plt+0x30f90>
  412538:	add	x2, x2, #0x967
  41253c:	stp	x21, x22, [sp, #64]
  412540:	mov	x22, x4
  412544:	mov	x21, x0
  412548:	add	x0, sp, #0x50
  41254c:	bl	427174 <ferror@plt+0x23104>
  412550:	ldrb	w1, [x19]
  412554:	adrp	x0, 435000 <ferror@plt+0x30f90>
  412558:	adrp	x2, 435000 <ferror@plt+0x30f90>
  41255c:	add	x4, x0, #0x983
  412560:	adrp	x3, 435000 <ferror@plt+0x30f90>
  412564:	add	x2, x2, #0x984
  412568:	add	x0, x3, #0x981
  41256c:	cmp	w1, #0x0
  412570:	adrp	x6, 46f000 <ferror@plt+0x6af90>
  412574:	cbz	x22, 4125e0 <ferror@plt+0xe570>
  412578:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41257c:	add	x1, x1, #0x8e6
  412580:	stp	x22, x1, [sp]
  412584:	add	x6, x6, #0x72e
  412588:	adrp	x7, 435000 <ferror@plt+0x30f90>
  41258c:	str	xzr, [sp, #16]
  412590:	add	x7, x7, #0x96a
  412594:	csel	x6, x6, x2, eq  // eq = none
  412598:	mov	x5, x19
  41259c:	add	x3, sp, #0x50
  4125a0:	mov	x1, x20
  4125a4:	bl	41a2ac <ferror@plt+0x1623c>
  4125a8:	mov	x3, x0
  4125ac:	adrp	x2, 438000 <ferror@plt+0x33f90>
  4125b0:	add	x2, x2, #0x3d7
  4125b4:	mov	w1, #0x10                  	// #16
  4125b8:	mov	x19, x0
  4125bc:	mov	x0, x21
  4125c0:	bl	4122b4 <ferror@plt+0xe244>
  4125c4:	mov	x0, x19
  4125c8:	bl	4110d0 <ferror@plt+0xd060>
  4125cc:	ldp	x29, x30, [sp, #32]
  4125d0:	ldp	x19, x20, [sp, #48]
  4125d4:	ldp	x21, x22, [sp, #64]
  4125d8:	add	sp, sp, #0x70
  4125dc:	ret
  4125e0:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4125e4:	add	x1, x1, #0x986
  4125e8:	stp	x1, xzr, [sp]
  4125ec:	add	x6, x6, #0x72e
  4125f0:	csel	x6, x6, x2, eq  // eq = none
  4125f4:	mov	x5, x19
  4125f8:	add	x3, sp, #0x50
  4125fc:	mov	x1, x20
  412600:	adrp	x7, 435000 <ferror@plt+0x30f90>
  412604:	add	x7, x7, #0x85d
  412608:	bl	41a2ac <ferror@plt+0x1623c>
  41260c:	b	4125a8 <ferror@plt+0xe538>
  412610:	cmp	x4, #0x0
  412614:	mov	x6, x4
  412618:	adrp	x8, 435000 <ferror@plt+0x30f90>
  41261c:	mov	w4, w2
  412620:	adrp	x7, 435000 <ferror@plt+0x30f90>
  412624:	add	x2, x8, #0x9a1
  412628:	add	x7, x7, #0x9cf
  41262c:	mov	x5, x3
  412630:	csel	x2, x2, x7, ne  // ne = any
  412634:	mov	x3, x1
  412638:	stp	x29, x30, [sp, #-16]!
  41263c:	mov	w1, #0x4                   	// #4
  412640:	mov	x29, sp
  412644:	bl	4122b4 <ferror@plt+0xe244>
  412648:	bl	411e40 <ferror@plt+0xddd0>
  41264c:	cbz	w1, 412694 <ferror@plt+0xe624>
  412650:	stp	x29, x30, [sp, #-48]!
  412654:	mov	x29, sp
  412658:	stp	x19, x20, [sp, #16]
  41265c:	mov	x20, x2
  412660:	stp	x21, x22, [sp, #32]
  412664:	cbnz	x2, 4126b4 <ferror@plt+0xe644>
  412668:	adrp	x1, 435000 <ferror@plt+0x30f90>
  41266c:	add	x1, x1, #0xa1b
  412670:	add	x1, x1, #0x27
  412674:	adrp	x2, 435000 <ferror@plt+0x30f90>
  412678:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41267c:	add	x2, x2, #0xa0b
  412680:	add	x0, x0, #0x41f
  412684:	ldp	x19, x20, [sp, #16]
  412688:	ldp	x21, x22, [sp, #32]
  41268c:	ldp	x29, x30, [sp], #48
  412690:	b	4126b0 <ferror@plt+0xe640>
  412694:	adrp	x1, 435000 <ferror@plt+0x30f90>
  412698:	add	x1, x1, #0xa1b
  41269c:	adrp	x2, 435000 <ferror@plt+0x30f90>
  4126a0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4126a4:	add	x2, x2, #0x9fc
  4126a8:	add	x1, x1, #0x27
  4126ac:	add	x0, x0, #0x41f
  4126b0:	b	412328 <ferror@plt+0xe2b8>
  4126b4:	mov	w21, w1
  4126b8:	mov	x22, x0
  4126bc:	mov	x0, #0x18                  	// #24
  4126c0:	bl	410f8c <ferror@plt+0xcf1c>
  4126c4:	mov	x19, x0
  4126c8:	mov	x0, x22
  4126cc:	bl	41a07c <ferror@plt+0x1600c>
  4126d0:	str	x0, [x19]
  4126d4:	mov	x0, x20
  4126d8:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  4126dc:	add	x20, x20, #0xcd0
  4126e0:	str	w21, [x19, #8]
  4126e4:	bl	41a07c <ferror@plt+0x1600c>
  4126e8:	str	x0, [x19, #16]
  4126ec:	mov	x1, x19
  4126f0:	ldr	x0, [x20, #48]
  4126f4:	bl	419d50 <ferror@plt+0x15ce0>
  4126f8:	ldp	x21, x22, [sp, #32]
  4126fc:	str	x0, [x20, #48]
  412700:	ldp	x19, x20, [sp, #16]
  412704:	ldp	x29, x30, [sp], #48
  412708:	ret
  41270c:	stp	x29, x30, [sp, #-128]!
  412710:	mov	x29, sp
  412714:	stp	x19, x20, [sp, #16]
  412718:	mov	x20, x0
  41271c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  412720:	stp	x21, x22, [sp, #32]
  412724:	ldr	x0, [x0, #3328]
  412728:	str	x23, [sp, #48]
  41272c:	cbz	x0, 412784 <ferror@plt+0xe714>
  412730:	ldr	x19, [x0]
  412734:	mov	x21, x1
  412738:	mov	w22, w2
  41273c:	mov	x23, x3
  412740:	add	x0, sp, #0x40
  412744:	ldr	w1, [x19, #8]
  412748:	bl	411840 <ferror@plt+0xd7d0>
  41274c:	ldr	x2, [x19, #16]
  412750:	add	x1, sp, #0x40
  412754:	adrp	x0, 435000 <ferror@plt+0x30f90>
  412758:	add	x0, x0, #0x89c
  41275c:	bl	41a234 <ferror@plt+0x161c4>
  412760:	mov	x4, x0
  412764:	mov	x3, x23
  412768:	mov	w2, w22
  41276c:	mov	x1, x21
  412770:	mov	x19, x0
  412774:	mov	x0, x20
  412778:	bl	420004 <ferror@plt+0x1bf94>
  41277c:	mov	x0, x19
  412780:	bl	4110d0 <ferror@plt+0xd060>
  412784:	ldp	x19, x20, [sp, #16]
  412788:	ldp	x21, x22, [sp, #32]
  41278c:	ldr	x23, [sp, #48]
  412790:	ldp	x29, x30, [sp], #128
  412794:	ret
  412798:	stp	x29, x30, [sp, #-48]!
  41279c:	mov	x29, sp
  4127a0:	stp	x19, x20, [sp, #16]
  4127a4:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4127a8:	add	x19, x19, #0xcd0
  4127ac:	stp	x21, x22, [sp, #32]
  4127b0:	add	x21, x19, #0x10
  4127b4:	mov	x20, x0
  4127b8:	mov	x0, x21
  4127bc:	bl	427b3c <ferror@plt+0x23acc>
  4127c0:	ldr	x22, [x19, #96]
  4127c4:	mov	x0, x21
  4127c8:	str	x20, [x19, #96]
  4127cc:	bl	427b64 <ferror@plt+0x23af4>
  4127d0:	mov	x0, x22
  4127d4:	ldp	x19, x20, [sp, #16]
  4127d8:	ldp	x21, x22, [sp, #32]
  4127dc:	ldp	x29, x30, [sp], #48
  4127e0:	ret
  4127e4:	stp	x29, x30, [sp, #-320]!
  4127e8:	mov	x29, sp
  4127ec:	stp	x19, x20, [sp, #16]
  4127f0:	str	x21, [sp, #32]
  4127f4:	str	q0, [sp, #128]
  4127f8:	str	q1, [sp, #144]
  4127fc:	str	q2, [sp, #160]
  412800:	str	q3, [sp, #176]
  412804:	str	q4, [sp, #192]
  412808:	str	q5, [sp, #208]
  41280c:	str	q6, [sp, #224]
  412810:	str	q7, [sp, #240]
  412814:	stp	x1, x2, [sp, #264]
  412818:	stp	x3, x4, [sp, #280]
  41281c:	stp	x5, x6, [sp, #296]
  412820:	str	x7, [sp, #312]
  412824:	cbz	x0, 4128b0 <ferror@plt+0xe840>
  412828:	add	x1, sp, #0x140
  41282c:	stp	x1, x1, [sp, #96]
  412830:	add	x1, sp, #0x100
  412834:	str	x1, [sp, #112]
  412838:	mov	w1, #0xffffffc8            	// #-56
  41283c:	str	w1, [sp, #120]
  412840:	mov	w1, #0xffffff80            	// #-128
  412844:	str	w1, [sp, #124]
  412848:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  41284c:	ldp	x2, x3, [sp, #96]
  412850:	stp	x2, x3, [sp, #48]
  412854:	add	x20, x20, #0xcd0
  412858:	ldp	x2, x3, [sp, #112]
  41285c:	add	x1, sp, #0x30
  412860:	add	x21, x20, #0x10
  412864:	stp	x2, x3, [sp, #64]
  412868:	bl	41a1fc <ferror@plt+0x1618c>
  41286c:	mov	x19, x0
  412870:	mov	x0, x21
  412874:	bl	427b3c <ferror@plt+0x23acc>
  412878:	ldr	x20, [x20, #96]
  41287c:	mov	x0, x21
  412880:	bl	427b64 <ferror@plt+0x23af4>
  412884:	cbnz	x20, 4128e0 <ferror@plt+0xe870>
  412888:	add	x0, sp, #0x58
  41288c:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  412890:	bl	42bea4 <ferror@plt+0x27e34>
  412894:	cbz	w0, 4128f4 <ferror@plt+0xe884>
  412898:	ldr	x1, [x20, #2384]
  41289c:	mov	x0, x19
  4128a0:	bl	4035a0 <fputs@plt>
  4128a4:	ldr	x0, [x20, #2384]
  4128a8:	bl	403d80 <fflush@plt>
  4128ac:	b	4128e8 <ferror@plt+0xe878>
  4128b0:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4128b4:	add	x1, x1, #0xa1b
  4128b8:	adrp	x2, 432000 <ferror@plt+0x2df90>
  4128bc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4128c0:	add	x2, x2, #0xa9c
  4128c4:	add	x1, x1, #0x3d
  4128c8:	add	x0, x0, #0x41f
  4128cc:	bl	412328 <ferror@plt+0xe2b8>
  4128d0:	ldp	x19, x20, [sp, #16]
  4128d4:	ldr	x21, [sp, #32]
  4128d8:	ldp	x29, x30, [sp], #320
  4128dc:	ret
  4128e0:	mov	x0, x19
  4128e4:	blr	x20
  4128e8:	mov	x0, x19
  4128ec:	bl	4110d0 <ferror@plt+0xd060>
  4128f0:	b	4128d0 <ferror@plt+0xe860>
  4128f4:	ldr	x1, [sp, #88]
  4128f8:	mov	x0, x19
  4128fc:	bl	411674 <ferror@plt+0xd604>
  412900:	mov	x21, x0
  412904:	ldr	x1, [x20, #2384]
  412908:	bl	4035a0 <fputs@plt>
  41290c:	mov	x0, x21
  412910:	bl	4110d0 <ferror@plt+0xd060>
  412914:	b	4128a4 <ferror@plt+0xe834>
  412918:	stp	x29, x30, [sp, #-48]!
  41291c:	mov	x29, sp
  412920:	stp	x19, x20, [sp, #16]
  412924:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  412928:	add	x19, x19, #0xcd0
  41292c:	stp	x21, x22, [sp, #32]
  412930:	add	x21, x19, #0x10
  412934:	mov	x20, x0
  412938:	mov	x0, x21
  41293c:	bl	427b3c <ferror@plt+0x23acc>
  412940:	ldr	x22, [x19, #104]
  412944:	mov	x0, x21
  412948:	str	x20, [x19, #104]
  41294c:	bl	427b64 <ferror@plt+0x23af4>
  412950:	mov	x0, x22
  412954:	ldp	x19, x20, [sp, #16]
  412958:	ldp	x21, x22, [sp, #32]
  41295c:	ldp	x29, x30, [sp], #48
  412960:	ret
  412964:	stp	x29, x30, [sp, #-320]!
  412968:	mov	x29, sp
  41296c:	stp	x19, x20, [sp, #16]
  412970:	str	x21, [sp, #32]
  412974:	str	q0, [sp, #128]
  412978:	str	q1, [sp, #144]
  41297c:	str	q2, [sp, #160]
  412980:	str	q3, [sp, #176]
  412984:	str	q4, [sp, #192]
  412988:	str	q5, [sp, #208]
  41298c:	str	q6, [sp, #224]
  412990:	str	q7, [sp, #240]
  412994:	stp	x1, x2, [sp, #264]
  412998:	stp	x3, x4, [sp, #280]
  41299c:	stp	x5, x6, [sp, #296]
  4129a0:	str	x7, [sp, #312]
  4129a4:	cbz	x0, 412a30 <ferror@plt+0xe9c0>
  4129a8:	add	x1, sp, #0x140
  4129ac:	stp	x1, x1, [sp, #96]
  4129b0:	add	x1, sp, #0x100
  4129b4:	str	x1, [sp, #112]
  4129b8:	mov	w1, #0xffffffc8            	// #-56
  4129bc:	str	w1, [sp, #120]
  4129c0:	mov	w1, #0xffffff80            	// #-128
  4129c4:	str	w1, [sp, #124]
  4129c8:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  4129cc:	ldp	x2, x3, [sp, #96]
  4129d0:	stp	x2, x3, [sp, #48]
  4129d4:	add	x20, x20, #0xcd0
  4129d8:	ldp	x2, x3, [sp, #112]
  4129dc:	add	x1, sp, #0x30
  4129e0:	add	x21, x20, #0x10
  4129e4:	stp	x2, x3, [sp, #64]
  4129e8:	bl	41a1fc <ferror@plt+0x1618c>
  4129ec:	mov	x19, x0
  4129f0:	mov	x0, x21
  4129f4:	bl	427b3c <ferror@plt+0x23acc>
  4129f8:	ldr	x20, [x20, #104]
  4129fc:	mov	x0, x21
  412a00:	bl	427b64 <ferror@plt+0x23af4>
  412a04:	cbnz	x20, 412a60 <ferror@plt+0xe9f0>
  412a08:	add	x0, sp, #0x58
  412a0c:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  412a10:	bl	42bea4 <ferror@plt+0x27e34>
  412a14:	cbz	w0, 412a74 <ferror@plt+0xea04>
  412a18:	ldr	x1, [x20, #2376]
  412a1c:	mov	x0, x19
  412a20:	bl	4035a0 <fputs@plt>
  412a24:	ldr	x0, [x20, #2376]
  412a28:	bl	403d80 <fflush@plt>
  412a2c:	b	412a68 <ferror@plt+0xe9f8>
  412a30:	adrp	x1, 435000 <ferror@plt+0x30f90>
  412a34:	add	x1, x1, #0xa1b
  412a38:	adrp	x2, 432000 <ferror@plt+0x2df90>
  412a3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  412a40:	add	x2, x2, #0xa9c
  412a44:	add	x1, x1, #0x45
  412a48:	add	x0, x0, #0x41f
  412a4c:	bl	412328 <ferror@plt+0xe2b8>
  412a50:	ldp	x19, x20, [sp, #16]
  412a54:	ldr	x21, [sp, #32]
  412a58:	ldp	x29, x30, [sp], #320
  412a5c:	ret
  412a60:	mov	x0, x19
  412a64:	blr	x20
  412a68:	mov	x0, x19
  412a6c:	bl	4110d0 <ferror@plt+0xd060>
  412a70:	b	412a50 <ferror@plt+0xe9e0>
  412a74:	ldr	x1, [sp, #88]
  412a78:	mov	x0, x19
  412a7c:	bl	411674 <ferror@plt+0xd604>
  412a80:	mov	x21, x0
  412a84:	ldr	x1, [x20, #2376]
  412a88:	bl	4035a0 <fputs@plt>
  412a8c:	mov	x0, x21
  412a90:	bl	4110d0 <ferror@plt+0xd060>
  412a94:	b	412a24 <ferror@plt+0xe9b4>
  412a98:	stp	x29, x30, [sp, #-64]!
  412a9c:	mov	x29, sp
  412aa0:	ldp	x2, x3, [x1]
  412aa4:	stp	x2, x3, [sp, #16]
  412aa8:	ldp	x2, x3, [x1, #16]
  412aac:	mov	x1, #0x1                   	// #1
  412ab0:	stp	x2, x3, [sp, #32]
  412ab4:	add	x3, sp, #0x10
  412ab8:	mov	x2, x0
  412abc:	add	x0, sp, #0x3f
  412ac0:	bl	403ed0 <vsnprintf@plt>
  412ac4:	add	w0, w0, #0x1
  412ac8:	ldp	x29, x30, [sp], #64
  412acc:	sxtw	x0, w0
  412ad0:	ret
  412ad4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  412ad8:	mov	w1, #0x1                   	// #1
  412adc:	str	w1, [x0, #3292]
  412ae0:	ret
  412ae4:	mov	x2, x0
  412ae8:	mov	x0, x1
  412aec:	mov	x1, x2
  412af0:	b	40a8fc <ferror@plt+0x688c>
  412af4:	cmp	w2, #0x0
  412af8:	mov	w4, #0x3                   	// #3
  412afc:	csinc	w4, w4, wzr, eq  // eq = none
  412b00:	cbz	x1, 412b1c <ferror@plt+0xeaac>
  412b04:	ldr	w8, [x1, #72]
  412b08:	and	w2, w2, #0x1
  412b0c:	mov	x3, #0x0                   	// #0
  412b10:	mov	x9, #0x30                  	// #48
  412b14:	cmp	w8, w3
  412b18:	b.gt	412b24 <ferror@plt+0xeab4>
  412b1c:	mov	w0, #0x0                   	// #0
  412b20:	ret
  412b24:	ldr	x7, [x1, #64]
  412b28:	mul	x6, x3, x9
  412b2c:	cmp	x1, x0
  412b30:	csel	w10, w2, wzr, ne  // ne = any
  412b34:	add	x5, x7, x6
  412b38:	cbz	w10, 412b44 <ferror@plt+0xead4>
  412b3c:	ldr	w10, [x5, #12]
  412b40:	tbz	w10, #1, 412b5c <ferror@plt+0xeaec>
  412b44:	ldr	x6, [x7, x6]
  412b48:	ldrb	w6, [x6]
  412b4c:	cbz	w6, 412b5c <ferror@plt+0xeaec>
  412b50:	ldr	w5, [x5, #12]
  412b54:	tst	w4, w5
  412b58:	b.eq	412b64 <ferror@plt+0xeaf4>  // b.none
  412b5c:	add	x3, x3, #0x1
  412b60:	b	412b14 <ferror@plt+0xeaa4>
  412b64:	mov	w0, #0x1                   	// #1
  412b68:	b	412b20 <ferror@plt+0xeab0>
  412b6c:	ldr	x2, [x0, #64]
  412b70:	cbz	x2, 412b88 <ferror@plt+0xeb18>
  412b74:	ldrsw	x4, [x2, #72]
  412b78:	mov	x1, #0x0                   	// #0
  412b7c:	mov	x5, #0x30                  	// #48
  412b80:	cmp	x4, x1
  412b84:	b.hi	412b98 <ferror@plt+0xeb28>  // b.pmore
  412b88:	ldr	x0, [x0]
  412b8c:	mov	x4, #0x30                  	// #48
  412b90:	cbnz	x0, 412bb4 <ferror@plt+0xeb44>
  412b94:	ret
  412b98:	ldr	x3, [x2, #64]
  412b9c:	madd	x3, x1, x5, x3
  412ba0:	ldrb	w3, [x3, #8]
  412ba4:	cmp	w3, #0x68
  412ba8:	b.eq	412bec <ferror@plt+0xeb7c>  // b.none
  412bac:	add	x1, x1, #0x1
  412bb0:	b	412b80 <ferror@plt+0xeb10>
  412bb4:	ldr	x3, [x0]
  412bb8:	mov	x1, #0x0                   	// #0
  412bbc:	ldrsw	x5, [x3, #72]
  412bc0:	cmp	x1, x5
  412bc4:	b.cc	412bd0 <ferror@plt+0xeb60>  // b.lo, b.ul, b.last
  412bc8:	ldr	x0, [x0, #8]
  412bcc:	b	412b90 <ferror@plt+0xeb20>
  412bd0:	ldr	x2, [x3, #64]
  412bd4:	madd	x2, x1, x4, x2
  412bd8:	ldrb	w2, [x2, #8]
  412bdc:	cmp	w2, #0x68
  412be0:	b.eq	412bec <ferror@plt+0xeb7c>  // b.none
  412be4:	add	x1, x1, #0x1
  412be8:	b	412bc0 <ferror@plt+0xeb50>
  412bec:	mov	w0, #0x1                   	// #1
  412bf0:	b	412b94 <ferror@plt+0xeb24>
  412bf4:	cbz	x0, 412c50 <ferror@plt+0xebe0>
  412bf8:	stp	x29, x30, [sp, #-32]!
  412bfc:	mov	x29, sp
  412c00:	str	x19, [sp, #16]
  412c04:	mov	x19, x0
  412c08:	ldr	x0, [x0]
  412c0c:	bl	4110d0 <ferror@plt+0xd060>
  412c10:	ldr	x0, [x19, #8]
  412c14:	bl	4110d0 <ferror@plt+0xd060>
  412c18:	ldr	x0, [x19, #16]
  412c1c:	bl	4110d0 <ferror@plt+0xd060>
  412c20:	ldr	x0, [x19, #64]
  412c24:	bl	4110d0 <ferror@plt+0xd060>
  412c28:	ldr	x1, [x19, #24]
  412c2c:	cbnz	x1, 412c6c <ferror@plt+0xebfc>
  412c30:	ldr	x1, [x19, #48]
  412c34:	cbz	x1, 412c40 <ferror@plt+0xebd0>
  412c38:	ldr	x0, [x19, #56]
  412c3c:	blr	x1
  412c40:	mov	x0, x19
  412c44:	ldr	x19, [sp, #16]
  412c48:	ldp	x29, x30, [sp], #32
  412c4c:	b	4110d0 <ferror@plt+0xd060>
  412c50:	adrp	x2, 435000 <ferror@plt+0x30f90>
  412c54:	adrp	x1, 435000 <ferror@plt+0x30f90>
  412c58:	adrp	x0, 438000 <ferror@plt+0x33f90>
  412c5c:	add	x2, x2, #0xa6b
  412c60:	add	x1, x1, #0xf35
  412c64:	add	x0, x0, #0x41f
  412c68:	b	412328 <ferror@plt+0xe2b8>
  412c6c:	ldr	x0, [x19, #32]
  412c70:	blr	x1
  412c74:	b	412c30 <ferror@plt+0xebc0>
  412c78:	stp	x29, x30, [sp, #-64]!
  412c7c:	mov	x29, sp
  412c80:	stp	x19, x20, [sp, #16]
  412c84:	mov	x20, x0
  412c88:	stp	x21, x22, [sp, #32]
  412c8c:	mov	w22, w1
  412c90:	ldr	x21, [x0]
  412c94:	str	x23, [sp, #48]
  412c98:	mov	w23, #0x2d                  	// #45
  412c9c:	cbnz	x21, 412cc0 <ferror@plt+0xec50>
  412ca0:	ldr	x0, [x20]
  412ca4:	bl	40bf68 <ferror@plt+0x7ef8>
  412ca8:	ldp	x21, x22, [sp, #32]
  412cac:	ldr	x23, [sp, #48]
  412cb0:	str	xzr, [x20]
  412cb4:	ldp	x19, x20, [sp, #16]
  412cb8:	ldp	x29, x30, [sp], #64
  412cbc:	ret
  412cc0:	ldr	x19, [x21]
  412cc4:	cbz	w22, 412ce8 <ferror@plt+0xec78>
  412cc8:	ldp	x0, x1, [x19]
  412ccc:	cbz	x1, 412d00 <ferror@plt+0xec90>
  412cd0:	ldr	x0, [x0]
  412cd4:	strb	w23, [x0]
  412cd8:	ldp	x0, x1, [x19]
  412cdc:	ldr	x0, [x0]
  412ce0:	add	x0, x0, #0x1
  412ce4:	bl	403da0 <strcpy@plt>
  412ce8:	ldr	x0, [x19, #8]
  412cec:	bl	4110d0 <ferror@plt+0xd060>
  412cf0:	mov	x0, x19
  412cf4:	bl	4110d0 <ferror@plt+0xd060>
  412cf8:	ldr	x21, [x21, #8]
  412cfc:	b	412c9c <ferror@plt+0xec2c>
  412d00:	str	xzr, [x0]
  412d04:	b	412ce8 <ferror@plt+0xec78>
  412d08:	stp	x29, x30, [sp, #-64]!
  412d0c:	mov	x29, sp
  412d10:	stp	x19, x20, [sp, #16]
  412d14:	stp	x21, x22, [sp, #32]
  412d18:	str	x23, [sp, #48]
  412d1c:	cbz	x0, 412d78 <ferror@plt+0xed08>
  412d20:	mov	x19, x0
  412d24:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  412d28:	mov	x20, #0x0                   	// #0
  412d2c:	ldr	x0, [x0, #816]
  412d30:	mov	x23, x0
  412d34:	ldrb	w21, [x19]
  412d38:	cbz	w21, 412d9c <ferror@plt+0xed2c>
  412d3c:	mov	x0, x19
  412d40:	bl	423824 <ferror@plt+0x1f7b4>
  412d44:	mov	w22, w0
  412d48:	bl	4222d0 <ferror@plt+0x1e260>
  412d4c:	cbnz	w0, 412db4 <ferror@plt+0xed44>
  412d50:	mov	w0, w22
  412d54:	bl	422384 <ferror@plt+0x1e314>
  412d58:	cmp	w0, #0x0
  412d5c:	cset	w0, ne  // ne = any
  412d60:	add	w0, w0, #0x1
  412d64:	and	x21, x21, #0xff
  412d68:	add	x20, x20, w0, sxtw
  412d6c:	ldrb	w0, [x23, x21]
  412d70:	add	x19, x19, x0
  412d74:	b	412d34 <ferror@plt+0xecc4>
  412d78:	mov	x20, #0x0                   	// #0
  412d7c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  412d80:	add	x1, x1, #0xf35
  412d84:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  412d88:	add	x1, x1, #0x14
  412d8c:	add	x2, x2, #0xd35
  412d90:	adrp	x0, 438000 <ferror@plt+0x33f90>
  412d94:	add	x0, x0, #0x41f
  412d98:	bl	412328 <ferror@plt+0xe2b8>
  412d9c:	mov	x0, x20
  412da0:	ldp	x19, x20, [sp, #16]
  412da4:	ldp	x21, x22, [sp, #32]
  412da8:	ldr	x23, [sp, #48]
  412dac:	ldp	x29, x30, [sp], #64
  412db0:	ret
  412db4:	mov	w0, #0x0                   	// #0
  412db8:	b	412d64 <ferror@plt+0xecf4>
  412dbc:	stp	x29, x30, [sp, #-80]!
  412dc0:	mov	x29, sp
  412dc4:	stp	x19, x20, [sp, #16]
  412dc8:	mov	x20, x0
  412dcc:	stp	x23, x24, [sp, #48]
  412dd0:	mov	x23, x1
  412dd4:	mov	x24, #0x30                  	// #48
  412dd8:	stp	x21, x22, [sp, #32]
  412ddc:	mov	x22, #0x0                   	// #0
  412de0:	mov	w21, #0x0                   	// #0
  412de4:	stp	x25, x26, [sp, #64]
  412de8:	ldr	w0, [x20, #72]
  412dec:	cmp	w0, w22
  412df0:	b.gt	412e10 <ferror@plt+0xeda0>
  412df4:	mov	w0, w21
  412df8:	ldp	x19, x20, [sp, #16]
  412dfc:	ldp	x21, x22, [sp, #32]
  412e00:	ldp	x23, x24, [sp, #48]
  412e04:	ldp	x25, x26, [sp, #64]
  412e08:	ldp	x29, x30, [sp], #80
  412e0c:	ret
  412e10:	ldr	x26, [x20, #64]
  412e14:	mul	x19, x22, x24
  412e18:	add	x25, x26, x19
  412e1c:	ldr	w0, [x25, #12]
  412e20:	tbnz	w0, #0, 412e90 <ferror@plt+0xee20>
  412e24:	mov	x1, x25
  412e28:	mov	x0, x23
  412e2c:	bl	40b5b8 <ferror@plt+0x7548>
  412e30:	cbnz	x0, 412e38 <ferror@plt+0xedc8>
  412e34:	ldr	x0, [x26, x19]
  412e38:	bl	412d08 <ferror@plt+0xec98>
  412e3c:	ldrb	w1, [x25, #8]
  412e40:	add	w19, w0, #0x4
  412e44:	cmp	w1, #0x0
  412e48:	csel	w19, w0, w19, eq  // eq = none
  412e4c:	ldr	w0, [x25, #16]
  412e50:	cbz	w0, 412e88 <ferror@plt+0xee18>
  412e54:	cmp	w0, #0x3
  412e58:	b.ne	412e64 <ferror@plt+0xedf4>  // b.any
  412e5c:	ldr	w0, [x25, #12]
  412e60:	tbnz	w0, #3, 412e88 <ferror@plt+0xee18>
  412e64:	ldr	x0, [x25, #40]
  412e68:	cbz	x0, 412e88 <ferror@plt+0xee18>
  412e6c:	ldr	x2, [x20, #40]
  412e70:	cbz	x2, 412e7c <ferror@plt+0xee0c>
  412e74:	ldr	x1, [x20, #56]
  412e78:	blr	x2
  412e7c:	bl	412d08 <ferror@plt+0xec98>
  412e80:	add	x0, x0, #0x1
  412e84:	add	w19, w19, w0
  412e88:	cmp	w21, w19
  412e8c:	csel	w21, w21, w19, ge  // ge = tcont
  412e90:	add	x22, x22, #0x1
  412e94:	b	412de8 <ferror@plt+0xed78>
  412e98:	stp	x29, x30, [sp, #-64]!
  412e9c:	mov	x29, sp
  412ea0:	stp	x19, x20, [sp, #16]
  412ea4:	mov	w20, w1
  412ea8:	ldr	w1, [x2, #12]
  412eac:	stp	x21, x22, [sp, #32]
  412eb0:	stp	x23, x24, [sp, #48]
  412eb4:	tbnz	w1, #0, 412fc4 <ferror@plt+0xef54>
  412eb8:	ldr	x1, [x2]
  412ebc:	mov	x19, x2
  412ec0:	ldrb	w1, [x1]
  412ec4:	cbz	w1, 412fc4 <ferror@plt+0xef54>
  412ec8:	mov	x21, x0
  412ecc:	mov	x23, x3
  412ed0:	mov	x0, x4
  412ed4:	mov	x1, x2
  412ed8:	bl	40b5b8 <ferror@plt+0x7548>
  412edc:	mov	x22, x0
  412ee0:	cbnz	x0, 412ee8 <ferror@plt+0xee78>
  412ee4:	ldr	x22, [x19]
  412ee8:	mov	x0, #0x0                   	// #0
  412eec:	bl	41c330 <ferror@plt+0x182c0>
  412ef0:	mov	x24, x0
  412ef4:	ldrb	w2, [x19, #8]
  412ef8:	cbz	w2, 412fa8 <ferror@plt+0xef38>
  412efc:	adrp	x1, 435000 <ferror@plt+0x30f90>
  412f00:	mov	x3, x22
  412f04:	add	x1, x1, #0xa79
  412f08:	bl	41d03c <ferror@plt+0x18fcc>
  412f0c:	ldr	x0, [x19, #40]
  412f10:	cbz	x0, 412f38 <ferror@plt+0xeec8>
  412f14:	ldr	x2, [x21, #40]
  412f18:	cbz	x2, 412f24 <ferror@plt+0xeeb4>
  412f1c:	ldr	x1, [x21, #56]
  412f20:	blr	x2
  412f24:	mov	x2, x0
  412f28:	adrp	x1, 433000 <ferror@plt+0x2ef90>
  412f2c:	mov	x0, x24
  412f30:	add	x1, x1, #0xbfa
  412f34:	bl	41d03c <ferror@plt+0x18fcc>
  412f38:	ldr	x22, [x24]
  412f3c:	add	w20, w20, #0x4
  412f40:	mov	x0, x22
  412f44:	bl	412d08 <ferror@plt+0xec98>
  412f48:	sub	w20, w20, w0
  412f4c:	ldr	x0, [x19, #32]
  412f50:	adrp	x19, 46f000 <ferror@plt+0x6af90>
  412f54:	add	x19, x19, #0x72e
  412f58:	cbz	x0, 412fbc <ferror@plt+0xef4c>
  412f5c:	ldr	x2, [x21, #40]
  412f60:	cbz	x2, 412f6c <ferror@plt+0xeefc>
  412f64:	ldr	x1, [x21, #56]
  412f68:	blr	x2
  412f6c:	mov	x5, x0
  412f70:	mov	x4, x19
  412f74:	mov	w3, w20
  412f78:	mov	x2, x22
  412f7c:	mov	x0, x23
  412f80:	adrp	x1, 435000 <ferror@plt+0x30f90>
  412f84:	add	x1, x1, #0xa8c
  412f88:	bl	41d03c <ferror@plt+0x18fcc>
  412f8c:	mov	x0, x24
  412f90:	mov	w1, #0x1                   	// #1
  412f94:	ldp	x19, x20, [sp, #16]
  412f98:	ldp	x21, x22, [sp, #32]
  412f9c:	ldp	x23, x24, [sp, #48]
  412fa0:	ldp	x29, x30, [sp], #64
  412fa4:	b	41be08 <ferror@plt+0x17d98>
  412fa8:	mov	x2, x22
  412fac:	adrp	x1, 435000 <ferror@plt+0x30f90>
  412fb0:	add	x1, x1, #0xa85
  412fb4:	bl	41d03c <ferror@plt+0x18fcc>
  412fb8:	b	412f0c <ferror@plt+0xee9c>
  412fbc:	mov	x0, x19
  412fc0:	b	412f6c <ferror@plt+0xeefc>
  412fc4:	ldp	x19, x20, [sp, #16]
  412fc8:	ldp	x21, x22, [sp, #32]
  412fcc:	ldp	x23, x24, [sp, #48]
  412fd0:	ldp	x29, x30, [sp], #64
  412fd4:	ret
  412fd8:	stp	x29, x30, [sp, #-48]!
  412fdc:	mov	x29, sp
  412fe0:	stp	x19, x20, [sp, #16]
  412fe4:	mov	x20, x0
  412fe8:	ldr	x0, [x0]
  412fec:	stp	x21, x22, [sp, #32]
  412ff0:	mov	w22, w1
  412ff4:	mov	x21, x2
  412ff8:	cbnz	x0, 413034 <ferror@plt+0xefc4>
  412ffc:	mov	x0, #0x28                  	// #40
  413000:	bl	410fec <ferror@plt+0xcf7c>
  413004:	mov	x19, x0
  413008:	mov	x1, x0
  41300c:	ldr	x0, [x20]
  413010:	str	w22, [x19]
  413014:	str	x21, [x19, #8]
  413018:	bl	40bf84 <ferror@plt+0x7f14>
  41301c:	str	x0, [x20]
  413020:	mov	x0, x19
  413024:	ldp	x19, x20, [sp, #16]
  413028:	ldp	x21, x22, [sp, #32]
  41302c:	ldp	x29, x30, [sp], #48
  413030:	ret
  413034:	ldr	x19, [x0]
  413038:	ldr	x1, [x19, #8]
  41303c:	cmp	x1, x21
  413040:	b.eq	413020 <ferror@plt+0xefb0>  // b.none
  413044:	ldr	x0, [x0, #8]
  413048:	b	412ff8 <ferror@plt+0xef88>
  41304c:	stp	x29, x30, [sp, #-48]!
  413050:	mov	x29, sp
  413054:	stp	x19, x20, [sp, #16]
  413058:	mov	x19, x0
  41305c:	mov	x20, x2
  413060:	mov	x0, #0x10                  	// #16
  413064:	str	x21, [sp, #32]
  413068:	mov	x21, x1
  41306c:	bl	410fec <ferror@plt+0xcf7c>
  413070:	mov	x1, x0
  413074:	ldr	x0, [x19]
  413078:	stp	x21, x20, [x1]
  41307c:	bl	40bf84 <ferror@plt+0x7f14>
  413080:	ldr	x21, [sp, #32]
  413084:	str	x0, [x19]
  413088:	ldp	x19, x20, [sp, #16]
  41308c:	ldp	x29, x30, [sp], #48
  413090:	ret
  413094:	stp	x29, x30, [sp, #-32]!
  413098:	mov	x29, sp
  41309c:	str	x19, [sp, #16]
  4130a0:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4130a4:	ldr	w0, [x19, #3392]
  4130a8:	cbnz	w0, 4130bc <ferror@plt+0xf04c>
  4130ac:	adrp	x0, 435000 <ferror@plt+0x30f90>
  4130b0:	add	x0, x0, #0xa96
  4130b4:	bl	415d88 <ferror@plt+0x11d18>
  4130b8:	str	w0, [x19, #3392]
  4130bc:	ldr	w0, [x19, #3392]
  4130c0:	ldr	x19, [sp, #16]
  4130c4:	ldp	x29, x30, [sp], #32
  4130c8:	ret
  4130cc:	stp	x29, x30, [sp, #-96]!
  4130d0:	mov	x29, sp
  4130d4:	stp	x19, x20, [sp, #16]
  4130d8:	mov	x20, x2
  4130dc:	mov	x19, x3
  4130e0:	stp	x21, x22, [sp, #32]
  4130e4:	mov	x22, x0
  4130e8:	ldr	w0, [x2, #16]
  4130ec:	stp	x23, x24, [sp, #48]
  4130f0:	mov	x21, x5
  4130f4:	mov	x24, x1
  4130f8:	str	x25, [sp, #64]
  4130fc:	mov	x23, x4
  413100:	str	d8, [sp, #72]
  413104:	cbnz	x3, 41314c <ferror@plt+0xf0dc>
  413108:	cmp	w0, #0x3
  41310c:	b.ne	413538 <ferror@plt+0xf4c8>  // b.any
  413110:	ldr	w1, [x2, #12]
  413114:	mov	w0, #0x28                  	// #40
  413118:	tst	w1, w0
  41311c:	b.ne	413348 <ferror@plt+0xf2d8>  // b.any
  413120:	adrp	x3, 435000 <ferror@plt+0x30f90>
  413124:	add	x3, x3, #0xf35
  413128:	adrp	x4, 435000 <ferror@plt+0x30f90>
  41312c:	add	x3, x3, #0x25
  413130:	add	x4, x4, #0xab3
  413134:	mov	w2, #0x478                 	// #1144
  413138:	adrp	x1, 435000 <ferror@plt+0x30f90>
  41313c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413140:	add	x1, x1, #0xae3
  413144:	add	x0, x0, #0x41f
  413148:	bl	420128 <ferror@plt+0x1c0b8>
  41314c:	cmp	w0, #0x8
  413150:	b.hi	413520 <ferror@plt+0xf4b0>  // b.pmore
  413154:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413158:	add	x1, x1, #0xf18
  41315c:	ldrh	w0, [x1, w0, uxtw #1]
  413160:	adr	x1, 41316c <ferror@plt+0xf0fc>
  413164:	add	x0, x1, w0, sxth #2
  413168:	br	x0
  41316c:	mov	x0, x19
  413170:	mov	x4, x5
  413174:	mov	x3, #0x0                   	// #0
  413178:	mov	x2, #0x0                   	// #0
  41317c:	mov	x1, #0xffffffffffffffff    	// #-1
  413180:	bl	42d104 <ferror@plt+0x29094>
  413184:	mov	x19, x0
  413188:	cbz	x0, 41346c <ferror@plt+0xf3fc>
  41318c:	ldr	x2, [x20, #24]
  413190:	mov	w1, #0x1                   	// #1
  413194:	add	x0, x22, #0x48
  413198:	bl	412fd8 <ferror@plt+0xef68>
  41319c:	mov	x21, x0
  4131a0:	ldr	x0, [x0, #24]
  4131a4:	bl	4110d0 <ferror@plt+0xd060>
  4131a8:	ldr	x0, [x20, #24]
  4131ac:	ldr	x1, [x0]
  4131b0:	stp	x1, x19, [x21, #16]
  4131b4:	str	x19, [x0]
  4131b8:	b	413560 <ferror@plt+0xf4f0>
  4131bc:	mov	x4, x5
  4131c0:	mov	x0, x19
  4131c4:	mov	x3, #0x0                   	// #0
  4131c8:	mov	x2, #0x0                   	// #0
  4131cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4131d0:	bl	42d104 <ferror@plt+0x29094>
  4131d4:	mov	x21, x0
  4131d8:	cbz	x0, 41346c <ferror@plt+0xf3fc>
  4131dc:	ldr	x2, [x20, #24]
  4131e0:	mov	w1, #0x5                   	// #5
  4131e4:	add	x0, x22, #0x48
  4131e8:	bl	412fd8 <ferror@plt+0xef68>
  4131ec:	ldr	w1, [x0, #24]
  4131f0:	mov	x19, x0
  4131f4:	cbnz	w1, 413294 <ferror@plt+0xf224>
  4131f8:	ldr	x0, [x20, #24]
  4131fc:	ldr	x0, [x0]
  413200:	str	x0, [x19, #16]
  413204:	mov	x0, #0x10                  	// #16
  413208:	bl	410f8c <ferror@plt+0xcf1c>
  41320c:	str	x0, [x19, #32]
  413210:	ldrsw	x1, [x19, #24]
  413214:	ldr	x0, [x19, #32]
  413218:	str	x21, [x0, x1, lsl #3]
  41321c:	ldrsw	x0, [x19, #24]
  413220:	ldr	x1, [x19, #32]
  413224:	add	x0, x0, #0x1
  413228:	str	xzr, [x1, x0, lsl #3]
  41322c:	ldr	w0, [x19, #24]
  413230:	ldr	x1, [x19, #32]
  413234:	add	w0, w0, #0x1
  413238:	str	w0, [x19, #24]
  41323c:	ldr	x0, [x20, #24]
  413240:	str	x1, [x0]
  413244:	b	413560 <ferror@plt+0xf4f0>
  413248:	mov	x0, x3
  41324c:	bl	41a07c <ferror@plt+0x1600c>
  413250:	ldr	x2, [x20, #24]
  413254:	mov	x21, x0
  413258:	mov	w1, #0x4                   	// #4
  41325c:	add	x0, x22, #0x48
  413260:	bl	412fd8 <ferror@plt+0xef68>
  413264:	mov	x19, x0
  413268:	ldr	x0, [x0, #24]
  41326c:	bl	4110d0 <ferror@plt+0xd060>
  413270:	ldr	x0, [x20, #24]
  413274:	ldr	x1, [x0]
  413278:	stp	x1, x21, [x19, #16]
  41327c:	str	x21, [x0]
  413280:	b	413560 <ferror@plt+0xf4f0>
  413284:	mov	x0, x3
  413288:	bl	41a07c <ferror@plt+0x1600c>
  41328c:	mov	x21, x0
  413290:	b	4131dc <ferror@plt+0xf16c>
  413294:	ldr	x0, [x0, #32]
  413298:	add	w1, w1, #0x2
  41329c:	mov	x2, #0x8                   	// #8
  4132a0:	sxtw	x1, w1
  4132a4:	bl	411254 <ferror@plt+0xd1e4>
  4132a8:	b	41320c <ferror@plt+0xf19c>
  4132ac:	bl	403f60 <__errno_location@plt>
  4132b0:	mov	x25, x0
  4132b4:	add	x1, sp, #0x58
  4132b8:	mov	x0, x19
  4132bc:	mov	w2, #0x0                   	// #0
  4132c0:	str	wzr, [x25]
  4132c4:	bl	403c10 <strtol@plt>
  4132c8:	mov	x24, x0
  4132cc:	ldrb	w0, [x19]
  4132d0:	cbz	w0, 4132e0 <ferror@plt+0xf270>
  4132d4:	ldr	x0, [sp, #88]
  4132d8:	ldrb	w0, [x0]
  4132dc:	cbz	w0, 4132f8 <ferror@plt+0xf288>
  4132e0:	bl	413094 <ferror@plt+0xf024>
  4132e4:	adrp	x3, 435000 <ferror@plt+0x30f90>
  4132e8:	mov	x5, x23
  4132ec:	mov	x4, x19
  4132f0:	add	x3, x3, #0xaed
  4132f4:	b	41345c <ferror@plt+0xf3ec>
  4132f8:	cmp	x24, w24, sxtw
  4132fc:	b.ne	41330c <ferror@plt+0xf29c>  // b.any
  413300:	ldr	w0, [x25]
  413304:	cmp	w0, #0x22
  413308:	b.ne	413324 <ferror@plt+0xf2b4>  // b.any
  41330c:	bl	413094 <ferror@plt+0xf024>
  413310:	adrp	x3, 435000 <ferror@plt+0x30f90>
  413314:	mov	x5, x23
  413318:	mov	x4, x19
  41331c:	add	x3, x3, #0xb14
  413320:	b	41345c <ferror@plt+0xf3ec>
  413324:	ldr	x2, [x20, #24]
  413328:	mov	w1, #0x2                   	// #2
  41332c:	add	x0, x22, #0x48
  413330:	bl	412fd8 <ferror@plt+0xef68>
  413334:	ldr	x1, [x20, #24]
  413338:	ldr	w2, [x1]
  41333c:	str	w2, [x0, #16]
  413340:	str	w24, [x1]
  413344:	b	413560 <ferror@plt+0xf4f0>
  413348:	ldr	w0, [x20, #12]
  41334c:	cbnz	x19, 413354 <ferror@plt+0xf2e4>
  413350:	tbnz	w0, #5, 413368 <ferror@plt+0xf2f8>
  413354:	tbnz	w0, #3, 413410 <ferror@plt+0xf3a0>
  413358:	tbz	w0, #4, 4133f4 <ferror@plt+0xf384>
  41335c:	mov	x0, x19
  413360:	bl	41a07c <ferror@plt+0x1600c>
  413364:	mov	x19, x0
  413368:	ldr	w1, [x20, #12]
  41336c:	mov	w0, #0x28                  	// #40
  413370:	tst	w1, w0
  413374:	b.ne	41337c <ferror@plt+0xf30c>  // b.any
  413378:	cbz	x19, 41346c <ferror@plt+0xf3fc>
  41337c:	ldr	x2, [x24]
  413380:	mov	x3, x21
  413384:	ldr	x4, [x20, #24]
  413388:	mov	x1, x19
  41338c:	mov	x0, x23
  413390:	blr	x4
  413394:	cmp	w0, #0x0
  413398:	mov	w20, w0
  41339c:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  4133a0:	b.eq	4133cc <ferror@plt+0xf35c>  // b.none
  4133a4:	ldr	x0, [x21]
  4133a8:	cbnz	x0, 4133cc <ferror@plt+0xf35c>
  4133ac:	bl	413094 <ferror@plt+0xf024>
  4133b0:	mov	w1, w0
  4133b4:	adrp	x3, 435000 <ferror@plt+0x30f90>
  4133b8:	mov	x4, x23
  4133bc:	add	x3, x3, #0xb3b
  4133c0:	mov	x0, x21
  4133c4:	mov	w2, #0x2                   	// #2
  4133c8:	bl	408d04 <ferror@plt+0x4c94>
  4133cc:	mov	x0, x19
  4133d0:	bl	4110d0 <ferror@plt+0xd060>
  4133d4:	mov	w0, w20
  4133d8:	ldr	d8, [sp, #72]
  4133dc:	ldp	x19, x20, [sp, #16]
  4133e0:	ldp	x21, x22, [sp, #32]
  4133e4:	ldp	x23, x24, [sp, #48]
  4133e8:	ldr	x25, [sp, #64]
  4133ec:	ldp	x29, x30, [sp], #96
  4133f0:	ret
  4133f4:	mov	x4, x21
  4133f8:	mov	x0, x19
  4133fc:	mov	x3, #0x0                   	// #0
  413400:	mov	x2, #0x0                   	// #0
  413404:	mov	x1, #0xffffffffffffffff    	// #-1
  413408:	bl	42d104 <ferror@plt+0x29094>
  41340c:	b	413364 <ferror@plt+0xf2f4>
  413410:	mov	x19, #0x0                   	// #0
  413414:	b	413368 <ferror@plt+0xf2f8>
  413418:	bl	403f60 <__errno_location@plt>
  41341c:	mov	x24, x0
  413420:	add	x1, sp, #0x58
  413424:	mov	x0, x19
  413428:	str	wzr, [x24]
  41342c:	bl	41a440 <ferror@plt+0x163d0>
  413430:	fmov	d8, d0
  413434:	ldrb	w0, [x19]
  413438:	cbz	w0, 413448 <ferror@plt+0xf3d8>
  41343c:	ldr	x0, [sp, #88]
  413440:	ldrb	w0, [x0]
  413444:	cbz	w0, 413474 <ferror@plt+0xf404>
  413448:	bl	413094 <ferror@plt+0xf024>
  41344c:	adrp	x3, 435000 <ferror@plt+0x30f90>
  413450:	mov	x5, x23
  413454:	mov	x4, x19
  413458:	add	x3, x3, #0xb53
  41345c:	mov	w1, w0
  413460:	mov	w2, #0x1                   	// #1
  413464:	mov	x0, x21
  413468:	bl	408d04 <ferror@plt+0x4c94>
  41346c:	mov	w20, #0x0                   	// #0
  413470:	b	4133d4 <ferror@plt+0xf364>
  413474:	ldr	w0, [x24]
  413478:	cmp	w0, #0x22
  41347c:	b.eq	4134a4 <ferror@plt+0xf434>  // b.none
  413480:	ldr	x2, [x20, #24]
  413484:	mov	w1, #0x7                   	// #7
  413488:	add	x0, x22, #0x48
  41348c:	bl	412fd8 <ferror@plt+0xef68>
  413490:	ldr	x1, [x20, #24]
  413494:	ldr	d0, [x1]
  413498:	str	d0, [x0, #16]
  41349c:	str	d8, [x1]
  4134a0:	b	413560 <ferror@plt+0xf4f0>
  4134a4:	bl	413094 <ferror@plt+0xf024>
  4134a8:	adrp	x3, 435000 <ferror@plt+0x30f90>
  4134ac:	mov	x5, x23
  4134b0:	mov	x4, x19
  4134b4:	add	x3, x3, #0xb79
  4134b8:	b	41345c <ferror@plt+0xf3ec>
  4134bc:	bl	403f60 <__errno_location@plt>
  4134c0:	mov	x24, x0
  4134c4:	add	x1, sp, #0x58
  4134c8:	mov	x0, x19
  4134cc:	mov	w2, #0x0                   	// #0
  4134d0:	str	wzr, [x24]
  4134d4:	bl	41a5ac <ferror@plt+0x1653c>
  4134d8:	mov	x25, x0
  4134dc:	ldrb	w0, [x19]
  4134e0:	cbz	w0, 4132e0 <ferror@plt+0xf270>
  4134e4:	ldr	x0, [sp, #88]
  4134e8:	ldrb	w0, [x0]
  4134ec:	cbnz	w0, 4132e0 <ferror@plt+0xf270>
  4134f0:	ldr	w0, [x24]
  4134f4:	cmp	w0, #0x22
  4134f8:	b.eq	41330c <ferror@plt+0xf29c>  // b.none
  4134fc:	ldr	x2, [x20, #24]
  413500:	mov	w1, #0x8                   	// #8
  413504:	add	x0, x22, #0x48
  413508:	bl	412fd8 <ferror@plt+0xef68>
  41350c:	ldr	x1, [x20, #24]
  413510:	ldr	x2, [x1]
  413514:	str	x2, [x0, #16]
  413518:	str	x25, [x1]
  41351c:	b	413560 <ferror@plt+0xf4f0>
  413520:	adrp	x3, 435000 <ferror@plt+0x30f90>
  413524:	add	x3, x3, #0xf35
  413528:	add	x3, x3, #0x25
  41352c:	mov	x4, #0x0                   	// #0
  413530:	mov	w2, #0x548                 	// #1352
  413534:	b	413138 <ferror@plt+0xf0c8>
  413538:	cbnz	w0, 413120 <ferror@plt+0xf0b0>
  41353c:	ldr	x2, [x20, #24]
  413540:	mov	w1, #0x0                   	// #0
  413544:	add	x0, x22, #0x48
  413548:	bl	412fd8 <ferror@plt+0xef68>
  41354c:	ldr	w1, [x20, #12]
  413550:	ldr	x0, [x20, #24]
  413554:	tst	x1, #0x4
  413558:	cset	w1, eq  // eq = none
  41355c:	str	w1, [x0]
  413560:	mov	w20, #0x1                   	// #1
  413564:	b	4133d4 <ferror@plt+0xf364>
  413568:	stp	x29, x30, [sp, #-144]!
  41356c:	mov	x29, sp
  413570:	stp	x19, x20, [sp, #16]
  413574:	mov	x20, x1
  413578:	stp	x21, x22, [sp, #32]
  41357c:	mov	x22, x0
  413580:	mov	x21, x2
  413584:	stp	x23, x24, [sp, #48]
  413588:	mov	x23, x3
  41358c:	mov	x24, x7
  413590:	stp	x25, x26, [sp, #64]
  413594:	mov	x26, x6
  413598:	stp	x27, x28, [sp, #80]
  41359c:	add	x28, x0, #0x50
  4135a0:	adrp	x0, 435000 <ferror@plt+0x30f90>
  4135a4:	add	x0, x0, #0xb9f
  4135a8:	stp	xzr, x5, [sp, #96]
  4135ac:	str	w4, [sp, #116]
  4135b0:	str	x0, [sp, #120]
  4135b4:	add	x0, x1, #0x20
  4135b8:	str	x0, [sp, #128]
  4135bc:	ldr	w0, [x20, #72]
  4135c0:	ldr	w1, [sp, #96]
  4135c4:	cmp	w0, w1
  4135c8:	b.gt	4135d4 <ferror@plt+0xf564>
  4135cc:	mov	w19, #0x1                   	// #1
  4135d0:	b	4136a0 <ferror@plt+0xf630>
  4135d4:	ldr	x0, [sp, #104]
  4135d8:	ldr	w27, [x21]
  4135dc:	ldr	w0, [x0]
  4135e0:	cmp	w27, w0
  4135e4:	b.ge	4135cc <ferror@plt+0xf55c>  // b.tcont
  4135e8:	ldr	x0, [sp, #96]
  4135ec:	mov	x1, #0x30                  	// #48
  4135f0:	ldr	x2, [x20, #64]
  4135f4:	mul	x25, x0, x1
  4135f8:	ldr	w1, [sp, #116]
  4135fc:	add	x0, x2, x25
  413600:	cbz	w1, 41360c <ferror@plt+0xf59c>
  413604:	ldr	w1, [x0, #12]
  413608:	tbnz	w1, #6, 41377c <ferror@plt+0xf70c>
  41360c:	ldr	w1, [x0, #16]
  413610:	ldr	x19, [x2, x25]
  413614:	cbz	w1, 413628 <ferror@plt+0xf5b8>
  413618:	cmp	w1, #0x3
  41361c:	b.ne	4136c0 <ferror@plt+0xf650>  // b.any
  413620:	ldr	w0, [x0, #12]
  413624:	tbz	w0, #3, 4136c0 <ferror@plt+0xf650>
  413628:	mov	x1, x19
  41362c:	mov	x0, x23
  413630:	bl	403ba0 <strcmp@plt>
  413634:	cbnz	w0, 4136c0 <ferror@plt+0xf650>
  413638:	mov	x1, x19
  41363c:	mov	x2, #0x0                   	// #0
  413640:	adrp	x0, 435000 <ferror@plt+0x30f90>
  413644:	add	x0, x0, #0xb9f
  413648:	bl	41a2ac <ferror@plt+0x1623c>
  41364c:	mov	x4, x0
  413650:	ldr	x2, [x20, #64]
  413654:	mov	x5, x24
  413658:	add	x1, x20, #0x20
  41365c:	mov	x3, #0x0                   	// #0
  413660:	add	x2, x2, x25
  413664:	mov	x23, x0
  413668:	mov	x0, x22
  41366c:	bl	4130cc <ferror@plt+0xf05c>
  413670:	mov	w19, w0
  413674:	mov	x0, x23
  413678:	bl	4110d0 <ferror@plt+0xd060>
  41367c:	ldr	x0, [x26]
  413680:	mov	x2, #0x0                   	// #0
  413684:	ldrsw	x1, [x21]
  413688:	add	x1, x0, x1, lsl #3
  41368c:	add	x0, x22, #0x50
  413690:	bl	41304c <ferror@plt+0xefdc>
  413694:	ldr	x1, [sp, #144]
  413698:	mov	w0, #0x1                   	// #1
  41369c:	str	w0, [x1]
  4136a0:	mov	w0, w19
  4136a4:	ldp	x19, x20, [sp, #16]
  4136a8:	ldp	x21, x22, [sp, #32]
  4136ac:	ldp	x23, x24, [sp, #48]
  4136b0:	ldp	x25, x26, [sp, #64]
  4136b4:	ldp	x27, x28, [sp, #80]
  4136b8:	ldp	x29, x30, [sp], #144
  4136bc:	ret
  4136c0:	mov	x0, x19
  4136c4:	bl	403580 <strlen@plt>
  4136c8:	sxtw	x3, w0
  4136cc:	mov	x1, x19
  4136d0:	mov	x2, x3
  4136d4:	mov	x0, x23
  4136d8:	str	x3, [sp, #136]
  4136dc:	bl	4038e0 <strncmp@plt>
  4136e0:	mov	w19, w0
  4136e4:	cbnz	w0, 41377c <ferror@plt+0xf70c>
  4136e8:	ldr	x3, [sp, #136]
  4136ec:	ldrb	w0, [x23, x3]
  4136f0:	cmp	w0, #0x3d
  4136f4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4136f8:	b.ne	41377c <ferror@plt+0xf70c>  // b.any
  4136fc:	ldr	x1, [x26]
  413700:	mov	x0, x28
  413704:	mov	x2, #0x0                   	// #0
  413708:	add	x1, x1, w27, sxtw #3
  41370c:	bl	41304c <ferror@plt+0xefdc>
  413710:	ldr	x0, [x20, #64]
  413714:	mov	x2, #0x0                   	// #0
  413718:	ldr	x1, [x0, x25]
  41371c:	ldr	x0, [sp, #120]
  413720:	bl	41a2ac <ferror@plt+0x1623c>
  413724:	mov	x27, x0
  413728:	ldr	x3, [sp, #136]
  41372c:	ldrb	w0, [x23, x3]
  413730:	cmp	w0, #0x3d
  413734:	b.ne	41378c <ferror@plt+0xf71c>  // b.any
  413738:	add	x3, x3, #0x1
  41373c:	add	x19, x23, x3
  413740:	ldr	x1, [sp, #128]
  413744:	mov	x3, x19
  413748:	ldr	x2, [x20, #64]
  41374c:	mov	x5, x24
  413750:	mov	x4, x27
  413754:	mov	x0, x22
  413758:	add	x2, x2, x25
  41375c:	bl	4130cc <ferror@plt+0xf05c>
  413760:	mov	w19, w0
  413764:	mov	x0, x27
  413768:	cbz	w19, 413828 <ferror@plt+0xf7b8>
  41376c:	bl	4110d0 <ferror@plt+0xd060>
  413770:	ldr	x1, [sp, #144]
  413774:	mov	w0, #0x1                   	// #1
  413778:	str	w0, [x1]
  41377c:	ldr	x0, [sp, #96]
  413780:	add	x0, x0, #0x1
  413784:	str	x0, [sp, #96]
  413788:	b	4135bc <ferror@plt+0xf54c>
  41378c:	ldr	x1, [sp, #104]
  413790:	ldr	x2, [x20, #64]
  413794:	ldr	w1, [x1]
  413798:	add	x2, x2, x25
  41379c:	ldr	w0, [x21]
  4137a0:	sub	w1, w1, #0x1
  4137a4:	cmp	w0, w1
  4137a8:	ldr	w3, [x2, #16]
  4137ac:	b.ge	413830 <ferror@plt+0xf7c0>  // b.tcont
  4137b0:	sxtw	x0, w0
  4137b4:	cmp	w3, #0x3
  4137b8:	ldr	x5, [x26]
  4137bc:	add	x0, x0, #0x1
  4137c0:	add	x1, x5, x0, lsl #3
  4137c4:	ldr	x19, [x5, x0, lsl #3]
  4137c8:	b.ne	4137d4 <ferror@plt+0xf764>  // b.any
  4137cc:	ldr	w0, [x2, #12]
  4137d0:	tbnz	w0, #5, 4137f0 <ferror@plt+0xf780>
  4137d4:	mov	x0, x28
  4137d8:	mov	x2, #0x0                   	// #0
  4137dc:	bl	41304c <ferror@plt+0xefdc>
  4137e0:	ldr	w0, [x21]
  4137e4:	add	w0, w0, #0x1
  4137e8:	str	w0, [x21]
  4137ec:	b	413740 <ferror@plt+0xf6d0>
  4137f0:	ldrb	w0, [x19]
  4137f4:	cmp	w0, #0x2d
  4137f8:	b.ne	4137d4 <ferror@plt+0xf764>  // b.any
  4137fc:	add	x1, x20, #0x20
  413800:	mov	x5, x24
  413804:	mov	x4, x27
  413808:	mov	x0, x22
  41380c:	mov	x3, #0x0                   	// #0
  413810:	bl	4130cc <ferror@plt+0xf05c>
  413814:	ldr	x1, [sp, #144]
  413818:	mov	w19, w0
  41381c:	mov	w0, #0x1                   	// #1
  413820:	str	w0, [x1]
  413824:	mov	x0, x27
  413828:	bl	4110d0 <ferror@plt+0xd060>
  41382c:	b	4136a0 <ferror@plt+0xf630>
  413830:	cmp	w3, #0x3
  413834:	b.ne	413840 <ferror@plt+0xf7d0>  // b.any
  413838:	ldr	w0, [x2, #12]
  41383c:	tbnz	w0, #5, 4137fc <ferror@plt+0xf78c>
  413840:	bl	413094 <ferror@plt+0xf024>
  413844:	mov	w1, w0
  413848:	mov	x4, x27
  41384c:	mov	x0, x24
  413850:	adrp	x3, 435000 <ferror@plt+0x30f90>
  413854:	mov	w2, #0x1                   	// #1
  413858:	add	x3, x3, #0xba2
  41385c:	bl	408d04 <ferror@plt+0x4c94>
  413860:	b	413824 <ferror@plt+0xf7b4>
  413864:	stp	x29, x30, [sp, #-144]!
  413868:	mov	x29, sp
  41386c:	stp	x19, x20, [sp, #16]
  413870:	sxtw	x20, w2
  413874:	mov	x19, x20
  413878:	add	x20, x20, #0x1
  41387c:	stp	x21, x22, [sp, #32]
  413880:	mov	x21, x0
  413884:	lsl	x0, x20, #3
  413888:	mov	x22, x3
  41388c:	stp	x23, x24, [sp, #48]
  413890:	mov	x23, x7
  413894:	mov	x24, #0x0                   	// #0
  413898:	stp	x25, x26, [sp, #64]
  41389c:	mov	x25, x1
  4138a0:	stp	x27, x28, [sp, #80]
  4138a4:	and	w28, w4, #0xff
  4138a8:	stp	x0, x5, [sp, #104]
  4138ac:	adrp	x0, 435000 <ferror@plt+0x30f90>
  4138b0:	add	x0, x0, #0xbba
  4138b4:	str	x6, [sp, #120]
  4138b8:	str	x0, [sp, #128]
  4138bc:	add	x0, x1, #0x20
  4138c0:	str	x0, [sp, #136]
  4138c4:	ldr	w0, [x25, #72]
  4138c8:	cmp	w0, w24
  4138cc:	b.gt	4138d8 <ferror@plt+0xf868>
  4138d0:	mov	w27, #0x1                   	// #1
  4138d4:	b	41395c <ferror@plt+0xf8ec>
  4138d8:	mov	x0, #0x30                  	// #48
  4138dc:	mul	x27, x24, x0
  4138e0:	ldr	x0, [x25, #64]
  4138e4:	add	x0, x0, x27
  4138e8:	ldrb	w0, [x0, #8]
  4138ec:	cmp	w0, w28
  4138f0:	b.ne	413a4c <ferror@plt+0xf9dc>  // b.any
  4138f4:	ldr	x0, [sp, #128]
  4138f8:	mov	w1, w28
  4138fc:	bl	41a234 <ferror@plt+0x161c4>
  413900:	mov	x26, x0
  413904:	ldr	x0, [x25, #64]
  413908:	add	x0, x0, x27
  41390c:	ldr	w2, [x0, #16]
  413910:	cbz	w2, 413a0c <ferror@plt+0xf99c>
  413914:	cmp	w2, #0x3
  413918:	b.ne	413924 <ferror@plt+0xf8b4>  // b.any
  41391c:	ldr	w1, [x0, #12]
  413920:	tbnz	w1, #3, 413a0c <ferror@plt+0xf99c>
  413924:	ldr	w1, [x22]
  413928:	cmp	w1, w19
  41392c:	b.le	41397c <ferror@plt+0xf90c>
  413930:	bl	413094 <ferror@plt+0xf024>
  413934:	adrp	x3, 435000 <ferror@plt+0x30f90>
  413938:	mov	x4, x26
  41393c:	add	x3, x3, #0xb3b
  413940:	mov	w2, #0x2                   	// #2
  413944:	mov	w1, w0
  413948:	mov	w27, #0x0                   	// #0
  41394c:	mov	x0, x23
  413950:	bl	408d04 <ferror@plt+0x4c94>
  413954:	mov	x0, x26
  413958:	bl	4110d0 <ferror@plt+0xd060>
  41395c:	mov	w0, w27
  413960:	ldp	x19, x20, [sp, #16]
  413964:	ldp	x21, x22, [sp, #32]
  413968:	ldp	x23, x24, [sp, #48]
  41396c:	ldp	x25, x26, [sp, #64]
  413970:	ldp	x27, x28, [sp, #80]
  413974:	ldp	x29, x30, [sp], #144
  413978:	ret
  41397c:	ldr	x1, [sp, #112]
  413980:	ldr	w1, [x1]
  413984:	sub	w1, w1, #0x1
  413988:	cmp	w1, w19
  41398c:	b.le	413a14 <ferror@plt+0xf9a4>
  413990:	ldr	x1, [sp, #120]
  413994:	cmp	w2, #0x3
  413998:	ldr	x4, [sp, #104]
  41399c:	ldr	x3, [x1]
  4139a0:	ldr	x1, [sp, #104]
  4139a4:	ldr	x20, [x3, x4]
  4139a8:	add	x1, x3, x1
  4139ac:	b.ne	4139b8 <ferror@plt+0xf948>  // b.any
  4139b0:	ldr	w0, [x0, #12]
  4139b4:	tbnz	w0, #5, 413a00 <ferror@plt+0xf990>
  4139b8:	add	x0, x21, #0x50
  4139bc:	mov	x2, #0x0                   	// #0
  4139c0:	bl	41304c <ferror@plt+0xefdc>
  4139c4:	add	w0, w19, #0x1
  4139c8:	str	w0, [x22]
  4139cc:	ldr	x1, [sp, #136]
  4139d0:	mov	x5, x23
  4139d4:	ldr	x2, [x25, #64]
  4139d8:	mov	x4, x26
  4139dc:	mov	x3, x20
  4139e0:	mov	x0, x21
  4139e4:	add	x2, x2, x27
  4139e8:	bl	4130cc <ferror@plt+0xf05c>
  4139ec:	mov	w27, w0
  4139f0:	mov	x0, x26
  4139f4:	cbnz	w27, 413a3c <ferror@plt+0xf9cc>
  4139f8:	bl	4110d0 <ferror@plt+0xd060>
  4139fc:	b	41395c <ferror@plt+0xf8ec>
  413a00:	ldrb	w0, [x20]
  413a04:	cmp	w0, #0x2d
  413a08:	b.ne	4139b8 <ferror@plt+0xf948>  // b.any
  413a0c:	mov	x20, #0x0                   	// #0
  413a10:	b	4139cc <ferror@plt+0xf95c>
  413a14:	cmp	w2, #0x3
  413a18:	b.ne	413a24 <ferror@plt+0xf9b4>  // b.any
  413a1c:	ldr	w0, [x0, #12]
  413a20:	tbnz	w0, #5, 413a0c <ferror@plt+0xf99c>
  413a24:	bl	413094 <ferror@plt+0xf024>
  413a28:	adrp	x3, 435000 <ferror@plt+0x30f90>
  413a2c:	mov	x4, x26
  413a30:	add	x3, x3, #0xba2
  413a34:	mov	w2, #0x1                   	// #1
  413a38:	b	413944 <ferror@plt+0xf8d4>
  413a3c:	bl	4110d0 <ferror@plt+0xd060>
  413a40:	ldr	x0, [sp, #144]
  413a44:	mov	w1, #0x1                   	// #1
  413a48:	str	w1, [x0]
  413a4c:	add	x24, x24, #0x1
  413a50:	b	4138c4 <ferror@plt+0xf854>
  413a54:	stp	x29, x30, [sp, #-32]!
  413a58:	mov	x29, sp
  413a5c:	stp	x19, x20, [sp, #16]
  413a60:	mov	x20, x0
  413a64:	mov	x0, #0x58                  	// #88
  413a68:	bl	410fec <ferror@plt+0xcf7c>
  413a6c:	mov	x19, x0
  413a70:	mov	x0, x20
  413a74:	bl	41a07c <ferror@plt+0x1600c>
  413a78:	str	x0, [x19, #8]
  413a7c:	ldrb	w0, [x19, #56]
  413a80:	and	w0, w0, #0xfffffffc
  413a84:	orr	w0, w0, #0x1
  413a88:	strb	w0, [x19, #56]
  413a8c:	mov	x0, x19
  413a90:	ldp	x19, x20, [sp, #16]
  413a94:	ldp	x29, x30, [sp], #32
  413a98:	ret
  413a9c:	cbz	x0, 413b20 <ferror@plt+0xfab0>
  413aa0:	stp	x29, x30, [sp, #-32]!
  413aa4:	adrp	x1, 412000 <ferror@plt+0xdf90>
  413aa8:	add	x1, x1, #0xbf4
  413aac:	mov	x29, sp
  413ab0:	stp	x19, x20, [sp, #16]
  413ab4:	mov	x19, x0
  413ab8:	ldr	x0, [x0]
  413abc:	bl	40c56c <ferror@plt+0x84fc>
  413ac0:	ldr	x0, [x19, #64]
  413ac4:	cbnz	x0, 413b40 <ferror@plt+0xfad0>
  413ac8:	ldr	x20, [x19, #72]
  413acc:	cbnz	x20, 413b48 <ferror@plt+0xfad8>
  413ad0:	ldr	x0, [x19, #72]
  413ad4:	bl	40bf68 <ferror@plt+0x7ef8>
  413ad8:	str	xzr, [x19, #72]
  413adc:	mov	w1, #0x0                   	// #0
  413ae0:	add	x0, x19, #0x50
  413ae4:	bl	412c78 <ferror@plt+0xec08>
  413ae8:	ldr	x0, [x19, #8]
  413aec:	bl	4110d0 <ferror@plt+0xd060>
  413af0:	ldr	x0, [x19, #16]
  413af4:	bl	4110d0 <ferror@plt+0xd060>
  413af8:	ldr	x0, [x19, #24]
  413afc:	bl	4110d0 <ferror@plt+0xd060>
  413b00:	ldr	x1, [x19, #40]
  413b04:	cbz	x1, 413b10 <ferror@plt+0xfaa0>
  413b08:	ldr	x0, [x19, #48]
  413b0c:	blr	x1
  413b10:	mov	x0, x19
  413b14:	ldp	x19, x20, [sp, #16]
  413b18:	ldp	x29, x30, [sp], #32
  413b1c:	b	4110d0 <ferror@plt+0xd060>
  413b20:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413b24:	add	x1, x1, #0xf35
  413b28:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  413b2c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413b30:	add	x2, x2, #0x84e
  413b34:	add	x1, x1, #0x2f
  413b38:	add	x0, x0, #0x41f
  413b3c:	b	412328 <ferror@plt+0xe2b8>
  413b40:	bl	412bf4 <ferror@plt+0xeb84>
  413b44:	b	413ac8 <ferror@plt+0xfa58>
  413b48:	ldr	x0, [x20]
  413b4c:	bl	4110d0 <ferror@plt+0xd060>
  413b50:	ldr	x20, [x20, #8]
  413b54:	b	413acc <ferror@plt+0xfa5c>
  413b58:	cbz	x0, 413b6c <ferror@plt+0xfafc>
  413b5c:	ldrb	w2, [x0, #56]
  413b60:	bfxil	w2, w1, #0, #1
  413b64:	strb	w2, [x0, #56]
  413b68:	ret
  413b6c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413b70:	add	x1, x1, #0xf35
  413b74:	add	x1, x1, #0x45
  413b78:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  413b7c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413b80:	add	x2, x2, #0x84e
  413b84:	add	x0, x0, #0x41f
  413b88:	b	412328 <ferror@plt+0xe2b8>
  413b8c:	cbz	x0, 413b9c <ferror@plt+0xfb2c>
  413b90:	ldrb	w0, [x0, #56]
  413b94:	and	w0, w0, #0x1
  413b98:	ret
  413b9c:	stp	x29, x30, [sp, #-16]!
  413ba0:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413ba4:	add	x1, x1, #0xf35
  413ba8:	mov	x29, sp
  413bac:	add	x1, x1, #0x67
  413bb0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  413bb4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413bb8:	add	x2, x2, #0x84e
  413bbc:	add	x0, x0, #0x41f
  413bc0:	bl	412328 <ferror@plt+0xe2b8>
  413bc4:	mov	w0, #0x0                   	// #0
  413bc8:	ldp	x29, x30, [sp], #16
  413bcc:	ret
  413bd0:	cbz	x0, 413be4 <ferror@plt+0xfb74>
  413bd4:	ldrb	w2, [x0, #56]
  413bd8:	bfi	w2, w1, #1, #1
  413bdc:	strb	w2, [x0, #56]
  413be0:	ret
  413be4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413be8:	add	x1, x1, #0xf35
  413bec:	add	x1, x1, #0x89
  413bf0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  413bf4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413bf8:	add	x2, x2, #0x84e
  413bfc:	add	x0, x0, #0x41f
  413c00:	b	412328 <ferror@plt+0xe2b8>
  413c04:	cbz	x0, 413c14 <ferror@plt+0xfba4>
  413c08:	ldrb	w0, [x0, #56]
  413c0c:	ubfx	x0, x0, #1, #1
  413c10:	ret
  413c14:	stp	x29, x30, [sp, #-16]!
  413c18:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413c1c:	add	x1, x1, #0xf35
  413c20:	mov	x29, sp
  413c24:	add	x1, x1, #0xb5
  413c28:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  413c2c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413c30:	add	x2, x2, #0x84e
  413c34:	add	x0, x0, #0x41f
  413c38:	bl	412328 <ferror@plt+0xe2b8>
  413c3c:	mov	w0, #0x0                   	// #0
  413c40:	ldp	x29, x30, [sp], #16
  413c44:	ret
  413c48:	cbz	x0, 413c98 <ferror@plt+0xfc28>
  413c4c:	stp	x29, x30, [sp, #-64]!
  413c50:	mov	x29, sp
  413c54:	stp	x19, x20, [sp, #16]
  413c58:	mov	x19, x1
  413c5c:	stp	x21, x22, [sp, #32]
  413c60:	stp	x23, x24, [sp, #48]
  413c64:	cbnz	x1, 413cb8 <ferror@plt+0xfc48>
  413c68:	adrp	x2, 435000 <ferror@plt+0x30f90>
  413c6c:	add	x2, x2, #0xa6b
  413c70:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413c74:	add	x1, x1, #0xf35
  413c78:	add	x1, x1, #0xe1
  413c7c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413c80:	add	x0, x0, #0x41f
  413c84:	ldp	x19, x20, [sp, #16]
  413c88:	ldp	x21, x22, [sp, #32]
  413c8c:	ldp	x23, x24, [sp, #48]
  413c90:	ldp	x29, x30, [sp], #64
  413c94:	b	413cb4 <ferror@plt+0xfc44>
  413c98:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413c9c:	add	x1, x1, #0xf35
  413ca0:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  413ca4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413ca8:	add	x2, x2, #0x84e
  413cac:	add	x1, x1, #0xe1
  413cb0:	add	x0, x0, #0x41f
  413cb4:	b	412328 <ferror@plt+0xe2b8>
  413cb8:	mov	x20, x0
  413cbc:	ldr	x0, [x1]
  413cc0:	cbnz	x0, 413cd0 <ferror@plt+0xfc60>
  413cc4:	adrp	x2, 435000 <ferror@plt+0x30f90>
  413cc8:	add	x2, x2, #0xbbe
  413ccc:	b	413c70 <ferror@plt+0xfc00>
  413cd0:	ldr	x0, [x1, #8]
  413cd4:	cbnz	x0, 413ce4 <ferror@plt+0xfc74>
  413cd8:	adrp	x2, 435000 <ferror@plt+0x30f90>
  413cdc:	add	x2, x2, #0xbd2
  413ce0:	b	413c70 <ferror@plt+0xfc00>
  413ce4:	ldr	x0, [x1, #16]
  413ce8:	cbnz	x0, 413cf8 <ferror@plt+0xfc88>
  413cec:	adrp	x2, 435000 <ferror@plt+0x30f90>
  413cf0:	add	x2, x2, #0xbed
  413cf4:	b	413c70 <ferror@plt+0xfc00>
  413cf8:	ldr	x21, [x20]
  413cfc:	adrp	x22, 435000 <ferror@plt+0x30f90>
  413d00:	adrp	x23, 438000 <ferror@plt+0x33f90>
  413d04:	add	x22, x22, #0xc0d
  413d08:	add	x23, x23, #0x41f
  413d0c:	cbnz	x21, 413d34 <ferror@plt+0xfcc4>
  413d10:	ldr	x0, [x20]
  413d14:	mov	x1, x19
  413d18:	bl	40c3d0 <ferror@plt+0x8360>
  413d1c:	ldp	x21, x22, [sp, #32]
  413d20:	ldp	x23, x24, [sp, #48]
  413d24:	str	x0, [x20]
  413d28:	ldp	x19, x20, [sp, #16]
  413d2c:	ldp	x29, x30, [sp], #64
  413d30:	ret
  413d34:	ldr	x0, [x21]
  413d38:	ldr	x24, [x19]
  413d3c:	ldr	x1, [x0]
  413d40:	cbnz	x24, 413d60 <ferror@plt+0xfcf0>
  413d44:	cbnz	x1, 413d70 <ferror@plt+0xfd00>
  413d48:	mov	x3, x24
  413d4c:	mov	x2, x22
  413d50:	mov	x0, x23
  413d54:	mov	w1, #0x10                  	// #16
  413d58:	bl	4122b4 <ferror@plt+0xe244>
  413d5c:	b	413d70 <ferror@plt+0xfd00>
  413d60:	cbz	x1, 413d70 <ferror@plt+0xfd00>
  413d64:	mov	x0, x24
  413d68:	bl	403ba0 <strcmp@plt>
  413d6c:	cbz	w0, 413d48 <ferror@plt+0xfcd8>
  413d70:	ldr	x21, [x21, #8]
  413d74:	b	413d0c <ferror@plt+0xfc9c>
  413d78:	cbz	x0, 413d8c <ferror@plt+0xfd1c>
  413d7c:	cbnz	x1, 413dac <ferror@plt+0xfd3c>
  413d80:	adrp	x2, 435000 <ferror@plt+0x30f90>
  413d84:	add	x2, x2, #0xa6b
  413d88:	b	413d94 <ferror@plt+0xfd24>
  413d8c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  413d90:	add	x2, x2, #0x84e
  413d94:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413d98:	add	x1, x1, #0xf35
  413d9c:	add	x1, x1, #0xfc
  413da0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413da4:	add	x0, x0, #0x41f
  413da8:	b	412328 <ferror@plt+0xe2b8>
  413dac:	ldr	x2, [x0, #64]
  413db0:	cbz	x2, 413dcc <ferror@plt+0xfd5c>
  413db4:	adrp	x2, 435000 <ferror@plt+0x30f90>
  413db8:	mov	w1, #0x10                  	// #16
  413dbc:	add	x2, x2, #0xc47
  413dc0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413dc4:	add	x0, x0, #0x41f
  413dc8:	b	4122b4 <ferror@plt+0xe244>
  413dcc:	str	x1, [x0, #64]
  413dd0:	ret
  413dd4:	stp	x29, x30, [sp, #-32]!
  413dd8:	mov	x29, sp
  413ddc:	str	x19, [sp, #16]
  413de0:	mov	x19, x0
  413de4:	cbz	x0, 413dfc <ferror@plt+0xfd8c>
  413de8:	ldr	x19, [x0, #64]
  413dec:	mov	x0, x19
  413df0:	ldr	x19, [sp, #16]
  413df4:	ldp	x29, x30, [sp], #32
  413df8:	ret
  413dfc:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413e00:	add	x1, x1, #0xf35
  413e04:	add	x1, x1, #0x11c
  413e08:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  413e0c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  413e10:	add	x2, x2, #0x84e
  413e14:	add	x0, x0, #0x41f
  413e18:	bl	412328 <ferror@plt+0xe2b8>
  413e1c:	b	413dec <ferror@plt+0xfd7c>
  413e20:	sub	sp, sp, #0x480
  413e24:	stp	x29, x30, [sp]
  413e28:	mov	x29, sp
  413e2c:	stp	x19, x20, [sp, #16]
  413e30:	mov	x19, x0
  413e34:	mov	x0, #0x400                 	// #1024
  413e38:	stp	x21, x22, [sp, #32]
  413e3c:	mov	x22, x2
  413e40:	stp	x23, x24, [sp, #48]
  413e44:	stp	x25, x26, [sp, #64]
  413e48:	stp	x27, x28, [sp, #80]
  413e4c:	str	w1, [sp, #100]
  413e50:	bl	41bdbc <ferror@plt+0x17d4c>
  413e54:	ldr	x21, [x19, #64]
  413e58:	mov	x20, x0
  413e5c:	cbz	x21, 413e78 <ferror@plt+0xfe08>
  413e60:	ldr	w3, [x21, #72]
  413e64:	mov	x0, #0x0                   	// #0
  413e68:	mov	x4, #0x30                  	// #48
  413e6c:	cmp	w3, w0
  413e70:	b.gt	41408c <ferror@plt+0x1001c>
  413e74:	mov	x21, #0x0                   	// #0
  413e78:	bl	4261b8 <ferror@plt+0x22148>
  413e7c:	mov	x3, x0
  413e80:	adrp	x4, 435000 <ferror@plt+0x30f90>
  413e84:	adrp	x2, 435000 <ferror@plt+0x30f90>
  413e88:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413e8c:	add	x4, x4, #0xc74
  413e90:	add	x2, x2, #0xc80
  413e94:	add	x1, x1, #0xc87
  413e98:	mov	x0, x20
  413e9c:	bl	41d03c <ferror@plt+0x18fcc>
  413ea0:	cbz	x21, 413ec0 <ferror@plt+0xfe50>
  413ea4:	mov	x0, x20
  413ea8:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413eac:	add	x1, x1, #0x85d
  413eb0:	bl	41c1d4 <ferror@plt+0x18164>
  413eb4:	mov	x1, x21
  413eb8:	mov	x0, x20
  413ebc:	bl	41c1d4 <ferror@plt+0x18164>
  413ec0:	ldr	x0, [x19, #8]
  413ec4:	cbz	x0, 413ef8 <ferror@plt+0xfe88>
  413ec8:	mov	x0, x20
  413ecc:	adrp	x1, 435000 <ferror@plt+0x30f90>
  413ed0:	add	x1, x1, #0x85d
  413ed4:	bl	41c1d4 <ferror@plt+0x18164>
  413ed8:	ldr	x2, [x19, #32]
  413edc:	cbz	x2, 4140c4 <ferror@plt+0x10054>
  413ee0:	ldr	x0, [x19, #8]
  413ee4:	ldr	x1, [x19, #48]
  413ee8:	blr	x2
  413eec:	mov	x1, x0
  413ef0:	mov	x0, x20
  413ef4:	bl	41c1d4 <ferror@plt+0x18164>
  413ef8:	adrp	x21, 435000 <ferror@plt+0x30f90>
  413efc:	add	x21, x21, #0xc92
  413f00:	mov	x1, x21
  413f04:	mov	x0, x20
  413f08:	bl	41c1d4 <ferror@plt+0x18164>
  413f0c:	ldr	x0, [x19, #16]
  413f10:	cbz	x0, 413f3c <ferror@plt+0xfecc>
  413f14:	ldr	x2, [x19, #32]
  413f18:	cbz	x2, 413f24 <ferror@plt+0xfeb4>
  413f1c:	ldr	x1, [x19, #48]
  413f20:	blr	x2
  413f24:	mov	x1, x0
  413f28:	mov	x0, x20
  413f2c:	bl	41c1d4 <ferror@plt+0x18164>
  413f30:	mov	x1, x21
  413f34:	mov	x0, x20
  413f38:	bl	41c1d4 <ferror@plt+0x18164>
  413f3c:	mov	x2, #0x400                 	// #1024
  413f40:	add	x24, sp, #0x80
  413f44:	mov	w1, #0x0                   	// #0
  413f48:	mov	x0, x24
  413f4c:	bl	403940 <memset@plt>
  413f50:	adrp	x1, 40b000 <ferror@plt+0x6f90>
  413f54:	adrp	x0, 40b000 <ferror@plt+0x6f90>
  413f58:	add	x1, x1, #0xc1c
  413f5c:	add	x0, x0, #0xc38
  413f60:	bl	40b24c <ferror@plt+0x71dc>
  413f64:	mov	x23, x0
  413f68:	adrp	x3, 411000 <ferror@plt+0xcf90>
  413f6c:	mov	x2, #0x0                   	// #0
  413f70:	add	x3, x3, #0xd0
  413f74:	mov	x1, #0x0                   	// #0
  413f78:	mov	x0, #0x0                   	// #0
  413f7c:	bl	40b1b0 <ferror@plt+0x7140>
  413f80:	mov	x21, x0
  413f84:	ldr	x0, [x19, #64]
  413f88:	cbnz	x0, 41411c <ferror@plt+0x100ac>
  413f8c:	ldr	x26, [x19]
  413f90:	adrp	x0, 435000 <ferror@plt+0x30f90>
  413f94:	add	x0, x0, #0xc95
  413f98:	str	x0, [sp, #104]
  413f9c:	cbnz	x26, 41412c <ferror@plt+0x100bc>
  413fa0:	mov	x0, x23
  413fa4:	bl	40b7bc <ferror@plt+0x774c>
  413fa8:	ldrb	w0, [x19, #56]
  413fac:	ldr	x24, [x19]
  413fb0:	tbz	w0, #0, 4141d4 <ferror@plt+0x10164>
  413fb4:	adrp	x0, 435000 <ferror@plt+0x30f90>
  413fb8:	add	x0, x0, #0xc9b
  413fbc:	bl	412d08 <ferror@plt+0xec98>
  413fc0:	mov	x26, x0
  413fc4:	mov	w23, w0
  413fc8:	cbz	x24, 413fe0 <ferror@plt+0xff70>
  413fcc:	adrp	x0, 435000 <ferror@plt+0x30f90>
  413fd0:	add	x0, x0, #0xca6
  413fd4:	bl	412d08 <ferror@plt+0xec98>
  413fd8:	cmp	w26, w0
  413fdc:	csel	w23, w26, w0, ge  // ge = tcont
  413fe0:	ldr	x0, [x19, #64]
  413fe4:	cbz	x0, 413ff8 <ferror@plt+0xff88>
  413fe8:	mov	x1, x21
  413fec:	bl	412dbc <ferror@plt+0xed4c>
  413ff0:	cmp	w23, w0
  413ff4:	csel	w23, w23, w0, ge  // ge = tcont
  413ff8:	adrp	x26, 435000 <ferror@plt+0x30f90>
  413ffc:	add	x26, x26, #0xcb1
  414000:	cbnz	x24, 4141dc <ferror@plt+0x1016c>
  414004:	add	w24, w23, #0x4
  414008:	cbnz	x22, 414450 <ferror@plt+0x103e0>
  41400c:	ldrb	w0, [x19, #56]
  414010:	tbz	w0, #0, 414070 <ferror@plt+0x10000>
  414014:	mov	x0, x19
  414018:	bl	412b6c <ferror@plt+0xeafc>
  41401c:	ldr	x22, [x19]
  414020:	cmp	w0, #0x0
  414024:	mov	w0, #0x68                  	// #104
  414028:	adrp	x6, 435000 <ferror@plt+0x30f90>
  41402c:	adrp	x5, 435000 <ferror@plt+0x30f90>
  414030:	mov	w3, #0x3f                  	// #63
  414034:	adrp	x2, 435000 <ferror@plt+0x30f90>
  414038:	csel	w3, w3, w0, ne  // ne = any
  41403c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  414040:	add	x6, x6, #0xcb9
  414044:	add	x5, x5, #0xca1
  414048:	mov	w4, w23
  41404c:	add	x2, x2, #0xccb
  414050:	add	x1, x1, #0xcd9
  414054:	mov	x0, x20
  414058:	bl	41d03c <ferror@plt+0x18fcc>
  41405c:	cbnz	x22, 414224 <ferror@plt+0x101b4>
  414060:	adrp	x1, 435000 <ferror@plt+0x30f90>
  414064:	mov	x0, x20
  414068:	add	x1, x1, #0xc93
  41406c:	bl	41c1d4 <ferror@plt+0x18164>
  414070:	ldr	w0, [sp, #100]
  414074:	cbnz	w0, 41431c <ferror@plt+0x102ac>
  414078:	adrp	x23, 435000 <ferror@plt+0x30f90>
  41407c:	mov	x27, #0x30                  	// #48
  414080:	add	x23, x23, #0xc93
  414084:	ldr	x25, [x19]
  414088:	b	414314 <ferror@plt+0x102a4>
  41408c:	mul	x1, x0, x4
  414090:	add	x0, x0, #0x1
  414094:	ldr	x2, [x21, #64]
  414098:	add	x5, x2, x1
  41409c:	ldr	x1, [x2, x1]
  4140a0:	ldrb	w1, [x1]
  4140a4:	cbnz	w1, 413e6c <ferror@plt+0xfdfc>
  4140a8:	ldr	x2, [x21, #40]
  4140ac:	ldr	x0, [x5, #40]
  4140b0:	cbz	x2, 4140bc <ferror@plt+0x1004c>
  4140b4:	ldr	x1, [x21, #56]
  4140b8:	blr	x2
  4140bc:	mov	x21, x0
  4140c0:	b	413e78 <ferror@plt+0xfe08>
  4140c4:	ldr	x1, [x19, #8]
  4140c8:	b	413ef0 <ferror@plt+0xfe80>
  4140cc:	mul	x0, x26, x28
  4140d0:	ldr	x1, [x1, #64]
  4140d4:	add	x27, x1, x0
  4140d8:	ldr	x1, [x1, x0]
  4140dc:	mov	x2, x27
  4140e0:	mov	x0, x23
  4140e4:	bl	40b6c8 <ferror@plt+0x7658>
  4140e8:	ldrb	w0, [x27, #8]
  4140ec:	lsl	x0, x0, #2
  4140f0:	ldr	w1, [x24, x0]
  4140f4:	cbz	w1, 414114 <ferror@plt+0x100a4>
  4140f8:	strb	wzr, [x27, #8]
  4140fc:	add	x26, x26, #0x1
  414100:	ldr	x1, [x19, #64]
  414104:	ldr	w0, [x1, #72]
  414108:	cmp	w0, w26
  41410c:	b.gt	4140cc <ferror@plt+0x1005c>
  414110:	b	413f8c <ferror@plt+0xff1c>
  414114:	str	w25, [x24, x0]
  414118:	b	4140fc <ferror@plt+0x1008c>
  41411c:	mov	x26, #0x0                   	// #0
  414120:	mov	x28, #0x30                  	// #48
  414124:	mov	w25, #0x1                   	// #1
  414128:	b	414100 <ferror@plt+0x10090>
  41412c:	ldr	x28, [x26]
  414130:	mov	x27, #0x0                   	// #0
  414134:	ldr	w0, [x28, #72]
  414138:	cmp	w0, w27
  41413c:	b.gt	414148 <ferror@plt+0x100d8>
  414140:	ldr	x26, [x26, #8]
  414144:	b	413f9c <ferror@plt+0xff2c>
  414148:	mov	x0, #0x30                  	// #48
  41414c:	ldr	x5, [x28, #64]
  414150:	mul	x4, x27, x0
  414154:	mov	x0, x23
  414158:	stp	x5, x4, [sp, #112]
  41415c:	add	x25, x5, x4
  414160:	ldr	x1, [x5, x4]
  414164:	bl	40b5b8 <ferror@plt+0x7548>
  414168:	ldp	x5, x4, [sp, #112]
  41416c:	cbz	x0, 4141b8 <ferror@plt+0x10148>
  414170:	ldr	w0, [x25, #12]
  414174:	tbnz	w0, #6, 4141b8 <ferror@plt+0x10148>
  414178:	ldr	x2, [x5, x4]
  41417c:	ldr	x1, [x28]
  414180:	ldr	x0, [sp, #104]
  414184:	bl	41a234 <ferror@plt+0x161c4>
  414188:	mov	x2, x0
  41418c:	mov	x1, x25
  414190:	mov	x0, x21
  414194:	bl	40b6c8 <ferror@plt+0x7658>
  414198:	ldrb	w0, [x25, #8]
  41419c:	ldr	w1, [x24, x0, lsl #2]
  4141a0:	cbz	w1, 4141c8 <ferror@plt+0x10158>
  4141a4:	ldr	w1, [x25, #12]
  4141a8:	tbnz	w1, #6, 4141c8 <ferror@plt+0x10158>
  4141ac:	strb	wzr, [x25, #8]
  4141b0:	add	x27, x27, #0x1
  4141b4:	b	414134 <ferror@plt+0x100c4>
  4141b8:	mov	x2, x25
  4141bc:	mov	x0, x23
  4141c0:	ldr	x1, [x5, x4]
  4141c4:	b	414194 <ferror@plt+0x10124>
  4141c8:	mov	w1, #0x1                   	// #1
  4141cc:	str	w1, [x24, x0, lsl #2]
  4141d0:	b	4141b0 <ferror@plt+0x10140>
  4141d4:	mov	w23, #0x0                   	// #0
  4141d8:	b	413fe0 <ferror@plt+0xff70>
  4141dc:	ldrb	w0, [x19, #56]
  4141e0:	ldr	x27, [x24]
  4141e4:	tbz	w0, #0, 414208 <ferror@plt+0x10198>
  4141e8:	mov	x0, x26
  4141ec:	bl	412d08 <ferror@plt+0xec98>
  4141f0:	mov	x28, x0
  4141f4:	ldr	x0, [x27]
  4141f8:	bl	412d08 <ferror@plt+0xec98>
  4141fc:	add	w0, w28, w0
  414200:	cmp	w23, w0
  414204:	csel	w23, w23, w0, ge  // ge = tcont
  414208:	mov	x1, x21
  41420c:	mov	x0, x27
  414210:	bl	412dbc <ferror@plt+0xed4c>
  414214:	cmp	w23, w0
  414218:	csel	w23, w23, w0, ge  // ge = tcont
  41421c:	ldr	x24, [x24, #8]
  414220:	b	414000 <ferror@plt+0xff90>
  414224:	adrp	x26, 435000 <ferror@plt+0x30f90>
  414228:	sub	w23, w23, #0x1
  41422c:	add	x26, x26, #0xd11
  414230:	mov	w2, w24
  414234:	mov	x0, x20
  414238:	adrp	x4, 435000 <ferror@plt+0x30f90>
  41423c:	adrp	x3, 435000 <ferror@plt+0x30f90>
  414240:	add	x4, x4, #0xcee
  414244:	add	x3, x3, #0xca8
  414248:	adrp	x1, 435000 <ferror@plt+0x30f90>
  41424c:	add	x1, x1, #0xd04
  414250:	bl	41d03c <ferror@plt+0x18fcc>
  414254:	ldr	x1, [x22]
  414258:	mov	w2, #0x0                   	// #0
  41425c:	ldr	x0, [x19, #64]
  414260:	bl	412af4 <ferror@plt+0xea84>
  414264:	cbz	w0, 414298 <ferror@plt+0x10228>
  414268:	ldr	x2, [x1, #40]
  41426c:	ldr	x27, [x1]
  414270:	ldr	x0, [x1, #16]
  414274:	cbz	x2, 414280 <ferror@plt+0x10210>
  414278:	ldr	x1, [x1, #56]
  41427c:	blr	x2
  414280:	mov	x4, x0
  414284:	mov	x3, x27
  414288:	mov	w2, w23
  41428c:	mov	x1, x26
  414290:	mov	x0, x20
  414294:	bl	41d03c <ferror@plt+0x18fcc>
  414298:	ldr	x22, [x22, #8]
  41429c:	cbnz	x22, 414254 <ferror@plt+0x101e4>
  4142a0:	b	414060 <ferror@plt+0xfff0>
  4142a4:	ldr	x2, [x22, #64]
  4142a8:	mov	x4, x21
  4142ac:	mov	x3, x20
  4142b0:	mov	w1, w24
  4142b4:	mov	x0, x22
  4142b8:	madd	x2, x26, x27, x2
  4142bc:	add	x26, x26, #0x1
  4142c0:	bl	412e98 <ferror@plt+0xee28>
  4142c4:	b	4144a0 <ferror@plt+0x10430>
  4142c8:	ldr	x22, [x25]
  4142cc:	mov	w2, #0x0                   	// #0
  4142d0:	mov	x1, x22
  4142d4:	bl	412af4 <ferror@plt+0xea84>
  4142d8:	cbz	w0, 414310 <ferror@plt+0x102a0>
  4142dc:	ldr	x1, [x22, #8]
  4142e0:	mov	x0, x20
  4142e4:	mov	x26, #0x0                   	// #0
  4142e8:	bl	41c1d4 <ferror@plt+0x18164>
  4142ec:	mov	x1, x23
  4142f0:	mov	x0, x20
  4142f4:	bl	41c1d4 <ferror@plt+0x18164>
  4142f8:	ldr	w0, [x22, #72]
  4142fc:	cmp	w0, w26
  414300:	b.gt	41435c <ferror@plt+0x102ec>
  414304:	mov	x1, x23
  414308:	mov	x0, x20
  41430c:	bl	41c1d4 <ferror@plt+0x18164>
  414310:	ldr	x25, [x25, #8]
  414314:	ldr	x0, [x19, #64]
  414318:	cbnz	x25, 4142c8 <ferror@plt+0x10258>
  41431c:	ldr	x12, [x19, #64]
  414320:	mov	w2, #0x1                   	// #1
  414324:	mov	x1, x12
  414328:	mov	x0, x12
  41432c:	bl	412af4 <ferror@plt+0xea84>
  414330:	ldr	x23, [x19]
  414334:	cbnz	w0, 414388 <ferror@plt+0x10318>
  414338:	mov	x11, x23
  41433c:	cbz	x11, 4144c0 <ferror@plt+0x10450>
  414340:	ldr	x1, [x11]
  414344:	mov	x0, x12
  414348:	mov	w2, #0x1                   	// #1
  41434c:	bl	412af4 <ferror@plt+0xea84>
  414350:	cbnz	w0, 414388 <ferror@plt+0x10318>
  414354:	ldr	x11, [x11, #8]
  414358:	b	41433c <ferror@plt+0x102cc>
  41435c:	ldr	x2, [x22, #64]
  414360:	madd	x2, x26, x27, x2
  414364:	ldr	w0, [x2, #12]
  414368:	tbnz	w0, #1, 414380 <ferror@plt+0x10310>
  41436c:	mov	x4, x21
  414370:	mov	x3, x20
  414374:	mov	w1, w24
  414378:	mov	x0, x22
  41437c:	bl	412e98 <ferror@plt+0xee28>
  414380:	add	x26, x26, #0x1
  414384:	b	4142f8 <ferror@plt+0x10288>
  414388:	mov	x0, x20
  41438c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  414390:	adrp	x25, 435000 <ferror@plt+0x30f90>
  414394:	add	x1, x1, #0xd23
  414398:	add	x25, x25, #0xc93
  41439c:	bl	41c1d4 <ferror@plt+0x18164>
  4143a0:	mov	x1, x25
  4143a4:	mov	x0, x20
  4143a8:	bl	41c1d4 <ferror@plt+0x18164>
  4143ac:	ldr	x0, [x19, #64]
  4143b0:	cbnz	x0, 4143fc <ferror@plt+0x1038c>
  4143b4:	mov	x27, #0x30                  	// #48
  4143b8:	cbnz	x23, 414408 <ferror@plt+0x10398>
  4143bc:	mov	x1, x25
  4143c0:	mov	x0, x20
  4143c4:	bl	41c1d4 <ferror@plt+0x18164>
  4143c8:	b	4144c0 <ferror@plt+0x10450>
  4143cc:	ldr	x2, [x0, #64]
  4143d0:	mov	x4, x21
  4143d4:	mov	x3, x20
  4143d8:	mov	w1, w24
  4143dc:	madd	x2, x22, x26, x2
  4143e0:	add	x22, x22, #0x1
  4143e4:	bl	412e98 <ferror@plt+0xee28>
  4143e8:	ldr	x0, [x19, #64]
  4143ec:	ldr	w1, [x0, #72]
  4143f0:	cmp	w1, w22
  4143f4:	b.gt	4143cc <ferror@plt+0x1035c>
  4143f8:	b	4143b4 <ferror@plt+0x10344>
  4143fc:	mov	x22, #0x0                   	// #0
  414400:	mov	x26, #0x30                  	// #48
  414404:	b	4143e8 <ferror@plt+0x10378>
  414408:	ldr	x26, [x23]
  41440c:	mov	x22, #0x0                   	// #0
  414410:	ldr	w0, [x26, #72]
  414414:	cmp	w0, w22
  414418:	b.gt	414424 <ferror@plt+0x103b4>
  41441c:	ldr	x23, [x23, #8]
  414420:	b	4143b8 <ferror@plt+0x10348>
  414424:	ldr	x2, [x26, #64]
  414428:	madd	x2, x22, x27, x2
  41442c:	ldr	w0, [x2, #12]
  414430:	tbz	w0, #1, 414448 <ferror@plt+0x103d8>
  414434:	mov	x4, x21
  414438:	mov	x3, x20
  41443c:	mov	w1, w24
  414440:	mov	x0, x26
  414444:	bl	412e98 <ferror@plt+0xee28>
  414448:	add	x22, x22, #0x1
  41444c:	b	414410 <ferror@plt+0x103a0>
  414450:	ldr	x0, [x19, #64]
  414454:	mov	x1, x22
  414458:	mov	w2, #0x0                   	// #0
  41445c:	bl	412af4 <ferror@plt+0xea84>
  414460:	cbz	w0, 4144b8 <ferror@plt+0x10448>
  414464:	ldr	x2, [x22, #40]
  414468:	ldr	x0, [x22, #8]
  41446c:	cbz	x2, 414478 <ferror@plt+0x10408>
  414470:	ldr	x1, [x22, #56]
  414474:	blr	x2
  414478:	mov	x26, #0x0                   	// #0
  41447c:	mov	x27, #0x30                  	// #48
  414480:	mov	x1, x0
  414484:	adrp	x23, 435000 <ferror@plt+0x30f90>
  414488:	mov	x0, x20
  41448c:	add	x23, x23, #0xc93
  414490:	bl	41c1d4 <ferror@plt+0x18164>
  414494:	mov	x1, x23
  414498:	mov	x0, x20
  41449c:	bl	41c1d4 <ferror@plt+0x18164>
  4144a0:	ldr	w0, [x22, #72]
  4144a4:	cmp	w0, w26
  4144a8:	b.gt	4142a4 <ferror@plt+0x10234>
  4144ac:	mov	x1, x23
  4144b0:	mov	x0, x20
  4144b4:	bl	41c1d4 <ferror@plt+0x18164>
  4144b8:	ldr	w0, [sp, #100]
  4144bc:	cbnz	w0, 41431c <ferror@plt+0x102ac>
  4144c0:	ldr	x0, [x19, #24]
  4144c4:	cbz	x0, 4144f4 <ferror@plt+0x10484>
  4144c8:	ldr	x2, [x19, #32]
  4144cc:	cbz	x2, 4144d8 <ferror@plt+0x10468>
  4144d0:	ldr	x1, [x19, #48]
  4144d4:	blr	x2
  4144d8:	mov	x1, x0
  4144dc:	mov	x0, x20
  4144e0:	bl	41c1d4 <ferror@plt+0x18164>
  4144e4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4144e8:	mov	x0, x20
  4144ec:	add	x1, x1, #0xc93
  4144f0:	bl	41c1d4 <ferror@plt+0x18164>
  4144f4:	mov	x0, x21
  4144f8:	bl	40b7bc <ferror@plt+0x774c>
  4144fc:	mov	x0, x20
  414500:	mov	w1, #0x0                   	// #0
  414504:	ldp	x29, x30, [sp]
  414508:	ldp	x19, x20, [sp, #16]
  41450c:	ldp	x21, x22, [sp, #32]
  414510:	ldp	x23, x24, [sp, #48]
  414514:	ldp	x25, x26, [sp, #64]
  414518:	ldp	x27, x28, [sp, #80]
  41451c:	add	sp, sp, #0x480
  414520:	b	41be08 <ferror@plt+0x17d98>
  414524:	stp	x29, x30, [sp, #-32]!
  414528:	mov	x29, sp
  41452c:	str	x19, [sp, #16]
  414530:	bl	413e20 <ferror@plt+0xfdb0>
  414534:	mov	x1, x0
  414538:	mov	x19, x0
  41453c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  414540:	add	x0, x0, #0x3d7
  414544:	bl	4127e4 <ferror@plt+0xe774>
  414548:	mov	x0, x19
  41454c:	bl	4110d0 <ferror@plt+0xd060>
  414550:	mov	w0, #0x0                   	// #0
  414554:	bl	4035b0 <exit@plt>
  414558:	stp	x29, x30, [sp, #-176]!
  41455c:	mov	x29, sp
  414560:	stp	x19, x20, [sp, #16]
  414564:	mov	x19, x0
  414568:	mov	x20, x2
  41456c:	stp	x21, x22, [sp, #32]
  414570:	mov	x22, x1
  414574:	mov	x21, x3
  414578:	stp	x23, x24, [sp, #48]
  41457c:	stp	x25, x26, [sp, #64]
  414580:	stp	x27, x28, [sp, #80]
  414584:	sub	sp, sp, #0x10
  414588:	bl	4261b8 <ferror@plt+0x22148>
  41458c:	cbnz	x0, 4145c8 <ferror@plt+0x10558>
  414590:	cmp	x22, #0x0
  414594:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  414598:	b.eq	41465c <ferror@plt+0x105ec>  // b.none
  41459c:	ldr	w0, [x22]
  4145a0:	cbz	w0, 41465c <ferror@plt+0x105ec>
  4145a4:	ldr	x0, [x20]
  4145a8:	ldr	x0, [x0]
  4145ac:	bl	40a4a0 <ferror@plt+0x6430>
  4145b0:	mov	x23, x0
  4145b4:	cbz	x23, 4146a4 <ferror@plt+0x10634>
  4145b8:	mov	x0, x23
  4145bc:	bl	4261f4 <ferror@plt+0x22184>
  4145c0:	mov	x0, x23
  4145c4:	bl	4110d0 <ferror@plt+0xd060>
  4145c8:	ldr	x23, [x19]
  4145cc:	cbnz	x23, 4146b8 <ferror@plt+0x10648>
  4145d0:	ldr	x1, [x19, #64]
  4145d4:	cbnz	x1, 414738 <ferror@plt+0x106c8>
  4145d8:	cmp	x22, #0x0
  4145dc:	cset	w0, ne  // ne = any
  4145e0:	cmp	x20, #0x0
  4145e4:	csel	w0, w0, wzr, ne  // ne = any
  4145e8:	str	w0, [x29, #140]
  4145ec:	cbnz	w0, 414758 <ferror@plt+0x106e8>
  4145f0:	ldr	x23, [x19]
  4145f4:	cbnz	x23, 414ca4 <ferror@plt+0x10c34>
  4145f8:	ldr	x1, [x19, #64]
  4145fc:	cbnz	x1, 414cd0 <ferror@plt+0x10c60>
  414600:	ldr	w0, [x29, #140]
  414604:	cbz	w0, 414638 <ferror@plt+0x105c8>
  414608:	add	x0, x19, #0x50
  41460c:	mov	w1, #0x1                   	// #1
  414610:	bl	412c78 <ferror@plt+0xec08>
  414614:	mov	w0, #0x1                   	// #1
  414618:	mov	x1, #0x1                   	// #1
  41461c:	mov	x7, #0xfffffffffffffff8    	// #-8
  414620:	str	w0, [x29, #156]
  414624:	ldr	w2, [x22]
  414628:	mov	w4, w1
  41462c:	mov	w6, w1
  414630:	cmp	w2, w1
  414634:	b.gt	414cf0 <ferror@plt+0x10c80>
  414638:	mov	w0, #0x1                   	// #1
  41463c:	mov	sp, x29
  414640:	ldp	x19, x20, [sp, #16]
  414644:	ldp	x21, x22, [sp, #32]
  414648:	ldp	x23, x24, [sp, #48]
  41464c:	ldp	x25, x26, [sp, #64]
  414650:	ldp	x27, x28, [sp, #80]
  414654:	ldp	x29, x30, [sp], #176
  414658:	ret
  41465c:	adrp	x0, 435000 <ferror@plt+0x30f90>
  414660:	add	x2, x29, #0xa8
  414664:	add	x1, x29, #0xa0
  414668:	add	x0, x0, #0xd38
  41466c:	mov	x3, #0x0                   	// #0
  414670:	bl	409958 <ferror@plt+0x58e8>
  414674:	cbz	w0, 4146a4 <ferror@plt+0x10634>
  414678:	ldp	x23, x2, [x29, #160]
  41467c:	mov	w1, #0x0                   	// #0
  414680:	mov	x0, x23
  414684:	bl	403e30 <memchr@plt>
  414688:	cbz	x0, 4146a4 <ferror@plt+0x10634>
  41468c:	mov	x0, x23
  414690:	bl	40a4a0 <ferror@plt+0x6430>
  414694:	mov	x23, x0
  414698:	ldr	x0, [x29, #160]
  41469c:	bl	4110d0 <ferror@plt+0xd060>
  4146a0:	b	4145b4 <ferror@plt+0x10544>
  4146a4:	adrp	x0, 435000 <ferror@plt+0x30f90>
  4146a8:	mov	x23, #0x0                   	// #0
  4146ac:	add	x0, x0, #0xd4b
  4146b0:	bl	4261f4 <ferror@plt+0x22184>
  4146b4:	b	4145c0 <ferror@plt+0x10550>
  4146b8:	ldr	x1, [x23]
  4146bc:	ldr	x4, [x1, #80]
  4146c0:	cbnz	x4, 4146cc <ferror@plt+0x1065c>
  4146c4:	ldr	x23, [x23, #8]
  4146c8:	b	4145cc <ferror@plt+0x1055c>
  4146cc:	ldr	x2, [x1, #32]
  4146d0:	mov	x3, x21
  4146d4:	mov	x0, x19
  4146d8:	blr	x4
  4146dc:	cbnz	w0, 4146c4 <ferror@plt+0x10654>
  4146e0:	ldr	x20, [x19]
  4146e4:	cbnz	x20, 414d58 <ferror@plt+0x10ce8>
  4146e8:	ldr	x1, [x19, #64]
  4146ec:	cbz	x1, 414708 <ferror@plt+0x10698>
  4146f0:	ldr	x4, [x1, #96]
  4146f4:	cbz	x4, 414708 <ferror@plt+0x10698>
  4146f8:	ldr	x2, [x1, #32]
  4146fc:	mov	x3, x21
  414700:	mov	x0, x19
  414704:	blr	x4
  414708:	ldr	x21, [x19, #72]
  41470c:	adrp	x22, 435000 <ferror@plt+0x30f90>
  414710:	add	x22, x22, #0xf2c
  414714:	cbnz	x21, 414d7c <ferror@plt+0x10d0c>
  414718:	ldr	x0, [x19, #72]
  41471c:	bl	40bf68 <ferror@plt+0x7ef8>
  414720:	str	xzr, [x19, #72]
  414724:	add	x0, x19, #0x50
  414728:	mov	w1, #0x0                   	// #0
  41472c:	bl	412c78 <ferror@plt+0xec08>
  414730:	mov	w0, #0x0                   	// #0
  414734:	b	41463c <ferror@plt+0x105cc>
  414738:	ldr	x4, [x1, #80]
  41473c:	cbz	x4, 4145d8 <ferror@plt+0x10568>
  414740:	ldr	x2, [x1, #32]
  414744:	mov	x3, x21
  414748:	mov	x0, x19
  41474c:	blr	x4
  414750:	cbnz	w0, 4145d8 <ferror@plt+0x10568>
  414754:	b	4146e0 <ferror@plt+0x10670>
  414758:	add	x25, x29, #0xa0
  41475c:	mov	w0, #0x1                   	// #1
  414760:	mov	w24, #0x0                   	// #0
  414764:	mov	w26, #0x0                   	// #0
  414768:	str	wzr, [x29, #136]
  41476c:	str	w0, [x29, #156]
  414770:	ldr	w1, [x22]
  414774:	ldr	w0, [x29, #156]
  414778:	cmp	w1, w0
  41477c:	b.gt	4147a0 <ferror@plt+0x10730>
  414780:	cmp	w24, #0x0
  414784:	b.le	4145f0 <ferror@plt+0x10580>
  414788:	ldr	x1, [x20]
  41478c:	add	x0, x19, #0x50
  414790:	mov	x2, #0x0                   	// #0
  414794:	add	x1, x1, w24, sxtw #3
  414798:	bl	41304c <ferror@plt+0xefdc>
  41479c:	b	4145f0 <ferror@plt+0x10580>
  4147a0:	ldr	x2, [x20]
  4147a4:	ldr	x23, [x2, w0, sxtw #3]
  4147a8:	str	wzr, [x29, #160]
  4147ac:	add	x1, x2, w0, sxtw #3
  4147b0:	ldrb	w2, [x23]
  4147b4:	cmp	w2, #0x2d
  4147b8:	b.ne	414bcc <ferror@plt+0x10b5c>  // b.any
  4147bc:	ldrb	w3, [x23, #1]
  4147c0:	cbz	w3, 414bcc <ferror@plt+0x10b5c>
  4147c4:	cbnz	w26, 414bcc <ferror@plt+0x10b5c>
  4147c8:	cmp	w3, #0x2d
  4147cc:	b.ne	4149a0 <ferror@plt+0x10930>  // b.any
  4147d0:	ldrb	w1, [x23, #2]
  4147d4:	cbz	w1, 414c98 <ferror@plt+0x10c28>
  4147d8:	ldrb	w0, [x19, #56]
  4147dc:	add	x27, x23, #0x2
  4147e0:	tbz	w0, #0, 41484c <ferror@plt+0x107dc>
  4147e4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4147e8:	mov	x0, x27
  4147ec:	add	x1, x1, #0xca1
  4147f0:	bl	403ba0 <strcmp@plt>
  4147f4:	cbnz	w0, 414808 <ferror@plt+0x10798>
  4147f8:	mov	x2, #0x0                   	// #0
  4147fc:	mov	w1, #0x1                   	// #1
  414800:	mov	x0, x19
  414804:	bl	414524 <ferror@plt+0x104b4>
  414808:	adrp	x1, 435000 <ferror@plt+0x30f90>
  41480c:	mov	x0, x27
  414810:	add	x1, x1, #0xca8
  414814:	bl	403ba0 <strcmp@plt>
  414818:	cbnz	w0, 414828 <ferror@plt+0x107b8>
  41481c:	mov	x2, #0x0                   	// #0
  414820:	mov	w1, #0x0                   	// #0
  414824:	b	414800 <ferror@plt+0x10790>
  414828:	adrp	x1, 435000 <ferror@plt+0x30f90>
  41482c:	mov	x0, x27
  414830:	add	x1, x1, #0xcb3
  414834:	mov	x2, #0x5                   	// #5
  414838:	bl	4038e0 <strncmp@plt>
  41483c:	cbnz	w0, 41484c <ferror@plt+0x107dc>
  414840:	ldr	x28, [x19]
  414844:	add	x2, x23, #0x7
  414848:	cbnz	x28, 414884 <ferror@plt+0x10814>
  41484c:	ldr	x1, [x19, #64]
  414850:	cbnz	x1, 4148b0 <ferror@plt+0x10840>
  414854:	ldr	x23, [x19]
  414858:	cbnz	x23, 4148f0 <ferror@plt+0x10880>
  41485c:	ldr	w0, [x29, #160]
  414860:	cbnz	w0, 4148e0 <ferror@plt+0x10870>
  414864:	mov	x0, x27
  414868:	mov	w1, #0x2d                  	// #45
  41486c:	bl	403d10 <strchr@plt>
  414870:	cbnz	x0, 41492c <ferror@plt+0x108bc>
  414874:	ldrb	w0, [x19, #56]
  414878:	tbz	w0, #1, 414adc <ferror@plt+0x10a6c>
  41487c:	mov	w26, #0x0                   	// #0
  414880:	b	4148e0 <ferror@plt+0x10870>
  414884:	ldr	x23, [x28]
  414888:	mov	x0, x2
  41488c:	str	x2, [x29, #128]
  414890:	ldr	x1, [x23]
  414894:	bl	403ba0 <strcmp@plt>
  414898:	ldr	x2, [x29, #128]
  41489c:	cbnz	w0, 4148a8 <ferror@plt+0x10838>
  4148a0:	mov	x2, x23
  4148a4:	b	414820 <ferror@plt+0x107b0>
  4148a8:	ldr	x28, [x28, #8]
  4148ac:	b	414848 <ferror@plt+0x107d8>
  4148b0:	str	x25, [sp]
  4148b4:	mov	x7, x21
  4148b8:	mov	x6, x20
  4148bc:	mov	x5, x22
  4148c0:	mov	x3, x27
  4148c4:	add	x2, x29, #0x9c
  4148c8:	mov	x0, x19
  4148cc:	mov	w4, #0x0                   	// #0
  4148d0:	bl	413568 <ferror@plt+0xf4f8>
  4148d4:	cbz	w0, 4146e0 <ferror@plt+0x10670>
  4148d8:	ldr	w0, [x29, #160]
  4148dc:	cbz	w0, 414854 <ferror@plt+0x107e4>
  4148e0:	ldr	w0, [x29, #156]
  4148e4:	add	w0, w0, #0x1
  4148e8:	str	w0, [x29, #156]
  4148ec:	b	414770 <ferror@plt+0x10700>
  4148f0:	str	x25, [sp]
  4148f4:	mov	x7, x21
  4148f8:	mov	x6, x20
  4148fc:	mov	x5, x22
  414900:	ldr	x1, [x23]
  414904:	mov	x3, x27
  414908:	add	x2, x29, #0x9c
  41490c:	mov	x0, x19
  414910:	mov	w4, #0x0                   	// #0
  414914:	bl	413568 <ferror@plt+0xf4f8>
  414918:	cbz	w0, 4146e0 <ferror@plt+0x10670>
  41491c:	ldr	w0, [x29, #160]
  414920:	cbnz	w0, 4148e0 <ferror@plt+0x10870>
  414924:	ldr	x23, [x23, #8]
  414928:	b	414858 <ferror@plt+0x107e8>
  41492c:	ldr	x23, [x19]
  414930:	sub	x28, x0, x27
  414934:	add	x0, x0, #0x1
  414938:	str	x0, [x29, #128]
  41493c:	cbz	x23, 414874 <ferror@plt+0x10804>
  414940:	ldr	x9, [x23]
  414944:	mov	x2, x28
  414948:	mov	x1, x27
  41494c:	str	x9, [x29, #120]
  414950:	ldr	x0, [x9]
  414954:	bl	4038e0 <strncmp@plt>
  414958:	ldr	x9, [x29, #120]
  41495c:	cbz	w0, 414968 <ferror@plt+0x108f8>
  414960:	ldr	x23, [x23, #8]
  414964:	b	41493c <ferror@plt+0x108cc>
  414968:	ldr	x3, [x29, #128]
  41496c:	str	x25, [sp]
  414970:	mov	x7, x21
  414974:	mov	x6, x20
  414978:	mov	x5, x22
  41497c:	add	x2, x29, #0x9c
  414980:	mov	x1, x9
  414984:	mov	x0, x19
  414988:	mov	w4, #0x1                   	// #1
  41498c:	bl	413568 <ferror@plt+0xf4f8>
  414990:	cbz	w0, 4146e0 <ferror@plt+0x10670>
  414994:	ldr	w0, [x29, #160]
  414998:	cbz	w0, 414960 <ferror@plt+0x108f0>
  41499c:	b	414874 <ferror@plt+0x10804>
  4149a0:	str	w0, [x29, #168]
  4149a4:	mov	x0, x19
  4149a8:	bl	412b6c <ferror@plt+0xeafc>
  4149ac:	str	w0, [x29, #128]
  4149b0:	add	x0, x23, #0x1
  4149b4:	str	x0, [x29, #120]
  4149b8:	bl	403580 <strlen@plt>
  4149bc:	sbfiz	x2, x0, #2, #32
  4149c0:	mov	w27, w0
  4149c4:	add	x0, x2, #0xf
  4149c8:	and	x0, x0, #0xfffffffffffffff0
  4149cc:	mov	w1, #0x0                   	// #0
  4149d0:	sub	sp, sp, x0
  4149d4:	add	x28, sp, #0x10
  4149d8:	mov	x0, x28
  4149dc:	bl	403940 <memset@plt>
  4149e0:	sub	x0, x28, #0x4
  4149e4:	mov	x8, #0x1                   	// #1
  4149e8:	str	x0, [x29, #112]
  4149ec:	sub	w1, w8, #0x1
  4149f0:	ldrb	w0, [x19, #56]
  4149f4:	cmp	w27, w1
  4149f8:	b.gt	414a18 <ferror@plt+0x109a8>
  4149fc:	tbz	w0, #1, 414b74 <ferror@plt+0x10b04>
  414a00:	add	w3, w27, #0x1
  414a04:	mov	w1, #0x0                   	// #0
  414a08:	mov	x2, #0x0                   	// #0
  414a0c:	mov	x23, #0x0                   	// #0
  414a10:	sxtw	x3, w3
  414a14:	b	414b4c <ferror@plt+0x10adc>
  414a18:	tbz	w0, #0, 414a38 <ferror@plt+0x109c8>
  414a1c:	ldrb	w0, [x23, x8]
  414a20:	cmp	w0, #0x3f
  414a24:	b.eq	4147f8 <ferror@plt+0x10788>  // b.none
  414a28:	cmp	w0, #0x68
  414a2c:	b.ne	414a38 <ferror@plt+0x109c8>  // b.any
  414a30:	ldr	w0, [x29, #128]
  414a34:	cbz	w0, 4147f8 <ferror@plt+0x10788>
  414a38:	ldr	x1, [x19, #64]
  414a3c:	str	wzr, [x29, #160]
  414a40:	cbnz	x1, 414a94 <ferror@plt+0x10a24>
  414a44:	ldr	x9, [x19]
  414a48:	cbz	x9, 414acc <ferror@plt+0x10a5c>
  414a4c:	str	x25, [sp]
  414a50:	mov	x7, x21
  414a54:	ldr	w2, [x29, #156]
  414a58:	mov	x6, x20
  414a5c:	ldrb	w4, [x23, x8]
  414a60:	mov	x5, x22
  414a64:	ldr	x1, [x9]
  414a68:	add	x3, x29, #0xa8
  414a6c:	mov	x0, x19
  414a70:	stp	x8, x9, [x29, #96]
  414a74:	bl	413864 <ferror@plt+0xf7f4>
  414a78:	cbz	w0, 4146e0 <ferror@plt+0x10670>
  414a7c:	ldr	w0, [x29, #160]
  414a80:	ldr	x8, [x29, #96]
  414a84:	cbnz	w0, 414acc <ferror@plt+0x10a5c>
  414a88:	ldr	x9, [x29, #104]
  414a8c:	ldr	x9, [x9, #8]
  414a90:	b	414a48 <ferror@plt+0x109d8>
  414a94:	str	x25, [sp]
  414a98:	mov	x7, x21
  414a9c:	ldr	w2, [x29, #156]
  414aa0:	mov	x6, x20
  414aa4:	ldrb	w4, [x23, x8]
  414aa8:	mov	x5, x22
  414aac:	add	x3, x29, #0xa8
  414ab0:	mov	x0, x19
  414ab4:	str	x8, [x29, #104]
  414ab8:	bl	413864 <ferror@plt+0xf7f4>
  414abc:	cbz	w0, 4146e0 <ferror@plt+0x10670>
  414ac0:	ldr	w0, [x29, #160]
  414ac4:	ldr	x8, [x29, #104]
  414ac8:	cbz	w0, 414a44 <ferror@plt+0x109d4>
  414acc:	ldrb	w1, [x19, #56]
  414ad0:	ldr	w0, [x29, #160]
  414ad4:	tbnz	w1, #1, 414af8 <ferror@plt+0x10a88>
  414ad8:	cbnz	w0, 414b08 <ferror@plt+0x10a98>
  414adc:	ldr	w0, [x29, #160]
  414ae0:	cbnz	w0, 4148e0 <ferror@plt+0x10870>
  414ae4:	ldrb	w0, [x19, #56]
  414ae8:	tbz	w0, #1, 414ba0 <ferror@plt+0x10b30>
  414aec:	mov	w0, #0x1                   	// #1
  414af0:	str	w0, [x29, #136]
  414af4:	b	4148e0 <ferror@plt+0x10870>
  414af8:	cbz	w0, 414b08 <ferror@plt+0x10a98>
  414afc:	ldr	x0, [x29, #112]
  414b00:	mov	w1, #0x1                   	// #1
  414b04:	str	w1, [x0, x8, lsl #2]
  414b08:	add	x8, x8, #0x1
  414b0c:	b	4149ec <ferror@plt+0x1097c>
  414b10:	ldr	w0, [x28, x23, lsl #2]
  414b14:	cbnz	w0, 414b48 <ferror@plt+0x10ad8>
  414b18:	cbnz	x2, 414b38 <ferror@plt+0x10ac8>
  414b1c:	mov	x0, x3
  414b20:	str	w1, [x29, #112]
  414b24:	str	x3, [x29, #128]
  414b28:	bl	410f8c <ferror@plt+0xcf1c>
  414b2c:	ldr	w1, [x29, #112]
  414b30:	mov	x2, x0
  414b34:	ldr	x3, [x29, #128]
  414b38:	ldr	x0, [x29, #120]
  414b3c:	ldrb	w0, [x0, x23]
  414b40:	strb	w0, [x2, w1, sxtw]
  414b44:	add	w1, w1, #0x1
  414b48:	add	x23, x23, #0x1
  414b4c:	cmp	w27, w23
  414b50:	b.gt	414b10 <ferror@plt+0x10aa0>
  414b54:	cbz	x2, 414b5c <ferror@plt+0x10aec>
  414b58:	strb	wzr, [x2, w1, sxtw]
  414b5c:	ldr	x0, [x20]
  414b60:	ldrsw	x1, [x29, #156]
  414b64:	add	x1, x0, x1, lsl #3
  414b68:	add	x0, x19, #0x50
  414b6c:	bl	41304c <ferror@plt+0xefdc>
  414b70:	b	414adc <ferror@plt+0x10a6c>
  414b74:	ldr	w0, [x29, #160]
  414b78:	cbz	w0, 414adc <ferror@plt+0x10a6c>
  414b7c:	ldr	x0, [x20]
  414b80:	mov	x2, #0x0                   	// #0
  414b84:	ldrsw	x1, [x29, #156]
  414b88:	add	x1, x0, x1, lsl #3
  414b8c:	add	x0, x19, #0x50
  414b90:	bl	41304c <ferror@plt+0xefdc>
  414b94:	ldr	w0, [x29, #168]
  414b98:	str	w0, [x29, #156]
  414b9c:	b	414adc <ferror@plt+0x10a6c>
  414ba0:	bl	413094 <ferror@plt+0xf024>
  414ba4:	ldrsw	x2, [x29, #156]
  414ba8:	adrp	x3, 435000 <ferror@plt+0x30f90>
  414bac:	ldr	x1, [x20]
  414bb0:	add	x3, x3, #0xd55
  414bb4:	ldr	x4, [x1, x2, lsl #3]
  414bb8:	mov	w1, w0
  414bbc:	mov	w2, #0x0                   	// #0
  414bc0:	mov	x0, x21
  414bc4:	bl	408d04 <ferror@plt+0x4c94>
  414bc8:	b	4146e0 <ferror@plt+0x10670>
  414bcc:	ldr	x23, [x19, #64]
  414bd0:	cbz	x23, 414be8 <ferror@plt+0x10b78>
  414bd4:	ldr	w4, [x23, #72]
  414bd8:	mov	x0, #0x0                   	// #0
  414bdc:	mov	x5, #0x30                  	// #48
  414be0:	cmp	w4, w0
  414be4:	b.gt	414bfc <ferror@plt+0x10b8c>
  414be8:	ldr	w0, [x29, #136]
  414bec:	cbnz	w0, 414c90 <ferror@plt+0x10c20>
  414bf0:	cmp	w2, #0x2d
  414bf4:	csel	w24, w24, wzr, ne  // ne = any
  414bf8:	b	4148e0 <ferror@plt+0x10870>
  414bfc:	mul	x27, x0, x5
  414c00:	add	x0, x0, #0x1
  414c04:	ldr	x3, [x23, #64]
  414c08:	add	x6, x3, x27
  414c0c:	ldr	x3, [x3, x27]
  414c10:	ldrb	w3, [x3]
  414c14:	cbnz	w3, 414be0 <ferror@plt+0x10b70>
  414c18:	ldr	w0, [x6, #16]
  414c1c:	sub	w2, w0, #0x5
  414c20:	cmp	w2, #0x1
  414c24:	ccmp	w0, #0x3, #0x4, hi  // hi = pmore
  414c28:	b.eq	414c50 <ferror@plt+0x10be0>  // b.none
  414c2c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  414c30:	add	x1, x1, #0xf35
  414c34:	add	x1, x1, #0x13c
  414c38:	adrp	x2, 435000 <ferror@plt+0x30f90>
  414c3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  414c40:	add	x2, x2, #0xd67
  414c44:	add	x0, x0, #0x41f
  414c48:	bl	412328 <ferror@plt+0xe2b8>
  414c4c:	b	4146e0 <ferror@plt+0x10670>
  414c50:	add	x0, x19, #0x50
  414c54:	mov	x2, #0x0                   	// #0
  414c58:	bl	41304c <ferror@plt+0xefdc>
  414c5c:	ldrsw	x1, [x29, #156]
  414c60:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  414c64:	ldr	x0, [x20]
  414c68:	mov	x5, x21
  414c6c:	ldr	x2, [x23, #64]
  414c70:	add	x4, x4, #0x72e
  414c74:	ldr	x3, [x0, x1, lsl #3]
  414c78:	add	x2, x2, x27
  414c7c:	add	x1, x23, #0x20
  414c80:	mov	x0, x19
  414c84:	bl	4130cc <ferror@plt+0xf05c>
  414c88:	cbnz	w0, 4148e0 <ferror@plt+0x10870>
  414c8c:	b	4146e0 <ferror@plt+0x10670>
  414c90:	mov	w24, #0x0                   	// #0
  414c94:	b	4148e0 <ferror@plt+0x10870>
  414c98:	mov	w24, w0
  414c9c:	mov	w26, #0x1                   	// #1
  414ca0:	b	4148e0 <ferror@plt+0x10870>
  414ca4:	ldr	x1, [x23]
  414ca8:	ldr	x4, [x1, #88]
  414cac:	cbnz	x4, 414cb8 <ferror@plt+0x10c48>
  414cb0:	ldr	x23, [x23, #8]
  414cb4:	b	4145f4 <ferror@plt+0x10584>
  414cb8:	ldr	x2, [x1, #32]
  414cbc:	mov	x3, x21
  414cc0:	mov	x0, x19
  414cc4:	blr	x4
  414cc8:	cbnz	w0, 414cb0 <ferror@plt+0x10c40>
  414ccc:	b	4146e0 <ferror@plt+0x10670>
  414cd0:	ldr	x4, [x1, #88]
  414cd4:	cbz	x4, 414600 <ferror@plt+0x10590>
  414cd8:	ldr	x2, [x1, #32]
  414cdc:	mov	x3, x21
  414ce0:	mov	x0, x19
  414ce4:	blr	x4
  414ce8:	cbnz	w0, 414600 <ferror@plt+0x10590>
  414cec:	b	4146e0 <ferror@plt+0x10670>
  414cf0:	ldr	x5, [x20]
  414cf4:	mov	x3, x1
  414cf8:	ldr	x8, [x5, x3, lsl #3]
  414cfc:	mov	w0, w3
  414d00:	cbnz	x8, 414d14 <ferror@plt+0x10ca4>
  414d04:	add	w0, w3, #0x1
  414d08:	add	x3, x3, #0x1
  414d0c:	cmp	w2, w3
  414d10:	b.gt	414cf8 <ferror@plt+0x10c88>
  414d14:	cmp	w0, w6
  414d18:	b.le	414d3c <ferror@plt+0x10ccc>
  414d1c:	sub	w3, w0, w4
  414d20:	sxtw	x0, w0
  414d24:	sxtw	x4, w3
  414d28:	madd	x4, x4, x7, x5
  414d2c:	cmp	w2, w0
  414d30:	b.gt	414d44 <ferror@plt+0x10cd4>
  414d34:	sub	w2, w2, w3
  414d38:	str	w2, [x22]
  414d3c:	add	x1, x1, #0x1
  414d40:	b	414624 <ferror@plt+0x105b4>
  414d44:	ldr	x6, [x5, x0, lsl #3]
  414d48:	str	x6, [x4, x0, lsl #3]
  414d4c:	str	xzr, [x5, x0, lsl #3]
  414d50:	add	x0, x0, #0x1
  414d54:	b	414d2c <ferror@plt+0x10cbc>
  414d58:	ldr	x1, [x20]
  414d5c:	ldr	x4, [x1, #96]
  414d60:	cbz	x4, 414d74 <ferror@plt+0x10d04>
  414d64:	ldr	x2, [x1, #32]
  414d68:	mov	x3, x21
  414d6c:	mov	x0, x19
  414d70:	blr	x4
  414d74:	ldr	x20, [x20, #8]
  414d78:	b	4146e4 <ferror@plt+0x10674>
  414d7c:	ldr	x20, [x21]
  414d80:	ldr	w0, [x20]
  414d84:	cmp	w0, #0x8
  414d88:	b.hi	414df0 <ferror@plt+0x10d80>  // b.pmore
  414d8c:	ldrb	w0, [x22, w0, uxtw]
  414d90:	adr	x1, 414d9c <ferror@plt+0x10d2c>
  414d94:	add	x0, x1, w0, sxtb #2
  414d98:	br	x0
  414d9c:	ldr	x0, [x20, #8]
  414da0:	ldr	w1, [x20, #16]
  414da4:	str	w1, [x0]
  414da8:	mov	x0, x20
  414dac:	bl	4110d0 <ferror@plt+0xd060>
  414db0:	ldr	x21, [x21, #8]
  414db4:	b	414714 <ferror@plt+0x106a4>
  414db8:	ldr	x0, [x20, #24]
  414dbc:	bl	4110d0 <ferror@plt+0xd060>
  414dc0:	ldp	x0, x1, [x20, #8]
  414dc4:	str	x1, [x0]
  414dc8:	b	414da8 <ferror@plt+0x10d38>
  414dcc:	ldr	x0, [x20, #32]
  414dd0:	bl	41b60c <ferror@plt+0x1759c>
  414dd4:	b	414dc0 <ferror@plt+0x10d50>
  414dd8:	ldr	x0, [x20, #8]
  414ddc:	ldr	d0, [x20, #16]
  414de0:	str	d0, [x0]
  414de4:	b	414da8 <ferror@plt+0x10d38>
  414de8:	ldp	x0, x1, [x20, #8]
  414dec:	b	414dc4 <ferror@plt+0x10d54>
  414df0:	adrp	x3, 435000 <ferror@plt+0x30f90>
  414df4:	add	x3, x3, #0xf35
  414df8:	adrp	x1, 435000 <ferror@plt+0x30f90>
  414dfc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  414e00:	add	x3, x3, #0x150
  414e04:	add	x1, x1, #0xae3
  414e08:	add	x0, x0, #0x41f
  414e0c:	mov	x4, #0x0                   	// #0
  414e10:	mov	w2, #0x659                 	// #1625
  414e14:	bl	420128 <ferror@plt+0x1c0b8>
  414e18:	stp	x29, x30, [sp, #-64]!
  414e1c:	mov	x29, sp
  414e20:	stp	x19, x20, [sp, #16]
  414e24:	mov	x20, x4
  414e28:	stp	x21, x22, [sp, #32]
  414e2c:	mov	x22, x2
  414e30:	mov	x21, x3
  414e34:	stp	x23, x24, [sp, #48]
  414e38:	mov	x23, x1
  414e3c:	mov	x24, x0
  414e40:	mov	x0, #0x68                  	// #104
  414e44:	bl	410fec <ferror@plt+0xcf7c>
  414e48:	mov	x19, x0
  414e4c:	mov	x0, x24
  414e50:	bl	41a07c <ferror@plt+0x1600c>
  414e54:	str	x0, [x19]
  414e58:	mov	x0, x23
  414e5c:	bl	41a07c <ferror@plt+0x1600c>
  414e60:	str	x0, [x19, #8]
  414e64:	mov	x0, x22
  414e68:	bl	41a07c <ferror@plt+0x1600c>
  414e6c:	stp	x0, x20, [x19, #16]
  414e70:	mov	x0, x19
  414e74:	str	x21, [x19, #32]
  414e78:	ldp	x19, x20, [sp, #16]
  414e7c:	ldp	x21, x22, [sp, #32]
  414e80:	ldp	x23, x24, [sp, #48]
  414e84:	ldp	x29, x30, [sp], #64
  414e88:	ret
  414e8c:	cbnz	x1, 414eb0 <ferror@plt+0x10e40>
  414e90:	adrp	x1, 435000 <ferror@plt+0x30f90>
  414e94:	add	x1, x1, #0xf35
  414e98:	adrp	x2, 435000 <ferror@plt+0x30f90>
  414e9c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  414ea0:	add	x2, x2, #0xe04
  414ea4:	add	x1, x1, #0x162
  414ea8:	add	x0, x0, #0x41f
  414eac:	b	412328 <ferror@plt+0xe2b8>
  414eb0:	stp	x29, x30, [sp, #-64]!
  414eb4:	sub	x2, x1, #0x30
  414eb8:	mov	x29, sp
  414ebc:	stp	x21, x22, [sp, #32]
  414ec0:	mov	x21, x1
  414ec4:	stp	x19, x20, [sp, #16]
  414ec8:	mov	x19, x0
  414ecc:	mov	x20, #0x30                  	// #48
  414ed0:	mov	x0, #0x0                   	// #0
  414ed4:	stp	x23, x24, [sp, #48]
  414ed8:	mul	x22, x0, x20
  414edc:	mov	w23, w0
  414ee0:	add	x0, x0, #0x1
  414ee4:	add	x1, x22, #0x30
  414ee8:	ldr	x1, [x2, x1]
  414eec:	cbnz	x1, 414ed8 <ferror@plt+0x10e68>
  414ef0:	ldr	w1, [x19, #72]
  414ef4:	mov	x2, #0x30                  	// #48
  414ef8:	ldr	x0, [x19, #64]
  414efc:	add	w1, w23, w1
  414f00:	adrp	x24, 435000 <ferror@plt+0x30f90>
  414f04:	add	x24, x24, #0xe14
  414f08:	sxtw	x1, w1
  414f0c:	bl	411254 <ferror@plt+0xd1e4>
  414f10:	str	x0, [x19, #64]
  414f14:	ldrsw	x3, [x19, #72]
  414f18:	mov	x2, x22
  414f1c:	mov	x1, x21
  414f20:	adrp	x21, 438000 <ferror@plt+0x33f90>
  414f24:	add	x21, x21, #0x41f
  414f28:	madd	x0, x3, x20, x0
  414f2c:	bl	403510 <memcpy@plt>
  414f30:	ldr	w22, [x19, #72]
  414f34:	smull	x20, w22, w20
  414f38:	ldr	w0, [x19, #72]
  414f3c:	add	w0, w23, w0
  414f40:	cmp	w22, w0
  414f44:	b.lt	414f60 <ferror@plt+0x10ef0>  // b.tstop
  414f48:	ldp	x21, x22, [sp, #32]
  414f4c:	ldp	x23, x24, [sp, #48]
  414f50:	str	w0, [x19, #72]
  414f54:	ldp	x19, x20, [sp, #16]
  414f58:	ldp	x29, x30, [sp], #64
  414f5c:	ret
  414f60:	ldr	x0, [x19, #64]
  414f64:	add	x0, x0, x20
  414f68:	ldrb	w4, [x0, #8]
  414f6c:	cmp	w4, #0x2d
  414f70:	b.eq	414f8c <ferror@plt+0x10f1c>  // b.none
  414f74:	cbz	w4, 414fb4 <ferror@plt+0x10f44>
  414f78:	adrp	x2, 437000 <ferror@plt+0x32f90>
  414f7c:	ubfiz	x1, x4, #1, #8
  414f80:	ldr	x2, [x2, #272]
  414f84:	ldrh	w1, [x2, x1]
  414f88:	tbnz	w1, #6, 414fb4 <ferror@plt+0x10f44>
  414f8c:	ldr	x6, [x0]
  414f90:	mov	w3, w4
  414f94:	ldr	x5, [x19]
  414f98:	mov	x0, x21
  414f9c:	mov	x2, x24
  414fa0:	mov	w1, #0x10                  	// #16
  414fa4:	bl	4122b4 <ferror@plt+0xe244>
  414fa8:	ldr	x0, [x19, #64]
  414fac:	add	x0, x0, x20
  414fb0:	strb	wzr, [x0, #8]
  414fb4:	ldr	x0, [x19, #64]
  414fb8:	add	x0, x0, x20
  414fbc:	ldr	w3, [x0, #16]
  414fc0:	cbz	w3, 414ffc <ferror@plt+0x10f8c>
  414fc4:	ldr	w1, [x0, #12]
  414fc8:	tbz	w1, #2, 414ffc <ferror@plt+0x10f8c>
  414fcc:	ldr	x5, [x0]
  414fd0:	mov	w1, #0x10                  	// #16
  414fd4:	ldr	x4, [x19]
  414fd8:	mov	x0, x21
  414fdc:	adrp	x2, 435000 <ferror@plt+0x30f90>
  414fe0:	add	x2, x2, #0xe5b
  414fe4:	bl	4122b4 <ferror@plt+0xe244>
  414fe8:	ldr	x0, [x19, #64]
  414fec:	add	x0, x0, x20
  414ff0:	ldr	w1, [x0, #12]
  414ff4:	and	w1, w1, #0xfffffffb
  414ff8:	str	w1, [x0, #12]
  414ffc:	ldr	x0, [x19, #64]
  415000:	add	x0, x0, x20
  415004:	ldr	w4, [x0, #16]
  415008:	cmp	w4, #0x3
  41500c:	b.eq	41504c <ferror@plt+0x10fdc>  // b.none
  415010:	ldr	w3, [x0, #12]
  415014:	tst	w3, #0x38
  415018:	b.eq	41504c <ferror@plt+0x10fdc>  // b.none
  41501c:	ldr	x6, [x0]
  415020:	mov	w1, #0x10                  	// #16
  415024:	ldr	x5, [x19]
  415028:	mov	x0, x21
  41502c:	adrp	x2, 435000 <ferror@plt+0x30f90>
  415030:	add	x2, x2, #0xea9
  415034:	bl	4122b4 <ferror@plt+0xe244>
  415038:	ldr	x0, [x19, #64]
  41503c:	add	x0, x0, x20
  415040:	ldr	w1, [x0, #12]
  415044:	and	w1, w1, #0xffffffc7
  415048:	str	w1, [x0, #12]
  41504c:	add	w22, w22, #0x1
  415050:	add	x20, x20, #0x30
  415054:	b	414f38 <ferror@plt+0x10ec8>
  415058:	cbz	x0, 415064 <ferror@plt+0x10ff4>
  41505c:	stp	x1, x2, [x0, #80]
  415060:	ret
  415064:	adrp	x1, 435000 <ferror@plt+0x30f90>
  415068:	add	x1, x1, #0xf35
  41506c:	add	x1, x1, #0x17d
  415070:	adrp	x2, 435000 <ferror@plt+0x30f90>
  415074:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415078:	add	x2, x2, #0xa6b
  41507c:	add	x0, x0, #0x41f
  415080:	b	412328 <ferror@plt+0xe2b8>
  415084:	cbz	x0, 415090 <ferror@plt+0x11020>
  415088:	str	x1, [x0, #96]
  41508c:	ret
  415090:	adrp	x1, 435000 <ferror@plt+0x30f90>
  415094:	add	x1, x1, #0xf35
  415098:	add	x1, x1, #0x19c
  41509c:	adrp	x2, 435000 <ferror@plt+0x30f90>
  4150a0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4150a4:	add	x2, x2, #0xa6b
  4150a8:	add	x0, x0, #0x41f
  4150ac:	b	412328 <ferror@plt+0xe2b8>
  4150b0:	cbz	x0, 4150f4 <ferror@plt+0x11084>
  4150b4:	stp	x29, x30, [sp, #-48]!
  4150b8:	mov	x29, sp
  4150bc:	stp	x21, x22, [sp, #32]
  4150c0:	mov	x22, x1
  4150c4:	mov	x21, x2
  4150c8:	ldr	x1, [x0, #48]
  4150cc:	stp	x19, x20, [sp, #16]
  4150d0:	mov	x19, x0
  4150d4:	mov	x20, x3
  4150d8:	cbnz	x1, 415114 <ferror@plt+0x110a4>
  4150dc:	stp	x22, x20, [x19, #40]
  4150e0:	str	x21, [x19, #56]
  4150e4:	ldp	x19, x20, [sp, #16]
  4150e8:	ldp	x21, x22, [sp, #32]
  4150ec:	ldp	x29, x30, [sp], #48
  4150f0:	ret
  4150f4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4150f8:	add	x1, x1, #0xf35
  4150fc:	adrp	x2, 435000 <ferror@plt+0x30f90>
  415100:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415104:	add	x2, x2, #0xa6b
  415108:	add	x1, x1, #0x1ba
  41510c:	add	x0, x0, #0x41f
  415110:	b	412328 <ferror@plt+0xe2b8>
  415114:	ldr	x0, [x0, #56]
  415118:	blr	x1
  41511c:	b	4150dc <ferror@plt+0x1106c>
  415120:	stp	x29, x30, [sp, #-32]!
  415124:	mov	x29, sp
  415128:	str	x19, [sp, #16]
  41512c:	mov	x19, x0
  415130:	cbz	x0, 415160 <ferror@plt+0x110f0>
  415134:	mov	x0, x1
  415138:	bl	41a07c <ferror@plt+0x1600c>
  41513c:	mov	x2, x0
  415140:	mov	x0, x19
  415144:	ldr	x19, [sp, #16]
  415148:	adrp	x3, 411000 <ferror@plt+0xcf90>
  41514c:	ldp	x29, x30, [sp], #32
  415150:	add	x3, x3, #0xd0
  415154:	adrp	x1, 412000 <ferror@plt+0xdf90>
  415158:	add	x1, x1, #0xae4
  41515c:	b	4150b0 <ferror@plt+0x11040>
  415160:	ldr	x19, [sp, #16]
  415164:	adrp	x1, 435000 <ferror@plt+0x30f90>
  415168:	ldp	x29, x30, [sp], #32
  41516c:	add	x1, x1, #0xf35
  415170:	add	x1, x1, #0x1dc
  415174:	adrp	x2, 435000 <ferror@plt+0x30f90>
  415178:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41517c:	add	x2, x2, #0xa6b
  415180:	add	x0, x0, #0x41f
  415184:	b	412328 <ferror@plt+0xe2b8>
  415188:	cbz	x1, 4151f0 <ferror@plt+0x11180>
  41518c:	stp	x29, x30, [sp, #-48]!
  415190:	mov	x29, sp
  415194:	stp	x19, x20, [sp, #16]
  415198:	mov	x19, x0
  41519c:	mov	x20, x1
  4151a0:	ldr	x0, [x0, #64]
  4151a4:	str	x21, [sp, #32]
  4151a8:	mov	x21, x2
  4151ac:	cbnz	x0, 4151cc <ferror@plt+0x1115c>
  4151b0:	mov	x4, #0x0                   	// #0
  4151b4:	mov	x3, #0x0                   	// #0
  4151b8:	mov	x2, #0x0                   	// #0
  4151bc:	mov	x1, #0x0                   	// #0
  4151c0:	mov	x0, #0x0                   	// #0
  4151c4:	bl	414e18 <ferror@plt+0x10da8>
  4151c8:	str	x0, [x19, #64]
  4151cc:	ldr	x0, [x19, #64]
  4151d0:	mov	x1, x20
  4151d4:	bl	414e8c <ferror@plt+0x10e1c>
  4151d8:	mov	x1, x21
  4151dc:	ldr	x21, [sp, #32]
  4151e0:	ldr	x0, [x19, #64]
  4151e4:	ldp	x19, x20, [sp, #16]
  4151e8:	ldp	x29, x30, [sp], #48
  4151ec:	b	415120 <ferror@plt+0x110b0>
  4151f0:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4151f4:	add	x1, x1, #0xf35
  4151f8:	adrp	x2, 435000 <ferror@plt+0x30f90>
  4151fc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415200:	add	x2, x2, #0xe04
  415204:	add	x1, x1, #0x202
  415208:	add	x0, x0, #0x41f
  41520c:	b	412328 <ferror@plt+0xe2b8>
  415210:	cbz	x0, 415254 <ferror@plt+0x111e4>
  415214:	stp	x29, x30, [sp, #-48]!
  415218:	mov	x29, sp
  41521c:	stp	x21, x22, [sp, #32]
  415220:	mov	x22, x1
  415224:	mov	x21, x2
  415228:	ldr	x1, [x0, #40]
  41522c:	stp	x19, x20, [sp, #16]
  415230:	mov	x19, x0
  415234:	mov	x20, x3
  415238:	cbnz	x1, 415274 <ferror@plt+0x11204>
  41523c:	stp	x22, x20, [x19, #32]
  415240:	str	x21, [x19, #48]
  415244:	ldp	x19, x20, [sp, #16]
  415248:	ldp	x21, x22, [sp, #32]
  41524c:	ldp	x29, x30, [sp], #48
  415250:	ret
  415254:	adrp	x1, 435000 <ferror@plt+0x30f90>
  415258:	add	x1, x1, #0xf35
  41525c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  415260:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415264:	add	x2, x2, #0x84e
  415268:	add	x1, x1, #0x224
  41526c:	add	x0, x0, #0x41f
  415270:	b	412328 <ferror@plt+0xe2b8>
  415274:	ldr	x0, [x0, #48]
  415278:	blr	x1
  41527c:	b	41523c <ferror@plt+0x111cc>
  415280:	stp	x29, x30, [sp, #-32]!
  415284:	mov	x29, sp
  415288:	str	x19, [sp, #16]
  41528c:	mov	x19, x0
  415290:	cbz	x0, 4152c0 <ferror@plt+0x11250>
  415294:	mov	x0, x1
  415298:	bl	41a07c <ferror@plt+0x1600c>
  41529c:	mov	x2, x0
  4152a0:	mov	x0, x19
  4152a4:	ldr	x19, [sp, #16]
  4152a8:	adrp	x3, 411000 <ferror@plt+0xcf90>
  4152ac:	ldp	x29, x30, [sp], #32
  4152b0:	add	x3, x3, #0xd0
  4152b4:	adrp	x1, 412000 <ferror@plt+0xdf90>
  4152b8:	add	x1, x1, #0xae4
  4152bc:	b	415210 <ferror@plt+0x111a0>
  4152c0:	ldr	x19, [sp, #16]
  4152c4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4152c8:	ldp	x29, x30, [sp], #32
  4152cc:	add	x1, x1, #0xf35
  4152d0:	add	x1, x1, #0x248
  4152d4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4152d8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4152dc:	add	x2, x2, #0x84e
  4152e0:	add	x0, x0, #0x41f
  4152e4:	b	412328 <ferror@plt+0xe2b8>
  4152e8:	cbz	x0, 415320 <ferror@plt+0x112b0>
  4152ec:	stp	x29, x30, [sp, #-32]!
  4152f0:	mov	x29, sp
  4152f4:	stp	x19, x20, [sp, #16]
  4152f8:	mov	x19, x0
  4152fc:	mov	x20, x1
  415300:	ldr	x0, [x0, #16]
  415304:	bl	4110d0 <ferror@plt+0xd060>
  415308:	mov	x0, x20
  41530c:	bl	41a07c <ferror@plt+0x1600c>
  415310:	str	x0, [x19, #16]
  415314:	ldp	x19, x20, [sp, #16]
  415318:	ldp	x29, x30, [sp], #32
  41531c:	ret
  415320:	adrp	x1, 435000 <ferror@plt+0x30f90>
  415324:	add	x1, x1, #0xf35
  415328:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  41532c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415330:	add	x2, x2, #0x84e
  415334:	add	x1, x1, #0x270
  415338:	add	x0, x0, #0x41f
  41533c:	b	412328 <ferror@plt+0xe2b8>
  415340:	stp	x29, x30, [sp, #-32]!
  415344:	mov	x29, sp
  415348:	str	x19, [sp, #16]
  41534c:	mov	x19, x0
  415350:	cbz	x0, 415368 <ferror@plt+0x112f8>
  415354:	ldr	x19, [x0, #16]
  415358:	mov	x0, x19
  41535c:	ldr	x19, [sp, #16]
  415360:	ldp	x29, x30, [sp], #32
  415364:	ret
  415368:	adrp	x1, 435000 <ferror@plt+0x30f90>
  41536c:	add	x1, x1, #0xf35
  415370:	add	x1, x1, #0x28d
  415374:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  415378:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41537c:	add	x2, x2, #0x84e
  415380:	add	x0, x0, #0x41f
  415384:	bl	412328 <ferror@plt+0xe2b8>
  415388:	b	415358 <ferror@plt+0x112e8>
  41538c:	cbz	x0, 4153c4 <ferror@plt+0x11354>
  415390:	stp	x29, x30, [sp, #-32]!
  415394:	mov	x29, sp
  415398:	stp	x19, x20, [sp, #16]
  41539c:	mov	x19, x0
  4153a0:	mov	x20, x1
  4153a4:	ldr	x0, [x0, #24]
  4153a8:	bl	4110d0 <ferror@plt+0xd060>
  4153ac:	mov	x0, x20
  4153b0:	bl	41a07c <ferror@plt+0x1600c>
  4153b4:	str	x0, [x19, #24]
  4153b8:	ldp	x19, x20, [sp, #16]
  4153bc:	ldp	x29, x30, [sp], #32
  4153c0:	ret
  4153c4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4153c8:	add	x1, x1, #0xf35
  4153cc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4153d0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4153d4:	add	x2, x2, #0x84e
  4153d8:	add	x1, x1, #0x2aa
  4153dc:	add	x0, x0, #0x41f
  4153e0:	b	412328 <ferror@plt+0xe2b8>
  4153e4:	stp	x29, x30, [sp, #-32]!
  4153e8:	mov	x29, sp
  4153ec:	str	x19, [sp, #16]
  4153f0:	mov	x19, x0
  4153f4:	cbz	x0, 41540c <ferror@plt+0x1139c>
  4153f8:	ldr	x19, [x0, #24]
  4153fc:	mov	x0, x19
  415400:	ldr	x19, [sp, #16]
  415404:	ldp	x29, x30, [sp], #32
  415408:	ret
  41540c:	adrp	x1, 435000 <ferror@plt+0x30f90>
  415410:	add	x1, x1, #0xf35
  415414:	add	x1, x1, #0x2cb
  415418:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  41541c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415420:	add	x2, x2, #0x84e
  415424:	add	x0, x0, #0x41f
  415428:	bl	412328 <ferror@plt+0xe2b8>
  41542c:	b	4153fc <ferror@plt+0x1138c>
  415430:	stp	x29, x30, [sp, #-96]!
  415434:	mov	x29, sp
  415438:	stp	x19, x20, [sp, #16]
  41543c:	mov	x20, x0
  415440:	mov	x19, x1
  415444:	stp	x21, x22, [sp, #32]
  415448:	stp	x23, x24, [sp, #48]
  41544c:	mov	x23, x2
  415450:	adrp	x24, 44f000 <ferror@plt+0x4af90>
  415454:	stp	x25, x26, [sp, #64]
  415458:	mov	w26, #0x1                   	// #1
  41545c:	ldrb	w0, [x20], #1
  415460:	cbnz	w0, 415474 <ferror@plt+0x11404>
  415464:	ldrb	w0, [x19]
  415468:	cmp	w0, #0x0
  41546c:	cset	w0, eq  // eq = none
  415470:	b	415490 <ferror@plt+0x11420>
  415474:	cmp	w0, #0x2a
  415478:	b.eq	4154c0 <ferror@plt+0x11450>  // b.none
  41547c:	ldrb	w1, [x19]
  415480:	cmp	w0, #0x3f
  415484:	b.ne	41554c <ferror@plt+0x114dc>  // b.any
  415488:	cbnz	w1, 4154a8 <ferror@plt+0x11438>
  41548c:	mov	w0, #0x0                   	// #0
  415490:	ldp	x19, x20, [sp, #16]
  415494:	ldp	x21, x22, [sp, #32]
  415498:	ldp	x23, x24, [sp, #48]
  41549c:	ldp	x25, x26, [sp, #64]
  4154a0:	ldp	x29, x30, [sp], #96
  4154a4:	ret
  4154a8:	ldr	x0, [x24, #816]
  4154ac:	and	x1, x1, #0xff
  4154b0:	ldrb	w0, [x0, x1]
  4154b4:	add	x19, x19, x0
  4154b8:	ldrb	w0, [x20], #1
  4154bc:	b	415460 <ferror@plt+0x113f0>
  4154c0:	ldr	x25, [x24, #816]
  4154c4:	str	w26, [x23]
  4154c8:	ldrb	w22, [x20], #1
  4154cc:	cmp	w22, #0x3f
  4154d0:	b.ne	4154ec <ferror@plt+0x1147c>  // b.any
  4154d4:	ldrb	w0, [x19]
  4154d8:	cbz	w0, 41548c <ferror@plt+0x1141c>
  4154dc:	and	x0, x0, #0xff
  4154e0:	ldrb	w0, [x25, x0]
  4154e4:	add	x19, x19, x0
  4154e8:	b	4154c8 <ferror@plt+0x11458>
  4154ec:	cmp	w22, #0x2a
  4154f0:	b.eq	4154c8 <ferror@plt+0x11458>  // b.none
  4154f4:	cbz	w22, 41555c <ferror@plt+0x114ec>
  4154f8:	mov	x21, x19
  4154fc:	str	wzr, [sp, #92]
  415500:	ldrb	w0, [x21]
  415504:	cmp	w0, w22
  415508:	b.ne	415538 <ferror@plt+0x114c8>  // b.any
  41550c:	add	x19, x21, #0x1
  415510:	add	x2, sp, #0x5c
  415514:	mov	x1, x19
  415518:	mov	x0, x20
  41551c:	bl	415430 <ferror@plt+0x113c0>
  415520:	cbnz	w0, 41555c <ferror@plt+0x114ec>
  415524:	ldr	w0, [sp, #92]
  415528:	cbnz	w0, 41548c <ferror@plt+0x1141c>
  41552c:	ldrb	w0, [x21, #1]
  415530:	cbnz	w0, 4154f8 <ferror@plt+0x11488>
  415534:	b	4154b8 <ferror@plt+0x11448>
  415538:	cbz	w0, 41548c <ferror@plt+0x1141c>
  41553c:	and	x0, x0, #0xff
  415540:	ldrb	w0, [x25, x0]
  415544:	add	x21, x21, x0
  415548:	b	415500 <ferror@plt+0x11490>
  41554c:	cmp	w1, w0
  415550:	b.ne	41548c <ferror@plt+0x1141c>  // b.any
  415554:	add	x19, x19, #0x1
  415558:	b	4154b8 <ferror@plt+0x11448>
  41555c:	mov	w0, #0x1                   	// #1
  415560:	b	415490 <ferror@plt+0x11420>
  415564:	stp	x29, x30, [sp, #-48]!
  415568:	mov	x29, sp
  41556c:	str	x19, [sp, #16]
  415570:	mov	x19, x0
  415574:	cbz	x0, 41558c <ferror@plt+0x1151c>
  415578:	mov	x0, x2
  41557c:	cbnz	x2, 4155ac <ferror@plt+0x1153c>
  415580:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  415584:	add	x2, x2, #0x58a
  415588:	b	415594 <ferror@plt+0x11524>
  41558c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  415590:	add	x2, x2, #0x221
  415594:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415598:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41559c:	add	x1, x1, #0x275
  4155a0:	add	x0, x0, #0x41f
  4155a4:	bl	412328 <ferror@plt+0xe2b8>
  4155a8:	b	4156a8 <ferror@plt+0x11638>
  4155ac:	ldr	w2, [x19, #8]
  4155b0:	mov	w4, w1
  4155b4:	cmp	w2, w1
  4155b8:	b.hi	4156a8 <ferror@plt+0x11638>  // b.pmore
  4155bc:	ldr	w2, [x19, #12]
  4155c0:	cmp	w2, w1
  4155c4:	b.cc	4156a8 <ferror@plt+0x11638>  // b.lo, b.ul, b.last
  4155c8:	mov	x1, x3
  4155cc:	ldr	w3, [x19]
  4155d0:	cmp	w3, #0x4
  4155d4:	b.hi	4156b0 <ferror@plt+0x11640>  // b.pmore
  4155d8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4155dc:	add	x2, x2, #0x270
  4155e0:	ldrb	w2, [x2, w3, uxtw]
  4155e4:	adr	x3, 4155f0 <ferror@plt+0x11580>
  4155e8:	add	x2, x3, w2, sxtb #2
  4155ec:	br	x2
  4155f0:	add	x2, sp, #0x2c
  4155f4:	mov	x1, x0
  4155f8:	ldr	x0, [x19, #16]
  4155fc:	bl	415430 <ferror@plt+0x113c0>
  415600:	mov	w19, w0
  415604:	mov	w0, w19
  415608:	ldr	x19, [sp, #16]
  41560c:	ldp	x29, x30, [sp], #48
  415610:	ret
  415614:	cbz	x1, 415620 <ferror@plt+0x115b0>
  415618:	add	x2, sp, #0x2c
  41561c:	b	4155f8 <ferror@plt+0x11588>
  415620:	mov	w1, w4
  415624:	bl	424990 <ferror@plt+0x20920>
  415628:	mov	x3, x0
  41562c:	mov	x1, x0
  415630:	ldr	x0, [x19, #16]
  415634:	add	x2, sp, #0x2c
  415638:	bl	415430 <ferror@plt+0x113c0>
  41563c:	mov	w19, w0
  415640:	mov	x0, x3
  415644:	bl	4110d0 <ferror@plt+0xd060>
  415648:	b	415604 <ferror@plt+0x11594>
  41564c:	ldr	w2, [x19, #4]
  415650:	cmp	w4, w2
  415654:	b.ne	415668 <ferror@plt+0x115f8>  // b.any
  415658:	mov	x1, x0
  41565c:	ldr	x0, [x19, #16]
  415660:	bl	403ba0 <strcmp@plt>
  415664:	b	41567c <ferror@plt+0x1160c>
  415668:	cbz	w2, 4156bc <ferror@plt+0x1164c>
  41566c:	mov	x1, x0
  415670:	mov	w2, w2
  415674:	ldr	x0, [x19, #16]
  415678:	bl	4038e0 <strncmp@plt>
  41567c:	cmp	w0, #0x0
  415680:	cset	w19, eq  // eq = none
  415684:	b	415604 <ferror@plt+0x11594>
  415688:	ldr	w1, [x19, #4]
  41568c:	cbz	w1, 4156bc <ferror@plt+0x1164c>
  415690:	sub	w1, w4, w1
  415694:	add	x1, x0, x1
  415698:	b	41565c <ferror@plt+0x115ec>
  41569c:	ldr	w1, [x19, #4]
  4156a0:	cmp	w4, w1
  4156a4:	b.eq	415658 <ferror@plt+0x115e8>  // b.none
  4156a8:	mov	w19, #0x0                   	// #0
  4156ac:	b	415604 <ferror@plt+0x11594>
  4156b0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4156b4:	add	x2, x2, #0x22f
  4156b8:	b	415594 <ferror@plt+0x11524>
  4156bc:	mov	w19, #0x1                   	// #1
  4156c0:	b	415604 <ferror@plt+0x11594>
  4156c4:	stp	x29, x30, [sp, #-48]!
  4156c8:	mov	x29, sp
  4156cc:	stp	x19, x20, [sp, #16]
  4156d0:	str	x21, [sp, #32]
  4156d4:	cbz	x0, 4157ac <ferror@plt+0x1173c>
  4156d8:	mov	x20, x0
  4156dc:	mov	x0, #0x18                  	// #24
  4156e0:	bl	410f8c <ferror@plt+0xcf1c>
  4156e4:	mov	x19, x0
  4156e8:	mov	x0, x20
  4156ec:	bl	403580 <strlen@plt>
  4156f0:	str	w0, [x19, #4]
  4156f4:	add	w0, w0, #0x1
  4156f8:	str	xzr, [x19, #8]
  4156fc:	bl	410f8c <ferror@plt+0xcf1c>
  415700:	mov	x21, x0
  415704:	mov	w7, #0xffffffff            	// #-1
  415708:	mov	x3, x0
  41570c:	mov	w6, w7
  415710:	mov	w9, w7
  415714:	mov	w0, w7
  415718:	mov	w5, #0x0                   	// #0
  41571c:	mov	x4, #0x0                   	// #0
  415720:	mov	w10, #0x0                   	// #0
  415724:	mov	w11, #0x3f                  	// #63
  415728:	str	x21, [x19, #16]
  41572c:	ldrb	w8, [x20]
  415730:	ldr	w1, [x19, #4]
  415734:	cbnz	w8, 4157e4 <ferror@plt+0x11774>
  415738:	mov	x8, #0x0                   	// #0
  41573c:	mov	w2, #0x3f                  	// #63
  415740:	cmp	x4, x8
  415744:	b.ne	415898 <ferror@plt+0x11828>  // b.any
  415748:	cmp	w0, w9
  41574c:	mvn	w2, w6
  415750:	strb	wzr, [x3, x4]
  415754:	mvn	w3, w0
  415758:	cset	w4, ne  // ne = any
  41575c:	lsr	w2, w2, #31
  415760:	and	w3, w4, w3, lsr #31
  415764:	tbnz	w0, #31, 415770 <ferror@plt+0x11700>
  415768:	mov	w4, #0xffffffff            	// #-1
  41576c:	str	w4, [x19, #12]
  415770:	cmp	w2, #0x0
  415774:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  415778:	b.ne	4158e4 <ferror@plt+0x11874>  // b.any
  41577c:	ldrb	w2, [x21]
  415780:	cmp	w2, #0x2a
  415784:	b.ne	4158b0 <ferror@plt+0x11840>  // b.any
  415788:	sub	w20, w1, #0x1
  41578c:	mov	w0, #0x3                   	// #3
  415790:	stp	w0, w20, [x19]
  415794:	mov	x2, x20
  415798:	add	x1, x21, #0x1
  41579c:	mov	x0, x21
  4157a0:	bl	403530 <memmove@plt>
  4157a4:	strb	wzr, [x21, x20]
  4157a8:	b	4157d0 <ferror@plt+0x11760>
  4157ac:	mov	x19, #0x0                   	// #0
  4157b0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4157b4:	add	x1, x1, #0x275
  4157b8:	adrp	x2, 435000 <ferror@plt+0x30f90>
  4157bc:	add	x1, x1, #0x10
  4157c0:	add	x2, x2, #0xa0b
  4157c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4157c8:	add	x0, x0, #0x41f
  4157cc:	bl	412328 <ferror@plt+0xe2b8>
  4157d0:	mov	x0, x19
  4157d4:	ldp	x19, x20, [sp, #16]
  4157d8:	ldr	x21, [sp, #32]
  4157dc:	ldp	x29, x30, [sp], #48
  4157e0:	ret
  4157e4:	cmp	w8, #0x2a
  4157e8:	b.eq	415830 <ferror@plt+0x117c0>  // b.none
  4157ec:	cmp	w8, #0x3f
  4157f0:	b.eq	415860 <ferror@plt+0x117f0>  // b.none
  4157f4:	mov	w2, w4
  4157f8:	mov	x1, #0x0                   	// #0
  4157fc:	cmp	x1, x2
  415800:	b.ne	415880 <ferror@plt+0x11810>  // b.any
  415804:	add	x3, x3, x1
  415808:	ldr	w1, [x19, #8]
  41580c:	add	w5, w5, w4
  415810:	mov	w10, #0x0                   	// #0
  415814:	add	w1, w1, #0x1
  415818:	str	w1, [x19, #8]
  41581c:	ldr	w1, [x19, #12]
  415820:	mov	x4, #0x0                   	// #0
  415824:	add	w1, w1, #0x1
  415828:	str	w1, [x19, #12]
  41582c:	b	415854 <ferror@plt+0x117e4>
  415830:	cbz	w10, 415844 <ferror@plt+0x117d4>
  415834:	sub	w1, w1, #0x1
  415838:	str	w1, [x19, #4]
  41583c:	add	x20, x20, #0x1
  415840:	b	41572c <ferror@plt+0x116bc>
  415844:	cmp	w0, #0x0
  415848:	mov	w9, w5
  41584c:	csel	w0, w0, w5, ge  // ge = tcont
  415850:	mov	w10, #0x1                   	// #1
  415854:	add	w5, w5, #0x1
  415858:	strb	w8, [x3], #1
  41585c:	b	41583c <ferror@plt+0x117cc>
  415860:	ldr	w1, [x19, #8]
  415864:	add	w4, w4, #0x1
  415868:	add	w1, w1, #0x1
  41586c:	str	w1, [x19, #8]
  415870:	ldr	w1, [x19, #12]
  415874:	add	w1, w1, #0x4
  415878:	str	w1, [x19, #12]
  41587c:	b	41583c <ferror@plt+0x117cc>
  415880:	add	w7, w5, w1
  415884:	cmp	w6, #0x0
  415888:	csel	w6, w6, w7, ge  // ge = tcont
  41588c:	strb	w11, [x3, x1]
  415890:	add	x1, x1, #0x1
  415894:	b	4157fc <ferror@plt+0x1178c>
  415898:	cmp	w6, #0x0
  41589c:	mov	w7, w5
  4158a0:	csel	w6, w6, w5, ge  // ge = tcont
  4158a4:	strb	w2, [x3, x8]
  4158a8:	add	x8, x8, #0x1
  4158ac:	b	415740 <ferror@plt+0x116d0>
  4158b0:	cbz	w1, 4158d4 <ferror@plt+0x11864>
  4158b4:	sub	w3, w1, #0x1
  4158b8:	ldrb	w4, [x21, w3, uxtw]
  4158bc:	cmp	w4, #0x2a
  4158c0:	b.ne	4158d4 <ferror@plt+0x11864>  // b.any
  4158c4:	mov	w0, #0x2                   	// #2
  4158c8:	strb	wzr, [x21, x3]
  4158cc:	stp	w0, w3, [x19]
  4158d0:	b	4157d0 <ferror@plt+0x11760>
  4158d4:	tbz	w0, #31, 4158e4 <ferror@plt+0x11874>
  4158d8:	mov	w0, #0x4                   	// #4
  4158dc:	str	w0, [x19]
  4158e0:	b	4157d0 <ferror@plt+0x11760>
  4158e4:	sub	w2, w1, #0x1
  4158e8:	tbnz	w0, #31, 41591c <ferror@plt+0x118ac>
  4158ec:	sub	w2, w2, w9
  4158f0:	cmp	w0, w2
  4158f4:	cset	w0, lt  // lt = tstop
  4158f8:	str	w0, [x19]
  4158fc:	cbz	w0, 4157d0 <ferror@plt+0x11760>
  415900:	mov	w1, w1
  415904:	mov	x0, x21
  415908:	bl	424990 <ferror@plt+0x20920>
  41590c:	str	x0, [x19, #16]
  415910:	mov	x0, x21
  415914:	bl	4110d0 <ferror@plt+0xd060>
  415918:	b	4157d0 <ferror@plt+0x11760>
  41591c:	sub	w2, w2, w7
  415920:	cmp	w6, w2
  415924:	b	4158f4 <ferror@plt+0x11884>
  415928:	cbz	x0, 415954 <ferror@plt+0x118e4>
  41592c:	stp	x29, x30, [sp, #-32]!
  415930:	mov	x29, sp
  415934:	str	x19, [sp, #16]
  415938:	mov	x19, x0
  41593c:	ldr	x0, [x0, #16]
  415940:	bl	4110d0 <ferror@plt+0xd060>
  415944:	mov	x0, x19
  415948:	ldr	x19, [sp, #16]
  41594c:	ldp	x29, x30, [sp], #32
  415950:	b	4110d0 <ferror@plt+0xd060>
  415954:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415958:	add	x1, x1, #0x275
  41595c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  415960:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415964:	add	x2, x2, #0x221
  415968:	add	x1, x1, #0x23
  41596c:	add	x0, x0, #0x41f
  415970:	b	412328 <ferror@plt+0xe2b8>
  415974:	stp	x29, x30, [sp, #-16]!
  415978:	mov	x29, sp
  41597c:	cbz	x0, 415990 <ferror@plt+0x11920>
  415980:	cbnz	x1, 4159b8 <ferror@plt+0x11948>
  415984:	adrp	x2, 436000 <ferror@plt+0x31f90>
  415988:	add	x2, x2, #0x25f
  41598c:	b	415998 <ferror@plt+0x11928>
  415990:	adrp	x2, 436000 <ferror@plt+0x31f90>
  415994:	add	x2, x2, #0x250
  415998:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41599c:	add	x1, x1, #0x275
  4159a0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4159a4:	add	x1, x1, #0x37
  4159a8:	add	x0, x0, #0x41f
  4159ac:	bl	412328 <ferror@plt+0xe2b8>
  4159b0:	mov	w0, #0x0                   	// #0
  4159b4:	b	4159dc <ferror@plt+0x1196c>
  4159b8:	ldr	x3, [x0]
  4159bc:	ldr	x2, [x1]
  4159c0:	cmp	x3, x2
  4159c4:	b.ne	4159b0 <ferror@plt+0x11940>  // b.any
  4159c8:	ldr	x0, [x0, #16]
  4159cc:	ldr	x1, [x1, #16]
  4159d0:	bl	403ba0 <strcmp@plt>
  4159d4:	cmp	w0, #0x0
  4159d8:	cset	w0, eq  // eq = none
  4159dc:	ldp	x29, x30, [sp], #16
  4159e0:	ret
  4159e4:	stp	x29, x30, [sp, #-32]!
  4159e8:	mov	x29, sp
  4159ec:	stp	x19, x20, [sp, #16]
  4159f0:	cbz	x0, 415a08 <ferror@plt+0x11998>
  4159f4:	mov	x19, x1
  4159f8:	cbnz	x1, 415a38 <ferror@plt+0x119c8>
  4159fc:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  415a00:	add	x2, x2, #0x58a
  415a04:	b	415a10 <ferror@plt+0x119a0>
  415a08:	adrp	x2, 436000 <ferror@plt+0x31f90>
  415a0c:	add	x2, x2, #0x221
  415a10:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415a14:	add	x1, x1, #0x275
  415a18:	add	x1, x1, #0x4c
  415a1c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415a20:	add	x0, x0, #0x41f
  415a24:	bl	412328 <ferror@plt+0xe2b8>
  415a28:	mov	w0, #0x0                   	// #0
  415a2c:	ldp	x19, x20, [sp, #16]
  415a30:	ldp	x29, x30, [sp], #32
  415a34:	ret
  415a38:	mov	x20, x0
  415a3c:	mov	x0, x1
  415a40:	bl	403580 <strlen@plt>
  415a44:	mov	w1, w0
  415a48:	mov	x2, x19
  415a4c:	mov	x0, x20
  415a50:	ldp	x19, x20, [sp, #16]
  415a54:	mov	x3, #0x0                   	// #0
  415a58:	ldp	x29, x30, [sp], #32
  415a5c:	b	415564 <ferror@plt+0x114f4>
  415a60:	stp	x29, x30, [sp, #-32]!
  415a64:	mov	x29, sp
  415a68:	stp	x19, x20, [sp, #16]
  415a6c:	cbz	x0, 415a84 <ferror@plt+0x11a14>
  415a70:	mov	x19, x1
  415a74:	cbnz	x1, 415ab8 <ferror@plt+0x11a48>
  415a78:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  415a7c:	add	x2, x2, #0x58a
  415a80:	b	415a8c <ferror@plt+0x11a1c>
  415a84:	adrp	x2, 435000 <ferror@plt+0x30f90>
  415a88:	add	x2, x2, #0xa0b
  415a8c:	mov	w19, #0x0                   	// #0
  415a90:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415a94:	add	x1, x1, #0x275
  415a98:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415a9c:	add	x1, x1, #0x63
  415aa0:	add	x0, x0, #0x41f
  415aa4:	bl	412328 <ferror@plt+0xe2b8>
  415aa8:	mov	w0, w19
  415aac:	ldp	x19, x20, [sp, #16]
  415ab0:	ldp	x29, x30, [sp], #32
  415ab4:	ret
  415ab8:	bl	4156c4 <ferror@plt+0x11654>
  415abc:	mov	x20, x0
  415ac0:	mov	x0, x19
  415ac4:	bl	403580 <strlen@plt>
  415ac8:	mov	x2, x19
  415acc:	mov	w1, w0
  415ad0:	mov	x3, #0x0                   	// #0
  415ad4:	mov	x0, x20
  415ad8:	bl	415564 <ferror@plt+0x114f4>
  415adc:	mov	w19, w0
  415ae0:	mov	x0, x20
  415ae4:	bl	415928 <ferror@plt+0x118b8>
  415ae8:	b	415aa8 <ferror@plt+0x11a38>
  415aec:	mov	w1, w1
  415af0:	b	403880 <poll@plt>
  415af4:	stp	x29, x30, [sp, #-64]!
  415af8:	mov	x29, sp
  415afc:	stp	x21, x22, [sp, #32]
  415b00:	adrp	x21, 48d000 <ferror@plt+0x88f90>
  415b04:	stp	x19, x20, [sp, #16]
  415b08:	mov	x20, x0
  415b0c:	ldr	x0, [x21, #3400]
  415b10:	str	x23, [sp, #48]
  415b14:	mov	w23, w1
  415b18:	cbnz	x0, 415c20 <ferror@plt+0x11bb0>
  415b1c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  415b20:	add	x19, x19, #0xd48
  415b24:	cbz	w23, 415b48 <ferror@plt+0x11ad8>
  415b28:	mov	x0, x20
  415b2c:	bl	403580 <strlen@plt>
  415b30:	add	x22, x0, #0x1
  415b34:	cmp	x22, #0x7fc
  415b38:	b.ls	415c48 <ferror@plt+0x11bd8>  // b.plast
  415b3c:	mov	x0, x20
  415b40:	bl	41a07c <ferror@plt+0x1600c>
  415b44:	mov	x20, x0
  415b48:	ldr	w0, [x19, #20]
  415b4c:	tst	x0, #0x7ff
  415b50:	b.ne	415b98 <ferror@plt+0x11b28>  // b.any
  415b54:	add	w0, w0, #0x800
  415b58:	mov	x1, #0x8                   	// #8
  415b5c:	sxtw	x0, w0
  415b60:	bl	4111c4 <ferror@plt+0xd154>
  415b64:	ldr	w1, [x19, #20]
  415b68:	mov	x22, x0
  415b6c:	sxtw	x23, w1
  415b70:	cbz	w1, 415b80 <ferror@plt+0x11b10>
  415b74:	ldr	x1, [x19, #24]
  415b78:	lsl	x2, x23, #3
  415b7c:	bl	403510 <memcpy@plt>
  415b80:	add	x0, x22, x23, lsl #3
  415b84:	mov	x2, #0x4000                	// #16384
  415b88:	mov	w1, #0x0                   	// #0
  415b8c:	bl	403940 <memset@plt>
  415b90:	str	x22, [x19, #24]
  415b94:	dmb	ish
  415b98:	ldr	x0, [x21, #3400]
  415b9c:	cbnz	x0, 415be4 <ferror@plt+0x11b74>
  415ba0:	ldr	w0, [x19, #20]
  415ba4:	cbnz	w0, 415ca0 <ferror@plt+0x11c30>
  415ba8:	adrp	x1, 40b000 <ferror@plt+0x6f90>
  415bac:	adrp	x0, 40b000 <ferror@plt+0x6f90>
  415bb0:	add	x1, x1, #0xc1c
  415bb4:	add	x0, x0, #0xc38
  415bb8:	bl	40b24c <ferror@plt+0x71dc>
  415bbc:	str	x0, [x21, #3400]
  415bc0:	ldrsw	x1, [x19, #20]
  415bc4:	ldr	x0, [x19, #24]
  415bc8:	str	xzr, [x0, x1, lsl #3]
  415bcc:	add	x0, x19, #0x14
  415bd0:	ldxr	w1, [x0]
  415bd4:	add	w1, w1, #0x1
  415bd8:	stlxr	w2, w1, [x0]
  415bdc:	cbnz	w2, 415bd0 <ferror@plt+0x11b60>
  415be0:	dmb	ish
  415be4:	ldr	w22, [x19, #20]
  415be8:	ldr	x0, [x19, #24]
  415bec:	mov	w2, w22
  415bf0:	str	x20, [x0, w22, uxtw #3]
  415bf4:	dmb	ish
  415bf8:	ldr	x0, [x21, #3400]
  415bfc:	add	x19, x19, #0x14
  415c00:	mov	x1, x20
  415c04:	bl	40b6c8 <ferror@plt+0x7658>
  415c08:	ldxr	w0, [x19]
  415c0c:	add	w0, w0, #0x1
  415c10:	stlxr	w1, w0, [x19]
  415c14:	cbnz	w1, 415c08 <ferror@plt+0x11b98>
  415c18:	dmb	ish
  415c1c:	b	415c30 <ferror@plt+0x11bc0>
  415c20:	mov	x1, x20
  415c24:	bl	40b5b8 <ferror@plt+0x7548>
  415c28:	mov	w22, w0
  415c2c:	cbz	w0, 415b1c <ferror@plt+0x11aac>
  415c30:	mov	w0, w22
  415c34:	ldp	x19, x20, [sp, #16]
  415c38:	ldp	x21, x22, [sp, #32]
  415c3c:	ldr	x23, [sp, #48]
  415c40:	ldp	x29, x30, [sp], #64
  415c44:	ret
  415c48:	ldr	x0, [x19, #8]
  415c4c:	cbz	x0, 415c64 <ferror@plt+0x11bf4>
  415c50:	ldrsw	x1, [x19, #16]
  415c54:	mov	x0, #0xff8                 	// #4088
  415c58:	sub	x0, x0, x1
  415c5c:	cmp	x22, x0
  415c60:	b.ls	415c74 <ferror@plt+0x11c04>  // b.plast
  415c64:	mov	x0, #0xff8                 	// #4088
  415c68:	bl	410f8c <ferror@plt+0xcf1c>
  415c6c:	str	x0, [x19, #8]
  415c70:	str	wzr, [x19, #16]
  415c74:	ldr	x3, [x19, #8]
  415c78:	mov	x2, x22
  415c7c:	ldr	w23, [x19, #16]
  415c80:	mov	x1, x20
  415c84:	add	w22, w23, w22
  415c88:	add	x3, x3, w23, sxtw
  415c8c:	mov	x0, x3
  415c90:	bl	403510 <memcpy@plt>
  415c94:	mov	x20, x0
  415c98:	str	w22, [x19, #16]
  415c9c:	b	415b48 <ferror@plt+0x11ad8>
  415ca0:	adrp	x4, 436000 <ferror@plt+0x31f90>
  415ca4:	adrp	x3, 436000 <ferror@plt+0x31f90>
  415ca8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415cac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415cb0:	add	x4, x4, #0x2ef
  415cb4:	add	x3, x3, #0x30a
  415cb8:	add	x1, x1, #0x301
  415cbc:	add	x0, x0, #0x41f
  415cc0:	mov	w2, #0x122                 	// #290
  415cc4:	bl	420128 <ferror@plt+0x1c0b8>
  415cc8:	stp	x29, x30, [sp, #-48]!
  415ccc:	mov	x29, sp
  415cd0:	stp	x19, x20, [sp, #16]
  415cd4:	str	x21, [sp, #32]
  415cd8:	cbz	x0, 415d28 <ferror@plt+0x11cb8>
  415cdc:	adrp	x21, 48d000 <ferror@plt+0x88f90>
  415ce0:	add	x20, x21, #0xd48
  415ce4:	mov	x19, x0
  415ce8:	add	x0, x20, #0x20
  415cec:	bl	427b3c <ferror@plt+0x23acc>
  415cf0:	ldr	x0, [x21, #3400]
  415cf4:	cbz	x0, 415d20 <ferror@plt+0x11cb0>
  415cf8:	mov	x1, x19
  415cfc:	bl	40b5b8 <ferror@plt+0x7548>
  415d00:	mov	w19, w0
  415d04:	add	x0, x20, #0x20
  415d08:	bl	427b64 <ferror@plt+0x23af4>
  415d0c:	mov	w0, w19
  415d10:	ldp	x19, x20, [sp, #16]
  415d14:	ldr	x21, [sp, #32]
  415d18:	ldp	x29, x30, [sp], #48
  415d1c:	ret
  415d20:	mov	w19, #0x0                   	// #0
  415d24:	b	415d04 <ferror@plt+0x11c94>
  415d28:	mov	w19, #0x0                   	// #0
  415d2c:	b	415d0c <ferror@plt+0x11c9c>
  415d30:	stp	x29, x30, [sp, #-32]!
  415d34:	mov	x29, sp
  415d38:	stp	x19, x20, [sp, #16]
  415d3c:	cbz	x0, 415d80 <ferror@plt+0x11d10>
  415d40:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  415d44:	add	x19, x19, #0xd48
  415d48:	add	x19, x19, #0x20
  415d4c:	mov	x20, x0
  415d50:	mov	x0, x19
  415d54:	bl	427b3c <ferror@plt+0x23acc>
  415d58:	mov	w1, #0x1                   	// #1
  415d5c:	mov	x0, x20
  415d60:	bl	415af4 <ferror@plt+0x11a84>
  415d64:	mov	w20, w0
  415d68:	mov	x0, x19
  415d6c:	bl	427b64 <ferror@plt+0x23af4>
  415d70:	mov	w0, w20
  415d74:	ldp	x19, x20, [sp, #16]
  415d78:	ldp	x29, x30, [sp], #32
  415d7c:	ret
  415d80:	mov	w20, #0x0                   	// #0
  415d84:	b	415d70 <ferror@plt+0x11d00>
  415d88:	stp	x29, x30, [sp, #-32]!
  415d8c:	mov	x29, sp
  415d90:	stp	x19, x20, [sp, #16]
  415d94:	cbz	x0, 415dd8 <ferror@plt+0x11d68>
  415d98:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  415d9c:	add	x19, x19, #0xd48
  415da0:	add	x19, x19, #0x20
  415da4:	mov	x20, x0
  415da8:	mov	x0, x19
  415dac:	bl	427b3c <ferror@plt+0x23acc>
  415db0:	mov	w1, #0x0                   	// #0
  415db4:	mov	x0, x20
  415db8:	bl	415af4 <ferror@plt+0x11a84>
  415dbc:	mov	w20, w0
  415dc0:	mov	x0, x19
  415dc4:	bl	427b64 <ferror@plt+0x23af4>
  415dc8:	mov	w0, w20
  415dcc:	ldp	x19, x20, [sp, #16]
  415dd0:	ldp	x29, x30, [sp], #32
  415dd4:	ret
  415dd8:	mov	w20, #0x0                   	// #0
  415ddc:	b	415dc8 <ferror@plt+0x11d58>
  415de0:	dmb	ish
  415de4:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  415de8:	add	x1, x1, #0xd48
  415dec:	ldr	w2, [x1, #20]
  415df0:	dmb	ish
  415df4:	cmp	w2, w0
  415df8:	b.ls	415e08 <ferror@plt+0x11d98>  // b.plast
  415dfc:	ldr	x1, [x1, #24]
  415e00:	ldr	x0, [x1, w0, uxtw #3]
  415e04:	ret
  415e08:	mov	x0, #0x0                   	// #0
  415e0c:	b	415e04 <ferror@plt+0x11d94>
  415e10:	stp	x29, x30, [sp, #-48]!
  415e14:	mov	x29, sp
  415e18:	stp	x19, x20, [sp, #16]
  415e1c:	mov	x19, x0
  415e20:	str	x21, [sp, #32]
  415e24:	cbz	x0, 415e58 <ferror@plt+0x11de8>
  415e28:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  415e2c:	add	x20, x20, #0xd48
  415e30:	add	x21, x20, #0x20
  415e34:	mov	x0, x21
  415e38:	bl	427b3c <ferror@plt+0x23acc>
  415e3c:	mov	x0, x19
  415e40:	mov	w1, #0x1                   	// #1
  415e44:	bl	415af4 <ferror@plt+0x11a84>
  415e48:	ldr	x1, [x20, #24]
  415e4c:	ldr	x19, [x1, w0, uxtw #3]
  415e50:	mov	x0, x21
  415e54:	bl	427b64 <ferror@plt+0x23af4>
  415e58:	mov	x0, x19
  415e5c:	ldp	x19, x20, [sp, #16]
  415e60:	ldr	x21, [sp, #32]
  415e64:	ldp	x29, x30, [sp], #48
  415e68:	ret
  415e6c:	stp	x29, x30, [sp, #-48]!
  415e70:	mov	x29, sp
  415e74:	stp	x19, x20, [sp, #16]
  415e78:	mov	x19, x0
  415e7c:	str	x21, [sp, #32]
  415e80:	cbz	x0, 415eb4 <ferror@plt+0x11e44>
  415e84:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  415e88:	add	x20, x20, #0xd48
  415e8c:	add	x21, x20, #0x20
  415e90:	mov	x0, x21
  415e94:	bl	427b3c <ferror@plt+0x23acc>
  415e98:	mov	x0, x19
  415e9c:	mov	w1, #0x0                   	// #0
  415ea0:	bl	415af4 <ferror@plt+0x11a84>
  415ea4:	ldr	x1, [x20, #24]
  415ea8:	ldr	x19, [x1, w0, uxtw #3]
  415eac:	mov	x0, x21
  415eb0:	bl	427b64 <ferror@plt+0x23af4>
  415eb4:	mov	x0, x19
  415eb8:	ldp	x19, x20, [sp, #16]
  415ebc:	ldr	x21, [sp, #32]
  415ec0:	ldp	x29, x30, [sp], #48
  415ec4:	ret
  415ec8:	mov	x0, #0x18                  	// #24
  415ecc:	b	41930c <ferror@plt+0x1529c>
  415ed0:	cbz	x0, 415f00 <ferror@plt+0x11e90>
  415ed4:	stp	x29, x30, [sp, #-32]!
  415ed8:	mov	x29, sp
  415edc:	str	x19, [sp, #16]
  415ee0:	mov	x19, x0
  415ee4:	ldr	x0, [x0]
  415ee8:	bl	40bf68 <ferror@plt+0x7ef8>
  415eec:	mov	x1, x19
  415ef0:	mov	x0, #0x18                  	// #24
  415ef4:	ldr	x19, [sp, #16]
  415ef8:	ldp	x29, x30, [sp], #32
  415efc:	b	419388 <ferror@plt+0x15318>
  415f00:	adrp	x2, 436000 <ferror@plt+0x31f90>
  415f04:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415f08:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415f0c:	add	x2, x2, #0x314
  415f10:	add	x1, x1, #0x3a9
  415f14:	add	x0, x0, #0x41f
  415f18:	b	412328 <ferror@plt+0xe2b8>
  415f1c:	cbz	x0, 415f2c <ferror@plt+0x11ebc>
  415f20:	stp	xzr, xzr, [x0]
  415f24:	str	wzr, [x0, #16]
  415f28:	ret
  415f2c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415f30:	add	x1, x1, #0x3a9
  415f34:	add	x1, x1, #0xd
  415f38:	adrp	x2, 436000 <ferror@plt+0x31f90>
  415f3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415f40:	add	x2, x2, #0x314
  415f44:	add	x0, x0, #0x41f
  415f48:	b	412328 <ferror@plt+0xe2b8>
  415f4c:	cbz	x0, 415f78 <ferror@plt+0x11f08>
  415f50:	stp	x29, x30, [sp, #-32]!
  415f54:	mov	x29, sp
  415f58:	str	x19, [sp, #16]
  415f5c:	mov	x19, x0
  415f60:	ldr	x0, [x0]
  415f64:	bl	40bf68 <ferror@plt+0x7ef8>
  415f68:	mov	x0, x19
  415f6c:	ldr	x19, [sp, #16]
  415f70:	ldp	x29, x30, [sp], #32
  415f74:	b	415f1c <ferror@plt+0x11eac>
  415f78:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415f7c:	add	x1, x1, #0x3a9
  415f80:	adrp	x2, 436000 <ferror@plt+0x31f90>
  415f84:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415f88:	add	x2, x2, #0x314
  415f8c:	add	x1, x1, #0x1a
  415f90:	add	x0, x0, #0x41f
  415f94:	b	412328 <ferror@plt+0xe2b8>
  415f98:	cbz	x0, 415fac <ferror@plt+0x11f3c>
  415f9c:	ldr	x0, [x0]
  415fa0:	cmp	x0, #0x0
  415fa4:	cset	w0, eq  // eq = none
  415fa8:	ret
  415fac:	stp	x29, x30, [sp, #-16]!
  415fb0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415fb4:	add	x1, x1, #0x3a9
  415fb8:	mov	x29, sp
  415fbc:	add	x1, x1, #0x28
  415fc0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  415fc4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  415fc8:	add	x2, x2, #0x314
  415fcc:	add	x0, x0, #0x41f
  415fd0:	bl	412328 <ferror@plt+0xe2b8>
  415fd4:	mov	w0, #0x1                   	// #1
  415fd8:	ldp	x29, x30, [sp], #16
  415fdc:	ret
  415fe0:	cbz	x0, 415fec <ferror@plt+0x11f7c>
  415fe4:	ldr	w0, [x0, #16]
  415fe8:	ret
  415fec:	stp	x29, x30, [sp, #-16]!
  415ff0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  415ff4:	add	x1, x1, #0x3a9
  415ff8:	mov	x29, sp
  415ffc:	add	x1, x1, #0x39
  416000:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416004:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416008:	add	x2, x2, #0x314
  41600c:	add	x0, x0, #0x41f
  416010:	bl	412328 <ferror@plt+0xe2b8>
  416014:	mov	w0, #0x0                   	// #0
  416018:	ldp	x29, x30, [sp], #16
  41601c:	ret
  416020:	cbz	x0, 416050 <ferror@plt+0x11fe0>
  416024:	stp	x29, x30, [sp, #-32]!
  416028:	mov	x29, sp
  41602c:	str	x19, [sp, #16]
  416030:	mov	x19, x0
  416034:	ldr	x0, [x0]
  416038:	str	x0, [x19, #8]
  41603c:	bl	40c25c <ferror@plt+0x81ec>
  416040:	str	x0, [x19]
  416044:	ldr	x19, [sp, #16]
  416048:	ldp	x29, x30, [sp], #32
  41604c:	ret
  416050:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416054:	add	x1, x1, #0x3a9
  416058:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41605c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416060:	add	x2, x2, #0x314
  416064:	add	x1, x1, #0x4c
  416068:	add	x0, x0, #0x41f
  41606c:	b	412328 <ferror@plt+0xe2b8>
  416070:	cbz	x0, 4160b8 <ferror@plt+0x12048>
  416074:	stp	x29, x30, [sp, #-48]!
  416078:	mov	x29, sp
  41607c:	stp	x19, x20, [sp, #16]
  416080:	mov	x19, x1
  416084:	str	x21, [sp, #32]
  416088:	cbnz	x1, 4160d8 <ferror@plt+0x12068>
  41608c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416090:	add	x1, x1, #0x3a9
  416094:	add	x1, x1, #0x5c
  416098:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41609c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4160a0:	add	x2, x2, #0x32a
  4160a4:	add	x0, x0, #0x41f
  4160a8:	ldp	x19, x20, [sp, #16]
  4160ac:	ldr	x21, [sp, #32]
  4160b0:	ldp	x29, x30, [sp], #48
  4160b4:	b	4160d4 <ferror@plt+0x12064>
  4160b8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4160bc:	add	x1, x1, #0x3a9
  4160c0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4160c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4160c8:	add	x2, x2, #0x314
  4160cc:	add	x1, x1, #0x5c
  4160d0:	add	x0, x0, #0x41f
  4160d4:	b	412328 <ferror@plt+0xe2b8>
  4160d8:	ldr	x0, [x0]
  4160dc:	mov	x20, x2
  4160e0:	cbnz	x0, 4160f4 <ferror@plt+0x12084>
  4160e4:	ldp	x19, x20, [sp, #16]
  4160e8:	ldr	x21, [sp, #32]
  4160ec:	ldp	x29, x30, [sp], #48
  4160f0:	ret
  4160f4:	ldr	x21, [x0, #8]
  4160f8:	mov	x1, x20
  4160fc:	ldr	x0, [x0]
  416100:	blr	x19
  416104:	mov	x0, x21
  416108:	b	4160e0 <ferror@plt+0x12070>
  41610c:	stp	x29, x30, [sp, #-32]!
  416110:	mov	x2, #0x0                   	// #0
  416114:	mov	x29, sp
  416118:	str	x19, [sp, #16]
  41611c:	mov	x19, x0
  416120:	bl	416070 <ferror@plt+0x12000>
  416124:	mov	x0, x19
  416128:	ldr	x19, [sp, #16]
  41612c:	ldp	x29, x30, [sp], #32
  416130:	b	415ed0 <ferror@plt+0x11e60>
  416134:	cbz	x0, 416140 <ferror@plt+0x120d0>
  416138:	ldr	x0, [x0]
  41613c:	b	40c2d4 <ferror@plt+0x8264>
  416140:	stp	x29, x30, [sp, #-16]!
  416144:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416148:	add	x1, x1, #0x3a9
  41614c:	mov	x29, sp
  416150:	add	x1, x1, #0x6c
  416154:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416158:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41615c:	add	x2, x2, #0x314
  416160:	add	x0, x0, #0x41f
  416164:	bl	412328 <ferror@plt+0xe2b8>
  416168:	mov	x0, #0x0                   	// #0
  41616c:	ldp	x29, x30, [sp], #16
  416170:	ret
  416174:	stp	x29, x30, [sp, #-16]!
  416178:	mov	x29, sp
  41617c:	cbz	x0, 416190 <ferror@plt+0x12120>
  416180:	cbnz	x2, 4161bc <ferror@plt+0x1214c>
  416184:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416188:	add	x2, x2, #0x32a
  41618c:	b	416198 <ferror@plt+0x12128>
  416190:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416194:	add	x2, x2, #0x314
  416198:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41619c:	add	x1, x1, #0x3a9
  4161a0:	add	x1, x1, #0x79
  4161a4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4161a8:	add	x0, x0, #0x41f
  4161ac:	bl	412328 <ferror@plt+0xe2b8>
  4161b0:	mov	x0, #0x0                   	// #0
  4161b4:	ldp	x29, x30, [sp], #16
  4161b8:	ret
  4161bc:	ldp	x29, x30, [sp], #16
  4161c0:	ldr	x0, [x0]
  4161c4:	b	40c2f0 <ferror@plt+0x8280>
  4161c8:	stp	x29, x30, [sp, #-32]!
  4161cc:	mov	x29, sp
  4161d0:	str	x19, [sp, #16]
  4161d4:	mov	x19, x0
  4161d8:	cbz	x0, 4161ec <ferror@plt+0x1217c>
  4161dc:	cbnz	x1, 416214 <ferror@plt+0x121a4>
  4161e0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4161e4:	add	x2, x2, #0x322
  4161e8:	b	4161f4 <ferror@plt+0x12184>
  4161ec:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4161f0:	add	x2, x2, #0x314
  4161f4:	ldr	x19, [sp, #16]
  4161f8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4161fc:	ldp	x29, x30, [sp], #32
  416200:	add	x1, x1, #0x3a9
  416204:	add	x1, x1, #0x8d
  416208:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41620c:	add	x0, x0, #0x41f
  416210:	b	412328 <ferror@plt+0xe2b8>
  416214:	ldr	x0, [x19]
  416218:	bl	40c5a8 <ferror@plt+0x8538>
  41621c:	str	x0, [x19]
  416220:	bl	40c3b8 <ferror@plt+0x8348>
  416224:	str	x0, [x19, #8]
  416228:	ldr	x19, [sp, #16]
  41622c:	ldp	x29, x30, [sp], #32
  416230:	ret
  416234:	cbz	x0, 416278 <ferror@plt+0x12208>
  416238:	stp	x29, x30, [sp, #-32]!
  41623c:	mov	x29, sp
  416240:	str	x19, [sp, #16]
  416244:	mov	x19, x0
  416248:	ldr	x0, [x0]
  41624c:	bl	40bf84 <ferror@plt+0x7f14>
  416250:	str	x0, [x19]
  416254:	ldr	x1, [x19, #8]
  416258:	cbnz	x1, 416260 <ferror@plt+0x121f0>
  41625c:	str	x0, [x19, #8]
  416260:	ldr	w0, [x19, #16]
  416264:	add	w0, w0, #0x1
  416268:	str	w0, [x19, #16]
  41626c:	ldr	x19, [sp, #16]
  416270:	ldp	x29, x30, [sp], #32
  416274:	ret
  416278:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41627c:	add	x1, x1, #0x3a9
  416280:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416284:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416288:	add	x2, x2, #0x314
  41628c:	add	x1, x1, #0x9a
  416290:	add	x0, x0, #0x41f
  416294:	b	412328 <ferror@plt+0xe2b8>
  416298:	cbz	x0, 4162ac <ferror@plt+0x1223c>
  41629c:	cbnz	x1, 4162cc <ferror@plt+0x1225c>
  4162a0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4162a4:	add	x2, x2, #0x337
  4162a8:	b	4162b4 <ferror@plt+0x12244>
  4162ac:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4162b0:	add	x2, x2, #0x314
  4162b4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4162b8:	add	x1, x1, #0x3a9
  4162bc:	add	x1, x1, #0xac
  4162c0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4162c4:	add	x0, x0, #0x41f
  4162c8:	b	412328 <ferror@plt+0xe2b8>
  4162cc:	ldr	x2, [x1, #16]
  4162d0:	cbz	x2, 4162e0 <ferror@plt+0x12270>
  4162d4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4162d8:	add	x2, x2, #0x344
  4162dc:	b	4162b4 <ferror@plt+0x12244>
  4162e0:	ldr	x2, [x1, #8]
  4162e4:	cbz	x2, 4162f4 <ferror@plt+0x12284>
  4162e8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4162ec:	add	x2, x2, #0x357
  4162f0:	b	4162b4 <ferror@plt+0x12244>
  4162f4:	ldr	x2, [x0]
  4162f8:	str	x2, [x1, #8]
  4162fc:	cbz	x2, 416318 <ferror@plt+0x122a8>
  416300:	str	x1, [x2, #16]
  416304:	str	x1, [x0]
  416308:	ldr	w1, [x0, #16]
  41630c:	add	w1, w1, #0x1
  416310:	str	w1, [x0, #16]
  416314:	ret
  416318:	str	x1, [x0, #8]
  41631c:	b	416304 <ferror@plt+0x12294>
  416320:	cbz	x0, 416350 <ferror@plt+0x122e0>
  416324:	stp	x29, x30, [sp, #-32]!
  416328:	mov	x29, sp
  41632c:	str	x19, [sp, #16]
  416330:	mov	x19, x0
  416334:	ldr	x0, [x0, #8]
  416338:	bl	40c3d0 <ferror@plt+0x8360>
  41633c:	ldr	x1, [x0, #8]
  416340:	str	x0, [x19, #8]
  416344:	cbnz	x1, 416370 <ferror@plt+0x12300>
  416348:	str	x0, [x19]
  41634c:	b	416374 <ferror@plt+0x12304>
  416350:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416354:	add	x1, x1, #0x3a9
  416358:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41635c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416360:	add	x2, x2, #0x314
  416364:	add	x1, x1, #0xc3
  416368:	add	x0, x0, #0x41f
  41636c:	b	412328 <ferror@plt+0xe2b8>
  416370:	str	x1, [x19, #8]
  416374:	ldr	w0, [x19, #16]
  416378:	add	w0, w0, #0x1
  41637c:	str	w0, [x19, #16]
  416380:	ldr	x19, [sp, #16]
  416384:	ldp	x29, x30, [sp], #32
  416388:	ret
  41638c:	stp	x29, x30, [sp, #-32]!
  416390:	mov	x29, sp
  416394:	stp	x19, x20, [sp, #16]
  416398:	cbz	x0, 4163c4 <ferror@plt+0x12354>
  41639c:	mov	x20, x0
  4163a0:	bl	415ec8 <ferror@plt+0x11e58>
  4163a4:	mov	x19, x0
  4163a8:	ldr	x20, [x20]
  4163ac:	cbz	x20, 4163e8 <ferror@plt+0x12378>
  4163b0:	ldr	x1, [x20]
  4163b4:	mov	x0, x19
  4163b8:	bl	416320 <ferror@plt+0x122b0>
  4163bc:	ldr	x20, [x20, #8]
  4163c0:	b	4163ac <ferror@plt+0x1233c>
  4163c4:	mov	x19, #0x0                   	// #0
  4163c8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4163cc:	add	x1, x1, #0x3a9
  4163d0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4163d4:	add	x1, x1, #0xd5
  4163d8:	add	x2, x2, #0x314
  4163dc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4163e0:	add	x0, x0, #0x41f
  4163e4:	bl	412328 <ferror@plt+0xe2b8>
  4163e8:	mov	x0, x19
  4163ec:	ldp	x19, x20, [sp, #16]
  4163f0:	ldp	x29, x30, [sp], #32
  4163f4:	ret
  4163f8:	cbz	x0, 41640c <ferror@plt+0x1239c>
  4163fc:	cbnz	x1, 41642c <ferror@plt+0x123bc>
  416400:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416404:	add	x2, x2, #0x337
  416408:	b	416414 <ferror@plt+0x123a4>
  41640c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416410:	add	x2, x2, #0x314
  416414:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416418:	add	x1, x1, #0x3a9
  41641c:	add	x1, x1, #0xe2
  416420:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416424:	add	x0, x0, #0x41f
  416428:	b	412328 <ferror@plt+0xe2b8>
  41642c:	ldr	x2, [x1, #16]
  416430:	cbz	x2, 416440 <ferror@plt+0x123d0>
  416434:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416438:	add	x2, x2, #0x344
  41643c:	b	416414 <ferror@plt+0x123a4>
  416440:	ldr	x2, [x1, #8]
  416444:	cbz	x2, 416454 <ferror@plt+0x123e4>
  416448:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41644c:	add	x2, x2, #0x357
  416450:	b	416414 <ferror@plt+0x123a4>
  416454:	ldr	x2, [x0, #8]
  416458:	str	x2, [x1, #16]
  41645c:	cbz	x2, 416478 <ferror@plt+0x12408>
  416460:	str	x1, [x2, #8]
  416464:	str	x1, [x0, #8]
  416468:	ldr	w1, [x0, #16]
  41646c:	add	w1, w1, #0x1
  416470:	str	w1, [x0, #16]
  416474:	ret
  416478:	str	x1, [x0]
  41647c:	b	416464 <ferror@plt+0x123f4>
  416480:	stp	x29, x30, [sp, #-32]!
  416484:	mov	x29, sp
  416488:	stp	x19, x20, [sp, #16]
  41648c:	cbz	x0, 4164a8 <ferror@plt+0x12438>
  416490:	mov	x19, x0
  416494:	ldr	x0, [x0]
  416498:	cbnz	x0, 4164d0 <ferror@plt+0x12460>
  41649c:	ldp	x19, x20, [sp, #16]
  4164a0:	ldp	x29, x30, [sp], #32
  4164a4:	ret
  4164a8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4164ac:	add	x1, x1, #0x3a9
  4164b0:	add	x1, x1, #0xf9
  4164b4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4164b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4164bc:	add	x2, x2, #0x314
  4164c0:	add	x0, x0, #0x41f
  4164c4:	bl	412328 <ferror@plt+0xe2b8>
  4164c8:	mov	x0, #0x0                   	// #0
  4164cc:	b	41649c <ferror@plt+0x1242c>
  4164d0:	ldp	x20, x1, [x0]
  4164d4:	str	x1, [x19]
  4164d8:	cbz	x1, 4164f8 <ferror@plt+0x12488>
  4164dc:	str	xzr, [x1, #16]
  4164e0:	bl	40bf78 <ferror@plt+0x7f08>
  4164e4:	ldr	w0, [x19, #16]
  4164e8:	sub	w0, w0, #0x1
  4164ec:	str	w0, [x19, #16]
  4164f0:	mov	x0, x20
  4164f4:	b	41649c <ferror@plt+0x1242c>
  4164f8:	str	xzr, [x19, #8]
  4164fc:	b	4164e0 <ferror@plt+0x12470>
  416500:	cbz	x0, 416514 <ferror@plt+0x124a4>
  416504:	mov	x1, x0
  416508:	ldr	x0, [x0]
  41650c:	cbnz	x0, 416548 <ferror@plt+0x124d8>
  416510:	ret
  416514:	stp	x29, x30, [sp, #-16]!
  416518:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41651c:	add	x1, x1, #0x3a9
  416520:	mov	x29, sp
  416524:	add	x1, x1, #0x10a
  416528:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41652c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416530:	add	x2, x2, #0x314
  416534:	add	x0, x0, #0x41f
  416538:	bl	412328 <ferror@plt+0xe2b8>
  41653c:	mov	x0, #0x0                   	// #0
  416540:	ldp	x29, x30, [sp], #16
  416544:	ret
  416548:	ldr	x2, [x0, #8]
  41654c:	str	x2, [x1]
  416550:	cbz	x2, 41656c <ferror@plt+0x124fc>
  416554:	str	xzr, [x2, #16]
  416558:	str	xzr, [x0, #8]
  41655c:	ldr	w2, [x1, #16]
  416560:	sub	w2, w2, #0x1
  416564:	str	w2, [x1, #16]
  416568:	ret
  41656c:	str	xzr, [x1, #8]
  416570:	b	41655c <ferror@plt+0x124ec>
  416574:	stp	x29, x30, [sp, #-32]!
  416578:	mov	x29, sp
  41657c:	str	x19, [sp, #16]
  416580:	mov	x19, x0
  416584:	cbz	x0, 41659c <ferror@plt+0x1252c>
  416588:	ldr	x19, [x0]
  41658c:	mov	x0, x19
  416590:	ldr	x19, [sp, #16]
  416594:	ldp	x29, x30, [sp], #32
  416598:	ret
  41659c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4165a0:	add	x1, x1, #0x3a9
  4165a4:	add	x1, x1, #0x120
  4165a8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4165ac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4165b0:	add	x2, x2, #0x314
  4165b4:	add	x0, x0, #0x41f
  4165b8:	bl	412328 <ferror@plt+0xe2b8>
  4165bc:	b	41658c <ferror@plt+0x1251c>
  4165c0:	stp	x29, x30, [sp, #-32]!
  4165c4:	mov	x29, sp
  4165c8:	str	x19, [sp, #16]
  4165cc:	mov	x19, x0
  4165d0:	cbz	x0, 4165e8 <ferror@plt+0x12578>
  4165d4:	ldr	x19, [x0, #8]
  4165d8:	mov	x0, x19
  4165dc:	ldr	x19, [sp, #16]
  4165e0:	ldp	x29, x30, [sp], #32
  4165e4:	ret
  4165e8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4165ec:	add	x1, x1, #0x3a9
  4165f0:	add	x1, x1, #0x137
  4165f4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4165f8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4165fc:	add	x2, x2, #0x314
  416600:	add	x0, x0, #0x41f
  416604:	bl	412328 <ferror@plt+0xe2b8>
  416608:	b	4165d8 <ferror@plt+0x12568>
  41660c:	stp	x29, x30, [sp, #-32]!
  416610:	mov	x29, sp
  416614:	str	x19, [sp, #16]
  416618:	cbz	x0, 416634 <ferror@plt+0x125c4>
  41661c:	mov	x1, x0
  416620:	ldr	x0, [x0, #8]
  416624:	cbnz	x0, 41665c <ferror@plt+0x125ec>
  416628:	ldr	x19, [sp, #16]
  41662c:	ldp	x29, x30, [sp], #32
  416630:	ret
  416634:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416638:	add	x1, x1, #0x3a9
  41663c:	add	x1, x1, #0x14e
  416640:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416644:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416648:	add	x2, x2, #0x314
  41664c:	add	x0, x0, #0x41f
  416650:	bl	412328 <ferror@plt+0xe2b8>
  416654:	mov	x0, #0x0                   	// #0
  416658:	b	416628 <ferror@plt+0x125b8>
  41665c:	ldr	x2, [x0, #16]
  416660:	ldr	x19, [x0]
  416664:	str	x2, [x1, #8]
  416668:	cbz	x2, 416688 <ferror@plt+0x12618>
  41666c:	str	xzr, [x2, #8]
  416670:	ldr	w2, [x1, #16]
  416674:	sub	w2, w2, #0x1
  416678:	str	w2, [x1, #16]
  41667c:	bl	40bf78 <ferror@plt+0x7f08>
  416680:	mov	x0, x19
  416684:	b	416628 <ferror@plt+0x125b8>
  416688:	str	xzr, [x1]
  41668c:	b	416670 <ferror@plt+0x12600>
  416690:	cbz	x0, 4166a4 <ferror@plt+0x12634>
  416694:	mov	x1, x0
  416698:	ldr	x0, [x0, #8]
  41669c:	cbnz	x0, 4166d8 <ferror@plt+0x12668>
  4166a0:	ret
  4166a4:	stp	x29, x30, [sp, #-16]!
  4166a8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4166ac:	add	x1, x1, #0x3a9
  4166b0:	mov	x29, sp
  4166b4:	add	x1, x1, #0x15f
  4166b8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4166bc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4166c0:	add	x2, x2, #0x314
  4166c4:	add	x0, x0, #0x41f
  4166c8:	bl	412328 <ferror@plt+0xe2b8>
  4166cc:	mov	x0, #0x0                   	// #0
  4166d0:	ldp	x29, x30, [sp], #16
  4166d4:	ret
  4166d8:	ldr	x2, [x0, #16]
  4166dc:	str	x2, [x1, #8]
  4166e0:	cbz	x2, 4166fc <ferror@plt+0x1268c>
  4166e4:	str	xzr, [x2, #8]
  4166e8:	str	xzr, [x0, #16]
  4166ec:	ldr	w2, [x1, #16]
  4166f0:	sub	w2, w2, #0x1
  4166f4:	str	w2, [x1, #16]
  4166f8:	ret
  4166fc:	str	xzr, [x1]
  416700:	b	4166ec <ferror@plt+0x1267c>
  416704:	stp	x29, x30, [sp, #-32]!
  416708:	mov	x29, sp
  41670c:	str	x19, [sp, #16]
  416710:	mov	x19, x0
  416714:	cbz	x0, 41672c <ferror@plt+0x126bc>
  416718:	ldr	w0, [x0, #16]
  41671c:	cmp	w0, w1
  416720:	b.hi	41675c <ferror@plt+0x126ec>  // b.pmore
  416724:	mov	x19, #0x0                   	// #0
  416728:	b	41674c <ferror@plt+0x126dc>
  41672c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416730:	add	x1, x1, #0x3a9
  416734:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416738:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41673c:	add	x2, x2, #0x314
  416740:	add	x1, x1, #0x175
  416744:	add	x0, x0, #0x41f
  416748:	bl	412328 <ferror@plt+0xe2b8>
  41674c:	mov	x0, x19
  416750:	ldr	x19, [sp, #16]
  416754:	ldp	x29, x30, [sp], #32
  416758:	ret
  41675c:	cmp	w1, w0, lsr #1
  416760:	b.ls	416788 <ferror@plt+0x12718>  // b.plast
  416764:	ldr	x19, [x19, #8]
  416768:	mvn	w1, w1
  41676c:	add	w1, w0, w1
  416770:	mov	w0, #0x0                   	// #0
  416774:	cmp	w1, w0
  416778:	b.eq	41674c <ferror@plt+0x126dc>  // b.none
  41677c:	add	w0, w0, #0x1
  416780:	ldr	x19, [x19, #16]
  416784:	b	416774 <ferror@plt+0x12704>
  416788:	ldr	x19, [x19]
  41678c:	mov	w0, #0x0                   	// #0
  416790:	cmp	w0, w1
  416794:	b.eq	41674c <ferror@plt+0x126dc>  // b.none
  416798:	add	w0, w0, #0x1
  41679c:	ldr	x19, [x19, #8]
  4167a0:	b	416790 <ferror@plt+0x12720>
  4167a4:	cbz	x0, 4167e4 <ferror@plt+0x12774>
  4167a8:	stp	x29, x30, [sp, #-32]!
  4167ac:	mov	x29, sp
  4167b0:	stp	x19, x20, [sp, #16]
  4167b4:	mov	x20, x2
  4167b8:	cbnz	x2, 416804 <ferror@plt+0x12794>
  4167bc:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4167c0:	add	x1, x1, #0x3a9
  4167c4:	add	x1, x1, #0x18b
  4167c8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4167cc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4167d0:	add	x2, x2, #0x36a
  4167d4:	add	x0, x0, #0x41f
  4167d8:	ldp	x19, x20, [sp, #16]
  4167dc:	ldp	x29, x30, [sp], #32
  4167e0:	b	416800 <ferror@plt+0x12790>
  4167e4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4167e8:	add	x1, x1, #0x3a9
  4167ec:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4167f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4167f4:	add	x2, x2, #0x314
  4167f8:	add	x1, x1, #0x18b
  4167fc:	add	x0, x0, #0x41f
  416800:	b	412328 <ferror@plt+0xe2b8>
  416804:	mov	x19, x0
  416808:	tbnz	w1, #31, 416818 <ferror@plt+0x127a8>
  41680c:	ldr	w2, [x0, #16]
  416810:	cmp	w2, w1
  416814:	b.hi	41682c <ferror@plt+0x127bc>  // b.pmore
  416818:	mov	x1, x20
  41681c:	mov	x0, x19
  416820:	ldp	x19, x20, [sp, #16]
  416824:	ldp	x29, x30, [sp], #32
  416828:	b	4163f8 <ferror@plt+0x12388>
  41682c:	ldr	x2, [x0]
  416830:	cbnz	x2, 416860 <ferror@plt+0x127f0>
  416834:	adrp	x3, 436000 <ferror@plt+0x31f90>
  416838:	add	x3, x3, #0x3a9
  41683c:	adrp	x4, 436000 <ferror@plt+0x31f90>
  416840:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416844:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416848:	add	x4, x4, #0x378
  41684c:	add	x3, x3, #0x1a1
  416850:	add	x1, x1, #0x384
  416854:	add	x0, x0, #0x41f
  416858:	mov	w2, #0x1e2                 	// #482
  41685c:	bl	420128 <ferror@plt+0x1c0b8>
  416860:	ldr	x2, [x0, #8]
  416864:	cbnz	x2, 416894 <ferror@plt+0x12824>
  416868:	adrp	x3, 436000 <ferror@plt+0x31f90>
  41686c:	add	x3, x3, #0x3a9
  416870:	adrp	x4, 436000 <ferror@plt+0x31f90>
  416874:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416878:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41687c:	add	x4, x4, #0x38d
  416880:	add	x3, x3, #0x1a1
  416884:	add	x1, x1, #0x384
  416888:	add	x0, x0, #0x41f
  41688c:	mov	w2, #0x1e3                 	// #483
  416890:	bl	420128 <ferror@plt+0x1c0b8>
  416894:	bl	416704 <ferror@plt+0x12694>
  416898:	ldr	x1, [x0, #16]
  41689c:	cbz	x1, 4168a4 <ferror@plt+0x12834>
  4168a0:	str	x20, [x1, #8]
  4168a4:	str	x20, [x0, #16]
  4168a8:	stp	x0, x1, [x20, #8]
  4168ac:	ldr	x0, [x19]
  4168b0:	ldr	x0, [x0, #16]
  4168b4:	cbz	x0, 4168bc <ferror@plt+0x1284c>
  4168b8:	str	x0, [x19]
  4168bc:	ldr	x0, [x19, #8]
  4168c0:	ldr	x0, [x0, #8]
  4168c4:	cbz	x0, 4168cc <ferror@plt+0x1285c>
  4168c8:	str	x0, [x19, #8]
  4168cc:	ldr	w0, [x19, #16]
  4168d0:	add	w0, w0, #0x1
  4168d4:	str	w0, [x19, #16]
  4168d8:	ldp	x19, x20, [sp, #16]
  4168dc:	ldp	x29, x30, [sp], #32
  4168e0:	ret
  4168e4:	cbz	x0, 4168f0 <ferror@plt+0x12880>
  4168e8:	ldr	x0, [x0]
  4168ec:	b	40c364 <ferror@plt+0x82f4>
  4168f0:	stp	x29, x30, [sp, #-16]!
  4168f4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4168f8:	add	x1, x1, #0x3a9
  4168fc:	mov	x29, sp
  416900:	add	x1, x1, #0x1b7
  416904:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416908:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41690c:	add	x2, x2, #0x314
  416910:	add	x0, x0, #0x41f
  416914:	bl	412328 <ferror@plt+0xe2b8>
  416918:	mov	w0, #0xffffffff            	// #-1
  41691c:	ldp	x29, x30, [sp], #16
  416920:	ret
  416924:	cbz	x0, 416938 <ferror@plt+0x128c8>
  416928:	cbnz	x1, 416958 <ferror@plt+0x128e8>
  41692c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416930:	add	x2, x2, #0x36a
  416934:	b	416940 <ferror@plt+0x128d0>
  416938:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41693c:	add	x2, x2, #0x314
  416940:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416944:	add	x1, x1, #0x3a9
  416948:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41694c:	add	x1, x1, #0x1ca
  416950:	add	x0, x0, #0x41f
  416954:	b	412328 <ferror@plt+0xe2b8>
  416958:	stp	x29, x30, [sp, #-32]!
  41695c:	mov	x29, sp
  416960:	str	x19, [sp, #16]
  416964:	mov	x19, x0
  416968:	ldr	x0, [x0, #8]
  41696c:	cmp	x0, x1
  416970:	b.ne	41697c <ferror@plt+0x1290c>  // b.any
  416974:	ldr	x0, [x1, #16]
  416978:	str	x0, [x19, #8]
  41697c:	ldr	x0, [x19]
  416980:	bl	40c160 <ferror@plt+0x80f0>
  416984:	str	x0, [x19]
  416988:	ldr	w0, [x19, #16]
  41698c:	sub	w0, w0, #0x1
  416990:	str	w0, [x19, #16]
  416994:	ldr	x19, [sp, #16]
  416998:	ldp	x29, x30, [sp], #32
  41699c:	ret
  4169a0:	stp	x29, x30, [sp, #-32]!
  4169a4:	mov	x29, sp
  4169a8:	stp	x19, x20, [sp, #16]
  4169ac:	cbz	x0, 4169c8 <ferror@plt+0x12958>
  4169b0:	ldr	w3, [x0, #16]
  4169b4:	mov	x20, x0
  4169b8:	cmp	w3, w1
  4169bc:	b.hi	4169ec <ferror@plt+0x1297c>  // b.pmore
  4169c0:	mov	x19, #0x0                   	// #0
  4169c4:	b	416a00 <ferror@plt+0x12990>
  4169c8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4169cc:	add	x1, x1, #0x3a9
  4169d0:	add	x1, x1, #0x1d9
  4169d4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4169d8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4169dc:	add	x2, x2, #0x314
  4169e0:	add	x0, x0, #0x41f
  4169e4:	bl	412328 <ferror@plt+0xe2b8>
  4169e8:	b	4169c0 <ferror@plt+0x12950>
  4169ec:	bl	416704 <ferror@plt+0x12694>
  4169f0:	mov	x19, x0
  4169f4:	mov	x1, x0
  4169f8:	mov	x0, x20
  4169fc:	bl	416924 <ferror@plt+0x128b4>
  416a00:	mov	x0, x19
  416a04:	ldp	x19, x20, [sp, #16]
  416a08:	ldp	x29, x30, [sp], #32
  416a0c:	ret
  416a10:	cbz	x0, 416a50 <ferror@plt+0x129e0>
  416a14:	stp	x29, x30, [sp, #-32]!
  416a18:	mov	x29, sp
  416a1c:	str	x19, [sp, #16]
  416a20:	mov	x19, x1
  416a24:	cbnz	x1, 416a70 <ferror@plt+0x12a00>
  416a28:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416a2c:	add	x1, x1, #0x3a9
  416a30:	add	x1, x1, #0x1ee
  416a34:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416a38:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416a3c:	add	x2, x2, #0x36a
  416a40:	add	x0, x0, #0x41f
  416a44:	ldr	x19, [sp, #16]
  416a48:	ldp	x29, x30, [sp], #32
  416a4c:	b	416a6c <ferror@plt+0x129fc>
  416a50:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416a54:	add	x1, x1, #0x3a9
  416a58:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416a5c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416a60:	add	x2, x2, #0x314
  416a64:	add	x1, x1, #0x1ee
  416a68:	add	x0, x0, #0x41f
  416a6c:	b	412328 <ferror@plt+0xe2b8>
  416a70:	bl	416924 <ferror@plt+0x128b4>
  416a74:	mov	x0, x19
  416a78:	ldr	x19, [sp, #16]
  416a7c:	ldp	x29, x30, [sp], #32
  416a80:	b	40bf68 <ferror@plt+0x7ef8>
  416a84:	stp	x29, x30, [sp, #-32]!
  416a88:	mov	x29, sp
  416a8c:	stp	x19, x20, [sp, #16]
  416a90:	cbz	x0, 416aac <ferror@plt+0x12a3c>
  416a94:	ldr	w3, [x0, #16]
  416a98:	mov	x19, x0
  416a9c:	cmp	w3, w1
  416aa0:	b.hi	416ad0 <ferror@plt+0x12a60>  // b.pmore
  416aa4:	mov	x20, #0x0                   	// #0
  416aa8:	b	416ae4 <ferror@plt+0x12a74>
  416aac:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416ab0:	add	x1, x1, #0x3a9
  416ab4:	add	x1, x1, #0x202
  416ab8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416abc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416ac0:	add	x2, x2, #0x314
  416ac4:	add	x0, x0, #0x41f
  416ac8:	bl	412328 <ferror@plt+0xe2b8>
  416acc:	b	416aa4 <ferror@plt+0x12a34>
  416ad0:	bl	416704 <ferror@plt+0x12694>
  416ad4:	mov	x1, x0
  416ad8:	mov	x0, x19
  416adc:	ldr	x20, [x1]
  416ae0:	bl	416a10 <ferror@plt+0x129a0>
  416ae4:	mov	x0, x20
  416ae8:	ldp	x19, x20, [sp, #16]
  416aec:	ldp	x29, x30, [sp], #32
  416af0:	ret
  416af4:	stp	x29, x30, [sp, #-32]!
  416af8:	mov	x29, sp
  416afc:	str	x19, [sp, #16]
  416b00:	mov	x19, x0
  416b04:	cbz	x0, 416b20 <ferror@plt+0x12ab0>
  416b08:	ldr	x19, [x0]
  416b0c:	cbnz	x19, 416b44 <ferror@plt+0x12ad4>
  416b10:	mov	x0, x19
  416b14:	ldr	x19, [sp, #16]
  416b18:	ldp	x29, x30, [sp], #32
  416b1c:	ret
  416b20:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416b24:	add	x1, x1, #0x3a9
  416b28:	add	x1, x1, #0x212
  416b2c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416b30:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416b34:	add	x2, x2, #0x314
  416b38:	add	x0, x0, #0x41f
  416b3c:	bl	412328 <ferror@plt+0xe2b8>
  416b40:	b	416b10 <ferror@plt+0x12aa0>
  416b44:	ldr	x19, [x19]
  416b48:	b	416b10 <ferror@plt+0x12aa0>
  416b4c:	stp	x29, x30, [sp, #-32]!
  416b50:	mov	x29, sp
  416b54:	str	x19, [sp, #16]
  416b58:	mov	x19, x0
  416b5c:	cbz	x0, 416b78 <ferror@plt+0x12b08>
  416b60:	ldr	x19, [x0, #8]
  416b64:	cbnz	x19, 416b9c <ferror@plt+0x12b2c>
  416b68:	mov	x0, x19
  416b6c:	ldr	x19, [sp, #16]
  416b70:	ldp	x29, x30, [sp], #32
  416b74:	ret
  416b78:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416b7c:	add	x1, x1, #0x3a9
  416b80:	add	x1, x1, #0x224
  416b84:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416b88:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416b8c:	add	x2, x2, #0x314
  416b90:	add	x0, x0, #0x41f
  416b94:	bl	412328 <ferror@plt+0xe2b8>
  416b98:	b	416b68 <ferror@plt+0x12af8>
  416b9c:	ldr	x19, [x19]
  416ba0:	b	416b68 <ferror@plt+0x12af8>
  416ba4:	stp	x29, x30, [sp, #-32]!
  416ba8:	mov	x29, sp
  416bac:	str	x19, [sp, #16]
  416bb0:	cbz	x0, 416bd0 <ferror@plt+0x12b60>
  416bb4:	bl	416704 <ferror@plt+0x12694>
  416bb8:	mov	x19, x0
  416bbc:	cbnz	x0, 416bf8 <ferror@plt+0x12b88>
  416bc0:	mov	x0, x19
  416bc4:	ldr	x19, [sp, #16]
  416bc8:	ldp	x29, x30, [sp], #32
  416bcc:	ret
  416bd0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416bd4:	add	x1, x1, #0x3a9
  416bd8:	mov	x19, x0
  416bdc:	add	x1, x1, #0x236
  416be0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416be4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416be8:	add	x2, x2, #0x314
  416bec:	add	x0, x0, #0x41f
  416bf0:	bl	412328 <ferror@plt+0xe2b8>
  416bf4:	b	416bc0 <ferror@plt+0x12b50>
  416bf8:	ldr	x19, [x0]
  416bfc:	b	416bc0 <ferror@plt+0x12b50>
  416c00:	cbz	x0, 416c0c <ferror@plt+0x12b9c>
  416c04:	ldr	x0, [x0]
  416c08:	b	40c38c <ferror@plt+0x831c>
  416c0c:	stp	x29, x30, [sp, #-16]!
  416c10:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416c14:	add	x1, x1, #0x3a9
  416c18:	mov	x29, sp
  416c1c:	add	x1, x1, #0x247
  416c20:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416c24:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416c28:	add	x2, x2, #0x314
  416c2c:	add	x0, x0, #0x41f
  416c30:	bl	412328 <ferror@plt+0xe2b8>
  416c34:	mov	w0, #0xffffffff            	// #-1
  416c38:	ldp	x29, x30, [sp], #16
  416c3c:	ret
  416c40:	stp	x29, x30, [sp, #-32]!
  416c44:	mov	x29, sp
  416c48:	stp	x19, x20, [sp, #16]
  416c4c:	cbz	x0, 416c70 <ferror@plt+0x12c00>
  416c50:	mov	x20, x0
  416c54:	ldr	x0, [x0]
  416c58:	bl	40c2d4 <ferror@plt+0x8264>
  416c5c:	mov	x19, x0
  416c60:	cbnz	x0, 416ca0 <ferror@plt+0x12c30>
  416c64:	cmp	x19, #0x0
  416c68:	cset	w0, ne  // ne = any
  416c6c:	b	416c94 <ferror@plt+0x12c24>
  416c70:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416c74:	add	x1, x1, #0x3a9
  416c78:	add	x1, x1, #0x255
  416c7c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416c80:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416c84:	add	x2, x2, #0x314
  416c88:	add	x0, x0, #0x41f
  416c8c:	bl	412328 <ferror@plt+0xe2b8>
  416c90:	mov	w0, #0x0                   	// #0
  416c94:	ldp	x19, x20, [sp, #16]
  416c98:	ldp	x29, x30, [sp], #32
  416c9c:	ret
  416ca0:	mov	x1, x0
  416ca4:	mov	x0, x20
  416ca8:	bl	416a10 <ferror@plt+0x129a0>
  416cac:	b	416c64 <ferror@plt+0x12bf4>
  416cb0:	stp	x29, x30, [sp, #-48]!
  416cb4:	mov	x29, sp
  416cb8:	stp	x19, x20, [sp, #16]
  416cbc:	stp	x21, x22, [sp, #32]
  416cc0:	cbz	x0, 416ce4 <ferror@plt+0x12c74>
  416cc4:	mov	x21, x1
  416cc8:	ldr	w20, [x0, #16]
  416ccc:	ldr	x1, [x0]
  416cd0:	mov	x19, x0
  416cd4:	cbnz	x1, 416d18 <ferror@plt+0x12ca8>
  416cd8:	ldr	w0, [x19, #16]
  416cdc:	sub	w0, w20, w0
  416ce0:	b	416d08 <ferror@plt+0x12c98>
  416ce4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416ce8:	add	x1, x1, #0x3a9
  416cec:	add	x1, x1, #0x264
  416cf0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416cf4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416cf8:	add	x2, x2, #0x314
  416cfc:	add	x0, x0, #0x41f
  416d00:	bl	412328 <ferror@plt+0xe2b8>
  416d04:	mov	w0, #0x0                   	// #0
  416d08:	ldp	x19, x20, [sp, #16]
  416d0c:	ldp	x21, x22, [sp, #32]
  416d10:	ldp	x29, x30, [sp], #48
  416d14:	ret
  416d18:	ldp	x0, x22, [x1]
  416d1c:	cmp	x0, x21
  416d20:	b.ne	416d2c <ferror@plt+0x12cbc>  // b.any
  416d24:	mov	x0, x19
  416d28:	bl	416a10 <ferror@plt+0x129a0>
  416d2c:	mov	x1, x22
  416d30:	b	416cd4 <ferror@plt+0x12c64>
  416d34:	stp	x29, x30, [sp, #-32]!
  416d38:	mov	x29, sp
  416d3c:	str	x19, [sp, #16]
  416d40:	mov	x19, x0
  416d44:	cbz	x0, 416d58 <ferror@plt+0x12ce8>
  416d48:	cbnz	x1, 416d80 <ferror@plt+0x12d10>
  416d4c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416d50:	add	x2, x2, #0x399
  416d54:	b	416d60 <ferror@plt+0x12cf0>
  416d58:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416d5c:	add	x2, x2, #0x314
  416d60:	ldr	x19, [sp, #16]
  416d64:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416d68:	ldp	x29, x30, [sp], #32
  416d6c:	add	x1, x1, #0x3a9
  416d70:	add	x1, x1, #0x277
  416d74:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416d78:	add	x0, x0, #0x41f
  416d7c:	b	412328 <ferror@plt+0xe2b8>
  416d80:	ldr	x0, [x19]
  416d84:	bl	40bfd0 <ferror@plt+0x7f60>
  416d88:	str	x0, [x19]
  416d8c:	ldr	w0, [x19, #16]
  416d90:	add	w0, w0, #0x1
  416d94:	str	w0, [x19, #16]
  416d98:	ldr	x19, [sp, #16]
  416d9c:	ldp	x29, x30, [sp], #32
  416da0:	ret
  416da4:	cbz	x0, 416dd8 <ferror@plt+0x12d68>
  416da8:	stp	x29, x30, [sp, #-32]!
  416dac:	mov	x29, sp
  416db0:	stp	x19, x20, [sp, #16]
  416db4:	mov	x20, x1
  416db8:	mov	x19, x0
  416dbc:	mov	w1, w2
  416dc0:	tbz	w2, #31, 416df8 <ferror@plt+0x12d88>
  416dc4:	mov	x1, x20
  416dc8:	mov	x0, x19
  416dcc:	ldp	x19, x20, [sp, #16]
  416dd0:	ldp	x29, x30, [sp], #32
  416dd4:	b	416320 <ferror@plt+0x122b0>
  416dd8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416ddc:	add	x1, x1, #0x3a9
  416de0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416de4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416de8:	add	x2, x2, #0x314
  416dec:	add	x1, x1, #0x28d
  416df0:	add	x0, x0, #0x41f
  416df4:	b	412328 <ferror@plt+0xe2b8>
  416df8:	ldr	w2, [x0, #16]
  416dfc:	cmp	w2, w1
  416e00:	b.ls	416dc4 <ferror@plt+0x12d54>  // b.plast
  416e04:	bl	416704 <ferror@plt+0x12694>
  416e08:	mov	x1, x0
  416e0c:	mov	x2, x20
  416e10:	mov	x0, x19
  416e14:	ldp	x19, x20, [sp, #16]
  416e18:	ldp	x29, x30, [sp], #32
  416e1c:	b	416d34 <ferror@plt+0x12cc4>
  416e20:	mov	x3, x1
  416e24:	mov	x1, x2
  416e28:	cbz	x0, 416e3c <ferror@plt+0x12dcc>
  416e2c:	cbnz	x3, 416e5c <ferror@plt+0x12dec>
  416e30:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416e34:	add	x2, x2, #0x399
  416e38:	b	416e44 <ferror@plt+0x12dd4>
  416e3c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416e40:	add	x2, x2, #0x314
  416e44:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416e48:	add	x1, x1, #0x3a9
  416e4c:	add	x1, x1, #0x29e
  416e50:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416e54:	add	x0, x0, #0x41f
  416e58:	b	412328 <ferror@plt+0xe2b8>
  416e5c:	ldr	x4, [x0, #8]
  416e60:	cmp	x4, x3
  416e64:	b.ne	416e6c <ferror@plt+0x12dfc>  // b.any
  416e68:	b	416320 <ferror@plt+0x122b0>
  416e6c:	ldr	x1, [x3, #8]
  416e70:	b	416d34 <ferror@plt+0x12cc4>
  416e74:	cbz	x0, 416ed8 <ferror@plt+0x12e68>
  416e78:	stp	x29, x30, [sp, #-64]!
  416e7c:	mov	x29, sp
  416e80:	stp	x19, x20, [sp, #16]
  416e84:	mov	x19, x0
  416e88:	mov	x20, x1
  416e8c:	stp	x21, x22, [sp, #32]
  416e90:	mov	x22, x2
  416e94:	ldr	x21, [x0]
  416e98:	str	x23, [sp, #48]
  416e9c:	mov	x23, x3
  416ea0:	cbz	x21, 416f00 <ferror@plt+0x12e90>
  416ea4:	ldr	x0, [x21]
  416ea8:	mov	x2, x23
  416eac:	mov	x1, x20
  416eb0:	blr	x22
  416eb4:	tbnz	w0, #31, 416ef8 <ferror@plt+0x12e88>
  416eb8:	mov	x2, x20
  416ebc:	mov	x1, x21
  416ec0:	mov	x0, x19
  416ec4:	ldp	x19, x20, [sp, #16]
  416ec8:	ldp	x21, x22, [sp, #32]
  416ecc:	ldr	x23, [sp, #48]
  416ed0:	ldp	x29, x30, [sp], #64
  416ed4:	b	416d34 <ferror@plt+0x12cc4>
  416ed8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416edc:	add	x1, x1, #0x3a9
  416ee0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416ee4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416ee8:	add	x2, x2, #0x314
  416eec:	add	x1, x1, #0x2b3
  416ef0:	add	x0, x0, #0x41f
  416ef4:	b	412328 <ferror@plt+0xe2b8>
  416ef8:	ldr	x21, [x21, #8]
  416efc:	b	416ea0 <ferror@plt+0x12e30>
  416f00:	mov	x1, x20
  416f04:	mov	x0, x19
  416f08:	ldp	x19, x20, [sp, #16]
  416f0c:	ldp	x21, x22, [sp, #32]
  416f10:	ldr	x23, [sp, #48]
  416f14:	ldp	x29, x30, [sp], #64
  416f18:	b	416320 <ferror@plt+0x122b0>
  416f1c:	stp	x29, x30, [sp, #-32]!
  416f20:	mov	x29, sp
  416f24:	stp	x19, x20, [sp, #16]
  416f28:	dmb	ish
  416f2c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  416f30:	add	x19, x0, #0xd70
  416f34:	ldr	x0, [x0, #3440]
  416f38:	cbnz	x0, 416fa4 <ferror@plt+0x12f34>
  416f3c:	mov	x0, x19
  416f40:	bl	420d20 <ferror@plt+0x1ccb0>
  416f44:	cbz	w0, 416fa4 <ferror@plt+0x12f34>
  416f48:	adrp	x0, 436000 <ferror@plt+0x31f90>
  416f4c:	add	x0, x0, #0x672
  416f50:	bl	40873c <ferror@plt+0x46cc>
  416f54:	mov	x20, x0
  416f58:	cbz	x0, 416f74 <ferror@plt+0x12f04>
  416f5c:	ldrb	w1, [x0]
  416f60:	cbz	w1, 416f74 <ferror@plt+0x12f04>
  416f64:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416f68:	add	x1, x1, #0x683
  416f6c:	bl	403ba0 <strcmp@plt>
  416f70:	cbnz	w0, 416f7c <ferror@plt+0x12f0c>
  416f74:	mov	w0, #0x16                  	// #22
  416f78:	b	416f94 <ferror@plt+0x12f24>
  416f7c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416f80:	mov	x0, x20
  416f84:	add	x1, x1, #0x687
  416f88:	bl	403ba0 <strcmp@plt>
  416f8c:	cbnz	w0, 416fb4 <ferror@plt+0x12f44>
  416f90:	mov	w0, #0x14                  	// #20
  416f94:	mov	x1, #0x1                   	// #1
  416f98:	str	w0, [x19, #8]
  416f9c:	mov	x0, x19
  416fa0:	bl	420dbc <ferror@plt+0x1cd4c>
  416fa4:	ldr	w0, [x19, #8]
  416fa8:	ldp	x19, x20, [sp, #16]
  416fac:	ldp	x29, x30, [sp], #32
  416fb0:	ret
  416fb4:	mov	x3, x20
  416fb8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416fbc:	mov	w1, #0x10                  	// #16
  416fc0:	add	x2, x2, #0x68b
  416fc4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416fc8:	add	x0, x0, #0x41f
  416fcc:	bl	4122b4 <ferror@plt+0xe244>
  416fd0:	b	416f74 <ferror@plt+0x12f04>
  416fd4:	cbz	x0, 416fdc <ferror@plt+0x12f6c>
  416fd8:	b	4110d0 <ferror@plt+0xd060>
  416fdc:	adrp	x2, 436000 <ferror@plt+0x31f90>
  416fe0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  416fe4:	add	x2, x2, #0x6bd
  416fe8:	add	x1, x1, #0x708
  416fec:	adrp	x0, 438000 <ferror@plt+0x33f90>
  416ff0:	add	x0, x0, #0x41f
  416ff4:	b	412328 <ferror@plt+0xe2b8>
  416ff8:	stp	x29, x30, [sp, #-32]!
  416ffc:	mov	x29, sp
  417000:	stp	x19, x20, [sp, #16]
  417004:	cbz	x0, 417034 <ferror@plt+0x12fc4>
  417008:	mov	x20, x0
  41700c:	mov	x0, #0x9c4                 	// #2500
  417010:	bl	410fec <ferror@plt+0xcf7c>
  417014:	mov	x19, x0
  417018:	mov	x1, x20
  41701c:	mov	x2, #0x9c4                 	// #2500
  417020:	bl	403510 <memcpy@plt>
  417024:	mov	x0, x19
  417028:	ldp	x19, x20, [sp, #16]
  41702c:	ldp	x29, x30, [sp], #32
  417030:	ret
  417034:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417038:	add	x1, x1, #0x708
  41703c:	add	x1, x1, #0xc
  417040:	adrp	x2, 436000 <ferror@plt+0x31f90>
  417044:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417048:	add	x2, x2, #0x6bd
  41704c:	add	x0, x0, #0x41f
  417050:	mov	x19, #0x0                   	// #0
  417054:	bl	412328 <ferror@plt+0xe2b8>
  417058:	b	417024 <ferror@plt+0x12fb4>
  41705c:	cbz	x0, 4170b4 <ferror@plt+0x13044>
  417060:	stp	x29, x30, [sp, #-32]!
  417064:	mov	x29, sp
  417068:	stp	x19, x20, [sp, #16]
  41706c:	mov	w20, w1
  417070:	mov	x19, x0
  417074:	bl	416f1c <ferror@plt+0x12eac>
  417078:	cmp	w0, #0x14
  41707c:	mov	w1, #0x1                   	// #1
  417080:	b.eq	4170d4 <ferror@plt+0x13064>  // b.none
  417084:	cmp	w0, #0x16
  417088:	b.eq	417128 <ferror@plt+0x130b8>  // b.none
  41708c:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417090:	add	x3, x3, #0x708
  417094:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417098:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41709c:	add	x3, x3, #0x28
  4170a0:	add	x1, x1, #0x6ca
  4170a4:	add	x0, x0, #0x41f
  4170a8:	mov	x4, #0x0                   	// #0
  4170ac:	mov	w2, #0x156                 	// #342
  4170b0:	bl	420128 <ferror@plt+0x1c0b8>
  4170b4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4170b8:	add	x1, x1, #0x708
  4170bc:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4170c0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4170c4:	add	x2, x2, #0x6bd
  4170c8:	add	x1, x1, #0x18
  4170cc:	add	x0, x0, #0x41f
  4170d0:	b	412328 <ferror@plt+0xe2b8>
  4170d4:	cmp	w20, #0x0
  4170d8:	mov	w0, #0x2128                	// #8488
  4170dc:	mov	w2, #0xdcd                 	// #3533
  4170e0:	movk	w0, #0x6b84, lsl #16
  4170e4:	movk	w2, #0x1, lsl #16
  4170e8:	csel	w20, w20, w0, ne  // ne = any
  4170ec:	str	w20, [x19]
  4170f0:	str	w1, [x19, #2496]
  4170f4:	ldr	w0, [x19, #2496]
  4170f8:	cmp	w0, #0x26f
  4170fc:	b.ls	41710c <ferror@plt+0x1309c>  // b.plast
  417100:	ldp	x19, x20, [sp, #16]
  417104:	ldp	x29, x30, [sp], #32
  417108:	ret
  41710c:	sub	w1, w0, #0x1
  417110:	ldr	w1, [x19, x1, lsl #2]
  417114:	mul	w1, w1, w2
  417118:	str	w1, [x19, w0, uxtw #2]
  41711c:	add	w0, w0, #0x1
  417120:	str	w0, [x19, #2496]
  417124:	b	4170f4 <ferror@plt+0x13084>
  417128:	mov	w2, #0x8965                	// #35173
  41712c:	str	w20, [x19]
  417130:	movk	w2, #0x6c07, lsl #16
  417134:	str	w1, [x19, #2496]
  417138:	ldr	w0, [x19, #2496]
  41713c:	cmp	w0, #0x26f
  417140:	b.hi	417100 <ferror@plt+0x13090>  // b.pmore
  417144:	sub	w1, w0, #0x1
  417148:	ldr	w1, [x19, x1, lsl #2]
  41714c:	eor	w1, w1, w1, lsr #30
  417150:	madd	w1, w1, w2, w0
  417154:	str	w1, [x19, w0, uxtw #2]
  417158:	add	w0, w0, #0x1
  41715c:	str	w0, [x19, #2496]
  417160:	b	417138 <ferror@plt+0x130c8>
  417164:	stp	x29, x30, [sp, #-32]!
  417168:	mov	x29, sp
  41716c:	stp	x19, x20, [sp, #16]
  417170:	mov	w20, w0
  417174:	mov	x0, #0x9c4                 	// #2500
  417178:	bl	410fec <ferror@plt+0xcf7c>
  41717c:	mov	x19, x0
  417180:	mov	w1, w20
  417184:	bl	41705c <ferror@plt+0x12fec>
  417188:	mov	x0, x19
  41718c:	ldp	x19, x20, [sp, #16]
  417190:	ldp	x29, x30, [sp], #32
  417194:	ret
  417198:	cbz	x0, 4171e0 <ferror@plt+0x13170>
  41719c:	stp	x29, x30, [sp, #-48]!
  4171a0:	mov	x29, sp
  4171a4:	stp	x19, x20, [sp, #16]
  4171a8:	mov	w20, w2
  4171ac:	str	x21, [sp, #32]
  4171b0:	cbnz	w2, 417200 <ferror@plt+0x13190>
  4171b4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4171b8:	add	x1, x1, #0x708
  4171bc:	add	x1, x1, #0x38
  4171c0:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4171c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4171c8:	add	x2, x2, #0x6d2
  4171cc:	add	x0, x0, #0x41f
  4171d0:	ldp	x19, x20, [sp, #16]
  4171d4:	ldr	x21, [sp, #32]
  4171d8:	ldp	x29, x30, [sp], #48
  4171dc:	b	4171fc <ferror@plt+0x1318c>
  4171e0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4171e4:	add	x1, x1, #0x708
  4171e8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4171ec:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4171f0:	add	x2, x2, #0x6bd
  4171f4:	add	x1, x1, #0x38
  4171f8:	add	x0, x0, #0x41f
  4171fc:	b	412328 <ferror@plt+0xe2b8>
  417200:	mov	x21, x1
  417204:	mov	w1, #0xd6aa                	// #54954
  417208:	mov	x19, x0
  41720c:	movk	w1, #0x12b, lsl #16
  417210:	bl	41705c <ferror@plt+0x12fec>
  417214:	cmp	w20, #0x270
  417218:	mov	w2, #0x270                 	// #624
  41721c:	mov	w6, #0x660d                	// #26125
  417220:	csel	w2, w20, w2, cs  // cs = hs, nlast
  417224:	mov	w4, #0x0                   	// #0
  417228:	mov	w0, #0x1                   	// #1
  41722c:	movk	w6, #0x19, lsl #16
  417230:	add	x1, x19, w0, sxtw #2
  417234:	sbfiz	x5, x0, #2, #32
  417238:	add	w0, w0, #0x1
  41723c:	cmp	w0, #0x26f
  417240:	ldur	w3, [x1, #-4]
  417244:	ldr	w1, [x19, x5]
  417248:	eor	w3, w3, w3, lsr #30
  41724c:	mul	w3, w3, w6
  417250:	eor	w3, w3, w1
  417254:	ldr	w1, [x21, w4, sxtw #2]
  417258:	add	w1, w4, w1
  41725c:	add	w4, w4, #0x1
  417260:	add	w3, w3, w1
  417264:	str	w3, [x19, x5]
  417268:	b.le	417278 <ferror@plt+0x13208>
  41726c:	ldr	w0, [x19, #2492]
  417270:	str	w0, [x19]
  417274:	mov	w0, #0x1                   	// #1
  417278:	cmp	w4, w20
  41727c:	csel	w4, w4, wzr, cc  // cc = lo, ul, last
  417280:	subs	w2, w2, #0x1
  417284:	b.ne	417230 <ferror@plt+0x131c0>  // b.any
  417288:	mov	w4, #0x8b65                	// #35685
  41728c:	mov	w2, #0x26f                 	// #623
  417290:	movk	w4, #0x5d58, lsl #16
  417294:	add	x1, x19, w0, sxtw #2
  417298:	sbfiz	x3, x0, #2, #32
  41729c:	ldur	w1, [x1, #-4]
  4172a0:	ldr	w5, [x19, x3]
  4172a4:	eor	w1, w1, w1, lsr #30
  4172a8:	mul	w1, w1, w4
  4172ac:	eor	w1, w1, w5
  4172b0:	sub	w1, w1, w0
  4172b4:	str	w1, [x19, x3]
  4172b8:	add	w0, w0, #0x1
  4172bc:	cmp	w0, #0x26f
  4172c0:	b.le	4172d0 <ferror@plt+0x13260>
  4172c4:	ldr	w0, [x19, #2492]
  4172c8:	str	w0, [x19]
  4172cc:	mov	w0, #0x1                   	// #1
  4172d0:	subs	w2, w2, #0x1
  4172d4:	b.ne	417294 <ferror@plt+0x13224>  // b.any
  4172d8:	mov	w0, #0x80000000            	// #-2147483648
  4172dc:	ldr	x21, [sp, #32]
  4172e0:	str	w0, [x19]
  4172e4:	ldp	x19, x20, [sp, #16]
  4172e8:	ldp	x29, x30, [sp], #48
  4172ec:	ret
  4172f0:	stp	x29, x30, [sp, #-48]!
  4172f4:	mov	x29, sp
  4172f8:	stp	x19, x20, [sp, #16]
  4172fc:	mov	x20, x0
  417300:	mov	x0, #0x9c4                 	// #2500
  417304:	str	x21, [sp, #32]
  417308:	mov	w21, w1
  41730c:	bl	410fec <ferror@plt+0xcf7c>
  417310:	mov	x19, x0
  417314:	mov	w2, w21
  417318:	mov	x1, x20
  41731c:	bl	417198 <ferror@plt+0x13128>
  417320:	mov	x0, x19
  417324:	ldp	x19, x20, [sp, #16]
  417328:	ldr	x21, [sp, #32]
  41732c:	ldp	x29, x30, [sp], #48
  417330:	ret
  417334:	stp	x29, x30, [sp, #-96]!
  417338:	mov	x29, sp
  41733c:	stp	x19, x20, [sp, #16]
  417340:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  417344:	ldr	w0, [x19, #1944]
  417348:	stp	x21, x22, [sp, #32]
  41734c:	str	x23, [sp, #48]
  417350:	cbz	w0, 417390 <ferror@plt+0x13320>
  417354:	adrp	x22, 436000 <ferror@plt+0x31f90>
  417358:	adrp	x23, 436000 <ferror@plt+0x31f90>
  41735c:	add	x22, x22, #0x6e3
  417360:	add	x23, x23, #0x6e6
  417364:	mov	x1, x22
  417368:	mov	x0, x23
  41736c:	bl	403830 <fopen@plt>
  417370:	mov	x20, x0
  417374:	bl	403f60 <__errno_location@plt>
  417378:	mov	x21, x0
  41737c:	cbnz	x20, 4173bc <ferror@plt+0x1334c>
  417380:	ldr	w0, [x0]
  417384:	cmp	w0, #0x4
  417388:	b.eq	417364 <ferror@plt+0x132f4>  // b.none
  41738c:	str	wzr, [x19, #1944]
  417390:	add	x0, sp, #0x50
  417394:	bl	40ea60 <ferror@plt+0xa9f0>
  417398:	ldr	x0, [sp, #80]
  41739c:	str	w0, [sp, #64]
  4173a0:	ldr	x0, [sp, #88]
  4173a4:	str	w0, [sp, #68]
  4173a8:	bl	403810 <getpid@plt>
  4173ac:	str	w0, [sp, #72]
  4173b0:	bl	4038b0 <getppid@plt>
  4173b4:	str	w0, [sp, #76]
  4173b8:	b	417410 <ferror@plt+0x133a0>
  4173bc:	mov	x0, x20
  4173c0:	mov	x3, #0x0                   	// #0
  4173c4:	mov	w2, #0x2                   	// #2
  4173c8:	mov	x1, #0x0                   	// #0
  4173cc:	bl	403720 <setvbuf@plt>
  4173d0:	str	wzr, [x21]
  4173d4:	mov	x1, #0x10                  	// #16
  4173d8:	mov	x3, x20
  4173dc:	add	x0, sp, #0x40
  4173e0:	mov	x2, #0x1                   	// #1
  4173e4:	bl	403c30 <fread@plt>
  4173e8:	ldr	w1, [x21]
  4173ec:	cmp	w1, #0x4
  4173f0:	b.eq	4173d0 <ferror@plt+0x13360>  // b.none
  4173f4:	cmp	w0, #0x1
  4173f8:	b.eq	417400 <ferror@plt+0x13390>  // b.none
  4173fc:	str	wzr, [x19, #1944]
  417400:	mov	x0, x20
  417404:	bl	4037f0 <fclose@plt>
  417408:	ldr	w0, [x19, #1944]
  41740c:	cbz	w0, 417390 <ferror@plt+0x13320>
  417410:	add	x0, sp, #0x40
  417414:	mov	w1, #0x4                   	// #4
  417418:	bl	4172f0 <ferror@plt+0x13280>
  41741c:	ldp	x19, x20, [sp, #16]
  417420:	ldp	x21, x22, [sp, #32]
  417424:	ldr	x23, [sp, #48]
  417428:	ldp	x29, x30, [sp], #96
  41742c:	ret
  417430:	cbz	x0, 417478 <ferror@plt+0x13408>
  417434:	ldr	w1, [x0, #2496]
  417438:	cmp	w1, #0x26f
  41743c:	b.hi	4174ac <ferror@plt+0x1343c>  // b.pmore
  417440:	ldr	w1, [x0, #2496]
  417444:	add	w2, w1, #0x1
  417448:	ldr	w1, [x0, w1, uxtw #2]
  41744c:	str	w2, [x0, #2496]
  417450:	mov	w0, #0x5680                	// #22144
  417454:	movk	w0, #0x9d2c, lsl #16
  417458:	eor	w1, w1, w1, lsr #11
  41745c:	and	w0, w0, w1, lsl #7
  417460:	eor	w1, w0, w1
  417464:	mov	w0, #0xefc60000            	// #-272236544
  417468:	and	w0, w0, w1, lsl #15
  41746c:	eor	w0, w0, w1
  417470:	eor	w0, w0, w0, lsr #18
  417474:	ret
  417478:	stp	x29, x30, [sp, #-16]!
  41747c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417480:	add	x1, x1, #0x708
  417484:	mov	x29, sp
  417488:	add	x1, x1, #0x4e
  41748c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  417490:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417494:	add	x2, x2, #0x6bd
  417498:	add	x0, x0, #0x41f
  41749c:	bl	412328 <ferror@plt+0xe2b8>
  4174a0:	mov	w0, #0x0                   	// #0
  4174a4:	ldp	x29, x30, [sp], #16
  4174a8:	ret
  4174ac:	adrp	x2, 436000 <ferror@plt+0x31f90>
  4174b0:	mov	x3, x0
  4174b4:	add	x6, x0, #0x38c
  4174b8:	mov	x4, x0
  4174bc:	add	x2, x2, #0x708
  4174c0:	ldp	w1, w5, [x4]
  4174c4:	bfxil	w1, w5, #0, #31
  4174c8:	ldr	w5, [x4, #1588]
  4174cc:	eor	w5, w5, w1, lsr #1
  4174d0:	ubfiz	x1, x1, #2, #1
  4174d4:	add	x1, x2, x1
  4174d8:	ldr	w1, [x1, #92]
  4174dc:	eor	w1, w5, w1
  4174e0:	str	w1, [x4], #4
  4174e4:	cmp	x6, x4
  4174e8:	b.ne	4174c0 <ferror@plt+0x13450>  // b.any
  4174ec:	add	x5, x0, #0x630
  4174f0:	ldr	w1, [x3, #908]
  4174f4:	add	x3, x3, #0x4
  4174f8:	ldr	w4, [x3, #908]
  4174fc:	bfxil	w1, w4, #0, #31
  417500:	ldur	w4, [x3, #-4]
  417504:	eor	w4, w4, w1, lsr #1
  417508:	ubfiz	x1, x1, #2, #1
  41750c:	add	x1, x2, x1
  417510:	ldr	w1, [x1, #92]
  417514:	eor	w1, w4, w1
  417518:	str	w1, [x3, #904]
  41751c:	cmp	x5, x3
  417520:	b.ne	4174f0 <ferror@plt+0x13480>  // b.any
  417524:	ldr	w3, [x0]
  417528:	ldr	w1, [x0, #2492]
  41752c:	str	wzr, [x0, #2496]
  417530:	bfxil	w1, w3, #0, #31
  417534:	ldr	w3, [x0, #1584]
  417538:	eor	w3, w3, w1, lsr #1
  41753c:	ubfiz	x1, x1, #2, #1
  417540:	add	x2, x2, x1
  417544:	ldr	w1, [x2, #92]
  417548:	eor	w1, w3, w1
  41754c:	str	w1, [x0, #2492]
  417550:	b	417440 <ferror@plt+0x133d0>
  417554:	stp	x29, x30, [sp, #-48]!
  417558:	mov	x29, sp
  41755c:	stp	x19, x20, [sp, #16]
  417560:	mov	x20, x0
  417564:	adrp	x0, 436000 <ferror@plt+0x31f90>
  417568:	stp	d8, d9, [sp, #32]
  41756c:	fmov	d9, #1.000000000000000000e+00
  417570:	ldr	d8, [x0, #1792]
  417574:	mov	x0, x20
  417578:	bl	417430 <ferror@plt+0x133c0>
  41757c:	mov	w19, w0
  417580:	mov	x0, x20
  417584:	bl	417430 <ferror@plt+0x133c0>
  417588:	ucvtf	d0, w0
  41758c:	ucvtf	d1, w19
  417590:	fmadd	d0, d1, d8, d0
  417594:	fmul	d0, d0, d8
  417598:	fcmpe	d0, d9
  41759c:	b.ge	417574 <ferror@plt+0x13504>  // b.tcont
  4175a0:	ldp	x19, x20, [sp, #16]
  4175a4:	ldp	d8, d9, [sp, #32]
  4175a8:	ldp	x29, x30, [sp], #48
  4175ac:	ret
  4175b0:	stp	x29, x30, [sp, #-32]!
  4175b4:	mov	x29, sp
  4175b8:	stp	d8, d9, [sp, #16]
  4175bc:	fmov	d8, d1
  4175c0:	fmov	d9, d0
  4175c4:	bl	417554 <ferror@plt+0x134e4>
  4175c8:	fmov	d2, #1.000000000000000000e+00
  4175cc:	fsub	d2, d0, d2
  4175d0:	fmul	d2, d2, d9
  4175d4:	fnmsub	d0, d0, d8, d2
  4175d8:	ldp	d8, d9, [sp, #16]
  4175dc:	ldp	x29, x30, [sp], #32
  4175e0:	ret
  4175e4:	stp	x29, x30, [sp, #-48]!
  4175e8:	mov	x29, sp
  4175ec:	stp	x19, x20, [sp, #16]
  4175f0:	mov	w20, w1
  4175f4:	sub	w19, w2, w1
  4175f8:	stp	x21, x22, [sp, #32]
  4175fc:	cbz	x0, 417614 <ferror@plt+0x135a4>
  417600:	cmp	w2, w1
  417604:	b.gt	417648 <ferror@plt+0x135d8>
  417608:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41760c:	add	x2, x2, #0x6f3
  417610:	b	41761c <ferror@plt+0x135ac>
  417614:	adrp	x2, 436000 <ferror@plt+0x31f90>
  417618:	add	x2, x2, #0x6bd
  41761c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417620:	add	x1, x1, #0x708
  417624:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417628:	add	x1, x1, #0x64
  41762c:	add	x0, x0, #0x41f
  417630:	bl	412328 <ferror@plt+0xe2b8>
  417634:	mov	w0, w20
  417638:	ldp	x19, x20, [sp, #16]
  41763c:	ldp	x21, x22, [sp, #32]
  417640:	ldp	x29, x30, [sp], #48
  417644:	ret
  417648:	mov	x22, x0
  41764c:	bl	416f1c <ferror@plt+0x12eac>
  417650:	cmp	w0, #0x14
  417654:	b.eq	417688 <ferror@plt+0x13618>  // b.none
  417658:	cmp	w0, #0x16
  41765c:	b.eq	4176d4 <ferror@plt+0x13664>  // b.none
  417660:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417664:	add	x3, x3, #0x708
  417668:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41766c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417670:	add	x3, x3, #0x75
  417674:	add	x1, x1, #0x6ca
  417678:	add	x0, x0, #0x41f
  41767c:	mov	x4, #0x0                   	// #0
  417680:	mov	w2, #0x217                 	// #535
  417684:	bl	420128 <ferror@plt+0x1c0b8>
  417688:	cmp	w19, #0x10, lsl #12
  41768c:	b.hi	4176c0 <ferror@plt+0x13650>  // b.pmore
  417690:	mov	x0, x22
  417694:	bl	417430 <ferror@plt+0x133c0>
  417698:	ucvtf	d0, w0
  41769c:	mov	x0, #0x100000              	// #1048576
  4176a0:	movk	x0, #0x3df0, lsl #48
  4176a4:	fmov	d1, x0
  4176a8:	fmul	d1, d0, d1
  4176ac:	scvtf	d0, w19
  4176b0:	fmul	d0, d1, d0
  4176b4:	fcvtzs	w19, d0
  4176b8:	add	w20, w20, w19
  4176bc:	b	417634 <ferror@plt+0x135c4>
  4176c0:	ucvtf	d1, w19
  4176c4:	movi	d0, #0x0
  4176c8:	mov	x0, x22
  4176cc:	bl	4175b0 <ferror@plt+0x13540>
  4176d0:	b	4176b4 <ferror@plt+0x13644>
  4176d4:	cbz	w19, 4176b8 <ferror@plt+0x13648>
  4176d8:	mov	w1, #0x80000000            	// #-2147483648
  4176dc:	cmp	w19, w1
  4176e0:	b.hi	41771c <ferror@plt+0x136ac>  // b.pmore
  4176e4:	udiv	w0, w1, w19
  4176e8:	msub	w0, w0, w19, w1
  4176ec:	lsl	w1, w0, #1
  4176f0:	cmp	w19, w0, lsl #1
  4176f4:	b.hi	4176fc <ferror@plt+0x1368c>  // b.pmore
  4176f8:	sub	w1, w1, w19
  4176fc:	mvn	w21, w1
  417700:	mov	x0, x22
  417704:	bl	417430 <ferror@plt+0x133c0>
  417708:	cmp	w0, w21
  41770c:	b.hi	417700 <ferror@plt+0x13690>  // b.pmore
  417710:	udiv	w1, w0, w19
  417714:	msub	w19, w1, w19, w0
  417718:	b	4176b8 <ferror@plt+0x13648>
  41771c:	sub	w21, w19, #0x1
  417720:	b	417700 <ferror@plt+0x13690>
  417724:	stp	x29, x30, [sp, #-32]!
  417728:	mov	x29, sp
  41772c:	stp	x19, x20, [sp, #16]
  417730:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  417734:	add	x19, x19, #0xd70
  417738:	add	x0, x19, #0x10
  41773c:	bl	427b3c <ferror@plt+0x23acc>
  417740:	ldr	x0, [x19, #24]
  417744:	cbnz	x0, 417750 <ferror@plt+0x136e0>
  417748:	bl	417334 <ferror@plt+0x132c4>
  41774c:	str	x0, [x19, #24]
  417750:	ldr	x0, [x19, #24]
  417754:	bl	417430 <ferror@plt+0x133c0>
  417758:	mov	w20, w0
  41775c:	add	x0, x19, #0x10
  417760:	bl	427b64 <ferror@plt+0x23af4>
  417764:	mov	w0, w20
  417768:	ldp	x19, x20, [sp, #16]
  41776c:	ldp	x29, x30, [sp], #32
  417770:	ret
  417774:	stp	x29, x30, [sp, #-48]!
  417778:	mov	x29, sp
  41777c:	stp	x19, x20, [sp, #16]
  417780:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  417784:	add	x19, x19, #0xd70
  417788:	mov	w20, w0
  41778c:	add	x0, x19, #0x10
  417790:	str	x21, [sp, #32]
  417794:	mov	w21, w1
  417798:	bl	427b3c <ferror@plt+0x23acc>
  41779c:	ldr	x0, [x19, #24]
  4177a0:	cbnz	x0, 4177ac <ferror@plt+0x1373c>
  4177a4:	bl	417334 <ferror@plt+0x132c4>
  4177a8:	str	x0, [x19, #24]
  4177ac:	ldr	x0, [x19, #24]
  4177b0:	mov	w2, w21
  4177b4:	mov	w1, w20
  4177b8:	bl	4175e4 <ferror@plt+0x13574>
  4177bc:	mov	w20, w0
  4177c0:	add	x0, x19, #0x10
  4177c4:	bl	427b64 <ferror@plt+0x23af4>
  4177c8:	mov	w0, w20
  4177cc:	ldp	x19, x20, [sp, #16]
  4177d0:	ldr	x21, [sp, #32]
  4177d4:	ldp	x29, x30, [sp], #48
  4177d8:	ret
  4177dc:	stp	x29, x30, [sp, #-32]!
  4177e0:	mov	x29, sp
  4177e4:	str	x19, [sp, #16]
  4177e8:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4177ec:	add	x19, x19, #0xd70
  4177f0:	str	d8, [sp, #24]
  4177f4:	add	x0, x19, #0x10
  4177f8:	bl	427b3c <ferror@plt+0x23acc>
  4177fc:	ldr	x0, [x19, #24]
  417800:	cbnz	x0, 41780c <ferror@plt+0x1379c>
  417804:	bl	417334 <ferror@plt+0x132c4>
  417808:	str	x0, [x19, #24]
  41780c:	ldr	x0, [x19, #24]
  417810:	bl	417554 <ferror@plt+0x134e4>
  417814:	fmov	d8, d0
  417818:	add	x0, x19, #0x10
  41781c:	bl	427b64 <ferror@plt+0x23af4>
  417820:	fmov	d0, d8
  417824:	ldr	x19, [sp, #16]
  417828:	ldr	d8, [sp, #24]
  41782c:	ldp	x29, x30, [sp], #32
  417830:	ret
  417834:	stp	x29, x30, [sp, #-48]!
  417838:	mov	x29, sp
  41783c:	stp	d8, d9, [sp, #32]
  417840:	fmov	d8, d0
  417844:	fmov	d9, d1
  417848:	str	x19, [sp, #16]
  41784c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  417850:	add	x19, x19, #0xd70
  417854:	add	x0, x19, #0x10
  417858:	bl	427b3c <ferror@plt+0x23acc>
  41785c:	ldr	x0, [x19, #24]
  417860:	cbnz	x0, 41786c <ferror@plt+0x137fc>
  417864:	bl	417334 <ferror@plt+0x132c4>
  417868:	str	x0, [x19, #24]
  41786c:	fmov	d1, d9
  417870:	fmov	d0, d8
  417874:	ldr	x0, [x19, #24]
  417878:	bl	4175b0 <ferror@plt+0x13540>
  41787c:	fmov	d8, d0
  417880:	add	x0, x19, #0x10
  417884:	bl	427b64 <ferror@plt+0x23af4>
  417888:	fmov	d0, d8
  41788c:	ldr	x19, [sp, #16]
  417890:	ldp	d8, d9, [sp, #32]
  417894:	ldp	x29, x30, [sp], #48
  417898:	ret
  41789c:	stp	x29, x30, [sp, #-32]!
  4178a0:	mov	x29, sp
  4178a4:	stp	x19, x20, [sp, #16]
  4178a8:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4178ac:	add	x19, x19, #0xd70
  4178b0:	mov	w20, w0
  4178b4:	add	x0, x19, #0x10
  4178b8:	bl	427b3c <ferror@plt+0x23acc>
  4178bc:	ldr	x0, [x19, #24]
  4178c0:	cbnz	x0, 4178e0 <ferror@plt+0x13870>
  4178c4:	mov	w0, w20
  4178c8:	bl	417164 <ferror@plt+0x130f4>
  4178cc:	str	x0, [x19, #24]
  4178d0:	add	x0, x19, #0x10
  4178d4:	ldp	x19, x20, [sp, #16]
  4178d8:	ldp	x29, x30, [sp], #32
  4178dc:	b	427b64 <ferror@plt+0x23af4>
  4178e0:	mov	w1, w20
  4178e4:	bl	41705c <ferror@plt+0x12fec>
  4178e8:	b	4178d0 <ferror@plt+0x13860>
  4178ec:	stp	x29, x30, [sp, #-32]!
  4178f0:	and	w2, w1, #0xff
  4178f4:	mov	x29, sp
  4178f8:	ldp	x1, x4, [x0, #8]
  4178fc:	str	x19, [sp, #16]
  417900:	mov	x19, x0
  417904:	add	x3, x1, #0x1
  417908:	cmp	x3, x4
  41790c:	b.cs	417934 <ferror@plt+0x138c4>  // b.hs, b.nlast
  417910:	ldr	x0, [x0]
  417914:	str	x3, [x19, #8]
  417918:	strb	w2, [x0, x1]
  41791c:	ldp	x1, x0, [x19]
  417920:	strb	wzr, [x1, x0]
  417924:	mov	x0, x19
  417928:	ldr	x19, [sp, #16]
  41792c:	ldp	x29, x30, [sp], #32
  417930:	ret
  417934:	mov	x1, #0xffffffffffffffff    	// #-1
  417938:	bl	41c550 <ferror@plt+0x184e0>
  41793c:	b	417924 <ferror@plt+0x138b4>
  417940:	stp	x29, x30, [sp, #-48]!
  417944:	mov	x29, sp
  417948:	stp	x19, x20, [sp, #16]
  41794c:	mov	x19, x0
  417950:	ldr	x0, [x0]
  417954:	str	x21, [sp, #32]
  417958:	cbz	x0, 417980 <ferror@plt+0x13910>
  41795c:	mov	x20, x1
  417960:	mov	w1, #0x0                   	// #0
  417964:	ldr	x21, [x20]
  417968:	bl	41be08 <ferror@plt+0x17d98>
  41796c:	mov	x1, x0
  417970:	mov	x0, x21
  417974:	bl	419960 <ferror@plt+0x158f0>
  417978:	str	x0, [x20]
  41797c:	str	xzr, [x19]
  417980:	ldp	x19, x20, [sp, #16]
  417984:	ldr	x21, [sp, #32]
  417988:	ldp	x29, x30, [sp], #48
  41798c:	ret
  417990:	stp	x29, x30, [sp, #-32]!
  417994:	mov	x29, sp
  417998:	str	x19, [sp, #16]
  41799c:	mov	x19, x0
  4179a0:	ldr	x0, [x0]
  4179a4:	cbnz	x0, 4179b0 <ferror@plt+0x13940>
  4179a8:	bl	41c330 <ferror@plt+0x182c0>
  4179ac:	str	x0, [x19]
  4179b0:	ldr	x19, [sp, #16]
  4179b4:	ldp	x29, x30, [sp], #32
  4179b8:	ret
  4179bc:	stp	x29, x30, [sp, #-32]!
  4179c0:	mov	x29, sp
  4179c4:	str	x19, [sp, #16]
  4179c8:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4179cc:	ldr	w0, [x19, #3472]
  4179d0:	cbnz	w0, 4179e4 <ferror@plt+0x13974>
  4179d4:	adrp	x0, 436000 <ferror@plt+0x31f90>
  4179d8:	add	x0, x0, #0x78e
  4179dc:	bl	415d88 <ferror@plt+0x11d18>
  4179e0:	str	w0, [x19, #3472]
  4179e4:	ldr	w0, [x19, #3472]
  4179e8:	ldr	x19, [sp, #16]
  4179ec:	ldp	x29, x30, [sp], #32
  4179f0:	ret
  4179f4:	stp	x29, x30, [sp, #-48]!
  4179f8:	mov	x29, sp
  4179fc:	stp	x19, x20, [sp, #16]
  417a00:	str	x21, [sp, #32]
  417a04:	cbz	x0, 417a78 <ferror@plt+0x13a08>
  417a08:	mov	x20, x0
  417a0c:	adrp	x21, 436000 <ferror@plt+0x31f90>
  417a10:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  417a14:	add	x21, x21, #0x7ba
  417a18:	add	x0, x0, #0x76f
  417a1c:	bl	41c330 <ferror@plt+0x182c0>
  417a20:	mov	x19, x0
  417a24:	ldrb	w1, [x20]
  417a28:	cbnz	w1, 417a50 <ferror@plt+0x139e0>
  417a2c:	mov	x0, x19
  417a30:	mov	w1, #0x27                  	// #39
  417a34:	bl	4178ec <ferror@plt+0x1387c>
  417a38:	mov	x0, x19
  417a3c:	mov	w1, #0x0                   	// #0
  417a40:	ldp	x19, x20, [sp, #16]
  417a44:	ldr	x21, [sp, #32]
  417a48:	ldp	x29, x30, [sp], #48
  417a4c:	b	41be08 <ferror@plt+0x17d98>
  417a50:	cmp	w1, #0x27
  417a54:	b.ne	417a6c <ferror@plt+0x139fc>  // b.any
  417a58:	mov	x1, x21
  417a5c:	mov	x0, x19
  417a60:	bl	41c1d4 <ferror@plt+0x18164>
  417a64:	add	x20, x20, #0x1
  417a68:	b	417a24 <ferror@plt+0x139b4>
  417a6c:	mov	x0, x19
  417a70:	bl	4178ec <ferror@plt+0x1387c>
  417a74:	b	417a64 <ferror@plt+0x139f4>
  417a78:	adrp	x2, 436000 <ferror@plt+0x31f90>
  417a7c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417a80:	add	x2, x2, #0x7a2
  417a84:	add	x1, x1, #0x920
  417a88:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417a8c:	add	x0, x0, #0x41f
  417a90:	bl	412328 <ferror@plt+0xe2b8>
  417a94:	mov	x0, #0x0                   	// #0
  417a98:	ldp	x19, x20, [sp, #16]
  417a9c:	ldr	x21, [sp, #32]
  417aa0:	ldp	x29, x30, [sp], #48
  417aa4:	ret
  417aa8:	stp	x29, x30, [sp, #-80]!
  417aac:	mov	x29, sp
  417ab0:	stp	x19, x20, [sp, #16]
  417ab4:	stp	x21, x22, [sp, #32]
  417ab8:	stp	x23, x24, [sp, #48]
  417abc:	stp	x25, x26, [sp, #64]
  417ac0:	cbz	x0, 417b20 <ferror@plt+0x13ab0>
  417ac4:	mov	x21, x1
  417ac8:	bl	41a07c <ferror@plt+0x1600c>
  417acc:	mov	x22, x0
  417ad0:	mov	x25, #0x5                   	// #5
  417ad4:	mov	x0, #0x0                   	// #0
  417ad8:	mov	x19, x22
  417adc:	bl	41c330 <ferror@plt+0x182c0>
  417ae0:	mov	x20, x0
  417ae4:	mov	w23, #0x27                  	// #39
  417ae8:	mov	w24, #0x5c                  	// #92
  417aec:	movk	x25, #0x4400, lsl #48
  417af0:	ldrb	w0, [x19]
  417af4:	cbnz	w0, 417b88 <ferror@plt+0x13b18>
  417af8:	mov	x0, x22
  417afc:	bl	4110d0 <ferror@plt+0xd060>
  417b00:	mov	x0, x20
  417b04:	mov	w1, #0x0                   	// #0
  417b08:	ldp	x19, x20, [sp, #16]
  417b0c:	ldp	x21, x22, [sp, #32]
  417b10:	ldp	x23, x24, [sp, #48]
  417b14:	ldp	x25, x26, [sp, #64]
  417b18:	ldp	x29, x30, [sp], #80
  417b1c:	b	41be08 <ferror@plt+0x17d98>
  417b20:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417b24:	add	x1, x1, #0x920
  417b28:	adrp	x2, 436000 <ferror@plt+0x31f90>
  417b2c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417b30:	add	x2, x2, #0x7a4
  417b34:	add	x1, x1, #0xe
  417b38:	add	x0, x0, #0x41f
  417b3c:	bl	412328 <ferror@plt+0xe2b8>
  417b40:	mov	x0, #0x0                   	// #0
  417b44:	ldp	x19, x20, [sp, #16]
  417b48:	ldp	x21, x22, [sp, #32]
  417b4c:	ldp	x23, x24, [sp, #48]
  417b50:	ldp	x25, x26, [sp, #64]
  417b54:	ldp	x29, x30, [sp], #80
  417b58:	ret
  417b5c:	add	x26, x19, #0x1
  417b60:	cmp	w1, #0x5c
  417b64:	b.ne	417be0 <ferror@plt+0x13b70>  // b.any
  417b68:	ldrb	w1, [x19, #1]
  417b6c:	cbz	w1, 417b84 <ferror@plt+0x13b14>
  417b70:	cmp	w1, #0xa
  417b74:	b.eq	417b80 <ferror@plt+0x13b10>  // b.none
  417b78:	mov	x0, x20
  417b7c:	bl	4178ec <ferror@plt+0x1387c>
  417b80:	add	x26, x19, #0x2
  417b84:	mov	x19, x26
  417b88:	ldrb	w1, [x19]
  417b8c:	cbz	w1, 417af0 <ferror@plt+0x13a80>
  417b90:	cmp	w1, #0x22
  417b94:	ccmp	w1, w23, #0x4, ne  // ne = any
  417b98:	b.ne	417b5c <ferror@plt+0x13aec>  // b.any
  417b9c:	cbnz	x21, 417bec <ferror@plt+0x13b7c>
  417ba0:	add	x0, x19, #0x1
  417ba4:	cmp	w1, #0x22
  417ba8:	b.eq	417d04 <ferror@plt+0x13c94>  // b.none
  417bac:	mov	x2, x19
  417bb0:	ldrb	w0, [x2, #1]
  417bb4:	cbz	w0, 417d18 <ferror@plt+0x13ca8>
  417bb8:	add	x1, x2, #0x1
  417bbc:	cmp	x2, x1
  417bc0:	b.cc	417d5c <ferror@plt+0x13cec>  // b.lo, b.ul, b.last
  417bc4:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417bc8:	add	x3, x3, #0x920
  417bcc:	adrp	x4, 436000 <ferror@plt+0x31f90>
  417bd0:	add	x3, x3, #0x35
  417bd4:	add	x4, x4, #0x7db
  417bd8:	mov	w2, #0x96                  	// #150
  417bdc:	b	417c58 <ferror@plt+0x13be8>
  417be0:	mov	x0, x20
  417be4:	bl	4178ec <ferror@plt+0x1387c>
  417be8:	b	417b84 <ferror@plt+0x13b14>
  417bec:	ldr	x0, [x21]
  417bf0:	cbz	x0, 417ba0 <ferror@plt+0x13b30>
  417bf4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417bf8:	add	x1, x1, #0x920
  417bfc:	adrp	x2, 436000 <ferror@plt+0x31f90>
  417c00:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417c04:	add	x2, x2, #0x7bf
  417c08:	add	x1, x1, #0x1e
  417c0c:	add	x0, x0, #0x41f
  417c10:	bl	412328 <ferror@plt+0xe2b8>
  417c14:	ldr	x0, [x21]
  417c18:	cbnz	x0, 417d3c <ferror@plt+0x13ccc>
  417c1c:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417c20:	add	x3, x3, #0x920
  417c24:	adrp	x4, 436000 <ferror@plt+0x31f90>
  417c28:	add	x3, x3, #0x4c
  417c2c:	add	x4, x4, #0x831
  417c30:	mov	w2, #0x149                 	// #329
  417c34:	b	417c58 <ferror@plt+0x13be8>
  417c38:	cmp	x3, x0
  417c3c:	b.cc	417c6c <ferror@plt+0x13bfc>  // b.lo, b.ul, b.last
  417c40:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417c44:	add	x3, x3, #0x920
  417c48:	adrp	x4, 436000 <ferror@plt+0x31f90>
  417c4c:	add	x3, x3, #0x35
  417c50:	add	x4, x4, #0x7db
  417c54:	mov	w2, #0x64                  	// #100
  417c58:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417c5c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417c60:	add	x1, x1, #0x7e4
  417c64:	add	x0, x0, #0x41f
  417c68:	bl	420128 <ferror@plt+0x1c0b8>
  417c6c:	add	x26, x0, #0x1
  417c70:	cmp	w1, #0x22
  417c74:	b.eq	417c8c <ferror@plt+0x13c1c>  // b.none
  417c78:	cmp	w1, #0x5c
  417c7c:	add	x5, x3, #0x1
  417c80:	b.eq	417ca4 <ferror@plt+0x13c34>  // b.none
  417c84:	strb	w1, [x3]
  417c88:	b	417cd4 <ferror@plt+0x13c64>
  417c8c:	strb	wzr, [x3]
  417c90:	mov	x1, x19
  417c94:	mov	x0, x20
  417c98:	mov	x19, x26
  417c9c:	bl	41c1d4 <ferror@plt+0x18164>
  417ca0:	b	417af0 <ferror@plt+0x13a80>
  417ca4:	ldrb	w2, [x0, #1]
  417ca8:	cmp	w2, #0xa
  417cac:	b.eq	417ccc <ferror@plt+0x13c5c>  // b.none
  417cb0:	sub	w1, w2, #0x22
  417cb4:	and	w1, w1, #0xff
  417cb8:	cmp	w1, #0x3e
  417cbc:	b.hi	417cfc <ferror@plt+0x13c8c>  // b.pmore
  417cc0:	lsl	x1, x4, x1
  417cc4:	tst	x1, x25
  417cc8:	b.eq	417cfc <ferror@plt+0x13c8c>  // b.none
  417ccc:	add	x26, x0, #0x2
  417cd0:	strb	w2, [x3]
  417cd4:	mov	x3, x5
  417cd8:	cmp	x5, x26
  417cdc:	b.cc	417d54 <ferror@plt+0x13ce4>  // b.lo, b.ul, b.last
  417ce0:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417ce4:	add	x3, x3, #0x920
  417ce8:	adrp	x4, 436000 <ferror@plt+0x31f90>
  417cec:	add	x3, x3, #0x35
  417cf0:	add	x4, x4, #0x7db
  417cf4:	mov	w2, #0x8f                  	// #143
  417cf8:	b	417c58 <ferror@plt+0x13be8>
  417cfc:	strb	w24, [x3]
  417d00:	b	417cd4 <ferror@plt+0x13c64>
  417d04:	mov	x3, x19
  417d08:	mov	x4, #0x1                   	// #1
  417d0c:	ldrb	w1, [x0]
  417d10:	mov	x2, x3
  417d14:	cbnz	w1, 417c38 <ferror@plt+0x13bc8>
  417d18:	strb	wzr, [x2]
  417d1c:	bl	4179bc <ferror@plt+0x1394c>
  417d20:	mov	w1, w0
  417d24:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417d28:	mov	x0, x21
  417d2c:	add	x3, x3, #0x7ed
  417d30:	mov	w2, #0x0                   	// #0
  417d34:	bl	408dbc <ferror@plt+0x4d4c>
  417d38:	cbnz	x21, 417c14 <ferror@plt+0x13ba4>
  417d3c:	mov	x0, x22
  417d40:	bl	4110d0 <ferror@plt+0xd060>
  417d44:	mov	x0, x20
  417d48:	mov	w1, #0x1                   	// #1
  417d4c:	bl	41be08 <ferror@plt+0x17d98>
  417d50:	b	417b40 <ferror@plt+0x13ad0>
  417d54:	mov	x0, x26
  417d58:	b	417d0c <ferror@plt+0x13c9c>
  417d5c:	add	x26, x2, #0x2
  417d60:	cmp	w0, #0x27
  417d64:	b.ne	417d70 <ferror@plt+0x13d00>  // b.any
  417d68:	strb	wzr, [x2]
  417d6c:	b	417c90 <ferror@plt+0x13c20>
  417d70:	strb	w0, [x2]
  417d74:	add	x0, x1, #0x1
  417d78:	mov	x2, x1
  417d7c:	cmp	x1, x0
  417d80:	b.cc	417bb0 <ferror@plt+0x13b40>  // b.lo, b.ul, b.last
  417d84:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417d88:	add	x3, x3, #0x920
  417d8c:	adrp	x4, 436000 <ferror@plt+0x31f90>
  417d90:	add	x3, x3, #0x35
  417d94:	add	x4, x4, #0x7db
  417d98:	mov	w2, #0xa7                  	// #167
  417d9c:	b	417c58 <ferror@plt+0x13be8>
  417da0:	stp	x29, x30, [sp, #-112]!
  417da4:	mov	x29, sp
  417da8:	stp	x19, x20, [sp, #16]
  417dac:	stp	x21, x22, [sp, #32]
  417db0:	stp	x23, x24, [sp, #48]
  417db4:	stp	x25, x26, [sp, #64]
  417db8:	str	x27, [sp, #80]
  417dbc:	cbz	x0, 417e30 <ferror@plt+0x13dc0>
  417dc0:	adrp	x26, 436000 <ferror@plt+0x31f90>
  417dc4:	mov	x27, #0x401                 	// #1025
  417dc8:	mov	x22, x0
  417dcc:	mov	x25, x1
  417dd0:	mov	x24, x2
  417dd4:	mov	x21, x3
  417dd8:	mov	x20, x0
  417ddc:	add	x26, x26, #0x918
  417de0:	mov	w23, #0x0                   	// #0
  417de4:	mov	w19, #0x0                   	// #0
  417de8:	movk	x27, #0x1, lsl #32
  417dec:	stp	xzr, xzr, [sp, #96]
  417df0:	ldrb	w0, [x20]
  417df4:	cbz	w0, 417e74 <ferror@plt+0x13e04>
  417df8:	cmp	w19, #0x5c
  417dfc:	b.ne	417e58 <ferror@plt+0x13de8>  // b.any
  417e00:	cmp	w0, #0xa
  417e04:	b.eq	417e28 <ferror@plt+0x13db8>  // b.none
  417e08:	add	x0, sp, #0x60
  417e0c:	bl	417990 <ferror@plt+0x13920>
  417e10:	ldr	x0, [sp, #96]
  417e14:	mov	w1, w19
  417e18:	bl	4178ec <ferror@plt+0x1387c>
  417e1c:	ldrb	w1, [x20]
  417e20:	ldr	x0, [sp, #96]
  417e24:	bl	4178ec <ferror@plt+0x1387c>
  417e28:	mov	w19, #0x0                   	// #0
  417e2c:	b	417f98 <ferror@plt+0x13f28>
  417e30:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417e34:	add	x1, x1, #0x920
  417e38:	adrp	x2, 436000 <ferror@plt+0x31f90>
  417e3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417e40:	add	x2, x2, #0x851
  417e44:	add	x1, x1, #0x5c
  417e48:	add	x0, x0, #0x41f
  417e4c:	bl	412328 <ferror@plt+0xe2b8>
  417e50:	mov	w0, #0x0                   	// #0
  417e54:	b	4180e4 <ferror@plt+0x14074>
  417e58:	cmp	w19, #0x23
  417e5c:	b.ne	417eec <ferror@plt+0x13e7c>  // b.any
  417e60:	ldrb	w19, [x20]
  417e64:	cmp	w19, #0x0
  417e68:	ccmp	w19, #0xa, #0x4, ne  // ne = any
  417e6c:	b.ne	417ee4 <ferror@plt+0x13e74>  // b.any
  417e70:	cbnz	w19, 417e28 <ferror@plt+0x13db8>
  417e74:	add	x1, sp, #0x68
  417e78:	add	x0, sp, #0x60
  417e7c:	bl	417940 <ferror@plt+0x138d0>
  417e80:	cbz	w19, 418018 <ferror@plt+0x13fa8>
  417e84:	cmp	w19, #0x5c
  417e88:	b.ne	417ff0 <ferror@plt+0x13f80>  // b.any
  417e8c:	bl	4179bc <ferror@plt+0x1394c>
  417e90:	mov	w1, w0
  417e94:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417e98:	mov	x4, x22
  417e9c:	add	x3, x3, #0x866
  417ea0:	mov	x0, x21
  417ea4:	mov	w2, #0x0                   	// #0
  417ea8:	bl	408d04 <ferror@plt+0x4c94>
  417eac:	cbz	x21, 4180a0 <ferror@plt+0x14030>
  417eb0:	ldr	x0, [x21]
  417eb4:	cbnz	x0, 4180a0 <ferror@plt+0x14030>
  417eb8:	adrp	x3, 436000 <ferror@plt+0x31f90>
  417ebc:	add	x3, x3, #0x920
  417ec0:	adrp	x4, 436000 <ferror@plt+0x31f90>
  417ec4:	add	x3, x3, #0x6f
  417ec8:	add	x4, x4, #0x831
  417ecc:	mov	w2, #0x25c                 	// #604
  417ed0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  417ed4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  417ed8:	add	x1, x1, #0x7e4
  417edc:	add	x0, x0, #0x41f
  417ee0:	bl	420128 <ferror@plt+0x1c0b8>
  417ee4:	add	x20, x20, #0x1
  417ee8:	b	417e60 <ferror@plt+0x13df0>
  417eec:	cbz	w19, 417f2c <ferror@plt+0x13ebc>
  417ef0:	cmp	w19, w0
  417ef4:	b.ne	417f14 <ferror@plt+0x13ea4>  // b.any
  417ef8:	eor	w0, w23, #0x1
  417efc:	cmp	w19, #0x22
  417f00:	and	w0, w0, #0x1
  417f04:	mov	w19, #0x22                  	// #34
  417f08:	csinc	w0, w0, wzr, eq  // eq = none
  417f0c:	cmp	w0, #0x0
  417f10:	csel	w19, w19, wzr, eq  // eq = none
  417f14:	add	x0, sp, #0x60
  417f18:	bl	417990 <ferror@plt+0x13920>
  417f1c:	ldrb	w1, [x20]
  417f20:	ldr	x0, [sp, #96]
  417f24:	bl	4178ec <ferror@plt+0x1387c>
  417f28:	b	417f98 <ferror@plt+0x13f28>
  417f2c:	cmp	w0, #0x27
  417f30:	b.hi	417f78 <ferror@plt+0x13f08>  // b.pmore
  417f34:	cmp	w0, #0x1f
  417f38:	b.hi	417f5c <ferror@plt+0x13eec>  // b.pmore
  417f3c:	cmp	w0, #0x9
  417f40:	b.eq	417f88 <ferror@plt+0x13f18>  // b.none
  417f44:	cmp	w0, #0xa
  417f48:	b.ne	417f14 <ferror@plt+0x13ea4>  // b.any
  417f4c:	add	x1, sp, #0x68
  417f50:	add	x0, sp, #0x60
  417f54:	bl	417940 <ferror@plt+0x138d0>
  417f58:	b	417f98 <ferror@plt+0x13f28>
  417f5c:	sub	w1, w0, #0x20
  417f60:	cmp	w1, #0x7
  417f64:	b.hi	417f14 <ferror@plt+0x13ea4>  // b.pmore
  417f68:	ldrb	w1, [x26, w1, uxtw]
  417f6c:	adr	x2, 417f78 <ferror@plt+0x13f08>
  417f70:	add	x1, x2, w1, sxtb #2
  417f74:	br	x1
  417f78:	cmp	w0, #0x5c
  417f7c:	b.ne	417f14 <ferror@plt+0x13ea4>  // b.any
  417f80:	ldrb	w19, [x20]
  417f84:	b	417f98 <ferror@plt+0x13f28>
  417f88:	ldr	x0, [sp, #96]
  417f8c:	cbz	x0, 417f98 <ferror@plt+0x13f28>
  417f90:	ldr	x0, [x0, #8]
  417f94:	cbnz	x0, 417f4c <ferror@plt+0x13edc>
  417f98:	ldrb	w0, [x20], #1
  417f9c:	eor	w23, w23, #0x1
  417fa0:	cmp	w0, #0x5c
  417fa4:	csel	w23, w23, wzr, eq  // eq = none
  417fa8:	b	417df0 <ferror@plt+0x13d80>
  417fac:	add	x0, sp, #0x60
  417fb0:	bl	417990 <ferror@plt+0x13920>
  417fb4:	ldrb	w1, [x20]
  417fb8:	ldr	x0, [sp, #96]
  417fbc:	bl	4178ec <ferror@plt+0x1387c>
  417fc0:	b	417f80 <ferror@plt+0x13f10>
  417fc4:	cmp	x22, x20
  417fc8:	b.eq	417fe8 <ferror@plt+0x13f78>  // b.none
  417fcc:	ldurb	w2, [x20, #-1]
  417fd0:	cmp	w2, #0x20
  417fd4:	b.hi	417f14 <ferror@plt+0x13ea4>  // b.pmore
  417fd8:	mov	x1, #0x1                   	// #1
  417fdc:	lsl	x1, x1, x2
  417fe0:	tst	x1, x27
  417fe4:	b.eq	417f14 <ferror@plt+0x13ea4>  // b.none
  417fe8:	mov	w19, w0
  417fec:	b	417f98 <ferror@plt+0x13f28>
  417ff0:	bl	4179bc <ferror@plt+0x1394c>
  417ff4:	mov	w1, w0
  417ff8:	mov	x5, x22
  417ffc:	mov	w4, w19
  418000:	mov	x0, x21
  418004:	adrp	x3, 436000 <ferror@plt+0x31f90>
  418008:	mov	w2, #0x0                   	// #0
  41800c:	add	x3, x3, #0x8a1
  418010:	bl	408d04 <ferror@plt+0x4c94>
  418014:	b	417eac <ferror@plt+0x13e3c>
  418018:	ldr	x0, [sp, #104]
  41801c:	cbnz	x0, 418040 <ferror@plt+0x13fd0>
  418020:	bl	4179bc <ferror@plt+0x1394c>
  418024:	mov	w1, w0
  418028:	adrp	x3, 436000 <ferror@plt+0x31f90>
  41802c:	mov	x0, x21
  418030:	add	x3, x3, #0x8e8
  418034:	mov	w2, #0x1                   	// #1
  418038:	bl	408dbc <ferror@plt+0x4d4c>
  41803c:	b	417eac <ferror@plt+0x13e3c>
  418040:	bl	419bf4 <ferror@plt+0x15b84>
  418044:	mov	x19, x0
  418048:	cbz	x0, 417e50 <ferror@plt+0x13de0>
  41804c:	bl	419e5c <ferror@plt+0x15dec>
  418050:	mov	w22, w0
  418054:	add	w0, w0, #0x1
  418058:	mov	x1, #0x8                   	// #8
  41805c:	mov	x23, x19
  418060:	sxtw	x0, w0
  418064:	bl	41120c <ferror@plt+0xd19c>
  418068:	mov	x20, x0
  41806c:	mov	x26, x0
  418070:	ldr	x0, [x23]
  418074:	mov	x1, x21
  418078:	bl	417aa8 <ferror@plt+0x13a38>
  41807c:	str	x0, [x26]
  418080:	cbnz	x0, 4180b4 <ferror@plt+0x14044>
  418084:	cbnz	x21, 41810c <ferror@plt+0x1409c>
  418088:	mov	x0, x20
  41808c:	bl	41b60c <ferror@plt+0x1759c>
  418090:	adrp	x1, 411000 <ferror@plt+0xcf90>
  418094:	mov	x0, x19
  418098:	add	x1, x1, #0xd0
  41809c:	b	4180ac <ferror@plt+0x1403c>
  4180a0:	ldr	x0, [sp, #104]
  4180a4:	adrp	x1, 411000 <ferror@plt+0xcf90>
  4180a8:	add	x1, x1, #0xd0
  4180ac:	bl	419ebc <ferror@plt+0x15e4c>
  4180b0:	b	417e50 <ferror@plt+0x13de0>
  4180b4:	ldr	x23, [x23, #8]
  4180b8:	add	x26, x26, #0x8
  4180bc:	cbnz	x23, 418070 <ferror@plt+0x14000>
  4180c0:	adrp	x1, 411000 <ferror@plt+0xcf90>
  4180c4:	mov	x0, x19
  4180c8:	add	x1, x1, #0xd0
  4180cc:	bl	419ebc <ferror@plt+0x15e4c>
  4180d0:	cbz	x25, 4180d8 <ferror@plt+0x14068>
  4180d4:	str	w22, [x25]
  4180d8:	cbz	x24, 418100 <ferror@plt+0x14090>
  4180dc:	str	x20, [x24]
  4180e0:	mov	w0, #0x1                   	// #1
  4180e4:	ldp	x19, x20, [sp, #16]
  4180e8:	ldp	x21, x22, [sp, #32]
  4180ec:	ldp	x23, x24, [sp, #48]
  4180f0:	ldp	x25, x26, [sp, #64]
  4180f4:	ldr	x27, [sp, #80]
  4180f8:	ldp	x29, x30, [sp], #112
  4180fc:	ret
  418100:	mov	x0, x20
  418104:	bl	41b60c <ferror@plt+0x1759c>
  418108:	b	4180e0 <ferror@plt+0x14070>
  41810c:	ldr	x0, [x21]
  418110:	cbnz	x0, 418088 <ferror@plt+0x14018>
  418114:	adrp	x3, 436000 <ferror@plt+0x31f90>
  418118:	add	x3, x3, #0x920
  41811c:	adrp	x4, 436000 <ferror@plt+0x31f90>
  418120:	add	x3, x3, #0x85
  418124:	add	x4, x4, #0x831
  418128:	mov	w2, #0x2b7                 	// #695
  41812c:	b	417ed0 <ferror@plt+0x13e60>
  418130:	ldr	x2, [x0]
  418134:	ubfiz	x1, x1, #4, #32
  418138:	add	x3, x2, x1
  41813c:	ldr	x5, [x2, x1]
  418140:	ldr	x2, [x0, #8]
  418144:	ldr	x4, [x3, #8]
  418148:	add	x0, x2, x1
  41814c:	ldp	x6, x7, [x0]
  418150:	stp	x6, x7, [x3]
  418154:	str	x5, [x2, x1]
  418158:	str	x4, [x0, #8]
  41815c:	ret
  418160:	ldr	x5, [x0]
  418164:	mov	w3, #0x0                   	// #0
  418168:	ldr	w2, [x0, #8]
  41816c:	mov	w4, #0x0                   	// #0
  418170:	mov	x0, x5
  418174:	cmp	w2, w4
  418178:	b.hi	41818c <ferror@plt+0x1411c>  // b.pmore
  41817c:	cmp	w3, #0x1
  418180:	b.ne	418188 <ferror@plt+0x14118>  // b.any
  418184:	add	x0, x0, #0x10
  418188:	ret
  41818c:	add	w0, w2, w4
  418190:	lsr	w6, w0, #1
  418194:	lsr	w0, w0, #1
  418198:	lsl	x3, x0, #4
  41819c:	add	x0, x5, x0, lsl #4
  4181a0:	ldr	x3, [x5, x3]
  4181a4:	cmp	x3, x1
  4181a8:	b.hi	4181c4 <ferror@plt+0x14154>  // b.pmore
  4181ac:	cset	w3, ne  // ne = any
  4181b0:	b.eq	418188 <ferror@plt+0x14118>  // b.none
  4181b4:	add	w4, w6, #0x1
  4181b8:	mov	w6, w2
  4181bc:	mov	w2, w6
  4181c0:	b	418174 <ferror@plt+0x14104>
  4181c4:	mov	w3, #0xffffffff            	// #-1
  4181c8:	b	4181bc <ferror@plt+0x1414c>
  4181cc:	ldr	x1, [x0]
  4181d0:	mov	x2, x0
  4181d4:	ldr	x0, [x1, #8]
  4181d8:	cbz	x0, 4181e8 <ferror@plt+0x14178>
  4181dc:	ldr	x2, [x0]
  4181e0:	str	x2, [x1, #8]
  4181e4:	ret
  4181e8:	ldr	x0, [x1]
  4181ec:	str	x0, [x2]
  4181f0:	mov	x0, x1
  4181f4:	b	4181e4 <ferror@plt+0x14174>
  4181f8:	stp	x29, x30, [sp, #-304]!
  4181fc:	mov	x29, sp
  418200:	stp	x19, x20, [sp, #16]
  418204:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  418208:	stp	x1, x2, [sp, #248]
  41820c:	ldr	x1, [x20, #2376]
  418210:	stp	x21, x22, [sp, #32]
  418214:	mov	x21, x0
  418218:	adrp	x0, 436000 <ferror@plt+0x31f90>
  41821c:	add	x0, x0, #0x9d3
  418220:	str	q0, [sp, #112]
  418224:	str	q1, [sp, #128]
  418228:	str	q2, [sp, #144]
  41822c:	str	q3, [sp, #160]
  418230:	str	q4, [sp, #176]
  418234:	str	q5, [sp, #192]
  418238:	str	q6, [sp, #208]
  41823c:	str	q7, [sp, #224]
  418240:	stp	x3, x4, [sp, #264]
  418244:	stp	x5, x6, [sp, #280]
  418248:	str	x7, [sp, #296]
  41824c:	bl	4035a0 <fputs@plt>
  418250:	bl	4261b8 <ferror@plt+0x22148>
  418254:	ldr	x22, [x20, #2376]
  418258:	cbnz	x0, 4182d0 <ferror@plt+0x14260>
  41825c:	adrp	x19, 46f000 <ferror@plt+0x6af90>
  418260:	add	x19, x19, #0x72e
  418264:	bl	403810 <getpid@plt>
  418268:	sxtw	x3, w0
  41826c:	mov	x2, x19
  418270:	mov	x0, x22
  418274:	adrp	x1, 436000 <ferror@plt+0x31f90>
  418278:	add	x1, x1, #0x9e9
  41827c:	bl	404020 <fprintf@plt>
  418280:	add	x0, sp, #0x130
  418284:	stp	x0, x0, [sp, #80]
  418288:	add	x0, sp, #0xf0
  41828c:	str	x0, [sp, #96]
  418290:	mov	w0, #0xffffffc8            	// #-56
  418294:	str	w0, [sp, #104]
  418298:	mov	w0, #0xffffff80            	// #-128
  41829c:	str	w0, [sp, #108]
  4182a0:	add	x2, sp, #0x30
  4182a4:	ldp	x0, x1, [sp, #80]
  4182a8:	stp	x0, x1, [sp, #48]
  4182ac:	ldp	x0, x1, [sp, #96]
  4182b0:	stp	x0, x1, [sp, #64]
  4182b4:	ldr	x0, [x20, #2376]
  4182b8:	mov	x1, x21
  4182bc:	bl	403f30 <vfprintf@plt>
  4182c0:	ldr	x1, [x20, #2376]
  4182c4:	mov	w0, #0xa                   	// #10
  4182c8:	bl	4036f0 <fputc@plt>
  4182cc:	bl	403b10 <abort@plt>
  4182d0:	mov	x19, x0
  4182d4:	b	418264 <ferror@plt+0x141f4>
  4182d8:	stp	x29, x30, [sp, #-16]!
  4182dc:	mov	x29, sp
  4182e0:	bl	403a70 <strerror@plt>
  4182e4:	mov	x1, x0
  4182e8:	adrp	x0, 436000 <ferror@plt+0x31f90>
  4182ec:	add	x0, x0, #0x9fb
  4182f0:	bl	4181f8 <ferror@plt+0x14188>
  4182f4:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  4182f8:	add	x1, x1, #0xd98
  4182fc:	cbz	x0, 41830c <ferror@plt+0x1429c>
  418300:	ldr	x2, [x1, #48]
  418304:	cmp	x2, x0
  418308:	b.cs	41833c <ferror@plt+0x142cc>  // b.hs, b.nlast
  41830c:	ldr	w2, [x1, #16]
  418310:	cbnz	w2, 418344 <ferror@plt+0x142d4>
  418314:	cbz	x0, 418344 <ferror@plt+0x142d4>
  418318:	ldr	x2, [x1, #8]
  41831c:	sub	x2, x2, #0x30
  418320:	cmp	x0, x2, lsr #3
  418324:	b.hi	418344 <ferror@plt+0x142d4>  // b.pmore
  418328:	ldr	w0, [x1, #20]
  41832c:	cmp	w0, #0x0
  418330:	cset	w0, ne  // ne = any
  418334:	add	w0, w0, #0x1
  418338:	ret
  41833c:	mov	w0, #0x1                   	// #1
  418340:	b	418338 <ferror@plt+0x142c8>
  418344:	mov	w0, #0x0                   	// #0
  418348:	b	418338 <ferror@plt+0x142c8>
  41834c:	stp	x29, x30, [sp, #-48]!
  418350:	mov	x29, sp
  418354:	str	x19, [sp, #16]
  418358:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41835c:	add	x19, x19, #0xd98
  418360:	ldr	w0, [x19, #84]
  418364:	cmp	w0, #0x6
  418368:	b.ls	418398 <ferror@plt+0x14328>  // b.plast
  41836c:	add	x0, sp, #0x20
  418370:	bl	40ea60 <ferror@plt+0xa9f0>
  418374:	ldp	x2, x0, [sp, #32]
  418378:	mov	x1, #0x3e8                 	// #1000
  41837c:	sdiv	x1, x0, x1
  418380:	mov	w0, #0x3e8                 	// #1000
  418384:	madd	w0, w0, w2, w1
  418388:	stp	wzr, w0, [x19, #84]
  41838c:	ldr	x19, [sp, #16]
  418390:	ldp	x29, x30, [sp], #48
  418394:	ret
  418398:	add	w0, w0, #0x1
  41839c:	str	w0, [x19, #84]
  4183a0:	b	41838c <ferror@plt+0x1431c>
  4183a4:	lsr	x3, x0, #4
  4183a8:	lsl	x0, x0, #3
  4183ac:	add	x0, x0, #0x2f
  4183b0:	mov	w2, #0x1                   	// #1
  4183b4:	clz	x0, x0
  4183b8:	sub	w4, w3, #0x1
  4183bc:	eor	w0, w0, #0x3f
  4183c0:	add	w0, w0, #0x1
  4183c4:	lsl	w0, w2, w0
  4183c8:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  4183cc:	sxtw	x5, w0
  4183d0:	add	x7, x2, #0xd98
  4183d4:	ldr	x3, [x2, #3480]
  4183d8:	cmp	x3, w0, sxtw
  4183dc:	csel	x3, x3, x5, cs  // cs = hs, nlast
  4183e0:	udiv	x0, x1, x3
  4183e4:	mul	x0, x0, x3
  4183e8:	sub	x3, x3, #0x30
  4183ec:	add	x2, x0, x3
  4183f0:	ldr	w5, [x2, #8]
  4183f4:	cbz	w5, 418480 <ferror@plt+0x14410>
  4183f8:	ldr	x6, [x0, x3]
  4183fc:	str	x6, [x1]
  418400:	str	x1, [x0, x3]
  418404:	sub	w3, w5, #0x1
  418408:	str	w3, [x2, #8]
  41840c:	cbnz	x6, 41844c <ferror@plt+0x143dc>
  418410:	ldp	x1, x5, [x2, #16]
  418414:	ldr	x6, [x7, #104]
  418418:	str	x5, [x1, #24]
  41841c:	str	x1, [x5, #16]
  418420:	ubfiz	x5, x4, #3, #32
  418424:	ldr	x8, [x6, x5]
  418428:	cmp	x8, x2
  41842c:	b.ne	41843c <ferror@plt+0x143cc>  // b.any
  418430:	cmp	x2, x1
  418434:	csel	x1, x1, xzr, ne  // ne = any
  418438:	str	x1, [x6, x5]
  41843c:	ldr	x1, [x6, x5]
  418440:	cbnz	x1, 41849c <ferror@plt+0x1442c>
  418444:	stp	x2, x2, [x2, #16]
  418448:	str	x2, [x6, x5]
  41844c:	cbnz	w3, 4184b0 <ferror@plt+0x14440>
  418450:	ldp	x1, x3, [x2, #16]
  418454:	str	x3, [x1, #24]
  418458:	str	x1, [x3, #16]
  41845c:	ubfiz	x3, x4, #3, #32
  418460:	ldr	x4, [x7, #104]
  418464:	ldr	x5, [x4, x3]
  418468:	cmp	x5, x2
  41846c:	b.ne	41847c <ferror@plt+0x1440c>  // b.any
  418470:	cmp	x2, x1
  418474:	csel	x1, x1, xzr, ne  // ne = any
  418478:	str	x1, [x4, x3]
  41847c:	b	403c60 <free@plt>
  418480:	stp	x29, x30, [sp, #-16]!
  418484:	adrp	x1, 436000 <ferror@plt+0x31f90>
  418488:	adrp	x0, 436000 <ferror@plt+0x31f90>
  41848c:	mov	x29, sp
  418490:	add	x1, x1, #0xa25
  418494:	add	x0, x0, #0xa3c
  418498:	bl	4181f8 <ferror@plt+0x14188>
  41849c:	ldr	x8, [x1, #24]
  4184a0:	str	x2, [x1, #24]
  4184a4:	str	x2, [x8, #16]
  4184a8:	stp	x1, x8, [x2, #16]
  4184ac:	b	418448 <ferror@plt+0x143d8>
  4184b0:	ret
  4184b4:	stp	x29, x30, [sp, #-80]!
  4184b8:	mov	x29, sp
  4184bc:	stp	x19, x20, [sp, #16]
  4184c0:	stp	x21, x22, [sp, #32]
  4184c4:	stp	x23, x24, [sp, #48]
  4184c8:	stp	x25, x26, [sp, #64]
  4184cc:	cbnz	x0, 4184f0 <ferror@plt+0x14480>
  4184d0:	mov	w19, #0x1                   	// #1
  4184d4:	mov	w0, w19
  4184d8:	ldp	x19, x20, [sp, #16]
  4184dc:	ldp	x21, x22, [sp, #32]
  4184e0:	ldp	x23, x24, [sp, #48]
  4184e4:	ldp	x25, x26, [sp, #64]
  4184e8:	ldp	x29, x30, [sp], #80
  4184ec:	ret
  4184f0:	mov	x23, #0xe609                	// #58889
  4184f4:	mov	x20, x0
  4184f8:	movk	x23, #0xf, lsl #16
  4184fc:	mov	x25, x1
  418500:	mov	x1, #0xffd                 	// #4093
  418504:	adrp	x22, 48d000 <ferror@plt+0x88f90>
  418508:	udiv	x0, x0, x23
  41850c:	add	x22, x22, #0xd98
  418510:	udiv	x23, x0, x1
  418514:	msub	x23, x23, x1, x0
  418518:	mov	x0, #0x1ff                 	// #511
  41851c:	udiv	x21, x20, x0
  418520:	msub	x21, x21, x0, x20
  418524:	add	x0, x22, #0x78
  418528:	bl	427b3c <ferror@plt+0x23acc>
  41852c:	ldr	x0, [x22, #128]
  418530:	cbz	x0, 4185a8 <ferror@plt+0x14538>
  418534:	ldr	x7, [x0, x23, lsl #3]
  418538:	cbz	x7, 4185a8 <ferror@plt+0x14538>
  41853c:	add	x8, x7, x21, lsl #4
  418540:	lsl	x9, x21, #4
  418544:	mov	x1, x20
  418548:	mov	x0, x8
  41854c:	bl	418160 <ferror@plt+0x140f0>
  418550:	cbz	x0, 4185a8 <ferror@plt+0x14538>
  418554:	ldr	x2, [x7, x9]
  418558:	ldr	w1, [x8, #8]
  41855c:	add	x1, x2, x1, lsl #4
  418560:	cmp	x0, x1
  418564:	b.cs	4185a8 <ferror@plt+0x14538>  // b.hs, b.nlast
  418568:	ldr	x1, [x0]
  41856c:	cmp	x20, x1
  418570:	b.ne	4185a8 <ferror@plt+0x14538>  // b.any
  418574:	ldr	x24, [x0, #8]
  418578:	mov	w19, #0x1                   	// #1
  41857c:	add	x0, x22, #0x78
  418580:	bl	427b64 <ferror@plt+0x23af4>
  418584:	cbnz	w19, 4185b4 <ferror@plt+0x14544>
  418588:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41858c:	mov	x3, x25
  418590:	mov	x2, x20
  418594:	adrp	x1, 436000 <ferror@plt+0x31f90>
  418598:	ldr	x0, [x0, #2376]
  41859c:	add	x1, x1, #0xa51
  4185a0:	bl	404020 <fprintf@plt>
  4185a4:	b	4184d4 <ferror@plt+0x14464>
  4185a8:	mov	x24, #0x0                   	// #0
  4185ac:	mov	w19, #0x0                   	// #0
  4185b0:	b	41857c <ferror@plt+0x1450c>
  4185b4:	cmp	x25, x24
  4185b8:	b.eq	4185ec <ferror@plt+0x1457c>  // b.none
  4185bc:	orr	x0, x25, x24
  4185c0:	cbz	x0, 4185ec <ferror@plt+0x1457c>
  4185c4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4185c8:	mov	x4, x25
  4185cc:	mov	x3, x24
  4185d0:	mov	x2, x20
  4185d4:	ldr	x0, [x0, #2376]
  4185d8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4185dc:	mov	w19, #0x0                   	// #0
  4185e0:	add	x1, x1, #0xa9a
  4185e4:	bl	404020 <fprintf@plt>
  4185e8:	b	4184d4 <ferror@plt+0x14464>
  4185ec:	add	x0, x22, #0x78
  4185f0:	bl	427b3c <ferror@plt+0x23acc>
  4185f4:	ldr	x26, [x22, #128]
  4185f8:	cbz	x26, 418694 <ferror@plt+0x14624>
  4185fc:	lsl	x23, x23, #3
  418600:	ldr	x7, [x26, x23]
  418604:	cbz	x7, 418694 <ferror@plt+0x14624>
  418608:	lsl	x24, x21, #4
  41860c:	add	x21, x7, x21, lsl #4
  418610:	mov	x1, x20
  418614:	mov	x0, x21
  418618:	bl	418160 <ferror@plt+0x140f0>
  41861c:	cbz	x0, 418694 <ferror@plt+0x14624>
  418620:	ldr	w2, [x21, #8]
  418624:	ldr	x3, [x7, x24]
  418628:	ubfiz	x4, x2, #4, #32
  41862c:	add	x4, x3, x4
  418630:	cmp	x0, x4
  418634:	b.cs	418694 <ferror@plt+0x14624>  // b.hs, b.nlast
  418638:	ldr	x4, [x0]
  41863c:	cmp	x20, x4
  418640:	b.ne	418694 <ferror@plt+0x14624>  // b.any
  418644:	sub	x3, x0, x3
  418648:	sub	w2, w2, #0x1
  41864c:	str	w2, [x21, #8]
  418650:	add	x1, x0, #0x10
  418654:	asr	x3, x3, #4
  418658:	sub	w2, w2, w3
  41865c:	lsl	x2, x2, #4
  418660:	bl	403530 <memmove@plt>
  418664:	ldr	x0, [x26, x23]
  418668:	add	x1, x0, x24
  41866c:	ldr	w1, [x1, #8]
  418670:	cbnz	w1, 418684 <ferror@plt+0x14614>
  418674:	ldr	x0, [x0, x24]
  418678:	bl	403c60 <free@plt>
  41867c:	ldr	x0, [x26, x23]
  418680:	str	xzr, [x0, x24]
  418684:	add	x0, x22, #0x78
  418688:	bl	427b64 <ferror@plt+0x23af4>
  41868c:	cbnz	w19, 4184d0 <ferror@plt+0x14460>
  418690:	b	418588 <ferror@plt+0x14518>
  418694:	mov	w19, #0x0                   	// #0
  418698:	b	418684 <ferror@plt+0x14614>
  41869c:	stp	x29, x30, [sp, #-80]!
  4186a0:	mov	x29, sp
  4186a4:	stp	x19, x20, [sp, #16]
  4186a8:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  4186ac:	add	x20, x20, #0xd98
  4186b0:	stp	x21, x22, [sp, #32]
  4186b4:	mov	w21, w0
  4186b8:	add	x0, sp, #0x48
  4186bc:	str	x23, [sp, #48]
  4186c0:	mov	x23, x2
  4186c4:	str	x1, [sp, #72]
  4186c8:	bl	4181cc <ferror@plt+0x1415c>
  4186cc:	mov	x19, x0
  4186d0:	add	x0, sp, #0x48
  4186d4:	bl	4181cc <ferror@plt+0x1415c>
  4186d8:	mov	x3, x0
  4186dc:	add	x0, sp, #0x48
  4186e0:	ubfiz	x22, x21, #3, #32
  4186e4:	bl	4181cc <ferror@plt+0x1415c>
  4186e8:	mov	x4, x0
  4186ec:	add	x0, sp, #0x48
  4186f0:	bl	4181cc <ferror@plt+0x1415c>
  4186f4:	ldr	x1, [sp, #72]
  4186f8:	str	x1, [x0]
  4186fc:	str	x0, [x4]
  418700:	add	x0, x20, #0x38
  418704:	str	x4, [x3]
  418708:	str	x3, [x19]
  41870c:	bl	427b3c <ferror@plt+0x23acc>
  418710:	ldr	x0, [x20, #64]
  418714:	ldr	x0, [x0, x22]
  418718:	cbz	x0, 418838 <ferror@plt+0x147c8>
  41871c:	ldr	x1, [x0, #8]
  418720:	ldr	x2, [x1]
  418724:	ldr	x2, [x2]
  418728:	str	x19, [x2, #8]
  41872c:	str	x19, [x0, #8]
  418730:	str	x1, [x19, #8]
  418734:	ldr	x1, [x19]
  418738:	ldr	x1, [x1]
  41873c:	str	x0, [x1, #8]
  418740:	ldr	x0, [x1]
  418744:	str	x23, [x0, #8]
  418748:	bl	41834c <ferror@plt+0x142dc>
  41874c:	ldr	x0, [x19]
  418750:	ldr	x3, [x20, #64]
  418754:	ldr	w5, [x20, #88]
  418758:	ldr	x7, [x20, #32]
  41875c:	mov	w1, w5
  418760:	str	x1, [x0, #8]
  418764:	add	x8, x3, x22
  418768:	str	x19, [x3, x22]
  41876c:	ldr	x0, [x19, #8]
  418770:	mov	x19, #0x0                   	// #0
  418774:	str	x0, [sp, #72]
  418778:	ldr	x0, [sp, #72]
  41877c:	ldr	x2, [x0]
  418780:	ldr	x1, [x2, #8]
  418784:	sub	w1, w5, w1
  418788:	cmp	x1, x7
  41878c:	b.cc	4187d0 <ferror@plt+0x14760>  // b.lo, b.ul, b.last
  418790:	ldr	x1, [x0, #8]
  418794:	ldr	x4, [x2]
  418798:	ldr	x9, [x1]
  41879c:	ldr	x6, [x4, #8]
  4187a0:	ldr	x9, [x9]
  4187a4:	str	x6, [x9, #8]
  4187a8:	str	x1, [x6, #8]
  4187ac:	str	xzr, [x4, #8]
  4187b0:	ldr	x4, [x4]
  4187b4:	str	xzr, [x4, #8]
  4187b8:	str	xzr, [x2, #8]
  4187bc:	str	x19, [x0, #8]
  4187c0:	ldr	x19, [x8]
  4187c4:	cmp	x0, x19
  4187c8:	b.ne	418844 <ferror@plt+0x147d4>  // b.any
  4187cc:	str	xzr, [x3, x22]
  4187d0:	add	x0, x20, #0x38
  4187d4:	bl	427b64 <ferror@plt+0x23af4>
  4187d8:	cbz	x19, 418824 <ferror@plt+0x147b4>
  4187dc:	add	w21, w21, #0x1
  4187e0:	add	x0, x20, #0x60
  4187e4:	lsl	x21, x21, #4
  4187e8:	bl	427b3c <ferror@plt+0x23acc>
  4187ec:	mov	x0, x19
  4187f0:	str	x19, [sp, #72]
  4187f4:	ldr	x19, [x19, #8]
  4187f8:	str	xzr, [x0, #8]
  4187fc:	add	x0, sp, #0x48
  418800:	bl	4181cc <ferror@plt+0x1415c>
  418804:	mov	x1, x0
  418808:	mov	x0, x21
  41880c:	bl	4183a4 <ferror@plt+0x14334>
  418810:	ldr	x0, [sp, #72]
  418814:	cbnz	x0, 4187fc <ferror@plt+0x1478c>
  418818:	cbnz	x19, 4187ec <ferror@plt+0x1477c>
  41881c:	add	x0, x20, #0x60
  418820:	bl	427b64 <ferror@plt+0x23af4>
  418824:	ldp	x19, x20, [sp, #16]
  418828:	ldp	x21, x22, [sp, #32]
  41882c:	ldr	x23, [sp, #48]
  418830:	ldp	x29, x30, [sp], #80
  418834:	ret
  418838:	mov	x1, x19
  41883c:	mov	x0, x19
  418840:	b	418720 <ferror@plt+0x146b0>
  418844:	mov	x19, x0
  418848:	str	x1, [sp, #72]
  41884c:	b	418778 <ferror@plt+0x14708>
  418850:	stp	x29, x30, [sp, #-48]!
  418854:	mov	x29, sp
  418858:	stp	x19, x20, [sp, #16]
  41885c:	mov	x19, x0
  418860:	mov	w0, w1
  418864:	ubfiz	x20, x0, #4, #32
  418868:	ldr	x1, [x19, x20]
  41886c:	str	x21, [sp, #32]
  418870:	add	x21, x19, x20
  418874:	ldr	x2, [x21, #8]
  418878:	bl	41869c <ferror@plt+0x1462c>
  41887c:	str	xzr, [x19, x20]
  418880:	ldp	x19, x20, [sp, #16]
  418884:	str	xzr, [x21, #8]
  418888:	ldr	x21, [sp, #32]
  41888c:	ldp	x29, x30, [sp], #48
  418890:	ret
  418894:	stp	x29, x30, [sp, #-112]!
  418898:	mov	x29, sp
  41889c:	stp	x19, x20, [sp, #16]
  4188a0:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  4188a4:	add	x20, x20, #0xd98
  4188a8:	stp	x23, x24, [sp, #48]
  4188ac:	add	x20, x20, #0x60
  4188b0:	mov	x19, #0x0                   	// #0
  4188b4:	ldur	x23, [x20, #-88]
  4188b8:	stp	x21, x22, [sp, #32]
  4188bc:	mov	x22, x0
  4188c0:	sub	x23, x23, #0x30
  4188c4:	stp	x25, x26, [sp, #64]
  4188c8:	add	x26, sp, #0x60
  4188cc:	ubfx	x23, x23, #7, #32
  4188d0:	str	x27, [sp, #80]
  4188d4:	mov	w27, w19
  4188d8:	cmp	w23, w19
  4188dc:	b.hi	418900 <ferror@plt+0x14890>  // b.pmore
  4188e0:	mov	x0, x22
  4188e4:	ldp	x19, x20, [sp, #16]
  4188e8:	ldp	x21, x22, [sp, #32]
  4188ec:	ldp	x23, x24, [sp, #48]
  4188f0:	ldp	x25, x26, [sp, #64]
  4188f4:	ldr	x27, [sp, #80]
  4188f8:	ldp	x29, x30, [sp], #112
  4188fc:	b	4110d0 <ferror@plt+0xd060>
  418900:	ldr	x0, [x22]
  418904:	add	w25, w19, #0x1
  418908:	mov	x24, #0x0                   	// #0
  41890c:	lsl	x25, x25, #4
  418910:	add	x0, x0, x19, lsl #4
  418914:	str	x0, [sp, #96]
  418918:	ldr	x0, [x22, #8]
  41891c:	add	x0, x0, x19, lsl #4
  418920:	str	x0, [sp, #104]
  418924:	ldr	x21, [x26, x24, lsl #3]
  418928:	ldr	x2, [x21, #8]
  41892c:	cmp	x2, #0x3
  418930:	b.ls	418954 <ferror@plt+0x148e4>  // b.plast
  418934:	ldr	x1, [x21]
  418938:	mov	w0, w27
  41893c:	bl	41869c <ferror@plt+0x1462c>
  418940:	cbz	x24, 41894c <ferror@plt+0x148dc>
  418944:	add	x19, x19, #0x1
  418948:	b	4188d4 <ferror@plt+0x14864>
  41894c:	mov	x24, #0x1                   	// #1
  418950:	b	418924 <ferror@plt+0x148b4>
  418954:	mov	x0, x20
  418958:	bl	427b3c <ferror@plt+0x23acc>
  41895c:	ldr	x0, [x21]
  418960:	cbnz	x0, 418970 <ferror@plt+0x14900>
  418964:	mov	x0, x20
  418968:	bl	427b64 <ferror@plt+0x23af4>
  41896c:	b	418940 <ferror@plt+0x148d0>
  418970:	mov	x0, x21
  418974:	bl	4181cc <ferror@plt+0x1415c>
  418978:	mov	x1, x0
  41897c:	mov	x0, x25
  418980:	bl	4183a4 <ferror@plt+0x14334>
  418984:	b	41895c <ferror@plt+0x148ec>
  418988:	stp	x29, x30, [sp, #-80]!
  41898c:	mov	x29, sp
  418990:	str	x21, [sp, #32]
  418994:	adrp	x21, 48d000 <ferror@plt+0x88f90>
  418998:	add	x21, x21, #0x7a0
  41899c:	stp	x19, x20, [sp, #16]
  4189a0:	mov	x0, x21
  4189a4:	bl	427eac <ferror@plt+0x23e3c>
  4189a8:	cbnz	x0, 418b60 <ferror@plt+0x14af0>
  4189ac:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  4189b0:	add	x19, x20, #0xd98
  4189b4:	add	x0, x19, #0x88
  4189b8:	bl	427b3c <ferror@plt+0x23acc>
  4189bc:	ldr	x0, [x19, #144]
  4189c0:	cbnz	x0, 418ac8 <ferror@plt+0x14a58>
  4189c4:	mov	w0, #0x1e                  	// #30
  4189c8:	bl	403e50 <sysconf@plt>
  4189cc:	str	x0, [x19, #144]
  4189d0:	cmp	x0, #0x1ff
  4189d4:	b.hi	4189ec <ferror@plt+0x1497c>  // b.pmore
  4189d8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4189dc:	add	x1, x1, #0xaf8
  4189e0:	adrp	x0, 436000 <ferror@plt+0x31f90>
  4189e4:	add	x0, x0, #0xa3c
  4189e8:	bl	4181f8 <ferror@plt+0x14188>
  4189ec:	sub	x1, x0, #0x1
  4189f0:	tst	x1, x0
  4189f4:	b.eq	418a04 <ferror@plt+0x14994>  // b.none
  4189f8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4189fc:	add	x1, x1, #0xb1c
  418a00:	b	4189e0 <ferror@plt+0x14970>
  418a04:	ldp	x0, x1, [x21, #32]
  418a08:	stp	x0, x1, [x19, #16]
  418a0c:	ldp	x0, x1, [x21, #48]
  418a10:	stp	x0, x1, [x19, #32]
  418a14:	adrp	x0, 436000 <ferror@plt+0x31f90>
  418a18:	add	x0, x0, #0xb47
  418a1c:	bl	403f70 <getenv@plt>
  418a20:	cbz	x0, 418a60 <ferror@plt+0x149f0>
  418a24:	adrp	x1, 436000 <ferror@plt+0x31f90>
  418a28:	add	x1, x1, #0xbf8
  418a2c:	ldp	x2, x3, [x1]
  418a30:	stp	x2, x3, [sp, #48]
  418a34:	ldp	x2, x3, [x1, #16]
  418a38:	add	x1, sp, #0x30
  418a3c:	stp	x2, x3, [sp, #64]
  418a40:	mov	w2, #0x2                   	// #2
  418a44:	bl	4308b8 <ferror@plt+0x2c848>
  418a48:	tbz	w0, #0, 418a54 <ferror@plt+0x149e4>
  418a4c:	mov	w1, #0x1                   	// #1
  418a50:	str	w1, [x19, #16]
  418a54:	tbz	w0, #1, 418a60 <ferror@plt+0x149f0>
  418a58:	mov	w0, #0x1                   	// #1
  418a5c:	str	w0, [x19, #24]
  418a60:	ldr	x0, [x19, #144]
  418a64:	mov	x1, #0x2000                	// #8192
  418a68:	cmp	x0, #0x2, lsl #12
  418a6c:	csel	x0, x0, x1, cs  // cs = hs, nlast
  418a70:	mov	x1, #0x80                  	// #128
  418a74:	str	x1, [x20, #3480]
  418a78:	ldr	w1, [x19, #16]
  418a7c:	str	x0, [x19, #8]
  418a80:	cbz	w1, 418b18 <ferror@plt+0x14aa8>
  418a84:	stp	xzr, xzr, [x19, #64]
  418a88:	str	xzr, [x19, #104]
  418a8c:	add	x0, x19, #0x38
  418a90:	bl	427af0 <ferror@plt+0x23a80>
  418a94:	mov	x0, #0x700000000           	// #30064771072
  418a98:	str	x0, [x19, #80]
  418a9c:	str	wzr, [x19, #88]
  418aa0:	add	x0, x19, #0x60
  418aa4:	bl	427af0 <ferror@plt+0x23a80>
  418aa8:	str	wzr, [x19, #112]
  418aac:	bl	41834c <ferror@plt+0x142dc>
  418ab0:	ldp	x0, x1, [x19, #8]
  418ab4:	sub	x0, x0, #0x30
  418ab8:	cmp	x1, #0x0
  418abc:	lsr	x0, x0, #3
  418ac0:	csel	x0, x0, xzr, eq  // eq = none
  418ac4:	str	x0, [x19, #48]
  418ac8:	add	x0, x19, #0x88
  418acc:	bl	427b64 <ferror@plt+0x23af4>
  418ad0:	ldr	x20, [x19, #8]
  418ad4:	sub	x20, x20, #0x30
  418ad8:	ubfx	x20, x20, #7, #32
  418adc:	lsl	x0, x20, #5
  418ae0:	add	x0, x0, #0x10
  418ae4:	bl	410fec <ferror@plt+0xcf7c>
  418ae8:	mov	x19, x0
  418aec:	add	x0, x0, #0x10
  418af0:	add	x20, x0, x20, lsl #4
  418af4:	mov	x1, x19
  418af8:	stp	x0, x20, [x19]
  418afc:	mov	x0, x21
  418b00:	bl	427ec4 <ferror@plt+0x23e54>
  418b04:	mov	x0, x19
  418b08:	ldp	x19, x20, [sp, #16]
  418b0c:	ldr	x21, [sp, #32]
  418b10:	ldp	x29, x30, [sp], #80
  418b14:	ret
  418b18:	sub	x0, x0, #0x30
  418b1c:	mov	x1, #0x4                   	// #4
  418b20:	lsr	x0, x0, #7
  418b24:	bl	41120c <ferror@plt+0xd19c>
  418b28:	str	x0, [x19, #72]
  418b2c:	mov	x1, #0x8                   	// #8
  418b30:	ldr	x0, [x19, #8]
  418b34:	sub	x0, x0, #0x30
  418b38:	lsr	x0, x0, #7
  418b3c:	bl	41120c <ferror@plt+0xd19c>
  418b40:	str	x0, [x19, #64]
  418b44:	mov	x1, #0x8                   	// #8
  418b48:	ldr	x0, [x19, #8]
  418b4c:	sub	x0, x0, #0x30
  418b50:	lsr	x0, x0, #7
  418b54:	bl	41120c <ferror@plt+0xd19c>
  418b58:	str	x0, [x19, #104]
  418b5c:	b	418a8c <ferror@plt+0x14a1c>
  418b60:	mov	x19, x0
  418b64:	b	418b04 <ferror@plt+0x14a94>
  418b68:	add	w4, w0, #0x1
  418b6c:	mov	w1, #0x50                  	// #80
  418b70:	adrp	x5, 48d000 <ferror@plt+0x88f90>
  418b74:	add	x5, x5, #0xd98
  418b78:	mov	x2, #0x4                   	// #4
  418b7c:	umull	x3, w4, w1
  418b80:	mov	x1, #0xa0                  	// #160
  418b84:	cmp	x3, #0xa0
  418b88:	csel	x3, x3, x1, cs  // cs = hs, nlast
  418b8c:	ldr	x1, [x5, #8]
  418b90:	udiv	x1, x1, x3
  418b94:	cmp	x1, #0x4
  418b98:	csel	x1, x1, x2, cs  // cs = hs, nlast
  418b9c:	ldr	x2, [x5, #72]
  418ba0:	mov	w3, w1
  418ba4:	ldr	w2, [x2, w0, uxtw #2]
  418ba8:	cbz	w2, 418bc0 <ferror@plt+0x14b50>
  418bac:	lsl	w2, w2, #6
  418bb0:	ubfiz	x0, x4, #4, #32
  418bb4:	udiv	x0, x2, x0
  418bb8:	cmp	w1, w0
  418bbc:	csel	w3, w1, w0, cs  // cs = hs, nlast
  418bc0:	mov	w0, w3
  418bc4:	ret
  418bc8:	mov	x7, x0
  418bcc:	mov	w6, w1
  418bd0:	stp	x29, x30, [sp, #-16]!
  418bd4:	mov	w0, w1
  418bd8:	mov	x29, sp
  418bdc:	bl	418b68 <ferror@plt+0x14af8>
  418be0:	ubfiz	x6, x6, #4, #32
  418be4:	add	x6, x7, x6
  418be8:	ldp	x29, x30, [sp], #16
  418bec:	ldr	x1, [x6, #8]
  418bf0:	cmp	x1, x0
  418bf4:	cset	w0, cs  // cs = hs, nlast
  418bf8:	ret
  418bfc:	stp	x29, x30, [sp, #-96]!
  418c00:	mov	x29, sp
  418c04:	stp	x19, x20, [sp, #16]
  418c08:	mov	x20, x0
  418c0c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  418c10:	stp	x23, x24, [sp, #48]
  418c14:	add	x24, x0, #0xd98
  418c18:	mov	x2, x0
  418c1c:	stp	x21, x22, [sp, #32]
  418c20:	lsr	x21, x20, #4
  418c24:	sub	w21, w21, #0x1
  418c28:	str	x25, [sp, #64]
  418c2c:	ldr	x25, [x24, #104]
  418c30:	lsl	x21, x21, #3
  418c34:	ldr	x22, [x25, x21]
  418c38:	cbz	x22, 418c44 <ferror@plt+0x14bd4>
  418c3c:	ldr	x0, [x22]
  418c40:	cbnz	x0, 418d64 <ferror@plt+0x14cf4>
  418c44:	lsl	x1, x20, #3
  418c48:	mov	w0, #0x1                   	// #1
  418c4c:	add	x1, x1, #0x2f
  418c50:	clz	x1, x1
  418c54:	ldr	x19, [x2, #3480]
  418c58:	eor	w1, w1, #0x3f
  418c5c:	add	w1, w1, #0x1
  418c60:	lsl	w1, w0, w1
  418c64:	cmp	x19, w1, sxtw
  418c68:	sxtw	x0, w1
  418c6c:	csel	x19, x19, x0, cs  // cs = hs, nlast
  418c70:	add	x0, sp, #0x58
  418c74:	sub	x2, x19, #0x10
  418c78:	mov	x1, x19
  418c7c:	bl	403990 <posix_memalign@plt>
  418c80:	mov	w23, w0
  418c84:	cbnz	w0, 418c90 <ferror@plt+0x14c20>
  418c88:	ldr	x3, [sp, #88]
  418c8c:	cbnz	x3, 418d10 <ferror@plt+0x14ca0>
  418c90:	bl	403f60 <__errno_location@plt>
  418c94:	str	w23, [x0]
  418c98:	mov	w0, w23
  418c9c:	bl	403a70 <strerror@plt>
  418ca0:	mov	x3, x0
  418ca4:	mov	w2, w19
  418ca8:	adrp	x0, 436000 <ferror@plt+0x31f90>
  418cac:	sub	w1, w19, #0x10
  418cb0:	add	x0, x0, #0xb4f
  418cb4:	bl	4181f8 <ferror@plt+0x14188>
  418cb8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  418cbc:	adrp	x0, 436000 <ferror@plt+0x31f90>
  418cc0:	add	x1, x1, #0xb80
  418cc4:	add	x0, x0, #0xa3c
  418cc8:	bl	4181f8 <ferror@plt+0x14188>
  418ccc:	ldr	w5, [x24, #112]
  418cd0:	ubfiz	x4, x5, #4, #32
  418cd4:	udiv	x6, x4, x1
  418cd8:	msub	x1, x6, x1, x4
  418cdc:	ldr	w4, [x24, #40]
  418ce0:	add	w4, w4, w5
  418ce4:	str	w4, [x24, #112]
  418ce8:	b	418d38 <ferror@plt+0x14cc8>
  418cec:	add	x1, x1, x20
  418cf0:	add	w3, w3, #0x1
  418cf4:	str	x1, [x1, x4]
  418cf8:	b	418d4c <ferror@plt+0x14cdc>
  418cfc:	ldr	x0, [x22, #24]
  418d00:	str	x2, [x22, #24]
  418d04:	str	x2, [x0, #16]
  418d08:	stp	x22, x0, [x2, #16]
  418d0c:	b	418d60 <ferror@plt+0x14cf0>
  418d10:	udiv	x0, x3, x19
  418d14:	mul	x0, x0, x19
  418d18:	cmp	x3, x0
  418d1c:	b.ne	418cb8 <ferror@plt+0x14c48>  // b.any
  418d20:	sub	x19, x19, #0x30
  418d24:	add	x2, x3, x19
  418d28:	udiv	x0, x19, x20
  418d2c:	str	wzr, [x2, #8]
  418d30:	msub	x1, x0, x20, x19
  418d34:	cbnz	x1, 418ccc <ferror@plt+0x14c5c>
  418d38:	sub	x0, x0, #0x1
  418d3c:	neg	x4, x20
  418d40:	add	x1, x3, x1
  418d44:	str	x1, [x3, x19]
  418d48:	mov	w3, #0x0                   	// #0
  418d4c:	cmp	x0, w3, uxtw
  418d50:	b.hi	418cec <ferror@plt+0x14c7c>  // b.pmore
  418d54:	str	xzr, [x1]
  418d58:	cbnz	x22, 418cfc <ferror@plt+0x14c8c>
  418d5c:	stp	x2, x2, [x2, #16]
  418d60:	str	x2, [x25, x21]
  418d64:	ldr	x1, [x25, x21]
  418d68:	ldr	x0, [x1]
  418d6c:	ldr	w2, [x1, #8]
  418d70:	ldr	x3, [x0]
  418d74:	add	w2, w2, #0x1
  418d78:	str	x3, [x1]
  418d7c:	str	w2, [x1, #8]
  418d80:	cbnz	x3, 418d8c <ferror@plt+0x14d1c>
  418d84:	ldr	x1, [x1, #16]
  418d88:	str	x1, [x25, x21]
  418d8c:	ldp	x19, x20, [sp, #16]
  418d90:	ldp	x21, x22, [sp, #32]
  418d94:	ldp	x23, x24, [sp, #48]
  418d98:	ldr	x25, [sp, #64]
  418d9c:	ldp	x29, x30, [sp], #96
  418da0:	ret
  418da4:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  418da8:	ldr	x2, [x2, #3624]
  418dac:	cbnz	x2, 418ddc <ferror@plt+0x14d6c>
  418db0:	sub	w0, w0, #0x1
  418db4:	cmp	w0, #0x3
  418db8:	b.hi	418e08 <ferror@plt+0x14d98>  // b.pmore
  418dbc:	adrp	x3, 436000 <ferror@plt+0x31f90>
  418dc0:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  418dc4:	add	x3, x3, #0xbe8
  418dc8:	add	x2, x2, #0x7a0
  418dcc:	ldrb	w0, [x3, w0, uxtw]
  418dd0:	adr	x3, 418ddc <ferror@plt+0x14d6c>
  418dd4:	add	x0, x3, w0, sxtb #2
  418dd8:	br	x0
  418ddc:	adrp	x1, 436000 <ferror@plt+0x31f90>
  418de0:	add	x1, x1, #0xbf8
  418de4:	add	x1, x1, #0x20
  418de8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  418dec:	adrp	x0, 438000 <ferror@plt+0x33f90>
  418df0:	add	x2, x2, #0xba2
  418df4:	add	x0, x0, #0x41f
  418df8:	b	412328 <ferror@plt+0xe2b8>
  418dfc:	cmp	x1, #0x0
  418e00:	cset	w0, ne  // ne = any
  418e04:	str	w0, [x2, #32]
  418e08:	ret
  418e0c:	cmp	x1, #0x0
  418e10:	cset	w0, ne  // ne = any
  418e14:	str	w0, [x2, #36]
  418e18:	b	418e08 <ferror@plt+0x14d98>
  418e1c:	str	x1, [x2, #48]
  418e20:	b	418e08 <ferror@plt+0x14d98>
  418e24:	str	w1, [x2, #56]
  418e28:	b	418e08 <ferror@plt+0x14d98>
  418e2c:	sub	w0, w0, #0x1
  418e30:	cmp	w0, #0x4
  418e34:	b.hi	418e94 <ferror@plt+0x14e24>  // b.pmore
  418e38:	adrp	x1, 436000 <ferror@plt+0x31f90>
  418e3c:	add	x1, x1, #0xbec
  418e40:	ldrb	w0, [x1, w0, uxtw]
  418e44:	adr	x1, 418e50 <ferror@plt+0x14de0>
  418e48:	add	x0, x1, w0, sxtb #2
  418e4c:	br	x0
  418e50:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  418e54:	ldrsw	x0, [x0, #1984]
  418e58:	ret
  418e5c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  418e60:	ldrsw	x0, [x0, #1988]
  418e64:	b	418e58 <ferror@plt+0x14de8>
  418e68:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  418e6c:	ldr	x0, [x0, #2000]
  418e70:	b	418e58 <ferror@plt+0x14de8>
  418e74:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  418e78:	ldr	x0, [x0, #3488]
  418e7c:	sub	x0, x0, #0x30
  418e80:	lsr	x0, x0, #7
  418e84:	b	418e58 <ferror@plt+0x14de8>
  418e88:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  418e8c:	ldr	w0, [x0, #2008]
  418e90:	b	418e58 <ferror@plt+0x14de8>
  418e94:	mov	x0, #0x0                   	// #0
  418e98:	b	418e58 <ferror@plt+0x14de8>
  418e9c:	sub	sp, sp, #0x220
  418ea0:	stp	x29, x30, [sp]
  418ea4:	mov	x29, sp
  418ea8:	str	x19, [sp, #16]
  418eac:	mov	x19, x2
  418eb0:	cbz	x2, 418ed8 <ferror@plt+0x14e68>
  418eb4:	str	wzr, [x2]
  418eb8:	cmp	w0, #0x6
  418ebc:	b.eq	418efc <ferror@plt+0x14e8c>  // b.none
  418ec0:	mov	x19, #0x0                   	// #0
  418ec4:	mov	x0, x19
  418ec8:	ldp	x29, x30, [sp]
  418ecc:	ldr	x19, [sp, #16]
  418ed0:	add	sp, sp, #0x220
  418ed4:	ret
  418ed8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  418edc:	add	x1, x1, #0xbf8
  418ee0:	add	x1, x1, #0x33
  418ee4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  418ee8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  418eec:	add	x2, x2, #0xbb5
  418ef0:	add	x0, x0, #0x41f
  418ef4:	bl	412328 <ferror@plt+0xe2b8>
  418ef8:	b	418ec4 <ferror@plt+0x14e54>
  418efc:	mov	x0, x1
  418f00:	add	x1, x1, #0x1
  418f04:	lsl	x1, x1, #4
  418f08:	str	x1, [sp, #32]
  418f0c:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  418f10:	ldr	x1, [x1, #3552]
  418f14:	ldr	w1, [x1, x0, lsl #2]
  418f18:	str	x1, [sp, #40]
  418f1c:	bl	418b68 <ferror@plt+0x14af8>
  418f20:	str	x0, [sp, #48]
  418f24:	mov	w0, #0x3                   	// #3
  418f28:	str	w0, [x19]
  418f2c:	mov	w1, #0x18                  	// #24
  418f30:	add	x0, sp, #0x20
  418f34:	bl	41a0cc <ferror@plt+0x1605c>
  418f38:	mov	x19, x0
  418f3c:	b	418ec4 <ferror@plt+0x14e54>
  418f40:	stp	x29, x30, [sp, #-112]!
  418f44:	mov	x29, sp
  418f48:	stp	x23, x24, [sp, #48]
  418f4c:	mov	x23, x0
  418f50:	stp	x21, x22, [sp, #32]
  418f54:	add	x21, x23, #0xf
  418f58:	and	x24, x21, #0xfffffffffffffff0
  418f5c:	stp	x19, x20, [sp, #16]
  418f60:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  418f64:	add	x19, x19, #0xd98
  418f68:	stp	x25, x26, [sp, #64]
  418f6c:	stp	x27, x28, [sp, #80]
  418f70:	bl	418988 <ferror@plt+0x14918>
  418f74:	mov	x22, x0
  418f78:	mov	x0, x24
  418f7c:	bl	4182f4 <ferror@plt+0x14284>
  418f80:	mov	w27, w0
  418f84:	cmp	w0, #0x1
  418f88:	b.ne	419104 <ferror@plt+0x15094>  // b.any
  418f8c:	lsr	x0, x21, #4
  418f90:	str	x0, [sp, #96]
  418f94:	ldr	w0, [sp, #96]
  418f98:	sub	w0, w0, #0x1
  418f9c:	str	x0, [sp, #104]
  418fa0:	mov	x28, x0
  418fa4:	ubfiz	x24, x0, #4, #32
  418fa8:	ldr	x0, [x22]
  418fac:	ldr	x0, [x0, x24]
  418fb0:	cbnz	x0, 419084 <ferror@plt+0x15014>
  418fb4:	mov	x0, x22
  418fb8:	mov	w1, w28
  418fbc:	bl	418130 <ferror@plt+0x140c0>
  418fc0:	ldr	x25, [x22]
  418fc4:	add	x26, x25, x24
  418fc8:	ldr	x0, [x25, x24]
  418fcc:	cbnz	x0, 419084 <ferror@plt+0x15014>
  418fd0:	add	x2, x19, #0x38
  418fd4:	mov	w0, w28
  418fd8:	ldr	x21, [x19, #72]
  418fdc:	str	xzr, [x26, #8]
  418fe0:	lsl	x20, x0, #2
  418fe4:	mov	x0, x2
  418fe8:	str	x2, [sp, #104]
  418fec:	bl	427b8c <ferror@plt+0x23b1c>
  418ff0:	ldr	x2, [sp, #104]
  418ff4:	cbz	w0, 419130 <ferror@plt+0x150c0>
  418ff8:	ldr	w0, [x19, #80]
  418ffc:	sub	w0, w0, #0x1
  419000:	cmn	w0, #0xb
  419004:	b.lt	419168 <ferror@plt+0x150f8>  // b.tstop
  419008:	str	w0, [x19, #80]
  41900c:	mov	w0, w28
  419010:	ldr	x2, [x19, #64]
  419014:	lsl	x0, x0, #3
  419018:	ldr	x20, [x2, x0]
  41901c:	cbnz	x20, 4191a8 <ferror@plt+0x15138>
  419020:	mov	w0, w28
  419024:	bl	418b68 <ferror@plt+0x14af8>
  419028:	mov	x27, x0
  41902c:	and	x28, x0, #0xffffffff
  419030:	ldr	x0, [sp, #96]
  419034:	ubfiz	x21, x0, #4, #32
  419038:	add	x0, x19, #0x38
  41903c:	bl	427b64 <ferror@plt+0x23af4>
  419040:	add	x0, x19, #0x60
  419044:	bl	427b3c <ferror@plt+0x23acc>
  419048:	mov	x0, x21
  41904c:	bl	418bfc <ferror@plt+0x14b8c>
  419050:	mov	x20, x0
  419054:	mov	x1, x0
  419058:	mov	x2, #0x1                   	// #1
  41905c:	str	xzr, [x0, #8]
  419060:	cmp	x2, x28
  419064:	b.cc	419184 <ferror@plt+0x15114>  // b.lo, b.ul, b.last
  419068:	cmp	w27, #0x0
  41906c:	str	xzr, [x1]
  419070:	csinc	x28, x28, xzr, ne  // ne = any
  419074:	add	x0, x19, #0x60
  419078:	bl	427b64 <ferror@plt+0x23af4>
  41907c:	str	x28, [x26, #8]
  419080:	str	x20, [x25, x24]
  419084:	ldr	x0, [x22]
  419088:	add	x24, x0, x24
  41908c:	mov	x0, x24
  419090:	bl	4181cc <ferror@plt+0x1415c>
  419094:	mov	x21, x0
  419098:	ldr	x0, [x24, #8]
  41909c:	cbz	x0, 4190a8 <ferror@plt+0x15038>
  4190a0:	sub	x0, x0, #0x1
  4190a4:	str	x0, [x24, #8]
  4190a8:	ldr	w0, [x19, #24]
  4190ac:	cbz	w0, 4192ec <ferror@plt+0x1527c>
  4190b0:	cbz	x21, 4192ec <ferror@plt+0x1527c>
  4190b4:	mov	x20, #0xe609                	// #58889
  4190b8:	add	x0, x19, #0x78
  4190bc:	movk	x20, #0xf, lsl #16
  4190c0:	bl	427b3c <ferror@plt+0x23acc>
  4190c4:	mov	x0, #0xffd                 	// #4093
  4190c8:	udiv	x1, x21, x20
  4190cc:	udiv	x20, x1, x0
  4190d0:	msub	x20, x20, x0, x1
  4190d4:	mov	x1, #0x1ff                 	// #511
  4190d8:	udiv	x22, x21, x1
  4190dc:	msub	x22, x22, x1, x21
  4190e0:	ldr	x1, [x19, #128]
  4190e4:	cbnz	x1, 419210 <ferror@plt+0x151a0>
  4190e8:	mov	x1, #0x8                   	// #8
  4190ec:	bl	4039b0 <calloc@plt>
  4190f0:	str	x0, [x19, #128]
  4190f4:	cbnz	x0, 419210 <ferror@plt+0x151a0>
  4190f8:	bl	403f60 <__errno_location@plt>
  4190fc:	ldr	w0, [x0]
  419100:	bl	4182d8 <ferror@plt+0x14268>
  419104:	cmp	w0, #0x2
  419108:	b.ne	419200 <ferror@plt+0x15190>  // b.any
  41910c:	add	x20, x19, #0x60
  419110:	mov	x0, x20
  419114:	bl	427b3c <ferror@plt+0x23acc>
  419118:	mov	x0, x24
  41911c:	bl	418bfc <ferror@plt+0x14b8c>
  419120:	mov	x21, x0
  419124:	mov	x0, x20
  419128:	bl	427b64 <ferror@plt+0x23af4>
  41912c:	b	4190a8 <ferror@plt+0x15038>
  419130:	mov	x0, x2
  419134:	bl	427b3c <ferror@plt+0x23acc>
  419138:	ldr	w0, [x19, #80]
  41913c:	add	w0, w0, #0x1
  419140:	cmp	w0, #0x0
  419144:	b.le	419008 <ferror@plt+0x14f98>
  419148:	str	wzr, [x19, #80]
  41914c:	mov	w2, #0x100                 	// #256
  419150:	ldr	w0, [x21, x20]
  419154:	add	w0, w0, #0x1
  419158:	cmp	w0, #0x100
  41915c:	csel	w0, w0, w2, ls  // ls = plast
  419160:	str	w0, [x21, x20]
  419164:	b	41900c <ferror@plt+0x14f9c>
  419168:	str	wzr, [x19, #80]
  41916c:	ldr	w2, [x21, x20]
  419170:	cmp	w2, #0x0
  419174:	csel	w2, w2, w27, ne  // ne = any
  419178:	sub	w2, w2, #0x1
  41917c:	str	w2, [x21, x20]
  419180:	b	41900c <ferror@plt+0x14f9c>
  419184:	mov	x0, x21
  419188:	stp	x1, x2, [sp, #96]
  41918c:	bl	418bfc <ferror@plt+0x14b8c>
  419190:	ldp	x1, x2, [sp, #96]
  419194:	str	x0, [x1]
  419198:	str	xzr, [x0, #8]
  41919c:	mov	x1, x0
  4191a0:	add	x2, x2, #0x1
  4191a4:	b	419060 <ferror@plt+0x14ff0>
  4191a8:	ldp	x1, x3, [x20]
  4191ac:	ldr	x4, [x3]
  4191b0:	ldr	x1, [x1]
  4191b4:	ldr	x4, [x4]
  4191b8:	ldr	x1, [x1, #8]
  4191bc:	str	x1, [x4, #8]
  4191c0:	cmp	x20, x1
  4191c4:	str	x3, [x1, #8]
  4191c8:	csel	x1, x1, xzr, ne  // ne = any
  4191cc:	str	x1, [x2, x0]
  4191d0:	add	x0, x19, #0x38
  4191d4:	bl	427b64 <ferror@plt+0x23af4>
  4191d8:	ldr	x0, [x20]
  4191dc:	ldr	x2, [x0]
  4191e0:	ldr	x1, [x2]
  4191e4:	ldr	x3, [x1, #8]
  4191e8:	str	x3, [x26, #8]
  4191ec:	str	xzr, [x20, #8]
  4191f0:	str	xzr, [x2, #8]
  4191f4:	str	xzr, [x1, #8]
  4191f8:	str	xzr, [x0, #8]
  4191fc:	b	419080 <ferror@plt+0x15010>
  419200:	mov	x0, x23
  419204:	bl	410f8c <ferror@plt+0xcf1c>
  419208:	mov	x21, x0
  41920c:	b	4190a8 <ferror@plt+0x15038>
  419210:	ldr	x25, [x19, #128]
  419214:	lsl	x20, x20, #3
  419218:	ldr	x0, [x25, x20]
  41921c:	cbnz	x0, 419234 <ferror@plt+0x151c4>
  419220:	mov	x1, #0x10                  	// #16
  419224:	mov	x0, #0x1ff                 	// #511
  419228:	bl	4039b0 <calloc@plt>
  41922c:	str	x0, [x25, x20]
  419230:	cbz	x0, 4190f8 <ferror@plt+0x15088>
  419234:	ldr	x26, [x25, x20]
  419238:	lsl	x24, x22, #4
  41923c:	mov	x1, x21
  419240:	add	x22, x26, x22, lsl #4
  419244:	mov	x0, x22
  419248:	bl	418160 <ferror@plt+0x140f0>
  41924c:	mov	x20, x0
  419250:	ldr	w2, [x22, #8]
  419254:	ldr	x0, [x26, x24]
  419258:	cbz	x20, 419278 <ferror@plt+0x15208>
  41925c:	ubfiz	x1, x2, #4, #32
  419260:	add	x1, x0, x1
  419264:	cmp	x20, x1
  419268:	b.cs	419278 <ferror@plt+0x15208>  // b.hs, b.nlast
  41926c:	ldr	x1, [x20]
  419270:	cmp	x21, x1
  419274:	b.eq	4192e0 <ferror@plt+0x15270>  // b.none
  419278:	sub	x20, x20, x0
  41927c:	add	w1, w2, #0x1
  419280:	asr	x25, x20, #4
  419284:	lsl	w1, w1, #4
  419288:	cmp	w25, w2
  41928c:	b.ls	4192a4 <ferror@plt+0x15234>  // b.plast
  419290:	adrp	x1, 436000 <ferror@plt+0x31f90>
  419294:	adrp	x0, 436000 <ferror@plt+0x31f90>
  419298:	add	x1, x1, #0xbc6
  41929c:	add	x0, x0, #0xa3c
  4192a0:	bl	4181f8 <ferror@plt+0x14188>
  4192a4:	bl	403a30 <realloc@plt>
  4192a8:	str	x0, [x26, x24]
  4192ac:	mov	x20, x0
  4192b0:	cbz	x0, 4190f8 <ferror@plt+0x15088>
  4192b4:	ldr	w2, [x22, #8]
  4192b8:	ubfiz	x0, x25, #4, #32
  4192bc:	add	x20, x20, x0
  4192c0:	sub	w2, w2, w25
  4192c4:	mov	x1, x20
  4192c8:	add	x0, x20, #0x10
  4192cc:	lsl	x2, x2, #4
  4192d0:	bl	403530 <memmove@plt>
  4192d4:	ldr	w0, [x22, #8]
  4192d8:	add	w0, w0, #0x1
  4192dc:	str	w0, [x22, #8]
  4192e0:	stp	x21, x23, [x20]
  4192e4:	add	x0, x19, #0x78
  4192e8:	bl	427b64 <ferror@plt+0x23af4>
  4192ec:	mov	x0, x21
  4192f0:	ldp	x19, x20, [sp, #16]
  4192f4:	ldp	x21, x22, [sp, #32]
  4192f8:	ldp	x23, x24, [sp, #48]
  4192fc:	ldp	x25, x26, [sp, #64]
  419300:	ldp	x27, x28, [sp, #80]
  419304:	ldp	x29, x30, [sp], #112
  419308:	ret
  41930c:	stp	x29, x30, [sp, #-32]!
  419310:	mov	x29, sp
  419314:	stp	x19, x20, [sp, #16]
  419318:	mov	x20, x0
  41931c:	bl	418f40 <ferror@plt+0x14ed0>
  419320:	mov	x19, x0
  419324:	cbz	x0, 419334 <ferror@plt+0x152c4>
  419328:	mov	x2, x20
  41932c:	mov	w1, #0x0                   	// #0
  419330:	bl	403940 <memset@plt>
  419334:	mov	x0, x19
  419338:	ldp	x19, x20, [sp, #16]
  41933c:	ldp	x29, x30, [sp], #32
  419340:	ret
  419344:	stp	x29, x30, [sp, #-48]!
  419348:	mov	x29, sp
  41934c:	stp	x19, x20, [sp, #16]
  419350:	mov	x20, x1
  419354:	str	x21, [sp, #32]
  419358:	mov	x21, x0
  41935c:	bl	418f40 <ferror@plt+0x14ed0>
  419360:	mov	x19, x0
  419364:	cbz	x0, 419374 <ferror@plt+0x15304>
  419368:	mov	x2, x21
  41936c:	mov	x1, x20
  419370:	bl	403510 <memcpy@plt>
  419374:	mov	x0, x19
  419378:	ldp	x19, x20, [sp, #16]
  41937c:	ldr	x21, [sp, #32]
  419380:	ldp	x29, x30, [sp], #48
  419384:	ret
  419388:	stp	x29, x30, [sp, #-80]!
  41938c:	mov	x29, sp
  419390:	stp	x19, x20, [sp, #16]
  419394:	add	x19, x0, #0xf
  419398:	mov	x20, x1
  41939c:	stp	x23, x24, [sp, #48]
  4193a0:	and	x23, x19, #0xfffffffffffffff0
  4193a4:	stp	x21, x22, [sp, #32]
  4193a8:	mov	x22, x0
  4193ac:	mov	x0, x23
  4193b0:	str	x25, [sp, #64]
  4193b4:	bl	4182f4 <ferror@plt+0x14284>
  4193b8:	cbz	x20, 4194cc <ferror@plt+0x1545c>
  4193bc:	adrp	x21, 48d000 <ferror@plt+0x88f90>
  4193c0:	add	x21, x21, #0xd98
  4193c4:	mov	w24, w0
  4193c8:	ldr	w0, [x21, #24]
  4193cc:	cbz	w0, 4193e4 <ferror@plt+0x15374>
  4193d0:	mov	x1, x22
  4193d4:	mov	x0, x20
  4193d8:	bl	4184b4 <ferror@plt+0x14444>
  4193dc:	cbnz	w0, 4193e4 <ferror@plt+0x15374>
  4193e0:	bl	403b10 <abort@plt>
  4193e4:	cmp	w24, #0x1
  4193e8:	adrp	x25, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  4193ec:	b.eq	419444 <ferror@plt+0x153d4>  // b.none
  4193f0:	ldr	w0, [x25, #68]
  4193f4:	cmp	w24, #0x2
  4193f8:	b.ne	4194e4 <ferror@plt+0x15474>  // b.any
  4193fc:	cbz	w0, 419410 <ferror@plt+0x153a0>
  419400:	mov	x2, x23
  419404:	mov	x0, x20
  419408:	mov	w1, #0x0                   	// #0
  41940c:	bl	403940 <memset@plt>
  419410:	add	x21, x21, #0x60
  419414:	mov	x0, x21
  419418:	bl	427b3c <ferror@plt+0x23acc>
  41941c:	mov	x1, x20
  419420:	mov	x0, x23
  419424:	bl	4183a4 <ferror@plt+0x14334>
  419428:	mov	x0, x21
  41942c:	ldp	x19, x20, [sp, #16]
  419430:	ldp	x21, x22, [sp, #32]
  419434:	ldp	x23, x24, [sp, #48]
  419438:	ldr	x25, [sp, #64]
  41943c:	ldp	x29, x30, [sp], #80
  419440:	b	427b64 <ferror@plt+0x23af4>
  419444:	bl	418988 <ferror@plt+0x14918>
  419448:	mov	x21, x0
  41944c:	ldr	x0, [x0, #8]
  419450:	lsr	x19, x19, #4
  419454:	sub	w19, w19, #0x1
  419458:	mov	w1, w19
  41945c:	bl	418bc8 <ferror@plt+0x14b58>
  419460:	cbz	w0, 419490 <ferror@plt+0x15420>
  419464:	mov	w1, w19
  419468:	mov	x0, x21
  41946c:	bl	418130 <ferror@plt+0x140c0>
  419470:	ldr	x8, [x21, #8]
  419474:	mov	w1, w19
  419478:	mov	x0, x8
  41947c:	bl	418bc8 <ferror@plt+0x14b58>
  419480:	cbz	w0, 419490 <ferror@plt+0x15420>
  419484:	mov	w1, w19
  419488:	mov	x0, x8
  41948c:	bl	418850 <ferror@plt+0x147e0>
  419490:	ldr	w0, [x25, #68]
  419494:	cbz	w0, 4194a8 <ferror@plt+0x15438>
  419498:	mov	x2, x23
  41949c:	mov	x0, x20
  4194a0:	mov	w1, #0x0                   	// #0
  4194a4:	bl	403940 <memset@plt>
  4194a8:	ldr	x0, [x21, #8]
  4194ac:	ubfiz	x19, x19, #4, #32
  4194b0:	add	x1, x0, x19
  4194b4:	ldr	x2, [x0, x19]
  4194b8:	stp	x2, xzr, [x20]
  4194bc:	str	x20, [x0, x19]
  4194c0:	ldr	x0, [x1, #8]
  4194c4:	add	x0, x0, #0x1
  4194c8:	str	x0, [x1, #8]
  4194cc:	ldp	x19, x20, [sp, #16]
  4194d0:	ldp	x21, x22, [sp, #32]
  4194d4:	ldp	x23, x24, [sp, #48]
  4194d8:	ldr	x25, [sp, #64]
  4194dc:	ldp	x29, x30, [sp], #80
  4194e0:	ret
  4194e4:	cbz	w0, 4194f8 <ferror@plt+0x15488>
  4194e8:	mov	x2, x22
  4194ec:	mov	x0, x20
  4194f0:	mov	w1, #0x0                   	// #0
  4194f4:	bl	403940 <memset@plt>
  4194f8:	mov	x0, x20
  4194fc:	ldp	x19, x20, [sp, #16]
  419500:	ldp	x21, x22, [sp, #32]
  419504:	ldp	x23, x24, [sp, #48]
  419508:	ldr	x25, [sp, #64]
  41950c:	ldp	x29, x30, [sp], #80
  419510:	b	4110d0 <ferror@plt+0xd060>
  419514:	stp	x29, x30, [sp, #-96]!
  419518:	mov	x29, sp
  41951c:	stp	x19, x20, [sp, #16]
  419520:	add	x20, x0, #0xf
  419524:	mov	x19, x1
  419528:	stp	x23, x24, [sp, #48]
  41952c:	and	x23, x20, #0xfffffffffffffff0
  419530:	stp	x21, x22, [sp, #32]
  419534:	mov	x21, x0
  419538:	mov	x22, x2
  41953c:	mov	x0, x23
  419540:	stp	x25, x26, [sp, #64]
  419544:	stp	x27, x28, [sp, #80]
  419548:	bl	4182f4 <ferror@plt+0x14284>
  41954c:	cmp	w0, #0x1
  419550:	b.ne	419598 <ferror@plt+0x15528>  // b.any
  419554:	lsr	x20, x20, #4
  419558:	adrp	x26, 48d000 <ferror@plt+0x88f90>
  41955c:	sub	w20, w20, #0x1
  419560:	adrp	x27, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  419564:	bl	418988 <ferror@plt+0x14918>
  419568:	add	x26, x26, #0xd98
  41956c:	mov	x24, x0
  419570:	ubfiz	x25, x20, #4, #32
  419574:	add	x27, x27, #0x44
  419578:	cbnz	x19, 4195f8 <ferror@plt+0x15588>
  41957c:	ldp	x19, x20, [sp, #16]
  419580:	ldp	x21, x22, [sp, #32]
  419584:	ldp	x23, x24, [sp, #48]
  419588:	ldp	x25, x26, [sp, #64]
  41958c:	ldp	x27, x28, [sp, #80]
  419590:	ldp	x29, x30, [sp], #96
  419594:	ret
  419598:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  41959c:	cmp	w0, #0x2
  4195a0:	add	x20, x20, #0xd98
  4195a4:	b.eq	419694 <ferror@plt+0x15624>  // b.none
  4195a8:	adrp	x23, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  4195ac:	add	x23, x23, #0x44
  4195b0:	cbz	x19, 41957c <ferror@plt+0x1550c>
  4195b4:	ldr	w0, [x20, #24]
  4195b8:	ldr	x24, [x19, x22]
  4195bc:	cbz	w0, 4195d0 <ferror@plt+0x15560>
  4195c0:	mov	x1, x21
  4195c4:	mov	x0, x19
  4195c8:	bl	4184b4 <ferror@plt+0x14444>
  4195cc:	cbz	w0, 419614 <ferror@plt+0x155a4>
  4195d0:	ldr	w0, [x23]
  4195d4:	cbz	w0, 4195e8 <ferror@plt+0x15578>
  4195d8:	mov	x2, x21
  4195dc:	mov	x0, x19
  4195e0:	mov	w1, #0x0                   	// #0
  4195e4:	bl	403940 <memset@plt>
  4195e8:	mov	x0, x19
  4195ec:	mov	x19, x24
  4195f0:	bl	4110d0 <ferror@plt+0xd060>
  4195f4:	b	4195b0 <ferror@plt+0x15540>
  4195f8:	ldr	w0, [x26, #24]
  4195fc:	ldr	x28, [x19, x22]
  419600:	cbz	w0, 419618 <ferror@plt+0x155a8>
  419604:	mov	x1, x21
  419608:	mov	x0, x19
  41960c:	bl	4184b4 <ferror@plt+0x14444>
  419610:	cbnz	w0, 419618 <ferror@plt+0x155a8>
  419614:	bl	403b10 <abort@plt>
  419618:	ldr	x0, [x24, #8]
  41961c:	mov	w1, w20
  419620:	bl	418bc8 <ferror@plt+0x14b58>
  419624:	cbz	w0, 419654 <ferror@plt+0x155e4>
  419628:	mov	w1, w20
  41962c:	mov	x0, x24
  419630:	bl	418130 <ferror@plt+0x140c0>
  419634:	ldr	x8, [x24, #8]
  419638:	mov	w1, w20
  41963c:	mov	x0, x8
  419640:	bl	418bc8 <ferror@plt+0x14b58>
  419644:	cbz	w0, 419654 <ferror@plt+0x155e4>
  419648:	mov	w1, w20
  41964c:	mov	x0, x8
  419650:	bl	418850 <ferror@plt+0x147e0>
  419654:	ldr	w0, [x27]
  419658:	cbz	w0, 41966c <ferror@plt+0x155fc>
  41965c:	mov	x2, x23
  419660:	mov	x0, x19
  419664:	mov	w1, #0x0                   	// #0
  419668:	bl	403940 <memset@plt>
  41966c:	ldr	x0, [x24, #8]
  419670:	add	x1, x0, x25
  419674:	ldr	x2, [x0, x25]
  419678:	stp	x2, xzr, [x19]
  41967c:	str	x19, [x0, x25]
  419680:	mov	x19, x28
  419684:	ldr	x0, [x1, #8]
  419688:	add	x0, x0, #0x1
  41968c:	str	x0, [x1, #8]
  419690:	b	419578 <ferror@plt+0x15508>
  419694:	adrp	x24, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  419698:	add	x24, x24, #0x44
  41969c:	add	x0, x20, #0x60
  4196a0:	bl	427b3c <ferror@plt+0x23acc>
  4196a4:	cbnz	x19, 4196c8 <ferror@plt+0x15658>
  4196a8:	add	x0, x20, #0x60
  4196ac:	ldp	x19, x20, [sp, #16]
  4196b0:	ldp	x21, x22, [sp, #32]
  4196b4:	ldp	x23, x24, [sp, #48]
  4196b8:	ldp	x25, x26, [sp, #64]
  4196bc:	ldp	x27, x28, [sp, #80]
  4196c0:	ldp	x29, x30, [sp], #96
  4196c4:	b	427b64 <ferror@plt+0x23af4>
  4196c8:	ldr	w0, [x20, #24]
  4196cc:	ldr	x25, [x19, x22]
  4196d0:	cbz	w0, 4196e4 <ferror@plt+0x15674>
  4196d4:	mov	x1, x21
  4196d8:	mov	x0, x19
  4196dc:	bl	4184b4 <ferror@plt+0x14444>
  4196e0:	cbz	w0, 419614 <ferror@plt+0x155a4>
  4196e4:	ldr	w0, [x24]
  4196e8:	cbz	w0, 4196fc <ferror@plt+0x1568c>
  4196ec:	mov	x2, x23
  4196f0:	mov	x0, x19
  4196f4:	mov	w1, #0x0                   	// #0
  4196f8:	bl	403940 <memset@plt>
  4196fc:	mov	x1, x19
  419700:	mov	x0, x23
  419704:	mov	x19, x25
  419708:	bl	4183a4 <ferror@plt+0x14334>
  41970c:	b	4196a4 <ferror@plt+0x15634>
  419710:	mov	x2, x0
  419714:	mov	x3, #0x0                   	// #0
  419718:	cbz	x2, 419740 <ferror@plt+0x156d0>
  41971c:	cmp	x2, x1
  419720:	b.ne	419744 <ferror@plt+0x156d4>  // b.any
  419724:	cbz	x3, 419730 <ferror@plt+0x156c0>
  419728:	ldr	x2, [x1, #8]
  41972c:	str	x2, [x3, #8]
  419730:	cmp	x0, x1
  419734:	b.ne	41973c <ferror@plt+0x156cc>  // b.any
  419738:	ldr	x0, [x0, #8]
  41973c:	str	xzr, [x1, #8]
  419740:	ret
  419744:	mov	x3, x2
  419748:	ldr	x2, [x2, #8]
  41974c:	b	419718 <ferror@plt+0x156a8>
  419750:	cbz	x0, 419828 <ferror@plt+0x157b8>
  419754:	stp	x29, x30, [sp, #-80]!
  419758:	mov	x29, sp
  41975c:	stp	x21, x22, [sp, #32]
  419760:	mov	x22, x1
  419764:	ldr	x1, [x0, #8]
  419768:	stp	x19, x20, [sp, #16]
  41976c:	str	x23, [sp, #48]
  419770:	cbz	x1, 4197dc <ferror@plt+0x1576c>
  419774:	mov	x23, x2
  419778:	mov	x19, x0
  41977c:	ldr	x1, [x1, #8]
  419780:	mov	x2, x19
  419784:	ldr	x19, [x19, #8]
  419788:	cbz	x1, 419794 <ferror@plt+0x15724>
  41978c:	ldr	x1, [x1, #8]
  419790:	cbnz	x1, 41977c <ferror@plt+0x1570c>
  419794:	str	xzr, [x2, #8]
  419798:	mov	x1, x22
  41979c:	mov	x2, x23
  4197a0:	add	x21, sp, #0x40
  4197a4:	bl	419750 <ferror@plt+0x156e0>
  4197a8:	mov	x20, x0
  4197ac:	mov	x2, x23
  4197b0:	mov	x0, x19
  4197b4:	mov	x1, x22
  4197b8:	bl	419750 <ferror@plt+0x156e0>
  4197bc:	mov	x19, x0
  4197c0:	cmp	x20, #0x0
  4197c4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4197c8:	b.ne	4197f0 <ferror@plt+0x15780>  // b.any
  4197cc:	cmp	x20, #0x0
  4197d0:	csel	x19, x19, x20, eq  // eq = none
  4197d4:	str	x19, [x21, #8]
  4197d8:	ldr	x0, [sp, #72]
  4197dc:	ldp	x19, x20, [sp, #16]
  4197e0:	ldp	x21, x22, [sp, #32]
  4197e4:	ldr	x23, [sp, #48]
  4197e8:	ldp	x29, x30, [sp], #80
  4197ec:	ret
  4197f0:	ldr	x1, [x19]
  4197f4:	mov	x2, x23
  4197f8:	ldr	x0, [x20]
  4197fc:	blr	x22
  419800:	cmp	w0, #0x0
  419804:	b.gt	419818 <ferror@plt+0x157a8>
  419808:	str	x20, [x21, #8]
  41980c:	mov	x21, x20
  419810:	ldr	x20, [x20, #8]
  419814:	b	4197c0 <ferror@plt+0x15750>
  419818:	str	x19, [x21, #8]
  41981c:	mov	x21, x19
  419820:	ldr	x19, [x19, #8]
  419824:	b	4197c0 <ferror@plt+0x15750>
  419828:	ret
  41982c:	stp	x29, x30, [sp, #-80]!
  419830:	mov	x29, sp
  419834:	stp	x19, x20, [sp, #16]
  419838:	mov	x19, x0
  41983c:	stp	x21, x22, [sp, #32]
  419840:	stp	x23, x24, [sp, #48]
  419844:	stp	x25, x26, [sp, #64]
  419848:	cbz	x2, 419868 <ferror@plt+0x157f8>
  41984c:	mov	x22, x1
  419850:	cbnz	x0, 4198a0 <ferror@plt+0x15830>
  419854:	mov	x0, #0x10                  	// #16
  419858:	bl	418f40 <ferror@plt+0x14ed0>
  41985c:	mov	x19, x0
  419860:	stp	x22, xzr, [x0]
  419864:	b	419884 <ferror@plt+0x15814>
  419868:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41986c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  419870:	adrp	x0, 438000 <ferror@plt+0x33f90>
  419874:	add	x2, x2, #0x32a
  419878:	add	x1, x1, #0xc44
  41987c:	add	x0, x0, #0x41f
  419880:	bl	412328 <ferror@plt+0xe2b8>
  419884:	mov	x0, x19
  419888:	ldp	x19, x20, [sp, #16]
  41988c:	ldp	x21, x22, [sp, #32]
  419890:	ldp	x23, x24, [sp, #48]
  419894:	ldp	x25, x26, [sp, #64]
  419898:	ldp	x29, x30, [sp], #80
  41989c:	ret
  4198a0:	mov	x0, x1
  4198a4:	mov	x23, x2
  4198a8:	ldr	x1, [x19]
  4198ac:	mov	x24, x3
  4198b0:	mov	x2, x3
  4198b4:	mov	x21, x19
  4198b8:	mov	x25, #0x0                   	// #0
  4198bc:	blr	x23
  4198c0:	mov	w20, w0
  4198c4:	ldr	x26, [x21, #8]
  4198c8:	cbnz	x26, 4198f8 <ferror@plt+0x15888>
  4198cc:	mov	x0, #0x10                  	// #16
  4198d0:	bl	418f40 <ferror@plt+0x14ed0>
  4198d4:	mov	x2, x0
  4198d8:	ldr	x0, [x21, #8]
  4198dc:	str	x22, [x2]
  4198e0:	cbnz	x0, 419920 <ferror@plt+0x158b0>
  4198e4:	cmp	w20, #0x0
  4198e8:	b.le	419920 <ferror@plt+0x158b0>
  4198ec:	str	x2, [x21, #8]
  4198f0:	str	xzr, [x2, #8]
  4198f4:	b	419884 <ferror@plt+0x15814>
  4198f8:	cmp	w20, #0x0
  4198fc:	b.le	4198cc <ferror@plt+0x1585c>
  419900:	ldr	x1, [x26]
  419904:	mov	x2, x24
  419908:	mov	x0, x22
  41990c:	mov	x25, x21
  419910:	mov	x21, x26
  419914:	blr	x23
  419918:	mov	w20, w0
  41991c:	b	4198c4 <ferror@plt+0x15854>
  419920:	cbz	x25, 419930 <ferror@plt+0x158c0>
  419924:	str	x2, [x25, #8]
  419928:	str	x21, [x2, #8]
  41992c:	b	419884 <ferror@plt+0x15814>
  419930:	str	x19, [x2, #8]
  419934:	mov	x19, x2
  419938:	b	419884 <ferror@plt+0x15814>
  41993c:	mov	x0, #0x10                  	// #16
  419940:	b	41930c <ferror@plt+0x1529c>
  419944:	mov	x1, x0
  419948:	mov	x2, #0x8                   	// #8
  41994c:	mov	x0, #0x10                  	// #16
  419950:	b	419514 <ferror@plt+0x154a4>
  419954:	mov	x1, x0
  419958:	mov	x0, #0x10                  	// #16
  41995c:	b	419388 <ferror@plt+0x15318>
  419960:	stp	x29, x30, [sp, #-32]!
  419964:	mov	x29, sp
  419968:	stp	x19, x20, [sp, #16]
  41996c:	mov	x20, x1
  419970:	mov	x19, x0
  419974:	mov	x0, #0x10                  	// #16
  419978:	bl	418f40 <ferror@plt+0x14ed0>
  41997c:	stp	x20, x19, [x0]
  419980:	ldp	x19, x20, [sp, #16]
  419984:	ldp	x29, x30, [sp], #32
  419988:	ret
  41998c:	stp	x29, x30, [sp, #-48]!
  419990:	mov	x29, sp
  419994:	stp	x19, x20, [sp, #16]
  419998:	stp	x21, x22, [sp, #32]
  41999c:	mov	x22, x1
  4199a0:	mov	x21, x2
  4199a4:	cbnz	x0, 4199f0 <ferror@plt+0x15980>
  4199a8:	mov	x0, #0x10                  	// #16
  4199ac:	bl	418f40 <ferror@plt+0x14ed0>
  4199b0:	stp	x21, xzr, [x0]
  4199b4:	mov	x19, x0
  4199b8:	cbz	x22, 4199dc <ferror@plt+0x1596c>
  4199bc:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4199c0:	add	x1, x1, #0xc44
  4199c4:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4199c8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4199cc:	add	x2, x2, #0x597
  4199d0:	add	x1, x1, #0x1b
  4199d4:	add	x0, x0, #0x41f
  4199d8:	bl	412328 <ferror@plt+0xe2b8>
  4199dc:	mov	x0, x19
  4199e0:	ldp	x19, x20, [sp, #16]
  4199e4:	ldp	x21, x22, [sp, #32]
  4199e8:	ldp	x29, x30, [sp], #48
  4199ec:	ret
  4199f0:	mov	x20, x0
  4199f4:	mov	x19, #0x0                   	// #0
  4199f8:	cmp	x22, x0
  4199fc:	b.eq	419a30 <ferror@plt+0x159c0>  // b.none
  419a00:	ldr	x1, [x0, #8]
  419a04:	mov	x19, x0
  419a08:	cbnz	x1, 419a28 <ferror@plt+0x159b8>
  419a0c:	mov	x0, #0x10                  	// #16
  419a10:	bl	418f40 <ferror@plt+0x14ed0>
  419a14:	ldr	x1, [x19, #8]
  419a18:	stp	x21, x1, [x0]
  419a1c:	str	x0, [x19, #8]
  419a20:	mov	x19, x20
  419a24:	b	4199dc <ferror@plt+0x1596c>
  419a28:	mov	x0, x1
  419a2c:	b	4199f8 <ferror@plt+0x15988>
  419a30:	cbnz	x19, 419a0c <ferror@plt+0x1599c>
  419a34:	mov	x0, #0x10                  	// #16
  419a38:	bl	418f40 <ferror@plt+0x14ed0>
  419a3c:	mov	x19, x0
  419a40:	stp	x21, x20, [x0]
  419a44:	b	4199dc <ferror@plt+0x1596c>
  419a48:	mov	x2, x0
  419a4c:	mov	x3, #0x0                   	// #0
  419a50:	cbnz	x0, 419a94 <ferror@plt+0x15a24>
  419a54:	ret
  419a58:	mov	x3, x2
  419a5c:	mov	x2, x19
  419a60:	cbz	x19, 419a88 <ferror@plt+0x15a18>
  419a64:	ldp	x4, x19, [x2]
  419a68:	cmp	x4, x1
  419a6c:	b.ne	419a58 <ferror@plt+0x159e8>  // b.any
  419a70:	cbz	x3, 419a7c <ferror@plt+0x15a0c>
  419a74:	str	x19, [x3, #8]
  419a78:	mov	x19, x0
  419a7c:	mov	x0, x2
  419a80:	bl	419954 <ferror@plt+0x158e4>
  419a84:	mov	x0, x19
  419a88:	ldr	x19, [sp, #16]
  419a8c:	ldp	x29, x30, [sp], #32
  419a90:	ret
  419a94:	stp	x29, x30, [sp, #-32]!
  419a98:	mov	x29, sp
  419a9c:	str	x19, [sp, #16]
  419aa0:	b	419a64 <ferror@plt+0x159f4>
  419aa4:	stp	x29, x30, [sp, #-48]!
  419aa8:	mov	x29, sp
  419aac:	stp	x19, x20, [sp, #16]
  419ab0:	mov	x19, x0
  419ab4:	mov	x20, #0x0                   	// #0
  419ab8:	stp	x21, x22, [sp, #32]
  419abc:	mov	x21, x1
  419ac0:	cbnz	x0, 419ad8 <ferror@plt+0x15a68>
  419ac4:	mov	x0, x19
  419ac8:	ldp	x19, x20, [sp, #16]
  419acc:	ldp	x21, x22, [sp, #32]
  419ad0:	ldp	x29, x30, [sp], #48
  419ad4:	ret
  419ad8:	ldp	x1, x22, [x0]
  419adc:	cmp	x1, x21
  419ae0:	b.ne	419af4 <ferror@plt+0x15a84>  // b.any
  419ae4:	cbz	x20, 419b00 <ferror@plt+0x15a90>
  419ae8:	str	x22, [x20, #8]
  419aec:	bl	419954 <ferror@plt+0x158e4>
  419af0:	mov	x0, x20
  419af4:	mov	x20, x0
  419af8:	mov	x0, x22
  419afc:	b	419ac0 <ferror@plt+0x15a50>
  419b00:	mov	x19, x22
  419b04:	b	419aec <ferror@plt+0x15a7c>
  419b08:	b	419710 <ferror@plt+0x156a0>
  419b0c:	stp	x29, x30, [sp, #-32]!
  419b10:	mov	x29, sp
  419b14:	str	x19, [sp, #16]
  419b18:	bl	419710 <ferror@plt+0x156a0>
  419b1c:	mov	x19, x0
  419b20:	mov	x0, #0x10                  	// #16
  419b24:	bl	419388 <ferror@plt+0x15318>
  419b28:	mov	x0, x19
  419b2c:	ldr	x19, [sp, #16]
  419b30:	ldp	x29, x30, [sp], #32
  419b34:	ret
  419b38:	stp	x29, x30, [sp, #-64]!
  419b3c:	mov	x29, sp
  419b40:	stp	x19, x20, [sp, #16]
  419b44:	mov	x19, x0
  419b48:	stp	x21, x22, [sp, #32]
  419b4c:	stp	x23, x24, [sp, #48]
  419b50:	cbz	x0, 419b90 <ferror@plt+0x15b20>
  419b54:	mov	x21, x1
  419b58:	mov	x23, x2
  419b5c:	mov	x0, #0x10                  	// #16
  419b60:	bl	418f40 <ferror@plt+0x14ed0>
  419b64:	mov	x20, x0
  419b68:	cbz	x21, 419ba8 <ferror@plt+0x15b38>
  419b6c:	ldr	x0, [x19]
  419b70:	mov	x1, x23
  419b74:	blr	x21
  419b78:	ldr	x22, [x19, #8]
  419b7c:	mov	x24, x20
  419b80:	str	x0, [x20]
  419b84:	cbnz	x22, 419bb0 <ferror@plt+0x15b40>
  419b88:	mov	x19, x20
  419b8c:	str	xzr, [x24, #8]
  419b90:	mov	x0, x19
  419b94:	ldp	x19, x20, [sp, #16]
  419b98:	ldp	x21, x22, [sp, #32]
  419b9c:	ldp	x23, x24, [sp, #48]
  419ba0:	ldp	x29, x30, [sp], #64
  419ba4:	ret
  419ba8:	ldr	x0, [x19]
  419bac:	b	419b78 <ferror@plt+0x15b08>
  419bb0:	mov	x0, #0x10                  	// #16
  419bb4:	bl	418f40 <ferror@plt+0x14ed0>
  419bb8:	str	x0, [x24, #8]
  419bbc:	mov	x19, x0
  419bc0:	cbz	x21, 419be0 <ferror@plt+0x15b70>
  419bc4:	ldr	x0, [x22]
  419bc8:	mov	x1, x23
  419bcc:	blr	x21
  419bd0:	mov	x24, x19
  419bd4:	ldr	x22, [x22, #8]
  419bd8:	str	x0, [x19]
  419bdc:	b	419b84 <ferror@plt+0x15b14>
  419be0:	ldr	x0, [x22]
  419be4:	b	419bd0 <ferror@plt+0x15b60>
  419be8:	mov	x2, #0x0                   	// #0
  419bec:	mov	x1, #0x0                   	// #0
  419bf0:	b	419b38 <ferror@plt+0x15ac8>
  419bf4:	mov	x1, x0
  419bf8:	mov	x0, #0x0                   	// #0
  419bfc:	cbnz	x1, 419c04 <ferror@plt+0x15b94>
  419c00:	ret
  419c04:	ldr	x2, [x1, #8]
  419c08:	str	x0, [x1, #8]
  419c0c:	mov	x0, x1
  419c10:	mov	x1, x2
  419c14:	b	419bfc <ferror@plt+0x15b8c>
  419c18:	cbz	w1, 419c24 <ferror@plt+0x15bb4>
  419c1c:	sub	w1, w1, #0x1
  419c20:	cbnz	x0, 419c28 <ferror@plt+0x15bb8>
  419c24:	ret
  419c28:	ldr	x0, [x0, #8]
  419c2c:	b	419c18 <ferror@plt+0x15ba8>
  419c30:	cbz	w1, 419c48 <ferror@plt+0x15bd8>
  419c34:	sub	w1, w1, #0x1
  419c38:	cbnz	x0, 419c40 <ferror@plt+0x15bd0>
  419c3c:	ret
  419c40:	ldr	x0, [x0, #8]
  419c44:	b	419c30 <ferror@plt+0x15bc0>
  419c48:	cbz	x0, 419c3c <ferror@plt+0x15bcc>
  419c4c:	ldr	x0, [x0]
  419c50:	b	419c3c <ferror@plt+0x15bcc>
  419c54:	cbnz	x0, 419c5c <ferror@plt+0x15bec>
  419c58:	ret
  419c5c:	ldr	x2, [x0]
  419c60:	cmp	x2, x1
  419c64:	b.eq	419c58 <ferror@plt+0x15be8>  // b.none
  419c68:	ldr	x0, [x0, #8]
  419c6c:	b	419c54 <ferror@plt+0x15be4>
  419c70:	stp	x29, x30, [sp, #-48]!
  419c74:	mov	x29, sp
  419c78:	stp	x19, x20, [sp, #16]
  419c7c:	mov	x19, x0
  419c80:	str	x21, [sp, #32]
  419c84:	cbnz	x2, 419cd8 <ferror@plt+0x15c68>
  419c88:	adrp	x1, 436000 <ferror@plt+0x31f90>
  419c8c:	add	x1, x1, #0xc44
  419c90:	adrp	x2, 436000 <ferror@plt+0x31f90>
  419c94:	adrp	x0, 438000 <ferror@plt+0x33f90>
  419c98:	add	x2, x2, #0x32a
  419c9c:	add	x1, x1, #0x31
  419ca0:	add	x0, x0, #0x41f
  419ca4:	bl	412328 <ferror@plt+0xe2b8>
  419ca8:	mov	x0, x19
  419cac:	ldp	x19, x20, [sp, #16]
  419cb0:	ldr	x21, [sp, #32]
  419cb4:	ldp	x29, x30, [sp], #48
  419cb8:	ret
  419cbc:	ldr	x0, [x19]
  419cc0:	mov	x1, x21
  419cc4:	blr	x20
  419cc8:	cbz	w0, 419ca8 <ferror@plt+0x15c38>
  419ccc:	ldr	x19, [x19, #8]
  419cd0:	cbnz	x19, 419cbc <ferror@plt+0x15c4c>
  419cd4:	b	419ca8 <ferror@plt+0x15c38>
  419cd8:	mov	x21, x1
  419cdc:	mov	x20, x2
  419ce0:	b	419cd0 <ferror@plt+0x15c60>
  419ce4:	mov	x2, x0
  419ce8:	mov	w0, #0x0                   	// #0
  419cec:	cbnz	x2, 419cf8 <ferror@plt+0x15c88>
  419cf0:	mov	w0, #0xffffffff            	// #-1
  419cf4:	ret
  419cf8:	cmp	x2, x1
  419cfc:	b.eq	419cf4 <ferror@plt+0x15c84>  // b.none
  419d00:	add	w0, w0, #0x1
  419d04:	ldr	x2, [x2, #8]
  419d08:	b	419cec <ferror@plt+0x15c7c>
  419d0c:	mov	x2, x0
  419d10:	mov	w0, #0x0                   	// #0
  419d14:	cbnz	x2, 419d20 <ferror@plt+0x15cb0>
  419d18:	mov	w0, #0xffffffff            	// #-1
  419d1c:	ret
  419d20:	ldr	x3, [x2]
  419d24:	cmp	x3, x1
  419d28:	b.eq	419d1c <ferror@plt+0x15cac>  // b.none
  419d2c:	add	w0, w0, #0x1
  419d30:	ldr	x2, [x2, #8]
  419d34:	b	419d14 <ferror@plt+0x15ca4>
  419d38:	cbz	x0, 419d4c <ferror@plt+0x15cdc>
  419d3c:	mov	x1, x0
  419d40:	ldr	x0, [x0, #8]
  419d44:	cbnz	x0, 419d3c <ferror@plt+0x15ccc>
  419d48:	mov	x0, x1
  419d4c:	ret
  419d50:	stp	x29, x30, [sp, #-32]!
  419d54:	mov	x29, sp
  419d58:	stp	x19, x20, [sp, #16]
  419d5c:	mov	x20, x1
  419d60:	mov	x19, x0
  419d64:	mov	x0, #0x10                  	// #16
  419d68:	bl	418f40 <ferror@plt+0x14ed0>
  419d6c:	stp	x20, xzr, [x0]
  419d70:	mov	x2, x0
  419d74:	cbz	x19, 419d88 <ferror@plt+0x15d18>
  419d78:	mov	x0, x19
  419d7c:	bl	419d38 <ferror@plt+0x15cc8>
  419d80:	str	x2, [x0, #8]
  419d84:	mov	x2, x19
  419d88:	mov	x0, x2
  419d8c:	ldp	x19, x20, [sp, #16]
  419d90:	ldp	x29, x30, [sp], #32
  419d94:	ret
  419d98:	cmp	w2, #0x0
  419d9c:	b.ge	419da4 <ferror@plt+0x15d34>  // b.tcont
  419da0:	b	419d50 <ferror@plt+0x15ce0>
  419da4:	b.ne	419dac <ferror@plt+0x15d3c>  // b.any
  419da8:	b	419960 <ferror@plt+0x158f0>
  419dac:	stp	x29, x30, [sp, #-48]!
  419db0:	mov	x29, sp
  419db4:	stp	x19, x20, [sp, #16]
  419db8:	mov	x20, x0
  419dbc:	mov	w19, w2
  419dc0:	mov	x0, #0x10                  	// #16
  419dc4:	str	x21, [sp, #32]
  419dc8:	mov	x21, x1
  419dcc:	bl	418f40 <ferror@plt+0x14ed0>
  419dd0:	str	x21, [x0]
  419dd4:	cbnz	x20, 419dec <ferror@plt+0x15d7c>
  419dd8:	str	xzr, [x0, #8]
  419ddc:	ldp	x19, x20, [sp, #16]
  419de0:	ldr	x21, [sp, #32]
  419de4:	ldp	x29, x30, [sp], #48
  419de8:	ret
  419dec:	mov	x1, x20
  419df0:	mov	x2, #0x0                   	// #0
  419df4:	b	419e04 <ferror@plt+0x15d94>
  419df8:	cbz	x1, 419e10 <ferror@plt+0x15da0>
  419dfc:	mov	x2, x1
  419e00:	ldr	x1, [x1, #8]
  419e04:	sub	w19, w19, #0x1
  419e08:	cmn	w19, #0x1
  419e0c:	b.ne	419df8 <ferror@plt+0x15d88>  // b.any
  419e10:	ldr	x1, [x2, #8]
  419e14:	str	x1, [x0, #8]
  419e18:	str	x0, [x2, #8]
  419e1c:	mov	x0, x20
  419e20:	b	419ddc <ferror@plt+0x15d6c>
  419e24:	mov	x2, x0
  419e28:	cbz	x1, 419e54 <ferror@plt+0x15de4>
  419e2c:	mov	x3, x1
  419e30:	cbz	x0, 419e50 <ferror@plt+0x15de0>
  419e34:	stp	x29, x30, [sp, #-16]!
  419e38:	mov	x29, sp
  419e3c:	bl	419d38 <ferror@plt+0x15cc8>
  419e40:	str	x3, [x0, #8]
  419e44:	mov	x0, x2
  419e48:	ldp	x29, x30, [sp], #16
  419e4c:	ret
  419e50:	mov	x2, x1
  419e54:	mov	x0, x2
  419e58:	ret
  419e5c:	mov	x1, x0
  419e60:	mov	w0, #0x0                   	// #0
  419e64:	cbnz	x1, 419e6c <ferror@plt+0x15dfc>
  419e68:	ret
  419e6c:	add	w0, w0, #0x1
  419e70:	ldr	x1, [x1, #8]
  419e74:	b	419e64 <ferror@plt+0x15df4>
  419e78:	stp	x29, x30, [sp, #-48]!
  419e7c:	mov	x29, sp
  419e80:	stp	x19, x20, [sp, #16]
  419e84:	mov	x19, x1
  419e88:	mov	x20, x2
  419e8c:	str	x21, [sp, #32]
  419e90:	cbnz	x0, 419ea4 <ferror@plt+0x15e34>
  419e94:	ldp	x19, x20, [sp, #16]
  419e98:	ldr	x21, [sp, #32]
  419e9c:	ldp	x29, x30, [sp], #48
  419ea0:	ret
  419ea4:	ldr	x21, [x0, #8]
  419ea8:	mov	x1, x20
  419eac:	ldr	x0, [x0]
  419eb0:	blr	x19
  419eb4:	mov	x0, x21
  419eb8:	b	419e90 <ferror@plt+0x15e20>
  419ebc:	stp	x29, x30, [sp, #-32]!
  419ec0:	mov	x2, #0x0                   	// #0
  419ec4:	mov	x29, sp
  419ec8:	str	x19, [sp, #16]
  419ecc:	mov	x19, x0
  419ed0:	bl	419e78 <ferror@plt+0x15e08>
  419ed4:	mov	x0, x19
  419ed8:	ldr	x19, [sp, #16]
  419edc:	ldp	x29, x30, [sp], #32
  419ee0:	b	419944 <ferror@plt+0x158d4>
  419ee4:	mov	x3, #0x0                   	// #0
  419ee8:	b	41982c <ferror@plt+0x157bc>
  419eec:	b	41982c <ferror@plt+0x157bc>
  419ef0:	mov	x2, #0x0                   	// #0
  419ef4:	b	419750 <ferror@plt+0x156e0>
  419ef8:	b	419750 <ferror@plt+0x156e0>
  419efc:	b	403b40 <access@plt>
  419f00:	b	403850 <chmod@plt>
  419f04:	stp	x29, x30, [sp, #-48]!
  419f08:	mov	x29, sp
  419f0c:	stp	x19, x20, [sp, #16]
  419f10:	mov	x20, x0
  419f14:	stp	x21, x22, [sp, #32]
  419f18:	mov	w21, w1
  419f1c:	mov	w22, w2
  419f20:	mov	w2, w22
  419f24:	mov	w1, w21
  419f28:	mov	x0, x20
  419f2c:	bl	403860 <open@plt>
  419f30:	mov	w19, w0
  419f34:	cmn	w0, #0x1
  419f38:	b.ne	419f4c <ferror@plt+0x15edc>  // b.any
  419f3c:	bl	403f60 <__errno_location@plt>
  419f40:	ldr	w0, [x0]
  419f44:	cmp	w0, #0x4
  419f48:	b.eq	419f20 <ferror@plt+0x15eb0>  // b.none
  419f4c:	mov	w0, w19
  419f50:	ldp	x19, x20, [sp, #16]
  419f54:	ldp	x21, x22, [sp, #32]
  419f58:	ldp	x29, x30, [sp], #48
  419f5c:	ret
  419f60:	b	404050 <creat@plt>
  419f64:	b	403d40 <rename@plt>
  419f68:	b	404000 <mkdir@plt>
  419f6c:	b	403c50 <chdir@plt>
  419f70:	b	431af0 <ferror@plt+0x2da80>
  419f74:	b	431b10 <ferror@plt+0x2daa0>
  419f78:	b	403ff0 <unlink@plt>
  419f7c:	b	403620 <remove@plt>
  419f80:	b	403c00 <rmdir@plt>
  419f84:	b	403830 <fopen@plt>
  419f88:	b	403cf0 <freopen@plt>
  419f8c:	b	403d60 <utime@plt>
  419f90:	stp	x29, x30, [sp, #-64]!
  419f94:	mov	x29, sp
  419f98:	stp	x19, x20, [sp, #16]
  419f9c:	stp	x21, x22, [sp, #32]
  419fa0:	mov	x21, x1
  419fa4:	str	x23, [sp, #48]
  419fa8:	bl	403a90 <close@plt>
  419fac:	cmn	w0, #0x1
  419fb0:	b.ne	41a014 <ferror@plt+0x15fa4>  // b.any
  419fb4:	bl	403f60 <__errno_location@plt>
  419fb8:	ldr	w20, [x0]
  419fbc:	mov	x19, x0
  419fc0:	cmp	w20, #0x4
  419fc4:	b.eq	41a014 <ferror@plt+0x15fa4>  // b.none
  419fc8:	bl	409474 <ferror@plt+0x5404>
  419fcc:	mov	w22, w0
  419fd0:	mov	w0, w20
  419fd4:	bl	4094b0 <ferror@plt+0x5440>
  419fd8:	mov	w23, w0
  419fdc:	mov	w0, w20
  419fe0:	bl	41a5ec <ferror@plt+0x1657c>
  419fe4:	mov	x3, x0
  419fe8:	mov	w2, w23
  419fec:	mov	x0, x21
  419ff0:	mov	w1, w22
  419ff4:	bl	408dbc <ferror@plt+0x4d4c>
  419ff8:	mov	w0, #0x0                   	// #0
  419ffc:	str	w20, [x19]
  41a000:	ldp	x19, x20, [sp, #16]
  41a004:	ldp	x21, x22, [sp, #32]
  41a008:	ldr	x23, [sp, #48]
  41a00c:	ldp	x29, x30, [sp], #64
  41a010:	ret
  41a014:	mov	w0, #0x1                   	// #1
  41a018:	b	41a000 <ferror@plt+0x15f90>
  41a01c:	stp	x29, x30, [sp, #-32]!
  41a020:	mov	x29, sp
  41a024:	str	x19, [sp, #16]
  41a028:	dmb	ish
  41a02c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41a030:	add	x19, x0, #0xe30
  41a034:	ldr	x0, [x0, #3632]
  41a038:	cbnz	x0, 41a06c <ferror@plt+0x15ffc>
  41a03c:	mov	x0, x19
  41a040:	bl	420d20 <ferror@plt+0x1ccb0>
  41a044:	cbz	w0, 41a06c <ferror@plt+0x15ffc>
  41a048:	mov	x2, #0x0                   	// #0
  41a04c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41a050:	mov	w0, #0x1fbf                	// #8127
  41a054:	add	x1, x1, #0x4c3
  41a058:	bl	404010 <newlocale@plt>
  41a05c:	str	x0, [x19, #8]
  41a060:	mov	x1, #0x1                   	// #1
  41a064:	mov	x0, x19
  41a068:	bl	420dbc <ferror@plt+0x1cd4c>
  41a06c:	ldr	x0, [x19, #8]
  41a070:	ldr	x19, [sp, #16]
  41a074:	ldp	x29, x30, [sp], #32
  41a078:	ret
  41a07c:	stp	x29, x30, [sp, #-48]!
  41a080:	mov	x29, sp
  41a084:	stp	x19, x20, [sp, #16]
  41a088:	mov	x19, x0
  41a08c:	str	x21, [sp, #32]
  41a090:	cbz	x0, 41a0b8 <ferror@plt+0x16048>
  41a094:	bl	403580 <strlen@plt>
  41a098:	add	x20, x0, #0x1
  41a09c:	mov	x0, x20
  41a0a0:	bl	410f8c <ferror@plt+0xcf1c>
  41a0a4:	mov	x21, x0
  41a0a8:	mov	x1, x19
  41a0ac:	mov	x19, x21
  41a0b0:	mov	x2, x20
  41a0b4:	bl	403510 <memcpy@plt>
  41a0b8:	mov	x0, x19
  41a0bc:	ldp	x19, x20, [sp, #16]
  41a0c0:	ldr	x21, [sp, #32]
  41a0c4:	ldp	x29, x30, [sp], #48
  41a0c8:	ret
  41a0cc:	stp	x29, x30, [sp, #-48]!
  41a0d0:	mov	x29, sp
  41a0d4:	stp	x19, x20, [sp, #16]
  41a0d8:	mov	x19, x0
  41a0dc:	str	x21, [sp, #32]
  41a0e0:	cbz	x0, 41a104 <ferror@plt+0x16094>
  41a0e4:	mov	w20, w1
  41a0e8:	mov	x0, x20
  41a0ec:	bl	410f8c <ferror@plt+0xcf1c>
  41a0f0:	mov	x21, x0
  41a0f4:	mov	x1, x19
  41a0f8:	mov	x19, x21
  41a0fc:	mov	x2, x20
  41a100:	bl	403510 <memcpy@plt>
  41a104:	mov	x0, x19
  41a108:	ldp	x19, x20, [sp, #16]
  41a10c:	ldr	x21, [sp, #32]
  41a110:	ldp	x29, x30, [sp], #48
  41a114:	ret
  41a118:	stp	x29, x30, [sp, #-48]!
  41a11c:	mov	x29, sp
  41a120:	stp	x19, x20, [sp, #16]
  41a124:	mov	x19, x0
  41a128:	str	x21, [sp, #32]
  41a12c:	cbz	x0, 41a154 <ferror@plt+0x160e4>
  41a130:	mov	x20, x1
  41a134:	add	x0, x1, #0x1
  41a138:	bl	410f8c <ferror@plt+0xcf1c>
  41a13c:	mov	x21, x0
  41a140:	mov	x1, x19
  41a144:	mov	x19, x21
  41a148:	mov	x2, x20
  41a14c:	bl	403ef0 <strncpy@plt>
  41a150:	strb	wzr, [x21, x20]
  41a154:	mov	x0, x19
  41a158:	ldp	x19, x20, [sp, #16]
  41a15c:	ldr	x21, [sp, #32]
  41a160:	ldp	x29, x30, [sp], #48
  41a164:	ret
  41a168:	stp	x29, x30, [sp, #-48]!
  41a16c:	mov	x29, sp
  41a170:	stp	x19, x20, [sp, #16]
  41a174:	mov	x19, x0
  41a178:	add	x0, x0, #0x1
  41a17c:	str	x21, [sp, #32]
  41a180:	and	w21, w1, #0xff
  41a184:	bl	410f8c <ferror@plt+0xcf1c>
  41a188:	mov	x20, x0
  41a18c:	mov	x2, x19
  41a190:	mov	w1, w21
  41a194:	bl	403940 <memset@plt>
  41a198:	mov	x0, x20
  41a19c:	strb	wzr, [x20, x19]
  41a1a0:	ldp	x19, x20, [sp, #16]
  41a1a4:	ldr	x21, [sp, #32]
  41a1a8:	ldp	x29, x30, [sp], #48
  41a1ac:	ret
  41a1b0:	stp	x29, x30, [sp, #-16]!
  41a1b4:	mov	x29, sp
  41a1b8:	cbz	x0, 41a1cc <ferror@plt+0x1615c>
  41a1bc:	cbnz	x1, 41a1f4 <ferror@plt+0x16184>
  41a1c0:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  41a1c4:	add	x2, x2, #0xd49
  41a1c8:	b	41a1d4 <ferror@plt+0x16164>
  41a1cc:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41a1d0:	add	x2, x2, #0xc89
  41a1d4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41a1d8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41a1dc:	add	x1, x1, #0xda8
  41a1e0:	add	x0, x0, #0x41f
  41a1e4:	bl	412328 <ferror@plt+0xe2b8>
  41a1e8:	mov	x0, #0x0                   	// #0
  41a1ec:	ldp	x29, x30, [sp], #16
  41a1f0:	ret
  41a1f4:	ldp	x29, x30, [sp], #16
  41a1f8:	b	4037d0 <stpcpy@plt>
  41a1fc:	stp	x29, x30, [sp, #-64]!
  41a200:	mov	x29, sp
  41a204:	ldp	x2, x3, [x1]
  41a208:	stp	x2, x3, [sp, #16]
  41a20c:	ldp	x2, x3, [x1, #16]
  41a210:	mov	x1, x0
  41a214:	add	x0, sp, #0x38
  41a218:	stp	x2, x3, [sp, #32]
  41a21c:	add	x2, sp, #0x10
  41a220:	str	xzr, [sp, #56]
  41a224:	bl	4271e8 <ferror@plt+0x23178>
  41a228:	ldr	x0, [sp, #56]
  41a22c:	ldp	x29, x30, [sp], #64
  41a230:	ret
  41a234:	stp	x29, x30, [sp, #-272]!
  41a238:	mov	x29, sp
  41a23c:	stp	x1, x2, [sp, #216]
  41a240:	add	x1, sp, #0x110
  41a244:	stp	x1, x1, [sp, #48]
  41a248:	add	x1, sp, #0xd0
  41a24c:	str	x1, [sp, #64]
  41a250:	mov	w1, #0xffffffc8            	// #-56
  41a254:	str	w1, [sp, #72]
  41a258:	mov	w1, #0xffffff80            	// #-128
  41a25c:	str	w1, [sp, #76]
  41a260:	add	x1, sp, #0x10
  41a264:	stp	x3, x4, [sp, #232]
  41a268:	ldp	x2, x3, [sp, #48]
  41a26c:	stp	x2, x3, [sp, #16]
  41a270:	ldp	x2, x3, [sp, #64]
  41a274:	stp	x2, x3, [sp, #32]
  41a278:	str	q0, [sp, #80]
  41a27c:	str	q1, [sp, #96]
  41a280:	str	q2, [sp, #112]
  41a284:	str	q3, [sp, #128]
  41a288:	str	q4, [sp, #144]
  41a28c:	str	q5, [sp, #160]
  41a290:	str	q6, [sp, #176]
  41a294:	str	q7, [sp, #192]
  41a298:	stp	x5, x6, [sp, #248]
  41a29c:	str	x7, [sp, #264]
  41a2a0:	bl	41a1fc <ferror@plt+0x1618c>
  41a2a4:	ldp	x29, x30, [sp], #272
  41a2a8:	ret
  41a2ac:	stp	x29, x30, [sp, #-144]!
  41a2b0:	mov	x29, sp
  41a2b4:	stp	x19, x20, [sp, #16]
  41a2b8:	str	x21, [sp, #32]
  41a2bc:	stp	x1, x2, [sp, #88]
  41a2c0:	stp	x3, x4, [sp, #104]
  41a2c4:	stp	x5, x6, [sp, #120]
  41a2c8:	str	x7, [sp, #136]
  41a2cc:	cbz	x0, 41a3cc <ferror@plt+0x1635c>
  41a2d0:	mov	x20, x0
  41a2d4:	bl	403580 <strlen@plt>
  41a2d8:	add	x19, x0, #0x1
  41a2dc:	add	x0, sp, #0x90
  41a2e0:	stp	x0, x0, [sp, #48]
  41a2e4:	mov	w0, #0xffffffd0            	// #-48
  41a2e8:	add	x21, sp, #0x50
  41a2ec:	str	w0, [sp, #72]
  41a2f0:	ldr	x0, [sp, #88]
  41a2f4:	str	x21, [sp, #64]
  41a2f8:	str	wzr, [sp, #76]
  41a2fc:	cbnz	x0, 41a348 <ferror@plt+0x162d8>
  41a300:	mov	x0, x19
  41a304:	bl	410f8c <ferror@plt+0xcf1c>
  41a308:	mov	x1, x20
  41a30c:	mov	x19, x0
  41a310:	bl	41a1b0 <ferror@plt+0x16140>
  41a314:	str	x21, [sp, #64]
  41a318:	add	x1, sp, #0x90
  41a31c:	stp	x1, x1, [sp, #48]
  41a320:	mov	w1, #0xffffffd0            	// #-48
  41a324:	str	w1, [sp, #72]
  41a328:	ldr	x1, [sp, #88]
  41a32c:	str	wzr, [sp, #76]
  41a330:	cbnz	x1, 41a38c <ferror@plt+0x1631c>
  41a334:	mov	x0, x19
  41a338:	ldp	x19, x20, [sp, #16]
  41a33c:	ldr	x21, [sp, #32]
  41a340:	ldp	x29, x30, [sp], #144
  41a344:	ret
  41a348:	bl	403580 <strlen@plt>
  41a34c:	add	x19, x19, x0
  41a350:	ldr	w1, [sp, #72]
  41a354:	ldr	x0, [sp, #48]
  41a358:	tbnz	w1, #31, 41a370 <ferror@plt+0x16300>
  41a35c:	add	x1, x0, #0xf
  41a360:	and	x1, x1, #0xfffffffffffffff8
  41a364:	str	x1, [sp, #48]
  41a368:	ldr	x0, [x0]
  41a36c:	b	41a2fc <ferror@plt+0x1628c>
  41a370:	add	w2, w1, #0x8
  41a374:	str	w2, [sp, #72]
  41a378:	cmp	w2, #0x0
  41a37c:	b.gt	41a35c <ferror@plt+0x162ec>
  41a380:	add	x0, sp, #0x90
  41a384:	add	x0, x0, w1, sxtw
  41a388:	b	41a368 <ferror@plt+0x162f8>
  41a38c:	bl	41a1b0 <ferror@plt+0x16140>
  41a390:	ldr	w2, [sp, #72]
  41a394:	ldr	x1, [sp, #48]
  41a398:	tbnz	w2, #31, 41a3b0 <ferror@plt+0x16340>
  41a39c:	add	x2, x1, #0xf
  41a3a0:	and	x2, x2, #0xfffffffffffffff8
  41a3a4:	str	x2, [sp, #48]
  41a3a8:	ldr	x1, [x1]
  41a3ac:	b	41a330 <ferror@plt+0x162c0>
  41a3b0:	add	w3, w2, #0x8
  41a3b4:	str	w3, [sp, #72]
  41a3b8:	cmp	w3, #0x0
  41a3bc:	b.gt	41a39c <ferror@plt+0x1632c>
  41a3c0:	ldr	x1, [sp, #56]
  41a3c4:	add	x1, x1, w2, sxtw
  41a3c8:	b	41a3a8 <ferror@plt+0x16338>
  41a3cc:	mov	x19, #0x0                   	// #0
  41a3d0:	b	41a334 <ferror@plt+0x162c4>
  41a3d4:	stp	x29, x30, [sp, #-32]!
  41a3d8:	mov	x29, sp
  41a3dc:	stp	x19, x20, [sp, #16]
  41a3e0:	cbz	x0, 41a410 <ferror@plt+0x163a0>
  41a3e4:	mov	x20, x1
  41a3e8:	mov	x19, x0
  41a3ec:	bl	403f60 <__errno_location@plt>
  41a3f0:	str	wzr, [x0]
  41a3f4:	bl	41a01c <ferror@plt+0x15fac>
  41a3f8:	mov	x2, x0
  41a3fc:	mov	x1, x20
  41a400:	mov	x0, x19
  41a404:	ldp	x19, x20, [sp, #16]
  41a408:	ldp	x29, x30, [sp], #32
  41a40c:	b	403910 <strtod_l@plt>
  41a410:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41a414:	add	x1, x1, #0xda8
  41a418:	add	x1, x1, #0x9
  41a41c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41a420:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41a424:	add	x2, x2, #0xc96
  41a428:	add	x0, x0, #0x41f
  41a42c:	bl	412328 <ferror@plt+0xe2b8>
  41a430:	movi	d0, #0x0
  41a434:	ldp	x19, x20, [sp, #16]
  41a438:	ldp	x29, x30, [sp], #32
  41a43c:	ret
  41a440:	stp	x29, x30, [sp, #-64]!
  41a444:	mov	x29, sp
  41a448:	stp	x19, x20, [sp, #16]
  41a44c:	str	d8, [sp, #32]
  41a450:	cbz	x0, 41a47c <ferror@plt+0x1640c>
  41a454:	mov	x20, x0
  41a458:	mov	x19, x1
  41a45c:	add	x1, sp, #0x30
  41a460:	stp	xzr, xzr, [sp, #48]
  41a464:	bl	4035f0 <strtod@plt>
  41a468:	ldr	x0, [sp, #48]
  41a46c:	fmov	d8, d0
  41a470:	cbnz	x0, 41a4b0 <ferror@plt+0x16440>
  41a474:	movi	d0, #0x0
  41a478:	b	41a4c4 <ferror@plt+0x16454>
  41a47c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41a480:	add	x1, x1, #0xda8
  41a484:	add	x1, x1, #0x18
  41a488:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41a48c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41a490:	add	x2, x2, #0xc96
  41a494:	add	x0, x0, #0x41f
  41a498:	bl	412328 <ferror@plt+0xe2b8>
  41a49c:	movi	d0, #0x0
  41a4a0:	ldp	x19, x20, [sp, #16]
  41a4a4:	ldr	d8, [sp, #32]
  41a4a8:	ldp	x29, x30, [sp], #64
  41a4ac:	ret
  41a4b0:	ldrb	w0, [x0]
  41a4b4:	cbz	w0, 41a474 <ferror@plt+0x16404>
  41a4b8:	add	x1, sp, #0x38
  41a4bc:	mov	x0, x20
  41a4c0:	bl	41a3d4 <ferror@plt+0x16364>
  41a4c4:	ldr	x0, [sp, #48]
  41a4c8:	cbz	x0, 41a4e0 <ferror@plt+0x16470>
  41a4cc:	ldrb	w1, [x0]
  41a4d0:	cbz	w1, 41a4e0 <ferror@plt+0x16470>
  41a4d4:	ldr	x1, [sp, #56]
  41a4d8:	cmp	x0, x1
  41a4dc:	b.cc	41a4f0 <ferror@plt+0x16480>  // b.lo, b.ul, b.last
  41a4e0:	cbz	x19, 41a4e8 <ferror@plt+0x16478>
  41a4e4:	str	x0, [x19]
  41a4e8:	fmov	d0, d8
  41a4ec:	b	41a4a0 <ferror@plt+0x16430>
  41a4f0:	cbz	x19, 41a4a0 <ferror@plt+0x16430>
  41a4f4:	str	x1, [x19]
  41a4f8:	b	41a4a0 <ferror@plt+0x16430>
  41a4fc:	stp	x29, x30, [sp, #-64]!
  41a500:	mov	x29, sp
  41a504:	str	d8, [sp, #48]
  41a508:	fmov	d8, d0
  41a50c:	stp	x19, x20, [sp, #16]
  41a510:	mov	x19, x0
  41a514:	stp	x21, x22, [sp, #32]
  41a518:	mov	w21, w1
  41a51c:	mov	x22, x2
  41a520:	bl	41a01c <ferror@plt+0x15fac>
  41a524:	bl	403be0 <uselocale@plt>
  41a528:	fmov	d0, d8
  41a52c:	mov	x2, x22
  41a530:	sxtw	x1, w21
  41a534:	mov	x20, x0
  41a538:	mov	x0, x19
  41a53c:	bl	4037c0 <snprintf@plt>
  41a540:	mov	x0, x20
  41a544:	bl	403be0 <uselocale@plt>
  41a548:	mov	x0, x19
  41a54c:	ldr	d8, [sp, #48]
  41a550:	ldp	x19, x20, [sp, #16]
  41a554:	ldp	x21, x22, [sp, #32]
  41a558:	ldp	x29, x30, [sp], #64
  41a55c:	ret
  41a560:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41a564:	add	x2, x2, #0xca3
  41a568:	b	41a4fc <ferror@plt+0x1648c>
  41a56c:	stp	x29, x30, [sp, #-48]!
  41a570:	mov	x29, sp
  41a574:	stp	x19, x20, [sp, #16]
  41a578:	mov	x19, x0
  41a57c:	mov	x20, x1
  41a580:	str	x21, [sp, #32]
  41a584:	mov	w21, w2
  41a588:	bl	41a01c <ferror@plt+0x15fac>
  41a58c:	mov	x3, x0
  41a590:	mov	w2, w21
  41a594:	mov	x1, x20
  41a598:	mov	x0, x19
  41a59c:	ldp	x19, x20, [sp, #16]
  41a5a0:	ldr	x21, [sp, #32]
  41a5a4:	ldp	x29, x30, [sp], #48
  41a5a8:	b	4037a0 <strtoull_l@plt>
  41a5ac:	stp	x29, x30, [sp, #-48]!
  41a5b0:	mov	x29, sp
  41a5b4:	stp	x19, x20, [sp, #16]
  41a5b8:	mov	x19, x0
  41a5bc:	mov	x20, x1
  41a5c0:	str	x21, [sp, #32]
  41a5c4:	mov	w21, w2
  41a5c8:	bl	41a01c <ferror@plt+0x15fac>
  41a5cc:	mov	x3, x0
  41a5d0:	mov	w2, w21
  41a5d4:	mov	x1, x20
  41a5d8:	mov	x0, x19
  41a5dc:	ldp	x19, x20, [sp, #16]
  41a5e0:	ldr	x21, [sp, #32]
  41a5e4:	ldp	x29, x30, [sp], #48
  41a5e8:	b	4035d0 <strtoll_l@plt>
  41a5ec:	stp	x29, x30, [sp, #-128]!
  41a5f0:	mov	x29, sp
  41a5f4:	stp	x19, x20, [sp, #16]
  41a5f8:	stp	x21, x22, [sp, #32]
  41a5fc:	mov	w21, w0
  41a600:	str	x23, [sp, #48]
  41a604:	bl	403f60 <__errno_location@plt>
  41a608:	ldr	w23, [x0]
  41a60c:	mov	x20, x0
  41a610:	mov	w0, w21
  41a614:	bl	403a70 <strerror@plt>
  41a618:	mov	x19, x0
  41a61c:	mov	x0, #0x0                   	// #0
  41a620:	bl	42bea4 <ferror@plt+0x27e34>
  41a624:	cbnz	w0, 41a694 <ferror@plt+0x16624>
  41a628:	mov	x0, x19
  41a62c:	mov	x4, #0x0                   	// #0
  41a630:	mov	x3, #0x0                   	// #0
  41a634:	mov	x2, #0x0                   	// #0
  41a638:	mov	x1, #0xffffffffffffffff    	// #-1
  41a63c:	bl	42d104 <ferror@plt+0x29094>
  41a640:	mov	x19, x0
  41a644:	mov	x22, x0
  41a648:	cbnz	x19, 41a664 <ferror@plt+0x165f4>
  41a64c:	add	x19, sp, #0x40
  41a650:	mov	w2, w21
  41a654:	add	x0, sp, #0x40
  41a658:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41a65c:	add	x1, x1, #0xca9
  41a660:	bl	403690 <sprintf@plt>
  41a664:	mov	x0, x19
  41a668:	bl	415e10 <ferror@plt+0x11da0>
  41a66c:	mov	x19, x0
  41a670:	mov	x0, x22
  41a674:	bl	4110d0 <ferror@plt+0xd060>
  41a678:	ldp	x21, x22, [sp, #32]
  41a67c:	str	w23, [x20]
  41a680:	mov	x0, x19
  41a684:	ldp	x19, x20, [sp, #16]
  41a688:	ldr	x23, [sp, #48]
  41a68c:	ldp	x29, x30, [sp], #128
  41a690:	ret
  41a694:	mov	x22, #0x0                   	// #0
  41a698:	b	41a648 <ferror@plt+0x165d8>
  41a69c:	stp	x29, x30, [sp, #-48]!
  41a6a0:	mov	x29, sp
  41a6a4:	stp	x19, x20, [sp, #16]
  41a6a8:	str	x21, [sp, #32]
  41a6ac:	mov	w21, w0
  41a6b0:	bl	403f00 <strsignal@plt>
  41a6b4:	mov	x19, x0
  41a6b8:	mov	x0, #0x0                   	// #0
  41a6bc:	bl	42bea4 <ferror@plt+0x27e34>
  41a6c0:	cbnz	w0, 41a728 <ferror@plt+0x166b8>
  41a6c4:	mov	x0, x19
  41a6c8:	mov	x4, #0x0                   	// #0
  41a6cc:	mov	x3, #0x0                   	// #0
  41a6d0:	mov	x2, #0x0                   	// #0
  41a6d4:	mov	x1, #0xffffffffffffffff    	// #-1
  41a6d8:	bl	42d104 <ferror@plt+0x29094>
  41a6dc:	mov	x19, x0
  41a6e0:	mov	x20, x0
  41a6e4:	cbnz	x19, 41a700 <ferror@plt+0x16690>
  41a6e8:	mov	w1, w21
  41a6ec:	adrp	x0, 436000 <ferror@plt+0x31f90>
  41a6f0:	add	x0, x0, #0xcbc
  41a6f4:	bl	41a234 <ferror@plt+0x161c4>
  41a6f8:	mov	x19, x0
  41a6fc:	mov	x20, x0
  41a700:	mov	x0, x19
  41a704:	bl	415e10 <ferror@plt+0x11da0>
  41a708:	mov	x19, x0
  41a70c:	mov	x0, x20
  41a710:	bl	4110d0 <ferror@plt+0xd060>
  41a714:	mov	x0, x19
  41a718:	ldp	x19, x20, [sp, #16]
  41a71c:	ldr	x21, [sp, #32]
  41a720:	ldp	x29, x30, [sp], #48
  41a724:	ret
  41a728:	mov	x20, #0x0                   	// #0
  41a72c:	b	41a6e4 <ferror@plt+0x16674>
  41a730:	stp	x29, x30, [sp, #-16]!
  41a734:	mov	x29, sp
  41a738:	cbz	x0, 41a74c <ferror@plt+0x166dc>
  41a73c:	cbnz	x1, 41a778 <ferror@plt+0x16708>
  41a740:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  41a744:	add	x2, x2, #0xd49
  41a748:	b	41a754 <ferror@plt+0x166e4>
  41a74c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41a750:	add	x2, x2, #0xc89
  41a754:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41a758:	add	x1, x1, #0xda8
  41a75c:	add	x1, x1, #0x21
  41a760:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41a764:	add	x0, x0, #0x41f
  41a768:	bl	412328 <ferror@plt+0xe2b8>
  41a76c:	mov	x0, #0x0                   	// #0
  41a770:	ldp	x29, x30, [sp], #16
  41a774:	ret
  41a778:	cbz	x2, 41a7b0 <ferror@plt+0x16740>
  41a77c:	cmp	x2, #0x1
  41a780:	b.eq	41a7c8 <ferror@plt+0x16758>  // b.none
  41a784:	add	x4, x1, #0x1
  41a788:	add	x2, x1, x2
  41a78c:	ldurb	w5, [x4, #-1]
  41a790:	mov	x3, x4
  41a794:	strb	w5, [x0], #1
  41a798:	cbz	w5, 41a7bc <ferror@plt+0x1674c>
  41a79c:	add	x4, x4, #0x1
  41a7a0:	cmp	x2, x4
  41a7a4:	b.ne	41a78c <ferror@plt+0x1671c>  // b.any
  41a7a8:	strb	wzr, [x0]
  41a7ac:	b	41a7b4 <ferror@plt+0x16744>
  41a7b0:	mov	x3, x1
  41a7b4:	ldrb	w0, [x3], #1
  41a7b8:	cbnz	w0, 41a7b4 <ferror@plt+0x16744>
  41a7bc:	sub	x0, x3, x1
  41a7c0:	sub	x0, x0, #0x1
  41a7c4:	b	41a770 <ferror@plt+0x16700>
  41a7c8:	mov	x3, x1
  41a7cc:	b	41a7a8 <ferror@plt+0x16738>
  41a7d0:	stp	x29, x30, [sp, #-32]!
  41a7d4:	mov	x29, sp
  41a7d8:	str	x19, [sp, #16]
  41a7dc:	mov	x19, x0
  41a7e0:	cbz	x0, 41a820 <ferror@plt+0x167b0>
  41a7e4:	mov	x0, x1
  41a7e8:	cbz	x1, 41a850 <ferror@plt+0x167e0>
  41a7ec:	add	x1, x19, x2
  41a7f0:	mov	x3, x19
  41a7f4:	ldrb	w4, [x3]
  41a7f8:	cbnz	w4, 41a85c <ferror@plt+0x167ec>
  41a7fc:	sub	x19, x3, x19
  41a800:	subs	x2, x2, x19
  41a804:	b.eq	41a86c <ferror@plt+0x167fc>  // b.none
  41a808:	mov	x4, x0
  41a80c:	ldrb	w1, [x4]
  41a810:	cbnz	w1, 41a878 <ferror@plt+0x16808>
  41a814:	sub	x0, x4, x0
  41a818:	strb	wzr, [x3]
  41a81c:	b	41a870 <ferror@plt+0x16800>
  41a820:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41a824:	add	x2, x2, #0xc89
  41a828:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41a82c:	add	x1, x1, #0xda8
  41a830:	add	x1, x1, #0x2b
  41a834:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41a838:	add	x0, x0, #0x41f
  41a83c:	bl	412328 <ferror@plt+0xe2b8>
  41a840:	mov	x0, #0x0                   	// #0
  41a844:	ldr	x19, [sp, #16]
  41a848:	ldp	x29, x30, [sp], #32
  41a84c:	ret
  41a850:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  41a854:	add	x2, x2, #0xd49
  41a858:	b	41a828 <ferror@plt+0x167b8>
  41a85c:	cmp	x3, x1
  41a860:	b.eq	41a7fc <ferror@plt+0x1678c>  // b.none
  41a864:	add	x3, x3, #0x1
  41a868:	b	41a7f4 <ferror@plt+0x16784>
  41a86c:	bl	403580 <strlen@plt>
  41a870:	add	x0, x0, x19
  41a874:	b	41a844 <ferror@plt+0x167d4>
  41a878:	cmp	x2, #0x1
  41a87c:	b.eq	41a888 <ferror@plt+0x16818>  // b.none
  41a880:	sub	x2, x2, #0x1
  41a884:	strb	w1, [x3], #1
  41a888:	add	x4, x4, #0x1
  41a88c:	b	41a80c <ferror@plt+0x1679c>
  41a890:	stp	x29, x30, [sp, #-48]!
  41a894:	mov	x29, sp
  41a898:	stp	x19, x20, [sp, #16]
  41a89c:	mov	x19, x0
  41a8a0:	stp	x21, x22, [sp, #32]
  41a8a4:	cbnz	x0, 41a914 <ferror@plt+0x168a4>
  41a8a8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41a8ac:	add	x1, x1, #0xda8
  41a8b0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41a8b4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41a8b8:	add	x2, x2, #0x58a
  41a8bc:	add	x1, x1, #0x35
  41a8c0:	add	x0, x0, #0x41f
  41a8c4:	bl	412328 <ferror@plt+0xe2b8>
  41a8c8:	mov	x0, x19
  41a8cc:	ldp	x19, x20, [sp, #16]
  41a8d0:	ldp	x21, x22, [sp, #32]
  41a8d4:	ldp	x29, x30, [sp], #48
  41a8d8:	ret
  41a8dc:	bl	403bd0 <__ctype_b_loc@plt>
  41a8e0:	mov	w22, w20
  41a8e4:	ldr	x0, [x0]
  41a8e8:	ubfiz	x20, x20, #1, #8
  41a8ec:	ldrh	w0, [x0, x20]
  41a8f0:	tbz	w0, #8, 41a904 <ferror@plt+0x16894>
  41a8f4:	bl	4037b0 <__ctype_tolower_loc@plt>
  41a8f8:	ldr	x0, [x0]
  41a8fc:	ldr	w0, [x0, x22, lsl #2]
  41a900:	strb	w0, [x21]
  41a904:	add	x21, x21, #0x1
  41a908:	ldrb	w20, [x21]
  41a90c:	cbnz	w20, 41a8dc <ferror@plt+0x1686c>
  41a910:	b	41a8c8 <ferror@plt+0x16858>
  41a914:	mov	x21, x0
  41a918:	b	41a908 <ferror@plt+0x16898>
  41a91c:	stp	x29, x30, [sp, #-48]!
  41a920:	mov	x29, sp
  41a924:	stp	x19, x20, [sp, #16]
  41a928:	mov	x19, x0
  41a92c:	stp	x21, x22, [sp, #32]
  41a930:	cbnz	x0, 41a9a0 <ferror@plt+0x16930>
  41a934:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41a938:	add	x1, x1, #0xda8
  41a93c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41a940:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41a944:	add	x2, x2, #0x58a
  41a948:	add	x1, x1, #0x3f
  41a94c:	add	x0, x0, #0x41f
  41a950:	bl	412328 <ferror@plt+0xe2b8>
  41a954:	mov	x0, x19
  41a958:	ldp	x19, x20, [sp, #16]
  41a95c:	ldp	x21, x22, [sp, #32]
  41a960:	ldp	x29, x30, [sp], #48
  41a964:	ret
  41a968:	bl	403bd0 <__ctype_b_loc@plt>
  41a96c:	mov	w22, w20
  41a970:	ldr	x0, [x0]
  41a974:	ubfiz	x20, x20, #1, #8
  41a978:	ldrh	w0, [x0, x20]
  41a97c:	tbz	w0, #9, 41a990 <ferror@plt+0x16920>
  41a980:	bl	403a40 <__ctype_toupper_loc@plt>
  41a984:	ldr	x0, [x0]
  41a988:	ldr	w0, [x0, x22, lsl #2]
  41a98c:	strb	w0, [x21]
  41a990:	add	x21, x21, #0x1
  41a994:	ldrb	w20, [x21]
  41a998:	cbnz	w20, 41a968 <ferror@plt+0x168f8>
  41a99c:	b	41a954 <ferror@plt+0x168e4>
  41a9a0:	mov	x21, x0
  41a9a4:	b	41a994 <ferror@plt+0x16924>
  41a9a8:	stp	x29, x30, [sp, #-32]!
  41a9ac:	mov	x29, sp
  41a9b0:	str	x19, [sp, #16]
  41a9b4:	mov	x19, x0
  41a9b8:	cbz	x0, 41a9d4 <ferror@plt+0x16964>
  41a9bc:	ldrb	w1, [x0]
  41a9c0:	cbnz	w1, 41a9f8 <ferror@plt+0x16988>
  41a9c4:	mov	x0, x19
  41a9c8:	ldr	x19, [sp, #16]
  41a9cc:	ldp	x29, x30, [sp], #32
  41a9d0:	ret
  41a9d4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41a9d8:	add	x1, x1, #0xda8
  41a9dc:	add	x1, x1, #0x47
  41a9e0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41a9e4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41a9e8:	add	x2, x2, #0x58a
  41a9ec:	add	x0, x0, #0x41f
  41a9f0:	bl	412328 <ferror@plt+0xe2b8>
  41a9f4:	b	41a9c4 <ferror@plt+0x16954>
  41a9f8:	bl	403580 <strlen@plt>
  41a9fc:	sub	x1, x0, #0x1
  41aa00:	add	x1, x19, x1
  41aa04:	mov	x0, x19
  41aa08:	cmp	x0, x1
  41aa0c:	b.cs	41a9c4 <ferror@plt+0x16954>  // b.hs, b.nlast
  41aa10:	ldrb	w3, [x1]
  41aa14:	ldrb	w2, [x0]
  41aa18:	strb	w3, [x0], #1
  41aa1c:	strb	w2, [x1], #-1
  41aa20:	b	41aa08 <ferror@plt+0x16998>
  41aa24:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41aa28:	add	x2, x2, #0xda8
  41aa2c:	and	w1, w0, #0xff
  41aa30:	add	x2, x2, #0x54
  41aa34:	ubfiz	x0, x0, #1, #8
  41aa38:	ldrh	w0, [x2, x0]
  41aa3c:	tbz	w0, #9, 41aa48 <ferror@plt+0x169d8>
  41aa40:	add	w1, w1, #0x20
  41aa44:	and	w1, w1, #0xff
  41aa48:	mov	w0, w1
  41aa4c:	ret
  41aa50:	stp	x29, x30, [sp, #-32]!
  41aa54:	mov	x29, sp
  41aa58:	str	x19, [sp, #16]
  41aa5c:	mov	x19, x0
  41aa60:	cbz	x0, 41aa94 <ferror@plt+0x16a24>
  41aa64:	tbz	x1, #63, 41aa70 <ferror@plt+0x16a00>
  41aa68:	bl	403580 <strlen@plt>
  41aa6c:	mov	x1, x0
  41aa70:	mov	x0, x19
  41aa74:	bl	41a118 <ferror@plt+0x160a8>
  41aa78:	mov	x19, x0
  41aa7c:	mov	x3, x0
  41aa80:	ldrb	w0, [x3]
  41aa84:	cbz	w0, 41aab4 <ferror@plt+0x16a44>
  41aa88:	bl	41aa24 <ferror@plt+0x169b4>
  41aa8c:	strb	w0, [x3], #1
  41aa90:	b	41aa80 <ferror@plt+0x16a10>
  41aa94:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41aa98:	add	x1, x1, #0xda8
  41aa9c:	adrp	x2, 432000 <ferror@plt+0x2df90>
  41aaa0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41aaa4:	add	x2, x2, #0x39a
  41aaa8:	add	x1, x1, #0x254
  41aaac:	add	x0, x0, #0x41f
  41aab0:	bl	412328 <ferror@plt+0xe2b8>
  41aab4:	mov	x0, x19
  41aab8:	ldr	x19, [sp, #16]
  41aabc:	ldp	x29, x30, [sp], #32
  41aac0:	ret
  41aac4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41aac8:	add	x2, x2, #0xda8
  41aacc:	and	w1, w0, #0xff
  41aad0:	add	x2, x2, #0x54
  41aad4:	ubfiz	x0, x0, #1, #8
  41aad8:	ldrh	w0, [x2, x0]
  41aadc:	tbz	w0, #5, 41aae8 <ferror@plt+0x16a78>
  41aae0:	sub	w1, w1, #0x20
  41aae4:	and	w1, w1, #0xff
  41aae8:	mov	w0, w1
  41aaec:	ret
  41aaf0:	stp	x29, x30, [sp, #-32]!
  41aaf4:	mov	x29, sp
  41aaf8:	str	x19, [sp, #16]
  41aafc:	mov	x19, x0
  41ab00:	cbz	x0, 41ab34 <ferror@plt+0x16ac4>
  41ab04:	tbz	x1, #63, 41ab10 <ferror@plt+0x16aa0>
  41ab08:	bl	403580 <strlen@plt>
  41ab0c:	mov	x1, x0
  41ab10:	mov	x0, x19
  41ab14:	bl	41a118 <ferror@plt+0x160a8>
  41ab18:	mov	x19, x0
  41ab1c:	mov	x3, x0
  41ab20:	ldrb	w0, [x3]
  41ab24:	cbz	w0, 41ab54 <ferror@plt+0x16ae4>
  41ab28:	bl	41aac4 <ferror@plt+0x16a54>
  41ab2c:	strb	w0, [x3], #1
  41ab30:	b	41ab20 <ferror@plt+0x16ab0>
  41ab34:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41ab38:	add	x1, x1, #0xda8
  41ab3c:	adrp	x2, 432000 <ferror@plt+0x2df90>
  41ab40:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ab44:	add	x2, x2, #0x39a
  41ab48:	add	x1, x1, #0x264
  41ab4c:	add	x0, x0, #0x41f
  41ab50:	bl	412328 <ferror@plt+0xe2b8>
  41ab54:	mov	x0, x19
  41ab58:	ldr	x19, [sp, #16]
  41ab5c:	ldp	x29, x30, [sp], #32
  41ab60:	ret
  41ab64:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41ab68:	add	x1, x1, #0xda8
  41ab6c:	and	w2, w0, #0xff
  41ab70:	add	x1, x1, #0x54
  41ab74:	ubfiz	x0, x0, #1, #8
  41ab78:	ldrh	w1, [x1, x0]
  41ab7c:	sub	w0, w2, #0x30
  41ab80:	tst	x1, #0x8
  41ab84:	csinv	w0, w0, wzr, ne  // ne = any
  41ab88:	ret
  41ab8c:	and	w0, w0, #0xff
  41ab90:	sub	w1, w0, #0x41
  41ab94:	and	w1, w1, #0xff
  41ab98:	cmp	w1, #0x5
  41ab9c:	b.hi	41aba8 <ferror@plt+0x16b38>  // b.pmore
  41aba0:	sub	w0, w0, #0x37
  41aba4:	ret
  41aba8:	sub	w1, w0, #0x61
  41abac:	and	w1, w1, #0xff
  41abb0:	cmp	w1, #0x5
  41abb4:	b.hi	41abc0 <ferror@plt+0x16b50>  // b.pmore
  41abb8:	sub	w0, w0, #0x57
  41abbc:	b	41aba4 <ferror@plt+0x16b34>
  41abc0:	b	41ab64 <ferror@plt+0x16af4>
  41abc4:	stp	x29, x30, [sp, #-16]!
  41abc8:	mov	x29, sp
  41abcc:	cbz	x0, 41abe0 <ferror@plt+0x16b70>
  41abd0:	cbnz	x1, 41ac50 <ferror@plt+0x16be0>
  41abd4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  41abd8:	add	x2, x2, #0x41c
  41abdc:	b	41abe8 <ferror@plt+0x16b78>
  41abe0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  41abe4:	add	x2, x2, #0x40d
  41abe8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41abec:	add	x1, x1, #0xda8
  41abf0:	add	x1, x1, #0x272
  41abf4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41abf8:	add	x0, x0, #0x41f
  41abfc:	bl	412328 <ferror@plt+0xe2b8>
  41ac00:	mov	w0, #0x0                   	// #0
  41ac04:	ldp	x29, x30, [sp], #16
  41ac08:	ret
  41ac0c:	sub	w6, w2, #0x41
  41ac10:	add	w3, w2, #0x20
  41ac14:	and	w6, w6, #0xff
  41ac18:	and	w3, w3, #0xff
  41ac1c:	cmp	w6, #0x1a
  41ac20:	sub	w6, w4, #0x41
  41ac24:	csel	w2, w3, w2, cc  // cc = lo, ul, last
  41ac28:	and	w6, w6, #0xff
  41ac2c:	add	w3, w4, #0x20
  41ac30:	cmp	w6, #0x1a
  41ac34:	and	w3, w3, #0xff
  41ac38:	add	x5, x5, #0x1
  41ac3c:	csel	w3, w3, w4, cc  // cc = lo, ul, last
  41ac40:	cmp	w2, w3
  41ac44:	b.eq	41ac54 <ferror@plt+0x16be4>  // b.none
  41ac48:	sub	w0, w2, w3
  41ac4c:	b	41ac04 <ferror@plt+0x16b94>
  41ac50:	mov	x5, #0x0                   	// #0
  41ac54:	ldrb	w2, [x0, x5]
  41ac58:	ldrb	w4, [x1, x5]
  41ac5c:	cbz	w2, 41ac64 <ferror@plt+0x16bf4>
  41ac60:	cbnz	w4, 41ac0c <ferror@plt+0x16b9c>
  41ac64:	sub	w0, w2, w4
  41ac68:	b	41ac04 <ferror@plt+0x16b94>
  41ac6c:	stp	x29, x30, [sp, #-16]!
  41ac70:	mov	x29, sp
  41ac74:	cbz	x0, 41ac88 <ferror@plt+0x16c18>
  41ac78:	cbnz	x1, 41acf8 <ferror@plt+0x16c88>
  41ac7c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  41ac80:	add	x2, x2, #0x41c
  41ac84:	b	41ac90 <ferror@plt+0x16c20>
  41ac88:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  41ac8c:	add	x2, x2, #0x40d
  41ac90:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41ac94:	add	x1, x1, #0xda8
  41ac98:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ac9c:	add	x1, x1, #0x285
  41aca0:	add	x0, x0, #0x41f
  41aca4:	bl	412328 <ferror@plt+0xe2b8>
  41aca8:	mov	w0, #0x0                   	// #0
  41acac:	ldp	x29, x30, [sp], #16
  41acb0:	ret
  41acb4:	sub	w7, w3, #0x41
  41acb8:	add	w4, w3, #0x20
  41acbc:	and	w7, w7, #0xff
  41acc0:	and	w4, w4, #0xff
  41acc4:	cmp	w7, #0x1a
  41acc8:	sub	w7, w0, #0x41
  41accc:	csel	w3, w4, w3, cc  // cc = lo, ul, last
  41acd0:	and	w7, w7, #0xff
  41acd4:	add	w4, w0, #0x20
  41acd8:	cmp	w7, #0x1a
  41acdc:	and	w4, w4, #0xff
  41ace0:	add	x5, x5, #0x1
  41ace4:	csel	w4, w4, w0, cc  // cc = lo, ul, last
  41ace8:	cmp	w3, w4
  41acec:	b.eq	41ad00 <ferror@plt+0x16c90>  // b.none
  41acf0:	sub	w0, w3, w4
  41acf4:	b	41acac <ferror@plt+0x16c3c>
  41acf8:	mov	x6, x0
  41acfc:	mov	x5, #0x0                   	// #0
  41ad00:	cmp	x2, x5
  41ad04:	b.eq	41aca8 <ferror@plt+0x16c38>  // b.none
  41ad08:	ldrb	w3, [x6, x5]
  41ad0c:	ldrb	w0, [x1, x5]
  41ad10:	cbz	w3, 41ad18 <ferror@plt+0x16ca8>
  41ad14:	cbnz	w0, 41acb4 <ferror@plt+0x16c44>
  41ad18:	sub	w0, w3, w0
  41ad1c:	b	41acac <ferror@plt+0x16c3c>
  41ad20:	stp	x29, x30, [sp, #-16]!
  41ad24:	mov	x29, sp
  41ad28:	cbz	x0, 41ad3c <ferror@plt+0x16ccc>
  41ad2c:	cbnz	x1, 41ad68 <ferror@plt+0x16cf8>
  41ad30:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  41ad34:	add	x2, x2, #0x41c
  41ad38:	b	41ad44 <ferror@plt+0x16cd4>
  41ad3c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  41ad40:	add	x2, x2, #0x40d
  41ad44:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41ad48:	add	x1, x1, #0xda8
  41ad4c:	add	x1, x1, #0x299
  41ad50:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ad54:	add	x0, x0, #0x41f
  41ad58:	bl	412328 <ferror@plt+0xe2b8>
  41ad5c:	mov	w0, #0x0                   	// #0
  41ad60:	ldp	x29, x30, [sp], #16
  41ad64:	ret
  41ad68:	ldp	x29, x30, [sp], #16
  41ad6c:	b	403a00 <strcasecmp@plt>
  41ad70:	mov	w2, w2
  41ad74:	b	403cc0 <strncasecmp@plt>
  41ad78:	stp	x29, x30, [sp, #-48]!
  41ad7c:	mov	x29, sp
  41ad80:	stp	x19, x20, [sp, #16]
  41ad84:	mov	x20, x0
  41ad88:	stp	x21, x22, [sp, #32]
  41ad8c:	cbz	x0, 41adc8 <ferror@plt+0x16d58>
  41ad90:	mov	x19, x1
  41ad94:	and	w22, w2, #0xff
  41ad98:	cbnz	x1, 41ada4 <ferror@plt+0x16d34>
  41ad9c:	adrp	x19, 436000 <ferror@plt+0x31f90>
  41ada0:	add	x19, x19, #0xcd0
  41ada4:	mov	x21, x20
  41ada8:	ldrb	w1, [x21]
  41adac:	cbz	w1, 41ade8 <ferror@plt+0x16d78>
  41adb0:	mov	x0, x19
  41adb4:	bl	403d10 <strchr@plt>
  41adb8:	cbz	x0, 41adc0 <ferror@plt+0x16d50>
  41adbc:	strb	w22, [x21]
  41adc0:	add	x21, x21, #0x1
  41adc4:	b	41ada8 <ferror@plt+0x16d38>
  41adc8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41adcc:	add	x1, x1, #0xda8
  41add0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41add4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41add8:	add	x2, x2, #0x58a
  41addc:	add	x1, x1, #0x2a6
  41ade0:	add	x0, x0, #0x41f
  41ade4:	bl	412328 <ferror@plt+0xe2b8>
  41ade8:	mov	x0, x20
  41adec:	ldp	x19, x20, [sp, #16]
  41adf0:	ldp	x21, x22, [sp, #32]
  41adf4:	ldp	x29, x30, [sp], #48
  41adf8:	ret
  41adfc:	stp	x29, x30, [sp, #-48]!
  41ae00:	mov	x29, sp
  41ae04:	stp	x19, x20, [sp, #16]
  41ae08:	mov	x19, x0
  41ae0c:	stp	x21, x22, [sp, #32]
  41ae10:	cbz	x0, 41ae44 <ferror@plt+0x16dd4>
  41ae14:	mov	x21, x1
  41ae18:	cbnz	x1, 41ae98 <ferror@plt+0x16e28>
  41ae1c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41ae20:	add	x1, x1, #0xda8
  41ae24:	add	x1, x1, #0x2b3
  41ae28:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41ae2c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ae30:	add	x2, x2, #0xcd8
  41ae34:	add	x0, x0, #0x41f
  41ae38:	mov	x19, #0x0                   	// #0
  41ae3c:	bl	412328 <ferror@plt+0xe2b8>
  41ae40:	b	41ae64 <ferror@plt+0x16df4>
  41ae44:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41ae48:	add	x1, x1, #0xda8
  41ae4c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41ae50:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ae54:	add	x2, x2, #0x58a
  41ae58:	add	x1, x1, #0x2b3
  41ae5c:	add	x0, x0, #0x41f
  41ae60:	bl	412328 <ferror@plt+0xe2b8>
  41ae64:	mov	x0, x19
  41ae68:	ldp	x19, x20, [sp, #16]
  41ae6c:	ldp	x21, x22, [sp, #32]
  41ae70:	ldp	x29, x30, [sp], #48
  41ae74:	ret
  41ae78:	mov	x0, x21
  41ae7c:	bl	403d10 <strchr@plt>
  41ae80:	cbnz	x0, 41ae88 <ferror@plt+0x16e18>
  41ae84:	strb	w22, [x20]
  41ae88:	add	x20, x20, #0x1
  41ae8c:	ldrb	w1, [x20]
  41ae90:	cbnz	w1, 41ae78 <ferror@plt+0x16e08>
  41ae94:	b	41ae64 <ferror@plt+0x16df4>
  41ae98:	and	w22, w2, #0xff
  41ae9c:	mov	x20, x0
  41aea0:	b	41ae8c <ferror@plt+0x16e1c>
  41aea4:	stp	x29, x30, [sp, #-48]!
  41aea8:	mov	x29, sp
  41aeac:	stp	x19, x20, [sp, #16]
  41aeb0:	str	x21, [sp, #32]
  41aeb4:	cbz	x0, 41af40 <ferror@plt+0x16ed0>
  41aeb8:	mov	x20, x0
  41aebc:	bl	403580 <strlen@plt>
  41aec0:	add	x0, x0, #0x1
  41aec4:	bl	410f8c <ferror@plt+0xcf1c>
  41aec8:	adrp	x3, 436000 <ferror@plt+0x31f90>
  41aecc:	mov	x21, x0
  41aed0:	mov	x19, x0
  41aed4:	add	x3, x3, #0xd90
  41aed8:	mov	w4, #0xb                   	// #11
  41aedc:	mov	w5, #0x9                   	// #9
  41aee0:	mov	w6, #0xd                   	// #13
  41aee4:	mov	w7, #0xa                   	// #10
  41aee8:	mov	w8, #0x8                   	// #8
  41aeec:	mov	w9, #0xc                   	// #12
  41aef0:	ldrb	w0, [x20]
  41aef4:	cbz	w0, 41afbc <ferror@plt+0x16f4c>
  41aef8:	cmp	w0, #0x5c
  41aefc:	b.ne	41b03c <ferror@plt+0x16fcc>  // b.any
  41af00:	mov	x1, x20
  41af04:	ldrb	w2, [x1, #1]!
  41af08:	cmp	w2, #0x76
  41af0c:	b.hi	41af38 <ferror@plt+0x16ec8>  // b.pmore
  41af10:	cmp	w2, #0x6d
  41af14:	b.hi	41af78 <ferror@plt+0x16f08>  // b.pmore
  41af18:	cmp	w2, #0x62
  41af1c:	b.eq	41b014 <ferror@plt+0x16fa4>  // b.none
  41af20:	b.hi	41af94 <ferror@plt+0x16f24>  // b.pmore
  41af24:	cbz	w2, 41afa4 <ferror@plt+0x16f34>
  41af28:	sub	w0, w2, #0x30
  41af2c:	and	w0, w0, #0xff
  41af30:	cmp	w0, #0x7
  41af34:	b.ls	41afc4 <ferror@plt+0x16f54>  // b.plast
  41af38:	strb	w2, [x19]
  41af3c:	b	41afec <ferror@plt+0x16f7c>
  41af40:	mov	x21, #0x0                   	// #0
  41af44:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41af48:	add	x1, x1, #0xda8
  41af4c:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  41af50:	add	x1, x1, #0x2be
  41af54:	add	x2, x2, #0x8a5
  41af58:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41af5c:	add	x0, x0, #0x41f
  41af60:	bl	412328 <ferror@plt+0xe2b8>
  41af64:	mov	x0, x21
  41af68:	ldp	x19, x20, [sp, #16]
  41af6c:	ldr	x21, [sp, #32]
  41af70:	ldp	x29, x30, [sp], #48
  41af74:	ret
  41af78:	sub	w0, w2, #0x6e
  41af7c:	cmp	w0, #0x8
  41af80:	b.hi	41af38 <ferror@plt+0x16ec8>  // b.pmore
  41af84:	ldrb	w0, [x3, w0, uxtw]
  41af88:	adr	x10, 41af94 <ferror@plt+0x16f24>
  41af8c:	add	x0, x10, w0, sxtb #2
  41af90:	br	x0
  41af94:	cmp	w2, #0x66
  41af98:	b.ne	41af38 <ferror@plt+0x16ec8>  // b.any
  41af9c:	strb	w9, [x19]
  41afa0:	b	41afec <ferror@plt+0x16f7c>
  41afa4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41afa8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41afac:	add	x2, x2, #0xcec
  41afb0:	add	x0, x0, #0x41f
  41afb4:	mov	w1, #0x10                  	// #16
  41afb8:	bl	4122b4 <ferror@plt+0xe244>
  41afbc:	strb	wzr, [x19]
  41afc0:	b	41af64 <ferror@plt+0x16ef4>
  41afc4:	add	x20, x20, #0x4
  41afc8:	strb	wzr, [x19]
  41afcc:	cmp	x1, x20
  41afd0:	b.eq	41afe8 <ferror@plt+0x16f78>  // b.none
  41afd4:	ldrb	w2, [x1]
  41afd8:	sub	w0, w2, #0x30
  41afdc:	and	w0, w0, #0xff
  41afe0:	cmp	w0, #0x7
  41afe4:	b.ls	41aff8 <ferror@plt+0x16f88>  // b.plast
  41afe8:	sub	x1, x1, #0x1
  41afec:	add	x20, x1, #0x1
  41aff0:	add	x19, x19, #0x1
  41aff4:	b	41aef0 <ferror@plt+0x16e80>
  41aff8:	ldrb	w0, [x19]
  41affc:	add	x1, x1, #0x1
  41b000:	ubfiz	w0, w0, #3, #5
  41b004:	sub	w0, w0, #0x30
  41b008:	add	w0, w2, w0
  41b00c:	strb	w0, [x19]
  41b010:	b	41afcc <ferror@plt+0x16f5c>
  41b014:	strb	w8, [x19]
  41b018:	b	41afec <ferror@plt+0x16f7c>
  41b01c:	strb	w7, [x19]
  41b020:	b	41afec <ferror@plt+0x16f7c>
  41b024:	strb	w6, [x19]
  41b028:	b	41afec <ferror@plt+0x16f7c>
  41b02c:	strb	w5, [x19]
  41b030:	b	41afec <ferror@plt+0x16f7c>
  41b034:	strb	w4, [x19]
  41b038:	b	41afec <ferror@plt+0x16f7c>
  41b03c:	mov	x1, x20
  41b040:	strb	w0, [x19]
  41b044:	b	41afec <ferror@plt+0x16f7c>
  41b048:	stp	x29, x30, [sp, #-304]!
  41b04c:	mov	x29, sp
  41b050:	stp	x19, x20, [sp, #16]
  41b054:	str	x21, [sp, #32]
  41b058:	cbz	x0, 41b0e0 <ferror@plt+0x17070>
  41b05c:	mov	x20, x1
  41b060:	mov	x19, x0
  41b064:	bl	403580 <strlen@plt>
  41b068:	lsl	x0, x0, #2
  41b06c:	add	x0, x0, #0x1
  41b070:	bl	410f8c <ferror@plt+0xcf1c>
  41b074:	add	x4, sp, #0x30
  41b078:	mov	x21, x0
  41b07c:	mov	x2, #0x100                 	// #256
  41b080:	mov	x0, x4
  41b084:	mov	w1, #0x0                   	// #0
  41b088:	bl	403940 <memset@plt>
  41b08c:	mov	x4, x0
  41b090:	cbz	x20, 41b0a0 <ferror@plt+0x17030>
  41b094:	mov	w1, #0x1                   	// #1
  41b098:	ldrb	w0, [x20]
  41b09c:	cbnz	w0, 41b118 <ferror@plt+0x170a8>
  41b0a0:	adrp	x0, 436000 <ferror@plt+0x31f90>
  41b0a4:	mov	x1, x21
  41b0a8:	add	x0, x0, #0xd9c
  41b0ac:	mov	w5, #0x5c                  	// #92
  41b0b0:	mov	w6, #0x225c                	// #8796
  41b0b4:	mov	w7, #0x5c5c                	// #23644
  41b0b8:	mov	w8, #0x625c                	// #25180
  41b0bc:	mov	w9, #0x765c                	// #30300
  41b0c0:	mov	w10, #0x745c                	// #29788
  41b0c4:	mov	w11, #0x725c                	// #29276
  41b0c8:	mov	w12, #0x6e5c                	// #28252
  41b0cc:	mov	w13, #0x665c                	// #26204
  41b0d0:	ldrb	w2, [x19]
  41b0d4:	cbnz	w2, 41b124 <ferror@plt+0x170b4>
  41b0d8:	strb	wzr, [x1]
  41b0dc:	b	41b104 <ferror@plt+0x17094>
  41b0e0:	mov	x21, #0x0                   	// #0
  41b0e4:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b0e8:	add	x1, x1, #0xda8
  41b0ec:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  41b0f0:	add	x1, x1, #0x2cc
  41b0f4:	add	x2, x2, #0x8a5
  41b0f8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41b0fc:	add	x0, x0, #0x41f
  41b100:	bl	412328 <ferror@plt+0xe2b8>
  41b104:	mov	x0, x21
  41b108:	ldp	x19, x20, [sp, #16]
  41b10c:	ldr	x21, [sp, #32]
  41b110:	ldp	x29, x30, [sp], #304
  41b114:	ret
  41b118:	add	x20, x20, #0x1
  41b11c:	strb	w1, [x4, w0, sxtw]
  41b120:	b	41b098 <ferror@plt+0x17028>
  41b124:	ldrb	w3, [x4, w2, sxtw]
  41b128:	cbz	w3, 41b134 <ferror@plt+0x170c4>
  41b12c:	strb	w2, [x1], #1
  41b130:	b	41b1bc <ferror@plt+0x1714c>
  41b134:	cmp	w2, #0xd
  41b138:	b.hi	41b164 <ferror@plt+0x170f4>  // b.pmore
  41b13c:	cmp	w2, #0x7
  41b140:	b.ls	41b174 <ferror@plt+0x17104>  // b.plast
  41b144:	sub	w2, w2, #0x9
  41b148:	add	x3, x1, #0x2
  41b14c:	cmp	w2, #0x4
  41b150:	b.hi	41b1b4 <ferror@plt+0x17144>  // b.pmore
  41b154:	ldrb	w2, [x0, w2, uxtw]
  41b158:	adr	x14, 41b164 <ferror@plt+0x170f4>
  41b15c:	add	x2, x14, w2, sxtb #2
  41b160:	br	x2
  41b164:	cmp	w2, #0x22
  41b168:	b.eq	41b1f4 <ferror@plt+0x17184>  // b.none
  41b16c:	cmp	w2, #0x5c
  41b170:	b.eq	41b1ec <ferror@plt+0x1717c>  // b.none
  41b174:	sub	w3, w2, #0x20
  41b178:	and	w3, w3, #0xff
  41b17c:	cmp	w3, #0x5e
  41b180:	b.ls	41b12c <ferror@plt+0x170bc>  // b.plast
  41b184:	lsr	w3, w2, #6
  41b188:	add	x1, x1, #0x4
  41b18c:	add	w3, w3, #0x30
  41b190:	sturb	w3, [x1, #-3]
  41b194:	ubfx	x3, x2, #3, #3
  41b198:	and	w2, w2, #0x7
  41b19c:	add	w3, w3, #0x30
  41b1a0:	add	w2, w2, #0x30
  41b1a4:	sturb	w5, [x1, #-4]
  41b1a8:	sturb	w3, [x1, #-2]
  41b1ac:	sturb	w2, [x1, #-1]
  41b1b0:	b	41b1bc <ferror@plt+0x1714c>
  41b1b4:	strh	w8, [x1]
  41b1b8:	mov	x1, x3
  41b1bc:	add	x19, x19, #0x1
  41b1c0:	b	41b0d0 <ferror@plt+0x17060>
  41b1c4:	strh	w13, [x1]
  41b1c8:	b	41b1b8 <ferror@plt+0x17148>
  41b1cc:	strh	w12, [x1]
  41b1d0:	b	41b1b8 <ferror@plt+0x17148>
  41b1d4:	strh	w11, [x1]
  41b1d8:	b	41b1b8 <ferror@plt+0x17148>
  41b1dc:	strh	w10, [x1]
  41b1e0:	b	41b1b8 <ferror@plt+0x17148>
  41b1e4:	strh	w9, [x1]
  41b1e8:	b	41b1b8 <ferror@plt+0x17148>
  41b1ec:	strh	w7, [x1], #2
  41b1f0:	b	41b1bc <ferror@plt+0x1714c>
  41b1f4:	strh	w6, [x1], #2
  41b1f8:	b	41b1bc <ferror@plt+0x1714c>
  41b1fc:	stp	x29, x30, [sp, #-32]!
  41b200:	mov	x29, sp
  41b204:	stp	x19, x20, [sp, #16]
  41b208:	mov	x19, x0
  41b20c:	cbnz	x0, 41b240 <ferror@plt+0x171d0>
  41b210:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b214:	add	x1, x1, #0xda8
  41b218:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41b21c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41b220:	add	x2, x2, #0x58a
  41b224:	add	x1, x1, #0x2d8
  41b228:	add	x0, x0, #0x41f
  41b22c:	bl	412328 <ferror@plt+0xe2b8>
  41b230:	mov	x0, x19
  41b234:	ldp	x19, x20, [sp, #16]
  41b238:	ldp	x29, x30, [sp], #32
  41b23c:	ret
  41b240:	mov	x20, x0
  41b244:	adrp	x0, 436000 <ferror@plt+0x31f90>
  41b248:	add	x0, x0, #0xda8
  41b24c:	add	x0, x0, #0x54
  41b250:	b	41b264 <ferror@plt+0x171f4>
  41b254:	ubfiz	x1, x1, #1, #8
  41b258:	ldrh	w1, [x0, x1]
  41b25c:	tbz	w1, #8, 41b26c <ferror@plt+0x171fc>
  41b260:	add	x20, x20, #0x1
  41b264:	ldrb	w1, [x20]
  41b268:	cbnz	w1, 41b254 <ferror@plt+0x171e4>
  41b26c:	mov	x0, x20
  41b270:	bl	403580 <strlen@plt>
  41b274:	mov	x1, x20
  41b278:	add	x2, x0, #0x1
  41b27c:	mov	x0, x19
  41b280:	bl	403530 <memmove@plt>
  41b284:	b	41b230 <ferror@plt+0x171c0>
  41b288:	stp	x29, x30, [sp, #-32]!
  41b28c:	mov	x29, sp
  41b290:	str	x19, [sp, #16]
  41b294:	mov	x19, x0
  41b298:	cbz	x0, 41b2cc <ferror@plt+0x1725c>
  41b29c:	bl	403580 <strlen@plt>
  41b2a0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b2a4:	add	x1, x1, #0xda8
  41b2a8:	add	x1, x1, #0x54
  41b2ac:	sub	x0, x0, #0x1
  41b2b0:	cmn	x0, #0x1
  41b2b4:	b.eq	41b2ec <ferror@plt+0x1727c>  // b.none
  41b2b8:	ldrb	w2, [x19, x0]
  41b2bc:	ldrh	w2, [x1, x2, lsl #1]
  41b2c0:	tbz	w2, #8, 41b2ec <ferror@plt+0x1727c>
  41b2c4:	strb	wzr, [x19, x0]
  41b2c8:	b	41b2ac <ferror@plt+0x1723c>
  41b2cc:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b2d0:	add	x1, x1, #0xda8
  41b2d4:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41b2d8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41b2dc:	add	x2, x2, #0x58a
  41b2e0:	add	x1, x1, #0x2e2
  41b2e4:	add	x0, x0, #0x41f
  41b2e8:	bl	412328 <ferror@plt+0xe2b8>
  41b2ec:	mov	x0, x19
  41b2f0:	ldr	x19, [sp, #16]
  41b2f4:	ldp	x29, x30, [sp], #32
  41b2f8:	ret
  41b2fc:	stp	x29, x30, [sp, #-96]!
  41b300:	mov	x29, sp
  41b304:	stp	x19, x20, [sp, #16]
  41b308:	stp	x21, x22, [sp, #32]
  41b30c:	stp	x23, x24, [sp, #48]
  41b310:	stp	x25, x26, [sp, #64]
  41b314:	str	x27, [sp, #80]
  41b318:	cbz	x0, 41b330 <ferror@plt+0x172c0>
  41b31c:	mov	x24, x1
  41b320:	cbnz	x1, 41b374 <ferror@plt+0x17304>
  41b324:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41b328:	add	x2, x2, #0xd06
  41b32c:	b	41b338 <ferror@plt+0x172c8>
  41b330:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41b334:	add	x2, x2, #0x58a
  41b338:	mov	x20, #0x0                   	// #0
  41b33c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b340:	add	x1, x1, #0xda8
  41b344:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41b348:	add	x1, x1, #0x2ed
  41b34c:	add	x0, x0, #0x41f
  41b350:	bl	412328 <ferror@plt+0xe2b8>
  41b354:	mov	x0, x20
  41b358:	ldp	x19, x20, [sp, #16]
  41b35c:	ldp	x21, x22, [sp, #32]
  41b360:	ldp	x23, x24, [sp, #48]
  41b364:	ldp	x25, x26, [sp, #64]
  41b368:	ldr	x27, [sp, #80]
  41b36c:	ldp	x29, x30, [sp], #96
  41b370:	ret
  41b374:	mov	w25, w2
  41b378:	ldrb	w2, [x1]
  41b37c:	cbnz	w2, 41b38c <ferror@plt+0x1731c>
  41b380:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41b384:	add	x2, x2, #0xd18
  41b388:	b	41b338 <ferror@plt+0x172c8>
  41b38c:	cmp	w25, #0x0
  41b390:	mov	w2, #0x7fffffff            	// #2147483647
  41b394:	mov	x22, x0
  41b398:	csel	w25, w25, w2, gt
  41b39c:	bl	403eb0 <strstr@plt>
  41b3a0:	mov	x19, x0
  41b3a4:	cbz	x0, 41b45c <ferror@plt+0x173ec>
  41b3a8:	mov	x0, x24
  41b3ac:	mov	x20, x22
  41b3b0:	bl	403580 <strlen@plt>
  41b3b4:	mov	x26, x0
  41b3b8:	mov	x23, x19
  41b3bc:	mov	w21, #0x0                   	// #0
  41b3c0:	mov	x19, #0x0                   	// #0
  41b3c4:	add	w27, w21, #0x1
  41b3c8:	cmp	w25, w27
  41b3cc:	b.eq	41b3d4 <ferror@plt+0x17364>  // b.none
  41b3d0:	cbnz	x23, 41b424 <ferror@plt+0x173b4>
  41b3d4:	ldrb	w0, [x22]
  41b3d8:	cbz	w0, 41b3f8 <ferror@plt+0x17388>
  41b3dc:	mov	x0, x20
  41b3e0:	bl	41a07c <ferror@plt+0x1600c>
  41b3e4:	add	w21, w21, #0x1
  41b3e8:	mov	x1, x0
  41b3ec:	mov	x0, x19
  41b3f0:	bl	419960 <ferror@plt+0x158f0>
  41b3f4:	mov	x19, x0
  41b3f8:	mov	x1, #0x8                   	// #8
  41b3fc:	add	w0, w21, #0x1
  41b400:	bl	4111c4 <ferror@plt+0xd154>
  41b404:	mov	x20, x0
  41b408:	sub	w1, w21, #0x1
  41b40c:	str	xzr, [x0, w21, uxtw #3]
  41b410:	mov	x0, x19
  41b414:	cbnz	x0, 41b468 <ferror@plt+0x173f8>
  41b418:	mov	x0, x19
  41b41c:	bl	419944 <ferror@plt+0x158d4>
  41b420:	b	41b354 <ferror@plt+0x172e4>
  41b424:	sub	x1, x23, x20
  41b428:	mov	x0, x20
  41b42c:	bl	41a118 <ferror@plt+0x160a8>
  41b430:	add	x20, x23, x26
  41b434:	mov	x1, x0
  41b438:	mov	x0, x19
  41b43c:	bl	419960 <ferror@plt+0x158f0>
  41b440:	mov	w21, w27
  41b444:	mov	x19, x0
  41b448:	mov	x1, x24
  41b44c:	mov	x0, x20
  41b450:	bl	403eb0 <strstr@plt>
  41b454:	mov	x23, x0
  41b458:	b	41b3c4 <ferror@plt+0x17354>
  41b45c:	mov	x20, x22
  41b460:	mov	w21, #0x0                   	// #0
  41b464:	b	41b3d4 <ferror@plt+0x17364>
  41b468:	ldp	x2, x0, [x0]
  41b46c:	str	x2, [x20, w1, uxtw #3]
  41b470:	sub	w1, w1, #0x1
  41b474:	b	41b414 <ferror@plt+0x173a4>
  41b478:	sub	sp, sp, #0x450
  41b47c:	stp	x29, x30, [sp]
  41b480:	mov	x29, sp
  41b484:	stp	x19, x20, [sp, #16]
  41b488:	stp	x21, x22, [sp, #32]
  41b48c:	stp	x23, x24, [sp, #48]
  41b490:	str	x25, [sp, #64]
  41b494:	cbz	x0, 41b4c4 <ferror@plt+0x17454>
  41b498:	mov	x19, x1
  41b49c:	cbnz	x1, 41b508 <ferror@plt+0x17498>
  41b4a0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b4a4:	add	x1, x1, #0xda8
  41b4a8:	add	x1, x1, #0x2f8
  41b4ac:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41b4b0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41b4b4:	add	x2, x2, #0xd2d
  41b4b8:	add	x0, x0, #0x41f
  41b4bc:	bl	412328 <ferror@plt+0xe2b8>
  41b4c0:	b	41b4e8 <ferror@plt+0x17478>
  41b4c4:	mov	x19, #0x0                   	// #0
  41b4c8:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b4cc:	add	x1, x1, #0xda8
  41b4d0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41b4d4:	add	x1, x1, #0x2f8
  41b4d8:	add	x2, x2, #0x58a
  41b4dc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41b4e0:	add	x0, x0, #0x41f
  41b4e4:	bl	412328 <ferror@plt+0xe2b8>
  41b4e8:	mov	x0, x19
  41b4ec:	ldp	x29, x30, [sp]
  41b4f0:	ldp	x19, x20, [sp, #16]
  41b4f4:	ldp	x21, x22, [sp, #32]
  41b4f8:	ldp	x23, x24, [sp, #48]
  41b4fc:	ldr	x25, [sp, #64]
  41b500:	add	sp, sp, #0x450
  41b504:	ret
  41b508:	mov	x20, x0
  41b50c:	cmp	w2, #0x0
  41b510:	mov	w0, #0x7fffffff            	// #2147483647
  41b514:	csel	w21, w2, w0, gt
  41b518:	ldrb	w0, [x20]
  41b51c:	cbnz	w0, 41b534 <ferror@plt+0x174c4>
  41b520:	mov	x0, #0x8                   	// #8
  41b524:	bl	410f8c <ferror@plt+0xcf1c>
  41b528:	mov	x19, x0
  41b52c:	str	xzr, [x0]
  41b530:	b	41b4e8 <ferror@plt+0x17478>
  41b534:	add	x24, sp, #0x50
  41b538:	mov	w1, #0x0                   	// #0
  41b53c:	mov	x0, x24
  41b540:	mov	x2, #0x400                 	// #1024
  41b544:	bl	403940 <memset@plt>
  41b548:	mov	w1, #0x1                   	// #1
  41b54c:	ldrb	w0, [x19]
  41b550:	cbnz	w0, 41b5b8 <ferror@plt+0x17548>
  41b554:	mov	x0, x20
  41b558:	mov	w19, #0x0                   	// #0
  41b55c:	mov	x22, #0x0                   	// #0
  41b560:	ldrb	w1, [x20]
  41b564:	add	w23, w19, #0x1
  41b568:	cbnz	w1, 41b5c4 <ferror@plt+0x17554>
  41b56c:	sub	x1, x20, x0
  41b570:	add	w19, w19, #0x2
  41b574:	bl	41a118 <ferror@plt+0x160a8>
  41b578:	mov	x1, x0
  41b57c:	mov	x0, x22
  41b580:	bl	419960 <ferror@plt+0x158f0>
  41b584:	mov	x1, #0x8                   	// #8
  41b588:	mov	x20, x0
  41b58c:	sxtw	x0, w19
  41b590:	bl	4111c4 <ferror@plt+0xd154>
  41b594:	sxtw	x1, w23
  41b598:	mov	x19, x0
  41b59c:	str	xzr, [x0, w23, sxtw #3]
  41b5a0:	mov	x0, x20
  41b5a4:	sub	x1, x1, #0x1
  41b5a8:	cbnz	x0, 41b600 <ferror@plt+0x17590>
  41b5ac:	mov	x0, x20
  41b5b0:	bl	419944 <ferror@plt+0x158d4>
  41b5b4:	b	41b4e8 <ferror@plt+0x17478>
  41b5b8:	add	x19, x19, #0x1
  41b5bc:	str	w1, [x24, w0, sxtw #2]
  41b5c0:	b	41b54c <ferror@plt+0x174dc>
  41b5c4:	ldr	w1, [x24, w1, sxtw #2]
  41b5c8:	add	x25, x20, #0x1
  41b5cc:	cbz	w1, 41b5f8 <ferror@plt+0x17588>
  41b5d0:	cmp	w21, w23
  41b5d4:	b.le	41b5f8 <ferror@plt+0x17588>
  41b5d8:	sub	x1, x20, x0
  41b5dc:	bl	41a118 <ferror@plt+0x160a8>
  41b5e0:	mov	x1, x0
  41b5e4:	mov	x0, x22
  41b5e8:	bl	419960 <ferror@plt+0x158f0>
  41b5ec:	mov	w19, w23
  41b5f0:	mov	x22, x0
  41b5f4:	mov	x0, x25
  41b5f8:	mov	x20, x25
  41b5fc:	b	41b560 <ferror@plt+0x174f0>
  41b600:	ldp	x2, x0, [x0]
  41b604:	str	x2, [x19, x1, lsl #3]
  41b608:	b	41b5a4 <ferror@plt+0x17534>
  41b60c:	cbz	x0, 41b644 <ferror@plt+0x175d4>
  41b610:	stp	x29, x30, [sp, #-32]!
  41b614:	mov	x29, sp
  41b618:	stp	x19, x20, [sp, #16]
  41b61c:	mov	x19, x0
  41b620:	mov	x20, x0
  41b624:	ldr	x0, [x20], #8
  41b628:	cbnz	x0, 41b63c <ferror@plt+0x175cc>
  41b62c:	mov	x0, x19
  41b630:	ldp	x19, x20, [sp, #16]
  41b634:	ldp	x29, x30, [sp], #32
  41b638:	b	4110d0 <ferror@plt+0xd060>
  41b63c:	bl	4110d0 <ferror@plt+0xd060>
  41b640:	b	41b624 <ferror@plt+0x175b4>
  41b644:	ret
  41b648:	stp	x29, x30, [sp, #-48]!
  41b64c:	mov	x29, sp
  41b650:	stp	x19, x20, [sp, #16]
  41b654:	mov	x19, x0
  41b658:	str	x21, [sp, #32]
  41b65c:	cbz	x0, 41b69c <ferror@plt+0x1762c>
  41b660:	mov	x1, #0x0                   	// #0
  41b664:	ldr	x2, [x19, x1, lsl #3]
  41b668:	add	w0, w1, #0x1
  41b66c:	add	x1, x1, #0x1
  41b670:	cbnz	x2, 41b664 <ferror@plt+0x175f4>
  41b674:	sxtw	x0, w0
  41b678:	mov	x1, #0x8                   	// #8
  41b67c:	bl	4111c4 <ferror@plt+0xd154>
  41b680:	mov	x20, x0
  41b684:	mov	x21, #0x0                   	// #0
  41b688:	ldr	x0, [x19, x21]
  41b68c:	add	x1, x20, x21
  41b690:	cbnz	x0, 41b6b0 <ferror@plt+0x17640>
  41b694:	mov	x19, x20
  41b698:	str	xzr, [x1]
  41b69c:	mov	x0, x19
  41b6a0:	ldp	x19, x20, [sp, #16]
  41b6a4:	ldr	x21, [sp, #32]
  41b6a8:	ldp	x29, x30, [sp], #48
  41b6ac:	ret
  41b6b0:	bl	41a07c <ferror@plt+0x1600c>
  41b6b4:	str	x0, [x20, x21]
  41b6b8:	add	x21, x21, #0x8
  41b6bc:	b	41b688 <ferror@plt+0x17618>
  41b6c0:	stp	x29, x30, [sp, #-64]!
  41b6c4:	mov	x29, sp
  41b6c8:	stp	x19, x20, [sp, #16]
  41b6cc:	stp	x21, x22, [sp, #32]
  41b6d0:	stp	x23, x24, [sp, #48]
  41b6d4:	cbz	x1, 41b754 <ferror@plt+0x176e4>
  41b6d8:	mov	x20, x0
  41b6dc:	mov	x19, x1
  41b6e0:	cbnz	x0, 41b6ec <ferror@plt+0x1767c>
  41b6e4:	adrp	x20, 46f000 <ferror@plt+0x6af90>
  41b6e8:	add	x20, x20, #0x72e
  41b6ec:	ldr	x21, [x19]
  41b6f0:	cbz	x21, 41b79c <ferror@plt+0x1772c>
  41b6f4:	mov	x0, x20
  41b6f8:	bl	403580 <strlen@plt>
  41b6fc:	sub	x24, x19, #0x8
  41b700:	mov	x23, x0
  41b704:	mov	x0, x21
  41b708:	bl	403580 <strlen@plt>
  41b70c:	add	x21, x0, #0x1
  41b710:	mov	x22, #0x1                   	// #1
  41b714:	mov	w1, w22
  41b718:	add	x22, x22, #0x1
  41b71c:	ldr	x0, [x24, x22, lsl #3]
  41b720:	cbnz	x0, 41b790 <ferror@plt+0x17720>
  41b724:	sub	w1, w1, #0x1
  41b728:	sxtw	x1, w1
  41b72c:	madd	x0, x1, x23, x21
  41b730:	bl	410f8c <ferror@plt+0xcf1c>
  41b734:	mov	x21, x0
  41b738:	ldr	x1, [x19], #8
  41b73c:	bl	41a1b0 <ferror@plt+0x16140>
  41b740:	ldr	x1, [x19]
  41b744:	cbz	x1, 41b778 <ferror@plt+0x17708>
  41b748:	mov	x1, x20
  41b74c:	bl	41a1b0 <ferror@plt+0x16140>
  41b750:	b	41b738 <ferror@plt+0x176c8>
  41b754:	mov	x21, #0x0                   	// #0
  41b758:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b75c:	add	x1, x1, #0xda8
  41b760:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41b764:	add	x1, x1, #0x307
  41b768:	add	x2, x2, #0xd40
  41b76c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41b770:	add	x0, x0, #0x41f
  41b774:	bl	412328 <ferror@plt+0xe2b8>
  41b778:	mov	x0, x21
  41b77c:	ldp	x19, x20, [sp, #16]
  41b780:	ldp	x21, x22, [sp, #32]
  41b784:	ldp	x23, x24, [sp, #48]
  41b788:	ldp	x29, x30, [sp], #64
  41b78c:	ret
  41b790:	bl	403580 <strlen@plt>
  41b794:	add	x21, x21, x0
  41b798:	b	41b714 <ferror@plt+0x176a4>
  41b79c:	ldp	x19, x20, [sp, #16]
  41b7a0:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  41b7a4:	ldp	x21, x22, [sp, #32]
  41b7a8:	add	x0, x0, #0x72e
  41b7ac:	ldp	x23, x24, [sp, #48]
  41b7b0:	ldp	x29, x30, [sp], #64
  41b7b4:	b	41a07c <ferror@plt+0x1600c>
  41b7b8:	stp	x29, x30, [sp, #-144]!
  41b7bc:	mov	x29, sp
  41b7c0:	stp	x19, x20, [sp, #16]
  41b7c4:	stp	x21, x22, [sp, #32]
  41b7c8:	stp	x1, x2, [sp, #88]
  41b7cc:	stp	x3, x4, [sp, #104]
  41b7d0:	stp	x5, x6, [sp, #120]
  41b7d4:	str	x7, [sp, #136]
  41b7d8:	cbnz	x0, 41b88c <ferror@plt+0x1781c>
  41b7dc:	adrp	x19, 46f000 <ferror@plt+0x6af90>
  41b7e0:	add	x19, x19, #0x72e
  41b7e4:	mov	x0, x19
  41b7e8:	bl	403580 <strlen@plt>
  41b7ec:	mov	x21, x0
  41b7f0:	add	x0, sp, #0x90
  41b7f4:	stp	x0, x0, [sp, #48]
  41b7f8:	mov	w0, #0xffffffd0            	// #-48
  41b7fc:	add	x22, sp, #0x50
  41b800:	str	w0, [sp, #72]
  41b804:	ldr	x0, [sp, #88]
  41b808:	str	x22, [sp, #64]
  41b80c:	str	wzr, [sp, #76]
  41b810:	cbz	x0, 41b908 <ferror@plt+0x17898>
  41b814:	bl	403580 <strlen@plt>
  41b818:	add	x20, x0, #0x1
  41b81c:	mov	w0, #0xffffffd8            	// #-40
  41b820:	str	w0, [sp, #72]
  41b824:	ldr	x0, [sp, #96]
  41b828:	cbnz	x0, 41b894 <ferror@plt+0x17824>
  41b82c:	mov	x0, x20
  41b830:	bl	410f8c <ferror@plt+0xcf1c>
  41b834:	add	x1, sp, #0x90
  41b838:	stp	x1, x1, [sp, #48]
  41b83c:	mov	w1, #0xffffffd0            	// #-48
  41b840:	str	w1, [sp, #72]
  41b844:	mov	x20, x0
  41b848:	ldr	x1, [sp, #88]
  41b84c:	str	x22, [sp, #64]
  41b850:	str	wzr, [sp, #76]
  41b854:	bl	41a1b0 <ferror@plt+0x16140>
  41b858:	ldr	w2, [sp, #72]
  41b85c:	ldr	x1, [sp, #48]
  41b860:	tbnz	w2, #31, 41b8ec <ferror@plt+0x1787c>
  41b864:	add	x2, x1, #0xf
  41b868:	and	x2, x2, #0xfffffffffffffff8
  41b86c:	str	x2, [sp, #48]
  41b870:	ldr	x21, [x1]
  41b874:	cbnz	x21, 41b8dc <ferror@plt+0x1786c>
  41b878:	mov	x0, x20
  41b87c:	ldp	x19, x20, [sp, #16]
  41b880:	ldp	x21, x22, [sp, #32]
  41b884:	ldp	x29, x30, [sp], #144
  41b888:	ret
  41b88c:	mov	x19, x0
  41b890:	b	41b7e4 <ferror@plt+0x17774>
  41b894:	bl	403580 <strlen@plt>
  41b898:	add	x0, x0, x21
  41b89c:	add	x20, x20, x0
  41b8a0:	ldr	w0, [sp, #72]
  41b8a4:	ldr	x1, [sp, #48]
  41b8a8:	tbnz	w0, #31, 41b8c0 <ferror@plt+0x17850>
  41b8ac:	add	x0, x1, #0xf
  41b8b0:	and	x0, x0, #0xfffffffffffffff8
  41b8b4:	str	x0, [sp, #48]
  41b8b8:	ldr	x0, [x1]
  41b8bc:	b	41b828 <ferror@plt+0x177b8>
  41b8c0:	add	w2, w0, #0x8
  41b8c4:	str	w2, [sp, #72]
  41b8c8:	cmp	w2, #0x0
  41b8cc:	b.gt	41b8ac <ferror@plt+0x1783c>
  41b8d0:	add	x1, sp, #0x90
  41b8d4:	add	x1, x1, w0, sxtw
  41b8d8:	b	41b8b8 <ferror@plt+0x17848>
  41b8dc:	mov	x1, x19
  41b8e0:	bl	41a1b0 <ferror@plt+0x16140>
  41b8e4:	mov	x1, x21
  41b8e8:	b	41b854 <ferror@plt+0x177e4>
  41b8ec:	add	w3, w2, #0x8
  41b8f0:	str	w3, [sp, #72]
  41b8f4:	cmp	w3, #0x0
  41b8f8:	b.gt	41b864 <ferror@plt+0x177f4>
  41b8fc:	ldr	x1, [sp, #56]
  41b900:	add	x1, x1, w2, sxtw
  41b904:	b	41b870 <ferror@plt+0x17800>
  41b908:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  41b90c:	add	x0, x0, #0x72e
  41b910:	bl	41a07c <ferror@plt+0x1600c>
  41b914:	mov	x20, x0
  41b918:	b	41b878 <ferror@plt+0x17808>
  41b91c:	stp	x29, x30, [sp, #-48]!
  41b920:	mov	x29, sp
  41b924:	stp	x19, x20, [sp, #16]
  41b928:	mov	x19, x0
  41b92c:	str	x21, [sp, #32]
  41b930:	cbz	x0, 41b964 <ferror@plt+0x178f4>
  41b934:	mov	x21, x2
  41b938:	cbnz	x2, 41b998 <ferror@plt+0x17928>
  41b93c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b940:	add	x1, x1, #0xda8
  41b944:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41b948:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41b94c:	add	x2, x2, #0xd63
  41b950:	add	x1, x1, #0x312
  41b954:	add	x0, x0, #0x41f
  41b958:	bl	412328 <ferror@plt+0xe2b8>
  41b95c:	mov	x19, #0x0                   	// #0
  41b960:	b	41b984 <ferror@plt+0x17914>
  41b964:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41b968:	add	x1, x1, #0xda8
  41b96c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41b970:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41b974:	add	x2, x2, #0xd52
  41b978:	add	x1, x1, #0x312
  41b97c:	add	x0, x0, #0x41f
  41b980:	bl	412328 <ferror@plt+0xe2b8>
  41b984:	mov	x0, x19
  41b988:	ldp	x19, x20, [sp, #16]
  41b98c:	ldr	x21, [sp, #32]
  41b990:	ldp	x29, x30, [sp], #48
  41b994:	ret
  41b998:	mov	x20, x1
  41b99c:	tbz	x1, #63, 41b9b4 <ferror@plt+0x17944>
  41b9a0:	ldp	x19, x20, [sp, #16]
  41b9a4:	mov	x1, x2
  41b9a8:	ldr	x21, [sp, #32]
  41b9ac:	ldp	x29, x30, [sp], #48
  41b9b0:	b	403eb0 <strstr@plt>
  41b9b4:	mov	x0, x2
  41b9b8:	bl	403580 <strlen@plt>
  41b9bc:	cbz	x0, 41b984 <ferror@plt+0x17914>
  41b9c0:	cmp	x20, x0
  41b9c4:	b.cc	41b95c <ferror@plt+0x178ec>  // b.lo, b.ul, b.last
  41b9c8:	sub	x20, x20, x0
  41b9cc:	add	x20, x19, x20
  41b9d0:	cmp	x19, x20
  41b9d4:	b.hi	41b95c <ferror@plt+0x178ec>  // b.pmore
  41b9d8:	ldrb	w1, [x19]
  41b9dc:	cbz	w1, 41b95c <ferror@plt+0x178ec>
  41b9e0:	mov	x1, #0x0                   	// #0
  41b9e4:	ldrb	w3, [x19, x1]
  41b9e8:	ldrb	w2, [x21, x1]
  41b9ec:	cmp	w3, w2
  41b9f0:	b.eq	41b9fc <ferror@plt+0x1798c>  // b.none
  41b9f4:	add	x19, x19, #0x1
  41b9f8:	b	41b9d0 <ferror@plt+0x17960>
  41b9fc:	add	x1, x1, #0x1
  41ba00:	cmp	x0, x1
  41ba04:	b.ne	41b9e4 <ferror@plt+0x17974>  // b.any
  41ba08:	b	41b984 <ferror@plt+0x17914>
  41ba0c:	stp	x29, x30, [sp, #-48]!
  41ba10:	mov	x29, sp
  41ba14:	stp	x19, x20, [sp, #16]
  41ba18:	mov	x19, x0
  41ba1c:	str	x21, [sp, #32]
  41ba20:	cbz	x0, 41ba54 <ferror@plt+0x179e4>
  41ba24:	mov	x21, x1
  41ba28:	cbnz	x1, 41ba88 <ferror@plt+0x17a18>
  41ba2c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41ba30:	add	x1, x1, #0xda8
  41ba34:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41ba38:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ba3c:	add	x2, x2, #0xd63
  41ba40:	add	x1, x1, #0x31f
  41ba44:	add	x0, x0, #0x41f
  41ba48:	bl	412328 <ferror@plt+0xe2b8>
  41ba4c:	mov	x19, #0x0                   	// #0
  41ba50:	b	41ba74 <ferror@plt+0x17a04>
  41ba54:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41ba58:	add	x1, x1, #0xda8
  41ba5c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41ba60:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ba64:	add	x2, x2, #0xd52
  41ba68:	add	x1, x1, #0x31f
  41ba6c:	add	x0, x0, #0x41f
  41ba70:	bl	412328 <ferror@plt+0xe2b8>
  41ba74:	mov	x0, x19
  41ba78:	ldp	x19, x20, [sp, #16]
  41ba7c:	ldr	x21, [sp, #32]
  41ba80:	ldp	x29, x30, [sp], #48
  41ba84:	ret
  41ba88:	mov	x0, x1
  41ba8c:	bl	403580 <strlen@plt>
  41ba90:	mov	x20, x0
  41ba94:	cbz	x0, 41ba74 <ferror@plt+0x17a04>
  41ba98:	mov	x0, x19
  41ba9c:	bl	403580 <strlen@plt>
  41baa0:	cmp	x20, x0
  41baa4:	b.hi	41ba4c <ferror@plt+0x179dc>  // b.pmore
  41baa8:	sub	x2, x0, x20
  41baac:	add	x2, x19, x2
  41bab0:	cmp	x2, x19
  41bab4:	b.cc	41ba4c <ferror@plt+0x179dc>  // b.lo, b.ul, b.last
  41bab8:	mov	x0, #0x0                   	// #0
  41babc:	ldrb	w3, [x2, x0]
  41bac0:	ldrb	w1, [x21, x0]
  41bac4:	cmp	w3, w1
  41bac8:	b.eq	41bad4 <ferror@plt+0x17a64>  // b.none
  41bacc:	sub	x2, x2, #0x1
  41bad0:	b	41bab0 <ferror@plt+0x17a40>
  41bad4:	add	x0, x0, #0x1
  41bad8:	cmp	x20, x0
  41badc:	b.ne	41babc <ferror@plt+0x17a4c>  // b.any
  41bae0:	mov	x19, x2
  41bae4:	b	41ba74 <ferror@plt+0x17a04>
  41bae8:	stp	x29, x30, [sp, #-48]!
  41baec:	mov	x29, sp
  41baf0:	stp	x19, x20, [sp, #16]
  41baf4:	str	x21, [sp, #32]
  41baf8:	cbz	x0, 41bb10 <ferror@plt+0x17aa0>
  41bafc:	mov	x20, x2
  41bb00:	cbnz	x2, 41bb38 <ferror@plt+0x17ac8>
  41bb04:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41bb08:	add	x2, x2, #0xd63
  41bb0c:	b	41bb18 <ferror@plt+0x17aa8>
  41bb10:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41bb14:	add	x2, x2, #0xd52
  41bb18:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41bb1c:	add	x1, x1, #0xda8
  41bb20:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41bb24:	add	x1, x1, #0x329
  41bb28:	add	x0, x0, #0x41f
  41bb2c:	bl	412328 <ferror@plt+0xe2b8>
  41bb30:	mov	x0, #0x0                   	// #0
  41bb34:	b	41bbc8 <ferror@plt+0x17b58>
  41bb38:	mov	x21, x1
  41bb3c:	tbz	x1, #63, 41bb54 <ferror@plt+0x17ae4>
  41bb40:	ldp	x19, x20, [sp, #16]
  41bb44:	mov	x1, x2
  41bb48:	ldr	x21, [sp, #32]
  41bb4c:	ldp	x29, x30, [sp], #48
  41bb50:	b	41ba0c <ferror@plt+0x1799c>
  41bb54:	mov	x19, x0
  41bb58:	mov	x0, x2
  41bb5c:	bl	403580 <strlen@plt>
  41bb60:	add	x21, x19, x21
  41bb64:	mov	x1, x0
  41bb68:	mov	x3, x19
  41bb6c:	cmp	x3, x21
  41bb70:	b.cc	41bb94 <ferror@plt+0x17b24>  // b.lo, b.ul, b.last
  41bb74:	add	x0, x19, x1
  41bb78:	cmp	x3, x0
  41bb7c:	b.cc	41bb30 <ferror@plt+0x17ac0>  // b.lo, b.ul, b.last
  41bb80:	sub	x0, x3, x1
  41bb84:	cmp	x0, x19
  41bb88:	b.cc	41bb30 <ferror@plt+0x17ac0>  // b.lo, b.ul, b.last
  41bb8c:	mov	x2, #0x0                   	// #0
  41bb90:	b	41bbc0 <ferror@plt+0x17b50>
  41bb94:	ldrb	w0, [x3]
  41bb98:	cbz	w0, 41bb74 <ferror@plt+0x17b04>
  41bb9c:	add	x3, x3, #0x1
  41bba0:	b	41bb6c <ferror@plt+0x17afc>
  41bba4:	ldrb	w4, [x0, x2]
  41bba8:	ldrb	w3, [x20, x2]
  41bbac:	cmp	w4, w3
  41bbb0:	b.eq	41bbbc <ferror@plt+0x17b4c>  // b.none
  41bbb4:	sub	x0, x0, #0x1
  41bbb8:	b	41bb84 <ferror@plt+0x17b14>
  41bbbc:	add	x2, x2, #0x1
  41bbc0:	cmp	x2, x1
  41bbc4:	b.ne	41bba4 <ferror@plt+0x17b34>  // b.any
  41bbc8:	ldp	x19, x20, [sp, #16]
  41bbcc:	ldr	x21, [sp, #32]
  41bbd0:	ldp	x29, x30, [sp], #48
  41bbd4:	ret
  41bbd8:	stp	x29, x30, [sp, #-48]!
  41bbdc:	mov	x29, sp
  41bbe0:	stp	x19, x20, [sp, #16]
  41bbe4:	str	x21, [sp, #32]
  41bbe8:	cbz	x0, 41bc00 <ferror@plt+0x17b90>
  41bbec:	mov	x20, x1
  41bbf0:	cbnz	x1, 41bc28 <ferror@plt+0x17bb8>
  41bbf4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41bbf8:	add	x2, x2, #0xd72
  41bbfc:	b	41bc08 <ferror@plt+0x17b98>
  41bc00:	adrp	x2, 432000 <ferror@plt+0x2df90>
  41bc04:	add	x2, x2, #0x39a
  41bc08:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41bc0c:	add	x1, x1, #0xda8
  41bc10:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41bc14:	add	x1, x1, #0x337
  41bc18:	add	x0, x0, #0x41f
  41bc1c:	bl	412328 <ferror@plt+0xe2b8>
  41bc20:	mov	w0, #0x0                   	// #0
  41bc24:	b	41bc60 <ferror@plt+0x17bf0>
  41bc28:	mov	x21, x0
  41bc2c:	bl	403580 <strlen@plt>
  41bc30:	mov	x19, x0
  41bc34:	mov	x0, x20
  41bc38:	bl	403580 <strlen@plt>
  41bc3c:	cmp	w19, w0
  41bc40:	b.lt	41bc20 <ferror@plt+0x17bb0>  // b.tstop
  41bc44:	sxtw	x19, w19
  41bc48:	mov	x1, x20
  41bc4c:	sub	x0, x19, w0, sxtw
  41bc50:	add	x0, x21, x0
  41bc54:	bl	403ba0 <strcmp@plt>
  41bc58:	cmp	w0, #0x0
  41bc5c:	cset	w0, eq  // eq = none
  41bc60:	ldp	x19, x20, [sp, #16]
  41bc64:	ldr	x21, [sp, #32]
  41bc68:	ldp	x29, x30, [sp], #48
  41bc6c:	ret
  41bc70:	stp	x29, x30, [sp, #-48]!
  41bc74:	mov	x29, sp
  41bc78:	stp	x19, x20, [sp, #16]
  41bc7c:	str	x21, [sp, #32]
  41bc80:	cbz	x0, 41bc98 <ferror@plt+0x17c28>
  41bc84:	mov	x19, x1
  41bc88:	cbnz	x1, 41bcc0 <ferror@plt+0x17c50>
  41bc8c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41bc90:	add	x2, x2, #0xd81
  41bc94:	b	41bca0 <ferror@plt+0x17c30>
  41bc98:	adrp	x2, 432000 <ferror@plt+0x2df90>
  41bc9c:	add	x2, x2, #0x39a
  41bca0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41bca4:	add	x1, x1, #0xda8
  41bca8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41bcac:	add	x1, x1, #0x348
  41bcb0:	add	x0, x0, #0x41f
  41bcb4:	bl	412328 <ferror@plt+0xe2b8>
  41bcb8:	mov	w0, #0x0                   	// #0
  41bcbc:	b	41bcf4 <ferror@plt+0x17c84>
  41bcc0:	mov	x20, x0
  41bcc4:	bl	403580 <strlen@plt>
  41bcc8:	mov	x21, x0
  41bccc:	mov	x0, x19
  41bcd0:	bl	403580 <strlen@plt>
  41bcd4:	cmp	w0, w21
  41bcd8:	b.gt	41bcb8 <ferror@plt+0x17c48>
  41bcdc:	sxtw	x2, w0
  41bce0:	mov	x1, x19
  41bce4:	mov	x0, x20
  41bce8:	bl	4038e0 <strncmp@plt>
  41bcec:	cmp	w0, #0x0
  41bcf0:	cset	w0, eq  // eq = none
  41bcf4:	ldp	x19, x20, [sp, #16]
  41bcf8:	ldr	x21, [sp, #32]
  41bcfc:	ldp	x29, x30, [sp], #48
  41bd00:	ret
  41bd04:	cbnz	x0, 41bd4c <ferror@plt+0x17cdc>
  41bd08:	stp	x29, x30, [sp, #-16]!
  41bd0c:	adrp	x1, 436000 <ferror@plt+0x31f90>
  41bd10:	add	x1, x1, #0xda8
  41bd14:	mov	x29, sp
  41bd18:	add	x1, x1, #0x359
  41bd1c:	adrp	x2, 436000 <ferror@plt+0x31f90>
  41bd20:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41bd24:	add	x2, x2, #0xd40
  41bd28:	add	x0, x0, #0x41f
  41bd2c:	bl	412328 <ferror@plt+0xe2b8>
  41bd30:	mov	w0, #0x0                   	// #0
  41bd34:	ldp	x29, x30, [sp], #16
  41bd38:	ret
  41bd3c:	add	w0, w0, #0x1
  41bd40:	ldr	x2, [x1, w0, uxtw #3]
  41bd44:	cbnz	x2, 41bd3c <ferror@plt+0x17ccc>
  41bd48:	ret
  41bd4c:	mov	x1, x0
  41bd50:	mov	w0, #0x0                   	// #0
  41bd54:	b	41bd40 <ferror@plt+0x17cd0>
  41bd58:	stp	x29, x30, [sp, #-32]!
  41bd5c:	mov	x29, sp
  41bd60:	str	x19, [sp, #16]
  41bd64:	mov	x19, x0
  41bd68:	ldr	x0, [x0, #8]
  41bd6c:	add	x1, x1, x0
  41bd70:	ldr	x0, [x19, #16]
  41bd74:	cmp	x1, x0
  41bd78:	b.cc	41bda0 <ferror@plt+0x17d30>  // b.lo, b.ul, b.last
  41bd7c:	adds	x0, x1, #0x1
  41bd80:	b.mi	41bdb4 <ferror@plt+0x17d44>  // b.first
  41bd84:	mov	x1, #0x1                   	// #1
  41bd88:	cmp	x0, x1
  41bd8c:	b.hi	41bdac <ferror@plt+0x17d3c>  // b.pmore
  41bd90:	ldr	x0, [x19]
  41bd94:	str	x1, [x19, #16]
  41bd98:	bl	411054 <ferror@plt+0xcfe4>
  41bd9c:	str	x0, [x19]
  41bda0:	ldr	x19, [sp, #16]
  41bda4:	ldp	x29, x30, [sp], #32
  41bda8:	ret
  41bdac:	lsl	x1, x1, #1
  41bdb0:	b	41bd88 <ferror@plt+0x17d18>
  41bdb4:	mov	x1, #0xffffffffffffffff    	// #-1
  41bdb8:	b	41bd90 <ferror@plt+0x17d20>
  41bdbc:	stp	x29, x30, [sp, #-32]!
  41bdc0:	mov	x29, sp
  41bdc4:	stp	x19, x20, [sp, #16]
  41bdc8:	mov	x20, x0
  41bdcc:	mov	x0, #0x18                  	// #24
  41bdd0:	bl	418f40 <ferror@plt+0x14ed0>
  41bdd4:	mov	x19, x0
  41bdd8:	cmp	x20, #0x2
  41bddc:	stp	xzr, xzr, [x0]
  41bde0:	mov	x1, #0x2                   	// #2
  41bde4:	str	xzr, [x0, #16]
  41bde8:	csel	x1, x20, x1, cs  // cs = hs, nlast
  41bdec:	bl	41bd58 <ferror@plt+0x17ce8>
  41bdf0:	ldr	x0, [x19]
  41bdf4:	strb	wzr, [x0]
  41bdf8:	mov	x0, x19
  41bdfc:	ldp	x19, x20, [sp, #16]
  41be00:	ldp	x29, x30, [sp], #32
  41be04:	ret
  41be08:	stp	x29, x30, [sp, #-32]!
  41be0c:	mov	x29, sp
  41be10:	stp	x19, x20, [sp, #16]
  41be14:	cbz	x0, 41be40 <ferror@plt+0x17dd0>
  41be18:	mov	x19, x0
  41be1c:	ldr	x20, [x0]
  41be20:	cbz	w1, 41be30 <ferror@plt+0x17dc0>
  41be24:	mov	x0, x20
  41be28:	mov	x20, #0x0                   	// #0
  41be2c:	bl	4110d0 <ferror@plt+0xd060>
  41be30:	mov	x1, x19
  41be34:	mov	x0, #0x18                  	// #24
  41be38:	bl	419388 <ferror@plt+0x15318>
  41be3c:	b	41be60 <ferror@plt+0x17df0>
  41be40:	mov	x20, #0x0                   	// #0
  41be44:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41be48:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41be4c:	add	x2, x2, #0x58a
  41be50:	add	x1, x1, #0x184
  41be54:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41be58:	add	x0, x0, #0x41f
  41be5c:	bl	412328 <ferror@plt+0xe2b8>
  41be60:	mov	x0, x20
  41be64:	ldp	x19, x20, [sp, #16]
  41be68:	ldp	x29, x30, [sp], #32
  41be6c:	ret
  41be70:	stp	x29, x30, [sp, #-32]!
  41be74:	mov	x29, sp
  41be78:	str	x19, [sp, #16]
  41be7c:	cbz	x0, 41be9c <ferror@plt+0x17e2c>
  41be80:	ldr	x19, [x0, #8]
  41be84:	mov	w1, #0x0                   	// #0
  41be88:	bl	41be08 <ferror@plt+0x17d98>
  41be8c:	mov	x1, x19
  41be90:	ldr	x19, [sp, #16]
  41be94:	ldp	x29, x30, [sp], #32
  41be98:	b	42b740 <ferror@plt+0x276d0>
  41be9c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41bea0:	add	x1, x1, #0x184
  41bea4:	add	x1, x1, #0xe
  41bea8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41beac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41beb0:	add	x2, x2, #0x58a
  41beb4:	add	x0, x0, #0x41f
  41beb8:	bl	412328 <ferror@plt+0xe2b8>
  41bebc:	mov	x0, #0x0                   	// #0
  41bec0:	ldr	x19, [sp, #16]
  41bec4:	ldp	x29, x30, [sp], #32
  41bec8:	ret
  41becc:	ldr	x2, [x0, #8]
  41bed0:	ldr	x3, [x1, #8]
  41bed4:	cmp	x3, x2
  41bed8:	b.ne	41bf10 <ferror@plt+0x17ea0>  // b.any
  41bedc:	ldr	x1, [x1]
  41bee0:	ldr	x3, [x0]
  41bee4:	sub	x1, x1, #0x1
  41bee8:	mov	x0, #0x0                   	// #0
  41beec:	cmp	x2, x0
  41bef0:	b.ne	41befc <ferror@plt+0x17e8c>  // b.any
  41bef4:	mov	w0, #0x1                   	// #1
  41bef8:	ret
  41befc:	ldrb	w4, [x3, x0]
  41bf00:	add	x0, x0, #0x1
  41bf04:	ldrb	w5, [x1, x0]
  41bf08:	cmp	w5, w4
  41bf0c:	b.eq	41beec <ferror@plt+0x17e7c>  // b.none
  41bf10:	mov	w0, #0x0                   	// #0
  41bf14:	b	41bef8 <ferror@plt+0x17e88>
  41bf18:	mov	x1, #0x0                   	// #0
  41bf1c:	ldp	x3, x2, [x0]
  41bf20:	mov	w0, #0x0                   	// #0
  41bf24:	cmp	x2, x1
  41bf28:	b.ne	41bf30 <ferror@plt+0x17ec0>  // b.any
  41bf2c:	ret
  41bf30:	lsl	w4, w0, #5
  41bf34:	sub	w0, w4, w0
  41bf38:	ldrb	w4, [x3, x1]
  41bf3c:	add	x1, x1, #0x1
  41bf40:	add	w0, w4, w0
  41bf44:	b	41bf24 <ferror@plt+0x17eb4>
  41bf48:	stp	x29, x30, [sp, #-32]!
  41bf4c:	mov	x29, sp
  41bf50:	str	x19, [sp, #16]
  41bf54:	mov	x19, x0
  41bf58:	cbz	x0, 41bf84 <ferror@plt+0x17f14>
  41bf5c:	ldr	x0, [x0, #8]
  41bf60:	cmp	x0, x1
  41bf64:	csel	x1, x0, x1, ls  // ls = plast
  41bf68:	str	x1, [x19, #8]
  41bf6c:	ldr	x0, [x19]
  41bf70:	strb	wzr, [x0, x1]
  41bf74:	mov	x0, x19
  41bf78:	ldr	x19, [sp, #16]
  41bf7c:	ldp	x29, x30, [sp], #32
  41bf80:	ret
  41bf84:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41bf88:	add	x1, x1, #0x184
  41bf8c:	add	x1, x1, #0x25
  41bf90:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41bf94:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41bf98:	add	x2, x2, #0x58a
  41bf9c:	add	x0, x0, #0x41f
  41bfa0:	bl	412328 <ferror@plt+0xe2b8>
  41bfa4:	b	41bf74 <ferror@plt+0x17f04>
  41bfa8:	stp	x29, x30, [sp, #-32]!
  41bfac:	mov	x29, sp
  41bfb0:	stp	x19, x20, [sp, #16]
  41bfb4:	mov	x19, x0
  41bfb8:	cbz	x0, 41bfe8 <ferror@plt+0x17f78>
  41bfbc:	mov	x20, x1
  41bfc0:	ldr	x1, [x0, #16]
  41bfc4:	cmp	x1, x20
  41bfc8:	b.hi	41bfd8 <ferror@plt+0x17f68>  // b.pmore
  41bfcc:	ldr	x1, [x0, #8]
  41bfd0:	sub	x1, x20, x1
  41bfd4:	bl	41bd58 <ferror@plt+0x17ce8>
  41bfd8:	ldr	x0, [x19]
  41bfdc:	str	x20, [x19, #8]
  41bfe0:	strb	wzr, [x0, x20]
  41bfe4:	b	41c008 <ferror@plt+0x17f98>
  41bfe8:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41bfec:	add	x1, x1, #0x184
  41bff0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41bff4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41bff8:	add	x2, x2, #0x58a
  41bffc:	add	x1, x1, #0x37
  41c000:	add	x0, x0, #0x41f
  41c004:	bl	412328 <ferror@plt+0xe2b8>
  41c008:	mov	x0, x19
  41c00c:	ldp	x19, x20, [sp, #16]
  41c010:	ldp	x29, x30, [sp], #32
  41c014:	ret
  41c018:	stp	x29, x30, [sp, #-64]!
  41c01c:	mov	x29, sp
  41c020:	stp	x19, x20, [sp, #16]
  41c024:	stp	x21, x22, [sp, #32]
  41c028:	mov	x22, x0
  41c02c:	str	x23, [sp, #48]
  41c030:	cbz	x0, 41c054 <ferror@plt+0x17fe4>
  41c034:	cmp	x3, #0x0
  41c038:	mov	x20, x2
  41c03c:	mov	x19, x3
  41c040:	ccmp	x2, #0x0, #0x0, ne  // ne = any
  41c044:	b.ne	41c08c <ferror@plt+0x1801c>  // b.any
  41c048:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c04c:	add	x2, x2, #0x118
  41c050:	b	41c05c <ferror@plt+0x17fec>
  41c054:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c058:	add	x2, x2, #0x58a
  41c05c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c060:	add	x1, x1, #0x184
  41c064:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c068:	add	x1, x1, #0x49
  41c06c:	add	x0, x0, #0x41f
  41c070:	bl	412328 <ferror@plt+0xe2b8>
  41c074:	mov	x0, x22
  41c078:	ldp	x19, x20, [sp, #16]
  41c07c:	ldp	x21, x22, [sp, #32]
  41c080:	ldr	x23, [sp, #48]
  41c084:	ldp	x29, x30, [sp], #64
  41c088:	ret
  41c08c:	cmp	x3, #0x0
  41c090:	cbz	x3, 41c074 <ferror@plt+0x18004>
  41c094:	mov	x21, x1
  41c098:	b.ge	41c0a8 <ferror@plt+0x18038>  // b.tcont
  41c09c:	mov	x0, x2
  41c0a0:	bl	403580 <strlen@plt>
  41c0a4:	mov	x19, x0
  41c0a8:	ldr	x0, [x22, #8]
  41c0ac:	tbz	x21, #63, 41c150 <ferror@plt+0x180e0>
  41c0b0:	mov	x21, x0
  41c0b4:	ldr	x2, [x22]
  41c0b8:	cmp	x20, x2
  41c0bc:	b.cc	41c16c <ferror@plt+0x180fc>  // b.lo, b.ul, b.last
  41c0c0:	add	x0, x2, x0
  41c0c4:	cmp	x20, x0
  41c0c8:	b.hi	41c16c <ferror@plt+0x180fc>  // b.pmore
  41c0cc:	sub	x20, x20, x2
  41c0d0:	mov	x1, x19
  41c0d4:	mov	x0, x22
  41c0d8:	bl	41bd58 <ferror@plt+0x17ce8>
  41c0dc:	ldp	x3, x2, [x22]
  41c0e0:	add	x23, x3, x20
  41c0e4:	cmp	x21, x2
  41c0e8:	b.cs	41c100 <ferror@plt+0x18090>  // b.hs, b.nlast
  41c0ec:	add	x0, x21, x19
  41c0f0:	sub	x2, x2, x21
  41c0f4:	add	x1, x3, x21
  41c0f8:	add	x0, x3, x0
  41c0fc:	bl	403530 <memmove@plt>
  41c100:	cmp	x21, x20
  41c104:	b.ls	41c164 <ferror@plt+0x180f4>  // b.plast
  41c108:	sub	x20, x21, x20
  41c10c:	mov	x1, x23
  41c110:	cmp	x20, x19
  41c114:	ldr	x0, [x22]
  41c118:	csel	x20, x20, x19, ls  // ls = plast
  41c11c:	mov	x2, x20
  41c120:	add	x0, x0, x21
  41c124:	bl	403510 <memcpy@plt>
  41c128:	cmp	x20, x19
  41c12c:	b.cs	41c1b4 <ferror@plt+0x18144>  // b.hs, b.nlast
  41c130:	ldr	x0, [x22]
  41c134:	add	x21, x21, x20
  41c138:	add	x1, x20, x19
  41c13c:	sub	x2, x19, x20
  41c140:	add	x1, x23, x1
  41c144:	add	x0, x0, x21
  41c148:	bl	403510 <memcpy@plt>
  41c14c:	b	41c1b4 <ferror@plt+0x18144>
  41c150:	cmp	x21, x0
  41c154:	b.ls	41c0b4 <ferror@plt+0x18044>  // b.plast
  41c158:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c15c:	add	x2, x2, #0x130
  41c160:	b	41c05c <ferror@plt+0x17fec>
  41c164:	mov	x20, #0x0                   	// #0
  41c168:	b	41c128 <ferror@plt+0x180b8>
  41c16c:	mov	x1, x19
  41c170:	mov	x0, x22
  41c174:	bl	41bd58 <ferror@plt+0x17ce8>
  41c178:	ldr	x2, [x22, #8]
  41c17c:	cmp	x21, x2
  41c180:	b.cs	41c19c <ferror@plt+0x1812c>  // b.hs, b.nlast
  41c184:	ldr	x3, [x22]
  41c188:	add	x0, x21, x19
  41c18c:	sub	x2, x2, x21
  41c190:	add	x1, x3, x21
  41c194:	add	x0, x3, x0
  41c198:	bl	403530 <memmove@plt>
  41c19c:	ldr	x1, [x22]
  41c1a0:	cmp	x19, #0x1
  41c1a4:	add	x0, x1, x21
  41c1a8:	b.ne	41c1c8 <ferror@plt+0x18158>  // b.any
  41c1ac:	ldrb	w0, [x20]
  41c1b0:	strb	w0, [x1, x21]
  41c1b4:	ldp	x0, x3, [x22]
  41c1b8:	add	x19, x19, x3
  41c1bc:	str	x19, [x22, #8]
  41c1c0:	strb	wzr, [x0, x19]
  41c1c4:	b	41c074 <ferror@plt+0x18004>
  41c1c8:	mov	x2, x19
  41c1cc:	mov	x1, x20
  41c1d0:	b	41c148 <ferror@plt+0x180d8>
  41c1d4:	stp	x29, x30, [sp, #-32]!
  41c1d8:	mov	x29, sp
  41c1dc:	str	x19, [sp, #16]
  41c1e0:	mov	x19, x0
  41c1e4:	cbz	x0, 41c1fc <ferror@plt+0x1818c>
  41c1e8:	mov	x2, x1
  41c1ec:	cbnz	x1, 41c22c <ferror@plt+0x181bc>
  41c1f0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c1f4:	add	x2, x2, #0x124
  41c1f8:	b	41c204 <ferror@plt+0x18194>
  41c1fc:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c200:	add	x2, x2, #0x58a
  41c204:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c208:	add	x1, x1, #0x184
  41c20c:	add	x1, x1, #0x5d
  41c210:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c214:	add	x0, x0, #0x41f
  41c218:	bl	412328 <ferror@plt+0xe2b8>
  41c21c:	mov	x0, x19
  41c220:	ldr	x19, [sp, #16]
  41c224:	ldp	x29, x30, [sp], #32
  41c228:	ret
  41c22c:	ldr	x19, [sp, #16]
  41c230:	mov	x3, #0xffffffffffffffff    	// #-1
  41c234:	ldp	x29, x30, [sp], #32
  41c238:	mov	x1, x3
  41c23c:	b	41c018 <ferror@plt+0x17fa8>
  41c240:	stp	x29, x30, [sp, #-32]!
  41c244:	mov	x29, sp
  41c248:	stp	x19, x20, [sp, #16]
  41c24c:	mov	x19, x0
  41c250:	cbz	x0, 41c268 <ferror@plt+0x181f8>
  41c254:	mov	x20, x1
  41c258:	cbnz	x1, 41c298 <ferror@plt+0x18228>
  41c25c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c260:	add	x2, x2, #0x143
  41c264:	b	41c270 <ferror@plt+0x18200>
  41c268:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c26c:	add	x2, x2, #0x58a
  41c270:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c274:	add	x1, x1, #0x184
  41c278:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c27c:	add	x1, x1, #0x6d
  41c280:	add	x0, x0, #0x41f
  41c284:	bl	412328 <ferror@plt+0xe2b8>
  41c288:	mov	x0, x19
  41c28c:	ldp	x19, x20, [sp, #16]
  41c290:	ldp	x29, x30, [sp], #32
  41c294:	ret
  41c298:	ldr	x1, [x0]
  41c29c:	cmp	x1, x20
  41c2a0:	b.eq	41c288 <ferror@plt+0x18218>  // b.none
  41c2a4:	mov	x1, #0x0                   	// #0
  41c2a8:	bl	41bf48 <ferror@plt+0x17ed8>
  41c2ac:	mov	x1, x20
  41c2b0:	mov	x0, x19
  41c2b4:	bl	41c1d4 <ferror@plt+0x18164>
  41c2b8:	b	41c288 <ferror@plt+0x18218>
  41c2bc:	stp	x29, x30, [sp, #-32]!
  41c2c0:	mov	x29, sp
  41c2c4:	str	x19, [sp, #16]
  41c2c8:	mov	x19, x0
  41c2cc:	cbz	x0, 41c2ec <ferror@plt+0x1827c>
  41c2d0:	cmp	x2, #0x0
  41c2d4:	mov	x3, x2
  41c2d8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  41c2dc:	b.ne	41c31c <ferror@plt+0x182ac>  // b.any
  41c2e0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c2e4:	add	x2, x2, #0x118
  41c2e8:	b	41c2f4 <ferror@plt+0x18284>
  41c2ec:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c2f0:	add	x2, x2, #0x58a
  41c2f4:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c2f8:	add	x1, x1, #0x184
  41c2fc:	add	x1, x1, #0x7d
  41c300:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c304:	add	x0, x0, #0x41f
  41c308:	bl	412328 <ferror@plt+0xe2b8>
  41c30c:	mov	x0, x19
  41c310:	ldr	x19, [sp, #16]
  41c314:	ldp	x29, x30, [sp], #32
  41c318:	ret
  41c31c:	ldr	x19, [sp, #16]
  41c320:	mov	x2, x1
  41c324:	ldp	x29, x30, [sp], #32
  41c328:	mov	x1, #0xffffffffffffffff    	// #-1
  41c32c:	b	41c018 <ferror@plt+0x17fa8>
  41c330:	cbz	x0, 41c39c <ferror@plt+0x1832c>
  41c334:	stp	x29, x30, [sp, #-48]!
  41c338:	mov	x29, sp
  41c33c:	stp	x19, x20, [sp, #16]
  41c340:	mov	x19, x0
  41c344:	str	x21, [sp, #32]
  41c348:	ldrb	w1, [x0]
  41c34c:	cbnz	w1, 41c364 <ferror@plt+0x182f4>
  41c350:	mov	x0, #0x2                   	// #2
  41c354:	ldp	x19, x20, [sp, #16]
  41c358:	ldr	x21, [sp, #32]
  41c35c:	ldp	x29, x30, [sp], #48
  41c360:	b	41bdbc <ferror@plt+0x17d4c>
  41c364:	bl	403580 <strlen@plt>
  41c368:	mov	x20, x0
  41c36c:	add	w0, w0, #0x2
  41c370:	sxtw	x0, w0
  41c374:	bl	41bdbc <ferror@plt+0x17d4c>
  41c378:	sxtw	x2, w20
  41c37c:	mov	x21, x0
  41c380:	mov	x1, x19
  41c384:	bl	41c2bc <ferror@plt+0x1824c>
  41c388:	mov	x0, x21
  41c38c:	ldp	x19, x20, [sp, #16]
  41c390:	ldr	x21, [sp, #32]
  41c394:	ldp	x29, x30, [sp], #48
  41c398:	ret
  41c39c:	mov	x0, #0x2                   	// #2
  41c3a0:	b	41c360 <ferror@plt+0x182f0>
  41c3a4:	tbz	x1, #63, 41c3ac <ferror@plt+0x1833c>
  41c3a8:	b	41c330 <ferror@plt+0x182c0>
  41c3ac:	stp	x29, x30, [sp, #-48]!
  41c3b0:	mov	x29, sp
  41c3b4:	stp	x19, x20, [sp, #16]
  41c3b8:	mov	x20, x0
  41c3bc:	mov	x19, x1
  41c3c0:	mov	x0, x1
  41c3c4:	str	x21, [sp, #32]
  41c3c8:	bl	41bdbc <ferror@plt+0x17d4c>
  41c3cc:	mov	x21, x0
  41c3d0:	cbz	x20, 41c3e0 <ferror@plt+0x18370>
  41c3d4:	mov	x2, x19
  41c3d8:	mov	x1, x20
  41c3dc:	bl	41c2bc <ferror@plt+0x1824c>
  41c3e0:	mov	x0, x21
  41c3e4:	ldp	x19, x20, [sp, #16]
  41c3e8:	ldr	x21, [sp, #32]
  41c3ec:	ldp	x29, x30, [sp], #48
  41c3f0:	ret
  41c3f4:	stp	x29, x30, [sp, #-32]!
  41c3f8:	mov	x29, sp
  41c3fc:	str	x19, [sp, #16]
  41c400:	mov	x19, x0
  41c404:	cbz	x0, 41c41c <ferror@plt+0x183ac>
  41c408:	mov	x2, x1
  41c40c:	cbnz	x1, 41c44c <ferror@plt+0x183dc>
  41c410:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c414:	add	x2, x2, #0x124
  41c418:	b	41c424 <ferror@plt+0x183b4>
  41c41c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c420:	add	x2, x2, #0x58a
  41c424:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c428:	add	x1, x1, #0x184
  41c42c:	add	x1, x1, #0x91
  41c430:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c434:	add	x0, x0, #0x41f
  41c438:	bl	412328 <ferror@plt+0xe2b8>
  41c43c:	mov	x0, x19
  41c440:	ldr	x19, [sp, #16]
  41c444:	ldp	x29, x30, [sp], #32
  41c448:	ret
  41c44c:	ldr	x19, [sp, #16]
  41c450:	mov	x3, #0xffffffffffffffff    	// #-1
  41c454:	ldp	x29, x30, [sp], #32
  41c458:	mov	x1, #0x0                   	// #0
  41c45c:	b	41c018 <ferror@plt+0x17fa8>
  41c460:	stp	x29, x30, [sp, #-32]!
  41c464:	mov	x29, sp
  41c468:	str	x19, [sp, #16]
  41c46c:	mov	x19, x0
  41c470:	cbz	x0, 41c484 <ferror@plt+0x18414>
  41c474:	cbnz	x1, 41c4b4 <ferror@plt+0x18444>
  41c478:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c47c:	add	x2, x2, #0x124
  41c480:	b	41c48c <ferror@plt+0x1841c>
  41c484:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c488:	add	x2, x2, #0x58a
  41c48c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c490:	add	x1, x1, #0x184
  41c494:	add	x1, x1, #0xa2
  41c498:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c49c:	add	x0, x0, #0x41f
  41c4a0:	bl	412328 <ferror@plt+0xe2b8>
  41c4a4:	mov	x0, x19
  41c4a8:	ldr	x19, [sp, #16]
  41c4ac:	ldp	x29, x30, [sp], #32
  41c4b0:	ret
  41c4b4:	ldr	x19, [sp, #16]
  41c4b8:	mov	x3, x2
  41c4bc:	ldp	x29, x30, [sp], #32
  41c4c0:	mov	x2, x1
  41c4c4:	mov	x1, #0x0                   	// #0
  41c4c8:	b	41c018 <ferror@plt+0x17fa8>
  41c4cc:	stp	x29, x30, [sp, #-32]!
  41c4d0:	mov	x29, sp
  41c4d4:	str	x19, [sp, #16]
  41c4d8:	mov	x19, x0
  41c4dc:	cbz	x0, 41c4f0 <ferror@plt+0x18480>
  41c4e0:	cbnz	x2, 41c520 <ferror@plt+0x184b0>
  41c4e4:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c4e8:	add	x2, x2, #0x124
  41c4ec:	b	41c4f8 <ferror@plt+0x18488>
  41c4f0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c4f4:	add	x2, x2, #0x58a
  41c4f8:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c4fc:	add	x1, x1, #0x184
  41c500:	add	x1, x1, #0xb7
  41c504:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c508:	add	x0, x0, #0x41f
  41c50c:	bl	412328 <ferror@plt+0xe2b8>
  41c510:	mov	x0, x19
  41c514:	ldr	x19, [sp, #16]
  41c518:	ldp	x29, x30, [sp], #32
  41c51c:	ret
  41c520:	tbnz	x1, #63, 41c53c <ferror@plt+0x184cc>
  41c524:	ldr	x0, [x0, #8]
  41c528:	cmp	x0, x1
  41c52c:	b.cs	41c53c <ferror@plt+0x184cc>  // b.hs, b.nlast
  41c530:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c534:	add	x2, x2, #0x130
  41c538:	b	41c4f8 <ferror@plt+0x18488>
  41c53c:	mov	x0, x19
  41c540:	mov	x3, #0xffffffffffffffff    	// #-1
  41c544:	ldr	x19, [sp, #16]
  41c548:	ldp	x29, x30, [sp], #32
  41c54c:	b	41c018 <ferror@plt+0x17fa8>
  41c550:	stp	x29, x30, [sp, #-48]!
  41c554:	mov	x29, sp
  41c558:	stp	x19, x20, [sp, #16]
  41c55c:	mov	x19, x0
  41c560:	str	x21, [sp, #32]
  41c564:	cbz	x0, 41c5c0 <ferror@plt+0x18550>
  41c568:	and	w21, w2, #0xff
  41c56c:	mov	x20, x1
  41c570:	mov	x1, #0x1                   	// #1
  41c574:	bl	41bd58 <ferror@plt+0x17ce8>
  41c578:	ldr	x2, [x19, #8]
  41c57c:	tbz	x20, #63, 41c5f4 <ferror@plt+0x18584>
  41c580:	mov	x20, x2
  41c584:	cmp	x2, x20
  41c588:	b.ls	41c5a4 <ferror@plt+0x18534>  // b.plast
  41c58c:	ldr	x3, [x19]
  41c590:	add	x0, x20, #0x1
  41c594:	sub	x2, x2, x20
  41c598:	add	x1, x3, x20
  41c59c:	add	x0, x3, x0
  41c5a0:	bl	403530 <memmove@plt>
  41c5a4:	ldr	x0, [x19]
  41c5a8:	strb	w21, [x0, x20]
  41c5ac:	ldp	x1, x0, [x19]
  41c5b0:	add	x0, x0, #0x1
  41c5b4:	str	x0, [x19, #8]
  41c5b8:	strb	wzr, [x1, x0]
  41c5bc:	b	41c5e0 <ferror@plt+0x18570>
  41c5c0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c5c4:	add	x2, x2, #0x58a
  41c5c8:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c5cc:	add	x1, x1, #0x184
  41c5d0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c5d4:	add	x1, x1, #0xc7
  41c5d8:	add	x0, x0, #0x41f
  41c5dc:	bl	412328 <ferror@plt+0xe2b8>
  41c5e0:	mov	x0, x19
  41c5e4:	ldp	x19, x20, [sp, #16]
  41c5e8:	ldr	x21, [sp, #32]
  41c5ec:	ldp	x29, x30, [sp], #48
  41c5f0:	ret
  41c5f4:	cmp	x2, x20
  41c5f8:	b.cs	41c584 <ferror@plt+0x18514>  // b.hs, b.nlast
  41c5fc:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c600:	add	x2, x2, #0x130
  41c604:	b	41c5c8 <ferror@plt+0x18558>
  41c608:	stp	x29, x30, [sp, #-32]!
  41c60c:	and	w2, w1, #0xff
  41c610:	mov	x29, sp
  41c614:	ldp	x1, x4, [x0, #8]
  41c618:	str	x19, [sp, #16]
  41c61c:	mov	x19, x0
  41c620:	add	x3, x1, #0x1
  41c624:	cmp	x3, x4
  41c628:	b.cs	41c650 <ferror@plt+0x185e0>  // b.hs, b.nlast
  41c62c:	ldr	x0, [x0]
  41c630:	str	x3, [x19, #8]
  41c634:	strb	w2, [x0, x1]
  41c638:	ldp	x1, x0, [x19]
  41c63c:	strb	wzr, [x1, x0]
  41c640:	mov	x0, x19
  41c644:	ldr	x19, [sp, #16]
  41c648:	ldp	x29, x30, [sp], #32
  41c64c:	ret
  41c650:	mov	x1, #0xffffffffffffffff    	// #-1
  41c654:	bl	41c550 <ferror@plt+0x184e0>
  41c658:	b	41c640 <ferror@plt+0x185d0>
  41c65c:	stp	x29, x30, [sp, #-96]!
  41c660:	mov	x29, sp
  41c664:	stp	x19, x20, [sp, #16]
  41c668:	stp	x21, x22, [sp, #32]
  41c66c:	mov	x21, x0
  41c670:	stp	x23, x24, [sp, #48]
  41c674:	stp	x25, x26, [sp, #64]
  41c678:	stp	x27, x28, [sp, #80]
  41c67c:	cbz	x0, 41c6b0 <ferror@plt+0x18640>
  41c680:	mov	x19, x1
  41c684:	cbnz	x1, 41c6f0 <ferror@plt+0x18680>
  41c688:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c68c:	add	x1, x1, #0x184
  41c690:	add	x1, x1, #0xd9
  41c694:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c698:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c69c:	add	x2, x2, #0x150
  41c6a0:	add	x0, x0, #0x41f
  41c6a4:	mov	x21, #0x0                   	// #0
  41c6a8:	bl	412328 <ferror@plt+0xe2b8>
  41c6ac:	b	41c6d0 <ferror@plt+0x18660>
  41c6b0:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c6b4:	add	x1, x1, #0x184
  41c6b8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c6bc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c6c0:	add	x2, x2, #0x58a
  41c6c4:	add	x1, x1, #0xd9
  41c6c8:	add	x0, x0, #0x41f
  41c6cc:	bl	412328 <ferror@plt+0xe2b8>
  41c6d0:	mov	x0, x21
  41c6d4:	ldp	x19, x20, [sp, #16]
  41c6d8:	ldp	x21, x22, [sp, #32]
  41c6dc:	ldp	x23, x24, [sp, #48]
  41c6e0:	ldp	x25, x26, [sp, #64]
  41c6e4:	ldp	x27, x28, [sp, #80]
  41c6e8:	ldp	x29, x30, [sp], #96
  41c6ec:	ret
  41c6f0:	adrp	x22, 437000 <ferror@plt+0x32f90>
  41c6f4:	add	x22, x22, #0x184
  41c6f8:	mov	x23, x2
  41c6fc:	mov	w25, w3
  41c700:	mov	x0, x1
  41c704:	add	x22, x22, #0xf5
  41c708:	bl	403580 <strlen@plt>
  41c70c:	add	x24, x19, x0
  41c710:	adrp	x26, 437000 <ferror@plt+0x32f90>
  41c714:	mov	w27, #0x7e                  	// #126
  41c718:	ldrb	w20, [x19]
  41c71c:	cbz	w20, 41c6d0 <ferror@plt+0x18660>
  41c720:	tst	x20, #0x80
  41c724:	and	x28, x20, #0xff
  41c728:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  41c72c:	b.eq	41c768 <ferror@plt+0x186f8>  // b.none
  41c730:	sub	x1, x24, x19
  41c734:	mov	x0, x19
  41c738:	bl	423ba4 <ferror@plt+0x1fb34>
  41c73c:	cmn	w0, #0x3
  41c740:	b.hi	41c768 <ferror@plt+0x186f8>  // b.pmore
  41c744:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  41c748:	mov	x1, x19
  41c74c:	ldr	x0, [x0, #816]
  41c750:	ldrb	w20, [x0, x28]
  41c754:	mov	x0, x21
  41c758:	mov	x2, x20
  41c75c:	add	x19, x19, x20
  41c760:	bl	41c2bc <ferror@plt+0x1824c>
  41c764:	b	41c718 <ferror@plt+0x186a8>
  41c768:	ldr	x1, [x26, #272]
  41c76c:	ubfiz	x0, x20, #1, #8
  41c770:	add	x19, x19, #0x1
  41c774:	ldrh	w0, [x1, x0]
  41c778:	tbnz	w0, #0, 41c7ac <ferror@plt+0x1873c>
  41c77c:	sub	w0, w20, #0x2d
  41c780:	and	w0, w0, #0xff
  41c784:	cmp	w0, #0x1
  41c788:	b.ls	41c7ac <ferror@plt+0x1873c>  // b.plast
  41c78c:	cmp	w20, #0x5f
  41c790:	ccmp	w20, w27, #0x4, ne  // ne = any
  41c794:	b.eq	41c7ac <ferror@plt+0x1873c>  // b.none
  41c798:	cbz	x23, 41c7bc <ferror@plt+0x1874c>
  41c79c:	mov	w1, w20
  41c7a0:	mov	x0, x23
  41c7a4:	bl	403d10 <strchr@plt>
  41c7a8:	cbz	x0, 41c7bc <ferror@plt+0x1874c>
  41c7ac:	mov	w1, w20
  41c7b0:	mov	x0, x21
  41c7b4:	bl	41c608 <ferror@plt+0x18598>
  41c7b8:	b	41c718 <ferror@plt+0x186a8>
  41c7bc:	mov	w1, #0x25                  	// #37
  41c7c0:	mov	x0, x21
  41c7c4:	bl	41c608 <ferror@plt+0x18598>
  41c7c8:	ubfx	x0, x20, #4, #4
  41c7cc:	and	x20, x20, #0xf
  41c7d0:	ldrb	w1, [x22, x0]
  41c7d4:	mov	x0, x21
  41c7d8:	bl	41c608 <ferror@plt+0x18598>
  41c7dc:	ldrb	w1, [x22, x20]
  41c7e0:	b	41c7b0 <ferror@plt+0x18740>
  41c7e4:	cbz	x0, 41c7f4 <ferror@plt+0x18784>
  41c7e8:	and	w2, w1, #0xff
  41c7ec:	mov	x1, #0xffffffffffffffff    	// #-1
  41c7f0:	b	41c550 <ferror@plt+0x184e0>
  41c7f4:	stp	x29, x30, [sp, #-16]!
  41c7f8:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c7fc:	add	x1, x1, #0x184
  41c800:	mov	x29, sp
  41c804:	add	x1, x1, #0x105
  41c808:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c80c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c810:	add	x2, x2, #0x58a
  41c814:	add	x0, x0, #0x41f
  41c818:	bl	412328 <ferror@plt+0xe2b8>
  41c81c:	mov	x0, #0x0                   	// #0
  41c820:	ldp	x29, x30, [sp], #16
  41c824:	ret
  41c828:	cbz	x0, 41c838 <ferror@plt+0x187c8>
  41c82c:	and	w2, w1, #0xff
  41c830:	mov	x1, #0x0                   	// #0
  41c834:	b	41c550 <ferror@plt+0x184e0>
  41c838:	stp	x29, x30, [sp, #-16]!
  41c83c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c840:	add	x1, x1, #0x184
  41c844:	mov	x29, sp
  41c848:	add	x1, x1, #0x117
  41c84c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c850:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c854:	add	x2, x2, #0x58a
  41c858:	add	x0, x0, #0x41f
  41c85c:	bl	412328 <ferror@plt+0xe2b8>
  41c860:	mov	x0, #0x0                   	// #0
  41c864:	ldp	x29, x30, [sp], #16
  41c868:	ret
  41c86c:	stp	x29, x30, [sp, #-64]!
  41c870:	mov	x29, sp
  41c874:	stp	x19, x20, [sp, #16]
  41c878:	mov	x20, x0
  41c87c:	stp	x21, x22, [sp, #32]
  41c880:	stp	x23, x24, [sp, #48]
  41c884:	cbz	x0, 41c94c <ferror@plt+0x188dc>
  41c888:	mov	x21, x1
  41c88c:	mov	w22, w2
  41c890:	cmp	w2, #0x7f
  41c894:	b.ls	41c984 <ferror@plt+0x18914>  // b.plast
  41c898:	cmp	w2, #0x7ff
  41c89c:	b.ls	41c990 <ferror@plt+0x18920>  // b.plast
  41c8a0:	mov	w0, #0xffff                	// #65535
  41c8a4:	cmp	w2, w0
  41c8a8:	b.ls	41c99c <ferror@plt+0x1892c>  // b.plast
  41c8ac:	mov	w0, #0x1fffff              	// #2097151
  41c8b0:	cmp	w2, w0
  41c8b4:	b.ls	41c9a8 <ferror@plt+0x18938>  // b.plast
  41c8b8:	mov	w0, #0xf8                  	// #248
  41c8bc:	mov	w1, #0x3ffffff             	// #67108863
  41c8c0:	cmp	w2, w1
  41c8c4:	mov	w23, #0xfc                  	// #252
  41c8c8:	mov	w19, #0x5                   	// #5
  41c8cc:	csel	w23, w0, w23, ls  // ls = plast
  41c8d0:	mov	w0, #0x6                   	// #6
  41c8d4:	csel	w19, w19, w0, ls  // ls = plast
  41c8d8:	sxtw	x24, w19
  41c8dc:	mov	x0, x20
  41c8e0:	mov	x1, x24
  41c8e4:	bl	41bd58 <ferror@plt+0x17ce8>
  41c8e8:	ldr	x2, [x20, #8]
  41c8ec:	tbz	x21, #63, 41c9b4 <ferror@plt+0x18944>
  41c8f0:	mov	x21, x2
  41c8f4:	cmp	x2, x21
  41c8f8:	b.ls	41c914 <ferror@plt+0x188a4>  // b.plast
  41c8fc:	ldr	x3, [x20]
  41c900:	add	x0, x24, x21
  41c904:	sub	x2, x2, x21
  41c908:	add	x1, x3, x21
  41c90c:	add	x0, x3, x0
  41c910:	bl	403530 <memmove@plt>
  41c914:	ldr	x1, [x20]
  41c918:	sub	w19, w19, #0x1
  41c91c:	add	x2, x1, x21
  41c920:	sxtw	x19, w19
  41c924:	and	w0, w22, #0xff
  41c928:	cbnz	w19, 41c9c8 <ferror@plt+0x18958>
  41c92c:	orr	w0, w0, w23
  41c930:	strb	w0, [x1, x21]
  41c934:	ldr	x0, [x20, #8]
  41c938:	add	x24, x24, x0
  41c93c:	str	x24, [x20, #8]
  41c940:	ldr	x0, [x20]
  41c944:	strb	wzr, [x0, x24]
  41c948:	b	41c96c <ferror@plt+0x188fc>
  41c94c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41c950:	add	x2, x2, #0x58a
  41c954:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c958:	add	x1, x1, #0x184
  41c95c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41c960:	add	x1, x1, #0x12a
  41c964:	add	x0, x0, #0x41f
  41c968:	bl	412328 <ferror@plt+0xe2b8>
  41c96c:	mov	x0, x20
  41c970:	ldp	x19, x20, [sp, #16]
  41c974:	ldp	x21, x22, [sp, #32]
  41c978:	ldp	x23, x24, [sp, #48]
  41c97c:	ldp	x29, x30, [sp], #64
  41c980:	ret
  41c984:	mov	w23, #0x0                   	// #0
  41c988:	mov	w19, #0x1                   	// #1
  41c98c:	b	41c8d8 <ferror@plt+0x18868>
  41c990:	mov	w23, #0xc0                  	// #192
  41c994:	mov	w19, #0x2                   	// #2
  41c998:	b	41c8d8 <ferror@plt+0x18868>
  41c99c:	mov	w23, #0xe0                  	// #224
  41c9a0:	mov	w19, #0x3                   	// #3
  41c9a4:	b	41c8d8 <ferror@plt+0x18868>
  41c9a8:	mov	w23, #0xf0                  	// #240
  41c9ac:	mov	w19, #0x4                   	// #4
  41c9b0:	b	41c8d8 <ferror@plt+0x18868>
  41c9b4:	cmp	x2, x21
  41c9b8:	b.cs	41c8f4 <ferror@plt+0x18884>  // b.hs, b.nlast
  41c9bc:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41c9c0:	add	x2, x2, #0x130
  41c9c4:	b	41c954 <ferror@plt+0x188e4>
  41c9c8:	and	w0, w0, #0x3f
  41c9cc:	lsr	w22, w22, #6
  41c9d0:	orr	w0, w0, #0xffffff80
  41c9d4:	strb	w0, [x2, x19]
  41c9d8:	sub	x19, x19, #0x1
  41c9dc:	b	41c924 <ferror@plt+0x188b4>
  41c9e0:	cbz	x0, 41c9f0 <ferror@plt+0x18980>
  41c9e4:	mov	w2, w1
  41c9e8:	mov	x1, #0xffffffffffffffff    	// #-1
  41c9ec:	b	41c86c <ferror@plt+0x187fc>
  41c9f0:	stp	x29, x30, [sp, #-16]!
  41c9f4:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41c9f8:	add	x1, x1, #0x184
  41c9fc:	mov	x29, sp
  41ca00:	add	x1, x1, #0x142
  41ca04:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41ca08:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ca0c:	add	x2, x2, #0x58a
  41ca10:	add	x0, x0, #0x41f
  41ca14:	bl	412328 <ferror@plt+0xe2b8>
  41ca18:	mov	x0, #0x0                   	// #0
  41ca1c:	ldp	x29, x30, [sp], #16
  41ca20:	ret
  41ca24:	cbz	x0, 41ca34 <ferror@plt+0x189c4>
  41ca28:	mov	w2, w1
  41ca2c:	mov	x1, #0x0                   	// #0
  41ca30:	b	41c86c <ferror@plt+0x187fc>
  41ca34:	stp	x29, x30, [sp, #-16]!
  41ca38:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41ca3c:	add	x1, x1, #0x184
  41ca40:	mov	x29, sp
  41ca44:	add	x1, x1, #0x15a
  41ca48:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41ca4c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ca50:	add	x2, x2, #0x58a
  41ca54:	add	x0, x0, #0x41f
  41ca58:	bl	412328 <ferror@plt+0xe2b8>
  41ca5c:	mov	x0, #0x0                   	// #0
  41ca60:	ldp	x29, x30, [sp], #16
  41ca64:	ret
  41ca68:	stp	x29, x30, [sp, #-64]!
  41ca6c:	mov	x29, sp
  41ca70:	stp	x19, x20, [sp, #16]
  41ca74:	mov	x19, x0
  41ca78:	stp	x21, x22, [sp, #32]
  41ca7c:	stp	x23, x24, [sp, #48]
  41ca80:	cbz	x0, 41caa4 <ferror@plt+0x18a34>
  41ca84:	mov	x20, x3
  41ca88:	cbnz	x3, 41cac8 <ferror@plt+0x18a58>
  41ca8c:	mov	x0, x19
  41ca90:	ldp	x19, x20, [sp, #16]
  41ca94:	ldp	x21, x22, [sp, #32]
  41ca98:	ldp	x23, x24, [sp, #48]
  41ca9c:	ldp	x29, x30, [sp], #64
  41caa0:	ret
  41caa4:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41caa8:	add	x2, x2, #0x58a
  41caac:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41cab0:	add	x1, x1, #0x184
  41cab4:	add	x1, x1, #0x173
  41cab8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41cabc:	add	x0, x0, #0x41f
  41cac0:	bl	412328 <ferror@plt+0xe2b8>
  41cac4:	b	41ca8c <ferror@plt+0x18a1c>
  41cac8:	mov	x23, x2
  41cacc:	cbnz	x2, 41cadc <ferror@plt+0x18a6c>
  41cad0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41cad4:	add	x2, x2, #0x124
  41cad8:	b	41caac <ferror@plt+0x18a3c>
  41cadc:	ldr	x24, [x0, #8]
  41cae0:	mov	x22, x1
  41cae4:	cmp	x1, x24
  41cae8:	b.ls	41caf8 <ferror@plt+0x18a88>  // b.plast
  41caec:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41caf0:	add	x2, x2, #0x130
  41caf4:	b	41caac <ferror@plt+0x18a3c>
  41caf8:	tbz	x3, #63, 41cb08 <ferror@plt+0x18a98>
  41cafc:	mov	x0, x2
  41cb00:	bl	403580 <strlen@plt>
  41cb04:	mov	x20, x0
  41cb08:	add	x21, x22, x20
  41cb0c:	cmp	x24, x21
  41cb10:	b.cs	41cb20 <ferror@plt+0x18ab0>  // b.hs, b.nlast
  41cb14:	sub	x1, x21, x24
  41cb18:	mov	x0, x19
  41cb1c:	bl	41bd58 <ferror@plt+0x17ce8>
  41cb20:	ldr	x0, [x19]
  41cb24:	mov	x2, x20
  41cb28:	mov	x1, x23
  41cb2c:	add	x0, x0, x22
  41cb30:	bl	403510 <memcpy@plt>
  41cb34:	ldr	x0, [x19, #8]
  41cb38:	cmp	x21, x0
  41cb3c:	b.ls	41ca8c <ferror@plt+0x18a1c>  // b.plast
  41cb40:	ldr	x0, [x19]
  41cb44:	strb	wzr, [x0, x21]
  41cb48:	str	x21, [x19, #8]
  41cb4c:	b	41ca8c <ferror@plt+0x18a1c>
  41cb50:	stp	x29, x30, [sp, #-48]!
  41cb54:	mov	x29, sp
  41cb58:	stp	x19, x20, [sp, #16]
  41cb5c:	mov	x20, x0
  41cb60:	str	x21, [sp, #32]
  41cb64:	cbz	x2, 41cb98 <ferror@plt+0x18b28>
  41cb68:	mov	x21, x1
  41cb6c:	mov	x19, x2
  41cb70:	mov	x0, x2
  41cb74:	bl	403580 <strlen@plt>
  41cb78:	mov	x2, x19
  41cb7c:	mov	x3, x0
  41cb80:	mov	x1, x21
  41cb84:	mov	x0, x20
  41cb88:	ldp	x19, x20, [sp, #16]
  41cb8c:	ldr	x21, [sp, #32]
  41cb90:	ldp	x29, x30, [sp], #48
  41cb94:	b	41ca68 <ferror@plt+0x189f8>
  41cb98:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41cb9c:	add	x1, x1, #0x184
  41cba0:	add	x1, x1, #0x18a
  41cba4:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41cba8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41cbac:	add	x2, x2, #0x124
  41cbb0:	add	x0, x0, #0x41f
  41cbb4:	bl	412328 <ferror@plt+0xe2b8>
  41cbb8:	mov	x0, x20
  41cbbc:	ldp	x19, x20, [sp, #16]
  41cbc0:	ldr	x21, [sp, #32]
  41cbc4:	ldp	x29, x30, [sp], #48
  41cbc8:	ret
  41cbcc:	stp	x29, x30, [sp, #-32]!
  41cbd0:	mov	x29, sp
  41cbd4:	stp	x19, x20, [sp, #16]
  41cbd8:	mov	x19, x0
  41cbdc:	cbz	x0, 41cbf4 <ferror@plt+0x18b84>
  41cbe0:	mov	x0, x1
  41cbe4:	tbz	x1, #63, 41cc24 <ferror@plt+0x18bb4>
  41cbe8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41cbec:	add	x2, x2, #0x162
  41cbf0:	b	41cbfc <ferror@plt+0x18b8c>
  41cbf4:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41cbf8:	add	x2, x2, #0x58a
  41cbfc:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41cc00:	add	x1, x1, #0x184
  41cc04:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41cc08:	add	x1, x1, #0x19d
  41cc0c:	add	x0, x0, #0x41f
  41cc10:	bl	412328 <ferror@plt+0xe2b8>
  41cc14:	mov	x0, x19
  41cc18:	ldp	x19, x20, [sp, #16]
  41cc1c:	ldp	x29, x30, [sp], #32
  41cc20:	ret
  41cc24:	mov	x20, x2
  41cc28:	ldr	x2, [x19, #8]
  41cc2c:	cmp	x2, x1
  41cc30:	b.cs	41cc40 <ferror@plt+0x18bd0>  // b.hs, b.nlast
  41cc34:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41cc38:	add	x2, x2, #0x130
  41cc3c:	b	41cbfc <ferror@plt+0x18b8c>
  41cc40:	tbz	x20, #63, 41cc5c <ferror@plt+0x18bec>
  41cc44:	sub	x20, x2, x1
  41cc48:	ldp	x0, x2, [x19]
  41cc4c:	sub	x20, x2, x20
  41cc50:	str	x20, [x19, #8]
  41cc54:	strb	wzr, [x0, x20]
  41cc58:	b	41cc14 <ferror@plt+0x18ba4>
  41cc5c:	add	x1, x1, x20
  41cc60:	cmp	x2, x1
  41cc64:	b.cs	41cc74 <ferror@plt+0x18c04>  // b.hs, b.nlast
  41cc68:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41cc6c:	add	x2, x2, #0x16b
  41cc70:	b	41cbfc <ferror@plt+0x18b8c>
  41cc74:	b.ls	41cc48 <ferror@plt+0x18bd8>  // b.plast
  41cc78:	ldr	x3, [x19]
  41cc7c:	sub	x2, x2, x1
  41cc80:	add	x0, x3, x0
  41cc84:	add	x1, x3, x1
  41cc88:	bl	403530 <memmove@plt>
  41cc8c:	b	41cc48 <ferror@plt+0x18bd8>
  41cc90:	stp	x29, x30, [sp, #-48]!
  41cc94:	mov	x29, sp
  41cc98:	stp	x19, x20, [sp, #16]
  41cc9c:	mov	x19, x0
  41cca0:	stp	x21, x22, [sp, #32]
  41cca4:	cbz	x0, 41ccd0 <ferror@plt+0x18c60>
  41cca8:	ldr	w22, [x0, #8]
  41ccac:	mov	x20, #0x0                   	// #0
  41ccb0:	ldr	x21, [x0]
  41ccb4:	cmp	x20, x22
  41ccb8:	b.eq	41ccf0 <ferror@plt+0x18c80>  // b.none
  41ccbc:	ldrb	w0, [x21, x20]
  41ccc0:	bl	41aa24 <ferror@plt+0x169b4>
  41ccc4:	strb	w0, [x21, x20]
  41ccc8:	add	x20, x20, #0x1
  41cccc:	b	41ccb4 <ferror@plt+0x18c44>
  41ccd0:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41ccd4:	add	x1, x1, #0x184
  41ccd8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41ccdc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41cce0:	add	x2, x2, #0x58a
  41cce4:	add	x1, x1, #0x1ac
  41cce8:	add	x0, x0, #0x41f
  41ccec:	bl	412328 <ferror@plt+0xe2b8>
  41ccf0:	mov	x0, x19
  41ccf4:	ldp	x19, x20, [sp, #16]
  41ccf8:	ldp	x21, x22, [sp, #32]
  41ccfc:	ldp	x29, x30, [sp], #48
  41cd00:	ret
  41cd04:	stp	x29, x30, [sp, #-48]!
  41cd08:	mov	x29, sp
  41cd0c:	stp	x19, x20, [sp, #16]
  41cd10:	mov	x19, x0
  41cd14:	stp	x21, x22, [sp, #32]
  41cd18:	cbz	x0, 41cd44 <ferror@plt+0x18cd4>
  41cd1c:	ldr	w22, [x0, #8]
  41cd20:	mov	x20, #0x0                   	// #0
  41cd24:	ldr	x21, [x0]
  41cd28:	cmp	x20, x22
  41cd2c:	b.eq	41cd64 <ferror@plt+0x18cf4>  // b.none
  41cd30:	ldrb	w0, [x21, x20]
  41cd34:	bl	41aac4 <ferror@plt+0x16a54>
  41cd38:	strb	w0, [x21, x20]
  41cd3c:	add	x20, x20, #0x1
  41cd40:	b	41cd28 <ferror@plt+0x18cb8>
  41cd44:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41cd48:	add	x1, x1, #0x184
  41cd4c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41cd50:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41cd54:	add	x2, x2, #0x58a
  41cd58:	add	x1, x1, #0x1c0
  41cd5c:	add	x0, x0, #0x41f
  41cd60:	bl	412328 <ferror@plt+0xe2b8>
  41cd64:	mov	x0, x19
  41cd68:	ldp	x19, x20, [sp, #16]
  41cd6c:	ldp	x21, x22, [sp, #32]
  41cd70:	ldp	x29, x30, [sp], #48
  41cd74:	ret
  41cd78:	stp	x29, x30, [sp, #-64]!
  41cd7c:	mov	x29, sp
  41cd80:	stp	x19, x20, [sp, #16]
  41cd84:	mov	x19, x0
  41cd88:	stp	x21, x22, [sp, #32]
  41cd8c:	str	x23, [sp, #48]
  41cd90:	cbz	x0, 41cdd0 <ferror@plt+0x18d60>
  41cd94:	ldp	x21, x23, [x0]
  41cd98:	mov	x20, #0x0                   	// #0
  41cd9c:	cmp	x23, x20
  41cda0:	b.eq	41cdf0 <ferror@plt+0x18d80>  // b.none
  41cda4:	bl	403bd0 <__ctype_b_loc@plt>
  41cda8:	ldrb	w22, [x21, x20]
  41cdac:	ldr	x0, [x0]
  41cdb0:	ldrh	w0, [x0, x22, lsl #1]
  41cdb4:	tbz	w0, #8, 41cdc8 <ferror@plt+0x18d58>
  41cdb8:	bl	4037b0 <__ctype_tolower_loc@plt>
  41cdbc:	ldr	x0, [x0]
  41cdc0:	ldr	w0, [x0, x22, lsl #2]
  41cdc4:	strb	w0, [x21, x20]
  41cdc8:	add	x20, x20, #0x1
  41cdcc:	b	41cd9c <ferror@plt+0x18d2c>
  41cdd0:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41cdd4:	add	x1, x1, #0x184
  41cdd8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41cddc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41cde0:	add	x2, x2, #0x58a
  41cde4:	add	x1, x1, #0x1d2
  41cde8:	add	x0, x0, #0x41f
  41cdec:	bl	412328 <ferror@plt+0xe2b8>
  41cdf0:	mov	x0, x19
  41cdf4:	ldp	x19, x20, [sp, #16]
  41cdf8:	ldp	x21, x22, [sp, #32]
  41cdfc:	ldr	x23, [sp, #48]
  41ce00:	ldp	x29, x30, [sp], #64
  41ce04:	ret
  41ce08:	stp	x29, x30, [sp, #-64]!
  41ce0c:	mov	x29, sp
  41ce10:	stp	x19, x20, [sp, #16]
  41ce14:	mov	x19, x0
  41ce18:	stp	x21, x22, [sp, #32]
  41ce1c:	str	x23, [sp, #48]
  41ce20:	cbz	x0, 41ce60 <ferror@plt+0x18df0>
  41ce24:	ldp	x21, x23, [x0]
  41ce28:	mov	x20, #0x0                   	// #0
  41ce2c:	cmp	x23, x20
  41ce30:	b.eq	41ce80 <ferror@plt+0x18e10>  // b.none
  41ce34:	bl	403bd0 <__ctype_b_loc@plt>
  41ce38:	ldrb	w22, [x21, x20]
  41ce3c:	ldr	x0, [x0]
  41ce40:	ldrh	w0, [x0, x22, lsl #1]
  41ce44:	tbz	w0, #9, 41ce58 <ferror@plt+0x18de8>
  41ce48:	bl	403a40 <__ctype_toupper_loc@plt>
  41ce4c:	ldr	x0, [x0]
  41ce50:	ldr	w0, [x0, x22, lsl #2]
  41ce54:	strb	w0, [x21, x20]
  41ce58:	add	x20, x20, #0x1
  41ce5c:	b	41ce2c <ferror@plt+0x18dbc>
  41ce60:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41ce64:	add	x1, x1, #0x184
  41ce68:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41ce6c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ce70:	add	x2, x2, #0x58a
  41ce74:	add	x1, x1, #0x1e0
  41ce78:	add	x0, x0, #0x41f
  41ce7c:	bl	412328 <ferror@plt+0xe2b8>
  41ce80:	mov	x0, x19
  41ce84:	ldp	x19, x20, [sp, #16]
  41ce88:	ldp	x21, x22, [sp, #32]
  41ce8c:	ldr	x23, [sp, #48]
  41ce90:	ldp	x29, x30, [sp], #64
  41ce94:	ret
  41ce98:	stp	x29, x30, [sp, #-96]!
  41ce9c:	mov	x29, sp
  41cea0:	stp	x19, x20, [sp, #16]
  41cea4:	mov	x19, x0
  41cea8:	str	x21, [sp, #32]
  41ceac:	cbz	x0, 41cec0 <ferror@plt+0x18e50>
  41ceb0:	cbnz	x1, 41cef0 <ferror@plt+0x18e80>
  41ceb4:	adrp	x2, 432000 <ferror@plt+0x2df90>
  41ceb8:	add	x2, x2, #0xa9c
  41cebc:	b	41cec8 <ferror@plt+0x18e58>
  41cec0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  41cec4:	add	x2, x2, #0x58a
  41cec8:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41cecc:	add	x1, x1, #0x184
  41ced0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ced4:	add	x1, x1, #0x1ec
  41ced8:	add	x0, x0, #0x41f
  41cedc:	bl	412328 <ferror@plt+0xe2b8>
  41cee0:	ldp	x19, x20, [sp, #16]
  41cee4:	ldr	x21, [sp, #32]
  41cee8:	ldp	x29, x30, [sp], #96
  41ceec:	ret
  41cef0:	ldp	x4, x5, [x2]
  41cef4:	stp	x4, x5, [sp, #48]
  41cef8:	add	x0, sp, #0x58
  41cefc:	ldp	x2, x3, [x2, #16]
  41cf00:	stp	x2, x3, [sp, #64]
  41cf04:	add	x2, sp, #0x30
  41cf08:	bl	4271e8 <ferror@plt+0x23178>
  41cf0c:	mov	w20, w0
  41cf10:	tbnz	w0, #31, 41cee0 <ferror@plt+0x18e70>
  41cf14:	sxtw	x21, w0
  41cf18:	mov	x0, x19
  41cf1c:	mov	x1, x21
  41cf20:	bl	41bd58 <ferror@plt+0x17ce8>
  41cf24:	ldp	x3, x0, [x19]
  41cf28:	add	w2, w20, #0x1
  41cf2c:	ldr	x1, [sp, #88]
  41cf30:	sxtw	x2, w2
  41cf34:	add	x0, x3, x0
  41cf38:	bl	403510 <memcpy@plt>
  41cf3c:	ldr	x1, [x19, #8]
  41cf40:	ldr	x0, [sp, #88]
  41cf44:	add	x1, x1, x21
  41cf48:	str	x1, [x19, #8]
  41cf4c:	bl	4110d0 <ferror@plt+0xd060>
  41cf50:	b	41cee0 <ferror@plt+0x18e70>
  41cf54:	stp	x29, x30, [sp, #-80]!
  41cf58:	mov	x29, sp
  41cf5c:	stp	x19, x20, [sp, #16]
  41cf60:	mov	x19, x2
  41cf64:	mov	x20, x0
  41cf68:	str	x21, [sp, #32]
  41cf6c:	mov	x21, x1
  41cf70:	mov	x1, #0x0                   	// #0
  41cf74:	bl	41bf48 <ferror@plt+0x17ed8>
  41cf78:	ldp	x0, x1, [x19]
  41cf7c:	stp	x0, x1, [sp, #48]
  41cf80:	add	x2, sp, #0x30
  41cf84:	ldp	x0, x1, [x19, #16]
  41cf88:	stp	x0, x1, [sp, #64]
  41cf8c:	mov	x1, x21
  41cf90:	mov	x0, x20
  41cf94:	bl	41ce98 <ferror@plt+0x18e28>
  41cf98:	ldp	x19, x20, [sp, #16]
  41cf9c:	ldr	x21, [sp, #32]
  41cfa0:	ldp	x29, x30, [sp], #80
  41cfa4:	ret
  41cfa8:	stp	x29, x30, [sp, #-272]!
  41cfac:	mov	x29, sp
  41cfb0:	stp	x19, x20, [sp, #16]
  41cfb4:	mov	x19, x0
  41cfb8:	mov	x20, x1
  41cfbc:	mov	x1, #0x0                   	// #0
  41cfc0:	str	q0, [sp, #96]
  41cfc4:	str	q1, [sp, #112]
  41cfc8:	str	q2, [sp, #128]
  41cfcc:	str	q3, [sp, #144]
  41cfd0:	str	q4, [sp, #160]
  41cfd4:	str	q5, [sp, #176]
  41cfd8:	str	q6, [sp, #192]
  41cfdc:	str	q7, [sp, #208]
  41cfe0:	stp	x2, x3, [sp, #224]
  41cfe4:	stp	x4, x5, [sp, #240]
  41cfe8:	stp	x6, x7, [sp, #256]
  41cfec:	bl	41bf48 <ferror@plt+0x17ed8>
  41cff0:	add	x0, sp, #0x110
  41cff4:	stp	x0, x0, [sp, #64]
  41cff8:	add	x0, sp, #0xe0
  41cffc:	add	x2, sp, #0x20
  41d000:	str	x0, [sp, #80]
  41d004:	mov	w0, #0xffffffd0            	// #-48
  41d008:	str	w0, [sp, #88]
  41d00c:	mov	w0, #0xffffff80            	// #-128
  41d010:	str	w0, [sp, #92]
  41d014:	ldp	x0, x1, [sp, #64]
  41d018:	stp	x0, x1, [sp, #32]
  41d01c:	ldp	x0, x1, [sp, #80]
  41d020:	stp	x0, x1, [sp, #48]
  41d024:	mov	x1, x20
  41d028:	mov	x0, x19
  41d02c:	bl	41ce98 <ferror@plt+0x18e28>
  41d030:	ldp	x19, x20, [sp, #16]
  41d034:	ldp	x29, x30, [sp], #272
  41d038:	ret
  41d03c:	stp	x29, x30, [sp, #-256]!
  41d040:	mov	x29, sp
  41d044:	stp	x2, x3, [sp, #208]
  41d048:	add	x2, sp, #0x100
  41d04c:	stp	x2, x2, [sp, #48]
  41d050:	add	x2, sp, #0xd0
  41d054:	str	x2, [sp, #64]
  41d058:	mov	w2, #0xffffffd0            	// #-48
  41d05c:	str	w2, [sp, #72]
  41d060:	mov	w2, #0xffffff80            	// #-128
  41d064:	str	w2, [sp, #76]
  41d068:	ldp	x2, x3, [sp, #48]
  41d06c:	stp	x2, x3, [sp, #16]
  41d070:	ldp	x2, x3, [sp, #64]
  41d074:	stp	x2, x3, [sp, #32]
  41d078:	add	x2, sp, #0x10
  41d07c:	str	q0, [sp, #80]
  41d080:	str	q1, [sp, #96]
  41d084:	str	q2, [sp, #112]
  41d088:	str	q3, [sp, #128]
  41d08c:	str	q4, [sp, #144]
  41d090:	str	q5, [sp, #160]
  41d094:	str	q6, [sp, #176]
  41d098:	str	q7, [sp, #192]
  41d09c:	stp	x4, x5, [sp, #224]
  41d0a0:	stp	x6, x7, [sp, #240]
  41d0a4:	bl	41ce98 <ferror@plt+0x18e28>
  41d0a8:	ldp	x29, x30, [sp], #256
  41d0ac:	ret
  41d0b0:	ldr	x1, [x0]
  41d0b4:	ldr	w2, [x1], #4
  41d0b8:	str	x1, [x0]
  41d0bc:	rev	w0, w2
  41d0c0:	ret
  41d0c4:	ldr	x0, [x0]
  41d0c8:	b	403ba0 <strcmp@plt>
  41d0cc:	cbnz	x0, 41d0dc <ferror@plt+0x1906c>
  41d0d0:	cmp	x1, #0x0
  41d0d4:	csetm	w0, ne  // ne = any
  41d0d8:	ret
  41d0dc:	cbz	x1, 41d0e4 <ferror@plt+0x19074>
  41d0e0:	b	403ba0 <strcmp@plt>
  41d0e4:	mov	w0, #0x1                   	// #1
  41d0e8:	b	41d0d8 <ferror@plt+0x19068>
  41d0ec:	stp	x29, x30, [sp, #-64]!
  41d0f0:	mov	x29, sp
  41d0f4:	stp	x19, x20, [sp, #16]
  41d0f8:	add	x19, x1, #0x1
  41d0fc:	mov	w1, #0x2f                  	// #47
  41d100:	stp	x21, x22, [sp, #32]
  41d104:	mov	x21, x0
  41d108:	mov	x0, x19
  41d10c:	str	x23, [sp, #48]
  41d110:	bl	403d10 <strchr@plt>
  41d114:	cbz	x0, 41d170 <ferror@plt+0x19100>
  41d118:	ldr	x21, [x21, #8]
  41d11c:	mov	x20, x0
  41d120:	sub	x23, x0, x19
  41d124:	cbnz	x21, 41d140 <ferror@plt+0x190d0>
  41d128:	mov	w0, #0x0                   	// #0
  41d12c:	ldp	x19, x20, [sp, #16]
  41d130:	ldp	x21, x22, [sp, #32]
  41d134:	ldr	x23, [sp, #48]
  41d138:	ldp	x29, x30, [sp], #64
  41d13c:	ret
  41d140:	ldr	x22, [x21]
  41d144:	mov	x2, x23
  41d148:	mov	x1, x19
  41d14c:	ldr	x0, [x22]
  41d150:	bl	4038e0 <strncmp@plt>
  41d154:	cbnz	w0, 41d168 <ferror@plt+0x190f8>
  41d158:	mov	x1, x20
  41d15c:	mov	x0, x22
  41d160:	bl	41d0ec <ferror@plt+0x1907c>
  41d164:	cbnz	w0, 41d194 <ferror@plt+0x19124>
  41d168:	ldr	x21, [x21, #8]
  41d16c:	b	41d124 <ferror@plt+0x190b4>
  41d170:	ldr	x20, [x21, #16]
  41d174:	cbz	x20, 41d128 <ferror@plt+0x190b8>
  41d178:	ldr	x0, [x20]
  41d17c:	mov	x1, x19
  41d180:	ldr	x0, [x0]
  41d184:	bl	403ba0 <strcmp@plt>
  41d188:	cbz	w0, 41d194 <ferror@plt+0x19124>
  41d18c:	ldr	x20, [x20, #8]
  41d190:	b	41d174 <ferror@plt+0x19104>
  41d194:	mov	w0, #0x1                   	// #1
  41d198:	b	41d12c <ferror@plt+0x190bc>
  41d19c:	stp	x29, x30, [sp, #-112]!
  41d1a0:	mov	x29, sp
  41d1a4:	stp	x19, x20, [sp, #16]
  41d1a8:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  41d1ac:	mov	x19, x0
  41d1b0:	ldr	x0, [x20, #3648]
  41d1b4:	stp	x21, x22, [sp, #32]
  41d1b8:	str	x23, [sp, #48]
  41d1bc:	cbz	x0, 41d1c4 <ferror@plt+0x19154>
  41d1c0:	bl	416fd4 <ferror@plt+0x12f64>
  41d1c4:	adrp	x21, 437000 <ferror@plt+0x32f90>
  41d1c8:	add	x21, x21, #0x388
  41d1cc:	str	xzr, [x20, #3648]
  41d1d0:	ldrb	w1, [x19]
  41d1d4:	mov	x0, x21
  41d1d8:	bl	403d10 <strchr@plt>
  41d1dc:	cbnz	x0, 41d2fc <ferror@plt+0x1928c>
  41d1e0:	mov	x0, x19
  41d1e4:	mov	x2, #0x4                   	// #4
  41d1e8:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41d1ec:	add	x1, x1, #0x38f
  41d1f0:	bl	4038e0 <strncmp@plt>
  41d1f4:	mov	w21, w0
  41d1f8:	cbnz	w0, 41d314 <ferror@plt+0x192a4>
  41d1fc:	add	x0, x19, #0x4
  41d200:	bl	403580 <strlen@plt>
  41d204:	cmp	x0, #0x1f
  41d208:	b.ls	41d314 <ferror@plt+0x192a4>  // b.plast
  41d20c:	ldur	x0, [x19, #4]
  41d210:	add	x1, sp, #0x48
  41d214:	mov	w2, #0x10                  	// #16
  41d218:	str	x0, [sp, #80]
  41d21c:	add	x0, sp, #0x50
  41d220:	strb	wzr, [sp, #88]
  41d224:	bl	41a56c <ferror@plt+0x164fc>
  41d228:	str	w0, [sp, #96]
  41d22c:	ldr	x0, [sp, #72]
  41d230:	cbz	x0, 41d304 <ferror@plt+0x19294>
  41d234:	ldrb	w0, [x0]
  41d238:	cmp	w0, #0x0
  41d23c:	cset	w22, ne  // ne = any
  41d240:	ldur	x0, [x19, #12]
  41d244:	add	x1, sp, #0x48
  41d248:	mov	w2, #0x10                  	// #16
  41d24c:	str	x0, [sp, #80]
  41d250:	add	x0, sp, #0x50
  41d254:	bl	41a56c <ferror@plt+0x164fc>
  41d258:	str	w0, [sp, #100]
  41d25c:	ldr	x0, [sp, #72]
  41d260:	cbz	x0, 41d30c <ferror@plt+0x1929c>
  41d264:	ldrb	w0, [x0]
  41d268:	cmp	w0, #0x0
  41d26c:	cset	w23, ne  // ne = any
  41d270:	ldur	x0, [x19, #20]
  41d274:	add	x1, sp, #0x48
  41d278:	mov	w2, #0x10                  	// #16
  41d27c:	str	x0, [sp, #80]
  41d280:	add	x0, sp, #0x50
  41d284:	bl	41a56c <ferror@plt+0x164fc>
  41d288:	str	w0, [sp, #104]
  41d28c:	ldr	x0, [sp, #72]
  41d290:	cbz	x0, 41d2a0 <ferror@plt+0x19230>
  41d294:	ldrb	w0, [x0]
  41d298:	cmp	w0, #0x0
  41d29c:	cset	w21, ne  // ne = any
  41d2a0:	ldur	x0, [x19, #28]
  41d2a4:	add	x1, sp, #0x48
  41d2a8:	mov	w2, #0x10                  	// #16
  41d2ac:	str	x0, [sp, #80]
  41d2b0:	add	x0, sp, #0x50
  41d2b4:	bl	41a56c <ferror@plt+0x164fc>
  41d2b8:	str	w0, [sp, #108]
  41d2bc:	ldr	x0, [sp, #72]
  41d2c0:	cbz	x0, 41d2cc <ferror@plt+0x1925c>
  41d2c4:	ldrb	w0, [x0]
  41d2c8:	cbnz	w0, 41d314 <ferror@plt+0x192a4>
  41d2cc:	add	w22, w22, w23
  41d2d0:	cmn	w21, w22
  41d2d4:	b.ne	41d314 <ferror@plt+0x192a4>  // b.any
  41d2d8:	add	x0, sp, #0x60
  41d2dc:	mov	w1, #0x4                   	// #4
  41d2e0:	bl	4172f0 <ferror@plt+0x13280>
  41d2e4:	str	x0, [x20, #3648]
  41d2e8:	ldp	x19, x20, [sp, #16]
  41d2ec:	ldp	x21, x22, [sp, #32]
  41d2f0:	ldr	x23, [sp, #48]
  41d2f4:	ldp	x29, x30, [sp], #112
  41d2f8:	ret
  41d2fc:	add	x19, x19, #0x1
  41d300:	b	41d1d0 <ferror@plt+0x19160>
  41d304:	mov	w22, #0x0                   	// #0
  41d308:	b	41d240 <ferror@plt+0x191d0>
  41d30c:	mov	w23, #0x0                   	// #0
  41d310:	b	41d270 <ferror@plt+0x19200>
  41d314:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41d318:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41d31c:	mov	x3, x19
  41d320:	add	x2, x2, #0x394
  41d324:	add	x0, x0, #0x41f
  41d328:	mov	w1, #0x4                   	// #4
  41d32c:	bl	4122b4 <ferror@plt+0xe244>
  41d330:	b	41d330 <ferror@plt+0x192c0>
  41d334:	stp	x29, x30, [sp, #-32]!
  41d338:	rev	w1, w1
  41d33c:	mov	x2, #0x4                   	// #4
  41d340:	mov	x29, sp
  41d344:	str	w1, [sp, #28]
  41d348:	add	x1, sp, #0x1c
  41d34c:	bl	41c2bc <ferror@plt+0x1824c>
  41d350:	ldp	x29, x30, [sp], #32
  41d354:	ret
  41d358:	stp	x29, x30, [sp, #-48]!
  41d35c:	mov	x29, sp
  41d360:	stp	x19, x20, [sp, #16]
  41d364:	mov	w20, w0
  41d368:	str	x21, [sp, #32]
  41d36c:	mov	w21, w1
  41d370:	mov	w1, w21
  41d374:	mov	w0, w20
  41d378:	bl	403ee0 <dup2@plt>
  41d37c:	mov	w19, w0
  41d380:	tbz	w0, #31, 41d394 <ferror@plt+0x19324>
  41d384:	bl	403f60 <__errno_location@plt>
  41d388:	ldr	w0, [x0]
  41d38c:	cmp	w0, #0x4
  41d390:	b.eq	41d370 <ferror@plt+0x19300>  // b.none
  41d394:	mov	w0, w19
  41d398:	ldp	x19, x20, [sp, #16]
  41d39c:	ldr	x21, [sp, #32]
  41d3a0:	ldp	x29, x30, [sp], #48
  41d3a4:	ret
  41d3a8:	stp	x29, x30, [sp, #-160]!
  41d3ac:	mov	x29, sp
  41d3b0:	stp	x21, x22, [sp, #32]
  41d3b4:	mov	w21, w0
  41d3b8:	mov	x22, x5
  41d3bc:	str	w0, [sp, #88]
  41d3c0:	mov	w0, #0xffffffff            	// #-1
  41d3c4:	stp	x19, x20, [sp, #16]
  41d3c8:	stp	x23, x24, [sp, #48]
  41d3cc:	mov	w24, w3
  41d3d0:	mov	w23, w1
  41d3d4:	stp	x25, x26, [sp, #64]
  41d3d8:	mov	w25, w4
  41d3dc:	mov	w26, w2
  41d3e0:	str	w0, [sp, #104]
  41d3e4:	bl	40d64c <ferror@plt+0x95dc>
  41d3e8:	mov	w1, #0x0                   	// #0
  41d3ec:	mov	x19, x0
  41d3f0:	bl	40fac8 <ferror@plt+0xba58>
  41d3f4:	str	x0, [sp, #96]
  41d3f8:	mov	w0, w21
  41d3fc:	bl	4109fc <ferror@plt+0xc98c>
  41d400:	mov	x3, #0x0                   	// #0
  41d404:	add	x2, sp, #0x58
  41d408:	mov	x20, x0
  41d40c:	adrp	x1, 41d000 <ferror@plt+0x18f90>
  41d410:	add	x1, x1, #0x704
  41d414:	bl	40ddb4 <ferror@plt+0x9d44>
  41d418:	mov	x1, x19
  41d41c:	mov	x0, x20
  41d420:	bl	40d87c <ferror@plt+0x980c>
  41d424:	mov	x0, x20
  41d428:	bl	40e4bc <ferror@plt+0xa44c>
  41d42c:	str	w26, [sp, #120]
  41d430:	mov	x0, #0x0                   	// #0
  41d434:	bl	41c330 <ferror@plt+0x182c0>
  41d438:	str	x0, [sp, #128]
  41d43c:	mov	w0, w23
  41d440:	bl	428a28 <ferror@plt+0x249b8>
  41d444:	str	x0, [sp, #112]
  41d448:	mov	w1, #0x1                   	// #1
  41d44c:	bl	42dffc <ferror@plt+0x29f8c>
  41d450:	ldr	x0, [sp, #112]
  41d454:	mov	x2, #0x0                   	// #0
  41d458:	mov	x1, #0x0                   	// #0
  41d45c:	adrp	x23, 41d000 <ferror@plt+0x18f90>
  41d460:	add	x23, x23, #0x760
  41d464:	bl	42f0a0 <ferror@plt+0x2b030>
  41d468:	ldr	x0, [sp, #112]
  41d46c:	mov	w1, #0x0                   	// #0
  41d470:	bl	42efd0 <ferror@plt+0x2af60>
  41d474:	ldr	x0, [sp, #112]
  41d478:	mov	w1, #0x19                  	// #25
  41d47c:	bl	42db10 <ferror@plt+0x29aa0>
  41d480:	mov	x20, x0
  41d484:	mov	x3, #0x0                   	// #0
  41d488:	add	x2, sp, #0x58
  41d48c:	mov	x1, x23
  41d490:	bl	40ddb4 <ferror@plt+0x9d44>
  41d494:	mov	x1, x19
  41d498:	mov	x0, x20
  41d49c:	bl	40d87c <ferror@plt+0x980c>
  41d4a0:	mov	x0, x20
  41d4a4:	bl	40e4bc <ferror@plt+0xa44c>
  41d4a8:	str	w25, [sp, #144]
  41d4ac:	mov	x0, #0x0                   	// #0
  41d4b0:	bl	41c330 <ferror@plt+0x182c0>
  41d4b4:	str	x0, [sp, #152]
  41d4b8:	mov	w0, w24
  41d4bc:	bl	428a28 <ferror@plt+0x249b8>
  41d4c0:	str	x0, [sp, #136]
  41d4c4:	mov	w1, #0x1                   	// #1
  41d4c8:	bl	42dffc <ferror@plt+0x29f8c>
  41d4cc:	ldr	x0, [sp, #136]
  41d4d0:	mov	x2, #0x0                   	// #0
  41d4d4:	mov	x1, #0x0                   	// #0
  41d4d8:	bl	42f0a0 <ferror@plt+0x2b030>
  41d4dc:	ldr	x0, [sp, #136]
  41d4e0:	mov	w1, #0x0                   	// #0
  41d4e4:	bl	42efd0 <ferror@plt+0x2af60>
  41d4e8:	ldr	x0, [sp, #136]
  41d4ec:	mov	w1, #0x19                  	// #25
  41d4f0:	bl	42db10 <ferror@plt+0x29aa0>
  41d4f4:	mov	x20, x0
  41d4f8:	add	x2, sp, #0x58
  41d4fc:	mov	x1, x23
  41d500:	mov	x3, #0x0                   	// #0
  41d504:	bl	40ddb4 <ferror@plt+0x9d44>
  41d508:	mov	x1, x19
  41d50c:	mov	x0, x20
  41d510:	bl	40d87c <ferror@plt+0x980c>
  41d514:	mov	x0, x20
  41d518:	bl	40e4bc <ferror@plt+0xa44c>
  41d51c:	cbz	x22, 41d568 <ferror@plt+0x194f8>
  41d520:	mov	w0, #0x0                   	// #0
  41d524:	bl	4103c0 <ferror@plt+0xc350>
  41d528:	mov	x20, x0
  41d52c:	bl	40eae8 <ferror@plt+0xaa78>
  41d530:	add	x1, x0, x22
  41d534:	mov	x0, x20
  41d538:	bl	40df60 <ferror@plt+0x9ef0>
  41d53c:	add	x2, sp, #0x58
  41d540:	mov	x0, x20
  41d544:	mov	x3, #0x0                   	// #0
  41d548:	adrp	x1, 41d000 <ferror@plt+0x18f90>
  41d54c:	add	x1, x1, #0x628
  41d550:	bl	40ddb4 <ferror@plt+0x9d44>
  41d554:	mov	x1, x19
  41d558:	mov	x0, x20
  41d55c:	bl	40d87c <ferror@plt+0x980c>
  41d560:	mov	x0, x20
  41d564:	bl	40e4bc <ferror@plt+0xa44c>
  41d568:	ldr	x0, [sp, #96]
  41d56c:	bl	40fc5c <ferror@plt+0xbbec>
  41d570:	ldr	x0, [sp, #96]
  41d574:	bl	40fbac <ferror@plt+0xbb3c>
  41d578:	mov	x0, x19
  41d57c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41d580:	add	x19, x19, #0xe40
  41d584:	bl	40d4e0 <ferror@plt+0x9470>
  41d588:	ldr	w0, [sp, #104]
  41d58c:	mov	w1, #0x0                   	// #0
  41d590:	stp	w21, w0, [x19, #8]
  41d594:	ldr	x0, [sp, #128]
  41d598:	bl	41be08 <ferror@plt+0x17d98>
  41d59c:	str	x0, [x19, #16]
  41d5a0:	ldr	x0, [sp, #152]
  41d5a4:	mov	w1, #0x0                   	// #0
  41d5a8:	bl	41be08 <ferror@plt+0x17d98>
  41d5ac:	str	x0, [x19, #24]
  41d5b0:	dmb	ish
  41d5b4:	ldr	x0, [sp, #112]
  41d5b8:	add	x2, sp, #0x70
  41d5bc:	ldxr	x1, [x2]
  41d5c0:	cmp	x1, x0
  41d5c4:	b.ne	41d5d0 <ferror@plt+0x19560>  // b.any
  41d5c8:	stlxr	w3, xzr, [x2]
  41d5cc:	cbnz	w3, 41d5bc <ferror@plt+0x1954c>
  41d5d0:	dmb	ish
  41d5d4:	b.ne	41d5b0 <ferror@plt+0x19540>  // b.any
  41d5d8:	cbz	x0, 41d5e0 <ferror@plt+0x19570>
  41d5dc:	bl	42e478 <ferror@plt+0x2a408>
  41d5e0:	dmb	ish
  41d5e4:	ldr	x0, [sp, #136]
  41d5e8:	add	x2, sp, #0x88
  41d5ec:	ldxr	x1, [x2]
  41d5f0:	cmp	x1, x0
  41d5f4:	b.ne	41d600 <ferror@plt+0x19590>  // b.any
  41d5f8:	stlxr	w3, xzr, [x2]
  41d5fc:	cbnz	w3, 41d5ec <ferror@plt+0x1957c>
  41d600:	dmb	ish
  41d604:	b.ne	41d5e0 <ferror@plt+0x19570>  // b.any
  41d608:	cbz	x0, 41d610 <ferror@plt+0x195a0>
  41d60c:	bl	42e478 <ferror@plt+0x2a408>
  41d610:	ldp	x19, x20, [sp, #16]
  41d614:	ldp	x21, x22, [sp, #32]
  41d618:	ldp	x23, x24, [sp, #48]
  41d61c:	ldp	x25, x26, [sp, #64]
  41d620:	ldp	x29, x30, [sp], #160
  41d624:	ret
  41d628:	stp	x29, x30, [sp, #-16]!
  41d62c:	mov	w1, #0xe                   	// #14
  41d630:	mov	x29, sp
  41d634:	ldr	w0, [x0]
  41d638:	bl	403730 <kill@plt>
  41d63c:	mov	w0, #0x0                   	// #0
  41d640:	ldp	x29, x30, [sp], #16
  41d644:	ret
  41d648:	stp	x29, x30, [sp, #-32]!
  41d64c:	mov	x29, sp
  41d650:	str	x19, [sp, #16]
  41d654:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41d658:	add	x19, x19, #0xe40
  41d65c:	add	x1, x19, #0x20
  41d660:	stp	wzr, wzr, [x19, #8]
  41d664:	dmb	ish
  41d668:	ldr	x0, [x19, #32]
  41d66c:	ldxr	x2, [x1]
  41d670:	cmp	x2, x0
  41d674:	b.ne	41d680 <ferror@plt+0x19610>  // b.any
  41d678:	stlxr	w3, xzr, [x1]
  41d67c:	cbnz	w3, 41d66c <ferror@plt+0x195fc>
  41d680:	dmb	ish
  41d684:	b.ne	41d664 <ferror@plt+0x195f4>  // b.any
  41d688:	cbz	x0, 41d690 <ferror@plt+0x19620>
  41d68c:	bl	4110d0 <ferror@plt+0xd060>
  41d690:	add	x1, x19, #0x10
  41d694:	dmb	ish
  41d698:	ldr	x0, [x19, #16]
  41d69c:	ldxr	x2, [x1]
  41d6a0:	cmp	x2, x0
  41d6a4:	b.ne	41d6b0 <ferror@plt+0x19640>  // b.any
  41d6a8:	stlxr	w3, xzr, [x1]
  41d6ac:	cbnz	w3, 41d69c <ferror@plt+0x1962c>
  41d6b0:	dmb	ish
  41d6b4:	b.ne	41d694 <ferror@plt+0x19624>  // b.any
  41d6b8:	cbz	x0, 41d6c0 <ferror@plt+0x19650>
  41d6bc:	bl	4110d0 <ferror@plt+0xd060>
  41d6c0:	add	x1, x19, #0x18
  41d6c4:	dmb	ish
  41d6c8:	ldr	x0, [x19, #24]
  41d6cc:	ldxr	x2, [x1]
  41d6d0:	cmp	x2, x0
  41d6d4:	b.ne	41d6e0 <ferror@plt+0x19670>  // b.any
  41d6d8:	stlxr	w3, xzr, [x1]
  41d6dc:	cbnz	w3, 41d6cc <ferror@plt+0x1965c>
  41d6e0:	dmb	ish
  41d6e4:	b.ne	41d6c4 <ferror@plt+0x19654>  // b.any
  41d6e8:	cbz	x0, 41d6f8 <ferror@plt+0x19688>
  41d6ec:	ldr	x19, [sp, #16]
  41d6f0:	ldp	x29, x30, [sp], #32
  41d6f4:	b	4110d0 <ferror@plt+0xd060>
  41d6f8:	ldr	x19, [sp, #16]
  41d6fc:	ldp	x29, x30, [sp], #32
  41d700:	ret
  41d704:	ands	w3, w1, #0x7f
  41d708:	b.ne	41d720 <ferror@plt+0x196b0>  // b.any
  41d70c:	ubfx	x1, x1, #8, #8
  41d710:	str	w1, [x2, #16]
  41d714:	ldr	x0, [x2, #24]
  41d718:	cbz	x0, 41d750 <ferror@plt+0x196e0>
  41d71c:	ret
  41d720:	add	w0, w3, #0x1
  41d724:	sbfx	x0, x0, #1, #7
  41d728:	cmp	w0, #0x0
  41d72c:	b.le	41d744 <ferror@plt+0x196d4>
  41d730:	ubfiz	w1, w1, #12, #7
  41d734:	cmp	w3, #0xe
  41d738:	mov	w0, #0x400                 	// #1024
  41d73c:	csel	w1, w0, w1, eq  // eq = none
  41d740:	b	41d710 <ferror@plt+0x196a0>
  41d744:	mov	w0, #0x200                 	// #512
  41d748:	str	w0, [x2, #16]
  41d74c:	b	41d714 <ferror@plt+0x196a4>
  41d750:	ldr	x0, [x2, #48]
  41d754:	cbnz	x0, 41d71c <ferror@plt+0x196ac>
  41d758:	ldr	x0, [x2, #8]
  41d75c:	b	40fdc8 <ferror@plt+0xbd58>
  41d760:	mov	x12, #0x1030                	// #4144
  41d764:	sub	sp, sp, x12
  41d768:	add	x3, sp, #0x28
  41d76c:	add	x1, sp, #0x30
  41d770:	mov	x4, #0x0                   	// #0
  41d774:	stp	x29, x30, [sp]
  41d778:	mov	x29, sp
  41d77c:	stp	x19, x20, [sp, #16]
  41d780:	mov	x20, x0
  41d784:	mov	x19, x2
  41d788:	mov	x2, #0x1000                	// #4096
  41d78c:	bl	42f83c <ferror@plt+0x2b7cc>
  41d790:	tst	w0, #0xfffffffd
  41d794:	b.ne	41d82c <ferror@plt+0x197bc>  // b.any
  41d798:	ldr	x0, [x19, #24]
  41d79c:	cmp	x0, x20
  41d7a0:	b.ne	41d800 <ferror@plt+0x19790>  // b.any
  41d7a4:	add	x1, x19, #0x18
  41d7a8:	dmb	ish
  41d7ac:	ldr	x0, [x19, #24]
  41d7b0:	ldxr	x2, [x1]
  41d7b4:	cmp	x2, x0
  41d7b8:	b.ne	41d7c4 <ferror@plt+0x19754>  // b.any
  41d7bc:	stlxr	w3, xzr, [x1]
  41d7c0:	cbnz	w3, 41d7b0 <ferror@plt+0x19740>
  41d7c4:	dmb	ish
  41d7c8:	b.ne	41d7a8 <ferror@plt+0x19738>  // b.any
  41d7cc:	cbz	x0, 41d7d4 <ferror@plt+0x19764>
  41d7d0:	bl	42e478 <ferror@plt+0x2a408>
  41d7d4:	ldr	w0, [x19, #16]
  41d7d8:	cmn	w0, #0x1
  41d7dc:	b.eq	41d7f8 <ferror@plt+0x19788>  // b.none
  41d7e0:	ldr	x0, [x19, #24]
  41d7e4:	cbnz	x0, 41d7f8 <ferror@plt+0x19788>
  41d7e8:	ldr	x0, [x19, #48]
  41d7ec:	cbnz	x0, 41d7f8 <ferror@plt+0x19788>
  41d7f0:	ldr	x0, [x19, #8]
  41d7f4:	bl	40fdc8 <ferror@plt+0xbd58>
  41d7f8:	mov	w0, #0x0                   	// #0
  41d7fc:	b	41d838 <ferror@plt+0x197c8>
  41d800:	add	x1, x19, #0x30
  41d804:	dmb	ish
  41d808:	ldr	x0, [x19, #48]
  41d80c:	ldxr	x2, [x1]
  41d810:	cmp	x2, x0
  41d814:	b.ne	41d820 <ferror@plt+0x197b0>  // b.any
  41d818:	stlxr	w3, xzr, [x1]
  41d81c:	cbnz	w3, 41d80c <ferror@plt+0x1979c>
  41d820:	dmb	ish
  41d824:	b.eq	41d7cc <ferror@plt+0x1975c>  // b.none
  41d828:	b	41d804 <ferror@plt+0x19794>
  41d82c:	cmp	w0, #0x3
  41d830:	b.ne	41d84c <ferror@plt+0x197dc>  // b.any
  41d834:	mov	w0, #0x1                   	// #1
  41d838:	mov	x12, #0x1030                	// #4144
  41d83c:	ldp	x29, x30, [sp]
  41d840:	ldp	x19, x20, [sp, #16]
  41d844:	add	sp, sp, x12
  41d848:	ret
  41d84c:	ldr	x0, [x19, #24]
  41d850:	add	x1, sp, #0x30
  41d854:	ldr	x2, [sp, #40]
  41d858:	cmp	x0, x20
  41d85c:	b.ne	41d884 <ferror@plt+0x19814>  // b.any
  41d860:	ldr	x0, [x19, #40]
  41d864:	bl	41c2bc <ferror@plt+0x1824c>
  41d868:	ldr	w0, [x19, #32]
  41d86c:	cbz	w0, 41d834 <ferror@plt+0x197c4>
  41d870:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41d874:	ldr	x20, [x0, #2384]
  41d878:	cbz	x20, 41d834 <ferror@plt+0x197c4>
  41d87c:	mov	x19, #0x0                   	// #0
  41d880:	b	41d8a4 <ferror@plt+0x19834>
  41d884:	ldr	x0, [x19, #64]
  41d888:	bl	41c2bc <ferror@plt+0x1824c>
  41d88c:	ldr	w0, [x19, #56]
  41d890:	cbz	w0, 41d834 <ferror@plt+0x197c4>
  41d894:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41d898:	ldr	x20, [x0, #2376]
  41d89c:	b	41d878 <ferror@plt+0x19808>
  41d8a0:	add	x19, x19, x0
  41d8a4:	ldr	x2, [sp, #40]
  41d8a8:	cmp	x2, x19
  41d8ac:	b.ls	41d834 <ferror@plt+0x197c4>  // b.plast
  41d8b0:	add	x0, sp, #0x30
  41d8b4:	mov	x3, x20
  41d8b8:	sub	x2, x2, x19
  41d8bc:	add	x0, x0, x19
  41d8c0:	mov	x1, #0x1                   	// #1
  41d8c4:	bl	403d50 <fwrite@plt>
  41d8c8:	cbnz	x0, 41d8a0 <ferror@plt+0x19830>
  41d8cc:	bl	403f60 <__errno_location@plt>
  41d8d0:	ldr	w0, [x0]
  41d8d4:	bl	41a5ec <ferror@plt+0x1657c>
  41d8d8:	mov	x3, x0
  41d8dc:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41d8e0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41d8e4:	add	x2, x2, #0x3b7
  41d8e8:	add	x0, x0, #0x41f
  41d8ec:	mov	w1, #0x4                   	// #4
  41d8f0:	bl	4122b4 <ferror@plt+0xe244>
  41d8f4:	b	41d8f4 <ferror@plt+0x19884>
  41d8f8:	cmp	w0, #0xb
  41d8fc:	b.hi	41d914 <ferror@plt+0x198a4>  // b.pmore
  41d900:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41d904:	add	x1, x1, #0xd8
  41d908:	add	x1, x1, #0x10
  41d90c:	ldr	x0, [x1, w0, uxtw #3]
  41d910:	ret
  41d914:	adrp	x0, 432000 <ferror@plt+0x2df90>
  41d918:	add	x0, x0, #0x527
  41d91c:	b	41d910 <ferror@plt+0x198a0>
  41d920:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41d924:	ldr	x0, [x0, #3648]
  41d928:	b	417430 <ferror@plt+0x133c0>
  41d92c:	mov	w2, w1
  41d930:	mov	w1, w0
  41d934:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41d938:	ldr	x0, [x0, #3648]
  41d93c:	b	4175e4 <ferror@plt+0x13574>
  41d940:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41d944:	ldr	x0, [x0, #3648]
  41d948:	b	417554 <ferror@plt+0x134e4>
  41d94c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41d950:	ldr	x0, [x0, #3648]
  41d954:	b	4175b0 <ferror@plt+0x13540>
  41d958:	stp	x29, x30, [sp, #-32]!
  41d95c:	mov	x29, sp
  41d960:	str	x19, [sp, #16]
  41d964:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41d968:	add	x19, x19, #0xe40
  41d96c:	ldr	x0, [x19, #40]
  41d970:	cbnz	x0, 41d97c <ferror@plt+0x1990c>
  41d974:	bl	421164 <ferror@plt+0x1d0f4>
  41d978:	str	x0, [x19, #40]
  41d97c:	str	xzr, [x19, #48]
  41d980:	ldr	x0, [x19, #40]
  41d984:	ldr	x19, [sp, #16]
  41d988:	ldp	x29, x30, [sp], #32
  41d98c:	b	4211c4 <ferror@plt+0x1d154>
  41d990:	stp	x29, x30, [sp, #-32]!
  41d994:	mov	x29, sp
  41d998:	str	x19, [sp, #16]
  41d99c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41d9a0:	add	x19, x19, #0xe40
  41d9a4:	ldr	x0, [x19, #40]
  41d9a8:	cbz	x0, 41d9c4 <ferror@plt+0x19954>
  41d9ac:	mov	x1, #0x0                   	// #0
  41d9b0:	bl	421350 <ferror@plt+0x1d2e0>
  41d9b4:	str	d0, [x19, #48]
  41d9b8:	ldr	x19, [sp, #16]
  41d9bc:	ldp	x29, x30, [sp], #32
  41d9c0:	ret
  41d9c4:	movi	d0, #0x0
  41d9c8:	b	41d9b4 <ferror@plt+0x19944>
  41d9cc:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41d9d0:	ldr	d0, [x0, #3696]
  41d9d4:	ret
  41d9d8:	stp	x29, x30, [sp, #-32]!
  41d9dc:	mov	x29, sp
  41d9e0:	stp	x19, x20, [sp, #16]
  41d9e4:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41d9e8:	add	x19, x19, #0xe40
  41d9ec:	mov	x20, x0
  41d9f0:	ldr	x0, [x19, #56]
  41d9f4:	bl	4110d0 <ferror@plt+0xd060>
  41d9f8:	mov	x0, x20
  41d9fc:	bl	41a07c <ferror@plt+0x1600c>
  41da00:	str	x0, [x19, #56]
  41da04:	ldp	x19, x20, [sp, #16]
  41da08:	ldp	x29, x30, [sp], #32
  41da0c:	ret
  41da10:	stp	x29, x30, [sp, #-80]!
  41da14:	mov	x29, sp
  41da18:	stp	x19, x20, [sp, #16]
  41da1c:	stp	x21, x22, [sp, #32]
  41da20:	stp	x23, x24, [sp, #48]
  41da24:	str	x25, [sp, #64]
  41da28:	cbz	x0, 41da80 <ferror@plt+0x19a10>
  41da2c:	mov	x20, x0
  41da30:	mov	x24, x1
  41da34:	mov	x25, x2
  41da38:	mov	x23, x3
  41da3c:	mov	x21, x4
  41da40:	mov	x22, x5
  41da44:	mov	w1, #0x2f                  	// #47
  41da48:	bl	403d10 <strchr@plt>
  41da4c:	mov	x19, x0
  41da50:	cbnz	x0, 41dac0 <ferror@plt+0x19a50>
  41da54:	ldrb	w0, [x20]
  41da58:	cbnz	w0, 41dacc <ferror@plt+0x19a5c>
  41da5c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41da60:	add	x2, x2, #0x3fa
  41da64:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41da68:	add	x1, x1, #0xd8
  41da6c:	add	x1, x1, #0x70
  41da70:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41da74:	add	x0, x0, #0x41f
  41da78:	bl	412328 <ferror@plt+0xe2b8>
  41da7c:	b	41daa4 <ferror@plt+0x19a34>
  41da80:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41da84:	add	x2, x2, #0x3c8
  41da88:	mov	x19, #0x0                   	// #0
  41da8c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41da90:	add	x1, x1, #0xd8
  41da94:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41da98:	add	x1, x1, #0x70
  41da9c:	add	x0, x0, #0x41f
  41daa0:	bl	412328 <ferror@plt+0xe2b8>
  41daa4:	mov	x0, x19
  41daa8:	ldp	x19, x20, [sp, #16]
  41daac:	ldp	x21, x22, [sp, #32]
  41dab0:	ldp	x23, x24, [sp, #48]
  41dab4:	ldr	x25, [sp, #64]
  41dab8:	ldp	x29, x30, [sp], #80
  41dabc:	ret
  41dac0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dac4:	add	x2, x2, #0x3da
  41dac8:	b	41da88 <ferror@plt+0x19a18>
  41dacc:	cbnz	x21, 41dadc <ferror@plt+0x19a6c>
  41dad0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dad4:	add	x2, x2, #0x40c
  41dad8:	b	41da64 <ferror@plt+0x199f4>
  41dadc:	mov	x0, #0x30                  	// #48
  41dae0:	bl	41930c <ferror@plt+0x1529c>
  41dae4:	mov	x19, x0
  41dae8:	mov	x0, x20
  41daec:	bl	41a07c <ferror@plt+0x1600c>
  41daf0:	str	x0, [x19]
  41daf4:	str	w24, [x19, #8]
  41daf8:	stp	x23, x21, [x19, #16]
  41dafc:	stp	x22, x25, [x19, #32]
  41db00:	b	41daa4 <ferror@plt+0x19a34>
  41db04:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41db08:	mov	w1, #0x2                   	// #2
  41db0c:	str	w1, [x0, #2016]
  41db10:	ret
  41db14:	stp	x29, x30, [sp, #-32]!
  41db18:	mov	w1, #0x3                   	// #3
  41db1c:	mov	x29, sp
  41db20:	stp	x19, x20, [sp, #16]
  41db24:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41db28:	add	x19, x19, #0xe40
  41db2c:	mov	x20, x0
  41db30:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41db34:	str	w1, [x0, #2016]
  41db38:	ldr	x0, [x19, #64]
  41db3c:	bl	4110d0 <ferror@plt+0xd060>
  41db40:	mov	x0, x20
  41db44:	bl	41a07c <ferror@plt+0x1600c>
  41db48:	str	x0, [x19, #64]
  41db4c:	ldp	x19, x20, [sp, #16]
  41db50:	ldp	x29, x30, [sp], #32
  41db54:	ret
  41db58:	stp	x29, x30, [sp, #-32]!
  41db5c:	mov	w1, #0x1                   	// #1
  41db60:	mov	x29, sp
  41db64:	stp	x19, x20, [sp, #16]
  41db68:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41db6c:	add	x19, x19, #0xe40
  41db70:	mov	x20, x0
  41db74:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41db78:	str	w1, [x0, #2016]
  41db7c:	ldr	x0, [x19, #64]
  41db80:	bl	4110d0 <ferror@plt+0xd060>
  41db84:	mov	x0, x20
  41db88:	bl	41a07c <ferror@plt+0x1600c>
  41db8c:	str	x0, [x19, #64]
  41db90:	ldp	x19, x20, [sp, #16]
  41db94:	ldp	x29, x30, [sp], #32
  41db98:	ret
  41db9c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41dba0:	ldr	w0, [x0, #2016]
  41dba4:	cmp	w0, #0x0
  41dba8:	cset	w0, ne  // ne = any
  41dbac:	ret
  41dbb0:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41dbb4:	ldr	w0, [x0, #2020]
  41dbb8:	cbnz	w0, 41dbe0 <ferror@plt+0x19b70>
  41dbbc:	stp	x29, x30, [sp, #-16]!
  41dbc0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dbc4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41dbc8:	mov	x29, sp
  41dbcc:	add	x2, x2, #0x41e
  41dbd0:	add	x0, x0, #0x41f
  41dbd4:	mov	w1, #0x4                   	// #4
  41dbd8:	bl	4122b4 <ferror@plt+0xe244>
  41dbdc:	b	41dbdc <ferror@plt+0x19b6c>
  41dbe0:	ret
  41dbe4:	stp	x29, x30, [sp, #-32]!
  41dbe8:	mov	x29, sp
  41dbec:	stp	x19, x20, [sp, #16]
  41dbf0:	cbz	x0, 41dc34 <ferror@plt+0x19bc4>
  41dbf4:	mov	x20, x0
  41dbf8:	mov	w1, #0x2f                  	// #47
  41dbfc:	bl	403d10 <strchr@plt>
  41dc00:	mov	x19, x0
  41dc04:	cbnz	x0, 41dc68 <ferror@plt+0x19bf8>
  41dc08:	ldrb	w0, [x20]
  41dc0c:	cbnz	w0, 41dc74 <ferror@plt+0x19c04>
  41dc10:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41dc14:	add	x1, x1, #0xd8
  41dc18:	add	x1, x1, #0x83
  41dc1c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dc20:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41dc24:	add	x2, x2, #0x48c
  41dc28:	add	x0, x0, #0x41f
  41dc2c:	bl	412328 <ferror@plt+0xe2b8>
  41dc30:	b	41dc58 <ferror@plt+0x19be8>
  41dc34:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dc38:	add	x2, x2, #0x458
  41dc3c:	mov	x19, #0x0                   	// #0
  41dc40:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41dc44:	add	x1, x1, #0xd8
  41dc48:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41dc4c:	add	x1, x1, #0x83
  41dc50:	add	x0, x0, #0x41f
  41dc54:	bl	412328 <ferror@plt+0xe2b8>
  41dc58:	mov	x0, x19
  41dc5c:	ldp	x19, x20, [sp, #16]
  41dc60:	ldp	x29, x30, [sp], #32
  41dc64:	ret
  41dc68:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dc6c:	add	x2, x2, #0x46b
  41dc70:	b	41dc3c <ferror@plt+0x19bcc>
  41dc74:	mov	x0, #0x18                  	// #24
  41dc78:	bl	41930c <ferror@plt+0x1529c>
  41dc7c:	mov	x19, x0
  41dc80:	mov	x0, x20
  41dc84:	bl	41a07c <ferror@plt+0x1600c>
  41dc88:	str	x0, [x19]
  41dc8c:	b	41dc58 <ferror@plt+0x19be8>
  41dc90:	stp	x29, x30, [sp, #-32]!
  41dc94:	mov	x29, sp
  41dc98:	stp	x19, x20, [sp, #16]
  41dc9c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41dca0:	add	x19, x19, #0xe40
  41dca4:	ldr	x0, [x19, #72]
  41dca8:	cbnz	x0, 41dcd8 <ferror@plt+0x19c68>
  41dcac:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41dcb0:	add	x0, x0, #0x49f
  41dcb4:	bl	41dbe4 <ferror@plt+0x19b74>
  41dcb8:	str	x0, [x19, #72]
  41dcbc:	ldr	x0, [x0]
  41dcc0:	bl	4110d0 <ferror@plt+0xd060>
  41dcc4:	ldr	x20, [x19, #72]
  41dcc8:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  41dccc:	add	x0, x0, #0x72e
  41dcd0:	bl	41a07c <ferror@plt+0x1600c>
  41dcd4:	str	x0, [x20]
  41dcd8:	ldr	x0, [x19, #72]
  41dcdc:	ldp	x19, x20, [sp, #16]
  41dce0:	ldp	x29, x30, [sp], #32
  41dce4:	ret
  41dce8:	stp	x29, x30, [sp, #-32]!
  41dcec:	mov	x29, sp
  41dcf0:	str	x19, [sp, #16]
  41dcf4:	mov	x19, x0
  41dcf8:	cbz	x0, 41dd0c <ferror@plt+0x19c9c>
  41dcfc:	cbnz	x1, 41dd34 <ferror@plt+0x19cc4>
  41dd00:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dd04:	add	x2, x2, #0x4a4
  41dd08:	b	41dd14 <ferror@plt+0x19ca4>
  41dd0c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dd10:	add	x2, x2, #0x4bc
  41dd14:	ldr	x19, [sp, #16]
  41dd18:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41dd1c:	ldp	x29, x30, [sp], #32
  41dd20:	add	x1, x1, #0xd8
  41dd24:	add	x1, x1, #0x97
  41dd28:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41dd2c:	add	x0, x0, #0x41f
  41dd30:	b	412328 <ferror@plt+0xe2b8>
  41dd34:	ldr	x0, [x19, #16]
  41dd38:	bl	419960 <ferror@plt+0x158f0>
  41dd3c:	str	x0, [x19, #16]
  41dd40:	ldr	x19, [sp, #16]
  41dd44:	ldp	x29, x30, [sp], #32
  41dd48:	ret
  41dd4c:	stp	x29, x30, [sp, #-32]!
  41dd50:	mov	x29, sp
  41dd54:	str	x19, [sp, #16]
  41dd58:	mov	x19, x0
  41dd5c:	cbz	x0, 41dd70 <ferror@plt+0x19d00>
  41dd60:	cbnz	x1, 41dd98 <ferror@plt+0x19d28>
  41dd64:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dd68:	add	x2, x2, #0x4b6
  41dd6c:	b	41dd78 <ferror@plt+0x19d08>
  41dd70:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dd74:	add	x2, x2, #0x4bc
  41dd78:	ldr	x19, [sp, #16]
  41dd7c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41dd80:	ldp	x29, x30, [sp], #32
  41dd84:	add	x1, x1, #0xd8
  41dd88:	add	x1, x1, #0xa8
  41dd8c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41dd90:	add	x0, x0, #0x41f
  41dd94:	b	412328 <ferror@plt+0xe2b8>
  41dd98:	ldr	x0, [x19, #8]
  41dd9c:	bl	419960 <ferror@plt+0x158f0>
  41dda0:	str	x0, [x19, #8]
  41dda4:	ldr	x19, [sp, #16]
  41dda8:	ldp	x29, x30, [sp], #32
  41ddac:	ret
  41ddb0:	stp	x29, x30, [sp, #-112]!
  41ddb4:	mov	x29, sp
  41ddb8:	stp	x19, x20, [sp, #16]
  41ddbc:	stp	x21, x22, [sp, #32]
  41ddc0:	stp	x23, x24, [sp, #48]
  41ddc4:	stp	x25, x26, [sp, #64]
  41ddc8:	stp	x27, x28, [sp, #80]
  41ddcc:	str	x1, [sp, #104]
  41ddd0:	cbz	x0, 41ddfc <ferror@plt+0x19d8c>
  41ddd4:	mov	x20, x0
  41ddd8:	mov	x25, x2
  41dddc:	mov	x26, x3
  41dde0:	mov	x23, x4
  41dde4:	mov	x27, x5
  41dde8:	bl	40a254 <ferror@plt+0x61e4>
  41ddec:	cbnz	w0, 41de34 <ferror@plt+0x19dc4>
  41ddf0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41ddf4:	add	x2, x2, #0x4db
  41ddf8:	b	41de04 <ferror@plt+0x19d94>
  41ddfc:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41de00:	add	x2, x2, #0x4ca
  41de04:	ldp	x19, x20, [sp, #16]
  41de08:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41de0c:	ldp	x21, x22, [sp, #32]
  41de10:	add	x1, x1, #0xd8
  41de14:	ldp	x23, x24, [sp, #48]
  41de18:	add	x1, x1, #0xbf
  41de1c:	ldp	x25, x26, [sp, #64]
  41de20:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41de24:	ldp	x27, x28, [sp, #80]
  41de28:	add	x0, x0, #0x41f
  41de2c:	ldp	x29, x30, [sp], #112
  41de30:	b	412328 <ferror@plt+0xe2b8>
  41de34:	cbnz	x23, 41de44 <ferror@plt+0x19dd4>
  41de38:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41de3c:	add	x2, x2, #0x4f9
  41de40:	b	41de04 <ferror@plt+0x19d94>
  41de44:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41de48:	adrp	x2, 41d000 <ferror@plt+0x18f90>
  41de4c:	mov	x1, x20
  41de50:	add	x2, x2, #0xcc
  41de54:	ldr	x0, [x0, #3728]
  41de58:	bl	419c70 <ferror@plt+0x15c00>
  41de5c:	cbnz	x0, 41df54 <ferror@plt+0x19ee4>
  41de60:	bl	41dc90 <ferror@plt+0x19c20>
  41de64:	adrp	x28, 41d000 <ferror@plt+0x18f90>
  41de68:	mov	x19, x0
  41de6c:	mov	w2, #0xffffffff            	// #-1
  41de70:	mov	x0, x20
  41de74:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  41de78:	add	x28, x28, #0xc4
  41de7c:	add	x1, x1, #0x773
  41de80:	bl	41b2fc <ferror@plt+0x1728c>
  41de84:	mov	x21, x0
  41de88:	mov	w24, #0x0                   	// #0
  41de8c:	ldr	x22, [x21, w24, uxtw #3]
  41de90:	cbnz	x22, 41deb4 <ferror@plt+0x19e44>
  41de94:	mov	x0, x21
  41de98:	ldp	x19, x20, [sp, #16]
  41de9c:	ldp	x21, x22, [sp, #32]
  41dea0:	ldp	x23, x24, [sp, #48]
  41dea4:	ldp	x25, x26, [sp, #64]
  41dea8:	ldp	x27, x28, [sp, #80]
  41deac:	ldp	x29, x30, [sp], #112
  41deb0:	b	41b60c <ferror@plt+0x1759c>
  41deb4:	add	w24, w24, #0x1
  41deb8:	ldrb	w0, [x22]
  41debc:	ldr	x1, [x21, w24, uxtw #3]
  41dec0:	cbnz	x1, 41dee8 <ferror@plt+0x19e78>
  41dec4:	cbnz	w0, 41df28 <ferror@plt+0x19eb8>
  41dec8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41decc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ded0:	mov	x3, x20
  41ded4:	add	x2, x2, #0x513
  41ded8:	add	x0, x0, #0x41f
  41dedc:	mov	w1, #0x4                   	// #4
  41dee0:	bl	4122b4 <ferror@plt+0xe244>
  41dee4:	b	41dee4 <ferror@plt+0x19e74>
  41dee8:	cbz	w0, 41de8c <ferror@plt+0x19e1c>
  41deec:	ldr	x0, [x19, #8]
  41def0:	mov	x2, x28
  41def4:	mov	x1, x22
  41def8:	bl	419c70 <ferror@plt+0x15c00>
  41defc:	cbz	x0, 41df08 <ferror@plt+0x19e98>
  41df00:	ldr	x19, [x0]
  41df04:	b	41de8c <ferror@plt+0x19e1c>
  41df08:	mov	x0, x22
  41df0c:	bl	41dbe4 <ferror@plt+0x19b74>
  41df10:	mov	x22, x0
  41df14:	mov	x1, x0
  41df18:	mov	x0, x19
  41df1c:	mov	x19, x22
  41df20:	bl	41dd4c <ferror@plt+0x19cdc>
  41df24:	b	41de8c <ferror@plt+0x19e1c>
  41df28:	ldr	x1, [sp, #104]
  41df2c:	mov	x5, x27
  41df30:	mov	x4, x23
  41df34:	mov	x3, x26
  41df38:	mov	x2, x25
  41df3c:	mov	x0, x22
  41df40:	bl	41da10 <ferror@plt+0x199a0>
  41df44:	mov	x1, x0
  41df48:	mov	x0, x19
  41df4c:	bl	41dce8 <ferror@plt+0x19c78>
  41df50:	b	41de8c <ferror@plt+0x19e1c>
  41df54:	ldp	x19, x20, [sp, #16]
  41df58:	ldp	x21, x22, [sp, #32]
  41df5c:	ldp	x23, x24, [sp, #48]
  41df60:	ldp	x25, x26, [sp, #64]
  41df64:	ldp	x27, x28, [sp, #80]
  41df68:	ldp	x29, x30, [sp], #112
  41df6c:	ret
  41df70:	mov	x4, x1
  41df74:	cbz	x0, 41df94 <ferror@plt+0x19f24>
  41df78:	ldrb	w1, [x0]
  41df7c:	cmp	w1, #0x2f
  41df80:	b.ne	41dfb4 <ferror@plt+0x19f44>  // b.any
  41df84:	cbnz	x4, 41dfc0 <ferror@plt+0x19f50>
  41df88:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41df8c:	add	x2, x2, #0x501
  41df90:	b	41df9c <ferror@plt+0x19f2c>
  41df94:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41df98:	add	x2, x2, #0x4ca
  41df9c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41dfa0:	add	x1, x1, #0xd8
  41dfa4:	add	x1, x1, #0xd1
  41dfa8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41dfac:	add	x0, x0, #0x41f
  41dfb0:	b	412328 <ferror@plt+0xe2b8>
  41dfb4:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dfb8:	add	x2, x2, #0x52e
  41dfbc:	b	41df9c <ferror@plt+0x19f2c>
  41dfc0:	mov	x5, #0x0                   	// #0
  41dfc4:	mov	x3, #0x0                   	// #0
  41dfc8:	mov	x2, #0x0                   	// #0
  41dfcc:	mov	x1, #0x0                   	// #0
  41dfd0:	b	41ddb0 <ferror@plt+0x19d40>
  41dfd4:	mov	x4, x2
  41dfd8:	cbz	x0, 41dff8 <ferror@plt+0x19f88>
  41dfdc:	ldrb	w2, [x0]
  41dfe0:	cmp	w2, #0x2f
  41dfe4:	b.ne	41e018 <ferror@plt+0x19fa8>  // b.any
  41dfe8:	cbnz	x4, 41e024 <ferror@plt+0x19fb4>
  41dfec:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dff0:	add	x2, x2, #0x501
  41dff4:	b	41e000 <ferror@plt+0x19f90>
  41dff8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41dffc:	add	x2, x2, #0x4ca
  41e000:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41e004:	add	x1, x1, #0xd8
  41e008:	add	x1, x1, #0xe1
  41e00c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e010:	add	x0, x0, #0x41f
  41e014:	b	412328 <ferror@plt+0xe2b8>
  41e018:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e01c:	add	x2, x2, #0x52e
  41e020:	b	41e000 <ferror@plt+0x19f90>
  41e024:	mov	x2, x1
  41e028:	mov	x5, #0x0                   	// #0
  41e02c:	mov	x3, #0x0                   	// #0
  41e030:	mov	x1, #0x0                   	// #0
  41e034:	b	41ddb0 <ferror@plt+0x19d40>
  41e038:	mov	x4, x2
  41e03c:	mov	x5, x3
  41e040:	cbz	x0, 41e060 <ferror@plt+0x19ff0>
  41e044:	ldrb	w2, [x0]
  41e048:	cmp	w2, #0x2f
  41e04c:	b.ne	41e080 <ferror@plt+0x1a010>  // b.any
  41e050:	cbnz	x4, 41e08c <ferror@plt+0x1a01c>
  41e054:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e058:	add	x2, x2, #0x501
  41e05c:	b	41e068 <ferror@plt+0x19ff8>
  41e060:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e064:	add	x2, x2, #0x4ca
  41e068:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41e06c:	add	x1, x1, #0xd8
  41e070:	add	x1, x1, #0xf6
  41e074:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e078:	add	x0, x0, #0x41f
  41e07c:	b	412328 <ferror@plt+0xe2b8>
  41e080:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e084:	add	x2, x2, #0x52e
  41e088:	b	41e068 <ferror@plt+0x19ff8>
  41e08c:	mov	x2, x1
  41e090:	mov	x3, #0x0                   	// #0
  41e094:	mov	x1, #0x0                   	// #0
  41e098:	b	41ddb0 <ferror@plt+0x19d40>
  41e09c:	cbz	x0, 41e0e0 <ferror@plt+0x1a070>
  41e0a0:	stp	x29, x30, [sp, #-32]!
  41e0a4:	mov	x29, sp
  41e0a8:	stp	x19, x20, [sp, #16]
  41e0ac:	mov	x20, x1
  41e0b0:	mov	x19, x0
  41e0b4:	mov	x0, #0x18                  	// #24
  41e0b8:	bl	41930c <ferror@plt+0x1529c>
  41e0bc:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  41e0c0:	add	x1, x1, #0xe40
  41e0c4:	str	x20, [x0, #16]
  41e0c8:	ldr	x2, [x1, #88]
  41e0cc:	stp	x2, x19, [x0]
  41e0d0:	ldp	x19, x20, [sp, #16]
  41e0d4:	str	x0, [x1, #88]
  41e0d8:	ldp	x29, x30, [sp], #32
  41e0dc:	ret
  41e0e0:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41e0e4:	add	x1, x1, #0xd8
  41e0e8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e0ec:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e0f0:	add	x2, x2, #0x541
  41e0f4:	add	x1, x1, #0x110
  41e0f8:	add	x0, x0, #0x41f
  41e0fc:	b	412328 <ferror@plt+0xe2b8>
  41e100:	mov	x1, x0
  41e104:	cbz	x0, 41e114 <ferror@plt+0x1a0a4>
  41e108:	adrp	x0, 411000 <ferror@plt+0xcf90>
  41e10c:	add	x0, x0, #0xd0
  41e110:	b	41e09c <ferror@plt+0x1a02c>
  41e114:	ret
  41e118:	stp	x29, x30, [sp, #-64]!
  41e11c:	mov	x29, sp
  41e120:	stp	x19, x20, [sp, #16]
  41e124:	mov	w20, w1
  41e128:	mov	x19, #0xffffffffffffffff    	// #-1
  41e12c:	stp	x21, x22, [sp, #32]
  41e130:	mov	x22, x0
  41e134:	stp	x19, x19, [sp, #48]
  41e138:	bl	41d648 <ferror@plt+0x195d8>
  41e13c:	add	x0, sp, #0x30
  41e140:	bl	4036b0 <pipe@plt>
  41e144:	tbz	w0, #31, 41e174 <ferror@plt+0x1a104>
  41e148:	bl	403f60 <__errno_location@plt>
  41e14c:	ldr	w0, [x0]
  41e150:	bl	41a5ec <ferror@plt+0x1657c>
  41e154:	mov	x3, x0
  41e158:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e15c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e160:	add	x2, x2, #0x556
  41e164:	add	x0, x0, #0x41f
  41e168:	mov	w1, #0x4                   	// #4
  41e16c:	bl	4122b4 <ferror@plt+0xe244>
  41e170:	b	41e170 <ferror@plt+0x1a100>
  41e174:	add	x0, sp, #0x38
  41e178:	bl	4036b0 <pipe@plt>
  41e17c:	tbnz	w0, #31, 41e148 <ferror@plt+0x1a0d8>
  41e180:	adrp	x21, 48d000 <ferror@plt+0x88f90>
  41e184:	add	x21, x21, #0xe40
  41e188:	bl	403750 <fork@plt>
  41e18c:	cmp	w0, #0x0
  41e190:	str	w0, [x21, #8]
  41e194:	b.ge	41e1c4 <ferror@plt+0x1a154>  // b.tcont
  41e198:	bl	403f60 <__errno_location@plt>
  41e19c:	ldr	w0, [x0]
  41e1a0:	bl	41a5ec <ferror@plt+0x1657c>
  41e1a4:	mov	x3, x0
  41e1a8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e1ac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e1b0:	add	x2, x2, #0x586
  41e1b4:	add	x0, x0, #0x41f
  41e1b8:	mov	w1, #0x4                   	// #4
  41e1bc:	bl	4122b4 <ferror@plt+0xe244>
  41e1c0:	b	41e1c0 <ferror@plt+0x1a150>
  41e1c4:	b.ne	41e28c <ferror@plt+0x1a21c>  // b.any
  41e1c8:	ldr	w0, [sp, #48]
  41e1cc:	bl	403a90 <close@plt>
  41e1d0:	ldr	w0, [sp, #56]
  41e1d4:	bl	403a90 <close@plt>
  41e1d8:	tbnz	w20, #9, 41e1f4 <ferror@plt+0x1a184>
  41e1dc:	mov	w2, #0x0                   	// #0
  41e1e0:	mov	w1, #0x0                   	// #0
  41e1e4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e1e8:	add	x0, x0, #0x5a6
  41e1ec:	bl	403860 <open@plt>
  41e1f0:	mov	w19, w0
  41e1f4:	ldr	w0, [sp, #52]
  41e1f8:	mov	w1, #0x1                   	// #1
  41e1fc:	bl	41d358 <ferror@plt+0x192e8>
  41e200:	tbz	w0, #31, 41e230 <ferror@plt+0x1a1c0>
  41e204:	bl	403f60 <__errno_location@plt>
  41e208:	ldr	w0, [x0]
  41e20c:	bl	41a5ec <ferror@plt+0x1657c>
  41e210:	mov	x3, x0
  41e214:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e218:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e21c:	add	x2, x2, #0x5b0
  41e220:	add	x0, x0, #0x41f
  41e224:	mov	w1, #0x4                   	// #4
  41e228:	bl	4122b4 <ferror@plt+0xe244>
  41e22c:	b	41e22c <ferror@plt+0x1a1bc>
  41e230:	ldr	w0, [sp, #60]
  41e234:	mov	w1, #0x2                   	// #2
  41e238:	bl	41d358 <ferror@plt+0x192e8>
  41e23c:	tbnz	w0, #31, 41e204 <ferror@plt+0x1a194>
  41e240:	tbnz	w19, #31, 41e264 <ferror@plt+0x1a1f4>
  41e244:	mov	w0, w19
  41e248:	mov	w1, #0x0                   	// #0
  41e24c:	bl	41d358 <ferror@plt+0x192e8>
  41e250:	tbnz	w0, #31, 41e204 <ferror@plt+0x1a194>
  41e254:	cmp	w19, #0x2
  41e258:	b.le	41e264 <ferror@plt+0x1a1f4>
  41e25c:	mov	w0, w19
  41e260:	bl	403a90 <close@plt>
  41e264:	ldr	w0, [sp, #52]
  41e268:	cmp	w0, #0x2
  41e26c:	b.le	41e274 <ferror@plt+0x1a204>
  41e270:	bl	403a90 <close@plt>
  41e274:	ldr	w0, [sp, #60]
  41e278:	cmp	w0, #0x2
  41e27c:	b.le	41e284 <ferror@plt+0x1a214>
  41e280:	bl	403a90 <close@plt>
  41e284:	mov	w0, #0x1                   	// #1
  41e288:	b	41e2d0 <ferror@plt+0x1a260>
  41e28c:	ldr	w0, [x21, #96]
  41e290:	add	w0, w0, #0x1
  41e294:	str	w0, [x21, #96]
  41e298:	ldr	w0, [sp, #52]
  41e29c:	bl	403a90 <close@plt>
  41e2a0:	ldr	w0, [sp, #60]
  41e2a4:	bl	403a90 <close@plt>
  41e2a8:	ldr	w0, [x21, #8]
  41e2ac:	eor	x4, x20, #0x100
  41e2b0:	ldr	w1, [sp, #48]
  41e2b4:	eor	x2, x20, #0x80
  41e2b8:	ldr	w3, [sp, #56]
  41e2bc:	mov	x5, x22
  41e2c0:	ubfx	w4, w4, #8, #1
  41e2c4:	ubfx	w2, w2, #7, #1
  41e2c8:	bl	41d3a8 <ferror@plt+0x19338>
  41e2cc:	mov	w0, #0x0                   	// #0
  41e2d0:	ldp	x19, x20, [sp, #16]
  41e2d4:	ldp	x21, x22, [sp, #32]
  41e2d8:	ldp	x29, x30, [sp], #64
  41e2dc:	ret
  41e2e0:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41e2e4:	ldr	w0, [x0, #3748]
  41e2e8:	ret
  41e2ec:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41e2f0:	ldr	w0, [x0, #3660]
  41e2f4:	cmp	w0, #0x0
  41e2f8:	cset	w0, eq  // eq = none
  41e2fc:	ret
  41e300:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41e304:	ldr	w0, [x0, #3660]
  41e308:	cmp	w0, #0x400
  41e30c:	cset	w0, ne  // ne = any
  41e310:	ret
  41e314:	stp	x29, x30, [sp, #-32]!
  41e318:	mov	x0, #0x10                  	// #16
  41e31c:	mov	x29, sp
  41e320:	str	x19, [sp, #16]
  41e324:	bl	410fec <ferror@plt+0xcf7c>
  41e328:	mov	x19, x0
  41e32c:	mov	x0, #0x400                 	// #1024
  41e330:	bl	41bdbc <ferror@plt+0x17d4c>
  41e334:	str	x0, [x19]
  41e338:	mov	x0, x19
  41e33c:	ldr	x19, [sp, #16]
  41e340:	ldp	x29, x30, [sp], #32
  41e344:	ret
  41e348:	stp	x29, x30, [sp, #-112]!
  41e34c:	mov	x29, sp
  41e350:	stp	x19, x20, [sp, #16]
  41e354:	mov	x19, x0
  41e358:	stp	x21, x22, [sp, #32]
  41e35c:	stp	x23, x24, [sp, #48]
  41e360:	cbz	x0, 41e380 <ferror@plt+0x1a310>
  41e364:	mov	w0, w1
  41e368:	cbnz	w1, 41e3a4 <ferror@plt+0x1a334>
  41e36c:	ldp	x19, x20, [sp, #16]
  41e370:	ldp	x21, x22, [sp, #32]
  41e374:	ldp	x23, x24, [sp, #48]
  41e378:	ldp	x29, x30, [sp], #112
  41e37c:	ret
  41e380:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e384:	add	x2, x2, #0x5dc
  41e388:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41e38c:	add	x1, x1, #0xd8
  41e390:	add	x1, x1, #0x125
  41e394:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e398:	add	x0, x0, #0x41f
  41e39c:	bl	412328 <ferror@plt+0xe2b8>
  41e3a0:	b	41e36c <ferror@plt+0x1a2fc>
  41e3a4:	mov	x1, x2
  41e3a8:	cbnz	x2, 41e3b8 <ferror@plt+0x1a348>
  41e3ac:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e3b0:	add	x2, x2, #0x5ec
  41e3b4:	b	41e388 <ferror@plt+0x1a318>
  41e3b8:	mov	w2, w0
  41e3bc:	ldr	x0, [x19]
  41e3c0:	bl	41c2bc <ferror@plt+0x1824c>
  41e3c4:	ldr	x0, [x19]
  41e3c8:	ldp	x1, x0, [x0]
  41e3cc:	str	x1, [sp, #72]
  41e3d0:	cmp	x0, #0x13
  41e3d4:	b.ls	41e36c <ferror@plt+0x1a2fc>  // b.plast
  41e3d8:	add	x0, sp, #0x48
  41e3dc:	bl	41d0b0 <ferror@plt+0x19040>
  41e3e0:	ldr	x1, [x19]
  41e3e4:	mov	w22, w0
  41e3e8:	ldr	x1, [x1, #8]
  41e3ec:	cmp	x1, w0, uxtw
  41e3f0:	b.cc	41e36c <ferror@plt+0x1a2fc>  // b.lo, b.ul, b.last
  41e3f4:	add	x0, sp, #0x48
  41e3f8:	bl	41d0b0 <ferror@plt+0x19040>
  41e3fc:	str	w0, [sp, #80]
  41e400:	add	x0, sp, #0x48
  41e404:	bl	41d0b0 <ferror@plt+0x19040>
  41e408:	str	w0, [sp, #84]
  41e40c:	add	x0, sp, #0x48
  41e410:	bl	41d0b0 <ferror@plt+0x19040>
  41e414:	str	w0, [sp, #96]
  41e418:	add	x0, sp, #0x48
  41e41c:	bl	41d0b0 <ferror@plt+0x19040>
  41e420:	mov	w20, w0
  41e424:	cbnz	w0, 41e50c <ferror@plt+0x1a49c>
  41e428:	ldr	w0, [sp, #84]
  41e42c:	mov	x1, #0x8                   	// #8
  41e430:	add	w0, w0, #0x1
  41e434:	bl	41120c <ferror@plt+0xd19c>
  41e438:	str	x0, [sp, #88]
  41e43c:	mov	x1, #0x10                  	// #16
  41e440:	ldr	w0, [sp, #96]
  41e444:	bl	41120c <ferror@plt+0xd19c>
  41e448:	str	x0, [sp, #104]
  41e44c:	ldr	w0, [sp, #84]
  41e450:	cmp	w20, w0
  41e454:	b.cc	41e4b4 <ferror@plt+0x1a444>  // b.lo, b.ul, b.last
  41e458:	ldr	x20, [sp, #104]
  41e45c:	ldr	w21, [sp, #96]
  41e460:	add	x21, x20, w21, uxtw #4
  41e464:	cmp	x20, x21
  41e468:	ldr	x1, [sp, #72]
  41e46c:	b.ne	41e4ec <ferror@plt+0x1a47c>  // b.any
  41e470:	ldr	x0, [x19]
  41e474:	ldr	x2, [x0]
  41e478:	add	x2, x2, x22
  41e47c:	cmp	x1, x2
  41e480:	b.hi	41e50c <ferror@plt+0x1a49c>  // b.pmore
  41e484:	mov	x2, x22
  41e488:	mov	x1, #0x0                   	// #0
  41e48c:	bl	41cbcc <ferror@plt+0x18b5c>
  41e490:	ldr	x20, [x19, #8]
  41e494:	mov	w1, #0x20                  	// #32
  41e498:	add	x0, sp, #0x50
  41e49c:	bl	41a0cc <ferror@plt+0x1605c>
  41e4a0:	mov	x1, x0
  41e4a4:	mov	x0, x20
  41e4a8:	bl	419960 <ferror@plt+0x158f0>
  41e4ac:	str	x0, [x19, #8]
  41e4b0:	b	41e3c4 <ferror@plt+0x1a354>
  41e4b4:	add	x0, sp, #0x48
  41e4b8:	bl	41d0b0 <ferror@plt+0x19040>
  41e4bc:	mov	w21, w0
  41e4c0:	ubfiz	x23, x20, #3, #32
  41e4c4:	ldr	x0, [sp, #72]
  41e4c8:	mov	x1, x21
  41e4cc:	ldr	x24, [sp, #88]
  41e4d0:	add	w20, w20, #0x1
  41e4d4:	bl	41a118 <ferror@plt+0x160a8>
  41e4d8:	str	x0, [x24, x23]
  41e4dc:	ldr	x0, [sp, #72]
  41e4e0:	add	x0, x0, x21
  41e4e4:	str	x0, [sp, #72]
  41e4e8:	b	41e44c <ferror@plt+0x1a3dc>
  41e4ec:	mov	x0, x1
  41e4f0:	ldr	x1, [x0], #8
  41e4f4:	str	x0, [sp, #72]
  41e4f8:	rev	x0, x1
  41e4fc:	fmov	d0, x0
  41e500:	bl	431640 <ferror@plt+0x2d5d0>
  41e504:	str	q0, [x20], #16
  41e508:	b	41e464 <ferror@plt+0x1a3f4>
  41e50c:	ldr	x0, [sp, #104]
  41e510:	bl	4110d0 <ferror@plt+0xd060>
  41e514:	ldr	x0, [sp, #88]
  41e518:	bl	41b60c <ferror@plt+0x1759c>
  41e51c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e520:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e524:	add	x2, x2, #0x5fa
  41e528:	add	x0, x0, #0x41f
  41e52c:	mov	w1, #0x4                   	// #4
  41e530:	bl	4122b4 <ferror@plt+0xe244>
  41e534:	b	41e534 <ferror@plt+0x1a4c4>
  41e538:	stp	x29, x30, [sp, #-32]!
  41e53c:	mov	x29, sp
  41e540:	stp	x19, x20, [sp, #16]
  41e544:	cbz	x0, 41e564 <ferror@plt+0x1a4f4>
  41e548:	ldr	x20, [x0, #8]
  41e54c:	mov	x19, x0
  41e550:	cbnz	x20, 41e58c <ferror@plt+0x1a51c>
  41e554:	mov	x0, x20
  41e558:	ldp	x19, x20, [sp, #16]
  41e55c:	ldp	x29, x30, [sp], #32
  41e560:	ret
  41e564:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41e568:	add	x1, x1, #0xd8
  41e56c:	add	x1, x1, #0x13c
  41e570:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e574:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e578:	add	x2, x2, #0x5dc
  41e57c:	add	x0, x0, #0x41f
  41e580:	mov	x20, #0x0                   	// #0
  41e584:	bl	412328 <ferror@plt+0xe2b8>
  41e588:	b	41e554 <ferror@plt+0x1a4e4>
  41e58c:	mov	x0, x20
  41e590:	bl	419d38 <ferror@plt+0x15cc8>
  41e594:	mov	x1, x0
  41e598:	ldr	x20, [x0]
  41e59c:	ldr	x0, [x19, #8]
  41e5a0:	bl	419b0c <ferror@plt+0x15a9c>
  41e5a4:	str	x0, [x19, #8]
  41e5a8:	b	41e554 <ferror@plt+0x1a4e4>
  41e5ac:	cbz	x0, 41e5e0 <ferror@plt+0x1a570>
  41e5b0:	stp	x29, x30, [sp, #-32]!
  41e5b4:	mov	x29, sp
  41e5b8:	str	x19, [sp, #16]
  41e5bc:	mov	x19, x0
  41e5c0:	ldr	x0, [x0, #8]
  41e5c4:	bl	41b60c <ferror@plt+0x1759c>
  41e5c8:	ldr	x0, [x19, #24]
  41e5cc:	bl	4110d0 <ferror@plt+0xd060>
  41e5d0:	mov	x0, x19
  41e5d4:	ldr	x19, [sp, #16]
  41e5d8:	ldp	x29, x30, [sp], #32
  41e5dc:	b	4110d0 <ferror@plt+0xd060>
  41e5e0:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41e5e4:	add	x1, x1, #0xd8
  41e5e8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e5ec:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e5f0:	add	x2, x2, #0x61f
  41e5f4:	add	x1, x1, #0x152
  41e5f8:	add	x0, x0, #0x41f
  41e5fc:	b	412328 <ferror@plt+0xe2b8>
  41e600:	cbnz	x0, 41e654 <ferror@plt+0x1a5e4>
  41e604:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41e608:	add	x1, x1, #0xd8
  41e60c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41e610:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e614:	add	x2, x2, #0x5dc
  41e618:	add	x1, x1, #0x166
  41e61c:	add	x0, x0, #0x41f
  41e620:	b	412328 <ferror@plt+0xe2b8>
  41e624:	mov	x0, x19
  41e628:	bl	41e538 <ferror@plt+0x1a4c8>
  41e62c:	bl	41e5ac <ferror@plt+0x1a53c>
  41e630:	ldr	x0, [x19, #8]
  41e634:	cbnz	x0, 41e624 <ferror@plt+0x1a5b4>
  41e638:	ldr	x0, [x19]
  41e63c:	mov	w1, #0x1                   	// #1
  41e640:	bl	41be08 <ferror@plt+0x17d98>
  41e644:	mov	x0, x19
  41e648:	ldr	x19, [sp, #16]
  41e64c:	ldp	x29, x30, [sp], #32
  41e650:	b	4110d0 <ferror@plt+0xd060>
  41e654:	stp	x29, x30, [sp, #-32]!
  41e658:	mov	x29, sp
  41e65c:	str	x19, [sp, #16]
  41e660:	mov	x19, x0
  41e664:	b	41e630 <ferror@plt+0x1a5c0>
  41e668:	stp	x29, x30, [sp, #-160]!
  41e66c:	mov	x29, sp
  41e670:	stp	x19, x20, [sp, #16]
  41e674:	mov	x19, x1
  41e678:	sub	w1, w0, #0x1
  41e67c:	stp	x21, x22, [sp, #32]
  41e680:	mov	x20, x2
  41e684:	mov	w22, w3
  41e688:	stp	x23, x24, [sp, #48]
  41e68c:	mov	x21, x4
  41e690:	mov	w23, w0
  41e694:	stp	x25, x26, [sp, #64]
  41e698:	cmp	w1, #0xa
  41e69c:	stp	x27, x28, [sp, #80]
  41e6a0:	stp	xzr, xzr, [sp, #136]
  41e6a4:	str	xzr, [sp, #152]
  41e6a8:	b.hi	41e75c <ferror@plt+0x1a6ec>  // b.pmore
  41e6ac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e6b0:	add	x0, x0, #0xc0
  41e6b4:	ldrh	w0, [x0, w1, uxtw #1]
  41e6b8:	adr	x1, 41e6c4 <ferror@plt+0x1a654>
  41e6bc:	add	x0, x1, w0, sxth #2
  41e6c0:	br	x0
  41e6c4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41e6c8:	ldr	w0, [x0, #3752]
  41e6cc:	cbz	w0, 41e6e4 <ferror@plt+0x1a674>
  41e6d0:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e6d4:	mov	x1, x2
  41e6d8:	add	x0, x0, #0x63d
  41e6dc:	bl	4127e4 <ferror@plt+0xe774>
  41e6e0:	b	41e75c <ferror@plt+0x1a6ec>
  41e6e4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41e6e8:	ldr	w0, [x0, #2032]
  41e6ec:	cbz	w0, 41e75c <ferror@plt+0x1a6ec>
  41e6f0:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e6f4:	mov	x1, x2
  41e6f8:	add	x0, x0, #0x650
  41e6fc:	b	41e6dc <ferror@plt+0x1a66c>
  41e700:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41e704:	ldr	w0, [x0, #3752]
  41e708:	cbz	w0, 41e75c <ferror@plt+0x1a6ec>
  41e70c:	ldrb	w0, [x19]
  41e710:	cbz	w0, 41e75c <ferror@plt+0x1a6ec>
  41e714:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e718:	mov	x1, x19
  41e71c:	add	x0, x0, #0x668
  41e720:	b	41e6dc <ferror@plt+0x1a66c>
  41e724:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41e728:	add	x0, x0, #0xe40
  41e72c:	ldr	w1, [x0, #104]
  41e730:	cbz	w1, 41e75c <ferror@plt+0x1a6ec>
  41e734:	ldrb	w1, [x19]
  41e738:	cbz	w1, 41e74c <ferror@plt+0x1a6dc>
  41e73c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e740:	mov	x1, x19
  41e744:	add	x0, x0, #0x67d
  41e748:	b	41e6dc <ferror@plt+0x1a66c>
  41e74c:	ldr	w1, [x0, #108]
  41e750:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e754:	add	x0, x0, #0x690
  41e758:	bl	4127e4 <ferror@plt+0xe774>
  41e75c:	cmp	x19, #0x0
  41e760:	mov	x0, #0x400                 	// #1024
  41e764:	cset	w24, ne  // ne = any
  41e768:	cmp	x20, #0x0
  41e76c:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  41e770:	add	x28, sp, #0x88
  41e774:	cinc	w24, w24, ne  // ne = any
  41e778:	cmp	x19, #0x0
  41e77c:	csel	x20, x20, xzr, ne  // ne = any
  41e780:	stp	x19, x20, [sp, #136]
  41e784:	mov	x25, #0x0                   	// #0
  41e788:	bl	41bdbc <ferror@plt+0x17d4c>
  41e78c:	mov	x20, x0
  41e790:	mov	w1, #0x0                   	// #0
  41e794:	bl	41d334 <ferror@plt+0x192c4>
  41e798:	mov	w1, w23
  41e79c:	mov	x0, x20
  41e7a0:	bl	41d334 <ferror@plt+0x192c4>
  41e7a4:	mov	w1, w24
  41e7a8:	mov	x0, x20
  41e7ac:	bl	41d334 <ferror@plt+0x192c4>
  41e7b0:	mov	w1, w22
  41e7b4:	mov	x0, x20
  41e7b8:	bl	41d334 <ferror@plt+0x192c4>
  41e7bc:	mov	x0, x20
  41e7c0:	mov	w1, #0x0                   	// #0
  41e7c4:	bl	41d334 <ferror@plt+0x192c4>
  41e7c8:	cmp	w24, w25
  41e7cc:	b.hi	41ebf4 <ferror@plt+0x1ab84>  // b.pmore
  41e7d0:	add	x22, x21, w22, uxtw #4
  41e7d4:	cmp	x21, x22
  41e7d8:	b.ne	41ec28 <ferror@plt+0x1abb8>  // b.any
  41e7dc:	ldr	w0, [x20, #8]
  41e7e0:	add	x2, sp, #0x80
  41e7e4:	mov	x3, #0x4                   	// #4
  41e7e8:	adrp	x21, 48d000 <ferror@plt+0x88f90>
  41e7ec:	rev	w0, w0
  41e7f0:	add	x21, x21, #0x7e0
  41e7f4:	mov	x1, #0x0                   	// #0
  41e7f8:	ldr	x26, [x20, #8]
  41e7fc:	str	w0, [sp, #128]
  41e800:	mov	x0, x20
  41e804:	bl	41ca68 <ferror@plt+0x189f8>
  41e808:	mov	x0, x20
  41e80c:	mov	w1, #0x0                   	// #0
  41e810:	bl	41be08 <ferror@plt+0x17d98>
  41e814:	mov	x24, x0
  41e818:	ldr	w0, [x21, #32]
  41e81c:	tbnz	w0, #31, 41e848 <ferror@plt+0x1a7d8>
  41e820:	and	x20, x26, #0xffffffff
  41e824:	ldr	w0, [x21, #32]
  41e828:	mov	x2, x20
  41e82c:	mov	x1, x24
  41e830:	bl	403af0 <write@plt>
  41e834:	tbz	w0, #31, 41e848 <ferror@plt+0x1a7d8>
  41e838:	bl	403f60 <__errno_location@plt>
  41e83c:	ldr	w0, [x0]
  41e840:	cmp	w0, #0x4
  41e844:	b.eq	41e824 <ferror@plt+0x1a7b4>  // b.none
  41e848:	adrp	x25, 48d000 <ferror@plt+0x88f90>
  41e84c:	add	x25, x25, #0xe40
  41e850:	ldr	w0, [x25, #112]
  41e854:	cbz	w0, 41e980 <ferror@plt+0x1a910>
  41e858:	bl	41e314 <ferror@plt+0x1a2a4>
  41e85c:	mov	x22, x0
  41e860:	mov	x2, x24
  41e864:	mov	w1, w26
  41e868:	bl	41e348 <ferror@plt+0x1a2d8>
  41e86c:	mov	x0, x22
  41e870:	bl	41e538 <ferror@plt+0x1a4c8>
  41e874:	mov	x20, x0
  41e878:	cbnz	x0, 41e8a8 <ferror@plt+0x1a838>
  41e87c:	adrp	x3, 438000 <ferror@plt+0x33f90>
  41e880:	add	x3, x3, #0xd8
  41e884:	adrp	x4, 437000 <ferror@plt+0x32f90>
  41e888:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41e88c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e890:	add	x4, x4, #0x620
  41e894:	add	x3, x3, #0x17d
  41e898:	add	x1, x1, #0x723
  41e89c:	add	x0, x0, #0x41f
  41e8a0:	mov	w2, #0x2a1                 	// #673
  41e8a4:	bl	412514 <ferror@plt+0xe4a4>
  41e8a8:	ldr	x0, [x22]
  41e8ac:	ldr	x0, [x0, #8]
  41e8b0:	cbz	x0, 41e8e0 <ferror@plt+0x1a870>
  41e8b4:	adrp	x3, 438000 <ferror@plt+0x33f90>
  41e8b8:	add	x3, x3, #0xd8
  41e8bc:	adrp	x4, 437000 <ferror@plt+0x32f90>
  41e8c0:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41e8c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e8c8:	add	x4, x4, #0x730
  41e8cc:	add	x3, x3, #0x17d
  41e8d0:	add	x1, x1, #0x723
  41e8d4:	add	x0, x0, #0x41f
  41e8d8:	mov	w2, #0x2a2                 	// #674
  41e8dc:	bl	412514 <ferror@plt+0xe4a4>
  41e8e0:	mov	x0, x22
  41e8e4:	bl	41e600 <ferror@plt+0x1a590>
  41e8e8:	ldr	w1, [x20]
  41e8ec:	cmp	w1, #0xb
  41e8f0:	b.hi	41ec50 <ferror@plt+0x1abe0>  // b.pmore
  41e8f4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e8f8:	add	x0, x0, #0xd8
  41e8fc:	add	x0, x0, #0x10
  41e900:	ldr	x1, [x0, w1, uxtw #3]
  41e904:	adrp	x26, 437000 <ferror@plt+0x32f90>
  41e908:	add	x26, x26, #0x752
  41e90c:	mov	w22, #0x0                   	// #0
  41e910:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e914:	add	x0, x0, #0x748
  41e918:	bl	412964 <ferror@plt+0xe8f4>
  41e91c:	ldr	w0, [x20, #4]
  41e920:	cmp	w22, w0
  41e924:	b.cc	41ec5c <ferror@plt+0x1abec>  // b.lo, b.ul, b.last
  41e928:	ldr	w0, [x20, #16]
  41e92c:	cbz	w0, 41e96c <ferror@plt+0x1a8fc>
  41e930:	adrp	x26, 46f000 <ferror@plt+0x6af90>
  41e934:	adrp	x27, 437000 <ferror@plt+0x32f90>
  41e938:	add	x26, x26, #0x72e
  41e93c:	add	x27, x27, #0x63b
  41e940:	mov	w22, #0x0                   	// #0
  41e944:	adrp	x28, 437000 <ferror@plt+0x32f90>
  41e948:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e94c:	add	x0, x0, #0x758
  41e950:	bl	412964 <ferror@plt+0xe8f4>
  41e954:	ldr	w0, [x20, #16]
  41e958:	cmp	w22, w0
  41e95c:	b.cc	41ec74 <ferror@plt+0x1ac04>  // b.lo, b.ul, b.last
  41e960:	adrp	x0, 436000 <ferror@plt+0x31f90>
  41e964:	add	x0, x0, #0x8e6
  41e968:	bl	412964 <ferror@plt+0xe8f4>
  41e96c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e970:	add	x0, x0, #0x769
  41e974:	bl	412964 <ferror@plt+0xe8f4>
  41e978:	mov	x0, x20
  41e97c:	bl	41e5ac <ferror@plt+0x1a53c>
  41e980:	mov	x0, x24
  41e984:	bl	4110d0 <ferror@plt+0xd060>
  41e988:	cmp	w23, #0x5
  41e98c:	b.ne	41e9b4 <ferror@plt+0x1a944>  // b.any
  41e990:	ldr	w0, [x25, #104]
  41e994:	cbnz	w0, 41e9b4 <ferror@plt+0x1a944>
  41e998:	ldr	w0, [x21, #16]
  41e99c:	add	x21, x21, #0x4
  41e9a0:	cbz	w0, 41ecf0 <ferror@plt+0x1ac80>
  41e9a4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41e9a8:	mov	x1, x19
  41e9ac:	add	x0, x0, #0x771
  41e9b0:	bl	4127e4 <ferror@plt+0xe774>
  41e9b4:	ldp	x19, x20, [sp, #16]
  41e9b8:	ldp	x21, x22, [sp, #32]
  41e9bc:	ldp	x23, x24, [sp, #48]
  41e9c0:	ldp	x25, x26, [sp, #64]
  41e9c4:	ldp	x27, x28, [sp, #80]
  41e9c8:	ldp	x29, x30, [sp], #160
  41e9cc:	ret
  41e9d0:	movi	v1.2d, #0x0
  41e9d4:	ldr	q0, [x4]
  41e9d8:	str	q0, [sp, #96]
  41e9dc:	bl	4311e4 <ferror@plt+0x2d174>
  41e9e0:	cbz	w0, 41ea7c <ferror@plt+0x1aa0c>
  41e9e4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41e9e8:	add	x0, x0, #0x320
  41e9ec:	ldr	q0, [sp, #96]
  41e9f0:	ldr	q1, [x0]
  41e9f4:	bl	4311e4 <ferror@plt+0x2d174>
  41e9f8:	cmp	w0, #0x0
  41e9fc:	cset	w25, ne  // ne = any
  41ea00:	adrp	x24, 48d000 <ferror@plt+0x88f90>
  41ea04:	add	x24, x24, #0xe40
  41ea08:	ldr	w0, [x24, #104]
  41ea0c:	cbz	w0, 41eae8 <ferror@plt+0x1aa78>
  41ea10:	ldr	w2, [x24, #108]
  41ea14:	cmp	w25, #0x0
  41ea18:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41ea1c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41ea20:	add	x0, x0, #0x630
  41ea24:	add	x1, x1, #0x62c
  41ea28:	csel	x1, x1, x0, ne  // ne = any
  41ea2c:	mov	x3, x19
  41ea30:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41ea34:	add	x0, x0, #0x697
  41ea38:	bl	4127e4 <ferror@plt+0xe774>
  41ea3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ea40:	add	x0, x0, #0x330
  41ea44:	ldr	q0, [x21]
  41ea48:	ldr	q1, [x0]
  41ea4c:	str	q0, [sp, #96]
  41ea50:	bl	4311e4 <ferror@plt+0x2d174>
  41ea54:	ldr	q0, [sp, #96]
  41ea58:	cbnz	w0, 41ea84 <ferror@plt+0x1aa14>
  41ea5c:	cmp	x20, #0x0
  41ea60:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  41ea64:	add	x1, x1, #0x72e
  41ea68:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41ea6c:	csel	x1, x1, x20, eq  // eq = none
  41ea70:	add	x0, x0, #0x6a0
  41ea74:	bl	4127e4 <ferror@plt+0xe774>
  41ea78:	b	41eac0 <ferror@plt+0x1aa50>
  41ea7c:	mov	w25, #0x0                   	// #0
  41ea80:	b	41ea00 <ferror@plt+0x1a990>
  41ea84:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ea88:	add	x0, x0, #0x320
  41ea8c:	ldr	q1, [x0]
  41ea90:	bl	4311e4 <ferror@plt+0x2d174>
  41ea94:	cbnz	w0, 41eab4 <ferror@plt+0x1aa44>
  41ea98:	cmp	x20, #0x0
  41ea9c:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  41eaa0:	add	x1, x1, #0x72e
  41eaa4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41eaa8:	csel	x1, x1, x20, eq  // eq = none
  41eaac:	add	x0, x0, #0x6ac
  41eab0:	b	41ea74 <ferror@plt+0x1aa04>
  41eab4:	adrp	x0, 435000 <ferror@plt+0x30f90>
  41eab8:	add	x0, x0, #0xc93
  41eabc:	bl	4127e4 <ferror@plt+0xe774>
  41eac0:	cbz	w25, 41e75c <ferror@plt+0x1a6ec>
  41eac4:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41eac8:	ldr	w0, [x0, #2044]
  41eacc:	cbz	w0, 41e75c <ferror@plt+0x1a6ec>
  41ead0:	ldr	w0, [x24, #104]
  41ead4:	cbz	w0, 41eae4 <ferror@plt+0x1aa74>
  41ead8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41eadc:	add	x0, x0, #0x6cb
  41eae0:	bl	4127e4 <ferror@plt+0xe774>
  41eae4:	bl	403b10 <abort@plt>
  41eae8:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41eaec:	add	x0, x0, #0x7e0
  41eaf0:	add	x0, x0, #0x4
  41eaf4:	ldr	w1, [x0, #12]
  41eaf8:	cbz	w1, 41eb20 <ferror@plt+0x1aab0>
  41eafc:	cmp	w25, #0x0
  41eb00:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41eb04:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41eb08:	add	x0, x0, #0x638
  41eb0c:	add	x1, x1, #0x633
  41eb10:	csel	x1, x1, x0, ne  // ne = any
  41eb14:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41eb18:	add	x0, x0, #0x6b8
  41eb1c:	b	41ea74 <ferror@plt+0x1aa04>
  41eb20:	ldr	w0, [x0, #16]
  41eb24:	cbnz	w0, 41eac0 <ferror@plt+0x1aa50>
  41eb28:	cmp	w25, #0x0
  41eb2c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41eb30:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41eb34:	add	x0, x0, #0x638
  41eb38:	add	x1, x1, #0x633
  41eb3c:	csel	x1, x1, x0, ne  // ne = any
  41eb40:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41eb44:	add	x0, x0, #0xd33
  41eb48:	b	41ea74 <ferror@plt+0x1aa04>
  41eb4c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41eb50:	ldr	w0, [x0, #3752]
  41eb54:	cbz	w0, 41eb68 <ferror@plt+0x1aaf8>
  41eb58:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41eb5c:	mov	x1, x19
  41eb60:	add	x0, x0, #0x6d6
  41eb64:	b	41e6dc <ferror@plt+0x1a66c>
  41eb68:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41eb6c:	ldr	w0, [x0, #2032]
  41eb70:	cbz	w0, 41e75c <ferror@plt+0x1a6ec>
  41eb74:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41eb78:	mov	x1, x19
  41eb7c:	add	x0, x0, #0x6e6
  41eb80:	b	41e6dc <ferror@plt+0x1a66c>
  41eb84:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41eb88:	ldr	w0, [x0, #3752]
  41eb8c:	cbz	w0, 41eba0 <ferror@plt+0x1ab30>
  41eb90:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41eb94:	mov	x1, x19
  41eb98:	add	x0, x0, #0x6f4
  41eb9c:	b	41e6dc <ferror@plt+0x1a66c>
  41eba0:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41eba4:	ldr	w0, [x0, #2032]
  41eba8:	cbz	w0, 41e75c <ferror@plt+0x1a6ec>
  41ebac:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41ebb0:	mov	x1, x19
  41ebb4:	add	x0, x0, #0x704
  41ebb8:	b	41e6dc <ferror@plt+0x1a66c>
  41ebbc:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41ebc0:	ldr	w0, [x0, #3752]
  41ebc4:	cbz	w0, 41ebd8 <ferror@plt+0x1ab68>
  41ebc8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41ebcc:	mov	x1, x19
  41ebd0:	add	x0, x0, #0x712
  41ebd4:	b	41e6dc <ferror@plt+0x1a66c>
  41ebd8:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41ebdc:	ldr	w0, [x0, #2032]
  41ebe0:	cbz	w0, 41e75c <ferror@plt+0x1a6ec>
  41ebe4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41ebe8:	mov	x1, x19
  41ebec:	add	x0, x0, #0x718
  41ebf0:	b	41e6dc <ferror@plt+0x1a66c>
  41ebf4:	ldr	x27, [x28, x25, lsl #3]
  41ebf8:	add	x25, x25, #0x1
  41ebfc:	mov	x0, x27
  41ec00:	bl	403580 <strlen@plt>
  41ec04:	mov	w1, w0
  41ec08:	mov	x26, x0
  41ec0c:	mov	x0, x20
  41ec10:	bl	41d334 <ferror@plt+0x192c4>
  41ec14:	mov	w2, w26
  41ec18:	mov	x1, x27
  41ec1c:	mov	x0, x20
  41ec20:	bl	41c2bc <ferror@plt+0x1824c>
  41ec24:	b	41e7c8 <ferror@plt+0x1a758>
  41ec28:	ldr	q0, [x21], #16
  41ec2c:	bl	431738 <ferror@plt+0x2d6c8>
  41ec30:	fmov	x0, d0
  41ec34:	add	x1, sp, #0x80
  41ec38:	mov	x2, #0x8                   	// #8
  41ec3c:	rev	x0, x0
  41ec40:	str	x0, [sp, #128]
  41ec44:	mov	x0, x20
  41ec48:	bl	41c2bc <ferror@plt+0x1824c>
  41ec4c:	b	41e7d4 <ferror@plt+0x1a764>
  41ec50:	adrp	x1, 432000 <ferror@plt+0x2df90>
  41ec54:	add	x1, x1, #0x527
  41ec58:	b	41e904 <ferror@plt+0x1a894>
  41ec5c:	ldr	x0, [x20, #8]
  41ec60:	ldr	x1, [x0, w22, uxtw #3]
  41ec64:	mov	x0, x26
  41ec68:	add	w22, w22, #0x1
  41ec6c:	bl	412964 <ferror@plt+0xe8f4>
  41ec70:	b	41e91c <ferror@plt+0x1a8ac>
  41ec74:	ldr	x1, [x20, #24]
  41ec78:	ubfiz	x0, x22, #4, #32
  41ec7c:	add	x0, x1, x0
  41ec80:	ldr	q2, [x0]
  41ec84:	mov	v0.16b, v2.16b
  41ec88:	str	q2, [sp, #96]
  41ec8c:	bl	43138c <ferror@plt+0x2d31c>
  41ec90:	str	x0, [sp, #120]
  41ec94:	bl	4315b8 <ferror@plt+0x2d548>
  41ec98:	mov	v1.16b, v0.16b
  41ec9c:	ldr	q2, [sp, #96]
  41eca0:	mov	v0.16b, v2.16b
  41eca4:	bl	4311e4 <ferror@plt+0x2d174>
  41eca8:	cmp	w22, #0x0
  41ecac:	ldr	q2, [sp, #96]
  41ecb0:	cbnz	w0, 41ecd0 <ferror@plt+0x1ac60>
  41ecb4:	ldr	x2, [sp, #120]
  41ecb8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41ecbc:	csel	x1, x27, x26, ne  // ne = any
  41ecc0:	add	x0, x0, #0x75b
  41ecc4:	bl	412964 <ferror@plt+0xe8f4>
  41ecc8:	add	w22, w22, #0x1
  41eccc:	b	41e954 <ferror@plt+0x1a8e4>
  41ecd0:	csel	x1, x27, x26, ne  // ne = any
  41ecd4:	mov	v0.16b, v2.16b
  41ecd8:	str	x1, [sp, #96]
  41ecdc:	bl	431738 <ferror@plt+0x2d6c8>
  41ece0:	ldr	x1, [sp, #96]
  41ece4:	add	x0, x28, #0x761
  41ece8:	bl	412964 <ferror@plt+0xe8f4>
  41ecec:	b	41ecc8 <ferror@plt+0x1ac58>
  41ecf0:	ldr	w0, [x21, #16]
  41ecf4:	cbnz	w0, 41e9b4 <ferror@plt+0x1a944>
  41ecf8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41ecfc:	mov	x1, x19
  41ed00:	add	x0, x0, #0x781
  41ed04:	b	41e9b0 <ferror@plt+0x1a940>
  41ed08:	stp	x29, x30, [sp, #-176]!
  41ed0c:	mov	x29, sp
  41ed10:	stp	x19, x20, [sp, #16]
  41ed14:	stp	x21, x22, [sp, #32]
  41ed18:	stp	x23, x24, [sp, #48]
  41ed1c:	stp	x25, x26, [sp, #64]
  41ed20:	mov	x26, x0
  41ed24:	mov	x25, x1
  41ed28:	mov	w0, #0x5                   	// #5
  41ed2c:	stp	x27, x28, [sp, #80]
  41ed30:	str	x2, [sp, #168]
  41ed34:	bl	411e60 <ferror@plt+0xddf0>
  41ed38:	orr	w0, w0, #0x18
  41ed3c:	bl	411e60 <ferror@plt+0xddf0>
  41ed40:	cbz	x26, 41ed54 <ferror@plt+0x1ace4>
  41ed44:	cbnz	x25, 41ed90 <ferror@plt+0x1ad20>
  41ed48:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41ed4c:	add	x2, x2, #0x793
  41ed50:	b	41ed5c <ferror@plt+0x1acec>
  41ed54:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41ed58:	add	x2, x2, #0x786
  41ed5c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41ed60:	add	x1, x1, #0xd8
  41ed64:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ed68:	add	x1, x1, #0x18d
  41ed6c:	add	x0, x0, #0x41f
  41ed70:	bl	412328 <ferror@plt+0xe2b8>
  41ed74:	ldp	x19, x20, [sp, #16]
  41ed78:	ldp	x21, x22, [sp, #32]
  41ed7c:	ldp	x23, x24, [sp, #48]
  41ed80:	ldp	x25, x26, [sp, #64]
  41ed84:	ldp	x27, x28, [sp, #80]
  41ed88:	ldp	x29, x30, [sp], #176
  41ed8c:	ret
  41ed90:	adrp	x23, 48d000 <ferror@plt+0x88f90>
  41ed94:	add	x23, x23, #0x7e0
  41ed98:	ldr	w0, [x23, #4]
  41ed9c:	cbz	w0, 41edac <ferror@plt+0x1ad3c>
  41eda0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41eda4:	add	x2, x2, #0x7a0
  41eda8:	b	41ed5c <ferror@plt+0x1acec>
  41edac:	add	x0, sp, #0xb0
  41edb0:	stp	x0, x0, [sp, #128]
  41edb4:	add	x0, sp, #0xa0
  41edb8:	str	x0, [sp, #144]
  41edbc:	mov	w0, #0xfffffff8            	// #-8
  41edc0:	str	w0, [sp, #152]
  41edc4:	mov	w21, #0x1                   	// #1
  41edc8:	ldr	x0, [sp, #168]
  41edcc:	str	w21, [x23, #4]
  41edd0:	str	wzr, [sp, #156]
  41edd4:	cbz	x0, 41ede4 <ferror@plt+0x1ad74>
  41edd8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41eddc:	add	x2, x2, #0x7ce
  41ede0:	b	41ed5c <ferror@plt+0x1acec>
  41ede4:	bl	417724 <ferror@plt+0x136b4>
  41ede8:	mov	w20, w0
  41edec:	bl	417724 <ferror@plt+0x136b4>
  41edf0:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41edf4:	mov	w22, w0
  41edf8:	add	x19, x19, #0xe40
  41edfc:	bl	417724 <ferror@plt+0x136b4>
  41ee00:	add	x27, x19, #0x74
  41ee04:	mov	w24, w0
  41ee08:	bl	417724 <ferror@plt+0x136b4>
  41ee0c:	mov	w5, w24
  41ee10:	mov	w6, w0
  41ee14:	mov	w3, w20
  41ee18:	mov	w4, w22
  41ee1c:	mov	x0, x27
  41ee20:	mov	x1, #0x25                  	// #37
  41ee24:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41ee28:	add	x2, x2, #0x7de
  41ee2c:	bl	427174 <ferror@plt+0x23104>
  41ee30:	adrp	x28, 437000 <ferror@plt+0x32f90>
  41ee34:	ldr	x20, [x25]
  41ee38:	add	x28, x28, #0x806
  41ee3c:	ldr	w24, [x26]
  41ee40:	ldr	x0, [x20]
  41ee44:	stp	x27, x0, [x19, #160]
  41ee48:	adrp	x27, 437000 <ferror@plt+0x32f90>
  41ee4c:	bl	40a63c <ferror@plt+0x65cc>
  41ee50:	str	x0, [x19, #176]
  41ee54:	add	x0, x27, #0x7f3
  41ee58:	str	x0, [sp, #96]
  41ee5c:	cmp	w24, w21
  41ee60:	b.hi	41efc8 <ferror@plt+0x1af58>  // b.pmore
  41ee64:	mov	w0, #0x1                   	// #1
  41ee68:	add	x2, x20, #0x8
  41ee6c:	mov	w1, w0
  41ee70:	cmp	w24, w1
  41ee74:	b.hi	41f4e8 <ferror@plt+0x1b478>  // b.pmore
  41ee78:	str	w0, [x26]
  41ee7c:	bl	4261b8 <ferror@plt+0x22148>
  41ee80:	cbnz	x0, 41ee90 <ferror@plt+0x1ae20>
  41ee84:	ldr	x0, [x25]
  41ee88:	ldr	x0, [x0]
  41ee8c:	bl	4261f4 <ferror@plt+0x22184>
  41ee90:	mov	w0, #0x9fb6                	// #40886
  41ee94:	movk	w0, #0xc8c4, lsl #16
  41ee98:	bl	417164 <ferror@plt+0x130f4>
  41ee9c:	mov	x20, x0
  41eea0:	bl	417430 <ferror@plt+0x133c0>
  41eea4:	mov	w23, w0
  41eea8:	mov	x0, x20
  41eeac:	bl	417430 <ferror@plt+0x133c0>
  41eeb0:	mov	w22, w0
  41eeb4:	mov	x0, x20
  41eeb8:	bl	417430 <ferror@plt+0x133c0>
  41eebc:	mov	w21, w0
  41eec0:	mov	x0, x20
  41eec4:	bl	417430 <ferror@plt+0x133c0>
  41eec8:	mov	w1, w0
  41eecc:	mov	w0, #0x9f9b                	// #40859
  41eed0:	movk	w0, #0xfab3, lsl #16
  41eed4:	cmp	w23, w0
  41eed8:	mov	w0, #0xfb0e                	// #64270
  41eedc:	movk	w0, #0xb948, lsl #16
  41eee0:	ccmp	w22, w0, #0x0, eq  // eq = none
  41eee4:	b.ne	41ef04 <ferror@plt+0x1ae94>  // b.any
  41eee8:	mov	w0, #0xbe26                	// #48678
  41eeec:	movk	w0, #0x3d31, lsl #16
  41eef0:	cmp	w21, w0
  41eef4:	mov	w0, #0x9d66                	// #40294
  41eef8:	movk	w0, #0x43a1, lsl #16
  41eefc:	ccmp	w1, w0, #0x0, eq  // eq = none
  41ef00:	b.eq	41ef1c <ferror@plt+0x1aeac>  // b.none
  41ef04:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41ef08:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ef0c:	add	x2, x2, #0xbdd
  41ef10:	add	x0, x0, #0x41f
  41ef14:	mov	w1, #0x10                  	// #16
  41ef18:	bl	4122b4 <ferror@plt+0xe244>
  41ef1c:	mov	x0, x20
  41ef20:	bl	416fd4 <ferror@plt+0x12f64>
  41ef24:	ldr	x0, [x19, #160]
  41ef28:	bl	41d19c <ferror@plt+0x1912c>
  41ef2c:	mov	x1, #0x0                   	// #0
  41ef30:	adrp	x0, 41f000 <ferror@plt+0x1af90>
  41ef34:	add	x0, x0, #0x51c
  41ef38:	bl	411f30 <ferror@plt+0xdec0>
  41ef3c:	bl	4261b8 <ferror@plt+0x22148>
  41ef40:	mov	x1, x0
  41ef44:	ldr	x2, [x19, #160]
  41ef48:	mov	x4, #0x0                   	// #0
  41ef4c:	mov	w3, #0x0                   	// #0
  41ef50:	mov	w0, #0x2                   	// #2
  41ef54:	bl	41e668 <ferror@plt+0x1a5f8>
  41ef58:	ldr	x0, [x19, #168]
  41ef5c:	bl	40a588 <ferror@plt+0x6518>
  41ef60:	str	x0, [x19, #208]
  41ef64:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41ef68:	add	x1, x1, #0xc38
  41ef6c:	bl	41bbd8 <ferror@plt+0x17b68>
  41ef70:	cbz	w0, 41ef8c <ferror@plt+0x1af1c>
  41ef74:	ldr	x0, [x19, #208]
  41ef78:	bl	40a588 <ferror@plt+0x6518>
  41ef7c:	mov	x20, x0
  41ef80:	ldr	x0, [x19, #208]
  41ef84:	bl	4110d0 <ferror@plt+0xd060>
  41ef88:	str	x20, [x19, #208]
  41ef8c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41ef90:	add	x0, x0, #0xc3f
  41ef94:	bl	40873c <ferror@plt+0x46cc>
  41ef98:	str	x0, [x19, #216]
  41ef9c:	cbnz	x0, 41efa8 <ferror@plt+0x1af38>
  41efa0:	ldr	x0, [x19, #208]
  41efa4:	str	x0, [x19, #216]
  41efa8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41efac:	add	x0, x0, #0xc4d
  41efb0:	bl	40873c <ferror@plt+0x46cc>
  41efb4:	str	x0, [x19, #224]
  41efb8:	cbnz	x0, 41ed74 <ferror@plt+0x1ad04>
  41efbc:	ldr	x0, [x19, #208]
  41efc0:	str	x0, [x19, #224]
  41efc4:	b	41ed74 <ferror@plt+0x1ad04>
  41efc8:	ubfiz	x22, x21, #3, #32
  41efcc:	ldr	x1, [sp, #96]
  41efd0:	ldr	x27, [x20, x22]
  41efd4:	mov	x0, x27
  41efd8:	bl	403ba0 <strcmp@plt>
  41efdc:	cbnz	w0, 41effc <ferror@plt+0x1af8c>
  41efe0:	mov	w0, #0x5                   	// #5
  41efe4:	bl	411e60 <ferror@plt+0xddf0>
  41efe8:	orr	w0, w0, #0x18
  41efec:	bl	411e60 <ferror@plt+0xddf0>
  41eff0:	str	xzr, [x20, x22]
  41eff4:	add	w21, w21, #0x1
  41eff8:	b	41ee5c <ferror@plt+0x1adec>
  41effc:	mov	x1, x28
  41f000:	mov	x0, x27
  41f004:	bl	403ba0 <strcmp@plt>
  41f008:	cbz	w0, 41f020 <ferror@plt+0x1afb0>
  41f00c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41f010:	mov	x0, x27
  41f014:	add	x1, x1, #0x813
  41f018:	bl	403ba0 <strcmp@plt>
  41f01c:	cbnz	w0, 41f028 <ferror@plt+0x1afb8>
  41f020:	str	wzr, [x23, #28]
  41f024:	b	41eff0 <ferror@plt+0x1af80>
  41f028:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41f02c:	mov	x0, x27
  41f030:	add	x1, x1, #0x816
  41f034:	bl	403ba0 <strcmp@plt>
  41f038:	cbnz	w0, 41f048 <ferror@plt+0x1afd8>
  41f03c:	mov	w0, #0x1                   	// #1
  41f040:	str	w0, [x19, #112]
  41f044:	b	41eff0 <ferror@plt+0x1af80>
  41f048:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41f04c:	mov	x0, x27
  41f050:	add	x1, x1, #0x822
  41f054:	bl	403ba0 <strcmp@plt>
  41f058:	cbnz	w0, 41f068 <ferror@plt+0x1aff8>
  41f05c:	mov	w0, #0x1                   	// #1
  41f060:	str	w0, [x19, #104]
  41f064:	b	41eff0 <ferror@plt+0x1af80>
  41f068:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f06c:	mov	x1, x27
  41f070:	add	x0, x0, #0x828
  41f074:	bl	403ba0 <strcmp@plt>
  41f078:	cbz	w0, 41f094 <ferror@plt+0x1b024>
  41f07c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f080:	mov	x1, x27
  41f084:	add	x0, x0, #0x835
  41f088:	mov	x2, #0xd                   	// #13
  41f08c:	bl	4038e0 <strncmp@plt>
  41f090:	cbnz	w0, 41f0f0 <ferror@plt+0x1b080>
  41f094:	ldrb	w0, [x27, #12]
  41f098:	add	w4, w21, #0x1
  41f09c:	cmp	w0, #0x3d
  41f0a0:	b.ne	41f0c0 <ferror@plt+0x1b050>  // b.any
  41f0a4:	add	x0, x27, #0xd
  41f0a8:	mov	w2, #0x0                   	// #0
  41f0ac:	mov	x1, #0x0                   	// #0
  41f0b0:	bl	41a56c <ferror@plt+0x164fc>
  41f0b4:	str	w0, [x23, #32]
  41f0b8:	str	xzr, [x20, w21, uxtw #3]
  41f0bc:	b	41eff4 <ferror@plt+0x1af84>
  41f0c0:	cmp	w4, w24
  41f0c4:	b.cs	41f0b8 <ferror@plt+0x1b048>  // b.hs, b.nlast
  41f0c8:	str	xzr, [x20, x22]
  41f0cc:	mov	w2, #0x0                   	// #0
  41f0d0:	mov	x1, #0x0                   	// #0
  41f0d4:	str	w4, [sp, #108]
  41f0d8:	ldr	x0, [x20, w4, uxtw #3]
  41f0dc:	bl	41a56c <ferror@plt+0x164fc>
  41f0e0:	str	w0, [x23, #32]
  41f0e4:	ldr	w4, [sp, #108]
  41f0e8:	mov	w21, w4
  41f0ec:	b	41f0b8 <ferror@plt+0x1b048>
  41f0f0:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f0f4:	mov	x1, x27
  41f0f8:	add	x0, x0, #0x843
  41f0fc:	bl	403ba0 <strcmp@plt>
  41f100:	cbz	w0, 41f11c <ferror@plt+0x1b0ac>
  41f104:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f108:	mov	x1, x27
  41f10c:	add	x0, x0, #0x854
  41f110:	mov	x2, #0x11                  	// #17
  41f114:	bl	4038e0 <strncmp@plt>
  41f118:	cbnz	w0, 41f16c <ferror@plt+0x1b0fc>
  41f11c:	ldrb	w0, [x27, #16]
  41f120:	add	w4, w21, #0x1
  41f124:	cmp	w0, #0x3d
  41f128:	b.ne	41f144 <ferror@plt+0x1b0d4>  // b.any
  41f12c:	add	x0, x27, #0x11
  41f130:	mov	w2, #0x0                   	// #0
  41f134:	mov	x1, #0x0                   	// #0
  41f138:	bl	41a56c <ferror@plt+0x164fc>
  41f13c:	str	w0, [x19, #184]
  41f140:	b	41f0b8 <ferror@plt+0x1b048>
  41f144:	cmp	w24, w4
  41f148:	b.ls	41f0b8 <ferror@plt+0x1b048>  // b.plast
  41f14c:	str	xzr, [x20, x22]
  41f150:	mov	w2, #0x0                   	// #0
  41f154:	mov	x1, #0x0                   	// #0
  41f158:	str	w4, [sp, #108]
  41f15c:	ldr	x0, [x20, w4, uxtw #3]
  41f160:	bl	41a56c <ferror@plt+0x164fc>
  41f164:	str	w0, [x19, #184]
  41f168:	b	41f0e4 <ferror@plt+0x1b074>
  41f16c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f170:	mov	x1, x27
  41f174:	add	x0, x0, #0x866
  41f178:	bl	403ba0 <strcmp@plt>
  41f17c:	cbnz	w0, 41f1a0 <ferror@plt+0x1b130>
  41f180:	add	x1, sp, #0x70
  41f184:	mov	w0, #0x1                   	// #1
  41f188:	str	w0, [x19, #100]
  41f18c:	mov	w0, #0x4                   	// #4
  41f190:	stp	xzr, xzr, [sp, #112]
  41f194:	bl	403710 <setrlimit@plt>
  41f198:	bl	412ad4 <ferror@plt+0xea64>
  41f19c:	b	41eff0 <ferror@plt+0x1af80>
  41f1a0:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f1a4:	mov	x1, x27
  41f1a8:	add	x0, x0, #0x878
  41f1ac:	bl	403ba0 <strcmp@plt>
  41f1b0:	cbz	w0, 41f1cc <ferror@plt+0x1b15c>
  41f1b4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f1b8:	mov	x1, x27
  41f1bc:	add	x0, x0, #0x87b
  41f1c0:	mov	x2, #0x3                   	// #3
  41f1c4:	bl	4038e0 <strncmp@plt>
  41f1c8:	cbnz	w0, 41f21c <ferror@plt+0x1b1ac>
  41f1cc:	ldrb	w0, [x27, #2]
  41f1d0:	add	w2, w21, #0x1
  41f1d4:	cmp	w0, #0x3d
  41f1d8:	b.ne	41f1f0 <ferror@plt+0x1b180>  // b.any
  41f1dc:	ldr	x0, [x19, #192]
  41f1e0:	add	x1, x27, #0x3
  41f1e4:	bl	419960 <ferror@plt+0x158f0>
  41f1e8:	str	x0, [x19, #192]
  41f1ec:	b	41f0b8 <ferror@plt+0x1b048>
  41f1f0:	cmp	w24, w2
  41f1f4:	b.ls	41f0b8 <ferror@plt+0x1b048>  // b.plast
  41f1f8:	str	xzr, [x20, x22]
  41f1fc:	ldr	x0, [x19, #192]
  41f200:	str	w2, [sp, #108]
  41f204:	ldr	x1, [x20, w2, uxtw #3]
  41f208:	bl	419960 <ferror@plt+0x158f0>
  41f20c:	str	x0, [x19, #192]
  41f210:	ldr	w2, [sp, #108]
  41f214:	mov	w21, w2
  41f218:	b	41f0b8 <ferror@plt+0x1b048>
  41f21c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f220:	mov	x1, x27
  41f224:	add	x0, x0, #0x87f
  41f228:	bl	403ba0 <strcmp@plt>
  41f22c:	cbz	w0, 41f248 <ferror@plt+0x1b1d8>
  41f230:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f234:	mov	x1, x27
  41f238:	add	x0, x0, #0x882
  41f23c:	mov	x2, #0x3                   	// #3
  41f240:	bl	4038e0 <strncmp@plt>
  41f244:	cbnz	w0, 41f290 <ferror@plt+0x1b220>
  41f248:	ldrb	w0, [x27, #2]
  41f24c:	add	w2, w21, #0x1
  41f250:	cmp	w0, #0x3d
  41f254:	b.ne	41f26c <ferror@plt+0x1b1fc>  // b.any
  41f258:	ldr	x0, [x19, #80]
  41f25c:	add	x1, x27, #0x3
  41f260:	bl	419960 <ferror@plt+0x158f0>
  41f264:	str	x0, [x19, #80]
  41f268:	b	41f0b8 <ferror@plt+0x1b048>
  41f26c:	cmp	w24, w2
  41f270:	b.ls	41f0b8 <ferror@plt+0x1b048>  // b.plast
  41f274:	str	xzr, [x20, x22]
  41f278:	ldr	x0, [x19, #80]
  41f27c:	str	w2, [sp, #108]
  41f280:	ldr	x1, [x20, w2, uxtw #3]
  41f284:	bl	419960 <ferror@plt+0x158f0>
  41f288:	str	x0, [x19, #80]
  41f28c:	b	41f210 <ferror@plt+0x1b1a0>
  41f290:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f294:	mov	x1, x27
  41f298:	add	x0, x0, #0x886
  41f29c:	bl	403ba0 <strcmp@plt>
  41f2a0:	cbz	w0, 41f2bc <ferror@plt+0x1b24c>
  41f2a4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f2a8:	mov	x1, x27
  41f2ac:	add	x0, x0, #0x889
  41f2b0:	mov	x2, #0x3                   	// #3
  41f2b4:	bl	4038e0 <strncmp@plt>
  41f2b8:	cbnz	w0, 41f3c0 <ferror@plt+0x1b350>
  41f2bc:	ldrb	w0, [x27, #2]
  41f2c0:	cmp	w0, #0x3d
  41f2c4:	b.ne	41f2ec <ferror@plt+0x1b27c>  // b.any
  41f2c8:	add	x27, x27, #0x3
  41f2cc:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41f2d0:	mov	x0, x27
  41f2d4:	add	x1, x1, #0x99
  41f2d8:	bl	403ba0 <strcmp@plt>
  41f2dc:	cbnz	w0, 41f314 <ferror@plt+0x1b2a4>
  41f2e0:	mov	w0, #0x1                   	// #1
  41f2e4:	str	w0, [x23, #12]
  41f2e8:	b	41f0b8 <ferror@plt+0x1b048>
  41f2ec:	add	w0, w21, #0x1
  41f2f0:	cmp	w24, w0
  41f2f4:	b.ls	41f308 <ferror@plt+0x1b298>  // b.plast
  41f2f8:	str	xzr, [x20, x22]
  41f2fc:	mov	w21, w0
  41f300:	ldr	x27, [x20, w0, uxtw #3]
  41f304:	b	41f2cc <ferror@plt+0x1b25c>
  41f308:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  41f30c:	add	x27, x3, #0x72e
  41f310:	b	41f2cc <ferror@plt+0x1b25c>
  41f314:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41f318:	mov	x0, x27
  41f31c:	add	x1, x1, #0x88d
  41f320:	bl	403ba0 <strcmp@plt>
  41f324:	cbnz	w0, 41f330 <ferror@plt+0x1b2c0>
  41f328:	str	wzr, [x23, #8]
  41f32c:	b	41f0b8 <ferror@plt+0x1b048>
  41f330:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41f334:	mov	x0, x27
  41f338:	add	x1, x1, #0x892
  41f33c:	bl	403ba0 <strcmp@plt>
  41f340:	cbz	w0, 41f328 <ferror@plt+0x1b2b8>
  41f344:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41f348:	mov	x0, x27
  41f34c:	add	x1, x1, #0x89b
  41f350:	bl	403ba0 <strcmp@plt>
  41f354:	cbnz	w0, 41f364 <ferror@plt+0x1b2f4>
  41f358:	mov	x0, #0x1                   	// #1
  41f35c:	str	x0, [x23, #8]
  41f360:	b	41f0b8 <ferror@plt+0x1b048>
  41f364:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41f368:	mov	x0, x27
  41f36c:	add	x1, x1, #0x8a4
  41f370:	bl	403ba0 <strcmp@plt>
  41f374:	cbnz	w0, 41f384 <ferror@plt+0x1b314>
  41f378:	mov	w0, #0x1                   	// #1
  41f37c:	str	w0, [x23, #24]
  41f380:	b	41f0b8 <ferror@plt+0x1b048>
  41f384:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41f388:	mov	x0, x27
  41f38c:	add	x1, x1, #0x8a1
  41f390:	bl	403ba0 <strcmp@plt>
  41f394:	cbnz	w0, 41f3a0 <ferror@plt+0x1b330>
  41f398:	str	wzr, [x23, #24]
  41f39c:	b	41f0b8 <ferror@plt+0x1b048>
  41f3a0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41f3a4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41f3a8:	mov	x3, x27
  41f3ac:	add	x2, x2, #0x8ae
  41f3b0:	add	x0, x0, #0x41f
  41f3b4:	mov	w1, #0x4                   	// #4
  41f3b8:	bl	4122b4 <ferror@plt+0xe244>
  41f3bc:	b	41f3bc <ferror@plt+0x1b34c>
  41f3c0:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f3c4:	mov	x1, x27
  41f3c8:	add	x0, x0, #0x8c7
  41f3cc:	bl	403ba0 <strcmp@plt>
  41f3d0:	cbz	w0, 41f3e8 <ferror@plt+0x1b378>
  41f3d4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f3d8:	mov	x1, x27
  41f3dc:	add	x0, x0, #0x8ca
  41f3e0:	bl	403ba0 <strcmp@plt>
  41f3e4:	cbnz	w0, 41f3f4 <ferror@plt+0x1b384>
  41f3e8:	mov	x0, #0x100000000           	// #4294967296
  41f3ec:	str	x0, [x23, #16]
  41f3f0:	b	41eff0 <ferror@plt+0x1af80>
  41f3f4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f3f8:	mov	x1, x27
  41f3fc:	add	x0, x0, #0x8d2
  41f400:	bl	403ba0 <strcmp@plt>
  41f404:	cbnz	w0, 41f410 <ferror@plt+0x1b3a0>
  41f408:	mov	x0, #0x1                   	// #1
  41f40c:	b	41f3ec <ferror@plt+0x1b37c>
  41f410:	adrp	x0, 432000 <ferror@plt+0x2df90>
  41f414:	mov	x1, x27
  41f418:	add	x0, x0, #0x956
  41f41c:	bl	403ba0 <strcmp@plt>
  41f420:	cbnz	w0, 41f430 <ferror@plt+0x1b3c0>
  41f424:	mov	w0, #0x1                   	// #1
  41f428:	str	w0, [x19, #200]
  41f42c:	b	41eff0 <ferror@plt+0x1af80>
  41f430:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f434:	mov	x1, x27
  41f438:	add	x0, x0, #0x8dc
  41f43c:	bl	403ba0 <strcmp@plt>
  41f440:	cbz	w0, 41f45c <ferror@plt+0x1b3ec>
  41f444:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f448:	mov	x1, x27
  41f44c:	add	x0, x0, #0x8e3
  41f450:	mov	x2, #0x7                   	// #7
  41f454:	bl	4038e0 <strncmp@plt>
  41f458:	cbnz	w0, 41f494 <ferror@plt+0x1b424>
  41f45c:	ldrb	w0, [x27, #6]
  41f460:	cmp	w0, #0x3d
  41f464:	b.ne	41f474 <ferror@plt+0x1b404>  // b.any
  41f468:	add	x3, x27, #0x7
  41f46c:	str	x3, [x19, #160]
  41f470:	b	41f0b8 <ferror@plt+0x1b048>
  41f474:	add	w0, w21, #0x1
  41f478:	cmp	w24, w0
  41f47c:	b.ls	41f0b8 <ferror@plt+0x1b048>  // b.plast
  41f480:	str	xzr, [x20, x22]
  41f484:	mov	w21, w0
  41f488:	ldr	x1, [x20, w0, uxtw #3]
  41f48c:	str	x1, [x19, #160]
  41f490:	b	41f0b8 <ferror@plt+0x1b048>
  41f494:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f498:	mov	x1, x27
  41f49c:	add	x0, x0, #0x8eb
  41f4a0:	bl	403ba0 <strcmp@plt>
  41f4a4:	cbz	w0, 41f4d0 <ferror@plt+0x1b460>
  41f4a8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f4ac:	mov	x1, x27
  41f4b0:	add	x0, x0, #0x8ee
  41f4b4:	bl	403ba0 <strcmp@plt>
  41f4b8:	cbz	w0, 41f4d0 <ferror@plt+0x1b460>
  41f4bc:	adrp	x0, 435000 <ferror@plt+0x30f90>
  41f4c0:	mov	x1, x27
  41f4c4:	add	x0, x0, #0xc9f
  41f4c8:	bl	403ba0 <strcmp@plt>
  41f4cc:	cbnz	w0, 41eff4 <ferror@plt+0x1af84>
  41f4d0:	ldr	x1, [x20]
  41f4d4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f4d8:	add	x0, x0, #0x8f1
  41f4dc:	bl	403f40 <printf@plt>
  41f4e0:	mov	w0, #0x0                   	// #0
  41f4e4:	bl	4035b0 <exit@plt>
  41f4e8:	ldr	x4, [x2]
  41f4ec:	cbz	x4, 41f514 <ferror@plt+0x1b4a4>
  41f4f0:	str	x4, [x20, w0, uxtw #3]
  41f4f4:	add	w3, w0, #0x1
  41f4f8:	cmp	w1, w3
  41f4fc:	b.cc	41f504 <ferror@plt+0x1b494>  // b.lo, b.ul, b.last
  41f500:	str	xzr, [x2]
  41f504:	add	w1, w1, #0x1
  41f508:	add	x2, x2, #0x8
  41f50c:	mov	w0, w3
  41f510:	b	41ee70 <ferror@plt+0x1ae00>
  41f514:	mov	w3, w0
  41f518:	b	41f504 <ferror@plt+0x1b494>
  41f51c:	stp	x29, x30, [sp, #-192]!
  41f520:	mov	x29, sp
  41f524:	stp	x19, x20, [sp, #16]
  41f528:	mov	x20, x0
  41f52c:	mov	w19, w1
  41f530:	stp	x21, x22, [sp, #32]
  41f534:	mov	x22, x2
  41f538:	stp	x23, x24, [sp, #48]
  41f53c:	mov	x23, x3
  41f540:	cbz	x0, 41f67c <ferror@plt+0x1b60c>
  41f544:	adrp	x0, 435000 <ferror@plt+0x30f90>
  41f548:	mov	w4, #0x2                   	// #2
  41f54c:	add	x0, x0, #0xba0
  41f550:	stp	x20, x0, [sp, #64]
  41f554:	and	w24, w19, #0x2
  41f558:	add	x1, sp, #0x40
  41f55c:	tbz	w19, #1, 41f574 <ferror@plt+0x1b504>
  41f560:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f564:	add	x0, x0, #0xc5d
  41f568:	str	x0, [x1, w4, uxtw #3]
  41f56c:	add	w4, w4, #0x1
  41f570:	mov	w24, #0x1                   	// #1
  41f574:	tbz	w19, #0, 41f588 <ferror@plt+0x1b518>
  41f578:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f57c:	add	x0, x0, #0xc64
  41f580:	str	x0, [x1, w4, uxtw #3]
  41f584:	add	w4, w4, #0x1
  41f588:	tbz	w19, #2, 41f59c <ferror@plt+0x1b52c>
  41f58c:	adrp	x0, 435000 <ferror@plt+0x30f90>
  41f590:	add	x0, x0, #0x812
  41f594:	str	x0, [x1, w4, uxtw #3]
  41f598:	add	w4, w4, #0x1
  41f59c:	tbz	w19, #3, 41f5b0 <ferror@plt+0x1b540>
  41f5a0:	adrp	x0, 435000 <ferror@plt+0x30f90>
  41f5a4:	add	x0, x0, #0x818
  41f5a8:	str	x0, [x1, w4, uxtw #3]
  41f5ac:	add	w4, w4, #0x1
  41f5b0:	tbz	w19, #4, 41f5c4 <ferror@plt+0x1b554>
  41f5b4:	adrp	x0, 435000 <ferror@plt+0x30f90>
  41f5b8:	add	x0, x0, #0x821
  41f5bc:	str	x0, [x1, w4, uxtw #3]
  41f5c0:	add	w4, w4, #0x1
  41f5c4:	tbz	w19, #5, 41f5d8 <ferror@plt+0x1b568>
  41f5c8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f5cc:	add	x0, x0, #0xc6f
  41f5d0:	str	x0, [x1, w4, uxtw #3]
  41f5d4:	add	w4, w4, #0x1
  41f5d8:	tbz	w19, #6, 41f5ec <ferror@plt+0x1b57c>
  41f5dc:	adrp	x0, 435000 <ferror@plt+0x30f90>
  41f5e0:	add	x0, x0, #0x831
  41f5e4:	str	x0, [x1, w4, uxtw #3]
  41f5e8:	add	w4, w4, #0x1
  41f5ec:	tbz	w19, #7, 41f600 <ferror@plt+0x1b590>
  41f5f0:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  41f5f4:	add	x0, x0, #0x745
  41f5f8:	str	x0, [x1, w4, uxtw #3]
  41f5fc:	add	w4, w4, #0x1
  41f600:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f604:	add	x0, x0, #0xf04
  41f608:	str	x0, [x1, w4, uxtw #3]
  41f60c:	add	w0, w4, #0x1
  41f610:	add	w4, w4, #0x2
  41f614:	str	x22, [x1, x0, lsl #3]
  41f618:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  41f61c:	add	x0, x0, #0x72e
  41f620:	str	xzr, [x1, x4, lsl #3]
  41f624:	bl	41b6c0 <ferror@plt+0x17650>
  41f628:	mov	x21, x0
  41f62c:	cmp	w24, #0x0
  41f630:	mov	x4, #0x0                   	// #0
  41f634:	mov	x1, x0
  41f638:	mov	w3, #0x0                   	// #0
  41f63c:	mov	x2, #0x0                   	// #0
  41f640:	mov	w0, #0x9                   	// #9
  41f644:	csinc	w0, w0, wzr, eq  // eq = none
  41f648:	bl	41e668 <ferror@plt+0x1a5f8>
  41f64c:	mov	x3, x23
  41f650:	mov	x2, x22
  41f654:	mov	w1, w19
  41f658:	mov	x0, x20
  41f65c:	bl	411ae0 <ferror@plt+0xda70>
  41f660:	mov	x0, x21
  41f664:	bl	4110d0 <ferror@plt+0xd060>
  41f668:	ldp	x19, x20, [sp, #16]
  41f66c:	ldp	x21, x22, [sp, #32]
  41f670:	ldp	x23, x24, [sp, #48]
  41f674:	ldp	x29, x30, [sp], #192
  41f678:	ret
  41f67c:	mov	w4, #0x0                   	// #0
  41f680:	b	41f554 <ferror@plt+0x1b4e4>
  41f684:	stp	x29, x30, [sp, #-288]!
  41f688:	mov	x29, sp
  41f68c:	str	x19, [sp, #16]
  41f690:	mov	x19, x0
  41f694:	str	q1, [sp, #112]
  41f698:	str	q2, [sp, #128]
  41f69c:	str	q3, [sp, #144]
  41f6a0:	str	q4, [sp, #160]
  41f6a4:	str	q5, [sp, #176]
  41f6a8:	str	q6, [sp, #192]
  41f6ac:	str	q7, [sp, #208]
  41f6b0:	stp	x1, x2, [sp, #232]
  41f6b4:	stp	x3, x4, [sp, #248]
  41f6b8:	stp	x5, x6, [sp, #264]
  41f6bc:	str	x7, [sp, #280]
  41f6c0:	bl	431640 <ferror@plt+0x2d5d0>
  41f6c4:	add	x0, sp, #0x120
  41f6c8:	stp	x0, x0, [sp, #80]
  41f6cc:	add	x0, sp, #0xe0
  41f6d0:	str	x0, [sp, #96]
  41f6d4:	mov	w0, #0xffffffc8            	// #-56
  41f6d8:	str	w0, [sp, #104]
  41f6dc:	mov	w0, #0xffffff90            	// #-112
  41f6e0:	str	w0, [sp, #108]
  41f6e4:	ldp	x0, x1, [sp, #80]
  41f6e8:	stp	x0, x1, [sp, #32]
  41f6ec:	ldp	x0, x1, [sp, #96]
  41f6f0:	stp	x0, x1, [sp, #48]
  41f6f4:	add	x1, sp, #0x20
  41f6f8:	mov	x0, x19
  41f6fc:	str	q0, [sp, #64]
  41f700:	bl	41a1fc <ferror@plt+0x1618c>
  41f704:	add	x4, sp, #0x40
  41f708:	mov	x1, x0
  41f70c:	mov	w3, #0x1                   	// #1
  41f710:	mov	x2, #0x0                   	// #0
  41f714:	mov	x19, x0
  41f718:	mov	w0, #0x7                   	// #7
  41f71c:	bl	41e668 <ferror@plt+0x1a5f8>
  41f720:	mov	x0, x19
  41f724:	bl	4110d0 <ferror@plt+0xd060>
  41f728:	ldr	x19, [sp, #16]
  41f72c:	ldp	x29, x30, [sp], #288
  41f730:	ret
  41f734:	stp	x29, x30, [sp, #-288]!
  41f738:	mov	x29, sp
  41f73c:	str	x19, [sp, #16]
  41f740:	mov	x19, x0
  41f744:	str	q1, [sp, #112]
  41f748:	str	q2, [sp, #128]
  41f74c:	str	q3, [sp, #144]
  41f750:	str	q4, [sp, #160]
  41f754:	str	q5, [sp, #176]
  41f758:	str	q6, [sp, #192]
  41f75c:	str	q7, [sp, #208]
  41f760:	stp	x1, x2, [sp, #232]
  41f764:	stp	x3, x4, [sp, #248]
  41f768:	stp	x5, x6, [sp, #264]
  41f76c:	str	x7, [sp, #280]
  41f770:	bl	431640 <ferror@plt+0x2d5d0>
  41f774:	add	x0, sp, #0x120
  41f778:	stp	x0, x0, [sp, #80]
  41f77c:	add	x0, sp, #0xe0
  41f780:	str	x0, [sp, #96]
  41f784:	mov	w0, #0xffffffc8            	// #-56
  41f788:	str	w0, [sp, #104]
  41f78c:	mov	w0, #0xffffff90            	// #-112
  41f790:	str	w0, [sp, #108]
  41f794:	ldp	x0, x1, [sp, #80]
  41f798:	stp	x0, x1, [sp, #32]
  41f79c:	ldp	x0, x1, [sp, #96]
  41f7a0:	stp	x0, x1, [sp, #48]
  41f7a4:	add	x1, sp, #0x20
  41f7a8:	mov	x0, x19
  41f7ac:	str	q0, [sp, #64]
  41f7b0:	bl	41a1fc <ferror@plt+0x1618c>
  41f7b4:	add	x4, sp, #0x40
  41f7b8:	mov	x1, x0
  41f7bc:	mov	w3, #0x1                   	// #1
  41f7c0:	mov	x2, #0x0                   	// #0
  41f7c4:	mov	x19, x0
  41f7c8:	mov	w0, #0x8                   	// #8
  41f7cc:	bl	41e668 <ferror@plt+0x1a5f8>
  41f7d0:	mov	x0, x19
  41f7d4:	bl	4110d0 <ferror@plt+0xd060>
  41f7d8:	ldr	x19, [sp, #16]
  41f7dc:	ldp	x29, x30, [sp], #288
  41f7e0:	ret
  41f7e4:	stp	x29, x30, [sp, #-288]!
  41f7e8:	mov	x29, sp
  41f7ec:	stp	x1, x2, [sp, #232]
  41f7f0:	add	x1, sp, #0x120
  41f7f4:	stp	x1, x1, [sp, #64]
  41f7f8:	add	x1, sp, #0xe0
  41f7fc:	str	x1, [sp, #80]
  41f800:	mov	w1, #0xffffffc8            	// #-56
  41f804:	str	w1, [sp, #88]
  41f808:	mov	w1, #0xffffff80            	// #-128
  41f80c:	str	w1, [sp, #92]
  41f810:	add	x1, sp, #0x20
  41f814:	stp	x3, x4, [sp, #248]
  41f818:	ldp	x2, x3, [sp, #64]
  41f81c:	stp	x2, x3, [sp, #32]
  41f820:	ldp	x2, x3, [sp, #80]
  41f824:	str	x19, [sp, #16]
  41f828:	stp	x2, x3, [sp, #48]
  41f82c:	str	q0, [sp, #96]
  41f830:	str	q1, [sp, #112]
  41f834:	str	q2, [sp, #128]
  41f838:	str	q3, [sp, #144]
  41f83c:	str	q4, [sp, #160]
  41f840:	str	q5, [sp, #176]
  41f844:	str	q6, [sp, #192]
  41f848:	str	q7, [sp, #208]
  41f84c:	stp	x5, x6, [sp, #264]
  41f850:	str	x7, [sp, #280]
  41f854:	bl	41a1fc <ferror@plt+0x1618c>
  41f858:	mov	x1, x0
  41f85c:	mov	x4, #0x0                   	// #0
  41f860:	mov	w3, #0x0                   	// #0
  41f864:	mov	x2, #0x0                   	// #0
  41f868:	mov	x19, x0
  41f86c:	mov	w0, #0x9                   	// #9
  41f870:	bl	41e668 <ferror@plt+0x1a5f8>
  41f874:	mov	x0, x19
  41f878:	bl	4110d0 <ferror@plt+0xd060>
  41f87c:	ldr	x19, [sp, #16]
  41f880:	ldp	x29, x30, [sp], #288
  41f884:	ret
  41f888:	stp	x29, x30, [sp, #-48]!
  41f88c:	mov	x29, sp
  41f890:	stp	x19, x20, [sp, #16]
  41f894:	mov	x20, x0
  41f898:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41f89c:	stp	x21, x22, [sp, #32]
  41f8a0:	ldr	x19, [x0, #3704]
  41f8a4:	cbz	x19, 41f8b8 <ferror@plt+0x1b848>
  41f8a8:	cbnz	x20, 41f8e4 <ferror@plt+0x1b874>
  41f8ac:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41f8b0:	add	x2, x2, #0xc8d
  41f8b4:	b	41f8c0 <ferror@plt+0x1b850>
  41f8b8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41f8bc:	add	x2, x2, #0xc77
  41f8c0:	ldp	x19, x20, [sp, #16]
  41f8c4:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41f8c8:	ldp	x21, x22, [sp, #32]
  41f8cc:	add	x1, x1, #0xd8
  41f8d0:	ldp	x29, x30, [sp], #48
  41f8d4:	add	x1, x1, #0x199
  41f8d8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41f8dc:	add	x0, x0, #0x41f
  41f8e0:	b	412328 <ferror@plt+0xe2b8>
  41f8e4:	mov	x0, x19
  41f8e8:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41f8ec:	add	x1, x1, #0x3d7
  41f8f0:	bl	403eb0 <strstr@plt>
  41f8f4:	mov	x21, x0
  41f8f8:	cbz	x0, 41f94c <ferror@plt+0x1b8dc>
  41f8fc:	sub	x1, x0, x19
  41f900:	mov	x0, x19
  41f904:	bl	41a118 <ferror@plt+0x160a8>
  41f908:	mov	x22, x0
  41f90c:	add	x2, x21, #0x2
  41f910:	mov	x1, x20
  41f914:	mov	x3, #0x0                   	// #0
  41f918:	bl	41a2ac <ferror@plt+0x1623c>
  41f91c:	mov	x19, x0
  41f920:	mov	x0, x22
  41f924:	bl	4110d0 <ferror@plt+0xd060>
  41f928:	mov	x1, x19
  41f92c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f930:	add	x0, x0, #0xca5
  41f934:	bl	41f7e4 <ferror@plt+0x1b774>
  41f938:	mov	x0, x19
  41f93c:	ldp	x19, x20, [sp, #16]
  41f940:	ldp	x21, x22, [sp, #32]
  41f944:	ldp	x29, x30, [sp], #48
  41f948:	b	4110d0 <ferror@plt+0xd060>
  41f94c:	mov	x2, x20
  41f950:	mov	x1, x19
  41f954:	ldp	x19, x20, [sp, #16]
  41f958:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41f95c:	ldp	x21, x22, [sp, #32]
  41f960:	add	x0, x0, #0xcb7
  41f964:	ldp	x29, x30, [sp], #48
  41f968:	b	41f7e4 <ferror@plt+0x1b774>
  41f96c:	stp	x29, x30, [sp, #-224]!
  41f970:	mov	x29, sp
  41f974:	stp	x19, x20, [sp, #16]
  41f978:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  41f97c:	add	x20, x20, #0x7e0
  41f980:	stp	x25, x26, [sp, #64]
  41f984:	mov	x25, x0
  41f988:	ldr	x0, [x20, #40]
  41f98c:	stp	x21, x22, [sp, #32]
  41f990:	stp	x23, x24, [sp, #48]
  41f994:	stp	x27, x28, [sp, #80]
  41f998:	str	x0, [sp, #104]
  41f99c:	cbz	x25, 41faa8 <ferror@plt+0x1ba38>
  41f9a0:	mov	x23, x1
  41f9a4:	mov	x4, #0x0                   	// #0
  41f9a8:	ldr	x1, [x25]
  41f9ac:	mov	w3, #0x0                   	// #0
  41f9b0:	mov	x2, #0x0                   	// #0
  41f9b4:	mov	w0, #0xa                   	// #10
  41f9b8:	bl	41e668 <ferror@plt+0x1a5f8>
  41f9bc:	ldrb	w0, [x23]
  41f9c0:	cmp	w0, #0x2f
  41f9c4:	b.eq	41fae8 <ferror@plt+0x1ba78>  // b.none
  41f9c8:	mov	x0, x23
  41f9cc:	bl	403580 <strlen@plt>
  41f9d0:	mov	w1, #0x2f                  	// #47
  41f9d4:	mov	x22, x0
  41f9d8:	mov	x0, x23
  41f9dc:	bl	403d10 <strchr@plt>
  41f9e0:	mov	x27, x0
  41f9e4:	cbz	x0, 41f9f8 <ferror@plt+0x1b988>
  41f9e8:	sub	x0, x0, x23
  41f9ec:	and	x1, x22, #0xffffffff
  41f9f0:	cmp	x0, w22, uxtw
  41f9f4:	csel	x22, x0, x1, le
  41f9f8:	ldr	x2, [x25]
  41f9fc:	ldrb	w0, [x2]
  41fa00:	cbnz	w0, 41faf0 <ferror@plt+0x1ba80>
  41fa04:	ldr	x0, [x20, #40]
  41fa08:	bl	41a07c <ferror@plt+0x1600c>
  41fa0c:	str	x0, [x20, #40]
  41fa10:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  41fa14:	ldr	x0, [x25, #16]
  41fa18:	add	x19, x19, #0xe40
  41fa1c:	mov	w24, #0x0                   	// #0
  41fa20:	bl	419be8 <ferror@plt+0x15b78>
  41fa24:	bl	419bf4 <ferror@plt+0x15b84>
  41fa28:	str	x0, [sp, #96]
  41fa2c:	str	x0, [sp, #112]
  41fa30:	add	x0, x19, #0x40
  41fa34:	str	x0, [sp, #128]
  41fa38:	ldr	x0, [sp, #96]
  41fa3c:	cbnz	x0, 41fb08 <ferror@plt+0x1ba98>
  41fa40:	ldr	x0, [sp, #112]
  41fa44:	bl	419944 <ferror@plt+0x158d4>
  41fa48:	ldr	x0, [x25, #8]
  41fa4c:	bl	419be8 <ferror@plt+0x15b78>
  41fa50:	bl	419bf4 <ferror@plt+0x15b84>
  41fa54:	mov	x19, x0
  41fa58:	cmp	x27, #0x0
  41fa5c:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  41fa60:	add	x0, x0, #0x72e
  41fa64:	mov	x21, x19
  41fa68:	csel	x27, x27, x0, ne  // ne = any
  41fa6c:	cbnz	x21, 41fe38 <ferror@plt+0x1bdc8>
  41fa70:	mov	x0, x19
  41fa74:	bl	419944 <ferror@plt+0x158d4>
  41fa78:	ldr	x0, [x20, #40]
  41fa7c:	bl	4110d0 <ferror@plt+0xd060>
  41fa80:	ldr	x1, [x25]
  41fa84:	mov	x4, #0x0                   	// #0
  41fa88:	ldr	x0, [sp, #104]
  41fa8c:	mov	w3, #0x0                   	// #0
  41fa90:	mov	x2, #0x0                   	// #0
  41fa94:	str	x0, [x20, #40]
  41fa98:	mov	w0, #0xb                   	// #11
  41fa9c:	bl	41e668 <ferror@plt+0x1a5f8>
  41faa0:	mov	w0, w24
  41faa4:	b	41facc <ferror@plt+0x1ba5c>
  41faa8:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41faac:	add	x1, x1, #0xd8
  41fab0:	add	x1, x1, #0x1a4
  41fab4:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41fab8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41fabc:	add	x2, x2, #0x4bc
  41fac0:	add	x0, x0, #0x41f
  41fac4:	bl	412328 <ferror@plt+0xe2b8>
  41fac8:	mov	w0, #0xffffffff            	// #-1
  41facc:	ldp	x19, x20, [sp, #16]
  41fad0:	ldp	x21, x22, [sp, #32]
  41fad4:	ldp	x23, x24, [sp, #48]
  41fad8:	ldp	x25, x26, [sp, #64]
  41fadc:	ldp	x27, x28, [sp, #80]
  41fae0:	ldp	x29, x30, [sp], #224
  41fae4:	ret
  41fae8:	add	x23, x23, #0x1
  41faec:	b	41f9bc <ferror@plt+0x1b94c>
  41faf0:	ldr	x0, [sp, #104]
  41faf4:	mov	x3, #0x0                   	// #0
  41faf8:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  41fafc:	add	x1, x1, #0x773
  41fb00:	bl	41a2ac <ferror@plt+0x1623c>
  41fb04:	b	41fa0c <ferror@plt+0x1b99c>
  41fb08:	ldr	x0, [sp, #96]
  41fb0c:	ldr	x21, [x0]
  41fb10:	cbz	w22, 41fbb0 <ferror@plt+0x1bb40>
  41fb14:	ldr	x0, [x21]
  41fb18:	bl	403580 <strlen@plt>
  41fb1c:	cmp	x27, #0x0
  41fb20:	ccmp	w22, w0, #0x0, eq  // eq = none
  41fb24:	b.ne	41fc28 <ferror@plt+0x1bbb8>  // b.any
  41fb28:	ldr	x1, [x21]
  41fb2c:	mov	w2, w0
  41fb30:	mov	x0, x23
  41fb34:	bl	4038e0 <strncmp@plt>
  41fb38:	mov	w26, w0
  41fb3c:	cbnz	w0, 41fc28 <ferror@plt+0x1bbb8>
  41fb40:	ldr	x0, [x20, #40]
  41fb44:	str	x0, [sp, #120]
  41fb48:	ldr	x0, [x19, #56]
  41fb4c:	bl	41a07c <ferror@plt+0x1600c>
  41fb50:	str	x0, [sp, #136]
  41fb54:	ldr	x0, [x19, #232]
  41fb58:	str	x0, [sp, #144]
  41fb5c:	add	x0, sp, #0xa8
  41fb60:	str	x0, [x19, #232]
  41fb64:	ldr	x2, [x21]
  41fb68:	mov	x3, #0x0                   	// #0
  41fb6c:	ldr	x0, [sp, #120]
  41fb70:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  41fb74:	add	x1, x1, #0x773
  41fb78:	str	xzr, [sp, #168]
  41fb7c:	bl	41a2ac <ferror@plt+0x1623c>
  41fb80:	mov	x28, x0
  41fb84:	adrp	x1, 437000 <ferror@plt+0x32f90>
  41fb88:	add	x1, x1, #0xccb
  41fb8c:	str	x0, [x20, #40]
  41fb90:	bl	403eb0 <strstr@plt>
  41fb94:	cbz	x0, 41fc38 <ferror@plt+0x1bbc8>
  41fb98:	ldr	x2, [x19, #192]
  41fb9c:	cbnz	x2, 41fbb8 <ferror@plt+0x1bb48>
  41fba0:	ldr	w0, [x20, #16]
  41fba4:	cbnz	w0, 41fbd8 <ferror@plt+0x1bb68>
  41fba8:	mov	w26, #0x0                   	// #0
  41fbac:	b	41fbe8 <ferror@plt+0x1bb78>
  41fbb0:	mov	w0, #0x0                   	// #0
  41fbb4:	b	41fb1c <ferror@plt+0x1baac>
  41fbb8:	ldr	x1, [x2]
  41fbbc:	mov	x0, x28
  41fbc0:	str	x2, [sp, #152]
  41fbc4:	bl	403ba0 <strcmp@plt>
  41fbc8:	cbz	w0, 41fc38 <ferror@plt+0x1bbc8>
  41fbcc:	ldr	x2, [sp, #152]
  41fbd0:	ldr	x2, [x2, #8]
  41fbd4:	b	41fb9c <ferror@plt+0x1bb2c>
  41fbd8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41fbdc:	mov	x1, x28
  41fbe0:	add	x0, x0, #0xcd7
  41fbe4:	bl	4127e4 <ferror@plt+0xe774>
  41fbe8:	ldr	x0, [sp, #168]
  41fbec:	adrp	x1, 411000 <ferror@plt+0xcf90>
  41fbf0:	add	x1, x1, #0xd0
  41fbf4:	bl	419ebc <ferror@plt+0x15e4c>
  41fbf8:	ldr	x0, [sp, #144]
  41fbfc:	str	x0, [x19, #232]
  41fc00:	ldr	x0, [x20, #40]
  41fc04:	bl	4110d0 <ferror@plt+0xd060>
  41fc08:	ldr	x0, [sp, #120]
  41fc0c:	str	x0, [x20, #40]
  41fc10:	ldr	x0, [x19, #56]
  41fc14:	bl	4110d0 <ferror@plt+0xd060>
  41fc18:	cmp	w26, #0x0
  41fc1c:	cinc	w24, w24, ne  // ne = any
  41fc20:	ldr	x0, [sp, #136]
  41fc24:	str	x0, [x19, #56]
  41fc28:	ldr	x0, [sp, #96]
  41fc2c:	ldr	x0, [x0, #8]
  41fc30:	str	x0, [sp, #96]
  41fc34:	b	41fa38 <ferror@plt+0x1b9c8>
  41fc38:	ldr	w0, [x19, #108]
  41fc3c:	ldr	w1, [x19, #184]
  41fc40:	add	w0, w0, #0x1
  41fc44:	str	w0, [x19, #108]
  41fc48:	cmp	w0, w1
  41fc4c:	b.hi	41fc6c <ferror@plt+0x1bbfc>  // b.pmore
  41fc50:	mov	x1, x28
  41fc54:	mov	x4, #0x0                   	// #0
  41fc58:	mov	w3, #0x0                   	// #0
  41fc5c:	mov	x2, #0x0                   	// #0
  41fc60:	mov	w0, #0x4                   	// #4
  41fc64:	bl	41e668 <ferror@plt+0x1a5f8>
  41fc68:	b	41fbe8 <ferror@plt+0x1bb78>
  41fc6c:	ldr	w0, [x19, #200]
  41fc70:	cbz	w0, 41fc9c <ferror@plt+0x1bc2c>
  41fc74:	mov	x1, x28
  41fc78:	adrp	x0, 437000 <ferror@plt+0x32f90>
  41fc7c:	add	x0, x0, #0xd33
  41fc80:	bl	4127e4 <ferror@plt+0xe774>
  41fc84:	mov	x4, #0x0                   	// #0
  41fc88:	mov	w3, #0x0                   	// #0
  41fc8c:	mov	x2, #0x0                   	// #0
  41fc90:	mov	w0, #0x3                   	// #3
  41fc94:	ldr	x1, [x20, #40]
  41fc98:	b	41fc64 <ferror@plt+0x1bbf4>
  41fc9c:	bl	421164 <ferror@plt+0x1d0f4>
  41fca0:	mov	x28, x0
  41fca4:	ldr	x1, [x20, #40]
  41fca8:	mov	x4, #0x0                   	// #0
  41fcac:	mov	w3, #0x0                   	// #0
  41fcb0:	mov	x2, #0x0                   	// #0
  41fcb4:	mov	w0, #0x5                   	// #5
  41fcb8:	bl	41e668 <ferror@plt+0x1a5f8>
  41fcbc:	str	wzr, [x20]
  41fcc0:	str	wzr, [x19, #96]
  41fcc4:	dmb	ish
  41fcc8:	ldr	x0, [x19, #64]
  41fccc:	ldr	x2, [sp, #128]
  41fcd0:	ldxr	x1, [x2]
  41fcd4:	cmp	x1, x0
  41fcd8:	b.ne	41fce4 <ferror@plt+0x1bc74>  // b.any
  41fcdc:	stlxr	w3, xzr, [x2]
  41fce0:	cbnz	w3, 41fcd0 <ferror@plt+0x1bc60>
  41fce4:	dmb	ish
  41fce8:	b.ne	41fcc4 <ferror@plt+0x1bc54>  // b.any
  41fcec:	cbz	x0, 41fcf4 <ferror@plt+0x1bc84>
  41fcf0:	bl	4110d0 <ferror@plt+0xd060>
  41fcf4:	mov	x1, #0x0                   	// #0
  41fcf8:	mov	x0, #0x0                   	// #0
  41fcfc:	bl	411f90 <ferror@plt+0xdf20>
  41fd00:	mov	x0, x28
  41fd04:	bl	4211c4 <ferror@plt+0x1d154>
  41fd08:	ldr	w0, [x21, #8]
  41fd0c:	cbz	w0, 41fe0c <ferror@plt+0x1bd9c>
  41fd10:	mov	w0, w0
  41fd14:	bl	410fec <ferror@plt+0xcf7c>
  41fd18:	mov	x26, x0
  41fd1c:	ldr	x0, [x19, #160]
  41fd20:	bl	41d19c <ferror@plt+0x1912c>
  41fd24:	ldr	x2, [x21, #16]
  41fd28:	cbz	x2, 41fd38 <ferror@plt+0x1bcc8>
  41fd2c:	ldr	x1, [x21, #40]
  41fd30:	mov	x0, x26
  41fd34:	blr	x2
  41fd38:	ldr	x2, [x21, #24]
  41fd3c:	mov	x0, x26
  41fd40:	ldr	x1, [x21, #40]
  41fd44:	blr	x2
  41fd48:	bl	41d648 <ferror@plt+0x195d8>
  41fd4c:	ldr	x1, [x19, #88]
  41fd50:	cbnz	x1, 41fe14 <ferror@plt+0x1bda4>
  41fd54:	ldr	x2, [x21, #32]
  41fd58:	cbz	x2, 41fd68 <ferror@plt+0x1bcf8>
  41fd5c:	ldr	x1, [x21, #40]
  41fd60:	mov	x0, x26
  41fd64:	blr	x2
  41fd68:	ldr	w0, [x21, #8]
  41fd6c:	cbz	w0, 41fd78 <ferror@plt+0x1bd08>
  41fd70:	mov	x0, x26
  41fd74:	bl	4110d0 <ferror@plt+0xd060>
  41fd78:	mov	x0, x28
  41fd7c:	bl	421218 <ferror@plt+0x1d1a8>
  41fd80:	mov	w0, #0x2                   	// #2
  41fd84:	ldr	w26, [x20]
  41fd88:	str	w0, [x20]
  41fd8c:	mov	w0, w26
  41fd90:	bl	4312e4 <ferror@plt+0x2d274>
  41fd94:	str	q0, [sp, #176]
  41fd98:	ldr	w0, [x19, #96]
  41fd9c:	bl	431340 <ferror@plt+0x2d2d0>
  41fda0:	str	q0, [sp, #192]
  41fda4:	mov	x0, x28
  41fda8:	mov	x1, #0x0                   	// #0
  41fdac:	bl	421350 <ferror@plt+0x1d2e0>
  41fdb0:	bl	431640 <ferror@plt+0x2d5d0>
  41fdb4:	str	q0, [sp, #208]
  41fdb8:	ldr	x1, [x20, #40]
  41fdbc:	add	x4, sp, #0xb0
  41fdc0:	ldr	x2, [x19, #64]
  41fdc4:	mov	w3, #0x3                   	// #3
  41fdc8:	mov	w0, #0x6                   	// #6
  41fdcc:	bl	41e668 <ferror@plt+0x1a5f8>
  41fdd0:	dmb	ish
  41fdd4:	ldr	x0, [x19, #64]
  41fdd8:	ldr	x2, [sp, #128]
  41fddc:	ldxr	x1, [x2]
  41fde0:	cmp	x1, x0
  41fde4:	b.ne	41fdf0 <ferror@plt+0x1bd80>  // b.any
  41fde8:	stlxr	w3, xzr, [x2]
  41fdec:	cbnz	w3, 41fddc <ferror@plt+0x1bd6c>
  41fdf0:	dmb	ish
  41fdf4:	b.ne	41fdd0 <ferror@plt+0x1bd60>  // b.any
  41fdf8:	cbz	x0, 41fe00 <ferror@plt+0x1bd90>
  41fdfc:	bl	4110d0 <ferror@plt+0xd060>
  41fe00:	mov	x0, x28
  41fe04:	bl	4211a0 <ferror@plt+0x1d130>
  41fe08:	b	41fbe8 <ferror@plt+0x1bb78>
  41fe0c:	ldr	x26, [x21, #40]
  41fe10:	b	41fd1c <ferror@plt+0x1bcac>
  41fe14:	ldp	x0, x2, [x1]
  41fe18:	str	x0, [x19, #88]
  41fe1c:	ldr	x0, [x1, #16]
  41fe20:	str	x1, [sp, #152]
  41fe24:	blr	x2
  41fe28:	ldr	x1, [sp, #152]
  41fe2c:	mov	x0, #0x18                  	// #24
  41fe30:	bl	419388 <ferror@plt+0x15318>
  41fe34:	b	41fd4c <ferror@plt+0x1bcdc>
  41fe38:	ldr	x26, [x21]
  41fe3c:	cbz	w22, 41fe68 <ferror@plt+0x1bdf8>
  41fe40:	ldr	x28, [x26]
  41fe44:	mov	x0, x28
  41fe48:	bl	403580 <strlen@plt>
  41fe4c:	cmp	w22, w0
  41fe50:	b.ne	41fe78 <ferror@plt+0x1be08>  // b.any
  41fe54:	mov	w2, w0
  41fe58:	mov	x1, x28
  41fe5c:	mov	x0, x23
  41fe60:	bl	4038e0 <strncmp@plt>
  41fe64:	cbnz	w0, 41fe78 <ferror@plt+0x1be08>
  41fe68:	mov	x1, x27
  41fe6c:	mov	x0, x26
  41fe70:	bl	41f96c <ferror@plt+0x1b8fc>
  41fe74:	add	w24, w24, w0
  41fe78:	ldr	x21, [x21, #8]
  41fe7c:	b	41fa6c <ferror@plt+0x1b9fc>
  41fe80:	stp	x29, x30, [sp, #-80]!
  41fe84:	mov	x29, sp
  41fe88:	stp	x23, x24, [sp, #48]
  41fe8c:	mov	x23, x0
  41fe90:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41fe94:	add	x0, x0, #0x7e0
  41fe98:	stp	x19, x20, [sp, #16]
  41fe9c:	stp	x21, x22, [sp, #32]
  41fea0:	ldr	w1, [x0, #4]
  41fea4:	str	x25, [sp, #64]
  41fea8:	cbz	w1, 41fee8 <ferror@plt+0x1be78>
  41feac:	ldr	w1, [x0, #48]
  41feb0:	cmp	w1, #0x1
  41feb4:	b.ne	41ff24 <ferror@plt+0x1beb4>  // b.any
  41feb8:	str	wzr, [x0, #48]
  41febc:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  41fec0:	ldr	x0, [x0, #3840]
  41fec4:	cbz	x0, 41ff30 <ferror@plt+0x1bec0>
  41fec8:	bl	419be8 <ferror@plt+0x15b78>
  41fecc:	adrp	x24, 46f000 <ferror@plt+0x6af90>
  41fed0:	mov	x19, x0
  41fed4:	add	x24, x24, #0x72e
  41fed8:	mov	w20, #0x0                   	// #0
  41fedc:	cbnz	x19, 41ff44 <ferror@plt+0x1bed4>
  41fee0:	mov	w0, w20
  41fee4:	b	41ff0c <ferror@plt+0x1be9c>
  41fee8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41feec:	add	x2, x2, #0xcec
  41fef0:	adrp	x1, 438000 <ferror@plt+0x33f90>
  41fef4:	add	x1, x1, #0xd8
  41fef8:	add	x1, x1, #0x1be
  41fefc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  41ff00:	add	x0, x0, #0x41f
  41ff04:	bl	412328 <ferror@plt+0xe2b8>
  41ff08:	mov	w0, #0xffffffff            	// #-1
  41ff0c:	ldp	x19, x20, [sp, #16]
  41ff10:	ldp	x21, x22, [sp, #32]
  41ff14:	ldp	x23, x24, [sp, #48]
  41ff18:	ldr	x25, [sp, #64]
  41ff1c:	ldp	x29, x30, [sp], #80
  41ff20:	ret
  41ff24:	adrp	x2, 437000 <ferror@plt+0x32f90>
  41ff28:	add	x2, x2, #0xd11
  41ff2c:	b	41fef0 <ferror@plt+0x1be80>
  41ff30:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  41ff34:	mov	x0, #0x0                   	// #0
  41ff38:	add	x1, x1, #0x72e
  41ff3c:	bl	419960 <ferror@plt+0x158f0>
  41ff40:	b	41fecc <ferror@plt+0x1be5c>
  41ff44:	ldr	x0, [x23]
  41ff48:	ldr	x22, [x19]
  41ff4c:	bl	403580 <strlen@plt>
  41ff50:	mov	x25, x0
  41ff54:	mov	x1, x19
  41ff58:	mov	x0, x19
  41ff5c:	bl	419b0c <ferror@plt+0x15a9c>
  41ff60:	mov	x19, x0
  41ff64:	ldrb	w0, [x22]
  41ff68:	cmp	w0, #0x2f
  41ff6c:	b.eq	41ff88 <ferror@plt+0x1bf18>  // b.none
  41ff70:	cbnz	w25, 41ff90 <ferror@plt+0x1bf20>
  41ff74:	mov	x1, x22
  41ff78:	mov	x0, x23
  41ff7c:	bl	41f96c <ferror@plt+0x1b8fc>
  41ff80:	add	w20, w20, w0
  41ff84:	b	41fedc <ferror@plt+0x1be6c>
  41ff88:	add	x22, x22, #0x1
  41ff8c:	b	41ff64 <ferror@plt+0x1bef4>
  41ff90:	mov	w1, #0x2f                  	// #47
  41ff94:	mov	x0, x22
  41ff98:	bl	403d10 <strchr@plt>
  41ff9c:	mov	x21, x0
  41ffa0:	mov	x0, x22
  41ffa4:	bl	403580 <strlen@plt>
  41ffa8:	mov	x1, x0
  41ffac:	cbz	x21, 41ffc0 <ferror@plt+0x1bf50>
  41ffb0:	sub	x0, x21, x22
  41ffb4:	and	x2, x1, #0xffffffff
  41ffb8:	cmp	x0, w1, uxtw
  41ffbc:	csel	x1, x0, x2, le
  41ffc0:	cmp	w1, #0x0
  41ffc4:	ccmp	w1, w25, #0x4, ne  // ne = any
  41ffc8:	b.ne	41fedc <ferror@plt+0x1be6c>  // b.any
  41ffcc:	ldr	x1, [x23]
  41ffd0:	mov	w2, w25
  41ffd4:	mov	x0, x22
  41ffd8:	bl	4038e0 <strncmp@plt>
  41ffdc:	cbnz	w0, 41fedc <ferror@plt+0x1be6c>
  41ffe0:	cmp	x21, #0x0
  41ffe4:	csel	x21, x21, x24, ne  // ne = any
  41ffe8:	mov	x1, x21
  41ffec:	b	41ff78 <ferror@plt+0x1bf08>
  41fff0:	stp	x29, x30, [sp, #-16]!
  41fff4:	mov	x29, sp
  41fff8:	bl	41dc90 <ferror@plt+0x19c20>
  41fffc:	ldp	x29, x30, [sp], #16
  420000:	b	41fe80 <ferror@plt+0x1be10>
  420004:	sub	sp, sp, #0x70
  420008:	stp	x29, x30, [sp, #32]
  42000c:	add	x29, sp, #0x20
  420010:	stp	x19, x20, [sp, #48]
  420014:	mov	x19, x0
  420018:	stp	x21, x22, [sp, #64]
  42001c:	mov	x22, x1
  420020:	mov	x21, x3
  420024:	cbnz	x4, 420108 <ferror@plt+0x1c098>
  420028:	adrp	x20, 435000 <ferror@plt+0x30f90>
  42002c:	add	x20, x20, #0x986
  420030:	mov	w3, w2
  420034:	add	x0, sp, #0x50
  420038:	adrp	x2, 435000 <ferror@plt+0x30f90>
  42003c:	mov	x1, #0x20                  	// #32
  420040:	add	x2, x2, #0x967
  420044:	bl	427174 <ferror@plt+0x23104>
  420048:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  42004c:	add	x2, x2, #0x72e
  420050:	cbnz	x19, 420110 <ferror@plt+0x1c0a0>
  420054:	mov	x19, x2
  420058:	mov	x1, x2
  42005c:	ldrb	w0, [x21]
  420060:	adrp	x6, 435000 <ferror@plt+0x30f90>
  420064:	add	x6, x6, #0x984
  420068:	mov	x7, x21
  42006c:	cmp	w0, #0x0
  420070:	add	x5, sp, #0x50
  420074:	csel	x2, x6, x2, ne  // ne = any
  420078:	mov	x4, x6
  42007c:	mov	x3, x22
  420080:	adrp	x0, 435000 <ferror@plt+0x30f90>
  420084:	add	x0, x0, #0x85d
  420088:	stp	x2, x0, [sp]
  42008c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  420090:	add	x2, x2, #0xd29
  420094:	stp	x20, xzr, [sp, #16]
  420098:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  42009c:	add	x20, x20, #0xe40
  4200a0:	mov	x0, x19
  4200a4:	bl	41a2ac <ferror@plt+0x1623c>
  4200a8:	mov	x1, x0
  4200ac:	mov	x19, x0
  4200b0:	adrp	x0, 437000 <ferror@plt+0x32f90>
  4200b4:	add	x0, x0, #0xd30
  4200b8:	bl	412964 <ferror@plt+0xe8f4>
  4200bc:	ldr	x0, [x20, #240]
  4200c0:	cbz	x0, 4200c8 <ferror@plt+0x1c058>
  4200c4:	bl	403c60 <free@plt>
  4200c8:	mov	x0, x19
  4200cc:	bl	403580 <strlen@plt>
  4200d0:	add	x0, x0, #0x1
  4200d4:	bl	403840 <malloc@plt>
  4200d8:	mov	x1, x19
  4200dc:	str	x0, [x20, #240]
  4200e0:	bl	403da0 <strcpy@plt>
  4200e4:	mov	x1, x19
  4200e8:	mov	x4, #0x0                   	// #0
  4200ec:	mov	w3, #0x0                   	// #0
  4200f0:	mov	x2, #0x0                   	// #0
  4200f4:	mov	w0, #0x1                   	// #1
  4200f8:	bl	41e668 <ferror@plt+0x1a5f8>
  4200fc:	mov	x0, x19
  420100:	bl	4110d0 <ferror@plt+0xd060>
  420104:	bl	411e40 <ferror@plt+0xddd0>
  420108:	mov	x20, x4
  42010c:	b	420030 <ferror@plt+0x1bfc0>
  420110:	ldrb	w1, [x19]
  420114:	adrp	x0, 435000 <ferror@plt+0x30f90>
  420118:	add	x0, x0, #0x984
  42011c:	cmp	w1, #0x0
  420120:	csel	x1, x0, x2, ne  // ne = any
  420124:	b	42005c <ferror@plt+0x1bfec>
  420128:	stp	x29, x30, [sp, #-48]!
  42012c:	mov	x29, sp
  420130:	stp	x19, x20, [sp, #16]
  420134:	mov	x19, x0
  420138:	mov	x20, x1
  42013c:	stp	x21, x22, [sp, #32]
  420140:	mov	w21, w2
  420144:	mov	x22, x3
  420148:	cbnz	x4, 420170 <ferror@plt+0x1c100>
  42014c:	adrp	x0, 435000 <ferror@plt+0x30f90>
  420150:	add	x0, x0, #0x986
  420154:	bl	41a07c <ferror@plt+0x1600c>
  420158:	mov	x4, x0
  42015c:	mov	x3, x22
  420160:	mov	w2, w21
  420164:	mov	x1, x20
  420168:	mov	x0, x19
  42016c:	bl	420004 <ferror@plt+0x1bf94>
  420170:	mov	x1, x4
  420174:	mov	x3, #0x0                   	// #0
  420178:	adrp	x2, 436000 <ferror@plt+0x31f90>
  42017c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  420180:	add	x2, x2, #0x8e6
  420184:	add	x0, x0, #0xd37
  420188:	bl	41a2ac <ferror@plt+0x1623c>
  42018c:	b	420158 <ferror@plt+0x1c0e8>
  420190:	sub	sp, sp, #0xf0
  420194:	tst	w2, #0x380
  420198:	stp	x29, x30, [sp, #32]
  42019c:	add	x29, sp, #0x20
  4201a0:	stp	x19, x20, [sp, #48]
  4201a4:	stp	x21, x22, [sp, #64]
  4201a8:	stp	x23, x24, [sp, #80]
  4201ac:	str	xzr, [sp, #104]
  4201b0:	b.ne	4201f0 <ferror@plt+0x1c180>  // b.any
  4201b4:	mov	x20, x0
  4201b8:	mov	x24, x1
  4201bc:	mov	w21, w2
  4201c0:	bl	41dc90 <ferror@plt+0x19c20>
  4201c4:	mov	x1, x20
  4201c8:	bl	41d0ec <ferror@plt+0x1907c>
  4201cc:	cbnz	w0, 42021c <ferror@plt+0x1c1ac>
  4201d0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  4201d4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4201d8:	mov	x3, x20
  4201dc:	add	x2, x2, #0xdb5
  4201e0:	add	x0, x0, #0x41f
  4201e4:	mov	w1, #0x4                   	// #4
  4201e8:	bl	4122b4 <ferror@plt+0xe244>
  4201ec:	b	4201ec <ferror@plt+0x1c17c>
  4201f0:	adrp	x3, 438000 <ferror@plt+0x33f90>
  4201f4:	add	x3, x3, #0xd8
  4201f8:	adrp	x4, 437000 <ferror@plt+0x32f90>
  4201fc:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420200:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420204:	add	x4, x4, #0xd4b
  420208:	add	x3, x3, #0x1cf
  42020c:	add	x1, x1, #0x723
  420210:	add	x0, x0, #0x41f
  420214:	mov	w2, #0xad6                 	// #2774
  420218:	bl	420128 <ferror@plt+0x1c0b8>
  42021c:	adrp	x23, 48d000 <ferror@plt+0x88f90>
  420220:	add	x23, x23, #0x7e0
  420224:	ldr	w0, [x23, #16]
  420228:	cbz	w0, 42023c <ferror@plt+0x1c1cc>
  42022c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  420230:	mov	x1, x20
  420234:	add	x0, x0, #0xde5
  420238:	bl	4127e4 <ferror@plt+0xe774>
  42023c:	adrp	x22, 48d000 <ferror@plt+0x88f90>
  420240:	add	x22, x22, #0xe40
  420244:	bl	41d648 <ferror@plt+0x195d8>
  420248:	mov	x0, x20
  42024c:	bl	41a07c <ferror@plt+0x1600c>
  420250:	str	x0, [x22, #32]
  420254:	bl	42aca0 <ferror@plt+0x26c30>
  420258:	ldr	x1, [x22, #168]
  42025c:	mov	x19, x0
  420260:	bl	42b1e0 <ferror@plt+0x27170>
  420264:	mov	x0, x19
  420268:	adrp	x1, 437000 <ferror@plt+0x32f90>
  42026c:	add	x1, x1, #0x8c7
  420270:	bl	42b1e0 <ferror@plt+0x27170>
  420274:	mov	x0, x19
  420278:	adrp	x1, 437000 <ferror@plt+0x32f90>
  42027c:	add	x1, x1, #0x878
  420280:	bl	42b1e0 <ferror@plt+0x27170>
  420284:	mov	x1, x20
  420288:	mov	x0, x19
  42028c:	bl	42b1e0 <ferror@plt+0x27170>
  420290:	mov	x0, x19
  420294:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420298:	add	x1, x1, #0x866
  42029c:	bl	42b1e0 <ferror@plt+0x27170>
  4202a0:	ldr	w0, [x23, #32]
  4202a4:	cmn	w0, #0x1
  4202a8:	b.eq	4202e0 <ferror@plt+0x1c270>  // b.none
  4202ac:	mov	x0, x19
  4202b0:	adrp	x1, 437000 <ferror@plt+0x32f90>
  4202b4:	add	x1, x1, #0x828
  4202b8:	bl	42b1e0 <ferror@plt+0x27170>
  4202bc:	ldr	w3, [x23, #32]
  4202c0:	adrp	x2, 435000 <ferror@plt+0x30f90>
  4202c4:	add	x2, x2, #0x967
  4202c8:	mov	x1, #0x80                  	// #128
  4202cc:	add	x0, sp, #0x70
  4202d0:	bl	427174 <ferror@plt+0x23104>
  4202d4:	add	x1, sp, #0x70
  4202d8:	mov	x0, x19
  4202dc:	bl	42b1e0 <ferror@plt+0x27170>
  4202e0:	mov	x0, x19
  4202e4:	mov	x1, #0x0                   	// #0
  4202e8:	bl	42b1e0 <ferror@plt+0x27170>
  4202ec:	add	x0, sp, #0x68
  4202f0:	str	x0, [sp, #16]
  4202f4:	add	x0, sp, #0x64
  4202f8:	str	x0, [sp, #8]
  4202fc:	add	x0, sp, #0x60
  420300:	str	x0, [sp]
  420304:	tst	x21, #0x200
  420308:	mov	w0, #0x22                  	// #34
  42030c:	mov	w3, #0x2                   	// #2
  420310:	csel	w3, w3, w0, eq  // eq = none
  420314:	ldr	x1, [x19]
  420318:	add	x6, sp, #0x70
  42031c:	ldr	x0, [x22, #176]
  420320:	mov	x7, #0x0                   	// #0
  420324:	mov	x5, #0x0                   	// #0
  420328:	mov	x4, #0x0                   	// #0
  42032c:	mov	x2, #0x0                   	// #0
  420330:	bl	429d60 <ferror@plt+0x25cf0>
  420334:	cbnz	w0, 42035c <ferror@plt+0x1c2ec>
  420338:	ldr	x0, [sp, #104]
  42033c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  420340:	mov	w1, #0x4                   	// #4
  420344:	add	x2, x2, #0xdfc
  420348:	ldr	x3, [x0, #8]
  42034c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420350:	add	x0, x0, #0x41f
  420354:	bl	4122b4 <ferror@plt+0xe244>
  420358:	b	420358 <ferror@plt+0x1c2e8>
  42035c:	mov	x0, x19
  420360:	mov	w1, #0x1                   	// #1
  420364:	bl	42b3e8 <ferror@plt+0x27378>
  420368:	ldp	w1, w3, [sp, #96]
  42036c:	mov	x5, x24
  420370:	ldr	w0, [sp, #112]
  420374:	ubfx	x4, x21, #2, #1
  420378:	ubfx	x2, x21, #1, #1
  42037c:	bl	41d3a8 <ferror@plt+0x19338>
  420380:	ldp	x29, x30, [sp, #32]
  420384:	ldp	x19, x20, [sp, #48]
  420388:	ldp	x21, x22, [sp, #64]
  42038c:	ldp	x23, x24, [sp, #80]
  420390:	add	sp, sp, #0xf0
  420394:	ret
  420398:	stp	x29, x30, [sp, #-96]!
  42039c:	and	w6, w6, #0xff
  4203a0:	cmp	w6, #0x69
  4203a4:	mov	x29, sp
  4203a8:	stp	x19, x20, [sp, #16]
  4203ac:	mov	x20, x0
  4203b0:	mov	x19, x4
  4203b4:	stp	x21, x22, [sp, #32]
  4203b8:	mov	x21, x1
  4203bc:	mov	w22, w2
  4203c0:	stp	x23, x24, [sp, #48]
  4203c4:	mov	x23, x3
  4203c8:	mov	x24, x5
  4203cc:	str	x25, [sp, #64]
  4203d0:	str	d8, [sp, #72]
  4203d4:	str	q0, [sp, #80]
  4203d8:	mov	v0.16b, v1.16b
  4203dc:	b.eq	42040c <ferror@plt+0x1c39c>  // b.none
  4203e0:	cmp	w6, #0x78
  4203e4:	b.eq	42043c <ferror@plt+0x1c3cc>  // b.none
  4203e8:	cmp	w6, #0x66
  4203ec:	b.eq	420468 <ferror@plt+0x1c3f8>  // b.none
  4203f0:	mov	x0, #0x0                   	// #0
  4203f4:	mov	x4, x0
  4203f8:	mov	x3, x23
  4203fc:	mov	w2, w22
  420400:	mov	x1, x21
  420404:	mov	x0, x20
  420408:	bl	420004 <ferror@plt+0x1bf94>
  42040c:	bl	43138c <ferror@plt+0x2d31c>
  420410:	mov	x25, x0
  420414:	ldr	q0, [sp, #80]
  420418:	bl	43138c <ferror@plt+0x2d31c>
  42041c:	mov	x2, x0
  420420:	mov	x4, x25
  420424:	adrp	x0, 437000 <ferror@plt+0x32f90>
  420428:	mov	x3, x24
  42042c:	mov	x1, x19
  420430:	add	x0, x0, #0xe21
  420434:	bl	41a234 <ferror@plt+0x161c4>
  420438:	b	4203f4 <ferror@plt+0x1c384>
  42043c:	bl	4314ac <ferror@plt+0x2d43c>
  420440:	mov	x25, x0
  420444:	ldr	q0, [sp, #80]
  420448:	bl	4314ac <ferror@plt+0x2d43c>
  42044c:	mov	x2, x0
  420450:	mov	x4, x25
  420454:	adrp	x0, 437000 <ferror@plt+0x32f90>
  420458:	mov	x3, x24
  42045c:	mov	x1, x19
  420460:	add	x0, x0, #0xe45
  420464:	b	420434 <ferror@plt+0x1c3c4>
  420468:	bl	431738 <ferror@plt+0x2d6c8>
  42046c:	fmov	d8, d0
  420470:	ldr	q0, [sp, #80]
  420474:	bl	431738 <ferror@plt+0x2d6c8>
  420478:	fmov	d1, d8
  42047c:	mov	x2, x24
  420480:	mov	x1, x19
  420484:	adrp	x0, 437000 <ferror@plt+0x32f90>
  420488:	add	x0, x0, #0xe71
  42048c:	bl	41a234 <ferror@plt+0x161c4>
  420490:	b	4203f4 <ferror@plt+0x1c384>
  420494:	stp	x29, x30, [sp, #-144]!
  420498:	adrp	x5, 48d000 <ferror@plt+0x88f90>
  42049c:	add	x5, x5, #0xe40
  4204a0:	mov	x29, sp
  4204a4:	ldr	w4, [x2, #24]
  4204a8:	ldr	x3, [x2]
  4204ac:	cbnz	w0, 420538 <ferror@plt+0x1c4c8>
  4204b0:	ldr	x0, [x5, #216]
  4204b4:	str	x0, [sp, #16]
  4204b8:	ldr	x6, [x2, #8]
  4204bc:	add	x0, sp, #0x10
  4204c0:	str	x1, [sp, #24]
  4204c4:	mov	x1, #0x2                   	// #2
  4204c8:	tbnz	w4, #31, 420570 <ferror@plt+0x1c500>
  4204cc:	add	x5, x3, #0xf
  4204d0:	mov	x2, x3
  4204d4:	and	x3, x5, #0xfffffffffffffff8
  4204d8:	ldr	x2, [x2]
  4204dc:	str	x2, [x0, x1, lsl #3]
  4204e0:	cbz	x2, 42059c <ferror@plt+0x1c52c>
  4204e4:	add	x1, x1, #0x1
  4204e8:	cmp	x1, #0x10
  4204ec:	b.ne	4204c8 <ferror@plt+0x1c458>  // b.any
  4204f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4204f4:	add	x0, x0, #0x340
  4204f8:	adrp	x3, 438000 <ferror@plt+0x33f90>
  4204fc:	add	x3, x3, #0xd8
  420500:	adrp	x5, 432000 <ferror@plt+0x2df90>
  420504:	adrp	x4, 437000 <ferror@plt+0x32f90>
  420508:	ldr	q1, [x0]
  42050c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420510:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420514:	add	x5, x5, #0x2ef
  420518:	add	x4, x4, #0xe97
  42051c:	add	x3, x3, #0x1e6
  420520:	mov	v0.16b, v1.16b
  420524:	add	x1, x1, #0x723
  420528:	add	x0, x0, #0x41f
  42052c:	mov	w6, #0x69                  	// #105
  420530:	mov	w2, #0xc4a                 	// #3146
  420534:	bl	420398 <ferror@plt+0x1c328>
  420538:	cmp	w0, #0x1
  42053c:	b.ne	420548 <ferror@plt+0x1c4d8>  // b.any
  420540:	ldr	x0, [x5, #224]
  420544:	b	4204b4 <ferror@plt+0x1c444>
  420548:	adrp	x3, 438000 <ferror@plt+0x33f90>
  42054c:	add	x3, x3, #0xd8
  420550:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420554:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420558:	add	x3, x3, #0x1e6
  42055c:	add	x1, x1, #0x723
  420560:	add	x0, x0, #0x41f
  420564:	mov	x4, #0x0                   	// #0
  420568:	mov	w2, #0xc3f                 	// #3135
  42056c:	bl	420128 <ferror@plt+0x1c0b8>
  420570:	add	w5, w4, #0x8
  420574:	cmp	w5, #0x0
  420578:	b.le	420590 <ferror@plt+0x1c520>
  42057c:	add	x7, x3, #0xf
  420580:	mov	x2, x3
  420584:	mov	w4, w5
  420588:	and	x3, x7, #0xfffffffffffffff8
  42058c:	b	4204d8 <ferror@plt+0x1c468>
  420590:	add	x2, x6, w4, sxtw
  420594:	mov	w4, w5
  420598:	b	4204d8 <ferror@plt+0x1c468>
  42059c:	bl	40a0e0 <ferror@plt+0x6070>
  4205a0:	ldp	x29, x30, [sp], #144
  4205a4:	ret
  4205a8:	stp	x29, x30, [sp, #-96]!
  4205ac:	mov	x29, sp
  4205b0:	stp	x19, x20, [sp, #16]
  4205b4:	mov	x20, x5
  4205b8:	mov	x19, x7
  4205bc:	stp	x21, x22, [sp, #32]
  4205c0:	mov	x22, x0
  4205c4:	stp	x23, x24, [sp, #48]
  4205c8:	mov	x23, x1
  4205cc:	mov	w24, w2
  4205d0:	stp	x25, x26, [sp, #64]
  4205d4:	mov	x25, x3
  4205d8:	mov	x26, x4
  4205dc:	stp	x27, x28, [sp, #80]
  4205e0:	mov	x27, x6
  4205e4:	cbz	x5, 42069c <ferror@plt+0x1c62c>
  4205e8:	mov	x1, #0x0                   	// #0
  4205ec:	mov	x0, x5
  4205f0:	bl	41b048 <ferror@plt+0x16fd8>
  4205f4:	mov	x20, x0
  4205f8:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4205fc:	add	x2, x2, #0xe49
  420600:	mov	x1, x0
  420604:	mov	x3, #0x0                   	// #0
  420608:	mov	x0, x2
  42060c:	bl	41a2ac <ferror@plt+0x1623c>
  420610:	mov	x28, x0
  420614:	cbz	x19, 4206ac <ferror@plt+0x1c63c>
  420618:	mov	x0, x19
  42061c:	mov	x1, #0x0                   	// #0
  420620:	bl	41b048 <ferror@plt+0x16fd8>
  420624:	mov	x19, x0
  420628:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  42062c:	add	x2, x2, #0xe49
  420630:	mov	x1, x0
  420634:	mov	x3, #0x0                   	// #0
  420638:	mov	x0, x2
  42063c:	bl	41a2ac <ferror@plt+0x1623c>
  420640:	mov	x21, x0
  420644:	mov	x0, x20
  420648:	bl	4110d0 <ferror@plt+0xd060>
  42064c:	mov	x0, x19
  420650:	bl	4110d0 <ferror@plt+0xd060>
  420654:	mov	x4, x21
  420658:	mov	x3, x27
  42065c:	mov	x2, x28
  420660:	mov	x1, x26
  420664:	adrp	x0, 437000 <ferror@plt+0x32f90>
  420668:	add	x0, x0, #0xec0
  42066c:	bl	41a234 <ferror@plt+0x161c4>
  420670:	mov	x19, x0
  420674:	mov	x0, x28
  420678:	bl	4110d0 <ferror@plt+0xd060>
  42067c:	mov	x0, x21
  420680:	bl	4110d0 <ferror@plt+0xd060>
  420684:	mov	x4, x19
  420688:	mov	x3, x25
  42068c:	mov	w2, w24
  420690:	mov	x1, x23
  420694:	mov	x0, x22
  420698:	bl	420004 <ferror@plt+0x1bf94>
  42069c:	adrp	x0, 436000 <ferror@plt+0x31f90>
  4206a0:	add	x0, x0, #0x25a
  4206a4:	bl	41a07c <ferror@plt+0x1600c>
  4206a8:	b	420610 <ferror@plt+0x1c5a0>
  4206ac:	adrp	x0, 436000 <ferror@plt+0x31f90>
  4206b0:	add	x0, x0, #0x25a
  4206b4:	bl	41a07c <ferror@plt+0x1600c>
  4206b8:	b	420640 <ferror@plt+0x1c5d0>
  4206bc:	stp	x29, x30, [sp, #-96]!
  4206c0:	mov	x29, sp
  4206c4:	stp	x19, x20, [sp, #16]
  4206c8:	mov	x20, x5
  4206cc:	stp	x21, x22, [sp, #32]
  4206d0:	mov	x21, x4
  4206d4:	mov	w22, w6
  4206d8:	stp	x23, x24, [sp, #48]
  4206dc:	mov	x23, x0
  4206e0:	mov	x24, x1
  4206e4:	adrp	x0, 437000 <ferror@plt+0x32f90>
  4206e8:	add	x0, x0, #0xee2
  4206ec:	stp	x25, x26, [sp, #64]
  4206f0:	mov	w25, w2
  4206f4:	mov	x26, x3
  4206f8:	str	x27, [sp, #80]
  4206fc:	mov	w27, w7
  420700:	bl	41c330 <ferror@plt+0x182c0>
  420704:	mov	x19, x0
  420708:	cbz	w22, 420770 <ferror@plt+0x1c700>
  42070c:	mov	w0, w22
  420710:	bl	415de0 <ferror@plt+0x11d70>
  420714:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420718:	mov	x3, x0
  42071c:	mov	w4, w27
  420720:	mov	x2, x21
  420724:	add	x1, x1, #0xef4
  420728:	mov	x0, x19
  42072c:	bl	41d03c <ferror@plt+0x18fcc>
  420730:	cbz	x20, 420784 <ferror@plt+0x1c714>
  420734:	ldr	w0, [x20]
  420738:	bl	415de0 <ferror@plt+0x11d70>
  42073c:	mov	x3, x0
  420740:	ldr	w4, [x20, #4]
  420744:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420748:	ldr	x2, [x20, #8]
  42074c:	add	x1, x1, #0xf16
  420750:	mov	x0, x19
  420754:	bl	41d03c <ferror@plt+0x18fcc>
  420758:	ldr	x4, [x19]
  42075c:	mov	x3, x26
  420760:	mov	w2, w25
  420764:	mov	x1, x24
  420768:	mov	x0, x23
  42076c:	bl	420004 <ferror@plt+0x1bf94>
  420770:	mov	x2, x21
  420774:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420778:	add	x1, x1, #0xf07
  42077c:	bl	41d03c <ferror@plt+0x18fcc>
  420780:	b	420730 <ferror@plt+0x1c6c0>
  420784:	mov	x2, x21
  420788:	mov	x0, x19
  42078c:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420790:	add	x1, x1, #0xf22
  420794:	bl	41d03c <ferror@plt+0x18fcc>
  420798:	b	420758 <ferror@plt+0x1c6e8>
  42079c:	stp	x29, x30, [sp, #-112]!
  4207a0:	tst	x4, #0x2
  4207a4:	mov	x29, sp
  4207a8:	stp	x27, x28, [sp, #80]
  4207ac:	adrp	x28, 48d000 <ferror@plt+0x88f90>
  4207b0:	add	x28, x28, #0xe40
  4207b4:	csel	x27, x5, xzr, ne  // ne = any
  4207b8:	tst	x4, #0x4
  4207bc:	stp	x21, x22, [sp, #32]
  4207c0:	mov	x22, x1
  4207c4:	and	x1, x4, #0x1
  4207c8:	mov	x21, x0
  4207cc:	eor	w0, w1, #0x1
  4207d0:	stp	x19, x20, [sp, #16]
  4207d4:	csel	x20, x5, xzr, ne  // ne = any
  4207d8:	cmp	x1, #0x0
  4207dc:	ldr	x1, [x28, #32]
  4207e0:	stp	x23, x24, [sp, #48]
  4207e4:	mov	w23, w2
  4207e8:	stp	x25, x26, [sp, #64]
  4207ec:	adrp	x25, 437000 <ferror@plt+0x32f90>
  4207f0:	add	x25, x25, #0xf2d
  4207f4:	str	w0, [sp, #108]
  4207f8:	adrp	x0, 437000 <ferror@plt+0x32f90>
  4207fc:	add	x0, x0, #0xf3d
  420800:	ldr	w2, [x28, #8]
  420804:	mov	x24, x3
  420808:	mov	x26, x4
  42080c:	csel	x25, x25, x0, eq  // eq = none
  420810:	cbz	x1, 420858 <ferror@plt+0x1c7e8>
  420814:	adrp	x0, 437000 <ferror@plt+0x32f90>
  420818:	add	x0, x0, #0xf54
  42081c:	bl	41a234 <ferror@plt+0x161c4>
  420820:	mov	x19, x0
  420824:	cbnz	x26, 42088c <ferror@plt+0x1c81c>
  420828:	ldr	w0, [x28, #12]
  42082c:	cbz	w0, 4208ac <ferror@plt+0x1c83c>
  420830:	adrp	x0, 437000 <ferror@plt+0x32f90>
  420834:	mov	x1, x19
  420838:	add	x0, x0, #0xf88
  42083c:	bl	41a234 <ferror@plt+0x161c4>
  420840:	mov	x4, x0
  420844:	mov	x3, x24
  420848:	mov	w2, w23
  42084c:	mov	x1, x22
  420850:	mov	x0, x21
  420854:	bl	420004 <ferror@plt+0x1bf94>
  420858:	cbz	w2, 420870 <ferror@plt+0x1c800>
  42085c:	mov	w1, w2
  420860:	adrp	x0, 435000 <ferror@plt+0x30f90>
  420864:	add	x0, x0, #0x967
  420868:	bl	41a234 <ferror@plt+0x161c4>
  42086c:	b	420820 <ferror@plt+0x1c7b0>
  420870:	adrp	x2, 437000 <ferror@plt+0x32f90>
  420874:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420878:	add	x2, x2, #0xf5c
  42087c:	add	x0, x0, #0x41f
  420880:	mov	w1, #0x4                   	// #4
  420884:	bl	4122b4 <ferror@plt+0xe244>
  420888:	b	420888 <ferror@plt+0x1c818>
  42088c:	cmp	x26, #0x1
  420890:	b.ne	4208ac <ferror@plt+0x1c83c>  // b.any
  420894:	ldr	w0, [x28, #12]
  420898:	cbnz	w0, 4208ac <ferror@plt+0x1c83c>
  42089c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  4208a0:	mov	x1, x19
  4208a4:	add	x0, x0, #0xfaf
  4208a8:	b	42083c <ferror@plt+0x1c7cc>
  4208ac:	cbz	x27, 4208ec <ferror@plt+0x1c87c>
  4208b0:	ldr	x1, [x28, #16]
  4208b4:	mov	x0, x27
  4208b8:	bl	415a60 <ferror@plt+0x119f0>
  4208bc:	cmp	w0, #0x0
  4208c0:	ldr	w1, [sp, #108]
  4208c4:	cset	w0, eq  // eq = none
  4208c8:	cmp	w0, w1
  4208cc:	b.ne	4208ec <ferror@plt+0x1c87c>  // b.any
  4208d0:	adrp	x0, 437000 <ferror@plt+0x32f90>
  4208d4:	mov	x3, x27
  4208d8:	mov	x2, x25
  4208dc:	mov	x1, x19
  4208e0:	add	x0, x0, #0xfdb
  4208e4:	bl	41a234 <ferror@plt+0x161c4>
  4208e8:	b	420840 <ferror@plt+0x1c7d0>
  4208ec:	cbz	x20, 420928 <ferror@plt+0x1c8b8>
  4208f0:	ldr	x1, [x28, #24]
  4208f4:	mov	x0, x20
  4208f8:	bl	415a60 <ferror@plt+0x119f0>
  4208fc:	cmp	w0, #0x0
  420900:	ldr	w1, [sp, #108]
  420904:	cset	w0, eq  // eq = none
  420908:	cmp	w0, w1
  42090c:	b.ne	420928 <ferror@plt+0x1c8b8>  // b.any
  420910:	adrp	x0, 437000 <ferror@plt+0x32f90>
  420914:	mov	x3, x20
  420918:	mov	x2, x25
  42091c:	mov	x1, x19
  420920:	add	x0, x0, #0xfff
  420924:	b	4208e4 <ferror@plt+0x1c874>
  420928:	mov	x0, x19
  42092c:	ldp	x19, x20, [sp, #16]
  420930:	ldp	x21, x22, [sp, #32]
  420934:	ldp	x23, x24, [sp, #48]
  420938:	ldp	x25, x26, [sp, #64]
  42093c:	ldp	x27, x28, [sp, #80]
  420940:	ldp	x29, x30, [sp], #112
  420944:	b	4110d0 <ferror@plt+0xd060>
  420948:	stp	x29, x30, [sp, #-256]!
  42094c:	mov	x29, sp
  420950:	stp	x2, x3, [sp, #208]
  420954:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  420958:	ldr	w2, [x2, #2020]
  42095c:	str	q0, [sp, #80]
  420960:	str	q1, [sp, #96]
  420964:	str	q2, [sp, #112]
  420968:	str	q3, [sp, #128]
  42096c:	str	q4, [sp, #144]
  420970:	str	q5, [sp, #160]
  420974:	str	q6, [sp, #176]
  420978:	str	q7, [sp, #192]
  42097c:	stp	x4, x5, [sp, #224]
  420980:	stp	x6, x7, [sp, #240]
  420984:	cbz	w2, 4209c8 <ferror@plt+0x1c958>
  420988:	add	x2, sp, #0x100
  42098c:	stp	x2, x2, [sp, #48]
  420990:	add	x2, sp, #0xd0
  420994:	str	x2, [sp, #64]
  420998:	mov	w2, #0xffffffd0            	// #-48
  42099c:	str	w2, [sp, #72]
  4209a0:	mov	w2, #0xffffff80            	// #-128
  4209a4:	str	w2, [sp, #76]
  4209a8:	ldp	x2, x3, [sp, #48]
  4209ac:	stp	x2, x3, [sp, #16]
  4209b0:	ldp	x2, x3, [sp, #64]
  4209b4:	stp	x2, x3, [sp, #32]
  4209b8:	add	x2, sp, #0x10
  4209bc:	bl	420494 <ferror@plt+0x1c424>
  4209c0:	ldp	x29, x30, [sp], #256
  4209c4:	ret
  4209c8:	adrp	x3, 438000 <ferror@plt+0x33f90>
  4209cc:	add	x3, x3, #0xd8
  4209d0:	adrp	x4, 438000 <ferror@plt+0x33f90>
  4209d4:	adrp	x1, 437000 <ferror@plt+0x32f90>
  4209d8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4209dc:	add	x4, x4, #0x23
  4209e0:	add	x3, x3, #0x1ff
  4209e4:	add	x1, x1, #0x723
  4209e8:	add	x0, x0, #0x41f
  4209ec:	mov	w2, #0xc90                 	// #3216
  4209f0:	bl	420128 <ferror@plt+0x1c0b8>
  4209f4:	stp	x29, x30, [sp, #-16]!
  4209f8:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  4209fc:	mov	x29, sp
  420a00:	ldr	w1, [x1, #2020]
  420a04:	cbz	w1, 420a20 <ferror@plt+0x1c9b0>
  420a08:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  420a0c:	add	x1, x1, #0xe40
  420a10:	cbnz	w0, 420a4c <ferror@plt+0x1c9dc>
  420a14:	ldr	x0, [x1, #216]
  420a18:	ldp	x29, x30, [sp], #16
  420a1c:	ret
  420a20:	adrp	x3, 438000 <ferror@plt+0x33f90>
  420a24:	add	x3, x3, #0xd8
  420a28:	adrp	x4, 438000 <ferror@plt+0x33f90>
  420a2c:	add	x3, x3, #0x215
  420a30:	add	x4, x4, #0x23
  420a34:	mov	w2, #0xcaa                 	// #3242
  420a38:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420a3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420a40:	add	x1, x1, #0x723
  420a44:	add	x0, x0, #0x41f
  420a48:	bl	420128 <ferror@plt+0x1c0b8>
  420a4c:	cmp	w0, #0x1
  420a50:	b.ne	420a5c <ferror@plt+0x1c9ec>  // b.any
  420a54:	ldr	x0, [x1, #224]
  420a58:	b	420a18 <ferror@plt+0x1c9a8>
  420a5c:	adrp	x3, 438000 <ferror@plt+0x33f90>
  420a60:	add	x3, x3, #0xd8
  420a64:	add	x3, x3, #0x215
  420a68:	mov	x4, #0x0                   	// #0
  420a6c:	mov	w2, #0xcb1                 	// #3249
  420a70:	b	420a38 <ferror@plt+0x1c9c8>
  420a74:	stp	x29, x30, [sp, #-272]!
  420a78:	mov	x29, sp
  420a7c:	stp	x2, x3, [sp, #224]
  420a80:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  420a84:	ldr	w2, [x2, #2020]
  420a88:	stp	x19, x20, [sp, #16]
  420a8c:	str	q0, [sp, #96]
  420a90:	str	q1, [sp, #112]
  420a94:	str	q2, [sp, #128]
  420a98:	str	q3, [sp, #144]
  420a9c:	str	q4, [sp, #160]
  420aa0:	str	q5, [sp, #176]
  420aa4:	str	q6, [sp, #192]
  420aa8:	str	q7, [sp, #208]
  420aac:	stp	x4, x5, [sp, #240]
  420ab0:	stp	x6, x7, [sp, #256]
  420ab4:	cbz	w2, 420ae4 <ferror@plt+0x1ca74>
  420ab8:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  420abc:	add	x20, x20, #0xe40
  420ac0:	ldr	x2, [x20, #232]
  420ac4:	cbnz	x2, 420b10 <ferror@plt+0x1caa0>
  420ac8:	adrp	x2, 438000 <ferror@plt+0x33f90>
  420acc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420ad0:	add	x2, x2, #0x39
  420ad4:	add	x0, x0, #0x41f
  420ad8:	mov	w1, #0x4                   	// #4
  420adc:	bl	4122b4 <ferror@plt+0xe244>
  420ae0:	b	420ae0 <ferror@plt+0x1ca70>
  420ae4:	adrp	x3, 438000 <ferror@plt+0x33f90>
  420ae8:	add	x3, x3, #0xd8
  420aec:	adrp	x4, 438000 <ferror@plt+0x33f90>
  420af0:	adrp	x1, 437000 <ferror@plt+0x32f90>
  420af4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420af8:	add	x4, x4, #0x23
  420afc:	add	x3, x3, #0x224
  420b00:	add	x1, x1, #0x723
  420b04:	add	x0, x0, #0x41f
  420b08:	mov	w2, #0xcd4                 	// #3284
  420b0c:	bl	420128 <ferror@plt+0x1c0b8>
  420b10:	add	x2, sp, #0x110
  420b14:	stp	x2, x2, [sp, #64]
  420b18:	add	x2, sp, #0xe0
  420b1c:	str	x2, [sp, #80]
  420b20:	mov	w2, #0xffffffd0            	// #-48
  420b24:	str	w2, [sp, #88]
  420b28:	mov	w2, #0xffffff80            	// #-128
  420b2c:	str	w2, [sp, #92]
  420b30:	ldp	x2, x3, [sp, #64]
  420b34:	stp	x2, x3, [sp, #32]
  420b38:	ldp	x2, x3, [sp, #80]
  420b3c:	stp	x2, x3, [sp, #48]
  420b40:	add	x2, sp, #0x20
  420b44:	bl	420494 <ferror@plt+0x1c424>
  420b48:	mov	x19, x0
  420b4c:	mov	x1, x0
  420b50:	mov	x0, #0x0                   	// #0
  420b54:	bl	419960 <ferror@plt+0x158f0>
  420b58:	ldr	x1, [x20, #232]
  420b5c:	ldr	x2, [x1]
  420b60:	str	x2, [x0, #8]
  420b64:	ldxr	x3, [x1]
  420b68:	cmp	x3, x2
  420b6c:	b.ne	420b78 <ferror@plt+0x1cb08>  // b.any
  420b70:	stlxr	w4, x0, [x1]
  420b74:	cbnz	w4, 420b64 <ferror@plt+0x1caf4>
  420b78:	dmb	ish
  420b7c:	b.ne	420b58 <ferror@plt+0x1cae8>  // b.any
  420b80:	mov	x0, x19
  420b84:	ldp	x19, x20, [sp, #16]
  420b88:	ldp	x29, x30, [sp], #272
  420b8c:	ret
  420b90:	stp	x29, x30, [sp, #-32]!
  420b94:	mov	x29, sp
  420b98:	stp	x19, x20, [sp, #16]
  420b9c:	cbz	x0, 420bf0 <ferror@plt+0x1cb80>
  420ba0:	mov	x1, x0
  420ba4:	mov	x19, x0
  420ba8:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  420bac:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  420bb0:	add	x20, x20, #0xf38
  420bb4:	add	x0, x0, #0x818
  420bb8:	bl	427ec4 <ferror@plt+0x23e54>
  420bbc:	mov	x0, x20
  420bc0:	bl	427b3c <ferror@plt+0x23acc>
  420bc4:	mov	x0, x20
  420bc8:	bl	427b64 <ferror@plt+0x23af4>
  420bcc:	ldr	x0, [x19, #32]
  420bd0:	cbnz	x0, 420c18 <ferror@plt+0x1cba8>
  420bd4:	ldp	x1, x0, [x19]
  420bd8:	blr	x1
  420bdc:	str	x0, [x19, #40]
  420be0:	mov	x0, #0x0                   	// #0
  420be4:	ldp	x19, x20, [sp, #16]
  420be8:	ldp	x29, x30, [sp], #32
  420bec:	ret
  420bf0:	adrp	x4, 438000 <ferror@plt+0x33f90>
  420bf4:	adrp	x3, 438000 <ferror@plt+0x33f90>
  420bf8:	adrp	x1, 438000 <ferror@plt+0x33f90>
  420bfc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420c00:	add	x4, x4, #0x350
  420c04:	add	x3, x3, #0x424
  420c08:	add	x1, x1, #0x355
  420c0c:	add	x0, x0, #0x41f
  420c10:	mov	w2, #0x30c                 	// #780
  420c14:	bl	420128 <ferror@plt+0x1c0b8>
  420c18:	bl	4281f4 <ferror@plt+0x24184>
  420c1c:	ldr	x0, [x19, #32]
  420c20:	bl	4110d0 <ferror@plt+0xd060>
  420c24:	str	xzr, [x19, #32]
  420c28:	b	420bd4 <ferror@plt+0x1cb64>
  420c2c:	stp	x29, x30, [sp, #-32]!
  420c30:	mov	x29, sp
  420c34:	str	x19, [sp, #16]
  420c38:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  420c3c:	add	x19, x19, #0xf38
  420c40:	ldr	w0, [x19, #8]
  420c44:	cbnz	w0, 420c58 <ferror@plt+0x1cbe8>
  420c48:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420c4c:	add	x0, x0, #0x35f
  420c50:	bl	415d88 <ferror@plt+0x11d18>
  420c54:	str	w0, [x19, #8]
  420c58:	ldr	w0, [x19, #8]
  420c5c:	ldr	x19, [sp, #16]
  420c60:	ldp	x29, x30, [sp], #32
  420c64:	ret
  420c68:	stp	x29, x30, [sp, #-64]!
  420c6c:	mov	x29, sp
  420c70:	stp	x19, x20, [sp, #16]
  420c74:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  420c78:	add	x20, x20, #0xf38
  420c7c:	stp	x23, x24, [sp, #48]
  420c80:	add	x24, x20, #0x18
  420c84:	mov	x19, x0
  420c88:	stp	x21, x22, [sp, #32]
  420c8c:	add	x21, x20, #0x10
  420c90:	mov	x22, x1
  420c94:	mov	x23, x2
  420c98:	mov	x0, x21
  420c9c:	bl	427b3c <ferror@plt+0x23acc>
  420ca0:	ldr	w1, [x19]
  420ca4:	cmp	w1, #0x1
  420ca8:	b.eq	420d10 <ferror@plt+0x1cca0>  // b.none
  420cac:	ldr	w0, [x19]
  420cb0:	cmp	w0, #0x2
  420cb4:	b.eq	420cf0 <ferror@plt+0x1cc80>  // b.none
  420cb8:	mov	w0, #0x1                   	// #1
  420cbc:	str	w0, [x19]
  420cc0:	add	x21, x20, #0x10
  420cc4:	mov	x0, x21
  420cc8:	bl	427b64 <ferror@plt+0x23af4>
  420ccc:	mov	x0, x23
  420cd0:	blr	x22
  420cd4:	str	x0, [x19, #8]
  420cd8:	mov	x0, x21
  420cdc:	bl	427b3c <ferror@plt+0x23acc>
  420ce0:	mov	w0, #0x2                   	// #2
  420ce4:	str	w0, [x19]
  420ce8:	add	x0, x20, #0x18
  420cec:	bl	427e04 <ferror@plt+0x23d94>
  420cf0:	add	x0, x20, #0x10
  420cf4:	bl	427b64 <ferror@plt+0x23af4>
  420cf8:	ldr	x0, [x19, #8]
  420cfc:	ldp	x19, x20, [sp, #16]
  420d00:	ldp	x21, x22, [sp, #32]
  420d04:	ldp	x23, x24, [sp, #48]
  420d08:	ldp	x29, x30, [sp], #64
  420d0c:	ret
  420d10:	mov	x1, x21
  420d14:	mov	x0, x24
  420d18:	bl	427d94 <ferror@plt+0x23d24>
  420d1c:	b	420ca0 <ferror@plt+0x1cc30>
  420d20:	stp	x29, x30, [sp, #-48]!
  420d24:	mov	x29, sp
  420d28:	stp	x19, x20, [sp, #16]
  420d2c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  420d30:	add	x19, x19, #0xf38
  420d34:	stp	x21, x22, [sp, #32]
  420d38:	add	x21, x19, #0x10
  420d3c:	mov	x20, x0
  420d40:	mov	x0, x21
  420d44:	bl	427b3c <ferror@plt+0x23acc>
  420d48:	dmb	ish
  420d4c:	ldr	x0, [x20]
  420d50:	cbnz	x0, 420d84 <ferror@plt+0x1cd14>
  420d54:	ldr	x0, [x19, #40]
  420d58:	mov	x1, x20
  420d5c:	bl	419c54 <ferror@plt+0x15be4>
  420d60:	cbz	x0, 420d8c <ferror@plt+0x1cd1c>
  420d64:	add	x22, x19, #0x18
  420d68:	mov	x1, x21
  420d6c:	mov	x0, x22
  420d70:	bl	427d94 <ferror@plt+0x23d24>
  420d74:	ldr	x0, [x19, #40]
  420d78:	mov	x1, x20
  420d7c:	bl	419c54 <ferror@plt+0x15be4>
  420d80:	cbnz	x0, 420d68 <ferror@plt+0x1ccf8>
  420d84:	mov	w20, #0x0                   	// #0
  420d88:	b	420da0 <ferror@plt+0x1cd30>
  420d8c:	ldr	x0, [x19, #40]
  420d90:	mov	x1, x20
  420d94:	mov	w20, #0x1                   	// #1
  420d98:	bl	419960 <ferror@plt+0x158f0>
  420d9c:	str	x0, [x19, #40]
  420da0:	add	x0, x19, #0x10
  420da4:	bl	427b64 <ferror@plt+0x23af4>
  420da8:	mov	w0, w20
  420dac:	ldp	x19, x20, [sp, #16]
  420db0:	ldp	x21, x22, [sp, #32]
  420db4:	ldp	x29, x30, [sp], #48
  420db8:	ret
  420dbc:	stp	x29, x30, [sp, #-48]!
  420dc0:	mov	x29, sp
  420dc4:	stp	x19, x20, [sp, #16]
  420dc8:	mov	x20, x0
  420dcc:	str	x21, [sp, #32]
  420dd0:	dmb	ish
  420dd4:	ldr	x0, [x0]
  420dd8:	cbnz	x0, 420dec <ferror@plt+0x1cd7c>
  420ddc:	cbnz	x1, 420e18 <ferror@plt+0x1cda8>
  420de0:	adrp	x2, 438000 <ferror@plt+0x33f90>
  420de4:	add	x2, x2, #0x39c
  420de8:	b	420df4 <ferror@plt+0x1cd84>
  420dec:	adrp	x2, 438000 <ferror@plt+0x33f90>
  420df0:	add	x2, x2, #0x36e
  420df4:	ldp	x19, x20, [sp, #16]
  420df8:	adrp	x1, 438000 <ferror@plt+0x33f90>
  420dfc:	ldr	x21, [sp, #32]
  420e00:	add	x1, x1, #0x424
  420e04:	ldp	x29, x30, [sp], #48
  420e08:	add	x1, x1, #0xf
  420e0c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420e10:	add	x0, x0, #0x41f
  420e14:	b	412328 <ferror@plt+0xe2b8>
  420e18:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  420e1c:	add	x19, x19, #0xf38
  420e20:	ldr	x0, [x19, #40]
  420e24:	cbnz	x0, 420e34 <ferror@plt+0x1cdc4>
  420e28:	adrp	x2, 438000 <ferror@plt+0x33f90>
  420e2c:	add	x2, x2, #0x3a8
  420e30:	b	420df4 <ferror@plt+0x1cd84>
  420e34:	str	x1, [x20]
  420e38:	dmb	ish
  420e3c:	add	x21, x19, #0x10
  420e40:	mov	x0, x21
  420e44:	bl	427b3c <ferror@plt+0x23acc>
  420e48:	ldr	x0, [x19, #40]
  420e4c:	mov	x1, x20
  420e50:	bl	419a48 <ferror@plt+0x159d8>
  420e54:	str	x0, [x19, #40]
  420e58:	add	x0, x19, #0x18
  420e5c:	bl	427e04 <ferror@plt+0x23d94>
  420e60:	mov	x0, x21
  420e64:	ldp	x19, x20, [sp, #16]
  420e68:	ldr	x21, [sp, #32]
  420e6c:	ldp	x29, x30, [sp], #48
  420e70:	b	427b64 <ferror@plt+0x23af4>
  420e74:	add	x1, x0, #0x18
  420e78:	ldxr	w2, [x1]
  420e7c:	add	w2, w2, #0x1
  420e80:	stlxr	w3, w2, [x1]
  420e84:	cbnz	w3, 420e78 <ferror@plt+0x1ce08>
  420e88:	dmb	ish
  420e8c:	ret
  420e90:	mov	x1, x0
  420e94:	add	x2, x0, #0x18
  420e98:	ldxr	w3, [x2]
  420e9c:	sub	w4, w3, #0x1
  420ea0:	stlxr	w5, w4, [x2]
  420ea4:	cbnz	w5, 420e98 <ferror@plt+0x1ce28>
  420ea8:	dmb	ish
  420eac:	cmp	w3, #0x1
  420eb0:	b.ne	420ec8 <ferror@plt+0x1ce58>  // b.any
  420eb4:	ldr	w2, [x1, #28]
  420eb8:	cbz	w2, 420ec0 <ferror@plt+0x1ce50>
  420ebc:	b	427f64 <ferror@plt+0x23ef4>
  420ec0:	mov	x0, #0x30                  	// #48
  420ec4:	b	419388 <ferror@plt+0x15318>
  420ec8:	ret
  420ecc:	b	420e90 <ferror@plt+0x1ce20>
  420ed0:	stp	x29, x30, [sp, #-80]!
  420ed4:	mov	x29, sp
  420ed8:	stp	x19, x20, [sp, #16]
  420edc:	stp	x21, x22, [sp, #32]
  420ee0:	stp	x23, x24, [sp, #48]
  420ee4:	str	x25, [sp, #64]
  420ee8:	cbz	x2, 420f38 <ferror@plt+0x1cec8>
  420eec:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  420ef0:	add	x20, x20, #0xf38
  420ef4:	mov	x19, x1
  420ef8:	mov	x24, x4
  420efc:	mov	x25, x5
  420f00:	mov	x21, x2
  420f04:	mov	x23, x3
  420f08:	mov	x22, x0
  420f0c:	mov	x0, x20
  420f10:	bl	427b3c <ferror@plt+0x23acc>
  420f14:	mov	x0, x19
  420f18:	mov	x2, x25
  420f1c:	mov	x1, x24
  420f20:	bl	427fa0 <ferror@plt+0x23f30>
  420f24:	mov	x19, x0
  420f28:	cbnz	x0, 420f78 <ferror@plt+0x1cf08>
  420f2c:	mov	x0, x20
  420f30:	bl	427b64 <ferror@plt+0x23af4>
  420f34:	b	420f5c <ferror@plt+0x1ceec>
  420f38:	mov	x19, #0x0                   	// #0
  420f3c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  420f40:	add	x1, x1, #0x424
  420f44:	adrp	x2, 436000 <ferror@plt+0x31f90>
  420f48:	add	x1, x1, #0x21
  420f4c:	add	x2, x2, #0x32a
  420f50:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420f54:	add	x0, x0, #0x41f
  420f58:	bl	412328 <ferror@plt+0xe2b8>
  420f5c:	mov	x0, x19
  420f60:	ldp	x19, x20, [sp, #16]
  420f64:	ldp	x21, x22, [sp, #32]
  420f68:	ldp	x23, x24, [sp, #48]
  420f6c:	ldr	x25, [sp, #64]
  420f70:	ldp	x29, x30, [sp], #80
  420f74:	ret
  420f78:	mov	x0, #0x2                   	// #2
  420f7c:	stp	x21, x23, [x19]
  420f80:	movk	x0, #0x1, lsl #32
  420f84:	str	x0, [x19, #24]
  420f88:	mov	w0, #0x1                   	// #1
  420f8c:	str	w0, [x19, #16]
  420f90:	mov	x0, x22
  420f94:	bl	41a07c <ferror@plt+0x1600c>
  420f98:	str	x0, [x19, #32]
  420f9c:	b	420f2c <ferror@plt+0x1cebc>
  420fa0:	stp	x29, x30, [sp, #-48]!
  420fa4:	mov	x3, x2
  420fa8:	mov	x4, #0x0                   	// #0
  420fac:	mov	x29, sp
  420fb0:	mov	x2, x1
  420fb4:	add	x5, sp, #0x28
  420fb8:	adrp	x1, 420000 <ferror@plt+0x1bf90>
  420fbc:	add	x1, x1, #0xb90
  420fc0:	str	x19, [sp, #16]
  420fc4:	mov	x19, x0
  420fc8:	str	xzr, [sp, #40]
  420fcc:	bl	420ed0 <ferror@plt+0x1ce60>
  420fd0:	cbnz	x0, 421008 <ferror@plt+0x1cf98>
  420fd4:	cbnz	x19, 420fe0 <ferror@plt+0x1cf70>
  420fd8:	adrp	x19, 46f000 <ferror@plt+0x6af90>
  420fdc:	add	x19, x19, #0x72e
  420fe0:	ldr	x0, [sp, #40]
  420fe4:	adrp	x2, 438000 <ferror@plt+0x33f90>
  420fe8:	mov	x3, x19
  420fec:	add	x2, x2, #0x3c1
  420ff0:	mov	w1, #0x4                   	// #4
  420ff4:	ldr	x4, [x0, #8]
  420ff8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  420ffc:	add	x0, x0, #0x41f
  421000:	bl	4122b4 <ferror@plt+0xe244>
  421004:	b	421004 <ferror@plt+0x1cf94>
  421008:	ldr	x19, [sp, #16]
  42100c:	ldp	x29, x30, [sp], #48
  421010:	ret
  421014:	mov	x5, x3
  421018:	mov	x4, #0x0                   	// #0
  42101c:	mov	x3, x2
  421020:	mov	x2, x1
  421024:	adrp	x1, 420000 <ferror@plt+0x1bf90>
  421028:	add	x1, x1, #0xb90
  42102c:	b	420ed0 <ferror@plt+0x1ce60>
  421030:	stp	x29, x30, [sp, #-32]!
  421034:	mov	x29, sp
  421038:	stp	x19, x20, [sp, #16]
  42103c:	cbz	x0, 421058 <ferror@plt+0x1cfe8>
  421040:	ldr	w1, [x0, #28]
  421044:	mov	x19, x0
  421048:	cbnz	w1, 42108c <ferror@plt+0x1d01c>
  42104c:	adrp	x2, 438000 <ferror@plt+0x33f90>
  421050:	add	x2, x2, #0x3e1
  421054:	b	421060 <ferror@plt+0x1cff0>
  421058:	adrp	x2, 438000 <ferror@plt+0x33f90>
  42105c:	add	x2, x2, #0x3da
  421060:	mov	x20, #0x0                   	// #0
  421064:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421068:	add	x1, x1, #0x424
  42106c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  421070:	add	x1, x1, #0x37
  421074:	add	x0, x0, #0x41f
  421078:	bl	412328 <ferror@plt+0xe2b8>
  42107c:	mov	x0, x20
  421080:	ldp	x19, x20, [sp, #16]
  421084:	ldp	x29, x30, [sp], #32
  421088:	ret
  42108c:	bl	428154 <ferror@plt+0x240e4>
  421090:	str	wzr, [x19, #16]
  421094:	mov	x0, x19
  421098:	ldr	x20, [x19, #40]
  42109c:	bl	420e90 <ferror@plt+0x1ce20>
  4210a0:	b	42107c <ferror@plt+0x1d00c>
  4210a4:	stp	x29, x30, [sp, #-32]!
  4210a8:	mov	x29, sp
  4210ac:	stp	x19, x20, [sp, #16]
  4210b0:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  4210b4:	add	x20, x20, #0x818
  4210b8:	mov	x0, x20
  4210bc:	bl	427eac <ferror@plt+0x23e3c>
  4210c0:	cbnz	x0, 4210f4 <ferror@plt+0x1d084>
  4210c4:	mov	x0, #0x30                  	// #48
  4210c8:	bl	41930c <ferror@plt+0x1529c>
  4210cc:	mov	x19, x0
  4210d0:	mov	w0, #0x1                   	// #1
  4210d4:	mov	x1, x19
  4210d8:	str	w0, [x19, #24]
  4210dc:	mov	x0, x20
  4210e0:	bl	427ec4 <ferror@plt+0x23e54>
  4210e4:	mov	x0, x19
  4210e8:	ldp	x19, x20, [sp, #16]
  4210ec:	ldp	x29, x30, [sp], #32
  4210f0:	ret
  4210f4:	mov	x19, x0
  4210f8:	b	4210e4 <ferror@plt+0x1d074>
  4210fc:	stp	x29, x30, [sp, #-32]!
  421100:	mov	x29, sp
  421104:	str	x19, [sp, #16]
  421108:	mov	x19, x0
  42110c:	bl	4210a4 <ferror@plt+0x1d034>
  421110:	ldr	w1, [x0, #28]
  421114:	cbnz	w1, 421134 <ferror@plt+0x1d0c4>
  421118:	adrp	x2, 438000 <ferror@plt+0x33f90>
  42111c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  421120:	add	x2, x2, #0x3ec
  421124:	add	x0, x0, #0x41f
  421128:	mov	w1, #0x4                   	// #4
  42112c:	bl	4122b4 <ferror@plt+0xe244>
  421130:	b	421130 <ferror@plt+0x1d0c0>
  421134:	str	x19, [x0, #40]
  421138:	ldr	x19, [sp, #16]
  42113c:	ldp	x29, x30, [sp], #32
  421140:	b	4281e4 <ferror@plt+0x24174>
  421144:	stp	x29, x30, [sp, #-16]!
  421148:	mov	w0, #0x54                  	// #84
  42114c:	mov	x29, sp
  421150:	bl	403e50 <sysconf@plt>
  421154:	cmp	w0, #0x0
  421158:	csinc	x0, x0, xzr, gt
  42115c:	ldp	x29, x30, [sp], #16
  421160:	ret
  421164:	stp	x29, x30, [sp, #-32]!
  421168:	mov	x0, #0x18                  	// #24
  42116c:	mov	x29, sp
  421170:	str	x19, [sp, #16]
  421174:	bl	410f8c <ferror@plt+0xcf1c>
  421178:	mov	x19, x0
  42117c:	ldrb	w0, [x0, #16]
  421180:	orr	w0, w0, #0x1
  421184:	strb	w0, [x19, #16]
  421188:	bl	40eae8 <ferror@plt+0xaa78>
  42118c:	str	x0, [x19]
  421190:	mov	x0, x19
  421194:	ldr	x19, [sp, #16]
  421198:	ldp	x29, x30, [sp], #32
  42119c:	ret
  4211a0:	cbz	x0, 4211a8 <ferror@plt+0x1d138>
  4211a4:	b	4110d0 <ferror@plt+0xd060>
  4211a8:	adrp	x2, 438000 <ferror@plt+0x33f90>
  4211ac:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4211b0:	add	x2, x2, #0x469
  4211b4:	add	x1, x1, #0x526
  4211b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4211bc:	add	x0, x0, #0x41f
  4211c0:	b	412328 <ferror@plt+0xe2b8>
  4211c4:	cbz	x0, 4211f8 <ferror@plt+0x1d188>
  4211c8:	stp	x29, x30, [sp, #-32]!
  4211cc:	mov	x29, sp
  4211d0:	str	x19, [sp, #16]
  4211d4:	mov	x19, x0
  4211d8:	ldrb	w0, [x0, #16]
  4211dc:	orr	w0, w0, #0x1
  4211e0:	strb	w0, [x19, #16]
  4211e4:	bl	40eae8 <ferror@plt+0xaa78>
  4211e8:	str	x0, [x19]
  4211ec:	ldr	x19, [sp, #16]
  4211f0:	ldp	x29, x30, [sp], #32
  4211f4:	ret
  4211f8:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4211fc:	add	x1, x1, #0x526
  421200:	adrp	x2, 438000 <ferror@plt+0x33f90>
  421204:	adrp	x0, 438000 <ferror@plt+0x33f90>
  421208:	add	x2, x2, #0x469
  42120c:	add	x1, x1, #0x10
  421210:	add	x0, x0, #0x41f
  421214:	b	412328 <ferror@plt+0xe2b8>
  421218:	cbz	x0, 42124c <ferror@plt+0x1d1dc>
  42121c:	stp	x29, x30, [sp, #-32]!
  421220:	mov	x29, sp
  421224:	str	x19, [sp, #16]
  421228:	mov	x19, x0
  42122c:	ldrb	w0, [x0, #16]
  421230:	and	w0, w0, #0xfffffffe
  421234:	strb	w0, [x19, #16]
  421238:	bl	40eae8 <ferror@plt+0xaa78>
  42123c:	str	x0, [x19, #8]
  421240:	ldr	x19, [sp, #16]
  421244:	ldp	x29, x30, [sp], #32
  421248:	ret
  42124c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421250:	add	x1, x1, #0x526
  421254:	adrp	x2, 438000 <ferror@plt+0x33f90>
  421258:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42125c:	add	x2, x2, #0x469
  421260:	add	x1, x1, #0x1e
  421264:	add	x0, x0, #0x41f
  421268:	b	412328 <ferror@plt+0xe2b8>
  42126c:	cbz	x0, 421294 <ferror@plt+0x1d224>
  421270:	stp	x29, x30, [sp, #-32]!
  421274:	mov	x29, sp
  421278:	str	x19, [sp, #16]
  42127c:	mov	x19, x0
  421280:	bl	40eae8 <ferror@plt+0xaa78>
  421284:	str	x0, [x19]
  421288:	ldr	x19, [sp, #16]
  42128c:	ldp	x29, x30, [sp], #32
  421290:	ret
  421294:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421298:	add	x1, x1, #0x526
  42129c:	adrp	x2, 438000 <ferror@plt+0x33f90>
  4212a0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4212a4:	add	x2, x2, #0x469
  4212a8:	add	x1, x1, #0x2b
  4212ac:	add	x0, x0, #0x41f
  4212b0:	b	412328 <ferror@plt+0xe2b8>
  4212b4:	cbz	x0, 421300 <ferror@plt+0x1d290>
  4212b8:	stp	x29, x30, [sp, #-48]!
  4212bc:	mov	x29, sp
  4212c0:	stp	x19, x20, [sp, #16]
  4212c4:	mov	x19, x0
  4212c8:	ldrb	w0, [x0, #16]
  4212cc:	str	x21, [sp, #32]
  4212d0:	tbz	w0, #0, 421320 <ferror@plt+0x1d2b0>
  4212d4:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4212d8:	add	x1, x1, #0x526
  4212dc:	add	x1, x1, #0x39
  4212e0:	adrp	x2, 438000 <ferror@plt+0x33f90>
  4212e4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4212e8:	add	x2, x2, #0x477
  4212ec:	add	x0, x0, #0x41f
  4212f0:	ldp	x19, x20, [sp, #16]
  4212f4:	ldr	x21, [sp, #32]
  4212f8:	ldp	x29, x30, [sp], #48
  4212fc:	b	42131c <ferror@plt+0x1d2ac>
  421300:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421304:	add	x1, x1, #0x526
  421308:	adrp	x2, 438000 <ferror@plt+0x33f90>
  42130c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  421310:	add	x2, x2, #0x469
  421314:	add	x1, x1, #0x39
  421318:	add	x0, x0, #0x41f
  42131c:	b	412328 <ferror@plt+0xe2b8>
  421320:	ldp	x20, x21, [x19]
  421324:	bl	40eae8 <ferror@plt+0xaa78>
  421328:	sub	x20, x20, x21
  42132c:	add	x20, x20, x0
  421330:	ldrb	w0, [x19, #16]
  421334:	ldr	x21, [sp, #32]
  421338:	orr	w0, w0, #0x1
  42133c:	str	x20, [x19]
  421340:	strb	w0, [x19, #16]
  421344:	ldp	x19, x20, [sp, #16]
  421348:	ldp	x29, x30, [sp], #48
  42134c:	ret
  421350:	stp	x29, x30, [sp, #-32]!
  421354:	mov	x29, sp
  421358:	stp	x19, x20, [sp, #16]
  42135c:	cbz	x0, 4213b0 <ferror@plt+0x1d340>
  421360:	mov	x19, x0
  421364:	ldrb	w0, [x0, #16]
  421368:	mov	x20, x1
  42136c:	tbz	w0, #0, 421378 <ferror@plt+0x1d308>
  421370:	bl	40eae8 <ferror@plt+0xaa78>
  421374:	str	x0, [x19, #8]
  421378:	ldp	x1, x0, [x19]
  42137c:	sub	x0, x0, x1
  421380:	mov	x1, #0x848000000000        	// #145685290680320
  421384:	movk	x1, #0x412e, lsl #48
  421388:	fmov	d1, x1
  42138c:	scvtf	d0, x0
  421390:	fdiv	d0, d0, d1
  421394:	cbz	x20, 4213d4 <ferror@plt+0x1d364>
  421398:	mov	x2, #0x4240                	// #16960
  42139c:	movk	x2, #0xf, lsl #16
  4213a0:	sdiv	x1, x0, x2
  4213a4:	msub	x0, x1, x2, x0
  4213a8:	str	x0, [x20]
  4213ac:	b	4213d4 <ferror@plt+0x1d364>
  4213b0:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4213b4:	add	x1, x1, #0x526
  4213b8:	add	x1, x1, #0x4a
  4213bc:	adrp	x2, 438000 <ferror@plt+0x33f90>
  4213c0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4213c4:	add	x2, x2, #0x469
  4213c8:	add	x0, x0, #0x41f
  4213cc:	bl	412328 <ferror@plt+0xe2b8>
  4213d0:	movi	d0, #0x0
  4213d4:	ldp	x19, x20, [sp, #16]
  4213d8:	ldp	x29, x30, [sp], #32
  4213dc:	ret
  4213e0:	mov	x2, #0x4240                	// #16960
  4213e4:	stp	x29, x30, [sp, #-48]!
  4213e8:	movk	x2, #0xf, lsl #16
  4213ec:	mov	x29, sp
  4213f0:	udiv	x1, x0, x2
  4213f4:	str	x1, [sp, #16]
  4213f8:	msub	x1, x1, x2, x0
  4213fc:	mov	x0, #0x3e8                 	// #1000
  421400:	mul	x1, x1, x0
  421404:	str	x1, [sp, #24]
  421408:	add	x1, sp, #0x20
  42140c:	add	x0, sp, #0x10
  421410:	bl	403cd0 <nanosleep@plt>
  421414:	cmn	w0, #0x1
  421418:	b.ne	42142c <ferror@plt+0x1d3bc>  // b.any
  42141c:	bl	403f60 <__errno_location@plt>
  421420:	ldr	w0, [x0]
  421424:	cmp	w0, #0x4
  421428:	b.eq	421434 <ferror@plt+0x1d3c4>  // b.none
  42142c:	ldp	x29, x30, [sp], #48
  421430:	ret
  421434:	ldp	x0, x1, [sp, #32]
  421438:	stp	x0, x1, [sp, #16]
  42143c:	b	421408 <ferror@plt+0x1d398>
  421440:	ldr	x2, [x0, #8]
  421444:	mov	x5, #0x423f                	// #16959
  421448:	movk	x5, #0xf, lsl #16
  42144c:	cmp	x2, x5
  421450:	b.hi	42149c <ferror@plt+0x1d42c>  // b.pmore
  421454:	mov	x4, #0x4240                	// #16960
  421458:	movk	x4, #0xf, lsl #16
  42145c:	ldr	x6, [x0]
  421460:	tbz	x1, #63, 4214bc <ferror@plt+0x1d44c>
  421464:	neg	x1, x1
  421468:	mov	x3, #0xffffffffffffbdc0    	// #-16960
  42146c:	movk	x3, #0xfff0, lsl #16
  421470:	udiv	x5, x1, x4
  421474:	msub	x5, x5, x4, x1
  421478:	sdiv	x1, x1, x3
  42147c:	sub	x2, x2, x5
  421480:	add	x1, x1, x6
  421484:	stp	x1, x2, [x0]
  421488:	tbz	x2, #63, 4214e4 <ferror@plt+0x1d474>
  42148c:	add	x2, x2, x4
  421490:	sub	x1, x1, #0x1
  421494:	stp	x1, x2, [x0]
  421498:	b	4214e4 <ferror@plt+0x1d474>
  42149c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4214a0:	add	x1, x1, #0x526
  4214a4:	add	x1, x1, #0x5a
  4214a8:	adrp	x2, 438000 <ferror@plt+0x33f90>
  4214ac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4214b0:	add	x2, x2, #0x48e
  4214b4:	add	x0, x0, #0x41f
  4214b8:	b	412328 <ferror@plt+0xe2b8>
  4214bc:	sdiv	x3, x1, x4
  4214c0:	msub	x1, x3, x4, x1
  4214c4:	add	x3, x3, x6
  4214c8:	add	x1, x1, x2
  4214cc:	stp	x3, x1, [x0]
  4214d0:	cmp	x1, x5
  4214d4:	b.le	4214e4 <ferror@plt+0x1d474>
  4214d8:	sub	x1, x1, x4
  4214dc:	add	x3, x3, #0x1
  4214e0:	stp	x3, x1, [x0]
  4214e4:	ret
  4214e8:	stp	x29, x30, [sp, #-144]!
  4214ec:	mov	x29, sp
  4214f0:	stp	x19, x20, [sp, #16]
  4214f4:	stp	x21, x22, [sp, #32]
  4214f8:	str	x23, [sp, #48]
  4214fc:	str	x0, [sp, #72]
  421500:	stp	xzr, xzr, [sp, #88]
  421504:	stp	xzr, xzr, [sp, #104]
  421508:	stp	xzr, xzr, [sp, #120]
  42150c:	str	xzr, [sp, #136]
  421510:	cbz	x0, 4215d4 <ferror@plt+0x1d564>
  421514:	mov	x20, x1
  421518:	cbz	x1, 42160c <ferror@plt+0x1d59c>
  42151c:	adrp	x0, 437000 <ferror@plt+0x32f90>
  421520:	ldr	x21, [x0, #272]
  421524:	ldr	x0, [sp, #72]
  421528:	ldrb	w2, [x0]
  42152c:	ldrb	w1, [x0]
  421530:	ldrh	w2, [x21, x2, lsl #1]
  421534:	tbnz	w2, #8, 421618 <ferror@plt+0x1d5a8>
  421538:	cbz	w1, 4215f4 <ferror@plt+0x1d584>
  42153c:	tbnz	w2, #3, 421550 <ferror@plt+0x1d4e0>
  421540:	cmp	w1, #0x2d
  421544:	b.eq	421550 <ferror@plt+0x1d4e0>  // b.none
  421548:	cmp	w1, #0x2b
  42154c:	b.ne	4215f4 <ferror@plt+0x1d584>  // b.any
  421550:	add	x1, sp, #0x48
  421554:	mov	w2, #0xa                   	// #10
  421558:	bl	403570 <strtoul@plt>
  42155c:	ldr	x1, [sp, #72]
  421560:	ldrb	w2, [x1]
  421564:	cmp	w2, #0x2d
  421568:	b.ne	421624 <ferror@plt+0x1d5b4>  // b.any
  42156c:	sub	w0, w0, #0x76c
  421570:	mov	w2, #0xa                   	// #10
  421574:	str	w0, [sp, #108]
  421578:	add	x0, x1, #0x1
  42157c:	add	x1, sp, #0x48
  421580:	str	x0, [sp, #72]
  421584:	bl	403570 <strtoul@plt>
  421588:	sub	w0, w0, #0x1
  42158c:	ldr	x1, [sp, #72]
  421590:	str	w0, [sp, #104]
  421594:	add	x0, x1, #0x1
  421598:	str	x0, [sp, #72]
  42159c:	ldrb	w1, [x1]
  4215a0:	cmp	w1, #0x2d
  4215a4:	b.ne	4215f4 <ferror@plt+0x1d584>  // b.any
  4215a8:	add	x1, sp, #0x48
  4215ac:	mov	w2, #0xa                   	// #10
  4215b0:	bl	403570 <strtoul@plt>
  4215b4:	str	w0, [sp, #100]
  4215b8:	ldr	x1, [sp, #72]
  4215bc:	ldrb	w0, [x1]
  4215c0:	cmp	w0, #0x54
  4215c4:	b.eq	421654 <ferror@plt+0x1d5e4>  // b.none
  4215c8:	cmp	w0, #0x0
  4215cc:	cset	w0, eq  // eq = none
  4215d0:	b	4215f8 <ferror@plt+0x1d588>
  4215d4:	adrp	x2, 438000 <ferror@plt+0x33f90>
  4215d8:	add	x2, x2, #0x4c5
  4215dc:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4215e0:	add	x1, x1, #0x526
  4215e4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4215e8:	add	x1, x1, #0x69
  4215ec:	add	x0, x0, #0x41f
  4215f0:	bl	412328 <ferror@plt+0xe2b8>
  4215f4:	mov	w0, #0x0                   	// #0
  4215f8:	ldp	x19, x20, [sp, #16]
  4215fc:	ldp	x21, x22, [sp, #32]
  421600:	ldr	x23, [sp, #48]
  421604:	ldp	x29, x30, [sp], #144
  421608:	ret
  42160c:	adrp	x2, 438000 <ferror@plt+0x33f90>
  421610:	add	x2, x2, #0x4d6
  421614:	b	4215dc <ferror@plt+0x1d56c>
  421618:	add	x0, x0, #0x1
  42161c:	str	x0, [sp, #72]
  421620:	b	421524 <ferror@plt+0x1d4b4>
  421624:	mov	x3, #0x64                  	// #100
  421628:	sdiv	x1, x0, x3
  42162c:	msub	x1, x1, x3, x0
  421630:	str	w1, [sp, #100]
  421634:	mov	x1, #0x2710                	// #10000
  421638:	sdiv	x2, x0, x1
  42163c:	msub	x0, x2, x1, x0
  421640:	sub	w2, w2, #0x76c
  421644:	sdiv	x0, x0, x3
  421648:	sub	w0, w0, #0x1
  42164c:	stp	w0, w2, [sp, #104]
  421650:	b	4215b8 <ferror@plt+0x1d548>
  421654:	add	x0, x1, #0x1
  421658:	str	x0, [sp, #72]
  42165c:	ldrb	w1, [x1, #1]
  421660:	ldrh	w1, [x21, x1, lsl #1]
  421664:	tbz	w1, #3, 4215f4 <ferror@plt+0x1d584>
  421668:	add	x1, sp, #0x48
  42166c:	mov	w2, #0xa                   	// #10
  421670:	bl	403570 <strtoul@plt>
  421674:	ldr	x1, [sp, #72]
  421678:	ldrb	w2, [x1]
  42167c:	cmp	w2, #0x3a
  421680:	b.ne	42170c <ferror@plt+0x1d69c>  // b.any
  421684:	mov	w2, #0xa                   	// #10
  421688:	str	w0, [sp, #96]
  42168c:	add	x0, x1, #0x1
  421690:	add	x1, sp, #0x48
  421694:	str	x0, [sp, #72]
  421698:	bl	403570 <strtoul@plt>
  42169c:	ldr	x1, [sp, #72]
  4216a0:	str	w0, [sp, #92]
  4216a4:	add	x0, x1, #0x1
  4216a8:	str	x0, [sp, #72]
  4216ac:	ldrb	w1, [x1]
  4216b0:	cmp	w1, #0x3a
  4216b4:	b.ne	4215f4 <ferror@plt+0x1d584>  // b.any
  4216b8:	add	x1, sp, #0x48
  4216bc:	mov	w2, #0xa                   	// #10
  4216c0:	bl	403570 <strtoul@plt>
  4216c4:	str	w0, [sp, #88]
  4216c8:	ldr	x0, [sp, #72]
  4216cc:	str	xzr, [x20, #8]
  4216d0:	ldrb	w0, [x0]
  4216d4:	and	w0, w0, #0xfffffffd
  4216d8:	and	w0, w0, #0xff
  4216dc:	cmp	w0, #0x2c
  4216e0:	b.eq	42176c <ferror@plt+0x1d6fc>  // b.none
  4216e4:	ldr	x0, [sp, #72]
  4216e8:	ldrb	w1, [x0]
  4216ec:	cmp	w1, #0x5a
  4216f0:	b.ne	42177c <ferror@plt+0x1d70c>  // b.any
  4216f4:	add	x0, x0, #0x1
  4216f8:	str	x0, [sp, #72]
  4216fc:	add	x0, sp, #0x58
  421700:	bl	403fc0 <timegm@plt>
  421704:	str	x0, [x20]
  421708:	b	4217f0 <ferror@plt+0x1d780>
  42170c:	mov	x2, #0x64                  	// #100
  421710:	sdiv	x1, x0, x2
  421714:	msub	x1, x1, x2, x0
  421718:	str	w1, [sp, #88]
  42171c:	mov	x1, #0x2710                	// #10000
  421720:	sdiv	x3, x0, x1
  421724:	msub	x0, x3, x1, x0
  421728:	sdiv	x0, x0, x2
  42172c:	stp	w0, w3, [sp, #92]
  421730:	b	4216c8 <ferror@plt+0x1d658>
  421734:	sub	w0, w0, #0x30
  421738:	ldr	x1, [x20, #8]
  42173c:	sxtw	x0, w0
  421740:	madd	x0, x0, x2, x1
  421744:	sdiv	x2, x2, x3
  421748:	str	x0, [x20, #8]
  42174c:	ldr	x1, [sp, #72]
  421750:	add	x0, x1, #0x1
  421754:	str	x0, [sp, #72]
  421758:	ldrb	w0, [x1, #1]
  42175c:	ldrb	w1, [x1, #1]
  421760:	ldrh	w1, [x21, x1, lsl #1]
  421764:	tbnz	w1, #3, 421734 <ferror@plt+0x1d6c4>
  421768:	b	4216e4 <ferror@plt+0x1d674>
  42176c:	mov	x2, #0x86a0                	// #34464
  421770:	mov	x3, #0xa                   	// #10
  421774:	movk	x2, #0x1, lsl #16
  421778:	b	42174c <ferror@plt+0x1d6dc>
  42177c:	cmp	w1, #0x2b
  421780:	mov	w2, #0x2d                  	// #45
  421784:	ccmp	w1, w2, #0x4, ne  // ne = any
  421788:	b.ne	421824 <ferror@plt+0x1d7b4>  // b.any
  42178c:	cmp	w1, #0x2b
  421790:	add	x0, x0, #0x1
  421794:	add	x1, sp, #0x48
  421798:	mov	w19, #0x1                   	// #1
  42179c:	mov	w2, #0xa                   	// #10
  4217a0:	cneg	w19, w19, eq  // eq = none
  4217a4:	bl	403570 <strtoul@plt>
  4217a8:	mov	x23, x0
  4217ac:	ldr	x0, [sp, #72]
  4217b0:	ldrb	w1, [x0]
  4217b4:	cmp	w1, #0x3a
  4217b8:	b.ne	42180c <ferror@plt+0x1d79c>  // b.any
  4217bc:	mov	x22, #0x3c                  	// #60
  4217c0:	add	x1, sp, #0x48
  4217c4:	add	x0, x0, #0x1
  4217c8:	mov	w2, #0xa                   	// #10
  4217cc:	bl	403570 <strtoul@plt>
  4217d0:	madd	x22, x23, x22, x0
  4217d4:	sxtw	x19, w19
  4217d8:	add	x0, sp, #0x58
  4217dc:	bl	403fc0 <timegm@plt>
  4217e0:	mov	x1, #0x3c                  	// #60
  4217e4:	mul	x19, x19, x22
  4217e8:	madd	x19, x19, x1, x0
  4217ec:	str	x19, [x20]
  4217f0:	ldr	x0, [sp, #72]
  4217f4:	ldrb	w2, [x0]
  4217f8:	ldrb	w1, [x0]
  4217fc:	ldrh	w2, [x21, x2, lsl #1]
  421800:	tbnz	w2, #8, 421838 <ferror@plt+0x1d7c8>
  421804:	cmp	w1, #0x0
  421808:	b	4215cc <ferror@plt+0x1d55c>
  42180c:	mov	x22, #0x64                  	// #100
  421810:	mov	x0, #0x3c                  	// #60
  421814:	sdiv	x1, x23, x22
  421818:	msub	x22, x1, x22, x23
  42181c:	madd	x22, x1, x0, x22
  421820:	b	4217d4 <ferror@plt+0x1d764>
  421824:	mov	w0, #0xffffffff            	// #-1
  421828:	str	w0, [sp, #120]
  42182c:	add	x0, sp, #0x58
  421830:	bl	403ae0 <mktime@plt>
  421834:	b	421704 <ferror@plt+0x1d694>
  421838:	add	x0, x0, #0x1
  42183c:	str	x0, [sp, #72]
  421840:	b	4217f0 <ferror@plt+0x1d780>
  421844:	stp	x29, x30, [sp, #-96]!
  421848:	mov	x29, sp
  42184c:	ldr	x1, [x0, #8]
  421850:	str	x19, [sp, #16]
  421854:	mov	x19, x0
  421858:	mov	x0, #0x423f                	// #16959
  42185c:	movk	x0, #0xf, lsl #16
  421860:	cmp	x1, x0
  421864:	b.hi	4218a8 <ferror@plt+0x1d838>  // b.pmore
  421868:	ldr	x0, [x19]
  42186c:	add	x1, sp, #0x28
  421870:	str	x0, [sp, #32]
  421874:	add	x0, sp, #0x20
  421878:	bl	403980 <gmtime_r@plt>
  42187c:	ldr	x7, [x19, #8]
  421880:	ldp	w2, w1, [x0, #16]
  421884:	cbnz	x7, 4218d8 <ferror@plt+0x1d868>
  421888:	ldp	w6, w5, [x0]
  42188c:	add	w2, w2, #0x1
  421890:	ldp	w4, w3, [x0, #8]
  421894:	add	w1, w1, #0x76c
  421898:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42189c:	add	x0, x0, #0x508
  4218a0:	bl	41a234 <ferror@plt+0x161c4>
  4218a4:	b	4218cc <ferror@plt+0x1d85c>
  4218a8:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4218ac:	add	x1, x1, #0x526
  4218b0:	add	x1, x1, #0x81
  4218b4:	adrp	x2, 438000 <ferror@plt+0x33f90>
  4218b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4218bc:	add	x2, x2, #0x48e
  4218c0:	add	x0, x0, #0x41f
  4218c4:	bl	412328 <ferror@plt+0xe2b8>
  4218c8:	mov	x0, #0x0                   	// #0
  4218cc:	ldr	x19, [sp, #16]
  4218d0:	ldp	x29, x30, [sp], #96
  4218d4:	ret
  4218d8:	ldp	w6, w5, [x0]
  4218dc:	add	w2, w2, #0x1
  4218e0:	ldp	w4, w3, [x0, #8]
  4218e4:	add	w1, w1, #0x76c
  4218e8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4218ec:	add	x0, x0, #0x4e4
  4218f0:	bl	41a234 <ferror@plt+0x161c4>
  4218f4:	b	4218cc <ferror@plt+0x1d85c>
  4218f8:	ldr	w2, [x1]
  4218fc:	cmp	w2, w0
  421900:	b.hi	421914 <ferror@plt+0x1d8a4>  // b.pmore
  421904:	ldr	w1, [x1, #4]
  421908:	cmp	w1, w0
  42190c:	cset	w0, cc  // cc = lo, ul, last
  421910:	ret
  421914:	mov	w0, #0xffffffff            	// #-1
  421918:	b	421910 <ferror@plt+0x1d8a0>
  42191c:	stp	x29, x30, [sp, #-16]!
  421920:	mov	x1, #0x0                   	// #0
  421924:	mov	w0, #0x0                   	// #0
  421928:	mov	x29, sp
  42192c:	bl	404060 <setlocale@plt>
  421930:	cbz	x0, 421984 <ferror@plt+0x1d914>
  421934:	ldrb	w1, [x0]
  421938:	cmp	w1, #0x6c
  42193c:	b.eq	421960 <ferror@plt+0x1d8f0>  // b.none
  421940:	cmp	w1, #0x74
  421944:	b.eq	421978 <ferror@plt+0x1d908>  // b.none
  421948:	cmp	w1, #0x61
  42194c:	b.ne	421984 <ferror@plt+0x1d914>  // b.any
  421950:	ldrb	w0, [x0, #1]
  421954:	cmp	w0, #0x7a
  421958:	cset	w0, eq  // eq = none
  42195c:	b	421970 <ferror@plt+0x1d900>
  421960:	ldrb	w0, [x0, #1]
  421964:	cmp	w0, #0x74
  421968:	cset	w0, eq  // eq = none
  42196c:	lsl	w0, w0, #1
  421970:	ldp	x29, x30, [sp], #16
  421974:	ret
  421978:	ldrb	w0, [x0, #1]
  42197c:	cmp	w0, #0x72
  421980:	b	421958 <ferror@plt+0x1d8e8>
  421984:	mov	w0, #0x0                   	// #0
  421988:	b	421970 <ferror@plt+0x1d900>
  42198c:	stp	x29, x30, [sp, #-80]!
  421990:	mov	x29, sp
  421994:	stp	x21, x22, [sp, #32]
  421998:	adrp	x21, 438000 <ferror@plt+0x33f90>
  42199c:	add	x21, x21, #0x5c0
  4219a0:	stp	x25, x26, [sp, #64]
  4219a4:	mov	w22, w2
  4219a8:	mov	w26, #0x0                   	// #0
  4219ac:	ldr	x25, [x0]
  4219b0:	stp	x19, x20, [sp, #16]
  4219b4:	mov	x19, x0
  4219b8:	mov	x20, x1
  4219bc:	stp	x23, x24, [sp, #48]
  4219c0:	mov	w23, #0xfaff                	// #64255
  4219c4:	add	x24, x21, #0x5f6
  4219c8:	movk	w23, #0x2, lsl #16
  4219cc:	ldrb	w0, [x25]
  4219d0:	cbz	w0, 421aa4 <ferror@plt+0x1da34>
  4219d4:	mov	x0, x25
  4219d8:	bl	423824 <ferror@plt+0x1f7b4>
  4219dc:	cmp	w0, w23
  4219e0:	b.hi	421a68 <ferror@plt+0x1d9f8>  // b.pmore
  4219e4:	lsr	w1, w0, #8
  4219e8:	mov	w2, #0x270f                	// #9999
  4219ec:	ldrsh	w1, [x21, x1, lsl #1]
  4219f0:	cmp	w1, w2
  4219f4:	b.le	421a50 <ferror@plt+0x1d9e0>
  4219f8:	mov	w2, #0xffffd8f0            	// #-10000
  4219fc:	add	w2, w1, w2
  421a00:	mov	w1, #0x1c00                	// #7168
  421a04:	lsr	w1, w1, w2
  421a08:	and	w1, w1, #0x1
  421a0c:	cbz	w1, 421aa4 <ferror@plt+0x1da34>
  421a10:	eor	w1, w22, #0x1
  421a14:	cmp	w0, #0x307
  421a18:	and	w1, w1, #0x1
  421a1c:	csinc	w1, w1, wzr, eq  // eq = none
  421a20:	cbz	w1, 421a38 <ferror@plt+0x1d9c8>
  421a24:	cmp	x20, #0x0
  421a28:	add	x1, x20, w26, sxtw
  421a2c:	csel	x1, x1, xzr, ne  // ne = any
  421a30:	bl	423a84 <ferror@plt+0x1fa14>
  421a34:	add	w26, w26, w0
  421a38:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  421a3c:	ldrb	w0, [x25]
  421a40:	ldr	x1, [x1, #816]
  421a44:	ldrb	w0, [x1, x0]
  421a48:	add	x25, x25, x0
  421a4c:	b	4219cc <ferror@plt+0x1d95c>
  421a50:	adrp	x2, 448000 <ferror@plt+0x43f90>
  421a54:	add	x2, x2, #0x5ac
  421a58:	sbfiz	x1, x1, #8, #32
  421a5c:	add	x2, x2, w0, uxtb
  421a60:	ldrb	w2, [x2, x1]
  421a64:	b	421a00 <ferror@plt+0x1d990>
  421a68:	sub	w1, w0, #0xe0, lsl #12
  421a6c:	mov	w2, #0x2ffff               	// #196607
  421a70:	cmp	w1, w2
  421a74:	b.hi	421aa4 <ferror@plt+0x1da34>  // b.pmore
  421a78:	lsr	w1, w1, #8
  421a7c:	ldrsh	w3, [x24, x1, lsl #1]
  421a80:	mov	w1, #0x270f                	// #9999
  421a84:	cmp	w3, w1
  421a88:	b.le	421ac4 <ferror@plt+0x1da54>
  421a8c:	mov	w1, #0xffffd8f0            	// #-10000
  421a90:	add	w1, w3, w1
  421a94:	mov	w3, #0x1c00                	// #7168
  421a98:	lsr	w3, w3, w1
  421a9c:	and	w3, w3, #0x1
  421aa0:	cbnz	w3, 421a24 <ferror@plt+0x1d9b4>
  421aa4:	ldp	x21, x22, [sp, #32]
  421aa8:	mov	w0, w26
  421aac:	ldp	x23, x24, [sp, #48]
  421ab0:	str	x25, [x19]
  421ab4:	ldp	x19, x20, [sp, #16]
  421ab8:	ldp	x25, x26, [sp, #64]
  421abc:	ldp	x29, x30, [sp], #80
  421ac0:	ret
  421ac4:	adrp	x1, 448000 <ferror@plt+0x43f90>
  421ac8:	add	x1, x1, #0x5ac
  421acc:	sbfiz	x3, x3, #8, #32
  421ad0:	add	x1, x1, w0, uxtb
  421ad4:	ldrb	w1, [x1, x3]
  421ad8:	b	421a94 <ferror@plt+0x1da24>
  421adc:	stp	x29, x30, [sp, #-48]!
  421ae0:	adrp	x4, 438000 <ferror@plt+0x33f90>
  421ae4:	add	x4, x4, #0x5c0
  421ae8:	mov	x29, sp
  421aec:	stp	x19, x20, [sp, #16]
  421af0:	add	x4, x4, #0xbf6
  421af4:	mov	w20, w3
  421af8:	str	x21, [sp, #32]
  421afc:	add	x19, x4, w1, sxtw
  421b00:	cmp	w2, #0x8
  421b04:	mov	x21, x0
  421b08:	b.eq	421b24 <ferror@plt+0x1dab4>  // b.none
  421b0c:	sxtw	x0, w1
  421b10:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  421b14:	ldr	x1, [x1, #816]
  421b18:	ldrb	w0, [x4, x0]
  421b1c:	ldrb	w0, [x1, x0]
  421b20:	add	x19, x19, x0
  421b24:	mov	x0, x19
  421b28:	bl	403580 <strlen@plt>
  421b2c:	cmp	w20, #0x1
  421b30:	b.ne	421b3c <ferror@plt+0x1dacc>  // b.any
  421b34:	add	x1, x0, #0x1
  421b38:	add	x19, x19, x1
  421b3c:	mov	x0, x19
  421b40:	bl	403580 <strlen@plt>
  421b44:	mov	x20, x0
  421b48:	cbz	x21, 421b5c <ferror@plt+0x1daec>
  421b4c:	sxtw	x2, w0
  421b50:	mov	x1, x19
  421b54:	mov	x0, x21
  421b58:	bl	403510 <memcpy@plt>
  421b5c:	mov	w0, w20
  421b60:	ldp	x19, x20, [sp, #16]
  421b64:	ldr	x21, [sp, #32]
  421b68:	ldp	x29, x30, [sp], #48
  421b6c:	ret
  421b70:	mov	w1, #0xfaff                	// #64255
  421b74:	movk	w1, #0x2, lsl #16
  421b78:	cmp	w0, w1
  421b7c:	b.hi	421bb4 <ferror@plt+0x1db44>  // b.pmore
  421b80:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421b84:	lsr	w2, w0, #8
  421b88:	add	x1, x1, #0x5c0
  421b8c:	ldrsh	w1, [x1, x2, lsl #1]
  421b90:	mov	w2, #0x270f                	// #9999
  421b94:	cmp	w1, w2
  421b98:	b.le	421bd8 <ferror@plt+0x1db68>
  421b9c:	mov	w0, #0xffffd8f0            	// #-10000
  421ba0:	add	w1, w1, w0
  421ba4:	mov	w0, #0xe3e0                	// #58336
  421ba8:	lsr	w0, w0, w1
  421bac:	and	w0, w0, #0x1
  421bb0:	ret
  421bb4:	sub	w2, w0, #0xe0, lsl #12
  421bb8:	mov	w1, #0x2ffff               	// #196607
  421bbc:	cmp	w2, w1
  421bc0:	b.hi	421bf0 <ferror@plt+0x1db80>  // b.pmore
  421bc4:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421bc8:	add	x1, x1, #0x5c0
  421bcc:	lsr	w2, w2, #8
  421bd0:	add	x1, x1, #0x5f6
  421bd4:	b	421b8c <ferror@plt+0x1db1c>
  421bd8:	adrp	x2, 448000 <ferror@plt+0x43f90>
  421bdc:	add	x2, x2, #0x5ac
  421be0:	sbfiz	x1, x1, #8, #32
  421be4:	add	x0, x2, w0, uxtb
  421be8:	ldrb	w1, [x0, x1]
  421bec:	b	421ba4 <ferror@plt+0x1db34>
  421bf0:	mov	w0, #0x0                   	// #0
  421bf4:	b	421bb0 <ferror@plt+0x1db40>
  421bf8:	mov	w1, #0xfaff                	// #64255
  421bfc:	movk	w1, #0x2, lsl #16
  421c00:	cmp	w0, w1
  421c04:	b.hi	421c3c <ferror@plt+0x1dbcc>  // b.pmore
  421c08:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421c0c:	lsr	w2, w0, #8
  421c10:	add	x1, x1, #0x5c0
  421c14:	ldrsh	w1, [x1, x2, lsl #1]
  421c18:	mov	w2, #0x270f                	// #9999
  421c1c:	cmp	w1, w2
  421c20:	b.le	421c60 <ferror@plt+0x1dbf0>
  421c24:	mov	w0, #0xffffd8f0            	// #-10000
  421c28:	add	w1, w1, w0
  421c2c:	mov	w0, #0x3e0                 	// #992
  421c30:	lsr	w0, w0, w1
  421c34:	and	w0, w0, #0x1
  421c38:	ret
  421c3c:	sub	w2, w0, #0xe0, lsl #12
  421c40:	mov	w1, #0x2ffff               	// #196607
  421c44:	cmp	w2, w1
  421c48:	b.hi	421c78 <ferror@plt+0x1dc08>  // b.pmore
  421c4c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421c50:	add	x1, x1, #0x5c0
  421c54:	lsr	w2, w2, #8
  421c58:	add	x1, x1, #0x5f6
  421c5c:	b	421c14 <ferror@plt+0x1dba4>
  421c60:	adrp	x2, 448000 <ferror@plt+0x43f90>
  421c64:	add	x2, x2, #0x5ac
  421c68:	sbfiz	x1, x1, #8, #32
  421c6c:	add	x0, x2, w0, uxtb
  421c70:	ldrb	w1, [x0, x1]
  421c74:	b	421c2c <ferror@plt+0x1dbbc>
  421c78:	mov	w0, #0x0                   	// #0
  421c7c:	b	421c38 <ferror@plt+0x1dbc8>
  421c80:	mov	w1, #0xfaff                	// #64255
  421c84:	movk	w1, #0x2, lsl #16
  421c88:	cmp	w0, w1
  421c8c:	b.hi	421cbc <ferror@plt+0x1dc4c>  // b.pmore
  421c90:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421c94:	lsr	w2, w0, #8
  421c98:	add	x1, x1, #0x5c0
  421c9c:	ldrsh	w1, [x1, x2, lsl #1]
  421ca0:	mov	w2, #0x270f                	// #9999
  421ca4:	cmp	w1, w2
  421ca8:	b.le	421ce0 <ferror@plt+0x1dc70>
  421cac:	mov	w0, #0x2710                	// #10000
  421cb0:	cmp	w1, w0
  421cb4:	cset	w0, eq  // eq = none
  421cb8:	ret
  421cbc:	sub	w2, w0, #0xe0, lsl #12
  421cc0:	mov	w1, #0x2ffff               	// #196607
  421cc4:	cmp	w2, w1
  421cc8:	b.hi	421cfc <ferror@plt+0x1dc8c>  // b.pmore
  421ccc:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421cd0:	add	x1, x1, #0x5c0
  421cd4:	lsr	w2, w2, #8
  421cd8:	add	x1, x1, #0x5f6
  421cdc:	b	421c9c <ferror@plt+0x1dc2c>
  421ce0:	adrp	x2, 448000 <ferror@plt+0x43f90>
  421ce4:	add	x2, x2, #0x5ac
  421ce8:	sbfiz	x1, x1, #8, #32
  421cec:	add	x0, x2, w0, uxtb
  421cf0:	ldrb	w0, [x0, x1]
  421cf4:	cmp	w0, #0x0
  421cf8:	b	421cb4 <ferror@plt+0x1dc44>
  421cfc:	mov	w0, #0x0                   	// #0
  421d00:	b	421cb8 <ferror@plt+0x1dc48>
  421d04:	mov	w1, #0xfaff                	// #64255
  421d08:	movk	w1, #0x2, lsl #16
  421d0c:	cmp	w0, w1
  421d10:	b.hi	421d40 <ferror@plt+0x1dcd0>  // b.pmore
  421d14:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421d18:	lsr	w2, w0, #8
  421d1c:	add	x1, x1, #0x5c0
  421d20:	ldrsh	w1, [x1, x2, lsl #1]
  421d24:	mov	w2, #0x270f                	// #9999
  421d28:	cmp	w1, w2
  421d2c:	b.le	421d64 <ferror@plt+0x1dcf4>
  421d30:	mov	w0, #0x271d                	// #10013
  421d34:	cmp	w1, w0
  421d38:	cset	w0, eq  // eq = none
  421d3c:	ret
  421d40:	sub	w2, w0, #0xe0, lsl #12
  421d44:	mov	w1, #0x2ffff               	// #196607
  421d48:	cmp	w2, w1
  421d4c:	b.hi	421d80 <ferror@plt+0x1dd10>  // b.pmore
  421d50:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421d54:	add	x1, x1, #0x5c0
  421d58:	lsr	w2, w2, #8
  421d5c:	add	x1, x1, #0x5f6
  421d60:	b	421d20 <ferror@plt+0x1dcb0>
  421d64:	adrp	x2, 448000 <ferror@plt+0x43f90>
  421d68:	add	x2, x2, #0x5ac
  421d6c:	sbfiz	x1, x1, #8, #32
  421d70:	add	x0, x2, w0, uxtb
  421d74:	ldrb	w0, [x0, x1]
  421d78:	cmp	w0, #0xd
  421d7c:	b	421d38 <ferror@plt+0x1dcc8>
  421d80:	mov	w0, #0x0                   	// #0
  421d84:	b	421d3c <ferror@plt+0x1dccc>
  421d88:	mov	w1, #0xfaff                	// #64255
  421d8c:	movk	w1, #0x2, lsl #16
  421d90:	cmp	w0, w1
  421d94:	b.hi	421dd4 <ferror@plt+0x1dd64>  // b.pmore
  421d98:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421d9c:	lsr	w2, w0, #8
  421da0:	add	x1, x1, #0x5c0
  421da4:	ldrsh	w1, [x1, x2, lsl #1]
  421da8:	mov	w2, #0x270f                	// #9999
  421dac:	cmp	w1, w2
  421db0:	b.le	421df8 <ferror@plt+0x1dd88>
  421db4:	mov	w0, #0xffffd8f0            	// #-10000
  421db8:	add	w1, w1, w0
  421dbc:	mov	w0, #0x17                  	// #23
  421dc0:	movk	w0, #0x2000, lsl #16
  421dc4:	lsr	w0, w0, w1
  421dc8:	mvn	w0, w0
  421dcc:	and	w0, w0, #0x1
  421dd0:	ret
  421dd4:	sub	w2, w0, #0xe0, lsl #12
  421dd8:	mov	w1, #0x2ffff               	// #196607
  421ddc:	cmp	w2, w1
  421de0:	b.hi	421e10 <ferror@plt+0x1dda0>  // b.pmore
  421de4:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421de8:	add	x1, x1, #0x5c0
  421dec:	lsr	w2, w2, #8
  421df0:	add	x1, x1, #0x5f6
  421df4:	b	421da4 <ferror@plt+0x1dd34>
  421df8:	adrp	x2, 448000 <ferror@plt+0x43f90>
  421dfc:	add	x2, x2, #0x5ac
  421e00:	sbfiz	x1, x1, #8, #32
  421e04:	add	x0, x2, w0, uxtb
  421e08:	ldrb	w1, [x0, x1]
  421e0c:	b	421dbc <ferror@plt+0x1dd4c>
  421e10:	mov	w0, #0x0                   	// #0
  421e14:	b	421dd0 <ferror@plt+0x1dd60>
  421e18:	mov	w1, #0xfaff                	// #64255
  421e1c:	movk	w1, #0x2, lsl #16
  421e20:	cmp	w0, w1
  421e24:	b.hi	421e54 <ferror@plt+0x1dde4>  // b.pmore
  421e28:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421e2c:	lsr	w2, w0, #8
  421e30:	add	x1, x1, #0x5c0
  421e34:	ldrsh	w1, [x1, x2, lsl #1]
  421e38:	mov	w2, #0x270f                	// #9999
  421e3c:	cmp	w1, w2
  421e40:	b.le	421e78 <ferror@plt+0x1de08>
  421e44:	mov	w0, #0x2715                	// #10005
  421e48:	cmp	w1, w0
  421e4c:	cset	w0, eq  // eq = none
  421e50:	ret
  421e54:	sub	w2, w0, #0xe0, lsl #12
  421e58:	mov	w1, #0x2ffff               	// #196607
  421e5c:	cmp	w2, w1
  421e60:	b.hi	421e94 <ferror@plt+0x1de24>  // b.pmore
  421e64:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421e68:	add	x1, x1, #0x5c0
  421e6c:	lsr	w2, w2, #8
  421e70:	add	x1, x1, #0x5f6
  421e74:	b	421e34 <ferror@plt+0x1ddc4>
  421e78:	adrp	x2, 448000 <ferror@plt+0x43f90>
  421e7c:	add	x2, x2, #0x5ac
  421e80:	sbfiz	x1, x1, #8, #32
  421e84:	add	x0, x2, w0, uxtb
  421e88:	ldrb	w0, [x0, x1]
  421e8c:	cmp	w0, #0x5
  421e90:	b	421e4c <ferror@plt+0x1dddc>
  421e94:	mov	w0, #0x0                   	// #0
  421e98:	b	421e50 <ferror@plt+0x1dde0>
  421e9c:	mov	w1, #0xfaff                	// #64255
  421ea0:	movk	w1, #0x2, lsl #16
  421ea4:	cmp	w0, w1
  421ea8:	b.hi	421ee4 <ferror@plt+0x1de74>  // b.pmore
  421eac:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421eb0:	lsr	w2, w0, #8
  421eb4:	add	x1, x1, #0x5c0
  421eb8:	ldrsh	w1, [x1, x2, lsl #1]
  421ebc:	mov	w2, #0x270f                	// #9999
  421ec0:	cmp	w1, w2
  421ec4:	b.le	421f08 <ferror@plt+0x1de98>
  421ec8:	mov	w0, #0xffffd8f0            	// #-10000
  421ecc:	add	w1, w1, w0
  421ed0:	mov	w0, #0x17                  	// #23
  421ed4:	lsr	w0, w0, w1
  421ed8:	mvn	w0, w0
  421edc:	and	w0, w0, #0x1
  421ee0:	ret
  421ee4:	sub	w2, w0, #0xe0, lsl #12
  421ee8:	mov	w1, #0x2ffff               	// #196607
  421eec:	cmp	w2, w1
  421ef0:	b.hi	421f20 <ferror@plt+0x1deb0>  // b.pmore
  421ef4:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421ef8:	add	x1, x1, #0x5c0
  421efc:	lsr	w2, w2, #8
  421f00:	add	x1, x1, #0x5f6
  421f04:	b	421eb8 <ferror@plt+0x1de48>
  421f08:	adrp	x2, 448000 <ferror@plt+0x43f90>
  421f0c:	add	x2, x2, #0x5ac
  421f10:	sbfiz	x1, x1, #8, #32
  421f14:	add	x0, x2, w0, uxtb
  421f18:	ldrb	w1, [x0, x1]
  421f1c:	b	421ed0 <ferror@plt+0x1de60>
  421f20:	mov	w0, #0x0                   	// #0
  421f24:	b	421ee0 <ferror@plt+0x1de70>
  421f28:	mov	w1, #0xfaff                	// #64255
  421f2c:	movk	w1, #0x2, lsl #16
  421f30:	cmp	w0, w1
  421f34:	b.hi	421f6c <ferror@plt+0x1defc>  // b.pmore
  421f38:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421f3c:	lsr	w2, w0, #8
  421f40:	add	x1, x1, #0x5c0
  421f44:	ldrsh	w1, [x1, x2, lsl #1]
  421f48:	mov	w2, #0x270f                	// #9999
  421f4c:	cmp	w1, w2
  421f50:	b.le	421f90 <ferror@plt+0x1df20>
  421f54:	mov	w0, #0xffffd8f0            	// #-10000
  421f58:	add	w1, w1, w0
  421f5c:	mov	w0, #0x7ff0000             	// #134152192
  421f60:	lsr	w0, w0, w1
  421f64:	and	w0, w0, #0x1
  421f68:	ret
  421f6c:	sub	w2, w0, #0xe0, lsl #12
  421f70:	mov	w1, #0x2ffff               	// #196607
  421f74:	cmp	w2, w1
  421f78:	b.hi	421fa8 <ferror@plt+0x1df38>  // b.pmore
  421f7c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421f80:	add	x1, x1, #0x5c0
  421f84:	lsr	w2, w2, #8
  421f88:	add	x1, x1, #0x5f6
  421f8c:	b	421f44 <ferror@plt+0x1ded4>
  421f90:	adrp	x2, 448000 <ferror@plt+0x43f90>
  421f94:	add	x2, x2, #0x5ac
  421f98:	sbfiz	x1, x1, #8, #32
  421f9c:	add	x0, x2, w0, uxtb
  421fa0:	ldrb	w1, [x0, x1]
  421fa4:	b	421f5c <ferror@plt+0x1deec>
  421fa8:	mov	w0, #0x0                   	// #0
  421fac:	b	421f68 <ferror@plt+0x1def8>
  421fb0:	cmp	w0, #0xa
  421fb4:	b.hi	421fc8 <ferror@plt+0x1df58>  // b.pmore
  421fb8:	cmp	w0, #0x8
  421fbc:	b.ls	421fe4 <ferror@plt+0x1df74>  // b.plast
  421fc0:	mov	w0, #0x1                   	// #1
  421fc4:	b	42202c <ferror@plt+0x1dfbc>
  421fc8:	sub	w1, w0, #0xc
  421fcc:	cmp	w1, #0x1
  421fd0:	b.ls	421fc0 <ferror@plt+0x1df50>  // b.plast
  421fd4:	mov	w1, #0xfaff                	// #64255
  421fd8:	movk	w1, #0x2, lsl #16
  421fdc:	cmp	w0, w1
  421fe0:	b.hi	422030 <ferror@plt+0x1dfc0>  // b.pmore
  421fe4:	adrp	x1, 438000 <ferror@plt+0x33f90>
  421fe8:	lsr	w2, w0, #8
  421fec:	add	x1, x1, #0x5c0
  421ff0:	ldrsh	w1, [x1, x2, lsl #1]
  421ff4:	mov	w2, #0x270f                	// #9999
  421ff8:	cmp	w1, w2
  421ffc:	b.le	42200c <ferror@plt+0x1df9c>
  422000:	mov	w0, #0xffffd8f0            	// #-10000
  422004:	add	w1, w1, w0
  422008:	b	422020 <ferror@plt+0x1dfb0>
  42200c:	adrp	x2, 448000 <ferror@plt+0x43f90>
  422010:	add	x2, x2, #0x5ac
  422014:	sbfiz	x1, x1, #8, #32
  422018:	add	x0, x2, w0, uxtb
  42201c:	ldrb	w1, [x0, x1]
  422020:	mov	w0, #0x38000000            	// #939524096
  422024:	lsr	w0, w0, w1
  422028:	and	w0, w0, #0x1
  42202c:	ret
  422030:	sub	w2, w0, #0xe0, lsl #12
  422034:	mov	w1, #0x2ffff               	// #196607
  422038:	cmp	w2, w1
  42203c:	b.hi	422054 <ferror@plt+0x1dfe4>  // b.pmore
  422040:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422044:	add	x1, x1, #0x5c0
  422048:	lsr	w2, w2, #8
  42204c:	add	x1, x1, #0x5f6
  422050:	b	421ff0 <ferror@plt+0x1df80>
  422054:	mov	w0, #0x0                   	// #0
  422058:	b	42202c <ferror@plt+0x1dfbc>
  42205c:	mov	w1, #0xfaff                	// #64255
  422060:	movk	w1, #0x2, lsl #16
  422064:	cmp	w0, w1
  422068:	b.hi	4220a0 <ferror@plt+0x1e030>  // b.pmore
  42206c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422070:	lsr	w2, w0, #8
  422074:	add	x1, x1, #0x5c0
  422078:	ldrsh	w1, [x1, x2, lsl #1]
  42207c:	mov	w2, #0x270f                	// #9999
  422080:	cmp	w1, w2
  422084:	b.le	4220c4 <ferror@plt+0x1e054>
  422088:	mov	w0, #0xffffd8f0            	// #-10000
  42208c:	add	w1, w1, w0
  422090:	mov	w0, #0x1                   	// #1
  422094:	lsl	w0, w0, w1
  422098:	and	w0, w0, #0x1c00
  42209c:	ret
  4220a0:	sub	w2, w0, #0xe0, lsl #12
  4220a4:	mov	w1, #0x2ffff               	// #196607
  4220a8:	cmp	w2, w1
  4220ac:	b.hi	4220dc <ferror@plt+0x1e06c>  // b.pmore
  4220b0:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4220b4:	add	x1, x1, #0x5c0
  4220b8:	lsr	w2, w2, #8
  4220bc:	add	x1, x1, #0x5f6
  4220c0:	b	422078 <ferror@plt+0x1e008>
  4220c4:	adrp	x2, 448000 <ferror@plt+0x43f90>
  4220c8:	add	x2, x2, #0x5ac
  4220cc:	sbfiz	x1, x1, #8, #32
  4220d0:	add	x0, x2, w0, uxtb
  4220d4:	ldrb	w1, [x0, x1]
  4220d8:	b	422090 <ferror@plt+0x1e020>
  4220dc:	mov	w0, #0x0                   	// #0
  4220e0:	b	42209c <ferror@plt+0x1e02c>
  4220e4:	mov	w1, #0xfaff                	// #64255
  4220e8:	movk	w1, #0x2, lsl #16
  4220ec:	cmp	w0, w1
  4220f0:	b.hi	422120 <ferror@plt+0x1e0b0>  // b.pmore
  4220f4:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4220f8:	lsr	w2, w0, #8
  4220fc:	add	x1, x1, #0x5c0
  422100:	ldrsh	w1, [x1, x2, lsl #1]
  422104:	mov	w2, #0x270f                	// #9999
  422108:	cmp	w1, w2
  42210c:	b.le	422144 <ferror@plt+0x1e0d4>
  422110:	mov	w0, #0x2719                	// #10009
  422114:	cmp	w1, w0
  422118:	cset	w0, eq  // eq = none
  42211c:	ret
  422120:	sub	w2, w0, #0xe0, lsl #12
  422124:	mov	w1, #0x2ffff               	// #196607
  422128:	cmp	w2, w1
  42212c:	b.hi	422160 <ferror@plt+0x1e0f0>  // b.pmore
  422130:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422134:	add	x1, x1, #0x5c0
  422138:	lsr	w2, w2, #8
  42213c:	add	x1, x1, #0x5f6
  422140:	b	422100 <ferror@plt+0x1e090>
  422144:	adrp	x2, 448000 <ferror@plt+0x43f90>
  422148:	add	x2, x2, #0x5ac
  42214c:	sbfiz	x1, x1, #8, #32
  422150:	add	x0, x2, w0, uxtb
  422154:	ldrb	w0, [x0, x1]
  422158:	cmp	w0, #0x9
  42215c:	b	422118 <ferror@plt+0x1e0a8>
  422160:	mov	w0, #0x0                   	// #0
  422164:	b	42211c <ferror@plt+0x1e0ac>
  422168:	adrp	x1, 439000 <ferror@plt+0x34f90>
  42216c:	add	x1, x1, #0x6c0
  422170:	sub	x1, x1, #0x74
  422174:	mov	x2, #0x0                   	// #0
  422178:	mov	x3, #0xc                   	// #12
  42217c:	mul	x4, x2, x3
  422180:	ldr	w4, [x4, x1]
  422184:	cmp	w4, w0
  422188:	b.eq	4221a0 <ferror@plt+0x1e130>  // b.none
  42218c:	add	x2, x2, #0x1
  422190:	cmp	x2, #0x1f
  422194:	b.ne	42217c <ferror@plt+0x1e10c>  // b.any
  422198:	mov	w0, #0x0                   	// #0
  42219c:	ret
  4221a0:	mov	w0, #0x1                   	// #1
  4221a4:	b	42219c <ferror@plt+0x1e12c>
  4221a8:	and	w1, w0, #0xffffffdf
  4221ac:	sub	w1, w1, #0x41
  4221b0:	cmp	w1, #0x5
  4221b4:	b.ls	422234 <ferror@plt+0x1e1c4>  // b.plast
  4221b8:	mov	w1, #0xfaff                	// #64255
  4221bc:	movk	w1, #0x2, lsl #16
  4221c0:	cmp	w0, w1
  4221c4:	b.hi	4221f4 <ferror@plt+0x1e184>  // b.pmore
  4221c8:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4221cc:	lsr	w2, w0, #8
  4221d0:	add	x1, x1, #0x5c0
  4221d4:	ldrsh	w1, [x1, x2, lsl #1]
  4221d8:	mov	w2, #0x270f                	// #9999
  4221dc:	cmp	w1, w2
  4221e0:	b.le	422218 <ferror@plt+0x1e1a8>
  4221e4:	mov	w0, #0x271d                	// #10013
  4221e8:	cmp	w1, w0
  4221ec:	cset	w0, eq  // eq = none
  4221f0:	ret
  4221f4:	sub	w2, w0, #0xe0, lsl #12
  4221f8:	mov	w1, #0x2ffff               	// #196607
  4221fc:	cmp	w2, w1
  422200:	b.hi	42223c <ferror@plt+0x1e1cc>  // b.pmore
  422204:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422208:	add	x1, x1, #0x5c0
  42220c:	lsr	w2, w2, #8
  422210:	add	x1, x1, #0x5f6
  422214:	b	4221d4 <ferror@plt+0x1e164>
  422218:	adrp	x2, 448000 <ferror@plt+0x43f90>
  42221c:	add	x2, x2, #0x5ac
  422220:	sbfiz	x1, x1, #8, #32
  422224:	add	x0, x2, w0, uxtb
  422228:	ldrb	w0, [x0, x1]
  42222c:	cmp	w0, #0xd
  422230:	b	4221ec <ferror@plt+0x1e17c>
  422234:	mov	w0, #0x1                   	// #1
  422238:	b	4221f0 <ferror@plt+0x1e180>
  42223c:	mov	w0, #0x0                   	// #0
  422240:	b	4221f0 <ferror@plt+0x1e180>
  422244:	mov	w1, #0xfaff                	// #64255
  422248:	movk	w1, #0x2, lsl #16
  42224c:	cmp	w0, w1
  422250:	b.hi	42228c <ferror@plt+0x1e21c>  // b.pmore
  422254:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422258:	lsr	w2, w0, #8
  42225c:	add	x1, x1, #0x5c0
  422260:	ldrsh	w1, [x1, x2, lsl #1]
  422264:	mov	w2, #0x270f                	// #9999
  422268:	cmp	w1, w2
  42226c:	b.le	4222b0 <ferror@plt+0x1e240>
  422270:	mov	w0, #0xffffd8f0            	// #-10000
  422274:	add	w1, w1, w0
  422278:	mov	w0, #0x14                  	// #20
  42227c:	lsr	w0, w0, w1
  422280:	mvn	w0, w0
  422284:	and	w0, w0, #0x1
  422288:	ret
  42228c:	sub	w2, w0, #0xe0, lsl #12
  422290:	mov	w1, #0x2ffff               	// #196607
  422294:	cmp	w2, w1
  422298:	b.hi	4222c8 <ferror@plt+0x1e258>  // b.pmore
  42229c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4222a0:	add	x1, x1, #0x5c0
  4222a4:	lsr	w2, w2, #8
  4222a8:	add	x1, x1, #0x5f6
  4222ac:	b	422260 <ferror@plt+0x1e1f0>
  4222b0:	adrp	x2, 448000 <ferror@plt+0x43f90>
  4222b4:	add	x2, x2, #0x5ac
  4222b8:	sbfiz	x1, x1, #8, #32
  4222bc:	add	x0, x2, w0, uxtb
  4222c0:	ldrb	w1, [x0, x1]
  4222c4:	b	422278 <ferror@plt+0x1e208>
  4222c8:	mov	w0, #0x0                   	// #0
  4222cc:	b	422288 <ferror@plt+0x1e218>
  4222d0:	cmp	w0, #0xad
  4222d4:	b.eq	422374 <ferror@plt+0x1e304>  // b.none
  4222d8:	mov	w1, #0xfaff                	// #64255
  4222dc:	movk	w1, #0x2, lsl #16
  4222e0:	cmp	w0, w1
  4222e4:	b.hi	422338 <ferror@plt+0x1e2c8>  // b.pmore
  4222e8:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4222ec:	lsr	w2, w0, #8
  4222f0:	add	x1, x1, #0x5c0
  4222f4:	ldrsh	w1, [x1, x2, lsl #1]
  4222f8:	mov	w2, #0x270f                	// #9999
  4222fc:	cmp	w1, w2
  422300:	b.le	42235c <ferror@plt+0x1e2ec>
  422304:	mov	w2, #0xffffd8f0            	// #-10000
  422308:	add	w2, w1, w2
  42230c:	mov	w1, #0x1802                	// #6146
  422310:	lsr	w1, w1, w2
  422314:	and	w1, w1, #0x1
  422318:	cbnz	w1, 42237c <ferror@plt+0x1e30c>
  42231c:	mov	w1, #0xffffeea0            	// #-4448
  422320:	add	w1, w0, w1
  422324:	cmp	w1, #0x9f
  422328:	mov	w1, #0x200b                	// #8203
  42232c:	ccmp	w0, w1, #0x4, hi  // hi = pmore
  422330:	cset	w0, eq  // eq = none
  422334:	ret
  422338:	sub	w2, w0, #0xe0, lsl #12
  42233c:	mov	w1, #0x2ffff               	// #196607
  422340:	cmp	w2, w1
  422344:	b.hi	42231c <ferror@plt+0x1e2ac>  // b.pmore
  422348:	adrp	x1, 438000 <ferror@plt+0x33f90>
  42234c:	add	x1, x1, #0x5c0
  422350:	lsr	w2, w2, #8
  422354:	add	x1, x1, #0x5f6
  422358:	b	4222f4 <ferror@plt+0x1e284>
  42235c:	adrp	x2, 448000 <ferror@plt+0x43f90>
  422360:	add	x2, x2, #0x5ac
  422364:	sbfiz	x1, x1, #8, #32
  422368:	add	x2, x2, w0, uxtb
  42236c:	ldrb	w2, [x2, x1]
  422370:	b	42230c <ferror@plt+0x1e29c>
  422374:	mov	w0, #0x0                   	// #0
  422378:	b	422334 <ferror@plt+0x1e2c4>
  42237c:	mov	w0, #0x1                   	// #1
  422380:	b	422334 <ferror@plt+0x1e2c4>
  422384:	stp	x29, x30, [sp, #-16]!
  422388:	adrp	x1, 439000 <ferror@plt+0x34f90>
  42238c:	add	x1, x1, #0x6c0
  422390:	mov	x29, sp
  422394:	add	x1, x1, #0x100
  422398:	mov	x3, #0x8                   	// #8
  42239c:	mov	x2, #0x23                  	// #35
  4223a0:	mov	w0, w0
  4223a4:	adrp	x4, 421000 <ferror@plt+0x1cf90>
  4223a8:	add	x4, x4, #0x8f8
  4223ac:	bl	4039e0 <bsearch@plt>
  4223b0:	cmp	x0, #0x0
  4223b4:	cset	w0, ne  // ne = any
  4223b8:	ldp	x29, x30, [sp], #16
  4223bc:	ret
  4223c0:	stp	x29, x30, [sp, #-32]!
  4223c4:	mov	x29, sp
  4223c8:	str	x19, [sp, #16]
  4223cc:	mov	w19, w0
  4223d0:	bl	422384 <ferror@plt+0x1e314>
  4223d4:	cbnz	w0, 422410 <ferror@plt+0x1e3a0>
  4223d8:	adrp	x1, 439000 <ferror@plt+0x34f90>
  4223dc:	add	x1, x1, #0x6c0
  4223e0:	add	x1, x1, #0x218
  4223e4:	mov	w0, w19
  4223e8:	adrp	x4, 421000 <ferror@plt+0x1cf90>
  4223ec:	mov	x3, #0x8                   	// #8
  4223f0:	add	x4, x4, #0x8f8
  4223f4:	mov	x2, #0xad                  	// #173
  4223f8:	bl	4039e0 <bsearch@plt>
  4223fc:	cmp	x0, #0x0
  422400:	cset	w0, ne  // ne = any
  422404:	ldr	x19, [sp, #16]
  422408:	ldp	x29, x30, [sp], #32
  42240c:	ret
  422410:	mov	w0, #0x1                   	// #1
  422414:	b	422404 <ferror@plt+0x1e394>
  422418:	stp	x29, x30, [sp, #-32]!
  42241c:	mov	x29, sp
  422420:	str	x19, [sp, #16]
  422424:	mov	w19, w0
  422428:	mov	w0, #0xfaff                	// #64255
  42242c:	movk	w0, #0x2, lsl #16
  422430:	cmp	w19, w0
  422434:	b.hi	4224e0 <ferror@plt+0x1e470>  // b.pmore
  422438:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42243c:	lsr	w1, w19, #8
  422440:	add	x0, x0, #0x5c0
  422444:	ldrsh	w1, [x0, x1, lsl #1]
  422448:	mov	w0, #0x270f                	// #9999
  42244c:	cmp	w1, w0
  422450:	b.le	422504 <ferror@plt+0x1e494>
  422454:	mov	w0, #0xffffd8f0            	// #-10000
  422458:	add	w1, w1, w0
  42245c:	cmp	w1, #0x5
  422460:	b.ne	422528 <ferror@plt+0x1e4b8>  // b.any
  422464:	lsr	w1, w19, #8
  422468:	adrp	x0, 439000 <ferror@plt+0x34f90>
  42246c:	cmp	w1, #0x2fa
  422470:	add	x0, x0, #0x6c0
  422474:	b.hi	42251c <ferror@plt+0x1e4ac>  // b.pmore
  422478:	add	x0, x0, #0x780
  42247c:	ldrsh	w0, [x0, x1, lsl #1]
  422480:	mov	w1, #0x2710                	// #10000
  422484:	cmp	w0, w1
  422488:	b.eq	4224d0 <ferror@plt+0x1e460>  // b.none
  42248c:	sbfiz	x0, x0, #8, #32
  422490:	adrp	x1, 43e000 <ferror@plt+0x39f90>
  422494:	add	x0, x0, w19, uxtb
  422498:	add	x1, x1, #0x1ac
  42249c:	ldr	w0, [x1, x0, lsl #2]
  4224a0:	mov	w1, #0xffffff              	// #16777215
  4224a4:	cmp	w0, w1
  4224a8:	b.ls	4224c8 <ferror@plt+0x1e458>  // b.plast
  4224ac:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4224b0:	add	x1, x1, #0x5c0
  4224b4:	add	x1, x1, #0xbf6
  4224b8:	mov	x2, #0xffffffffff000000    	// #-16777216
  4224bc:	add	x0, x2, w0, uxtw
  4224c0:	add	x0, x1, x0
  4224c4:	bl	423824 <ferror@plt+0x1f7b4>
  4224c8:	cmp	w0, #0x0
  4224cc:	csel	w19, w19, w0, eq  // eq = none
  4224d0:	mov	w0, w19
  4224d4:	ldr	x19, [sp, #16]
  4224d8:	ldp	x29, x30, [sp], #32
  4224dc:	ret
  4224e0:	sub	w1, w19, #0xe0, lsl #12
  4224e4:	mov	w0, #0x2ffff               	// #196607
  4224e8:	cmp	w1, w0
  4224ec:	b.hi	4224d0 <ferror@plt+0x1e460>  // b.pmore
  4224f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4224f4:	add	x0, x0, #0x5c0
  4224f8:	lsr	w1, w1, #8
  4224fc:	add	x0, x0, #0x5f6
  422500:	b	422444 <ferror@plt+0x1e3d4>
  422504:	adrp	x0, 448000 <ferror@plt+0x43f90>
  422508:	add	x0, x0, #0x5ac
  42250c:	sbfiz	x1, x1, #8, #32
  422510:	add	x0, x0, w19, uxtb
  422514:	ldrb	w1, [x0, x1]
  422518:	b	42245c <ferror@plt+0x1e3ec>
  42251c:	add	x0, x0, #0xd76
  422520:	sub	w1, w1, #0xe00
  422524:	b	42247c <ferror@plt+0x1e40c>
  422528:	cmp	w1, #0x8
  42252c:	b.ne	4224d0 <ferror@plt+0x1e460>  // b.any
  422530:	adrp	x0, 439000 <ferror@plt+0x34f90>
  422534:	add	x0, x0, #0x6c0
  422538:	sub	x0, x0, #0x74
  42253c:	mov	x1, #0x0                   	// #0
  422540:	mov	x3, #0xc                   	// #12
  422544:	mul	x4, x1, x3
  422548:	ldr	w4, [x4, x0]
  42254c:	cmp	w4, w19
  422550:	b.ne	422564 <ferror@plt+0x1e4f4>  // b.any
  422554:	mov	w1, w1
  422558:	madd	x0, x1, x3, x0
  42255c:	ldr	w0, [x0, #4]
  422560:	b	4224c8 <ferror@plt+0x1e458>
  422564:	add	x1, x1, #0x1
  422568:	cmp	x1, #0x1f
  42256c:	b.ne	422544 <ferror@plt+0x1e4d4>  // b.any
  422570:	b	4224d0 <ferror@plt+0x1e460>
  422574:	stp	x29, x30, [sp, #-192]!
  422578:	mov	x29, sp
  42257c:	stp	x21, x22, [sp, #32]
  422580:	adrp	x21, 439000 <ferror@plt+0x34f90>
  422584:	add	x21, x21, #0x6c0
  422588:	mov	x22, x0
  42258c:	stp	x19, x20, [sp, #16]
  422590:	mov	x20, x2
  422594:	stp	x23, x24, [sp, #48]
  422598:	mov	x23, x1
  42259c:	mov	w24, w3
  4225a0:	stp	x25, x26, [sp, #64]
  4225a4:	sub	x26, x21, #0x74
  4225a8:	mov	w25, #0x0                   	// #0
  4225ac:	stp	x27, x28, [sp, #80]
  4225b0:	mov	w27, #0xfaff                	// #64255
  4225b4:	mov	x19, #0x0                   	// #0
  4225b8:	movk	w27, #0x2, lsl #16
  4225bc:	str	x0, [sp, #112]
  4225c0:	ldr	x28, [sp, #112]
  4225c4:	tbnz	x23, #63, 4225d4 <ferror@plt+0x1e564>
  4225c8:	add	x0, x22, x23
  4225cc:	cmp	x28, x0
  4225d0:	b.cs	4225dc <ferror@plt+0x1e56c>  // b.hs, b.nlast
  4225d4:	ldrb	w4, [x28]
  4225d8:	cbnz	w4, 4225fc <ferror@plt+0x1e58c>
  4225dc:	mov	x0, x19
  4225e0:	ldp	x19, x20, [sp, #16]
  4225e4:	ldp	x21, x22, [sp, #32]
  4225e8:	ldp	x23, x24, [sp, #48]
  4225ec:	ldp	x25, x26, [sp, #64]
  4225f0:	ldp	x27, x28, [sp, #80]
  4225f4:	ldp	x29, x30, [sp], #192
  4225f8:	ret
  4225fc:	mov	x0, x28
  422600:	str	w4, [sp, #96]
  422604:	bl	423824 <ferror@plt+0x1f7b4>
  422608:	cmp	w0, w27
  42260c:	ldr	w4, [sp, #96]
  422610:	b.hi	4226c0 <ferror@plt+0x1e650>  // b.pmore
  422614:	lsr	w2, w0, #8
  422618:	adrp	x1, 438000 <ferror@plt+0x33f90>
  42261c:	add	x1, x1, #0x5c0
  422620:	ldrsh	w2, [x1, x2, lsl #1]
  422624:	mov	w1, #0x270f                	// #9999
  422628:	cmp	w2, w1
  42262c:	b.le	42263c <ferror@plt+0x1e5cc>
  422630:	mov	w1, #0xffffd8f0            	// #-10000
  422634:	add	w2, w2, w1
  422638:	b	422650 <ferror@plt+0x1e5e0>
  42263c:	adrp	x1, 448000 <ferror@plt+0x43f90>
  422640:	add	x1, x1, #0x5ac
  422644:	sbfiz	x2, x2, #8, #32
  422648:	add	x1, x1, w0, uxtb
  42264c:	ldrb	w2, [x1, x2]
  422650:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  422654:	and	x4, x4, #0xff
  422658:	cmp	w24, #0x2
  42265c:	ldr	x3, [x1, #816]
  422660:	ldrb	w1, [x3, x4]
  422664:	add	x1, x28, x1
  422668:	str	x1, [sp, #112]
  42266c:	b.ne	422748 <ferror@plt+0x1e6d8>  // b.any
  422670:	cmp	w0, #0x69
  422674:	b.eq	422744 <ferror@plt+0x1e6d4>  // b.none
  422678:	cbz	w25, 422748 <ferror@plt+0x1e6d8>
  42267c:	mov	x3, #0x12                  	// #18
  422680:	add	x28, sp, #0x78
  422684:	mov	x2, x28
  422688:	mov	w1, #0x0                   	// #0
  42268c:	bl	4256b4 <ferror@plt+0x21644>
  422690:	mov	x3, x0
  422694:	mov	x2, #0x0                   	// #0
  422698:	cmp	x2, x3
  42269c:	b.ne	422710 <ferror@plt+0x1e6a0>  // b.any
  4226a0:	cmp	x20, #0x0
  4226a4:	add	x1, x20, x19
  4226a8:	csel	x1, x1, xzr, ne  // ne = any
  4226ac:	add	x0, sp, #0x70
  4226b0:	mov	w2, #0x1                   	// #1
  4226b4:	bl	42198c <ferror@plt+0x1d91c>
  4226b8:	add	x19, x19, w0, sxtw
  4226bc:	b	4225c0 <ferror@plt+0x1e550>
  4226c0:	sub	w1, w0, #0xe0, lsl #12
  4226c4:	mov	w2, #0x2ffff               	// #196607
  4226c8:	cmp	w1, w2
  4226cc:	b.hi	422708 <ferror@plt+0x1e698>  // b.pmore
  4226d0:	adrp	x2, 438000 <ferror@plt+0x33f90>
  4226d4:	add	x2, x2, #0x5c0
  4226d8:	lsr	w1, w1, #8
  4226dc:	add	x2, x2, #0x5f6
  4226e0:	ldrsh	w2, [x2, x1, lsl #1]
  4226e4:	mov	w1, #0x270f                	// #9999
  4226e8:	cmp	w2, w1
  4226ec:	b.gt	422630 <ferror@plt+0x1e5c0>
  4226f0:	adrp	x3, 448000 <ferror@plt+0x43f90>
  4226f4:	add	x3, x3, #0x5ac
  4226f8:	sbfiz	x2, x2, #8, #32
  4226fc:	add	x3, x3, w0, uxtb
  422700:	ldrb	w2, [x3, x2]
  422704:	b	422650 <ferror@plt+0x1e5e0>
  422708:	mov	w2, #0x2                   	// #2
  42270c:	b	422650 <ferror@plt+0x1e5e0>
  422710:	ldr	w0, [x28, x2, lsl #2]
  422714:	cmp	w0, #0x307
  422718:	b.eq	42273c <ferror@plt+0x1e6cc>  // b.none
  42271c:	stp	x2, x3, [sp, #96]
  422720:	bl	422418 <ferror@plt+0x1e3a8>
  422724:	cmp	x20, #0x0
  422728:	add	x1, x20, x19
  42272c:	csel	x1, x1, xzr, ne  // ne = any
  422730:	bl	423a84 <ferror@plt+0x1fa14>
  422734:	add	x19, x19, w0, sxtw
  422738:	ldp	x2, x3, [sp, #96]
  42273c:	add	x2, x2, #0x1
  422740:	b	422698 <ferror@plt+0x1e628>
  422744:	mov	w25, #0x1                   	// #1
  422748:	cmp	w0, #0x69
  42274c:	ccmp	w24, #0x1, #0x0, eq  // eq = none
  422750:	b.ne	42276c <ferror@plt+0x1e6fc>  // b.any
  422754:	add	x1, x20, x19
  422758:	cmp	x20, #0x0
  42275c:	csel	x1, x1, xzr, ne  // ne = any
  422760:	mov	w0, #0x130                 	// #304
  422764:	bl	423a84 <ferror@plt+0x1fa14>
  422768:	b	4226b8 <ferror@plt+0x1e648>
  42276c:	cmp	w0, #0x345
  422770:	b.ne	4227a4 <ferror@plt+0x1e734>  // b.any
  422774:	cmp	x20, #0x0
  422778:	add	x1, x20, x19
  42277c:	csel	x1, x1, xzr, ne  // ne = any
  422780:	add	x0, sp, #0x70
  422784:	mov	w2, #0x0                   	// #0
  422788:	bl	42198c <ferror@plt+0x1d91c>
  42278c:	add	x19, x19, w0, sxtw
  422790:	add	x1, x20, x19
  422794:	cmp	x20, #0x0
  422798:	csel	x1, x1, xzr, ne  // ne = any
  42279c:	mov	w0, #0x399                 	// #921
  4227a0:	b	422764 <ferror@plt+0x1e6f4>
  4227a4:	mov	w1, #0x120                 	// #288
  4227a8:	lsr	w1, w1, w2
  4227ac:	tbz	w1, #0, 422874 <ferror@plt+0x1e804>
  4227b0:	lsr	w1, w0, #8
  4227b4:	cmp	w1, #0x2fa
  4227b8:	b.hi	422814 <ferror@plt+0x1e7a4>  // b.pmore
  4227bc:	add	x3, x21, #0x780
  4227c0:	ldrsh	w1, [x3, x1, lsl #1]
  4227c4:	mov	w3, #0x2710                	// #10000
  4227c8:	cmp	w1, w3
  4227cc:	b.eq	42289c <ferror@plt+0x1e82c>  // b.none
  4227d0:	sbfiz	x1, x1, #8, #32
  4227d4:	adrp	x3, 43e000 <ferror@plt+0x39f90>
  4227d8:	add	x1, x1, w0, uxtb
  4227dc:	add	x3, x3, #0x1ac
  4227e0:	ldr	w1, [x3, x1, lsl #2]
  4227e4:	mov	w3, #0xffffff              	// #16777215
  4227e8:	cmp	w1, w3
  4227ec:	b.ls	422820 <ferror@plt+0x1e7b0>  // b.plast
  4227f0:	cmp	x20, #0x0
  4227f4:	add	x0, x20, x19
  4227f8:	csel	x0, x0, xzr, ne  // ne = any
  4227fc:	cmp	w2, #0x5
  422800:	mov	w4, #0xff000000            	// #-16777216
  422804:	cset	w3, ne  // ne = any
  422808:	add	w1, w1, w4
  42280c:	bl	421adc <ferror@plt+0x1da6c>
  422810:	b	4226b8 <ferror@plt+0x1e648>
  422814:	add	x3, x21, #0xd76
  422818:	sub	w1, w1, #0xe00
  42281c:	b	4227c0 <ferror@plt+0x1e750>
  422820:	cmp	w2, #0x8
  422824:	b.ne	42284c <ferror@plt+0x1e7dc>  // b.any
  422828:	mov	x2, #0x0                   	// #0
  42282c:	mov	x4, #0xc                   	// #12
  422830:	mul	x5, x2, x4
  422834:	mov	w3, w2
  422838:	ldr	w5, [x5, x26]
  42283c:	cmp	w5, w0
  422840:	b.ne	422864 <ferror@plt+0x1e7f4>  // b.any
  422844:	madd	x3, x3, x4, x26
  422848:	ldr	w1, [x3, #4]
  42284c:	cmp	w1, #0x0
  422850:	csel	w0, w0, w1, eq  // eq = none
  422854:	add	x1, x20, x19
  422858:	cmp	x20, #0x0
  42285c:	csel	x1, x1, xzr, ne  // ne = any
  422860:	b	422764 <ferror@plt+0x1e6f4>
  422864:	add	x2, x2, #0x1
  422868:	cmp	x2, #0x1f
  42286c:	b.ne	422830 <ferror@plt+0x1e7c0>  // b.any
  422870:	b	42284c <ferror@plt+0x1e7dc>
  422874:	ldrb	w0, [x28]
  422878:	ldrb	w2, [x3, x0]
  42287c:	cbz	x20, 422894 <ferror@plt+0x1e824>
  422880:	mov	x1, x28
  422884:	add	x0, x20, x19
  422888:	str	x2, [sp, #96]
  42288c:	bl	403510 <memcpy@plt>
  422890:	ldr	x2, [sp, #96]
  422894:	add	x19, x19, x2
  422898:	b	4225c0 <ferror@plt+0x1e550>
  42289c:	cmp	w2, #0x8
  4228a0:	b.ne	422854 <ferror@plt+0x1e7e4>  // b.any
  4228a4:	mov	w1, #0x0                   	// #0
  4228a8:	b	422828 <ferror@plt+0x1e7b8>
  4228ac:	mov	w1, #0xfaff                	// #64255
  4228b0:	movk	w1, #0x2, lsl #16
  4228b4:	cmp	w0, w1
  4228b8:	b.hi	42294c <ferror@plt+0x1e8dc>  // b.pmore
  4228bc:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4228c0:	lsr	w2, w0, #8
  4228c4:	add	x1, x1, #0x5c0
  4228c8:	ldrsh	w1, [x1, x2, lsl #1]
  4228cc:	mov	w2, #0x270f                	// #9999
  4228d0:	cmp	w1, w2
  4228d4:	b.le	422970 <ferror@plt+0x1e900>
  4228d8:	mov	w2, #0xffffd8f0            	// #-10000
  4228dc:	add	w1, w1, w2
  4228e0:	cmp	w1, #0x9
  4228e4:	b.ne	4229a0 <ferror@plt+0x1e930>  // b.any
  4228e8:	lsr	w2, w0, #8
  4228ec:	adrp	x1, 439000 <ferror@plt+0x34f90>
  4228f0:	cmp	w2, #0x2fa
  4228f4:	add	x1, x1, #0x6c0
  4228f8:	b.hi	422988 <ferror@plt+0x1e918>  // b.pmore
  4228fc:	add	x1, x1, #0x780
  422900:	ldrsh	w1, [x1, x2, lsl #1]
  422904:	mov	w2, #0x2710                	// #10000
  422908:	cmp	w1, w2
  42290c:	b.eq	42299c <ferror@plt+0x1e92c>  // b.none
  422910:	sbfiz	x1, x1, #8, #32
  422914:	adrp	x2, 43e000 <ferror@plt+0x39f90>
  422918:	add	x1, x1, w0, uxtb
  42291c:	add	x2, x2, #0x1ac
  422920:	ldr	w1, [x2, x1, lsl #2]
  422924:	mov	w2, #0xffffff              	// #16777215
  422928:	cmp	w1, w2
  42292c:	b.ls	422994 <ferror@plt+0x1e924>  // b.plast
  422930:	mov	x2, #0xffffffffff000000    	// #-16777216
  422934:	adrp	x0, 438000 <ferror@plt+0x33f90>
  422938:	add	x0, x0, #0x5c0
  42293c:	add	x1, x2, w1, uxtw
  422940:	add	x0, x0, #0xbf6
  422944:	add	x0, x0, x1
  422948:	b	423824 <ferror@plt+0x1f7b4>
  42294c:	sub	w2, w0, #0xe0, lsl #12
  422950:	mov	w1, #0x2ffff               	// #196607
  422954:	cmp	w2, w1
  422958:	b.hi	42299c <ferror@plt+0x1e92c>  // b.pmore
  42295c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422960:	add	x1, x1, #0x5c0
  422964:	lsr	w2, w2, #8
  422968:	add	x1, x1, #0x5f6
  42296c:	b	4228c8 <ferror@plt+0x1e858>
  422970:	adrp	x2, 448000 <ferror@plt+0x43f90>
  422974:	add	x2, x2, #0x5ac
  422978:	sbfiz	x1, x1, #8, #32
  42297c:	add	x2, x2, w0, uxtb
  422980:	ldrb	w1, [x2, x1]
  422984:	b	4228e0 <ferror@plt+0x1e870>
  422988:	add	x1, x1, #0xd76
  42298c:	sub	w2, w2, #0xe00
  422990:	b	422900 <ferror@plt+0x1e890>
  422994:	cmp	w1, #0x0
  422998:	csel	w0, w0, w1, eq  // eq = none
  42299c:	ret
  4229a0:	cmp	w1, #0x8
  4229a4:	b.ne	42299c <ferror@plt+0x1e92c>  // b.any
  4229a8:	adrp	x1, 439000 <ferror@plt+0x34f90>
  4229ac:	add	x1, x1, #0x6c0
  4229b0:	sub	x1, x1, #0x74
  4229b4:	mov	x2, #0x0                   	// #0
  4229b8:	mov	x4, #0xc                   	// #12
  4229bc:	mul	x5, x2, x4
  4229c0:	mov	w3, w2
  4229c4:	ldr	w5, [x5, x1]
  4229c8:	cmp	w5, w0
  4229cc:	b.ne	4229dc <ferror@plt+0x1e96c>  // b.any
  4229d0:	madd	x1, x3, x4, x1
  4229d4:	ldr	w0, [x1, #8]
  4229d8:	b	42299c <ferror@plt+0x1e92c>
  4229dc:	add	x2, x2, #0x1
  4229e0:	cmp	x2, #0x1f
  4229e4:	b.ne	4229bc <ferror@plt+0x1e94c>  // b.any
  4229e8:	b	42299c <ferror@plt+0x1e92c>
  4229ec:	stp	x29, x30, [sp, #-128]!
  4229f0:	mov	x29, sp
  4229f4:	stp	x23, x24, [sp, #48]
  4229f8:	adrp	x23, 439000 <ferror@plt+0x34f90>
  4229fc:	add	x23, x23, #0x6c0
  422a00:	stp	x19, x20, [sp, #16]
  422a04:	mov	x20, x2
  422a08:	mov	x19, #0x0                   	// #0
  422a0c:	stp	x21, x22, [sp, #32]
  422a10:	mov	x22, x1
  422a14:	stp	x27, x28, [sp, #80]
  422a18:	sub	x28, x23, #0x74
  422a1c:	stp	x25, x26, [sp, #64]
  422a20:	mov	x26, x0
  422a24:	add	x0, x0, x1
  422a28:	str	w3, [sp, #100]
  422a2c:	str	x0, [sp, #104]
  422a30:	tbnz	x22, #63, 422a40 <ferror@plt+0x1e9d0>
  422a34:	ldr	x0, [sp, #104]
  422a38:	cmp	x26, x0
  422a3c:	b.cs	422a48 <ferror@plt+0x1e9d8>  // b.hs, b.nlast
  422a40:	ldrb	w21, [x26]
  422a44:	cbnz	w21, 422a68 <ferror@plt+0x1e9f8>
  422a48:	mov	x0, x19
  422a4c:	ldp	x19, x20, [sp, #16]
  422a50:	ldp	x21, x22, [sp, #32]
  422a54:	ldp	x23, x24, [sp, #48]
  422a58:	ldp	x25, x26, [sp, #64]
  422a5c:	ldp	x27, x28, [sp, #80]
  422a60:	ldp	x29, x30, [sp], #128
  422a64:	ret
  422a68:	mov	x0, x26
  422a6c:	bl	423824 <ferror@plt+0x1f7b4>
  422a70:	mov	w24, w0
  422a74:	mov	w0, #0xfaff                	// #64255
  422a78:	movk	w0, #0x2, lsl #16
  422a7c:	cmp	w24, w0
  422a80:	b.hi	422b20 <ferror@plt+0x1eab0>  // b.pmore
  422a84:	lsr	w2, w24, #8
  422a88:	adrp	x0, 438000 <ferror@plt+0x33f90>
  422a8c:	add	x0, x0, #0x5c0
  422a90:	ldrsh	w2, [x0, x2, lsl #1]
  422a94:	mov	w0, #0x270f                	// #9999
  422a98:	cmp	w2, w0
  422a9c:	b.le	422aac <ferror@plt+0x1ea3c>
  422aa0:	mov	w1, #0xffffd8f0            	// #-10000
  422aa4:	add	w2, w2, w1
  422aa8:	b	422ac0 <ferror@plt+0x1ea50>
  422aac:	adrp	x0, 448000 <ferror@plt+0x43f90>
  422ab0:	add	x0, x0, #0x5ac
  422ab4:	sbfiz	x2, x2, #8, #32
  422ab8:	add	x0, x0, w24, uxtb
  422abc:	ldrb	w2, [x0, x2]
  422ac0:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  422ac4:	and	x21, x21, #0xff
  422ac8:	cmp	w24, #0x49
  422acc:	ldr	x25, [x0, #816]
  422ad0:	ldr	w0, [sp, #100]
  422ad4:	ldrb	w27, [x25, x21]
  422ad8:	ccmp	w0, #0x1, #0x0, eq  // eq = none
  422adc:	add	x21, x26, x27
  422ae0:	b.ne	422b7c <ferror@plt+0x1eb0c>  // b.any
  422ae4:	mov	x0, x21
  422ae8:	bl	423824 <ferror@plt+0x1f7b4>
  422aec:	cmp	x20, #0x0
  422af0:	add	x1, x20, x19
  422af4:	csel	x1, x1, xzr, ne  // ne = any
  422af8:	cmp	w0, #0x307
  422afc:	b.ne	422b70 <ferror@plt+0x1eb00>  // b.any
  422b00:	mov	w0, #0x69                  	// #105
  422b04:	bl	423a84 <ferror@plt+0x1fa14>
  422b08:	add	x19, x19, w0, sxtw
  422b0c:	ldrb	w0, [x21]
  422b10:	ldrb	w0, [x25, x0]
  422b14:	add	x21, x21, x0
  422b18:	mov	x26, x21
  422b1c:	b	422a30 <ferror@plt+0x1e9c0>
  422b20:	sub	w0, w24, #0xe0, lsl #12
  422b24:	mov	w2, #0x2ffff               	// #196607
  422b28:	cmp	w0, w2
  422b2c:	b.hi	422b68 <ferror@plt+0x1eaf8>  // b.pmore
  422b30:	adrp	x2, 438000 <ferror@plt+0x33f90>
  422b34:	add	x2, x2, #0x5c0
  422b38:	lsr	w0, w0, #8
  422b3c:	add	x2, x2, #0x5f6
  422b40:	ldrsh	w2, [x2, x0, lsl #1]
  422b44:	mov	w0, #0x270f                	// #9999
  422b48:	cmp	w2, w0
  422b4c:	b.gt	422aa0 <ferror@plt+0x1ea30>
  422b50:	adrp	x4, 448000 <ferror@plt+0x43f90>
  422b54:	add	x4, x4, #0x5ac
  422b58:	sbfiz	x2, x2, #8, #32
  422b5c:	add	x4, x4, w24, uxtb
  422b60:	ldrb	w2, [x4, x2]
  422b64:	b	422ac0 <ferror@plt+0x1ea50>
  422b68:	mov	w2, #0x2                   	// #2
  422b6c:	b	422ac0 <ferror@plt+0x1ea50>
  422b70:	mov	w0, #0x131                 	// #305
  422b74:	bl	423a84 <ferror@plt+0x1fa14>
  422b78:	b	422da4 <ferror@plt+0x1ed34>
  422b7c:	ldr	w0, [sp, #100]
  422b80:	cmp	w0, #0x2
  422b84:	b.ne	422c74 <ferror@plt+0x1ec04>  // b.any
  422b88:	sub	w0, w24, #0xcc
  422b8c:	cmp	w24, #0x128
  422b90:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  422b94:	b.hi	422c1c <ferror@plt+0x1ebac>  // b.pmore
  422b98:	cmp	x20, #0x0
  422b9c:	add	x1, x20, x19
  422ba0:	csel	x1, x1, xzr, ne  // ne = any
  422ba4:	mov	w0, #0x69                  	// #105
  422ba8:	bl	423a84 <ferror@plt+0x1fa14>
  422bac:	add	x19, x19, w0, sxtw
  422bb0:	cmp	x20, #0x0
  422bb4:	add	x1, x20, x19
  422bb8:	csel	x1, x1, xzr, ne  // ne = any
  422bbc:	mov	w0, #0x307                 	// #775
  422bc0:	bl	423a84 <ferror@plt+0x1fa14>
  422bc4:	add	x19, x19, w0, sxtw
  422bc8:	cmp	w24, #0xcd
  422bcc:	b.eq	422bf4 <ferror@plt+0x1eb84>  // b.none
  422bd0:	cmp	w24, #0x128
  422bd4:	b.eq	422c08 <ferror@plt+0x1eb98>  // b.none
  422bd8:	cmp	w24, #0xcc
  422bdc:	b.ne	422b18 <ferror@plt+0x1eaa8>  // b.any
  422be0:	add	x1, x20, x19
  422be4:	cmp	x20, #0x0
  422be8:	csel	x1, x1, xzr, ne  // ne = any
  422bec:	mov	w0, #0x300                 	// #768
  422bf0:	b	422b74 <ferror@plt+0x1eb04>
  422bf4:	add	x1, x20, x19
  422bf8:	cmp	x20, #0x0
  422bfc:	csel	x1, x1, xzr, ne  // ne = any
  422c00:	mov	w0, #0x301                 	// #769
  422c04:	b	422b74 <ferror@plt+0x1eb04>
  422c08:	add	x1, x20, x19
  422c0c:	cmp	x20, #0x0
  422c10:	csel	x1, x1, xzr, ne  // ne = any
  422c14:	mov	w0, #0x303                 	// #771
  422c18:	b	422b74 <ferror@plt+0x1eb04>
  422c1c:	sub	w0, w24, #0x49
  422c20:	cmp	w24, #0x12e
  422c24:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  422c28:	b.hi	422c74 <ferror@plt+0x1ec04>  // b.pmore
  422c2c:	mov	x5, x21
  422c30:	b	422c6c <ferror@plt+0x1ebfc>
  422c34:	mov	x0, x5
  422c38:	str	x5, [sp, #112]
  422c3c:	stp	w2, w4, [sp, #120]
  422c40:	bl	423824 <ferror@plt+0x1f7b4>
  422c44:	bl	424e3c <ferror@plt+0x20dcc>
  422c48:	cmp	w0, #0xe6
  422c4c:	b.eq	422e3c <ferror@plt+0x1edcc>  // b.none
  422c50:	ldr	w2, [sp, #120]
  422c54:	cbz	w0, 422c74 <ferror@plt+0x1ec04>
  422c58:	ldr	w4, [sp, #124]
  422c5c:	ldr	x5, [sp, #112]
  422c60:	and	x4, x4, #0xff
  422c64:	ldrb	w0, [x25, x4]
  422c68:	add	x5, x5, x0
  422c6c:	ldrb	w4, [x5]
  422c70:	cbnz	w4, 422c34 <ferror@plt+0x1ebc4>
  422c74:	cmp	w24, #0x3a3
  422c78:	b.ne	422d3c <ferror@plt+0x1eccc>  // b.any
  422c7c:	tbnz	x22, #63, 422c8c <ferror@plt+0x1ec1c>
  422c80:	ldr	x0, [sp, #104]
  422c84:	cmp	x21, x0
  422c88:	b.cs	422d34 <ferror@plt+0x1ecc4>  // b.hs, b.nlast
  422c8c:	ldrb	w0, [x21]
  422c90:	cbz	w0, 422d34 <ferror@plt+0x1ecc4>
  422c94:	mov	x0, x21
  422c98:	bl	423824 <ferror@plt+0x1f7b4>
  422c9c:	mov	w1, #0xfaff                	// #64255
  422ca0:	movk	w1, #0x2, lsl #16
  422ca4:	cmp	w0, w1
  422ca8:	b.hi	422cf0 <ferror@plt+0x1ec80>  // b.pmore
  422cac:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422cb0:	lsr	w2, w0, #8
  422cb4:	add	x1, x1, #0x5c0
  422cb8:	ldrsh	w1, [x1, x2, lsl #1]
  422cbc:	mov	w2, #0x270f                	// #9999
  422cc0:	cmp	w1, w2
  422cc4:	b.le	422d14 <ferror@plt+0x1eca4>
  422cc8:	mov	w0, #0xffffd8f0            	// #-10000
  422ccc:	add	w0, w1, w0
  422cd0:	mov	w1, #0x3e0                 	// #992
  422cd4:	lsr	w0, w1, w0
  422cd8:	and	w0, w0, #0x1
  422cdc:	add	w0, w0, #0x3c2
  422ce0:	add	x1, x20, x19
  422ce4:	cmp	x20, #0x0
  422ce8:	csel	x1, x1, xzr, ne  // ne = any
  422cec:	b	422b74 <ferror@plt+0x1eb04>
  422cf0:	sub	w2, w0, #0xe0, lsl #12
  422cf4:	mov	w1, #0x2ffff               	// #196607
  422cf8:	cmp	w2, w1
  422cfc:	b.hi	422d2c <ferror@plt+0x1ecbc>  // b.pmore
  422d00:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422d04:	add	x1, x1, #0x5c0
  422d08:	lsr	w2, w2, #8
  422d0c:	add	x1, x1, #0x5f6
  422d10:	b	422cb8 <ferror@plt+0x1ec48>
  422d14:	adrp	x2, 448000 <ferror@plt+0x43f90>
  422d18:	add	x2, x2, #0x5ac
  422d1c:	sbfiz	x1, x1, #8, #32
  422d20:	add	x0, x2, w0, uxtb
  422d24:	ldrb	w0, [x0, x1]
  422d28:	b	422cd0 <ferror@plt+0x1ec60>
  422d2c:	mov	w0, #0x2                   	// #2
  422d30:	b	422cd0 <ferror@plt+0x1ec60>
  422d34:	mov	w0, #0x3c2                 	// #962
  422d38:	b	422ce0 <ferror@plt+0x1ec70>
  422d3c:	mov	w0, #0x300                 	// #768
  422d40:	lsr	w0, w0, w2
  422d44:	tbz	w0, #0, 422e10 <ferror@plt+0x1eda0>
  422d48:	lsr	w0, w24, #8
  422d4c:	cmp	w0, #0x2fa
  422d50:	b.hi	422dac <ferror@plt+0x1ed3c>  // b.pmore
  422d54:	add	x1, x23, #0x780
  422d58:	ldrsh	w0, [x1, x0, lsl #1]
  422d5c:	mov	w1, #0x2710                	// #10000
  422d60:	cmp	w0, w1
  422d64:	b.eq	422e2c <ferror@plt+0x1edbc>  // b.none
  422d68:	sbfiz	x0, x0, #8, #32
  422d6c:	adrp	x1, 43e000 <ferror@plt+0x39f90>
  422d70:	add	x0, x0, w24, uxtb
  422d74:	add	x1, x1, #0x1ac
  422d78:	ldr	w1, [x1, x0, lsl #2]
  422d7c:	mov	w0, #0xffffff              	// #16777215
  422d80:	cmp	w1, w0
  422d84:	b.ls	422db8 <ferror@plt+0x1ed48>  // b.plast
  422d88:	cmp	x20, #0x0
  422d8c:	mov	w4, #0xff000000            	// #-16777216
  422d90:	add	x0, x20, x19
  422d94:	add	w1, w1, w4
  422d98:	csel	x0, x0, xzr, ne  // ne = any
  422d9c:	mov	w3, #0x0                   	// #0
  422da0:	bl	421adc <ferror@plt+0x1da6c>
  422da4:	add	x19, x19, w0, sxtw
  422da8:	b	422b18 <ferror@plt+0x1eaa8>
  422dac:	add	x1, x23, #0xd76
  422db0:	sub	w0, w0, #0xe00
  422db4:	b	422d58 <ferror@plt+0x1ece8>
  422db8:	cmp	w2, #0x8
  422dbc:	b.ne	422de4 <ferror@plt+0x1ed74>  // b.any
  422dc0:	mov	x0, #0x0                   	// #0
  422dc4:	mov	x4, #0xc                   	// #12
  422dc8:	mul	x5, x0, x4
  422dcc:	mov	w2, w0
  422dd0:	ldr	w5, [x5, x28]
  422dd4:	cmp	w5, w24
  422dd8:	b.ne	422e00 <ferror@plt+0x1ed90>  // b.any
  422ddc:	madd	x2, x2, x4, x28
  422de0:	ldr	w1, [x2, #8]
  422de4:	cmp	w1, #0x0
  422de8:	csel	w24, w24, w1, eq  // eq = none
  422dec:	add	x1, x20, x19
  422df0:	cmp	x20, #0x0
  422df4:	csel	x1, x1, xzr, ne  // ne = any
  422df8:	mov	w0, w24
  422dfc:	b	422b74 <ferror@plt+0x1eb04>
  422e00:	add	x0, x0, #0x1
  422e04:	cmp	x0, #0x1f
  422e08:	b.ne	422dc8 <ferror@plt+0x1ed58>  // b.any
  422e0c:	b	422de4 <ferror@plt+0x1ed74>
  422e10:	cbz	x20, 422e24 <ferror@plt+0x1edb4>
  422e14:	mov	x2, x27
  422e18:	mov	x1, x26
  422e1c:	add	x0, x20, x19
  422e20:	bl	403510 <memcpy@plt>
  422e24:	add	x19, x19, x27
  422e28:	b	422b18 <ferror@plt+0x1eaa8>
  422e2c:	cmp	w2, #0x8
  422e30:	b.ne	422dec <ferror@plt+0x1ed7c>  // b.any
  422e34:	mov	w1, #0x0                   	// #0
  422e38:	b	422dc0 <ferror@plt+0x1ed50>
  422e3c:	mov	w0, w24
  422e40:	bl	4228ac <ferror@plt+0x1e83c>
  422e44:	cmp	x20, #0x0
  422e48:	add	x1, x20, x19
  422e4c:	csel	x1, x1, xzr, ne  // ne = any
  422e50:	bl	423a84 <ferror@plt+0x1fa14>
  422e54:	add	x19, x19, w0, sxtw
  422e58:	add	x1, x20, x19
  422e5c:	cmp	x20, #0x0
  422e60:	csel	x1, x1, xzr, ne  // ne = any
  422e64:	mov	w0, #0x307                 	// #775
  422e68:	b	422b74 <ferror@plt+0x1eb04>
  422e6c:	adrp	x1, 439000 <ferror@plt+0x34f90>
  422e70:	add	x1, x1, #0x6c0
  422e74:	sub	x1, x1, #0x74
  422e78:	mov	w3, #0x1f                  	// #31
  422e7c:	ldr	w2, [x1]
  422e80:	cmp	w2, w0
  422e84:	b.eq	422f30 <ferror@plt+0x1eec0>  // b.none
  422e88:	ldr	w4, [x1, #4]
  422e8c:	cmp	w4, w0
  422e90:	b.eq	422f2c <ferror@plt+0x1eebc>  // b.none
  422e94:	ldr	w4, [x1, #8]
  422e98:	cmp	w4, w0
  422e9c:	b.eq	422f2c <ferror@plt+0x1eebc>  // b.none
  422ea0:	add	x1, x1, #0xc
  422ea4:	subs	w3, w3, #0x1
  422ea8:	b.ne	422e7c <ferror@plt+0x1ee0c>  // b.any
  422eac:	mov	w1, #0xfaff                	// #64255
  422eb0:	movk	w1, #0x2, lsl #16
  422eb4:	cmp	w0, w1
  422eb8:	b.hi	422eec <ferror@plt+0x1ee7c>  // b.pmore
  422ebc:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422ec0:	lsr	w2, w0, #8
  422ec4:	add	x1, x1, #0x5c0
  422ec8:	ldrsh	w1, [x1, x2, lsl #1]
  422ecc:	mov	w2, #0x270f                	// #9999
  422ed0:	cmp	w1, w2
  422ed4:	b.le	422f10 <ferror@plt+0x1eea0>
  422ed8:	mov	w2, #0x2715                	// #10005
  422edc:	cmp	w1, w2
  422ee0:	cset	w1, eq  // eq = none
  422ee4:	cbz	w1, 422f30 <ferror@plt+0x1eec0>
  422ee8:	b	422418 <ferror@plt+0x1e3a8>
  422eec:	sub	w2, w0, #0xe0, lsl #12
  422ef0:	mov	w1, #0x2ffff               	// #196607
  422ef4:	cmp	w2, w1
  422ef8:	b.hi	422f30 <ferror@plt+0x1eec0>  // b.pmore
  422efc:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422f00:	add	x1, x1, #0x5c0
  422f04:	lsr	w2, w2, #8
  422f08:	add	x1, x1, #0x5f6
  422f0c:	b	422ec8 <ferror@plt+0x1ee58>
  422f10:	adrp	x2, 448000 <ferror@plt+0x43f90>
  422f14:	add	x2, x2, #0x5ac
  422f18:	sbfiz	x1, x1, #8, #32
  422f1c:	add	x2, x2, w0, uxtb
  422f20:	ldrb	w1, [x2, x1]
  422f24:	cmp	w1, #0x5
  422f28:	b	422ee0 <ferror@plt+0x1ee70>
  422f2c:	mov	w0, w2
  422f30:	ret
  422f34:	mov	w1, #0xfaff                	// #64255
  422f38:	movk	w1, #0x2, lsl #16
  422f3c:	cmp	w0, w1
  422f40:	b.hi	422fb0 <ferror@plt+0x1ef40>  // b.pmore
  422f44:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422f48:	lsr	w2, w0, #8
  422f4c:	add	x1, x1, #0x5c0
  422f50:	ldrsh	w1, [x1, x2, lsl #1]
  422f54:	mov	w2, #0x270f                	// #9999
  422f58:	cmp	w1, w2
  422f5c:	b.le	422fd4 <ferror@plt+0x1ef64>
  422f60:	mov	w2, #0x271d                	// #10013
  422f64:	cmp	w1, w2
  422f68:	cset	w1, eq  // eq = none
  422f6c:	cbz	w1, 422ffc <ferror@plt+0x1ef8c>
  422f70:	lsr	w2, w0, #8
  422f74:	adrp	x1, 439000 <ferror@plt+0x34f90>
  422f78:	cmp	w2, #0x2fa
  422f7c:	add	x1, x1, #0x6c0
  422f80:	b.hi	422ff0 <ferror@plt+0x1ef80>  // b.pmore
  422f84:	add	x1, x1, #0x780
  422f88:	ldrsh	w1, [x1, x2, lsl #1]
  422f8c:	mov	w2, #0x2710                	// #10000
  422f90:	cmp	w1, w2
  422f94:	b.eq	423004 <ferror@plt+0x1ef94>  // b.none
  422f98:	sbfiz	x1, x1, #8, #32
  422f9c:	add	x1, x1, w0, uxtb
  422fa0:	adrp	x0, 43e000 <ferror@plt+0x39f90>
  422fa4:	add	x0, x0, #0x1ac
  422fa8:	ldr	w0, [x0, x1, lsl #2]
  422fac:	ret
  422fb0:	sub	w2, w0, #0xe0, lsl #12
  422fb4:	mov	w1, #0x2ffff               	// #196607
  422fb8:	cmp	w2, w1
  422fbc:	b.hi	422ffc <ferror@plt+0x1ef8c>  // b.pmore
  422fc0:	adrp	x1, 438000 <ferror@plt+0x33f90>
  422fc4:	add	x1, x1, #0x5c0
  422fc8:	lsr	w2, w2, #8
  422fcc:	add	x1, x1, #0x5f6
  422fd0:	b	422f50 <ferror@plt+0x1eee0>
  422fd4:	adrp	x2, 448000 <ferror@plt+0x43f90>
  422fd8:	add	x2, x2, #0x5ac
  422fdc:	sbfiz	x1, x1, #8, #32
  422fe0:	add	x2, x2, w0, uxtb
  422fe4:	ldrb	w1, [x2, x1]
  422fe8:	cmp	w1, #0xd
  422fec:	b	422f68 <ferror@plt+0x1eef8>
  422ff0:	add	x1, x1, #0xd76
  422ff4:	sub	w2, w2, #0xe00
  422ff8:	b	422f88 <ferror@plt+0x1ef18>
  422ffc:	mov	w0, #0xffffffff            	// #-1
  423000:	b	422fac <ferror@plt+0x1ef3c>
  423004:	mov	w0, #0x0                   	// #0
  423008:	b	422fac <ferror@plt+0x1ef3c>
  42300c:	sub	w1, w0, #0x41
  423010:	cmp	w1, #0x5
  423014:	b.hi	423020 <ferror@plt+0x1efb0>  // b.pmore
  423018:	sub	w0, w0, #0x37
  42301c:	ret
  423020:	sub	w1, w0, #0x61
  423024:	cmp	w1, #0x5
  423028:	b.hi	423034 <ferror@plt+0x1efc4>  // b.pmore
  42302c:	sub	w0, w0, #0x57
  423030:	b	42301c <ferror@plt+0x1efac>
  423034:	mov	w1, #0xfaff                	// #64255
  423038:	movk	w1, #0x2, lsl #16
  42303c:	cmp	w0, w1
  423040:	b.hi	4230b0 <ferror@plt+0x1f040>  // b.pmore
  423044:	adrp	x1, 438000 <ferror@plt+0x33f90>
  423048:	lsr	w2, w0, #8
  42304c:	add	x1, x1, #0x5c0
  423050:	ldrsh	w1, [x1, x2, lsl #1]
  423054:	mov	w2, #0x270f                	// #9999
  423058:	cmp	w1, w2
  42305c:	b.le	4230d4 <ferror@plt+0x1f064>
  423060:	mov	w2, #0x271d                	// #10013
  423064:	cmp	w1, w2
  423068:	cset	w1, eq  // eq = none
  42306c:	cbz	w1, 4230fc <ferror@plt+0x1f08c>
  423070:	lsr	w2, w0, #8
  423074:	adrp	x1, 439000 <ferror@plt+0x34f90>
  423078:	cmp	w2, #0x2fa
  42307c:	add	x1, x1, #0x6c0
  423080:	b.hi	4230f0 <ferror@plt+0x1f080>  // b.pmore
  423084:	add	x1, x1, #0x780
  423088:	ldrsh	w1, [x1, x2, lsl #1]
  42308c:	mov	w2, #0x2710                	// #10000
  423090:	cmp	w1, w2
  423094:	b.eq	423104 <ferror@plt+0x1f094>  // b.none
  423098:	sbfiz	x1, x1, #8, #32
  42309c:	add	x0, x1, w0, uxtb
  4230a0:	adrp	x1, 43e000 <ferror@plt+0x39f90>
  4230a4:	add	x1, x1, #0x1ac
  4230a8:	ldr	w0, [x1, x0, lsl #2]
  4230ac:	b	42301c <ferror@plt+0x1efac>
  4230b0:	sub	w2, w0, #0xe0, lsl #12
  4230b4:	mov	w1, #0x2ffff               	// #196607
  4230b8:	cmp	w2, w1
  4230bc:	b.hi	4230fc <ferror@plt+0x1f08c>  // b.pmore
  4230c0:	adrp	x1, 438000 <ferror@plt+0x33f90>
  4230c4:	add	x1, x1, #0x5c0
  4230c8:	lsr	w2, w2, #8
  4230cc:	add	x1, x1, #0x5f6
  4230d0:	b	423050 <ferror@plt+0x1efe0>
  4230d4:	adrp	x2, 448000 <ferror@plt+0x43f90>
  4230d8:	add	x2, x2, #0x5ac
  4230dc:	sbfiz	x1, x1, #8, #32
  4230e0:	add	x2, x2, w0, uxtb
  4230e4:	ldrb	w1, [x2, x1]
  4230e8:	cmp	w1, #0xd
  4230ec:	b	423068 <ferror@plt+0x1eff8>
  4230f0:	add	x1, x1, #0xd76
  4230f4:	sub	w2, w2, #0xe00
  4230f8:	b	423088 <ferror@plt+0x1f018>
  4230fc:	mov	w0, #0xffffffff            	// #-1
  423100:	b	42301c <ferror@plt+0x1efac>
  423104:	mov	w0, #0x0                   	// #0
  423108:	b	42301c <ferror@plt+0x1efac>
  42310c:	mov	w1, #0xfaff                	// #64255
  423110:	movk	w1, #0x2, lsl #16
  423114:	cmp	w0, w1
  423118:	b.hi	423144 <ferror@plt+0x1f0d4>  // b.pmore
  42311c:	adrp	x1, 438000 <ferror@plt+0x33f90>
  423120:	lsr	w2, w0, #8
  423124:	add	x1, x1, #0x5c0
  423128:	ldrsh	w1, [x1, x2, lsl #1]
  42312c:	mov	w2, #0x270f                	// #9999
  423130:	cmp	w1, w2
  423134:	b.le	423168 <ferror@plt+0x1f0f8>
  423138:	mov	w0, #0xffffd8f0            	// #-10000
  42313c:	add	w0, w1, w0
  423140:	ret
  423144:	sub	w2, w0, #0xe0, lsl #12
  423148:	mov	w1, #0x2ffff               	// #196607
  42314c:	cmp	w2, w1
  423150:	b.hi	423180 <ferror@plt+0x1f110>  // b.pmore
  423154:	adrp	x1, 438000 <ferror@plt+0x33f90>
  423158:	add	x1, x1, #0x5c0
  42315c:	lsr	w2, w2, #8
  423160:	add	x1, x1, #0x5f6
  423164:	b	423128 <ferror@plt+0x1f0b8>
  423168:	adrp	x2, 448000 <ferror@plt+0x43f90>
  42316c:	add	x2, x2, #0x5ac
  423170:	sbfiz	x1, x1, #8, #32
  423174:	add	x0, x2, w0, uxtb
  423178:	ldrb	w0, [x0, x1]
  42317c:	b	423140 <ferror@plt+0x1f0d0>
  423180:	mov	w0, #0x2                   	// #2
  423184:	b	423140 <ferror@plt+0x1f0d0>
  423188:	stp	x29, x30, [sp, #-64]!
  42318c:	mov	x29, sp
  423190:	stp	x19, x20, [sp, #16]
  423194:	stp	x21, x22, [sp, #32]
  423198:	str	x23, [sp, #48]
  42319c:	cbz	x0, 423204 <ferror@plt+0x1f194>
  4231a0:	mov	x20, x0
  4231a4:	mov	x22, x1
  4231a8:	bl	42191c <ferror@plt+0x1d8ac>
  4231ac:	mov	w3, w0
  4231b0:	mov	x1, x22
  4231b4:	mov	x2, #0x0                   	// #0
  4231b8:	mov	w23, w0
  4231bc:	mov	x0, x20
  4231c0:	bl	422574 <ferror@plt+0x1e504>
  4231c4:	mov	x21, x0
  4231c8:	add	x0, x0, #0x1
  4231cc:	bl	410f8c <ferror@plt+0xcf1c>
  4231d0:	mov	x19, x0
  4231d4:	mov	x2, x0
  4231d8:	mov	w3, w23
  4231dc:	mov	x1, x22
  4231e0:	mov	x0, x20
  4231e4:	bl	422574 <ferror@plt+0x1e504>
  4231e8:	strb	wzr, [x19, x21]
  4231ec:	mov	x0, x19
  4231f0:	ldp	x19, x20, [sp, #16]
  4231f4:	ldp	x21, x22, [sp, #32]
  4231f8:	ldr	x23, [sp, #48]
  4231fc:	ldp	x29, x30, [sp], #64
  423200:	ret
  423204:	adrp	x1, 43a000 <ferror@plt+0x35f90>
  423208:	add	x1, x1, #0x7c0
  42320c:	add	x1, x1, #0x276
  423210:	adrp	x2, 432000 <ferror@plt+0x2df90>
  423214:	adrp	x0, 438000 <ferror@plt+0x33f90>
  423218:	add	x2, x2, #0x39a
  42321c:	add	x0, x0, #0x41f
  423220:	mov	x19, #0x0                   	// #0
  423224:	bl	412328 <ferror@plt+0xe2b8>
  423228:	b	4231ec <ferror@plt+0x1f17c>
  42322c:	stp	x29, x30, [sp, #-64]!
  423230:	mov	x29, sp
  423234:	stp	x19, x20, [sp, #16]
  423238:	stp	x21, x22, [sp, #32]
  42323c:	str	x23, [sp, #48]
  423240:	cbz	x0, 4232a8 <ferror@plt+0x1f238>
  423244:	mov	x20, x0
  423248:	mov	x22, x1
  42324c:	bl	42191c <ferror@plt+0x1d8ac>
  423250:	mov	w3, w0
  423254:	mov	x1, x22
  423258:	mov	x2, #0x0                   	// #0
  42325c:	mov	w23, w0
  423260:	mov	x0, x20
  423264:	bl	4229ec <ferror@plt+0x1e97c>
  423268:	mov	x21, x0
  42326c:	add	x0, x0, #0x1
  423270:	bl	410f8c <ferror@plt+0xcf1c>
  423274:	mov	x19, x0
  423278:	mov	x2, x0
  42327c:	mov	w3, w23
  423280:	mov	x1, x22
  423284:	mov	x0, x20
  423288:	bl	4229ec <ferror@plt+0x1e97c>
  42328c:	strb	wzr, [x19, x21]
  423290:	mov	x0, x19
  423294:	ldp	x19, x20, [sp, #16]
  423298:	ldp	x21, x22, [sp, #32]
  42329c:	ldr	x23, [sp, #48]
  4232a0:	ldp	x29, x30, [sp], #64
  4232a4:	ret
  4232a8:	adrp	x1, 43a000 <ferror@plt+0x35f90>
  4232ac:	add	x1, x1, #0x7c0
  4232b0:	add	x1, x1, #0x283
  4232b4:	adrp	x2, 432000 <ferror@plt+0x2df90>
  4232b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4232bc:	add	x2, x2, #0x39a
  4232c0:	add	x0, x0, #0x41f
  4232c4:	mov	x19, #0x0                   	// #0
  4232c8:	bl	412328 <ferror@plt+0xe2b8>
  4232cc:	b	423290 <ferror@plt+0x1f220>
  4232d0:	stp	x29, x30, [sp, #-64]!
  4232d4:	mov	x29, sp
  4232d8:	stp	x19, x20, [sp, #16]
  4232dc:	stp	x21, x22, [sp, #32]
  4232e0:	stp	x23, x24, [sp, #48]
  4232e4:	cbz	x0, 4233e0 <ferror@plt+0x1f370>
  4232e8:	mov	x19, x0
  4232ec:	mov	x22, x1
  4232f0:	adrp	x20, 43a000 <ferror@plt+0x35f90>
  4232f4:	add	x20, x20, #0x7c0
  4232f8:	mov	x0, #0x0                   	// #0
  4232fc:	add	x23, x19, x22
  423300:	bl	41c330 <ferror@plt+0x182c0>
  423304:	add	x20, x20, #0x2a2
  423308:	mov	x21, x0
  42330c:	mov	w24, #0xfa62                	// #64098
  423310:	tbnz	x22, #63, 42331c <ferror@plt+0x1f2ac>
  423314:	cmp	x19, x23
  423318:	b.cs	423324 <ferror@plt+0x1f2b4>  // b.hs, b.nlast
  42331c:	ldrb	w0, [x19]
  423320:	cbnz	w0, 423340 <ferror@plt+0x1f2d0>
  423324:	mov	x0, x21
  423328:	mov	w1, #0x0                   	// #0
  42332c:	ldp	x19, x20, [sp, #16]
  423330:	ldp	x21, x22, [sp, #32]
  423334:	ldp	x23, x24, [sp, #48]
  423338:	ldp	x29, x30, [sp], #64
  42333c:	b	41be08 <ferror@plt+0x17d98>
  423340:	mov	x0, x19
  423344:	bl	423824 <ferror@plt+0x1f7b4>
  423348:	sub	w1, w0, #0xb5
  42334c:	cmp	w1, w24
  423350:	b.hi	4233cc <ferror@plt+0x1f35c>  // b.pmore
  423354:	mov	w5, #0x9f                  	// #159
  423358:	mov	w3, #0x0                   	// #0
  42335c:	mov	w6, #0x2                   	// #2
  423360:	mov	x1, #0xa                   	// #10
  423364:	mov	w2, w3
  423368:	mov	w3, w2
  42336c:	add	w2, w5, w2
  423370:	sdiv	w2, w2, w6
  423374:	sxtw	x4, w2
  423378:	mul	x4, x4, x1
  42337c:	ldrh	w4, [x20, x4]
  423380:	cmp	w4, w0
  423384:	b.ne	4233b4 <ferror@plt+0x1f344>  // b.any
  423388:	mov	x0, #0x2                   	// #2
  42338c:	smaddl	x1, w2, w1, x0
  423390:	mov	x0, x21
  423394:	add	x1, x20, x1
  423398:	bl	41c1d4 <ferror@plt+0x18164>
  42339c:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  4233a0:	ldrb	w0, [x19]
  4233a4:	ldr	x1, [x1, #816]
  4233a8:	ldrb	w0, [x1, x0]
  4233ac:	add	x19, x19, x0
  4233b0:	b	423310 <ferror@plt+0x1f2a0>
  4233b4:	cmp	w3, w2
  4233b8:	b.eq	4233cc <ferror@plt+0x1f35c>  // b.none
  4233bc:	cmp	w4, w0
  4233c0:	b.cc	423368 <ferror@plt+0x1f2f8>  // b.lo, b.ul, b.last
  4233c4:	mov	w5, w2
  4233c8:	b	423364 <ferror@plt+0x1f2f4>
  4233cc:	bl	4228ac <ferror@plt+0x1e83c>
  4233d0:	mov	w1, w0
  4233d4:	mov	x0, x21
  4233d8:	bl	41c9e0 <ferror@plt+0x18970>
  4233dc:	b	42339c <ferror@plt+0x1f32c>
  4233e0:	adrp	x1, 43a000 <ferror@plt+0x35f90>
  4233e4:	add	x1, x1, #0x7c0
  4233e8:	add	x1, x1, #0x292
  4233ec:	adrp	x2, 432000 <ferror@plt+0x2df90>
  4233f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4233f4:	add	x2, x2, #0x39a
  4233f8:	add	x0, x0, #0x41f
  4233fc:	bl	412328 <ferror@plt+0xe2b8>
  423400:	mov	x0, #0x0                   	// #0
  423404:	ldp	x19, x20, [sp, #16]
  423408:	ldp	x21, x22, [sp, #32]
  42340c:	ldp	x23, x24, [sp, #48]
  423410:	ldp	x29, x30, [sp], #64
  423414:	ret
  423418:	mov	w2, #0xffff                	// #65535
  42341c:	cmp	w0, w2
  423420:	b.hi	423480 <ferror@plt+0x1f410>  // b.pmore
  423424:	adrp	x2, 43a000 <ferror@plt+0x35f90>
  423428:	add	x2, x2, #0x7c0
  42342c:	add	x4, x2, #0x8d8
  423430:	add	x5, x2, #0xa08
  423434:	add	x6, x2, #0xae8
  423438:	lsr	w7, w0, #8
  42343c:	add	x2, x2, #0xbc8
  423440:	ubfx	x3, x0, #4, #4
  423444:	ldrb	w2, [x2, x7]
  423448:	add	w2, w3, w2
  42344c:	ubfx	x3, x0, #2, #2
  423450:	ldrb	w2, [x6, x2]
  423454:	add	w2, w2, w3
  423458:	and	w3, w0, #0x3
  42345c:	ldrb	w2, [x5, x2]
  423460:	add	w2, w2, w3
  423464:	ldrsh	w2, [x4, x2, lsl #1]
  423468:	add	w2, w2, w0
  42346c:	cmp	w0, w2
  423470:	cset	w0, ne  // ne = any
  423474:	cbz	x1, 42347c <ferror@plt+0x1f40c>
  423478:	str	w2, [x1]
  42347c:	ret
  423480:	mov	w2, #0x0                   	// #0
  423484:	b	423468 <ferror@plt+0x1f3f8>
  423488:	mov	w1, #0x1fff                	// #8191
  42348c:	cmp	w0, w1
  423490:	b.hi	4234a4 <ferror@plt+0x1f434>  // b.pmore
  423494:	adrp	x1, 43c000 <ferror@plt+0x37f90>
  423498:	add	x1, x1, #0x1ac
  42349c:	ldrb	w0, [x1, w0, uxtw]
  4234a0:	ret
  4234a4:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  4234a8:	mov	x3, x2
  4234ac:	mov	w4, #0x170                 	// #368
  4234b0:	mov	w5, #0x0                   	// #0
  4234b4:	ldr	w1, [x2, #2104]
  4234b8:	adrp	x2, 43a000 <ferror@plt+0x35f90>
  4234bc:	add	x2, x2, #0x7c0
  4234c0:	mov	w8, #0x2                   	// #2
  4234c4:	add	x2, x2, #0xcc8
  4234c8:	sbfiz	x6, x1, #3, #32
  4234cc:	add	x7, x2, w1, sxtw #3
  4234d0:	ldr	w6, [x2, x6]
  4234d4:	cmp	w0, w6
  4234d8:	b.cs	4234f8 <ferror@plt+0x1f488>  // b.hs, b.nlast
  4234dc:	sub	w4, w1, #0x1
  4234e0:	add	w1, w5, w4
  4234e4:	cmp	w5, w4
  4234e8:	sdiv	w1, w1, w8
  4234ec:	b.le	4234c8 <ferror@plt+0x1f458>
  4234f0:	mov	w0, #0x3d                  	// #61
  4234f4:	b	4234a0 <ferror@plt+0x1f430>
  4234f8:	ldrh	w5, [x7, #4]
  4234fc:	add	w5, w5, w6
  423500:	cmp	w0, w5
  423504:	b.cc	423510 <ferror@plt+0x1f4a0>  // b.lo, b.ul, b.last
  423508:	add	w5, w1, #0x1
  42350c:	b	4234e0 <ferror@plt+0x1f470>
  423510:	ldrh	w0, [x7, #6]
  423514:	str	w1, [x3, #2104]
  423518:	b	4234a0 <ferror@plt+0x1f430>
  42351c:	cmn	w0, #0x1
  423520:	b.eq	423540 <ferror@plt+0x1f4d0>  // b.none
  423524:	cmp	w0, #0x66
  423528:	b.hi	423548 <ferror@plt+0x1f4d8>  // b.pmore
  42352c:	adrp	x1, 43b000 <ferror@plt+0x36f90>
  423530:	add	x1, x1, #0x8c0
  423534:	add	x1, x1, #0x750
  423538:	ldr	w0, [x1, w0, sxtw #2]
  42353c:	ret
  423540:	mov	w0, #0x0                   	// #0
  423544:	b	42353c <ferror@plt+0x1f4cc>
  423548:	mov	w0, #0x7a7a                	// #31354
  42354c:	movk	w0, #0x5a7a, lsl #16
  423550:	b	42353c <ferror@plt+0x1f4cc>
  423554:	mov	w2, w0
  423558:	cbz	w0, 42358c <ferror@plt+0x1f51c>
  42355c:	adrp	x1, 43b000 <ferror@plt+0x36f90>
  423560:	add	x1, x1, #0x8c0
  423564:	add	x1, x1, #0x750
  423568:	mov	x0, #0x0                   	// #0
  42356c:	ldr	w3, [x1, x0, lsl #2]
  423570:	cmp	w3, w2
  423574:	b.eq	423588 <ferror@plt+0x1f518>  // b.none
  423578:	add	x0, x0, #0x1
  42357c:	cmp	x0, #0x67
  423580:	b.ne	42356c <ferror@plt+0x1f4fc>  // b.any
  423584:	mov	w0, #0x3d                  	// #61
  423588:	ret
  42358c:	mov	w0, #0xffffffff            	// #-1
  423590:	b	423588 <ferror@plt+0x1f518>
  423594:	mov	x4, x0
  423598:	ldrb	w0, [x0]
  42359c:	cmp	w0, #0x7f
  4235a0:	b.ls	423684 <ferror@plt+0x1f614>  // b.plast
  4235a4:	cmp	w0, #0xbf
  4235a8:	b.ls	4236a0 <ferror@plt+0x1f630>  // b.plast
  4235ac:	cmp	w0, #0xdf
  4235b0:	b.hi	423600 <ferror@plt+0x1f590>  // b.pmore
  4235b4:	and	w0, w0, #0x1f
  4235b8:	mov	w3, #0x80                  	// #128
  4235bc:	mov	w2, #0x2                   	// #2
  4235c0:	mov	w5, w2
  4235c4:	cmp	x1, x5
  4235c8:	b.cc	423688 <ferror@plt+0x1f618>  // b.lo, b.ul, b.last
  4235cc:	mov	x5, #0x1                   	// #1
  4235d0:	ldrb	w1, [x4, x5]
  4235d4:	and	w6, w1, #0xc0
  4235d8:	cmp	w6, #0x80
  4235dc:	b.ne	423690 <ferror@plt+0x1f620>  // b.any
  4235e0:	and	w1, w1, #0x3f
  4235e4:	add	x5, x5, #0x1
  4235e8:	orr	w0, w1, w0, lsl #6
  4235ec:	cmp	w2, w5
  4235f0:	b.hi	4235d0 <ferror@plt+0x1f560>  // b.pmore
  4235f4:	cmp	w3, w0
  4235f8:	csinv	w0, w0, wzr, ls  // ls = plast
  4235fc:	b	423684 <ferror@plt+0x1f614>
  423600:	cmp	w0, #0xef
  423604:	b.hi	423618 <ferror@plt+0x1f5a8>  // b.pmore
  423608:	and	w0, w0, #0xf
  42360c:	mov	w3, #0x800                 	// #2048
  423610:	mov	w2, #0x3                   	// #3
  423614:	b	4235c0 <ferror@plt+0x1f550>
  423618:	cmp	w0, #0xf7
  42361c:	b.hi	423630 <ferror@plt+0x1f5c0>  // b.pmore
  423620:	and	w0, w0, #0x7
  423624:	mov	w3, #0x10000               	// #65536
  423628:	mov	w2, #0x4                   	// #4
  42362c:	b	4235c0 <ferror@plt+0x1f550>
  423630:	cmp	w0, #0xfb
  423634:	b.hi	423648 <ferror@plt+0x1f5d8>  // b.pmore
  423638:	and	w0, w0, #0x3
  42363c:	mov	w3, #0x200000              	// #2097152
  423640:	mov	w2, #0x5                   	// #5
  423644:	b	4235c0 <ferror@plt+0x1f550>
  423648:	cmp	w0, #0xfd
  42364c:	b.hi	4236a0 <ferror@plt+0x1f630>  // b.pmore
  423650:	and	w0, w0, #0x1
  423654:	mov	w3, #0x4000000             	// #67108864
  423658:	mov	w2, #0x6                   	// #6
  42365c:	b	4235c0 <ferror@plt+0x1f550>
  423660:	ldrb	w2, [x4, x2]
  423664:	and	w2, w2, #0xc0
  423668:	cmp	w2, #0x80
  42366c:	b.ne	4236a0 <ferror@plt+0x1f630>  // b.any
  423670:	add	w0, w0, #0x1
  423674:	mov	w2, w0
  423678:	cmp	x1, w0, uxtw
  42367c:	b.gt	423660 <ferror@plt+0x1f5f0>
  423680:	mov	w0, #0xfffffffe            	// #-2
  423684:	ret
  423688:	mov	w0, #0x1                   	// #1
  42368c:	b	423674 <ferror@plt+0x1f604>
  423690:	cmp	w1, #0x0
  423694:	cset	w0, ne  // ne = any
  423698:	sub	w0, w0, #0x2
  42369c:	b	423684 <ferror@plt+0x1f614>
  4236a0:	mov	w0, #0xffffffff            	// #-1
  4236a4:	b	423684 <ferror@plt+0x1f614>
  4236a8:	mov	x2, x0
  4236ac:	sub	x0, x1, #0x1
  4236b0:	cmp	x0, x2
  4236b4:	b.cs	4236c0 <ferror@plt+0x1f650>  // b.hs, b.nlast
  4236b8:	mov	x0, #0x0                   	// #0
  4236bc:	ret
  4236c0:	ldrb	w1, [x0]
  4236c4:	and	w1, w1, #0xc0
  4236c8:	cmp	w1, #0x80
  4236cc:	b.ne	4236bc <ferror@plt+0x1f64c>  // b.any
  4236d0:	sub	x0, x0, #0x1
  4236d4:	b	4236b0 <ferror@plt+0x1f640>
  4236d8:	ldrb	w2, [x0]
  4236dc:	cbz	w2, 423720 <ferror@plt+0x1f6b0>
  4236e0:	add	x0, x0, #0x1
  4236e4:	cbnz	x1, 423704 <ferror@plt+0x1f694>
  4236e8:	ldrb	w1, [x0]
  4236ec:	and	w1, w1, #0xc0
  4236f0:	cmp	w1, #0x80
  4236f4:	b.ne	42371c <ferror@plt+0x1f6ac>  // b.any
  4236f8:	add	x0, x0, #0x1
  4236fc:	b	4236e8 <ferror@plt+0x1f678>
  423700:	add	x0, x0, #0x1
  423704:	cmp	x0, x1
  423708:	b.cs	423720 <ferror@plt+0x1f6b0>  // b.hs, b.nlast
  42370c:	ldrb	w2, [x0]
  423710:	and	w2, w2, #0xc0
  423714:	cmp	w2, #0x80
  423718:	b.eq	423700 <ferror@plt+0x1f690>  // b.none
  42371c:	ret
  423720:	cmp	x0, x1
  423724:	csel	x0, x0, xzr, ne  // ne = any
  423728:	b	42371c <ferror@plt+0x1f6ac>
  42372c:	ldrb	w1, [x0, #-1]!
  423730:	and	w1, w1, #0xc0
  423734:	cmp	w1, #0x80
  423738:	b.eq	42372c <ferror@plt+0x1f6bc>  // b.none
  42373c:	ret
  423740:	cmp	x0, #0x0
  423744:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  423748:	b.ne	42376c <ferror@plt+0x1f6fc>  // b.any
  42374c:	mov	x2, x0
  423750:	cmp	x1, #0x0
  423754:	b.ge	4237b8 <ferror@plt+0x1f748>  // b.tcont
  423758:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  42375c:	add	x1, x1, #0x1b8
  423760:	add	x1, x1, #0xe
  423764:	mov	x0, #0x0                   	// #0
  423768:	b	4237ac <ferror@plt+0x1f73c>
  42376c:	stp	x29, x30, [sp, #-16]!
  423770:	adrp	x2, 44f000 <ferror@plt+0x4af90>
  423774:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  423778:	mov	x29, sp
  42377c:	add	x2, x2, #0xac
  423780:	add	x1, x1, #0x1b8
  423784:	adrp	x0, 438000 <ferror@plt+0x33f90>
  423788:	add	x0, x0, #0x41f
  42378c:	bl	412328 <ferror@plt+0xe2b8>
  423790:	mov	x0, #0x0                   	// #0
  423794:	ldp	x29, x30, [sp], #16
  423798:	ret
  42379c:	and	x3, x3, #0xff
  4237a0:	add	x0, x0, #0x1
  4237a4:	ldrb	w3, [x1, x3]
  4237a8:	add	x2, x2, x3
  4237ac:	ldrb	w3, [x2]
  4237b0:	cbnz	w3, 42379c <ferror@plt+0x1f72c>
  4237b4:	ret
  4237b8:	b.eq	42381c <ferror@plt+0x1f7ac>  // b.none
  4237bc:	ldrb	w0, [x0]
  4237c0:	cbz	w0, 42381c <ferror@plt+0x1f7ac>
  4237c4:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  4237c8:	add	x3, x3, #0x1b8
  4237cc:	and	x0, x0, #0xff
  4237d0:	add	x3, x3, #0xe
  4237d4:	ldrb	w4, [x3, x0]
  4237d8:	mov	x0, #0x0                   	// #0
  4237dc:	add	x4, x2, x4
  4237e0:	sub	x5, x4, x2
  4237e4:	cmp	x5, x1
  4237e8:	b.ge	423814 <ferror@plt+0x1f7a4>  // b.tcont
  4237ec:	ldrb	w5, [x4]
  4237f0:	add	x6, x0, #0x1
  4237f4:	cbnz	w5, 423800 <ferror@plt+0x1f790>
  4237f8:	add	x0, x0, #0x1
  4237fc:	ret
  423800:	and	x5, x5, #0xff
  423804:	ldrb	w0, [x3, x5]
  423808:	add	x4, x4, x0
  42380c:	mov	x0, x6
  423810:	b	4237e0 <ferror@plt+0x1f770>
  423814:	b.eq	4237f8 <ferror@plt+0x1f788>  // b.none
  423818:	ret
  42381c:	mov	x0, #0x0                   	// #0
  423820:	ret
  423824:	ldrb	w1, [x0]
  423828:	mov	x4, x0
  42382c:	ldrsb	w0, [x0]
  423830:	tbz	w0, #31, 42388c <ferror@plt+0x1f81c>
  423834:	and	w0, w1, #0xe0
  423838:	cmp	w0, #0xc0
  42383c:	b.eq	423898 <ferror@plt+0x1f828>  // b.none
  423840:	and	w0, w1, #0xf0
  423844:	cmp	w0, #0xe0
  423848:	b.eq	4238a4 <ferror@plt+0x1f834>  // b.none
  42384c:	and	w0, w1, #0xf8
  423850:	cmp	w0, #0xf0
  423854:	b.eq	4238b0 <ferror@plt+0x1f840>  // b.none
  423858:	and	w0, w1, #0xfc
  42385c:	cmp	w0, #0xf8
  423860:	b.eq	4238bc <ferror@plt+0x1f84c>  // b.none
  423864:	and	w0, w1, #0xfe
  423868:	cmp	w0, #0xfc
  42386c:	b.ne	4238e8 <ferror@plt+0x1f878>  // b.any
  423870:	mov	w2, #0x6                   	// #6
  423874:	mov	w3, #0x1                   	// #1
  423878:	and	w0, w1, w3
  42387c:	mov	x1, #0x1                   	// #1
  423880:	cmp	w2, w1
  423884:	b.gt	4238c8 <ferror@plt+0x1f858>
  423888:	ret
  42388c:	mov	w2, #0x1                   	// #1
  423890:	mov	w3, #0x7f                  	// #127
  423894:	b	423878 <ferror@plt+0x1f808>
  423898:	mov	w2, #0x2                   	// #2
  42389c:	mov	w3, #0x1f                  	// #31
  4238a0:	b	423878 <ferror@plt+0x1f808>
  4238a4:	mov	w2, #0x3                   	// #3
  4238a8:	mov	w3, #0xf                   	// #15
  4238ac:	b	423878 <ferror@plt+0x1f808>
  4238b0:	mov	w2, #0x4                   	// #4
  4238b4:	mov	w3, #0x7                   	// #7
  4238b8:	b	423878 <ferror@plt+0x1f808>
  4238bc:	mov	w2, #0x5                   	// #5
  4238c0:	mov	w3, #0x3                   	// #3
  4238c4:	b	423878 <ferror@plt+0x1f808>
  4238c8:	ldrb	w3, [x4, x1]
  4238cc:	add	x1, x1, #0x1
  4238d0:	and	w5, w3, #0xc0
  4238d4:	cmp	w5, #0x80
  4238d8:	b.ne	4238e8 <ferror@plt+0x1f878>  // b.any
  4238dc:	and	w3, w3, #0x3f
  4238e0:	orr	w0, w3, w0, lsl #6
  4238e4:	b	423880 <ferror@plt+0x1f810>
  4238e8:	mov	w0, #0xffffffff            	// #-1
  4238ec:	b	423888 <ferror@plt+0x1f818>
  4238f0:	mov	x3, #0x1                   	// #1
  4238f4:	cmp	x0, x1
  4238f8:	b.ls	423930 <ferror@plt+0x1f8c0>  // b.plast
  4238fc:	mov	x2, x0
  423900:	neg	x3, x3
  423904:	mov	x0, x1
  423908:	mov	x1, x2
  42390c:	b	4238f4 <ferror@plt+0x1f884>
  423910:	ldrb	w5, [x0]
  423914:	add	x4, x4, #0x1
  423918:	ldrb	w5, [x2, x5]
  42391c:	add	x0, x0, x5
  423920:	cmp	x0, x1
  423924:	b.cc	423910 <ferror@plt+0x1f8a0>  // b.lo, b.ul, b.last
  423928:	mul	x0, x4, x3
  42392c:	ret
  423930:	adrp	x2, 44f000 <ferror@plt+0x4af90>
  423934:	add	x2, x2, #0x1b8
  423938:	add	x2, x2, #0xe
  42393c:	mov	x4, #0x0                   	// #0
  423940:	b	423920 <ferror@plt+0x1f8b0>
  423944:	mov	x6, x1
  423948:	cmp	x1, #0x0
  42394c:	b.le	423984 <ferror@plt+0x1f914>
  423950:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  423954:	add	x1, x1, #0x1b8
  423958:	add	x1, x1, #0xe
  42395c:	sub	x6, x6, #0x1
  423960:	cmn	x6, #0x1
  423964:	b.ne	42396c <ferror@plt+0x1f8fc>  // b.any
  423968:	ret
  42396c:	ldrb	w2, [x0]
  423970:	ldrb	w2, [x1, x2]
  423974:	add	x0, x0, x2
  423978:	b	42395c <ferror@plt+0x1f8ec>
  42397c:	sub	x7, x7, #0x1
  423980:	b	423998 <ferror@plt+0x1f928>
  423984:	cbnz	x1, 42398c <ferror@plt+0x1f91c>
  423988:	ret
  42398c:	stp	x29, x30, [sp, #-16]!
  423990:	mov	x29, sp
  423994:	add	x7, x0, x6
  423998:	ldrb	w1, [x7]
  42399c:	and	w1, w1, #0xc0
  4239a0:	cmp	w1, #0x80
  4239a4:	b.eq	42397c <ferror@plt+0x1f90c>  // b.none
  4239a8:	mov	x1, x0
  4239ac:	mov	x0, x7
  4239b0:	bl	4238f0 <ferror@plt+0x1f880>
  4239b4:	add	x6, x6, x0
  4239b8:	mov	x0, x7
  4239bc:	cbnz	x6, 423994 <ferror@plt+0x1f924>
  4239c0:	ldp	x29, x30, [sp], #16
  4239c4:	ret
  4239c8:	stp	x29, x30, [sp, #-48]!
  4239cc:	mov	x9, x2
  4239d0:	mov	x8, x1
  4239d4:	mov	x29, sp
  4239d8:	stp	x19, x20, [sp, #16]
  4239dc:	str	x21, [sp, #32]
  4239e0:	bl	423944 <ferror@plt+0x1f8d4>
  4239e4:	sub	x1, x9, x8
  4239e8:	mov	x21, x0
  4239ec:	bl	423944 <ferror@plt+0x1f8d4>
  4239f0:	sub	x19, x0, x21
  4239f4:	add	x0, x19, #0x1
  4239f8:	bl	410f8c <ferror@plt+0xcf1c>
  4239fc:	mov	x20, x0
  423a00:	mov	x2, x19
  423a04:	mov	x1, x21
  423a08:	bl	403510 <memcpy@plt>
  423a0c:	mov	x0, x20
  423a10:	strb	wzr, [x20, x19]
  423a14:	ldp	x19, x20, [sp, #16]
  423a18:	ldr	x21, [sp, #32]
  423a1c:	ldp	x29, x30, [sp], #48
  423a20:	ret
  423a24:	stp	x29, x30, [sp, #-32]!
  423a28:	mov	x4, x0
  423a2c:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  423a30:	add	x0, x0, #0x1b8
  423a34:	mov	x29, sp
  423a38:	mov	x3, x1
  423a3c:	add	x0, x0, #0xe
  423a40:	str	x19, [sp, #16]
  423a44:	cbz	x2, 423a50 <ferror@plt+0x1f9e0>
  423a48:	ldrb	w5, [x3]
  423a4c:	cbnz	w5, 423a70 <ferror@plt+0x1fa00>
  423a50:	sub	x19, x3, x1
  423a54:	mov	x0, x4
  423a58:	mov	x2, x19
  423a5c:	bl	403ef0 <strncpy@plt>
  423a60:	strb	wzr, [x0, x19]
  423a64:	ldr	x19, [sp, #16]
  423a68:	ldp	x29, x30, [sp], #32
  423a6c:	ret
  423a70:	and	x5, x5, #0xff
  423a74:	sub	x2, x2, #0x1
  423a78:	ldrb	w5, [x0, x5]
  423a7c:	add	x3, x3, x5
  423a80:	b	423a44 <ferror@plt+0x1f9d4>
  423a84:	mov	w2, w0
  423a88:	cmp	w0, #0x7f
  423a8c:	b.ls	423aec <ferror@plt+0x1fa7c>  // b.plast
  423a90:	cmp	w0, #0x7ff
  423a94:	b.ls	423af8 <ferror@plt+0x1fa88>  // b.plast
  423a98:	mov	w0, #0xffff                	// #65535
  423a9c:	cmp	w2, w0
  423aa0:	b.ls	423b04 <ferror@plt+0x1fa94>  // b.plast
  423aa4:	mov	w0, #0x1fffff              	// #2097151
  423aa8:	cmp	w2, w0
  423aac:	b.ls	423b10 <ferror@plt+0x1faa0>  // b.plast
  423ab0:	mov	w0, #0x3ffffff             	// #67108863
  423ab4:	mov	w3, #0xf8                  	// #248
  423ab8:	cmp	w2, w0
  423abc:	mov	w5, #0xfc                  	// #252
  423ac0:	mov	w0, #0x5                   	// #5
  423ac4:	csel	w5, w3, w5, ls  // ls = plast
  423ac8:	mov	w3, #0x6                   	// #6
  423acc:	csel	w0, w0, w3, ls  // ls = plast
  423ad0:	cbz	x1, 423ae8 <ferror@plt+0x1fa78>
  423ad4:	sub	w6, w0, #0x1
  423ad8:	and	w3, w2, #0xff
  423adc:	cbnz	w6, 423b1c <ferror@plt+0x1faac>
  423ae0:	orr	w3, w3, w5
  423ae4:	strb	w3, [x1]
  423ae8:	ret
  423aec:	mov	w5, #0x0                   	// #0
  423af0:	mov	w0, #0x1                   	// #1
  423af4:	b	423ad0 <ferror@plt+0x1fa60>
  423af8:	mov	w5, #0xc0                  	// #192
  423afc:	mov	w0, #0x2                   	// #2
  423b00:	b	423ad0 <ferror@plt+0x1fa60>
  423b04:	mov	w5, #0xe0                  	// #224
  423b08:	mov	w0, #0x3                   	// #3
  423b0c:	b	423ad0 <ferror@plt+0x1fa60>
  423b10:	mov	w5, #0xf0                  	// #240
  423b14:	mov	w0, #0x4                   	// #4
  423b18:	b	423ad0 <ferror@plt+0x1fa60>
  423b1c:	and	w4, w3, #0x3f
  423b20:	lsr	w2, w2, #6
  423b24:	orr	w4, w4, #0xffffff80
  423b28:	strb	w4, [x1, x6]
  423b2c:	sub	x6, x6, #0x1
  423b30:	b	423ad8 <ferror@plt+0x1fa68>
  423b34:	stp	x29, x30, [sp, #-32]!
  423b38:	mov	x7, x0
  423b3c:	mov	x8, x1
  423b40:	add	x1, sp, #0x10
  423b44:	mov	x29, sp
  423b48:	mov	w0, w2
  423b4c:	bl	423a84 <ferror@plt+0x1fa14>
  423b50:	mov	x2, x1
  423b54:	strb	wzr, [x1, w0, sxtw]
  423b58:	mov	x1, x8
  423b5c:	mov	x0, x7
  423b60:	bl	41b91c <ferror@plt+0x178ac>
  423b64:	ldp	x29, x30, [sp], #32
  423b68:	ret
  423b6c:	stp	x29, x30, [sp, #-32]!
  423b70:	mov	x7, x0
  423b74:	mov	x8, x1
  423b78:	add	x1, sp, #0x10
  423b7c:	mov	x29, sp
  423b80:	mov	w0, w2
  423b84:	bl	423a84 <ferror@plt+0x1fa14>
  423b88:	mov	x2, x1
  423b8c:	strb	wzr, [x1, w0, sxtw]
  423b90:	mov	x1, x8
  423b94:	mov	x0, x7
  423b98:	bl	41bae8 <ferror@plt+0x17a78>
  423b9c:	ldp	x29, x30, [sp], #32
  423ba0:	ret
  423ba4:	cbz	x1, 423bdc <ferror@plt+0x1fb6c>
  423ba8:	stp	x29, x30, [sp, #-16]!
  423bac:	mov	x29, sp
  423bb0:	bl	423594 <ferror@plt+0x1f524>
  423bb4:	tbnz	w0, #31, 423bd4 <ferror@plt+0x1fb64>
  423bb8:	mov	w1, #0x10ffff              	// #1114111
  423bbc:	cmp	w0, w1
  423bc0:	b.hi	423be4 <ferror@plt+0x1fb74>  // b.pmore
  423bc4:	and	w2, w0, #0xfffff800
  423bc8:	mov	w1, #0xd800                	// #55296
  423bcc:	cmp	w2, w1
  423bd0:	csinv	w0, w0, wzr, ne  // ne = any
  423bd4:	ldp	x29, x30, [sp], #16
  423bd8:	ret
  423bdc:	mov	w0, #0xfffffffe            	// #-2
  423be0:	ret
  423be4:	mov	w0, #0xffffffff            	// #-1
  423be8:	b	423bd4 <ferror@plt+0x1fb64>
  423bec:	stp	x29, x30, [sp, #-48]!
  423bf0:	mov	x29, sp
  423bf4:	stp	x19, x20, [sp, #16]
  423bf8:	str	x21, [sp, #32]
  423bfc:	cbz	x0, 423c4c <ferror@plt+0x1fbdc>
  423c00:	mov	x19, x0
  423c04:	mov	x21, x2
  423c08:	tbnz	x1, #63, 423cd0 <ferror@plt+0x1fc60>
  423c0c:	mov	x3, x0
  423c10:	add	x1, x0, x1
  423c14:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  423c18:	add	x0, x0, #0x1b8
  423c1c:	add	x0, x0, #0xe
  423c20:	mov	w20, #0x0                   	// #0
  423c24:	add	w4, w20, #0x1
  423c28:	cmp	x3, x1
  423c2c:	b.cs	423c9c <ferror@plt+0x1fc2c>  // b.hs, b.nlast
  423c30:	ldrb	w2, [x3]
  423c34:	cbz	w2, 423c9c <ferror@plt+0x1fc2c>
  423c38:	and	x2, x2, #0xff
  423c3c:	mov	w20, w4
  423c40:	ldrb	w2, [x0, x2]
  423c44:	add	x3, x3, x2
  423c48:	b	423c24 <ferror@plt+0x1fbb4>
  423c4c:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  423c50:	add	x1, x1, #0x1b8
  423c54:	add	x1, x1, #0x10e
  423c58:	adrp	x2, 432000 <ferror@plt+0x2df90>
  423c5c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  423c60:	add	x2, x2, #0x39a
  423c64:	add	x0, x0, #0x41f
  423c68:	bl	412328 <ferror@plt+0xe2b8>
  423c6c:	mov	x0, #0x0                   	// #0
  423c70:	ldp	x19, x20, [sp, #16]
  423c74:	ldr	x21, [sp, #32]
  423c78:	ldp	x29, x30, [sp], #48
  423c7c:	ret
  423c80:	and	x1, x1, #0xff
  423c84:	mov	w20, w3
  423c88:	ldrb	w1, [x0, x1]
  423c8c:	add	x2, x2, x1
  423c90:	ldrb	w1, [x2]
  423c94:	add	w3, w20, #0x1
  423c98:	cbnz	w1, 423c80 <ferror@plt+0x1fc10>
  423c9c:	add	w0, w20, #0x1
  423ca0:	mov	x1, #0x4                   	// #4
  423ca4:	sxtw	x0, w0
  423ca8:	bl	4111c4 <ferror@plt+0xd154>
  423cac:	mov	x4, #0x0                   	// #0
  423cb0:	mov	w5, #0xfffd                	// #65533
  423cb4:	cmp	w20, w4
  423cb8:	b.gt	423ce8 <ferror@plt+0x1fc78>
  423cbc:	str	wzr, [x0, w20, sxtw #2]
  423cc0:	sxtw	x1, w20
  423cc4:	cbz	x21, 423c70 <ferror@plt+0x1fc00>
  423cc8:	str	x1, [x21]
  423ccc:	b	423c70 <ferror@plt+0x1fc00>
  423cd0:	mov	x2, x0
  423cd4:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  423cd8:	add	x0, x0, #0x1b8
  423cdc:	mov	w20, #0x0                   	// #0
  423ce0:	add	x0, x0, #0xe
  423ce4:	b	423c90 <ferror@plt+0x1fc20>
  423ce8:	ldrb	w3, [x19], #1
  423cec:	cmp	w3, #0x7f
  423cf0:	b.hi	423d00 <ferror@plt+0x1fc90>  // b.pmore
  423cf4:	str	w3, [x0, x4, lsl #2]
  423cf8:	add	x4, x4, #0x1
  423cfc:	b	423cb4 <ferror@plt+0x1fc44>
  423d00:	tbnz	w3, #6, 423d0c <ferror@plt+0x1fc9c>
  423d04:	str	w5, [x0, x4, lsl #2]
  423d08:	b	423cf8 <ferror@plt+0x1fc88>
  423d0c:	mov	w1, #0x40                  	// #64
  423d10:	ldrb	w2, [x19], #1
  423d14:	lsl	w1, w1, #5
  423d18:	and	w2, w2, #0x3f
  423d1c:	orr	w3, w2, w3, lsl #6
  423d20:	tst	w3, w1
  423d24:	b.ne	423d10 <ferror@plt+0x1fca0>  // b.any
  423d28:	sub	w1, w1, #0x1
  423d2c:	and	w1, w1, w3
  423d30:	str	w1, [x0, x4, lsl #2]
  423d34:	b	423cf8 <ferror@plt+0x1fc88>
  423d38:	stp	x29, x30, [sp, #-64]!
  423d3c:	adrp	x8, 44f000 <ferror@plt+0x4af90>
  423d40:	add	x8, x8, #0x1b8
  423d44:	mov	x29, sp
  423d48:	mov	x7, x1
  423d4c:	add	x10, x0, x1
  423d50:	add	x8, x8, #0xe
  423d54:	stp	x19, x20, [sp, #16]
  423d58:	mov	x20, x0
  423d5c:	mov	x19, x0
  423d60:	stp	x21, x22, [sp, #32]
  423d64:	mov	x22, x2
  423d68:	stp	x23, x24, [sp, #48]
  423d6c:	mov	x23, x3
  423d70:	mov	x24, x4
  423d74:	mov	w21, #0x0                   	// #0
  423d78:	mov	x11, #0x6                   	// #6
  423d7c:	tbnz	x7, #63, 423d8c <ferror@plt+0x1fd1c>
  423d80:	sub	x0, x10, x19
  423d84:	cmp	x0, #0x0
  423d88:	b.le	423d94 <ferror@plt+0x1fd24>
  423d8c:	ldrb	w9, [x19]
  423d90:	cbnz	w9, 423dd8 <ferror@plt+0x1fd68>
  423d94:	add	w0, w21, #0x1
  423d98:	mov	x1, #0x4                   	// #4
  423d9c:	mov	x19, x20
  423da0:	sxtw	x0, w0
  423da4:	bl	4111c4 <ferror@plt+0xd154>
  423da8:	adrp	x7, 44f000 <ferror@plt+0x4af90>
  423dac:	add	x7, x7, #0x1b8
  423db0:	mov	x6, x0
  423db4:	add	x7, x7, #0xe
  423db8:	mov	x8, #0x0                   	// #0
  423dbc:	cmp	w21, w8
  423dc0:	b.gt	423e78 <ferror@plt+0x1fe08>
  423dc4:	str	wzr, [x6, w21, sxtw #2]
  423dc8:	sxtw	x0, w21
  423dcc:	cbz	x23, 423e54 <ferror@plt+0x1fde4>
  423dd0:	str	x0, [x23]
  423dd4:	b	423e54 <ferror@plt+0x1fde4>
  423dd8:	cmp	x7, #0x0
  423ddc:	sub	x1, x10, x19
  423de0:	csel	x1, x1, x11, ge  // ge = tcont
  423de4:	mov	x0, x19
  423de8:	bl	423594 <ferror@plt+0x1f524>
  423dec:	tbz	w0, #31, 423e64 <ferror@plt+0x1fdf4>
  423df0:	cmn	w0, #0x2
  423df4:	b.ne	423e34 <ferror@plt+0x1fdc4>  // b.any
  423df8:	cbnz	x22, 423d94 <ferror@plt+0x1fd24>
  423dfc:	bl	42c790 <ferror@plt+0x28720>
  423e00:	mov	w1, w0
  423e04:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  423e08:	mov	x0, x24
  423e0c:	add	x3, x3, #0xc2
  423e10:	mov	w2, #0x3                   	// #3
  423e14:	bl	408dbc <ferror@plt+0x4d4c>
  423e18:	mov	x6, #0x0                   	// #0
  423e1c:	mov	x0, x6
  423e20:	ldp	x19, x20, [sp, #16]
  423e24:	ldp	x21, x22, [sp, #32]
  423e28:	ldp	x23, x24, [sp, #48]
  423e2c:	ldp	x29, x30, [sp], #64
  423e30:	ret
  423e34:	bl	42c790 <ferror@plt+0x28720>
  423e38:	mov	w1, w0
  423e3c:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  423e40:	mov	x0, x24
  423e44:	add	x3, x3, #0xed
  423e48:	mov	w2, #0x1                   	// #1
  423e4c:	bl	408dbc <ferror@plt+0x4d4c>
  423e50:	mov	x6, #0x0                   	// #0
  423e54:	cbz	x22, 423e1c <ferror@plt+0x1fdac>
  423e58:	sub	x19, x19, x20
  423e5c:	str	x19, [x22]
  423e60:	b	423e1c <ferror@plt+0x1fdac>
  423e64:	and	x9, x9, #0xff
  423e68:	add	w21, w21, #0x1
  423e6c:	ldrb	w0, [x8, x9]
  423e70:	add	x19, x19, x0
  423e74:	b	423d7c <ferror@plt+0x1fd0c>
  423e78:	mov	x0, x19
  423e7c:	bl	423824 <ferror@plt+0x1f7b4>
  423e80:	str	w0, [x6, x8, lsl #2]
  423e84:	add	x8, x8, #0x1
  423e88:	ldrb	w0, [x19]
  423e8c:	ldrb	w0, [x7, x0]
  423e90:	add	x19, x19, x0
  423e94:	b	423dbc <ferror@plt+0x1fd4c>
  423e98:	stp	x29, x30, [sp, #-64]!
  423e9c:	mov	x29, sp
  423ea0:	stp	x19, x20, [sp, #16]
  423ea4:	mov	x20, x2
  423ea8:	mov	w19, #0x0                   	// #0
  423eac:	mov	w2, #0xffff                	// #65535
  423eb0:	stp	x21, x22, [sp, #32]
  423eb4:	mov	x22, x0
  423eb8:	mov	x21, x3
  423ebc:	mov	x0, #0x0                   	// #0
  423ec0:	mov	w3, #0x1fffff              	// #2097151
  423ec4:	stp	x23, x24, [sp, #48]
  423ec8:	mov	x24, x4
  423ecc:	mov	w4, #0x3ffffff             	// #67108863
  423ed0:	sxtw	x23, w0
  423ed4:	tbnz	x1, #63, 423ee0 <ferror@plt+0x1fe70>
  423ed8:	cmp	x1, x0
  423edc:	b.le	423eec <ferror@plt+0x1fe7c>
  423ee0:	ldr	w5, [x22, x0, lsl #2]
  423ee4:	cmp	w5, #0x0
  423ee8:	cbnz	w5, 423f28 <ferror@plt+0x1feb8>
  423eec:	add	w0, w19, #0x1
  423ef0:	sxtw	x0, w0
  423ef4:	bl	410f8c <ferror@plt+0xcf1c>
  423ef8:	mov	x7, x0
  423efc:	mov	x1, x0
  423f00:	add	x19, x0, w19, sxtw
  423f04:	mov	x8, #0x0                   	// #0
  423f08:	sxtw	x23, w8
  423f0c:	cmp	x1, x19
  423f10:	b.cc	423fc4 <ferror@plt+0x1ff54>  // b.lo, b.ul, b.last
  423f14:	strb	wzr, [x1]
  423f18:	cbz	x21, 423f4c <ferror@plt+0x1fedc>
  423f1c:	sub	x1, x1, x7
  423f20:	str	x1, [x21]
  423f24:	b	423f4c <ferror@plt+0x1fedc>
  423f28:	b.ge	423f6c <ferror@plt+0x1fefc>  // b.tcont
  423f2c:	bl	42c790 <ferror@plt+0x28720>
  423f30:	mov	w1, w0
  423f34:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  423f38:	mov	x0, x24
  423f3c:	add	x3, x3, #0x117
  423f40:	mov	w2, #0x1                   	// #1
  423f44:	bl	408dbc <ferror@plt+0x4d4c>
  423f48:	mov	x7, #0x0                   	// #0
  423f4c:	cbz	x20, 423f54 <ferror@plt+0x1fee4>
  423f50:	str	x23, [x20]
  423f54:	mov	x0, x7
  423f58:	ldp	x19, x20, [sp, #16]
  423f5c:	ldp	x21, x22, [sp, #32]
  423f60:	ldp	x23, x24, [sp, #48]
  423f64:	ldp	x29, x30, [sp], #64
  423f68:	ret
  423f6c:	cmp	w5, #0x7f
  423f70:	b.ls	423fa4 <ferror@plt+0x1ff34>  // b.plast
  423f74:	cmp	w5, #0x7ff
  423f78:	b.ls	423fac <ferror@plt+0x1ff3c>  // b.plast
  423f7c:	cmp	w5, w2
  423f80:	b.ls	423fb4 <ferror@plt+0x1ff44>  // b.plast
  423f84:	cmp	w5, w3
  423f88:	b.ls	423fbc <ferror@plt+0x1ff4c>  // b.plast
  423f8c:	cmp	w5, w4
  423f90:	cset	w5, hi  // hi = pmore
  423f94:	add	w5, w5, #0x5
  423f98:	add	w19, w19, w5
  423f9c:	add	x0, x0, #0x1
  423fa0:	b	423ed0 <ferror@plt+0x1fe60>
  423fa4:	mov	w5, #0x1                   	// #1
  423fa8:	b	423f98 <ferror@plt+0x1ff28>
  423fac:	mov	w5, #0x2                   	// #2
  423fb0:	b	423f98 <ferror@plt+0x1ff28>
  423fb4:	mov	w5, #0x3                   	// #3
  423fb8:	b	423f98 <ferror@plt+0x1ff28>
  423fbc:	mov	w5, #0x4                   	// #4
  423fc0:	b	423f98 <ferror@plt+0x1ff28>
  423fc4:	ldr	w0, [x22, x8, lsl #2]
  423fc8:	bl	423a84 <ferror@plt+0x1fa14>
  423fcc:	add	x1, x1, w0, sxtw
  423fd0:	add	x8, x8, #0x1
  423fd4:	b	423f08 <ferror@plt+0x1fe98>
  423fd8:	stp	x29, x30, [sp, #-64]!
  423fdc:	mov	x29, sp
  423fe0:	stp	x19, x20, [sp, #16]
  423fe4:	stp	x21, x22, [sp, #32]
  423fe8:	stp	x23, x24, [sp, #48]
  423fec:	cbnz	x0, 424138 <ferror@plt+0x200c8>
  423ff0:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  423ff4:	add	x1, x1, #0x1b8
  423ff8:	adrp	x2, 432000 <ferror@plt+0x2df90>
  423ffc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  424000:	add	x2, x2, #0x39a
  424004:	add	x1, x1, #0x122
  424008:	add	x0, x0, #0x41f
  42400c:	bl	412328 <ferror@plt+0xe2b8>
  424010:	mov	x7, #0x0                   	// #0
  424014:	mov	x0, x7
  424018:	ldp	x19, x20, [sp, #16]
  42401c:	ldp	x21, x22, [sp, #32]
  424020:	ldp	x23, x24, [sp, #48]
  424024:	ldp	x29, x30, [sp], #64
  424028:	ret
  42402c:	add	w2, w0, w3
  424030:	and	w2, w2, #0xffff
  424034:	cmp	w2, #0x3ff
  424038:	b.hi	424084 <ferror@plt+0x20014>  // b.pmore
  42403c:	cbz	w5, 424088 <ferror@plt+0x20018>
  424040:	add	w5, w5, w9
  424044:	add	w5, w0, w5, lsl #10
  424048:	add	w5, w5, w3
  42404c:	cmp	w5, #0x7f
  424050:	b.ls	424118 <ferror@plt+0x200a8>  // b.plast
  424054:	cmp	w5, #0x7ff
  424058:	b.ls	424120 <ferror@plt+0x200b0>  // b.plast
  42405c:	cmp	w5, w4
  424060:	b.ls	424128 <ferror@plt+0x200b8>  // b.plast
  424064:	cmp	w5, w6
  424068:	b.ls	424130 <ferror@plt+0x200c0>  // b.plast
  42406c:	cmp	w5, w7
  424070:	cset	w0, hi  // hi = pmore
  424074:	add	w0, w0, #0x5
  424078:	add	w23, w23, w0
  42407c:	mov	w5, #0x0                   	// #0
  424080:	b	4240d0 <ferror@plt+0x20060>
  424084:	cbz	w5, 4240bc <ferror@plt+0x2004c>
  424088:	bl	42c790 <ferror@plt+0x28720>
  42408c:	mov	w1, w0
  424090:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  424094:	mov	x0, x24
  424098:	add	x3, x3, #0x138
  42409c:	mov	w2, #0x1                   	// #1
  4240a0:	bl	408dbc <ferror@plt+0x4d4c>
  4240a4:	mov	x7, #0x0                   	// #0
  4240a8:	cbz	x20, 424014 <ferror@plt+0x1ffa4>
  4240ac:	sub	x19, x19, x21
  4240b0:	asr	x19, x19, #1
  4240b4:	str	x19, [x20]
  4240b8:	b	424014 <ferror@plt+0x1ffa4>
  4240bc:	mov	w5, w0
  4240c0:	add	w0, w0, w8
  4240c4:	and	w0, w0, #0xffff
  4240c8:	cmp	w0, #0x3ff
  4240cc:	b.hi	42404c <ferror@plt+0x1ffdc>  // b.pmore
  4240d0:	add	x19, x19, #0x2
  4240d4:	tbnz	x1, #63, 4240e4 <ferror@plt+0x20074>
  4240d8:	sub	x0, x19, x21
  4240dc:	cmp	x1, x0, asr #1
  4240e0:	b.le	4240ec <ferror@plt+0x2007c>
  4240e4:	ldrh	w0, [x19]
  4240e8:	cbnz	w0, 42402c <ferror@plt+0x1ffbc>
  4240ec:	cmp	w5, #0x0
  4240f0:	ccmp	x20, #0x0, #0x0, ne  // ne = any
  4240f4:	b.ne	424170 <ferror@plt+0x20100>  // b.any
  4240f8:	bl	42c790 <ferror@plt+0x28720>
  4240fc:	mov	w1, w0
  424100:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  424104:	mov	x0, x24
  424108:	add	x3, x3, #0xc2
  42410c:	mov	w2, #0x3                   	// #3
  424110:	bl	408dbc <ferror@plt+0x4d4c>
  424114:	b	424010 <ferror@plt+0x1ffa0>
  424118:	mov	w0, #0x1                   	// #1
  42411c:	b	424078 <ferror@plt+0x20008>
  424120:	mov	w0, #0x2                   	// #2
  424124:	b	424078 <ferror@plt+0x20008>
  424128:	mov	w0, #0x3                   	// #3
  42412c:	b	424078 <ferror@plt+0x20008>
  424130:	mov	w0, #0x4                   	// #4
  424134:	b	424078 <ferror@plt+0x20008>
  424138:	mov	x22, x3
  42413c:	mov	x24, x4
  424140:	mov	x21, x0
  424144:	mov	x20, x2
  424148:	mov	x19, x0
  42414c:	mov	w5, #0x0                   	// #0
  424150:	mov	w23, #0x0                   	// #0
  424154:	mov	w3, #0x2400                	// #9216
  424158:	mov	w4, #0xffff                	// #65535
  42415c:	mov	w6, #0x1fffff              	// #2097151
  424160:	mov	w7, #0x3ffffff             	// #67108863
  424164:	mov	w8, #0x2800                	// #10240
  424168:	mov	w9, #0xffff2800            	// #-55296
  42416c:	b	4240d4 <ferror@plt+0x20064>
  424170:	add	w0, w23, #0x1
  424174:	mov	x19, x21
  424178:	sxtw	x0, w0
  42417c:	bl	410f8c <ferror@plt+0xcf1c>
  424180:	mov	x7, x0
  424184:	mov	x1, x0
  424188:	add	x23, x0, w23, sxtw
  42418c:	mov	w8, #0x0                   	// #0
  424190:	mov	w9, #0x2400                	// #9216
  424194:	mov	w10, #0x2800                	// #10240
  424198:	mov	w11, #0xffff2800            	// #-55296
  42419c:	cmp	x1, x23
  4241a0:	b.cc	4241b8 <ferror@plt+0x20148>  // b.lo, b.ul, b.last
  4241a4:	strb	wzr, [x1]
  4241a8:	cbz	x22, 4240a8 <ferror@plt+0x20038>
  4241ac:	sub	x1, x1, x7
  4241b0:	str	x1, [x22]
  4241b4:	b	4240a8 <ferror@plt+0x20038>
  4241b8:	ldrh	w0, [x19]
  4241bc:	add	w2, w0, w9
  4241c0:	and	w2, w2, #0xffff
  4241c4:	cmp	w2, #0x3ff
  4241c8:	b.hi	4241ec <ferror@plt+0x2017c>  // b.pmore
  4241cc:	add	w8, w8, w11
  4241d0:	add	w0, w0, w8, lsl #10
  4241d4:	mov	w8, #0x0                   	// #0
  4241d8:	add	w0, w0, w9
  4241dc:	bl	423a84 <ferror@plt+0x1fa14>
  4241e0:	add	x1, x1, w0, sxtw
  4241e4:	mov	w0, w8
  4241e8:	b	4241fc <ferror@plt+0x2018c>
  4241ec:	add	w2, w0, w10
  4241f0:	and	w2, w2, #0xffff
  4241f4:	cmp	w2, #0x3ff
  4241f8:	b.hi	4241dc <ferror@plt+0x2016c>  // b.pmore
  4241fc:	add	x19, x19, #0x2
  424200:	mov	w8, w0
  424204:	b	42419c <ferror@plt+0x2012c>
  424208:	stp	x29, x30, [sp, #-64]!
  42420c:	mov	x29, sp
  424210:	stp	x19, x20, [sp, #16]
  424214:	stp	x21, x22, [sp, #32]
  424218:	stp	x23, x24, [sp, #48]
  42421c:	cbnz	x0, 42430c <ferror@plt+0x2029c>
  424220:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  424224:	add	x1, x1, #0x1b8
  424228:	adrp	x2, 432000 <ferror@plt+0x2df90>
  42422c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  424230:	add	x2, x2, #0x39a
  424234:	add	x1, x1, #0x132
  424238:	add	x0, x0, #0x41f
  42423c:	bl	412328 <ferror@plt+0xe2b8>
  424240:	mov	x0, #0x0                   	// #0
  424244:	ldp	x19, x20, [sp, #16]
  424248:	ldp	x21, x22, [sp, #32]
  42424c:	ldp	x23, x24, [sp, #48]
  424250:	ldp	x29, x30, [sp], #64
  424254:	ret
  424258:	add	w3, w2, w4
  42425c:	and	w3, w3, #0xffff
  424260:	cmp	w3, #0x3ff
  424264:	b.hi	4242a0 <ferror@plt+0x20230>  // b.pmore
  424268:	cbnz	w0, 424300 <ferror@plt+0x20290>
  42426c:	bl	42c790 <ferror@plt+0x28720>
  424270:	mov	w1, w0
  424274:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  424278:	mov	x0, x23
  42427c:	add	x3, x3, #0x138
  424280:	mov	w2, #0x1                   	// #1
  424284:	bl	408dbc <ferror@plt+0x4d4c>
  424288:	mov	x0, #0x0                   	// #0
  42428c:	cbz	x20, 424244 <ferror@plt+0x201d4>
  424290:	sub	x19, x19, x21
  424294:	asr	x19, x19, #1
  424298:	str	x19, [x20]
  42429c:	b	424244 <ferror@plt+0x201d4>
  4242a0:	cbnz	w0, 42426c <ferror@plt+0x201fc>
  4242a4:	add	w0, w2, w5
  4242a8:	and	w0, w0, #0xffff
  4242ac:	cmp	w0, #0x3ff
  4242b0:	b.hi	424300 <ferror@plt+0x20290>  // b.pmore
  4242b4:	mov	w0, w2
  4242b8:	add	x19, x19, #0x2
  4242bc:	tbnz	x1, #63, 4242cc <ferror@plt+0x2025c>
  4242c0:	sub	x2, x19, x21
  4242c4:	cmp	x1, x2, asr #1
  4242c8:	b.le	4242d4 <ferror@plt+0x20264>
  4242cc:	ldrh	w2, [x19]
  4242d0:	cbnz	w2, 424258 <ferror@plt+0x201e8>
  4242d4:	cmp	w0, #0x0
  4242d8:	ccmp	x20, #0x0, #0x0, ne  // ne = any
  4242dc:	b.ne	424334 <ferror@plt+0x202c4>  // b.any
  4242e0:	bl	42c790 <ferror@plt+0x28720>
  4242e4:	mov	w1, w0
  4242e8:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  4242ec:	mov	x0, x23
  4242f0:	add	x3, x3, #0xc2
  4242f4:	mov	w2, #0x3                   	// #3
  4242f8:	bl	408dbc <ferror@plt+0x4d4c>
  4242fc:	b	424240 <ferror@plt+0x201d0>
  424300:	add	w22, w22, #0x4
  424304:	mov	w0, #0x0                   	// #0
  424308:	b	4242b8 <ferror@plt+0x20248>
  42430c:	mov	x21, x0
  424310:	mov	x23, x4
  424314:	mov	x19, x0
  424318:	mov	x20, x2
  42431c:	mov	x24, x3
  424320:	mov	w0, #0x0                   	// #0
  424324:	mov	w22, #0x0                   	// #0
  424328:	mov	w4, #0x2400                	// #9216
  42432c:	mov	w5, #0x2800                	// #10240
  424330:	b	4242bc <ferror@plt+0x2024c>
  424334:	add	w0, w22, #0x4
  424338:	mov	x19, x21
  42433c:	sxtw	x0, w0
  424340:	bl	410f8c <ferror@plt+0xcf1c>
  424344:	mov	x1, x0
  424348:	add	x22, x0, w22, sxtw
  42434c:	mov	w2, #0x0                   	// #0
  424350:	mov	w5, #0x2400                	// #9216
  424354:	mov	w6, #0x2800                	// #10240
  424358:	mov	w7, #0xffff2800            	// #-55296
  42435c:	cmp	x1, x22
  424360:	b.cc	42437c <ferror@plt+0x2030c>  // b.lo, b.ul, b.last
  424364:	str	wzr, [x1]
  424368:	cbz	x24, 42428c <ferror@plt+0x2021c>
  42436c:	sub	x1, x1, x0
  424370:	lsr	x1, x1, #2
  424374:	str	x1, [x24]
  424378:	b	42428c <ferror@plt+0x2021c>
  42437c:	ldrh	w4, [x19]
  424380:	add	w3, w4, w5
  424384:	and	w3, w3, #0xffff
  424388:	cmp	w3, #0x3ff
  42438c:	b.hi	4243ac <ferror@plt+0x2033c>  // b.pmore
  424390:	add	w2, w2, w7
  424394:	add	w4, w4, w2, lsl #10
  424398:	mov	w2, #0x0                   	// #0
  42439c:	add	w4, w4, w5
  4243a0:	str	w4, [x1], #4
  4243a4:	mov	w4, w2
  4243a8:	b	4243bc <ferror@plt+0x2034c>
  4243ac:	add	w3, w4, w6
  4243b0:	and	w3, w3, #0xffff
  4243b4:	cmp	w3, #0x3ff
  4243b8:	b.hi	4243a0 <ferror@plt+0x20330>  // b.pmore
  4243bc:	add	x19, x19, #0x2
  4243c0:	mov	w2, w4
  4243c4:	b	42435c <ferror@plt+0x202ec>
  4243c8:	stp	x29, x30, [sp, #-64]!
  4243cc:	mov	x29, sp
  4243d0:	stp	x19, x20, [sp, #16]
  4243d4:	stp	x21, x22, [sp, #32]
  4243d8:	stp	x23, x24, [sp, #48]
  4243dc:	cbnz	x0, 424564 <ferror@plt+0x204f4>
  4243e0:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  4243e4:	add	x1, x1, #0x1b8
  4243e8:	adrp	x2, 432000 <ferror@plt+0x2df90>
  4243ec:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4243f0:	add	x2, x2, #0x39a
  4243f4:	add	x1, x1, #0x142
  4243f8:	add	x0, x0, #0x41f
  4243fc:	bl	412328 <ferror@plt+0xe2b8>
  424400:	mov	x6, #0x0                   	// #0
  424404:	mov	x0, x6
  424408:	ldp	x19, x20, [sp, #16]
  42440c:	ldp	x21, x22, [sp, #32]
  424410:	ldp	x23, x24, [sp, #48]
  424414:	ldp	x29, x30, [sp], #64
  424418:	ret
  42441c:	cmp	x7, #0x0
  424420:	sub	x1, x10, x19
  424424:	csel	x1, x1, x11, ge  // ge = tcont
  424428:	mov	x0, x19
  42442c:	bl	423594 <ferror@plt+0x1f524>
  424430:	tbz	w0, #31, 424490 <ferror@plt+0x20420>
  424434:	cmn	w0, #0x2
  424438:	b.ne	424460 <ferror@plt+0x203f0>  // b.any
  42443c:	cbnz	x22, 4244c4 <ferror@plt+0x20454>
  424440:	bl	42c790 <ferror@plt+0x28720>
  424444:	mov	w1, w0
  424448:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  42444c:	mov	x0, x24
  424450:	add	x3, x3, #0xc2
  424454:	mov	w2, #0x3                   	// #3
  424458:	bl	408dbc <ferror@plt+0x4d4c>
  42445c:	b	424400 <ferror@plt+0x20390>
  424460:	bl	42c790 <ferror@plt+0x28720>
  424464:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  424468:	add	x3, x3, #0xed
  42446c:	mov	w1, w0
  424470:	mov	w2, #0x1                   	// #1
  424474:	mov	x0, x24
  424478:	bl	408dbc <ferror@plt+0x4d4c>
  42447c:	mov	x6, #0x0                   	// #0
  424480:	cbz	x22, 424404 <ferror@plt+0x20394>
  424484:	sub	x19, x19, x21
  424488:	str	x19, [x22]
  42448c:	b	424404 <ferror@plt+0x20394>
  424490:	mov	w1, #0xd7ff                	// #55295
  424494:	cmp	w0, w1
  424498:	b.hi	424518 <ferror@plt+0x204a8>  // b.pmore
  42449c:	add	w20, w20, #0x1
  4244a0:	and	x9, x9, #0xff
  4244a4:	ldrb	w0, [x8, x9]
  4244a8:	add	x19, x19, x0
  4244ac:	tbnz	x7, #63, 4244bc <ferror@plt+0x2044c>
  4244b0:	sub	x0, x10, x19
  4244b4:	cmp	x0, #0x0
  4244b8:	b.le	4244c4 <ferror@plt+0x20454>
  4244bc:	ldrb	w9, [x19]
  4244c0:	cbnz	w9, 42441c <ferror@plt+0x203ac>
  4244c4:	add	w0, w20, #0x1
  4244c8:	mov	x1, #0x2                   	// #2
  4244cc:	mov	x19, x21
  4244d0:	sxtw	x0, w0
  4244d4:	bl	4111c4 <ferror@plt+0xd154>
  4244d8:	adrp	x8, 44f000 <ferror@plt+0x4af90>
  4244dc:	add	x8, x8, #0x1b8
  4244e0:	mov	x6, x0
  4244e4:	add	x8, x8, #0xe
  4244e8:	mov	w7, #0x0                   	// #0
  4244ec:	mov	w10, #0xffff                	// #65535
  4244f0:	mov	w11, #0xffffd800            	// #-10240
  4244f4:	mov	w12, #0xffffdc00            	// #-9216
  4244f8:	add	x9, x6, w7, sxtw #1
  4244fc:	cmp	w20, w7
  424500:	b.gt	424598 <ferror@plt+0x20528>
  424504:	strh	wzr, [x9]
  424508:	cbz	x23, 424480 <ferror@plt+0x20410>
  42450c:	sxtw	x20, w20
  424510:	str	x20, [x23]
  424514:	b	424480 <ferror@plt+0x20410>
  424518:	mov	w1, #0xdfff                	// #57343
  42451c:	cmp	w0, w1
  424520:	b.hi	424534 <ferror@plt+0x204c4>  // b.pmore
  424524:	bl	42c790 <ferror@plt+0x28720>
  424528:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  42452c:	add	x3, x3, #0x138
  424530:	b	42446c <ferror@plt+0x203fc>
  424534:	mov	w1, #0xffff                	// #65535
  424538:	cmp	w0, w1
  42453c:	b.ls	42449c <ferror@plt+0x2042c>  // b.plast
  424540:	mov	w1, #0x10ffff              	// #1114111
  424544:	cmp	w0, w1
  424548:	b.hi	424554 <ferror@plt+0x204e4>  // b.pmore
  42454c:	add	w20, w20, #0x2
  424550:	b	4244a0 <ferror@plt+0x20430>
  424554:	bl	42c790 <ferror@plt+0x28720>
  424558:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  42455c:	add	x3, x3, #0x15d
  424560:	b	42446c <ferror@plt+0x203fc>
  424564:	adrp	x8, 44f000 <ferror@plt+0x4af90>
  424568:	add	x8, x8, #0x1b8
  42456c:	mov	x21, x0
  424570:	mov	x7, x1
  424574:	mov	x22, x2
  424578:	mov	x23, x3
  42457c:	mov	x24, x4
  424580:	mov	x19, x0
  424584:	add	x10, x0, x1
  424588:	add	x8, x8, #0xe
  42458c:	mov	w20, #0x0                   	// #0
  424590:	mov	x11, #0x6                   	// #6
  424594:	b	4244ac <ferror@plt+0x2043c>
  424598:	mov	x0, x19
  42459c:	bl	423824 <ferror@plt+0x1f7b4>
  4245a0:	and	w2, w0, #0xffff
  4245a4:	add	w1, w7, #0x1
  4245a8:	cmp	w0, w10
  4245ac:	b.hi	4245c8 <ferror@plt+0x20558>  // b.pmore
  4245b0:	mov	w7, w1
  4245b4:	strh	w2, [x9]
  4245b8:	ldrb	w0, [x19]
  4245bc:	ldrb	w0, [x8, x0]
  4245c0:	add	x19, x19, x0
  4245c4:	b	4244f8 <ferror@plt+0x20488>
  4245c8:	sub	w0, w0, #0x10, lsl #12
  4245cc:	and	w2, w2, #0x3ff
  4245d0:	add	w2, w2, w12
  4245d4:	add	w7, w7, #0x2
  4245d8:	add	w1, w11, w0, lsr #10
  4245dc:	strh	w1, [x9]
  4245e0:	strh	w2, [x9, #2]
  4245e4:	b	4245b8 <ferror@plt+0x20548>
  4245e8:	stp	x29, x30, [sp, #-64]!
  4245ec:	mov	x5, #0x0                   	// #0
  4245f0:	mov	w6, #0x10ffff              	// #1114111
  4245f4:	mov	x29, sp
  4245f8:	stp	x19, x20, [sp, #16]
  4245fc:	mov	x20, x2
  424600:	mov	w19, #0x0                   	// #0
  424604:	stp	x21, x22, [sp, #32]
  424608:	mov	x22, x3
  42460c:	mov	w3, #0xdfff                	// #57343
  424610:	stp	x23, x24, [sp, #48]
  424614:	mov	x23, x0
  424618:	mov	x24, x4
  42461c:	mov	w0, #0xd7ff                	// #55295
  424620:	mov	w4, #0xffff                	// #65535
  424624:	sxtw	x21, w5
  424628:	tbnz	x1, #63, 424634 <ferror@plt+0x205c4>
  42462c:	cmp	x5, x1
  424630:	b.ge	42463c <ferror@plt+0x205cc>  // b.tcont
  424634:	ldr	w2, [x23, x5, lsl #2]
  424638:	cbnz	w2, 424684 <ferror@plt+0x20614>
  42463c:	add	w0, w19, #0x1
  424640:	mov	x1, #0x2                   	// #2
  424644:	sxtw	x0, w0
  424648:	bl	4111c4 <ferror@plt+0xd154>
  42464c:	mov	x3, #0x0                   	// #0
  424650:	mov	w4, #0x0                   	// #0
  424654:	mov	w6, #0xffff                	// #65535
  424658:	mov	w7, #0xffffd800            	// #-10240
  42465c:	mov	w8, #0xffffdc00            	// #-9216
  424660:	sxtw	x21, w3
  424664:	add	x2, x0, w4, sxtw #1
  424668:	cmp	w19, w4
  42466c:	b.gt	424704 <ferror@plt+0x20694>
  424670:	strh	wzr, [x2]
  424674:	cbz	x22, 4246c0 <ferror@plt+0x20650>
  424678:	sxtw	x19, w19
  42467c:	str	x19, [x22]
  424680:	b	4246c0 <ferror@plt+0x20650>
  424684:	cmp	w2, w0
  424688:	b.hi	424698 <ferror@plt+0x20628>  // b.pmore
  42468c:	add	w19, w19, #0x1
  424690:	add	x5, x5, #0x1
  424694:	b	424624 <ferror@plt+0x205b4>
  424698:	cmp	w2, w3
  42469c:	b.hi	4246dc <ferror@plt+0x2066c>  // b.pmore
  4246a0:	bl	42c790 <ferror@plt+0x28720>
  4246a4:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  4246a8:	add	x3, x3, #0x138
  4246ac:	mov	w1, w0
  4246b0:	mov	w2, #0x1                   	// #1
  4246b4:	mov	x0, x24
  4246b8:	bl	408dbc <ferror@plt+0x4d4c>
  4246bc:	mov	x0, #0x0                   	// #0
  4246c0:	cbz	x20, 4246c8 <ferror@plt+0x20658>
  4246c4:	str	x21, [x20]
  4246c8:	ldp	x19, x20, [sp, #16]
  4246cc:	ldp	x21, x22, [sp, #32]
  4246d0:	ldp	x23, x24, [sp, #48]
  4246d4:	ldp	x29, x30, [sp], #64
  4246d8:	ret
  4246dc:	cmp	w2, w4
  4246e0:	b.ls	42468c <ferror@plt+0x2061c>  // b.plast
  4246e4:	cmp	w2, w6
  4246e8:	b.hi	4246f4 <ferror@plt+0x20684>  // b.pmore
  4246ec:	add	w19, w19, #0x2
  4246f0:	b	424690 <ferror@plt+0x20620>
  4246f4:	bl	42c790 <ferror@plt+0x28720>
  4246f8:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  4246fc:	add	x3, x3, #0x15d
  424700:	b	4246ac <ferror@plt+0x2063c>
  424704:	ldr	w1, [x23, x3, lsl #2]
  424708:	add	w9, w4, #0x1
  42470c:	and	w5, w1, #0xffff
  424710:	cmp	w1, w6
  424714:	b.hi	424728 <ferror@plt+0x206b8>  // b.pmore
  424718:	mov	w4, w9
  42471c:	strh	w5, [x2]
  424720:	add	x3, x3, #0x1
  424724:	b	424660 <ferror@plt+0x205f0>
  424728:	sub	w1, w1, #0x10, lsl #12
  42472c:	and	w5, w5, #0x3ff
  424730:	add	w5, w5, w8
  424734:	add	w4, w4, #0x2
  424738:	add	w1, w7, w1, lsr #10
  42473c:	strh	w1, [x2]
  424740:	strh	w5, [x2, #2]
  424744:	b	424720 <ferror@plt+0x206b0>
  424748:	mov	x3, x0
  42474c:	mov	w8, #0x10ffff              	// #1114111
  424750:	mov	w9, #0xd800                	// #55296
  424754:	tbnz	x1, #63, 4247ac <ferror@plt+0x2073c>
  424758:	sub	x5, x3, x0
  42475c:	cmp	x1, x5
  424760:	b.le	42476c <ferror@plt+0x206fc>
  424764:	ldrb	w4, [x3]
  424768:	cbnz	w4, 424870 <ferror@plt+0x20800>
  42476c:	cbnz	x2, 4247b8 <ferror@plt+0x20748>
  424770:	add	x1, x0, x1
  424774:	cmp	x3, x1
  424778:	b	4247c8 <ferror@plt+0x20758>
  42477c:	tbz	w4, #7, 4247a8 <ferror@plt+0x20738>
  424780:	and	w5, w4, #0xe0
  424784:	cmp	w5, #0xc0
  424788:	b.ne	4247d0 <ferror@plt+0x20760>  // b.any
  42478c:	tst	w4, #0x1e
  424790:	b.eq	4247b4 <ferror@plt+0x20744>  // b.none
  424794:	ldrb	w4, [x3, #1]
  424798:	and	w4, w4, #0xc0
  42479c:	cmp	w4, #0x80
  4247a0:	b.ne	4247b4 <ferror@plt+0x20744>  // b.any
  4247a4:	add	x3, x3, #0x1
  4247a8:	add	x3, x3, #0x1
  4247ac:	ldrb	w4, [x3]
  4247b0:	cbnz	w4, 42477c <ferror@plt+0x2070c>
  4247b4:	cbz	x2, 4247c0 <ferror@plt+0x20750>
  4247b8:	str	x3, [x2]
  4247bc:	tbz	x1, #63, 424770 <ferror@plt+0x20700>
  4247c0:	ldrb	w0, [x3]
  4247c4:	cmp	w0, #0x0
  4247c8:	cset	w0, eq  // eq = none
  4247cc:	ret
  4247d0:	and	w5, w4, #0xf0
  4247d4:	cmp	w5, #0xe0
  4247d8:	b.ne	42483c <ferror@plt+0x207cc>  // b.any
  4247dc:	and	w4, w4, #0xf
  4247e0:	mov	x5, x3
  4247e4:	mov	w7, #0x800                 	// #2048
  4247e8:	ldrb	w6, [x5, #1]
  4247ec:	and	w10, w6, #0xc0
  4247f0:	cmp	w10, #0x80
  4247f4:	b.ne	4247b4 <ferror@plt+0x20744>  // b.any
  4247f8:	and	w6, w6, #0x3f
  4247fc:	orr	w4, w6, w4, lsl #6
  424800:	ldrb	w6, [x5, #2]
  424804:	and	w10, w6, #0xc0
  424808:	cmp	w10, #0x80
  42480c:	b.ne	4247b4 <ferror@plt+0x20744>  // b.any
  424810:	and	w6, w6, #0x3f
  424814:	orr	w4, w6, w4, lsl #6
  424818:	cmp	w4, w7
  42481c:	b.cc	4247b4 <ferror@plt+0x20744>  // b.lo, b.ul, b.last
  424820:	cmp	w4, w8
  424824:	b.hi	4247b4 <ferror@plt+0x20744>  // b.pmore
  424828:	and	w4, w4, #0xfffff800
  42482c:	cmp	w4, w9
  424830:	b.eq	4247b4 <ferror@plt+0x20744>  // b.none
  424834:	add	x3, x5, #0x2
  424838:	b	4247a8 <ferror@plt+0x20738>
  42483c:	and	w5, w4, #0xf8
  424840:	cmp	w5, #0xf0
  424844:	b.ne	4247b4 <ferror@plt+0x20744>  // b.any
  424848:	ldrb	w6, [x3, #1]
  42484c:	and	w4, w4, #0x7
  424850:	add	x5, x3, #0x1
  424854:	and	w7, w6, #0xc0
  424858:	cmp	w7, #0x80
  42485c:	b.ne	4247b4 <ferror@plt+0x20744>  // b.any
  424860:	and	w6, w6, #0x3f
  424864:	mov	w7, #0x10000               	// #65536
  424868:	orr	w4, w6, w4, lsl #6
  42486c:	b	4247e8 <ferror@plt+0x20778>
  424870:	tbz	w4, #7, 4248a8 <ferror@plt+0x20838>
  424874:	and	w6, w4, #0xe0
  424878:	cmp	w6, #0xc0
  42487c:	b.ne	4248b0 <ferror@plt+0x20840>  // b.any
  424880:	sub	x5, x1, x5
  424884:	cmp	x5, #0x1
  424888:	b.eq	42476c <ferror@plt+0x206fc>  // b.none
  42488c:	tst	w4, #0x1e
  424890:	b.eq	42476c <ferror@plt+0x206fc>  // b.none
  424894:	ldrb	w4, [x3, #1]
  424898:	and	w4, w4, #0xc0
  42489c:	cmp	w4, #0x80
  4248a0:	b.ne	42476c <ferror@plt+0x206fc>  // b.any
  4248a4:	add	x3, x3, #0x1
  4248a8:	add	x3, x3, #0x1
  4248ac:	b	424758 <ferror@plt+0x206e8>
  4248b0:	and	w6, w4, #0xf0
  4248b4:	cmp	w6, #0xe0
  4248b8:	b.ne	424928 <ferror@plt+0x208b8>  // b.any
  4248bc:	sub	x5, x1, x5
  4248c0:	cmp	x5, #0x2
  4248c4:	b.le	42476c <ferror@plt+0x206fc>
  4248c8:	and	w4, w4, #0xf
  4248cc:	mov	x5, x3
  4248d0:	mov	w7, #0x800                 	// #2048
  4248d4:	ldrb	w6, [x5, #1]
  4248d8:	and	w10, w6, #0xc0
  4248dc:	cmp	w10, #0x80
  4248e0:	b.ne	42476c <ferror@plt+0x206fc>  // b.any
  4248e4:	and	w6, w6, #0x3f
  4248e8:	orr	w4, w6, w4, lsl #6
  4248ec:	ldrb	w6, [x5, #2]
  4248f0:	and	w10, w6, #0xc0
  4248f4:	cmp	w10, #0x80
  4248f8:	b.ne	42476c <ferror@plt+0x206fc>  // b.any
  4248fc:	and	w6, w6, #0x3f
  424900:	orr	w4, w6, w4, lsl #6
  424904:	cmp	w4, w7
  424908:	b.cc	42476c <ferror@plt+0x206fc>  // b.lo, b.ul, b.last
  42490c:	cmp	w4, w8
  424910:	b.hi	42476c <ferror@plt+0x206fc>  // b.pmore
  424914:	and	w4, w4, #0xfffff800
  424918:	cmp	w4, w9
  42491c:	b.eq	42476c <ferror@plt+0x206fc>  // b.none
  424920:	add	x3, x5, #0x2
  424924:	b	4248a8 <ferror@plt+0x20838>
  424928:	and	w6, w4, #0xf8
  42492c:	cmp	w6, #0xf0
  424930:	b.ne	42476c <ferror@plt+0x206fc>  // b.any
  424934:	sub	x5, x1, x5
  424938:	cmp	x5, #0x3
  42493c:	b.le	42476c <ferror@plt+0x206fc>
  424940:	ldrb	w6, [x3, #1]
  424944:	and	w4, w4, #0x7
  424948:	add	x5, x3, #0x1
  42494c:	and	w7, w6, #0xc0
  424950:	cmp	w7, #0x80
  424954:	b.ne	42476c <ferror@plt+0x206fc>  // b.any
  424958:	and	w6, w6, #0x3f
  42495c:	mov	w7, #0x10000               	// #65536
  424960:	orr	w4, w6, w4, lsl #6
  424964:	b	4248d4 <ferror@plt+0x20864>
  424968:	mov	w1, #0x10ffff              	// #1114111
  42496c:	cmp	w0, w1
  424970:	b.hi	424988 <ferror@plt+0x20918>  // b.pmore
  424974:	and	w0, w0, #0xfffff800
  424978:	mov	w1, #0xd800                	// #55296
  42497c:	cmp	w0, w1
  424980:	cset	w0, ne  // ne = any
  424984:	ret
  424988:	mov	w0, #0x0                   	// #0
  42498c:	b	424984 <ferror@plt+0x20914>
  424990:	stp	x29, x30, [sp, #-32]!
  424994:	mov	x29, sp
  424998:	stp	x19, x20, [sp, #16]
  42499c:	mov	x20, x0
  4249a0:	tbz	x1, #63, 4249e0 <ferror@plt+0x20970>
  4249a4:	bl	403580 <strlen@plt>
  4249a8:	mov	x19, x0
  4249ac:	add	x0, x19, #0x1
  4249b0:	bl	410f8c <ferror@plt+0xcf1c>
  4249b4:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  4249b8:	add	x19, x0, x19
  4249bc:	add	x1, x1, #0x1b8
  4249c0:	mov	x3, x19
  4249c4:	add	x1, x1, #0xe
  4249c8:	cmp	x3, x0
  4249cc:	b.hi	4249e8 <ferror@plt+0x20978>  // b.pmore
  4249d0:	strb	wzr, [x19]
  4249d4:	ldp	x19, x20, [sp, #16]
  4249d8:	ldp	x29, x30, [sp], #32
  4249dc:	ret
  4249e0:	mov	x19, x1
  4249e4:	b	4249ac <ferror@plt+0x2093c>
  4249e8:	ldrb	w2, [x20]
  4249ec:	ldrb	w4, [x1, x2]
  4249f0:	mov	x2, #0x0                   	// #0
  4249f4:	sub	x3, x3, x4
  4249f8:	cmp	x4, x2
  4249fc:	b.ne	424a08 <ferror@plt+0x20998>  // b.any
  424a00:	add	x20, x20, x4
  424a04:	b	4249c8 <ferror@plt+0x20958>
  424a08:	ldrb	w5, [x20, x2]
  424a0c:	strb	w5, [x3, x2]
  424a10:	add	x2, x2, #0x1
  424a14:	b	4249f8 <ferror@plt+0x20988>
  424a18:	stp	x29, x30, [sp, #-80]!
  424a1c:	mov	x29, sp
  424a20:	stp	x19, x20, [sp, #16]
  424a24:	stp	x21, x22, [sp, #32]
  424a28:	stp	x23, x24, [sp, #48]
  424a2c:	cbz	x0, 424a78 <ferror@plt+0x20a08>
  424a30:	mov	x23, x0
  424a34:	adrp	x24, 44f000 <ferror@plt+0x4af90>
  424a38:	bl	403580 <strlen@plt>
  424a3c:	mov	x20, x23
  424a40:	mov	w21, w0
  424a44:	add	x24, x24, #0x17f
  424a48:	mov	x19, #0x0                   	// #0
  424a4c:	cbz	w21, 424a68 <ferror@plt+0x209f8>
  424a50:	sxtw	x11, w21
  424a54:	add	x2, sp, #0x48
  424a58:	mov	x1, x11
  424a5c:	mov	x0, x20
  424a60:	bl	424748 <ferror@plt+0x206d8>
  424a64:	cbz	w0, 424ab0 <ferror@plt+0x20a40>
  424a68:	cbnz	x19, 424af8 <ferror@plt+0x20a88>
  424a6c:	mov	x0, x23
  424a70:	bl	41a07c <ferror@plt+0x1600c>
  424a74:	b	424a9c <ferror@plt+0x20a2c>
  424a78:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  424a7c:	add	x1, x1, #0x1b8
  424a80:	add	x1, x1, #0x152
  424a84:	adrp	x2, 435000 <ferror@plt+0x30f90>
  424a88:	adrp	x0, 438000 <ferror@plt+0x33f90>
  424a8c:	add	x2, x2, #0xbc5
  424a90:	add	x0, x0, #0x41f
  424a94:	bl	412328 <ferror@plt+0xe2b8>
  424a98:	mov	x0, #0x0                   	// #0
  424a9c:	ldp	x19, x20, [sp, #16]
  424aa0:	ldp	x21, x22, [sp, #32]
  424aa4:	ldp	x23, x24, [sp, #48]
  424aa8:	ldp	x29, x30, [sp], #80
  424aac:	ret
  424ab0:	ldr	x22, [sp, #72]
  424ab4:	sub	x22, x22, x20
  424ab8:	cbnz	x19, 424ac8 <ferror@plt+0x20a58>
  424abc:	mov	x0, x11
  424ac0:	bl	41bdbc <ferror@plt+0x17d4c>
  424ac4:	mov	x19, x0
  424ac8:	sxtw	x2, w22
  424acc:	mov	x1, x20
  424ad0:	mov	x0, x19
  424ad4:	bl	41c2bc <ferror@plt+0x1824c>
  424ad8:	mov	x1, x24
  424adc:	mov	x0, x19
  424ae0:	bl	41c1d4 <ferror@plt+0x18164>
  424ae4:	add	w22, w22, #0x1
  424ae8:	ldr	x20, [sp, #72]
  424aec:	sub	w21, w21, w22
  424af0:	add	x20, x20, #0x1
  424af4:	b	424a4c <ferror@plt+0x209dc>
  424af8:	mov	x1, x20
  424afc:	mov	x0, x19
  424b00:	bl	41c1d4 <ferror@plt+0x18164>
  424b04:	ldr	x0, [x19]
  424b08:	mov	x2, #0x0                   	// #0
  424b0c:	mov	x1, #0xffffffffffffffff    	// #-1
  424b10:	bl	424748 <ferror@plt+0x206d8>
  424b14:	cbnz	w0, 424b44 <ferror@plt+0x20ad4>
  424b18:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  424b1c:	add	x3, x3, #0x1b8
  424b20:	adrp	x4, 44f000 <ferror@plt+0x4af90>
  424b24:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  424b28:	adrp	x0, 438000 <ferror@plt+0x33f90>
  424b2c:	add	x4, x4, #0x183
  424b30:	add	x3, x3, #0x165
  424b34:	add	x1, x1, #0x1ab
  424b38:	add	x0, x0, #0x41f
  424b3c:	mov	w2, #0x6c8                 	// #1736
  424b40:	bl	420128 <ferror@plt+0x1c0b8>
  424b44:	mov	x0, x19
  424b48:	mov	w1, #0x0                   	// #0
  424b4c:	bl	41be08 <ferror@plt+0x17d98>
  424b50:	b	424a9c <ferror@plt+0x20a2c>
  424b54:	mov	w9, #0xffff5400            	// #-44032
  424b58:	add	w0, w0, w9
  424b5c:	mov	w5, #0x1c                  	// #28
  424b60:	sdiv	w4, w0, w5
  424b64:	msub	w4, w4, w5, w0
  424b68:	cbz	x1, 424bb4 <ferror@plt+0x20b44>
  424b6c:	mov	w6, #0x24c                 	// #588
  424b70:	mov	w7, #0x1100                	// #4352
  424b74:	mov	w8, #0x1161                	// #4449
  424b78:	sdiv	w3, w0, w6
  424b7c:	add	w7, w3, w7
  424b80:	msub	w3, w3, w6, w0
  424b84:	sdiv	w3, w3, w5
  424b88:	add	w3, w3, w8
  424b8c:	stp	w7, w3, [x1]
  424b90:	cbnz	w4, 424ba0 <ferror@plt+0x20b30>
  424b94:	mov	x0, #0x2                   	// #2
  424b98:	str	x0, [x2]
  424b9c:	ret
  424ba0:	mov	w0, #0x11a7                	// #4519
  424ba4:	add	w4, w4, w0
  424ba8:	str	w4, [x1, #8]
  424bac:	mov	x0, #0x3                   	// #3
  424bb0:	b	424b98 <ferror@plt+0x20b28>
  424bb4:	cbnz	w4, 424bac <ferror@plt+0x20b3c>
  424bb8:	b	424b94 <ferror@plt+0x20b24>
  424bbc:	mov	w5, #0xffffef00            	// #-4352
  424bc0:	add	w3, w0, w5
  424bc4:	cmp	w3, #0x12
  424bc8:	mov	w7, #0xffffee9f            	// #-4449
  424bcc:	add	w5, w1, w7
  424bd0:	mov	w4, w0
  424bd4:	mov	w6, #0xffff5400            	// #-44032
  424bd8:	ccmp	w5, #0x14, #0x2, ls  // ls = plast
  424bdc:	add	w0, w0, w6
  424be0:	b.hi	424c04 <ferror@plt+0x20b94>  // b.pmore
  424be4:	mov	w0, #0x15                  	// #21
  424be8:	mov	w1, #0x1c                  	// #28
  424bec:	madd	w3, w3, w0, w5
  424bf0:	mov	w0, #0xac00                	// #44032
  424bf4:	madd	w3, w3, w1, w0
  424bf8:	str	w3, [x2]
  424bfc:	mov	w0, #0x1                   	// #1
  424c00:	ret
  424c04:	mov	w3, #0x2ba3                	// #11171
  424c08:	cmp	w0, w3
  424c0c:	b.hi	424c44 <ferror@plt+0x20bd4>  // b.pmore
  424c10:	mov	w5, #0x1c                  	// #28
  424c14:	udiv	w3, w0, w5
  424c18:	msub	w0, w3, w5, w0
  424c1c:	cbnz	w0, 424c44 <ferror@plt+0x20bd4>
  424c20:	mov	w3, #0xffffee58            	// #-4520
  424c24:	add	w3, w1, w3
  424c28:	cmp	w3, #0x1a
  424c2c:	b.hi	424c00 <ferror@plt+0x20b90>  // b.pmore
  424c30:	mov	w0, #0xffffee59            	// #-4519
  424c34:	add	w1, w1, w0
  424c38:	add	w1, w1, w4
  424c3c:	str	w1, [x2]
  424c40:	b	424bfc <ferror@plt+0x20b8c>
  424c44:	mov	w0, #0x0                   	// #0
  424c48:	b	424c00 <ferror@plt+0x20b90>
  424c4c:	sub	w3, w0, #0xa0
  424c50:	mov	w2, #0xf97d                	// #63869
  424c54:	movk	w2, #0x2, lsl #16
  424c58:	cmp	w3, w2
  424c5c:	b.hi	424ccc <ferror@plt+0x20c5c>  // b.pmore
  424c60:	adrp	x4, 45f000 <ferror@plt+0x5af90>
  424c64:	add	x4, x4, #0x748
  424c68:	mov	w6, #0x164c                	// #5708
  424c6c:	mov	w3, #0x0                   	// #0
  424c70:	mov	w8, #0x2                   	// #2
  424c74:	mov	w2, w3
  424c78:	mov	w3, w2
  424c7c:	add	w2, w2, w6
  424c80:	sdiv	w2, w2, w8
  424c84:	sbfiz	x7, x2, #3, #32
  424c88:	add	x5, x4, w2, sxtw #3
  424c8c:	ldr	w7, [x4, x7]
  424c90:	cmp	w0, w7
  424c94:	b.ne	424cd4 <ferror@plt+0x20c64>  // b.any
  424c98:	mov	w2, #0xffff                	// #65535
  424c9c:	cbz	w1, 424cc0 <ferror@plt+0x20c50>
  424ca0:	ldrh	w0, [x5, #6]
  424ca4:	cmp	w0, w2
  424ca8:	b.ne	424cb0 <ferror@plt+0x20c40>  // b.any
  424cac:	ldrh	w0, [x5, #4]
  424cb0:	adrp	x1, 45b000 <ferror@plt+0x56f90>
  424cb4:	add	x1, x1, #0x244
  424cb8:	add	x0, x1, w0, sxtw
  424cbc:	ret
  424cc0:	ldrh	w0, [x5, #4]
  424cc4:	cmp	w0, w2
  424cc8:	b.ne	424cb0 <ferror@plt+0x20c40>  // b.any
  424ccc:	mov	x0, #0x0                   	// #0
  424cd0:	b	424cbc <ferror@plt+0x20c4c>
  424cd4:	cmp	w3, w2
  424cd8:	b.eq	424ccc <ferror@plt+0x20c5c>  // b.none
  424cdc:	cmp	w0, w7
  424ce0:	b.hi	424c78 <ferror@plt+0x20c08>  // b.pmore
  424ce4:	mov	w6, w2
  424ce8:	b	424c74 <ferror@plt+0x20c04>
  424cec:	lsr	w3, w0, #8
  424cf0:	cmp	w3, #0x111
  424cf4:	b.hi	424d74 <ferror@plt+0x20d04>  // b.pmore
  424cf8:	adrp	x4, 44f000 <ferror@plt+0x4af90>
  424cfc:	add	x4, x4, #0x338
  424d00:	ldrsh	w4, [x4, x3, lsl #1]
  424d04:	mov	w3, #0x10ff                	// #4351
  424d08:	cmp	w4, w3
  424d0c:	b.le	424d5c <ferror@plt+0x20cec>
  424d10:	mov	w3, #0xffffef00            	// #-4352
  424d14:	add	w4, w4, w3
  424d18:	and	w4, w4, #0xffff
  424d1c:	sub	w3, w4, #0x93
  424d20:	and	w5, w3, #0xffff
  424d24:	cmp	w5, #0xe1
  424d28:	b.hi	424d7c <ferror@plt+0x20d0c>  // b.pmore
  424d2c:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  424d30:	add	x0, x0, #0x338
  424d34:	add	x0, x0, #0x224
  424d38:	sbfiz	x4, x3, #3, #32
  424d3c:	add	x3, x0, w3, sxtw #3
  424d40:	ldr	w0, [x0, x4]
  424d44:	cmp	w0, w1
  424d48:	b.ne	424e34 <ferror@plt+0x20dc4>  // b.any
  424d4c:	ldr	w0, [x3, #4]
  424d50:	str	w0, [x2]
  424d54:	mov	w0, #0x1                   	// #1
  424d58:	ret
  424d5c:	sbfiz	x4, x4, #8, #32
  424d60:	adrp	x3, 452000 <ferror@plt+0x4df90>
  424d64:	add	x4, x4, w0, uxtb
  424d68:	add	x3, x3, #0xc06
  424d6c:	ldrh	w4, [x3, x4, lsl #1]
  424d70:	b	424d1c <ferror@plt+0x20cac>
  424d74:	mov	w4, #0x0                   	// #0
  424d78:	b	424d1c <ferror@plt+0x20cac>
  424d7c:	lsr	w3, w1, #8
  424d80:	cmp	w3, #0x111
  424d84:	b.hi	424df0 <ferror@plt+0x20d80>  // b.pmore
  424d88:	adrp	x5, 44f000 <ferror@plt+0x4af90>
  424d8c:	add	x5, x5, #0x338
  424d90:	mov	w6, #0x10ff                	// #4351
  424d94:	ldrsh	w3, [x5, x3, lsl #1]
  424d98:	cmp	w3, w6
  424d9c:	b.le	424dd8 <ferror@plt+0x20d68>
  424da0:	mov	w1, #0xffffef00            	// #-4352
  424da4:	add	w1, w3, w1
  424da8:	and	w1, w1, #0xffff
  424dac:	cmp	w1, #0x193
  424db0:	b.ls	424df4 <ferror@plt+0x20d84>  // b.plast
  424db4:	sub	w1, w1, #0x194
  424db8:	add	x3, x5, #0x934
  424dbc:	sbfiz	x4, x1, #2, #32
  424dc0:	add	x1, x3, w1, sxtw #2
  424dc4:	ldrh	w3, [x3, x4]
  424dc8:	cmp	w0, w3
  424dcc:	b.ne	424e34 <ferror@plt+0x20dc4>  // b.any
  424dd0:	ldrh	w0, [x1, #2]
  424dd4:	b	424d50 <ferror@plt+0x20ce0>
  424dd8:	sbfiz	x3, x3, #8, #32
  424ddc:	add	x3, x3, w1, uxtb
  424de0:	adrp	x1, 452000 <ferror@plt+0x4df90>
  424de4:	add	x1, x1, #0xc06
  424de8:	ldrh	w1, [x1, x3, lsl #1]
  424dec:	b	424dac <ferror@plt+0x20d3c>
  424df0:	mov	w1, #0x0                   	// #0
  424df4:	sub	w4, w4, #0x1
  424df8:	and	w0, w4, #0xffff
  424dfc:	cmp	w0, #0x91
  424e00:	b.hi	424e34 <ferror@plt+0x20dc4>  // b.pmore
  424e04:	sub	w1, w1, #0x175
  424e08:	and	w0, w1, #0xffff
  424e0c:	cmp	w0, #0x1e
  424e10:	b.hi	424e34 <ferror@plt+0x20dc4>  // b.pmore
  424e14:	sxtw	x4, w4
  424e18:	mov	x0, #0x1f                  	// #31
  424e1c:	mul	x4, x4, x0
  424e20:	adrp	x0, 450000 <ferror@plt+0x4bf90>
  424e24:	add	x0, x0, #0x8aa
  424e28:	add	x1, x4, w1, sxtw
  424e2c:	ldrh	w0, [x0, x1, lsl #1]
  424e30:	cbnz	w0, 424d50 <ferror@plt+0x20ce0>
  424e34:	mov	w0, #0x0                   	// #0
  424e38:	b	424d58 <ferror@plt+0x20ce8>
  424e3c:	mov	w1, #0xfaff                	// #64255
  424e40:	movk	w1, #0x2, lsl #16
  424e44:	cmp	w0, w1
  424e48:	b.hi	424e78 <ferror@plt+0x20e08>  // b.pmore
  424e4c:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  424e50:	add	x1, x1, #0x338
  424e54:	lsr	w2, w0, #8
  424e58:	add	x1, x1, #0x97c
  424e5c:	ldrsh	w1, [x1, x2, lsl #1]
  424e60:	mov	w2, #0x10ff                	// #4351
  424e64:	cmp	w1, w2
  424e68:	b.le	424e9c <ferror@plt+0x20e2c>
  424e6c:	mov	w0, #0xffffef00            	// #-4352
  424e70:	add	w0, w1, w0
  424e74:	ret
  424e78:	sub	w2, w0, #0xe0, lsl #12
  424e7c:	mov	w1, #0x2ffff               	// #196607
  424e80:	cmp	w2, w1
  424e84:	b.hi	424eb4 <ferror@plt+0x20e44>  // b.pmore
  424e88:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  424e8c:	add	x1, x1, #0x338
  424e90:	lsr	w2, w2, #8
  424e94:	add	x1, x1, #0xf72
  424e98:	b	424e5c <ferror@plt+0x20dec>
  424e9c:	adrp	x2, 46a000 <ferror@plt+0x65f90>
  424ea0:	add	x2, x2, #0x9a8
  424ea4:	sbfiz	x1, x1, #8, #32
  424ea8:	add	x0, x2, w0, uxtb
  424eac:	ldrb	w0, [x0, x1]
  424eb0:	b	424e74 <ferror@plt+0x20e04>
  424eb4:	mov	w0, #0x0                   	// #0
  424eb8:	b	424e74 <ferror@plt+0x20e04>
  424ebc:	adrp	x6, 44f000 <ferror@plt+0x4af90>
  424ec0:	add	x6, x6, #0x338
  424ec4:	add	x14, x6, #0xf72
  424ec8:	mov	w12, #0xfaff                	// #64255
  424ecc:	adrp	x5, 46a000 <ferror@plt+0x65f90>
  424ed0:	add	x6, x6, #0x97c
  424ed4:	add	x5, x5, #0x9a8
  424ed8:	sub	x15, x0, #0x4
  424edc:	movk	w12, #0x2, lsl #16
  424ee0:	mov	w13, #0x2ffff               	// #196607
  424ee4:	mov	w8, #0x10ff                	// #4351
  424ee8:	mov	w9, #0xffffef00            	// #-4352
  424eec:	ldr	w2, [x0]
  424ef0:	cmp	w2, w12
  424ef4:	b.hi	424f30 <ferror@plt+0x20ec0>  // b.pmore
  424ef8:	lsr	w3, w2, #8
  424efc:	ldrsh	w3, [x6, x3, lsl #1]
  424f00:	cmp	w3, w8
  424f04:	b.le	424f48 <ferror@plt+0x20ed8>
  424f08:	add	w3, w3, w9
  424f0c:	b	424f14 <ferror@plt+0x20ea4>
  424f10:	mov	w3, #0x0                   	// #0
  424f14:	sub	x17, x1, #0x1
  424f18:	mov	w16, #0x0                   	// #0
  424f1c:	mov	x11, #0x0                   	// #0
  424f20:	cmp	x17, x11
  424f24:	b.hi	424f58 <ferror@plt+0x20ee8>  // b.pmore
  424f28:	cbnz	w16, 424eec <ferror@plt+0x20e7c>
  424f2c:	ret
  424f30:	sub	w3, w2, #0xe0, lsl #12
  424f34:	cmp	w3, w13
  424f38:	b.hi	424f10 <ferror@plt+0x20ea0>  // b.pmore
  424f3c:	lsr	w3, w3, #8
  424f40:	ldrsh	w3, [x14, x3, lsl #1]
  424f44:	b	424f00 <ferror@plt+0x20e90>
  424f48:	sbfiz	x3, x3, #8, #32
  424f4c:	add	x2, x5, w2, uxtb
  424f50:	ldrb	w3, [x2, x3]
  424f54:	b	424f14 <ferror@plt+0x20ea4>
  424f58:	add	x11, x11, #0x1
  424f5c:	ldr	w4, [x0, x11, lsl #2]
  424f60:	cmp	w4, w12
  424f64:	b.hi	424fd0 <ferror@plt+0x20f60>  // b.pmore
  424f68:	lsr	w2, w4, #8
  424f6c:	ldrsh	w2, [x6, x2, lsl #1]
  424f70:	cmp	w2, w8
  424f74:	b.le	424fe8 <ferror@plt+0x20f78>
  424f78:	add	w2, w2, w9
  424f7c:	cmp	w2, #0x0
  424f80:	ccmp	w3, w2, #0x4, ne  // ne = any
  424f84:	b.le	425028 <ferror@plt+0x20fb8>
  424f88:	mov	x7, x11
  424f8c:	ldr	w10, [x15, x7, lsl #2]
  424f90:	cmp	w10, w12
  424f94:	b.hi	425000 <ferror@plt+0x20f90>  // b.pmore
  424f98:	lsr	w4, w10, #8
  424f9c:	ldrsh	w4, [x6, x4, lsl #1]
  424fa0:	cmp	w4, w8
  424fa4:	b.le	425018 <ferror@plt+0x20fa8>
  424fa8:	add	w4, w4, w9
  424fac:	cmp	w2, w4
  424fb0:	b.ge	424f20 <ferror@plt+0x20eb0>  // b.tcont
  424fb4:	ldr	w4, [x0, x7, lsl #2]
  424fb8:	mov	w16, #0x1                   	// #1
  424fbc:	str	w10, [x0, x7, lsl #2]
  424fc0:	str	w4, [x15, x7, lsl #2]
  424fc4:	subs	x7, x7, #0x1
  424fc8:	b.ne	424f8c <ferror@plt+0x20f1c>  // b.any
  424fcc:	b	424f20 <ferror@plt+0x20eb0>
  424fd0:	sub	w2, w4, #0xe0, lsl #12
  424fd4:	cmp	w2, w13
  424fd8:	b.hi	424ff8 <ferror@plt+0x20f88>  // b.pmore
  424fdc:	lsr	w2, w2, #8
  424fe0:	ldrsh	w2, [x14, x2, lsl #1]
  424fe4:	b	424f70 <ferror@plt+0x20f00>
  424fe8:	sbfiz	x2, x2, #8, #32
  424fec:	add	x4, x5, w4, uxtb
  424ff0:	ldrb	w2, [x4, x2]
  424ff4:	b	424f7c <ferror@plt+0x20f0c>
  424ff8:	mov	w2, #0x0                   	// #0
  424ffc:	b	424f7c <ferror@plt+0x20f0c>
  425000:	sub	w4, w10, #0xe0, lsl #12
  425004:	cmp	w4, w13
  425008:	b.hi	424f20 <ferror@plt+0x20eb0>  // b.pmore
  42500c:	lsr	w4, w4, #8
  425010:	ldrsh	w4, [x14, x4, lsl #1]
  425014:	b	424fa0 <ferror@plt+0x20f30>
  425018:	sbfiz	x4, x4, #8, #32
  42501c:	add	x18, x5, w10, uxtb
  425020:	ldrb	w4, [x18, x4]
  425024:	b	424fac <ferror@plt+0x20f3c>
  425028:	mov	w3, w2
  42502c:	b	424f20 <ferror@plt+0x20eb0>
  425030:	stp	x29, x30, [sp, #-64]!
  425034:	mov	x29, sp
  425038:	stp	x19, x20, [sp, #16]
  42503c:	mov	x20, x1
  425040:	mov	w1, #0xffff5400            	// #-44032
  425044:	stp	x21, x22, [sp, #32]
  425048:	add	w2, w0, w1
  42504c:	mov	w22, w0
  425050:	str	x23, [sp, #48]
  425054:	mov	w1, #0x2ba3                	// #11171
  425058:	cmp	w2, w1
  42505c:	b.hi	4250a4 <ferror@plt+0x21034>  // b.pmore
  425060:	mov	x2, x20
  425064:	mov	x1, #0x0                   	// #0
  425068:	bl	424b54 <ferror@plt+0x20ae4>
  42506c:	ldr	x0, [x20]
  425070:	lsl	x0, x0, #2
  425074:	bl	410f8c <ferror@plt+0xcf1c>
  425078:	mov	x2, x20
  42507c:	mov	x19, x0
  425080:	mov	x1, x0
  425084:	mov	w0, w22
  425088:	bl	424b54 <ferror@plt+0x20ae4>
  42508c:	mov	x0, x19
  425090:	ldp	x19, x20, [sp, #16]
  425094:	ldp	x21, x22, [sp, #32]
  425098:	ldr	x23, [sp, #48]
  42509c:	ldp	x29, x30, [sp], #64
  4250a0:	ret
  4250a4:	mov	w1, #0x0                   	// #0
  4250a8:	bl	424c4c <ferror@plt+0x20bdc>
  4250ac:	mov	x21, x0
  4250b0:	cbz	x0, 425100 <ferror@plt+0x21090>
  4250b4:	mov	x1, #0xffffffffffffffff    	// #-1
  4250b8:	bl	423740 <ferror@plt+0x1f6d0>
  4250bc:	str	x0, [x20]
  4250c0:	lsl	x0, x0, #2
  4250c4:	bl	410f8c <ferror@plt+0xcf1c>
  4250c8:	mov	x19, x0
  4250cc:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  4250d0:	mov	x22, x19
  4250d4:	ldr	x0, [x0, #816]
  4250d8:	mov	x23, x0
  4250dc:	ldrb	w20, [x21]
  4250e0:	cbz	w20, 42508c <ferror@plt+0x2101c>
  4250e4:	and	x20, x20, #0xff
  4250e8:	mov	x0, x21
  4250ec:	bl	423824 <ferror@plt+0x1f7b4>
  4250f0:	str	w0, [x22], #4
  4250f4:	ldrb	w0, [x23, x20]
  4250f8:	add	x21, x21, x0
  4250fc:	b	4250dc <ferror@plt+0x2106c>
  425100:	mov	x0, #0x4                   	// #4
  425104:	bl	410f8c <ferror@plt+0xcf1c>
  425108:	mov	x19, x0
  42510c:	mov	x0, #0x1                   	// #1
  425110:	str	x0, [x20]
  425114:	str	w22, [x19]
  425118:	b	42508c <ferror@plt+0x2101c>
  42511c:	stp	x29, x30, [sp, #-144]!
  425120:	mov	x29, sp
  425124:	stp	x19, x20, [sp, #16]
  425128:	mov	x20, x0
  42512c:	sub	w0, w2, #0x2
  425130:	cmp	w0, #0x1
  425134:	and	w2, w2, #0xfffffffd
  425138:	stp	x21, x22, [sp, #32]
  42513c:	mov	x21, x1
  425140:	mov	x22, x20
  425144:	stp	x23, x24, [sp, #48]
  425148:	add	x23, x20, x1
  42514c:	mov	x19, #0x0                   	// #0
  425150:	stp	x25, x26, [sp, #64]
  425154:	cset	w25, ls  // ls = plast
  425158:	cmp	w2, #0x1
  42515c:	cset	w0, eq  // eq = none
  425160:	mov	w24, #0xffff5400            	// #-44032
  425164:	mov	w26, #0x2ba3                	// #11171
  425168:	stp	x27, x28, [sp, #80]
  42516c:	str	w0, [sp, #100]
  425170:	tbnz	x21, #63, 42517c <ferror@plt+0x2110c>
  425174:	cmp	x22, x23
  425178:	b.cs	425184 <ferror@plt+0x21114>  // b.hs, b.nlast
  42517c:	ldrb	w0, [x22]
  425180:	cbnz	w0, 42521c <ferror@plt+0x211ac>
  425184:	add	x0, x19, #0x1
  425188:	mov	x1, #0x4                   	// #4
  42518c:	adrp	x23, 44f000 <ferror@plt+0x4af90>
  425190:	bl	4111c4 <ferror@plt+0xd154>
  425194:	add	x23, x23, #0x338
  425198:	mov	x19, x20
  42519c:	mov	x27, x0
  4251a0:	mov	x22, #0x0                   	// #0
  4251a4:	add	x0, x23, #0xf72
  4251a8:	mov	x28, #0x0                   	// #0
  4251ac:	str	x0, [sp, #112]
  4251b0:	tbnz	x21, #63, 4251c0 <ferror@plt+0x21150>
  4251b4:	add	x0, x20, x21
  4251b8:	cmp	x19, x0
  4251bc:	b.cs	4251d4 <ferror@plt+0x21164>  // b.hs, b.nlast
  4251c0:	lsl	x0, x28, #2
  4251c4:	str	x0, [sp, #104]
  4251c8:	ldrb	w0, [x19]
  4251cc:	add	x1, x27, x28, lsl #2
  4251d0:	cbnz	w0, 42527c <ferror@plt+0x2120c>
  4251d4:	cbz	x28, 4251e4 <ferror@plt+0x21174>
  4251d8:	sub	x1, x28, x22
  4251dc:	add	x0, x27, x22, lsl #2
  4251e0:	bl	424ebc <ferror@plt+0x20e4c>
  4251e4:	ldr	w0, [sp, #100]
  4251e8:	cmp	x28, #0x0
  4251ec:	str	wzr, [x27, x28, lsl #2]
  4251f0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4251f4:	b.ne	425508 <ferror@plt+0x21498>  // b.any
  4251f8:	str	wzr, [x27, x28, lsl #2]
  4251fc:	mov	x0, x27
  425200:	ldp	x19, x20, [sp, #16]
  425204:	ldp	x21, x22, [sp, #32]
  425208:	ldp	x23, x24, [sp, #48]
  42520c:	ldp	x25, x26, [sp, #64]
  425210:	ldp	x27, x28, [sp, #80]
  425214:	ldp	x29, x30, [sp], #144
  425218:	ret
  42521c:	mov	x0, x22
  425220:	bl	423824 <ferror@plt+0x1f7b4>
  425224:	add	w1, w0, w24
  425228:	cmp	w1, w26
  42522c:	b.hi	42525c <ferror@plt+0x211ec>  // b.pmore
  425230:	add	x2, sp, #0x88
  425234:	mov	x1, #0x0                   	// #0
  425238:	bl	424b54 <ferror@plt+0x20ae4>
  42523c:	ldr	x0, [sp, #136]
  425240:	add	x19, x19, x0
  425244:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  425248:	ldrb	w0, [x22]
  42524c:	ldr	x1, [x1, #816]
  425250:	ldrb	w0, [x1, x0]
  425254:	add	x22, x22, x0
  425258:	b	425170 <ferror@plt+0x21100>
  42525c:	mov	w1, w25
  425260:	bl	424c4c <ferror@plt+0x20bdc>
  425264:	cbz	x0, 425274 <ferror@plt+0x21204>
  425268:	mov	x1, #0xffffffffffffffff    	// #-1
  42526c:	bl	423740 <ferror@plt+0x1f6d0>
  425270:	b	425240 <ferror@plt+0x211d0>
  425274:	add	x19, x19, #0x1
  425278:	b	425244 <ferror@plt+0x211d4>
  42527c:	mov	x0, x19
  425280:	str	x1, [sp, #120]
  425284:	bl	423824 <ferror@plt+0x1f7b4>
  425288:	mov	w9, w0
  42528c:	adrp	x2, 44f000 <ferror@plt+0x4af90>
  425290:	mov	w4, #0xffff5400            	// #-44032
  425294:	add	w5, w0, w4
  425298:	ldr	x26, [x2, #816]
  42529c:	mov	w2, #0x2ba3                	// #11171
  4252a0:	cmp	w5, w2
  4252a4:	b.hi	425320 <ferror@plt+0x212b0>  // b.pmore
  4252a8:	ldr	x1, [sp, #120]
  4252ac:	add	x2, sp, #0x88
  4252b0:	bl	424b54 <ferror@plt+0x20ae4>
  4252b4:	ldr	x2, [sp, #136]
  4252b8:	add	x24, x28, x2
  4252bc:	cbz	x24, 42530c <ferror@plt+0x2129c>
  4252c0:	ldr	x0, [sp, #104]
  4252c4:	ldr	w1, [x27, x0]
  4252c8:	mov	w0, #0xfaff                	// #64255
  4252cc:	movk	w0, #0x2, lsl #16
  4252d0:	cmp	w1, w0
  4252d4:	b.hi	425378 <ferror@plt+0x21308>  // b.pmore
  4252d8:	add	x0, x23, #0x97c
  4252dc:	lsr	w5, w1, #8
  4252e0:	ldrsh	w0, [x0, x5, lsl #1]
  4252e4:	mov	w5, #0x10ff                	// #4351
  4252e8:	cmp	w0, w5
  4252ec:	b.le	425398 <ferror@plt+0x21328>
  4252f0:	mov	w3, #0xffffef00            	// #-4352
  4252f4:	add	w0, w0, w3
  4252f8:	cbnz	w0, 42530c <ferror@plt+0x2129c>
  4252fc:	sub	x1, x24, x22
  425300:	add	x0, x27, x22, lsl #2
  425304:	mov	x22, x28
  425308:	bl	424ebc <ferror@plt+0x20e4c>
  42530c:	ldrb	w0, [x19]
  425310:	mov	x28, x24
  425314:	ldrb	w0, [x26, x0]
  425318:	add	x19, x19, x0
  42531c:	b	4251b0 <ferror@plt+0x21140>
  425320:	mov	w1, w25
  425324:	bl	424c4c <ferror@plt+0x20bdc>
  425328:	mov	x1, x0
  42532c:	cbz	x0, 425368 <ferror@plt+0x212f8>
  425330:	mov	x24, x28
  425334:	b	42535c <ferror@plt+0x212ec>
  425338:	mov	x0, x1
  42533c:	str	x1, [sp, #120]
  425340:	bl	423824 <ferror@plt+0x1f7b4>
  425344:	str	w0, [x27, x24, lsl #2]
  425348:	ldr	x1, [sp, #120]
  42534c:	add	x24, x24, #0x1
  425350:	ldrb	w0, [x1]
  425354:	ldrb	w0, [x26, x0]
  425358:	add	x1, x1, x0
  42535c:	ldrb	w0, [x1]
  425360:	cbnz	w0, 425338 <ferror@plt+0x212c8>
  425364:	b	4252bc <ferror@plt+0x2124c>
  425368:	lsl	x0, x28, #2
  42536c:	add	x24, x28, #0x1
  425370:	str	w9, [x27, x0]
  425374:	b	4252bc <ferror@plt+0x2124c>
  425378:	sub	w0, w1, #0xe0, lsl #12
  42537c:	mov	w5, #0x2ffff               	// #196607
  425380:	cmp	w0, w5
  425384:	b.hi	4252fc <ferror@plt+0x2128c>  // b.pmore
  425388:	ldr	x2, [sp, #112]
  42538c:	lsr	w0, w0, #8
  425390:	ldrsh	w0, [x2, x0, lsl #1]
  425394:	b	4252e4 <ferror@plt+0x21274>
  425398:	adrp	x5, 46a000 <ferror@plt+0x65f90>
  42539c:	add	x5, x5, #0x9a8
  4253a0:	sbfiz	x0, x0, #8, #32
  4253a4:	add	x1, x5, w1, uxtb
  4253a8:	ldrb	w0, [x1, x0]
  4253ac:	b	4252f8 <ferror@plt+0x21288>
  4253b0:	ldr	w10, [x27, x9, lsl #2]
  4253b4:	add	x13, x27, x9, lsl #2
  4253b8:	cmp	w10, w11
  4253bc:	b.hi	425470 <ferror@plt+0x21400>  // b.pmore
  4253c0:	add	x0, x15, #0x97c
  4253c4:	lsr	w2, w10, #8
  4253c8:	ldrsh	w8, [x0, x2, lsl #1]
  4253cc:	mov	w0, #0x10ff                	// #4351
  4253d0:	cmp	w8, w0
  4253d4:	b.le	42548c <ferror@plt+0x2141c>
  4253d8:	mov	w2, #0xffffef00            	// #-4352
  4253dc:	add	w8, w8, w2
  4253e0:	cbz	x9, 4254bc <ferror@plt+0x2144c>
  4253e4:	cmp	w1, #0x0
  4253e8:	ccmp	w8, w1, #0x0, ne  // ne = any
  4253ec:	b.le	4254bc <ferror@plt+0x2144c>
  4253f0:	ldr	w18, [x27, x14, lsl #2]
  4253f4:	add	x2, x27, x14, lsl #2
  4253f8:	mov	w1, w10
  4253fc:	mov	w0, w18
  425400:	bl	424bbc <ferror@plt+0x20b4c>
  425404:	cbz	w0, 4254ac <ferror@plt+0x2143c>
  425408:	mov	x0, x13
  42540c:	add	x1, x27, x28, lsl #2
  425410:	add	x0, x0, #0x4
  425414:	cmp	x1, x0
  425418:	b.ne	4254c8 <ferror@plt+0x21458>  // b.any
  42541c:	sub	x9, x9, #0x1
  425420:	sub	x28, x28, #0x1
  425424:	cmp	x14, x9
  425428:	b.eq	425534 <ferror@plt+0x214c4>  // b.none
  42542c:	add	x0, x27, x9, lsl #2
  425430:	ldur	w0, [x0, #-4]
  425434:	cmp	w0, w11
  425438:	b.hi	4254d4 <ferror@plt+0x21464>  // b.pmore
  42543c:	add	x1, x15, #0x97c
  425440:	lsr	w2, w0, #8
  425444:	ldrsh	w8, [x1, x2, lsl #1]
  425448:	mov	w1, #0x10ff                	// #4351
  42544c:	cmp	w8, w1
  425450:	b.le	4254f0 <ferror@plt+0x21480>
  425454:	mov	w0, #0xffffef00            	// #-4352
  425458:	add	w8, w8, w0
  42545c:	add	x9, x9, #0x1
  425460:	mov	w1, w8
  425464:	cmp	x28, x9
  425468:	b.hi	4253b0 <ferror@plt+0x21340>  // b.pmore
  42546c:	b	4251f8 <ferror@plt+0x21188>
  425470:	sub	w0, w10, #0xe0, lsl #12
  425474:	mov	w2, #0x2ffff               	// #196607
  425478:	cmp	w0, w2
  42547c:	b.hi	42552c <ferror@plt+0x214bc>  // b.pmore
  425480:	lsr	w0, w0, #8
  425484:	ldrsh	w8, [x12, x0, lsl #1]
  425488:	b	4253cc <ferror@plt+0x2135c>
  42548c:	adrp	x0, 46a000 <ferror@plt+0x65f90>
  425490:	add	x0, x0, #0x9a8
  425494:	sbfiz	x8, x8, #8, #32
  425498:	add	x0, x0, w10, uxtb
  42549c:	ldrb	w8, [x0, x8]
  4254a0:	b	4253e0 <ferror@plt+0x21370>
  4254a4:	mov	w8, #0x0                   	// #0
  4254a8:	b	4253e4 <ferror@plt+0x21374>
  4254ac:	mov	w1, w10
  4254b0:	mov	w0, w18
  4254b4:	bl	424cec <ferror@plt+0x20c7c>
  4254b8:	cbnz	w0, 425408 <ferror@plt+0x21398>
  4254bc:	cmp	w8, #0x0
  4254c0:	csel	x14, x14, x9, ne  // ne = any
  4254c4:	b	42545c <ferror@plt+0x213ec>
  4254c8:	ldr	w2, [x0]
  4254cc:	stur	w2, [x0, #-4]
  4254d0:	b	425410 <ferror@plt+0x213a0>
  4254d4:	sub	w1, w0, #0xe0, lsl #12
  4254d8:	mov	w2, #0x2ffff               	// #196607
  4254dc:	cmp	w1, w2
  4254e0:	b.hi	425534 <ferror@plt+0x214c4>  // b.pmore
  4254e4:	lsr	w1, w1, #8
  4254e8:	ldrsh	w8, [x12, x1, lsl #1]
  4254ec:	b	425448 <ferror@plt+0x213d8>
  4254f0:	adrp	x1, 46a000 <ferror@plt+0x65f90>
  4254f4:	add	x1, x1, #0x9a8
  4254f8:	sbfiz	x8, x8, #8, #32
  4254fc:	add	x0, x1, w0, uxtb
  425500:	ldrb	w8, [x0, x8]
  425504:	b	42545c <ferror@plt+0x213ec>
  425508:	mov	w11, #0xfaff                	// #64255
  42550c:	adrp	x15, 44f000 <ferror@plt+0x4af90>
  425510:	add	x15, x15, #0x338
  425514:	mov	w1, #0x0                   	// #0
  425518:	add	x12, x15, #0xf72
  42551c:	mov	x9, #0x0                   	// #0
  425520:	mov	x14, #0x0                   	// #0
  425524:	movk	w11, #0x2, lsl #16
  425528:	b	425464 <ferror@plt+0x213f4>
  42552c:	cbnz	x9, 4254a4 <ferror@plt+0x21434>
  425530:	mov	x14, #0x0                   	// #0
  425534:	mov	w8, #0x0                   	// #0
  425538:	b	42545c <ferror@plt+0x213ec>
  42553c:	stp	x29, x30, [sp, #-32]!
  425540:	mov	x29, sp
  425544:	stp	x19, x20, [sp, #16]
  425548:	bl	42511c <ferror@plt+0x210ac>
  42554c:	mov	x4, #0x0                   	// #0
  425550:	mov	x3, #0x0                   	// #0
  425554:	mov	x2, #0x0                   	// #0
  425558:	mov	x1, #0xffffffffffffffff    	// #-1
  42555c:	mov	x20, x0
  425560:	bl	423e98 <ferror@plt+0x1fe28>
  425564:	mov	x19, x0
  425568:	mov	x0, x20
  42556c:	bl	4110d0 <ferror@plt+0xd060>
  425570:	mov	x0, x19
  425574:	ldp	x19, x20, [sp, #16]
  425578:	ldp	x29, x30, [sp], #32
  42557c:	ret
  425580:	mov	w9, #0xffff5400            	// #-44032
  425584:	add	w4, w0, w9
  425588:	mov	w3, #0x2ba3                	// #11171
  42558c:	cmp	w4, w3
  425590:	b.ls	4255b8 <ferror@plt+0x21548>  // b.plast
  425594:	sub	w4, w0, #0xc0
  425598:	mov	w3, #0xf95d                	// #63837
  42559c:	movk	w3, #0x2, lsl #16
  4255a0:	cmp	w4, w3
  4255a4:	b.ls	425610 <ferror@plt+0x215a0>  // b.plast
  4255a8:	str	w0, [x1]
  4255ac:	mov	w0, #0x0                   	// #0
  4255b0:	str	wzr, [x2]
  4255b4:	b	4255e0 <ferror@plt+0x21570>
  4255b8:	mov	w5, #0x1c                  	// #28
  4255bc:	udiv	w3, w4, w5
  4255c0:	msub	w3, w3, w5, w4
  4255c4:	cbz	w3, 4255e4 <ferror@plt+0x21574>
  4255c8:	sub	w0, w0, w3
  4255cc:	str	w0, [x1]
  4255d0:	mov	w8, #0x11a7                	// #4519
  4255d4:	add	w3, w3, w8
  4255d8:	str	w3, [x2]
  4255dc:	mov	w0, #0x1                   	// #1
  4255e0:	ret
  4255e4:	mov	w3, #0x24c                 	// #588
  4255e8:	mov	w6, #0x1100                	// #4352
  4255ec:	mov	w7, #0x1161                	// #4449
  4255f0:	udiv	w0, w4, w3
  4255f4:	add	w6, w0, w6
  4255f8:	msub	w0, w0, w3, w4
  4255fc:	str	w6, [x1]
  425600:	udiv	w0, w0, w5
  425604:	add	w0, w0, w7
  425608:	str	w0, [x2]
  42560c:	b	4255dc <ferror@plt+0x2156c>
  425610:	adrp	x5, 455000 <ferror@plt+0x50f90>
  425614:	add	x5, x5, #0x208
  425618:	mov	w7, #0x805                 	// #2053
  42561c:	mov	w4, #0x0                   	// #0
  425620:	mov	w9, #0x2                   	// #2
  425624:	mov	x10, #0xc                   	// #12
  425628:	mov	w3, w4
  42562c:	mov	w4, w3
  425630:	add	w3, w7, w3
  425634:	sdiv	w3, w3, w9
  425638:	sxtw	x6, w3
  42563c:	mul	x6, x6, x10
  425640:	add	x8, x5, x6
  425644:	ldr	w6, [x5, x6]
  425648:	cmp	w6, w0
  42564c:	b.ne	425660 <ferror@plt+0x215f0>  // b.any
  425650:	ldr	w0, [x8, #4]
  425654:	str	w0, [x1]
  425658:	ldr	w0, [x8, #8]
  42565c:	b	425608 <ferror@plt+0x21598>
  425660:	cmp	w4, w3
  425664:	b.eq	4255a8 <ferror@plt+0x21538>  // b.none
  425668:	cmp	w6, w0
  42566c:	b.cc	42562c <ferror@plt+0x215bc>  // b.lo, b.ul, b.last
  425670:	mov	w7, w3
  425674:	b	425628 <ferror@plt+0x215b8>
  425678:	mov	w9, w0
  42567c:	mov	w10, w1
  425680:	stp	x29, x30, [sp, #-16]!
  425684:	mov	x29, sp
  425688:	bl	424bbc <ferror@plt+0x20b4c>
  42568c:	cbz	w0, 42569c <ferror@plt+0x2162c>
  425690:	mov	w0, #0x1                   	// #1
  425694:	ldp	x29, x30, [sp], #16
  425698:	ret
  42569c:	mov	w1, w10
  4256a0:	mov	w0, w9
  4256a4:	bl	424cec <ferror@plt+0x20c7c>
  4256a8:	cbnz	w0, 425690 <ferror@plt+0x21620>
  4256ac:	str	wzr, [x2]
  4256b0:	b	425694 <ferror@plt+0x21624>
  4256b4:	stp	x29, x30, [sp, #-96]!
  4256b8:	mov	x29, sp
  4256bc:	stp	x19, x20, [sp, #16]
  4256c0:	mov	x20, x2
  4256c4:	mov	w2, #0xffff5400            	// #-44032
  4256c8:	stp	x21, x22, [sp, #32]
  4256cc:	mov	x22, x3
  4256d0:	add	w3, w0, w2
  4256d4:	stp	x23, x24, [sp, #48]
  4256d8:	mov	w2, #0x2ba3                	// #11171
  4256dc:	cmp	w3, w2
  4256e0:	b.hi	42573c <ferror@plt+0x216cc>  // b.pmore
  4256e4:	add	x10, sp, #0x50
  4256e8:	cmp	x20, #0x0
  4256ec:	add	x2, sp, #0x48
  4256f0:	csel	x1, x10, xzr, ne  // ne = any
  4256f4:	bl	424b54 <ferror@plt+0x20ae4>
  4256f8:	ldr	x19, [sp, #72]
  4256fc:	cbz	x20, 425714 <ferror@plt+0x216a4>
  425700:	mov	x0, #0x0                   	// #0
  425704:	cmp	x19, x0
  425708:	b.eq	425714 <ferror@plt+0x216a4>  // b.none
  42570c:	cmp	x0, x22
  425710:	b.ne	42572c <ferror@plt+0x216bc>  // b.any
  425714:	mov	x0, x19
  425718:	ldp	x19, x20, [sp, #16]
  42571c:	ldp	x21, x22, [sp, #32]
  425720:	ldp	x23, x24, [sp, #48]
  425724:	ldp	x29, x30, [sp], #96
  425728:	ret
  42572c:	ldr	w1, [x10, x0, lsl #2]
  425730:	str	w1, [x20, x0, lsl #2]
  425734:	add	x0, x0, #0x1
  425738:	b	425704 <ferror@plt+0x21694>
  42573c:	mov	w9, w0
  425740:	bl	424c4c <ferror@plt+0x20bdc>
  425744:	mov	x21, x0
  425748:	cbz	x0, 425798 <ferror@plt+0x21728>
  42574c:	mov	x1, #0xffffffffffffffff    	// #-1
  425750:	bl	423740 <ferror@plt+0x1f6d0>
  425754:	mov	x19, x0
  425758:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  42575c:	mov	x23, #0x0                   	// #0
  425760:	ldr	x0, [x0, #816]
  425764:	mov	x24, x0
  425768:	cmp	x22, x19
  42576c:	csel	x0, x22, x19, ls  // ls = plast
  425770:	cmp	x23, x0
  425774:	b.cs	425714 <ferror@plt+0x216a4>  // b.hs, b.nlast
  425778:	mov	x0, x21
  42577c:	bl	423824 <ferror@plt+0x1f7b4>
  425780:	str	w0, [x20, x23, lsl #2]
  425784:	add	x23, x23, #0x1
  425788:	ldrb	w0, [x21]
  42578c:	ldrb	w0, [x24, x0]
  425790:	add	x21, x21, x0
  425794:	b	425768 <ferror@plt+0x216f8>
  425798:	cmp	x20, #0x0
  42579c:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  4257a0:	b.eq	4257a8 <ferror@plt+0x21738>  // b.none
  4257a4:	str	w9, [x20]
  4257a8:	mov	x19, #0x1                   	// #1
  4257ac:	b	425714 <ferror@plt+0x216a4>
  4257b0:	stp	x29, x30, [sp, #-144]!
  4257b4:	mov	x29, sp
  4257b8:	stp	x19, x20, [sp, #16]
  4257bc:	stp	x21, x22, [sp, #32]
  4257c0:	stp	x23, x24, [sp, #48]
  4257c4:	stp	x25, x26, [sp, #64]
  4257c8:	dmb	ish
  4257cc:	adrp	x23, 48d000 <ferror@plt+0x88f90>
  4257d0:	ldr	x22, [x23, #3944]
  4257d4:	cbnz	x22, 4259c0 <ferror@plt+0x21950>
  4257d8:	add	x21, x23, #0xf68
  4257dc:	mov	x0, x21
  4257e0:	bl	420d20 <ferror@plt+0x1ccb0>
  4257e4:	cbz	w0, 4259c0 <ferror@plt+0x21950>
  4257e8:	mov	w0, #0x46                  	// #70
  4257ec:	str	xzr, [sp, #88]
  4257f0:	bl	403e50 <sysconf@plt>
  4257f4:	cmp	x0, #0x0
  4257f8:	mov	x19, x0
  4257fc:	mov	x0, #0x40                  	// #64
  425800:	csel	x19, x19, x0, ge  // ge = tcont
  425804:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  425808:	add	x0, x0, #0x1a8
  42580c:	bl	40873c <ferror@plt+0x46cc>
  425810:	mov	x24, x0
  425814:	mov	x0, x22
  425818:	bl	4110d0 <ferror@plt+0xd060>
  42581c:	add	x0, x19, #0x6
  425820:	bl	410f8c <ferror@plt+0xcf1c>
  425824:	mov	x22, x0
  425828:	bl	403f60 <__errno_location@plt>
  42582c:	str	wzr, [x0]
  425830:	mov	x25, x0
  425834:	cbz	x24, 42585c <ferror@plt+0x217ec>
  425838:	add	x4, sp, #0x58
  42583c:	mov	x3, x19
  425840:	mov	x2, x22
  425844:	add	x1, sp, #0x60
  425848:	mov	x0, x24
  42584c:	bl	403520 <getpwnam_r@plt>
  425850:	mov	w20, w0
  425854:	ldr	x0, [sp, #88]
  425858:	cbnz	x0, 42587c <ferror@plt+0x2180c>
  42585c:	bl	4036a0 <getuid@plt>
  425860:	add	x4, sp, #0x58
  425864:	mov	x3, x19
  425868:	mov	x2, x22
  42586c:	add	x1, sp, #0x60
  425870:	bl	403740 <getpwuid_r@plt>
  425874:	mov	w20, w0
  425878:	b	42588c <ferror@plt+0x2181c>
  42587c:	ldr	w26, [x0, #16]
  425880:	bl	4036a0 <getuid@plt>
  425884:	cmp	w26, w0
  425888:	b.ne	42585c <ferror@plt+0x217ec>  // b.any
  42588c:	tbz	w20, #31, 425894 <ferror@plt+0x21824>
  425890:	ldr	w20, [x25]
  425894:	ldr	x0, [sp, #88]
  425898:	cbnz	x0, 4258d8 <ferror@plt+0x21868>
  42589c:	tst	w20, #0xfffffffd
  4258a0:	b.ne	4259dc <ferror@plt+0x2196c>  // b.any
  4258a4:	bl	4036a0 <getuid@plt>
  4258a8:	mov	w3, w0
  4258ac:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4258b0:	add	x2, x2, #0x1b0
  4258b4:	mov	w1, #0x10                  	// #16
  4258b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4258bc:	add	x0, x0, #0x41f
  4258c0:	bl	4122b4 <ferror@plt+0xe244>
  4258c4:	ldr	x0, [sp, #88]
  4258c8:	cbnz	x0, 4258d8 <ferror@plt+0x21868>
  4258cc:	bl	4036a0 <getuid@plt>
  4258d0:	bl	403bb0 <getpwuid@plt>
  4258d4:	str	x0, [sp, #88]
  4258d8:	ldr	x0, [sp, #88]
  4258dc:	cbz	x0, 42597c <ferror@plt+0x2190c>
  4258e0:	ldr	x0, [x0]
  4258e4:	bl	41a07c <ferror@plt+0x1600c>
  4258e8:	str	x0, [x21, #8]
  4258ec:	ldr	x0, [sp, #88]
  4258f0:	ldr	x0, [x0, #24]
  4258f4:	cbz	x0, 425964 <ferror@plt+0x218f4>
  4258f8:	ldrb	w1, [x0]
  4258fc:	cbz	w1, 425964 <ferror@plt+0x218f4>
  425900:	mov	w2, #0x0                   	// #0
  425904:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  425908:	add	x1, x1, #0x203
  42590c:	bl	41b2fc <ferror@plt+0x1728c>
  425910:	mov	x20, x0
  425914:	mov	w2, #0x0                   	// #0
  425918:	ldr	x0, [x0]
  42591c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  425920:	add	x1, x1, #0x205
  425924:	bl	41b2fc <ferror@plt+0x1728c>
  425928:	mov	x19, x0
  42592c:	ldr	x0, [sp, #88]
  425930:	ldr	x24, [x0]
  425934:	ldrb	w0, [x24]
  425938:	bl	41aac4 <ferror@plt+0x16a54>
  42593c:	strb	w0, [x24]
  425940:	mov	x1, x19
  425944:	ldr	x0, [sp, #88]
  425948:	ldr	x0, [x0]
  42594c:	bl	41b6c0 <ferror@plt+0x17650>
  425950:	str	x0, [x21, #16]
  425954:	mov	x0, x20
  425958:	bl	41b60c <ferror@plt+0x1759c>
  42595c:	mov	x0, x19
  425960:	bl	41b60c <ferror@plt+0x1759c>
  425964:	ldr	x0, [x21, #24]
  425968:	cbnz	x0, 42597c <ferror@plt+0x2190c>
  42596c:	ldr	x0, [sp, #88]
  425970:	ldr	x0, [x0, #32]
  425974:	bl	41a07c <ferror@plt+0x1600c>
  425978:	str	x0, [x21, #24]
  42597c:	mov	x0, x22
  425980:	bl	4110d0 <ferror@plt+0xd060>
  425984:	ldr	x0, [x21, #8]
  425988:	cbnz	x0, 42599c <ferror@plt+0x2192c>
  42598c:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  425990:	add	x0, x0, #0x207
  425994:	bl	41a07c <ferror@plt+0x1600c>
  425998:	str	x0, [x21, #8]
  42599c:	ldr	x0, [x21, #16]
  4259a0:	cbnz	x0, 4259b4 <ferror@plt+0x21944>
  4259a4:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  4259a8:	add	x0, x0, #0x210
  4259ac:	bl	41a07c <ferror@plt+0x1600c>
  4259b0:	str	x0, [x21, #16]
  4259b4:	add	x1, x21, #0x8
  4259b8:	mov	x0, x21
  4259bc:	bl	420dbc <ferror@plt+0x1cd4c>
  4259c0:	ldr	x0, [x23, #3944]
  4259c4:	ldp	x19, x20, [sp, #16]
  4259c8:	ldp	x21, x22, [sp, #32]
  4259cc:	ldp	x23, x24, [sp, #48]
  4259d0:	ldp	x25, x26, [sp, #64]
  4259d4:	ldp	x29, x30, [sp], #144
  4259d8:	ret
  4259dc:	cmp	x19, #0x8, lsl #12
  4259e0:	b.le	4259fc <ferror@plt+0x2198c>
  4259e4:	mov	w0, w20
  4259e8:	bl	41a5ec <ferror@plt+0x1657c>
  4259ec:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4259f0:	mov	x3, x0
  4259f4:	add	x2, x2, #0x1e2
  4259f8:	b	4258b4 <ferror@plt+0x21844>
  4259fc:	lsl	x19, x19, #1
  425a00:	b	425814 <ferror@plt+0x217a4>
  425a04:	cmp	w1, #0x0
  425a08:	mov	x2, x0
  425a0c:	csinv	w0, w1, wzr, ge  // ge = tcont
  425a10:	cmp	w0, #0x3e
  425a14:	b.le	425a20 <ferror@plt+0x219b0>
  425a18:	mov	w0, #0xffffffff            	// #-1
  425a1c:	b	425a2c <ferror@plt+0x219bc>
  425a20:	add	w0, w0, #0x1
  425a24:	lsr	x1, x2, x0
  425a28:	tbz	w1, #0, 425a10 <ferror@plt+0x219a0>
  425a2c:	ret
  425a30:	mov	x2, x0
  425a34:	mov	w0, #0x40                  	// #64
  425a38:	tbnz	w1, #31, 425a44 <ferror@plt+0x219d4>
  425a3c:	cmp	w1, w0
  425a40:	csel	w0, w1, w0, le
  425a44:	cbnz	w0, 425a50 <ferror@plt+0x219e0>
  425a48:	mov	w0, #0xffffffff            	// #-1
  425a4c:	b	425a5c <ferror@plt+0x219ec>
  425a50:	sub	w0, w0, #0x1
  425a54:	lsr	x1, x2, x0
  425a58:	tbz	w1, #0, 425a44 <ferror@plt+0x219d4>
  425a5c:	ret
  425a60:	clz	x1, x0
  425a64:	cmp	x0, #0x0
  425a68:	eor	w1, w1, #0x3f
  425a6c:	add	w1, w1, #0x1
  425a70:	csinc	w0, w1, wzr, ne  // ne = any
  425a74:	ret
  425a78:	stp	x29, x30, [sp, #-16]!
  425a7c:	mov	x29, sp
  425a80:	bl	431ae0 <ferror@plt+0x2da70>
  425a84:	cbz	w0, 425ab8 <ferror@plt+0x21a48>
  425a88:	bl	403f60 <__errno_location@plt>
  425a8c:	ldr	w0, [x0]
  425a90:	bl	41a5ec <ferror@plt+0x1657c>
  425a94:	mov	x3, x0
  425a98:	cbz	x0, 425ab8 <ferror@plt+0x21a48>
  425a9c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  425aa0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  425aa4:	add	x2, x2, #0x218
  425aa8:	add	x0, x0, #0x41f
  425aac:	mov	w1, #0x4                   	// #4
  425ab0:	bl	4122b4 <ferror@plt+0xe244>
  425ab4:	b	425ab4 <ferror@plt+0x21a44>
  425ab8:	ldp	x29, x30, [sp], #16
  425abc:	ret
  425ac0:	stp	x29, x30, [sp, #-80]!
  425ac4:	mov	x29, sp
  425ac8:	stp	x19, x20, [sp, #16]
  425acc:	stp	x21, x22, [sp, #32]
  425ad0:	stp	x23, x24, [sp, #48]
  425ad4:	str	x25, [sp, #64]
  425ad8:	cbz	x0, 425b24 <ferror@plt+0x21ab4>
  425adc:	mov	x21, x0
  425ae0:	bl	40a254 <ferror@plt+0x61e4>
  425ae4:	cbz	w0, 425b60 <ferror@plt+0x21af0>
  425ae8:	mov	x0, x21
  425aec:	mov	w1, #0x8                   	// #8
  425af0:	bl	409398 <ferror@plt+0x5328>
  425af4:	cbz	w0, 425b40 <ferror@plt+0x21ad0>
  425af8:	mov	x0, x21
  425afc:	mov	w1, #0x4                   	// #4
  425b00:	bl	409398 <ferror@plt+0x5328>
  425b04:	cbnz	w0, 425b40 <ferror@plt+0x21ad0>
  425b08:	mov	x0, x21
  425b0c:	ldp	x19, x20, [sp, #16]
  425b10:	ldp	x21, x22, [sp, #32]
  425b14:	ldp	x23, x24, [sp, #48]
  425b18:	ldr	x25, [sp, #64]
  425b1c:	ldp	x29, x30, [sp], #80
  425b20:	b	41a07c <ferror@plt+0x1600c>
  425b24:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  425b28:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  425b2c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  425b30:	add	x2, x2, #0x251
  425b34:	add	x1, x1, #0x4f8
  425b38:	add	x0, x0, #0x41f
  425b3c:	bl	412328 <ferror@plt+0xe2b8>
  425b40:	mov	x20, #0x0                   	// #0
  425b44:	mov	x0, x20
  425b48:	ldp	x19, x20, [sp, #16]
  425b4c:	ldp	x21, x22, [sp, #32]
  425b50:	ldp	x23, x24, [sp, #48]
  425b54:	ldr	x25, [sp, #64]
  425b58:	ldp	x29, x30, [sp], #80
  425b5c:	ret
  425b60:	mov	x0, x21
  425b64:	mov	w1, #0x2f                  	// #47
  425b68:	bl	403d10 <strchr@plt>
  425b6c:	mov	x20, x0
  425b70:	cbnz	x0, 425ae8 <ferror@plt+0x21a78>
  425b74:	adrp	x0, 432000 <ferror@plt+0x2df90>
  425b78:	add	x0, x0, #0x2fb
  425b7c:	bl	40873c <ferror@plt+0x46cc>
  425b80:	mov	x19, x0
  425b84:	cbnz	x0, 425b90 <ferror@plt+0x21b20>
  425b88:	adrp	x19, 46d000 <ferror@plt+0x68f90>
  425b8c:	add	x19, x19, #0x241
  425b90:	mov	x0, x21
  425b94:	bl	403580 <strlen@plt>
  425b98:	add	x25, x0, #0x1
  425b9c:	mov	x0, x19
  425ba0:	bl	403580 <strlen@plt>
  425ba4:	add	x23, x0, #0x1
  425ba8:	mov	x24, x0
  425bac:	add	x0, x23, x25
  425bb0:	bl	410f8c <ferror@plt+0xcf1c>
  425bb4:	mov	x22, x0
  425bb8:	add	x23, x0, x23
  425bbc:	mov	x2, x25
  425bc0:	mov	x1, x21
  425bc4:	mov	x0, x23
  425bc8:	add	x25, x22, x24
  425bcc:	bl	403510 <memcpy@plt>
  425bd0:	mov	w0, #0x2f                  	// #47
  425bd4:	strb	w0, [x22, x24]
  425bd8:	mov	x21, x19
  425bdc:	ldrb	w0, [x21]
  425be0:	cbz	w0, 425bec <ferror@plt+0x21b7c>
  425be4:	cmp	w0, #0x3a
  425be8:	b.ne	425c40 <ferror@plt+0x21bd0>  // b.any
  425bec:	cmp	x19, x21
  425bf0:	b.eq	425c48 <ferror@plt+0x21bd8>  // b.none
  425bf4:	sub	x2, x21, x19
  425bf8:	mov	x1, x19
  425bfc:	sub	x0, x25, x2
  425c00:	bl	403510 <memcpy@plt>
  425c04:	mov	x19, x0
  425c08:	mov	x0, x19
  425c0c:	mov	w1, #0x8                   	// #8
  425c10:	bl	409398 <ferror@plt+0x5328>
  425c14:	cbz	w0, 425c50 <ferror@plt+0x21be0>
  425c18:	mov	x0, x19
  425c1c:	mov	w1, #0x4                   	// #4
  425c20:	bl	409398 <ferror@plt+0x5328>
  425c24:	cbnz	w0, 425c50 <ferror@plt+0x21be0>
  425c28:	mov	x0, x19
  425c2c:	bl	41a07c <ferror@plt+0x1600c>
  425c30:	mov	x20, x0
  425c34:	mov	x0, x22
  425c38:	bl	4110d0 <ferror@plt+0xd060>
  425c3c:	b	425b44 <ferror@plt+0x21ad4>
  425c40:	add	x21, x21, #0x1
  425c44:	b	425bdc <ferror@plt+0x21b6c>
  425c48:	mov	x19, x23
  425c4c:	b	425c08 <ferror@plt+0x21b98>
  425c50:	mov	x19, x21
  425c54:	ldrb	w0, [x19], #1
  425c58:	cbnz	w0, 425bd8 <ferror@plt+0x21b68>
  425c5c:	b	425c34 <ferror@plt+0x21bc4>
  425c60:	stp	x29, x30, [sp, #-16]!
  425c64:	mov	x29, sp
  425c68:	bl	4257b0 <ferror@plt+0x21740>
  425c6c:	ldp	x29, x30, [sp], #16
  425c70:	ldr	x0, [x0]
  425c74:	ret
  425c78:	stp	x29, x30, [sp, #-16]!
  425c7c:	mov	x29, sp
  425c80:	bl	4257b0 <ferror@plt+0x21740>
  425c84:	ldp	x29, x30, [sp], #16
  425c88:	ldr	x0, [x0, #8]
  425c8c:	ret
  425c90:	stp	x29, x30, [sp, #-32]!
  425c94:	mov	x29, sp
  425c98:	str	x19, [sp, #16]
  425c9c:	dmb	ish
  425ca0:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  425ca4:	add	x19, x19, #0xf68
  425ca8:	ldr	x0, [x19, #32]
  425cac:	cbnz	x0, 425ce4 <ferror@plt+0x21c74>
  425cb0:	add	x0, x19, #0x20
  425cb4:	bl	420d20 <ferror@plt+0x1ccb0>
  425cb8:	cbz	w0, 425ce4 <ferror@plt+0x21c74>
  425cbc:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  425cc0:	add	x0, x0, #0x31c
  425cc4:	bl	40873c <ferror@plt+0x46cc>
  425cc8:	bl	41a07c <ferror@plt+0x1600c>
  425ccc:	mov	x1, x0
  425cd0:	cbnz	x0, 425cdc <ferror@plt+0x21c6c>
  425cd4:	bl	4257b0 <ferror@plt+0x21740>
  425cd8:	ldr	x1, [x0, #16]
  425cdc:	add	x0, x19, #0x20
  425ce0:	bl	420dbc <ferror@plt+0x1cd4c>
  425ce4:	ldr	x0, [x19, #32]
  425ce8:	ldr	x19, [sp, #16]
  425cec:	ldp	x29, x30, [sp], #32
  425cf0:	ret
  425cf4:	stp	x29, x30, [sp, #-32]!
  425cf8:	mov	x29, sp
  425cfc:	stp	x19, x20, [sp, #16]
  425d00:	dmb	ish
  425d04:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  425d08:	add	x20, x20, #0xf68
  425d0c:	ldr	x0, [x20, #40]
  425d10:	cbnz	x0, 425da4 <ferror@plt+0x21d34>
  425d14:	add	x0, x20, #0x28
  425d18:	bl	420d20 <ferror@plt+0x1ccb0>
  425d1c:	cbz	w0, 425da4 <ferror@plt+0x21d34>
  425d20:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  425d24:	add	x0, x0, #0x261
  425d28:	bl	40873c <ferror@plt+0x46cc>
  425d2c:	bl	41a07c <ferror@plt+0x1600c>
  425d30:	mov	x19, x0
  425d34:	cbz	x0, 425d40 <ferror@plt+0x21cd0>
  425d38:	ldrb	w0, [x0]
  425d3c:	cbnz	w0, 425d78 <ferror@plt+0x21d08>
  425d40:	mov	x0, x19
  425d44:	bl	4110d0 <ferror@plt+0xd060>
  425d48:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  425d4c:	add	x0, x0, #0x268
  425d50:	bl	41a07c <ferror@plt+0x1600c>
  425d54:	mov	x19, x0
  425d58:	bl	403580 <strlen@plt>
  425d5c:	cmp	x0, #0x1
  425d60:	b.ls	425d78 <ferror@plt+0x21d08>  // b.plast
  425d64:	sub	x0, x0, #0x1
  425d68:	ldrb	w1, [x19, x0]
  425d6c:	cmp	w1, #0x2f
  425d70:	b.ne	425d78 <ferror@plt+0x21d08>  // b.any
  425d74:	strb	wzr, [x19, x0]
  425d78:	ldrb	w0, [x19]
  425d7c:	cbnz	w0, 425d98 <ferror@plt+0x21d28>
  425d80:	mov	x0, x19
  425d84:	bl	4110d0 <ferror@plt+0xd060>
  425d88:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  425d8c:	add	x0, x0, #0x268
  425d90:	bl	41a07c <ferror@plt+0x1600c>
  425d94:	mov	x19, x0
  425d98:	mov	x1, x19
  425d9c:	add	x0, x20, #0x28
  425da0:	bl	420dbc <ferror@plt+0x1cd4c>
  425da4:	ldr	x0, [x20, #40]
  425da8:	ldp	x19, x20, [sp, #16]
  425dac:	ldp	x29, x30, [sp], #32
  425db0:	ret
  425db4:	stp	x29, x30, [sp, #-32]!
  425db8:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  425dbc:	add	x0, x0, #0x26d
  425dc0:	mov	x29, sp
  425dc4:	stp	x19, x20, [sp, #16]
  425dc8:	bl	40873c <ferror@plt+0x46cc>
  425dcc:	cbnz	x0, 425e04 <ferror@plt+0x21d94>
  425dd0:	adrp	x19, 46d000 <ferror@plt+0x68f90>
  425dd4:	bl	425c90 <ferror@plt+0x21c20>
  425dd8:	add	x19, x19, #0x27d
  425ddc:	cbnz	x0, 425e30 <ferror@plt+0x21dc0>
  425de0:	bl	425cf4 <ferror@plt+0x21c84>
  425de4:	mov	x20, x0
  425de8:	bl	425c60 <ferror@plt+0x21bf0>
  425dec:	mov	x1, x0
  425df0:	mov	x2, x19
  425df4:	mov	x0, x20
  425df8:	mov	x3, #0x0                   	// #0
  425dfc:	bl	40a0f8 <ferror@plt+0x6088>
  425e00:	b	425e1c <ferror@plt+0x21dac>
  425e04:	ldrb	w1, [x0]
  425e08:	cbz	w1, 425dd0 <ferror@plt+0x21d60>
  425e0c:	bl	41a07c <ferror@plt+0x1600c>
  425e10:	cbz	x0, 425dd0 <ferror@plt+0x21d60>
  425e14:	ldrb	w1, [x0]
  425e18:	cbz	w1, 425dd0 <ferror@plt+0x21d60>
  425e1c:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  425e20:	ldp	x19, x20, [sp, #16]
  425e24:	str	x0, [x1, #3992]
  425e28:	ldp	x29, x30, [sp], #32
  425e2c:	ret
  425e30:	mov	x1, x19
  425e34:	mov	x2, #0x0                   	// #0
  425e38:	bl	40a0f8 <ferror@plt+0x6088>
  425e3c:	b	425e1c <ferror@plt+0x21dac>
  425e40:	stp	x29, x30, [sp, #-112]!
  425e44:	mov	x29, sp
  425e48:	stp	x19, x20, [sp, #16]
  425e4c:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  425e50:	add	x20, x20, #0xf68
  425e54:	stp	x21, x22, [sp, #32]
  425e58:	ldr	x0, [x20, #48]
  425e5c:	stp	x23, x24, [sp, #48]
  425e60:	stp	x25, x26, [sp, #64]
  425e64:	stp	x27, x28, [sp, #80]
  425e68:	cbnz	x0, 425e70 <ferror@plt+0x21e00>
  425e6c:	bl	425db4 <ferror@plt+0x21d44>
  425e70:	ldr	x0, [x20, #48]
  425e74:	mov	x2, #0x0                   	// #0
  425e78:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  425e7c:	add	x1, x1, #0x285
  425e80:	bl	40a0f8 <ferror@plt+0x6088>
  425e84:	mov	x21, x0
  425e88:	add	x1, sp, #0x68
  425e8c:	mov	x3, #0x0                   	// #0
  425e90:	mov	x2, #0x0                   	// #0
  425e94:	bl	409958 <ferror@plt+0x58e8>
  425e98:	cbnz	w0, 425ec0 <ferror@plt+0x21e50>
  425e9c:	mov	x0, x21
  425ea0:	bl	4110d0 <ferror@plt+0xd060>
  425ea4:	ldp	x19, x20, [sp, #16]
  425ea8:	ldp	x21, x22, [sp, #32]
  425eac:	ldp	x23, x24, [sp, #48]
  425eb0:	ldp	x25, x26, [sp, #64]
  425eb4:	ldp	x27, x28, [sp, #80]
  425eb8:	ldp	x29, x30, [sp], #112
  425ebc:	ret
  425ec0:	ldr	x0, [sp, #104]
  425ec4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  425ec8:	add	x1, x1, #0xc93
  425ecc:	mov	w2, #0xffffffff            	// #-1
  425ed0:	adrp	x25, 46d000 <ferror@plt+0x68f90>
  425ed4:	adrp	x26, 46d000 <ferror@plt+0x68f90>
  425ed8:	bl	41b2fc <ferror@plt+0x1728c>
  425edc:	mov	x22, x0
  425ee0:	bl	41bd04 <ferror@plt+0x17c94>
  425ee4:	mov	w24, w0
  425ee8:	ldr	x0, [sp, #104]
  425eec:	add	x25, x25, #0x294
  425ef0:	add	x26, x26, #0x31b
  425ef4:	mov	x23, #0x0                   	// #0
  425ef8:	bl	4110d0 <ferror@plt+0xd060>
  425efc:	cmp	w24, w23
  425f00:	b.gt	425f10 <ferror@plt+0x21ea0>
  425f04:	mov	x0, x22
  425f08:	bl	41b60c <ferror@plt+0x1759c>
  425f0c:	b	425e9c <ferror@plt+0x21e2c>
  425f10:	ldr	x19, [x22, x23, lsl #3]
  425f14:	mov	x0, x19
  425f18:	bl	403580 <strlen@plt>
  425f1c:	cmp	w0, #0x0
  425f20:	b.le	425f3c <ferror@plt+0x21ecc>
  425f24:	sxtw	x0, w0
  425f28:	sub	x0, x0, #0x1
  425f2c:	ldrb	w1, [x19, x0]
  425f30:	cmp	w1, #0xa
  425f34:	b.ne	425f3c <ferror@plt+0x21ecc>  // b.any
  425f38:	strb	wzr, [x19, x0]
  425f3c:	ldrb	w0, [x19]
  425f40:	cmp	w0, #0x20
  425f44:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  425f48:	b.eq	426018 <ferror@plt+0x21fa8>  // b.none
  425f4c:	mov	x1, x25
  425f50:	mov	x0, x19
  425f54:	mov	x2, #0xf                   	// #15
  425f58:	bl	4038e0 <strncmp@plt>
  425f5c:	cbnz	w0, 426020 <ferror@plt+0x21fb0>
  425f60:	add	x19, x19, #0xf
  425f64:	mov	w28, #0x0                   	// #0
  425f68:	ldrb	w0, [x19]
  425f6c:	cmp	w0, #0x20
  425f70:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  425f74:	b.eq	42611c <ferror@plt+0x220ac>  // b.none
  425f78:	cmp	w0, #0x3d
  425f7c:	b.ne	426010 <ferror@plt+0x21fa0>  // b.any
  425f80:	ldrb	w0, [x19, #1]
  425f84:	add	x19, x19, #0x1
  425f88:	cmp	w0, #0x20
  425f8c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  425f90:	b.eq	425f80 <ferror@plt+0x21f10>  // b.none
  425f94:	cmp	w0, #0x22
  425f98:	b.ne	426010 <ferror@plt+0x21fa0>  // b.any
  425f9c:	add	x27, x19, #0x1
  425fa0:	mov	x1, x26
  425fa4:	mov	x0, x27
  425fa8:	mov	x2, #0x5                   	// #5
  425fac:	bl	4038e0 <strncmp@plt>
  425fb0:	cbnz	w0, 426124 <ferror@plt+0x220b4>
  425fb4:	add	x27, x19, #0x6
  425fb8:	mov	w19, #0x1                   	// #1
  425fbc:	mov	x0, x27
  425fc0:	mov	w1, #0x22                  	// #34
  425fc4:	bl	403ab0 <strrchr@plt>
  425fc8:	cbz	x0, 426010 <ferror@plt+0x21fa0>
  425fcc:	strb	wzr, [x0]
  425fd0:	mov	x0, x27
  425fd4:	bl	403580 <strlen@plt>
  425fd8:	sxtw	x0, w0
  425fdc:	sub	x0, x0, #0x1
  425fe0:	ldrb	w1, [x27, x0]
  425fe4:	cmp	w1, #0x2f
  425fe8:	b.ne	425ff0 <ferror@plt+0x21f80>  // b.any
  425fec:	strb	wzr, [x27, x0]
  425ff0:	ubfiz	x28, x28, #3, #3
  425ff4:	cbz	w19, 426138 <ferror@plt+0x220c8>
  425ff8:	bl	425c90 <ferror@plt+0x21c20>
  425ffc:	mov	x1, x27
  426000:	mov	x2, #0x0                   	// #0
  426004:	ldr	x19, [x20, #56]
  426008:	bl	40a0f8 <ferror@plt+0x6088>
  42600c:	str	x0, [x19, x28]
  426010:	add	x23, x23, #0x1
  426014:	b	425efc <ferror@plt+0x21e8c>
  426018:	add	x19, x19, #0x1
  42601c:	b	425f3c <ferror@plt+0x21ecc>
  426020:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426024:	mov	x0, x19
  426028:	add	x1, x1, #0x2a4
  42602c:	mov	x2, #0x11                  	// #17
  426030:	bl	4038e0 <strncmp@plt>
  426034:	cbnz	w0, 426044 <ferror@plt+0x21fd4>
  426038:	add	x19, x19, #0x11
  42603c:	mov	w28, #0x1                   	// #1
  426040:	b	425f68 <ferror@plt+0x21ef8>
  426044:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426048:	mov	x0, x19
  42604c:	add	x1, x1, #0x2b6
  426050:	mov	x2, #0x10                  	// #16
  426054:	bl	4038e0 <strncmp@plt>
  426058:	cbnz	w0, 426068 <ferror@plt+0x21ff8>
  42605c:	add	x19, x19, #0x10
  426060:	mov	w28, #0x2                   	// #2
  426064:	b	425f68 <ferror@plt+0x21ef8>
  426068:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  42606c:	mov	x0, x19
  426070:	add	x1, x1, #0x2c7
  426074:	mov	x2, #0xd                   	// #13
  426078:	bl	4038e0 <strncmp@plt>
  42607c:	cbnz	w0, 42608c <ferror@plt+0x2201c>
  426080:	add	x19, x19, #0xd
  426084:	mov	w28, #0x3                   	// #3
  426088:	b	425f68 <ferror@plt+0x21ef8>
  42608c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426090:	mov	x0, x19
  426094:	add	x1, x1, #0x2d5
  426098:	mov	x2, #0x10                  	// #16
  42609c:	bl	4038e0 <strncmp@plt>
  4260a0:	cbnz	w0, 4260b0 <ferror@plt+0x22040>
  4260a4:	add	x19, x19, #0x10
  4260a8:	mov	w28, #0x4                   	// #4
  4260ac:	b	425f68 <ferror@plt+0x21ef8>
  4260b0:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4260b4:	mov	x0, x19
  4260b8:	add	x1, x1, #0x2e6
  4260bc:	mov	x2, #0x13                  	// #19
  4260c0:	bl	4038e0 <strncmp@plt>
  4260c4:	cbnz	w0, 4260d4 <ferror@plt+0x22064>
  4260c8:	add	x19, x19, #0x13
  4260cc:	mov	w28, #0x5                   	// #5
  4260d0:	b	425f68 <ferror@plt+0x21ef8>
  4260d4:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4260d8:	mov	x0, x19
  4260dc:	add	x1, x1, #0x2fa
  4260e0:	mov	x2, #0x11                  	// #17
  4260e4:	bl	4038e0 <strncmp@plt>
  4260e8:	cbnz	w0, 4260f8 <ferror@plt+0x22088>
  4260ec:	add	x19, x19, #0x11
  4260f0:	mov	w28, #0x6                   	// #6
  4260f4:	b	425f68 <ferror@plt+0x21ef8>
  4260f8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4260fc:	mov	x0, x19
  426100:	add	x1, x1, #0x30c
  426104:	mov	x2, #0xe                   	// #14
  426108:	bl	4038e0 <strncmp@plt>
  42610c:	cbnz	w0, 426010 <ferror@plt+0x21fa0>
  426110:	add	x19, x19, #0xe
  426114:	mov	w28, #0x7                   	// #7
  426118:	b	425f68 <ferror@plt+0x21ef8>
  42611c:	add	x19, x19, #0x1
  426120:	b	425f68 <ferror@plt+0x21ef8>
  426124:	ldrb	w0, [x19, #1]
  426128:	cmp	w0, #0x2f
  42612c:	b.ne	426010 <ferror@plt+0x21fa0>  // b.any
  426130:	mov	w19, #0x0                   	// #0
  426134:	b	425fbc <ferror@plt+0x21f4c>
  426138:	mov	x0, x27
  42613c:	ldr	x19, [x20, #56]
  426140:	bl	41a07c <ferror@plt+0x1600c>
  426144:	b	42600c <ferror@plt+0x21f9c>
  426148:	stp	x29, x30, [sp, #-144]!
  42614c:	mov	x29, sp
  426150:	str	x19, [sp, #16]
  426154:	dmb	ish
  426158:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  42615c:	add	x19, x19, #0xf68
  426160:	ldr	x0, [x19, #64]
  426164:	cbnz	x0, 4261a0 <ferror@plt+0x22130>
  426168:	add	x0, x19, #0x40
  42616c:	bl	420d20 <ferror@plt+0x1ccb0>
  426170:	cbz	w0, 4261a0 <ferror@plt+0x22130>
  426174:	add	x0, sp, #0x28
  426178:	mov	x1, #0x64                  	// #100
  42617c:	bl	403e60 <gethostname@plt>
  426180:	cmn	w0, #0x1
  426184:	b.ne	4261b0 <ferror@plt+0x22140>  // b.any
  426188:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  42618c:	add	x0, x0, #0x321
  426190:	bl	41a07c <ferror@plt+0x1600c>
  426194:	mov	x1, x0
  426198:	add	x0, x19, #0x40
  42619c:	bl	420dbc <ferror@plt+0x1cd4c>
  4261a0:	ldr	x0, [x19, #64]
  4261a4:	ldr	x19, [sp, #16]
  4261a8:	ldp	x29, x30, [sp], #144
  4261ac:	ret
  4261b0:	add	x0, sp, #0x28
  4261b4:	b	426190 <ferror@plt+0x22120>
  4261b8:	stp	x29, x30, [sp, #-32]!
  4261bc:	mov	x29, sp
  4261c0:	stp	x19, x20, [sp, #16]
  4261c4:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4261c8:	add	x19, x19, #0xf68
  4261cc:	add	x20, x19, #0x48
  4261d0:	mov	x0, x20
  4261d4:	bl	427b3c <ferror@plt+0x23acc>
  4261d8:	ldr	x19, [x19, #80]
  4261dc:	mov	x0, x20
  4261e0:	bl	427b64 <ferror@plt+0x23af4>
  4261e4:	mov	x0, x19
  4261e8:	ldp	x19, x20, [sp, #16]
  4261ec:	ldp	x29, x30, [sp], #32
  4261f0:	ret
  4261f4:	stp	x29, x30, [sp, #-48]!
  4261f8:	mov	x29, sp
  4261fc:	stp	x19, x20, [sp, #16]
  426200:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  426204:	add	x19, x19, #0xf68
  426208:	str	x21, [sp, #32]
  42620c:	add	x21, x19, #0x48
  426210:	mov	x20, x0
  426214:	mov	x0, x21
  426218:	bl	427b3c <ferror@plt+0x23acc>
  42621c:	ldr	x0, [x19, #80]
  426220:	bl	4110d0 <ferror@plt+0xd060>
  426224:	mov	x0, x20
  426228:	bl	41a07c <ferror@plt+0x1600c>
  42622c:	str	x0, [x19, #80]
  426230:	mov	x0, x21
  426234:	ldp	x19, x20, [sp, #16]
  426238:	ldr	x21, [sp, #32]
  42623c:	ldp	x29, x30, [sp], #48
  426240:	b	427b64 <ferror@plt+0x23af4>
  426244:	stp	x29, x30, [sp, #-32]!
  426248:	mov	x29, sp
  42624c:	stp	x19, x20, [sp, #16]
  426250:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  426254:	add	x19, x19, #0xf68
  426258:	add	x20, x19, #0x58
  42625c:	mov	x0, x20
  426260:	bl	427b3c <ferror@plt+0x23acc>
  426264:	ldr	x19, [x19, #96]
  426268:	mov	x0, x20
  42626c:	bl	427b64 <ferror@plt+0x23af4>
  426270:	cbnz	x19, 426280 <ferror@plt+0x22210>
  426274:	ldp	x19, x20, [sp, #16]
  426278:	ldp	x29, x30, [sp], #32
  42627c:	b	4261b8 <ferror@plt+0x22148>
  426280:	mov	x0, x19
  426284:	ldp	x19, x20, [sp, #16]
  426288:	ldp	x29, x30, [sp], #32
  42628c:	ret
  426290:	stp	x29, x30, [sp, #-32]!
  426294:	mov	x29, sp
  426298:	stp	x19, x20, [sp, #16]
  42629c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4262a0:	add	x19, x19, #0xf68
  4262a4:	mov	x20, x0
  4262a8:	add	x0, x19, #0x58
  4262ac:	bl	427b3c <ferror@plt+0x23acc>
  4262b0:	ldr	x0, [x19, #96]
  4262b4:	cbnz	x0, 4262f4 <ferror@plt+0x22284>
  4262b8:	mov	x0, x20
  4262bc:	mov	w20, #0x0                   	// #0
  4262c0:	bl	41a07c <ferror@plt+0x1600c>
  4262c4:	str	x0, [x19, #96]
  4262c8:	add	x0, x19, #0x58
  4262cc:	bl	427b64 <ferror@plt+0x23af4>
  4262d0:	cbz	w20, 4262fc <ferror@plt+0x2228c>
  4262d4:	ldp	x19, x20, [sp, #16]
  4262d8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4262dc:	ldp	x29, x30, [sp], #32
  4262e0:	add	x2, x2, #0x32b
  4262e4:	mov	w1, #0x10                  	// #16
  4262e8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4262ec:	add	x0, x0, #0x41f
  4262f0:	b	4122b4 <ferror@plt+0xe244>
  4262f4:	mov	w20, #0x1                   	// #1
  4262f8:	b	4262c8 <ferror@plt+0x22258>
  4262fc:	ldp	x19, x20, [sp, #16]
  426300:	ldp	x29, x30, [sp], #32
  426304:	ret
  426308:	stp	x29, x30, [sp, #-48]!
  42630c:	mov	x29, sp
  426310:	stp	x19, x20, [sp, #16]
  426314:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  426318:	add	x20, x20, #0xf68
  42631c:	add	x0, x20, #0x68
  426320:	stp	x21, x22, [sp, #32]
  426324:	bl	427b3c <ferror@plt+0x23acc>
  426328:	ldr	x19, [x20, #112]
  42632c:	cbnz	x19, 4263a0 <ferror@plt+0x22330>
  426330:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426334:	add	x0, x0, #0x35a
  426338:	bl	40873c <ferror@plt+0x46cc>
  42633c:	cbnz	x0, 426380 <ferror@plt+0x22310>
  426340:	adrp	x21, 46d000 <ferror@plt+0x68f90>
  426344:	adrp	x19, 46d000 <ferror@plt+0x68f90>
  426348:	add	x21, x21, #0x368
  42634c:	add	x19, x19, #0x36e
  426350:	bl	425c90 <ferror@plt+0x21c20>
  426354:	cbnz	x0, 4263bc <ferror@plt+0x2234c>
  426358:	bl	425cf4 <ferror@plt+0x21c84>
  42635c:	mov	x22, x0
  426360:	bl	425c60 <ferror@plt+0x21bf0>
  426364:	mov	x1, x0
  426368:	mov	x3, x21
  42636c:	mov	x2, x19
  426370:	mov	x0, x22
  426374:	mov	x4, #0x0                   	// #0
  426378:	bl	40a0f8 <ferror@plt+0x6088>
  42637c:	b	4263cc <ferror@plt+0x2235c>
  426380:	ldrb	w1, [x0]
  426384:	cbz	w1, 426340 <ferror@plt+0x222d0>
  426388:	bl	41a07c <ferror@plt+0x1600c>
  42638c:	mov	x19, x0
  426390:	cbz	x0, 426340 <ferror@plt+0x222d0>
  426394:	ldrb	w0, [x0]
  426398:	cbz	w0, 426340 <ferror@plt+0x222d0>
  42639c:	str	x19, [x20, #112]
  4263a0:	add	x0, x20, #0x68
  4263a4:	bl	427b64 <ferror@plt+0x23af4>
  4263a8:	mov	x0, x19
  4263ac:	ldp	x19, x20, [sp, #16]
  4263b0:	ldp	x21, x22, [sp, #32]
  4263b4:	ldp	x29, x30, [sp], #48
  4263b8:	ret
  4263bc:	mov	x2, x21
  4263c0:	mov	x1, x19
  4263c4:	mov	x3, #0x0                   	// #0
  4263c8:	bl	40a0f8 <ferror@plt+0x6088>
  4263cc:	mov	x19, x0
  4263d0:	b	42639c <ferror@plt+0x2232c>
  4263d4:	stp	x29, x30, [sp, #-32]!
  4263d8:	mov	x29, sp
  4263dc:	str	x19, [sp, #16]
  4263e0:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4263e4:	add	x19, x19, #0xf68
  4263e8:	add	x0, x19, #0x68
  4263ec:	bl	427b3c <ferror@plt+0x23acc>
  4263f0:	ldr	x0, [x19, #48]
  4263f4:	cbnz	x0, 4263fc <ferror@plt+0x2238c>
  4263f8:	bl	425db4 <ferror@plt+0x21d44>
  4263fc:	add	x0, x19, #0x68
  426400:	bl	427b64 <ferror@plt+0x23af4>
  426404:	ldr	x0, [x19, #48]
  426408:	ldr	x19, [sp, #16]
  42640c:	ldp	x29, x30, [sp], #32
  426410:	ret
  426414:	stp	x29, x30, [sp, #-48]!
  426418:	mov	x29, sp
  42641c:	stp	x19, x20, [sp, #16]
  426420:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  426424:	add	x20, x20, #0xf68
  426428:	add	x0, x20, #0x68
  42642c:	str	x21, [sp, #32]
  426430:	bl	427b3c <ferror@plt+0x23acc>
  426434:	ldr	x19, [x20, #120]
  426438:	cbnz	x19, 4264a0 <ferror@plt+0x22430>
  42643c:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426440:	add	x0, x0, #0x375
  426444:	bl	40873c <ferror@plt+0x46cc>
  426448:	cbnz	x0, 426480 <ferror@plt+0x22410>
  42644c:	adrp	x19, 46d000 <ferror@plt+0x68f90>
  426450:	bl	425c90 <ferror@plt+0x21c20>
  426454:	add	x19, x19, #0x384
  426458:	cbnz	x0, 4264bc <ferror@plt+0x2244c>
  42645c:	bl	425cf4 <ferror@plt+0x21c84>
  426460:	mov	x21, x0
  426464:	bl	425c60 <ferror@plt+0x21bf0>
  426468:	mov	x1, x0
  42646c:	mov	x2, x19
  426470:	mov	x0, x21
  426474:	mov	x3, #0x0                   	// #0
  426478:	bl	40a0f8 <ferror@plt+0x6088>
  42647c:	b	4264c8 <ferror@plt+0x22458>
  426480:	ldrb	w1, [x0]
  426484:	cbz	w1, 42644c <ferror@plt+0x223dc>
  426488:	bl	41a07c <ferror@plt+0x1600c>
  42648c:	mov	x19, x0
  426490:	cbz	x0, 42644c <ferror@plt+0x223dc>
  426494:	ldrb	w0, [x0]
  426498:	cbz	w0, 42644c <ferror@plt+0x223dc>
  42649c:	str	x19, [x20, #120]
  4264a0:	add	x0, x20, #0x68
  4264a4:	bl	427b64 <ferror@plt+0x23af4>
  4264a8:	mov	x0, x19
  4264ac:	ldp	x19, x20, [sp, #16]
  4264b0:	ldr	x21, [sp, #32]
  4264b4:	ldp	x29, x30, [sp], #48
  4264b8:	ret
  4264bc:	mov	x1, x19
  4264c0:	mov	x2, #0x0                   	// #0
  4264c4:	bl	40a0f8 <ferror@plt+0x6088>
  4264c8:	mov	x19, x0
  4264cc:	b	42649c <ferror@plt+0x2242c>
  4264d0:	stp	x29, x30, [sp, #-32]!
  4264d4:	mov	x29, sp
  4264d8:	stp	x19, x20, [sp, #16]
  4264dc:	dmb	ish
  4264e0:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  4264e4:	add	x19, x19, #0xf68
  4264e8:	ldr	x0, [x19, #128]
  4264ec:	cbnz	x0, 426520 <ferror@plt+0x224b0>
  4264f0:	add	x20, x19, #0x80
  4264f4:	mov	x0, x20
  4264f8:	bl	420d20 <ferror@plt+0x1ccb0>
  4264fc:	cbz	w0, 426520 <ferror@plt+0x224b0>
  426500:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426504:	add	x0, x0, #0x38b
  426508:	bl	403f70 <getenv@plt>
  42650c:	bl	41a07c <ferror@plt+0x1600c>
  426510:	str	x0, [x19, #136]
  426514:	mov	x1, #0x1                   	// #1
  426518:	mov	x0, x20
  42651c:	bl	420dbc <ferror@plt+0x1cd4c>
  426520:	ldr	x0, [x19, #136]
  426524:	cbnz	x0, 426534 <ferror@plt+0x224c4>
  426528:	ldp	x19, x20, [sp, #16]
  42652c:	ldp	x29, x30, [sp], #32
  426530:	b	426414 <ferror@plt+0x223a4>
  426534:	ldp	x19, x20, [sp, #16]
  426538:	ldp	x29, x30, [sp], #32
  42653c:	ret
  426540:	stp	x29, x30, [sp, #-48]!
  426544:	mov	x29, sp
  426548:	stp	x19, x20, [sp, #16]
  42654c:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  426550:	add	x19, x19, #0xf68
  426554:	add	x0, x19, #0x68
  426558:	stp	x21, x22, [sp, #32]
  42655c:	bl	427b3c <ferror@plt+0x23acc>
  426560:	ldr	x22, [x19, #56]
  426564:	cbz	x22, 4265a4 <ferror@plt+0x22534>
  426568:	mov	x0, #0x40                  	// #64
  42656c:	bl	410fec <ferror@plt+0xcf7c>
  426570:	mov	x20, #0x0                   	// #0
  426574:	str	x0, [x19, #56]
  426578:	bl	425e40 <ferror@plt+0x21dd0>
  42657c:	ldr	x0, [x19, #56]
  426580:	ldr	x21, [x22, x20]
  426584:	ldr	x1, [x0, x20]
  426588:	cbnz	x1, 4265b8 <ferror@plt+0x22548>
  42658c:	str	x21, [x0, x20]
  426590:	add	x20, x20, #0x8
  426594:	cmp	x20, #0x40
  426598:	b.ne	42657c <ferror@plt+0x2250c>  // b.any
  42659c:	mov	x0, x22
  4265a0:	bl	4110d0 <ferror@plt+0xd060>
  4265a4:	add	x0, x19, #0x68
  4265a8:	ldp	x19, x20, [sp, #16]
  4265ac:	ldp	x21, x22, [sp, #32]
  4265b0:	ldp	x29, x30, [sp], #48
  4265b4:	b	427b64 <ferror@plt+0x23af4>
  4265b8:	mov	x0, x21
  4265bc:	bl	41d0cc <ferror@plt+0x1905c>
  4265c0:	cbnz	w0, 4265d8 <ferror@plt+0x22568>
  4265c4:	ldr	x0, [x19, #56]
  4265c8:	ldr	x0, [x0, x20]
  4265cc:	bl	4110d0 <ferror@plt+0xd060>
  4265d0:	ldr	x0, [x19, #56]
  4265d4:	b	42658c <ferror@plt+0x2251c>
  4265d8:	mov	x0, x21
  4265dc:	bl	4110d0 <ferror@plt+0xd060>
  4265e0:	b	426590 <ferror@plt+0x22520>
  4265e4:	stp	x29, x30, [sp, #-48]!
  4265e8:	cmp	w0, #0x7
  4265ec:	mov	x29, sp
  4265f0:	stp	x19, x20, [sp, #16]
  4265f4:	str	x21, [sp, #32]
  4265f8:	b.hi	426664 <ferror@plt+0x225f4>  // b.pmore
  4265fc:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  426600:	add	x19, x19, #0xf68
  426604:	mov	w20, w0
  426608:	add	x0, x19, #0x68
  42660c:	bl	427b3c <ferror@plt+0x23acc>
  426610:	ldr	x0, [x19, #56]
  426614:	cbnz	x0, 426650 <ferror@plt+0x225e0>
  426618:	mov	x0, #0x40                  	// #64
  42661c:	bl	410fec <ferror@plt+0xcf7c>
  426620:	str	x0, [x19, #56]
  426624:	bl	425e40 <ferror@plt+0x21dd0>
  426628:	ldr	x0, [x19, #56]
  42662c:	ldr	x0, [x0]
  426630:	cbnz	x0, 426650 <ferror@plt+0x225e0>
  426634:	bl	425c90 <ferror@plt+0x21c20>
  426638:	ldr	x21, [x19, #56]
  42663c:	mov	x2, #0x0                   	// #0
  426640:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426644:	add	x1, x1, #0x3e5
  426648:	bl	40a0f8 <ferror@plt+0x6088>
  42664c:	str	x0, [x21]
  426650:	add	x0, x19, #0x68
  426654:	bl	427b64 <ferror@plt+0x23af4>
  426658:	ldr	x0, [x19, #56]
  42665c:	ldr	x0, [x0, w20, uxtw #3]
  426660:	b	426688 <ferror@plt+0x22618>
  426664:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426668:	add	x1, x1, #0x4f8
  42666c:	add	x1, x1, #0x17
  426670:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  426674:	adrp	x0, 438000 <ferror@plt+0x33f90>
  426678:	add	x2, x2, #0x39b
  42667c:	add	x0, x0, #0x41f
  426680:	bl	412328 <ferror@plt+0xe2b8>
  426684:	mov	x0, #0x0                   	// #0
  426688:	ldp	x19, x20, [sp, #16]
  42668c:	ldr	x21, [sp, #32]
  426690:	ldp	x29, x30, [sp], #48
  426694:	ret
  426698:	stp	x29, x30, [sp, #-32]!
  42669c:	mov	x29, sp
  4266a0:	stp	x19, x20, [sp, #16]
  4266a4:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  4266a8:	add	x20, x20, #0xf68
  4266ac:	add	x0, x20, #0x68
  4266b0:	bl	427b3c <ferror@plt+0x23acc>
  4266b4:	ldr	x19, [x20, #144]
  4266b8:	cbnz	x19, 4266ec <ferror@plt+0x2267c>
  4266bc:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  4266c0:	add	x0, x0, #0x40b
  4266c4:	bl	40873c <ferror@plt+0x46cc>
  4266c8:	cbz	x0, 426704 <ferror@plt+0x22694>
  4266cc:	ldrb	w1, [x0]
  4266d0:	cbz	w1, 426704 <ferror@plt+0x22694>
  4266d4:	mov	w2, #0x0                   	// #0
  4266d8:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4266dc:	add	x1, x1, #0x984
  4266e0:	bl	41b2fc <ferror@plt+0x1728c>
  4266e4:	mov	x19, x0
  4266e8:	str	x0, [x20, #144]
  4266ec:	add	x0, x20, #0x68
  4266f0:	bl	427b64 <ferror@plt+0x23af4>
  4266f4:	mov	x0, x19
  4266f8:	ldp	x19, x20, [sp, #16]
  4266fc:	ldp	x29, x30, [sp], #32
  426700:	ret
  426704:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426708:	add	x0, x0, #0x3ed
  42670c:	b	4266d4 <ferror@plt+0x22664>
  426710:	stp	x29, x30, [sp, #-32]!
  426714:	mov	x29, sp
  426718:	stp	x19, x20, [sp, #16]
  42671c:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  426720:	add	x20, x20, #0xf68
  426724:	add	x0, x20, #0x68
  426728:	bl	427b3c <ferror@plt+0x23acc>
  42672c:	ldr	x19, [x20, #152]
  426730:	cbnz	x19, 426764 <ferror@plt+0x226f4>
  426734:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426738:	add	x0, x0, #0x422
  42673c:	bl	40873c <ferror@plt+0x46cc>
  426740:	cbz	x0, 42677c <ferror@plt+0x2270c>
  426744:	ldrb	w1, [x0]
  426748:	cbz	w1, 42677c <ferror@plt+0x2270c>
  42674c:	mov	w2, #0x0                   	// #0
  426750:	adrp	x1, 435000 <ferror@plt+0x30f90>
  426754:	add	x1, x1, #0x984
  426758:	bl	41b2fc <ferror@plt+0x1728c>
  42675c:	mov	x19, x0
  426760:	str	x0, [x20, #152]
  426764:	add	x0, x20, #0x68
  426768:	bl	427b64 <ferror@plt+0x23af4>
  42676c:	mov	x0, x19
  426770:	ldp	x19, x20, [sp, #16]
  426774:	ldp	x29, x30, [sp], #32
  426778:	ret
  42677c:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426780:	add	x0, x0, #0x419
  426784:	b	42674c <ferror@plt+0x226dc>
  426788:	cbz	x0, 426794 <ferror@plt+0x22724>
  42678c:	str	xzr, [x0]
  426790:	ret
  426794:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426798:	add	x1, x1, #0x4f8
  42679c:	add	x1, x1, #0x2e
  4267a0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4267a4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4267a8:	add	x2, x2, #0x432
  4267ac:	add	x0, x0, #0x41f
  4267b0:	b	412328 <ferror@plt+0xe2b8>
  4267b4:	stp	x29, x30, [sp, #-48]!
  4267b8:	mov	x29, sp
  4267bc:	stp	x19, x20, [sp, #16]
  4267c0:	mov	x19, x0
  4267c4:	mov	x0, #0x0                   	// #0
  4267c8:	str	x21, [sp, #32]
  4267cc:	mov	w21, w1
  4267d0:	bl	41c330 <ferror@plt+0x182c0>
  4267d4:	mov	x20, x0
  4267d8:	tbz	w21, #1, 42699c <ferror@plt+0x2292c>
  4267dc:	cmp	x19, #0x3ff
  4267e0:	b.hi	42682c <ferror@plt+0x227bc>  // b.pmore
  4267e4:	mov	x3, x19
  4267e8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4267ec:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4267f0:	add	x2, x2, #0x44b
  4267f4:	add	x1, x1, #0x454
  4267f8:	adrp	x0, 433000 <ferror@plt+0x2ef90>
  4267fc:	add	x0, x0, #0xe4b
  426800:	bl	40a94c <ferror@plt+0x68dc>
  426804:	mov	w2, w19
  426808:	mov	x1, x0
  42680c:	mov	x0, x20
  426810:	bl	41cfa8 <ferror@plt+0x18f38>
  426814:	mov	x0, x20
  426818:	mov	w1, #0x0                   	// #0
  42681c:	ldp	x19, x20, [sp, #16]
  426820:	ldr	x21, [sp, #32]
  426824:	ldp	x29, x30, [sp], #48
  426828:	b	41be08 <ferror@plt+0x17d98>
  42682c:	mov	x1, #0xfffff               	// #1048575
  426830:	cmp	x19, x1
  426834:	b.hi	4268e0 <ferror@plt+0x22870>  // b.pmore
  426838:	scvtf	d0, x19
  42683c:	mov	x1, #0x3f50000000000000    	// #4562146422526312448
  426840:	fmov	d1, x1
  426844:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426848:	add	x1, x1, #0x45c
  42684c:	fmul	d0, d0, d1
  426850:	bl	41cfa8 <ferror@plt+0x18f38>
  426854:	tbz	w21, #0, 426814 <ferror@plt+0x227a4>
  426858:	cmp	x19, #0x3e7
  42685c:	b.ls	426ab8 <ferror@plt+0x22a48>  // b.plast
  426860:	mov	x0, #0x3e8                 	// #1000
  426864:	udiv	x3, x19, x0
  426868:	msub	x3, x3, x0, x19
  42686c:	add	w3, w3, #0x3e8
  426870:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  426874:	add	x2, x2, #0x4c2
  426878:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  42687c:	adrp	x0, 433000 <ferror@plt+0x2ef90>
  426880:	add	x1, x1, #0x4cb
  426884:	add	x0, x0, #0xe4b
  426888:	bl	40a94c <ferror@plt+0x68dc>
  42688c:	mov	x21, x0
  426890:	mov	x1, x19
  426894:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426898:	add	x0, x0, #0x4d3
  42689c:	bl	41a234 <ferror@plt+0x161c4>
  4268a0:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4268a4:	mov	x19, x0
  4268a8:	add	x1, x1, #0x980
  4268ac:	mov	x0, x20
  4268b0:	bl	41c1d4 <ferror@plt+0x18164>
  4268b4:	mov	x1, x21
  4268b8:	mov	x2, x19
  4268bc:	mov	x0, x20
  4268c0:	bl	41d03c <ferror@plt+0x18fcc>
  4268c4:	mov	x0, x19
  4268c8:	bl	4110d0 <ferror@plt+0xd060>
  4268cc:	mov	x0, x20
  4268d0:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4268d4:	add	x1, x1, #0x8e6
  4268d8:	bl	41c1d4 <ferror@plt+0x18164>
  4268dc:	b	426814 <ferror@plt+0x227a4>
  4268e0:	mov	x1, #0x3fffffff            	// #1073741823
  4268e4:	cmp	x19, x1
  4268e8:	b.hi	426908 <ferror@plt+0x22898>  // b.pmore
  4268ec:	scvtf	d0, x19
  4268f0:	mov	x1, #0x3eb0000000000000    	// #4517110426252607488
  4268f4:	fmov	d1, x1
  4268f8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4268fc:	add	x1, x1, #0x465
  426900:	fmul	d0, d0, d1
  426904:	b	426850 <ferror@plt+0x227e0>
  426908:	mov	x1, #0xffffffffff          	// #1099511627775
  42690c:	cmp	x19, x1
  426910:	b.hi	426930 <ferror@plt+0x228c0>  // b.pmore
  426914:	scvtf	d0, x19
  426918:	mov	x1, #0x3e10000000000000    	// #4472074429978902528
  42691c:	fmov	d1, x1
  426920:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426924:	add	x1, x1, #0x46e
  426928:	fmul	d0, d0, d1
  42692c:	b	426850 <ferror@plt+0x227e0>
  426930:	mov	x1, #0x3ffffffffffff       	// #1125899906842623
  426934:	cmp	x19, x1
  426938:	b.hi	426958 <ferror@plt+0x228e8>  // b.pmore
  42693c:	scvtf	d0, x19
  426940:	mov	x1, #0x3d70000000000000    	// #4427038433705197568
  426944:	fmov	d1, x1
  426948:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  42694c:	add	x1, x1, #0x477
  426950:	fmul	d0, d0, d1
  426954:	b	426850 <ferror@plt+0x227e0>
  426958:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  42695c:	cmp	x19, x1
  426960:	b.hi	426980 <ferror@plt+0x22910>  // b.pmore
  426964:	scvtf	d0, x19
  426968:	mov	x1, #0x3cd0000000000000    	// #4382002437431492608
  42696c:	fmov	d1, x1
  426970:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426974:	add	x1, x1, #0x480
  426978:	fmul	d0, d0, d1
  42697c:	b	426850 <ferror@plt+0x227e0>
  426980:	ucvtf	d0, x19
  426984:	mov	x1, #0x3c30000000000000    	// #4336966441157787648
  426988:	fmov	d1, x1
  42698c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426990:	add	x1, x1, #0x489
  426994:	fmul	d0, d0, d1
  426998:	b	426850 <ferror@plt+0x227e0>
  42699c:	cmp	x19, #0x3e7
  4269a0:	b.ls	4267e4 <ferror@plt+0x22774>  // b.plast
  4269a4:	mov	x1, #0x423f                	// #16959
  4269a8:	movk	x1, #0xf, lsl #16
  4269ac:	cmp	x19, x1
  4269b0:	b.hi	4269d4 <ferror@plt+0x22964>  // b.pmore
  4269b4:	scvtf	d0, x19
  4269b8:	mov	x1, #0x400000000000        	// #70368744177664
  4269bc:	movk	x1, #0x408f, lsl #48
  4269c0:	fmov	d1, x1
  4269c4:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4269c8:	add	x1, x1, #0x492
  4269cc:	fdiv	d0, d0, d1
  4269d0:	b	426850 <ferror@plt+0x227e0>
  4269d4:	mov	x1, #0xc9ff                	// #51711
  4269d8:	movk	x1, #0x3b9a, lsl #16
  4269dc:	cmp	x19, x1
  4269e0:	b.hi	426a04 <ferror@plt+0x22994>  // b.pmore
  4269e4:	scvtf	d0, x19
  4269e8:	mov	x1, #0x848000000000        	// #145685290680320
  4269ec:	movk	x1, #0x412e, lsl #48
  4269f0:	fmov	d1, x1
  4269f4:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4269f8:	add	x1, x1, #0x49a
  4269fc:	fdiv	d0, d0, d1
  426a00:	b	426850 <ferror@plt+0x227e0>
  426a04:	mov	x1, #0xfff                 	// #4095
  426a08:	movk	x1, #0xd4a5, lsl #16
  426a0c:	movk	x1, #0xe8, lsl #32
  426a10:	cmp	x19, x1
  426a14:	b.hi	426a38 <ferror@plt+0x229c8>  // b.pmore
  426a18:	scvtf	d0, x19
  426a1c:	mov	x1, #0xcd6500000000        	// #225833675390976
  426a20:	movk	x1, #0x41cd, lsl #48
  426a24:	fmov	d1, x1
  426a28:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426a2c:	add	x1, x1, #0x4a2
  426a30:	fdiv	d0, d0, d1
  426a34:	b	426850 <ferror@plt+0x227e0>
  426a38:	mov	x1, #0x7fff                	// #32767
  426a3c:	movk	x1, #0xa4c6, lsl #16
  426a40:	movk	x1, #0x8d7e, lsl #32
  426a44:	movk	x1, #0x3, lsl #48
  426a48:	cmp	x19, x1
  426a4c:	b.hi	426a6c <ferror@plt+0x229fc>  // b.pmore
  426a50:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426a54:	scvtf	d0, x19
  426a58:	ldr	d1, [x1, #1248]
  426a5c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426a60:	add	x1, x1, #0x4aa
  426a64:	fdiv	d0, d0, d1
  426a68:	b	426850 <ferror@plt+0x227e0>
  426a6c:	mov	x1, #0xffffffffa763ffff    	// #-1486618625
  426a70:	movk	x1, #0xb6b3, lsl #32
  426a74:	movk	x1, #0xde0, lsl #48
  426a78:	cmp	x19, x1
  426a7c:	b.hi	426a9c <ferror@plt+0x22a2c>  // b.pmore
  426a80:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426a84:	scvtf	d0, x19
  426a88:	ldr	d1, [x1, #1256]
  426a8c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426a90:	add	x1, x1, #0x4b2
  426a94:	fdiv	d0, d0, d1
  426a98:	b	426850 <ferror@plt+0x227e0>
  426a9c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426aa0:	ucvtf	d0, x19
  426aa4:	ldr	d1, [x1, #1264]
  426aa8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426aac:	add	x1, x1, #0x4ba
  426ab0:	fdiv	d0, d0, d1
  426ab4:	b	426850 <ferror@plt+0x227e0>
  426ab8:	mov	w3, w19
  426abc:	b	426870 <ferror@plt+0x22800>
  426ac0:	mov	w1, #0x0                   	// #0
  426ac4:	b	4267b4 <ferror@plt+0x22744>
  426ac8:	stp	x29, x30, [sp, #-32]!
  426acc:	cmp	x0, #0x3ff
  426ad0:	mov	x29, sp
  426ad4:	str	x19, [sp, #16]
  426ad8:	mov	x19, x0
  426adc:	b.gt	426b10 <ferror@plt+0x22aa0>
  426ae0:	mov	w3, w0
  426ae4:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  426ae8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426aec:	add	x2, x2, #0x44b
  426af0:	add	x1, x1, #0x454
  426af4:	adrp	x0, 433000 <ferror@plt+0x2ef90>
  426af8:	add	x0, x0, #0xe4b
  426afc:	bl	40a94c <ferror@plt+0x68dc>
  426b00:	mov	w1, w19
  426b04:	ldr	x19, [sp, #16]
  426b08:	ldp	x29, x30, [sp], #32
  426b0c:	b	41a234 <ferror@plt+0x161c4>
  426b10:	scvtf	d0, x0
  426b14:	mov	x0, #0xfffff               	// #1048575
  426b18:	cmp	x19, x0
  426b1c:	b.gt	426b40 <ferror@plt+0x22ad0>
  426b20:	mov	x0, #0x3f50000000000000    	// #4562146422526312448
  426b24:	fmov	d1, x0
  426b28:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426b2c:	add	x0, x0, #0x4d8
  426b30:	fmul	d0, d0, d1
  426b34:	ldr	x19, [sp, #16]
  426b38:	ldp	x29, x30, [sp], #32
  426b3c:	b	41a234 <ferror@plt+0x161c4>
  426b40:	mov	x0, #0x3fffffff            	// #1073741823
  426b44:	cmp	x19, x0
  426b48:	b.gt	426b64 <ferror@plt+0x22af4>
  426b4c:	mov	x0, #0x3eb0000000000000    	// #4517110426252607488
  426b50:	fmov	d1, x0
  426b54:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426b58:	add	x0, x0, #0x49a
  426b5c:	fmul	d0, d0, d1
  426b60:	b	426b34 <ferror@plt+0x22ac4>
  426b64:	mov	x0, #0xffffffffff          	// #1099511627775
  426b68:	cmp	x19, x0
  426b6c:	b.gt	426b88 <ferror@plt+0x22b18>
  426b70:	mov	x0, #0x3e10000000000000    	// #4472074429978902528
  426b74:	fmov	d1, x0
  426b78:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426b7c:	add	x0, x0, #0x4a2
  426b80:	fmul	d0, d0, d1
  426b84:	b	426b34 <ferror@plt+0x22ac4>
  426b88:	mov	x0, #0x3ffffffffffff       	// #1125899906842623
  426b8c:	cmp	x19, x0
  426b90:	b.gt	426bac <ferror@plt+0x22b3c>
  426b94:	mov	x0, #0x3d70000000000000    	// #4427038433705197568
  426b98:	fmov	d1, x0
  426b9c:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426ba0:	add	x0, x0, #0x4aa
  426ba4:	fmul	d0, d0, d1
  426ba8:	b	426b34 <ferror@plt+0x22ac4>
  426bac:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  426bb0:	cmp	x19, x0
  426bb4:	b.gt	426bd0 <ferror@plt+0x22b60>
  426bb8:	mov	x0, #0x3cd0000000000000    	// #4382002437431492608
  426bbc:	fmov	d1, x0
  426bc0:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426bc4:	add	x0, x0, #0x4b2
  426bc8:	fmul	d0, d0, d1
  426bcc:	b	426b34 <ferror@plt+0x22ac4>
  426bd0:	mov	x0, #0x3c30000000000000    	// #4336966441157787648
  426bd4:	fmov	d1, x0
  426bd8:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  426bdc:	add	x0, x0, #0x4ba
  426be0:	fmul	d0, d0, d1
  426be4:	b	426b34 <ferror@plt+0x22ac4>
  426be8:	stp	x29, x30, [sp, #-64]!
  426bec:	mov	x29, sp
  426bf0:	str	x19, [sp, #16]
  426bf4:	dmb	ish
  426bf8:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  426bfc:	add	x19, x19, #0xf68
  426c00:	ldr	x0, [x19, #160]
  426c04:	cbnz	x0, 426c90 <ferror@plt+0x22c20>
  426c08:	add	x0, x19, #0xa0
  426c0c:	bl	420d20 <ferror@plt+0x1ccb0>
  426c10:	cbz	w0, 426c90 <ferror@plt+0x22c20>
  426c14:	add	x2, sp, #0x30
  426c18:	add	x1, sp, #0x2c
  426c1c:	add	x0, sp, #0x28
  426c20:	bl	403630 <getresuid@plt>
  426c24:	cbz	w0, 426ca0 <ferror@plt+0x22c30>
  426c28:	bl	4036a0 <getuid@plt>
  426c2c:	str	w0, [sp, #40]
  426c30:	str	w0, [sp, #48]
  426c34:	bl	403c80 <getgid@plt>
  426c38:	str	w0, [sp, #52]
  426c3c:	str	w0, [sp, #60]
  426c40:	bl	403600 <geteuid@plt>
  426c44:	str	w0, [sp, #44]
  426c48:	bl	4035e0 <getegid@plt>
  426c4c:	str	w0, [sp, #56]
  426c50:	ldp	w0, w1, [sp, #40]
  426c54:	cmp	w0, w1
  426c58:	b.ne	426cb8 <ferror@plt+0x22c48>  // b.any
  426c5c:	ldr	w1, [sp, #48]
  426c60:	cmp	w0, w1
  426c64:	b.ne	426cb8 <ferror@plt+0x22c48>  // b.any
  426c68:	ldp	w0, w1, [sp, #52]
  426c6c:	cmp	w0, w1
  426c70:	b.ne	426cb8 <ferror@plt+0x22c48>  // b.any
  426c74:	ldr	w1, [sp, #60]
  426c78:	cmp	w1, w0
  426c7c:	cset	w0, ne  // ne = any
  426c80:	mov	x1, #0x1                   	// #1
  426c84:	str	w0, [x19, #168]
  426c88:	add	x0, x19, #0xa0
  426c8c:	bl	420dbc <ferror@plt+0x1cd4c>
  426c90:	ldr	w0, [x19, #168]
  426c94:	ldr	x19, [sp, #16]
  426c98:	ldp	x29, x30, [sp], #64
  426c9c:	ret
  426ca0:	add	x2, sp, #0x3c
  426ca4:	add	x1, sp, #0x38
  426ca8:	add	x0, sp, #0x34
  426cac:	bl	403e40 <getresgid@plt>
  426cb0:	cbnz	w0, 426c28 <ferror@plt+0x22bb8>
  426cb4:	b	426c50 <ferror@plt+0x22be0>
  426cb8:	mov	w0, #0x1                   	// #1
  426cbc:	b	426c80 <ferror@plt+0x22c10>
  426cc0:	stp	x29, x30, [sp, #-48]!
  426cc4:	mov	x0, #0x8                   	// #8
  426cc8:	mov	x29, sp
  426ccc:	str	x19, [sp, #16]
  426cd0:	str	xzr, [sp, #40]
  426cd4:	bl	418f40 <ferror@plt+0x14ed0>
  426cd8:	mov	x19, x0
  426cdc:	mov	w1, #0x800                 	// #2048
  426ce0:	movk	w1, #0x8, lsl #16
  426ce4:	mov	w0, #0x0                   	// #0
  426ce8:	bl	403b20 <eventfd@plt>
  426cec:	cmn	w0, #0x1
  426cf0:	str	w0, [x19]
  426cf4:	b.eq	426d10 <ferror@plt+0x22ca0>  // b.none
  426cf8:	mov	w0, #0xffffffff            	// #-1
  426cfc:	str	w0, [x19, #4]
  426d00:	mov	x0, x19
  426d04:	ldr	x19, [sp, #16]
  426d08:	ldp	x29, x30, [sp], #48
  426d0c:	ret
  426d10:	add	x2, sp, #0x28
  426d14:	mov	x0, x19
  426d18:	mov	w1, #0x1                   	// #1
  426d1c:	bl	42738c <ferror@plt+0x2331c>
  426d20:	cbnz	w0, 426d48 <ferror@plt+0x22cd8>
  426d24:	ldr	x0, [sp, #40]
  426d28:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  426d2c:	mov	w1, #0x4                   	// #4
  426d30:	add	x2, x2, #0x538
  426d34:	ldr	x3, [x0, #8]
  426d38:	adrp	x0, 438000 <ferror@plt+0x33f90>
  426d3c:	add	x0, x0, #0x41f
  426d40:	bl	4122b4 <ferror@plt+0xe244>
  426d44:	b	426d44 <ferror@plt+0x22cd4>
  426d48:	ldr	w0, [x19]
  426d4c:	add	x2, sp, #0x28
  426d50:	mov	w1, #0x1                   	// #1
  426d54:	bl	427498 <ferror@plt+0x23428>
  426d58:	cbnz	w0, 426d80 <ferror@plt+0x22d10>
  426d5c:	ldr	x0, [sp, #40]
  426d60:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  426d64:	mov	w1, #0x4                   	// #4
  426d68:	add	x2, x2, #0x558
  426d6c:	ldr	x3, [x0, #8]
  426d70:	adrp	x0, 438000 <ferror@plt+0x33f90>
  426d74:	add	x0, x0, #0x41f
  426d78:	bl	4122b4 <ferror@plt+0xe244>
  426d7c:	b	426d7c <ferror@plt+0x22d0c>
  426d80:	ldr	w0, [x19, #4]
  426d84:	add	x2, sp, #0x28
  426d88:	mov	w1, #0x1                   	// #1
  426d8c:	bl	427498 <ferror@plt+0x23428>
  426d90:	cbz	w0, 426d5c <ferror@plt+0x22cec>
  426d94:	b	426d00 <ferror@plt+0x22c90>
  426d98:	ldr	w0, [x0]
  426d9c:	str	w0, [x1]
  426da0:	mov	w0, #0x1                   	// #1
  426da4:	strh	w0, [x1, #4]
  426da8:	ret
  426dac:	stp	x29, x30, [sp, #-48]!
  426db0:	mov	x29, sp
  426db4:	str	x19, [sp, #16]
  426db8:	mov	x19, x0
  426dbc:	ldr	w0, [x19]
  426dc0:	add	x1, sp, #0x20
  426dc4:	mov	x2, #0x10                  	// #16
  426dc8:	bl	403e20 <read@plt>
  426dcc:	cmp	x0, #0x10
  426dd0:	b.eq	426dbc <ferror@plt+0x22d4c>  // b.none
  426dd4:	ldr	x19, [sp, #16]
  426dd8:	ldp	x29, x30, [sp], #48
  426ddc:	ret
  426de0:	stp	x29, x30, [sp, #-48]!
  426de4:	mov	x29, sp
  426de8:	str	x19, [sp, #16]
  426dec:	mov	x19, x0
  426df0:	mov	x0, #0x1                   	// #1
  426df4:	str	x0, [sp, #40]
  426df8:	ldr	w0, [x19, #4]
  426dfc:	cmn	w0, #0x1
  426e00:	b.ne	426e38 <ferror@plt+0x22dc8>  // b.any
  426e04:	ldr	w0, [x19]
  426e08:	add	x1, sp, #0x28
  426e0c:	mov	x2, #0x8                   	// #8
  426e10:	bl	403af0 <write@plt>
  426e14:	cmn	w0, #0x1
  426e18:	b.ne	426e2c <ferror@plt+0x22dbc>  // b.any
  426e1c:	bl	403f60 <__errno_location@plt>
  426e20:	ldr	w0, [x0]
  426e24:	cmp	w0, #0x4
  426e28:	b.eq	426e04 <ferror@plt+0x22d94>  // b.none
  426e2c:	ldr	x19, [sp, #16]
  426e30:	ldp	x29, x30, [sp], #48
  426e34:	ret
  426e38:	ldr	w0, [x19, #4]
  426e3c:	add	x1, sp, #0x28
  426e40:	mov	x2, #0x1                   	// #1
  426e44:	bl	403af0 <write@plt>
  426e48:	cmn	w0, #0x1
  426e4c:	b.ne	426e2c <ferror@plt+0x22dbc>  // b.any
  426e50:	bl	403f60 <__errno_location@plt>
  426e54:	ldr	w0, [x0]
  426e58:	cmp	w0, #0x4
  426e5c:	b.ne	426e2c <ferror@plt+0x22dbc>  // b.any
  426e60:	b	426e38 <ferror@plt+0x22dc8>
  426e64:	stp	x29, x30, [sp, #-32]!
  426e68:	mov	x29, sp
  426e6c:	str	x19, [sp, #16]
  426e70:	mov	x19, x0
  426e74:	ldr	w0, [x0]
  426e78:	bl	403a90 <close@plt>
  426e7c:	ldr	w0, [x19, #4]
  426e80:	cmn	w0, #0x1
  426e84:	b.eq	426e8c <ferror@plt+0x22e1c>  // b.none
  426e88:	bl	403a90 <close@plt>
  426e8c:	mov	x1, x19
  426e90:	mov	x0, #0x8                   	// #8
  426e94:	ldr	x19, [sp, #16]
  426e98:	ldp	x29, x30, [sp], #32
  426e9c:	b	419388 <ferror@plt+0x15318>
  426ea0:	stp	x29, x30, [sp, #-48]!
  426ea4:	mov	x29, sp
  426ea8:	cbz	x0, 426ecc <ferror@plt+0x22e5c>
  426eac:	ldp	x2, x3, [x1]
  426eb0:	stp	x2, x3, [sp, #16]
  426eb4:	ldp	x2, x3, [x1, #16]
  426eb8:	add	x1, sp, #0x10
  426ebc:	stp	x2, x3, [sp, #32]
  426ec0:	bl	403e90 <vprintf@plt>
  426ec4:	ldp	x29, x30, [sp], #48
  426ec8:	ret
  426ecc:	adrp	x2, 432000 <ferror@plt+0x2df90>
  426ed0:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426ed4:	add	x2, x2, #0xa9c
  426ed8:	add	x1, x1, #0x599
  426edc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  426ee0:	add	x0, x0, #0x41f
  426ee4:	bl	412328 <ferror@plt+0xe2b8>
  426ee8:	mov	w0, #0xffffffff            	// #-1
  426eec:	b	426ec4 <ferror@plt+0x22e54>
  426ef0:	stp	x29, x30, [sp, #-272]!
  426ef4:	mov	x29, sp
  426ef8:	stp	x1, x2, [sp, #216]
  426efc:	add	x1, sp, #0x110
  426f00:	stp	x1, x1, [sp, #48]
  426f04:	add	x1, sp, #0xd0
  426f08:	str	x1, [sp, #64]
  426f0c:	mov	w1, #0xffffffc8            	// #-56
  426f10:	str	w1, [sp, #72]
  426f14:	mov	w1, #0xffffff80            	// #-128
  426f18:	str	w1, [sp, #76]
  426f1c:	add	x1, sp, #0x10
  426f20:	stp	x3, x4, [sp, #232]
  426f24:	ldp	x2, x3, [sp, #48]
  426f28:	stp	x2, x3, [sp, #16]
  426f2c:	ldp	x2, x3, [sp, #64]
  426f30:	stp	x2, x3, [sp, #32]
  426f34:	str	q0, [sp, #80]
  426f38:	str	q1, [sp, #96]
  426f3c:	str	q2, [sp, #112]
  426f40:	str	q3, [sp, #128]
  426f44:	str	q4, [sp, #144]
  426f48:	str	q5, [sp, #160]
  426f4c:	str	q6, [sp, #176]
  426f50:	str	q7, [sp, #192]
  426f54:	stp	x5, x6, [sp, #248]
  426f58:	str	x7, [sp, #264]
  426f5c:	bl	426ea0 <ferror@plt+0x22e30>
  426f60:	ldp	x29, x30, [sp], #272
  426f64:	ret
  426f68:	stp	x29, x30, [sp, #-48]!
  426f6c:	mov	x29, sp
  426f70:	cbz	x1, 426f94 <ferror@plt+0x22f24>
  426f74:	ldp	x4, x5, [x2]
  426f78:	stp	x4, x5, [sp, #16]
  426f7c:	ldp	x2, x3, [x2, #16]
  426f80:	stp	x2, x3, [sp, #32]
  426f84:	add	x2, sp, #0x10
  426f88:	bl	403f30 <vfprintf@plt>
  426f8c:	ldp	x29, x30, [sp], #48
  426f90:	ret
  426f94:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  426f98:	add	x1, x1, #0x599
  426f9c:	add	x1, x1, #0xa
  426fa0:	adrp	x2, 432000 <ferror@plt+0x2df90>
  426fa4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  426fa8:	add	x2, x2, #0xa9c
  426fac:	add	x0, x0, #0x41f
  426fb0:	bl	412328 <ferror@plt+0xe2b8>
  426fb4:	mov	w0, #0xffffffff            	// #-1
  426fb8:	b	426f8c <ferror@plt+0x22f1c>
  426fbc:	stp	x29, x30, [sp, #-256]!
  426fc0:	mov	x29, sp
  426fc4:	stp	x2, x3, [sp, #208]
  426fc8:	add	x2, sp, #0x100
  426fcc:	stp	x2, x2, [sp, #48]
  426fd0:	add	x2, sp, #0xd0
  426fd4:	str	x2, [sp, #64]
  426fd8:	mov	w2, #0xffffffd0            	// #-48
  426fdc:	str	w2, [sp, #72]
  426fe0:	mov	w2, #0xffffff80            	// #-128
  426fe4:	str	w2, [sp, #76]
  426fe8:	ldp	x2, x3, [sp, #48]
  426fec:	stp	x2, x3, [sp, #16]
  426ff0:	ldp	x2, x3, [sp, #64]
  426ff4:	stp	x2, x3, [sp, #32]
  426ff8:	add	x2, sp, #0x10
  426ffc:	str	q0, [sp, #80]
  427000:	str	q1, [sp, #96]
  427004:	str	q2, [sp, #112]
  427008:	str	q3, [sp, #128]
  42700c:	str	q4, [sp, #144]
  427010:	str	q5, [sp, #160]
  427014:	str	q6, [sp, #176]
  427018:	str	q7, [sp, #192]
  42701c:	stp	x4, x5, [sp, #224]
  427020:	stp	x6, x7, [sp, #240]
  427024:	bl	426f68 <ferror@plt+0x22ef8>
  427028:	ldp	x29, x30, [sp], #256
  42702c:	ret
  427030:	stp	x29, x30, [sp, #-48]!
  427034:	mov	x29, sp
  427038:	cbz	x0, 42704c <ferror@plt+0x22fdc>
  42703c:	cbnz	x1, 427078 <ferror@plt+0x23008>
  427040:	adrp	x2, 432000 <ferror@plt+0x2df90>
  427044:	add	x2, x2, #0xa9c
  427048:	b	427054 <ferror@plt+0x22fe4>
  42704c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  427050:	add	x2, x2, #0x58a
  427054:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427058:	add	x1, x1, #0x599
  42705c:	add	x1, x1, #0x15
  427060:	adrp	x0, 438000 <ferror@plt+0x33f90>
  427064:	add	x0, x0, #0x41f
  427068:	bl	412328 <ferror@plt+0xe2b8>
  42706c:	mov	w0, #0xffffffff            	// #-1
  427070:	ldp	x29, x30, [sp], #48
  427074:	ret
  427078:	ldp	x4, x5, [x2]
  42707c:	stp	x4, x5, [sp, #16]
  427080:	ldp	x2, x3, [x2, #16]
  427084:	stp	x2, x3, [sp, #32]
  427088:	add	x2, sp, #0x10
  42708c:	bl	403e00 <vsprintf@plt>
  427090:	b	427070 <ferror@plt+0x23000>
  427094:	stp	x29, x30, [sp, #-256]!
  427098:	mov	x29, sp
  42709c:	stp	x2, x3, [sp, #208]
  4270a0:	add	x2, sp, #0x100
  4270a4:	stp	x2, x2, [sp, #48]
  4270a8:	add	x2, sp, #0xd0
  4270ac:	str	x2, [sp, #64]
  4270b0:	mov	w2, #0xffffffd0            	// #-48
  4270b4:	str	w2, [sp, #72]
  4270b8:	mov	w2, #0xffffff80            	// #-128
  4270bc:	str	w2, [sp, #76]
  4270c0:	ldp	x2, x3, [sp, #48]
  4270c4:	stp	x2, x3, [sp, #16]
  4270c8:	ldp	x2, x3, [sp, #64]
  4270cc:	stp	x2, x3, [sp, #32]
  4270d0:	add	x2, sp, #0x10
  4270d4:	str	q0, [sp, #80]
  4270d8:	str	q1, [sp, #96]
  4270dc:	str	q2, [sp, #112]
  4270e0:	str	q3, [sp, #128]
  4270e4:	str	q4, [sp, #144]
  4270e8:	str	q5, [sp, #160]
  4270ec:	str	q6, [sp, #176]
  4270f0:	str	q7, [sp, #192]
  4270f4:	stp	x4, x5, [sp, #224]
  4270f8:	stp	x6, x7, [sp, #240]
  4270fc:	bl	427030 <ferror@plt+0x22fc0>
  427100:	ldp	x29, x30, [sp], #256
  427104:	ret
  427108:	stp	x29, x30, [sp, #-48]!
  42710c:	cmp	x1, #0x0
  427110:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  427114:	mov	x29, sp
  427118:	b.eq	42712c <ferror@plt+0x230bc>  // b.none
  42711c:	cbnz	x2, 427158 <ferror@plt+0x230e8>
  427120:	adrp	x2, 432000 <ferror@plt+0x2df90>
  427124:	add	x2, x2, #0xa9c
  427128:	b	427134 <ferror@plt+0x230c4>
  42712c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  427130:	add	x2, x2, #0x580
  427134:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427138:	add	x1, x1, #0x599
  42713c:	add	x1, x1, #0x20
  427140:	adrp	x0, 438000 <ferror@plt+0x33f90>
  427144:	add	x0, x0, #0x41f
  427148:	bl	412328 <ferror@plt+0xe2b8>
  42714c:	mov	w0, #0xffffffff            	// #-1
  427150:	ldp	x29, x30, [sp], #48
  427154:	ret
  427158:	ldp	x4, x5, [x3]
  42715c:	stp	x4, x5, [sp, #16]
  427160:	ldp	x4, x5, [x3, #16]
  427164:	add	x3, sp, #0x10
  427168:	stp	x4, x5, [sp, #32]
  42716c:	bl	403ed0 <vsnprintf@plt>
  427170:	b	427150 <ferror@plt+0x230e0>
  427174:	stp	x29, x30, [sp, #-256]!
  427178:	mov	x29, sp
  42717c:	stp	x3, x4, [sp, #216]
  427180:	add	x3, sp, #0x100
  427184:	stp	x3, x3, [sp, #48]
  427188:	add	x3, sp, #0xd0
  42718c:	str	x3, [sp, #64]
  427190:	mov	w3, #0xffffffd8            	// #-40
  427194:	str	w3, [sp, #72]
  427198:	mov	w3, #0xffffff80            	// #-128
  42719c:	str	w3, [sp, #76]
  4271a0:	add	x3, sp, #0x10
  4271a4:	stp	x5, x6, [sp, #232]
  4271a8:	ldp	x4, x5, [sp, #48]
  4271ac:	stp	x4, x5, [sp, #16]
  4271b0:	ldp	x4, x5, [sp, #64]
  4271b4:	stp	x4, x5, [sp, #32]
  4271b8:	str	q0, [sp, #80]
  4271bc:	str	q1, [sp, #96]
  4271c0:	str	q2, [sp, #112]
  4271c4:	str	q3, [sp, #128]
  4271c8:	str	q4, [sp, #144]
  4271cc:	str	q5, [sp, #160]
  4271d0:	str	q6, [sp, #176]
  4271d4:	str	q7, [sp, #192]
  4271d8:	str	x7, [sp, #248]
  4271dc:	bl	427108 <ferror@plt+0x23098>
  4271e0:	ldp	x29, x30, [sp], #256
  4271e4:	ret
  4271e8:	stp	x29, x30, [sp, #-80]!
  4271ec:	mov	x29, sp
  4271f0:	stp	x19, x20, [sp, #16]
  4271f4:	str	x21, [sp, #32]
  4271f8:	cbz	x0, 427248 <ferror@plt+0x231d8>
  4271fc:	ldp	x4, x5, [x2]
  427200:	stp	x4, x5, [sp, #48]
  427204:	mov	x19, x0
  427208:	ldp	x2, x3, [x2, #16]
  42720c:	stp	x2, x3, [sp, #64]
  427210:	add	x2, sp, #0x30
  427214:	bl	403ce0 <vasprintf@plt>
  427218:	mov	w20, w0
  42721c:	tbnz	w0, #31, 427280 <ferror@plt+0x23210>
  427220:	bl	4112f0 <ferror@plt+0xd280>
  427224:	cbnz	w0, 42726c <ferror@plt+0x231fc>
  427228:	ldr	x0, [x19]
  42722c:	sxtw	x1, w20
  427230:	bl	41a118 <ferror@plt+0x160a8>
  427234:	mov	x21, x0
  427238:	ldr	x0, [x19]
  42723c:	bl	403c60 <free@plt>
  427240:	str	x21, [x19]
  427244:	b	42726c <ferror@plt+0x231fc>
  427248:	mov	w20, #0xffffffff            	// #-1
  42724c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427250:	add	x1, x1, #0x599
  427254:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  427258:	add	x1, x1, #0x2c
  42725c:	add	x2, x2, #0x58a
  427260:	adrp	x0, 438000 <ferror@plt+0x33f90>
  427264:	add	x0, x0, #0x41f
  427268:	bl	412328 <ferror@plt+0xe2b8>
  42726c:	mov	w0, w20
  427270:	ldp	x19, x20, [sp, #16]
  427274:	ldr	x21, [sp, #32]
  427278:	ldp	x29, x30, [sp], #80
  42727c:	ret
  427280:	str	xzr, [x19]
  427284:	b	42726c <ferror@plt+0x231fc>
  427288:	stp	x29, x30, [sp, #-48]!
  42728c:	mov	x29, sp
  427290:	stp	x19, x20, [sp, #16]
  427294:	str	x21, [sp, #32]
  427298:	cbz	x1, 4272d0 <ferror@plt+0x23260>
  42729c:	mov	x19, x1
  4272a0:	ldr	w21, [x0, #96]
  4272a4:	ldr	x1, [x0, #104]
  4272a8:	mov	x20, x2
  4272ac:	bl	40e9f8 <ferror@plt+0xa988>
  4272b0:	mov	w1, w0
  4272b4:	mov	x2, x20
  4272b8:	mov	w0, w21
  4272bc:	mov	x16, x19
  4272c0:	ldp	x19, x20, [sp, #16]
  4272c4:	ldr	x21, [sp, #32]
  4272c8:	ldp	x29, x30, [sp], #48
  4272cc:	br	x16
  4272d0:	mov	w1, #0x10                  	// #16
  4272d4:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4272d8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4272dc:	add	x2, x2, #0x5d1
  4272e0:	add	x0, x0, #0x41f
  4272e4:	bl	4122b4 <ferror@plt+0xe244>
  4272e8:	mov	w0, #0x0                   	// #0
  4272ec:	ldp	x19, x20, [sp, #16]
  4272f0:	ldr	x21, [sp, #32]
  4272f4:	ldp	x29, x30, [sp], #48
  4272f8:	ret
  4272fc:	stp	x29, x30, [sp, #-32]!
  427300:	mov	x29, sp
  427304:	str	x19, [sp, #16]
  427308:	adrp	x19, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42730c:	ldr	w0, [x19, #20]
  427310:	cbnz	w0, 427324 <ferror@plt+0x232b4>
  427314:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  427318:	add	x0, x0, #0x622
  42731c:	bl	415d88 <ferror@plt+0x11d18>
  427320:	str	w0, [x19, #20]
  427324:	ldr	w0, [x19, #20]
  427328:	ldr	x19, [sp, #16]
  42732c:	ldp	x29, x30, [sp], #32
  427330:	ret
  427334:	stp	x29, x30, [sp, #-48]!
  427338:	mov	x29, sp
  42733c:	stp	x19, x20, [sp, #16]
  427340:	mov	w19, w1
  427344:	mov	x20, x0
  427348:	str	x21, [sp, #32]
  42734c:	bl	4272fc <ferror@plt+0x2328c>
  427350:	mov	w21, w0
  427354:	mov	w0, w19
  427358:	bl	41a5ec <ferror@plt+0x1657c>
  42735c:	mov	x3, x0
  427360:	mov	w1, w21
  427364:	mov	x0, x20
  427368:	mov	w2, #0x0                   	// #0
  42736c:	bl	408dbc <ferror@plt+0x4d4c>
  427370:	bl	403f60 <__errno_location@plt>
  427374:	ldr	x21, [sp, #32]
  427378:	str	w19, [x0]
  42737c:	mov	w0, #0x0                   	// #0
  427380:	ldp	x19, x20, [sp, #16]
  427384:	ldp	x29, x30, [sp], #48
  427388:	ret
  42738c:	stp	x29, x30, [sp, #-48]!
  427390:	tst	w1, #0xfffffffe
  427394:	mov	x29, sp
  427398:	stp	x19, x20, [sp, #16]
  42739c:	str	x21, [sp, #32]
  4273a0:	mov	w21, w1
  4273a4:	b.ne	4273e8 <ferror@plt+0x23378>  // b.any
  4273a8:	and	w1, w1, #0x1
  4273ac:	mov	x19, x0
  4273b0:	mov	x20, x2
  4273b4:	lsl	w1, w1, #19
  4273b8:	bl	403b70 <pipe2@plt>
  4273bc:	cmn	w0, #0x1
  4273c0:	b.ne	427418 <ferror@plt+0x233a8>  // b.any
  4273c4:	bl	403f60 <__errno_location@plt>
  4273c8:	ldr	w1, [x0]
  4273cc:	cmp	w1, #0x26
  4273d0:	b.eq	427424 <ferror@plt+0x233b4>  // b.none
  4273d4:	mov	x0, x20
  4273d8:	ldp	x19, x20, [sp, #16]
  4273dc:	ldr	x21, [sp, #32]
  4273e0:	ldp	x29, x30, [sp], #48
  4273e4:	b	427334 <ferror@plt+0x232c4>
  4273e8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4273ec:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4273f0:	add	x2, x2, #0x635
  4273f4:	add	x1, x1, #0x6b9
  4273f8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4273fc:	add	x0, x0, #0x41f
  427400:	bl	412328 <ferror@plt+0xe2b8>
  427404:	mov	w0, #0x0                   	// #0
  427408:	ldp	x19, x20, [sp, #16]
  42740c:	ldr	x21, [sp, #32]
  427410:	ldp	x29, x30, [sp], #48
  427414:	ret
  427418:	cbnz	w0, 427424 <ferror@plt+0x233b4>
  42741c:	mov	w0, #0x1                   	// #1
  427420:	b	427408 <ferror@plt+0x23398>
  427424:	mov	x0, x19
  427428:	bl	4036b0 <pipe@plt>
  42742c:	cmn	w0, #0x1
  427430:	b.ne	427440 <ferror@plt+0x233d0>  // b.any
  427434:	bl	403f60 <__errno_location@plt>
  427438:	ldr	w1, [x0]
  42743c:	b	4273d4 <ferror@plt+0x23364>
  427440:	cbz	w21, 42741c <ferror@plt+0x233ac>
  427444:	ldr	w0, [x19]
  427448:	mov	w2, #0x1                   	// #1
  42744c:	mov	w1, #0x2                   	// #2
  427450:	bl	403d70 <fcntl@plt>
  427454:	cmn	w0, #0x1
  427458:	b.ne	42747c <ferror@plt+0x2340c>  // b.any
  42745c:	bl	403f60 <__errno_location@plt>
  427460:	ldr	w21, [x0]
  427464:	ldr	w0, [x19]
  427468:	bl	403a90 <close@plt>
  42746c:	ldr	w0, [x19, #4]
  427470:	bl	403a90 <close@plt>
  427474:	mov	w1, w21
  427478:	b	4273d4 <ferror@plt+0x23364>
  42747c:	ldr	w0, [x19, #4]
  427480:	mov	w2, #0x1                   	// #1
  427484:	mov	w1, #0x2                   	// #2
  427488:	bl	403d70 <fcntl@plt>
  42748c:	cmn	w0, #0x1
  427490:	b.ne	42741c <ferror@plt+0x233ac>  // b.any
  427494:	b	42745c <ferror@plt+0x233ec>
  427498:	stp	x29, x30, [sp, #-48]!
  42749c:	mov	x29, sp
  4274a0:	stp	x19, x20, [sp, #16]
  4274a4:	mov	w20, w0
  4274a8:	mov	x19, x2
  4274ac:	str	x21, [sp, #32]
  4274b0:	mov	w21, w1
  4274b4:	mov	w1, #0x3                   	// #3
  4274b8:	bl	403d70 <fcntl@plt>
  4274bc:	cmn	w0, #0x1
  4274c0:	b.ne	4274e0 <ferror@plt+0x23470>  // b.any
  4274c4:	bl	403f60 <__errno_location@plt>
  4274c8:	ldr	w1, [x0]
  4274cc:	mov	x0, x19
  4274d0:	ldp	x19, x20, [sp, #16]
  4274d4:	ldr	x21, [sp, #32]
  4274d8:	ldp	x29, x30, [sp], #48
  4274dc:	b	427334 <ferror@plt+0x232c4>
  4274e0:	and	w3, w0, #0xfffff7ff
  4274e4:	cmp	w21, #0x0
  4274e8:	orr	w2, w0, #0x800
  4274ec:	mov	w1, #0x4                   	// #4
  4274f0:	sxtw	x3, w3
  4274f4:	mov	w0, w20
  4274f8:	sxtw	x2, w2
  4274fc:	csel	x2, x3, x2, eq  // eq = none
  427500:	bl	403d70 <fcntl@plt>
  427504:	cmn	w0, #0x1
  427508:	b.eq	4274c4 <ferror@plt+0x23454>  // b.none
  42750c:	mov	w0, #0x1                   	// #1
  427510:	ldp	x19, x20, [sp, #16]
  427514:	ldr	x21, [sp, #32]
  427518:	ldp	x29, x30, [sp], #48
  42751c:	ret
  427520:	cmp	w0, #0xf
  427524:	b.hi	427538 <ferror@plt+0x234c8>  // b.pmore
  427528:	mov	x2, #0x9406                	// #37894
  42752c:	lsr	x1, x2, x0
  427530:	tbz	w1, #0, 427538 <ferror@plt+0x234c8>
  427534:	b	410978 <ferror@plt+0xc908>
  427538:	stp	x29, x30, [sp, #-16]!
  42753c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427540:	add	x1, x1, #0x6b9
  427544:	mov	x29, sp
  427548:	add	x1, x1, #0x11
  42754c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  427550:	adrp	x0, 438000 <ferror@plt+0x33f90>
  427554:	add	x2, x2, #0x655
  427558:	add	x0, x0, #0x41f
  42755c:	bl	412328 <ferror@plt+0xe2b8>
  427560:	mov	x0, #0x0                   	// #0
  427564:	ldp	x29, x30, [sp], #16
  427568:	ret
  42756c:	stp	x29, x30, [sp, #-64]!
  427570:	mov	x29, sp
  427574:	stp	x19, x20, [sp, #16]
  427578:	mov	w20, w0
  42757c:	mov	w0, w1
  427580:	stp	x21, x22, [sp, #32]
  427584:	mov	x21, x2
  427588:	mov	x22, x3
  42758c:	str	x23, [sp, #48]
  427590:	mov	x23, x4
  427594:	bl	427520 <ferror@plt+0x234b0>
  427598:	mov	x19, x0
  42759c:	cbz	w20, 4275a8 <ferror@plt+0x23538>
  4275a0:	mov	w1, w20
  4275a4:	bl	40de98 <ferror@plt+0x9e28>
  4275a8:	mov	x3, x23
  4275ac:	mov	x2, x22
  4275b0:	mov	x1, x21
  4275b4:	mov	x0, x19
  4275b8:	bl	40ddb4 <ferror@plt+0x9d44>
  4275bc:	mov	x1, #0x0                   	// #0
  4275c0:	mov	x0, x19
  4275c4:	bl	40d87c <ferror@plt+0x980c>
  4275c8:	mov	w20, w0
  4275cc:	mov	x0, x19
  4275d0:	bl	40e4bc <ferror@plt+0xa44c>
  4275d4:	mov	w0, w20
  4275d8:	ldp	x19, x20, [sp, #16]
  4275dc:	ldp	x21, x22, [sp, #32]
  4275e0:	ldr	x23, [sp, #48]
  4275e4:	ldp	x29, x30, [sp], #64
  4275e8:	ret
  4275ec:	mov	x3, x2
  4275f0:	mov	x4, #0x0                   	// #0
  4275f4:	mov	x2, x1
  4275f8:	mov	w1, w0
  4275fc:	mov	w0, #0x0                   	// #0
  427600:	b	42756c <ferror@plt+0x234fc>
  427604:	stp	x29, x30, [sp, #-48]!
  427608:	mov	x29, sp
  42760c:	stp	x19, x20, [sp, #16]
  427610:	mov	w20, w0
  427614:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  427618:	add	x0, x0, #0x840
  42761c:	str	x21, [sp, #32]
  427620:	mov	w21, w1
  427624:	mov	w1, #0x70                  	// #112
  427628:	bl	40d7e8 <ferror@plt+0x9778>
  42762c:	mov	x19, x0
  427630:	str	w20, [x0, #96]
  427634:	mov	w2, w21
  427638:	mov	w1, w20
  42763c:	bl	40e858 <ferror@plt+0xa7e8>
  427640:	ldr	x21, [sp, #32]
  427644:	str	x0, [x19, #104]
  427648:	mov	x0, x19
  42764c:	ldp	x19, x20, [sp, #16]
  427650:	ldp	x29, x30, [sp], #48
  427654:	ret
  427658:	stp	x29, x30, [sp, #-64]!
  42765c:	mov	x29, sp
  427660:	stp	x19, x20, [sp, #16]
  427664:	stp	x21, x22, [sp, #32]
  427668:	str	x23, [sp, #48]
  42766c:	cbz	x3, 4276cc <ferror@plt+0x2365c>
  427670:	mov	w21, w0
  427674:	mov	x20, x3
  427678:	mov	w0, w1
  42767c:	mov	x22, x4
  427680:	mov	w1, w2
  427684:	mov	x23, x5
  427688:	bl	427604 <ferror@plt+0x23594>
  42768c:	mov	x19, x0
  427690:	cbz	w21, 42769c <ferror@plt+0x2362c>
  427694:	mov	w1, w21
  427698:	bl	40de98 <ferror@plt+0x9e28>
  42769c:	mov	x3, x23
  4276a0:	mov	x2, x22
  4276a4:	mov	x1, x20
  4276a8:	mov	x0, x19
  4276ac:	bl	40ddb4 <ferror@plt+0x9d44>
  4276b0:	mov	x1, #0x0                   	// #0
  4276b4:	mov	x0, x19
  4276b8:	bl	40d87c <ferror@plt+0x980c>
  4276bc:	mov	w20, w0
  4276c0:	mov	x0, x19
  4276c4:	bl	40e4bc <ferror@plt+0xa44c>
  4276c8:	b	4276f0 <ferror@plt+0x23680>
  4276cc:	mov	w20, #0x0                   	// #0
  4276d0:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4276d4:	add	x1, x1, #0x6b9
  4276d8:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  4276dc:	add	x1, x1, #0x2a
  4276e0:	add	x2, x2, #0xe2b
  4276e4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4276e8:	add	x0, x0, #0x41f
  4276ec:	bl	412328 <ferror@plt+0xe2b8>
  4276f0:	mov	w0, w20
  4276f4:	ldp	x19, x20, [sp, #16]
  4276f8:	ldp	x21, x22, [sp, #32]
  4276fc:	ldr	x23, [sp, #48]
  427700:	ldp	x29, x30, [sp], #64
  427704:	ret
  427708:	mov	x4, x3
  42770c:	mov	x5, #0x0                   	// #0
  427710:	mov	x3, x2
  427714:	mov	w2, w1
  427718:	mov	w1, w0
  42771c:	mov	w0, #0x0                   	// #0
  427720:	b	427658 <ferror@plt+0x235e8>
  427724:	stp	x29, x30, [sp, #-32]!
  427728:	mov	x29, sp
  42772c:	stp	x19, x20, [sp, #16]
  427730:	mov	x19, x1
  427734:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  427738:	ldr	x20, [x1, #2376]
  42773c:	bl	403a70 <strerror@plt>
  427740:	mov	x2, x19
  427744:	mov	x3, x0
  427748:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  42774c:	add	x1, x1, #0x6f6
  427750:	mov	x0, x20
  427754:	bl	404020 <fprintf@plt>
  427758:	bl	403b10 <abort@plt>
  42775c:	stp	x29, x30, [sp, #-48]!
  427760:	mov	x0, #0x30                  	// #48
  427764:	mov	x29, sp
  427768:	str	x19, [sp, #16]
  42776c:	bl	418f40 <ferror@plt+0x14ed0>
  427770:	mov	x19, x0
  427774:	add	x0, sp, #0x28
  427778:	bl	403680 <pthread_mutexattr_init@plt>
  42777c:	add	x0, sp, #0x28
  427780:	mov	w1, #0x1                   	// #1
  427784:	bl	403590 <pthread_mutexattr_settype@plt>
  427788:	add	x1, sp, #0x28
  42778c:	mov	x0, x19
  427790:	bl	403a80 <pthread_mutex_init@plt>
  427794:	add	x0, sp, #0x28
  427798:	bl	403780 <pthread_mutexattr_destroy@plt>
  42779c:	mov	x0, x19
  4277a0:	ldr	x19, [sp, #16]
  4277a4:	ldp	x29, x30, [sp], #48
  4277a8:	ret
  4277ac:	stp	x29, x30, [sp, #-16]!
  4277b0:	mov	x29, sp
  4277b4:	bl	403f60 <__errno_location@plt>
  4277b8:	ldr	w0, [x0]
  4277bc:	adrp	x1, 436000 <ferror@plt+0x31f90>
  4277c0:	add	x1, x1, #0x9bf
  4277c4:	bl	427724 <ferror@plt+0x236b4>
  4277c8:	stp	x29, x30, [sp, #-48]!
  4277cc:	mov	x0, #0x30                  	// #48
  4277d0:	mov	x29, sp
  4277d4:	str	x19, [sp, #16]
  4277d8:	bl	403840 <malloc@plt>
  4277dc:	cbnz	x0, 4277e4 <ferror@plt+0x23774>
  4277e0:	bl	4277ac <ferror@plt+0x2373c>
  4277e4:	mov	x19, x0
  4277e8:	add	x0, sp, #0x28
  4277ec:	bl	403680 <pthread_mutexattr_init@plt>
  4277f0:	mov	w1, #0x3                   	// #3
  4277f4:	add	x0, sp, #0x28
  4277f8:	bl	403590 <pthread_mutexattr_settype@plt>
  4277fc:	add	x1, sp, #0x28
  427800:	mov	x0, x19
  427804:	bl	403a80 <pthread_mutex_init@plt>
  427808:	cbz	w0, 427818 <ferror@plt+0x237a8>
  42780c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427810:	add	x1, x1, #0x74b
  427814:	bl	427724 <ferror@plt+0x236b4>
  427818:	mov	x0, x19
  42781c:	ldr	x19, [sp, #16]
  427820:	ldp	x29, x30, [sp], #48
  427824:	ret
  427828:	stp	x29, x30, [sp, #-32]!
  42782c:	mov	x29, sp
  427830:	stp	x19, x20, [sp, #16]
  427834:	mov	x19, x0
  427838:	dmb	ish
  42783c:	ldr	x0, [x0]
  427840:	cbnz	x0, 427878 <ferror@plt+0x23808>
  427844:	bl	4277c8 <ferror@plt+0x23758>
  427848:	mov	x20, x0
  42784c:	ldxr	x1, [x19]
  427850:	cbnz	x1, 42785c <ferror@plt+0x237ec>
  427854:	stlxr	w2, x20, [x19]
  427858:	cbnz	w2, 42784c <ferror@plt+0x237dc>
  42785c:	dmb	ish
  427860:	cmp	x1, #0x0
  427864:	b.eq	427874 <ferror@plt+0x23804>  // b.none
  427868:	bl	403d90 <pthread_mutex_destroy@plt>
  42786c:	mov	x0, x20
  427870:	bl	403c60 <free@plt>
  427874:	ldr	x0, [x19]
  427878:	ldp	x19, x20, [sp, #16]
  42787c:	ldp	x29, x30, [sp], #32
  427880:	ret
  427884:	stp	x29, x30, [sp, #-32]!
  427888:	mov	x29, sp
  42788c:	stp	x19, x20, [sp, #16]
  427890:	mov	x19, x0
  427894:	bl	42775c <ferror@plt+0x236ec>
  427898:	mov	x20, x0
  42789c:	ldxr	x1, [x19]
  4278a0:	cbnz	x1, 4278ac <ferror@plt+0x2383c>
  4278a4:	stlxr	w2, x20, [x19]
  4278a8:	cbnz	w2, 42789c <ferror@plt+0x2382c>
  4278ac:	dmb	ish
  4278b0:	cmp	x1, #0x0
  4278b4:	b.eq	4278c8 <ferror@plt+0x23858>  // b.none
  4278b8:	bl	403d90 <pthread_mutex_destroy@plt>
  4278bc:	mov	x1, x20
  4278c0:	mov	x0, #0x30                  	// #48
  4278c4:	bl	419388 <ferror@plt+0x15318>
  4278c8:	ldr	x0, [x19]
  4278cc:	ldp	x19, x20, [sp, #16]
  4278d0:	ldp	x29, x30, [sp], #32
  4278d4:	ret
  4278d8:	stp	x29, x30, [sp, #-32]!
  4278dc:	mov	x0, #0x38                  	// #56
  4278e0:	mov	x29, sp
  4278e4:	str	x19, [sp, #16]
  4278e8:	bl	403840 <malloc@plt>
  4278ec:	cbnz	x0, 4278f4 <ferror@plt+0x23884>
  4278f0:	bl	4277ac <ferror@plt+0x2373c>
  4278f4:	mov	x19, x0
  4278f8:	mov	x1, #0x0                   	// #0
  4278fc:	bl	403ec0 <pthread_rwlock_init@plt>
  427900:	cbz	w0, 427910 <ferror@plt+0x238a0>
  427904:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427908:	add	x1, x1, #0x75e
  42790c:	bl	427724 <ferror@plt+0x236b4>
  427910:	mov	x0, x19
  427914:	ldr	x19, [sp, #16]
  427918:	ldp	x29, x30, [sp], #32
  42791c:	ret
  427920:	stp	x29, x30, [sp, #-32]!
  427924:	mov	x29, sp
  427928:	stp	x19, x20, [sp, #16]
  42792c:	mov	x19, x0
  427930:	dmb	ish
  427934:	ldr	x0, [x0]
  427938:	cbnz	x0, 427970 <ferror@plt+0x23900>
  42793c:	bl	4278d8 <ferror@plt+0x23868>
  427940:	mov	x20, x0
  427944:	ldxr	x1, [x19]
  427948:	cbnz	x1, 427954 <ferror@plt+0x238e4>
  42794c:	stlxr	w2, x20, [x19]
  427950:	cbnz	w2, 427944 <ferror@plt+0x238d4>
  427954:	dmb	ish
  427958:	cmp	x1, #0x0
  42795c:	b.eq	42796c <ferror@plt+0x238fc>  // b.none
  427960:	bl	4039c0 <pthread_rwlock_destroy@plt>
  427964:	mov	x0, x20
  427968:	bl	403c60 <free@plt>
  42796c:	ldr	x0, [x19]
  427970:	ldp	x19, x20, [sp, #16]
  427974:	ldp	x29, x30, [sp], #32
  427978:	ret
  42797c:	stp	x29, x30, [sp, #-48]!
  427980:	mov	x29, sp
  427984:	add	x0, sp, #0x28
  427988:	str	x19, [sp, #16]
  42798c:	bl	403d00 <pthread_condattr_init@plt>
  427990:	mov	w1, #0x1                   	// #1
  427994:	add	x0, sp, #0x28
  427998:	bl	403e70 <pthread_condattr_setclock@plt>
  42799c:	mov	x0, #0x30                  	// #48
  4279a0:	bl	403840 <malloc@plt>
  4279a4:	cbnz	x0, 4279ac <ferror@plt+0x2393c>
  4279a8:	bl	4277ac <ferror@plt+0x2373c>
  4279ac:	mov	x19, x0
  4279b0:	add	x1, sp, #0x28
  4279b4:	bl	403dc0 <pthread_cond_init@plt>
  4279b8:	cbz	w0, 4279c8 <ferror@plt+0x23958>
  4279bc:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4279c0:	add	x1, x1, #0x772
  4279c4:	bl	427724 <ferror@plt+0x236b4>
  4279c8:	add	x0, sp, #0x28
  4279cc:	bl	403870 <pthread_condattr_destroy@plt>
  4279d0:	mov	x0, x19
  4279d4:	ldr	x19, [sp, #16]
  4279d8:	ldp	x29, x30, [sp], #48
  4279dc:	ret
  4279e0:	stp	x29, x30, [sp, #-32]!
  4279e4:	mov	x29, sp
  4279e8:	stp	x19, x20, [sp, #16]
  4279ec:	mov	x19, x0
  4279f0:	dmb	ish
  4279f4:	ldr	x0, [x0]
  4279f8:	cbnz	x0, 427a30 <ferror@plt+0x239c0>
  4279fc:	bl	42797c <ferror@plt+0x2390c>
  427a00:	mov	x20, x0
  427a04:	ldxr	x1, [x19]
  427a08:	cbnz	x1, 427a14 <ferror@plt+0x239a4>
  427a0c:	stlxr	w2, x20, [x19]
  427a10:	cbnz	w2, 427a04 <ferror@plt+0x23994>
  427a14:	dmb	ish
  427a18:	cmp	x1, #0x0
  427a1c:	b.eq	427a2c <ferror@plt+0x239bc>  // b.none
  427a20:	bl	403f20 <pthread_cond_destroy@plt>
  427a24:	mov	x0, x20
  427a28:	bl	403c60 <free@plt>
  427a2c:	ldr	x0, [x19]
  427a30:	ldp	x19, x20, [sp, #16]
  427a34:	ldp	x29, x30, [sp], #32
  427a38:	ret
  427a3c:	stp	x29, x30, [sp, #-48]!
  427a40:	mov	x29, sp
  427a44:	stp	x19, x20, [sp, #16]
  427a48:	str	x21, [sp, #32]
  427a4c:	dmb	ish
  427a50:	ldr	x19, [x0]
  427a54:	cbnz	x19, 427ab0 <ferror@plt+0x23a40>
  427a58:	mov	x20, x0
  427a5c:	mov	x0, #0x4                   	// #4
  427a60:	ldr	x21, [x20, #8]
  427a64:	bl	403840 <malloc@plt>
  427a68:	mov	x19, x0
  427a6c:	cbz	x0, 427ac4 <ferror@plt+0x23a54>
  427a70:	mov	x1, x21
  427a74:	bl	403650 <pthread_key_create@plt>
  427a78:	cbnz	w0, 427ad8 <ferror@plt+0x23a68>
  427a7c:	ldxr	x0, [x20]
  427a80:	cbnz	x0, 427a8c <ferror@plt+0x23a1c>
  427a84:	stlxr	w1, x19, [x20]
  427a88:	cbnz	w1, 427a7c <ferror@plt+0x23a0c>
  427a8c:	dmb	ish
  427a90:	cmp	x0, #0x0
  427a94:	b.eq	427ab0 <ferror@plt+0x23a40>  // b.none
  427a98:	ldr	w0, [x19]
  427a9c:	bl	403cb0 <pthread_key_delete@plt>
  427aa0:	cbnz	w0, 427ae4 <ferror@plt+0x23a74>
  427aa4:	mov	x0, x19
  427aa8:	bl	403c60 <free@plt>
  427aac:	ldr	x19, [x20]
  427ab0:	mov	x0, x19
  427ab4:	ldp	x19, x20, [sp, #16]
  427ab8:	ldr	x21, [sp, #32]
  427abc:	ldp	x29, x30, [sp], #48
  427ac0:	ret
  427ac4:	bl	403f60 <__errno_location@plt>
  427ac8:	ldr	w0, [x0]
  427acc:	adrp	x1, 436000 <ferror@plt+0x31f90>
  427ad0:	add	x1, x1, #0x9bf
  427ad4:	bl	427724 <ferror@plt+0x236b4>
  427ad8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427adc:	add	x1, x1, #0x784
  427ae0:	b	427ad4 <ferror@plt+0x23a64>
  427ae4:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427ae8:	add	x1, x1, #0x797
  427aec:	b	427ad4 <ferror@plt+0x23a64>
  427af0:	stp	x29, x30, [sp, #-32]!
  427af4:	mov	x29, sp
  427af8:	str	x19, [sp, #16]
  427afc:	mov	x19, x0
  427b00:	bl	4277c8 <ferror@plt+0x23758>
  427b04:	str	x0, [x19]
  427b08:	ldr	x19, [sp, #16]
  427b0c:	ldp	x29, x30, [sp], #32
  427b10:	ret
  427b14:	stp	x29, x30, [sp, #-32]!
  427b18:	mov	x29, sp
  427b1c:	str	x19, [sp, #16]
  427b20:	ldr	x19, [x0]
  427b24:	mov	x0, x19
  427b28:	bl	403d90 <pthread_mutex_destroy@plt>
  427b2c:	mov	x0, x19
  427b30:	ldr	x19, [sp, #16]
  427b34:	ldp	x29, x30, [sp], #32
  427b38:	b	403c60 <free@plt>
  427b3c:	stp	x29, x30, [sp, #-16]!
  427b40:	mov	x29, sp
  427b44:	bl	427828 <ferror@plt+0x237b8>
  427b48:	bl	403fb0 <pthread_mutex_lock@plt>
  427b4c:	cbz	w0, 427b5c <ferror@plt+0x23aec>
  427b50:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427b54:	add	x1, x1, #0x7aa
  427b58:	bl	427724 <ferror@plt+0x236b4>
  427b5c:	ldp	x29, x30, [sp], #16
  427b60:	ret
  427b64:	stp	x29, x30, [sp, #-16]!
  427b68:	mov	x29, sp
  427b6c:	bl	427828 <ferror@plt+0x237b8>
  427b70:	bl	403fd0 <pthread_mutex_unlock@plt>
  427b74:	cbz	w0, 427b84 <ferror@plt+0x23b14>
  427b78:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427b7c:	add	x1, x1, #0x7bd
  427b80:	bl	427724 <ferror@plt+0x236b4>
  427b84:	ldp	x29, x30, [sp], #16
  427b88:	ret
  427b8c:	stp	x29, x30, [sp, #-16]!
  427b90:	mov	x29, sp
  427b94:	bl	427828 <ferror@plt+0x237b8>
  427b98:	bl	403640 <pthread_mutex_trylock@plt>
  427b9c:	cbz	w0, 427bb4 <ferror@plt+0x23b44>
  427ba0:	cmp	w0, #0x10
  427ba4:	b.eq	427bc0 <ferror@plt+0x23b50>  // b.none
  427ba8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427bac:	add	x1, x1, #0x7d2
  427bb0:	bl	427724 <ferror@plt+0x236b4>
  427bb4:	mov	w0, #0x1                   	// #1
  427bb8:	ldp	x29, x30, [sp], #16
  427bbc:	ret
  427bc0:	mov	w0, #0x0                   	// #0
  427bc4:	b	427bb8 <ferror@plt+0x23b48>
  427bc8:	stp	x29, x30, [sp, #-32]!
  427bcc:	mov	x29, sp
  427bd0:	str	x19, [sp, #16]
  427bd4:	mov	x19, x0
  427bd8:	bl	42775c <ferror@plt+0x236ec>
  427bdc:	str	x0, [x19]
  427be0:	ldr	x19, [sp, #16]
  427be4:	ldp	x29, x30, [sp], #32
  427be8:	ret
  427bec:	stp	x29, x30, [sp, #-32]!
  427bf0:	mov	x29, sp
  427bf4:	str	x19, [sp, #16]
  427bf8:	ldr	x19, [x0]
  427bfc:	mov	x0, x19
  427c00:	bl	403d90 <pthread_mutex_destroy@plt>
  427c04:	mov	x1, x19
  427c08:	mov	x0, #0x30                  	// #48
  427c0c:	ldr	x19, [sp, #16]
  427c10:	ldp	x29, x30, [sp], #32
  427c14:	b	419388 <ferror@plt+0x15318>
  427c18:	dmb	ish
  427c1c:	ldr	x1, [x0]
  427c20:	cbnz	x1, 427c38 <ferror@plt+0x23bc8>
  427c24:	stp	x29, x30, [sp, #-16]!
  427c28:	mov	x29, sp
  427c2c:	bl	427884 <ferror@plt+0x23814>
  427c30:	ldp	x29, x30, [sp], #16
  427c34:	b	403fb0 <pthread_mutex_lock@plt>
  427c38:	mov	x0, x1
  427c3c:	b	427c34 <ferror@plt+0x23bc4>
  427c40:	ldr	x0, [x0]
  427c44:	b	403fd0 <pthread_mutex_unlock@plt>
  427c48:	stp	x29, x30, [sp, #-16]!
  427c4c:	mov	x29, sp
  427c50:	dmb	ish
  427c54:	ldr	x1, [x0]
  427c58:	cbnz	x1, 427c64 <ferror@plt+0x23bf4>
  427c5c:	bl	427884 <ferror@plt+0x23814>
  427c60:	mov	x1, x0
  427c64:	mov	x0, x1
  427c68:	bl	403640 <pthread_mutex_trylock@plt>
  427c6c:	cmp	w0, #0x0
  427c70:	cset	w0, eq  // eq = none
  427c74:	ldp	x29, x30, [sp], #16
  427c78:	ret
  427c7c:	stp	x29, x30, [sp, #-32]!
  427c80:	mov	x29, sp
  427c84:	str	x19, [sp, #16]
  427c88:	mov	x19, x0
  427c8c:	bl	4278d8 <ferror@plt+0x23868>
  427c90:	str	x0, [x19]
  427c94:	ldr	x19, [sp, #16]
  427c98:	ldp	x29, x30, [sp], #32
  427c9c:	ret
  427ca0:	stp	x29, x30, [sp, #-32]!
  427ca4:	mov	x29, sp
  427ca8:	str	x19, [sp, #16]
  427cac:	ldr	x19, [x0]
  427cb0:	mov	x0, x19
  427cb4:	bl	4039c0 <pthread_rwlock_destroy@plt>
  427cb8:	mov	x0, x19
  427cbc:	ldr	x19, [sp, #16]
  427cc0:	ldp	x29, x30, [sp], #32
  427cc4:	b	403c60 <free@plt>
  427cc8:	stp	x29, x30, [sp, #-16]!
  427ccc:	mov	x29, sp
  427cd0:	bl	427920 <ferror@plt+0x238b0>
  427cd4:	ldp	x29, x30, [sp], #16
  427cd8:	b	403c90 <pthread_rwlock_wrlock@plt>
  427cdc:	stp	x29, x30, [sp, #-16]!
  427ce0:	mov	x29, sp
  427ce4:	bl	427920 <ferror@plt+0x238b0>
  427ce8:	bl	403760 <pthread_rwlock_trywrlock@plt>
  427cec:	cmp	w0, #0x0
  427cf0:	cset	w0, eq  // eq = none
  427cf4:	ldp	x29, x30, [sp], #16
  427cf8:	ret
  427cfc:	stp	x29, x30, [sp, #-16]!
  427d00:	mov	x29, sp
  427d04:	bl	427920 <ferror@plt+0x238b0>
  427d08:	ldp	x29, x30, [sp], #16
  427d0c:	b	403f50 <pthread_rwlock_unlock@plt>
  427d10:	stp	x29, x30, [sp, #-16]!
  427d14:	mov	x29, sp
  427d18:	bl	427920 <ferror@plt+0x238b0>
  427d1c:	ldp	x29, x30, [sp], #16
  427d20:	b	403c40 <pthread_rwlock_rdlock@plt>
  427d24:	stp	x29, x30, [sp, #-16]!
  427d28:	mov	x29, sp
  427d2c:	bl	427920 <ferror@plt+0x238b0>
  427d30:	bl	403b90 <pthread_rwlock_tryrdlock@plt>
  427d34:	cmp	w0, #0x0
  427d38:	cset	w0, eq  // eq = none
  427d3c:	ldp	x29, x30, [sp], #16
  427d40:	ret
  427d44:	b	427cfc <ferror@plt+0x23c8c>
  427d48:	stp	x29, x30, [sp, #-32]!
  427d4c:	mov	x29, sp
  427d50:	str	x19, [sp, #16]
  427d54:	mov	x19, x0
  427d58:	bl	42797c <ferror@plt+0x2390c>
  427d5c:	str	x0, [x19]
  427d60:	ldr	x19, [sp, #16]
  427d64:	ldp	x29, x30, [sp], #32
  427d68:	ret
  427d6c:	stp	x29, x30, [sp, #-32]!
  427d70:	mov	x29, sp
  427d74:	str	x19, [sp, #16]
  427d78:	ldr	x19, [x0]
  427d7c:	mov	x0, x19
  427d80:	bl	403f20 <pthread_cond_destroy@plt>
  427d84:	mov	x0, x19
  427d88:	ldr	x19, [sp, #16]
  427d8c:	ldp	x29, x30, [sp], #32
  427d90:	b	403c60 <free@plt>
  427d94:	stp	x29, x30, [sp, #-32]!
  427d98:	mov	x29, sp
  427d9c:	stp	x19, x20, [sp, #16]
  427da0:	mov	x20, x1
  427da4:	bl	4279e0 <ferror@plt+0x23970>
  427da8:	mov	x19, x0
  427dac:	mov	x0, x20
  427db0:	bl	427828 <ferror@plt+0x237b8>
  427db4:	mov	x1, x0
  427db8:	mov	x0, x19
  427dbc:	bl	403ca0 <pthread_cond_wait@plt>
  427dc0:	cbz	w0, 427dd0 <ferror@plt+0x23d60>
  427dc4:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427dc8:	add	x1, x1, #0x7e8
  427dcc:	bl	427724 <ferror@plt+0x236b4>
  427dd0:	ldp	x19, x20, [sp, #16]
  427dd4:	ldp	x29, x30, [sp], #32
  427dd8:	ret
  427ddc:	stp	x29, x30, [sp, #-16]!
  427de0:	mov	x29, sp
  427de4:	bl	4279e0 <ferror@plt+0x23970>
  427de8:	bl	4038d0 <pthread_cond_signal@plt>
  427dec:	cbz	w0, 427dfc <ferror@plt+0x23d8c>
  427df0:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427df4:	add	x1, x1, #0x7fa
  427df8:	bl	427724 <ferror@plt+0x236b4>
  427dfc:	ldp	x29, x30, [sp], #16
  427e00:	ret
  427e04:	stp	x29, x30, [sp, #-16]!
  427e08:	mov	x29, sp
  427e0c:	bl	4279e0 <ferror@plt+0x23970>
  427e10:	bl	4039d0 <pthread_cond_broadcast@plt>
  427e14:	cbz	w0, 427e24 <ferror@plt+0x23db4>
  427e18:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427e1c:	add	x1, x1, #0x80e
  427e20:	bl	427724 <ferror@plt+0x236b4>
  427e24:	ldp	x29, x30, [sp], #16
  427e28:	ret
  427e2c:	stp	x29, x30, [sp, #-48]!
  427e30:	mov	x29, sp
  427e34:	stp	x19, x20, [sp, #16]
  427e38:	mov	x20, x1
  427e3c:	mov	x1, #0x4240                	// #16960
  427e40:	movk	x1, #0xf, lsl #16
  427e44:	sdiv	x3, x2, x1
  427e48:	str	x3, [sp, #32]
  427e4c:	msub	x3, x3, x1, x2
  427e50:	mov	x2, #0x3e8                 	// #1000
  427e54:	mul	x3, x3, x2
  427e58:	str	x3, [sp, #40]
  427e5c:	bl	4279e0 <ferror@plt+0x23970>
  427e60:	mov	x19, x0
  427e64:	mov	x0, x20
  427e68:	bl	427828 <ferror@plt+0x237b8>
  427e6c:	add	x2, sp, #0x20
  427e70:	mov	x1, x0
  427e74:	mov	x0, x19
  427e78:	bl	404040 <pthread_cond_timedwait@plt>
  427e7c:	cbz	w0, 427e94 <ferror@plt+0x23e24>
  427e80:	cmp	w0, #0x6e
  427e84:	b.eq	427ea4 <ferror@plt+0x23e34>  // b.none
  427e88:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427e8c:	add	x1, x1, #0x825
  427e90:	bl	427724 <ferror@plt+0x236b4>
  427e94:	mov	w0, #0x1                   	// #1
  427e98:	ldp	x19, x20, [sp, #16]
  427e9c:	ldp	x29, x30, [sp], #48
  427ea0:	ret
  427ea4:	mov	w0, #0x0                   	// #0
  427ea8:	b	427e98 <ferror@plt+0x23e28>
  427eac:	stp	x29, x30, [sp, #-16]!
  427eb0:	mov	x29, sp
  427eb4:	bl	427a3c <ferror@plt+0x239cc>
  427eb8:	ldr	w0, [x0]
  427ebc:	ldp	x29, x30, [sp], #16
  427ec0:	b	403a10 <pthread_getspecific@plt>
  427ec4:	stp	x29, x30, [sp, #-32]!
  427ec8:	mov	x29, sp
  427ecc:	str	x19, [sp, #16]
  427ed0:	mov	x19, x1
  427ed4:	bl	427a3c <ferror@plt+0x239cc>
  427ed8:	ldr	w0, [x0]
  427edc:	mov	x1, x19
  427ee0:	bl	403d20 <pthread_setspecific@plt>
  427ee4:	cbz	w0, 427ef4 <ferror@plt+0x23e84>
  427ee8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427eec:	add	x1, x1, #0x83c
  427ef0:	bl	427724 <ferror@plt+0x236b4>
  427ef4:	ldr	x19, [sp, #16]
  427ef8:	ldp	x29, x30, [sp], #32
  427efc:	ret
  427f00:	stp	x29, x30, [sp, #-48]!
  427f04:	mov	x29, sp
  427f08:	stp	x19, x20, [sp, #16]
  427f0c:	mov	x20, x1
  427f10:	str	x21, [sp, #32]
  427f14:	mov	x21, x0
  427f18:	bl	427a3c <ferror@plt+0x239cc>
  427f1c:	mov	x19, x0
  427f20:	ldr	w0, [x0]
  427f24:	bl	403a10 <pthread_getspecific@plt>
  427f28:	cbz	x0, 427f38 <ferror@plt+0x23ec8>
  427f2c:	ldr	x1, [x21, #8]
  427f30:	cbz	x1, 427f38 <ferror@plt+0x23ec8>
  427f34:	blr	x1
  427f38:	ldr	w0, [x19]
  427f3c:	mov	x1, x20
  427f40:	bl	403d20 <pthread_setspecific@plt>
  427f44:	cbz	w0, 427f54 <ferror@plt+0x23ee4>
  427f48:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  427f4c:	add	x1, x1, #0x83c
  427f50:	bl	427724 <ferror@plt+0x236b4>
  427f54:	ldp	x19, x20, [sp, #16]
  427f58:	ldr	x21, [sp, #32]
  427f5c:	ldp	x29, x30, [sp], #48
  427f60:	ret
  427f64:	stp	x29, x30, [sp, #-32]!
  427f68:	mov	x29, sp
  427f6c:	str	x19, [sp, #16]
  427f70:	mov	x19, x0
  427f74:	ldr	w0, [x0, #56]
  427f78:	cbnz	w0, 427f84 <ferror@plt+0x23f14>
  427f7c:	ldr	x0, [x19, #48]
  427f80:	bl	403920 <pthread_detach@plt>
  427f84:	add	x0, x19, #0x40
  427f88:	bl	427b14 <ferror@plt+0x23aa4>
  427f8c:	mov	x1, x19
  427f90:	mov	x0, #0x48                  	// #72
  427f94:	ldr	x19, [sp, #16]
  427f98:	ldp	x29, x30, [sp], #32
  427f9c:	b	419388 <ferror@plt+0x15318>
  427fa0:	stp	x29, x30, [sp, #-112]!
  427fa4:	mov	x29, sp
  427fa8:	stp	x19, x20, [sp, #16]
  427fac:	mov	x20, x1
  427fb0:	stp	x21, x22, [sp, #32]
  427fb4:	mov	x22, x0
  427fb8:	mov	x21, x2
  427fbc:	mov	x0, #0x48                  	// #72
  427fc0:	bl	41930c <ferror@plt+0x1529c>
  427fc4:	mov	x19, x0
  427fc8:	add	x0, sp, #0x30
  427fcc:	bl	4036e0 <pthread_attr_init@plt>
  427fd0:	cbz	w0, 428014 <ferror@plt+0x23fa4>
  427fd4:	bl	41a5ec <ferror@plt+0x1657c>
  427fd8:	mov	x6, x0
  427fdc:	adrp	x7, 46d000 <ferror@plt+0x68f90>
  427fe0:	adrp	x5, 46d000 <ferror@plt+0x68f90>
  427fe4:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  427fe8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  427fec:	adrp	x0, 438000 <ferror@plt+0x33f90>
  427ff0:	add	x7, x7, #0x850
  427ff4:	add	x5, x5, #0x915
  427ff8:	add	x3, x3, #0x86a
  427ffc:	add	x2, x2, #0x87a
  428000:	add	x0, x0, #0x41f
  428004:	mov	w4, #0x45e                 	// #1118
  428008:	mov	w1, #0x4                   	// #4
  42800c:	bl	4122b4 <ferror@plt+0xe244>
  428010:	b	428010 <ferror@plt+0x23fa0>
  428014:	cbz	x20, 428040 <ferror@plt+0x23fd0>
  428018:	mov	w0, #0x4b                  	// #75
  42801c:	bl	403e50 <sysconf@plt>
  428020:	cmp	x0, x20
  428024:	b.ls	428034 <ferror@plt+0x23fc4>  // b.plast
  428028:	mov	w0, #0x4b                  	// #75
  42802c:	bl	403e50 <sysconf@plt>
  428030:	mov	x20, x0
  428034:	mov	x1, x20
  428038:	add	x0, sp, #0x30
  42803c:	bl	4039a0 <pthread_attr_setstacksize@plt>
  428040:	mov	x3, x19
  428044:	mov	x2, x22
  428048:	add	x1, sp, #0x30
  42804c:	add	x0, x19, #0x30
  428050:	bl	403ac0 <pthread_create@plt>
  428054:	mov	w20, w0
  428058:	add	x0, sp, #0x30
  42805c:	bl	403890 <pthread_attr_destroy@plt>
  428060:	cbz	w0, 4280a4 <ferror@plt+0x24034>
  428064:	bl	41a5ec <ferror@plt+0x1657c>
  428068:	mov	x6, x0
  42806c:	adrp	x7, 46d000 <ferror@plt+0x68f90>
  428070:	adrp	x5, 46d000 <ferror@plt+0x68f90>
  428074:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  428078:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42807c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  428080:	add	x7, x7, #0x8a8
  428084:	add	x5, x5, #0x915
  428088:	add	x3, x3, #0x86a
  42808c:	add	x2, x2, #0x87a
  428090:	add	x0, x0, #0x41f
  428094:	mov	w4, #0x46e                 	// #1134
  428098:	mov	w1, #0x4                   	// #4
  42809c:	bl	4122b4 <ferror@plt+0xe244>
  4280a0:	b	4280a0 <ferror@plt+0x24030>
  4280a4:	cmp	w20, #0xb
  4280a8:	b.ne	4280fc <ferror@plt+0x2408c>  // b.any
  4280ac:	bl	420c2c <ferror@plt+0x1cbbc>
  4280b0:	mov	w22, w0
  4280b4:	mov	w0, w20
  4280b8:	bl	41a5ec <ferror@plt+0x1657c>
  4280bc:	mov	w1, w22
  4280c0:	mov	x4, x0
  4280c4:	mov	w2, #0x0                   	// #0
  4280c8:	mov	x0, x21
  4280cc:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  4280d0:	add	x3, x3, #0x8c5
  4280d4:	bl	408d04 <ferror@plt+0x4c94>
  4280d8:	mov	x1, x19
  4280dc:	mov	x19, #0x0                   	// #0
  4280e0:	mov	x0, #0x48                  	// #72
  4280e4:	bl	419388 <ferror@plt+0x15318>
  4280e8:	mov	x0, x19
  4280ec:	ldp	x19, x20, [sp, #16]
  4280f0:	ldp	x21, x22, [sp, #32]
  4280f4:	ldp	x29, x30, [sp], #112
  4280f8:	ret
  4280fc:	cbz	w20, 428144 <ferror@plt+0x240d4>
  428100:	mov	w0, w20
  428104:	bl	41a5ec <ferror@plt+0x1657c>
  428108:	adrp	x7, 46d000 <ferror@plt+0x68f90>
  42810c:	mov	x6, x0
  428110:	adrp	x5, 46d000 <ferror@plt+0x68f90>
  428114:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  428118:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42811c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  428120:	add	x7, x7, #0x8df
  428124:	add	x5, x5, #0x915
  428128:	add	x3, x3, #0x86a
  42812c:	add	x2, x2, #0x87a
  428130:	add	x0, x0, #0x41f
  428134:	mov	w4, #0x478                 	// #1144
  428138:	mov	w1, #0x4                   	// #4
  42813c:	bl	4122b4 <ferror@plt+0xe244>
  428140:	b	428140 <ferror@plt+0x240d0>
  428144:	add	x0, x19, #0x40
  428148:	bl	427af0 <ferror@plt+0x23a80>
  42814c:	b	4280e8 <ferror@plt+0x24078>
  428150:	b	403c20 <sched_yield@plt>
  428154:	stp	x29, x30, [sp, #-32]!
  428158:	mov	x29, sp
  42815c:	stp	x19, x20, [sp, #16]
  428160:	mov	x19, x0
  428164:	add	x20, x0, #0x40
  428168:	mov	x0, x20
  42816c:	bl	427b3c <ferror@plt+0x23acc>
  428170:	ldr	w0, [x19, #56]
  428174:	cbnz	w0, 4281d4 <ferror@plt+0x24164>
  428178:	ldr	x0, [x19, #48]
  42817c:	mov	x1, #0x0                   	// #0
  428180:	bl	403b00 <pthread_join@plt>
  428184:	cbz	w0, 4281cc <ferror@plt+0x2415c>
  428188:	bl	41a5ec <ferror@plt+0x1657c>
  42818c:	mov	x6, x0
  428190:	adrp	x5, 46d000 <ferror@plt+0x68f90>
  428194:	add	x5, x5, #0x915
  428198:	adrp	x7, 46d000 <ferror@plt+0x68f90>
  42819c:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  4281a0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4281a4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4281a8:	add	x7, x7, #0x8ee
  4281ac:	add	x5, x5, #0x14
  4281b0:	add	x3, x3, #0x86a
  4281b4:	add	x2, x2, #0x87a
  4281b8:	add	x0, x0, #0x41f
  4281bc:	mov	w4, #0x496                 	// #1174
  4281c0:	mov	w1, #0x4                   	// #4
  4281c4:	bl	4122b4 <ferror@plt+0xe244>
  4281c8:	b	4281c8 <ferror@plt+0x24158>
  4281cc:	mov	w0, #0x1                   	// #1
  4281d0:	str	w0, [x19, #56]
  4281d4:	mov	x0, x20
  4281d8:	ldp	x19, x20, [sp, #16]
  4281dc:	ldp	x29, x30, [sp], #32
  4281e0:	b	427b64 <ferror@plt+0x23af4>
  4281e4:	stp	x29, x30, [sp, #-16]!
  4281e8:	mov	x0, #0x0                   	// #0
  4281ec:	mov	x29, sp
  4281f0:	bl	403b30 <pthread_exit@plt>
  4281f4:	mov	x1, x0
  4281f8:	mov	w5, #0x0                   	// #0
  4281fc:	mov	w4, #0x0                   	// #0
  428200:	mov	w3, #0x0                   	// #0
  428204:	mov	w2, #0x0                   	// #0
  428208:	mov	w0, #0xf                   	// #15
  42820c:	b	403fa0 <prctl@plt>
  428210:	ldr	x0, [x0, #104]
  428214:	b	42e478 <ferror@plt+0x2a408>
  428218:	stp	x29, x30, [sp, #-32]!
  42821c:	mov	x29, sp
  428220:	str	x19, [sp, #16]
  428224:	mov	x19, x0
  428228:	ldr	x0, [x0, #104]
  42822c:	bl	42dc1c <ferror@plt+0x29bac>
  428230:	ldrh	w1, [x19, #102]
  428234:	orr	w1, w1, w0
  428238:	ldr	w0, [x19, #112]
  42823c:	ldr	x19, [sp, #16]
  428240:	and	w0, w1, w0
  428244:	ldp	x29, x30, [sp], #32
  428248:	ret
  42824c:	stp	x29, x30, [sp, #-32]!
  428250:	mov	x29, sp
  428254:	stp	x19, x20, [sp, #16]
  428258:	mov	x19, x0
  42825c:	mov	x20, x1
  428260:	ldr	x0, [x0, #104]
  428264:	bl	42dc1c <ferror@plt+0x29bac>
  428268:	mov	w1, #0xffffffff            	// #-1
  42826c:	str	w1, [x20]
  428270:	ldr	w1, [x19, #112]
  428274:	ldp	x19, x20, [sp, #16]
  428278:	bics	wzr, w1, w0
  42827c:	cset	w0, eq  // eq = none
  428280:	ldp	x29, x30, [sp], #32
  428284:	ret
  428288:	b	4110d0 <ferror@plt+0xd060>
  42828c:	stp	x29, x30, [sp, #-48]!
  428290:	mov	x29, sp
  428294:	stp	x19, x20, [sp, #16]
  428298:	mov	x20, x0
  42829c:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4282a0:	add	x0, x0, #0x870
  4282a4:	str	x21, [sp, #32]
  4282a8:	mov	w21, w1
  4282ac:	mov	w1, #0x78                  	// #120
  4282b0:	bl	40d7e8 <ferror@plt+0x9778>
  4282b4:	mov	x19, x0
  4282b8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4282bc:	add	x1, x1, #0x93e
  4282c0:	bl	40e240 <ferror@plt+0xa1d0>
  4282c4:	str	x20, [x19, #104]
  4282c8:	mov	x0, x20
  4282cc:	bl	42dab8 <ferror@plt+0x29a48>
  4282d0:	ldr	w0, [x20, #112]
  4282d4:	add	x1, x19, #0x60
  4282d8:	str	w0, [x19, #96]
  4282dc:	mov	x0, x19
  4282e0:	strh	w21, [x19, #100]
  4282e4:	str	w21, [x19, #112]
  4282e8:	bl	40da3c <ferror@plt+0x99cc>
  4282ec:	mov	x0, x19
  4282f0:	ldp	x19, x20, [sp, #16]
  4282f4:	ldr	x21, [sp, #32]
  4282f8:	ldp	x29, x30, [sp], #48
  4282fc:	ret
  428300:	stp	x29, x30, [sp, #-64]!
  428304:	mov	x29, sp
  428308:	stp	x19, x20, [sp, #16]
  42830c:	mov	x19, x3
  428310:	stp	x21, x22, [sp, #32]
  428314:	mov	x22, x0
  428318:	mov	x21, x4
  42831c:	stp	x23, x24, [sp, #48]
  428320:	mov	x23, x1
  428324:	mov	x24, x2
  428328:	ldr	w0, [x22, #112]
  42832c:	mov	x2, x24
  428330:	mov	x1, x23
  428334:	bl	403af0 <write@plt>
  428338:	tbz	x0, #63, 4283a0 <ferror@plt+0x24330>
  42833c:	bl	403f60 <__errno_location@plt>
  428340:	ldr	w20, [x0]
  428344:	str	xzr, [x19]
  428348:	cmp	w20, #0x4
  42834c:	b.eq	428328 <ferror@plt+0x242b8>  // b.none
  428350:	cmp	w20, #0xb
  428354:	b.eq	4283ac <ferror@plt+0x2433c>  // b.none
  428358:	bl	430550 <ferror@plt+0x2c4e0>
  42835c:	mov	w19, w0
  428360:	mov	w0, w20
  428364:	bl	42dc6c <ferror@plt+0x29bfc>
  428368:	mov	w22, w0
  42836c:	mov	w0, w20
  428370:	bl	41a5ec <ferror@plt+0x1657c>
  428374:	mov	x3, x0
  428378:	mov	w2, w22
  42837c:	mov	x0, x21
  428380:	mov	w1, w19
  428384:	bl	408dbc <ferror@plt+0x4d4c>
  428388:	mov	w0, #0x0                   	// #0
  42838c:	ldp	x19, x20, [sp, #16]
  428390:	ldp	x21, x22, [sp, #32]
  428394:	ldp	x23, x24, [sp, #48]
  428398:	ldp	x29, x30, [sp], #64
  42839c:	ret
  4283a0:	str	x0, [x19]
  4283a4:	mov	w0, #0x1                   	// #1
  4283a8:	b	42838c <ferror@plt+0x2431c>
  4283ac:	mov	w0, #0x3                   	// #3
  4283b0:	b	42838c <ferror@plt+0x2431c>
  4283b4:	stp	x29, x30, [sp, #-64]!
  4283b8:	cmp	x2, #0x0
  4283bc:	mov	x29, sp
  4283c0:	stp	x19, x20, [sp, #16]
  4283c4:	mov	x20, x3
  4283c8:	stp	x21, x22, [sp, #32]
  4283cc:	mov	x22, x4
  4283d0:	stp	x23, x24, [sp, #48]
  4283d4:	mov	x23, x0
  4283d8:	mov	x24, x1
  4283dc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4283e0:	csel	x19, x2, x0, ge  // ge = tcont
  4283e4:	ldr	w0, [x23, #112]
  4283e8:	mov	x2, x19
  4283ec:	mov	x1, x24
  4283f0:	bl	403e20 <read@plt>
  4283f4:	cmp	x0, #0x0
  4283f8:	b.ge	428460 <ferror@plt+0x243f0>  // b.tcont
  4283fc:	bl	403f60 <__errno_location@plt>
  428400:	ldr	w21, [x0]
  428404:	str	xzr, [x20]
  428408:	cmp	w21, #0x4
  42840c:	b.eq	4283e4 <ferror@plt+0x24374>  // b.none
  428410:	cmp	w21, #0xb
  428414:	b.eq	428470 <ferror@plt+0x24400>  // b.none
  428418:	bl	430550 <ferror@plt+0x2c4e0>
  42841c:	mov	w19, w0
  428420:	mov	w0, w21
  428424:	bl	42dc6c <ferror@plt+0x29bfc>
  428428:	mov	w20, w0
  42842c:	mov	w0, w21
  428430:	bl	41a5ec <ferror@plt+0x1657c>
  428434:	mov	x3, x0
  428438:	mov	w2, w20
  42843c:	mov	x0, x22
  428440:	mov	w1, w19
  428444:	bl	408dbc <ferror@plt+0x4d4c>
  428448:	mov	w0, #0x0                   	// #0
  42844c:	ldp	x19, x20, [sp, #16]
  428450:	ldp	x21, x22, [sp, #32]
  428454:	ldp	x23, x24, [sp, #48]
  428458:	ldp	x29, x30, [sp], #64
  42845c:	ret
  428460:	str	x0, [x20]
  428464:	cset	w0, eq  // eq = none
  428468:	add	w0, w0, #0x1
  42846c:	b	42844c <ferror@plt+0x243dc>
  428470:	mov	w0, #0x3                   	// #3
  428474:	b	42844c <ferror@plt+0x243dc>
  428478:	stp	x29, x30, [sp, #-48]!
  42847c:	mov	x29, sp
  428480:	stp	x19, x20, [sp, #16]
  428484:	mov	x19, x0
  428488:	mov	x20, x1
  42848c:	ldr	x0, [x0, #104]
  428490:	str	x21, [sp, #32]
  428494:	mov	x21, x2
  428498:	bl	42dc1c <ferror@plt+0x29bac>
  42849c:	cbz	x20, 4284cc <ferror@plt+0x2445c>
  4284a0:	ldrh	w1, [x19, #102]
  4284a4:	mov	x2, x21
  4284a8:	mov	x16, x20
  4284ac:	orr	w0, w1, w0
  4284b0:	ldr	w1, [x19, #112]
  4284b4:	ldr	x21, [sp, #32]
  4284b8:	and	w1, w0, w1
  4284bc:	ldr	x0, [x19, #104]
  4284c0:	ldp	x19, x20, [sp, #16]
  4284c4:	ldp	x29, x30, [sp], #48
  4284c8:	br	x16
  4284cc:	mov	w1, #0x10                  	// #16
  4284d0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4284d4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4284d8:	add	x2, x2, #0x950
  4284dc:	add	x0, x0, #0x41f
  4284e0:	bl	4122b4 <ferror@plt+0xe244>
  4284e4:	mov	w0, #0x0                   	// #0
  4284e8:	ldp	x19, x20, [sp, #16]
  4284ec:	ldr	x21, [sp, #32]
  4284f0:	ldp	x29, x30, [sp], #48
  4284f4:	ret
  4284f8:	stp	x29, x30, [sp, #-32]!
  4284fc:	mov	w1, #0x3                   	// #3
  428500:	mov	x29, sp
  428504:	str	x19, [sp, #16]
  428508:	mov	x19, x0
  42850c:	ldr	w0, [x0, #112]
  428510:	bl	403d70 <fcntl@plt>
  428514:	cmn	w0, #0x1
  428518:	b.ne	42855c <ferror@plt+0x244ec>  // b.any
  42851c:	bl	403f60 <__errno_location@plt>
  428520:	ldr	w19, [x0]
  428524:	mov	w0, w19
  428528:	bl	41a5ec <ferror@plt+0x1657c>
  42852c:	mov	w4, w19
  428530:	mov	x3, x0
  428534:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  428538:	mov	w1, #0x10                  	// #16
  42853c:	add	x2, x2, #0x997
  428540:	adrp	x0, 438000 <ferror@plt+0x33f90>
  428544:	add	x0, x0, #0x41f
  428548:	bl	4122b4 <ferror@plt+0xe244>
  42854c:	mov	w0, #0x0                   	// #0
  428550:	ldr	x19, [sp, #16]
  428554:	ldp	x29, x30, [sp], #32
  428558:	ret
  42855c:	mov	w1, w0
  428560:	ubfx	x0, x1, #10, #1
  428564:	tbz	w1, #11, 42856c <ferror@plt+0x244fc>
  428568:	orr	w0, w0, #0x2
  42856c:	and	w1, w1, #0x3
  428570:	cmp	w1, #0x1
  428574:	b.eq	428598 <ferror@plt+0x24528>  // b.none
  428578:	cmp	w1, #0x2
  42857c:	b.eq	4285a8 <ferror@plt+0x24538>  // b.none
  428580:	cbnz	w1, 4285b4 <ferror@plt+0x24544>
  428584:	ldrb	w1, [x19, #94]
  428588:	and	w1, w1, #0xffffffe7
  42858c:	orr	w1, w1, #0x8
  428590:	strb	w1, [x19, #94]
  428594:	b	428550 <ferror@plt+0x244e0>
  428598:	ldrb	w1, [x19, #94]
  42859c:	and	w1, w1, #0xffffffe7
  4285a0:	orr	w1, w1, #0x10
  4285a4:	b	428590 <ferror@plt+0x24520>
  4285a8:	ldrb	w1, [x19, #94]
  4285ac:	orr	w1, w1, #0x18
  4285b0:	b	428590 <ferror@plt+0x24520>
  4285b4:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  4285b8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4285bc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4285c0:	add	x3, x3, #0xa3c
  4285c4:	add	x1, x1, #0x9cf
  4285c8:	add	x0, x0, #0x41f
  4285cc:	mov	x4, #0x0                   	// #0
  4285d0:	mov	w2, #0x1b8                 	// #440
  4285d4:	bl	420128 <ferror@plt+0x1c0b8>
  4285d8:	stp	x29, x30, [sp, #-48]!
  4285dc:	mov	x29, sp
  4285e0:	stp	x19, x20, [sp, #16]
  4285e4:	mov	x19, x0
  4285e8:	stp	x21, x22, [sp, #32]
  4285ec:	bl	403f60 <__errno_location@plt>
  4285f0:	ldr	w22, [x0]
  4285f4:	bl	430550 <ferror@plt+0x2c4e0>
  4285f8:	mov	w20, w0
  4285fc:	mov	w0, w22
  428600:	bl	42dc6c <ferror@plt+0x29bfc>
  428604:	mov	w21, w0
  428608:	mov	w0, w22
  42860c:	bl	41a5ec <ferror@plt+0x1657c>
  428610:	mov	x3, x0
  428614:	mov	w2, w21
  428618:	mov	w1, w20
  42861c:	mov	x0, x19
  428620:	bl	408dbc <ferror@plt+0x4d4c>
  428624:	mov	w0, #0x0                   	// #0
  428628:	ldp	x19, x20, [sp, #16]
  42862c:	ldp	x21, x22, [sp, #32]
  428630:	ldp	x29, x30, [sp], #48
  428634:	ret
  428638:	stp	x29, x30, [sp, #-32]!
  42863c:	mov	x29, sp
  428640:	str	x19, [sp, #16]
  428644:	mov	x19, x2
  428648:	ubfiz	x2, x1, #10, #1
  42864c:	tbz	w1, #1, 428654 <ferror@plt+0x245e4>
  428650:	orr	x2, x2, #0x800
  428654:	ldr	w0, [x0, #112]
  428658:	mov	w1, #0x4                   	// #4
  42865c:	bl	403d70 <fcntl@plt>
  428660:	cmn	w0, #0x1
  428664:	b.ne	428678 <ferror@plt+0x24608>  // b.any
  428668:	mov	x0, x19
  42866c:	ldr	x19, [sp, #16]
  428670:	ldp	x29, x30, [sp], #32
  428674:	b	4285d8 <ferror@plt+0x24568>
  428678:	mov	w0, #0x1                   	// #1
  42867c:	ldr	x19, [sp, #16]
  428680:	ldp	x29, x30, [sp], #32
  428684:	ret
  428688:	stp	x29, x30, [sp, #-32]!
  42868c:	mov	x29, sp
  428690:	ldr	w0, [x0, #112]
  428694:	str	x19, [sp, #16]
  428698:	mov	x19, x1
  42869c:	bl	403a90 <close@plt>
  4286a0:	tbz	w0, #31, 4286b4 <ferror@plt+0x24644>
  4286a4:	mov	x0, x19
  4286a8:	ldr	x19, [sp, #16]
  4286ac:	ldp	x29, x30, [sp], #32
  4286b0:	b	4285d8 <ferror@plt+0x24568>
  4286b4:	mov	w0, #0x1                   	// #1
  4286b8:	ldr	x19, [sp, #16]
  4286bc:	ldp	x29, x30, [sp], #32
  4286c0:	ret
  4286c4:	stp	x29, x30, [sp, #-48]!
  4286c8:	adrp	x5, 46d000 <ferror@plt+0x68f90>
  4286cc:	cmp	w2, #0x2
  4286d0:	mov	x29, sp
  4286d4:	stp	x19, x20, [sp, #16]
  4286d8:	add	x5, x5, #0xa3c
  4286dc:	stp	x21, x22, [sp, #32]
  4286e0:	b.hi	428710 <ferror@plt+0x246a0>  // b.pmore
  4286e4:	add	x5, x5, #0x14
  4286e8:	ldr	w0, [x0, #112]
  4286ec:	mov	x19, x3
  4286f0:	ldrsb	w2, [x5, w2, uxtw]
  4286f4:	bl	403770 <lseek@plt>
  4286f8:	tbnz	x0, #63, 428730 <ferror@plt+0x246c0>
  4286fc:	mov	w0, #0x1                   	// #1
  428700:	ldp	x19, x20, [sp, #16]
  428704:	ldp	x21, x22, [sp, #32]
  428708:	ldp	x29, x30, [sp], #48
  42870c:	ret
  428710:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  428714:	adrp	x0, 438000 <ferror@plt+0x33f90>
  428718:	add	x3, x5, #0x17
  42871c:	add	x1, x1, #0x9cf
  428720:	add	x0, x0, #0x41f
  428724:	mov	x4, #0x0                   	// #0
  428728:	mov	w2, #0x121                 	// #289
  42872c:	bl	420128 <ferror@plt+0x1c0b8>
  428730:	bl	403f60 <__errno_location@plt>
  428734:	ldr	w22, [x0]
  428738:	bl	430550 <ferror@plt+0x2c4e0>
  42873c:	mov	w20, w0
  428740:	mov	w0, w22
  428744:	bl	42dc6c <ferror@plt+0x29bfc>
  428748:	mov	w21, w0
  42874c:	mov	w0, w22
  428750:	bl	41a5ec <ferror@plt+0x1657c>
  428754:	mov	x3, x0
  428758:	mov	w2, w21
  42875c:	mov	x0, x19
  428760:	mov	w1, w20
  428764:	bl	408dbc <ferror@plt+0x4d4c>
  428768:	mov	w0, #0x0                   	// #0
  42876c:	b	428700 <ferror@plt+0x24690>
  428770:	stp	x29, x30, [sp, #-176]!
  428774:	mov	x29, sp
  428778:	stp	x19, x20, [sp, #16]
  42877c:	mov	x19, x0
  428780:	stp	x21, x22, [sp, #32]
  428784:	cbz	x0, 4287b8 <ferror@plt+0x24748>
  428788:	mov	x3, x1
  42878c:	cbnz	x1, 4287ec <ferror@plt+0x2477c>
  428790:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  428794:	add	x2, x2, #0x9d9
  428798:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  42879c:	add	x1, x1, #0xa3c
  4287a0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4287a4:	add	x1, x1, #0x26
  4287a8:	add	x0, x0, #0x41f
  4287ac:	bl	412328 <ferror@plt+0xe2b8>
  4287b0:	mov	x19, #0x0                   	// #0
  4287b4:	b	4287d8 <ferror@plt+0x24768>
  4287b8:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  4287bc:	add	x1, x1, #0xa3c
  4287c0:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  4287c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4287c8:	add	x2, x2, #0xefa
  4287cc:	add	x1, x1, #0x26
  4287d0:	add	x0, x0, #0x41f
  4287d4:	bl	412328 <ferror@plt+0xe2b8>
  4287d8:	mov	x0, x19
  4287dc:	ldp	x19, x20, [sp, #16]
  4287e0:	ldp	x21, x22, [sp, #32]
  4287e4:	ldp	x29, x30, [sp], #176
  4287e8:	ret
  4287ec:	mov	x22, x2
  4287f0:	cbz	x2, 428808 <ferror@plt+0x24798>
  4287f4:	ldr	x0, [x2]
  4287f8:	cbz	x0, 428808 <ferror@plt+0x24798>
  4287fc:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  428800:	add	x2, x2, #0x9e6
  428804:	b	428798 <ferror@plt+0x24728>
  428808:	ldrb	w0, [x3]
  42880c:	cmp	w0, #0x72
  428810:	b.eq	428840 <ferror@plt+0x247d0>  // b.none
  428814:	cmp	w0, #0x77
  428818:	b.eq	428884 <ferror@plt+0x24814>  // b.none
  42881c:	cmp	w0, #0x61
  428820:	b.eq	42888c <ferror@plt+0x2481c>  // b.none
  428824:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  428828:	mov	w1, #0x10                  	// #16
  42882c:	add	x2, x2, #0xa0a
  428830:	adrp	x0, 438000 <ferror@plt+0x33f90>
  428834:	add	x0, x0, #0x41f
  428838:	bl	4122b4 <ferror@plt+0xe244>
  42883c:	b	4287b0 <ferror@plt+0x24740>
  428840:	mov	w0, #0x1                   	// #1
  428844:	ldrb	w1, [x3, #1]
  428848:	cbz	w1, 428860 <ferror@plt+0x247f0>
  42884c:	cmp	w1, #0x2b
  428850:	b.ne	428824 <ferror@plt+0x247b4>  // b.any
  428854:	ldrb	w1, [x3, #2]
  428858:	cbnz	w1, 428824 <ferror@plt+0x247b4>
  42885c:	orr	w0, w0, #0x8
  428860:	sub	w21, w0, #0x1
  428864:	cmp	w21, #0xb
  428868:	b.hi	428904 <ferror@plt+0x24894>  // b.pmore
  42886c:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  428870:	add	x0, x0, #0xa24
  428874:	ldrb	w0, [x0, w21, uxtw]
  428878:	adr	x1, 428884 <ferror@plt+0x24814>
  42887c:	add	x0, x1, w0, sxtb #2
  428880:	br	x0
  428884:	mov	w0, #0x2                   	// #2
  428888:	b	428844 <ferror@plt+0x247d4>
  42888c:	mov	w0, #0x4                   	// #4
  428890:	b	428844 <ferror@plt+0x247d4>
  428894:	mov	w1, #0x241                 	// #577
  428898:	mov	x0, x19
  42889c:	mov	w2, #0x1b6                 	// #438
  4288a0:	bl	403860 <open@plt>
  4288a4:	mov	w20, w0
  4288a8:	cmn	w0, #0x1
  4288ac:	b.ne	42893c <ferror@plt+0x248cc>  // b.any
  4288b0:	bl	403f60 <__errno_location@plt>
  4288b4:	ldr	w21, [x0]
  4288b8:	bl	409474 <ferror@plt+0x5404>
  4288bc:	mov	w19, w0
  4288c0:	mov	w0, w21
  4288c4:	bl	4094b0 <ferror@plt+0x5440>
  4288c8:	mov	w20, w0
  4288cc:	mov	w0, w21
  4288d0:	bl	41a5ec <ferror@plt+0x1657c>
  4288d4:	mov	x3, x0
  4288d8:	mov	w2, w20
  4288dc:	mov	w1, w19
  4288e0:	mov	x0, x22
  4288e4:	bl	408dbc <ferror@plt+0x4d4c>
  4288e8:	b	4287b0 <ferror@plt+0x24740>
  4288ec:	mov	w1, #0x2                   	// #2
  4288f0:	b	428898 <ferror@plt+0x24828>
  4288f4:	mov	w1, #0x242                 	// #578
  4288f8:	b	428898 <ferror@plt+0x24828>
  4288fc:	mov	w1, #0x442                 	// #1090
  428900:	b	428898 <ferror@plt+0x24828>
  428904:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  428908:	add	x3, x3, #0xa3c
  42890c:	add	x3, x3, #0x3c
  428910:	mov	x4, #0x0                   	// #0
  428914:	mov	w2, #0x20b                 	// #523
  428918:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  42891c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  428920:	add	x1, x1, #0x9cf
  428924:	add	x0, x0, #0x41f
  428928:	bl	420128 <ferror@plt+0x1c0b8>
  42892c:	mov	w1, #0x0                   	// #0
  428930:	b	428898 <ferror@plt+0x24828>
  428934:	mov	w1, #0x441                 	// #1089
  428938:	b	428898 <ferror@plt+0x24828>
  42893c:	add	x1, sp, #0x30
  428940:	bl	431b00 <ferror@plt+0x2da90>
  428944:	cmn	w0, #0x1
  428948:	b.ne	428960 <ferror@plt+0x248f0>  // b.any
  42894c:	bl	403f60 <__errno_location@plt>
  428950:	ldr	w21, [x0]
  428954:	mov	w0, w20
  428958:	bl	403a90 <close@plt>
  42895c:	b	4288b8 <ferror@plt+0x24848>
  428960:	mov	x0, #0x78                  	// #120
  428964:	bl	410f8c <ferror@plt+0xcf1c>
  428968:	mov	x19, x0
  42896c:	ldr	w0, [sp, #64]
  428970:	mov	w2, #0xb000                	// #45056
  428974:	and	w1, w0, #0xf000
  428978:	and	w0, w0, w2
  42897c:	cmp	w1, #0x8, lsl #12
  428980:	mov	w1, #0x2000                	// #8192
  428984:	ccmp	w0, w1, #0x4, ne  // ne = any
  428988:	ldrb	w0, [x19, #94]
  42898c:	cset	w1, eq  // eq = none
  428990:	cmp	w21, #0xb
  428994:	bfi	w0, w1, #5, #1
  428998:	strb	w0, [x19, #94]
  42899c:	b.hi	428a10 <ferror@plt+0x249a0>  // b.pmore
  4289a0:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  4289a4:	add	x0, x0, #0xa30
  4289a8:	ldrb	w0, [x0, w21, uxtw]
  4289ac:	adr	x1, 4289b8 <ferror@plt+0x24948>
  4289b0:	add	x0, x1, w0, sxtb #2
  4289b4:	br	x0
  4289b8:	ldrb	w0, [x19, #94]
  4289bc:	and	w0, w0, #0xffffffe7
  4289c0:	orr	w0, w0, #0x8
  4289c4:	strb	w0, [x19, #94]
  4289c8:	mov	x0, x19
  4289cc:	bl	42da50 <ferror@plt+0x299e0>
  4289d0:	str	w20, [x19, #112]
  4289d4:	ldrb	w0, [x19, #94]
  4289d8:	orr	w0, w0, #0x4
  4289dc:	strb	w0, [x19, #94]
  4289e0:	adrp	x0, 48d000 <ferror@plt+0x88f90>
  4289e4:	add	x0, x0, #0x870
  4289e8:	add	x0, x0, #0x30
  4289ec:	str	x0, [x19, #8]
  4289f0:	b	4287d8 <ferror@plt+0x24768>
  4289f4:	ldrb	w0, [x19, #94]
  4289f8:	and	w0, w0, #0xffffffe7
  4289fc:	orr	w0, w0, #0x10
  428a00:	b	4289c4 <ferror@plt+0x24954>
  428a04:	ldrb	w0, [x19, #94]
  428a08:	orr	w0, w0, #0x18
  428a0c:	b	4289c4 <ferror@plt+0x24954>
  428a10:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  428a14:	add	x3, x3, #0xa3c
  428a18:	add	x3, x3, #0x3c
  428a1c:	mov	x4, #0x0                   	// #0
  428a20:	mov	w2, #0x23d                 	// #573
  428a24:	b	428918 <ferror@plt+0x248a8>
  428a28:	stp	x29, x30, [sp, #-160]!
  428a2c:	mov	x29, sp
  428a30:	stp	x19, x20, [sp, #16]
  428a34:	mov	w20, w0
  428a38:	mov	x0, #0x78                  	// #120
  428a3c:	bl	410f8c <ferror@plt+0xcf1c>
  428a40:	mov	x19, x0
  428a44:	bl	42da50 <ferror@plt+0x299e0>
  428a48:	adrp	x1, 48d000 <ferror@plt+0x88f90>
  428a4c:	add	x1, x1, #0x870
  428a50:	add	x1, x1, #0x30
  428a54:	mov	w0, w20
  428a58:	str	x1, [x19, #8]
  428a5c:	add	x1, sp, #0x20
  428a60:	str	w20, [x19, #112]
  428a64:	bl	431b00 <ferror@plt+0x2da90>
  428a68:	ldrb	w1, [x19, #94]
  428a6c:	cbnz	w0, 428ab0 <ferror@plt+0x24a40>
  428a70:	ldr	w0, [sp, #48]
  428a74:	mov	w3, #0xb000                	// #45056
  428a78:	and	w2, w0, #0xf000
  428a7c:	and	w0, w0, w3
  428a80:	cmp	w2, #0x8, lsl #12
  428a84:	mov	w2, #0x2000                	// #8192
  428a88:	ccmp	w0, w2, #0x4, ne  // ne = any
  428a8c:	cset	w0, eq  // eq = none
  428a90:	bfi	w1, w0, #5, #1
  428a94:	mov	x0, x19
  428a98:	strb	w1, [x19, #94]
  428a9c:	bl	4284f8 <ferror@plt+0x24488>
  428aa0:	mov	x0, x19
  428aa4:	ldp	x19, x20, [sp, #16]
  428aa8:	ldp	x29, x30, [sp], #160
  428aac:	ret
  428ab0:	and	w1, w1, #0xffffffdf
  428ab4:	b	428a94 <ferror@plt+0x24a24>
  428ab8:	ldr	w0, [x0, #112]
  428abc:	ret
  428ac0:	stp	x29, x30, [sp, #-48]!
  428ac4:	mov	x29, sp
  428ac8:	stp	x19, x20, [sp, #16]
  428acc:	mov	w20, w0
  428ad0:	str	x21, [sp, #32]
  428ad4:	mov	w21, w1
  428ad8:	mov	w1, w21
  428adc:	mov	w0, w20
  428ae0:	bl	403ee0 <dup2@plt>
  428ae4:	mov	w19, w0
  428ae8:	tbz	w0, #31, 428afc <ferror@plt+0x24a8c>
  428aec:	bl	403f60 <__errno_location@plt>
  428af0:	ldr	w0, [x0]
  428af4:	cmp	w0, #0x4
  428af8:	b.eq	428ad8 <ferror@plt+0x24a68>  // b.none
  428afc:	mov	w0, w19
  428b00:	ldp	x19, x20, [sp, #16]
  428b04:	ldr	x21, [sp, #32]
  428b08:	ldp	x29, x30, [sp], #48
  428b0c:	ret
  428b10:	stp	x29, x30, [sp, #-64]!
  428b14:	mov	x29, sp
  428b18:	stp	x21, x22, [sp, #32]
  428b1c:	mov	x22, x1
  428b20:	mov	x21, x2
  428b24:	sub	x2, x22, #0x8
  428b28:	str	x23, [sp, #48]
  428b2c:	mov	x23, x0
  428b30:	mov	x1, #0x0                   	// #0
  428b34:	stp	x19, x20, [sp, #16]
  428b38:	mov	w20, w1
  428b3c:	add	x1, x1, #0x1
  428b40:	ldr	x0, [x2, x1, lsl #3]
  428b44:	cbnz	x0, 428b38 <ferror@plt+0x24ac8>
  428b48:	add	w0, w20, #0x2
  428b4c:	mov	x1, #0x8                   	// #8
  428b50:	sxtw	x0, w0
  428b54:	bl	41120c <ferror@plt+0xd19c>
  428b58:	mov	x19, x0
  428b5c:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  428b60:	mov	x1, x19
  428b64:	add	x0, x0, #0xa8e
  428b68:	str	x0, [x19]
  428b6c:	sxtw	x0, w20
  428b70:	str	x23, [x1, #8]!
  428b74:	cbnz	w0, 428ba4 <ferror@plt+0x24b34>
  428b78:	ldr	x0, [x19]
  428b7c:	cbz	x21, 428bb4 <ferror@plt+0x24b44>
  428b80:	mov	x2, x21
  428b84:	mov	x1, x19
  428b88:	bl	403d30 <execve@plt>
  428b8c:	mov	x0, x19
  428b90:	ldp	x19, x20, [sp, #16]
  428b94:	ldp	x21, x22, [sp, #32]
  428b98:	ldr	x23, [sp, #48]
  428b9c:	ldp	x29, x30, [sp], #64
  428ba0:	b	4110d0 <ferror@plt+0xd060>
  428ba4:	ldr	x2, [x22, x0, lsl #3]
  428ba8:	str	x2, [x1, x0, lsl #3]
  428bac:	sub	x0, x0, #0x1
  428bb0:	b	428b74 <ferror@plt+0x24b04>
  428bb4:	mov	x1, x19
  428bb8:	bl	4039f0 <execv@plt>
  428bbc:	b	428b8c <ferror@plt+0x24b1c>
  428bc0:	stp	x29, x30, [sp, #-32]!
  428bc4:	mov	x29, sp
  428bc8:	str	x19, [sp, #16]
  428bcc:	mov	x19, x0
  428bd0:	ldr	w0, [x0]
  428bd4:	tbnz	w0, #31, 428be8 <ferror@plt+0x24b78>
  428bd8:	mov	x1, #0x0                   	// #0
  428bdc:	bl	419f90 <ferror@plt+0x15f20>
  428be0:	mov	w0, #0xffffffff            	// #-1
  428be4:	str	w0, [x19]
  428be8:	ldr	x19, [sp, #16]
  428bec:	ldp	x29, x30, [sp], #32
  428bf0:	ret
  428bf4:	stp	x29, x30, [sp, #-48]!
  428bf8:	mov	x29, sp
  428bfc:	stp	x19, x20, [sp, #16]
  428c00:	mov	x19, x1
  428c04:	mov	x20, #0x4                   	// #4
  428c08:	str	x21, [sp, #32]
  428c0c:	mov	w21, w0
  428c10:	mov	x2, x20
  428c14:	mov	x1, x19
  428c18:	mov	w0, w21
  428c1c:	bl	403af0 <write@plt>
  428c20:	tbz	x0, #63, 428c48 <ferror@plt+0x24bd8>
  428c24:	bl	403f60 <__errno_location@plt>
  428c28:	ldr	w0, [x0]
  428c2c:	cmp	w0, #0x4
  428c30:	b.eq	428c10 <ferror@plt+0x24ba0>  // b.none
  428c34:	mov	x0, #0x0                   	// #0
  428c38:	ldp	x19, x20, [sp, #16]
  428c3c:	ldr	x21, [sp, #32]
  428c40:	ldp	x29, x30, [sp], #48
  428c44:	ret
  428c48:	add	x19, x19, x0
  428c4c:	subs	x20, x20, x0
  428c50:	b.ne	428c10 <ferror@plt+0x24ba0>  // b.any
  428c54:	mov	x0, #0x1                   	// #1
  428c58:	b	428c38 <ferror@plt+0x24bc8>
  428c5c:	stp	x29, x30, [sp, #-64]!
  428c60:	mov	x29, sp
  428c64:	str	x19, [sp, #16]
  428c68:	mov	w19, w0
  428c6c:	str	w1, [sp, #44]
  428c70:	bl	403f60 <__errno_location@plt>
  428c74:	ldr	w0, [x0]
  428c78:	add	x1, sp, #0x2c
  428c7c:	str	w0, [sp, #60]
  428c80:	mov	w0, w19
  428c84:	bl	428bf4 <ferror@plt+0x24b84>
  428c88:	add	x1, sp, #0x3c
  428c8c:	mov	w0, w19
  428c90:	bl	428bf4 <ferror@plt+0x24b84>
  428c94:	mov	w0, #0x1                   	// #1
  428c98:	bl	403550 <_exit@plt>
  428c9c:	cmp	w1, w0
  428ca0:	b.lt	428cc8 <ferror@plt+0x24c58>  // b.tstop
  428ca4:	stp	x29, x30, [sp, #-16]!
  428ca8:	mov	w0, w1
  428cac:	mov	w2, #0x1                   	// #1
  428cb0:	mov	x29, sp
  428cb4:	mov	w1, #0x2                   	// #2
  428cb8:	bl	403d70 <fcntl@plt>
  428cbc:	mov	w0, #0x0                   	// #0
  428cc0:	ldp	x29, x30, [sp], #16
  428cc4:	ret
  428cc8:	mov	w0, #0x0                   	// #0
  428ccc:	ret
  428cd0:	stp	x29, x30, [sp, #-128]!
  428cd4:	mov	x29, sp
  428cd8:	stp	x19, x20, [sp, #16]
  428cdc:	mov	x19, x5
  428ce0:	mov	x20, x6
  428ce4:	stp	x21, x22, [sp, #32]
  428ce8:	mov	w21, w0
  428cec:	ldr	w22, [sp, #128]
  428cf0:	stp	x23, x24, [sp, #48]
  428cf4:	mov	w23, w7
  428cf8:	ldr	w24, [sp, #136]
  428cfc:	stp	x25, x26, [sp, #64]
  428d00:	stp	x27, x28, [sp, #80]
  428d04:	stp	w3, w2, [sp, #100]
  428d08:	str	w1, [sp, #108]
  428d0c:	ldr	x25, [sp, #176]
  428d10:	cbz	x4, 428d2c <ferror@plt+0x24cbc>
  428d14:	mov	x0, x4
  428d18:	bl	403c50 <chdir@plt>
  428d1c:	tbz	w0, #31, 428d2c <ferror@plt+0x24cbc>
  428d20:	mov	w1, #0x0                   	// #0
  428d24:	mov	w0, w21
  428d28:	bl	428c5c <ferror@plt+0x24bec>
  428d2c:	cbz	w23, 428e48 <ferror@plt+0x24dd8>
  428d30:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  428d34:	add	x0, x0, #0xa96
  428d38:	bl	4036c0 <opendir@plt>
  428d3c:	mov	x23, x0
  428d40:	cbz	x0, 428df4 <ferror@plt+0x24d84>
  428d44:	mov	x0, x23
  428d48:	bl	403a20 <readdir@plt>
  428d4c:	mov	x26, x0
  428d50:	cbnz	x0, 428d78 <ferror@plt+0x24d08>
  428d54:	mov	x0, x23
  428d58:	bl	403a60 <closedir@plt>
  428d5c:	ldr	w0, [sp, #108]
  428d60:	tbnz	w0, #31, 428ed4 <ferror@plt+0x24e64>
  428d64:	mov	w1, #0x0                   	// #0
  428d68:	bl	428ac0 <ferror@plt+0x24a50>
  428d6c:	tbz	w0, #31, 428e58 <ferror@plt+0x24de8>
  428d70:	mov	w1, #0x2                   	// #2
  428d74:	b	428d24 <ferror@plt+0x24cb4>
  428d78:	str	xzr, [sp, #112]
  428d7c:	ldrb	w0, [x26, #19]
  428d80:	cmp	w0, #0x2e
  428d84:	b.eq	428d44 <ferror@plt+0x24cd4>  // b.none
  428d88:	bl	403f60 <__errno_location@plt>
  428d8c:	mov	x27, x0
  428d90:	add	x1, sp, #0x70
  428d94:	add	x0, x26, #0x13
  428d98:	mov	w2, #0xa                   	// #10
  428d9c:	str	wzr, [x27]
  428da0:	bl	403c10 <strtol@plt>
  428da4:	mov	x26, x0
  428da8:	ldr	w0, [x27]
  428dac:	cbnz	w0, 428d44 <ferror@plt+0x24cd4>
  428db0:	ldr	x0, [sp, #112]
  428db4:	cbz	x0, 428d44 <ferror@plt+0x24cd4>
  428db8:	ldrb	w0, [x0]
  428dbc:	cbnz	w0, 428d44 <ferror@plt+0x24cd4>
  428dc0:	cmp	x26, w26, sxtw
  428dc4:	b.ne	428d44 <ferror@plt+0x24cd4>  // b.any
  428dc8:	mov	x0, x23
  428dcc:	bl	403db0 <dirfd@plt>
  428dd0:	cmp	w0, w26
  428dd4:	b.eq	428d44 <ferror@plt+0x24cd4>  // b.none
  428dd8:	cmp	w26, #0x2
  428ddc:	b.le	428d44 <ferror@plt+0x24cd4>
  428de0:	mov	w0, w26
  428de4:	mov	w2, #0x1                   	// #1
  428de8:	mov	w1, #0x2                   	// #2
  428dec:	bl	403d70 <fcntl@plt>
  428df0:	b	428d44 <ferror@plt+0x24cd4>
  428df4:	add	x1, sp, #0x70
  428df8:	mov	w0, #0x7                   	// #7
  428dfc:	bl	403dd0 <getrlimit@plt>
  428e00:	cbnz	w0, 428e10 <ferror@plt+0x24da0>
  428e04:	ldr	x23, [sp, #120]
  428e08:	cmn	x23, #0x1
  428e0c:	b.ne	428e1c <ferror@plt+0x24dac>  // b.any
  428e10:	mov	w0, #0x4                   	// #4
  428e14:	bl	403e50 <sysconf@plt>
  428e18:	mov	w23, w0
  428e1c:	mov	w26, #0x0                   	// #0
  428e20:	cmp	w26, w23
  428e24:	b.ge	428d5c <ferror@plt+0x24cec>  // b.tcont
  428e28:	cmp	w26, #0x2
  428e2c:	b.le	428e40 <ferror@plt+0x24dd0>
  428e30:	mov	w0, w26
  428e34:	mov	w2, #0x1                   	// #1
  428e38:	mov	w1, #0x2                   	// #2
  428e3c:	bl	403d70 <fcntl@plt>
  428e40:	add	w26, w26, #0x1
  428e44:	b	428e20 <ferror@plt+0x24db0>
  428e48:	mov	w1, w21
  428e4c:	mov	x0, #0x0                   	// #0
  428e50:	bl	428c9c <ferror@plt+0x24c2c>
  428e54:	b	428d5c <ferror@plt+0x24cec>
  428e58:	add	x0, sp, #0x6c
  428e5c:	bl	428bc0 <ferror@plt+0x24b50>
  428e60:	ldr	w0, [sp, #104]
  428e64:	tbnz	w0, #31, 428f30 <ferror@plt+0x24ec0>
  428e68:	mov	w1, #0x1                   	// #1
  428e6c:	bl	428ac0 <ferror@plt+0x24a50>
  428e70:	tbnz	w0, #31, 428d70 <ferror@plt+0x24d00>
  428e74:	add	x0, sp, #0x68
  428e78:	bl	428bc0 <ferror@plt+0x24b50>
  428e7c:	ldr	w0, [sp, #100]
  428e80:	tbnz	w0, #31, 428f9c <ferror@plt+0x24f2c>
  428e84:	mov	w1, #0x2                   	// #2
  428e88:	bl	428ac0 <ferror@plt+0x24a50>
  428e8c:	tbnz	w0, #31, 428d70 <ferror@plt+0x24d00>
  428e90:	add	x0, sp, #0x64
  428e94:	bl	428bc0 <ferror@plt+0x24b50>
  428e98:	cbz	x25, 428ea4 <ferror@plt+0x24e34>
  428e9c:	ldr	x0, [sp, #184]
  428ea0:	blr	x25
  428ea4:	ldr	w0, [sp, #168]
  428ea8:	ldr	x25, [x19]
  428eac:	cbz	w0, 428eb4 <ferror@plt+0x24e44>
  428eb0:	add	x19, x19, #0x8
  428eb4:	bl	403f60 <__errno_location@plt>
  428eb8:	mov	x23, x0
  428ebc:	ldrb	w0, [x25]
  428ec0:	cbnz	w0, 428fe8 <ferror@plt+0x24f78>
  428ec4:	mov	w0, #0x2                   	// #2
  428ec8:	str	w0, [x23]
  428ecc:	mov	w1, #0x1                   	// #1
  428ed0:	b	428d24 <ferror@plt+0x24cb4>
  428ed4:	ldr	w0, [sp, #160]
  428ed8:	cbnz	w0, 428e60 <ferror@plt+0x24df0>
  428edc:	mov	w1, #0x0                   	// #0
  428ee0:	adrp	x0, 437000 <ferror@plt+0x32f90>
  428ee4:	add	x0, x0, #0x5a6
  428ee8:	bl	403860 <open@plt>
  428eec:	str	w0, [sp, #112]
  428ef0:	cmn	w0, #0x1
  428ef4:	b.eq	428f08 <ferror@plt+0x24e98>  // b.none
  428ef8:	mov	w1, #0x0                   	// #0
  428efc:	bl	428ac0 <ferror@plt+0x24a50>
  428f00:	add	x0, sp, #0x70
  428f04:	b	428e5c <ferror@plt+0x24dec>
  428f08:	adrp	x4, 46d000 <ferror@plt+0x68f90>
  428f0c:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  428f10:	add	x4, x4, #0xaa4
  428f14:	add	x3, x3, #0x0
  428f18:	mov	w2, #0x4a2                 	// #1186
  428f1c:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  428f20:	adrp	x0, 438000 <ferror@plt+0x33f90>
  428f24:	add	x1, x1, #0xab4
  428f28:	add	x0, x0, #0x41f
  428f2c:	bl	420128 <ferror@plt+0x1c0b8>
  428f30:	ldr	w0, [sp, #144]
  428f34:	cbz	w0, 428e7c <ferror@plt+0x24e0c>
  428f38:	adrp	x26, 437000 <ferror@plt+0x32f90>
  428f3c:	add	x26, x26, #0x5a6
  428f40:	mov	x0, x26
  428f44:	mov	w1, #0x1                   	// #1
  428f48:	bl	403860 <open@plt>
  428f4c:	mov	w23, w0
  428f50:	tbz	w0, #31, 428f64 <ferror@plt+0x24ef4>
  428f54:	bl	403f60 <__errno_location@plt>
  428f58:	ldr	w0, [x0]
  428f5c:	cmp	w0, #0x4
  428f60:	b.eq	428f40 <ferror@plt+0x24ed0>  // b.none
  428f64:	str	w23, [sp, #112]
  428f68:	cmn	w23, #0x1
  428f6c:	b.ne	428f88 <ferror@plt+0x24f18>  // b.any
  428f70:	adrp	x4, 46d000 <ferror@plt+0x68f90>
  428f74:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  428f78:	add	x4, x4, #0xabd
  428f7c:	add	x3, x3, #0x0
  428f80:	mov	w2, #0x4b5                 	// #1205
  428f84:	b	428f1c <ferror@plt+0x24eac>
  428f88:	mov	w0, w23
  428f8c:	mov	w1, #0x1                   	// #1
  428f90:	bl	428ac0 <ferror@plt+0x24a50>
  428f94:	add	x0, sp, #0x70
  428f98:	b	428e78 <ferror@plt+0x24e08>
  428f9c:	ldr	w0, [sp, #152]
  428fa0:	cbz	w0, 428e98 <ferror@plt+0x24e28>
  428fa4:	adrp	x26, 437000 <ferror@plt+0x32f90>
  428fa8:	add	x26, x26, #0x5a6
  428fac:	mov	w1, #0x1                   	// #1
  428fb0:	mov	x0, x26
  428fb4:	bl	403860 <open@plt>
  428fb8:	mov	w23, w0
  428fbc:	bl	403f60 <__errno_location@plt>
  428fc0:	tbz	w23, #31, 428fd0 <ferror@plt+0x24f60>
  428fc4:	ldr	w0, [x0]
  428fc8:	cmp	w0, #0x4
  428fcc:	b.eq	428fac <ferror@plt+0x24f3c>  // b.none
  428fd0:	mov	w0, w23
  428fd4:	mov	w1, #0x2                   	// #2
  428fd8:	str	w23, [sp, #112]
  428fdc:	bl	428ac0 <ferror@plt+0x24a50>
  428fe0:	add	x0, sp, #0x70
  428fe4:	b	428e94 <ferror@plt+0x24e24>
  428fe8:	orr	w0, w22, w24
  428fec:	str	w0, [sp, #96]
  428ff0:	cbz	w0, 429004 <ferror@plt+0x24f94>
  428ff4:	mov	x0, x25
  428ff8:	mov	w1, #0x2f                  	// #47
  428ffc:	bl	403d10 <strchr@plt>
  429000:	cbz	x0, 429048 <ferror@plt+0x24fd8>
  429004:	cbz	x20, 429038 <ferror@plt+0x24fc8>
  429008:	mov	x2, x20
  42900c:	mov	x1, x19
  429010:	mov	x0, x25
  429014:	bl	403d30 <execve@plt>
  429018:	ldr	w0, [x23]
  42901c:	cmp	w0, #0x8
  429020:	b.ne	428ecc <ferror@plt+0x24e5c>  // b.any
  429024:	mov	x2, x20
  429028:	mov	x1, x19
  42902c:	mov	x0, x25
  429030:	bl	428b10 <ferror@plt+0x24aa0>
  429034:	b	428ecc <ferror@plt+0x24e5c>
  429038:	mov	x1, x19
  42903c:	mov	x0, x25
  429040:	bl	4039f0 <execv@plt>
  429044:	b	429018 <ferror@plt+0x24fa8>
  429048:	adrp	x27, 432000 <ferror@plt+0x2df90>
  42904c:	add	x27, x27, #0x2fb
  429050:	cbnz	w24, 42913c <ferror@plt+0x250cc>
  429054:	mov	x0, x27
  429058:	bl	40873c <ferror@plt+0x46cc>
  42905c:	mov	x26, x0
  429060:	cbnz	x26, 42906c <ferror@plt+0x24ffc>
  429064:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  429068:	add	x26, x3, #0x241
  42906c:	mov	x0, x25
  429070:	bl	403580 <strlen@plt>
  429074:	add	x28, x0, #0x1
  429078:	mov	x0, x26
  42907c:	bl	403580 <strlen@plt>
  429080:	add	x27, x0, #0x1
  429084:	mov	x24, x0
  429088:	add	x0, x27, x28
  42908c:	bl	410f8c <ferror@plt+0xcf1c>
  429090:	mov	x22, x0
  429094:	add	x27, x0, x27
  429098:	mov	x2, x28
  42909c:	mov	x1, x25
  4290a0:	mov	x0, x27
  4290a4:	add	x28, x22, x24
  4290a8:	bl	403510 <memcpy@plt>
  4290ac:	mov	w0, #0x2f                  	// #47
  4290b0:	mov	w25, #0x0                   	// #0
  4290b4:	strb	w0, [x22, x24]
  4290b8:	mov	x24, x26
  4290bc:	ldrb	w0, [x24]
  4290c0:	cbz	w0, 4290cc <ferror@plt+0x2505c>
  4290c4:	cmp	w0, #0x3a
  4290c8:	b.ne	429160 <ferror@plt+0x250f0>  // b.any
  4290cc:	cmp	x26, x24
  4290d0:	b.eq	429168 <ferror@plt+0x250f8>  // b.none
  4290d4:	sub	x2, x24, x26
  4290d8:	mov	x1, x26
  4290dc:	sub	x0, x28, x2
  4290e0:	bl	403510 <memcpy@plt>
  4290e4:	mov	x26, x0
  4290e8:	cbz	x20, 429170 <ferror@plt+0x25100>
  4290ec:	mov	x2, x20
  4290f0:	mov	x1, x19
  4290f4:	mov	x0, x26
  4290f8:	bl	403d30 <execve@plt>
  4290fc:	ldr	w0, [x23]
  429100:	cmp	w0, #0x8
  429104:	b.ne	429118 <ferror@plt+0x250a8>  // b.any
  429108:	mov	x2, x20
  42910c:	mov	x1, x19
  429110:	mov	x0, x26
  429114:	bl	428b10 <ferror@plt+0x24aa0>
  429118:	ldr	w0, [x23]
  42911c:	cmp	w0, #0xd
  429120:	b.eq	4291bc <ferror@plt+0x2514c>  // b.none
  429124:	b.gt	429180 <ferror@plt+0x25110>
  429128:	cmp	w0, #0x2
  42912c:	b.eq	429198 <ferror@plt+0x25128>  // b.none
  429130:	mov	x0, x22
  429134:	bl	4110d0 <ferror@plt+0xd060>
  429138:	b	428ecc <ferror@plt+0x24e5c>
  42913c:	mov	x1, x27
  429140:	mov	x0, x20
  429144:	and	w22, w22, #0x1
  429148:	bl	4084d0 <ferror@plt+0x4460>
  42914c:	cmp	x0, #0x0
  429150:	mov	x26, x0
  429154:	csel	w22, w22, wzr, eq  // eq = none
  429158:	cbz	w22, 429060 <ferror@plt+0x24ff0>
  42915c:	b	429054 <ferror@plt+0x24fe4>
  429160:	add	x24, x24, #0x1
  429164:	b	4290bc <ferror@plt+0x2504c>
  429168:	mov	x26, x27
  42916c:	b	4290e8 <ferror@plt+0x25078>
  429170:	mov	x1, x19
  429174:	mov	x0, x26
  429178:	bl	4039f0 <execv@plt>
  42917c:	b	4290fc <ferror@plt+0x2508c>
  429180:	cmp	w0, #0x6e
  429184:	b.eq	429198 <ferror@plt+0x25128>  // b.none
  429188:	b.gt	4291b4 <ferror@plt+0x25144>
  42918c:	sub	w0, w0, #0x13
  429190:	cmp	w0, #0x1
  429194:	b.hi	429130 <ferror@plt+0x250c0>  // b.pmore
  429198:	mov	x26, x24
  42919c:	ldrb	w0, [x26], #1
  4291a0:	cbnz	w0, 4290b8 <ferror@plt+0x25048>
  4291a4:	cbz	w25, 429130 <ferror@plt+0x250c0>
  4291a8:	mov	w0, #0xd                   	// #13
  4291ac:	str	w0, [x23]
  4291b0:	b	429130 <ferror@plt+0x250c0>
  4291b4:	cmp	w0, #0x74
  4291b8:	b	42912c <ferror@plt+0x250bc>
  4291bc:	ldr	w25, [sp, #96]
  4291c0:	b	429198 <ferror@plt+0x25128>
  4291c4:	stp	x29, x30, [sp, #-32]!
  4291c8:	mov	x29, sp
  4291cc:	str	x19, [sp, #16]
  4291d0:	adrp	x19, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  4291d4:	ldr	w0, [x19, #24]
  4291d8:	cbnz	w0, 4291ec <ferror@plt+0x2517c>
  4291dc:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  4291e0:	add	x0, x0, #0xace
  4291e4:	bl	415d88 <ferror@plt+0x11d18>
  4291e8:	str	w0, [x19, #24]
  4291ec:	ldr	w0, [x19, #24]
  4291f0:	ldr	x19, [sp, #16]
  4291f4:	ldp	x29, x30, [sp], #32
  4291f8:	ret
  4291fc:	stp	x29, x30, [sp, #-48]!
  429200:	mov	x29, sp
  429204:	stp	x19, x20, [sp, #16]
  429208:	mov	x19, x1
  42920c:	str	x21, [sp, #32]
  429210:	bl	4036b0 <pipe@plt>
  429214:	tbz	w0, #31, 429260 <ferror@plt+0x251f0>
  429218:	bl	403f60 <__errno_location@plt>
  42921c:	ldr	w21, [x0]
  429220:	bl	4291c4 <ferror@plt+0x25154>
  429224:	mov	w20, w0
  429228:	mov	w0, w21
  42922c:	bl	41a5ec <ferror@plt+0x1657c>
  429230:	mov	w1, w20
  429234:	mov	x4, x0
  429238:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  42923c:	mov	x0, x19
  429240:	add	x3, x3, #0xae1
  429244:	mov	w2, #0x13                  	// #19
  429248:	bl	408d04 <ferror@plt+0x4c94>
  42924c:	mov	w0, #0x0                   	// #0
  429250:	ldp	x19, x20, [sp, #16]
  429254:	ldr	x21, [sp, #32]
  429258:	ldp	x29, x30, [sp], #48
  42925c:	ret
  429260:	mov	w0, #0x1                   	// #1
  429264:	b	429250 <ferror@plt+0x251e0>
  429268:	stp	x29, x30, [sp, #-96]!
  42926c:	mov	x29, sp
  429270:	stp	x19, x20, [sp, #16]
  429274:	mov	x20, x3
  429278:	mov	x19, #0x0                   	// #0
  42927c:	stp	x21, x22, [sp, #32]
  429280:	mov	w22, w0
  429284:	sbfiz	x21, x2, #2, #32
  429288:	stp	x23, x24, [sp, #48]
  42928c:	mov	x23, x1
  429290:	mov	x24, x4
  429294:	stp	x25, x26, [sp, #64]
  429298:	str	x27, [sp, #80]
  42929c:	sub	x25, x21, x19
  4292a0:	add	x26, x23, x19
  4292a4:	mov	x2, x25
  4292a8:	mov	x1, x26
  4292ac:	mov	w0, w22
  4292b0:	bl	403e20 <read@plt>
  4292b4:	cmp	x0, #0x0
  4292b8:	b.ge	429300 <ferror@plt+0x25290>  // b.tcont
  4292bc:	bl	403f60 <__errno_location@plt>
  4292c0:	ldr	w27, [x0]
  4292c4:	cmp	w27, #0x4
  4292c8:	b.eq	4292a4 <ferror@plt+0x25234>  // b.none
  4292cc:	bl	4291c4 <ferror@plt+0x25154>
  4292d0:	mov	w19, w0
  4292d4:	mov	w0, w27
  4292d8:	bl	41a5ec <ferror@plt+0x1657c>
  4292dc:	mov	w1, w19
  4292e0:	mov	x4, x0
  4292e4:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  4292e8:	mov	x0, x24
  4292ec:	add	x3, x3, #0xb21
  4292f0:	mov	w2, #0x13                  	// #19
  4292f4:	bl	408d04 <ferror@plt+0x4c94>
  4292f8:	mov	w0, #0x0                   	// #0
  4292fc:	b	42931c <ferror@plt+0x252ac>
  429300:	b.eq	429310 <ferror@plt+0x252a0>  // b.none
  429304:	add	x19, x19, x0
  429308:	cmp	x19, #0x7
  42930c:	b.ls	42929c <ferror@plt+0x2522c>  // b.plast
  429310:	lsr	x19, x19, #2
  429314:	mov	w0, #0x1                   	// #1
  429318:	str	w19, [x20]
  42931c:	ldp	x19, x20, [sp, #16]
  429320:	ldp	x21, x22, [sp, #32]
  429324:	ldp	x23, x24, [sp, #48]
  429328:	ldp	x25, x26, [sp, #64]
  42932c:	ldr	x27, [sp, #80]
  429330:	ldp	x29, x30, [sp], #96
  429334:	ret
  429338:	sub	sp, sp, #0xe0
  42933c:	stp	x29, x30, [sp, #64]
  429340:	add	x29, sp, #0x40
  429344:	stp	x19, x20, [sp, #80]
  429348:	ldr	x19, [sp, #296]
  42934c:	stp	x21, x22, [sp, #96]
  429350:	mov	w21, w0
  429354:	mov	x0, #0xffffffffffffffff    	// #-1
  429358:	mov	x22, x2
  42935c:	stp	x23, x24, [sp, #112]
  429360:	mov	x23, x1
  429364:	mov	x24, x3
  429368:	mov	x1, x19
  42936c:	stp	x25, x26, [sp, #128]
  429370:	mov	w25, w4
  429374:	mov	w26, w5
  429378:	stp	x27, x28, [sp, #144]
  42937c:	mov	w27, w6
  429380:	mov	w28, w7
  429384:	stp	x0, x0, [sp, #176]
  429388:	stp	x0, x0, [sp, #192]
  42938c:	str	x0, [sp, #208]
  429390:	add	x0, sp, #0xc8
  429394:	bl	4291fc <ferror@plt+0x2518c>
  429398:	cbz	w0, 429868 <ferror@plt+0x257f8>
  42939c:	cbnz	w21, 429400 <ferror@plt+0x25390>
  4293a0:	ldr	x0, [sp, #272]
  4293a4:	cbnz	x0, 429468 <ferror@plt+0x253f8>
  4293a8:	ldr	x0, [sp, #280]
  4293ac:	cbnz	x0, 42947c <ferror@plt+0x2540c>
  4293b0:	ldr	x0, [sp, #288]
  4293b4:	cbnz	x0, 429490 <ferror@plt+0x25420>
  4293b8:	bl	403750 <fork@plt>
  4293bc:	mov	w20, w0
  4293c0:	cmp	w0, #0x0
  4293c4:	b.ge	4294a4 <ferror@plt+0x25434>  // b.tcont
  4293c8:	bl	403f60 <__errno_location@plt>
  4293cc:	ldr	w21, [x0]
  4293d0:	bl	4291c4 <ferror@plt+0x25154>
  4293d4:	mov	w20, w0
  4293d8:	mov	w0, w21
  4293dc:	bl	41a5ec <ferror@plt+0x1657c>
  4293e0:	mov	w1, w20
  4293e4:	mov	x4, x0
  4293e8:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  4293ec:	mov	x0, x19
  4293f0:	add	x3, x3, #0xb45
  4293f4:	mov	w2, #0x0                   	// #0
  4293f8:	bl	408d04 <ferror@plt+0x4c94>
  4293fc:	b	429410 <ferror@plt+0x253a0>
  429400:	mov	x1, x19
  429404:	add	x0, sp, #0xd0
  429408:	bl	4291fc <ferror@plt+0x2518c>
  42940c:	cbnz	w0, 4293a0 <ferror@plt+0x25330>
  429410:	add	x0, sp, #0xc8
  429414:	bl	428bc0 <ferror@plt+0x24b50>
  429418:	add	x0, sp, #0xcc
  42941c:	bl	428bc0 <ferror@plt+0x24b50>
  429420:	add	x0, sp, #0xd0
  429424:	bl	428bc0 <ferror@plt+0x24b50>
  429428:	add	x0, sp, #0xd4
  42942c:	bl	428bc0 <ferror@plt+0x24b50>
  429430:	add	x0, sp, #0xb0
  429434:	bl	428bc0 <ferror@plt+0x24b50>
  429438:	add	x0, sp, #0xb4
  42943c:	bl	428bc0 <ferror@plt+0x24b50>
  429440:	add	x0, sp, #0xb8
  429444:	bl	428bc0 <ferror@plt+0x24b50>
  429448:	add	x0, sp, #0xbc
  42944c:	bl	428bc0 <ferror@plt+0x24b50>
  429450:	add	x0, sp, #0xc0
  429454:	bl	428bc0 <ferror@plt+0x24b50>
  429458:	add	x0, sp, #0xc4
  42945c:	bl	428bc0 <ferror@plt+0x24b50>
  429460:	mov	w0, #0x0                   	// #0
  429464:	b	429868 <ferror@plt+0x257f8>
  429468:	mov	x1, x19
  42946c:	add	x0, sp, #0xb0
  429470:	bl	4291fc <ferror@plt+0x2518c>
  429474:	cbnz	w0, 4293a8 <ferror@plt+0x25338>
  429478:	b	429410 <ferror@plt+0x253a0>
  42947c:	mov	x1, x19
  429480:	add	x0, sp, #0xb8
  429484:	bl	4291fc <ferror@plt+0x2518c>
  429488:	cbnz	w0, 4293b0 <ferror@plt+0x25340>
  42948c:	b	429410 <ferror@plt+0x253a0>
  429490:	mov	x1, x19
  429494:	add	x0, sp, #0xc0
  429498:	bl	4291fc <ferror@plt+0x2518c>
  42949c:	cbnz	w0, 4293b8 <ferror@plt+0x25348>
  4294a0:	b	429410 <ferror@plt+0x253a0>
  4294a4:	b.ne	4295bc <ferror@plt+0x2554c>  // b.any
  4294a8:	mov	x1, #0x0                   	// #0
  4294ac:	mov	w0, #0x11                  	// #17
  4294b0:	bl	4037e0 <signal@plt>
  4294b4:	mov	x1, #0x0                   	// #0
  4294b8:	mov	w0, #0x2                   	// #2
  4294bc:	bl	4037e0 <signal@plt>
  4294c0:	mov	x1, #0x0                   	// #0
  4294c4:	mov	w0, #0xf                   	// #15
  4294c8:	bl	4037e0 <signal@plt>
  4294cc:	mov	x1, #0x0                   	// #0
  4294d0:	mov	w0, #0x1                   	// #1
  4294d4:	bl	4037e0 <signal@plt>
  4294d8:	mov	x1, #0x0                   	// #0
  4294dc:	mov	w0, #0xd                   	// #13
  4294e0:	bl	4037e0 <signal@plt>
  4294e4:	add	x0, sp, #0xc8
  4294e8:	bl	428bc0 <ferror@plt+0x24b50>
  4294ec:	add	x0, sp, #0xd0
  4294f0:	bl	428bc0 <ferror@plt+0x24b50>
  4294f4:	add	x0, sp, #0xb4
  4294f8:	bl	428bc0 <ferror@plt+0x24b50>
  4294fc:	add	x0, sp, #0xb8
  429500:	bl	428bc0 <ferror@plt+0x24b50>
  429504:	add	x0, sp, #0xc0
  429508:	bl	428bc0 <ferror@plt+0x24b50>
  42950c:	cbz	w21, 429548 <ferror@plt+0x254d8>
  429510:	bl	403750 <fork@plt>
  429514:	str	w0, [sp, #216]
  429518:	cmp	w0, #0x0
  42951c:	b.ge	429538 <ferror@plt+0x254c8>  // b.tcont
  429520:	ldr	w0, [sp, #212]
  429524:	add	x1, sp, #0xd8
  429528:	bl	428bf4 <ferror@plt+0x24b84>
  42952c:	ldr	w0, [sp, #204]
  429530:	mov	w1, #0x3                   	// #3
  429534:	bl	428c5c <ferror@plt+0x24bec>
  429538:	add	x19, sp, #0xd4
  42953c:	b.ne	4295a0 <ferror@plt+0x25530>  // b.any
  429540:	mov	x0, x19
  429544:	bl	428bc0 <ferror@plt+0x24b50>
  429548:	ldr	x0, [sp, #256]
  42954c:	str	x0, [sp, #56]
  429550:	ldr	x0, [sp, #248]
  429554:	str	x0, [sp, #48]
  429558:	ldr	w0, [sp, #240]
  42955c:	mov	w7, w25
  429560:	str	w0, [sp, #40]
  429564:	mov	x6, x24
  429568:	ldr	w0, [sp, #232]
  42956c:	mov	x5, x22
  429570:	str	w0, [sp, #32]
  429574:	mov	x4, x23
  429578:	ldr	w0, [sp, #224]
  42957c:	ldr	w1, [sp, #176]
  429580:	ldr	w2, [sp, #188]
  429584:	ldr	w3, [sp, #196]
  429588:	str	w0, [sp, #24]
  42958c:	ldr	w0, [sp, #204]
  429590:	str	w26, [sp]
  429594:	str	w27, [sp, #8]
  429598:	str	w28, [sp, #16]
  42959c:	bl	428cd0 <ferror@plt+0x24c60>
  4295a0:	ldr	w0, [sp, #212]
  4295a4:	add	x1, sp, #0xd8
  4295a8:	bl	428bf4 <ferror@plt+0x24b84>
  4295ac:	mov	x0, x19
  4295b0:	bl	428bc0 <ferror@plt+0x24b50>
  4295b4:	mov	w0, #0x0                   	// #0
  4295b8:	bl	403550 <_exit@plt>
  4295bc:	add	x0, sp, #0xcc
  4295c0:	str	wzr, [sp, #172]
  4295c4:	bl	428bc0 <ferror@plt+0x24b50>
  4295c8:	add	x0, sp, #0xd4
  4295cc:	bl	428bc0 <ferror@plt+0x24b50>
  4295d0:	add	x0, sp, #0xb0
  4295d4:	bl	428bc0 <ferror@plt+0x24b50>
  4295d8:	add	x0, sp, #0xbc
  4295dc:	bl	428bc0 <ferror@plt+0x24b50>
  4295e0:	add	x0, sp, #0xc4
  4295e4:	bl	428bc0 <ferror@plt+0x24b50>
  4295e8:	cbz	w21, 429630 <ferror@plt+0x255c0>
  4295ec:	add	x1, sp, #0xa8
  4295f0:	mov	w0, w20
  4295f4:	mov	w2, #0x0                   	// #0
  4295f8:	bl	403fe0 <waitpid@plt>
  4295fc:	tbz	w0, #31, 429630 <ferror@plt+0x255c0>
  429600:	bl	403f60 <__errno_location@plt>
  429604:	ldr	w0, [x0]
  429608:	cmp	w0, #0x4
  42960c:	b.eq	4295ec <ferror@plt+0x2557c>  // b.none
  429610:	cmp	w0, #0xa
  429614:	b.eq	429630 <ferror@plt+0x255c0>  // b.none
  429618:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42961c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  429620:	add	x2, x2, #0xb59
  429624:	add	x0, x0, #0x41f
  429628:	mov	w1, #0x10                  	// #16
  42962c:	bl	4122b4 <ferror@plt+0xe244>
  429630:	ldr	w0, [sp, #200]
  429634:	mov	x4, x19
  429638:	add	x3, sp, #0xac
  42963c:	add	x1, sp, #0xd8
  429640:	mov	w2, #0x2                   	// #2
  429644:	bl	429268 <ferror@plt+0x251f8>
  429648:	cbz	w0, 4296ac <ferror@plt+0x2563c>
  42964c:	ldr	w0, [sp, #172]
  429650:	cmp	w0, #0x1
  429654:	b.le	4297b0 <ferror@plt+0x25740>
  429658:	ldr	w1, [sp, #216]
  42965c:	cmp	w1, #0x3
  429660:	b.hi	42978c <ferror@plt+0x2571c>  // b.pmore
  429664:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  429668:	add	x0, x0, #0xffc
  42966c:	ldrb	w0, [x0, w1, uxtw]
  429670:	adr	x1, 42967c <ferror@plt+0x2560c>
  429674:	add	x0, x1, w0, sxtb #2
  429678:	br	x0
  42967c:	bl	4291c4 <ferror@plt+0x25154>
  429680:	mov	w21, w0
  429684:	ldr	w0, [sp, #220]
  429688:	bl	41a5ec <ferror@plt+0x1657c>
  42968c:	mov	x5, x0
  429690:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  429694:	mov	x4, x23
  429698:	add	x3, x3, #0xb8d
  42969c:	mov	w2, #0x2                   	// #2
  4296a0:	mov	w1, w21
  4296a4:	mov	x0, x19
  4296a8:	bl	408d04 <ferror@plt+0x4c94>
  4296ac:	mov	w0, w20
  4296b0:	mov	w2, #0x0                   	// #0
  4296b4:	mov	x1, #0x0                   	// #0
  4296b8:	bl	403fe0 <waitpid@plt>
  4296bc:	tbz	w0, #31, 429410 <ferror@plt+0x253a0>
  4296c0:	bl	403f60 <__errno_location@plt>
  4296c4:	ldr	w0, [x0]
  4296c8:	cmp	w0, #0x4
  4296cc:	b.eq	4296ac <ferror@plt+0x2563c>  // b.none
  4296d0:	cmp	w0, #0xa
  4296d4:	b.eq	429410 <ferror@plt+0x253a0>  // b.none
  4296d8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4296dc:	mov	w1, #0x10                  	// #16
  4296e0:	add	x2, x2, #0xb59
  4296e4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4296e8:	add	x0, x0, #0x41f
  4296ec:	bl	4122b4 <ferror@plt+0xe244>
  4296f0:	b	429410 <ferror@plt+0x253a0>
  4296f4:	bl	4291c4 <ferror@plt+0x25154>
  4296f8:	mov	w21, w0
  4296fc:	ldr	w0, [sp, #220]
  429700:	sub	w1, w0, #0x1
  429704:	cmp	w1, #0x4f
  429708:	b.hi	429738 <ferror@plt+0x256c8>  // b.pmore
  42970c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  429710:	add	x2, x2, #0x0
  429714:	add	x2, x2, #0x8
  429718:	ldrsb	w23, [x2, w1, uxtw]
  42971c:	bl	41a5ec <ferror@plt+0x1657c>
  429720:	mov	x5, x0
  429724:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  429728:	mov	w2, w23
  42972c:	add	x3, x3, #0xbb5
  429730:	ldr	x4, [x22]
  429734:	b	4296a0 <ferror@plt+0x25630>
  429738:	mov	w23, #0x13                  	// #19
  42973c:	b	42971c <ferror@plt+0x256ac>
  429740:	bl	4291c4 <ferror@plt+0x25154>
  429744:	mov	w21, w0
  429748:	ldr	w0, [sp, #220]
  42974c:	bl	41a5ec <ferror@plt+0x1657c>
  429750:	mov	x4, x0
  429754:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  429758:	add	x3, x3, #0xbdf
  42975c:	mov	w2, #0x13                  	// #19
  429760:	b	429784 <ferror@plt+0x25714>
  429764:	bl	4291c4 <ferror@plt+0x25154>
  429768:	mov	w21, w0
  42976c:	ldr	w0, [sp, #220]
  429770:	bl	41a5ec <ferror@plt+0x1657c>
  429774:	mov	x4, x0
  429778:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  42977c:	add	x3, x3, #0xc18
  429780:	mov	w2, #0x0                   	// #0
  429784:	mov	w1, w21
  429788:	b	4297a4 <ferror@plt+0x25734>
  42978c:	bl	4291c4 <ferror@plt+0x25154>
  429790:	mov	w1, w0
  429794:	ldr	x4, [x22]
  429798:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  42979c:	add	x3, x3, #0xc3a
  4297a0:	mov	w2, #0x13                  	// #19
  4297a4:	mov	x0, x19
  4297a8:	bl	408d04 <ferror@plt+0x4c94>
  4297ac:	b	4296ac <ferror@plt+0x2563c>
  4297b0:	cbz	w21, 42980c <ferror@plt+0x2579c>
  4297b4:	ldr	w0, [sp, #208]
  4297b8:	mov	x4, x19
  4297bc:	add	x3, sp, #0xac
  4297c0:	add	x1, sp, #0xd8
  4297c4:	mov	w2, #0x1                   	// #1
  4297c8:	str	wzr, [sp, #172]
  4297cc:	bl	429268 <ferror@plt+0x251f8>
  4297d0:	cbz	w0, 4296ac <ferror@plt+0x2563c>
  4297d4:	ldr	w0, [sp, #172]
  4297d8:	cmp	w0, #0x0
  4297dc:	b.gt	429808 <ferror@plt+0x25798>
  4297e0:	bl	403f60 <__errno_location@plt>
  4297e4:	ldr	w22, [x0]
  4297e8:	bl	4291c4 <ferror@plt+0x25154>
  4297ec:	mov	w21, w0
  4297f0:	mov	w0, w22
  4297f4:	bl	41a5ec <ferror@plt+0x1657c>
  4297f8:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  4297fc:	mov	x4, x0
  429800:	add	x3, x3, #0xc65
  429804:	b	42975c <ferror@plt+0x256ec>
  429808:	ldr	w20, [sp, #216]
  42980c:	add	x0, sp, #0xc8
  429810:	bl	428bc0 <ferror@plt+0x24b50>
  429814:	add	x0, sp, #0xd0
  429818:	bl	428bc0 <ferror@plt+0x24b50>
  42981c:	ldr	x0, [sp, #264]
  429820:	cbz	x0, 429828 <ferror@plt+0x257b8>
  429824:	str	w20, [x0]
  429828:	ldr	x0, [sp, #272]
  42982c:	cbz	x0, 42983c <ferror@plt+0x257cc>
  429830:	ldr	x1, [sp, #272]
  429834:	ldr	w0, [sp, #180]
  429838:	str	w0, [x1]
  42983c:	ldr	x0, [sp, #280]
  429840:	cbz	x0, 429850 <ferror@plt+0x257e0>
  429844:	ldr	x1, [sp, #280]
  429848:	ldr	w0, [sp, #184]
  42984c:	str	w0, [x1]
  429850:	ldr	x0, [sp, #288]
  429854:	cbz	x0, 429864 <ferror@plt+0x257f4>
  429858:	ldr	x1, [sp, #288]
  42985c:	ldr	w0, [sp, #192]
  429860:	str	w0, [x1]
  429864:	mov	w0, #0x1                   	// #1
  429868:	ldp	x29, x30, [sp, #64]
  42986c:	ldp	x19, x20, [sp, #80]
  429870:	ldp	x21, x22, [sp, #96]
  429874:	ldp	x23, x24, [sp, #112]
  429878:	ldp	x25, x26, [sp, #128]
  42987c:	ldp	x27, x28, [sp, #144]
  429880:	add	sp, sp, #0xe0
  429884:	ret
  429888:	mov	x12, #0x1030                	// #4144
  42988c:	sub	sp, sp, x12
  429890:	stp	x29, x30, [sp]
  429894:	mov	x29, sp
  429898:	stp	x19, x20, [sp, #16]
  42989c:	mov	x20, x0
  4298a0:	mov	x19, x2
  4298a4:	stp	x21, x22, [sp, #32]
  4298a8:	mov	w21, w1
  4298ac:	mov	x2, #0x1000                	// #4096
  4298b0:	add	x1, sp, #0x30
  4298b4:	mov	w0, w21
  4298b8:	bl	403e20 <read@plt>
  4298bc:	mov	x2, x0
  4298c0:	cmp	x0, #0x0
  4298c4:	cbz	x0, 429938 <ferror@plt+0x258c8>
  4298c8:	b.le	4298f4 <ferror@plt+0x25884>
  4298cc:	add	x1, sp, #0x30
  4298d0:	mov	x0, x20
  4298d4:	bl	41c2bc <ferror@plt+0x1824c>
  4298d8:	mov	w0, #0x1                   	// #1
  4298dc:	mov	x12, #0x1030                	// #4144
  4298e0:	ldp	x29, x30, [sp]
  4298e4:	ldp	x19, x20, [sp, #16]
  4298e8:	ldp	x21, x22, [sp, #32]
  4298ec:	add	sp, sp, x12
  4298f0:	ret
  4298f4:	bl	403f60 <__errno_location@plt>
  4298f8:	ldr	w22, [x0]
  4298fc:	cmp	w22, #0x4
  429900:	b.eq	4298ac <ferror@plt+0x2583c>  // b.none
  429904:	bl	4291c4 <ferror@plt+0x25154>
  429908:	mov	w20, w0
  42990c:	mov	w0, w22
  429910:	bl	41a5ec <ferror@plt+0x1657c>
  429914:	mov	w1, w20
  429918:	mov	x4, x0
  42991c:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  429920:	mov	x0, x19
  429924:	add	x3, x3, #0xc99
  429928:	mov	w2, #0x1                   	// #1
  42992c:	bl	408d04 <ferror@plt+0x4c94>
  429930:	mov	w0, #0x0                   	// #0
  429934:	b	4298dc <ferror@plt+0x2586c>
  429938:	mov	w0, #0x2                   	// #2
  42993c:	b	4298dc <ferror@plt+0x2586c>
  429940:	stp	x29, x30, [sp, #-32]!
  429944:	mov	x29, sp
  429948:	str	x19, [sp, #16]
  42994c:	adrp	x19, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  429950:	add	x19, x19, #0x18
  429954:	ldr	w0, [x19, #4]
  429958:	cbnz	w0, 42996c <ferror@plt+0x258fc>
  42995c:	adrp	x0, 46d000 <ferror@plt+0x68f90>
  429960:	add	x0, x0, #0xcc5
  429964:	bl	415d88 <ferror@plt+0x11d18>
  429968:	str	w0, [x19, #4]
  42996c:	ldr	w0, [x19, #4]
  429970:	ldr	x19, [sp, #16]
  429974:	ldp	x29, x30, [sp], #32
  429978:	ret
  42997c:	sub	sp, sp, #0x140
  429980:	stp	x29, x30, [sp, #80]
  429984:	add	x29, sp, #0x50
  429988:	stp	x19, x20, [sp, #96]
  42998c:	mov	x19, x6
  429990:	mov	w6, #0xffffffff            	// #-1
  429994:	stp	x21, x22, [sp, #112]
  429998:	stp	x23, x24, [sp, #128]
  42999c:	stp	x25, x26, [sp, #144]
  4299a0:	str	x27, [sp, #160]
  4299a4:	stp	w6, w6, [sp, #176]
  4299a8:	ldp	x25, x24, [sp, #320]
  4299ac:	cbz	x1, 4299c0 <ferror@plt+0x25950>
  4299b0:	tbz	w3, #1, 429a04 <ferror@plt+0x25994>
  4299b4:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4299b8:	add	x2, x2, #0xcde
  4299bc:	b	4299c8 <ferror@plt+0x25958>
  4299c0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  4299c4:	add	x2, x2, #0x793
  4299c8:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  4299cc:	add	x1, x1, #0x0
  4299d0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4299d4:	add	x1, x1, #0x58
  4299d8:	add	x0, x0, #0x41f
  4299dc:	bl	412328 <ferror@plt+0xe2b8>
  4299e0:	mov	w0, #0x0                   	// #0
  4299e4:	ldp	x29, x30, [sp, #80]
  4299e8:	ldp	x19, x20, [sp, #96]
  4299ec:	ldp	x21, x22, [sp, #112]
  4299f0:	ldp	x23, x24, [sp, #128]
  4299f4:	ldp	x25, x26, [sp, #144]
  4299f8:	ldr	x27, [sp, #160]
  4299fc:	add	sp, sp, #0x140
  429a00:	ret
  429a04:	mov	x20, x7
  429a08:	cbz	x19, 429a1c <ferror@plt+0x259ac>
  429a0c:	tbz	w3, #3, 429a1c <ferror@plt+0x259ac>
  429a10:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  429a14:	add	x2, x2, #0xd03
  429a18:	b	4299c8 <ferror@plt+0x25958>
  429a1c:	and	w6, w3, #0x10
  429a20:	cbz	x20, 429d58 <ferror@plt+0x25ce8>
  429a24:	cbz	w6, 429ca0 <ferror@plt+0x25c30>
  429a28:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  429a2c:	add	x2, x2, #0xd44
  429a30:	b	4299c8 <ferror@plt+0x25958>
  429a34:	mov	x22, #0x0                   	// #0
  429a38:	b	429d38 <ferror@plt+0x25cc8>
  429a3c:	mov	x0, #0x0                   	// #0
  429a40:	str	xzr, [x21, x0, lsl #3]
  429a44:	add	x0, x0, #0x1
  429a48:	cmp	x0, #0x10
  429a4c:	b.ne	429a40 <ferror@plt+0x259d0>  // b.any
  429a50:	tbnz	w1, #31, 429a6c <ferror@plt+0x259fc>
  429a54:	asr	w2, w1, #6
  429a58:	lsl	x0, x26, x1
  429a5c:	sbfiz	x2, x2, #3, #32
  429a60:	ldr	x3, [x21, x2]
  429a64:	orr	x0, x0, x3
  429a68:	str	x0, [x21, x2]
  429a6c:	tbnz	w5, #31, 429a88 <ferror@plt+0x25a18>
  429a70:	asr	w2, w5, #6
  429a74:	lsl	x0, x26, x5
  429a78:	sbfiz	x2, x2, #3, #32
  429a7c:	ldr	x3, [x21, x2]
  429a80:	orr	x0, x0, x3
  429a84:	str	x0, [x21, x2]
  429a88:	cmp	w1, w5
  429a8c:	mov	x4, #0x0                   	// #0
  429a90:	csel	w5, w1, w5, ge  // ge = tcont
  429a94:	mov	x3, #0x0                   	// #0
  429a98:	mov	x1, x21
  429a9c:	add	w0, w5, #0x1
  429aa0:	mov	x2, #0x0                   	// #0
  429aa4:	bl	403e80 <select@plt>
  429aa8:	tbz	w0, #31, 429b90 <ferror@plt+0x25b20>
  429aac:	bl	403f60 <__errno_location@plt>
  429ab0:	ldr	w27, [x0]
  429ab4:	cmp	w27, #0x4
  429ab8:	b.eq	429c08 <ferror@plt+0x25b98>  // b.none
  429abc:	bl	4291c4 <ferror@plt+0x25154>
  429ac0:	mov	w21, w0
  429ac4:	mov	w0, w27
  429ac8:	bl	41a5ec <ferror@plt+0x1657c>
  429acc:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  429ad0:	mov	x4, x0
  429ad4:	add	x3, x3, #0xd84
  429ad8:	mov	w1, w21
  429adc:	mov	x0, x24
  429ae0:	mov	w2, #0x1                   	// #1
  429ae4:	bl	408d04 <ferror@plt+0x4c94>
  429ae8:	mov	w21, #0x1                   	// #1
  429aec:	ldr	w0, [sp, #176]
  429af0:	tbnz	w0, #31, 429afc <ferror@plt+0x25a8c>
  429af4:	add	x0, sp, #0xb0
  429af8:	bl	428bc0 <ferror@plt+0x24b50>
  429afc:	ldr	w0, [sp, #180]
  429b00:	tbnz	w0, #31, 429b0c <ferror@plt+0x25a9c>
  429b04:	add	x0, sp, #0xb4
  429b08:	bl	428bc0 <ferror@plt+0x24b50>
  429b0c:	ldr	w0, [sp, #184]
  429b10:	add	x1, sp, #0xbc
  429b14:	mov	w2, #0x0                   	// #0
  429b18:	bl	403fe0 <waitpid@plt>
  429b1c:	tbz	w0, #31, 429c8c <ferror@plt+0x25c1c>
  429b20:	bl	403f60 <__errno_location@plt>
  429b24:	ldr	w26, [x0]
  429b28:	cmp	w26, #0x4
  429b2c:	b.eq	429b0c <ferror@plt+0x25a9c>  // b.none
  429b30:	cmp	w26, #0xa
  429b34:	b.ne	429c38 <ferror@plt+0x25bc8>  // b.any
  429b38:	cbz	x25, 429c98 <ferror@plt+0x25c28>
  429b3c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  429b40:	adrp	x0, 438000 <ferror@plt+0x33f90>
  429b44:	add	x2, x2, #0xdc8
  429b48:	add	x0, x0, #0x41f
  429b4c:	mov	w1, #0x10                  	// #16
  429b50:	bl	4122b4 <ferror@plt+0xe244>
  429b54:	cbnz	w21, 429c68 <ferror@plt+0x25bf8>
  429b58:	ldr	w0, [sp, #188]
  429b5c:	str	w0, [x25]
  429b60:	cbz	x19, 429b74 <ferror@plt+0x25b04>
  429b64:	mov	x0, x22
  429b68:	mov	w1, #0x0                   	// #0
  429b6c:	bl	41be08 <ferror@plt+0x17d98>
  429b70:	str	x0, [x19]
  429b74:	cbz	x20, 429b88 <ferror@plt+0x25b18>
  429b78:	mov	x0, x23
  429b7c:	mov	w1, #0x0                   	// #0
  429b80:	bl	41be08 <ferror@plt+0x17d98>
  429b84:	str	x0, [x20]
  429b88:	mov	w0, #0x1                   	// #1
  429b8c:	b	4299e4 <ferror@plt+0x25974>
  429b90:	ldr	w1, [sp, #176]
  429b94:	tbnz	w1, #31, 429bc4 <ferror@plt+0x25b54>
  429b98:	asr	w2, w1, #6
  429b9c:	lsl	x0, x26, x1
  429ba0:	ldr	x2, [x21, w2, sxtw #3]
  429ba4:	tst	x0, x2
  429ba8:	b.eq	429bc4 <ferror@plt+0x25b54>  // b.none
  429bac:	mov	x2, x24
  429bb0:	mov	x0, x22
  429bb4:	bl	429888 <ferror@plt+0x25818>
  429bb8:	cbz	w0, 429ae8 <ferror@plt+0x25a78>
  429bbc:	cmp	w0, #0x2
  429bc0:	b.eq	429c1c <ferror@plt+0x25bac>  // b.none
  429bc4:	ldr	w1, [sp, #180]
  429bc8:	tbnz	w1, #31, 429c08 <ferror@plt+0x25b98>
  429bcc:	asr	w2, w1, #6
  429bd0:	lsl	x0, x26, x1
  429bd4:	ldr	x2, [x21, w2, sxtw #3]
  429bd8:	tst	x0, x2
  429bdc:	b.eq	429c08 <ferror@plt+0x25b98>  // b.none
  429be0:	mov	x2, x24
  429be4:	mov	x0, x23
  429be8:	bl	429888 <ferror@plt+0x25818>
  429bec:	cbz	w0, 429ae8 <ferror@plt+0x25a78>
  429bf0:	cmp	w0, #0x2
  429bf4:	b.ne	429c08 <ferror@plt+0x25b98>  // b.any
  429bf8:	add	x0, sp, #0xb4
  429bfc:	bl	428bc0 <ferror@plt+0x24b50>
  429c00:	mov	w0, #0xffffffff            	// #-1
  429c04:	str	w0, [sp, #180]
  429c08:	ldp	w1, w5, [sp, #176]
  429c0c:	tbz	w1, #31, 429a3c <ferror@plt+0x259cc>
  429c10:	tbz	w5, #31, 429a3c <ferror@plt+0x259cc>
  429c14:	mov	w21, #0x0                   	// #0
  429c18:	b	429aec <ferror@plt+0x25a7c>
  429c1c:	add	x0, sp, #0xb0
  429c20:	bl	428bc0 <ferror@plt+0x24b50>
  429c24:	mov	w0, #0xffffffff            	// #-1
  429c28:	str	w0, [sp, #176]
  429c2c:	b	429bc4 <ferror@plt+0x25b54>
  429c30:	mov	x23, #0x0                   	// #0
  429c34:	b	429d4c <ferror@plt+0x25cdc>
  429c38:	cbnz	w21, 429c68 <ferror@plt+0x25bf8>
  429c3c:	bl	4291c4 <ferror@plt+0x25154>
  429c40:	mov	w19, w0
  429c44:	mov	w0, w26
  429c48:	bl	41a5ec <ferror@plt+0x1657c>
  429c4c:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  429c50:	mov	x4, x0
  429c54:	add	x3, x3, #0xf0d
  429c58:	mov	w1, w19
  429c5c:	mov	x0, x24
  429c60:	mov	w2, #0x1                   	// #1
  429c64:	bl	408d04 <ferror@plt+0x4c94>
  429c68:	cbz	x22, 429c78 <ferror@plt+0x25c08>
  429c6c:	mov	x0, x22
  429c70:	mov	w1, #0x1                   	// #1
  429c74:	bl	41be08 <ferror@plt+0x17d98>
  429c78:	cbz	x23, 4299e0 <ferror@plt+0x25970>
  429c7c:	mov	x0, x23
  429c80:	mov	w1, #0x1                   	// #1
  429c84:	bl	41be08 <ferror@plt+0x17d98>
  429c88:	b	4299e0 <ferror@plt+0x25970>
  429c8c:	cbnz	w21, 429c68 <ferror@plt+0x25bf8>
  429c90:	cbnz	x25, 429b58 <ferror@plt+0x25ae8>
  429c94:	b	429b60 <ferror@plt+0x25af0>
  429c98:	cbz	w21, 429b60 <ferror@plt+0x25af0>
  429c9c:	b	429c68 <ferror@plt+0x25bf8>
  429ca0:	cbz	x19, 429cac <ferror@plt+0x25c3c>
  429ca4:	str	xzr, [x19]
  429ca8:	cbz	x20, 429cb0 <ferror@plt+0x25c40>
  429cac:	str	xzr, [x20]
  429cb0:	cmp	w6, #0x0
  429cb4:	add	x6, sp, #0xb0
  429cb8:	cset	w9, ne  // ne = any
  429cbc:	cmp	x19, #0x0
  429cc0:	csel	x6, x6, xzr, ne  // ne = any
  429cc4:	mvn	w8, w3
  429cc8:	ubfx	x10, x3, #5, #1
  429ccc:	ubfx	x11, x3, #6, #1
  429cd0:	cmp	x20, #0x0
  429cd4:	add	x7, sp, #0xb4
  429cd8:	csel	x7, x7, xzr, ne  // ne = any
  429cdc:	str	w9, [sp]
  429ce0:	str	w10, [sp, #8]
  429ce4:	str	w11, [sp, #16]
  429ce8:	stp	x4, x5, [sp, #24]
  429cec:	ubfx	x5, x3, #2, #1
  429cf0:	and	w4, w8, #0x1
  429cf4:	stp	xzr, x6, [sp, #48]
  429cf8:	add	x6, sp, #0xb8
  429cfc:	str	x6, [sp, #40]
  429d00:	ubfx	x6, x3, #7, #1
  429d04:	stp	x7, x24, [sp, #64]
  429d08:	ubfx	x7, x3, #3, #1
  429d0c:	mov	x3, x2
  429d10:	mov	x2, x1
  429d14:	mov	x1, x0
  429d18:	mov	w0, #0x0                   	// #0
  429d1c:	bl	429338 <ferror@plt+0x252c8>
  429d20:	cbz	w0, 4299e0 <ferror@plt+0x25970>
  429d24:	ldr	w0, [sp, #176]
  429d28:	tbnz	w0, #31, 429a34 <ferror@plt+0x259c4>
  429d2c:	mov	x0, #0x0                   	// #0
  429d30:	bl	41c330 <ferror@plt+0x182c0>
  429d34:	mov	x22, x0
  429d38:	ldr	w0, [sp, #180]
  429d3c:	tbnz	w0, #31, 429c30 <ferror@plt+0x25bc0>
  429d40:	mov	x0, #0x0                   	// #0
  429d44:	bl	41c330 <ferror@plt+0x182c0>
  429d48:	mov	x23, x0
  429d4c:	add	x21, sp, #0xc0
  429d50:	mov	x26, #0x1                   	// #1
  429d54:	b	429c08 <ferror@plt+0x25b98>
  429d58:	cbnz	x19, 429ca4 <ferror@plt+0x25c34>
  429d5c:	b	429cb0 <ferror@plt+0x25c40>
  429d60:	sub	sp, sp, #0x60
  429d64:	stp	x29, x30, [sp, #80]
  429d68:	add	x29, sp, #0x50
  429d6c:	ldp	x9, x10, [sp, #96]
  429d70:	cbz	x1, 429d8c <ferror@plt+0x25d1c>
  429d74:	cbnz	x9, 429dbc <ferror@plt+0x25d4c>
  429d78:	cbz	x10, 429dcc <ferror@plt+0x25d5c>
  429d7c:	tbz	w3, #4, 429dcc <ferror@plt+0x25d5c>
  429d80:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  429d84:	add	x2, x2, #0xd44
  429d88:	b	429d94 <ferror@plt+0x25d24>
  429d8c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  429d90:	add	x2, x2, #0x793
  429d94:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  429d98:	add	x1, x1, #0x0
  429d9c:	add	x1, x1, #0x65
  429da0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  429da4:	add	x0, x0, #0x41f
  429da8:	bl	412328 <ferror@plt+0xe2b8>
  429dac:	mov	w0, #0x0                   	// #0
  429db0:	ldp	x29, x30, [sp, #80]
  429db4:	add	sp, sp, #0x60
  429db8:	ret
  429dbc:	tbz	w3, #3, 429d78 <ferror@plt+0x25d08>
  429dc0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  429dc4:	add	x2, x2, #0xd03
  429dc8:	b	429d94 <ferror@plt+0x25d24>
  429dcc:	and	w8, w3, #0x20
  429dd0:	cbz	x7, 429de4 <ferror@plt+0x25d74>
  429dd4:	cbz	w8, 429de4 <ferror@plt+0x25d74>
  429dd8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  429ddc:	add	x2, x2, #0xf30
  429de0:	b	429d94 <ferror@plt+0x25d24>
  429de4:	cmp	w8, #0x0
  429de8:	stp	x4, x5, [sp, #24]
  429dec:	ubfx	x4, x3, #6, #1
  429df0:	ldr	x13, [sp, #112]
  429df4:	mvn	w12, w3
  429df8:	eor	x11, x3, #0x2
  429dfc:	str	w4, [sp, #16]
  429e00:	cset	w4, ne  // ne = any
  429e04:	str	w4, [sp, #8]
  429e08:	ubfx	x4, x3, #4, #1
  429e0c:	str	w4, [sp]
  429e10:	stp	x6, x7, [sp, #40]
  429e14:	ubfx	x5, x3, #2, #1
  429e18:	ubfx	x7, x3, #3, #1
  429e1c:	stp	x9, x10, [sp, #56]
  429e20:	ubfx	x6, x3, #7, #1
  429e24:	and	w4, w12, #0x1
  429e28:	str	x13, [sp, #72]
  429e2c:	mov	x3, x2
  429e30:	mov	x2, x1
  429e34:	mov	x1, x0
  429e38:	ubfx	w0, w11, #1, #1
  429e3c:	bl	429338 <ferror@plt+0x252c8>
  429e40:	b	429db0 <ferror@plt+0x25d40>
  429e44:	sub	sp, sp, #0x30
  429e48:	stp	x29, x30, [sp, #32]
  429e4c:	add	x29, sp, #0x20
  429e50:	cbz	x1, 429e70 <ferror@plt+0x25e00>
  429e54:	stp	xzr, xzr, [sp]
  429e58:	str	x7, [sp, #16]
  429e5c:	mov	x7, #0x0                   	// #0
  429e60:	bl	429d60 <ferror@plt+0x25cf0>
  429e64:	ldp	x29, x30, [sp, #32]
  429e68:	add	sp, sp, #0x30
  429e6c:	ret
  429e70:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  429e74:	add	x1, x1, #0x0
  429e78:	add	x1, x1, #0x7e
  429e7c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  429e80:	adrp	x0, 438000 <ferror@plt+0x33f90>
  429e84:	add	x2, x2, #0x793
  429e88:	add	x0, x0, #0x41f
  429e8c:	bl	412328 <ferror@plt+0xe2b8>
  429e90:	mov	w0, #0x0                   	// #0
  429e94:	b	429e64 <ferror@plt+0x25df4>
  429e98:	sub	sp, sp, #0x60
  429e9c:	stp	x29, x30, [sp, #16]
  429ea0:	add	x29, sp, #0x10
  429ea4:	stp	x19, x20, [sp, #32]
  429ea8:	stp	x21, x22, [sp, #48]
  429eac:	str	x23, [sp, #64]
  429eb0:	str	xzr, [sp, #88]
  429eb4:	cbz	x0, 429f18 <ferror@plt+0x25ea8>
  429eb8:	mov	x21, x1
  429ebc:	mov	x22, x2
  429ec0:	mov	x23, x3
  429ec4:	mov	x20, x4
  429ec8:	mov	x3, x4
  429ecc:	add	x2, sp, #0x58
  429ed0:	mov	x1, #0x0                   	// #0
  429ed4:	bl	417da0 <ferror@plt+0x13d30>
  429ed8:	mov	w19, w0
  429edc:	cbz	w0, 429f3c <ferror@plt+0x25ecc>
  429ee0:	ldr	x1, [sp, #88]
  429ee4:	stp	x23, x20, [sp]
  429ee8:	mov	x7, x22
  429eec:	mov	x6, x21
  429ef0:	mov	x5, #0x0                   	// #0
  429ef4:	mov	x4, #0x0                   	// #0
  429ef8:	mov	w3, #0x4                   	// #4
  429efc:	mov	x2, #0x0                   	// #0
  429f00:	mov	x0, #0x0                   	// #0
  429f04:	bl	42997c <ferror@plt+0x2590c>
  429f08:	mov	w19, w0
  429f0c:	ldr	x0, [sp, #88]
  429f10:	bl	41b60c <ferror@plt+0x1759c>
  429f14:	b	429f3c <ferror@plt+0x25ecc>
  429f18:	mov	w19, #0x0                   	// #0
  429f1c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  429f20:	add	x1, x1, #0x0
  429f24:	adrp	x2, 436000 <ferror@plt+0x31f90>
  429f28:	add	x1, x1, #0x8c
  429f2c:	add	x2, x2, #0x851
  429f30:	adrp	x0, 438000 <ferror@plt+0x33f90>
  429f34:	add	x0, x0, #0x41f
  429f38:	bl	412328 <ferror@plt+0xe2b8>
  429f3c:	mov	w0, w19
  429f40:	ldp	x29, x30, [sp, #16]
  429f44:	ldp	x19, x20, [sp, #32]
  429f48:	ldp	x21, x22, [sp, #48]
  429f4c:	ldr	x23, [sp, #64]
  429f50:	add	sp, sp, #0x60
  429f54:	ret
  429f58:	stp	x29, x30, [sp, #-48]!
  429f5c:	mov	x29, sp
  429f60:	stp	x19, x20, [sp, #16]
  429f64:	str	xzr, [sp, #40]
  429f68:	cbz	x0, 429fbc <ferror@plt+0x25f4c>
  429f6c:	mov	x3, x1
  429f70:	mov	x20, x1
  429f74:	add	x2, sp, #0x28
  429f78:	mov	x1, #0x0                   	// #0
  429f7c:	bl	417da0 <ferror@plt+0x13d30>
  429f80:	mov	w19, w0
  429f84:	cbz	w0, 429fe0 <ferror@plt+0x25f70>
  429f88:	ldr	x1, [sp, #40]
  429f8c:	mov	x7, x20
  429f90:	mov	x6, #0x0                   	// #0
  429f94:	mov	x5, #0x0                   	// #0
  429f98:	mov	x4, #0x0                   	// #0
  429f9c:	mov	w3, #0x4                   	// #4
  429fa0:	mov	x2, #0x0                   	// #0
  429fa4:	mov	x0, #0x0                   	// #0
  429fa8:	bl	429e44 <ferror@plt+0x25dd4>
  429fac:	mov	w19, w0
  429fb0:	ldr	x0, [sp, #40]
  429fb4:	bl	41b60c <ferror@plt+0x1759c>
  429fb8:	b	429fe0 <ferror@plt+0x25f70>
  429fbc:	mov	w19, #0x0                   	// #0
  429fc0:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  429fc4:	add	x1, x1, #0x0
  429fc8:	adrp	x2, 436000 <ferror@plt+0x31f90>
  429fcc:	add	x1, x1, #0xa6
  429fd0:	add	x2, x2, #0x851
  429fd4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  429fd8:	add	x0, x0, #0x41f
  429fdc:	bl	412328 <ferror@plt+0xe2b8>
  429fe0:	mov	w0, w19
  429fe4:	ldp	x19, x20, [sp, #16]
  429fe8:	ldp	x29, x30, [sp], #48
  429fec:	ret
  429ff0:	stp	x29, x30, [sp, #-48]!
  429ff4:	mov	x29, sp
  429ff8:	stp	x19, x20, [sp, #16]
  429ffc:	mov	w19, w0
  42a000:	ands	w20, w0, #0x7f
  42a004:	str	x21, [sp, #32]
  42a008:	mov	x21, x1
  42a00c:	b.ne	42a04c <ferror@plt+0x25fdc>  // b.any
  42a010:	ubfx	x19, x19, #8, #8
  42a014:	cbz	w19, 42a0c4 <ferror@plt+0x26054>
  42a018:	bl	429940 <ferror@plt+0x258d0>
  42a01c:	mov	w1, w0
  42a020:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  42a024:	and	x4, x19, #0xff
  42a028:	add	x3, x3, #0xf72
  42a02c:	mov	w2, w19
  42a030:	mov	x0, x21
  42a034:	bl	408d04 <ferror@plt+0x4c94>
  42a038:	mov	w0, w20
  42a03c:	ldp	x19, x20, [sp, #16]
  42a040:	ldr	x21, [sp, #32]
  42a044:	ldp	x29, x30, [sp], #48
  42a048:	ret
  42a04c:	add	w0, w20, #0x1
  42a050:	sbfx	x0, x0, #1, #7
  42a054:	cmp	w0, #0x0
  42a058:	b.le	42a084 <ferror@plt+0x26014>
  42a05c:	bl	4291c4 <ferror@plt+0x25154>
  42a060:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  42a064:	and	x4, x20, #0x7f
  42a068:	add	x3, x3, #0xf95
  42a06c:	mov	w1, w0
  42a070:	mov	w2, #0x13                  	// #19
  42a074:	mov	x0, x21
  42a078:	bl	408d04 <ferror@plt+0x4c94>
  42a07c:	mov	w20, #0x0                   	// #0
  42a080:	b	42a038 <ferror@plt+0x25fc8>
  42a084:	and	w0, w19, #0xff
  42a088:	cmp	w0, #0x7f
  42a08c:	b.ne	42a0a4 <ferror@plt+0x26034>  // b.any
  42a090:	bl	4291c4 <ferror@plt+0x25154>
  42a094:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  42a098:	ubfx	x4, x19, #8, #8
  42a09c:	add	x3, x3, #0xfb8
  42a0a0:	b	42a06c <ferror@plt+0x25ffc>
  42a0a4:	bl	4291c4 <ferror@plt+0x25154>
  42a0a8:	mov	w1, w0
  42a0ac:	adrp	x3, 46d000 <ferror@plt+0x68f90>
  42a0b0:	mov	x0, x21
  42a0b4:	add	x3, x3, #0xfdc
  42a0b8:	mov	w2, #0x13                  	// #19
  42a0bc:	bl	408d04 <ferror@plt+0x4c94>
  42a0c0:	b	42a07c <ferror@plt+0x2600c>
  42a0c4:	mov	w20, #0x1                   	// #1
  42a0c8:	b	42a038 <ferror@plt+0x25fc8>
  42a0cc:	ret
  42a0d0:	stp	x29, x30, [sp, #-32]!
  42a0d4:	mov	x29, sp
  42a0d8:	stp	x19, x20, [sp, #16]
  42a0dc:	mov	x19, x0
  42a0e0:	ldr	w0, [x0, #8]
  42a0e4:	add	w1, w1, w0
  42a0e8:	ldrb	w0, [x19, #20]
  42a0ec:	and	w0, w0, #0x1
  42a0f0:	add	w1, w1, w0
  42a0f4:	ldr	w0, [x19, #16]
  42a0f8:	mul	w1, w1, w0
  42a0fc:	ldr	w0, [x19, #12]
  42a100:	cmp	w0, w1
  42a104:	b.cs	42a168 <ferror@plt+0x260f8>  // b.hs, b.nlast
  42a108:	mov	w0, #0x1                   	// #1
  42a10c:	b	42a114 <ferror@plt+0x260a4>
  42a110:	lsl	w0, w0, #1
  42a114:	cmp	w0, #0x0
  42a118:	ccmp	w1, w0, #0x0, ne  // ne = any
  42a11c:	b.hi	42a110 <ferror@plt+0x260a0>  // b.pmore
  42a120:	cmp	w0, #0x0
  42a124:	csel	w1, w1, w0, eq  // eq = none
  42a128:	mov	w0, #0x10                  	// #16
  42a12c:	cmp	w1, w0
  42a130:	csel	w20, w1, w0, cs  // cs = hs, nlast
  42a134:	csel	w1, w1, w0, cs  // cs = hs, nlast
  42a138:	ldr	x0, [x19]
  42a13c:	bl	411054 <ferror@plt+0xcfe4>
  42a140:	adrp	x1, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42a144:	ldr	w1, [x1, #68]
  42a148:	str	x0, [x19]
  42a14c:	cbz	w1, 42a164 <ferror@plt+0x260f4>
  42a150:	ldr	w3, [x19, #12]
  42a154:	mov	w1, #0x0                   	// #0
  42a158:	sub	w2, w20, w3
  42a15c:	add	x0, x0, w3, uxtw
  42a160:	bl	403940 <memset@plt>
  42a164:	str	w20, [x19, #12]
  42a168:	ldp	x19, x20, [sp, #16]
  42a16c:	ldp	x29, x30, [sp], #32
  42a170:	ret
  42a174:	stp	x29, x30, [sp, #-48]!
  42a178:	mov	x29, sp
  42a17c:	stp	x19, x20, [sp, #16]
  42a180:	mov	x19, x0
  42a184:	mov	w20, w1
  42a188:	str	x21, [sp, #32]
  42a18c:	tbz	w20, #0, 42a1f4 <ferror@plt+0x26184>
  42a190:	ldr	x0, [x0, #32]
  42a194:	cbnz	x0, 42a1ec <ferror@plt+0x2617c>
  42a198:	ldr	x0, [x19]
  42a19c:	mov	x21, #0x0                   	// #0
  42a1a0:	bl	4110d0 <ferror@plt+0xd060>
  42a1a4:	tbz	w20, #1, 42a1fc <ferror@plt+0x2618c>
  42a1a8:	stp	xzr, xzr, [x19]
  42a1ac:	mov	x0, x21
  42a1b0:	ldp	x19, x20, [sp, #16]
  42a1b4:	ldr	x21, [sp, #32]
  42a1b8:	ldp	x29, x30, [sp], #48
  42a1bc:	ret
  42a1c0:	ldr	w0, [x19, #16]
  42a1c4:	ldr	x1, [x19, #32]
  42a1c8:	mul	w0, w21, w0
  42a1cc:	add	w21, w21, #0x1
  42a1d0:	add	x0, x2, x0
  42a1d4:	blr	x1
  42a1d8:	ldr	w1, [x19, #8]
  42a1dc:	ldr	x2, [x19]
  42a1e0:	cmp	w1, w21
  42a1e4:	b.hi	42a1c0 <ferror@plt+0x26150>  // b.pmore
  42a1e8:	b	42a198 <ferror@plt+0x26128>
  42a1ec:	mov	w21, #0x0                   	// #0
  42a1f0:	b	42a1d8 <ferror@plt+0x26168>
  42a1f4:	ldr	x21, [x0]
  42a1f8:	b	42a1a4 <ferror@plt+0x26134>
  42a1fc:	mov	x1, x19
  42a200:	mov	x0, #0x28                  	// #40
  42a204:	bl	419388 <ferror@plt+0x15318>
  42a208:	b	42a1ac <ferror@plt+0x2613c>
  42a20c:	stp	x29, x30, [sp, #-32]!
  42a210:	mov	x29, sp
  42a214:	stp	x19, x20, [sp, #16]
  42a218:	mov	x19, x0
  42a21c:	ldr	w0, [x0, #8]
  42a220:	ldr	w20, [x19, #12]
  42a224:	add	w1, w1, w0
  42a228:	cmp	w1, w20
  42a22c:	b.ls	42a28c <ferror@plt+0x2621c>  // b.plast
  42a230:	mov	w0, #0x1                   	// #1
  42a234:	b	42a23c <ferror@plt+0x261cc>
  42a238:	lsl	w0, w0, #1
  42a23c:	cmp	w0, #0x0
  42a240:	ccmp	w1, w0, #0x0, ne  // ne = any
  42a244:	b.hi	42a238 <ferror@plt+0x261c8>  // b.pmore
  42a248:	cmp	w0, #0x0
  42a24c:	csel	w1, w1, w0, eq  // eq = none
  42a250:	mov	w0, #0x10                  	// #16
  42a254:	cmp	w1, #0x10
  42a258:	csel	w1, w1, w0, cs  // cs = hs, nlast
  42a25c:	str	w1, [x19, #12]
  42a260:	ldr	x0, [x19]
  42a264:	ubfiz	x1, x1, #3, #32
  42a268:	bl	411054 <ferror@plt+0xcfe4>
  42a26c:	str	x0, [x19]
  42a270:	adrp	x0, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42a274:	ldr	w0, [x0, #68]
  42a278:	cbz	w0, 42a28c <ferror@plt+0x2621c>
  42a27c:	ldr	w1, [x19, #12]
  42a280:	ubfiz	x0, x20, #3, #32
  42a284:	cmp	w1, w20
  42a288:	b.hi	42a298 <ferror@plt+0x26228>  // b.pmore
  42a28c:	ldp	x19, x20, [sp, #16]
  42a290:	ldp	x29, x30, [sp], #32
  42a294:	ret
  42a298:	ldr	x2, [x19]
  42a29c:	add	w20, w20, #0x1
  42a2a0:	str	xzr, [x2, x0]
  42a2a4:	add	x0, x0, #0x8
  42a2a8:	b	42a284 <ferror@plt+0x26214>
  42a2ac:	stp	x29, x30, [sp, #-64]!
  42a2b0:	mov	x29, sp
  42a2b4:	stp	x19, x20, [sp, #16]
  42a2b8:	stp	x21, x22, [sp, #32]
  42a2bc:	str	x23, [sp, #48]
  42a2c0:	cbz	w2, 42a354 <ferror@plt+0x262e4>
  42a2c4:	mov	w23, w1
  42a2c8:	mov	w22, w0
  42a2cc:	mov	w21, w2
  42a2d0:	mov	w20, w3
  42a2d4:	mov	x0, #0x28                  	// #40
  42a2d8:	bl	418f40 <ferror@plt+0x14ed0>
  42a2dc:	mov	x19, x0
  42a2e0:	cmp	w23, #0x0
  42a2e4:	cset	w4, ne  // ne = any
  42a2e8:	cmp	w22, #0x0
  42a2ec:	cset	w0, ne  // ne = any
  42a2f0:	ldrb	w1, [x19, #20]
  42a2f4:	orr	w0, w0, w4, lsl #1
  42a2f8:	stp	xzr, xzr, [x19]
  42a2fc:	and	w1, w1, #0xfffffffc
  42a300:	orr	w0, w0, w1
  42a304:	mov	w1, #0x1                   	// #1
  42a308:	str	w21, [x19, #16]
  42a30c:	strb	w0, [x19, #20]
  42a310:	str	w1, [x19, #24]
  42a314:	str	xzr, [x19, #32]
  42a318:	tbz	w0, #0, 42a38c <ferror@plt+0x2631c>
  42a31c:	mov	x0, x19
  42a320:	mov	w1, w20
  42a324:	bl	42a0d0 <ferror@plt+0x26060>
  42a328:	ldrb	w0, [x19, #20]
  42a32c:	tbz	w0, #0, 42a374 <ferror@plt+0x26304>
  42a330:	ldr	w2, [x19, #16]
  42a334:	mov	w1, #0x0                   	// #0
  42a338:	ldr	w0, [x19, #8]
  42a33c:	ldr	x3, [x19]
  42a340:	mul	w0, w2, w0
  42a344:	mov	w2, w2
  42a348:	add	x0, x3, x0
  42a34c:	bl	403940 <memset@plt>
  42a350:	b	42a374 <ferror@plt+0x26304>
  42a354:	mov	x19, #0x0                   	// #0
  42a358:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a35c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a360:	add	x2, x2, #0xc1
  42a364:	add	x1, x1, #0x131
  42a368:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a36c:	add	x0, x0, #0x41f
  42a370:	bl	412328 <ferror@plt+0xe2b8>
  42a374:	mov	x0, x19
  42a378:	ldp	x19, x20, [sp, #16]
  42a37c:	ldp	x21, x22, [sp, #32]
  42a380:	ldr	x23, [sp, #48]
  42a384:	ldp	x29, x30, [sp], #64
  42a388:	ret
  42a38c:	cbz	w20, 42a374 <ferror@plt+0x26304>
  42a390:	b	42a31c <ferror@plt+0x262ac>
  42a394:	cbz	w2, 42a3a0 <ferror@plt+0x26330>
  42a398:	mov	w3, #0x0                   	// #0
  42a39c:	b	42a2ac <ferror@plt+0x2623c>
  42a3a0:	stp	x29, x30, [sp, #-16]!
  42a3a4:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a3a8:	add	x1, x1, #0x131
  42a3ac:	mov	x29, sp
  42a3b0:	add	x1, x1, #0x12
  42a3b4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a3b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a3bc:	add	x2, x2, #0xc1
  42a3c0:	add	x0, x0, #0x41f
  42a3c4:	bl	412328 <ferror@plt+0xe2b8>
  42a3c8:	mov	x0, #0x0                   	// #0
  42a3cc:	ldp	x29, x30, [sp], #16
  42a3d0:	ret
  42a3d4:	cbz	x0, 42a3e0 <ferror@plt+0x26370>
  42a3d8:	str	x1, [x0, #32]
  42a3dc:	ret
  42a3e0:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a3e4:	add	x1, x1, #0x131
  42a3e8:	add	x1, x1, #0x1e
  42a3ec:	adrp	x2, 436000 <ferror@plt+0x31f90>
  42a3f0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a3f4:	add	x2, x2, #0xd44
  42a3f8:	add	x0, x0, #0x41f
  42a3fc:	b	412328 <ferror@plt+0xe2b8>
  42a400:	stp	x29, x30, [sp, #-32]!
  42a404:	mov	x29, sp
  42a408:	str	x19, [sp, #16]
  42a40c:	mov	x19, x0
  42a410:	cbz	x0, 42a43c <ferror@plt+0x263cc>
  42a414:	add	x0, x0, #0x18
  42a418:	ldxr	w1, [x0]
  42a41c:	add	w1, w1, #0x1
  42a420:	stlxr	w2, w1, [x0]
  42a424:	cbnz	w2, 42a418 <ferror@plt+0x263a8>
  42a428:	dmb	ish
  42a42c:	mov	x0, x19
  42a430:	ldr	x19, [sp, #16]
  42a434:	ldp	x29, x30, [sp], #32
  42a438:	ret
  42a43c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a440:	add	x1, x1, #0x131
  42a444:	add	x1, x1, #0x35
  42a448:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a44c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a450:	add	x2, x2, #0xce
  42a454:	add	x0, x0, #0x41f
  42a458:	bl	412328 <ferror@plt+0xe2b8>
  42a45c:	b	42a42c <ferror@plt+0x263bc>
  42a460:	cbz	x0, 42a488 <ferror@plt+0x26418>
  42a464:	add	x2, x0, #0x18
  42a468:	ldxr	w1, [x2]
  42a46c:	sub	w3, w1, #0x1
  42a470:	stlxr	w4, w3, [x2]
  42a474:	cbnz	w4, 42a468 <ferror@plt+0x263f8>
  42a478:	dmb	ish
  42a47c:	cmp	w1, #0x1
  42a480:	b.ne	42a4a8 <ferror@plt+0x26438>  // b.any
  42a484:	b	42a174 <ferror@plt+0x26104>
  42a488:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a48c:	add	x1, x1, #0x131
  42a490:	add	x1, x1, #0x41
  42a494:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a498:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a49c:	add	x2, x2, #0xce
  42a4a0:	add	x0, x0, #0x41f
  42a4a4:	b	412328 <ferror@plt+0xe2b8>
  42a4a8:	ret
  42a4ac:	cbz	x0, 42a4b8 <ferror@plt+0x26448>
  42a4b0:	ldr	w0, [x0, #16]
  42a4b4:	ret
  42a4b8:	stp	x29, x30, [sp, #-16]!
  42a4bc:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a4c0:	add	x1, x1, #0x131
  42a4c4:	mov	x29, sp
  42a4c8:	add	x1, x1, #0x4f
  42a4cc:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a4d0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a4d4:	add	x2, x2, #0xce
  42a4d8:	add	x0, x0, #0x41f
  42a4dc:	bl	412328 <ferror@plt+0xe2b8>
  42a4e0:	mov	w0, #0x0                   	// #0
  42a4e4:	ldp	x29, x30, [sp], #16
  42a4e8:	ret
  42a4ec:	cbz	x0, 42a520 <ferror@plt+0x264b0>
  42a4f0:	cmp	w1, #0x0
  42a4f4:	add	x2, x0, #0x18
  42a4f8:	cset	w1, ne  // ne = any
  42a4fc:	ldxr	w3, [x2]
  42a500:	sub	w4, w3, #0x1
  42a504:	stlxr	w5, w4, [x2]
  42a508:	cbnz	w5, 42a4fc <ferror@plt+0x2648c>
  42a50c:	dmb	ish
  42a510:	cmp	w3, #0x1
  42a514:	b.eq	42a51c <ferror@plt+0x264ac>  // b.none
  42a518:	orr	w1, w1, #0x2
  42a51c:	b	42a174 <ferror@plt+0x26104>
  42a520:	stp	x29, x30, [sp, #-16]!
  42a524:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a528:	add	x1, x1, #0x131
  42a52c:	mov	x29, sp
  42a530:	add	x1, x1, #0x68
  42a534:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a538:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a53c:	add	x2, x2, #0xce
  42a540:	add	x0, x0, #0x41f
  42a544:	bl	412328 <ferror@plt+0xe2b8>
  42a548:	mov	x0, #0x0                   	// #0
  42a54c:	ldp	x29, x30, [sp], #16
  42a550:	ret
  42a554:	stp	x29, x30, [sp, #-48]!
  42a558:	mov	x29, sp
  42a55c:	stp	x19, x20, [sp, #16]
  42a560:	mov	x19, x0
  42a564:	str	x21, [sp, #32]
  42a568:	cbz	x0, 42a5d0 <ferror@plt+0x26560>
  42a56c:	mov	w20, w2
  42a570:	mov	x21, x1
  42a574:	mov	w1, w2
  42a578:	bl	42a0d0 <ferror@plt+0x26060>
  42a57c:	ldr	w2, [x19, #16]
  42a580:	mov	x1, x21
  42a584:	ldr	w0, [x19, #8]
  42a588:	ldr	x3, [x19]
  42a58c:	mul	w0, w2, w0
  42a590:	mul	w2, w2, w20
  42a594:	add	x0, x3, x0
  42a598:	bl	403510 <memcpy@plt>
  42a59c:	ldr	w0, [x19, #8]
  42a5a0:	add	w20, w20, w0
  42a5a4:	ldrb	w0, [x19, #20]
  42a5a8:	str	w20, [x19, #8]
  42a5ac:	tbz	w0, #0, 42a5f0 <ferror@plt+0x26580>
  42a5b0:	ldr	w2, [x19, #16]
  42a5b4:	mov	w1, #0x0                   	// #0
  42a5b8:	ldr	x0, [x19]
  42a5bc:	mul	w20, w20, w2
  42a5c0:	mov	w2, w2
  42a5c4:	add	x0, x0, x20
  42a5c8:	bl	403940 <memset@plt>
  42a5cc:	b	42a5f0 <ferror@plt+0x26580>
  42a5d0:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a5d4:	add	x1, x1, #0x131
  42a5d8:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a5dc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a5e0:	add	x2, x2, #0xce
  42a5e4:	add	x1, x1, #0x75
  42a5e8:	add	x0, x0, #0x41f
  42a5ec:	bl	412328 <ferror@plt+0xe2b8>
  42a5f0:	mov	x0, x19
  42a5f4:	ldp	x19, x20, [sp, #16]
  42a5f8:	ldr	x21, [sp, #32]
  42a5fc:	ldp	x29, x30, [sp], #48
  42a600:	ret
  42a604:	stp	x29, x30, [sp, #-48]!
  42a608:	mov	x29, sp
  42a60c:	stp	x19, x20, [sp, #16]
  42a610:	mov	x19, x0
  42a614:	str	x21, [sp, #32]
  42a618:	cbz	x0, 42a690 <ferror@plt+0x26620>
  42a61c:	mov	w20, w2
  42a620:	mov	x21, x1
  42a624:	mov	w1, w2
  42a628:	bl	42a0d0 <ferror@plt+0x26060>
  42a62c:	ldr	w1, [x19, #16]
  42a630:	ldr	w2, [x19, #8]
  42a634:	mul	w0, w1, w20
  42a638:	mul	w2, w1, w2
  42a63c:	ldr	x1, [x19]
  42a640:	add	x0, x1, x0
  42a644:	bl	403530 <memmove@plt>
  42a648:	ldr	w2, [x19, #16]
  42a64c:	mov	x1, x21
  42a650:	ldr	x0, [x19]
  42a654:	mul	w2, w20, w2
  42a658:	bl	403510 <memcpy@plt>
  42a65c:	ldr	w0, [x19, #8]
  42a660:	add	w20, w20, w0
  42a664:	ldrb	w0, [x19, #20]
  42a668:	str	w20, [x19, #8]
  42a66c:	tbz	w0, #0, 42a6b0 <ferror@plt+0x26640>
  42a670:	ldr	w2, [x19, #16]
  42a674:	mov	w1, #0x0                   	// #0
  42a678:	ldr	x0, [x19]
  42a67c:	mul	w20, w20, w2
  42a680:	mov	w2, w2
  42a684:	add	x0, x0, x20
  42a688:	bl	403940 <memset@plt>
  42a68c:	b	42a6b0 <ferror@plt+0x26640>
  42a690:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a694:	add	x1, x1, #0x131
  42a698:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a69c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a6a0:	add	x2, x2, #0xce
  42a6a4:	add	x1, x1, #0x89
  42a6a8:	add	x0, x0, #0x41f
  42a6ac:	bl	412328 <ferror@plt+0xe2b8>
  42a6b0:	mov	x0, x19
  42a6b4:	ldp	x19, x20, [sp, #16]
  42a6b8:	ldr	x21, [sp, #32]
  42a6bc:	ldp	x29, x30, [sp], #48
  42a6c0:	ret
  42a6c4:	stp	x29, x30, [sp, #-48]!
  42a6c8:	mov	x29, sp
  42a6cc:	stp	x19, x20, [sp, #16]
  42a6d0:	mov	x19, x0
  42a6d4:	stp	x21, x22, [sp, #32]
  42a6d8:	cbz	x0, 42a76c <ferror@plt+0x266fc>
  42a6dc:	mov	w21, w1
  42a6e0:	mov	w20, w3
  42a6e4:	mov	x22, x2
  42a6e8:	mov	w1, w3
  42a6ec:	bl	42a0d0 <ferror@plt+0x26060>
  42a6f0:	ldr	w2, [x19, #8]
  42a6f4:	add	w0, w20, w21
  42a6f8:	ldr	w3, [x19, #16]
  42a6fc:	sub	w2, w2, w21
  42a700:	ldr	x4, [x19]
  42a704:	mul	w2, w2, w3
  42a708:	mul	w1, w3, w21
  42a70c:	mul	w0, w0, w3
  42a710:	add	x1, x4, x1
  42a714:	add	x0, x4, x0
  42a718:	bl	403530 <memmove@plt>
  42a71c:	ldr	w2, [x19, #16]
  42a720:	mov	x1, x22
  42a724:	ldr	x0, [x19]
  42a728:	mul	w21, w2, w21
  42a72c:	mul	w2, w2, w20
  42a730:	add	x0, x0, x21
  42a734:	bl	403510 <memcpy@plt>
  42a738:	ldr	w0, [x19, #8]
  42a73c:	add	w20, w20, w0
  42a740:	ldrb	w0, [x19, #20]
  42a744:	str	w20, [x19, #8]
  42a748:	tbz	w0, #0, 42a78c <ferror@plt+0x2671c>
  42a74c:	ldr	w2, [x19, #16]
  42a750:	mov	w1, #0x0                   	// #0
  42a754:	ldr	x0, [x19]
  42a758:	mul	w20, w20, w2
  42a75c:	mov	w2, w2
  42a760:	add	x0, x0, x20
  42a764:	bl	403940 <memset@plt>
  42a768:	b	42a78c <ferror@plt+0x2671c>
  42a76c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a770:	add	x1, x1, #0x131
  42a774:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a778:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a77c:	add	x2, x2, #0xce
  42a780:	add	x1, x1, #0x9e
  42a784:	add	x0, x0, #0x41f
  42a788:	bl	412328 <ferror@plt+0xe2b8>
  42a78c:	mov	x0, x19
  42a790:	ldp	x19, x20, [sp, #16]
  42a794:	ldp	x21, x22, [sp, #32]
  42a798:	ldp	x29, x30, [sp], #48
  42a79c:	ret
  42a7a0:	stp	x29, x30, [sp, #-32]!
  42a7a4:	mov	x29, sp
  42a7a8:	stp	x19, x20, [sp, #16]
  42a7ac:	mov	x19, x0
  42a7b0:	cbz	x0, 42a7ec <ferror@plt+0x2677c>
  42a7b4:	ldr	w0, [x0, #8]
  42a7b8:	mov	w20, w1
  42a7bc:	cmp	w0, w1
  42a7c0:	b.hi	42a81c <ferror@plt+0x267ac>  // b.pmore
  42a7c4:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a7c8:	add	x1, x1, #0x131
  42a7cc:	add	x1, x1, #0xb2
  42a7d0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a7d4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a7d8:	add	x2, x2, #0xd4
  42a7dc:	add	x0, x0, #0x41f
  42a7e0:	mov	x19, #0x0                   	// #0
  42a7e4:	bl	412328 <ferror@plt+0xe2b8>
  42a7e8:	b	42a80c <ferror@plt+0x2679c>
  42a7ec:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a7f0:	add	x1, x1, #0x131
  42a7f4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a7f8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a7fc:	add	x2, x2, #0xce
  42a800:	add	x1, x1, #0xb2
  42a804:	add	x0, x0, #0x41f
  42a808:	bl	412328 <ferror@plt+0xe2b8>
  42a80c:	mov	x0, x19
  42a810:	ldp	x19, x20, [sp, #16]
  42a814:	ldp	x29, x30, [sp], #32
  42a818:	ret
  42a81c:	ldr	x1, [x19, #32]
  42a820:	cbz	x1, 42a838 <ferror@plt+0x267c8>
  42a824:	ldr	w0, [x19, #16]
  42a828:	ldr	x2, [x19]
  42a82c:	mul	w0, w20, w0
  42a830:	add	x0, x2, x0
  42a834:	blr	x1
  42a838:	ldr	w1, [x19, #8]
  42a83c:	sub	w0, w1, #0x1
  42a840:	cmp	w0, w20
  42a844:	b.eq	42a870 <ferror@plt+0x26800>  // b.none
  42a848:	ldr	w2, [x19, #16]
  42a84c:	ldr	x0, [x19]
  42a850:	mul	w3, w2, w20
  42a854:	mvn	w20, w20
  42a858:	add	w20, w20, w1
  42a85c:	add	w1, w2, w3
  42a860:	add	x1, x0, x1
  42a864:	add	x0, x0, w3, uxtw
  42a868:	mul	w2, w20, w2
  42a86c:	bl	403530 <memmove@plt>
  42a870:	adrp	x1, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42a874:	ldr	w0, [x19, #8]
  42a878:	ldr	w1, [x1, #68]
  42a87c:	sub	w0, w0, #0x1
  42a880:	str	w0, [x19, #8]
  42a884:	cbnz	w1, 42a890 <ferror@plt+0x26820>
  42a888:	ldrb	w1, [x19, #20]
  42a88c:	tbz	w1, #0, 42a80c <ferror@plt+0x2679c>
  42a890:	ldr	w2, [x19, #16]
  42a894:	mov	w1, #0x0                   	// #0
  42a898:	ldr	x3, [x19]
  42a89c:	mul	w0, w0, w2
  42a8a0:	mov	w2, w2
  42a8a4:	add	x0, x3, x0
  42a8a8:	bl	403940 <memset@plt>
  42a8ac:	b	42a80c <ferror@plt+0x2679c>
  42a8b0:	stp	x29, x30, [sp, #-32]!
  42a8b4:	mov	x29, sp
  42a8b8:	stp	x19, x20, [sp, #16]
  42a8bc:	mov	x19, x0
  42a8c0:	cbz	x0, 42a8fc <ferror@plt+0x2688c>
  42a8c4:	ldr	w0, [x0, #8]
  42a8c8:	mov	w20, w1
  42a8cc:	cmp	w0, w1
  42a8d0:	b.hi	42a92c <ferror@plt+0x268bc>  // b.pmore
  42a8d4:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a8d8:	add	x1, x1, #0x131
  42a8dc:	add	x1, x1, #0xc7
  42a8e0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a8e4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a8e8:	add	x2, x2, #0xd4
  42a8ec:	add	x0, x0, #0x41f
  42a8f0:	mov	x19, #0x0                   	// #0
  42a8f4:	bl	412328 <ferror@plt+0xe2b8>
  42a8f8:	b	42a91c <ferror@plt+0x268ac>
  42a8fc:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a900:	add	x1, x1, #0x131
  42a904:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a908:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a90c:	add	x2, x2, #0xce
  42a910:	add	x1, x1, #0xc7
  42a914:	add	x0, x0, #0x41f
  42a918:	bl	412328 <ferror@plt+0xe2b8>
  42a91c:	mov	x0, x19
  42a920:	ldp	x19, x20, [sp, #16]
  42a924:	ldp	x29, x30, [sp], #32
  42a928:	ret
  42a92c:	ldr	x1, [x19, #32]
  42a930:	cbz	x1, 42a948 <ferror@plt+0x268d8>
  42a934:	ldr	w0, [x19, #16]
  42a938:	ldr	x2, [x19]
  42a93c:	mul	w0, w20, w0
  42a940:	add	x0, x2, x0
  42a944:	blr	x1
  42a948:	ldr	w1, [x19, #8]
  42a94c:	sub	w1, w1, #0x1
  42a950:	cmp	w1, w20
  42a954:	b.eq	42a978 <ferror@plt+0x26908>  // b.none
  42a958:	ldr	w2, [x19, #16]
  42a95c:	ldr	x0, [x19]
  42a960:	mul	w20, w2, w20
  42a964:	mul	w1, w1, w2
  42a968:	mov	w2, w2
  42a96c:	add	x1, x0, x1
  42a970:	add	x0, x0, x20
  42a974:	bl	403510 <memcpy@plt>
  42a978:	adrp	x1, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42a97c:	ldr	w0, [x19, #8]
  42a980:	ldr	w1, [x1, #68]
  42a984:	sub	w0, w0, #0x1
  42a988:	str	w0, [x19, #8]
  42a98c:	cbnz	w1, 42a998 <ferror@plt+0x26928>
  42a990:	ldrb	w1, [x19, #20]
  42a994:	tbz	w1, #0, 42a91c <ferror@plt+0x268ac>
  42a998:	ldr	w2, [x19, #16]
  42a99c:	mov	w1, #0x0                   	// #0
  42a9a0:	ldr	x3, [x19]
  42a9a4:	mul	w0, w0, w2
  42a9a8:	mov	w2, w2
  42a9ac:	add	x0, x3, x0
  42a9b0:	bl	403940 <memset@plt>
  42a9b4:	b	42a91c <ferror@plt+0x268ac>
  42a9b8:	stp	x29, x30, [sp, #-64]!
  42a9bc:	mov	x29, sp
  42a9c0:	stp	x19, x20, [sp, #16]
  42a9c4:	mov	x19, x0
  42a9c8:	stp	x21, x22, [sp, #32]
  42a9cc:	str	x23, [sp, #48]
  42a9d0:	cbz	x0, 42aa0c <ferror@plt+0x2699c>
  42a9d4:	ldr	w0, [x0, #8]
  42a9d8:	mov	w20, w1
  42a9dc:	cmp	w0, w1
  42a9e0:	b.hi	42aa44 <ferror@plt+0x269d4>  // b.pmore
  42a9e4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42a9e8:	add	x2, x2, #0xd4
  42a9ec:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42a9f0:	add	x1, x1, #0x131
  42a9f4:	add	x1, x1, #0xe1
  42a9f8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42a9fc:	mov	x19, #0x0                   	// #0
  42aa00:	add	x0, x0, #0x41f
  42aa04:	bl	412328 <ferror@plt+0xe2b8>
  42aa08:	b	42aa2c <ferror@plt+0x269bc>
  42aa0c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42aa10:	add	x1, x1, #0x131
  42aa14:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42aa18:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42aa1c:	add	x2, x2, #0xce
  42aa20:	add	x1, x1, #0xe1
  42aa24:	add	x0, x0, #0x41f
  42aa28:	bl	412328 <ferror@plt+0xe2b8>
  42aa2c:	mov	x0, x19
  42aa30:	ldp	x19, x20, [sp, #16]
  42aa34:	ldp	x21, x22, [sp, #32]
  42aa38:	ldr	x23, [sp, #48]
  42aa3c:	ldp	x29, x30, [sp], #64
  42aa40:	ret
  42aa44:	add	w21, w1, w2
  42aa48:	mov	w22, w2
  42aa4c:	cmp	w0, w21
  42aa50:	b.cs	42aa60 <ferror@plt+0x269f0>  // b.hs, b.nlast
  42aa54:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42aa58:	add	x2, x2, #0xe8
  42aa5c:	b	42a9ec <ferror@plt+0x2697c>
  42aa60:	ldr	x0, [x19, #32]
  42aa64:	cbnz	x0, 42aaf4 <ferror@plt+0x26a84>
  42aa68:	ldr	w1, [x19, #8]
  42aa6c:	cmp	w21, w1
  42aa70:	b.eq	42aa98 <ferror@plt+0x26a28>  // b.none
  42aa74:	ldr	w3, [x19, #16]
  42aa78:	sub	w2, w1, w21
  42aa7c:	ldr	x0, [x19]
  42aa80:	mul	w2, w2, w3
  42aa84:	mul	w1, w21, w3
  42aa88:	mul	w20, w3, w20
  42aa8c:	add	x1, x0, x1
  42aa90:	add	x0, x0, x20
  42aa94:	bl	403530 <memmove@plt>
  42aa98:	adrp	x1, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42aa9c:	ldr	w0, [x19, #8]
  42aaa0:	ldr	w1, [x1, #68]
  42aaa4:	sub	w0, w0, w22
  42aaa8:	str	w0, [x19, #8]
  42aaac:	cbnz	w1, 42aafc <ferror@plt+0x26a8c>
  42aab0:	ldrb	w1, [x19, #20]
  42aab4:	tbz	w1, #0, 42aa2c <ferror@plt+0x269bc>
  42aab8:	ldr	w2, [x19, #16]
  42aabc:	ldr	x3, [x19]
  42aac0:	mul	w0, w0, w2
  42aac4:	mov	w2, w2
  42aac8:	b	42ab0c <ferror@plt+0x26a9c>
  42aacc:	ldr	w0, [x19, #16]
  42aad0:	ldr	x2, [x19]
  42aad4:	ldr	x1, [x19, #32]
  42aad8:	mul	w0, w23, w0
  42aadc:	add	w23, w23, #0x1
  42aae0:	add	x0, x2, x0
  42aae4:	blr	x1
  42aae8:	cmp	w21, w23
  42aaec:	b.ne	42aacc <ferror@plt+0x26a5c>  // b.any
  42aaf0:	b	42aa68 <ferror@plt+0x269f8>
  42aaf4:	mov	w23, w1
  42aaf8:	b	42aae8 <ferror@plt+0x26a78>
  42aafc:	ldr	w2, [x19, #16]
  42ab00:	ldr	x3, [x19]
  42ab04:	mul	w0, w0, w2
  42ab08:	mul	w2, w2, w22
  42ab0c:	add	x0, x3, x0
  42ab10:	mov	w1, #0x0                   	// #0
  42ab14:	bl	403940 <memset@plt>
  42ab18:	b	42aa2c <ferror@plt+0x269bc>
  42ab1c:	stp	x29, x30, [sp, #-32]!
  42ab20:	mov	x29, sp
  42ab24:	stp	x19, x20, [sp, #16]
  42ab28:	mov	x19, x0
  42ab2c:	cbz	x0, 42aba0 <ferror@plt+0x26b30>
  42ab30:	ldr	w2, [x0, #8]
  42ab34:	mov	w20, w1
  42ab38:	cmp	w2, w1
  42ab3c:	b.cs	42abd0 <ferror@plt+0x26b60>  // b.hs, b.nlast
  42ab40:	sub	w1, w1, w2
  42ab44:	bl	42a0d0 <ferror@plt+0x26060>
  42ab48:	ldrb	w0, [x19, #20]
  42ab4c:	tbz	w0, #1, 42ab74 <ferror@plt+0x26b04>
  42ab50:	ldr	w0, [x19, #8]
  42ab54:	ldr	w1, [x19, #16]
  42ab58:	sub	w2, w20, w0
  42ab5c:	ldr	x3, [x19]
  42ab60:	mul	w2, w2, w1
  42ab64:	mul	w0, w1, w0
  42ab68:	mov	w1, #0x0                   	// #0
  42ab6c:	add	x0, x3, x0
  42ab70:	bl	403940 <memset@plt>
  42ab74:	ldrb	w0, [x19, #20]
  42ab78:	str	w20, [x19, #8]
  42ab7c:	tbz	w0, #0, 42abc0 <ferror@plt+0x26b50>
  42ab80:	ldr	w2, [x19, #16]
  42ab84:	mov	w1, #0x0                   	// #0
  42ab88:	ldr	x0, [x19]
  42ab8c:	mul	w20, w2, w20
  42ab90:	mov	w2, w2
  42ab94:	add	x0, x0, x20
  42ab98:	bl	403940 <memset@plt>
  42ab9c:	b	42abc0 <ferror@plt+0x26b50>
  42aba0:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42aba4:	add	x1, x1, #0x131
  42aba8:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42abac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42abb0:	add	x2, x2, #0xce
  42abb4:	add	x1, x1, #0xf6
  42abb8:	add	x0, x0, #0x41f
  42abbc:	bl	412328 <ferror@plt+0xe2b8>
  42abc0:	mov	x0, x19
  42abc4:	ldp	x19, x20, [sp, #16]
  42abc8:	ldp	x29, x30, [sp], #32
  42abcc:	ret
  42abd0:	b.ls	42ab74 <ferror@plt+0x26b04>  // b.plast
  42abd4:	sub	w2, w2, w1
  42abd8:	bl	42a9b8 <ferror@plt+0x26948>
  42abdc:	b	42ab74 <ferror@plt+0x26b04>
  42abe0:	mov	x3, x1
  42abe4:	cbz	x0, 42abfc <ferror@plt+0x26b8c>
  42abe8:	ldr	w1, [x0, #8]
  42abec:	mov	x4, #0x0                   	// #0
  42abf0:	ldr	w2, [x0, #16]
  42abf4:	ldr	x0, [x0]
  42abf8:	b	430eec <ferror@plt+0x2ce7c>
  42abfc:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42ac00:	add	x1, x1, #0x131
  42ac04:	add	x1, x1, #0x107
  42ac08:	adrp	x2, 436000 <ferror@plt+0x31f90>
  42ac0c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42ac10:	add	x2, x2, #0xd44
  42ac14:	add	x0, x0, #0x41f
  42ac18:	b	412328 <ferror@plt+0xe2b8>
  42ac1c:	mov	x3, x1
  42ac20:	mov	x4, x2
  42ac24:	cbz	x0, 42ac38 <ferror@plt+0x26bc8>
  42ac28:	ldr	w1, [x0, #8]
  42ac2c:	ldr	w2, [x0, #16]
  42ac30:	ldr	x0, [x0]
  42ac34:	b	430eec <ferror@plt+0x2ce7c>
  42ac38:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42ac3c:	add	x1, x1, #0x131
  42ac40:	add	x1, x1, #0x114
  42ac44:	adrp	x2, 436000 <ferror@plt+0x31f90>
  42ac48:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42ac4c:	add	x2, x2, #0xd44
  42ac50:	add	x0, x0, #0x41f
  42ac54:	b	412328 <ferror@plt+0xe2b8>
  42ac58:	stp	x29, x30, [sp, #-32]!
  42ac5c:	mov	x29, sp
  42ac60:	stp	x19, x20, [sp, #16]
  42ac64:	mov	w20, w0
  42ac68:	mov	x0, #0x20                  	// #32
  42ac6c:	bl	418f40 <ferror@plt+0x14ed0>
  42ac70:	stp	xzr, xzr, [x0]
  42ac74:	mov	w1, #0x1                   	// #1
  42ac78:	str	w1, [x0, #16]
  42ac7c:	mov	x19, x0
  42ac80:	str	xzr, [x0, #24]
  42ac84:	cbz	w20, 42ac90 <ferror@plt+0x26c20>
  42ac88:	mov	w1, w20
  42ac8c:	bl	42a20c <ferror@plt+0x2619c>
  42ac90:	mov	x0, x19
  42ac94:	ldp	x19, x20, [sp, #16]
  42ac98:	ldp	x29, x30, [sp], #32
  42ac9c:	ret
  42aca0:	mov	w0, #0x0                   	// #0
  42aca4:	b	42ac58 <ferror@plt+0x26be8>
  42aca8:	cbz	x0, 42acb4 <ferror@plt+0x26c44>
  42acac:	str	x1, [x0, #24]
  42acb0:	ret
  42acb4:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42acb8:	add	x1, x1, #0x131
  42acbc:	add	x1, x1, #0x12b
  42acc0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42acc4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42acc8:	add	x2, x2, #0xce
  42accc:	add	x0, x0, #0x41f
  42acd0:	b	412328 <ferror@plt+0xe2b8>
  42acd4:	stp	x29, x30, [sp, #-32]!
  42acd8:	mov	x29, sp
  42acdc:	stp	x19, x20, [sp, #16]
  42ace0:	mov	x20, x0
  42ace4:	bl	42aca0 <ferror@plt+0x26c30>
  42ace8:	mov	x1, x20
  42acec:	mov	x19, x0
  42acf0:	bl	42aca8 <ferror@plt+0x26c38>
  42acf4:	mov	x0, x19
  42acf8:	ldp	x19, x20, [sp, #16]
  42acfc:	ldp	x29, x30, [sp], #32
  42ad00:	ret
  42ad04:	stp	x29, x30, [sp, #-32]!
  42ad08:	mov	x29, sp
  42ad0c:	stp	x19, x20, [sp, #16]
  42ad10:	mov	x20, x1
  42ad14:	bl	42ac58 <ferror@plt+0x26be8>
  42ad18:	mov	x1, x20
  42ad1c:	mov	x19, x0
  42ad20:	bl	42aca8 <ferror@plt+0x26c38>
  42ad24:	mov	x0, x19
  42ad28:	ldp	x19, x20, [sp, #16]
  42ad2c:	ldp	x29, x30, [sp], #32
  42ad30:	ret
  42ad34:	stp	x29, x30, [sp, #-32]!
  42ad38:	mov	x29, sp
  42ad3c:	str	x19, [sp, #16]
  42ad40:	mov	x19, x0
  42ad44:	cbz	x0, 42ad70 <ferror@plt+0x26d00>
  42ad48:	add	x0, x0, #0x10
  42ad4c:	ldxr	w1, [x0]
  42ad50:	add	w1, w1, #0x1
  42ad54:	stlxr	w2, w1, [x0]
  42ad58:	cbnz	w2, 42ad4c <ferror@plt+0x26cdc>
  42ad5c:	dmb	ish
  42ad60:	mov	x0, x19
  42ad64:	ldr	x19, [sp, #16]
  42ad68:	ldp	x29, x30, [sp], #32
  42ad6c:	ret
  42ad70:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42ad74:	add	x1, x1, #0x131
  42ad78:	add	x1, x1, #0x145
  42ad7c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42ad80:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42ad84:	add	x2, x2, #0xce
  42ad88:	add	x0, x0, #0x41f
  42ad8c:	bl	412328 <ferror@plt+0xe2b8>
  42ad90:	b	42ad60 <ferror@plt+0x26cf0>
  42ad94:	stp	x29, x30, [sp, #-48]!
  42ad98:	mov	x29, sp
  42ad9c:	stp	x19, x20, [sp, #16]
  42ada0:	stp	x21, x22, [sp, #32]
  42ada4:	cbz	x0, 42adc8 <ferror@plt+0x26d58>
  42ada8:	mov	x19, x0
  42adac:	ldr	w0, [x0, #8]
  42adb0:	mov	w20, w1
  42adb4:	cmp	w0, w1
  42adb8:	b.hi	42ae00 <ferror@plt+0x26d90>  // b.pmore
  42adbc:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42adc0:	add	x2, x2, #0xd4
  42adc4:	b	42add0 <ferror@plt+0x26d60>
  42adc8:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42adcc:	add	x2, x2, #0xce
  42add0:	mov	x21, #0x0                   	// #0
  42add4:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42add8:	add	x1, x1, #0x131
  42addc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42ade0:	add	x1, x1, #0x155
  42ade4:	add	x0, x0, #0x41f
  42ade8:	bl	412328 <ferror@plt+0xe2b8>
  42adec:	mov	x0, x21
  42adf0:	ldp	x19, x20, [sp, #16]
  42adf4:	ldp	x21, x22, [sp, #32]
  42adf8:	ldp	x29, x30, [sp], #48
  42adfc:	ret
  42ae00:	ldr	x0, [x19]
  42ae04:	ubfiz	x22, x20, #3, #32
  42ae08:	ldr	x1, [x19, #24]
  42ae0c:	ldr	x21, [x0, x22]
  42ae10:	cbz	x1, 42ae1c <ferror@plt+0x26dac>
  42ae14:	mov	x0, x21
  42ae18:	blr	x1
  42ae1c:	ldr	w2, [x19, #8]
  42ae20:	sub	w0, w2, #0x1
  42ae24:	cmp	w0, w20
  42ae28:	b.eq	42ae4c <ferror@plt+0x26ddc>  // b.none
  42ae2c:	mvn	w20, w20
  42ae30:	add	x1, x22, #0x8
  42ae34:	ldr	x0, [x19]
  42ae38:	add	w2, w20, w2
  42ae3c:	add	x1, x0, x1
  42ae40:	lsl	x2, x2, #3
  42ae44:	add	x0, x0, x22
  42ae48:	bl	403530 <memmove@plt>
  42ae4c:	adrp	x1, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42ae50:	ldr	w0, [x19, #8]
  42ae54:	ldr	w1, [x1, #68]
  42ae58:	sub	w0, w0, #0x1
  42ae5c:	str	w0, [x19, #8]
  42ae60:	cbz	w1, 42adec <ferror@plt+0x26d7c>
  42ae64:	ldr	x1, [x19]
  42ae68:	str	xzr, [x1, w0, uxtw #3]
  42ae6c:	b	42adec <ferror@plt+0x26d7c>
  42ae70:	stp	x29, x30, [sp, #-48]!
  42ae74:	mov	x29, sp
  42ae78:	stp	x19, x20, [sp, #16]
  42ae7c:	stp	x21, x22, [sp, #32]
  42ae80:	cbz	x0, 42aea4 <ferror@plt+0x26e34>
  42ae84:	mov	x19, x0
  42ae88:	ldr	w0, [x0, #8]
  42ae8c:	mov	w20, w1
  42ae90:	cmp	w0, w1
  42ae94:	b.hi	42aedc <ferror@plt+0x26e6c>  // b.pmore
  42ae98:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42ae9c:	add	x2, x2, #0xd4
  42aea0:	b	42aeac <ferror@plt+0x26e3c>
  42aea4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42aea8:	add	x2, x2, #0xce
  42aeac:	mov	x21, #0x0                   	// #0
  42aeb0:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42aeb4:	add	x1, x1, #0x131
  42aeb8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42aebc:	add	x1, x1, #0x16e
  42aec0:	add	x0, x0, #0x41f
  42aec4:	bl	412328 <ferror@plt+0xe2b8>
  42aec8:	mov	x0, x21
  42aecc:	ldp	x19, x20, [sp, #16]
  42aed0:	ldp	x21, x22, [sp, #32]
  42aed4:	ldp	x29, x30, [sp], #48
  42aed8:	ret
  42aedc:	ldr	x0, [x19]
  42aee0:	ubfiz	x22, x20, #3, #32
  42aee4:	ldr	x1, [x19, #24]
  42aee8:	ldr	x21, [x0, x22]
  42aeec:	cbz	x1, 42aef8 <ferror@plt+0x26e88>
  42aef0:	mov	x0, x21
  42aef4:	blr	x1
  42aef8:	ldr	w2, [x19, #8]
  42aefc:	sub	w2, w2, #0x1
  42af00:	cmp	w2, w20
  42af04:	b.eq	42af14 <ferror@plt+0x26ea4>  // b.none
  42af08:	ldr	x0, [x19]
  42af0c:	ldr	x1, [x0, w2, uxtw #3]
  42af10:	str	x1, [x0, x22]
  42af14:	adrp	x0, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42af18:	str	w2, [x19, #8]
  42af1c:	ldr	w0, [x0, #68]
  42af20:	cbz	w0, 42aec8 <ferror@plt+0x26e58>
  42af24:	ldr	x0, [x19]
  42af28:	str	xzr, [x0, w2, uxtw #3]
  42af2c:	b	42aec8 <ferror@plt+0x26e58>
  42af30:	cbz	x0, 42af8c <ferror@plt+0x26f1c>
  42af34:	stp	x29, x30, [sp, #-64]!
  42af38:	mov	x29, sp
  42af3c:	stp	x19, x20, [sp, #16]
  42af40:	mov	x19, x0
  42af44:	ldr	w0, [x0, #8]
  42af48:	stp	x21, x22, [sp, #32]
  42af4c:	mov	w20, w1
  42af50:	cmp	w0, w1
  42af54:	stp	x23, x24, [sp, #48]
  42af58:	b.hi	42afac <ferror@plt+0x26f3c>  // b.pmore
  42af5c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42af60:	add	x2, x2, #0xd4
  42af64:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42af68:	add	x1, x1, #0x131
  42af6c:	add	x1, x1, #0x18c
  42af70:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42af74:	add	x0, x0, #0x41f
  42af78:	ldp	x19, x20, [sp, #16]
  42af7c:	ldp	x21, x22, [sp, #32]
  42af80:	ldp	x23, x24, [sp, #48]
  42af84:	ldp	x29, x30, [sp], #64
  42af88:	b	42afa8 <ferror@plt+0x26f38>
  42af8c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42af90:	add	x1, x1, #0x131
  42af94:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42af98:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42af9c:	add	x2, x2, #0xce
  42afa0:	add	x1, x1, #0x18c
  42afa4:	add	x0, x0, #0x41f
  42afa8:	b	412328 <ferror@plt+0xe2b8>
  42afac:	add	w22, w1, w2
  42afb0:	mov	w21, w2
  42afb4:	cmp	w0, w22
  42afb8:	b.cs	42afc8 <ferror@plt+0x26f58>  // b.hs, b.nlast
  42afbc:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42afc0:	add	x2, x2, #0xe8
  42afc4:	b	42af64 <ferror@plt+0x26ef4>
  42afc8:	ldr	x0, [x19, #24]
  42afcc:	cbz	x0, 42afe0 <ferror@plt+0x26f70>
  42afd0:	ubfiz	x24, x20, #3, #32
  42afd4:	mov	w23, w1
  42afd8:	cmp	w22, w23
  42afdc:	b.hi	42b030 <ferror@plt+0x26fc0>  // b.pmore
  42afe0:	ldr	w2, [x19, #8]
  42afe4:	cmp	w22, w2
  42afe8:	b.eq	42b004 <ferror@plt+0x26f94>  // b.none
  42afec:	ldr	x0, [x19]
  42aff0:	sub	w2, w2, w22
  42aff4:	lsl	x2, x2, #3
  42aff8:	add	x1, x0, w22, uxtw #3
  42affc:	add	x0, x0, w20, uxtw #3
  42b000:	bl	403530 <memmove@plt>
  42b004:	adrp	x0, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42b008:	ldr	w1, [x19, #8]
  42b00c:	ldr	w0, [x0, #68]
  42b010:	sub	w1, w1, w21
  42b014:	str	w1, [x19, #8]
  42b018:	cbnz	w0, 42b068 <ferror@plt+0x26ff8>
  42b01c:	ldp	x19, x20, [sp, #16]
  42b020:	ldp	x21, x22, [sp, #32]
  42b024:	ldp	x23, x24, [sp, #48]
  42b028:	ldp	x29, x30, [sp], #64
  42b02c:	ret
  42b030:	ldr	x0, [x19]
  42b034:	add	w23, w23, #0x1
  42b038:	ldr	x1, [x19, #24]
  42b03c:	ldr	x0, [x0, x24]
  42b040:	add	x24, x24, #0x8
  42b044:	blr	x1
  42b048:	b	42afd8 <ferror@plt+0x26f68>
  42b04c:	ldr	x2, [x19]
  42b050:	add	w3, w1, w0
  42b054:	add	w0, w0, #0x1
  42b058:	str	xzr, [x2, x3, lsl #3]
  42b05c:	cmp	w0, w21
  42b060:	b.ne	42b04c <ferror@plt+0x26fdc>  // b.any
  42b064:	b	42b01c <ferror@plt+0x26fac>
  42b068:	mov	w0, #0x0                   	// #0
  42b06c:	b	42b05c <ferror@plt+0x26fec>
  42b070:	cbz	x0, 42b0bc <ferror@plt+0x2704c>
  42b074:	stp	x29, x30, [sp, #-32]!
  42b078:	mov	x29, sp
  42b07c:	ldr	w2, [x0, #8]
  42b080:	stp	x19, x20, [sp, #16]
  42b084:	mov	x19, x0
  42b088:	mov	w20, w1
  42b08c:	cmp	w2, w1
  42b090:	b.cs	42b0f0 <ferror@plt+0x27080>  // b.hs, b.nlast
  42b094:	sub	w1, w1, w2
  42b098:	bl	42a20c <ferror@plt+0x2619c>
  42b09c:	ldr	w0, [x19, #8]
  42b0a0:	sbfiz	x1, x0, #3, #32
  42b0a4:	cmp	w0, w20
  42b0a8:	b.lt	42b0dc <ferror@plt+0x2706c>  // b.tstop
  42b0ac:	str	w20, [x19, #8]
  42b0b0:	ldp	x19, x20, [sp, #16]
  42b0b4:	ldp	x29, x30, [sp], #32
  42b0b8:	ret
  42b0bc:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b0c0:	add	x1, x1, #0x131
  42b0c4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b0c8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b0cc:	add	x2, x2, #0xce
  42b0d0:	add	x1, x1, #0x1a5
  42b0d4:	add	x0, x0, #0x41f
  42b0d8:	b	412328 <ferror@plt+0xe2b8>
  42b0dc:	ldr	x2, [x19]
  42b0e0:	add	w0, w0, #0x1
  42b0e4:	str	xzr, [x2, x1]
  42b0e8:	add	x1, x1, #0x8
  42b0ec:	b	42b0a4 <ferror@plt+0x27034>
  42b0f0:	b.ls	42b0ac <ferror@plt+0x2703c>  // b.plast
  42b0f4:	sub	w2, w2, w1
  42b0f8:	bl	42af30 <ferror@plt+0x26ec0>
  42b0fc:	b	42b0ac <ferror@plt+0x2703c>
  42b100:	stp	x29, x30, [sp, #-16]!
  42b104:	mov	x29, sp
  42b108:	cbz	x0, 42b148 <ferror@plt+0x270d8>
  42b10c:	ldr	w4, [x0, #8]
  42b110:	mov	x3, x1
  42b114:	mov	x2, #0x0                   	// #0
  42b118:	mov	w1, w2
  42b11c:	cmp	w4, w2
  42b120:	b.ls	42b168 <ferror@plt+0x270f8>  // b.plast
  42b124:	ldr	x5, [x0]
  42b128:	ldr	x5, [x5, x2, lsl #3]
  42b12c:	add	x2, x2, #0x1
  42b130:	cmp	x5, x3
  42b134:	b.ne	42b118 <ferror@plt+0x270a8>  // b.any
  42b138:	bl	42ad94 <ferror@plt+0x26d24>
  42b13c:	mov	w0, #0x1                   	// #1
  42b140:	ldp	x29, x30, [sp], #16
  42b144:	ret
  42b148:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b14c:	add	x1, x1, #0x131
  42b150:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b154:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b158:	add	x2, x2, #0xce
  42b15c:	add	x1, x1, #0x1ba
  42b160:	add	x0, x0, #0x41f
  42b164:	bl	412328 <ferror@plt+0xe2b8>
  42b168:	mov	w0, #0x0                   	// #0
  42b16c:	b	42b140 <ferror@plt+0x270d0>
  42b170:	stp	x29, x30, [sp, #-16]!
  42b174:	mov	x29, sp
  42b178:	cbz	x0, 42b1b8 <ferror@plt+0x27148>
  42b17c:	ldr	w4, [x0, #8]
  42b180:	mov	x3, x1
  42b184:	mov	x2, #0x0                   	// #0
  42b188:	mov	w1, w2
  42b18c:	cmp	w4, w2
  42b190:	b.ls	42b1d8 <ferror@plt+0x27168>  // b.plast
  42b194:	ldr	x5, [x0]
  42b198:	ldr	x5, [x5, x2, lsl #3]
  42b19c:	add	x2, x2, #0x1
  42b1a0:	cmp	x5, x3
  42b1a4:	b.ne	42b188 <ferror@plt+0x27118>  // b.any
  42b1a8:	bl	42ae70 <ferror@plt+0x26e00>
  42b1ac:	mov	w0, #0x1                   	// #1
  42b1b0:	ldp	x29, x30, [sp], #16
  42b1b4:	ret
  42b1b8:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b1bc:	add	x1, x1, #0x131
  42b1c0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b1c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b1c8:	add	x2, x2, #0xce
  42b1cc:	add	x1, x1, #0x1cd
  42b1d0:	add	x0, x0, #0x41f
  42b1d4:	bl	412328 <ferror@plt+0xe2b8>
  42b1d8:	mov	w0, #0x0                   	// #0
  42b1dc:	b	42b1b0 <ferror@plt+0x27140>
  42b1e0:	cbz	x0, 42b220 <ferror@plt+0x271b0>
  42b1e4:	stp	x29, x30, [sp, #-32]!
  42b1e8:	mov	x29, sp
  42b1ec:	stp	x19, x20, [sp, #16]
  42b1f0:	mov	x19, x0
  42b1f4:	mov	x20, x1
  42b1f8:	mov	w1, #0x1                   	// #1
  42b1fc:	bl	42a20c <ferror@plt+0x2619c>
  42b200:	ldr	w0, [x19, #8]
  42b204:	ldr	x1, [x19]
  42b208:	add	w2, w0, #0x1
  42b20c:	str	w2, [x19, #8]
  42b210:	str	x20, [x1, w0, uxtw #3]
  42b214:	ldp	x19, x20, [sp, #16]
  42b218:	ldp	x29, x30, [sp], #32
  42b21c:	ret
  42b220:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b224:	add	x1, x1, #0x131
  42b228:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b22c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b230:	add	x2, x2, #0xce
  42b234:	add	x1, x1, #0x1e5
  42b238:	add	x0, x0, #0x41f
  42b23c:	b	412328 <ferror@plt+0xe2b8>
  42b240:	mov	x3, x1
  42b244:	cbz	x0, 42b25c <ferror@plt+0x271ec>
  42b248:	ldr	w1, [x0, #8]
  42b24c:	mov	x4, #0x0                   	// #0
  42b250:	ldr	x0, [x0]
  42b254:	mov	x2, #0x8                   	// #8
  42b258:	b	430eec <ferror@plt+0x2ce7c>
  42b25c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b260:	add	x1, x1, #0x131
  42b264:	add	x1, x1, #0x1f5
  42b268:	adrp	x2, 436000 <ferror@plt+0x31f90>
  42b26c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b270:	add	x2, x2, #0xd44
  42b274:	add	x0, x0, #0x41f
  42b278:	b	412328 <ferror@plt+0xe2b8>
  42b27c:	mov	x3, x1
  42b280:	mov	x4, x2
  42b284:	cbz	x0, 42b298 <ferror@plt+0x27228>
  42b288:	ldr	w1, [x0, #8]
  42b28c:	mov	x2, #0x8                   	// #8
  42b290:	ldr	x0, [x0]
  42b294:	b	430eec <ferror@plt+0x2ce7c>
  42b298:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b29c:	add	x1, x1, #0x131
  42b2a0:	add	x1, x1, #0x206
  42b2a4:	adrp	x2, 436000 <ferror@plt+0x31f90>
  42b2a8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b2ac:	add	x2, x2, #0xd44
  42b2b0:	add	x0, x0, #0x41f
  42b2b4:	b	412328 <ferror@plt+0xe2b8>
  42b2b8:	cbnz	x0, 42b30c <ferror@plt+0x2729c>
  42b2bc:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b2c0:	add	x1, x1, #0x131
  42b2c4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b2c8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b2cc:	add	x2, x2, #0xce
  42b2d0:	add	x1, x1, #0x221
  42b2d4:	add	x0, x0, #0x41f
  42b2d8:	b	412328 <ferror@plt+0xe2b8>
  42b2dc:	ldr	x0, [x19]
  42b2e0:	mov	x1, x22
  42b2e4:	ldr	x0, [x0, w20, uxtw #3]
  42b2e8:	add	w20, w20, #0x1
  42b2ec:	blr	x21
  42b2f0:	ldr	w0, [x19, #8]
  42b2f4:	cmp	w0, w20
  42b2f8:	b.hi	42b2dc <ferror@plt+0x2726c>  // b.pmore
  42b2fc:	ldp	x19, x20, [sp, #16]
  42b300:	ldp	x21, x22, [sp, #32]
  42b304:	ldp	x29, x30, [sp], #48
  42b308:	ret
  42b30c:	stp	x29, x30, [sp, #-48]!
  42b310:	mov	x29, sp
  42b314:	stp	x19, x20, [sp, #16]
  42b318:	mov	x19, x0
  42b31c:	mov	w20, #0x0                   	// #0
  42b320:	stp	x21, x22, [sp, #32]
  42b324:	mov	x21, x1
  42b328:	mov	x22, x2
  42b32c:	b	42b2f0 <ferror@plt+0x27280>
  42b330:	stp	x29, x30, [sp, #-48]!
  42b334:	mov	x29, sp
  42b338:	stp	x19, x20, [sp, #16]
  42b33c:	mov	x19, x0
  42b340:	mov	w20, w1
  42b344:	str	x21, [sp, #32]
  42b348:	tbz	w20, #0, 42b384 <ferror@plt+0x27314>
  42b34c:	ldr	x1, [x0, #24]
  42b350:	cbz	x1, 42b35c <ferror@plt+0x272ec>
  42b354:	mov	x2, #0x0                   	// #0
  42b358:	bl	42b2b8 <ferror@plt+0x27248>
  42b35c:	ldr	x0, [x19]
  42b360:	mov	x21, #0x0                   	// #0
  42b364:	bl	4110d0 <ferror@plt+0xd060>
  42b368:	tbz	w20, #1, 42b38c <ferror@plt+0x2731c>
  42b36c:	stp	xzr, xzr, [x19]
  42b370:	mov	x0, x21
  42b374:	ldp	x19, x20, [sp, #16]
  42b378:	ldr	x21, [sp, #32]
  42b37c:	ldp	x29, x30, [sp], #48
  42b380:	ret
  42b384:	ldr	x21, [x0]
  42b388:	b	42b368 <ferror@plt+0x272f8>
  42b38c:	mov	x1, x19
  42b390:	mov	x0, #0x20                  	// #32
  42b394:	bl	419388 <ferror@plt+0x15318>
  42b398:	b	42b370 <ferror@plt+0x27300>
  42b39c:	cbz	x0, 42b3c4 <ferror@plt+0x27354>
  42b3a0:	add	x2, x0, #0x10
  42b3a4:	ldxr	w1, [x2]
  42b3a8:	sub	w3, w1, #0x1
  42b3ac:	stlxr	w4, w3, [x2]
  42b3b0:	cbnz	w4, 42b3a4 <ferror@plt+0x27334>
  42b3b4:	dmb	ish
  42b3b8:	cmp	w1, #0x1
  42b3bc:	b.ne	42b3e4 <ferror@plt+0x27374>  // b.any
  42b3c0:	b	42b330 <ferror@plt+0x272c0>
  42b3c4:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b3c8:	add	x1, x1, #0x131
  42b3cc:	add	x1, x1, #0x235
  42b3d0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b3d4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b3d8:	add	x2, x2, #0xce
  42b3dc:	add	x0, x0, #0x41f
  42b3e0:	b	412328 <ferror@plt+0xe2b8>
  42b3e4:	ret
  42b3e8:	cbz	x0, 42b41c <ferror@plt+0x273ac>
  42b3ec:	cmp	w1, #0x0
  42b3f0:	add	x2, x0, #0x10
  42b3f4:	cset	w1, ne  // ne = any
  42b3f8:	ldxr	w3, [x2]
  42b3fc:	sub	w4, w3, #0x1
  42b400:	stlxr	w5, w4, [x2]
  42b404:	cbnz	w5, 42b3f8 <ferror@plt+0x27388>
  42b408:	dmb	ish
  42b40c:	cmp	w3, #0x1
  42b410:	b.eq	42b418 <ferror@plt+0x273a8>  // b.none
  42b414:	orr	w1, w1, #0x2
  42b418:	b	42b330 <ferror@plt+0x272c0>
  42b41c:	stp	x29, x30, [sp, #-16]!
  42b420:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b424:	add	x1, x1, #0x131
  42b428:	mov	x29, sp
  42b42c:	add	x1, x1, #0x247
  42b430:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b434:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b438:	add	x2, x2, #0xce
  42b43c:	add	x0, x0, #0x41f
  42b440:	bl	412328 <ferror@plt+0xe2b8>
  42b444:	mov	x0, #0x0                   	// #0
  42b448:	ldp	x29, x30, [sp], #16
  42b44c:	ret
  42b450:	mov	w3, #0x0                   	// #0
  42b454:	mov	w2, #0x1                   	// #1
  42b458:	mov	w1, #0x0                   	// #0
  42b45c:	mov	w0, #0x0                   	// #0
  42b460:	b	42a2ac <ferror@plt+0x2623c>
  42b464:	stp	x29, x30, [sp, #-32]!
  42b468:	mov	x29, sp
  42b46c:	stp	x19, x20, [sp, #16]
  42b470:	mov	x19, x1
  42b474:	mov	x20, x0
  42b478:	bl	42b450 <ferror@plt+0x273e0>
  42b47c:	ldr	x1, [x0]
  42b480:	cbnz	x1, 42b4a8 <ferror@plt+0x27438>
  42b484:	ldr	w1, [x0, #8]
  42b488:	cbz	w1, 42b4d4 <ferror@plt+0x27464>
  42b48c:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42b490:	add	x3, x3, #0x131
  42b494:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42b498:	add	x3, x3, #0x258
  42b49c:	add	x4, x4, #0x122
  42b4a0:	mov	w2, #0x608                 	// #1544
  42b4a4:	b	42b4c0 <ferror@plt+0x27450>
  42b4a8:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42b4ac:	add	x3, x3, #0x131
  42b4b0:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42b4b4:	add	x3, x3, #0x258
  42b4b8:	add	x4, x4, #0x106
  42b4bc:	mov	w2, #0x607                 	// #1543
  42b4c0:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b4c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b4c8:	add	x1, x1, #0x119
  42b4cc:	add	x0, x0, #0x41f
  42b4d0:	bl	420128 <ferror@plt+0x1c0b8>
  42b4d4:	str	x20, [x0]
  42b4d8:	str	w19, [x0, #8]
  42b4dc:	ldp	x19, x20, [sp, #16]
  42b4e0:	ldp	x29, x30, [sp], #32
  42b4e4:	ret
  42b4e8:	mov	w3, w0
  42b4ec:	mov	w2, #0x1                   	// #1
  42b4f0:	mov	w1, #0x0                   	// #0
  42b4f4:	mov	w0, #0x0                   	// #0
  42b4f8:	b	42a2ac <ferror@plt+0x2623c>
  42b4fc:	b	42a4ec <ferror@plt+0x2647c>
  42b500:	stp	x29, x30, [sp, #-32]!
  42b504:	mov	x29, sp
  42b508:	str	x19, [sp, #16]
  42b50c:	cbz	x0, 42b52c <ferror@plt+0x274bc>
  42b510:	ldr	w19, [x0, #8]
  42b514:	mov	w1, #0x0                   	// #0
  42b518:	bl	42a4ec <ferror@plt+0x2647c>
  42b51c:	mov	x1, x19
  42b520:	ldr	x19, [sp, #16]
  42b524:	ldp	x29, x30, [sp], #32
  42b528:	b	42b740 <ferror@plt+0x276d0>
  42b52c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b530:	add	x1, x1, #0x131
  42b534:	add	x1, x1, #0x26e
  42b538:	adrp	x2, 436000 <ferror@plt+0x31f90>
  42b53c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b540:	add	x2, x2, #0xd44
  42b544:	add	x0, x0, #0x41f
  42b548:	bl	412328 <ferror@plt+0xe2b8>
  42b54c:	mov	x0, #0x0                   	// #0
  42b550:	ldr	x19, [sp, #16]
  42b554:	ldp	x29, x30, [sp], #32
  42b558:	ret
  42b55c:	b	42a400 <ferror@plt+0x26390>
  42b560:	b	42a460 <ferror@plt+0x263f0>
  42b564:	stp	x29, x30, [sp, #-32]!
  42b568:	mov	x29, sp
  42b56c:	str	x19, [sp, #16]
  42b570:	mov	x19, x0
  42b574:	bl	42a554 <ferror@plt+0x264e4>
  42b578:	mov	x0, x19
  42b57c:	ldr	x19, [sp, #16]
  42b580:	ldp	x29, x30, [sp], #32
  42b584:	ret
  42b588:	stp	x29, x30, [sp, #-32]!
  42b58c:	mov	x29, sp
  42b590:	str	x19, [sp, #16]
  42b594:	mov	x19, x0
  42b598:	bl	42a604 <ferror@plt+0x26594>
  42b59c:	mov	x0, x19
  42b5a0:	ldr	x19, [sp, #16]
  42b5a4:	ldp	x29, x30, [sp], #32
  42b5a8:	ret
  42b5ac:	stp	x29, x30, [sp, #-32]!
  42b5b0:	mov	x29, sp
  42b5b4:	str	x19, [sp, #16]
  42b5b8:	mov	x19, x0
  42b5bc:	bl	42ab1c <ferror@plt+0x26aac>
  42b5c0:	mov	x0, x19
  42b5c4:	ldr	x19, [sp, #16]
  42b5c8:	ldp	x29, x30, [sp], #32
  42b5cc:	ret
  42b5d0:	stp	x29, x30, [sp, #-32]!
  42b5d4:	mov	x29, sp
  42b5d8:	str	x19, [sp, #16]
  42b5dc:	mov	x19, x0
  42b5e0:	bl	42a7a0 <ferror@plt+0x26730>
  42b5e4:	mov	x0, x19
  42b5e8:	ldr	x19, [sp, #16]
  42b5ec:	ldp	x29, x30, [sp], #32
  42b5f0:	ret
  42b5f4:	stp	x29, x30, [sp, #-32]!
  42b5f8:	mov	x29, sp
  42b5fc:	str	x19, [sp, #16]
  42b600:	mov	x19, x0
  42b604:	bl	42a8b0 <ferror@plt+0x26840>
  42b608:	mov	x0, x19
  42b60c:	ldr	x19, [sp, #16]
  42b610:	ldp	x29, x30, [sp], #32
  42b614:	ret
  42b618:	stp	x29, x30, [sp, #-16]!
  42b61c:	mov	x29, sp
  42b620:	cbz	x0, 42b63c <ferror@plt+0x275cc>
  42b624:	ldr	w4, [x0, #8]
  42b628:	cmp	w4, w1
  42b62c:	b.hi	42b668 <ferror@plt+0x275f8>  // b.pmore
  42b630:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b634:	add	x2, x2, #0xd4
  42b638:	b	42b644 <ferror@plt+0x275d4>
  42b63c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b640:	add	x2, x2, #0xce
  42b644:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b648:	add	x1, x1, #0x131
  42b64c:	add	x1, x1, #0x289
  42b650:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b654:	add	x0, x0, #0x41f
  42b658:	bl	412328 <ferror@plt+0xe2b8>
  42b65c:	mov	x0, #0x0                   	// #0
  42b660:	ldp	x29, x30, [sp], #16
  42b664:	ret
  42b668:	add	w3, w1, w2
  42b66c:	cmp	w4, w3
  42b670:	b.cs	42b680 <ferror@plt+0x27610>  // b.hs, b.nlast
  42b674:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b678:	add	x2, x2, #0xe8
  42b67c:	b	42b644 <ferror@plt+0x275d4>
  42b680:	ldp	x29, x30, [sp], #16
  42b684:	b	42a9b8 <ferror@plt+0x26948>
  42b688:	b	42abe0 <ferror@plt+0x26b70>
  42b68c:	b	42ac1c <ferror@plt+0x26bac>
  42b690:	cbz	x0, 42b6f4 <ferror@plt+0x27684>
  42b694:	stp	x29, x30, [sp, #-32]!
  42b698:	mov	x29, sp
  42b69c:	str	x19, [sp, #16]
  42b6a0:	mov	x19, x0
  42b6a4:	add	x0, x0, #0x10
  42b6a8:	ldxr	w1, [x0]
  42b6ac:	sub	w2, w1, #0x1
  42b6b0:	stlxr	w3, w2, [x0]
  42b6b4:	cbnz	w3, 42b6a8 <ferror@plt+0x27638>
  42b6b8:	dmb	ish
  42b6bc:	cmp	w1, #0x1
  42b6c0:	b.ne	42b6e8 <ferror@plt+0x27678>  // b.any
  42b6c4:	ldr	x1, [x19, #24]
  42b6c8:	cbz	x1, 42b6d4 <ferror@plt+0x27664>
  42b6cc:	ldr	x0, [x19, #32]
  42b6d0:	blr	x1
  42b6d4:	mov	x1, x19
  42b6d8:	mov	x0, #0x28                  	// #40
  42b6dc:	ldr	x19, [sp, #16]
  42b6e0:	ldp	x29, x30, [sp], #32
  42b6e4:	b	419388 <ferror@plt+0x15318>
  42b6e8:	ldr	x19, [sp, #16]
  42b6ec:	ldp	x29, x30, [sp], #32
  42b6f0:	ret
  42b6f4:	ret
  42b6f8:	stp	x29, x30, [sp, #-48]!
  42b6fc:	mov	x29, sp
  42b700:	stp	x19, x20, [sp, #16]
  42b704:	mov	x20, x2
  42b708:	mov	x19, x3
  42b70c:	stp	x21, x22, [sp, #32]
  42b710:	mov	x21, x1
  42b714:	mov	x22, x0
  42b718:	mov	x0, #0x28                  	// #40
  42b71c:	bl	418f40 <ferror@plt+0x14ed0>
  42b720:	mov	w1, #0x1                   	// #1
  42b724:	stp	x22, x21, [x0]
  42b728:	str	w1, [x0, #16]
  42b72c:	stp	x20, x19, [x0, #24]
  42b730:	ldp	x19, x20, [sp, #16]
  42b734:	ldp	x21, x22, [sp, #32]
  42b738:	ldp	x29, x30, [sp], #48
  42b73c:	ret
  42b740:	mov	x3, x0
  42b744:	adrp	x2, 411000 <ferror@plt+0xcf90>
  42b748:	add	x2, x2, #0xd0
  42b74c:	b	42b6f8 <ferror@plt+0x27688>
  42b750:	stp	x29, x30, [sp, #-32]!
  42b754:	mov	x29, sp
  42b758:	str	x19, [sp, #16]
  42b75c:	mov	x19, x1
  42b760:	bl	41a0cc <ferror@plt+0x1605c>
  42b764:	mov	x1, x19
  42b768:	ldr	x19, [sp, #16]
  42b76c:	ldp	x29, x30, [sp], #32
  42b770:	b	42b740 <ferror@plt+0x276d0>
  42b774:	mov	x3, #0x0                   	// #0
  42b778:	mov	x2, #0x0                   	// #0
  42b77c:	b	42b6f8 <ferror@plt+0x27688>
  42b780:	stp	x29, x30, [sp, #-32]!
  42b784:	mov	x29, sp
  42b788:	str	x19, [sp, #16]
  42b78c:	mov	x19, x0
  42b790:	cbz	x0, 42b7a0 <ferror@plt+0x27730>
  42b794:	cbnz	x1, 42b7cc <ferror@plt+0x2775c>
  42b798:	ldr	x19, [x19]
  42b79c:	b	42b7bc <ferror@plt+0x2774c>
  42b7a0:	adrp	x2, 437000 <ferror@plt+0x32f90>
  42b7a4:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b7a8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b7ac:	add	x2, x2, #0x5ec
  42b7b0:	add	x1, x1, #0x434
  42b7b4:	add	x0, x0, #0x41f
  42b7b8:	bl	412328 <ferror@plt+0xe2b8>
  42b7bc:	mov	x0, x19
  42b7c0:	ldr	x19, [sp, #16]
  42b7c4:	ldp	x29, x30, [sp], #32
  42b7c8:	ret
  42b7cc:	ldr	x0, [x0, #8]
  42b7d0:	str	x0, [x1]
  42b7d4:	b	42b798 <ferror@plt+0x27728>
  42b7d8:	cbz	x0, 42b7e4 <ferror@plt+0x27774>
  42b7dc:	ldr	x0, [x0, #8]
  42b7e0:	ret
  42b7e4:	stp	x29, x30, [sp, #-16]!
  42b7e8:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b7ec:	add	x1, x1, #0x434
  42b7f0:	mov	x29, sp
  42b7f4:	add	x1, x1, #0x11
  42b7f8:	adrp	x2, 437000 <ferror@plt+0x32f90>
  42b7fc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b800:	add	x2, x2, #0x5ec
  42b804:	add	x0, x0, #0x41f
  42b808:	bl	412328 <ferror@plt+0xe2b8>
  42b80c:	mov	x0, #0x0                   	// #0
  42b810:	ldp	x29, x30, [sp], #16
  42b814:	ret
  42b818:	stp	x29, x30, [sp, #-32]!
  42b81c:	mov	x29, sp
  42b820:	str	x19, [sp, #16]
  42b824:	mov	x19, x0
  42b828:	cbz	x0, 42b854 <ferror@plt+0x277e4>
  42b82c:	add	x0, x0, #0x10
  42b830:	ldxr	w1, [x0]
  42b834:	add	w1, w1, #0x1
  42b838:	stlxr	w2, w1, [x0]
  42b83c:	cbnz	w2, 42b830 <ferror@plt+0x277c0>
  42b840:	dmb	ish
  42b844:	mov	x0, x19
  42b848:	ldr	x19, [sp, #16]
  42b84c:	ldp	x29, x30, [sp], #32
  42b850:	ret
  42b854:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b858:	add	x1, x1, #0x434
  42b85c:	add	x1, x1, #0x22
  42b860:	adrp	x2, 437000 <ferror@plt+0x32f90>
  42b864:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b868:	add	x2, x2, #0x5ec
  42b86c:	add	x0, x0, #0x41f
  42b870:	bl	412328 <ferror@plt+0xe2b8>
  42b874:	b	42b844 <ferror@plt+0x277d4>
  42b878:	stp	x29, x30, [sp, #-32]!
  42b87c:	mov	x29, sp
  42b880:	stp	x19, x20, [sp, #16]
  42b884:	cbz	x0, 42b8a4 <ferror@plt+0x27834>
  42b888:	mov	x3, x1
  42b88c:	ldr	x1, [x0, #8]
  42b890:	cmp	x1, x3
  42b894:	b.cs	42b8d4 <ferror@plt+0x27864>  // b.hs, b.nlast
  42b898:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b89c:	add	x2, x2, #0x3d4
  42b8a0:	b	42b8ac <ferror@plt+0x2783c>
  42b8a4:	adrp	x2, 437000 <ferror@plt+0x32f90>
  42b8a8:	add	x2, x2, #0x5ec
  42b8ac:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b8b0:	add	x1, x1, #0x434
  42b8b4:	add	x1, x1, #0x2e
  42b8b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b8bc:	add	x0, x0, #0x41f
  42b8c0:	bl	412328 <ferror@plt+0xe2b8>
  42b8c4:	mov	x0, #0x0                   	// #0
  42b8c8:	ldp	x19, x20, [sp, #16]
  42b8cc:	ldp	x29, x30, [sp], #32
  42b8d0:	ret
  42b8d4:	mov	x19, x2
  42b8d8:	add	x2, x3, x2
  42b8dc:	cmp	x1, x2
  42b8e0:	b.cs	42b8f0 <ferror@plt+0x27880>  // b.hs, b.nlast
  42b8e4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b8e8:	add	x2, x2, #0x3ea
  42b8ec:	b	42b8ac <ferror@plt+0x2783c>
  42b8f0:	ldr	x20, [x0]
  42b8f4:	add	x20, x20, x3
  42b8f8:	bl	42b818 <ferror@plt+0x277a8>
  42b8fc:	mov	x1, x19
  42b900:	mov	x3, x0
  42b904:	mov	x0, x20
  42b908:	adrp	x2, 42b000 <ferror@plt+0x26f90>
  42b90c:	ldp	x19, x20, [sp, #16]
  42b910:	add	x2, x2, #0x690
  42b914:	ldp	x29, x30, [sp], #32
  42b918:	b	42b6f8 <ferror@plt+0x27688>
  42b91c:	stp	x29, x30, [sp, #-16]!
  42b920:	mov	x29, sp
  42b924:	cbz	x0, 42b938 <ferror@plt+0x278c8>
  42b928:	cbnz	x1, 42b960 <ferror@plt+0x278f0>
  42b92c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b930:	add	x2, x2, #0x418
  42b934:	b	42b940 <ferror@plt+0x278d0>
  42b938:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42b93c:	add	x2, x2, #0x409
  42b940:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b944:	add	x1, x1, #0x434
  42b948:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b94c:	add	x1, x1, #0x45
  42b950:	add	x0, x0, #0x41f
  42b954:	bl	412328 <ferror@plt+0xe2b8>
  42b958:	mov	w0, #0x0                   	// #0
  42b95c:	b	42b984 <ferror@plt+0x27914>
  42b960:	ldr	x2, [x0, #8]
  42b964:	ldr	x3, [x1, #8]
  42b968:	cmp	x2, x3
  42b96c:	b.ne	42b958 <ferror@plt+0x278e8>  // b.any
  42b970:	ldr	x0, [x0]
  42b974:	ldr	x1, [x1]
  42b978:	bl	403b80 <memcmp@plt>
  42b97c:	cmp	w0, #0x0
  42b980:	cset	w0, eq  // eq = none
  42b984:	ldp	x29, x30, [sp], #16
  42b988:	ret
  42b98c:	cbz	x0, 42b9a8 <ferror@plt+0x27938>
  42b990:	ldp	x1, x2, [x0]
  42b994:	mov	w0, #0x1505                	// #5381
  42b998:	add	x2, x1, x2
  42b99c:	cmp	x1, x2
  42b9a0:	b.ne	42b9dc <ferror@plt+0x2796c>  // b.any
  42b9a4:	ret
  42b9a8:	stp	x29, x30, [sp, #-16]!
  42b9ac:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42b9b0:	add	x1, x1, #0x434
  42b9b4:	mov	x29, sp
  42b9b8:	add	x1, x1, #0x53
  42b9bc:	adrp	x2, 437000 <ferror@plt+0x32f90>
  42b9c0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42b9c4:	add	x2, x2, #0x5ec
  42b9c8:	add	x0, x0, #0x41f
  42b9cc:	bl	412328 <ferror@plt+0xe2b8>
  42b9d0:	mov	w0, #0x0                   	// #0
  42b9d4:	ldp	x29, x30, [sp], #16
  42b9d8:	ret
  42b9dc:	ldrsb	w3, [x1], #1
  42b9e0:	add	w3, w3, w0, lsl #5
  42b9e4:	add	w0, w0, w3
  42b9e8:	b	42b99c <ferror@plt+0x2792c>
  42b9ec:	stp	x29, x30, [sp, #-32]!
  42b9f0:	mov	x29, sp
  42b9f4:	stp	x19, x20, [sp, #16]
  42b9f8:	cbz	x0, 42ba0c <ferror@plt+0x2799c>
  42b9fc:	cbnz	x1, 42ba3c <ferror@plt+0x279cc>
  42ba00:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42ba04:	add	x2, x2, #0x418
  42ba08:	b	42ba14 <ferror@plt+0x279a4>
  42ba0c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42ba10:	add	x2, x2, #0x409
  42ba14:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42ba18:	add	x1, x1, #0x434
  42ba1c:	add	x1, x1, #0x60
  42ba20:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42ba24:	add	x0, x0, #0x41f
  42ba28:	bl	412328 <ferror@plt+0xe2b8>
  42ba2c:	mov	w0, #0x0                   	// #0
  42ba30:	ldp	x19, x20, [sp, #16]
  42ba34:	ldp	x29, x30, [sp], #32
  42ba38:	ret
  42ba3c:	ldr	x19, [x0, #8]
  42ba40:	ldr	x20, [x1, #8]
  42ba44:	ldr	x0, [x0]
  42ba48:	cmp	x20, x19
  42ba4c:	ldr	x1, [x1]
  42ba50:	csel	x2, x20, x19, ls  // ls = plast
  42ba54:	bl	403b80 <memcmp@plt>
  42ba58:	cbnz	w0, 42ba30 <ferror@plt+0x279c0>
  42ba5c:	cmp	x20, x19
  42ba60:	b.eq	42ba30 <ferror@plt+0x279c0>  // b.none
  42ba64:	mov	w0, #0x1                   	// #1
  42ba68:	cneg	w0, w0, hi  // hi = pmore
  42ba6c:	b	42ba30 <ferror@plt+0x279c0>
  42ba70:	stp	x29, x30, [sp, #-48]!
  42ba74:	mov	x29, sp
  42ba78:	stp	x19, x20, [sp, #16]
  42ba7c:	str	x21, [sp, #32]
  42ba80:	cbz	x0, 42ba98 <ferror@plt+0x27a28>
  42ba84:	mov	x21, x1
  42ba88:	cbnz	x1, 42bad0 <ferror@plt+0x27a60>
  42ba8c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42ba90:	add	x2, x2, #0x427
  42ba94:	b	42baa0 <ferror@plt+0x27a30>
  42ba98:	adrp	x2, 437000 <ferror@plt+0x32f90>
  42ba9c:	add	x2, x2, #0x5ec
  42baa0:	mov	x20, #0x0                   	// #0
  42baa4:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42baa8:	add	x1, x1, #0x434
  42baac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42bab0:	add	x1, x1, #0x70
  42bab4:	add	x0, x0, #0x41f
  42bab8:	bl	412328 <ferror@plt+0xe2b8>
  42babc:	mov	x0, x20
  42bac0:	ldp	x19, x20, [sp, #16]
  42bac4:	ldr	x21, [sp, #32]
  42bac8:	ldp	x29, x30, [sp], #48
  42bacc:	ret
  42bad0:	mov	x19, x0
  42bad4:	adrp	x0, 411000 <ferror@plt+0xcf90>
  42bad8:	add	x0, x0, #0xd0
  42badc:	ldr	x1, [x19, #24]
  42bae0:	cmp	x1, x0
  42bae4:	b.eq	42bb0c <ferror@plt+0x27a9c>  // b.none
  42bae8:	ldr	w1, [x19, #8]
  42baec:	ldr	x0, [x19]
  42baf0:	bl	41a0cc <ferror@plt+0x1605c>
  42baf4:	mov	x20, x0
  42baf8:	ldr	x0, [x19, #8]
  42bafc:	str	x0, [x21]
  42bb00:	mov	x0, x19
  42bb04:	bl	42b690 <ferror@plt+0x27620>
  42bb08:	b	42babc <ferror@plt+0x27a4c>
  42bb0c:	ldr	x0, [x19]
  42bb10:	cbz	x0, 42bae8 <ferror@plt+0x27a78>
  42bb14:	dmb	ish
  42bb18:	ldr	w0, [x19, #16]
  42bb1c:	cmp	w0, #0x1
  42bb20:	b.ne	42bae8 <ferror@plt+0x27a78>  // b.any
  42bb24:	ldp	x20, x0, [x19]
  42bb28:	str	x0, [x21]
  42bb2c:	mov	x1, x19
  42bb30:	mov	x0, #0x28                  	// #40
  42bb34:	bl	419388 <ferror@plt+0x15318>
  42bb38:	cbnz	x20, 42babc <ferror@plt+0x27a4c>
  42bb3c:	b	42bae8 <ferror@plt+0x27a78>
  42bb40:	stp	x29, x30, [sp, #-48]!
  42bb44:	mov	x29, sp
  42bb48:	str	x19, [sp, #16]
  42bb4c:	cbz	x0, 42bb74 <ferror@plt+0x27b04>
  42bb50:	add	x1, sp, #0x28
  42bb54:	bl	42ba70 <ferror@plt+0x27a00>
  42bb58:	ldr	x1, [sp, #40]
  42bb5c:	bl	42b464 <ferror@plt+0x273f4>
  42bb60:	mov	x19, x0
  42bb64:	mov	x0, x19
  42bb68:	ldr	x19, [sp, #16]
  42bb6c:	ldp	x29, x30, [sp], #48
  42bb70:	ret
  42bb74:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42bb78:	add	x1, x1, #0x434
  42bb7c:	mov	x19, x0
  42bb80:	add	x1, x1, #0x86
  42bb84:	adrp	x2, 437000 <ferror@plt+0x32f90>
  42bb88:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42bb8c:	add	x2, x2, #0x5ec
  42bb90:	add	x0, x0, #0x41f
  42bb94:	bl	412328 <ferror@plt+0xe2b8>
  42bb98:	b	42bb64 <ferror@plt+0x27af4>
  42bb9c:	stp	x29, x30, [sp, #-32]!
  42bba0:	mov	x29, sp
  42bba4:	str	x19, [sp, #16]
  42bba8:	mov	x19, x0
  42bbac:	ldr	x0, [x0, #8]
  42bbb0:	bl	4110d0 <ferror@plt+0xd060>
  42bbb4:	ldr	x0, [x19, #16]
  42bbb8:	bl	4110d0 <ferror@plt+0xd060>
  42bbbc:	mov	x0, x19
  42bbc0:	ldr	x19, [sp, #16]
  42bbc4:	ldp	x29, x30, [sp], #32
  42bbc8:	b	4110d0 <ferror@plt+0xd060>
  42bbcc:	cbz	x1, 42bc4c <ferror@plt+0x27bdc>
  42bbd0:	stp	x29, x30, [sp, #-96]!
  42bbd4:	mov	x29, sp
  42bbd8:	stp	x23, x24, [sp, #48]
  42bbdc:	mov	x23, x1
  42bbe0:	mov	w1, #0x5f                  	// #95
  42bbe4:	stp	x19, x20, [sp, #16]
  42bbe8:	stp	x21, x22, [sp, #32]
  42bbec:	stp	x25, x26, [sp, #64]
  42bbf0:	mov	x25, x0
  42bbf4:	mov	x0, x23
  42bbf8:	str	x27, [sp, #80]
  42bbfc:	bl	403d10 <strchr@plt>
  42bc00:	cmp	x0, #0x0
  42bc04:	mov	w1, #0x2e                  	// #46
  42bc08:	csel	x21, x0, x23, ne  // ne = any
  42bc0c:	mov	x19, x0
  42bc10:	mov	x0, x21
  42bc14:	bl	403d10 <strchr@plt>
  42bc18:	cmp	x0, #0x0
  42bc1c:	mov	x20, x0
  42bc20:	mov	w1, #0x40                  	// #64
  42bc24:	csel	x0, x21, x0, eq  // eq = none
  42bc28:	bl	403d10 <strchr@plt>
  42bc2c:	mov	x21, x0
  42bc30:	cbnz	x0, 42bc68 <ferror@plt+0x27bf8>
  42bc34:	mov	x0, x23
  42bc38:	mov	x24, #0x0                   	// #0
  42bc3c:	bl	403580 <strlen@plt>
  42bc40:	mov	w22, #0x0                   	// #0
  42bc44:	add	x21, x23, x0
  42bc48:	b	42bc74 <ferror@plt+0x27c04>
  42bc4c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42bc50:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42bc54:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42bc58:	add	x2, x2, #0x4d1
  42bc5c:	add	x1, x1, #0x569
  42bc60:	add	x0, x0, #0x41f
  42bc64:	b	412328 <ferror@plt+0xe2b8>
  42bc68:	bl	41a07c <ferror@plt+0x1600c>
  42bc6c:	mov	x24, x0
  42bc70:	mov	w22, #0x4                   	// #4
  42bc74:	cbz	x20, 42bc90 <ferror@plt+0x27c20>
  42bc78:	sub	x1, x21, x20
  42bc7c:	mov	x0, x20
  42bc80:	mov	x21, x20
  42bc84:	bl	41a118 <ferror@plt+0x160a8>
  42bc88:	orr	w22, w22, #0x1
  42bc8c:	mov	x20, x0
  42bc90:	cbz	x19, 42bcac <ferror@plt+0x27c3c>
  42bc94:	sub	x1, x21, x19
  42bc98:	mov	x0, x19
  42bc9c:	mov	x21, x19
  42bca0:	bl	41a118 <ferror@plt+0x160a8>
  42bca4:	orr	w22, w22, #0x2
  42bca8:	mov	x19, x0
  42bcac:	sub	x1, x21, x23
  42bcb0:	mov	x0, x23
  42bcb4:	mov	w21, w22
  42bcb8:	adrp	x23, 46f000 <ferror@plt+0x6af90>
  42bcbc:	bl	41a118 <ferror@plt+0x160a8>
  42bcc0:	mvn	w27, w22
  42bcc4:	mov	x26, x0
  42bcc8:	add	x23, x23, #0x72e
  42bccc:	tst	w27, w21
  42bcd0:	b.ne	42bd04 <ferror@plt+0x27c94>  // b.any
  42bcd4:	tst	x21, #0x2
  42bcd8:	mov	x4, #0x0                   	// #0
  42bcdc:	csel	x1, x23, x19, eq  // eq = none
  42bce0:	tst	x21, #0x1
  42bce4:	csel	x2, x23, x20, eq  // eq = none
  42bce8:	tst	x21, #0x4
  42bcec:	csel	x3, x23, x24, eq  // eq = none
  42bcf0:	mov	x0, x26
  42bcf4:	bl	41a2ac <ferror@plt+0x1623c>
  42bcf8:	mov	x1, x0
  42bcfc:	mov	x0, x25
  42bd00:	bl	42b1e0 <ferror@plt+0x27170>
  42bd04:	sub	w21, w21, #0x1
  42bd08:	cmn	w21, #0x1
  42bd0c:	b.ne	42bccc <ferror@plt+0x27c5c>  // b.any
  42bd10:	mov	x0, x26
  42bd14:	bl	4110d0 <ferror@plt+0xd060>
  42bd18:	tbz	w22, #0, 42bd24 <ferror@plt+0x27cb4>
  42bd1c:	mov	x0, x20
  42bd20:	bl	4110d0 <ferror@plt+0xd060>
  42bd24:	tbz	w22, #1, 42bd30 <ferror@plt+0x27cc0>
  42bd28:	mov	x0, x19
  42bd2c:	bl	4110d0 <ferror@plt+0xd060>
  42bd30:	tbz	w22, #2, 42bd54 <ferror@plt+0x27ce4>
  42bd34:	mov	x0, x24
  42bd38:	ldp	x19, x20, [sp, #16]
  42bd3c:	ldp	x21, x22, [sp, #32]
  42bd40:	ldp	x23, x24, [sp, #48]
  42bd44:	ldp	x25, x26, [sp, #64]
  42bd48:	ldr	x27, [sp, #80]
  42bd4c:	ldp	x29, x30, [sp], #96
  42bd50:	b	4110d0 <ferror@plt+0xd060>
  42bd54:	ldp	x19, x20, [sp, #16]
  42bd58:	ldp	x21, x22, [sp, #32]
  42bd5c:	ldp	x23, x24, [sp, #48]
  42bd60:	ldp	x25, x26, [sp, #64]
  42bd64:	ldr	x27, [sp, #80]
  42bd68:	ldp	x29, x30, [sp], #96
  42bd6c:	ret
  42bd70:	stp	x29, x30, [sp, #-32]!
  42bd74:	mov	x29, sp
  42bd78:	str	x19, [sp, #16]
  42bd7c:	mov	x19, x0
  42bd80:	ldr	x0, [x0]
  42bd84:	bl	4110d0 <ferror@plt+0xd060>
  42bd88:	ldr	x0, [x19, #8]
  42bd8c:	bl	41b60c <ferror@plt+0x1759c>
  42bd90:	mov	x0, x19
  42bd94:	ldr	x19, [sp, #16]
  42bd98:	ldp	x29, x30, [sp], #32
  42bd9c:	b	4110d0 <ferror@plt+0xd060>
  42bda0:	stp	x29, x30, [sp, #-64]!
  42bda4:	mov	x29, sp
  42bda8:	stp	x19, x20, [sp, #16]
  42bdac:	adrp	x19, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42bdb0:	add	x19, x19, #0x20
  42bdb4:	stp	x21, x22, [sp, #32]
  42bdb8:	stp	x23, x24, [sp, #48]
  42bdbc:	mov	x23, x0
  42bdc0:	mov	x0, x19
  42bdc4:	bl	427b3c <ferror@plt+0x23acc>
  42bdc8:	ldr	x0, [x19, #8]
  42bdcc:	cbz	x0, 42bdf4 <ferror@plt+0x27d84>
  42bdd0:	mov	x0, x19
  42bdd4:	bl	427b64 <ferror@plt+0x23af4>
  42bdd8:	mov	x1, x23
  42bddc:	ldr	x0, [x19, #8]
  42bde0:	ldp	x19, x20, [sp, #16]
  42bde4:	ldp	x21, x22, [sp, #32]
  42bde8:	ldp	x23, x24, [sp, #48]
  42bdec:	ldp	x29, x30, [sp], #64
  42bdf0:	b	40b5b8 <ferror@plt+0x7548>
  42bdf4:	adrp	x1, 40b000 <ferror@plt+0x6f90>
  42bdf8:	add	x1, x1, #0xc1c
  42bdfc:	adrp	x0, 40b000 <ferror@plt+0x6f90>
  42be00:	add	x0, x0, #0xc38
  42be04:	bl	40b24c <ferror@plt+0x71dc>
  42be08:	str	x0, [x19, #8]
  42be0c:	bl	430ef4 <ferror@plt+0x2ce84>
  42be10:	mov	x22, x0
  42be14:	ldrb	w0, [x22]
  42be18:	cbz	w0, 42bdd0 <ferror@plt+0x27d60>
  42be1c:	mov	x0, x22
  42be20:	bl	403580 <strlen@plt>
  42be24:	add	x20, x0, #0x1
  42be28:	add	x20, x22, x20
  42be2c:	mov	x0, x20
  42be30:	bl	403580 <strlen@plt>
  42be34:	add	x24, x0, #0x1
  42be38:	mov	x1, x20
  42be3c:	ldr	x0, [x19, #8]
  42be40:	add	x24, x20, x24
  42be44:	bl	40b5b8 <ferror@plt+0x7548>
  42be48:	cbz	x0, 42be9c <ferror@plt+0x27e2c>
  42be4c:	sub	x3, x0, #0x8
  42be50:	mov	x1, #0x0                   	// #0
  42be54:	mov	w21, w1
  42be58:	add	x1, x1, #0x1
  42be5c:	ldr	x2, [x3, x1, lsl #3]
  42be60:	cbnz	x2, 42be54 <ferror@plt+0x27de4>
  42be64:	add	w1, w21, #0x2
  42be68:	sbfiz	x21, x21, #3, #32
  42be6c:	mov	x2, #0x8                   	// #8
  42be70:	sxtw	x1, w1
  42be74:	bl	411254 <ferror@plt+0xd1e4>
  42be78:	str	x22, [x0, x21]
  42be7c:	add	x21, x0, x21
  42be80:	mov	x2, x0
  42be84:	mov	x1, x20
  42be88:	ldr	x0, [x19, #8]
  42be8c:	str	xzr, [x21, #8]
  42be90:	mov	x22, x24
  42be94:	bl	40b6c8 <ferror@plt+0x7658>
  42be98:	b	42be14 <ferror@plt+0x27da4>
  42be9c:	mov	w21, #0x0                   	// #0
  42bea0:	b	42be64 <ferror@plt+0x27df4>
  42bea4:	stp	x29, x30, [sp, #-64]!
  42bea8:	mov	x29, sp
  42beac:	stp	x19, x20, [sp, #16]
  42beb0:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  42beb4:	add	x19, x19, #0x8e0
  42beb8:	stp	x21, x22, [sp, #32]
  42bebc:	str	x23, [sp, #48]
  42bec0:	mov	x23, x0
  42bec4:	mov	x0, x19
  42bec8:	bl	427eac <ferror@plt+0x23e3c>
  42becc:	cbnz	x0, 42bfa0 <ferror@plt+0x27f30>
  42bed0:	mov	x0, #0x18                  	// #24
  42bed4:	bl	410fec <ferror@plt+0xcf7c>
  42bed8:	mov	x20, x0
  42bedc:	mov	x1, x0
  42bee0:	mov	x0, x19
  42bee4:	bl	427ec4 <ferror@plt+0x23e54>
  42bee8:	adrp	x21, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42beec:	add	x21, x21, #0x20
  42bef0:	mov	x0, x21
  42bef4:	bl	427b3c <ferror@plt+0x23acc>
  42bef8:	bl	431130 <ferror@plt+0x2d0c0>
  42befc:	mov	x22, x0
  42bf00:	mov	x0, x21
  42bf04:	bl	427b64 <ferror@plt+0x23af4>
  42bf08:	ldr	x19, [x20, #8]
  42bf0c:	cbz	x19, 42bf20 <ferror@plt+0x27eb0>
  42bf10:	mov	x1, x22
  42bf14:	mov	x0, x19
  42bf18:	bl	403ba0 <strcmp@plt>
  42bf1c:	cbz	w0, 42bf7c <ferror@plt+0x27f0c>
  42bf20:	mov	x0, x19
  42bf24:	bl	4110d0 <ferror@plt+0xd060>
  42bf28:	ldr	x0, [x20, #16]
  42bf2c:	bl	4110d0 <ferror@plt+0xd060>
  42bf30:	mov	x0, x22
  42bf34:	bl	41a07c <ferror@plt+0x1600c>
  42bf38:	str	x0, [x20, #8]
  42bf3c:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42bf40:	add	x0, x0, #0x4e9
  42bf44:	bl	40873c <ferror@plt+0x46cc>
  42bf48:	mov	x19, x0
  42bf4c:	cbz	x0, 42bfa8 <ferror@plt+0x27f38>
  42bf50:	ldrb	w1, [x0]
  42bf54:	cbz	w1, 42bfa8 <ferror@plt+0x27f38>
  42bf58:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  42bf5c:	add	x1, x1, #0x132
  42bf60:	bl	403eb0 <strstr@plt>
  42bf64:	cmp	x0, #0x0
  42bf68:	cset	w0, ne  // ne = any
  42bf6c:	str	w0, [x20]
  42bf70:	mov	x0, x19
  42bf74:	bl	41a07c <ferror@plt+0x1600c>
  42bf78:	str	x0, [x20, #16]
  42bf7c:	cbz	x23, 42bf88 <ferror@plt+0x27f18>
  42bf80:	ldr	x0, [x20, #16]
  42bf84:	str	x0, [x23]
  42bf88:	ldr	w0, [x20]
  42bf8c:	ldp	x19, x20, [sp, #16]
  42bf90:	ldp	x21, x22, [sp, #32]
  42bf94:	ldr	x23, [sp, #48]
  42bf98:	ldp	x29, x30, [sp], #64
  42bf9c:	ret
  42bfa0:	mov	x20, x0
  42bfa4:	b	42bee8 <ferror@plt+0x27e78>
  42bfa8:	mov	x0, x21
  42bfac:	bl	427b3c <ferror@plt+0x23acc>
  42bfb0:	mov	x0, x22
  42bfb4:	bl	431138 <ferror@plt+0x2d0c8>
  42bfb8:	mov	x19, x0
  42bfbc:	mov	x0, x21
  42bfc0:	bl	427b64 <ferror@plt+0x23af4>
  42bfc4:	cbz	x19, 42bfe0 <ferror@plt+0x27f70>
  42bfc8:	ldrb	w0, [x19]
  42bfcc:	cbz	w0, 42bfe0 <ferror@plt+0x27f70>
  42bfd0:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  42bfd4:	mov	x0, x19
  42bfd8:	add	x1, x1, #0x132
  42bfdc:	b	42bf60 <ferror@plt+0x27ef0>
  42bfe0:	adrp	x19, 46e000 <ferror@plt+0x69f90>
  42bfe4:	mov	w0, #0x0                   	// #0
  42bfe8:	add	x19, x19, #0x4e0
  42bfec:	b	42bf6c <ferror@plt+0x27efc>
  42bff0:	stp	x29, x30, [sp, #-32]!
  42bff4:	mov	x29, sp
  42bff8:	add	x0, sp, #0x18
  42bffc:	bl	42bea4 <ferror@plt+0x27e34>
  42c000:	ldr	x0, [sp, #24]
  42c004:	bl	41a07c <ferror@plt+0x1600c>
  42c008:	ldp	x29, x30, [sp], #32
  42c00c:	ret
  42c010:	stp	x29, x30, [sp, #-32]!
  42c014:	mov	x29, sp
  42c018:	stp	x19, x20, [sp, #16]
  42c01c:	cbz	x0, 42c058 <ferror@plt+0x27fe8>
  42c020:	mov	x20, x0
  42c024:	mov	w0, #0x8                   	// #8
  42c028:	bl	42ac58 <ferror@plt+0x26be8>
  42c02c:	mov	x19, x0
  42c030:	mov	x1, x20
  42c034:	bl	42bbcc <ferror@plt+0x27b5c>
  42c038:	mov	x0, x19
  42c03c:	mov	x1, #0x0                   	// #0
  42c040:	bl	42b1e0 <ferror@plt+0x27170>
  42c044:	mov	x0, x19
  42c048:	mov	w1, #0x0                   	// #0
  42c04c:	ldp	x19, x20, [sp, #16]
  42c050:	ldp	x29, x30, [sp], #32
  42c054:	b	42b3e8 <ferror@plt+0x27378>
  42c058:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42c05c:	add	x1, x1, #0x569
  42c060:	add	x1, x1, #0x17
  42c064:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42c068:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42c06c:	add	x2, x2, #0x4d1
  42c070:	add	x0, x0, #0x41f
  42c074:	bl	412328 <ferror@plt+0xe2b8>
  42c078:	mov	x0, #0x0                   	// #0
  42c07c:	ldp	x19, x20, [sp, #16]
  42c080:	ldp	x29, x30, [sp], #32
  42c084:	ret
  42c088:	stp	x29, x30, [sp, #-368]!
  42c08c:	mov	x29, sp
  42c090:	stp	x19, x20, [sp, #16]
  42c094:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  42c098:	add	x19, x19, #0x8e0
  42c09c:	add	x19, x19, #0x20
  42c0a0:	stp	x21, x22, [sp, #32]
  42c0a4:	mov	x0, x19
  42c0a8:	stp	x23, x24, [sp, #48]
  42c0ac:	stp	x25, x26, [sp, #64]
  42c0b0:	stp	x27, x28, [sp, #80]
  42c0b4:	bl	427eac <ferror@plt+0x23e3c>
  42c0b8:	cbnz	x0, 42c218 <ferror@plt+0x281a8>
  42c0bc:	mov	x0, #0x10                  	// #16
  42c0c0:	bl	410fec <ferror@plt+0xcf7c>
  42c0c4:	mov	x20, x0
  42c0c8:	mov	x1, x0
  42c0cc:	mov	x0, x19
  42c0d0:	bl	427ec4 <ferror@plt+0x23e54>
  42c0d4:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42c0d8:	add	x0, x0, #0x4f1
  42c0dc:	bl	40873c <ferror@plt+0x46cc>
  42c0e0:	mov	x19, x0
  42c0e4:	cbz	x0, 42c0f0 <ferror@plt+0x28080>
  42c0e8:	ldrb	w0, [x0]
  42c0ec:	cbnz	w0, 42c14c <ferror@plt+0x280dc>
  42c0f0:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42c0f4:	add	x0, x0, #0x4fa
  42c0f8:	bl	40873c <ferror@plt+0x46cc>
  42c0fc:	mov	x19, x0
  42c100:	cbz	x0, 42c10c <ferror@plt+0x2809c>
  42c104:	ldrb	w0, [x0]
  42c108:	cbnz	w0, 42c14c <ferror@plt+0x280dc>
  42c10c:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42c110:	add	x0, x0, #0x501
  42c114:	bl	40873c <ferror@plt+0x46cc>
  42c118:	mov	x19, x0
  42c11c:	cbz	x0, 42c128 <ferror@plt+0x280b8>
  42c120:	ldrb	w0, [x0]
  42c124:	cbnz	w0, 42c14c <ferror@plt+0x280dc>
  42c128:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42c12c:	add	x0, x0, #0x50d
  42c130:	bl	40873c <ferror@plt+0x46cc>
  42c134:	mov	x19, x0
  42c138:	cbz	x0, 42c144 <ferror@plt+0x280d4>
  42c13c:	ldrb	w0, [x0]
  42c140:	cbnz	w0, 42c14c <ferror@plt+0x280dc>
  42c144:	adrp	x19, 438000 <ferror@plt+0x33f90>
  42c148:	add	x19, x19, #0x4c3
  42c14c:	ldr	x21, [x20]
  42c150:	cbz	x21, 42c164 <ferror@plt+0x280f4>
  42c154:	mov	x1, x19
  42c158:	mov	x0, x21
  42c15c:	bl	403ba0 <strcmp@plt>
  42c160:	cbz	w0, 42c1f8 <ferror@plt+0x28188>
  42c164:	mov	x0, x21
  42c168:	bl	4110d0 <ferror@plt+0xd060>
  42c16c:	ldr	x0, [x20, #8]
  42c170:	mov	x27, #0x200                 	// #512
  42c174:	movk	x27, #0x1, lsl #32
  42c178:	movk	x27, #0x400, lsl #48
  42c17c:	bl	41b60c <ferror@plt+0x1759c>
  42c180:	mov	x0, x19
  42c184:	bl	41a07c <ferror@plt+0x1600c>
  42c188:	str	x0, [x20]
  42c18c:	mov	w0, #0x8                   	// #8
  42c190:	bl	42ac58 <ferror@plt+0x26be8>
  42c194:	mov	x22, x0
  42c198:	mov	w2, #0x0                   	// #0
  42c19c:	mov	x0, x19
  42c1a0:	adrp	x1, 435000 <ferror@plt+0x30f90>
  42c1a4:	add	x1, x1, #0x984
  42c1a8:	bl	41b2fc <ferror@plt+0x1728c>
  42c1ac:	mov	x25, x0
  42c1b0:	mov	x26, x0
  42c1b4:	ldr	x21, [x26]
  42c1b8:	cbnz	x21, 42c220 <ferror@plt+0x281b0>
  42c1bc:	mov	x0, x25
  42c1c0:	bl	41b60c <ferror@plt+0x1759c>
  42c1c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42c1c8:	add	x0, x0, #0x4c3
  42c1cc:	bl	41a07c <ferror@plt+0x1600c>
  42c1d0:	mov	x1, x0
  42c1d4:	mov	x0, x22
  42c1d8:	bl	42b1e0 <ferror@plt+0x27170>
  42c1dc:	mov	x0, x22
  42c1e0:	mov	x1, #0x0                   	// #0
  42c1e4:	bl	42b1e0 <ferror@plt+0x27170>
  42c1e8:	mov	x0, x22
  42c1ec:	mov	w1, #0x0                   	// #0
  42c1f0:	bl	42b3e8 <ferror@plt+0x27378>
  42c1f4:	str	x0, [x20, #8]
  42c1f8:	ldr	x0, [x20, #8]
  42c1fc:	ldp	x19, x20, [sp, #16]
  42c200:	ldp	x21, x22, [sp, #32]
  42c204:	ldp	x23, x24, [sp, #48]
  42c208:	ldp	x25, x26, [sp, #64]
  42c20c:	ldp	x27, x28, [sp, #80]
  42c210:	ldp	x29, x30, [sp], #368
  42c214:	ret
  42c218:	mov	x20, x0
  42c21c:	b	42c0d4 <ferror@plt+0x28064>
  42c220:	adrp	x19, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42c224:	add	x19, x19, #0x20
  42c228:	ldr	x0, [x19, #16]
  42c22c:	cbnz	x0, 42c280 <ferror@plt+0x28210>
  42c230:	adrp	x1, 40b000 <ferror@plt+0x6f90>
  42c234:	adrp	x0, 40b000 <ferror@plt+0x6f90>
  42c238:	add	x1, x1, #0xc1c
  42c23c:	add	x0, x0, #0xc38
  42c240:	bl	40b24c <ferror@plt+0x71dc>
  42c244:	str	x0, [x19, #16]
  42c248:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42c24c:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42c250:	add	x1, x1, #0xd18
  42c254:	add	x0, x0, #0x512
  42c258:	bl	403830 <fopen@plt>
  42c25c:	mov	x24, x0
  42c260:	cbz	x0, 42c280 <ferror@plt+0x28210>
  42c264:	mov	x2, x24
  42c268:	add	x0, sp, #0x70
  42c26c:	mov	w1, #0x100                 	// #256
  42c270:	bl	404030 <fgets@plt>
  42c274:	cbnz	x0, 42c2f0 <ferror@plt+0x28280>
  42c278:	mov	x0, x24
  42c27c:	bl	4037f0 <fclose@plt>
  42c280:	mov	w24, #0x1f                  	// #31
  42c284:	ldr	x0, [x19, #16]
  42c288:	mov	x1, x21
  42c28c:	mov	x23, x21
  42c290:	bl	40b5b8 <ferror@plt+0x7548>
  42c294:	mov	x21, x0
  42c298:	cbz	x0, 42c2dc <ferror@plt+0x2826c>
  42c29c:	mov	x1, x23
  42c2a0:	bl	403ba0 <strcmp@plt>
  42c2a4:	cbz	w0, 42c2dc <ferror@plt+0x2826c>
  42c2a8:	subs	w24, w24, #0x1
  42c2ac:	b.ne	42c284 <ferror@plt+0x28214>  // b.any
  42c2b0:	ldr	w0, [x19, #24]
  42c2b4:	cbnz	w0, 42c2d0 <ferror@plt+0x28260>
  42c2b8:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42c2bc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42c2c0:	add	x2, x2, #0x531
  42c2c4:	add	x0, x0, #0x41f
  42c2c8:	mov	w1, #0x10                  	// #16
  42c2cc:	bl	4122b4 <ferror@plt+0xe244>
  42c2d0:	mov	x23, x21
  42c2d4:	mov	w0, #0x1                   	// #1
  42c2d8:	str	w0, [x19, #24]
  42c2dc:	mov	x1, x23
  42c2e0:	mov	x0, x22
  42c2e4:	add	x26, x26, #0x8
  42c2e8:	bl	42bbcc <ferror@plt+0x27b5c>
  42c2ec:	b	42c1b4 <ferror@plt+0x28144>
  42c2f0:	add	x0, sp, #0x70
  42c2f4:	bl	41b1fc <ferror@plt+0x1718c>
  42c2f8:	bl	41b288 <ferror@plt+0x17218>
  42c2fc:	ldrb	w0, [sp, #112]
  42c300:	cmp	w0, #0x23
  42c304:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  42c308:	b.eq	42c264 <ferror@plt+0x281f4>  // b.none
  42c30c:	add	x0, sp, #0x70
  42c310:	ldrb	w1, [x0]
  42c314:	cbz	w1, 42c264 <ferror@plt+0x281f4>
  42c318:	cmp	w1, #0x3a
  42c31c:	add	x2, x0, #0x1
  42c320:	b.hi	42c330 <ferror@plt+0x282c0>  // b.pmore
  42c324:	mov	x23, x2
  42c328:	lsr	x1, x27, x1
  42c32c:	tbnz	w1, #0, 42c338 <ferror@plt+0x282c8>
  42c330:	mov	x0, x2
  42c334:	b	42c310 <ferror@plt+0x282a0>
  42c338:	strb	wzr, [x0]
  42c33c:	ldrb	w0, [x23]
  42c340:	cmp	w0, #0x20
  42c344:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  42c348:	b.eq	42c358 <ferror@plt+0x282e8>  // b.none
  42c34c:	cbz	w0, 42c264 <ferror@plt+0x281f4>
  42c350:	mov	x0, x23
  42c354:	b	42c364 <ferror@plt+0x282f4>
  42c358:	add	x23, x23, #0x1
  42c35c:	b	42c33c <ferror@plt+0x282cc>
  42c360:	add	x0, x0, #0x1
  42c364:	ldrb	w1, [x0]
  42c368:	cbz	w1, 42c37c <ferror@plt+0x2830c>
  42c36c:	cmp	w1, #0x20
  42c370:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  42c374:	b.ne	42c360 <ferror@plt+0x282f0>  // b.any
  42c378:	strb	wzr, [x0]
  42c37c:	ldr	x0, [x19, #16]
  42c380:	add	x1, sp, #0x70
  42c384:	bl	40b5b8 <ferror@plt+0x7548>
  42c388:	cbnz	x0, 42c264 <ferror@plt+0x281f4>
  42c38c:	ldr	x3, [x19, #16]
  42c390:	add	x0, sp, #0x70
  42c394:	str	x3, [sp, #104]
  42c398:	bl	41a07c <ferror@plt+0x1600c>
  42c39c:	mov	x28, x0
  42c3a0:	mov	x0, x23
  42c3a4:	bl	41a07c <ferror@plt+0x1600c>
  42c3a8:	ldr	x3, [sp, #104]
  42c3ac:	mov	x2, x0
  42c3b0:	mov	x1, x28
  42c3b4:	mov	x0, x3
  42c3b8:	bl	40b6c8 <ferror@plt+0x7658>
  42c3bc:	b	42c264 <ferror@plt+0x281f4>
  42c3c0:	stp	x29, x30, [sp, #-32]!
  42c3c4:	mov	x29, sp
  42c3c8:	str	x19, [sp, #16]
  42c3cc:	mov	x19, x2
  42c3d0:	bl	403df0 <iconv_open@plt>
  42c3d4:	cmn	x0, #0x1
  42c3d8:	str	x0, [x19]
  42c3dc:	b.ne	42c3fc <ferror@plt+0x2838c>  // b.any
  42c3e0:	bl	403f60 <__errno_location@plt>
  42c3e4:	ldr	w0, [x0]
  42c3e8:	cmp	w0, #0x16
  42c3ec:	cset	w0, ne  // ne = any
  42c3f0:	ldr	x19, [sp, #16]
  42c3f4:	ldp	x29, x30, [sp], #32
  42c3f8:	ret
  42c3fc:	mov	w0, #0x1                   	// #1
  42c400:	b	42c3f0 <ferror@plt+0x28380>
  42c404:	cmn	x0, #0x1
  42c408:	b.eq	42c410 <ferror@plt+0x283a0>  // b.none
  42c40c:	b	403610 <iconv_close@plt>
  42c410:	mov	w0, #0x0                   	// #0
  42c414:	ret
  42c418:	stp	x29, x30, [sp, #-32]!
  42c41c:	mov	x29, sp
  42c420:	str	x19, [sp, #16]
  42c424:	mov	x19, x0
  42c428:	ldr	x0, [x0, #8]
  42c42c:	bl	4110d0 <ferror@plt+0xd060>
  42c430:	ldr	x0, [x19, #16]
  42c434:	bl	41b60c <ferror@plt+0x1759c>
  42c438:	mov	x0, x19
  42c43c:	ldr	x19, [sp, #16]
  42c440:	ldp	x29, x30, [sp], #32
  42c444:	b	4110d0 <ferror@plt+0xd060>
  42c448:	stp	x29, x30, [sp, #-64]!
  42c44c:	mov	x29, sp
  42c450:	stp	x21, x22, [sp, #32]
  42c454:	mov	x22, x0
  42c458:	stp	x23, x24, [sp, #48]
  42c45c:	mov	x23, x1
  42c460:	stp	x19, x20, [sp, #16]
  42c464:	mov	x19, #0x0                   	// #0
  42c468:	ldrb	w20, [x23, x19]
  42c46c:	cbz	w20, 42c498 <ferror@plt+0x28428>
  42c470:	ldrb	w24, [x22, x19]
  42c474:	cbz	w24, 42c498 <ferror@plt+0x28428>
  42c478:	mov	w0, w20
  42c47c:	bl	41aa24 <ferror@plt+0x169b4>
  42c480:	and	w21, w0, #0xff
  42c484:	add	x19, x19, #0x1
  42c488:	mov	w0, w24
  42c48c:	bl	41aa24 <ferror@plt+0x169b4>
  42c490:	cmp	w21, w0, uxtb
  42c494:	b.eq	42c468 <ferror@plt+0x283f8>  // b.none
  42c498:	cmp	w20, #0x0
  42c49c:	cset	w0, eq  // eq = none
  42c4a0:	ldp	x19, x20, [sp, #16]
  42c4a4:	ldp	x21, x22, [sp, #32]
  42c4a8:	ldp	x23, x24, [sp, #48]
  42c4ac:	ldp	x29, x30, [sp], #64
  42c4b0:	ret
  42c4b4:	stp	x29, x30, [sp, #-80]!
  42c4b8:	mov	x29, sp
  42c4bc:	stp	x19, x21, [sp, #16]
  42c4c0:	mov	x19, x0
  42c4c4:	stp	x22, x23, [sp, #32]
  42c4c8:	stp	x24, x25, [sp, #48]
  42c4cc:	stp	x26, x27, [sp, #64]
  42c4d0:	cbz	x0, 42c5d0 <ferror@plt+0x28560>
  42c4d4:	mov	w22, w1
  42c4d8:	mov	x25, x2
  42c4dc:	mov	w24, w3
  42c4e0:	tbz	w1, #31, 42c4ec <ferror@plt+0x2847c>
  42c4e4:	bl	403580 <strlen@plt>
  42c4e8:	mov	w22, w0
  42c4ec:	add	w0, w22, #0x1
  42c4f0:	sxtw	x26, w22
  42c4f4:	and	w24, w24, #0x1
  42c4f8:	add	x22, x19, w22, sxtw
  42c4fc:	sxtw	x0, w0
  42c500:	bl	410f8c <ferror@plt+0xcf1c>
  42c504:	mov	x23, x0
  42c508:	mov	x27, x0
  42c50c:	cmp	x19, x22
  42c510:	b.cs	42c52c <ferror@plt+0x284bc>  // b.hs, b.nlast
  42c514:	ldrb	w21, [x19]
  42c518:	cmp	w21, #0x25
  42c51c:	b.ne	42c5ac <ferror@plt+0x2853c>  // b.any
  42c520:	add	x0, x19, #0x3
  42c524:	cmp	x22, x0
  42c528:	b.cs	42c560 <ferror@plt+0x284f0>  // b.hs, b.nlast
  42c52c:	sub	x0, x27, x23
  42c530:	cmp	x0, x26
  42c534:	b.le	42c5b8 <ferror@plt+0x28548>
  42c538:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42c53c:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42c540:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42c544:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42c548:	add	x4, x4, #0x596
  42c54c:	add	x3, x3, #0x82b
  42c550:	add	x1, x1, #0x5aa
  42c554:	add	x0, x0, #0x41f
  42c558:	mov	w2, #0x5c6                 	// #1478
  42c55c:	bl	420128 <ferror@plt+0x1c0b8>
  42c560:	ldrb	w0, [x19, #1]
  42c564:	bl	41ab8c <ferror@plt+0x16b1c>
  42c568:	mov	w21, w0
  42c56c:	tbnz	w0, #31, 42c52c <ferror@plt+0x284bc>
  42c570:	ldrb	w0, [x19, #2]
  42c574:	bl	41ab8c <ferror@plt+0x16b1c>
  42c578:	tbnz	w0, #31, 42c52c <ferror@plt+0x284bc>
  42c57c:	orr	w21, w0, w21, lsl #4
  42c580:	cmp	w21, #0x0
  42c584:	b.le	42c52c <ferror@plt+0x284bc>
  42c588:	cmp	w21, #0x7f
  42c58c:	cset	w0, le
  42c590:	tst	w0, w24
  42c594:	b.ne	42c52c <ferror@plt+0x284bc>  // b.any
  42c598:	mov	w1, w21
  42c59c:	mov	x0, x25
  42c5a0:	bl	403d10 <strchr@plt>
  42c5a4:	cbnz	x0, 42c52c <ferror@plt+0x284bc>
  42c5a8:	add	x19, x19, #0x2
  42c5ac:	add	x19, x19, #0x1
  42c5b0:	strb	w21, [x27], #1
  42c5b4:	b	42c50c <ferror@plt+0x2849c>
  42c5b8:	strb	wzr, [x27]
  42c5bc:	cmp	x19, x22
  42c5c0:	b.eq	42c5ec <ferror@plt+0x2857c>  // b.none
  42c5c4:	mov	x19, #0x0                   	// #0
  42c5c8:	mov	x0, x23
  42c5cc:	bl	4110d0 <ferror@plt+0xd060>
  42c5d0:	mov	x0, x19
  42c5d4:	ldp	x19, x21, [sp, #16]
  42c5d8:	ldp	x22, x23, [sp, #32]
  42c5dc:	ldp	x24, x25, [sp, #48]
  42c5e0:	ldp	x26, x27, [sp, #64]
  42c5e4:	ldp	x29, x30, [sp], #80
  42c5e8:	ret
  42c5ec:	mov	x19, x23
  42c5f0:	b	42c5d0 <ferror@plt+0x28560>
  42c5f4:	stp	x29, x30, [sp, #-32]!
  42c5f8:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42c5fc:	add	x4, x4, #0x82b
  42c600:	mov	x29, sp
  42c604:	add	x4, x4, #0x16
  42c608:	stp	x19, x20, [sp, #16]
  42c60c:	mov	x19, x0
  42c610:	mov	w20, w1
  42c614:	mov	w2, #0x0                   	// #0
  42c618:	ldrb	w3, [x0]
  42c61c:	cbnz	w3, 42c664 <ferror@plt+0x285f4>
  42c620:	lsl	w2, w2, #1
  42c624:	sub	x0, x0, x19
  42c628:	add	x0, x0, w2, sxtw
  42c62c:	add	x0, x0, #0x1
  42c630:	bl	410f8c <ferror@plt+0xcf1c>
  42c634:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42c638:	add	x3, x3, #0x82b
  42c63c:	mov	x2, x0
  42c640:	add	x1, x3, #0x76
  42c644:	add	x4, x3, #0x16
  42c648:	mov	w6, #0x25                  	// #37
  42c64c:	ldrb	w3, [x19]
  42c650:	cbnz	w3, 42c688 <ferror@plt+0x28618>
  42c654:	strb	wzr, [x2]
  42c658:	ldp	x19, x20, [sp, #16]
  42c65c:	ldp	x29, x30, [sp], #32
  42c660:	ret
  42c664:	sub	w3, w3, #0x20
  42c668:	cmp	w3, #0x5f
  42c66c:	b.hi	42c67c <ferror@plt+0x2860c>  // b.pmore
  42c670:	ldrb	w1, [x4, w3, sxtw]
  42c674:	tst	w1, w20
  42c678:	b.ne	42c680 <ferror@plt+0x28610>  // b.any
  42c67c:	add	w2, w2, #0x1
  42c680:	add	x0, x0, #0x1
  42c684:	b	42c618 <ferror@plt+0x285a8>
  42c688:	sub	w5, w3, #0x20
  42c68c:	cmp	w5, #0x5f
  42c690:	b.hi	42c6a0 <ferror@plt+0x28630>  // b.pmore
  42c694:	ldrb	w5, [x4, w5, sxtw]
  42c698:	tst	w5, w20
  42c69c:	b.ne	42c6c8 <ferror@plt+0x28658>  // b.any
  42c6a0:	ubfx	x5, x3, #4, #4
  42c6a4:	and	x3, x3, #0xf
  42c6a8:	add	x2, x2, #0x3
  42c6ac:	sturb	w6, [x2, #-3]
  42c6b0:	ldrb	w5, [x1, x5]
  42c6b4:	ldrb	w3, [x1, x3]
  42c6b8:	sturb	w5, [x2, #-2]
  42c6bc:	sturb	w3, [x2, #-1]
  42c6c0:	add	x19, x19, #0x1
  42c6c4:	b	42c64c <ferror@plt+0x285dc>
  42c6c8:	strb	w3, [x2], #1
  42c6cc:	b	42c6c0 <ferror@plt+0x28650>
  42c6d0:	stp	x29, x30, [sp, #-64]!
  42c6d4:	mov	x29, sp
  42c6d8:	stp	x19, x20, [sp, #16]
  42c6dc:	mov	x19, x0
  42c6e0:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  42c6e4:	stp	x21, x22, [sp, #32]
  42c6e8:	ldr	x22, [x0, #816]
  42c6ec:	adrp	x0, 437000 <ferror@plt+0x32f90>
  42c6f0:	str	x23, [sp, #48]
  42c6f4:	ldr	x23, [x0, #272]
  42c6f8:	mov	x0, x19
  42c6fc:	bl	423824 <ferror@plt+0x1f7b4>
  42c700:	mov	w21, w0
  42c704:	cmp	w0, #0x7f
  42c708:	b.hi	42c778 <ferror@plt+0x28708>  // b.pmore
  42c70c:	ldrh	w20, [x23, w21, uxtw #1]
  42c710:	tbz	w20, #0, 42c778 <ferror@plt+0x28708>
  42c714:	ldrb	w0, [x19]
  42c718:	ldrb	w0, [x22, x0]
  42c71c:	add	x19, x19, x0
  42c720:	mov	x0, x19
  42c724:	bl	423824 <ferror@plt+0x1f7b4>
  42c728:	ldrb	w1, [x19]
  42c72c:	cmp	w0, #0x7f
  42c730:	ldrb	w1, [x22, x1]
  42c734:	add	x19, x19, x1
  42c738:	b.hi	42c778 <ferror@plt+0x28708>  // b.pmore
  42c73c:	ldrh	w1, [x23, w0, uxtw #1]
  42c740:	tbnz	w1, #0, 42c770 <ferror@plt+0x28700>
  42c744:	cmp	w0, #0x2d
  42c748:	b.eq	42c770 <ferror@plt+0x28700>  // b.none
  42c74c:	cmp	w21, #0x2d
  42c750:	b.eq	42c778 <ferror@plt+0x28708>  // b.none
  42c754:	cbz	w0, 42c768 <ferror@plt+0x286f8>
  42c758:	cmp	w0, #0x2e
  42c75c:	b.ne	42c778 <ferror@plt+0x28708>  // b.any
  42c760:	ldrb	w0, [x19]
  42c764:	cbnz	w0, 42c6f8 <ferror@plt+0x28688>
  42c768:	ubfx	x0, x20, #1, #1
  42c76c:	b	42c77c <ferror@plt+0x2870c>
  42c770:	mov	w21, w0
  42c774:	b	42c720 <ferror@plt+0x286b0>
  42c778:	mov	w0, #0x0                   	// #0
  42c77c:	ldp	x19, x20, [sp, #16]
  42c780:	ldp	x21, x22, [sp, #32]
  42c784:	ldr	x23, [sp, #48]
  42c788:	ldp	x29, x30, [sp], #64
  42c78c:	ret
  42c790:	stp	x29, x30, [sp, #-32]!
  42c794:	mov	x29, sp
  42c798:	str	x19, [sp, #16]
  42c79c:	adrp	x19, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  42c7a0:	ldr	w0, [x19, #60]
  42c7a4:	cbnz	w0, 42c7b8 <ferror@plt+0x28748>
  42c7a8:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42c7ac:	add	x0, x0, #0x5b5
  42c7b0:	bl	415d88 <ferror@plt+0x11d18>
  42c7b4:	str	w0, [x19, #60]
  42c7b8:	ldr	w0, [x19, #60]
  42c7bc:	ldr	x19, [sp, #16]
  42c7c0:	ldp	x29, x30, [sp], #32
  42c7c4:	ret
  42c7c8:	stp	x29, x30, [sp, #-64]!
  42c7cc:	mov	x29, sp
  42c7d0:	stp	x19, x20, [sp, #16]
  42c7d4:	mov	x19, x2
  42c7d8:	mov	x20, x3
  42c7dc:	mov	x2, #0x0                   	// #0
  42c7e0:	stp	x21, x22, [sp, #32]
  42c7e4:	mov	x21, x0
  42c7e8:	mov	x22, x1
  42c7ec:	str	x23, [sp, #48]
  42c7f0:	mov	x23, x4
  42c7f4:	bl	424748 <ferror@plt+0x206d8>
  42c7f8:	cbnz	w0, 42c840 <ferror@plt+0x287d0>
  42c7fc:	cbz	x20, 42c804 <ferror@plt+0x28794>
  42c800:	str	xzr, [x20]
  42c804:	cbz	x19, 42c80c <ferror@plt+0x2879c>
  42c808:	str	xzr, [x19]
  42c80c:	bl	42c790 <ferror@plt+0x28720>
  42c810:	mov	w1, w0
  42c814:	mov	w2, #0x1                   	// #1
  42c818:	mov	x0, x23
  42c81c:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  42c820:	add	x3, x3, #0xed
  42c824:	bl	408dbc <ferror@plt+0x4d4c>
  42c828:	mov	x0, #0x0                   	// #0
  42c82c:	ldp	x19, x20, [sp, #16]
  42c830:	ldp	x21, x22, [sp, #32]
  42c834:	ldr	x23, [sp, #48]
  42c838:	ldp	x29, x30, [sp], #64
  42c83c:	ret
  42c840:	tbnz	x22, #63, 42c860 <ferror@plt+0x287f0>
  42c844:	mov	x1, #0x0                   	// #0
  42c848:	cmp	x1, x22
  42c84c:	b.eq	42c86c <ferror@plt+0x287fc>  // b.none
  42c850:	ldrb	w0, [x21, x1]
  42c854:	cbz	w0, 42c86c <ferror@plt+0x287fc>
  42c858:	add	x1, x1, #0x1
  42c85c:	b	42c848 <ferror@plt+0x287d8>
  42c860:	mov	x0, x21
  42c864:	bl	403580 <strlen@plt>
  42c868:	mov	x1, x0
  42c86c:	cbz	x20, 42c874 <ferror@plt+0x28804>
  42c870:	str	x1, [x20]
  42c874:	cbz	x19, 42c87c <ferror@plt+0x2880c>
  42c878:	str	x1, [x19]
  42c87c:	mov	x0, x21
  42c880:	ldp	x19, x20, [sp, #16]
  42c884:	ldp	x21, x22, [sp, #32]
  42c888:	ldr	x23, [sp, #48]
  42c88c:	ldp	x29, x30, [sp], #64
  42c890:	b	41a118 <ferror@plt+0x160a8>
  42c894:	stp	x29, x30, [sp, #-80]!
  42c898:	mov	x29, sp
  42c89c:	add	x2, sp, #0x48
  42c8a0:	stp	x19, x20, [sp, #16]
  42c8a4:	stp	x21, x22, [sp, #32]
  42c8a8:	mov	x22, x0
  42c8ac:	mov	x21, x1
  42c8b0:	stp	x23, x24, [sp, #48]
  42c8b4:	bl	42c3c0 <ferror@plt+0x28350>
  42c8b8:	cbz	w0, 42c8d4 <ferror@plt+0x28864>
  42c8bc:	ldp	x19, x20, [sp, #16]
  42c8c0:	ldp	x21, x22, [sp, #32]
  42c8c4:	ldp	x23, x24, [sp, #48]
  42c8c8:	ldr	x0, [sp, #72]
  42c8cc:	ldp	x29, x30, [sp], #80
  42c8d0:	ret
  42c8d4:	mov	x0, x22
  42c8d8:	bl	42bda0 <ferror@plt+0x27d30>
  42c8dc:	mov	x19, x0
  42c8e0:	mov	x0, x21
  42c8e4:	bl	42bda0 <ferror@plt+0x27d30>
  42c8e8:	mov	x20, x0
  42c8ec:	cbnz	x0, 42c92c <ferror@plt+0x288bc>
  42c8f0:	cbz	x19, 42c8bc <ferror@plt+0x2884c>
  42c8f4:	ldr	x0, [x19]
  42c8f8:	cbz	x0, 42c8bc <ferror@plt+0x2884c>
  42c8fc:	add	x2, sp, #0x48
  42c900:	mov	x1, x21
  42c904:	bl	42c3c0 <ferror@plt+0x28350>
  42c908:	cbnz	w0, 42c8bc <ferror@plt+0x2884c>
  42c90c:	add	x19, x19, #0x8
  42c910:	b	42c8f4 <ferror@plt+0x28884>
  42c914:	add	x2, sp, #0x48
  42c918:	mov	x0, x22
  42c91c:	bl	42c3c0 <ferror@plt+0x28350>
  42c920:	cbnz	w0, 42c8bc <ferror@plt+0x2884c>
  42c924:	cbnz	x19, 42c938 <ferror@plt+0x288c8>
  42c928:	add	x20, x20, #0x8
  42c92c:	ldr	x1, [x20]
  42c930:	cbnz	x1, 42c914 <ferror@plt+0x288a4>
  42c934:	b	42c8f0 <ferror@plt+0x28880>
  42c938:	ldr	x24, [x20]
  42c93c:	mov	x23, x19
  42c940:	ldr	x0, [x23]
  42c944:	cbz	x0, 42c928 <ferror@plt+0x288b8>
  42c948:	add	x2, sp, #0x48
  42c94c:	mov	x1, x24
  42c950:	bl	42c3c0 <ferror@plt+0x28350>
  42c954:	cbnz	w0, 42c8bc <ferror@plt+0x2884c>
  42c958:	add	x23, x23, #0x8
  42c95c:	b	42c940 <ferror@plt+0x288d0>
  42c960:	stp	x29, x30, [sp, #-48]!
  42c964:	mov	x29, sp
  42c968:	stp	x19, x20, [sp, #16]
  42c96c:	mov	x19, x2
  42c970:	stp	x21, x22, [sp, #32]
  42c974:	mov	x22, x0
  42c978:	mov	x21, x1
  42c97c:	bl	42c894 <ferror@plt+0x28824>
  42c980:	mov	x20, x0
  42c984:	cmn	x0, #0x1
  42c988:	b.ne	42c9c4 <ferror@plt+0x28954>  // b.any
  42c98c:	cbz	x19, 42c9c4 <ferror@plt+0x28954>
  42c990:	bl	403f60 <__errno_location@plt>
  42c994:	ldr	w0, [x0]
  42c998:	cmp	w0, #0x16
  42c99c:	b.ne	42c9d8 <ferror@plt+0x28968>  // b.any
  42c9a0:	bl	42c790 <ferror@plt+0x28720>
  42c9a4:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42c9a8:	mov	x5, x22
  42c9ac:	mov	x4, x21
  42c9b0:	add	x3, x3, #0x5c5
  42c9b4:	mov	w2, #0x0                   	// #0
  42c9b8:	mov	w1, w0
  42c9bc:	mov	x0, x19
  42c9c0:	bl	408d04 <ferror@plt+0x4c94>
  42c9c4:	mov	x0, x20
  42c9c8:	ldp	x19, x20, [sp, #16]
  42c9cc:	ldp	x21, x22, [sp, #32]
  42c9d0:	ldp	x29, x30, [sp], #48
  42c9d4:	ret
  42c9d8:	bl	42c790 <ferror@plt+0x28720>
  42c9dc:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42c9e0:	mov	x5, x22
  42c9e4:	mov	x4, x21
  42c9e8:	add	x3, x3, #0x601
  42c9ec:	mov	w2, #0x2                   	// #2
  42c9f0:	b	42c9b8 <ferror@plt+0x28948>
  42c9f4:	b	403bc0 <iconv@plt>
  42c9f8:	b	403610 <iconv_close@plt>
  42c9fc:	stp	x29, x30, [sp, #-144]!
  42ca00:	cmn	x2, #0x1
  42ca04:	mov	x29, sp
  42ca08:	stp	x19, x20, [sp, #16]
  42ca0c:	stp	x21, x22, [sp, #32]
  42ca10:	stp	x23, x24, [sp, #48]
  42ca14:	stp	x25, x26, [sp, #64]
  42ca18:	stp	x27, x28, [sp, #80]
  42ca1c:	b.eq	42ca88 <ferror@plt+0x28a18>  // b.none
  42ca20:	mov	x24, x0
  42ca24:	mov	x20, x1
  42ca28:	mov	x27, x2
  42ca2c:	mov	x26, x3
  42ca30:	mov	x22, x4
  42ca34:	mov	x23, x5
  42ca38:	tbz	x1, #63, 42ca44 <ferror@plt+0x289d4>
  42ca3c:	bl	403580 <strlen@plt>
  42ca40:	mov	x20, x0
  42ca44:	add	x25, x20, #0x4
  42ca48:	stp	x24, x20, [sp, #120]
  42ca4c:	mov	x0, x25
  42ca50:	str	x20, [sp, #136]
  42ca54:	bl	410f8c <ferror@plt+0xcf1c>
  42ca58:	mov	x19, x0
  42ca5c:	str	x0, [sp, #112]
  42ca60:	add	x4, sp, #0x88
  42ca64:	add	x3, sp, #0x70
  42ca68:	add	x2, sp, #0x80
  42ca6c:	add	x1, sp, #0x78
  42ca70:	mov	x0, x27
  42ca74:	bl	403bc0 <iconv@plt>
  42ca78:	cmn	x0, #0x1
  42ca7c:	b.ne	42cbe0 <ferror@plt+0x28b70>  // b.any
  42ca80:	mov	w28, #0x0                   	// #0
  42ca84:	b	42caf4 <ferror@plt+0x28a84>
  42ca88:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42ca8c:	add	x1, x1, #0x82b
  42ca90:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42ca94:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42ca98:	add	x2, x2, #0x62c
  42ca9c:	add	x1, x1, #0x86
  42caa0:	add	x0, x0, #0x41f
  42caa4:	bl	412328 <ferror@plt+0xe2b8>
  42caa8:	mov	x19, #0x0                   	// #0
  42caac:	mov	x0, x19
  42cab0:	ldp	x19, x20, [sp, #16]
  42cab4:	ldp	x21, x22, [sp, #32]
  42cab8:	ldp	x23, x24, [sp, #48]
  42cabc:	ldp	x25, x26, [sp, #64]
  42cac0:	ldp	x27, x28, [sp, #80]
  42cac4:	ldp	x29, x30, [sp], #144
  42cac8:	ret
  42cacc:	cbz	w28, 42ca60 <ferror@plt+0x289f0>
  42cad0:	mov	x1, #0x0                   	// #0
  42cad4:	add	x4, sp, #0x88
  42cad8:	add	x3, sp, #0x70
  42cadc:	add	x2, sp, #0x80
  42cae0:	mov	x0, x27
  42cae4:	bl	403bc0 <iconv@plt>
  42cae8:	mov	w1, w28
  42caec:	cmn	x0, #0x1
  42caf0:	b.ne	42cb74 <ferror@plt+0x28b04>  // b.any
  42caf4:	bl	403f60 <__errno_location@plt>
  42caf8:	ldr	w21, [x0]
  42cafc:	cmp	w21, #0x16
  42cb00:	b.eq	42cbec <ferror@plt+0x28b7c>  // b.none
  42cb04:	cmp	w21, #0x54
  42cb08:	b.eq	42cb50 <ferror@plt+0x28ae0>  // b.none
  42cb0c:	cmp	w21, #0x7
  42cb10:	b.ne	42cbac <ferror@plt+0x28b3c>  // b.any
  42cb14:	ldr	x21, [sp, #112]
  42cb18:	lsl	x25, x25, #1
  42cb1c:	mov	x0, x19
  42cb20:	mov	x1, x25
  42cb24:	sub	x21, x21, x19
  42cb28:	bl	411054 <ferror@plt+0xcfe4>
  42cb2c:	mov	x19, x0
  42cb30:	add	x0, x0, x21
  42cb34:	str	x0, [sp, #112]
  42cb38:	sub	x0, x25, #0x4
  42cb3c:	sub	x21, x0, x21
  42cb40:	str	x21, [sp, #136]
  42cb44:	mov	w1, #0x0                   	// #0
  42cb48:	mov	w21, #0x0                   	// #0
  42cb4c:	b	42cb74 <ferror@plt+0x28b04>
  42cb50:	bl	42c790 <ferror@plt+0x28720>
  42cb54:	mov	w1, w0
  42cb58:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  42cb5c:	mov	x0, x23
  42cb60:	add	x3, x3, #0xed
  42cb64:	mov	w2, #0x1                   	// #1
  42cb68:	bl	408dbc <ferror@plt+0x4d4c>
  42cb6c:	mov	w1, #0x0                   	// #0
  42cb70:	mov	w21, #0x1                   	// #1
  42cb74:	mov	w0, w21
  42cb78:	orr	w21, w21, w1
  42cb7c:	cbz	w21, 42cacc <ferror@plt+0x28a5c>
  42cb80:	ldr	x1, [sp, #112]
  42cb84:	str	wzr, [x1]
  42cb88:	ldr	x1, [sp, #120]
  42cb8c:	sub	x1, x1, x24
  42cb90:	cbz	x26, 42cbf4 <ferror@plt+0x28b84>
  42cb94:	str	x1, [x26]
  42cb98:	cbnz	x22, 42cc24 <ferror@plt+0x28bb4>
  42cb9c:	cbz	w0, 42caac <ferror@plt+0x28a3c>
  42cba0:	mov	x0, x19
  42cba4:	bl	4110d0 <ferror@plt+0xd060>
  42cba8:	b	42caa8 <ferror@plt+0x28a38>
  42cbac:	bl	42c790 <ferror@plt+0x28720>
  42cbb0:	mov	w1, w0
  42cbb4:	mov	w0, w21
  42cbb8:	str	w1, [sp, #108]
  42cbbc:	bl	41a5ec <ferror@plt+0x1657c>
  42cbc0:	mov	x4, x0
  42cbc4:	ldr	w1, [sp, #108]
  42cbc8:	mov	x0, x23
  42cbcc:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42cbd0:	mov	w2, #0x2                   	// #2
  42cbd4:	add	x3, x3, #0x645
  42cbd8:	bl	408d04 <ferror@plt+0x4c94>
  42cbdc:	b	42cb6c <ferror@plt+0x28afc>
  42cbe0:	mov	w28, #0x1                   	// #1
  42cbe4:	str	xzr, [sp, #128]
  42cbe8:	b	42cb44 <ferror@plt+0x28ad4>
  42cbec:	mov	w1, #0x1                   	// #1
  42cbf0:	b	42cb48 <ferror@plt+0x28ad8>
  42cbf4:	cmp	x1, x20
  42cbf8:	b.eq	42cb98 <ferror@plt+0x28b28>  // b.none
  42cbfc:	cbnz	w0, 42cc1c <ferror@plt+0x28bac>
  42cc00:	bl	42c790 <ferror@plt+0x28720>
  42cc04:	mov	w1, w0
  42cc08:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  42cc0c:	mov	x0, x23
  42cc10:	add	x3, x3, #0xc2
  42cc14:	mov	w2, #0x3                   	// #3
  42cc18:	bl	408dbc <ferror@plt+0x4d4c>
  42cc1c:	cbz	x22, 42cba0 <ferror@plt+0x28b30>
  42cc20:	mov	w0, w21
  42cc24:	ldr	x1, [sp, #112]
  42cc28:	sub	x1, x1, x19
  42cc2c:	str	x1, [x22]
  42cc30:	b	42cb9c <ferror@plt+0x28b2c>
  42cc34:	stp	x29, x30, [sp, #-64]!
  42cc38:	mov	x29, sp
  42cc3c:	stp	x19, x20, [sp, #16]
  42cc40:	stp	x21, x22, [sp, #32]
  42cc44:	mov	x22, x0
  42cc48:	stp	x23, x24, [sp, #48]
  42cc4c:	cbz	x0, 42cc64 <ferror@plt+0x28bf4>
  42cc50:	mov	x0, x2
  42cc54:	cbnz	x2, 42cca0 <ferror@plt+0x28c30>
  42cc58:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42cc5c:	add	x2, x2, #0x661
  42cc60:	b	42cc6c <ferror@plt+0x28bfc>
  42cc64:	adrp	x2, 432000 <ferror@plt+0x2df90>
  42cc68:	add	x2, x2, #0x39a
  42cc6c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42cc70:	add	x1, x1, #0x82b
  42cc74:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42cc78:	add	x1, x1, #0x9b
  42cc7c:	add	x0, x0, #0x41f
  42cc80:	bl	412328 <ferror@plt+0xe2b8>
  42cc84:	mov	x19, #0x0                   	// #0
  42cc88:	mov	x0, x19
  42cc8c:	ldp	x19, x20, [sp, #16]
  42cc90:	ldp	x21, x22, [sp, #32]
  42cc94:	ldp	x23, x24, [sp, #48]
  42cc98:	ldp	x29, x30, [sp], #64
  42cc9c:	ret
  42cca0:	mov	x24, x1
  42cca4:	mov	x1, x3
  42cca8:	cbnz	x3, 42ccb8 <ferror@plt+0x28c48>
  42ccac:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42ccb0:	add	x2, x2, #0x674
  42ccb4:	b	42cc6c <ferror@plt+0x28bfc>
  42ccb8:	mov	x21, x4
  42ccbc:	mov	x19, x5
  42ccc0:	mov	x23, x6
  42ccc4:	mov	x2, x6
  42ccc8:	bl	42c960 <ferror@plt+0x288f0>
  42cccc:	mov	x20, x0
  42ccd0:	cmn	x0, #0x1
  42ccd4:	b.ne	42ccec <ferror@plt+0x28c7c>  // b.any
  42ccd8:	cbz	x21, 42cce0 <ferror@plt+0x28c70>
  42ccdc:	str	xzr, [x21]
  42cce0:	cbz	x19, 42cc88 <ferror@plt+0x28c18>
  42cce4:	str	xzr, [x19]
  42cce8:	b	42cc84 <ferror@plt+0x28c14>
  42ccec:	mov	x4, x19
  42ccf0:	mov	x2, x0
  42ccf4:	mov	x5, x23
  42ccf8:	mov	x3, x21
  42ccfc:	mov	x1, x24
  42cd00:	mov	x0, x22
  42cd04:	bl	42c9fc <ferror@plt+0x2898c>
  42cd08:	mov	x19, x0
  42cd0c:	mov	x0, x20
  42cd10:	bl	42c404 <ferror@plt+0x28394>
  42cd14:	b	42cc88 <ferror@plt+0x28c18>
  42cd18:	stp	x29, x30, [sp, #-176]!
  42cd1c:	mov	x29, sp
  42cd20:	stp	x19, x20, [sp, #16]
  42cd24:	stp	x21, x22, [sp, #32]
  42cd28:	stp	x23, x24, [sp, #48]
  42cd2c:	stp	x25, x26, [sp, #64]
  42cd30:	stp	x27, x28, [sp, #80]
  42cd34:	str	xzr, [sp, #160]
  42cd38:	cbz	x0, 42cd50 <ferror@plt+0x28ce0>
  42cd3c:	mov	x26, x2
  42cd40:	cbnz	x2, 42cd94 <ferror@plt+0x28d24>
  42cd44:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42cd48:	add	x2, x2, #0x661
  42cd4c:	b	42cd58 <ferror@plt+0x28ce8>
  42cd50:	adrp	x2, 432000 <ferror@plt+0x2df90>
  42cd54:	add	x2, x2, #0x39a
  42cd58:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42cd5c:	add	x1, x1, #0x82b
  42cd60:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42cd64:	add	x1, x1, #0xa5
  42cd68:	add	x0, x0, #0x41f
  42cd6c:	bl	412328 <ferror@plt+0xe2b8>
  42cd70:	mov	x19, #0x0                   	// #0
  42cd74:	mov	x0, x19
  42cd78:	ldp	x19, x20, [sp, #16]
  42cd7c:	ldp	x21, x22, [sp, #32]
  42cd80:	ldp	x23, x24, [sp, #48]
  42cd84:	ldp	x25, x26, [sp, #64]
  42cd88:	ldp	x27, x28, [sp, #80]
  42cd8c:	ldp	x29, x30, [sp], #176
  42cd90:	ret
  42cd94:	mov	x28, x3
  42cd98:	cbnz	x3, 42cda8 <ferror@plt+0x28d38>
  42cd9c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42cda0:	add	x2, x2, #0x674
  42cda4:	b	42cd58 <ferror@plt+0x28ce8>
  42cda8:	mov	x27, x0
  42cdac:	mov	x20, x1
  42cdb0:	mov	x24, x4
  42cdb4:	mov	x21, x5
  42cdb8:	mov	x22, x6
  42cdbc:	mov	x23, x7
  42cdc0:	tbz	x1, #63, 42cdcc <ferror@plt+0x28d5c>
  42cdc4:	bl	403580 <strlen@plt>
  42cdc8:	mov	x20, x0
  42cdcc:	add	x6, sp, #0xa0
  42cdd0:	mov	x5, x22
  42cdd4:	mov	x4, x21
  42cdd8:	mov	x3, x28
  42cddc:	mov	x2, x26
  42cde0:	mov	x1, x20
  42cde4:	mov	x0, x27
  42cde8:	bl	42cc34 <ferror@plt+0x28bc4>
  42cdec:	ldr	x25, [sp, #160]
  42cdf0:	mov	x19, x0
  42cdf4:	cbz	x25, 42cd74 <ferror@plt+0x28d04>
  42cdf8:	bl	42c790 <ferror@plt+0x28720>
  42cdfc:	mov	w1, w0
  42ce00:	mov	w2, #0x1                   	// #1
  42ce04:	mov	x0, x25
  42ce08:	bl	408cdc <ferror@plt+0x4c6c>
  42ce0c:	cbnz	w0, 42ce20 <ferror@plt+0x28db0>
  42ce10:	ldr	x1, [sp, #160]
  42ce14:	mov	x0, x23
  42ce18:	bl	408e1c <ferror@plt+0x4dac>
  42ce1c:	b	42cd70 <ferror@plt+0x28d00>
  42ce20:	ldr	x0, [sp, #160]
  42ce24:	adrp	x19, 44f000 <ferror@plt+0x4af90>
  42ce28:	add	x19, x19, #0x132
  42ce2c:	bl	408bb8 <ferror@plt+0x4b48>
  42ce30:	str	xzr, [sp, #160]
  42ce34:	mov	x2, x23
  42ce38:	mov	x1, x19
  42ce3c:	mov	x0, x26
  42ce40:	bl	42c960 <ferror@plt+0x288f0>
  42ce44:	mov	x25, x0
  42ce48:	cmn	x0, #0x1
  42ce4c:	b.ne	42ce64 <ferror@plt+0x28df4>  // b.any
  42ce50:	cbz	x21, 42ce58 <ferror@plt+0x28de8>
  42ce54:	str	xzr, [x21]
  42ce58:	cbz	x22, 42cd70 <ferror@plt+0x28d00>
  42ce5c:	str	xzr, [x22]
  42ce60:	b	42cd70 <ferror@plt+0x28d00>
  42ce64:	mov	x0, x27
  42ce68:	mov	x6, x23
  42ce6c:	add	x5, sp, #0x90
  42ce70:	mov	x4, x21
  42ce74:	mov	x3, x28
  42ce78:	mov	x2, x19
  42ce7c:	mov	x1, x20
  42ce80:	bl	42cc34 <ferror@plt+0x28bc4>
  42ce84:	mov	x27, x0
  42ce88:	cbnz	x0, 42ce98 <ferror@plt+0x28e28>
  42ce8c:	mov	x0, x25
  42ce90:	bl	42c404 <ferror@plt+0x28394>
  42ce94:	b	42ce58 <ferror@plt+0x28de8>
  42ce98:	add	x28, x20, #0x4
  42ce9c:	str	x27, [sp, #136]
  42cea0:	mov	x0, x28
  42cea4:	str	x20, [sp, #152]
  42cea8:	bl	410f8c <ferror@plt+0xcf1c>
  42ceac:	mov	x19, x0
  42ceb0:	mov	x21, #0x0                   	// #0
  42ceb4:	mov	x20, #0x0                   	// #0
  42ceb8:	str	xzr, [sp, #104]
  42cebc:	str	x0, [sp, #128]
  42cec0:	ldr	x0, [sp, #144]
  42cec4:	add	x1, sp, #0x88
  42cec8:	add	x4, sp, #0x98
  42cecc:	add	x3, sp, #0x80
  42ced0:	add	x2, sp, #0xa8
  42ced4:	str	x0, [sp, #168]
  42ced8:	mov	x0, x25
  42cedc:	bl	403bc0 <iconv@plt>
  42cee0:	ldr	x1, [sp, #168]
  42cee4:	str	x1, [sp, #144]
  42cee8:	cmn	x0, #0x1
  42ceec:	b.ne	42d0c4 <ferror@plt+0x29054>  // b.any
  42cef0:	bl	403f60 <__errno_location@plt>
  42cef4:	ldr	w2, [x0]
  42cef8:	cmp	w2, #0x16
  42cefc:	b.eq	42cf54 <ferror@plt+0x28ee4>  // b.none
  42cf00:	cmp	w2, #0x54
  42cf04:	b.eq	42cf7c <ferror@plt+0x28f0c>  // b.none
  42cf08:	cmp	w2, #0x7
  42cf0c:	b.ne	42d088 <ferror@plt+0x29018>  // b.any
  42cf10:	ldr	x2, [sp, #128]
  42cf14:	lsl	x28, x28, #1
  42cf18:	mov	x0, x19
  42cf1c:	mov	x1, x28
  42cf20:	sub	x2, x2, x19
  42cf24:	str	x2, [sp, #112]
  42cf28:	bl	411054 <ferror@plt+0xcfe4>
  42cf2c:	mov	x19, x0
  42cf30:	ldr	x2, [sp, #112]
  42cf34:	add	x0, x0, x2
  42cf38:	str	x0, [sp, #128]
  42cf3c:	sub	x0, x28, #0x4
  42cf40:	sub	x2, x0, x2
  42cf44:	str	x2, [sp, #152]
  42cf48:	mov	w0, #0x0                   	// #0
  42cf4c:	mov	w1, #0x0                   	// #0
  42cf50:	b	42cfac <ferror@plt+0x28f3c>
  42cf54:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42cf58:	add	x3, x3, #0x82b
  42cf5c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42cf60:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42cf64:	add	x3, x3, #0xbd
  42cf68:	add	x1, x1, #0x5aa
  42cf6c:	add	x0, x0, #0x41f
  42cf70:	mov	x4, #0x0                   	// #0
  42cf74:	mov	w2, #0x2e0                 	// #736
  42cf78:	bl	420128 <ferror@plt+0x1c0b8>
  42cf7c:	cbz	x21, 42d010 <ferror@plt+0x28fa0>
  42cf80:	bl	42c790 <ferror@plt+0x28720>
  42cf84:	mov	w1, w0
  42cf88:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42cf8c:	mov	x5, x26
  42cf90:	mov	x4, x20
  42cf94:	add	x3, x3, #0x690
  42cf98:	mov	x0, x23
  42cf9c:	mov	w2, #0x1                   	// #1
  42cfa0:	bl	408d04 <ferror@plt+0x4c94>
  42cfa4:	mov	w0, #0x0                   	// #0
  42cfa8:	mov	w1, #0x1                   	// #1
  42cfac:	orr	w0, w1, w0
  42cfb0:	cbz	w0, 42cec0 <ferror@plt+0x28e50>
  42cfb4:	ldr	x0, [sp, #128]
  42cfb8:	str	w1, [sp, #104]
  42cfbc:	str	wzr, [x0]
  42cfc0:	mov	x0, x25
  42cfc4:	bl	42c404 <ferror@plt+0x28394>
  42cfc8:	ldr	w1, [sp, #104]
  42cfcc:	cbz	x22, 42cfdc <ferror@plt+0x28f6c>
  42cfd0:	ldr	x0, [sp, #128]
  42cfd4:	sub	x0, x0, x19
  42cfd8:	str	x0, [x22]
  42cfdc:	mov	x0, x27
  42cfe0:	str	w1, [sp, #104]
  42cfe4:	bl	4110d0 <ferror@plt+0xd060>
  42cfe8:	ldr	w1, [sp, #104]
  42cfec:	cbz	w1, 42cd74 <ferror@plt+0x28d04>
  42cff0:	cmp	x21, #0x0
  42cff4:	ccmp	x24, #0x0, #0x0, ne  // ne = any
  42cff8:	b.ne	42d004 <ferror@plt+0x28f94>  // b.any
  42cffc:	mov	x0, x20
  42d000:	bl	4110d0 <ferror@plt+0xd060>
  42d004:	mov	x0, x19
  42d008:	bl	4110d0 <ferror@plt+0xd060>
  42d00c:	b	42cd70 <ferror@plt+0x28d00>
  42d010:	ldr	x0, [sp, #136]
  42d014:	cbz	x0, 42d088 <ferror@plt+0x29018>
  42d018:	cbnz	x24, 42d080 <ferror@plt+0x29010>
  42d01c:	bl	423824 <ferror@plt+0x1f7b4>
  42d020:	mov	w1, w0
  42d024:	mov	w3, #0xffff                	// #65535
  42d028:	adrp	x2, 435000 <ferror@plt+0x30f90>
  42d02c:	cmp	w1, w3
  42d030:	add	x2, x2, #0x895
  42d034:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42d038:	add	x0, x0, #0x689
  42d03c:	csel	x0, x2, x0, ls  // ls = plast
  42d040:	bl	41a234 <ferror@plt+0x161c4>
  42d044:	mov	x20, x0
  42d048:	ldr	x21, [sp, #136]
  42d04c:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  42d050:	ldr	x1, [x1, #816]
  42d054:	ldrb	w0, [x21]
  42d058:	ldrb	w0, [x1, x0]
  42d05c:	ldr	x1, [sp, #144]
  42d060:	add	x21, x21, x0
  42d064:	str	x20, [sp, #136]
  42d068:	sub	x0, x1, x0
  42d06c:	str	x0, [sp, #104]
  42d070:	mov	x0, x20
  42d074:	bl	403580 <strlen@plt>
  42d078:	str	x0, [sp, #144]
  42d07c:	b	42cf48 <ferror@plt+0x28ed8>
  42d080:	mov	x20, x24
  42d084:	b	42d048 <ferror@plt+0x28fd8>
  42d088:	str	w2, [sp, #124]
  42d08c:	bl	42c790 <ferror@plt+0x28720>
  42d090:	ldr	w2, [sp, #124]
  42d094:	mov	w1, w0
  42d098:	str	w1, [sp, #112]
  42d09c:	mov	w0, w2
  42d0a0:	bl	41a5ec <ferror@plt+0x1657c>
  42d0a4:	mov	x4, x0
  42d0a8:	ldr	w1, [sp, #112]
  42d0ac:	mov	x0, x23
  42d0b0:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42d0b4:	mov	w2, #0x2                   	// #2
  42d0b8:	add	x3, x3, #0x645
  42d0bc:	bl	408d04 <ferror@plt+0x4c94>
  42d0c0:	b	42cfa4 <ferror@plt+0x28f34>
  42d0c4:	cbz	x21, 42d0ec <ferror@plt+0x2907c>
  42d0c8:	cbnz	x24, 42d0d4 <ferror@plt+0x29064>
  42d0cc:	mov	x0, x20
  42d0d0:	bl	4110d0 <ferror@plt+0xd060>
  42d0d4:	ldr	x0, [sp, #104]
  42d0d8:	mov	w1, #0x0                   	// #0
  42d0dc:	stp	x21, x0, [sp, #136]
  42d0e0:	mov	w0, #0x0                   	// #0
  42d0e4:	mov	x21, #0x0                   	// #0
  42d0e8:	b	42cfac <ferror@plt+0x28f3c>
  42d0ec:	ldr	x0, [sp, #136]
  42d0f0:	cbz	x0, 42d0fc <ferror@plt+0x2908c>
  42d0f4:	stp	xzr, xzr, [sp, #136]
  42d0f8:	b	42cf48 <ferror@plt+0x28ed8>
  42d0fc:	mov	w0, #0x1                   	// #1
  42d100:	b	42cf4c <ferror@plt+0x28edc>
  42d104:	stp	x29, x30, [sp, #-80]!
  42d108:	mov	x29, sp
  42d10c:	stp	x19, x20, [sp, #16]
  42d110:	mov	x19, x0
  42d114:	mov	x20, x1
  42d118:	add	x0, sp, #0x48
  42d11c:	stp	x21, x22, [sp, #32]
  42d120:	mov	x21, x2
  42d124:	mov	x22, x3
  42d128:	str	x23, [sp, #48]
  42d12c:	mov	x23, x4
  42d130:	bl	42bea4 <ferror@plt+0x27e34>
  42d134:	cbz	w0, 42d164 <ferror@plt+0x290f4>
  42d138:	mov	x4, x23
  42d13c:	mov	x3, x22
  42d140:	mov	x2, x21
  42d144:	mov	x1, x20
  42d148:	mov	x0, x19
  42d14c:	bl	42c7c8 <ferror@plt+0x28758>
  42d150:	ldp	x19, x20, [sp, #16]
  42d154:	ldp	x21, x22, [sp, #32]
  42d158:	ldr	x23, [sp, #48]
  42d15c:	ldp	x29, x30, [sp], #80
  42d160:	ret
  42d164:	ldr	x3, [sp, #72]
  42d168:	mov	x6, x23
  42d16c:	mov	x5, x22
  42d170:	mov	x4, x21
  42d174:	mov	x1, x20
  42d178:	mov	x0, x19
  42d17c:	adrp	x2, 44f000 <ferror@plt+0x4af90>
  42d180:	add	x2, x2, #0x132
  42d184:	bl	42cc34 <ferror@plt+0x28bc4>
  42d188:	b	42d150 <ferror@plt+0x290e0>
  42d18c:	stp	x29, x30, [sp, #-80]!
  42d190:	mov	x29, sp
  42d194:	stp	x19, x20, [sp, #16]
  42d198:	mov	x19, x0
  42d19c:	mov	x20, x1
  42d1a0:	add	x0, sp, #0x48
  42d1a4:	stp	x21, x22, [sp, #32]
  42d1a8:	mov	x21, x2
  42d1ac:	mov	x22, x3
  42d1b0:	str	x23, [sp, #48]
  42d1b4:	mov	x23, x4
  42d1b8:	bl	42bea4 <ferror@plt+0x27e34>
  42d1bc:	cbz	w0, 42d1ec <ferror@plt+0x2917c>
  42d1c0:	mov	x4, x23
  42d1c4:	mov	x3, x22
  42d1c8:	mov	x2, x21
  42d1cc:	mov	x1, x20
  42d1d0:	mov	x0, x19
  42d1d4:	bl	42c7c8 <ferror@plt+0x28758>
  42d1d8:	ldp	x19, x20, [sp, #16]
  42d1dc:	ldp	x21, x22, [sp, #32]
  42d1e0:	ldr	x23, [sp, #48]
  42d1e4:	ldp	x29, x30, [sp], #80
  42d1e8:	ret
  42d1ec:	ldr	x2, [sp, #72]
  42d1f0:	mov	x6, x23
  42d1f4:	mov	x5, x22
  42d1f8:	mov	x4, x21
  42d1fc:	mov	x1, x20
  42d200:	mov	x0, x19
  42d204:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  42d208:	add	x3, x3, #0x132
  42d20c:	bl	42cc34 <ferror@plt+0x28bc4>
  42d210:	b	42d1d8 <ferror@plt+0x29168>
  42d214:	stp	x29, x30, [sp, #-80]!
  42d218:	mov	x29, sp
  42d21c:	stp	x19, x20, [sp, #16]
  42d220:	adrp	x20, 48d000 <ferror@plt+0x88f90>
  42d224:	add	x20, x20, #0x920
  42d228:	stp	x21, x22, [sp, #32]
  42d22c:	mov	x21, x0
  42d230:	mov	x0, x20
  42d234:	str	x23, [sp, #48]
  42d238:	bl	427eac <ferror@plt+0x23e3c>
  42d23c:	cbnz	x0, 42d318 <ferror@plt+0x292a8>
  42d240:	mov	x0, #0x18                  	// #24
  42d244:	bl	410fec <ferror@plt+0xcf7c>
  42d248:	mov	x19, x0
  42d24c:	mov	x1, x0
  42d250:	mov	x0, x20
  42d254:	bl	427ec4 <ferror@plt+0x23e54>
  42d258:	add	x0, sp, #0x40
  42d25c:	bl	42bea4 <ferror@plt+0x27e34>
  42d260:	ldr	x20, [x19, #8]
  42d264:	cbz	x20, 42d278 <ferror@plt+0x29208>
  42d268:	ldr	x1, [sp, #64]
  42d26c:	mov	x0, x20
  42d270:	bl	403ba0 <strcmp@plt>
  42d274:	cbz	w0, 42d2f4 <ferror@plt+0x29284>
  42d278:	mov	x0, x20
  42d27c:	bl	4110d0 <ferror@plt+0xd060>
  42d280:	ldr	x0, [x19, #16]
  42d284:	bl	41b60c <ferror@plt+0x1759c>
  42d288:	ldr	x0, [sp, #64]
  42d28c:	bl	41a07c <ferror@plt+0x1600c>
  42d290:	str	x0, [x19, #8]
  42d294:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42d298:	add	x0, x0, #0x6bd
  42d29c:	bl	403f70 <getenv@plt>
  42d2a0:	cbz	x0, 42d358 <ferror@plt+0x292e8>
  42d2a4:	ldrb	w1, [x0]
  42d2a8:	cbz	w1, 42d358 <ferror@plt+0x292e8>
  42d2ac:	mov	w2, #0x0                   	// #0
  42d2b0:	adrp	x1, 46d000 <ferror@plt+0x68f90>
  42d2b4:	add	x1, x1, #0x203
  42d2b8:	bl	41b2fc <ferror@plt+0x1728c>
  42d2bc:	str	x0, [x19, #16]
  42d2c0:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  42d2c4:	ldr	x0, [x0]
  42d2c8:	add	x1, x1, #0x132
  42d2cc:	adrp	x22, 46e000 <ferror@plt+0x69f90>
  42d2d0:	add	x22, x22, #0x6d1
  42d2d4:	mov	x20, #0x0                   	// #0
  42d2d8:	bl	403ba0 <strcmp@plt>
  42d2dc:	cmp	w0, #0x0
  42d2e0:	cset	w0, eq  // eq = none
  42d2e4:	str	w0, [x19]
  42d2e8:	ldr	x0, [x19, #16]
  42d2ec:	ldr	x1, [x0, x20]
  42d2f0:	cbnz	x1, 42d320 <ferror@plt+0x292b0>
  42d2f4:	cbz	x21, 42d300 <ferror@plt+0x29290>
  42d2f8:	ldr	x0, [x19, #16]
  42d2fc:	str	x0, [x21]
  42d300:	ldr	w0, [x19]
  42d304:	ldp	x19, x20, [sp, #16]
  42d308:	ldp	x21, x22, [sp, #32]
  42d30c:	ldr	x23, [sp, #48]
  42d310:	ldp	x29, x30, [sp], #80
  42d314:	ret
  42d318:	mov	x19, x0
  42d31c:	b	42d258 <ferror@plt+0x291e8>
  42d320:	mov	x0, x22
  42d324:	bl	403ba0 <strcmp@plt>
  42d328:	cbnz	w0, 42d350 <ferror@plt+0x292e0>
  42d32c:	add	x0, sp, #0x48
  42d330:	bl	42bea4 <ferror@plt+0x27e34>
  42d334:	ldr	x0, [x19, #16]
  42d338:	ldr	x0, [x0, x20]
  42d33c:	bl	4110d0 <ferror@plt+0xd060>
  42d340:	ldr	x23, [x19, #16]
  42d344:	ldr	x0, [sp, #72]
  42d348:	bl	41a07c <ferror@plt+0x1600c>
  42d34c:	str	x0, [x23, x20]
  42d350:	add	x20, x20, #0x8
  42d354:	b	42d2e8 <ferror@plt+0x29278>
  42d358:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42d35c:	add	x0, x0, #0x6d9
  42d360:	bl	403f70 <getenv@plt>
  42d364:	cbz	x0, 42d394 <ferror@plt+0x29324>
  42d368:	mov	x0, #0x10                  	// #16
  42d36c:	bl	410fec <ferror@plt+0xcf7c>
  42d370:	str	x0, [x19, #16]
  42d374:	add	x0, sp, #0x48
  42d378:	bl	42bea4 <ferror@plt+0x27e34>
  42d37c:	str	w0, [x19]
  42d380:	ldr	x20, [x19, #16]
  42d384:	ldr	x0, [sp, #72]
  42d388:	bl	41a07c <ferror@plt+0x1600c>
  42d38c:	str	x0, [x20]
  42d390:	b	42d2f4 <ferror@plt+0x29284>
  42d394:	mov	x0, #0x18                  	// #24
  42d398:	bl	410fec <ferror@plt+0xcf7c>
  42d39c:	mov	x20, x0
  42d3a0:	mov	w0, #0x1                   	// #1
  42d3a4:	str	w0, [x19]
  42d3a8:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  42d3ac:	str	x20, [x19, #16]
  42d3b0:	add	x0, x0, #0x132
  42d3b4:	bl	41a07c <ferror@plt+0x1600c>
  42d3b8:	str	x0, [x20]
  42d3bc:	add	x0, sp, #0x48
  42d3c0:	bl	42bea4 <ferror@plt+0x27e34>
  42d3c4:	cbnz	w0, 42d2f4 <ferror@plt+0x29284>
  42d3c8:	ldr	x20, [x19, #16]
  42d3cc:	ldr	x0, [sp, #72]
  42d3d0:	bl	41a07c <ferror@plt+0x1600c>
  42d3d4:	str	x0, [x20, #8]
  42d3d8:	b	42d2f4 <ferror@plt+0x29284>
  42d3dc:	stp	x29, x30, [sp, #-80]!
  42d3e0:	mov	x29, sp
  42d3e4:	stp	x19, x20, [sp, #16]
  42d3e8:	mov	x19, x0
  42d3ec:	stp	x21, x22, [sp, #32]
  42d3f0:	str	x23, [sp, #48]
  42d3f4:	cbz	x0, 42d440 <ferror@plt+0x293d0>
  42d3f8:	mov	x20, x1
  42d3fc:	mov	x22, x3
  42d400:	mov	x21, x2
  42d404:	mov	x23, x4
  42d408:	add	x0, sp, #0x48
  42d40c:	bl	42d214 <ferror@plt+0x291a4>
  42d410:	ldr	x1, [sp, #72]
  42d414:	ldr	x3, [x1]
  42d418:	cbnz	w0, 42d478 <ferror@plt+0x29408>
  42d41c:	mov	x6, x23
  42d420:	mov	x5, x22
  42d424:	mov	x4, x21
  42d428:	mov	x1, x20
  42d42c:	mov	x0, x19
  42d430:	adrp	x2, 44f000 <ferror@plt+0x4af90>
  42d434:	add	x2, x2, #0x132
  42d438:	bl	42cc34 <ferror@plt+0x28bc4>
  42d43c:	b	42d490 <ferror@plt+0x29420>
  42d440:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42d444:	add	x1, x1, #0x82b
  42d448:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42d44c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42d450:	add	x2, x2, #0x6ec
  42d454:	add	x1, x1, #0xd5
  42d458:	add	x0, x0, #0x41f
  42d45c:	bl	412328 <ferror@plt+0xe2b8>
  42d460:	mov	x0, x19
  42d464:	ldp	x19, x20, [sp, #16]
  42d468:	ldp	x21, x22, [sp, #32]
  42d46c:	ldr	x23, [sp, #48]
  42d470:	ldp	x29, x30, [sp], #80
  42d474:	ret
  42d478:	mov	x4, x23
  42d47c:	mov	x3, x22
  42d480:	mov	x2, x21
  42d484:	mov	x1, x20
  42d488:	mov	x0, x19
  42d48c:	bl	42c7c8 <ferror@plt+0x28758>
  42d490:	mov	x19, x0
  42d494:	b	42d460 <ferror@plt+0x293f0>
  42d498:	stp	x29, x30, [sp, #-80]!
  42d49c:	mov	x29, sp
  42d4a0:	stp	x19, x20, [sp, #16]
  42d4a4:	mov	x20, x1
  42d4a8:	mov	x19, x0
  42d4ac:	add	x0, sp, #0x48
  42d4b0:	stp	x21, x22, [sp, #32]
  42d4b4:	mov	x21, x2
  42d4b8:	mov	x22, x3
  42d4bc:	str	x23, [sp, #48]
  42d4c0:	mov	x23, x4
  42d4c4:	bl	42d214 <ferror@plt+0x291a4>
  42d4c8:	ldr	x1, [sp, #72]
  42d4cc:	ldr	x2, [x1]
  42d4d0:	cbz	w0, 42d500 <ferror@plt+0x29490>
  42d4d4:	mov	x4, x23
  42d4d8:	mov	x3, x22
  42d4dc:	mov	x2, x21
  42d4e0:	mov	x1, x20
  42d4e4:	mov	x0, x19
  42d4e8:	bl	42c7c8 <ferror@plt+0x28758>
  42d4ec:	ldp	x19, x20, [sp, #16]
  42d4f0:	ldp	x21, x22, [sp, #32]
  42d4f4:	ldr	x23, [sp, #48]
  42d4f8:	ldp	x29, x30, [sp], #80
  42d4fc:	ret
  42d500:	mov	x6, x23
  42d504:	mov	x5, x22
  42d508:	mov	x4, x21
  42d50c:	mov	x1, x20
  42d510:	mov	x0, x19
  42d514:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  42d518:	add	x3, x3, #0x132
  42d51c:	bl	42cc34 <ferror@plt+0x28bc4>
  42d520:	b	42d4ec <ferror@plt+0x2947c>
  42d524:	stp	x29, x30, [sp, #-64]!
  42d528:	mov	x29, sp
  42d52c:	stp	x19, x20, [sp, #16]
  42d530:	mov	x20, x0
  42d534:	stp	x21, x22, [sp, #32]
  42d538:	mov	x21, x2
  42d53c:	str	x23, [sp, #48]
  42d540:	mov	x23, x1
  42d544:	cbz	x1, 42d54c <ferror@plt+0x294dc>
  42d548:	str	xzr, [x1]
  42d54c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42d550:	mov	x0, x20
  42d554:	add	x1, x1, #0x700
  42d558:	bl	42c448 <ferror@plt+0x283d8>
  42d55c:	cbnz	w0, 42d59c <ferror@plt+0x2952c>
  42d560:	bl	42c790 <ferror@plt+0x28720>
  42d564:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42d568:	mov	x4, x20
  42d56c:	add	x3, x3, #0x707
  42d570:	mov	x19, #0x0                   	// #0
  42d574:	mov	w1, w0
  42d578:	mov	w2, #0x4                   	// #4
  42d57c:	mov	x0, x21
  42d580:	bl	408d04 <ferror@plt+0x4c94>
  42d584:	mov	x0, x19
  42d588:	ldp	x19, x20, [sp, #16]
  42d58c:	ldp	x21, x22, [sp, #32]
  42d590:	ldr	x23, [sp, #48]
  42d594:	ldp	x29, x30, [sp], #64
  42d598:	ret
  42d59c:	add	x19, x20, #0x5
  42d5a0:	mov	w1, #0x23                  	// #35
  42d5a4:	mov	x0, x19
  42d5a8:	bl	403d10 <strchr@plt>
  42d5ac:	cbz	x0, 42d5c4 <ferror@plt+0x29554>
  42d5b0:	bl	42c790 <ferror@plt+0x28720>
  42d5b4:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42d5b8:	mov	x4, x20
  42d5bc:	add	x3, x3, #0x743
  42d5c0:	b	42d570 <ferror@plt+0x29500>
  42d5c4:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42d5c8:	mov	x0, x19
  42d5cc:	add	x1, x1, #0x771
  42d5d0:	bl	42c448 <ferror@plt+0x283d8>
  42d5d4:	cbz	w0, 42d610 <ferror@plt+0x295a0>
  42d5d8:	add	x19, x20, #0x7
  42d5dc:	mov	x0, x19
  42d5e0:	mov	w3, #0x0                   	// #0
  42d5e4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42d5e8:	mov	w1, #0xffffffff            	// #-1
  42d5ec:	add	x2, x2, #0x773
  42d5f0:	bl	42c4b4 <ferror@plt+0x28444>
  42d5f4:	mov	x19, x0
  42d5f8:	cbnz	x0, 42d6c4 <ferror@plt+0x29654>
  42d5fc:	bl	42c790 <ferror@plt+0x28720>
  42d600:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42d604:	mov	x4, x20
  42d608:	add	x3, x3, #0x7b5
  42d60c:	b	42d64c <ferror@plt+0x295dc>
  42d610:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42d614:	mov	x0, x19
  42d618:	add	x1, x1, #0x772
  42d61c:	bl	42c448 <ferror@plt+0x283d8>
  42d620:	cbz	w0, 42d5dc <ferror@plt+0x2956c>
  42d624:	add	x22, x20, #0x7
  42d628:	mov	w1, #0x2f                  	// #47
  42d62c:	mov	x0, x22
  42d630:	bl	403d10 <strchr@plt>
  42d634:	mov	x19, x0
  42d638:	cbnz	x0, 42d660 <ferror@plt+0x295f0>
  42d63c:	bl	42c790 <ferror@plt+0x28720>
  42d640:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42d644:	mov	x4, x20
  42d648:	add	x3, x3, #0x775
  42d64c:	mov	w1, w0
  42d650:	mov	w2, #0x4                   	// #4
  42d654:	mov	x0, x21
  42d658:	bl	408d04 <ferror@plt+0x4c94>
  42d65c:	b	42d584 <ferror@plt+0x29514>
  42d660:	sub	w1, w0, w22
  42d664:	mov	w3, #0x1                   	// #1
  42d668:	mov	x0, x22
  42d66c:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  42d670:	add	x2, x2, #0x72e
  42d674:	bl	42c4b4 <ferror@plt+0x28444>
  42d678:	mov	x22, x0
  42d67c:	cbz	x0, 42d690 <ferror@plt+0x29620>
  42d680:	ldrb	w1, [x0]
  42d684:	cbz	w1, 42d6ac <ferror@plt+0x2963c>
  42d688:	bl	42c6d0 <ferror@plt+0x28660>
  42d68c:	cbnz	w0, 42d6ac <ferror@plt+0x2963c>
  42d690:	mov	x0, x22
  42d694:	bl	4110d0 <ferror@plt+0xd060>
  42d698:	bl	42c790 <ferror@plt+0x28720>
  42d69c:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42d6a0:	mov	x4, x20
  42d6a4:	add	x3, x3, #0x78d
  42d6a8:	b	42d570 <ferror@plt+0x29500>
  42d6ac:	cbz	x23, 42d6b8 <ferror@plt+0x29648>
  42d6b0:	str	x22, [x23]
  42d6b4:	b	42d5dc <ferror@plt+0x2956c>
  42d6b8:	mov	x0, x22
  42d6bc:	bl	4110d0 <ferror@plt+0xd060>
  42d6c0:	b	42d5dc <ferror@plt+0x2956c>
  42d6c4:	bl	41a07c <ferror@plt+0x1600c>
  42d6c8:	mov	x20, x0
  42d6cc:	mov	x0, x19
  42d6d0:	mov	x19, x20
  42d6d4:	bl	4110d0 <ferror@plt+0xd060>
  42d6d8:	b	42d584 <ferror@plt+0x29514>
  42d6dc:	stp	x29, x30, [sp, #-48]!
  42d6e0:	mov	x29, sp
  42d6e4:	stp	x19, x20, [sp, #16]
  42d6e8:	mov	x19, x0
  42d6ec:	str	x21, [sp, #32]
  42d6f0:	cbz	x0, 42d72c <ferror@plt+0x296bc>
  42d6f4:	mov	x20, x1
  42d6f8:	mov	x21, x2
  42d6fc:	bl	40a254 <ferror@plt+0x61e4>
  42d700:	cbnz	w0, 42d760 <ferror@plt+0x296f0>
  42d704:	bl	42c790 <ferror@plt+0x28720>
  42d708:	mov	w1, w0
  42d70c:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42d710:	mov	x4, x19
  42d714:	add	x3, x3, #0x7e8
  42d718:	mov	x0, x21
  42d71c:	mov	w2, #0x5                   	// #5
  42d720:	bl	408d04 <ferror@plt+0x4c94>
  42d724:	mov	x19, #0x0                   	// #0
  42d728:	b	42d74c <ferror@plt+0x296dc>
  42d72c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42d730:	add	x1, x1, #0x82b
  42d734:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  42d738:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42d73c:	add	x2, x2, #0xefa
  42d740:	add	x1, x1, #0xe8
  42d744:	add	x0, x0, #0x41f
  42d748:	bl	412328 <ferror@plt+0xe2b8>
  42d74c:	mov	x0, x19
  42d750:	ldp	x19, x20, [sp, #16]
  42d754:	ldr	x21, [sp, #32]
  42d758:	ldp	x29, x30, [sp], #48
  42d75c:	ret
  42d760:	cbnz	x20, 42d7c8 <ferror@plt+0x29758>
  42d764:	mov	x20, #0x0                   	// #0
  42d768:	mov	x0, x19
  42d76c:	mov	w1, #0x8                   	// #8
  42d770:	bl	42c5f4 <ferror@plt+0x28584>
  42d774:	mov	x21, x0
  42d778:	cmp	x20, #0x0
  42d77c:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  42d780:	add	x0, x0, #0x72e
  42d784:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42d788:	ldrb	w3, [x21]
  42d78c:	csel	x1, x0, x20, eq  // eq = none
  42d790:	add	x2, x2, #0x773
  42d794:	mov	x4, #0x0                   	// #0
  42d798:	cmp	w3, #0x2f
  42d79c:	mov	x3, x21
  42d7a0:	csel	x2, x2, x0, ne  // ne = any
  42d7a4:	adrp	x0, 46e000 <ferror@plt+0x69f90>
  42d7a8:	add	x0, x0, #0x823
  42d7ac:	bl	41a2ac <ferror@plt+0x1623c>
  42d7b0:	mov	x19, x0
  42d7b4:	mov	x0, x20
  42d7b8:	bl	4110d0 <ferror@plt+0xd060>
  42d7bc:	mov	x0, x21
  42d7c0:	bl	4110d0 <ferror@plt+0xd060>
  42d7c4:	b	42d74c <ferror@plt+0x296dc>
  42d7c8:	mov	x0, x20
  42d7cc:	mov	x2, #0x0                   	// #0
  42d7d0:	mov	x1, #0xffffffffffffffff    	// #-1
  42d7d4:	bl	424748 <ferror@plt+0x206d8>
  42d7d8:	cbz	w0, 42d7f0 <ferror@plt+0x29780>
  42d7dc:	ldrb	w0, [x20]
  42d7e0:	cbz	w0, 42d764 <ferror@plt+0x296f4>
  42d7e4:	mov	x0, x20
  42d7e8:	bl	42c6d0 <ferror@plt+0x28660>
  42d7ec:	cbnz	w0, 42d810 <ferror@plt+0x297a0>
  42d7f0:	bl	42c790 <ferror@plt+0x28720>
  42d7f4:	mov	w1, w0
  42d7f8:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42d7fc:	mov	x0, x21
  42d800:	add	x3, x3, #0x812
  42d804:	mov	w2, #0x1                   	// #1
  42d808:	bl	408dbc <ferror@plt+0x4d4c>
  42d80c:	b	42d724 <ferror@plt+0x296b4>
  42d810:	mov	x0, x20
  42d814:	mov	w1, #0x10                  	// #16
  42d818:	bl	42c5f4 <ferror@plt+0x28584>
  42d81c:	mov	x20, x0
  42d820:	b	42d768 <ferror@plt+0x296f8>
  42d824:	stp	x29, x30, [sp, #-64]!
  42d828:	mov	x29, sp
  42d82c:	stp	x19, x20, [sp, #16]
  42d830:	mov	x19, x0
  42d834:	mov	w20, #0x0                   	// #0
  42d838:	stp	x21, x22, [sp, #32]
  42d83c:	mov	x21, #0x0                   	// #0
  42d840:	adrp	x22, 437000 <ferror@plt+0x32f90>
  42d844:	str	x23, [sp, #48]
  42d848:	mov	x23, #0x2401                	// #9217
  42d84c:	cbnz	x19, 42d898 <ferror@plt+0x29828>
  42d850:	add	w0, w20, #0x1
  42d854:	mov	x1, #0x8                   	// #8
  42d858:	sxtw	x0, w0
  42d85c:	bl	4111c4 <ferror@plt+0xd154>
  42d860:	str	xzr, [x0, w20, sxtw #3]
  42d864:	sub	w20, w20, #0x1
  42d868:	mov	x19, x0
  42d86c:	mov	x0, x21
  42d870:	sxtw	x20, w20
  42d874:	cbnz	x0, 42d938 <ferror@plt+0x298c8>
  42d878:	mov	x0, x21
  42d87c:	bl	419944 <ferror@plt+0x158d4>
  42d880:	mov	x0, x19
  42d884:	ldp	x19, x20, [sp, #16]
  42d888:	ldp	x21, x22, [sp, #32]
  42d88c:	ldr	x23, [sp, #48]
  42d890:	ldp	x29, x30, [sp], #64
  42d894:	ret
  42d898:	ldrb	w0, [x19]
  42d89c:	cmp	w0, #0x23
  42d8a0:	b.eq	42d910 <ferror@plt+0x298a0>  // b.none
  42d8a4:	ldr	x2, [x22, #272]
  42d8a8:	ldrb	w0, [x19]
  42d8ac:	ldrh	w0, [x2, x0, lsl #1]
  42d8b0:	tbnz	w0, #8, 42d928 <ferror@plt+0x298b8>
  42d8b4:	mov	x1, x19
  42d8b8:	ldrb	w0, [x1]
  42d8bc:	cmp	w0, #0xd
  42d8c0:	b.hi	42d930 <ferror@plt+0x298c0>  // b.pmore
  42d8c4:	lsr	x0, x23, x0
  42d8c8:	tbz	w0, #0, 42d930 <ferror@plt+0x298c0>
  42d8cc:	cmp	x19, x1
  42d8d0:	b.cs	42d910 <ferror@plt+0x298a0>  // b.hs, b.nlast
  42d8d4:	sub	x1, x1, #0x1
  42d8d8:	cmp	x19, x1
  42d8dc:	b.eq	42d910 <ferror@plt+0x298a0>  // b.none
  42d8e0:	ldrb	w0, [x1]
  42d8e4:	ldrh	w0, [x2, x0, lsl #1]
  42d8e8:	tbnz	w0, #8, 42d8d4 <ferror@plt+0x29864>
  42d8ec:	sub	x1, x1, x19
  42d8f0:	mov	x0, x19
  42d8f4:	add	x1, x1, #0x1
  42d8f8:	bl	41a118 <ferror@plt+0x160a8>
  42d8fc:	add	w20, w20, #0x1
  42d900:	mov	x1, x0
  42d904:	mov	x0, x21
  42d908:	bl	419960 <ferror@plt+0x158f0>
  42d90c:	mov	x21, x0
  42d910:	mov	x0, x19
  42d914:	mov	w1, #0xa                   	// #10
  42d918:	bl	403d10 <strchr@plt>
  42d91c:	cbz	x0, 42d850 <ferror@plt+0x297e0>
  42d920:	add	x19, x0, #0x1
  42d924:	b	42d84c <ferror@plt+0x297dc>
  42d928:	add	x19, x19, #0x1
  42d92c:	b	42d8a8 <ferror@plt+0x29838>
  42d930:	add	x1, x1, #0x1
  42d934:	b	42d8b8 <ferror@plt+0x29848>
  42d938:	ldp	x1, x0, [x0]
  42d93c:	str	x1, [x19, x20, lsl #3]
  42d940:	sub	x20, x20, #0x1
  42d944:	b	42d874 <ferror@plt+0x29804>
  42d948:	stp	x29, x30, [sp, #-64]!
  42d94c:	mov	x29, sp
  42d950:	stp	x19, x20, [sp, #16]
  42d954:	mov	x19, x0
  42d958:	add	x0, sp, #0x38
  42d95c:	str	x21, [sp, #32]
  42d960:	bl	42d214 <ferror@plt+0x291a4>
  42d964:	mov	w20, w0
  42d968:	cbnz	w0, 42d998 <ferror@plt+0x29928>
  42d96c:	cmp	w20, #0x0
  42d970:	adrp	x21, 44f000 <ferror@plt+0x4af90>
  42d974:	cset	x20, ne  // ne = any
  42d978:	add	x21, x21, #0x132
  42d97c:	lsl	x20, x20, #3
  42d980:	ldr	x0, [sp, #56]
  42d984:	ldr	x3, [x0, x20]
  42d988:	cbnz	x3, 42d9c8 <ferror@plt+0x29958>
  42d98c:	mov	x0, x19
  42d990:	bl	424a18 <ferror@plt+0x209a8>
  42d994:	b	42d9b8 <ferror@plt+0x29948>
  42d998:	mov	x0, x19
  42d99c:	mov	x2, #0x0                   	// #0
  42d9a0:	mov	x1, #0xffffffffffffffff    	// #-1
  42d9a4:	bl	424748 <ferror@plt+0x206d8>
  42d9a8:	cbz	w0, 42d96c <ferror@plt+0x298fc>
  42d9ac:	mov	x0, x19
  42d9b0:	bl	41a07c <ferror@plt+0x1600c>
  42d9b4:	cbz	x0, 42d96c <ferror@plt+0x298fc>
  42d9b8:	ldp	x19, x20, [sp, #16]
  42d9bc:	ldr	x21, [sp, #32]
  42d9c0:	ldp	x29, x30, [sp], #64
  42d9c4:	ret
  42d9c8:	mov	x2, x21
  42d9cc:	mov	x0, x19
  42d9d0:	mov	x6, #0x0                   	// #0
  42d9d4:	mov	x5, #0x0                   	// #0
  42d9d8:	mov	x4, #0x0                   	// #0
  42d9dc:	mov	x1, #0xffffffffffffffff    	// #-1
  42d9e0:	add	x20, x20, #0x8
  42d9e4:	bl	42cc34 <ferror@plt+0x28bc4>
  42d9e8:	cbnz	x0, 42d9b8 <ferror@plt+0x29948>
  42d9ec:	b	42d980 <ferror@plt+0x29910>
  42d9f0:	stp	x29, x30, [sp, #-32]!
  42d9f4:	mov	x29, sp
  42d9f8:	stp	x19, x20, [sp, #16]
  42d9fc:	cbz	x0, 42da28 <ferror@plt+0x299b8>
  42da00:	bl	40a4a0 <ferror@plt+0x6430>
  42da04:	mov	x20, x0
  42da08:	bl	42d948 <ferror@plt+0x298d8>
  42da0c:	mov	x19, x0
  42da10:	mov	x0, x20
  42da14:	bl	4110d0 <ferror@plt+0xd060>
  42da18:	mov	x0, x19
  42da1c:	ldp	x19, x20, [sp, #16]
  42da20:	ldp	x29, x30, [sp], #32
  42da24:	ret
  42da28:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42da2c:	add	x1, x1, #0x82b
  42da30:	mov	x19, x0
  42da34:	add	x1, x1, #0xfa
  42da38:	adrp	x2, 433000 <ferror@plt+0x2ef90>
  42da3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42da40:	add	x2, x2, #0xefa
  42da44:	add	x0, x0, #0x41f
  42da48:	bl	412328 <ferror@plt+0xe2b8>
  42da4c:	b	42da18 <ferror@plt+0x299a8>
  42da50:	stp	x29, x30, [sp, #-32]!
  42da54:	mov	x29, sp
  42da58:	str	x19, [sp, #16]
  42da5c:	mov	x19, x0
  42da60:	mov	w0, #0x1                   	// #1
  42da64:	str	w0, [x19]
  42da68:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  42da6c:	add	x0, x0, #0x132
  42da70:	bl	41a07c <ferror@plt+0x1600c>
  42da74:	str	x0, [x19, #16]
  42da78:	mov	x0, #0x400                 	// #1024
  42da7c:	str	x0, [x19, #56]
  42da80:	mov	x0, #0xffffffffffffffff    	// #-1
  42da84:	stp	x0, x0, [x19, #24]
  42da88:	ldrb	w0, [x19, #94]
  42da8c:	str	xzr, [x19, #40]
  42da90:	and	w0, w0, #0xfffffff8
  42da94:	str	wzr, [x19, #48]
  42da98:	orr	w0, w0, #0x1
  42da9c:	stp	xzr, xzr, [x19, #64]
  42daa0:	str	xzr, [x19, #80]
  42daa4:	strb	wzr, [x19, #88]
  42daa8:	strb	w0, [x19, #94]
  42daac:	ldr	x19, [sp, #16]
  42dab0:	ldp	x29, x30, [sp], #32
  42dab4:	ret
  42dab8:	stp	x29, x30, [sp, #-32]!
  42dabc:	mov	x29, sp
  42dac0:	str	x19, [sp, #16]
  42dac4:	mov	x19, x0
  42dac8:	cbz	x0, 42daf0 <ferror@plt+0x29a80>
  42dacc:	ldxr	w0, [x19]
  42dad0:	add	w0, w0, #0x1
  42dad4:	stlxr	w1, w0, [x19]
  42dad8:	cbnz	w1, 42dacc <ferror@plt+0x29a5c>
  42dadc:	dmb	ish
  42dae0:	mov	x0, x19
  42dae4:	ldr	x19, [sp, #16]
  42dae8:	ldp	x29, x30, [sp], #32
  42daec:	ret
  42daf0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42daf4:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42daf8:	add	x2, x2, #0x941
  42dafc:	add	x1, x1, #0x27e
  42db00:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42db04:	add	x0, x0, #0x41f
  42db08:	bl	412328 <ferror@plt+0xe2b8>
  42db0c:	b	42dae0 <ferror@plt+0x29a70>
  42db10:	cbz	x0, 42db24 <ferror@plt+0x29ab4>
  42db14:	ldr	x2, [x0, #8]
  42db18:	ldr	x2, [x2, #32]
  42db1c:	mov	x16, x2
  42db20:	br	x16
  42db24:	stp	x29, x30, [sp, #-16]!
  42db28:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42db2c:	add	x1, x1, #0x27e
  42db30:	mov	x29, sp
  42db34:	add	x1, x1, #0x11
  42db38:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42db3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42db40:	add	x2, x2, #0x941
  42db44:	add	x0, x0, #0x41f
  42db48:	bl	412328 <ferror@plt+0xe2b8>
  42db4c:	mov	x0, #0x0                   	// #0
  42db50:	ldp	x29, x30, [sp], #16
  42db54:	ret
  42db58:	stp	x29, x30, [sp, #-64]!
  42db5c:	mov	x29, sp
  42db60:	stp	x19, x20, [sp, #16]
  42db64:	stp	x21, x22, [sp, #32]
  42db68:	str	x23, [sp, #48]
  42db6c:	cbz	x0, 42dbc8 <ferror@plt+0x29b58>
  42db70:	mov	w20, w1
  42db74:	mov	x21, x3
  42db78:	mov	w1, w2
  42db7c:	mov	x22, x4
  42db80:	mov	x23, x5
  42db84:	bl	42db10 <ferror@plt+0x29aa0>
  42db88:	mov	x19, x0
  42db8c:	cbz	w20, 42db98 <ferror@plt+0x29b28>
  42db90:	mov	w1, w20
  42db94:	bl	40de98 <ferror@plt+0x9e28>
  42db98:	mov	x3, x23
  42db9c:	mov	x2, x22
  42dba0:	mov	x1, x21
  42dba4:	mov	x0, x19
  42dba8:	bl	40ddb4 <ferror@plt+0x9d44>
  42dbac:	mov	x1, #0x0                   	// #0
  42dbb0:	mov	x0, x19
  42dbb4:	bl	40d87c <ferror@plt+0x980c>
  42dbb8:	mov	w20, w0
  42dbbc:	mov	x0, x19
  42dbc0:	bl	40e4bc <ferror@plt+0xa44c>
  42dbc4:	b	42dbec <ferror@plt+0x29b7c>
  42dbc8:	mov	w20, #0x0                   	// #0
  42dbcc:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42dbd0:	add	x1, x1, #0x27e
  42dbd4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42dbd8:	add	x1, x1, #0x23
  42dbdc:	add	x2, x2, #0x941
  42dbe0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42dbe4:	add	x0, x0, #0x41f
  42dbe8:	bl	412328 <ferror@plt+0xe2b8>
  42dbec:	mov	w0, w20
  42dbf0:	ldp	x19, x20, [sp, #16]
  42dbf4:	ldp	x21, x22, [sp, #32]
  42dbf8:	ldr	x23, [sp, #48]
  42dbfc:	ldp	x29, x30, [sp], #64
  42dc00:	ret
  42dc04:	mov	x4, x3
  42dc08:	mov	x5, #0x0                   	// #0
  42dc0c:	mov	x3, x2
  42dc10:	mov	w2, w1
  42dc14:	mov	w1, #0x0                   	// #0
  42dc18:	b	42db58 <ferror@plt+0x29ae8>
  42dc1c:	mov	x1, x0
  42dc20:	ldr	x0, [x0, #16]
  42dc24:	cbz	x0, 42dc5c <ferror@plt+0x29bec>
  42dc28:	ldr	x0, [x1, #72]
  42dc2c:	cbz	x0, 42dc64 <ferror@plt+0x29bf4>
  42dc30:	ldr	x0, [x0, #8]
  42dc34:	cmp	x0, #0x0
  42dc38:	cset	w0, ne  // ne = any
  42dc3c:	ldr	x2, [x1, #80]
  42dc40:	cbz	x2, 42dc58 <ferror@plt+0x29be8>
  42dc44:	ldr	x2, [x2, #8]
  42dc48:	ldr	x1, [x1, #56]
  42dc4c:	cmp	x2, x1
  42dc50:	b.cs	42dc58 <ferror@plt+0x29be8>  // b.hs, b.nlast
  42dc54:	orr	w0, w0, #0x4
  42dc58:	ret
  42dc5c:	ldr	x0, [x1, #64]
  42dc60:	b	42dc2c <ferror@plt+0x29bbc>
  42dc64:	mov	w0, #0x0                   	// #0
  42dc68:	b	42dc3c <ferror@plt+0x29bcc>
  42dc6c:	stp	x29, x30, [sp, #-16]!
  42dc70:	cmp	w0, #0xb
  42dc74:	mov	x29, sp
  42dc78:	b.eq	42dcf4 <ferror@plt+0x29c84>  // b.none
  42dc7c:	cmp	w0, #0x20
  42dc80:	b.gt	42dcdc <ferror@plt+0x29c6c>
  42dc84:	cmp	w0, #0x14
  42dc88:	b.gt	42dca0 <ferror@plt+0x29c30>
  42dc8c:	sub	w0, w0, #0x5
  42dc90:	cmp	w0, #0x9
  42dc94:	b.ls	42dcc4 <ferror@plt+0x29c54>  // b.plast
  42dc98:	mov	w0, #0x8                   	// #8
  42dc9c:	b	42dcec <ferror@plt+0x29c7c>
  42dca0:	sub	w0, w0, #0x15
  42dca4:	cmp	w0, #0xb
  42dca8:	b.hi	42dc98 <ferror@plt+0x29c28>  // b.pmore
  42dcac:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42dcb0:	add	x1, x1, #0x268
  42dcb4:	ldrb	w0, [x1, w0, uxtw]
  42dcb8:	adr	x1, 42dcc4 <ferror@plt+0x29c54>
  42dcbc:	add	x0, x1, w0, sxtb #2
  42dcc0:	br	x0
  42dcc4:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42dcc8:	add	x1, x1, #0x274
  42dccc:	ldrb	w0, [x1, w0, uxtw]
  42dcd0:	adr	x1, 42dcdc <ferror@plt+0x29c6c>
  42dcd4:	add	x0, x1, w0, sxtb #2
  42dcd8:	br	x0
  42dcdc:	cmp	w0, #0x4b
  42dce0:	mov	w1, #0x6                   	// #6
  42dce4:	mov	w0, #0x8                   	// #8
  42dce8:	csel	w0, w0, w1, ne  // ne = any
  42dcec:	ldp	x29, x30, [sp], #16
  42dcf0:	ret
  42dcf4:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42dcf8:	add	x1, x1, #0x27e
  42dcfc:	add	x1, x1, #0x37
  42dd00:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42dd04:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42dd08:	add	x2, x2, #0x951
  42dd0c:	add	x0, x0, #0x41f
  42dd10:	bl	412328 <ferror@plt+0xe2b8>
  42dd14:	b	42dc98 <ferror@plt+0x29c28>
  42dd18:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42dd1c:	add	x2, x2, #0x95e
  42dd20:	mov	w1, #0x10                  	// #16
  42dd24:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42dd28:	add	x0, x0, #0x41f
  42dd2c:	bl	4122b4 <ferror@plt+0xe244>
  42dd30:	b	42dc98 <ferror@plt+0x29c28>
  42dd34:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42dd38:	add	x2, x2, #0x978
  42dd3c:	b	42dd20 <ferror@plt+0x29cb0>
  42dd40:	mov	w0, #0x1                   	// #1
  42dd44:	b	42dcec <ferror@plt+0x29c7c>
  42dd48:	mov	w0, #0x3                   	// #3
  42dd4c:	b	42dcec <ferror@plt+0x29c7c>
  42dd50:	mov	w0, #0x4                   	// #4
  42dd54:	b	42dcec <ferror@plt+0x29c7c>
  42dd58:	mov	w0, #0x5                   	// #5
  42dd5c:	b	42dcec <ferror@plt+0x29c7c>
  42dd60:	mov	w0, #0x7                   	// #7
  42dd64:	b	42dcec <ferror@plt+0x29c7c>
  42dd68:	mov	w0, #0x0                   	// #0
  42dd6c:	b	42dcec <ferror@plt+0x29c7c>
  42dd70:	mov	w0, #0x2                   	// #2
  42dd74:	b	42dcec <ferror@plt+0x29c7c>
  42dd78:	cbz	x0, 42dd94 <ferror@plt+0x29d24>
  42dd7c:	cbz	x1, 42ddb4 <ferror@plt+0x29d44>
  42dd80:	cmp	x1, #0xa
  42dd84:	mov	x2, #0xa                   	// #10
  42dd88:	csel	x1, x1, x2, cs  // cs = hs, nlast
  42dd8c:	str	x1, [x0, #56]
  42dd90:	ret
  42dd94:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42dd98:	add	x1, x1, #0x27e
  42dd9c:	add	x1, x1, #0x55
  42dda0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42dda4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42dda8:	add	x2, x2, #0x941
  42ddac:	add	x0, x0, #0x41f
  42ddb0:	b	412328 <ferror@plt+0xe2b8>
  42ddb4:	mov	x1, #0x400                 	// #1024
  42ddb8:	b	42dd8c <ferror@plt+0x29d1c>
  42ddbc:	cbz	x0, 42ddc8 <ferror@plt+0x29d58>
  42ddc0:	ldr	x0, [x0, #56]
  42ddc4:	ret
  42ddc8:	stp	x29, x30, [sp, #-16]!
  42ddcc:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42ddd0:	add	x1, x1, #0x27e
  42ddd4:	mov	x29, sp
  42ddd8:	add	x1, x1, #0x72
  42dddc:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42dde0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42dde4:	add	x2, x2, #0x941
  42dde8:	add	x0, x0, #0x41f
  42ddec:	bl	412328 <ferror@plt+0xe2b8>
  42ddf0:	mov	x0, #0x0                   	// #0
  42ddf4:	ldp	x29, x30, [sp], #16
  42ddf8:	ret
  42ddfc:	cbz	x0, 42de50 <ferror@plt+0x29de0>
  42de00:	stp	x29, x30, [sp, #-48]!
  42de04:	cmp	x1, #0x0
  42de08:	ccmp	w2, #0x0, #0x0, ne  // ne = any
  42de0c:	mov	x29, sp
  42de10:	stp	x19, x20, [sp, #16]
  42de14:	mov	x19, x1
  42de18:	mov	w20, w2
  42de1c:	str	x21, [sp, #32]
  42de20:	b.ne	42de70 <ferror@plt+0x29e00>  // b.any
  42de24:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42de28:	add	x1, x1, #0x27e
  42de2c:	add	x1, x1, #0x8f
  42de30:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42de34:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42de38:	add	x2, x2, #0x99d
  42de3c:	add	x0, x0, #0x41f
  42de40:	ldp	x19, x20, [sp, #16]
  42de44:	ldr	x21, [sp, #32]
  42de48:	ldp	x29, x30, [sp], #48
  42de4c:	b	42de6c <ferror@plt+0x29dfc>
  42de50:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42de54:	add	x1, x1, #0x27e
  42de58:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42de5c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42de60:	add	x2, x2, #0x941
  42de64:	add	x1, x1, #0x8f
  42de68:	add	x0, x0, #0x41f
  42de6c:	b	412328 <ferror@plt+0xe2b8>
  42de70:	mov	x21, x0
  42de74:	cbz	x1, 42debc <ferror@plt+0x29e4c>
  42de78:	tbz	w2, #31, 42de88 <ferror@plt+0x29e18>
  42de7c:	mov	x0, x1
  42de80:	bl	403580 <strlen@plt>
  42de84:	mov	w20, w0
  42de88:	ldr	x0, [x21, #40]
  42de8c:	bl	4110d0 <ferror@plt+0xd060>
  42de90:	cbz	x19, 42dea4 <ferror@plt+0x29e34>
  42de94:	mov	x0, x19
  42de98:	mov	w1, w20
  42de9c:	bl	41a0cc <ferror@plt+0x1605c>
  42dea0:	mov	x19, x0
  42dea4:	str	x19, [x21, #40]
  42dea8:	str	w20, [x21, #48]
  42deac:	ldp	x19, x20, [sp, #16]
  42deb0:	ldr	x21, [sp, #32]
  42deb4:	ldp	x29, x30, [sp], #48
  42deb8:	ret
  42debc:	mov	w20, #0x0                   	// #0
  42dec0:	b	42de88 <ferror@plt+0x29e18>
  42dec4:	stp	x29, x30, [sp, #-32]!
  42dec8:	mov	x29, sp
  42decc:	str	x19, [sp, #16]
  42ded0:	mov	x19, x0
  42ded4:	cbz	x0, 42dee4 <ferror@plt+0x29e74>
  42ded8:	cbnz	x1, 42df14 <ferror@plt+0x29ea4>
  42dedc:	ldr	x19, [x19, #40]
  42dee0:	b	42df04 <ferror@plt+0x29e94>
  42dee4:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42dee8:	add	x1, x1, #0x27e
  42deec:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42def0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42def4:	add	x2, x2, #0x941
  42def8:	add	x1, x1, #0xaa
  42defc:	add	x0, x0, #0x41f
  42df00:	bl	412328 <ferror@plt+0xe2b8>
  42df04:	mov	x0, x19
  42df08:	ldr	x19, [sp, #16]
  42df0c:	ldp	x29, x30, [sp], #32
  42df10:	ret
  42df14:	ldr	w0, [x0, #48]
  42df18:	str	w0, [x1]
  42df1c:	b	42dedc <ferror@plt+0x29e6c>
  42df20:	stp	x29, x30, [sp, #-16]!
  42df24:	mov	x29, sp
  42df28:	cbz	x0, 42df48 <ferror@plt+0x29ed8>
  42df2c:	cbnz	x2, 42df74 <ferror@plt+0x29f04>
  42df30:	ldr	x3, [x0, #8]
  42df34:	and	w1, w1, #0x3
  42df38:	ldp	x29, x30, [sp], #16
  42df3c:	ldr	x3, [x3, #48]
  42df40:	mov	x16, x3
  42df44:	br	x16
  42df48:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42df4c:	add	x2, x2, #0x941
  42df50:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42df54:	add	x1, x1, #0x27e
  42df58:	add	x1, x1, #0xc5
  42df5c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42df60:	add	x0, x0, #0x41f
  42df64:	bl	412328 <ferror@plt+0xe2b8>
  42df68:	mov	w0, #0x0                   	// #0
  42df6c:	ldp	x29, x30, [sp], #16
  42df70:	ret
  42df74:	ldr	x3, [x2]
  42df78:	cbz	x3, 42df30 <ferror@plt+0x29ec0>
  42df7c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42df80:	add	x2, x2, #0x9e6
  42df84:	b	42df50 <ferror@plt+0x29ee0>
  42df88:	stp	x29, x30, [sp, #-32]!
  42df8c:	mov	x29, sp
  42df90:	str	x19, [sp, #16]
  42df94:	cbz	x0, 42dfc4 <ferror@plt+0x29f54>
  42df98:	ldr	x1, [x0, #8]
  42df9c:	mov	x19, x0
  42dfa0:	ldr	x1, [x1, #56]
  42dfa4:	blr	x1
  42dfa8:	ldrb	w1, [x19, #94]
  42dfac:	tbnz	w1, #5, 42dff4 <ferror@plt+0x29f84>
  42dfb0:	tbz	w1, #3, 42dfb8 <ferror@plt+0x29f48>
  42dfb4:	orr	w0, w0, #0x4
  42dfb8:	tbz	w1, #4, 42dfe8 <ferror@plt+0x29f78>
  42dfbc:	orr	w0, w0, #0x8
  42dfc0:	b	42dfe8 <ferror@plt+0x29f78>
  42dfc4:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42dfc8:	add	x1, x1, #0x27e
  42dfcc:	add	x1, x1, #0xdc
  42dfd0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42dfd4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42dfd8:	add	x2, x2, #0x941
  42dfdc:	add	x0, x0, #0x41f
  42dfe0:	bl	412328 <ferror@plt+0xe2b8>
  42dfe4:	mov	w0, #0x0                   	// #0
  42dfe8:	ldr	x19, [sp, #16]
  42dfec:	ldp	x29, x30, [sp], #32
  42dff0:	ret
  42dff4:	orr	w0, w0, #0x10
  42dff8:	b	42dfb0 <ferror@plt+0x29f40>
  42dffc:	cbz	x0, 42e010 <ferror@plt+0x29fa0>
  42e000:	ldrb	w2, [x0, #94]
  42e004:	bfi	w2, w1, #2, #1
  42e008:	strb	w2, [x0, #94]
  42e00c:	ret
  42e010:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42e014:	add	x1, x1, #0x27e
  42e018:	add	x1, x1, #0xf3
  42e01c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e020:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e024:	add	x2, x2, #0x941
  42e028:	add	x0, x0, #0x41f
  42e02c:	b	412328 <ferror@plt+0xe2b8>
  42e030:	cbz	x0, 42e040 <ferror@plt+0x29fd0>
  42e034:	ldrb	w0, [x0, #94]
  42e038:	ubfx	x0, x0, #2, #1
  42e03c:	ret
  42e040:	stp	x29, x30, [sp, #-16]!
  42e044:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42e048:	add	x1, x1, #0x27e
  42e04c:	mov	x29, sp
  42e050:	add	x1, x1, #0x113
  42e054:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e058:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e05c:	add	x2, x2, #0x941
  42e060:	add	x0, x0, #0x41f
  42e064:	bl	412328 <ferror@plt+0xe2b8>
  42e068:	mov	w0, #0x0                   	// #0
  42e06c:	ldp	x29, x30, [sp], #16
  42e070:	ret
  42e074:	stp	x29, x30, [sp, #-64]!
  42e078:	mov	x29, sp
  42e07c:	stp	x19, x20, [sp, #16]
  42e080:	mov	x20, x0
  42e084:	mov	x0, #0x1                   	// #1
  42e088:	stp	x21, x22, [sp, #32]
  42e08c:	str	x0, [sp, #56]
  42e090:	cbz	x20, 42e10c <ferror@plt+0x2a09c>
  42e094:	mov	x22, x1
  42e098:	cbnz	x1, 42e144 <ferror@plt+0x2a0d4>
  42e09c:	ldr	x0, [x20, #80]
  42e0a0:	cbz	x0, 42e188 <ferror@plt+0x2a118>
  42e0a4:	ldr	x0, [x0, #8]
  42e0a8:	cbz	x0, 42e188 <ferror@plt+0x2a118>
  42e0ac:	mov	x21, #0x0                   	// #0
  42e0b0:	ldr	x0, [x20, #80]
  42e0b4:	mov	x4, x22
  42e0b8:	add	x3, sp, #0x38
  42e0bc:	ldp	x1, x2, [x0]
  42e0c0:	ldr	x0, [x20, #8]
  42e0c4:	ldr	x5, [x0, #8]
  42e0c8:	sub	x2, x2, x21
  42e0cc:	add	x1, x1, x21
  42e0d0:	mov	x0, x20
  42e0d4:	blr	x5
  42e0d8:	mov	w19, w0
  42e0dc:	ldr	x0, [x20, #80]
  42e0e0:	ldr	x1, [sp, #56]
  42e0e4:	ldr	x2, [x0, #8]
  42e0e8:	add	x21, x21, x1
  42e0ec:	cmp	x2, x21
  42e0f0:	b.ls	42e0fc <ferror@plt+0x2a08c>  // b.plast
  42e0f4:	cmp	w19, #0x1
  42e0f8:	b.eq	42e158 <ferror@plt+0x2a0e8>  // b.none
  42e0fc:	mov	x2, x21
  42e100:	mov	x1, #0x0                   	// #0
  42e104:	bl	41cbcc <ferror@plt+0x18b5c>
  42e108:	b	42e130 <ferror@plt+0x2a0c0>
  42e10c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e110:	add	x2, x2, #0x941
  42e114:	mov	w19, #0x0                   	// #0
  42e118:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42e11c:	add	x1, x1, #0x27e
  42e120:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e124:	add	x1, x1, #0x133
  42e128:	add	x0, x0, #0x41f
  42e12c:	bl	412328 <ferror@plt+0xe2b8>
  42e130:	mov	w0, w19
  42e134:	ldp	x19, x20, [sp, #16]
  42e138:	ldp	x21, x22, [sp, #32]
  42e13c:	ldp	x29, x30, [sp], #64
  42e140:	ret
  42e144:	ldr	x0, [x1]
  42e148:	cbz	x0, 42e09c <ferror@plt+0x2a02c>
  42e14c:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42e150:	add	x2, x2, #0x9e6
  42e154:	b	42e114 <ferror@plt+0x2a0a4>
  42e158:	cbnz	x1, 42e0b0 <ferror@plt+0x2a040>
  42e15c:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42e160:	add	x3, x3, #0x27e
  42e164:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42e168:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42e16c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e170:	add	x4, x4, #0x9be
  42e174:	add	x3, x3, #0x146
  42e178:	add	x1, x1, #0x9cc
  42e17c:	add	x0, x0, #0x41f
  42e180:	mov	w2, #0x4b9                 	// #1209
  42e184:	bl	420128 <ferror@plt+0x1c0b8>
  42e188:	mov	w19, #0x1                   	// #1
  42e18c:	b	42e130 <ferror@plt+0x2a0c0>
  42e190:	stp	x29, x30, [sp, #-48]!
  42e194:	mov	x29, sp
  42e198:	str	x19, [sp, #16]
  42e19c:	str	xzr, [sp, #40]
  42e1a0:	cbz	x0, 42e210 <ferror@plt+0x2a1a0>
  42e1a4:	ldr	x1, [x0, #80]
  42e1a8:	mov	x19, x0
  42e1ac:	cbnz	x1, 42e23c <ferror@plt+0x2a1cc>
  42e1b0:	ldr	x0, [x19, #64]
  42e1b4:	cbz	x0, 42e1c0 <ferror@plt+0x2a150>
  42e1b8:	mov	x1, #0x0                   	// #0
  42e1bc:	bl	41bf48 <ferror@plt+0x17ed8>
  42e1c0:	ldr	x0, [x19, #80]
  42e1c4:	cbz	x0, 42e1d0 <ferror@plt+0x2a160>
  42e1c8:	mov	x1, #0x0                   	// #0
  42e1cc:	bl	41bf48 <ferror@plt+0x17ed8>
  42e1d0:	ldr	x0, [x19, #16]
  42e1d4:	cbz	x0, 42e230 <ferror@plt+0x2a1c0>
  42e1d8:	ldr	x0, [x19, #72]
  42e1dc:	cbz	x0, 42e1e8 <ferror@plt+0x2a178>
  42e1e0:	mov	x1, #0x0                   	// #0
  42e1e4:	bl	41bf48 <ferror@plt+0x17ed8>
  42e1e8:	ldrb	w0, [x19, #88]
  42e1ec:	cbz	w0, 42e230 <ferror@plt+0x2a1c0>
  42e1f0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e1f4:	mov	w1, #0x10                  	// #16
  42e1f8:	add	x2, x2, #0x9f3
  42e1fc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e200:	add	x0, x0, #0x41f
  42e204:	bl	4122b4 <ferror@plt+0xe244>
  42e208:	strb	wzr, [x19, #88]
  42e20c:	b	42e230 <ferror@plt+0x2a1c0>
  42e210:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42e214:	add	x1, x1, #0x27e
  42e218:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e21c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e220:	add	x2, x2, #0x941
  42e224:	add	x1, x1, #0x159
  42e228:	add	x0, x0, #0x41f
  42e22c:	bl	412328 <ferror@plt+0xe2b8>
  42e230:	ldr	x19, [sp, #16]
  42e234:	ldp	x29, x30, [sp], #48
  42e238:	ret
  42e23c:	ldr	x1, [x1, #8]
  42e240:	cbz	x1, 42e1b0 <ferror@plt+0x2a140>
  42e244:	bl	42df88 <ferror@plt+0x29f18>
  42e248:	and	w1, w0, #0xfffffffd
  42e24c:	mov	x2, #0x0                   	// #0
  42e250:	mov	x0, x19
  42e254:	bl	42df20 <ferror@plt+0x29eb0>
  42e258:	add	x1, sp, #0x28
  42e25c:	mov	x0, x19
  42e260:	bl	42e074 <ferror@plt+0x2a004>
  42e264:	ldr	x0, [sp, #40]
  42e268:	cbz	x0, 42e1b0 <ferror@plt+0x2a140>
  42e26c:	ldr	x3, [x0, #8]
  42e270:	mov	w1, #0x10                  	// #16
  42e274:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e278:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e27c:	add	x2, x2, #0x9d9
  42e280:	add	x0, x0, #0x41f
  42e284:	bl	4122b4 <ferror@plt+0xe244>
  42e288:	ldr	x0, [sp, #40]
  42e28c:	bl	408bb8 <ferror@plt+0x4b48>
  42e290:	b	42e1b0 <ferror@plt+0x2a140>
  42e294:	stp	x29, x30, [sp, #-48]!
  42e298:	mov	x29, sp
  42e29c:	str	x19, [sp, #16]
  42e2a0:	str	xzr, [sp, #40]
  42e2a4:	cbz	x0, 42e2dc <ferror@plt+0x2a26c>
  42e2a8:	mov	x19, x0
  42e2ac:	bl	42e190 <ferror@plt+0x2a120>
  42e2b0:	add	x1, sp, #0x28
  42e2b4:	ldr	x0, [x19, #8]
  42e2b8:	ldr	x2, [x0, #24]
  42e2bc:	mov	x0, x19
  42e2c0:	blr	x2
  42e2c4:	ldr	x0, [sp, #40]
  42e2c8:	cbnz	x0, 42e308 <ferror@plt+0x2a298>
  42e2cc:	ldrb	w0, [x19, #94]
  42e2d0:	and	w0, w0, #0xffffffc3
  42e2d4:	strb	w0, [x19, #94]
  42e2d8:	b	42e2fc <ferror@plt+0x2a28c>
  42e2dc:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42e2e0:	add	x1, x1, #0x27e
  42e2e4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e2e8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e2ec:	add	x2, x2, #0x941
  42e2f0:	add	x1, x1, #0x16c
  42e2f4:	add	x0, x0, #0x41f
  42e2f8:	bl	412328 <ferror@plt+0xe2b8>
  42e2fc:	ldr	x19, [sp, #16]
  42e300:	ldp	x29, x30, [sp], #48
  42e304:	ret
  42e308:	ldr	x3, [x0, #8]
  42e30c:	mov	w1, #0x10                  	// #16
  42e310:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e314:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e318:	add	x2, x2, #0xa2a
  42e31c:	add	x0, x0, #0x41f
  42e320:	bl	4122b4 <ferror@plt+0xe244>
  42e324:	ldr	x0, [sp, #40]
  42e328:	bl	408bb8 <ferror@plt+0x4b48>
  42e32c:	b	42e2cc <ferror@plt+0x2a25c>
  42e330:	stp	x29, x30, [sp, #-64]!
  42e334:	mov	x29, sp
  42e338:	stp	x19, x20, [sp, #16]
  42e33c:	stp	x21, x22, [sp, #32]
  42e340:	str	xzr, [sp, #56]
  42e344:	cbz	x0, 42e404 <ferror@plt+0x2a394>
  42e348:	mov	x19, x0
  42e34c:	mov	w22, w1
  42e350:	mov	x21, x2
  42e354:	cbnz	x2, 42e43c <ferror@plt+0x2a3cc>
  42e358:	ldr	x0, [x19, #80]
  42e35c:	cbz	x0, 42e458 <ferror@plt+0x2a3e8>
  42e360:	ldr	x0, [x0, #8]
  42e364:	cbz	x0, 42e458 <ferror@plt+0x2a3e8>
  42e368:	cbz	w22, 42e450 <ferror@plt+0x2a3e0>
  42e36c:	mov	x0, x19
  42e370:	bl	42df88 <ferror@plt+0x29f18>
  42e374:	mov	x2, #0x0                   	// #0
  42e378:	and	w1, w0, #0xfffffffd
  42e37c:	mov	x0, x19
  42e380:	bl	42df20 <ferror@plt+0x29eb0>
  42e384:	add	x1, sp, #0x38
  42e388:	mov	x0, x19
  42e38c:	bl	42e074 <ferror@plt+0x2a004>
  42e390:	mov	w20, w0
  42e394:	ldr	x0, [x19, #80]
  42e398:	mov	x1, #0x0                   	// #0
  42e39c:	bl	41bf48 <ferror@plt+0x17ed8>
  42e3a0:	ldrb	w0, [x19, #88]
  42e3a4:	cbz	w0, 42e3c8 <ferror@plt+0x2a358>
  42e3a8:	cbz	w22, 42e3c4 <ferror@plt+0x2a354>
  42e3ac:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e3b0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e3b4:	add	x2, x2, #0x9f3
  42e3b8:	add	x0, x0, #0x41f
  42e3bc:	mov	w1, #0x10                  	// #16
  42e3c0:	bl	4122b4 <ferror@plt+0xe244>
  42e3c4:	strb	wzr, [x19, #88]
  42e3c8:	ldr	x0, [x19, #8]
  42e3cc:	mov	x1, x21
  42e3d0:	ldr	x2, [x0, #24]
  42e3d4:	mov	x0, x19
  42e3d8:	blr	x2
  42e3dc:	mov	w22, w0
  42e3e0:	ldrb	w0, [x19, #94]
  42e3e4:	cmp	w22, #0x1
  42e3e8:	and	w0, w0, #0xffffffc3
  42e3ec:	strb	w0, [x19, #94]
  42e3f0:	b.eq	42e460 <ferror@plt+0x2a3f0>  // b.none
  42e3f4:	add	x0, sp, #0x38
  42e3f8:	mov	w20, w22
  42e3fc:	bl	408e7c <ferror@plt+0x4e0c>
  42e400:	b	42e428 <ferror@plt+0x2a3b8>
  42e404:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e408:	add	x2, x2, #0x941
  42e40c:	mov	w20, #0x0                   	// #0
  42e410:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42e414:	add	x1, x1, #0x27e
  42e418:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e41c:	add	x1, x1, #0x17f
  42e420:	add	x0, x0, #0x41f
  42e424:	bl	412328 <ferror@plt+0xe2b8>
  42e428:	mov	w0, w20
  42e42c:	ldp	x19, x20, [sp, #16]
  42e430:	ldp	x21, x22, [sp, #32]
  42e434:	ldp	x29, x30, [sp], #64
  42e438:	ret
  42e43c:	ldr	x0, [x2]
  42e440:	cbz	x0, 42e358 <ferror@plt+0x2a2e8>
  42e444:	adrp	x2, 436000 <ferror@plt+0x31f90>
  42e448:	add	x2, x2, #0x7bf
  42e44c:	b	42e40c <ferror@plt+0x2a39c>
  42e450:	mov	w20, #0x1                   	// #1
  42e454:	b	42e394 <ferror@plt+0x2a324>
  42e458:	mov	w20, #0x1                   	// #1
  42e45c:	b	42e3a0 <ferror@plt+0x2a330>
  42e460:	cmp	w20, #0x1
  42e464:	b.eq	42e428 <ferror@plt+0x2a3b8>  // b.none
  42e468:	ldr	x1, [sp, #56]
  42e46c:	mov	x0, x21
  42e470:	bl	408e1c <ferror@plt+0x4dac>
  42e474:	b	42e428 <ferror@plt+0x2a3b8>
  42e478:	cbz	x0, 42e534 <ferror@plt+0x2a4c4>
  42e47c:	stp	x29, x30, [sp, #-32]!
  42e480:	mov	x29, sp
  42e484:	str	x19, [sp, #16]
  42e488:	mov	x19, x0
  42e48c:	ldxr	w1, [x19]
  42e490:	sub	w2, w1, #0x1
  42e494:	stlxr	w3, w2, [x19]
  42e498:	cbnz	w3, 42e48c <ferror@plt+0x2a41c>
  42e49c:	dmb	ish
  42e4a0:	cmp	w1, #0x1
  42e4a4:	b.ne	42e55c <ferror@plt+0x2a4ec>  // b.any
  42e4a8:	ldrb	w2, [x19, #94]
  42e4ac:	tbz	w2, #2, 42e554 <ferror@plt+0x2a4e4>
  42e4b0:	mov	x2, #0x0                   	// #0
  42e4b4:	bl	42e330 <ferror@plt+0x2a2c0>
  42e4b8:	ldr	x0, [x19, #16]
  42e4bc:	bl	4110d0 <ferror@plt+0xd060>
  42e4c0:	ldr	x0, [x19, #24]
  42e4c4:	cmn	x0, #0x1
  42e4c8:	b.eq	42e4d0 <ferror@plt+0x2a460>  // b.none
  42e4cc:	bl	42c9f8 <ferror@plt+0x28988>
  42e4d0:	ldr	x0, [x19, #32]
  42e4d4:	cmn	x0, #0x1
  42e4d8:	b.eq	42e4e0 <ferror@plt+0x2a470>  // b.none
  42e4dc:	bl	42c9f8 <ferror@plt+0x28988>
  42e4e0:	ldr	x0, [x19, #40]
  42e4e4:	bl	4110d0 <ferror@plt+0xd060>
  42e4e8:	ldr	x0, [x19, #64]
  42e4ec:	cbz	x0, 42e4f8 <ferror@plt+0x2a488>
  42e4f0:	mov	w1, #0x1                   	// #1
  42e4f4:	bl	41be08 <ferror@plt+0x17d98>
  42e4f8:	ldr	x0, [x19, #80]
  42e4fc:	cbz	x0, 42e508 <ferror@plt+0x2a498>
  42e500:	mov	w1, #0x1                   	// #1
  42e504:	bl	41be08 <ferror@plt+0x17d98>
  42e508:	ldr	x0, [x19, #72]
  42e50c:	cbz	x0, 42e518 <ferror@plt+0x2a4a8>
  42e510:	mov	w1, #0x1                   	// #1
  42e514:	bl	41be08 <ferror@plt+0x17d98>
  42e518:	ldr	x0, [x19, #8]
  42e51c:	ldr	x1, [x0, #40]
  42e520:	mov	x0, x19
  42e524:	ldr	x19, [sp, #16]
  42e528:	mov	x16, x1
  42e52c:	ldp	x29, x30, [sp], #32
  42e530:	br	x16
  42e534:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42e538:	add	x1, x1, #0x27e
  42e53c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e540:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e544:	add	x2, x2, #0x941
  42e548:	add	x1, x1, #0x195
  42e54c:	add	x0, x0, #0x41f
  42e550:	b	412328 <ferror@plt+0xe2b8>
  42e554:	bl	42e190 <ferror@plt+0x2a120>
  42e558:	b	42e4b8 <ferror@plt+0x2a448>
  42e55c:	ldr	x19, [sp, #16]
  42e560:	ldp	x29, x30, [sp], #32
  42e564:	ret
  42e568:	stp	x29, x30, [sp, #-64]!
  42e56c:	mov	x29, sp
  42e570:	stp	x19, x20, [sp, #16]
  42e574:	stp	x21, x22, [sp, #32]
  42e578:	str	x23, [sp, #48]
  42e57c:	cbz	x0, 42e5a8 <ferror@plt+0x2a538>
  42e580:	mov	x19, x0
  42e584:	mov	x21, x1
  42e588:	mov	w23, w2
  42e58c:	mov	x22, x3
  42e590:	cbnz	x3, 42e5e4 <ferror@plt+0x2a574>
  42e594:	ldrb	w0, [x19, #94]
  42e598:	tbnz	w0, #5, 42e5f8 <ferror@plt+0x2a588>
  42e59c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e5a0:	add	x2, x2, #0xa44
  42e5a4:	b	42e5b0 <ferror@plt+0x2a540>
  42e5a8:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e5ac:	add	x2, x2, #0x941
  42e5b0:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42e5b4:	add	x1, x1, #0x27e
  42e5b8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e5bc:	add	x1, x1, #0x1a8
  42e5c0:	add	x0, x0, #0x41f
  42e5c4:	bl	412328 <ferror@plt+0xe2b8>
  42e5c8:	mov	w20, #0x0                   	// #0
  42e5cc:	mov	w0, w20
  42e5d0:	ldp	x19, x20, [sp, #16]
  42e5d4:	ldp	x21, x22, [sp, #32]
  42e5d8:	ldr	x23, [sp, #48]
  42e5dc:	ldp	x29, x30, [sp], #64
  42e5e0:	ret
  42e5e4:	ldr	x0, [x3]
  42e5e8:	cbz	x0, 42e594 <ferror@plt+0x2a524>
  42e5ec:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42e5f0:	add	x2, x2, #0x9e6
  42e5f4:	b	42e5b0 <ferror@plt+0x2a540>
  42e5f8:	cbz	w23, 42e614 <ferror@plt+0x2a5a4>
  42e5fc:	sub	w1, w23, #0x1
  42e600:	cmp	w1, #0x1
  42e604:	b.ls	42e69c <ferror@plt+0x2a62c>  // b.plast
  42e608:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e60c:	add	x2, x2, #0xad3
  42e610:	b	42e638 <ferror@plt+0x2a5c8>
  42e614:	tbz	w0, #0, 42e6a0 <ferror@plt+0x2a630>
  42e618:	and	w3, w0, #0x2
  42e61c:	ldr	x1, [x19, #72]
  42e620:	tbz	w0, #1, 42e64c <ferror@plt+0x2a5dc>
  42e624:	cbz	x1, 42e64c <ferror@plt+0x2a5dc>
  42e628:	ldr	x2, [x1, #8]
  42e62c:	cbz	x2, 42e64c <ferror@plt+0x2a5dc>
  42e630:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e634:	add	x2, x2, #0xa59
  42e638:	mov	w1, #0x10                  	// #16
  42e63c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e640:	add	x0, x0, #0x41f
  42e644:	bl	4122b4 <ferror@plt+0xe244>
  42e648:	b	42e5c8 <ferror@plt+0x2a558>
  42e64c:	ldr	x2, [x19, #64]
  42e650:	cbz	x2, 42e65c <ferror@plt+0x2a5ec>
  42e654:	ldr	x2, [x2, #8]
  42e658:	sub	x21, x21, x2
  42e65c:	cbz	x1, 42e69c <ferror@plt+0x2a62c>
  42e660:	ldr	x1, [x1, #8]
  42e664:	cbz	x1, 42e698 <ferror@plt+0x2a628>
  42e668:	cbz	w3, 42e698 <ferror@plt+0x2a628>
  42e66c:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42e670:	add	x3, x3, #0x27e
  42e674:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42e678:	add	x3, x3, #0x1c3
  42e67c:	add	x4, x4, #0xa98
  42e680:	mov	w2, #0x468                 	// #1128
  42e684:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42e688:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e68c:	add	x1, x1, #0x9cc
  42e690:	add	x0, x0, #0x41f
  42e694:	bl	420128 <ferror@plt+0x1c0b8>
  42e698:	sub	x21, x21, x1
  42e69c:	tbnz	w0, #0, 42e754 <ferror@plt+0x2a6e4>
  42e6a0:	ldr	x0, [x19, #8]
  42e6a4:	mov	x3, x22
  42e6a8:	mov	w2, w23
  42e6ac:	mov	x1, x21
  42e6b0:	ldr	x4, [x0, #16]
  42e6b4:	mov	x0, x19
  42e6b8:	blr	x4
  42e6bc:	mov	w20, w0
  42e6c0:	cmp	w0, #0x1
  42e6c4:	b.ne	42e5cc <ferror@plt+0x2a55c>  // b.any
  42e6c8:	ldrb	w0, [x19, #94]
  42e6cc:	tbz	w0, #0, 42e5cc <ferror@plt+0x2a55c>
  42e6d0:	ldr	x0, [x19, #64]
  42e6d4:	cbz	x0, 42e6e0 <ferror@plt+0x2a670>
  42e6d8:	mov	x1, #0x0                   	// #0
  42e6dc:	bl	41bf48 <ferror@plt+0x17ed8>
  42e6e0:	ldr	x0, [x19, #24]
  42e6e4:	cmn	x0, #0x1
  42e6e8:	b.eq	42e700 <ferror@plt+0x2a690>  // b.none
  42e6ec:	mov	x4, #0x0                   	// #0
  42e6f0:	mov	x3, #0x0                   	// #0
  42e6f4:	mov	x2, #0x0                   	// #0
  42e6f8:	mov	x1, #0x0                   	// #0
  42e6fc:	bl	42c9f4 <ferror@plt+0x28984>
  42e700:	ldr	x0, [x19, #32]
  42e704:	cmn	x0, #0x1
  42e708:	b.eq	42e720 <ferror@plt+0x2a6b0>  // b.none
  42e70c:	mov	x4, #0x0                   	// #0
  42e710:	mov	x3, #0x0                   	// #0
  42e714:	mov	x2, #0x0                   	// #0
  42e718:	mov	x1, #0x0                   	// #0
  42e71c:	bl	42c9f4 <ferror@plt+0x28984>
  42e720:	ldr	x0, [x19, #72]
  42e724:	cbz	x0, 42e778 <ferror@plt+0x2a708>
  42e728:	ldr	x1, [x0, #8]
  42e72c:	cbz	x1, 42e770 <ferror@plt+0x2a700>
  42e730:	ldrb	w1, [x19, #94]
  42e734:	tbz	w1, #1, 42e770 <ferror@plt+0x2a700>
  42e738:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42e73c:	add	x3, x3, #0x27e
  42e740:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42e744:	add	x3, x3, #0x1c3
  42e748:	add	x4, x4, #0xa98
  42e74c:	mov	w2, #0x491                 	// #1169
  42e750:	b	42e684 <ferror@plt+0x2a614>
  42e754:	mov	x1, x22
  42e758:	mov	x0, x19
  42e75c:	bl	42e074 <ferror@plt+0x2a004>
  42e760:	mov	w20, w0
  42e764:	cmp	w0, #0x1
  42e768:	b.ne	42e5cc <ferror@plt+0x2a55c>  // b.any
  42e76c:	b	42e6a0 <ferror@plt+0x2a630>
  42e770:	mov	x1, #0x0                   	// #0
  42e774:	bl	41bf48 <ferror@plt+0x17ed8>
  42e778:	ldrb	w0, [x19, #88]
  42e77c:	cbz	w0, 42e5cc <ferror@plt+0x2a55c>
  42e780:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e784:	mov	w1, #0x10                  	// #16
  42e788:	add	x2, x2, #0x9f3
  42e78c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e790:	add	x0, x0, #0x41f
  42e794:	bl	4122b4 <ferror@plt+0xe244>
  42e798:	strb	wzr, [x19, #88]
  42e79c:	b	42e5cc <ferror@plt+0x2a55c>
  42e7a0:	stp	x29, x30, [sp, #-128]!
  42e7a4:	mov	x29, sp
  42e7a8:	ldrb	w2, [x0, #94]
  42e7ac:	stp	x19, x20, [sp, #16]
  42e7b0:	mov	x19, x0
  42e7b4:	stp	x21, x22, [sp, #32]
  42e7b8:	stp	x23, x24, [sp, #48]
  42e7bc:	mov	x23, x1
  42e7c0:	stp	x25, x26, [sp, #64]
  42e7c4:	tbz	w2, #5, 42e818 <ferror@plt+0x2a7a8>
  42e7c8:	ldr	x2, [x0, #80]
  42e7cc:	cbnz	x2, 42e7f8 <ferror@plt+0x2a788>
  42e7d0:	ldrb	w0, [x19, #88]
  42e7d4:	cbz	w0, 42e818 <ferror@plt+0x2a7a8>
  42e7d8:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42e7dc:	mov	w1, #0x10                  	// #16
  42e7e0:	add	x2, x2, #0x9f3
  42e7e4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e7e8:	add	x0, x0, #0x41f
  42e7ec:	bl	4122b4 <ferror@plt+0xe244>
  42e7f0:	strb	wzr, [x19, #88]
  42e7f4:	b	42e818 <ferror@plt+0x2a7a8>
  42e7f8:	ldr	x2, [x2, #8]
  42e7fc:	cbz	x2, 42e7d0 <ferror@plt+0x2a760>
  42e800:	bl	42e074 <ferror@plt+0x2a004>
  42e804:	mov	w20, w0
  42e808:	cmp	w0, #0x1
  42e80c:	b.ne	42e8c8 <ferror@plt+0x2a858>  // b.any
  42e810:	ldrb	w0, [x19, #94]
  42e814:	tbnz	w0, #5, 42e7d0 <ferror@plt+0x2a760>
  42e818:	ldr	x0, [x19, #64]
  42e81c:	cbnz	x0, 42e82c <ferror@plt+0x2a7bc>
  42e820:	ldr	x0, [x19, #56]
  42e824:	bl	41bdbc <ferror@plt+0x17d4c>
  42e828:	str	x0, [x19, #64]
  42e82c:	ldp	x1, x0, [x19, #56]
  42e830:	ldr	x21, [x0, #8]
  42e834:	add	x1, x21, x1
  42e838:	bl	41bfa8 <ferror@plt+0x17f38>
  42e83c:	ldp	x2, x0, [x19, #56]
  42e840:	mov	x4, x23
  42e844:	add	x3, sp, #0x58
  42e848:	ldr	x1, [x0]
  42e84c:	ldr	x0, [x19, #8]
  42e850:	add	x1, x1, x21
  42e854:	ldr	x5, [x0]
  42e858:	mov	x0, x19
  42e85c:	blr	x5
  42e860:	mov	w20, w0
  42e864:	cmp	w0, #0x1
  42e868:	ldr	x1, [sp, #88]
  42e86c:	b.eq	42e8a0 <ferror@plt+0x2a830>  // b.none
  42e870:	cbz	x1, 42e8a0 <ferror@plt+0x2a830>
  42e874:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42e878:	add	x3, x3, #0x27e
  42e87c:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42e880:	add	x3, x3, #0x1de
  42e884:	add	x4, x4, #0xb01
  42e888:	mov	w2, #0x5e5                 	// #1509
  42e88c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42e890:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42e894:	add	x1, x1, #0x9cc
  42e898:	add	x0, x0, #0x41f
  42e89c:	bl	420128 <ferror@plt+0x1c0b8>
  42e8a0:	ldr	x0, [x19, #64]
  42e8a4:	add	x1, x21, x1
  42e8a8:	bl	41bf48 <ferror@plt+0x17ed8>
  42e8ac:	cmp	w20, #0x1
  42e8b0:	b.eq	42e8e4 <ferror@plt+0x2a874>  // b.none
  42e8b4:	cmp	w20, #0x2
  42e8b8:	b.ne	42e8c8 <ferror@plt+0x2a858>  // b.any
  42e8bc:	ldr	x0, [x19, #64]
  42e8c0:	ldr	x0, [x0, #8]
  42e8c4:	cbnz	x0, 42e90c <ferror@plt+0x2a89c>
  42e8c8:	mov	w0, w20
  42e8cc:	ldp	x19, x20, [sp, #16]
  42e8d0:	ldp	x21, x22, [sp, #32]
  42e8d4:	ldp	x23, x24, [sp, #48]
  42e8d8:	ldp	x25, x26, [sp, #64]
  42e8dc:	ldp	x29, x30, [sp], #128
  42e8e0:	ret
  42e8e4:	ldr	x0, [x19, #64]
  42e8e8:	ldr	x0, [x0, #8]
  42e8ec:	cbnz	x0, 42e90c <ferror@plt+0x2a89c>
  42e8f0:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42e8f4:	add	x3, x3, #0x27e
  42e8f8:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42e8fc:	add	x3, x3, #0x1de
  42e900:	add	x4, x4, #0xb34
  42e904:	mov	w2, #0x5ed                 	// #1517
  42e908:	b	42e88c <ferror@plt+0x2a81c>
  42e90c:	ldr	x0, [x19, #72]
  42e910:	cbz	x0, 42e9e0 <ferror@plt+0x2a970>
  42e914:	ldr	x24, [x0, #8]
  42e918:	ldrb	w0, [x19, #94]
  42e91c:	tbz	w0, #1, 42eba4 <ferror@plt+0x2ab34>
  42e920:	ldr	x0, [x19, #72]
  42e924:	cbz	x0, 42e9fc <ferror@plt+0x2a98c>
  42e928:	mov	x21, #0x6                   	// #6
  42e92c:	ldp	x4, x0, [x19, #64]
  42e930:	ldp	x1, x2, [x0, #8]
  42e934:	ldr	x3, [x4, #8]
  42e938:	str	x3, [sp, #96]
  42e93c:	cmp	x3, #0x6
  42e940:	sub	x2, x2, #0x1
  42e944:	csel	x3, x3, x21, cs  // cs = hs, nlast
  42e948:	sub	x2, x2, x1
  42e94c:	cmp	x2, x3
  42e950:	csel	x2, x2, x3, cs  // cs = hs, nlast
  42e954:	ldr	x3, [x4]
  42e958:	add	x1, x1, x2
  42e95c:	stp	x2, x3, [sp, #104]
  42e960:	bl	41bfa8 <ferror@plt+0x17f38>
  42e964:	ldr	x2, [x19, #72]
  42e968:	add	x4, sp, #0x68
  42e96c:	ldr	x1, [sp, #104]
  42e970:	add	x3, sp, #0x78
  42e974:	ldr	x0, [x2, #8]
  42e978:	sub	x1, x0, x1
  42e97c:	ldr	x0, [x2]
  42e980:	add	x2, sp, #0x60
  42e984:	add	x0, x0, x1
  42e988:	str	x0, [sp, #120]
  42e98c:	ldr	x0, [x19, #24]
  42e990:	add	x1, sp, #0x70
  42e994:	bl	42c9f4 <ferror@plt+0x28984>
  42e998:	mov	x25, x0
  42e99c:	bl	403f60 <__errno_location@plt>
  42e9a0:	mov	x1, x0
  42e9a4:	ldr	x0, [x19, #64]
  42e9a8:	ldr	x2, [sp, #96]
  42e9ac:	ldp	x3, x5, [x0]
  42e9b0:	ldr	x4, [sp, #112]
  42e9b4:	add	x4, x4, x2
  42e9b8:	add	x3, x3, x5
  42e9bc:	cmp	x4, x3
  42e9c0:	b.eq	42ea18 <ferror@plt+0x2a9a8>  // b.none
  42e9c4:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42e9c8:	add	x3, x3, #0x27e
  42e9cc:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42e9d0:	add	x3, x3, #0x1de
  42e9d4:	add	x4, x4, #0xb69
  42e9d8:	mov	w2, #0x612                 	// #1554
  42e9dc:	b	42e88c <ferror@plt+0x2a81c>
  42e9e0:	ldr	x0, [x19, #16]
  42e9e4:	cbz	x0, 42e9f4 <ferror@plt+0x2a984>
  42e9e8:	ldr	x0, [x19, #56]
  42e9ec:	bl	41bdbc <ferror@plt+0x17d4c>
  42e9f0:	str	x0, [x19, #72]
  42e9f4:	mov	x24, #0x0                   	// #0
  42e9f8:	b	42e918 <ferror@plt+0x2a8a8>
  42e9fc:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42ea00:	add	x3, x3, #0x27e
  42ea04:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42ea08:	add	x3, x3, #0x1de
  42ea0c:	add	x4, x4, #0xb4f
  42ea10:	mov	w2, #0x5fe                 	// #1534
  42ea14:	b	42e88c <ferror@plt+0x2a81c>
  42ea18:	ldr	x6, [x19, #72]
  42ea1c:	ldr	x3, [sp, #104]
  42ea20:	ldr	x4, [sp, #120]
  42ea24:	add	x4, x4, x3
  42ea28:	ldp	x3, x6, [x6]
  42ea2c:	add	x3, x3, x6
  42ea30:	cmp	x4, x3
  42ea34:	b.eq	42ea54 <ferror@plt+0x2a9e4>  // b.none
  42ea38:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42ea3c:	add	x3, x3, #0x27e
  42ea40:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42ea44:	add	x3, x3, #0x1de
  42ea48:	add	x4, x4, #0xbb1
  42ea4c:	mov	w2, #0x614                 	// #1556
  42ea50:	b	42e88c <ferror@plt+0x2a81c>
  42ea54:	sub	x2, x5, x2
  42ea58:	ldr	w22, [x1]
  42ea5c:	mov	x1, #0x0                   	// #0
  42ea60:	bl	41cbcc <ferror@plt+0x18b5c>
  42ea64:	ldr	x0, [x19, #72]
  42ea68:	ldr	x1, [sp, #104]
  42ea6c:	ldr	x2, [x0, #8]
  42ea70:	sub	x1, x2, x1
  42ea74:	bl	41bf48 <ferror@plt+0x17ed8>
  42ea78:	cmn	x25, #0x1
  42ea7c:	b.ne	42eb90 <ferror@plt+0x2ab20>  // b.any
  42ea80:	cmp	w22, #0x16
  42ea84:	b.eq	42eac8 <ferror@plt+0x2aa58>  // b.none
  42ea88:	cmp	w22, #0x54
  42ea8c:	b.eq	42eb08 <ferror@plt+0x2aa98>  // b.none
  42ea90:	cmp	w22, #0x7
  42ea94:	b.ne	42eb3c <ferror@plt+0x2aacc>  // b.any
  42ea98:	ldr	x0, [x19, #64]
  42ea9c:	ldr	x1, [x0]
  42eaa0:	ldr	x0, [sp, #112]
  42eaa4:	cmp	x1, x0
  42eaa8:	b.ne	42e92c <ferror@plt+0x2a8bc>  // b.any
  42eaac:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42eab0:	add	x3, x3, #0x27e
  42eab4:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42eab8:	add	x3, x3, #0x1de
  42eabc:	add	x4, x4, #0xc0b
  42eac0:	mov	w2, #0x629                 	// #1577
  42eac4:	b	42e88c <ferror@plt+0x2a81c>
  42eac8:	ldr	x0, [x19, #72]
  42eacc:	ldr	x0, [x0, #8]
  42ead0:	cmp	x0, x24
  42ead4:	b.ne	42eae0 <ferror@plt+0x2aa70>  // b.any
  42ead8:	cmp	w20, #0x2
  42eadc:	b.eq	42e8c8 <ferror@plt+0x2a858>  // b.none
  42eae0:	ldr	x0, [x19, #72]
  42eae4:	ldr	x0, [x0, #8]
  42eae8:	cbnz	x0, 42eb9c <ferror@plt+0x2ab2c>
  42eaec:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42eaf0:	add	x3, x3, #0x27e
  42eaf4:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42eaf8:	add	x3, x3, #0x1de
  42eafc:	add	x4, x4, #0xc3b
  42eb00:	mov	w2, #0x63d                 	// #1597
  42eb04:	b	42e88c <ferror@plt+0x2a81c>
  42eb08:	ldr	x0, [x19, #72]
  42eb0c:	ldr	x0, [x0, #8]
  42eb10:	cmp	x0, x24
  42eb14:	b.hi	42eae0 <ferror@plt+0x2aa70>  // b.pmore
  42eb18:	bl	42c790 <ferror@plt+0x28720>
  42eb1c:	mov	w1, w0
  42eb20:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  42eb24:	mov	x0, x23
  42eb28:	add	x3, x3, #0xed
  42eb2c:	mov	w2, #0x1                   	// #1
  42eb30:	bl	408dbc <ferror@plt+0x4d4c>
  42eb34:	mov	w20, #0x0                   	// #0
  42eb38:	b	42e8c8 <ferror@plt+0x2a858>
  42eb3c:	cmp	w22, #0x9
  42eb40:	b.ne	42eb60 <ferror@plt+0x2aaf0>  // b.any
  42eb44:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42eb48:	add	x3, x3, #0x27e
  42eb4c:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42eb50:	add	x3, x3, #0x1de
  42eb54:	add	x4, x4, #0xc2b
  42eb58:	mov	w2, #0x637                 	// #1591
  42eb5c:	b	42e88c <ferror@plt+0x2a81c>
  42eb60:	bl	42c790 <ferror@plt+0x28720>
  42eb64:	mov	w19, w0
  42eb68:	mov	w0, w22
  42eb6c:	bl	41a5ec <ferror@plt+0x1657c>
  42eb70:	mov	w1, w19
  42eb74:	mov	x4, x0
  42eb78:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42eb7c:	mov	x0, x23
  42eb80:	add	x3, x3, #0x645
  42eb84:	mov	w2, #0x2                   	// #2
  42eb88:	bl	408d04 <ferror@plt+0x4c94>
  42eb8c:	b	42eb34 <ferror@plt+0x2aac4>
  42eb90:	cmp	w20, #0x1
  42eb94:	b.ne	42e8c8 <ferror@plt+0x2a858>  // b.any
  42eb98:	b	42eae0 <ferror@plt+0x2aa70>
  42eb9c:	mov	w20, #0x1                   	// #1
  42eba0:	b	42e8c8 <ferror@plt+0x2a858>
  42eba4:	ldr	x0, [x19, #16]
  42eba8:	cbz	x0, 42e8c8 <ferror@plt+0x2a858>
  42ebac:	ldr	x0, [x19, #72]
  42ebb0:	cbnz	x0, 42ebd0 <ferror@plt+0x2ab60>
  42ebb4:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42ebb8:	add	x3, x3, #0x27e
  42ebbc:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42ebc0:	add	x3, x3, #0x1de
  42ebc4:	add	x4, x4, #0xb4f
  42ebc8:	mov	w2, #0x644                 	// #1604
  42ebcc:	b	42e88c <ferror@plt+0x2a81c>
  42ebd0:	ldr	x0, [x19, #64]
  42ebd4:	adrp	x25, 44f000 <ferror@plt+0x4af90>
  42ebd8:	add	x25, x25, #0xed
  42ebdc:	adrp	x26, 44f000 <ferror@plt+0x4af90>
  42ebe0:	ldp	x22, x21, [x0]
  42ebe4:	add	x21, x22, x21
  42ebe8:	cmp	x22, x21
  42ebec:	b.cc	42ec28 <ferror@plt+0x2abb8>  // b.lo, b.ul, b.last
  42ebf0:	ldr	x0, [x19, #64]
  42ebf4:	ldr	x1, [x0]
  42ebf8:	cmp	x1, x21
  42ebfc:	b.cs	42e8c8 <ferror@plt+0x2a858>  // b.hs, b.nlast
  42ec00:	ldr	x0, [x19, #72]
  42ec04:	sub	x21, x21, x1
  42ec08:	sxtw	x21, w21
  42ec0c:	mov	x2, x21
  42ec10:	bl	41c2bc <ferror@plt+0x1824c>
  42ec14:	ldr	x0, [x19, #64]
  42ec18:	mov	x2, x21
  42ec1c:	mov	x1, #0x0                   	// #0
  42ec20:	bl	41cbcc <ferror@plt+0x18b5c>
  42ec24:	b	42e8c8 <ferror@plt+0x2a858>
  42ec28:	sub	x1, x21, x22
  42ec2c:	mov	x0, x22
  42ec30:	bl	423ba4 <ferror@plt+0x1fb34>
  42ec34:	cmn	w0, #0x2
  42ec38:	b.eq	42ec8c <ferror@plt+0x2ac1c>  // b.none
  42ec3c:	cmn	w0, #0x1
  42ec40:	b.ne	42ec78 <ferror@plt+0x2ac08>  // b.any
  42ec44:	ldr	x0, [x19, #72]
  42ec48:	ldr	x0, [x0, #8]
  42ec4c:	cmp	x0, x24
  42ec50:	b.hi	42ec94 <ferror@plt+0x2ac24>  // b.pmore
  42ec54:	bl	42c790 <ferror@plt+0x28720>
  42ec58:	mov	x21, x22
  42ec5c:	mov	w1, w0
  42ec60:	mov	x3, x25
  42ec64:	mov	x0, x23
  42ec68:	mov	w2, #0x1                   	// #1
  42ec6c:	mov	w20, #0x0                   	// #0
  42ec70:	bl	408dbc <ferror@plt+0x4d4c>
  42ec74:	b	42ebe8 <ferror@plt+0x2ab78>
  42ec78:	ldrb	w0, [x22]
  42ec7c:	ldr	x1, [x26, #816]
  42ec80:	ldrb	w0, [x1, x0]
  42ec84:	add	x22, x22, x0
  42ec88:	b	42ebe8 <ferror@plt+0x2ab78>
  42ec8c:	mov	x21, x22
  42ec90:	b	42ebe8 <ferror@plt+0x2ab78>
  42ec94:	mov	x21, x22
  42ec98:	mov	w20, #0x1                   	// #1
  42ec9c:	b	42ebe8 <ferror@plt+0x2ab78>
  42eca0:	stp	x29, x30, [sp, #-144]!
  42eca4:	mov	x29, sp
  42eca8:	stp	x19, x20, [sp, #16]
  42ecac:	mov	x19, x0
  42ecb0:	ldrb	w0, [x0, #94]
  42ecb4:	stp	x21, x22, [sp, #32]
  42ecb8:	mov	x22, x3
  42ecbc:	stp	x23, x24, [sp, #48]
  42ecc0:	stp	x25, x26, [sp, #64]
  42ecc4:	stp	x27, x28, [sp, #80]
  42ecc8:	str	x2, [sp, #120]
  42eccc:	tbnz	w0, #0, 42ecf4 <ferror@plt+0x2ac84>
  42ecd0:	bl	42c790 <ferror@plt+0x28720>
  42ecd4:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42ecd8:	add	x3, x3, #0xc82
  42ecdc:	mov	w2, #0x2                   	// #2
  42ece0:	mov	w1, w0
  42ece4:	mov	w24, #0x0                   	// #0
  42ece8:	mov	x0, x22
  42ecec:	bl	408dbc <ferror@plt+0x4d4c>
  42ecf0:	b	42edd4 <ferror@plt+0x2ad64>
  42ecf4:	ldr	x0, [x19, #40]
  42ecf8:	mov	x23, x1
  42ecfc:	cbz	x0, 42ed14 <ferror@plt+0x2aca4>
  42ed00:	ldr	w20, [x19, #48]
  42ed04:	ldr	x0, [x19, #16]
  42ed08:	cbnz	x0, 42ed1c <ferror@plt+0x2acac>
  42ed0c:	ldr	x0, [x19, #64]
  42ed10:	b	42ed20 <ferror@plt+0x2acb0>
  42ed14:	mov	x20, #0x3                   	// #3
  42ed18:	b	42ed04 <ferror@plt+0x2ac94>
  42ed1c:	ldr	x0, [x19, #72]
  42ed20:	cbz	x0, 42edac <ferror@plt+0x2ad3c>
  42ed24:	ldr	x27, [x0, #8]
  42ed28:	cbz	x27, 42edb0 <ferror@plt+0x2ad40>
  42ed2c:	mov	x27, #0x0                   	// #0
  42ed30:	mov	w24, #0x1                   	// #1
  42ed34:	ldr	x25, [x19, #16]
  42ed38:	cbz	x25, 42ee60 <ferror@plt+0x2adf0>
  42ed3c:	ldr	x1, [x19, #72]
  42ed40:	cbz	x1, 42ee68 <ferror@plt+0x2adf8>
  42ed44:	ldr	x0, [x1, #8]
  42ed48:	cbz	x0, 42ee68 <ferror@plt+0x2adf8>
  42ed4c:	ldp	x0, x1, [x19, #64]
  42ed50:	cmp	x25, #0x0
  42ed54:	str	x0, [sp, #104]
  42ed58:	adrp	x26, 46e000 <ferror@plt+0x69f90>
  42ed5c:	add	x26, x26, #0xd01
  42ed60:	csel	x1, x1, x0, ne  // ne = any
  42ed64:	ldp	x3, x28, [x1]
  42ed68:	add	x0, x3, x28
  42ed6c:	str	x0, [sp, #112]
  42ed70:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  42ed74:	add	x21, x3, x27
  42ed78:	ldr	x0, [x0, #816]
  42ed7c:	str	x0, [sp, #128]
  42ed80:	ldr	x0, [sp, #112]
  42ed84:	cmp	x21, x0
  42ed88:	b.cc	42ee94 <ferror@plt+0x2ae24>  // b.lo, b.ul, b.last
  42ed8c:	b.eq	42ef84 <ferror@plt+0x2af14>  // b.none
  42ed90:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42ed94:	add	x3, x3, #0x27e
  42ed98:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42ed9c:	add	x3, x3, #0x1f7
  42eda0:	add	x4, x4, #0xd05
  42eda4:	mov	w2, #0x75a                 	// #1882
  42eda8:	b	42ee80 <ferror@plt+0x2ae10>
  42edac:	mov	x27, #0x0                   	// #0
  42edb0:	mov	x1, x22
  42edb4:	mov	x0, x19
  42edb8:	bl	42e7a0 <ferror@plt+0x2a730>
  42edbc:	mov	w24, w0
  42edc0:	cmp	w0, #0x1
  42edc4:	b.eq	42edf4 <ferror@plt+0x2ad84>  // b.none
  42edc8:	cmp	w0, #0x2
  42edcc:	b.eq	42ee18 <ferror@plt+0x2ada8>  // b.none
  42edd0:	str	xzr, [x23]
  42edd4:	mov	w0, w24
  42edd8:	ldp	x19, x20, [sp, #16]
  42eddc:	ldp	x21, x22, [sp, #32]
  42ede0:	ldp	x23, x24, [sp, #48]
  42ede4:	ldp	x25, x26, [sp, #64]
  42ede8:	ldp	x27, x28, [sp, #80]
  42edec:	ldp	x29, x30, [sp], #144
  42edf0:	ret
  42edf4:	ldr	x0, [x19, #16]
  42edf8:	cbz	x0, 42ee10 <ferror@plt+0x2ada0>
  42edfc:	ldr	x1, [x19, #72]
  42ee00:	cbz	x1, 42edb0 <ferror@plt+0x2ad40>
  42ee04:	ldr	x0, [x1, #8]
  42ee08:	cbz	x0, 42edb0 <ferror@plt+0x2ad40>
  42ee0c:	b	42ed34 <ferror@plt+0x2acc4>
  42ee10:	ldr	x1, [x19, #64]
  42ee14:	b	42ee00 <ferror@plt+0x2ad90>
  42ee18:	ldr	x2, [x19, #16]
  42ee1c:	cbz	x2, 42ee58 <ferror@plt+0x2ade8>
  42ee20:	ldr	x1, [x19, #72]
  42ee24:	cbz	x1, 42ee30 <ferror@plt+0x2adc0>
  42ee28:	ldr	x0, [x1, #8]
  42ee2c:	cbnz	x0, 42ed34 <ferror@plt+0x2acc4>
  42ee30:	str	xzr, [x23]
  42ee34:	cbz	x2, 42edd4 <ferror@plt+0x2ad64>
  42ee38:	ldr	x0, [x19, #64]
  42ee3c:	ldr	x0, [x0, #8]
  42ee40:	cbz	x0, 42edd4 <ferror@plt+0x2ad64>
  42ee44:	bl	42c790 <ferror@plt+0x28720>
  42ee48:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42ee4c:	add	x3, x3, #0xcb7
  42ee50:	mov	w2, #0x3                   	// #3
  42ee54:	b	42ece0 <ferror@plt+0x2ac70>
  42ee58:	ldr	x1, [x19, #64]
  42ee5c:	b	42ee24 <ferror@plt+0x2adb4>
  42ee60:	ldr	x1, [x19, #64]
  42ee64:	b	42ed40 <ferror@plt+0x2acd0>
  42ee68:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42ee6c:	add	x3, x3, #0x27e
  42ee70:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42ee74:	add	x3, x3, #0x1f7
  42ee78:	add	x4, x4, #0xce0
  42ee7c:	mov	w2, #0x721                 	// #1825
  42ee80:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42ee84:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42ee88:	add	x1, x1, #0x9cc
  42ee8c:	add	x0, x0, #0x41f
  42ee90:	bl	420128 <ferror@plt+0x1c0b8>
  42ee94:	ldr	x0, [x19, #40]
  42ee98:	cbz	x0, 42eed4 <ferror@plt+0x2ae64>
  42ee9c:	mov	x2, x20
  42eea0:	mov	x1, x21
  42eea4:	str	x3, [sp, #136]
  42eea8:	bl	403b80 <memcmp@plt>
  42eeac:	ldr	x3, [sp, #136]
  42eeb0:	cbnz	w0, 42eef0 <ferror@plt+0x2ae80>
  42eeb4:	sub	x28, x21, x3
  42eeb8:	ldr	x0, [sp, #120]
  42eebc:	cbz	x0, 42eec4 <ferror@plt+0x2ae54>
  42eec0:	str	x28, [x0]
  42eec4:	add	x20, x28, x20
  42eec8:	mov	w24, #0x1                   	// #1
  42eecc:	str	x20, [x23]
  42eed0:	b	42edd4 <ferror@plt+0x2ad64>
  42eed4:	ldrb	w1, [x21]
  42eed8:	cmp	w1, #0xd
  42eedc:	b.eq	42ef38 <ferror@plt+0x2aec8>  // b.none
  42eee0:	b.hi	42ef08 <ferror@plt+0x2ae98>  // b.pmore
  42eee4:	cbz	w1, 42ef74 <ferror@plt+0x2af04>
  42eee8:	cmp	w1, #0xa
  42eeec:	b.eq	42ef74 <ferror@plt+0x2af04>  // b.none
  42eef0:	cbz	x25, 42ef7c <ferror@plt+0x2af0c>
  42eef4:	ldrb	w0, [x21]
  42eef8:	ldr	x1, [sp, #128]
  42eefc:	ldrb	w0, [x1, x0]
  42ef00:	add	x21, x21, x0
  42ef04:	b	42ed80 <ferror@plt+0x2ad10>
  42ef08:	cmp	w1, #0xe2
  42ef0c:	b.ne	42eef0 <ferror@plt+0x2ae80>  // b.any
  42ef10:	mov	x1, x21
  42ef14:	mov	x0, x26
  42ef18:	mov	x2, #0x3                   	// #3
  42ef1c:	str	x3, [sp, #136]
  42ef20:	bl	4038e0 <strncmp@plt>
  42ef24:	ldr	x3, [sp, #136]
  42ef28:	cbnz	w0, 42eef0 <ferror@plt+0x2ae80>
  42ef2c:	sub	x28, x21, x3
  42ef30:	mov	x20, #0x3                   	// #3
  42ef34:	b	42eeb8 <ferror@plt+0x2ae48>
  42ef38:	ldr	x0, [sp, #112]
  42ef3c:	sub	x28, x21, x3
  42ef40:	sub	x25, x0, #0x1
  42ef44:	cmp	x25, x21
  42ef48:	b.ne	42ef5c <ferror@plt+0x2aeec>  // b.any
  42ef4c:	cmp	w24, #0x2
  42ef50:	b.ne	42edb0 <ferror@plt+0x2ad40>  // b.any
  42ef54:	mov	x20, #0x1                   	// #1
  42ef58:	b	42eeb8 <ferror@plt+0x2ae48>
  42ef5c:	b.ls	42ef54 <ferror@plt+0x2aee4>  // b.plast
  42ef60:	ldrb	w0, [x21, #1]
  42ef64:	cmp	w0, #0xa
  42ef68:	cset	x20, eq  // eq = none
  42ef6c:	add	x20, x20, #0x1
  42ef70:	b	42eeb8 <ferror@plt+0x2ae48>
  42ef74:	sub	x28, x21, x3
  42ef78:	b	42ef54 <ferror@plt+0x2aee4>
  42ef7c:	add	x21, x21, #0x1
  42ef80:	b	42ed80 <ferror@plt+0x2ad10>
  42ef84:	cmp	w24, #0x2
  42ef88:	b.ne	42efac <ferror@plt+0x2af3c>  // b.any
  42ef8c:	cbz	x25, 42efc8 <ferror@plt+0x2af58>
  42ef90:	ldr	x0, [sp, #104]
  42ef94:	ldr	x20, [x0, #8]
  42ef98:	cbz	x20, 42eeb8 <ferror@plt+0x2ae48>
  42ef9c:	bl	42c790 <ferror@plt+0x28720>
  42efa0:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42efa4:	add	x3, x3, #0xd1a
  42efa8:	b	42ee50 <ferror@plt+0x2ade0>
  42efac:	sub	x0, x20, #0x1
  42efb0:	mov	x27, #0x0                   	// #0
  42efb4:	cmp	x28, x0
  42efb8:	b.ls	42edb0 <ferror@plt+0x2ad40>  // b.plast
  42efbc:	sub	x28, x28, x20
  42efc0:	add	x27, x28, #0x1
  42efc4:	b	42edb0 <ferror@plt+0x2ad40>
  42efc8:	mov	x20, #0x0                   	// #0
  42efcc:	b	42eeb8 <ferror@plt+0x2ae48>
  42efd0:	cbz	x0, 42eff4 <ferror@plt+0x2af84>
  42efd4:	ldr	x2, [x0, #16]
  42efd8:	cbz	x2, 42f014 <ferror@plt+0x2afa4>
  42efdc:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42efe0:	mov	w1, #0x10                  	// #16
  42efe4:	add	x2, x2, #0xd44
  42efe8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42efec:	add	x0, x0, #0x41f
  42eff0:	b	4122b4 <ferror@plt+0xe244>
  42eff4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42eff8:	add	x2, x2, #0x941
  42effc:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42f000:	add	x1, x1, #0x27e
  42f004:	add	x1, x1, #0x216
  42f008:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f00c:	add	x0, x0, #0x41f
  42f010:	b	412328 <ferror@plt+0xe2b8>
  42f014:	ldr	x2, [x0, #64]
  42f018:	cbz	x2, 42f030 <ferror@plt+0x2afc0>
  42f01c:	ldr	x2, [x2, #8]
  42f020:	cbz	x2, 42f030 <ferror@plt+0x2afc0>
  42f024:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f028:	add	x2, x2, #0xd8b
  42f02c:	b	42effc <ferror@plt+0x2af8c>
  42f030:	ldr	x2, [x0, #80]
  42f034:	cbz	x2, 42f04c <ferror@plt+0x2afdc>
  42f038:	ldr	x2, [x2, #8]
  42f03c:	cbz	x2, 42f04c <ferror@plt+0x2afdc>
  42f040:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f044:	add	x2, x2, #0xdbd
  42f048:	b	42effc <ferror@plt+0x2af8c>
  42f04c:	ldrb	w2, [x0, #94]
  42f050:	bfxil	w2, w1, #0, #1
  42f054:	strb	w2, [x0, #94]
  42f058:	ret
  42f05c:	cbz	x0, 42f06c <ferror@plt+0x2affc>
  42f060:	ldrb	w0, [x0, #94]
  42f064:	and	w0, w0, #0x1
  42f068:	ret
  42f06c:	stp	x29, x30, [sp, #-16]!
  42f070:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42f074:	add	x1, x1, #0x27e
  42f078:	mov	x29, sp
  42f07c:	add	x1, x1, #0x230
  42f080:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f084:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f088:	add	x2, x2, #0x941
  42f08c:	add	x0, x0, #0x41f
  42f090:	bl	412328 <ferror@plt+0xe2b8>
  42f094:	mov	w0, #0x0                   	// #0
  42f098:	ldp	x29, x30, [sp], #16
  42f09c:	ret
  42f0a0:	stp	x29, x30, [sp, #-80]!
  42f0a4:	mov	x29, sp
  42f0a8:	stp	x19, x20, [sp, #16]
  42f0ac:	stp	x21, x22, [sp, #32]
  42f0b0:	stp	x23, x24, [sp, #48]
  42f0b4:	stp	x25, x26, [sp, #64]
  42f0b8:	cbz	x0, 42f0f0 <ferror@plt+0x2b080>
  42f0bc:	mov	x19, x0
  42f0c0:	mov	x20, x1
  42f0c4:	mov	x24, x2
  42f0c8:	cbnz	x2, 42f118 <ferror@plt+0x2b0a8>
  42f0cc:	ldrb	w0, [x19, #94]
  42f0d0:	tbz	w0, #1, 42f12c <ferror@plt+0x2b0bc>
  42f0d4:	ldr	x1, [x19, #72]
  42f0d8:	cbz	x1, 42f12c <ferror@plt+0x2b0bc>
  42f0dc:	ldr	x1, [x1, #8]
  42f0e0:	cbz	x1, 42f12c <ferror@plt+0x2b0bc>
  42f0e4:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f0e8:	add	x2, x2, #0xdf1
  42f0ec:	b	42f0f8 <ferror@plt+0x2b088>
  42f0f0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f0f4:	add	x2, x2, #0x941
  42f0f8:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42f0fc:	add	x1, x1, #0x27e
  42f100:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f104:	add	x1, x1, #0x24a
  42f108:	add	x0, x0, #0x41f
  42f10c:	bl	412328 <ferror@plt+0xe2b8>
  42f110:	mov	w0, #0x0                   	// #0
  42f114:	b	42f3cc <ferror@plt+0x2b35c>
  42f118:	ldr	x0, [x2]
  42f11c:	cbz	x0, 42f0cc <ferror@plt+0x2b05c>
  42f120:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42f124:	add	x2, x2, #0x9e6
  42f128:	b	42f0f8 <ferror@plt+0x2b088>
  42f12c:	tbnz	w0, #0, 42f16c <ferror@plt+0x2b0fc>
  42f130:	adrp	x21, 438000 <ferror@plt+0x33f90>
  42f134:	add	x21, x21, #0x41f
  42f138:	mov	x0, x21
  42f13c:	mov	w1, #0x10                  	// #16
  42f140:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f144:	add	x2, x2, #0xe4a
  42f148:	bl	4122b4 <ferror@plt+0xe244>
  42f14c:	mov	x0, x21
  42f150:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f154:	mov	w1, #0x10                  	// #16
  42f158:	add	x2, x2, #0xe89
  42f15c:	bl	4122b4 <ferror@plt+0xe244>
  42f160:	ldrb	w0, [x19, #94]
  42f164:	orr	w0, w0, #0x1
  42f168:	strb	w0, [x19, #94]
  42f16c:	ldrb	w0, [x19, #88]
  42f170:	cbz	w0, 42f190 <ferror@plt+0x2b120>
  42f174:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f178:	mov	w1, #0x10                  	// #16
  42f17c:	add	x2, x2, #0x9f3
  42f180:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f184:	add	x0, x0, #0x41f
  42f188:	bl	4122b4 <ferror@plt+0xe244>
  42f18c:	strb	wzr, [x19, #88]
  42f190:	ldrb	w21, [x19, #94]
  42f194:	ubfx	x26, x21, #1, #1
  42f198:	cbz	x20, 42f1c8 <ferror@plt+0x2b158>
  42f19c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42f1a0:	mov	x0, x20
  42f1a4:	add	x1, x1, #0xec2
  42f1a8:	bl	403ba0 <strcmp@plt>
  42f1ac:	cbz	w0, 42f1c8 <ferror@plt+0x2b158>
  42f1b0:	adrp	x23, 44f000 <ferror@plt+0x4af90>
  42f1b4:	add	x23, x23, #0x132
  42f1b8:	mov	x1, x23
  42f1bc:	mov	x0, x20
  42f1c0:	bl	403ba0 <strcmp@plt>
  42f1c4:	cbnz	w0, 42f22c <ferror@plt+0x2b1bc>
  42f1c8:	ldrb	w0, [x19, #94]
  42f1cc:	mov	x22, #0xffffffffffffffff    	// #-1
  42f1d0:	mov	x21, x22
  42f1d4:	and	w0, w0, #0xfffffffd
  42f1d8:	strb	w0, [x19, #94]
  42f1dc:	ldr	x0, [x19, #24]
  42f1e0:	cmn	x0, #0x1
  42f1e4:	b.eq	42f1ec <ferror@plt+0x2b17c>  // b.none
  42f1e8:	bl	42c9f8 <ferror@plt+0x28988>
  42f1ec:	ldr	x0, [x19, #32]
  42f1f0:	cmn	x0, #0x1
  42f1f4:	b.eq	42f1fc <ferror@plt+0x2b18c>  // b.none
  42f1f8:	bl	42c9f8 <ferror@plt+0x28988>
  42f1fc:	ldr	x0, [x19, #72]
  42f200:	cbz	x0, 42f3b0 <ferror@plt+0x2b340>
  42f204:	ldr	x2, [x0, #8]
  42f208:	cbz	x2, 42f3b0 <ferror@plt+0x2b340>
  42f20c:	cbz	w26, 42f398 <ferror@plt+0x2b328>
  42f210:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42f214:	add	x3, x3, #0x27e
  42f218:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42f21c:	add	x3, x3, #0x264
  42f220:	add	x4, x4, #0xf06
  42f224:	mov	w2, #0x5a1                 	// #1441
  42f228:	b	42f2e0 <ferror@plt+0x2b270>
  42f22c:	tbz	w21, #3, 42f29c <ferror@plt+0x2b22c>
  42f230:	mov	x1, x20
  42f234:	mov	x0, x23
  42f238:	bl	42c894 <ferror@plt+0x28824>
  42f23c:	mov	x21, x0
  42f240:	cmn	x0, #0x1
  42f244:	b.ne	42f2b0 <ferror@plt+0x2b240>  // b.any
  42f248:	bl	403f60 <__errno_location@plt>
  42f24c:	mov	x25, x20
  42f250:	ldr	w22, [x0]
  42f254:	mov	x0, x23
  42f258:	ldrb	w1, [x19, #94]
  42f25c:	tbz	w1, #4, 42f2c0 <ferror@plt+0x2b250>
  42f260:	cbnz	w22, 42f2c4 <ferror@plt+0x2b254>
  42f264:	mov	x1, x23
  42f268:	mov	x0, x20
  42f26c:	bl	42c894 <ferror@plt+0x28824>
  42f270:	mov	x22, x0
  42f274:	cmn	x0, #0x1
  42f278:	b.ne	42f28c <ferror@plt+0x2b21c>  // b.any
  42f27c:	bl	403f60 <__errno_location@plt>
  42f280:	ldr	w22, [x0]
  42f284:	cbnz	w22, 42f314 <ferror@plt+0x2b2a4>
  42f288:	mov	x22, #0xffffffffffffffff    	// #-1
  42f28c:	ldrb	w0, [x19, #94]
  42f290:	orr	w0, w0, #0x2
  42f294:	strb	w0, [x19, #94]
  42f298:	b	42f1dc <ferror@plt+0x2b16c>
  42f29c:	mov	x0, #0x0                   	// #0
  42f2a0:	mov	x25, #0x0                   	// #0
  42f2a4:	mov	w22, #0x0                   	// #0
  42f2a8:	mov	x21, #0xffffffffffffffff    	// #-1
  42f2ac:	b	42f258 <ferror@plt+0x2b1e8>
  42f2b0:	mov	x0, #0x0                   	// #0
  42f2b4:	mov	x25, #0x0                   	// #0
  42f2b8:	mov	w22, #0x0                   	// #0
  42f2bc:	b	42f258 <ferror@plt+0x2b1e8>
  42f2c0:	cbz	w22, 42f288 <ferror@plt+0x2b218>
  42f2c4:	cbnz	x25, 42f2f4 <ferror@plt+0x2b284>
  42f2c8:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42f2cc:	add	x3, x3, #0x27e
  42f2d0:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42f2d4:	add	x3, x3, #0x264
  42f2d8:	add	x4, x4, #0xec7
  42f2dc:	mov	w2, #0x581                 	// #1409
  42f2e0:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42f2e4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f2e8:	add	x1, x1, #0x9cc
  42f2ec:	add	x0, x0, #0x41f
  42f2f0:	bl	420128 <ferror@plt+0x1c0b8>
  42f2f4:	cbnz	x0, 42f358 <ferror@plt+0x2b2e8>
  42f2f8:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42f2fc:	add	x3, x3, #0x27e
  42f300:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42f304:	add	x3, x3, #0x264
  42f308:	add	x4, x4, #0xed0
  42f30c:	mov	w2, #0x582                 	// #1410
  42f310:	b	42f2e0 <ferror@plt+0x2b270>
  42f314:	mov	x25, x23
  42f318:	cmp	w22, #0x16
  42f31c:	b.ne	42f360 <ferror@plt+0x2b2f0>  // b.any
  42f320:	bl	42c790 <ferror@plt+0x28720>
  42f324:	mov	w1, w0
  42f328:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42f32c:	mov	x5, x20
  42f330:	mov	x4, x25
  42f334:	add	x3, x3, #0x5c5
  42f338:	mov	x0, x24
  42f33c:	mov	w2, #0x0                   	// #0
  42f340:	bl	408d04 <ferror@plt+0x4c94>
  42f344:	cmn	x21, #0x1
  42f348:	b.eq	42f110 <ferror@plt+0x2b0a0>  // b.none
  42f34c:	mov	x0, x21
  42f350:	bl	42c9f8 <ferror@plt+0x28988>
  42f354:	b	42f110 <ferror@plt+0x2b0a0>
  42f358:	mov	x20, x0
  42f35c:	b	42f318 <ferror@plt+0x2b2a8>
  42f360:	bl	42c790 <ferror@plt+0x28720>
  42f364:	mov	w19, w0
  42f368:	mov	w0, w22
  42f36c:	bl	41a5ec <ferror@plt+0x1657c>
  42f370:	mov	x5, x20
  42f374:	mov	x6, x0
  42f378:	mov	x4, x25
  42f37c:	mov	w1, w19
  42f380:	mov	x0, x24
  42f384:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42f388:	mov	w2, #0x2                   	// #2
  42f38c:	add	x3, x3, #0xed7
  42f390:	bl	408d04 <ferror@plt+0x4c94>
  42f394:	b	42f344 <ferror@plt+0x2b2d4>
  42f398:	ldr	x1, [x0]
  42f39c:	ldr	x0, [x19, #64]
  42f3a0:	bl	41c460 <ferror@plt+0x183f0>
  42f3a4:	ldr	x0, [x19, #72]
  42f3a8:	mov	x1, #0x0                   	// #0
  42f3ac:	bl	41bf48 <ferror@plt+0x17ed8>
  42f3b0:	ldr	x0, [x19, #16]
  42f3b4:	stp	x21, x22, [x19, #24]
  42f3b8:	bl	4110d0 <ferror@plt+0xd060>
  42f3bc:	mov	x0, x20
  42f3c0:	bl	41a07c <ferror@plt+0x1600c>
  42f3c4:	str	x0, [x19, #16]
  42f3c8:	mov	w0, #0x1                   	// #1
  42f3cc:	ldp	x19, x20, [sp, #16]
  42f3d0:	ldp	x21, x22, [sp, #32]
  42f3d4:	ldp	x23, x24, [sp, #48]
  42f3d8:	ldp	x25, x26, [sp, #64]
  42f3dc:	ldp	x29, x30, [sp], #80
  42f3e0:	ret
  42f3e4:	stp	x29, x30, [sp, #-32]!
  42f3e8:	mov	x29, sp
  42f3ec:	str	x19, [sp, #16]
  42f3f0:	mov	x19, x0
  42f3f4:	cbz	x0, 42f40c <ferror@plt+0x2b39c>
  42f3f8:	ldr	x19, [x0, #16]
  42f3fc:	mov	x0, x19
  42f400:	ldr	x19, [sp, #16]
  42f404:	ldp	x29, x30, [sp], #32
  42f408:	ret
  42f40c:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42f410:	add	x1, x1, #0x27e
  42f414:	add	x1, x1, #0x27e
  42f418:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f41c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f420:	add	x2, x2, #0x941
  42f424:	add	x0, x0, #0x41f
  42f428:	bl	412328 <ferror@plt+0xe2b8>
  42f42c:	b	42f3fc <ferror@plt+0x2b38c>
  42f430:	stp	x29, x30, [sp, #-64]!
  42f434:	mov	x29, sp
  42f438:	stp	x19, x20, [sp, #16]
  42f43c:	stp	x21, x22, [sp, #32]
  42f440:	cbz	x0, 42f458 <ferror@plt+0x2b3e8>
  42f444:	mov	x21, x1
  42f448:	cbnz	x1, 42f490 <ferror@plt+0x2b420>
  42f44c:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f450:	add	x2, x2, #0xf12
  42f454:	b	42f460 <ferror@plt+0x2b3f0>
  42f458:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f45c:	add	x2, x2, #0x941
  42f460:	mov	w20, #0x0                   	// #0
  42f464:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42f468:	add	x1, x1, #0x27e
  42f46c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f470:	add	x1, x1, #0x298
  42f474:	add	x0, x0, #0x41f
  42f478:	bl	412328 <ferror@plt+0xe2b8>
  42f47c:	mov	w0, w20
  42f480:	ldp	x19, x20, [sp, #16]
  42f484:	ldp	x21, x22, [sp, #32]
  42f488:	ldp	x29, x30, [sp], #64
  42f48c:	ret
  42f490:	mov	x22, x2
  42f494:	mov	x19, x0
  42f498:	mov	x2, x3
  42f49c:	mov	x3, x4
  42f4a0:	cbz	x4, 42f4b8 <ferror@plt+0x2b448>
  42f4a4:	ldr	x0, [x4]
  42f4a8:	cbz	x0, 42f4b8 <ferror@plt+0x2b448>
  42f4ac:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42f4b0:	add	x2, x2, #0x9e6
  42f4b4:	b	42f460 <ferror@plt+0x2b3f0>
  42f4b8:	ldrb	w0, [x19, #94]
  42f4bc:	tbnz	w0, #3, 42f4cc <ferror@plt+0x2b45c>
  42f4c0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f4c4:	add	x2, x2, #0xf25
  42f4c8:	b	42f460 <ferror@plt+0x2b3f0>
  42f4cc:	add	x1, sp, #0x38
  42f4d0:	mov	x0, x19
  42f4d4:	bl	42eca0 <ferror@plt+0x2ac30>
  42f4d8:	mov	w20, w0
  42f4dc:	cbz	x22, 42f4e8 <ferror@plt+0x2b478>
  42f4e0:	ldr	x0, [sp, #56]
  42f4e4:	str	x0, [x22]
  42f4e8:	cmp	w20, #0x1
  42f4ec:	b.ne	42f568 <ferror@plt+0x2b4f8>  // b.any
  42f4f0:	ldr	x0, [x19, #16]
  42f4f4:	cbz	x0, 42f52c <ferror@plt+0x2b4bc>
  42f4f8:	ldr	x0, [x19, #72]
  42f4fc:	cbnz	x0, 42f534 <ferror@plt+0x2b4c4>
  42f500:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42f504:	add	x3, x3, #0x27e
  42f508:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42f50c:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42f510:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f514:	add	x4, x4, #0xf3a
  42f518:	add	x3, x3, #0x2af
  42f51c:	add	x1, x1, #0x9cc
  42f520:	add	x0, x0, #0x41f
  42f524:	mov	w2, #0x69e                 	// #1694
  42f528:	bl	420128 <ferror@plt+0x1c0b8>
  42f52c:	ldr	x0, [x19, #64]
  42f530:	b	42f4fc <ferror@plt+0x2b48c>
  42f534:	ldr	x0, [x0]
  42f538:	ldr	x1, [sp, #56]
  42f53c:	bl	41a118 <ferror@plt+0x160a8>
  42f540:	ldr	x3, [x19, #72]
  42f544:	str	x0, [x21]
  42f548:	ldr	x2, [sp, #56]
  42f54c:	ldr	x1, [x19, #16]
  42f550:	ldr	x0, [x19, #64]
  42f554:	cmp	x1, #0x0
  42f558:	mov	x1, #0x0                   	// #0
  42f55c:	csel	x0, x3, x0, ne  // ne = any
  42f560:	bl	41cbcc <ferror@plt+0x18b5c>
  42f564:	b	42f47c <ferror@plt+0x2b40c>
  42f568:	str	xzr, [x21]
  42f56c:	b	42f47c <ferror@plt+0x2b40c>
  42f570:	stp	x29, x30, [sp, #-64]!
  42f574:	mov	x29, sp
  42f578:	stp	x19, x20, [sp, #16]
  42f57c:	stp	x21, x22, [sp, #32]
  42f580:	cbz	x0, 42f598 <ferror@plt+0x2b528>
  42f584:	mov	x21, x1
  42f588:	cbnz	x1, 42f5d0 <ferror@plt+0x2b560>
  42f58c:	adrp	x2, 437000 <ferror@plt+0x32f90>
  42f590:	add	x2, x2, #0x5dd
  42f594:	b	42f5a0 <ferror@plt+0x2b530>
  42f598:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f59c:	add	x2, x2, #0x941
  42f5a0:	mov	w20, #0x0                   	// #0
  42f5a4:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42f5a8:	add	x1, x1, #0x27e
  42f5ac:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f5b0:	add	x1, x1, #0x2c6
  42f5b4:	add	x0, x0, #0x41f
  42f5b8:	bl	412328 <ferror@plt+0xe2b8>
  42f5bc:	mov	w0, w20
  42f5c0:	ldp	x19, x20, [sp, #16]
  42f5c4:	ldp	x21, x22, [sp, #32]
  42f5c8:	ldp	x29, x30, [sp], #64
  42f5cc:	ret
  42f5d0:	mov	x19, x0
  42f5d4:	mov	x22, x2
  42f5d8:	mov	x20, x3
  42f5dc:	cbz	x3, 42f5f4 <ferror@plt+0x2b584>
  42f5e0:	ldr	x0, [x3]
  42f5e4:	cbz	x0, 42f5f4 <ferror@plt+0x2b584>
  42f5e8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42f5ec:	add	x2, x2, #0x9e6
  42f5f0:	b	42f5a0 <ferror@plt+0x2b530>
  42f5f4:	ldrb	w0, [x19, #94]
  42f5f8:	tbnz	w0, #3, 42f608 <ferror@plt+0x2b598>
  42f5fc:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f600:	add	x2, x2, #0xf25
  42f604:	b	42f5a0 <ferror@plt+0x2b530>
  42f608:	ldr	x0, [x21, #8]
  42f60c:	cbz	x0, 42f61c <ferror@plt+0x2b5ac>
  42f610:	mov	x0, x21
  42f614:	mov	x1, #0x0                   	// #0
  42f618:	bl	41bf48 <ferror@plt+0x17ed8>
  42f61c:	mov	x3, x20
  42f620:	mov	x2, x22
  42f624:	add	x1, sp, #0x38
  42f628:	mov	x0, x19
  42f62c:	bl	42eca0 <ferror@plt+0x2ac30>
  42f630:	mov	w20, w0
  42f634:	cmp	w0, #0x1
  42f638:	b.ne	42f5bc <ferror@plt+0x2b54c>  // b.any
  42f63c:	ldr	x0, [x19, #16]
  42f640:	cbz	x0, 42f678 <ferror@plt+0x2b608>
  42f644:	ldr	x0, [x19, #72]
  42f648:	cbnz	x0, 42f680 <ferror@plt+0x2b610>
  42f64c:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42f650:	add	x3, x3, #0x27e
  42f654:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42f658:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42f65c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f660:	add	x4, x4, #0xf3a
  42f664:	add	x3, x3, #0x2e4
  42f668:	add	x1, x1, #0x9cc
  42f66c:	add	x0, x0, #0x41f
  42f670:	mov	w2, #0x6cc                 	// #1740
  42f674:	bl	420128 <ferror@plt+0x1c0b8>
  42f678:	ldr	x0, [x19, #64]
  42f67c:	b	42f648 <ferror@plt+0x2b5d8>
  42f680:	ldr	x1, [x0]
  42f684:	mov	x0, x21
  42f688:	ldr	x2, [sp, #56]
  42f68c:	bl	41c2bc <ferror@plt+0x1824c>
  42f690:	ldr	x1, [x19, #16]
  42f694:	ldp	x0, x3, [x19, #64]
  42f698:	cmp	x1, #0x0
  42f69c:	ldr	x2, [sp, #56]
  42f6a0:	mov	x1, #0x0                   	// #0
  42f6a4:	csel	x0, x3, x0, ne  // ne = any
  42f6a8:	bl	41cbcc <ferror@plt+0x18b5c>
  42f6ac:	b	42f5bc <ferror@plt+0x2b54c>
  42f6b0:	stp	x29, x30, [sp, #-48]!
  42f6b4:	mov	x29, sp
  42f6b8:	stp	x19, x20, [sp, #16]
  42f6bc:	stp	x21, x22, [sp, #32]
  42f6c0:	cbz	x0, 42f6ec <ferror@plt+0x2b67c>
  42f6c4:	mov	x19, x0
  42f6c8:	mov	x20, x1
  42f6cc:	mov	x22, x2
  42f6d0:	mov	x21, x3
  42f6d4:	cbnz	x3, 42f720 <ferror@plt+0x2b6b0>
  42f6d8:	ldrb	w0, [x19, #94]
  42f6dc:	tbnz	w0, #3, 42f734 <ferror@plt+0x2b6c4>
  42f6e0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f6e4:	add	x2, x2, #0xf25
  42f6e8:	b	42f6f4 <ferror@plt+0x2b684>
  42f6ec:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f6f0:	add	x2, x2, #0x941
  42f6f4:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42f6f8:	add	x1, x1, #0x27e
  42f6fc:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f700:	add	x1, x1, #0x302
  42f704:	add	x0, x0, #0x41f
  42f708:	bl	412328 <ferror@plt+0xe2b8>
  42f70c:	mov	w0, #0x0                   	// #0
  42f710:	ldp	x19, x20, [sp, #16]
  42f714:	ldp	x21, x22, [sp, #32]
  42f718:	ldp	x29, x30, [sp], #48
  42f71c:	ret
  42f720:	ldr	x0, [x3]
  42f724:	cbz	x0, 42f6d8 <ferror@plt+0x2b668>
  42f728:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42f72c:	add	x2, x2, #0x9e6
  42f730:	b	42f6f4 <ferror@plt+0x2b684>
  42f734:	cbz	x20, 42f73c <ferror@plt+0x2b6cc>
  42f738:	str	xzr, [x20]
  42f73c:	cbz	x22, 42f744 <ferror@plt+0x2b6d4>
  42f740:	str	xzr, [x22]
  42f744:	ldrb	w0, [x19, #94]
  42f748:	tbnz	w0, #0, 42f76c <ferror@plt+0x2b6fc>
  42f74c:	bl	42c790 <ferror@plt+0x28720>
  42f750:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42f754:	add	x3, x3, #0xf4c
  42f758:	mov	w2, #0x2                   	// #2
  42f75c:	mov	w1, w0
  42f760:	mov	x0, x21
  42f764:	bl	408dbc <ferror@plt+0x4d4c>
  42f768:	b	42f70c <ferror@plt+0x2b69c>
  42f76c:	mov	x1, x21
  42f770:	mov	x0, x19
  42f774:	bl	42e7a0 <ferror@plt+0x2a730>
  42f778:	cmp	w0, #0x1
  42f77c:	b.eq	42f76c <ferror@plt+0x2b6fc>  // b.none
  42f780:	cmp	w0, #0x2
  42f784:	b.ne	42f710 <ferror@plt+0x2b6a0>  // b.any
  42f788:	ldr	x1, [x19, #16]
  42f78c:	ldr	x0, [x19, #64]
  42f790:	cbz	x1, 42f7dc <ferror@plt+0x2b76c>
  42f794:	ldr	x2, [x0, #8]
  42f798:	cbz	x2, 42f7b0 <ferror@plt+0x2b740>
  42f79c:	bl	42c790 <ferror@plt+0x28720>
  42f7a0:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42f7a4:	mov	w2, #0x3                   	// #3
  42f7a8:	add	x3, x3, #0xd1a
  42f7ac:	b	42f75c <ferror@plt+0x2b6ec>
  42f7b0:	ldr	x2, [x19, #72]
  42f7b4:	cmp	x2, #0x0
  42f7b8:	cset	w2, eq  // eq = none
  42f7bc:	cbz	w2, 42f7e4 <ferror@plt+0x2b774>
  42f7c0:	cbz	x20, 42f7d4 <ferror@plt+0x2b764>
  42f7c4:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  42f7c8:	add	x0, x0, #0x72e
  42f7cc:	bl	41a07c <ferror@plt+0x1600c>
  42f7d0:	str	x0, [x20]
  42f7d4:	mov	w0, #0x1                   	// #1
  42f7d8:	b	42f710 <ferror@plt+0x2b6a0>
  42f7dc:	cmp	x0, #0x0
  42f7e0:	b	42f7b8 <ferror@plt+0x2b748>
  42f7e4:	ldr	x2, [x19, #72]
  42f7e8:	cbz	x22, 42f7fc <ferror@plt+0x2b78c>
  42f7ec:	cmp	x1, #0x0
  42f7f0:	csel	x3, x0, x2, eq  // eq = none
  42f7f4:	ldr	x3, [x3, #8]
  42f7f8:	str	x3, [x22]
  42f7fc:	cmp	x1, #0x0
  42f800:	cbz	x20, 42f824 <ferror@plt+0x2b7b4>
  42f804:	csel	x0, x2, x0, ne  // ne = any
  42f808:	mov	w1, #0x0                   	// #0
  42f80c:	bl	41be08 <ferror@plt+0x17d98>
  42f810:	str	x0, [x20]
  42f814:	ldr	x0, [x19, #16]
  42f818:	cbz	x0, 42f834 <ferror@plt+0x2b7c4>
  42f81c:	str	xzr, [x19, #72]
  42f820:	b	42f7d4 <ferror@plt+0x2b764>
  42f824:	csel	x0, x2, x0, ne  // ne = any
  42f828:	mov	w1, #0x1                   	// #1
  42f82c:	bl	41be08 <ferror@plt+0x17d98>
  42f830:	b	42f814 <ferror@plt+0x2b7a4>
  42f834:	str	xzr, [x19, #64]
  42f838:	b	42f7d4 <ferror@plt+0x2b764>
  42f83c:	stp	x29, x30, [sp, #-80]!
  42f840:	mov	x29, sp
  42f844:	stp	x19, x20, [sp, #16]
  42f848:	stp	x21, x22, [sp, #32]
  42f84c:	str	x23, [sp, #48]
  42f850:	cbz	x0, 42f880 <ferror@plt+0x2b810>
  42f854:	mov	x19, x0
  42f858:	mov	x23, x1
  42f85c:	mov	x22, x2
  42f860:	mov	x21, x3
  42f864:	mov	x20, x4
  42f868:	cbnz	x4, 42f8b8 <ferror@plt+0x2b848>
  42f86c:	ldrb	w0, [x19, #94]
  42f870:	tbnz	w0, #3, 42f8cc <ferror@plt+0x2b85c>
  42f874:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f878:	add	x2, x2, #0xf25
  42f87c:	b	42f888 <ferror@plt+0x2b818>
  42f880:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f884:	add	x2, x2, #0x941
  42f888:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42f88c:	add	x1, x1, #0x27e
  42f890:	add	x1, x1, #0x31b
  42f894:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f898:	add	x0, x0, #0x41f
  42f89c:	bl	412328 <ferror@plt+0xe2b8>
  42f8a0:	mov	w0, #0x0                   	// #0
  42f8a4:	ldp	x19, x20, [sp, #16]
  42f8a8:	ldp	x21, x22, [sp, #32]
  42f8ac:	ldr	x23, [sp, #48]
  42f8b0:	ldp	x29, x30, [sp], #80
  42f8b4:	ret
  42f8b8:	ldr	x0, [x4]
  42f8bc:	cbz	x0, 42f86c <ferror@plt+0x2b7fc>
  42f8c0:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42f8c4:	add	x2, x2, #0x9e6
  42f8c8:	b	42f888 <ferror@plt+0x2b818>
  42f8cc:	cbnz	x22, 42f8e4 <ferror@plt+0x2b874>
  42f8d0:	cbnz	x21, 42f8dc <ferror@plt+0x2b86c>
  42f8d4:	mov	w0, #0x1                   	// #1
  42f8d8:	b	42f8a4 <ferror@plt+0x2b834>
  42f8dc:	str	xzr, [x21]
  42f8e0:	b	42f8d4 <ferror@plt+0x2b864>
  42f8e4:	cbnz	x23, 42f8f4 <ferror@plt+0x2b884>
  42f8e8:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42f8ec:	add	x2, x2, #0xf7c
  42f8f0:	b	42f888 <ferror@plt+0x2b818>
  42f8f4:	tbnz	w0, #0, 42f988 <ferror@plt+0x2b918>
  42f8f8:	ldr	x0, [x19, #64]
  42f8fc:	cbz	x0, 42f934 <ferror@plt+0x2b8c4>
  42f900:	ldr	x0, [x0, #8]
  42f904:	cbz	x0, 42f934 <ferror@plt+0x2b8c4>
  42f908:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42f90c:	add	x3, x3, #0x27e
  42f910:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42f914:	add	x3, x3, #0x333
  42f918:	add	x4, x4, #0xd8b
  42f91c:	mov	w2, #0x7fa                 	// #2042
  42f920:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42f924:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42f928:	add	x1, x1, #0x9cc
  42f92c:	add	x0, x0, #0x41f
  42f930:	bl	420128 <ferror@plt+0x1c0b8>
  42f934:	ldr	x0, [x19, #8]
  42f938:	mov	x4, x20
  42f93c:	add	x3, sp, #0x48
  42f940:	mov	x2, x22
  42f944:	mov	x1, x23
  42f948:	ldr	x5, [x0]
  42f94c:	mov	x0, x19
  42f950:	blr	x5
  42f954:	cbz	x21, 42f8a4 <ferror@plt+0x2b834>
  42f958:	ldr	x1, [sp, #72]
  42f95c:	str	x1, [x21]
  42f960:	b	42f8a4 <ferror@plt+0x2b834>
  42f964:	mov	x1, x20
  42f968:	mov	x0, x19
  42f96c:	bl	42e7a0 <ferror@plt+0x2a730>
  42f970:	ldr	x2, [x19, #16]
  42f974:	cbz	x2, 42f990 <ferror@plt+0x2b920>
  42f978:	ldr	x1, [x19, #72]
  42f97c:	cbnz	x1, 42f998 <ferror@plt+0x2b928>
  42f980:	mov	x3, #0x0                   	// #0
  42f984:	b	42f9a0 <ferror@plt+0x2b930>
  42f988:	mov	w0, #0x1                   	// #1
  42f98c:	b	42f970 <ferror@plt+0x2b900>
  42f990:	ldr	x1, [x19, #64]
  42f994:	cbz	x1, 42fa10 <ferror@plt+0x2b9a0>
  42f998:	ldr	x3, [x1, #8]
  42f99c:	mov	w1, #0x1                   	// #1
  42f9a0:	cmp	x3, x22
  42f9a4:	b.cs	42fa18 <ferror@plt+0x2b9a8>  // b.hs, b.nlast
  42f9a8:	cmp	w0, #0x1
  42f9ac:	b.eq	42f964 <ferror@plt+0x2b8f4>  // b.none
  42f9b0:	cbz	w1, 42fa24 <ferror@plt+0x2b9b4>
  42f9b4:	ldp	x1, x3, [x19, #64]
  42f9b8:	cmp	x2, #0x0
  42f9bc:	csel	x1, x1, x3, eq  // eq = none
  42f9c0:	ldr	x1, [x1, #8]
  42f9c4:	cbz	x1, 42fa1c <ferror@plt+0x2b9ac>
  42f9c8:	cbnz	w0, 42f9d4 <ferror@plt+0x2b964>
  42f9cc:	mov	x0, x20
  42f9d0:	bl	408e7c <ferror@plt+0x4e0c>
  42f9d4:	ldr	x1, [x19, #16]
  42f9d8:	cbz	x1, 42fa88 <ferror@plt+0x2ba18>
  42f9dc:	ldr	x0, [x19, #72]
  42f9e0:	cbz	x0, 42fa90 <ferror@plt+0x2ba20>
  42f9e4:	ldr	x20, [x0, #8]
  42f9e8:	cmp	x20, x22
  42f9ec:	csel	x20, x20, x22, ls  // ls = plast
  42f9f0:	cbnz	x20, 42fa98 <ferror@plt+0x2ba28>
  42f9f4:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42f9f8:	add	x3, x3, #0x27e
  42f9fc:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42fa00:	add	x3, x3, #0x333
  42fa04:	add	x4, x4, #0xf88
  42fa08:	mov	w2, #0x823                 	// #2083
  42fa0c:	b	42f920 <ferror@plt+0x2b8b0>
  42fa10:	mov	w1, #0x0                   	// #0
  42fa14:	b	42f980 <ferror@plt+0x2b910>
  42fa18:	cbnz	w1, 42f9b4 <ferror@plt+0x2b944>
  42fa1c:	cmp	w0, #0x1
  42fa20:	b.eq	42fa6c <ferror@plt+0x2b9fc>  // b.none
  42fa24:	cmp	w0, #0x2
  42fa28:	b.ne	42fa60 <ferror@plt+0x2b9f0>  // b.any
  42fa2c:	cbz	x2, 42fa60 <ferror@plt+0x2b9f0>
  42fa30:	ldr	x1, [x19, #64]
  42fa34:	cbz	x1, 42fa60 <ferror@plt+0x2b9f0>
  42fa38:	ldr	x1, [x1, #8]
  42fa3c:	cbz	x1, 42fa60 <ferror@plt+0x2b9f0>
  42fa40:	bl	42c790 <ferror@plt+0x28720>
  42fa44:	mov	w1, w0
  42fa48:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42fa4c:	mov	x0, x20
  42fa50:	add	x3, x3, #0xcb7
  42fa54:	mov	w2, #0x3                   	// #3
  42fa58:	bl	408dbc <ferror@plt+0x4d4c>
  42fa5c:	mov	w0, #0x0                   	// #0
  42fa60:	cbz	x21, 42f8a4 <ferror@plt+0x2b834>
  42fa64:	str	xzr, [x21]
  42fa68:	b	42f8a4 <ferror@plt+0x2b834>
  42fa6c:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42fa70:	add	x3, x3, #0x27e
  42fa74:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  42fa78:	add	x3, x3, #0x333
  42fa7c:	add	x4, x4, #0x1d6
  42fa80:	mov	w2, #0x80d                 	// #2061
  42fa84:	b	42f920 <ferror@plt+0x2b8b0>
  42fa88:	ldr	x0, [x19, #64]
  42fa8c:	b	42f9e0 <ferror@plt+0x2b970>
  42fa90:	mov	x20, #0x0                   	// #0
  42fa94:	b	42f9e8 <ferror@plt+0x2b978>
  42fa98:	cbz	x1, 42fb1c <ferror@plt+0x2baac>
  42fa9c:	ldr	x3, [x19, #72]
  42faa0:	adrp	x0, 44f000 <ferror@plt+0x4af90>
  42faa4:	ldr	x5, [x0, #816]
  42faa8:	ldr	x1, [x3]
  42faac:	mov	x0, x1
  42fab0:	add	x4, x1, x20
  42fab4:	ldrb	w2, [x0]
  42fab8:	ldrb	w6, [x5, x2]
  42fabc:	mov	x2, x0
  42fac0:	add	x0, x0, x6
  42fac4:	cmp	x2, x0
  42fac8:	b.ne	42fae8 <ferror@plt+0x2ba78>  // b.any
  42facc:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42fad0:	add	x3, x3, #0x27e
  42fad4:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42fad8:	add	x3, x3, #0x333
  42fadc:	add	x4, x4, #0xf96
  42fae0:	mov	w2, #0x832                 	// #2098
  42fae4:	b	42f920 <ferror@plt+0x2b8b0>
  42fae8:	cmp	x4, x0
  42faec:	b.hi	42fab4 <ferror@plt+0x2ba44>  // b.pmore
  42faf0:	b.cs	42fb20 <ferror@plt+0x2bab0>  // b.hs, b.nlast
  42faf4:	subs	x20, x2, x1
  42faf8:	ccmp	x22, #0x5, #0x0, eq  // eq = none
  42fafc:	b.ls	42fb20 <ferror@plt+0x2bab0>  // b.plast
  42fb00:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42fb04:	add	x3, x3, #0x27e
  42fb08:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42fb0c:	add	x3, x3, #0x333
  42fb10:	add	x4, x4, #0xfab
  42fb14:	mov	w2, #0x839                 	// #2105
  42fb18:	b	42f920 <ferror@plt+0x2b8b0>
  42fb1c:	ldr	x3, [x19, #64]
  42fb20:	mov	x2, x20
  42fb24:	ldr	x1, [x3]
  42fb28:	mov	x0, x23
  42fb2c:	bl	403510 <memcpy@plt>
  42fb30:	ldr	x1, [x19, #16]
  42fb34:	mov	x2, x20
  42fb38:	ldp	x0, x3, [x19, #64]
  42fb3c:	cmp	x1, #0x0
  42fb40:	mov	x1, #0x0                   	// #0
  42fb44:	csel	x0, x3, x0, ne  // ne = any
  42fb48:	bl	41cbcc <ferror@plt+0x18b5c>
  42fb4c:	cbz	x21, 42f8d4 <ferror@plt+0x2b864>
  42fb50:	str	x20, [x21]
  42fb54:	b	42f8d4 <ferror@plt+0x2b864>
  42fb58:	stp	x29, x30, [sp, #-48]!
  42fb5c:	mov	x29, sp
  42fb60:	stp	x19, x20, [sp, #16]
  42fb64:	str	x21, [sp, #32]
  42fb68:	cbz	x0, 42fb84 <ferror@plt+0x2bb14>
  42fb6c:	mov	x19, x0
  42fb70:	ldr	x0, [x0, #16]
  42fb74:	cbnz	x0, 42fbb8 <ferror@plt+0x2bb48>
  42fb78:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42fb7c:	add	x2, x2, #0xfc6
  42fb80:	b	42fb8c <ferror@plt+0x2bb1c>
  42fb84:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42fb88:	add	x2, x2, #0x941
  42fb8c:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42fb90:	add	x1, x1, #0x27e
  42fb94:	add	x1, x1, #0x34b
  42fb98:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42fb9c:	add	x0, x0, #0x41f
  42fba0:	bl	412328 <ferror@plt+0xe2b8>
  42fba4:	mov	w0, #0x0                   	// #0
  42fba8:	ldp	x19, x20, [sp, #16]
  42fbac:	ldr	x21, [sp, #32]
  42fbb0:	ldp	x29, x30, [sp], #48
  42fbb4:	ret
  42fbb8:	mov	x21, x1
  42fbbc:	mov	x20, x2
  42fbc0:	cbz	x2, 42fbd8 <ferror@plt+0x2bb68>
  42fbc4:	ldr	x0, [x2]
  42fbc8:	cbz	x0, 42fbd8 <ferror@plt+0x2bb68>
  42fbcc:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42fbd0:	add	x2, x2, #0x9e6
  42fbd4:	b	42fb8c <ferror@plt+0x2bb1c>
  42fbd8:	ldrb	w0, [x19, #94]
  42fbdc:	tbnz	w0, #3, 42fc58 <ferror@plt+0x2bbe8>
  42fbe0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42fbe4:	add	x2, x2, #0xf25
  42fbe8:	b	42fb8c <ferror@plt+0x2bb1c>
  42fbec:	mov	x1, x20
  42fbf0:	mov	x0, x19
  42fbf4:	bl	42e7a0 <ferror@plt+0x2a730>
  42fbf8:	ldr	x1, [x19, #72]
  42fbfc:	cbz	x1, 42fc08 <ferror@plt+0x2bb98>
  42fc00:	ldr	x2, [x1, #8]
  42fc04:	cbnz	x2, 42fc10 <ferror@plt+0x2bba0>
  42fc08:	cmp	w0, #0x1
  42fc0c:	b.eq	42fbec <ferror@plt+0x2bb7c>  // b.none
  42fc10:	ldr	x2, [x19, #16]
  42fc14:	cbz	x2, 42fc60 <ferror@plt+0x2bbf0>
  42fc18:	cbz	x1, 42fc24 <ferror@plt+0x2bbb4>
  42fc1c:	ldr	x1, [x1, #8]
  42fc20:	cbnz	x1, 42fcb0 <ferror@plt+0x2bc40>
  42fc24:	cmp	w0, #0x1
  42fc28:	b.ne	42fc68 <ferror@plt+0x2bbf8>  // b.any
  42fc2c:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42fc30:	add	x3, x3, #0x27e
  42fc34:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  42fc38:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42fc3c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42fc40:	add	x4, x4, #0x1d6
  42fc44:	add	x3, x3, #0x365
  42fc48:	add	x1, x1, #0x9cc
  42fc4c:	add	x0, x0, #0x41f
  42fc50:	mov	w2, #0x865                 	// #2149
  42fc54:	bl	420128 <ferror@plt+0x1c0b8>
  42fc58:	mov	w0, #0x1                   	// #1
  42fc5c:	b	42fbf8 <ferror@plt+0x2bb88>
  42fc60:	ldr	x1, [x19, #64]
  42fc64:	b	42fc18 <ferror@plt+0x2bba8>
  42fc68:	cmp	w0, #0x2
  42fc6c:	b.ne	42fca0 <ferror@plt+0x2bc30>  // b.any
  42fc70:	ldr	x1, [x19, #64]
  42fc74:	cbz	x1, 42fca0 <ferror@plt+0x2bc30>
  42fc78:	ldr	x1, [x1, #8]
  42fc7c:	cbz	x1, 42fca0 <ferror@plt+0x2bc30>
  42fc80:	bl	42c790 <ferror@plt+0x28720>
  42fc84:	mov	w1, w0
  42fc88:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  42fc8c:	mov	x0, x20
  42fc90:	add	x3, x3, #0xcb7
  42fc94:	mov	w2, #0x3                   	// #3
  42fc98:	bl	408dbc <ferror@plt+0x4d4c>
  42fc9c:	mov	w0, #0x0                   	// #0
  42fca0:	cbz	x21, 42fba8 <ferror@plt+0x2bb38>
  42fca4:	mov	w1, #0xffffffff            	// #-1
  42fca8:	str	w1, [x21]
  42fcac:	b	42fba8 <ferror@plt+0x2bb38>
  42fcb0:	cbnz	w0, 42fcbc <ferror@plt+0x2bc4c>
  42fcb4:	mov	x0, x20
  42fcb8:	bl	408e7c <ferror@plt+0x4e0c>
  42fcbc:	ldr	x19, [x19, #72]
  42fcc0:	ldr	x20, [x19]
  42fcc4:	cbz	x21, 42fcd4 <ferror@plt+0x2bc64>
  42fcc8:	mov	x0, x20
  42fccc:	bl	423824 <ferror@plt+0x1f7b4>
  42fcd0:	str	w0, [x21]
  42fcd4:	adrp	x1, 44f000 <ferror@plt+0x4af90>
  42fcd8:	ldrb	w0, [x20]
  42fcdc:	ldr	x1, [x1, #816]
  42fce0:	ldrb	w2, [x1, x0]
  42fce4:	mov	x0, x19
  42fce8:	mov	x1, #0x0                   	// #0
  42fcec:	bl	41cbcc <ferror@plt+0x18b5c>
  42fcf0:	mov	w0, #0x1                   	// #1
  42fcf4:	b	42fba8 <ferror@plt+0x2bb38>
  42fcf8:	stp	x29, x30, [sp, #-144]!
  42fcfc:	mov	x29, sp
  42fd00:	stp	x19, x20, [sp, #16]
  42fd04:	stp	x21, x22, [sp, #32]
  42fd08:	stp	x23, x24, [sp, #48]
  42fd0c:	stp	x25, x26, [sp, #64]
  42fd10:	stp	x27, x28, [sp, #80]
  42fd14:	cbz	x0, 42fd44 <ferror@plt+0x2bcd4>
  42fd18:	mov	x19, x0
  42fd1c:	mov	x24, x1
  42fd20:	mov	x22, x2
  42fd24:	mov	x21, x3
  42fd28:	mov	x25, x4
  42fd2c:	cbnz	x4, 42fd6c <ferror@plt+0x2bcfc>
  42fd30:	ldrb	w20, [x19, #94]
  42fd34:	tbnz	w20, #4, 42fd80 <ferror@plt+0x2bd10>
  42fd38:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42fd3c:	add	x2, x2, #0xfe0
  42fd40:	b	42fd4c <ferror@plt+0x2bcdc>
  42fd44:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42fd48:	add	x2, x2, #0x941
  42fd4c:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  42fd50:	add	x1, x1, #0x27e
  42fd54:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42fd58:	add	x1, x1, #0x37f
  42fd5c:	add	x0, x0, #0x41f
  42fd60:	bl	412328 <ferror@plt+0xe2b8>
  42fd64:	mov	w20, #0x0                   	// #0
  42fd68:	b	42fe6c <ferror@plt+0x2bdfc>
  42fd6c:	ldr	x0, [x4]
  42fd70:	cbz	x0, 42fd30 <ferror@plt+0x2bcc0>
  42fd74:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  42fd78:	add	x2, x2, #0x9e6
  42fd7c:	b	42fd4c <ferror@plt+0x2bcdc>
  42fd80:	cmp	x22, #0x0
  42fd84:	ccmp	x24, #0x0, #0x4, lt  // lt = tstop
  42fd88:	b.eq	42fda8 <ferror@plt+0x2bd38>  // b.none
  42fd8c:	mov	x0, x24
  42fd90:	bl	403580 <strlen@plt>
  42fd94:	mov	x22, x0
  42fd98:	cbnz	x0, 42fdd8 <ferror@plt+0x2bd68>
  42fd9c:	cbnz	x21, 42fdbc <ferror@plt+0x2bd4c>
  42fda0:	mov	w20, #0x1                   	// #1
  42fda4:	b	42fe6c <ferror@plt+0x2bdfc>
  42fda8:	cbz	x22, 42fd9c <ferror@plt+0x2bd2c>
  42fdac:	cbnz	x24, 42fdc4 <ferror@plt+0x2bd54>
  42fdb0:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  42fdb4:	add	x2, x2, #0xf7c
  42fdb8:	b	42fd4c <ferror@plt+0x2bcdc>
  42fdbc:	str	xzr, [x21]
  42fdc0:	b	42fda0 <ferror@plt+0x2bd30>
  42fdc4:	cmp	x22, #0x0
  42fdc8:	b.gt	42fdd8 <ferror@plt+0x2bd68>
  42fdcc:	adrp	x2, 434000 <ferror@plt+0x2ff90>
  42fdd0:	add	x2, x2, #0x93d
  42fdd4:	b	42fd4c <ferror@plt+0x2bcdc>
  42fdd8:	tbnz	w20, #0, 42fe8c <ferror@plt+0x2be1c>
  42fddc:	ldr	x0, [x19, #80]
  42fde0:	cbz	x0, 42fe18 <ferror@plt+0x2bda8>
  42fde4:	ldr	x0, [x0, #8]
  42fde8:	cbz	x0, 42fe18 <ferror@plt+0x2bda8>
  42fdec:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42fdf0:	add	x3, x3, #0x27e
  42fdf4:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42fdf8:	add	x3, x3, #0x398
  42fdfc:	add	x4, x4, #0xdbd
  42fe00:	mov	w2, #0x8bb                 	// #2235
  42fe04:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  42fe08:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42fe0c:	add	x1, x1, #0x9cc
  42fe10:	add	x0, x0, #0x41f
  42fe14:	bl	420128 <ferror@plt+0x1c0b8>
  42fe18:	ldrb	w0, [x19, #88]
  42fe1c:	cbz	w0, 42fe3c <ferror@plt+0x2bdcc>
  42fe20:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42fe24:	add	x3, x3, #0x27e
  42fe28:	adrp	x4, 46e000 <ferror@plt+0x69f90>
  42fe2c:	add	x3, x3, #0x398
  42fe30:	add	x4, x4, #0xff6
  42fe34:	mov	w2, #0x8bc                 	// #2236
  42fe38:	b	42fe04 <ferror@plt+0x2bd94>
  42fe3c:	ldr	x0, [x19, #8]
  42fe40:	mov	x4, x25
  42fe44:	add	x3, sp, #0x88
  42fe48:	mov	x2, x22
  42fe4c:	mov	x1, x24
  42fe50:	ldr	x5, [x0, #8]
  42fe54:	mov	x0, x19
  42fe58:	blr	x5
  42fe5c:	mov	w20, w0
  42fe60:	cbz	x21, 42fe6c <ferror@plt+0x2bdfc>
  42fe64:	ldr	x0, [sp, #136]
  42fe68:	str	x0, [x21]
  42fe6c:	mov	w0, w20
  42fe70:	ldp	x19, x20, [sp, #16]
  42fe74:	ldp	x21, x22, [sp, #32]
  42fe78:	ldp	x23, x24, [sp, #48]
  42fe7c:	ldp	x25, x26, [sp, #64]
  42fe80:	ldp	x27, x28, [sp, #80]
  42fe84:	ldp	x29, x30, [sp], #144
  42fe88:	ret
  42fe8c:	tbz	w20, #5, 42ff0c <ferror@plt+0x2be9c>
  42fe90:	ldr	x0, [x19, #64]
  42fe94:	cbz	x0, 42fea0 <ferror@plt+0x2be30>
  42fe98:	ldr	x0, [x0, #8]
  42fe9c:	cbnz	x0, 42feb0 <ferror@plt+0x2be40>
  42fea0:	ldr	x0, [x19, #72]
  42fea4:	cbz	x0, 42ff0c <ferror@plt+0x2be9c>
  42fea8:	ldr	x0, [x0, #8]
  42feac:	cbz	x0, 42ff0c <ferror@plt+0x2be9c>
  42feb0:	tbz	w20, #1, 42fee0 <ferror@plt+0x2be70>
  42feb4:	ldr	x0, [x19, #72]
  42feb8:	cbz	x0, 42fee0 <ferror@plt+0x2be70>
  42febc:	ldr	x0, [x0, #8]
  42fec0:	cbz	x0, 42fee0 <ferror@plt+0x2be70>
  42fec4:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  42fec8:	mov	w1, #0x10                  	// #16
  42fecc:	add	x2, x2, #0x1c
  42fed0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  42fed4:	add	x0, x0, #0x41f
  42fed8:	bl	4122b4 <ferror@plt+0xe244>
  42fedc:	b	42fd64 <ferror@plt+0x2bcf4>
  42fee0:	mov	x3, x25
  42fee4:	mov	x0, x19
  42fee8:	mov	w2, #0x0                   	// #0
  42feec:	mov	x1, #0x0                   	// #0
  42fef0:	bl	42e568 <ferror@plt+0x2a4f8>
  42fef4:	mov	w20, w0
  42fef8:	cmp	w0, #0x1
  42fefc:	b.eq	42ff0c <ferror@plt+0x2be9c>  // b.none
  42ff00:	cbz	x21, 42fe6c <ferror@plt+0x2bdfc>
  42ff04:	str	xzr, [x21]
  42ff08:	b	42fe6c <ferror@plt+0x2bdfc>
  42ff0c:	ldr	x0, [x19, #80]
  42ff10:	cbnz	x0, 42ff20 <ferror@plt+0x2beb0>
  42ff14:	ldr	x0, [x19, #56]
  42ff18:	bl	41bdbc <ferror@plt+0x17d4c>
  42ff1c:	str	x0, [x19, #80]
  42ff20:	mov	x23, #0x0                   	// #0
  42ff24:	ldr	x1, [x19, #80]
  42ff28:	ldr	x0, [x19, #56]
  42ff2c:	ldr	x1, [x1, #8]
  42ff30:	sub	x0, x0, #0xa
  42ff34:	cmp	x1, x0
  42ff38:	b.cc	42ffc8 <ferror@plt+0x2bf58>  // b.lo, b.ul, b.last
  42ff3c:	mov	x26, #0x0                   	// #0
  42ff40:	mov	x27, #0xa                   	// #10
  42ff44:	ldr	x0, [x19, #80]
  42ff48:	mov	x4, x25
  42ff4c:	add	x3, sp, #0x88
  42ff50:	ldp	x1, x2, [x0]
  42ff54:	ldr	x0, [x19, #8]
  42ff58:	ldr	x5, [x0, #8]
  42ff5c:	sub	x2, x2, x26
  42ff60:	add	x1, x1, x26
  42ff64:	mov	x0, x19
  42ff68:	blr	x5
  42ff6c:	mov	w20, w0
  42ff70:	cmp	w0, #0x1
  42ff74:	ldr	x0, [sp, #136]
  42ff78:	add	x26, x26, x0
  42ff7c:	b.ne	42ff98 <ferror@plt+0x2bf28>  // b.any
  42ff80:	ldr	x0, [x19, #80]
  42ff84:	ldr	x0, [x0, #8]
  42ff88:	cmp	x0, #0xa
  42ff8c:	csel	x0, x0, x27, ls  // ls = plast
  42ff90:	cmp	x0, x26
  42ff94:	b.hi	42ff44 <ferror@plt+0x2bed4>  // b.pmore
  42ff98:	ldr	x0, [x19, #80]
  42ff9c:	mov	x2, x26
  42ffa0:	mov	x1, #0x0                   	// #0
  42ffa4:	bl	41cbcc <ferror@plt+0x18b5c>
  42ffa8:	cmp	w20, #0x1
  42ffac:	b.eq	42ffc8 <ferror@plt+0x2bf58>  // b.none
  42ffb0:	cmp	x23, #0x0
  42ffb4:	ccmp	w20, #0x3, #0x0, gt
  42ffb8:	csinc	w20, w20, wzr, ne  // ne = any
  42ffbc:	cbz	x21, 42fe6c <ferror@plt+0x2bdfc>
  42ffc0:	str	x23, [x21]
  42ffc4:	b	42fe6c <ferror@plt+0x2bdfc>
  42ffc8:	ldr	x0, [x19, #80]
  42ffcc:	ldr	x1, [x19, #56]
  42ffd0:	ldr	x2, [x0, #16]
  42ffd4:	sub	x2, x2, #0x1
  42ffd8:	cmp	x2, x1
  42ffdc:	csel	x2, x2, x1, cs  // cs = hs, nlast
  42ffe0:	ldr	x1, [x0, #8]
  42ffe4:	sub	x2, x2, x1
  42ffe8:	str	x2, [sp, #112]
  42ffec:	cmp	x2, #0x9
  42fff0:	b.hi	430010 <ferror@plt+0x2bfa0>  // b.pmore
  42fff4:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  42fff8:	add	x3, x3, #0x27e
  42fffc:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  430000:	add	x3, x3, #0x398
  430004:	add	x4, x4, #0x53
  430008:	mov	w2, #0x906                 	// #2310
  43000c:	b	42fe04 <ferror@plt+0x2bd94>
  430010:	ldr	x1, [x19, #16]
  430014:	cbnz	x1, 430044 <ferror@plt+0x2bfd4>
  430018:	sub	x20, x22, x23
  43001c:	mov	x1, x24
  430020:	cmp	x20, x2
  430024:	csel	x20, x20, x2, ls  // ls = plast
  430028:	add	x24, x24, x20
  43002c:	add	x23, x23, x20
  430030:	mov	x2, x20
  430034:	bl	41c2bc <ferror@plt+0x1824c>
  430038:	cmp	x23, x22
  43003c:	b.lt	42ff24 <ferror@plt+0x2beb4>  // b.tstop
  430040:	b	4302d0 <ferror@plt+0x2c260>
  430044:	ldrb	w0, [x19, #88]
  430048:	cbz	w0, 43014c <ferror@plt+0x2c0dc>
  43004c:	cbz	x23, 43006c <ferror@plt+0x2bffc>
  430050:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  430054:	add	x3, x3, #0x27e
  430058:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  43005c:	add	x3, x3, #0x398
  430060:	add	x4, x4, #0x71
  430064:	mov	w2, #0x919                 	// #2329
  430068:	b	42fe04 <ferror@plt+0x2bd94>
  43006c:	add	x27, x19, #0x58
  430070:	str	x27, [sp, #120]
  430074:	mov	x0, x27
  430078:	bl	403580 <strlen@plt>
  43007c:	mov	x26, x0
  430080:	cbnz	x0, 4300a0 <ferror@plt+0x2c030>
  430084:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  430088:	add	x3, x3, #0x27e
  43008c:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  430090:	add	x3, x3, #0x398
  430094:	add	x4, x4, #0x82
  430098:	mov	w2, #0x91d                 	// #2333
  43009c:	b	42fe04 <ferror@plt+0x2bd94>
  4300a0:	add	x20, x22, x0
  4300a4:	mov	x0, #0x6                   	// #6
  4300a8:	cmp	x20, #0x6
  4300ac:	mov	x1, x24
  4300b0:	csel	x20, x20, x0, ls  // ls = plast
  4300b4:	add	x0, x27, x26
  4300b8:	sub	x2, x20, x26
  4300bc:	bl	403510 <memcpy@plt>
  4300c0:	ldrb	w0, [x19, #94]
  4300c4:	ldr	x3, [sp, #112]
  4300c8:	tbnz	w0, #1, 430220 <ferror@plt+0x2c1b0>
  4300cc:	ldr	x0, [sp, #120]
  4300d0:	cmp	x20, x3
  4300d4:	csel	x27, x20, x3, ls  // ls = plast
  4300d8:	add	x2, sp, #0x88
  4300dc:	mov	x1, x27
  4300e0:	str	x3, [sp, #104]
  4300e4:	bl	424748 <ferror@plt+0x206d8>
  4300e8:	cbnz	w0, 43020c <ferror@plt+0x2c19c>
  4300ec:	ldr	x1, [sp, #120]
  4300f0:	ldr	x0, [sp, #136]
  4300f4:	add	x27, x1, x27
  4300f8:	add	x1, x1, x20
  4300fc:	sub	x1, x1, x0
  430100:	sub	x27, x27, x0
  430104:	str	x1, [sp, #128]
  430108:	mov	x1, x27
  43010c:	bl	423ba4 <ferror@plt+0x1fb34>
  430110:	cmn	w0, #0x2
  430114:	ldr	x3, [sp, #104]
  430118:	b.eq	43015c <ferror@plt+0x2c0ec>  // b.none
  43011c:	cmn	w0, #0x1
  430120:	adrp	x0, 438000 <ferror@plt+0x33f90>
  430124:	add	x0, x0, #0x41f
  430128:	b.eq	4301f0 <ferror@plt+0x2c180>  // b.none
  43012c:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  430130:	add	x3, x3, #0x27e
  430134:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  430138:	add	x3, x3, #0x398
  43013c:	add	x1, x1, #0x9cc
  430140:	mov	x4, #0x0                   	// #0
  430144:	mov	w2, #0x952                 	// #2386
  430148:	b	42fe14 <ferror@plt+0x2bda4>
  43014c:	sub	x20, x22, x23
  430150:	mov	x26, #0x0                   	// #0
  430154:	str	x24, [sp, #120]
  430158:	b	4300c0 <ferror@plt+0x2c050>
  43015c:	cmp	x27, #0x5
  430160:	b.ls	430180 <ferror@plt+0x2c110>  // b.plast
  430164:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  430168:	add	x3, x3, #0x27e
  43016c:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  430170:	add	x3, x3, #0x398
  430174:	add	x4, x4, #0x97
  430178:	mov	w2, #0x93f                 	// #2367
  43017c:	b	42fe04 <ferror@plt+0x2bd94>
  430180:	cmp	x20, x3
  430184:	mov	w27, #0x16                  	// #22
  430188:	csetm	x28, ls  // ls = plast
  43018c:	csel	w27, wzr, w27, hi  // hi = pmore
  430190:	ldp	x1, x2, [sp, #120]
  430194:	ldr	x0, [x19, #80]
  430198:	sub	x2, x20, x2
  43019c:	bl	41c2bc <ferror@plt+0x1824c>
  4301a0:	ldr	x0, [sp, #128]
  4301a4:	sub	x1, x20, x0
  4301a8:	ldr	x0, [sp, #120]
  4301ac:	add	x0, x0, x1
  4301b0:	str	x0, [sp, #120]
  4301b4:	cmn	x28, #0x1
  4301b8:	b.ne	4303e8 <ferror@plt+0x2c378>  // b.any
  4301bc:	cmp	w27, #0x16
  4301c0:	b.eq	43028c <ferror@plt+0x2c21c>  // b.none
  4301c4:	cmp	w27, #0x54
  4301c8:	b.eq	43033c <ferror@plt+0x2c2cc>  // b.none
  4301cc:	cmp	w27, #0x7
  4301d0:	b.ne	4303a0 <ferror@plt+0x2c330>  // b.any
  4301d4:	ldr	x0, [sp, #128]
  4301d8:	cmp	x0, x20
  4301dc:	b.ne	4303e8 <ferror@plt+0x2c378>  // b.any
  4301e0:	ldr	x0, [sp, #112]
  4301e4:	add	x0, x0, #0xa
  4301e8:	str	x0, [sp, #112]
  4301ec:	b	4300c0 <ferror@plt+0x2c050>
  4301f0:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  4301f4:	mov	w1, #0x10                  	// #16
  4301f8:	add	x2, x2, #0xaa
  4301fc:	mov	w27, #0x54                  	// #84
  430200:	mov	x28, #0xffffffffffffffff    	// #-1
  430204:	bl	4122b4 <ferror@plt+0xe244>
  430208:	b	430190 <ferror@plt+0x2c120>
  43020c:	sub	x27, x20, x27
  430210:	mov	x28, #0x0                   	// #0
  430214:	str	x27, [sp, #128]
  430218:	mov	w27, #0x0                   	// #0
  43021c:	b	430190 <ferror@plt+0x2c120>
  430220:	ldr	x0, [x19, #80]
  430224:	str	x20, [sp, #128]
  430228:	ldr	x1, [x0, #8]
  43022c:	add	x1, x3, x1
  430230:	bl	41bfa8 <ferror@plt+0x17f38>
  430234:	ldr	x2, [x19, #80]
  430238:	add	x4, sp, #0x70
  43023c:	ldr	x1, [sp, #112]
  430240:	add	x3, sp, #0x88
  430244:	ldr	x0, [x2, #8]
  430248:	sub	x1, x0, x1
  43024c:	ldr	x0, [x2]
  430250:	add	x2, sp, #0x80
  430254:	add	x0, x0, x1
  430258:	str	x0, [sp, #136]
  43025c:	ldr	x0, [x19, #32]
  430260:	add	x1, sp, #0x78
  430264:	bl	42c9f4 <ferror@plt+0x28984>
  430268:	mov	x28, x0
  43026c:	bl	403f60 <__errno_location@plt>
  430270:	ldr	w27, [x0]
  430274:	ldr	x0, [x19, #80]
  430278:	ldr	x1, [sp, #112]
  43027c:	ldr	x2, [x0, #8]
  430280:	sub	x1, x2, x1
  430284:	bl	41bf48 <ferror@plt+0x17ed8>
  430288:	b	4301b4 <ferror@plt+0x2c144>
  43028c:	ldr	x27, [sp, #128]
  430290:	cmp	x27, #0x5
  430294:	b.ls	4302b4 <ferror@plt+0x2c244>  // b.plast
  430298:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  43029c:	add	x3, x3, #0x27e
  4302a0:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  4302a4:	add	x3, x3, #0x398
  4302a8:	add	x4, x4, #0xde
  4302ac:	mov	w2, #0x977                 	// #2423
  4302b0:	b	42fe04 <ferror@plt+0x2bd94>
  4302b4:	cbnz	x26, 4302dc <ferror@plt+0x2c26c>
  4302b8:	ldr	x1, [sp, #120]
  4302bc:	add	x0, x19, #0x58
  4302c0:	mov	x2, x27
  4302c4:	add	x19, x19, x27
  4302c8:	bl	403510 <memcpy@plt>
  4302cc:	strb	wzr, [x19, #88]
  4302d0:	cbz	x21, 42fda0 <ferror@plt+0x2bd30>
  4302d4:	str	x22, [x21]
  4302d8:	b	42fda0 <ferror@plt+0x2bd30>
  4302dc:	cmp	x27, x20
  4302e0:	b.ne	430314 <ferror@plt+0x2c2a4>  // b.any
  4302e4:	sub	x26, x20, x26
  4302e8:	cmp	x26, x22
  4302ec:	b.eq	43030c <ferror@plt+0x2c29c>  // b.none
  4302f0:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  4302f4:	add	x3, x3, #0x27e
  4302f8:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  4302fc:	add	x3, x3, #0x398
  430300:	add	x4, x4, #0xeb
  430304:	mov	w2, #0x98c                 	// #2444
  430308:	b	42fe04 <ferror@plt+0x2bd94>
  43030c:	add	x19, x19, x20
  430310:	b	4302cc <ferror@plt+0x2c25c>
  430314:	sub	x27, x20, x27
  430318:	cmp	x27, x26
  43031c:	b.cs	4303e8 <ferror@plt+0x2c378>  // b.hs, b.nlast
  430320:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  430324:	add	x3, x3, #0x27e
  430328:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  43032c:	add	x3, x3, #0x398
  430330:	add	x4, x4, #0x114
  430334:	mov	w2, #0x996                 	// #2454
  430338:	b	42fe04 <ferror@plt+0x2bd94>
  43033c:	bl	42c790 <ferror@plt+0x28720>
  430340:	mov	w1, w0
  430344:	adrp	x3, 44f000 <ferror@plt+0x4af90>
  430348:	mov	x0, x25
  43034c:	add	x3, x3, #0xed
  430350:	mov	w2, #0x1                   	// #1
  430354:	bl	408dbc <ferror@plt+0x4d4c>
  430358:	ldr	x0, [sp, #128]
  43035c:	cbz	x26, 430390 <ferror@plt+0x2c320>
  430360:	cmp	x0, x20
  430364:	b.ne	430390 <ferror@plt+0x2c320>  // b.any
  430368:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  43036c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  430370:	add	x2, x2, #0x140
  430374:	add	x0, x0, #0x41f
  430378:	mov	w1, #0x10                  	// #16
  43037c:	bl	4122b4 <ferror@plt+0xe244>
  430380:	cbz	x21, 430388 <ferror@plt+0x2c318>
  430384:	str	x23, [x21]
  430388:	strb	wzr, [x19, #88]
  43038c:	b	42fd64 <ferror@plt+0x2bcf4>
  430390:	sub	x20, x20, x0
  430394:	sub	x23, x23, x26
  430398:	add	x23, x20, x23
  43039c:	b	430380 <ferror@plt+0x2c310>
  4303a0:	bl	42c790 <ferror@plt+0x28720>
  4303a4:	mov	w22, w0
  4303a8:	mov	w0, w27
  4303ac:	bl	41a5ec <ferror@plt+0x1657c>
  4303b0:	mov	w1, w22
  4303b4:	mov	x4, x0
  4303b8:	adrp	x3, 46e000 <ferror@plt+0x69f90>
  4303bc:	mov	x0, x25
  4303c0:	add	x3, x3, #0x645
  4303c4:	mov	w2, #0x2                   	// #2
  4303c8:	bl	408d04 <ferror@plt+0x4c94>
  4303cc:	ldr	x1, [sp, #128]
  4303d0:	add	x0, x1, x26
  4303d4:	cmp	x0, x20
  4303d8:	b.hi	430380 <ferror@plt+0x2c310>  // b.pmore
  4303dc:	sub	x23, x23, x26
  4303e0:	sub	x20, x20, x1
  4303e4:	b	430398 <ferror@plt+0x2c328>
  4303e8:	ldr	x0, [sp, #128]
  4303ec:	sub	x20, x20, x0
  4303f0:	cmp	x20, x26
  4303f4:	b.cs	430414 <ferror@plt+0x2c3a4>  // b.hs, b.nlast
  4303f8:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  4303fc:	add	x3, x3, #0x27e
  430400:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  430404:	add	x3, x3, #0x398
  430408:	add	x4, x4, #0x114
  43040c:	mov	w2, #0x9be                 	// #2494
  430410:	b	42fe04 <ferror@plt+0x2bd94>
  430414:	sub	x20, x20, x26
  430418:	add	x23, x23, x20
  43041c:	cbz	x26, 43042c <ferror@plt+0x2c3bc>
  430420:	add	x24, x24, x20
  430424:	strb	wzr, [x19, #88]
  430428:	b	430038 <ferror@plt+0x2bfc8>
  43042c:	ldr	x24, [sp, #120]
  430430:	b	430038 <ferror@plt+0x2bfc8>
  430434:	stp	x29, x30, [sp, #-64]!
  430438:	mov	x29, sp
  43043c:	stp	x19, x20, [sp, #16]
  430440:	mov	x19, x0
  430444:	str	x21, [sp, #32]
  430448:	cbz	x0, 430464 <ferror@plt+0x2c3f4>
  43044c:	mov	w0, w1
  430450:	ldr	x1, [x19, #16]
  430454:	cbnz	x1, 430498 <ferror@plt+0x2c428>
  430458:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  43045c:	add	x2, x2, #0xfc6
  430460:	b	43046c <ferror@plt+0x2c3fc>
  430464:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  430468:	add	x2, x2, #0x941
  43046c:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  430470:	add	x1, x1, #0x27e
  430474:	add	x1, x1, #0x3b1
  430478:	adrp	x0, 438000 <ferror@plt+0x33f90>
  43047c:	add	x0, x0, #0x41f
  430480:	bl	412328 <ferror@plt+0xe2b8>
  430484:	mov	w0, #0x0                   	// #0
  430488:	ldp	x19, x20, [sp, #16]
  43048c:	ldr	x21, [sp, #32]
  430490:	ldp	x29, x30, [sp], #64
  430494:	ret
  430498:	mov	x20, x2
  43049c:	cbz	x2, 4304b4 <ferror@plt+0x2c444>
  4304a0:	ldr	x1, [x2]
  4304a4:	cbz	x1, 4304b4 <ferror@plt+0x2c444>
  4304a8:	adrp	x2, 46d000 <ferror@plt+0x68f90>
  4304ac:	add	x2, x2, #0x9e6
  4304b0:	b	43046c <ferror@plt+0x2c3fc>
  4304b4:	ldrb	w1, [x19, #94]
  4304b8:	tbnz	w1, #4, 4304c8 <ferror@plt+0x2c458>
  4304bc:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  4304c0:	add	x2, x2, #0xfe0
  4304c4:	b	43046c <ferror@plt+0x2c3fc>
  4304c8:	add	x1, sp, #0x30
  4304cc:	bl	423a84 <ferror@plt+0x1fa14>
  4304d0:	sxtw	x21, w0
  4304d4:	ldrb	w0, [x19, #88]
  4304d8:	cbz	w0, 4304f8 <ferror@plt+0x2c488>
  4304dc:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  4304e0:	mov	w1, #0x10                  	// #16
  4304e4:	add	x2, x2, #0x18b
  4304e8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4304ec:	add	x0, x0, #0x41f
  4304f0:	bl	4122b4 <ferror@plt+0xe244>
  4304f4:	strb	wzr, [x19, #88]
  4304f8:	add	x1, sp, #0x30
  4304fc:	mov	x4, x20
  430500:	add	x3, sp, #0x38
  430504:	mov	x2, x21
  430508:	mov	x0, x19
  43050c:	bl	42fcf8 <ferror@plt+0x2bc88>
  430510:	ldr	x1, [sp, #56]
  430514:	cmp	x1, x21
  430518:	b.eq	430488 <ferror@plt+0x2c418>  // b.none
  43051c:	cmp	w0, #0x1
  430520:	b.ne	430488 <ferror@plt+0x2c418>  // b.any
  430524:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  430528:	add	x3, x3, #0x27e
  43052c:	adrp	x4, 46f000 <ferror@plt+0x6af90>
  430530:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  430534:	adrp	x0, 438000 <ferror@plt+0x33f90>
  430538:	add	x4, x4, #0x1bd
  43053c:	add	x3, x3, #0x3cc
  430540:	add	x1, x1, #0x9cc
  430544:	add	x0, x0, #0x41f
  430548:	mov	w2, #0x9fc                 	// #2556
  43054c:	bl	420128 <ferror@plt+0x1c0b8>
  430550:	stp	x29, x30, [sp, #-32]!
  430554:	mov	x29, sp
  430558:	str	x19, [sp, #16]
  43055c:	adrp	x19, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  430560:	ldr	w0, [x19, #64]
  430564:	cbnz	w0, 430578 <ferror@plt+0x2c508>
  430568:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  43056c:	add	x0, x0, #0x1f3
  430570:	bl	415d88 <ferror@plt+0x11d18>
  430574:	str	w0, [x19, #64]
  430578:	ldr	w0, [x19, #64]
  43057c:	ldr	x19, [sp, #16]
  430580:	ldp	x29, x30, [sp], #32
  430584:	ret
  430588:	stp	x29, x30, [sp, #-32]!
  43058c:	mov	w2, w0
  430590:	cmp	w0, #0x2
  430594:	mov	x29, sp
  430598:	stp	x19, x20, [sp, #16]
  43059c:	b.hi	4305ac <ferror@plt+0x2c53c>  // b.pmore
  4305a0:	cbz	w0, 4305e0 <ferror@plt+0x2c570>
  4305a4:	mov	w0, #0x0                   	// #0
  4305a8:	b	430634 <ferror@plt+0x2c5c4>
  4305ac:	cmp	w2, #0x3
  4305b0:	mov	w0, #0x1                   	// #1
  4305b4:	b.eq	430634 <ferror@plt+0x2c5c4>  // b.none
  4305b8:	adrp	x3, 46f000 <ferror@plt+0x6af90>
  4305bc:	add	x3, x3, #0x27e
  4305c0:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  4305c4:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4305c8:	add	x3, x3, #0x403
  4305cc:	add	x1, x1, #0x9cc
  4305d0:	add	x0, x0, #0x41f
  4305d4:	mov	x4, #0x0                   	// #0
  4305d8:	mov	w2, #0x128                 	// #296
  4305dc:	bl	420128 <ferror@plt+0x1c0b8>
  4305e0:	mov	x19, x1
  4305e4:	cbz	x1, 430600 <ferror@plt+0x2c590>
  4305e8:	ldr	w20, [x1]
  4305ec:	bl	430550 <ferror@plt+0x2c4e0>
  4305f0:	cmp	w20, w0
  4305f4:	b.eq	430624 <ferror@plt+0x2c5b4>  // b.none
  4305f8:	mov	w0, #0x3                   	// #3
  4305fc:	b	430634 <ferror@plt+0x2c5c4>
  430600:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  430604:	add	x1, x1, #0x27e
  430608:	add	x1, x1, #0x3e7
  43060c:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  430610:	adrp	x0, 438000 <ferror@plt+0x33f90>
  430614:	add	x2, x2, #0x20c
  430618:	add	x0, x0, #0x41f
  43061c:	bl	412328 <ferror@plt+0xe2b8>
  430620:	b	4305f8 <ferror@plt+0x2c588>
  430624:	ldr	w0, [x19, #4]
  430628:	cmp	w0, #0x1
  43062c:	cset	w0, ne  // ne = any
  430630:	add	w0, w0, #0x2
  430634:	ldp	x19, x20, [sp, #16]
  430638:	ldp	x29, x30, [sp], #32
  43063c:	ret
  430640:	stp	x29, x30, [sp, #-48]!
  430644:	mov	x29, sp
  430648:	str	x19, [sp, #16]
  43064c:	str	xzr, [sp, #40]
  430650:	cbz	x0, 430664 <ferror@plt+0x2c5f4>
  430654:	cbnz	x3, 430698 <ferror@plt+0x2c628>
  430658:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  43065c:	add	x2, x2, #0x218
  430660:	b	43066c <ferror@plt+0x2c5fc>
  430664:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  430668:	add	x2, x2, #0x941
  43066c:	mov	w19, #0x3                   	// #3
  430670:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  430674:	add	x1, x1, #0x27e
  430678:	adrp	x0, 438000 <ferror@plt+0x33f90>
  43067c:	add	x1, x1, #0x41f
  430680:	add	x0, x0, #0x41f
  430684:	bl	412328 <ferror@plt+0xe2b8>
  430688:	mov	w0, w19
  43068c:	ldr	x19, [sp, #16]
  430690:	ldp	x29, x30, [sp], #48
  430694:	ret
  430698:	cbnz	x2, 4306a8 <ferror@plt+0x2c638>
  43069c:	mov	w19, #0x0                   	// #0
  4306a0:	str	xzr, [x3]
  4306a4:	b	430688 <ferror@plt+0x2c618>
  4306a8:	cbnz	x1, 4306b8 <ferror@plt+0x2c648>
  4306ac:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  4306b0:	add	x2, x2, #0xf7c
  4306b4:	b	43066c <ferror@plt+0x2c5fc>
  4306b8:	ldr	x4, [x0, #8]
  4306bc:	ldr	x5, [x4]
  4306c0:	add	x4, sp, #0x28
  4306c4:	blr	x5
  4306c8:	ldr	x1, [sp, #40]
  4306cc:	bl	430588 <ferror@plt+0x2c518>
  4306d0:	mov	w19, w0
  4306d4:	ldr	x0, [sp, #40]
  4306d8:	cbz	x0, 430688 <ferror@plt+0x2c618>
  4306dc:	bl	408bb8 <ferror@plt+0x4b48>
  4306e0:	b	430688 <ferror@plt+0x2c618>
  4306e4:	stp	x29, x30, [sp, #-48]!
  4306e8:	mov	x29, sp
  4306ec:	str	x19, [sp, #16]
  4306f0:	str	xzr, [sp, #40]
  4306f4:	cbz	x0, 430708 <ferror@plt+0x2c698>
  4306f8:	cbnz	x3, 43073c <ferror@plt+0x2c6cc>
  4306fc:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  430700:	add	x2, x2, #0x22b
  430704:	b	430710 <ferror@plt+0x2c6a0>
  430708:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  43070c:	add	x2, x2, #0x941
  430710:	mov	w19, #0x3                   	// #3
  430714:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  430718:	add	x1, x1, #0x27e
  43071c:	adrp	x0, 438000 <ferror@plt+0x33f90>
  430720:	add	x1, x1, #0x431
  430724:	add	x0, x0, #0x41f
  430728:	bl	412328 <ferror@plt+0xe2b8>
  43072c:	mov	w0, w19
  430730:	ldr	x19, [sp, #16]
  430734:	ldp	x29, x30, [sp], #48
  430738:	ret
  43073c:	ldr	x4, [x0, #8]
  430740:	ldr	x5, [x4, #8]
  430744:	add	x4, sp, #0x28
  430748:	blr	x5
  43074c:	ldr	x1, [sp, #40]
  430750:	bl	430588 <ferror@plt+0x2c518>
  430754:	mov	w19, w0
  430758:	ldr	x0, [sp, #40]
  43075c:	cbz	x0, 43072c <ferror@plt+0x2c6bc>
  430760:	bl	408bb8 <ferror@plt+0x4b48>
  430764:	b	43072c <ferror@plt+0x2c6bc>
  430768:	stp	x29, x30, [sp, #-48]!
  43076c:	mov	x29, sp
  430770:	str	x19, [sp, #16]
  430774:	str	xzr, [sp, #40]
  430778:	cbz	x0, 430790 <ferror@plt+0x2c720>
  43077c:	ldrb	w5, [x0, #94]
  430780:	tbnz	w5, #5, 4307c4 <ferror@plt+0x2c754>
  430784:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  430788:	add	x2, x2, #0xa44
  43078c:	b	430798 <ferror@plt+0x2c728>
  430790:	adrp	x2, 46e000 <ferror@plt+0x69f90>
  430794:	add	x2, x2, #0x941
  430798:	adrp	x1, 46f000 <ferror@plt+0x6af90>
  43079c:	add	x1, x1, #0x27e
  4307a0:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4307a4:	add	x1, x1, #0x444
  4307a8:	add	x0, x0, #0x41f
  4307ac:	bl	412328 <ferror@plt+0xe2b8>
  4307b0:	mov	w19, #0x3                   	// #3
  4307b4:	mov	w0, w19
  4307b8:	ldr	x19, [sp, #16]
  4307bc:	ldp	x29, x30, [sp], #48
  4307c0:	ret
  4307c4:	cmp	w2, #0x2
  4307c8:	b.ls	4307e8 <ferror@plt+0x2c778>  // b.plast
  4307cc:	adrp	x2, 46f000 <ferror@plt+0x6af90>
  4307d0:	mov	w1, #0x10                  	// #16
  4307d4:	add	x2, x2, #0x241
  4307d8:	adrp	x0, 438000 <ferror@plt+0x33f90>
  4307dc:	add	x0, x0, #0x41f
  4307e0:	bl	4122b4 <ferror@plt+0xe244>
  4307e4:	b	4307b0 <ferror@plt+0x2c740>
  4307e8:	ldr	x3, [x0, #8]
  4307ec:	ldr	x4, [x3, #16]
  4307f0:	add	x3, sp, #0x28
  4307f4:	blr	x4
  4307f8:	ldr	x1, [sp, #40]
  4307fc:	bl	430588 <ferror@plt+0x2c518>
  430800:	mov	w19, w0
  430804:	ldr	x0, [sp, #40]
  430808:	cbz	x0, 4307b4 <ferror@plt+0x2c744>
  43080c:	bl	408bb8 <ferror@plt+0x4b48>
  430810:	b	4307b4 <ferror@plt+0x2c744>
  430814:	stp	x29, x30, [sp, #-64]!
  430818:	mov	x29, sp
  43081c:	stp	x21, x22, [sp, #32]
  430820:	mov	x22, x0
  430824:	mov	w21, w2
  430828:	stp	x23, x24, [sp, #48]
  43082c:	mov	x23, x1
  430830:	stp	x19, x20, [sp, #16]
  430834:	mov	x20, #0x0                   	// #0
  430838:	ldrb	w19, [x22, x20]
  43083c:	cmp	x21, x20
  430840:	b.ne	430860 <ferror@plt+0x2c7f0>  // b.any
  430844:	cmp	w19, #0x0
  430848:	cset	w0, eq  // eq = none
  43084c:	ldp	x19, x20, [sp, #16]
  430850:	ldp	x21, x22, [sp, #32]
  430854:	ldp	x23, x24, [sp, #48]
  430858:	ldp	x29, x30, [sp], #64
  43085c:	ret
  430860:	cmp	w19, #0x5f
  430864:	b.eq	4308a8 <ferror@plt+0x2c838>  // b.none
  430868:	bl	4037b0 <__ctype_tolower_loc@plt>
  43086c:	ubfiz	x19, x19, #2, #8
  430870:	ldr	x0, [x0]
  430874:	ldrb	w24, [x0, x19]
  430878:	ldrb	w19, [x23, x20]
  43087c:	cmp	w19, #0x5f
  430880:	b.eq	4308b0 <ferror@plt+0x2c840>  // b.none
  430884:	bl	4037b0 <__ctype_tolower_loc@plt>
  430888:	ubfiz	x19, x19, #2, #8
  43088c:	ldr	x0, [x0]
  430890:	ldrb	w0, [x0, x19]
  430894:	add	x20, x20, #0x1
  430898:	cmp	w24, w0
  43089c:	b.eq	430838 <ferror@plt+0x2c7c8>  // b.none
  4308a0:	mov	w0, #0x0                   	// #0
  4308a4:	b	43084c <ferror@plt+0x2c7dc>
  4308a8:	mov	w24, #0x2d                  	// #45
  4308ac:	b	430878 <ferror@plt+0x2c808>
  4308b0:	mov	w0, #0x2d                  	// #45
  4308b4:	b	430894 <ferror@plt+0x2c824>
  4308b8:	stp	x29, x30, [sp, #-112]!
  4308bc:	mov	x29, sp
  4308c0:	stp	x19, x20, [sp, #16]
  4308c4:	stp	x21, x22, [sp, #32]
  4308c8:	stp	x23, x24, [sp, #48]
  4308cc:	stp	x25, x26, [sp, #64]
  4308d0:	stp	x27, x28, [sp, #80]
  4308d4:	cbz	x0, 430978 <ferror@plt+0x2c908>
  4308d8:	mov	w22, w2
  4308dc:	mov	x21, x1
  4308e0:	mov	x19, x0
  4308e4:	adrp	x1, 435000 <ferror@plt+0x30f90>
  4308e8:	add	x22, x21, w22, uxtw #4
  4308ec:	add	x1, x1, #0xca1
  4308f0:	bl	403a00 <strcasecmp@plt>
  4308f4:	cbz	w0, 430940 <ferror@plt+0x2c8d0>
  4308f8:	adrp	x24, 46f000 <ferror@plt+0x6af90>
  4308fc:	adrp	x25, 435000 <ferror@plt+0x30f90>
  430900:	mov	x23, x21
  430904:	add	x24, x24, #0x729
  430908:	add	x25, x25, #0xcad
  43090c:	mov	w26, #0x0                   	// #0
  430910:	mov	w27, #0x0                   	// #0
  430914:	ldrb	w0, [x19]
  430918:	cbnz	w0, 430990 <ferror@plt+0x2c920>
  43091c:	cbnz	w26, 430a38 <ferror@plt+0x2c9c8>
  430920:	mov	w0, w27
  430924:	ldp	x19, x20, [sp, #16]
  430928:	ldp	x21, x22, [sp, #32]
  43092c:	ldp	x23, x24, [sp, #48]
  430930:	ldp	x25, x26, [sp, #64]
  430934:	ldp	x27, x28, [sp, #80]
  430938:	ldp	x29, x30, [sp], #112
  43093c:	ret
  430940:	adrp	x19, 48d000 <ferror@plt+0x88f90>
  430944:	adrp	x20, 438000 <ferror@plt+0x33f90>
  430948:	add	x20, x20, #0x3d6
  43094c:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  430950:	ldr	x1, [x19, #2376]
  430954:	add	x0, x0, #0x706
  430958:	bl	4035a0 <fputs@plt>
  43095c:	ldr	x0, [x19, #2376]
  430960:	cmp	x21, x22
  430964:	b.ne	430980 <ferror@plt+0x2c910>  // b.any
  430968:	mov	x1, x0
  43096c:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  430970:	add	x0, x0, #0x71e
  430974:	bl	4035a0 <fputs@plt>
  430978:	mov	w27, #0x0                   	// #0
  43097c:	b	430920 <ferror@plt+0x2c8b0>
  430980:	ldr	x2, [x21], #16
  430984:	mov	x1, x20
  430988:	bl	404020 <fprintf@plt>
  43098c:	b	43095c <ferror@plt+0x2c8ec>
  430990:	mov	x1, x24
  430994:	mov	x0, x19
  430998:	bl	403960 <strpbrk@plt>
  43099c:	mov	x20, x0
  4309a0:	cbnz	x0, 4309b0 <ferror@plt+0x2c940>
  4309a4:	mov	x0, x19
  4309a8:	bl	403580 <strlen@plt>
  4309ac:	add	x20, x19, x0
  4309b0:	sub	x2, x20, x19
  4309b4:	mov	x1, x19
  4309b8:	mov	w28, w2
  4309bc:	mov	x0, x25
  4309c0:	bl	430814 <ferror@plt+0x2c7a4>
  4309c4:	cbnz	w0, 430a14 <ferror@plt+0x2c9a4>
  4309c8:	mov	x3, x21
  4309cc:	cmp	x3, x22
  4309d0:	b.ne	4309e8 <ferror@plt+0x2c978>  // b.any
  4309d4:	ldrb	w0, [x20]
  4309d8:	cbz	w0, 4309e0 <ferror@plt+0x2c970>
  4309dc:	add	x20, x20, #0x1
  4309e0:	mov	x19, x20
  4309e4:	b	430914 <ferror@plt+0x2c8a4>
  4309e8:	ldr	x0, [x3]
  4309ec:	mov	w2, w28
  4309f0:	mov	x1, x19
  4309f4:	str	x3, [sp, #104]
  4309f8:	bl	430814 <ferror@plt+0x2c7a4>
  4309fc:	ldr	x3, [sp, #104]
  430a00:	cbz	w0, 430a0c <ferror@plt+0x2c99c>
  430a04:	ldr	w0, [x3, #8]
  430a08:	orr	w27, w27, w0
  430a0c:	add	x3, x3, #0x10
  430a10:	b	4309cc <ferror@plt+0x2c95c>
  430a14:	mov	w26, #0x1                   	// #1
  430a18:	b	4309d4 <ferror@plt+0x2c964>
  430a1c:	ldr	w1, [x23, #8]
  430a20:	add	x23, x23, #0x10
  430a24:	orr	w0, w0, w1
  430a28:	cmp	x23, x22
  430a2c:	b.ne	430a1c <ferror@plt+0x2c9ac>  // b.any
  430a30:	bic	w27, w0, w27
  430a34:	b	430920 <ferror@plt+0x2c8b0>
  430a38:	mov	w0, #0x0                   	// #0
  430a3c:	b	430a28 <ferror@plt+0x2c9b8>
  430a40:	stp	x29, x30, [sp, #-128]!
  430a44:	cmp	x2, #0x1
  430a48:	mov	x29, sp
  430a4c:	stp	x19, x20, [sp, #16]
  430a50:	stp	x21, x22, [sp, #32]
  430a54:	stp	x23, x24, [sp, #48]
  430a58:	stp	x25, x26, [sp, #64]
  430a5c:	stp	x27, x28, [sp, #80]
  430a60:	str	x2, [sp, #112]
  430a64:	b.ls	430ce8 <ferror@plt+0x2cc78>  // b.plast
  430a68:	ldp	x2, x27, [x0, #16]
  430a6c:	str	x2, [sp, #104]
  430a70:	ldr	x2, [sp, #112]
  430a74:	mov	x24, x0
  430a78:	ldr	x22, [x0]
  430a7c:	mov	x23, x1
  430a80:	lsr	x20, x2, #1
  430a84:	sub	x21, x2, x2, lsr #1
  430a88:	mov	x2, x20
  430a8c:	ldr	x25, [x0, #32]
  430a90:	madd	x26, x22, x20, x1
  430a94:	bl	430a40 <ferror@plt+0x2c9d0>
  430a98:	mov	x1, x26
  430a9c:	mov	x2, x21
  430aa0:	mov	x0, x24
  430aa4:	bl	430a40 <ferror@plt+0x2c9d0>
  430aa8:	ldr	x1, [x24, #8]
  430aac:	cmp	x1, #0x3
  430ab0:	b.hi	430ce0 <ferror@plt+0x2cc70>  // b.pmore
  430ab4:	cmp	w1, #0x3
  430ab8:	b.hi	430ce0 <ferror@plt+0x2cc70>  // b.pmore
  430abc:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  430ac0:	add	x0, x0, #0x7e0
  430ac4:	ldrb	w0, [x0, w1, uxtw]
  430ac8:	adr	x1, 430ad4 <ferror@plt+0x2ca64>
  430acc:	add	x0, x1, w0, sxtb #2
  430ad0:	br	x0
  430ad4:	mov	x28, x25
  430ad8:	mov	x19, x23
  430adc:	cmp	x20, #0x0
  430ae0:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  430ae4:	b.eq	430b58 <ferror@plt+0x2cae8>  // b.none
  430ae8:	ldr	x3, [sp, #104]
  430aec:	add	x5, x25, x22
  430af0:	str	x5, [sp, #120]
  430af4:	mov	x2, x27
  430af8:	mov	x1, x26
  430afc:	mov	x0, x19
  430b00:	blr	x3
  430b04:	cmp	w0, #0x0
  430b08:	ldr	x5, [sp, #120]
  430b0c:	b.gt	430bfc <ferror@plt+0x2cb8c>
  430b10:	mov	x1, x19
  430b14:	sub	x20, x20, #0x1
  430b18:	add	x19, x19, x22
  430b1c:	mov	x0, #0x0                   	// #0
  430b20:	b	430c18 <ferror@plt+0x2cba8>
  430b24:	ldr	x3, [sp, #104]
  430b28:	mov	x2, x27
  430b2c:	mov	x1, x26
  430b30:	mov	x0, x19
  430b34:	blr	x3
  430b38:	cmp	w0, #0x0
  430b3c:	b.gt	430b9c <ferror@plt+0x2cb2c>
  430b40:	ldr	w0, [x19], #4
  430b44:	sub	x20, x20, #0x1
  430b48:	str	w0, [x25], #4
  430b4c:	cmp	x20, #0x0
  430b50:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  430b54:	b.ne	430b24 <ferror@plt+0x2cab4>  // b.any
  430b58:	cbz	x20, 430b6c <ferror@plt+0x2cafc>
  430b5c:	mul	x2, x20, x22
  430b60:	mov	x1, x19
  430b64:	mov	x0, x25
  430b68:	bl	403510 <memcpy@plt>
  430b6c:	ldr	x0, [sp, #112]
  430b70:	ldp	x19, x20, [sp, #16]
  430b74:	sub	x2, x0, x21
  430b78:	mov	x0, x23
  430b7c:	ldr	x1, [x24, #32]
  430b80:	mul	x2, x2, x22
  430b84:	ldp	x21, x22, [sp, #32]
  430b88:	ldp	x23, x24, [sp, #48]
  430b8c:	ldp	x25, x26, [sp, #64]
  430b90:	ldp	x27, x28, [sp, #80]
  430b94:	ldp	x29, x30, [sp], #128
  430b98:	b	403510 <memcpy@plt>
  430b9c:	ldr	w0, [x26], #4
  430ba0:	sub	x21, x21, #0x1
  430ba4:	b	430b48 <ferror@plt+0x2cad8>
  430ba8:	mov	x19, x23
  430bac:	b	430b4c <ferror@plt+0x2cadc>
  430bb0:	ldr	x3, [sp, #104]
  430bb4:	mov	x2, x27
  430bb8:	mov	x1, x26
  430bbc:	mov	x0, x19
  430bc0:	blr	x3
  430bc4:	cmp	w0, #0x0
  430bc8:	b.gt	430be8 <ferror@plt+0x2cb78>
  430bcc:	ldr	x0, [x19], #8
  430bd0:	sub	x20, x20, #0x1
  430bd4:	str	x0, [x25], #8
  430bd8:	cmp	x20, #0x0
  430bdc:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  430be0:	b.ne	430bb0 <ferror@plt+0x2cb40>  // b.any
  430be4:	b	430b58 <ferror@plt+0x2cae8>
  430be8:	sub	x21, x21, #0x1
  430bec:	ldr	x0, [x26], #8
  430bf0:	b	430bd4 <ferror@plt+0x2cb64>
  430bf4:	mov	x19, x23
  430bf8:	b	430bd8 <ferror@plt+0x2cb68>
  430bfc:	mov	x1, x26
  430c00:	sub	x21, x21, #0x1
  430c04:	add	x26, x26, x22
  430c08:	b	430b1c <ferror@plt+0x2caac>
  430c0c:	ldr	x2, [x1, x0]
  430c10:	str	x2, [x25, x0]
  430c14:	add	x0, x0, #0x8
  430c18:	add	x2, x28, x0
  430c1c:	cmp	x5, x2
  430c20:	b.hi	430c0c <ferror@plt+0x2cb9c>  // b.pmore
  430c24:	add	x28, x28, x22
  430c28:	mov	x25, x5
  430c2c:	b	430adc <ferror@plt+0x2ca6c>
  430c30:	ldr	x0, [x19]
  430c34:	mov	x2, x27
  430c38:	ldr	x1, [x26]
  430c3c:	ldr	x3, [sp, #104]
  430c40:	blr	x3
  430c44:	cmp	w0, #0x0
  430c48:	b.gt	430c68 <ferror@plt+0x2cbf8>
  430c4c:	ldr	x0, [x19], #8
  430c50:	sub	x20, x20, #0x1
  430c54:	str	x0, [x25], #8
  430c58:	cmp	x20, #0x0
  430c5c:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  430c60:	b.ne	430c30 <ferror@plt+0x2cbc0>  // b.any
  430c64:	b	430b58 <ferror@plt+0x2cae8>
  430c68:	sub	x21, x21, #0x1
  430c6c:	ldr	x0, [x26], #8
  430c70:	b	430c54 <ferror@plt+0x2cbe4>
  430c74:	mov	x19, x23
  430c78:	b	430c58 <ferror@plt+0x2cbe8>
  430c7c:	ldr	x3, [sp, #104]
  430c80:	mov	x2, x27
  430c84:	mov	x1, x26
  430c88:	mov	x0, x19
  430c8c:	add	x28, x25, x22
  430c90:	blr	x3
  430c94:	cmp	w0, #0x0
  430c98:	mov	x2, x22
  430c9c:	b.gt	430cc8 <ferror@plt+0x2cc58>
  430ca0:	mov	x1, x19
  430ca4:	sub	x20, x20, #0x1
  430ca8:	add	x19, x19, x22
  430cac:	mov	x0, x25
  430cb0:	bl	403510 <memcpy@plt>
  430cb4:	mov	x25, x28
  430cb8:	cmp	x20, #0x0
  430cbc:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  430cc0:	b.ne	430c7c <ferror@plt+0x2cc0c>  // b.any
  430cc4:	b	430b58 <ferror@plt+0x2cae8>
  430cc8:	mov	x1, x26
  430ccc:	mov	x0, x25
  430cd0:	add	x26, x26, x22
  430cd4:	sub	x21, x21, #0x1
  430cd8:	bl	403510 <memcpy@plt>
  430cdc:	b	430cb4 <ferror@plt+0x2cc44>
  430ce0:	mov	x19, x23
  430ce4:	b	430cb8 <ferror@plt+0x2cc48>
  430ce8:	ldp	x19, x20, [sp, #16]
  430cec:	ldp	x21, x22, [sp, #32]
  430cf0:	ldp	x23, x24, [sp, #48]
  430cf4:	ldp	x25, x26, [sp, #64]
  430cf8:	ldp	x27, x28, [sp, #80]
  430cfc:	ldp	x29, x30, [sp], #128
  430d00:	ret
  430d04:	stp	x29, x30, [sp, #-144]!
  430d08:	cmp	x2, #0x20
  430d0c:	mov	x29, sp
  430d10:	stp	x19, x20, [sp, #16]
  430d14:	mov	x20, x1
  430d18:	mul	x1, x1, x2
  430d1c:	stp	x21, x22, [sp, #32]
  430d20:	mov	x21, x0
  430d24:	add	x0, x2, x20, lsl #4
  430d28:	stp	x23, x24, [sp, #48]
  430d2c:	csel	x0, x0, x1, hi  // hi = pmore
  430d30:	mov	x19, x2
  430d34:	stp	x25, x26, [sp, #64]
  430d38:	mov	x23, x3
  430d3c:	mov	x22, x4
  430d40:	stp	x27, x28, [sp, #80]
  430d44:	cmp	x0, #0x3ff
  430d48:	b.hi	430df4 <ferror@plt+0x2cd84>  // b.pmore
  430d4c:	add	x0, x0, #0xf
  430d50:	mov	x26, #0x0                   	// #0
  430d54:	and	x0, x0, #0xfffffffffffffff0
  430d58:	sub	sp, sp, x0
  430d5c:	mov	x0, sp
  430d60:	str	x0, [x29, #136]
  430d64:	mov	x0, #0x4                   	// #4
  430d68:	stp	x19, x0, [x29, #104]
  430d6c:	cmp	x19, #0x20
  430d70:	stp	x23, x22, [x29, #120]
  430d74:	b.ls	430e88 <ferror@plt+0x2ce18>  // b.plast
  430d78:	ldr	x24, [x29, #136]
  430d7c:	lsl	x1, x20, #3
  430d80:	mov	x2, x21
  430d84:	add	x27, x24, x20, lsl #3
  430d88:	add	x24, x24, x20, lsl #4
  430d8c:	mov	x0, x27
  430d90:	cmp	x0, x24
  430d94:	b.cc	430e04 <ferror@plt+0x2cd94>  // b.lo, b.ul, b.last
  430d98:	mov	x0, #0x8                   	// #8
  430d9c:	str	x0, [x29, #104]
  430da0:	mov	x0, #0x3                   	// #3
  430da4:	str	x0, [x29, #112]
  430da8:	ldr	x0, [x29, #136]
  430dac:	mov	x2, x20
  430db0:	mov	x23, x21
  430db4:	mov	x28, #0x0                   	// #0
  430db8:	add	x1, x0, x1
  430dbc:	add	x0, x29, #0x68
  430dc0:	bl	430a40 <ferror@plt+0x2c9d0>
  430dc4:	cmp	x28, x20
  430dc8:	b.ne	430e10 <ferror@plt+0x2cda0>  // b.any
  430dcc:	mov	x0, x26
  430dd0:	bl	4110d0 <ferror@plt+0xd060>
  430dd4:	mov	sp, x29
  430dd8:	ldp	x19, x20, [sp, #16]
  430ddc:	ldp	x21, x22, [sp, #32]
  430de0:	ldp	x23, x24, [sp, #48]
  430de4:	ldp	x25, x26, [sp, #64]
  430de8:	ldp	x27, x28, [sp, #80]
  430dec:	ldp	x29, x30, [sp], #144
  430df0:	ret
  430df4:	bl	410f8c <ferror@plt+0xcf1c>
  430df8:	mov	x26, x0
  430dfc:	str	x0, [x29, #136]
  430e00:	b	430d64 <ferror@plt+0x2ccf4>
  430e04:	str	x2, [x0], #8
  430e08:	add	x2, x2, x19
  430e0c:	b	430d90 <ferror@plt+0x2cd20>
  430e10:	ldr	x22, [x27, x28, lsl #3]
  430e14:	cmp	x23, x22
  430e18:	b.eq	430e74 <ferror@plt+0x2ce04>  // b.none
  430e1c:	mov	x2, x19
  430e20:	mov	x1, x23
  430e24:	mov	x0, x24
  430e28:	bl	403510 <memcpy@plt>
  430e2c:	mov	x0, x23
  430e30:	mov	x25, x28
  430e34:	mov	x1, x25
  430e38:	sub	x25, x22, x21
  430e3c:	mov	x2, x19
  430e40:	udiv	x25, x25, x19
  430e44:	str	x0, [x27, x1, lsl #3]
  430e48:	mov	x1, x22
  430e4c:	bl	403510 <memcpy@plt>
  430e50:	mov	x0, x22
  430e54:	ldr	x1, [x27, x25, lsl #3]
  430e58:	add	x2, x27, x25, lsl #3
  430e5c:	cmp	x23, x1
  430e60:	b.ne	430e80 <ferror@plt+0x2ce10>  // b.any
  430e64:	str	x22, [x2]
  430e68:	mov	x1, x24
  430e6c:	mov	x2, x19
  430e70:	bl	403510 <memcpy@plt>
  430e74:	add	x28, x28, #0x1
  430e78:	add	x23, x23, x19
  430e7c:	b	430dc4 <ferror@plt+0x2cd54>
  430e80:	mov	x22, x1
  430e84:	b	430e34 <ferror@plt+0x2cdc4>
  430e88:	tst	x19, #0x3
  430e8c:	b.ne	430ea4 <ferror@plt+0x2ce34>  // b.any
  430e90:	tst	x21, #0x3
  430e94:	b.ne	430ea4 <ferror@plt+0x2ce34>  // b.any
  430e98:	cmp	x19, #0x4
  430e9c:	b.ne	430eb8 <ferror@plt+0x2ce48>  // b.any
  430ea0:	str	xzr, [x29, #112]
  430ea4:	mov	x2, x20
  430ea8:	mov	x1, x21
  430eac:	add	x0, x29, #0x68
  430eb0:	bl	430a40 <ferror@plt+0x2c9d0>
  430eb4:	b	430dcc <ferror@plt+0x2cd5c>
  430eb8:	cmp	x19, #0x8
  430ebc:	b.ne	430ed4 <ferror@plt+0x2ce64>  // b.any
  430ec0:	tst	x21, #0x7
  430ec4:	b.ne	430ea4 <ferror@plt+0x2ce34>  // b.any
  430ec8:	mov	x0, #0x1                   	// #1
  430ecc:	str	x0, [x29, #112]
  430ed0:	b	430ea4 <ferror@plt+0x2ce34>
  430ed4:	tst	x19, #0x7
  430ed8:	b.ne	430ea4 <ferror@plt+0x2ce34>  // b.any
  430edc:	tst	x21, #0x7
  430ee0:	b.ne	430ea4 <ferror@plt+0x2ce34>  // b.any
  430ee4:	mov	x0, #0x2                   	// #2
  430ee8:	b	430ecc <ferror@plt+0x2ce5c>
  430eec:	sxtw	x1, w1
  430ef0:	b	430d04 <ferror@plt+0x2cc94>
  430ef4:	stp	x29, x30, [sp, #-208]!
  430ef8:	mov	x29, sp
  430efc:	stp	x23, x24, [sp, #48]
  430f00:	adrp	x24, 48e000 <__environ@@GLIBC_2.17+0x6a8>
  430f04:	stp	x19, x20, [sp, #16]
  430f08:	ldr	x19, [x24, #72]
  430f0c:	stp	x21, x22, [sp, #32]
  430f10:	stp	x25, x26, [sp, #64]
  430f14:	stp	x27, x28, [sp, #80]
  430f18:	cbnz	x19, 431104 <ferror@plt+0x2d094>
  430f1c:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  430f20:	add	x0, x0, #0x7ed
  430f24:	bl	403f70 <getenv@plt>
  430f28:	mov	x20, x0
  430f2c:	cbz	x0, 430f38 <ferror@plt+0x2cec8>
  430f30:	ldrb	w0, [x0]
  430f34:	cbnz	w0, 430f40 <ferror@plt+0x2ced0>
  430f38:	adrp	x20, 46f000 <ferror@plt+0x6af90>
  430f3c:	add	x20, x20, #0x7e4
  430f40:	mov	x0, x20
  430f44:	bl	403580 <strlen@plt>
  430f48:	mov	x21, x0
  430f4c:	cbz	x0, 431020 <ferror@plt+0x2cfb0>
  430f50:	add	x0, x20, x0
  430f54:	ldurb	w0, [x0, #-1]
  430f58:	cmp	w0, #0x2f
  430f5c:	cset	w25, ne  // ne = any
  430f60:	add	x22, x21, w25, sxtw
  430f64:	add	x0, x22, #0xe
  430f68:	bl	403840 <malloc@plt>
  430f6c:	mov	x23, x0
  430f70:	cbz	x0, 4310f8 <ferror@plt+0x2d088>
  430f74:	mov	x2, x21
  430f78:	mov	x1, x20
  430f7c:	bl	403510 <memcpy@plt>
  430f80:	cbz	w25, 430f8c <ferror@plt+0x2cf1c>
  430f84:	mov	w0, #0x2f                  	// #47
  430f88:	strb	w0, [x23, x21]
  430f8c:	adrp	x0, 46f000 <ferror@plt+0x6af90>
  430f90:	add	x0, x0, #0x7fd
  430f94:	add	x1, x23, x22
  430f98:	ldr	x2, [x0]
  430f9c:	str	x2, [x23, x22]
  430fa0:	ldur	x0, [x0, #6]
  430fa4:	stur	x0, [x1, #6]
  430fa8:	mov	x0, x23
  430fac:	adrp	x1, 46e000 <ferror@plt+0x69f90>
  430fb0:	add	x1, x1, #0xd18
  430fb4:	bl	403830 <fopen@plt>
  430fb8:	mov	x25, x0
  430fbc:	cbz	x0, 431124 <ferror@plt+0x2d0b4>
  430fc0:	adrp	x27, 46f000 <ferror@plt+0x6af90>
  430fc4:	add	x27, x27, #0x80b
  430fc8:	mov	x21, #0x0                   	// #0
  430fcc:	mov	x28, #0xfffffffffffffffe    	// #-2
  430fd0:	mov	x0, x25
  430fd4:	bl	403a50 <getc@plt>
  430fd8:	cmn	w0, #0x1
  430fdc:	b.eq	431094 <ferror@plt+0x2d024>  // b.none
  430fe0:	cmp	w0, #0x20
  430fe4:	b.eq	431018 <ferror@plt+0x2cfa8>  // b.none
  430fe8:	sub	w2, w0, #0x9
  430fec:	cmp	w2, #0x1
  430ff0:	b.ls	431018 <ferror@plt+0x2cfa8>  // b.plast
  430ff4:	cmp	w0, #0x23
  430ff8:	b.ne	431028 <ferror@plt+0x2cfb8>  // b.any
  430ffc:	mov	x0, x25
  431000:	bl	403a50 <getc@plt>
  431004:	cmp	w0, #0xa
  431008:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  43100c:	b.ne	430ffc <ferror@plt+0x2cf8c>  // b.any
  431010:	cmn	w0, #0x1
  431014:	b.eq	431094 <ferror@plt+0x2d024>  // b.none
  431018:	mov	x20, x19
  43101c:	b	4310f0 <ferror@plt+0x2d080>
  431020:	mov	w25, #0x0                   	// #0
  431024:	b	430f60 <ferror@plt+0x2cef0>
  431028:	mov	x1, x25
  43102c:	bl	403c70 <ungetc@plt>
  431030:	add	x3, sp, #0x98
  431034:	add	x2, sp, #0x60
  431038:	mov	x1, x27
  43103c:	mov	x0, x25
  431040:	bl	4038a0 <__isoc99_fscanf@plt>
  431044:	cmp	w0, #0x1
  431048:	b.le	431094 <ferror@plt+0x2d024>
  43104c:	add	x0, sp, #0x60
  431050:	bl	403580 <strlen@plt>
  431054:	mov	x26, x0
  431058:	add	x0, sp, #0x98
  43105c:	bl	403580 <strlen@plt>
  431060:	mov	x22, x0
  431064:	add	x0, x26, x0
  431068:	cbnz	x21, 4310b0 <ferror@plt+0x2d040>
  43106c:	add	x21, x0, #0x2
  431070:	add	x0, x0, #0x3
  431074:	bl	403840 <malloc@plt>
  431078:	mov	x20, x0
  43107c:	cbnz	x0, 4310c8 <ferror@plt+0x2d058>
  431080:	cbz	x19, 431090 <ferror@plt+0x2d020>
  431084:	mov	x0, x19
  431088:	mov	x19, #0x0                   	// #0
  43108c:	bl	403c60 <free@plt>
  431090:	mov	x21, #0x0                   	// #0
  431094:	mov	x0, x25
  431098:	bl	4037f0 <fclose@plt>
  43109c:	cbz	x21, 431124 <ferror@plt+0x2d0b4>
  4310a0:	strb	wzr, [x19, x21]
  4310a4:	mov	x0, x23
  4310a8:	bl	403c60 <free@plt>
  4310ac:	b	431100 <ferror@plt+0x2d090>
  4310b0:	add	x0, x0, x21
  4310b4:	add	x21, x0, #0x2
  4310b8:	add	x1, x0, #0x3
  4310bc:	mov	x0, x19
  4310c0:	bl	403a30 <realloc@plt>
  4310c4:	b	431078 <ferror@plt+0x2d008>
  4310c8:	sub	x22, x21, x22
  4310cc:	sub	x0, x28, x26
  4310d0:	add	x0, x0, x22
  4310d4:	add	x1, sp, #0x60
  4310d8:	add	x0, x20, x0
  4310dc:	sub	x22, x22, #0x1
  4310e0:	bl	403da0 <strcpy@plt>
  4310e4:	add	x1, sp, #0x98
  4310e8:	add	x0, x20, x22
  4310ec:	bl	403da0 <strcpy@plt>
  4310f0:	mov	x19, x20
  4310f4:	b	430fd0 <ferror@plt+0x2cf60>
  4310f8:	adrp	x19, 46f000 <ferror@plt+0x6af90>
  4310fc:	add	x19, x19, #0x72e
  431100:	str	x19, [x24, #72]
  431104:	mov	x0, x19
  431108:	ldp	x19, x20, [sp, #16]
  43110c:	ldp	x21, x22, [sp, #32]
  431110:	ldp	x23, x24, [sp, #48]
  431114:	ldp	x25, x26, [sp, #64]
  431118:	ldp	x27, x28, [sp, #80]
  43111c:	ldp	x29, x30, [sp], #208
  431120:	ret
  431124:	adrp	x19, 46f000 <ferror@plt+0x6af90>
  431128:	add	x19, x19, #0x72e
  43112c:	b	4310a4 <ferror@plt+0x2d034>
  431130:	mov	w0, #0xe                   	// #14
  431134:	b	403820 <nl_langinfo@plt>
  431138:	stp	x29, x30, [sp, #-48]!
  43113c:	mov	x29, sp
  431140:	stp	x19, x20, [sp, #16]
  431144:	str	x21, [sp, #32]
  431148:	cbnz	x0, 4311a8 <ferror@plt+0x2d138>
  43114c:	adrp	x19, 46f000 <ferror@plt+0x6af90>
  431150:	add	x19, x19, #0x72e
  431154:	bl	430ef4 <ferror@plt+0x2ce84>
  431158:	mov	x20, x0
  43115c:	ldrb	w21, [x20]
  431160:	cbz	w21, 431184 <ferror@plt+0x2d114>
  431164:	mov	x1, x20
  431168:	mov	x0, x19
  43116c:	bl	403ba0 <strcmp@plt>
  431170:	cbnz	w0, 4311b0 <ferror@plt+0x2d140>
  431174:	mov	x0, x20
  431178:	bl	403580 <strlen@plt>
  43117c:	add	x19, x0, #0x1
  431180:	add	x19, x20, x19
  431184:	ldrb	w0, [x19]
  431188:	cbnz	w0, 431194 <ferror@plt+0x2d124>
  43118c:	adrp	x19, 46e000 <ferror@plt+0x69f90>
  431190:	add	x19, x19, #0x4e3
  431194:	mov	x0, x19
  431198:	ldp	x19, x20, [sp, #16]
  43119c:	ldr	x21, [sp, #32]
  4311a0:	ldp	x29, x30, [sp], #48
  4311a4:	ret
  4311a8:	mov	x19, x0
  4311ac:	b	431154 <ferror@plt+0x2d0e4>
  4311b0:	cmp	w21, #0x2a
  4311b4:	b.ne	4311c0 <ferror@plt+0x2d150>  // b.any
  4311b8:	ldrb	w0, [x20, #1]
  4311bc:	cbz	w0, 431174 <ferror@plt+0x2d104>
  4311c0:	mov	x0, x20
  4311c4:	bl	403580 <strlen@plt>
  4311c8:	add	x0, x0, #0x1
  4311cc:	add	x20, x20, x0
  4311d0:	mov	x0, x20
  4311d4:	bl	403580 <strlen@plt>
  4311d8:	add	x0, x0, #0x1
  4311dc:	add	x20, x20, x0
  4311e0:	b	43115c <ferror@plt+0x2d0ec>
  4311e4:	stp	x29, x30, [sp, #-32]!
  4311e8:	mov	x29, sp
  4311ec:	str	q0, [sp, #16]
  4311f0:	ldp	x8, x0, [sp, #16]
  4311f4:	str	q1, [sp, #16]
  4311f8:	ldp	x9, x1, [sp, #16]
  4311fc:	mrs	x2, fpcr
  431200:	ubfx	x3, x0, #48, #15
  431204:	ubfx	x2, x0, #0, #48
  431208:	ubfx	x7, x1, #0, #48
  43120c:	lsr	x0, x0, #63
  431210:	ubfx	x5, x1, #48, #15
  431214:	lsr	x1, x1, #63
  431218:	mov	x10, #0x7fff                	// #32767
  43121c:	mov	x4, x8
  431220:	and	w0, w0, #0xff
  431224:	mov	x6, x9
  431228:	and	w1, w1, #0xff
  43122c:	cmp	x3, x10
  431230:	b.ne	431248 <ferror@plt+0x2d1d8>  // b.any
  431234:	orr	x10, x2, x8
  431238:	cbnz	x10, 4312b4 <ferror@plt+0x2d244>
  43123c:	cmp	x5, x3
  431240:	b.ne	4312dc <ferror@plt+0x2d26c>  // b.any
  431244:	b	431250 <ferror@plt+0x2d1e0>
  431248:	cmp	x5, x10
  43124c:	b.ne	431258 <ferror@plt+0x2d1e8>  // b.any
  431250:	orr	x10, x7, x6
  431254:	cbnz	x10, 4312a0 <ferror@plt+0x2d230>
  431258:	cmp	x3, x5
  43125c:	b.ne	4312dc <ferror@plt+0x2d26c>  // b.any
  431260:	cmp	x2, x7
  431264:	ccmp	x8, x9, #0x0, eq  // eq = none
  431268:	b.ne	4312dc <ferror@plt+0x2d26c>  // b.any
  43126c:	cmp	w0, w1
  431270:	b.eq	431298 <ferror@plt+0x2d228>  // b.none
  431274:	cbnz	x3, 4312dc <ferror@plt+0x2d26c>
  431278:	orr	x2, x2, x4
  43127c:	cmp	x2, #0x0
  431280:	cset	w0, ne  // ne = any
  431284:	ldp	x29, x30, [sp], #32
  431288:	ret
  43128c:	mov	w0, #0x1                   	// #1
  431290:	bl	4319e4 <ferror@plt+0x2d974>
  431294:	b	4312dc <ferror@plt+0x2d26c>
  431298:	mov	w0, #0x0                   	// #0
  43129c:	b	431284 <ferror@plt+0x2d214>
  4312a0:	mov	x0, #0x7fff                	// #32767
  4312a4:	cmp	x3, x0
  4312a8:	b.ne	4312d4 <ferror@plt+0x2d264>  // b.any
  4312ac:	orr	x4, x2, x4
  4312b0:	cbz	x4, 4312d4 <ferror@plt+0x2d264>
  4312b4:	tst	x2, #0x800000000000
  4312b8:	b.eq	43128c <ferror@plt+0x2d21c>  // b.none
  4312bc:	mov	x1, #0x7fff                	// #32767
  4312c0:	mov	w0, #0x1                   	// #1
  4312c4:	cmp	x5, x1
  4312c8:	b.ne	431284 <ferror@plt+0x2d214>  // b.any
  4312cc:	orr	x6, x7, x6
  4312d0:	cbz	x6, 431284 <ferror@plt+0x2d214>
  4312d4:	tst	x7, #0x800000000000
  4312d8:	b.eq	43128c <ferror@plt+0x2d21c>  // b.none
  4312dc:	mov	w0, #0x1                   	// #1
  4312e0:	b	431284 <ferror@plt+0x2d214>
  4312e4:	cmp	w0, #0x0
  4312e8:	cbz	w0, 431330 <ferror@plt+0x2d2c0>
  4312ec:	lsr	w1, w0, #31
  4312f0:	cneg	w0, w0, lt  // lt = tstop
  4312f4:	clz	x3, x0
  4312f8:	mov	w2, #0x403e                	// #16446
  4312fc:	sub	w2, w2, w3
  431300:	mov	w3, #0x402f                	// #16431
  431304:	sxtw	x4, w2
  431308:	sub	w2, w3, w2
  43130c:	lsl	x0, x0, x2
  431310:	mov	x3, #0x0                   	// #0
  431314:	orr	w1, w4, w1, lsl #15
  431318:	bfxil	x3, x0, #0, #48
  43131c:	mov	x2, #0x0                   	// #0
  431320:	fmov	d0, x2
  431324:	bfi	x3, x1, #48, #16
  431328:	fmov	v0.d[1], x3
  43132c:	ret
  431330:	mov	x0, #0x0                   	// #0
  431334:	mov	x4, #0x0                   	// #0
  431338:	mov	x1, #0x0                   	// #0
  43133c:	b	431310 <ferror@plt+0x2d2a0>
  431340:	cbz	w0, 431380 <ferror@plt+0x2d310>
  431344:	mov	w0, w0
  431348:	mov	w1, #0x403e                	// #16446
  43134c:	clz	x2, x0
  431350:	sub	w1, w1, w2
  431354:	mov	w2, #0x402f                	// #16431
  431358:	sxtw	x4, w1
  43135c:	sub	w1, w2, w1
  431360:	lsl	x0, x0, x1
  431364:	mov	x3, #0x0                   	// #0
  431368:	mov	x2, #0x0                   	// #0
  43136c:	bfxil	x3, x0, #0, #48
  431370:	fmov	d0, x2
  431374:	bfi	x3, x4, #48, #16
  431378:	fmov	v0.d[1], x3
  43137c:	ret
  431380:	mov	x0, #0x0                   	// #0
  431384:	mov	x4, #0x0                   	// #0
  431388:	b	431364 <ferror@plt+0x2d2f4>
  43138c:	stp	x29, x30, [sp, #-48]!
  431390:	mov	x29, sp
  431394:	str	x19, [sp, #16]
  431398:	str	q0, [sp, #32]
  43139c:	ldp	x2, x1, [sp, #32]
  4313a0:	mrs	x0, fpcr
  4313a4:	ubfx	x4, x1, #48, #15
  4313a8:	mov	x5, #0x3ffe                	// #16382
  4313ac:	ubfx	x0, x1, #0, #48
  4313b0:	mov	x3, x4
  4313b4:	cmp	x4, x5
  4313b8:	b.gt	4313d8 <ferror@plt+0x2d368>
  4313bc:	cbnz	x4, 431498 <ferror@plt+0x2d428>
  4313c0:	orr	x19, x0, x2
  4313c4:	cbnz	x19, 431498 <ferror@plt+0x2d428>
  4313c8:	mov	x0, x19
  4313cc:	ldr	x19, [sp, #16]
  4313d0:	ldp	x29, x30, [sp], #48
  4313d4:	ret
  4313d8:	lsr	x1, x1, #63
  4313dc:	mov	x5, #0x403d                	// #16445
  4313e0:	and	w1, w1, #0xff
  4313e4:	cmp	x4, x5
  4313e8:	b.le	431420 <ferror@plt+0x2d3b0>
  4313ec:	and	x19, x1, #0xff
  4313f0:	mov	x4, #0x7fffffffffffffff    	// #9223372036854775807
  4313f4:	add	x19, x19, x4
  4313f8:	mov	x4, #0x403e                	// #16446
  4313fc:	cmp	x3, x4
  431400:	csel	w1, w1, wzr, eq  // eq = none
  431404:	cbz	w1, 4314a0 <ferror@plt+0x2d430>
  431408:	extr	x0, x0, x2, #49
  43140c:	cbnz	x0, 4314a0 <ferror@plt+0x2d430>
  431410:	cmp	xzr, x2, lsl #15
  431414:	b.eq	4313c8 <ferror@plt+0x2d358>  // b.none
  431418:	mov	w0, #0x10                  	// #16
  43141c:	b	4314a4 <ferror@plt+0x2d434>
  431420:	mov	x5, #0x406f                	// #16495
  431424:	sub	x3, x5, x4
  431428:	orr	x0, x0, #0x1000000000000
  43142c:	cmp	x3, #0x3f
  431430:	b.gt	431468 <ferror@plt+0x2d3f8>
  431434:	mov	w6, #0xffffbfd1            	// #-16431
  431438:	add	w19, w4, w6
  43143c:	sub	w4, w5, w4
  431440:	lsl	x3, x2, x19
  431444:	cmp	x3, #0x0
  431448:	lsr	x2, x2, x4
  43144c:	cset	w3, ne  // ne = any
  431450:	lsl	x19, x0, x19
  431454:	orr	x19, x2, x19
  431458:	cbz	w1, 431460 <ferror@plt+0x2d3f0>
  43145c:	neg	x19, x19
  431460:	cbz	w3, 4313c8 <ferror@plt+0x2d358>
  431464:	b	431418 <ferror@plt+0x2d3a8>
  431468:	mov	w5, #0xffffc011            	// #-16367
  43146c:	add	w19, w4, w5
  431470:	cmp	x3, #0x40
  431474:	lsl	x19, x0, x19
  431478:	csel	x19, x19, xzr, ne  // ne = any
  43147c:	orr	x2, x19, x2
  431480:	mov	w19, #0x402f                	// #16431
  431484:	sub	w19, w19, w4
  431488:	cmp	x2, #0x0
  43148c:	cset	w3, ne  // ne = any
  431490:	lsr	x19, x0, x19
  431494:	b	431458 <ferror@plt+0x2d3e8>
  431498:	mov	x19, #0x0                   	// #0
  43149c:	b	431418 <ferror@plt+0x2d3a8>
  4314a0:	mov	w0, #0x1                   	// #1
  4314a4:	bl	4319e4 <ferror@plt+0x2d974>
  4314a8:	b	4313c8 <ferror@plt+0x2d358>
  4314ac:	stp	x29, x30, [sp, #-48]!
  4314b0:	mov	x29, sp
  4314b4:	str	x19, [sp, #16]
  4314b8:	str	q0, [sp, #32]
  4314bc:	ldr	x19, [sp, #32]
  4314c0:	ldr	x0, [sp, #40]
  4314c4:	mrs	x1, fpcr
  4314c8:	ubfx	x3, x0, #48, #15
  4314cc:	mov	x1, x19
  4314d0:	mov	x4, #0x3ffe                	// #16382
  4314d4:	ubfx	x19, x0, #0, #48
  4314d8:	cmp	x3, x4
  4314dc:	b.gt	4314fc <ferror@plt+0x2d48c>
  4314e0:	cbnz	x3, 4315a4 <ferror@plt+0x2d534>
  4314e4:	orr	x19, x1, x19
  4314e8:	cbnz	x19, 4315a4 <ferror@plt+0x2d534>
  4314ec:	mov	x0, x19
  4314f0:	ldr	x19, [sp, #16]
  4314f4:	ldp	x29, x30, [sp], #48
  4314f8:	ret
  4314fc:	lsr	x0, x0, #63
  431500:	mov	x4, #0x403f                	// #16447
  431504:	and	w0, w0, #0xff
  431508:	and	x5, x0, #0xff
  43150c:	sub	x4, x4, x5
  431510:	cmp	x4, x3
  431514:	b.le	431560 <ferror@plt+0x2d4f0>
  431518:	cbnz	x5, 4315b0 <ferror@plt+0x2d540>
  43151c:	mov	x4, #0x406f                	// #16495
  431520:	sub	x2, x4, x3
  431524:	orr	x0, x19, #0x1000000000000
  431528:	cmp	x2, #0x3f
  43152c:	b.gt	431574 <ferror@plt+0x2d504>
  431530:	mov	w5, #0xffffbfd1            	// #-16431
  431534:	add	w5, w3, w5
  431538:	sub	w19, w4, w3
  43153c:	lsl	x2, x1, x5
  431540:	cmp	x2, #0x0
  431544:	lsr	x1, x1, x19
  431548:	cset	w2, ne  // ne = any
  43154c:	lsl	x19, x0, x5
  431550:	orr	x19, x1, x19
  431554:	cbz	w2, 4314ec <ferror@plt+0x2d47c>
  431558:	mov	w0, #0x10                  	// #16
  43155c:	b	43156c <ferror@plt+0x2d4fc>
  431560:	eor	w0, w0, #0x1
  431564:	sbfx	x19, x0, #0, #1
  431568:	mov	w0, #0x1                   	// #1
  43156c:	bl	4319e4 <ferror@plt+0x2d974>
  431570:	b	4314ec <ferror@plt+0x2d47c>
  431574:	mov	w4, #0xffffc011            	// #-16367
  431578:	add	w19, w3, w4
  43157c:	cmp	x2, #0x40
  431580:	lsl	x19, x0, x19
  431584:	csel	x19, x19, xzr, ne  // ne = any
  431588:	orr	x19, x19, x1
  43158c:	cmp	x19, #0x0
  431590:	mov	w19, #0x402f                	// #16431
  431594:	sub	w19, w19, w3
  431598:	cset	w2, ne  // ne = any
  43159c:	lsr	x19, x0, x19
  4315a0:	b	431554 <ferror@plt+0x2d4e4>
  4315a4:	mov	w0, #0x10                  	// #16
  4315a8:	mov	x19, #0x0                   	// #0
  4315ac:	b	43156c <ferror@plt+0x2d4fc>
  4315b0:	mov	w0, #0x1                   	// #1
  4315b4:	b	4315a8 <ferror@plt+0x2d538>
  4315b8:	cmp	x0, #0x0
  4315bc:	cbz	x0, 431634 <ferror@plt+0x2d5c4>
  4315c0:	lsr	x4, x0, #63
  4315c4:	cneg	x0, x0, lt  // lt = tstop
  4315c8:	clz	x1, x0
  4315cc:	mov	w2, #0x403e                	// #16446
  4315d0:	sub	w3, w2, w1
  4315d4:	mov	x2, #0x406f                	// #16495
  4315d8:	sub	x1, x2, w3, sxtw
  4315dc:	sxtw	x6, w3
  4315e0:	cmp	x1, #0x3f
  4315e4:	b.gt	43161c <ferror@plt+0x2d5ac>
  4315e8:	sub	w2, w2, w3
  4315ec:	mov	w1, #0xffffbfd1            	// #-16431
  4315f0:	add	w1, w3, w1
  4315f4:	lsl	x2, x0, x2
  4315f8:	lsr	x1, x0, x1
  4315fc:	mov	x0, x4
  431600:	mov	x5, #0x0                   	// #0
  431604:	orr	w0, w6, w0, lsl #15
  431608:	bfxil	x5, x1, #0, #48
  43160c:	fmov	d0, x2
  431610:	bfi	x5, x0, #48, #16
  431614:	fmov	v0.d[1], x5
  431618:	ret
  43161c:	mov	w1, #0x402f                	// #16431
  431620:	sub	w1, w1, w3
  431624:	lsl	x1, x0, x1
  431628:	mov	x0, x4
  43162c:	mov	x2, #0x0                   	// #0
  431630:	b	431600 <ferror@plt+0x2d590>
  431634:	mov	x6, #0x0                   	// #0
  431638:	mov	x1, #0x0                   	// #0
  43163c:	b	43162c <ferror@plt+0x2d5bc>
  431640:	mrs	x0, fpcr
  431644:	fmov	x0, d0
  431648:	ubfx	x3, x0, #52, #11
  43164c:	ubfx	x1, x0, #0, #52
  431650:	lsr	x0, x0, #63
  431654:	and	w2, w0, #0xff
  431658:	add	x0, x3, #0x1
  43165c:	tst	x0, #0x7fe
  431660:	b.eq	43167c <ferror@plt+0x2d60c>  // b.none
  431664:	mov	x0, #0x3c00                	// #15360
  431668:	add	x3, x3, x0
  43166c:	lsr	x0, x1, #4
  431670:	lsl	x1, x1, #60
  431674:	mov	w4, #0x0                   	// #0
  431678:	b	4316e4 <ferror@plt+0x2d674>
  43167c:	cbnz	x3, 4316c4 <ferror@plt+0x2d654>
  431680:	cbz	x1, 431720 <ferror@plt+0x2d6b0>
  431684:	clz	x4, x1
  431688:	cmp	w4, #0xe
  43168c:	b.gt	4316b4 <ferror@plt+0x2d644>
  431690:	add	w3, w4, #0x31
  431694:	mov	w0, #0xf                   	// #15
  431698:	sub	w0, w0, w4
  43169c:	lsr	x0, x1, x0
  4316a0:	lsl	x1, x1, x3
  4316a4:	mov	w3, #0x3c0c                	// #15372
  4316a8:	sub	w3, w3, w4
  4316ac:	sxtw	x3, w3
  4316b0:	b	431674 <ferror@plt+0x2d604>
  4316b4:	sub	w0, w4, #0xf
  4316b8:	lsl	x0, x1, x0
  4316bc:	mov	x1, #0x0                   	// #0
  4316c0:	b	4316a4 <ferror@plt+0x2d634>
  4316c4:	cbz	x1, 431728 <ferror@plt+0x2d6b8>
  4316c8:	lsr	x4, x1, #51
  4316cc:	lsr	x0, x1, #4
  4316d0:	eor	x4, x4, #0x1
  4316d4:	orr	x0, x0, #0x800000000000
  4316d8:	and	w4, w4, #0x1
  4316dc:	lsl	x1, x1, #60
  4316e0:	mov	x3, #0x7fff                	// #32767
  4316e4:	mov	x7, #0x0                   	// #0
  4316e8:	fmov	d0, x1
  4316ec:	bfxil	x7, x0, #0, #48
  4316f0:	orr	w0, w3, w2, lsl #15
  4316f4:	bfi	x7, x0, #48, #16
  4316f8:	fmov	v0.d[1], x7
  4316fc:	cbz	w4, 431734 <ferror@plt+0x2d6c4>
  431700:	stp	x29, x30, [sp, #-32]!
  431704:	mov	w0, #0x1                   	// #1
  431708:	mov	x29, sp
  43170c:	str	q0, [sp, #16]
  431710:	bl	4319e4 <ferror@plt+0x2d974>
  431714:	ldr	q0, [sp, #16]
  431718:	ldp	x29, x30, [sp], #32
  43171c:	ret
  431720:	mov	x0, #0x0                   	// #0
  431724:	b	431674 <ferror@plt+0x2d604>
  431728:	mov	x0, #0x0                   	// #0
  43172c:	mov	x3, #0x7fff                	// #32767
  431730:	b	431674 <ferror@plt+0x2d604>
  431734:	ret
  431738:	stp	x29, x30, [sp, #-48]!
  43173c:	mov	x29, sp
  431740:	str	x19, [sp, #16]
  431744:	str	q0, [sp, #32]
  431748:	ldp	x0, x3, [sp, #32]
  43174c:	mrs	x6, fpcr
  431750:	ubfx	x2, x3, #48, #15
  431754:	lsr	x4, x3, #63
  431758:	add	x1, x2, #0x1
  43175c:	ubfiz	x3, x3, #3, #48
  431760:	and	w4, w4, #0xff
  431764:	orr	x3, x3, x0, lsr #61
  431768:	lsl	x5, x0, #3
  43176c:	tst	x1, #0x7ffe
  431770:	b.eq	431868 <ferror@plt+0x2d7f8>  // b.none
  431774:	mov	x1, #0xffffffffffffc400    	// #-15360
  431778:	add	x2, x2, x1
  43177c:	cmp	x2, #0x7fe
  431780:	b.le	4317d0 <ferror@plt+0x2d760>
  431784:	ands	x1, x6, #0xc00000
  431788:	b.eq	4318f0 <ferror@plt+0x2d880>  // b.none
  43178c:	cmp	x1, #0x400, lsl #12
  431790:	b.ne	4317b0 <ferror@plt+0x2d740>  // b.any
  431794:	cmp	w4, #0x0
  431798:	mov	x2, #0x7ff                 	// #2047
  43179c:	mov	x0, #0x7fe                 	// #2046
  4317a0:	csetm	x1, ne  // ne = any
  4317a4:	csel	x2, x2, x0, eq  // eq = none
  4317a8:	mov	w0, #0x14                  	// #20
  4317ac:	b	4318a4 <ferror@plt+0x2d834>
  4317b0:	cmp	x1, #0x800, lsl #12
  4317b4:	b.ne	4318f8 <ferror@plt+0x2d888>  // b.any
  4317b8:	cmp	w4, #0x0
  4317bc:	mov	x2, #0x7ff                 	// #2047
  4317c0:	mov	x0, #0x7fe                 	// #2046
  4317c4:	csetm	x1, eq  // eq = none
  4317c8:	csel	x2, x2, x0, ne  // ne = any
  4317cc:	b	4317a8 <ferror@plt+0x2d738>
  4317d0:	cmp	x2, #0x0
  4317d4:	b.gt	431850 <ferror@plt+0x2d7e0>
  4317d8:	cmn	x2, #0x34
  4317dc:	b.lt	431904 <ferror@plt+0x2d894>  // b.tstop
  4317e0:	mov	x0, #0x3d                  	// #61
  4317e4:	sub	x8, x0, x2
  4317e8:	orr	x3, x3, #0x8000000000000
  4317ec:	cmp	x8, #0x3f
  4317f0:	b.gt	431820 <ferror@plt+0x2d7b0>
  4317f4:	add	w7, w2, #0x3
  4317f8:	sub	w1, w0, w2
  4317fc:	lsr	x1, x5, x1
  431800:	lsl	x5, x5, x7
  431804:	cmp	x5, #0x0
  431808:	cset	x0, ne  // ne = any
  43180c:	lsl	x3, x3, x7
  431810:	orr	x1, x1, x0
  431814:	orr	x1, x3, x1
  431818:	mov	x2, #0x0                   	// #0
  43181c:	b	431860 <ferror@plt+0x2d7f0>
  431820:	add	w0, w2, #0x43
  431824:	mov	w1, #0xfffffffd            	// #-3
  431828:	sub	w1, w1, w2
  43182c:	cmp	x8, #0x40
  431830:	lsr	x1, x3, x1
  431834:	lsl	x3, x3, x0
  431838:	csel	x3, x3, xzr, ne  // ne = any
  43183c:	orr	x3, x3, x5
  431840:	cmp	x3, #0x0
  431844:	cset	x0, ne  // ne = any
  431848:	orr	x1, x1, x0
  43184c:	b	431818 <ferror@plt+0x2d7a8>
  431850:	cmp	xzr, x0, lsl #7
  431854:	cset	x1, ne  // ne = any
  431858:	orr	x1, x1, x5, lsr #60
  43185c:	orr	x1, x1, x3, lsl #4
  431860:	mov	w0, #0x0                   	// #0
  431864:	b	4318a4 <ferror@plt+0x2d834>
  431868:	orr	x1, x3, x5
  43186c:	cbnz	x2, 43187c <ferror@plt+0x2d80c>
  431870:	cmp	x1, #0x0
  431874:	cset	x1, ne  // ne = any
  431878:	b	431860 <ferror@plt+0x2d7f0>
  43187c:	cbz	x1, 43190c <ferror@plt+0x2d89c>
  431880:	mov	x1, #0x7fff                	// #32767
  431884:	lsr	x0, x3, #50
  431888:	cmp	x2, x1
  43188c:	extr	x1, x3, x5, #60
  431890:	eor	w0, w0, #0x1
  431894:	and	x1, x1, #0xfffffffffffffff8
  431898:	csel	w0, w0, wzr, eq  // eq = none
  43189c:	orr	x1, x1, #0x40000000000000
  4318a0:	mov	x2, #0x7ff                 	// #2047
  4318a4:	cmp	x2, #0x0
  4318a8:	cset	w3, eq  // eq = none
  4318ac:	cmp	x1, #0x0
  4318b0:	csel	w3, w3, wzr, ne  // ne = any
  4318b4:	tst	x1, #0x7
  4318b8:	b.eq	431928 <ferror@plt+0x2d8b8>  // b.none
  4318bc:	and	x5, x6, #0xc00000
  4318c0:	orr	w0, w0, #0x10
  4318c4:	cmp	x5, #0x400, lsl #12
  4318c8:	b.eq	431914 <ferror@plt+0x2d8a4>  // b.none
  4318cc:	cmp	x5, #0x800, lsl #12
  4318d0:	b.eq	431920 <ferror@plt+0x2d8b0>  // b.none
  4318d4:	cbnz	x5, 4318e8 <ferror@plt+0x2d878>
  4318d8:	and	x5, x1, #0xf
  4318dc:	cmp	x5, #0x4
  4318e0:	b.eq	4318e8 <ferror@plt+0x2d878>  // b.none
  4318e4:	add	x1, x1, #0x4
  4318e8:	cbz	w3, 431938 <ferror@plt+0x2d8c8>
  4318ec:	b	431934 <ferror@plt+0x2d8c4>
  4318f0:	mov	x2, #0x7ff                 	// #2047
  4318f4:	b	4317a8 <ferror@plt+0x2d738>
  4318f8:	mov	x1, #0xffffffffffffffff    	// #-1
  4318fc:	mov	x2, #0x7fe                 	// #2046
  431900:	b	4317a8 <ferror@plt+0x2d738>
  431904:	mov	x1, #0x1                   	// #1
  431908:	b	431818 <ferror@plt+0x2d7a8>
  43190c:	mov	x2, #0x7ff                 	// #2047
  431910:	b	431860 <ferror@plt+0x2d7f0>
  431914:	cbnz	w4, 4318e8 <ferror@plt+0x2d878>
  431918:	add	x1, x1, #0x8
  43191c:	b	4318e8 <ferror@plt+0x2d878>
  431920:	cbz	w4, 4318e8 <ferror@plt+0x2d878>
  431924:	b	431918 <ferror@plt+0x2d8a8>
  431928:	cbz	w3, 431938 <ferror@plt+0x2d8c8>
  43192c:	tbnz	w0, #4, 431934 <ferror@plt+0x2d8c4>
  431930:	tbz	w6, #11, 431938 <ferror@plt+0x2d8c8>
  431934:	orr	w0, w0, #0x8
  431938:	tbz	x1, #55, 43194c <ferror@plt+0x2d8dc>
  43193c:	add	x2, x2, #0x1
  431940:	cmp	x2, #0x7ff
  431944:	b.eq	431990 <ferror@plt+0x2d920>  // b.none
  431948:	and	x1, x1, #0xff7fffffffffffff
  43194c:	lsr	x1, x1, #3
  431950:	cmp	x2, #0x7ff
  431954:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  431958:	mov	x3, x1
  43195c:	orr	x1, x1, #0x8000000000000
  431960:	ubfiz	x2, x2, #52, #11
  431964:	csel	x1, x1, x3, ne  // ne = any
  431968:	and	x4, x4, #0xff
  43196c:	and	x1, x1, #0xfffffffffffff
  431970:	orr	x1, x2, x1
  431974:	orr	x19, x1, x4, lsl #63
  431978:	cbz	w0, 431980 <ferror@plt+0x2d910>
  43197c:	bl	4319e4 <ferror@plt+0x2d974>
  431980:	fmov	d0, x19
  431984:	ldr	x19, [sp, #16]
  431988:	ldp	x29, x30, [sp], #48
  43198c:	ret
  431990:	ands	x1, x6, #0xc00000
  431994:	b.eq	4319b0 <ferror@plt+0x2d940>  // b.none
  431998:	cmp	x1, #0x400, lsl #12
  43199c:	b.ne	4319bc <ferror@plt+0x2d94c>  // b.any
  4319a0:	cmp	w4, #0x0
  4319a4:	mov	x3, #0x7fe                 	// #2046
  4319a8:	csetm	x1, ne  // ne = any
  4319ac:	csel	x2, x2, x3, eq  // eq = none
  4319b0:	mov	w3, #0x14                  	// #20
  4319b4:	orr	w0, w0, w3
  4319b8:	b	43194c <ferror@plt+0x2d8dc>
  4319bc:	cmp	x1, #0x800, lsl #12
  4319c0:	b.ne	4319d8 <ferror@plt+0x2d968>  // b.any
  4319c4:	cmp	w4, #0x0
  4319c8:	mov	x3, #0x7fe                 	// #2046
  4319cc:	csetm	x1, eq  // eq = none
  4319d0:	csel	x2, x2, x3, ne  // ne = any
  4319d4:	b	4319b0 <ferror@plt+0x2d940>
  4319d8:	mov	x1, #0xffffffffffffffff    	// #-1
  4319dc:	mov	x2, #0x7fe                 	// #2046
  4319e0:	b	4319b0 <ferror@plt+0x2d940>
  4319e4:	tbz	w0, #0, 4319f4 <ferror@plt+0x2d984>
  4319e8:	movi	v1.2s, #0x0
  4319ec:	fdiv	s0, s1, s1
  4319f0:	mrs	x1, fpsr
  4319f4:	tbz	w0, #1, 431a08 <ferror@plt+0x2d998>
  4319f8:	fmov	s1, #1.000000000000000000e+00
  4319fc:	movi	v2.2s, #0x0
  431a00:	fdiv	s0, s1, s2
  431a04:	mrs	x1, fpsr
  431a08:	tbz	w0, #2, 431a28 <ferror@plt+0x2d9b8>
  431a0c:	mov	w1, #0x7f7fffff            	// #2139095039
  431a10:	fmov	s1, w1
  431a14:	mov	w1, #0xc5ae                	// #50606
  431a18:	movk	w1, #0x749d, lsl #16
  431a1c:	fmov	s2, w1
  431a20:	fadd	s0, s1, s2
  431a24:	mrs	x1, fpsr
  431a28:	tbz	w0, #3, 431a38 <ferror@plt+0x2d9c8>
  431a2c:	movi	v1.2s, #0x80, lsl #16
  431a30:	fmul	s0, s1, s1
  431a34:	mrs	x1, fpsr
  431a38:	tbz	w0, #4, 431a50 <ferror@plt+0x2d9e0>
  431a3c:	mov	w0, #0x7f7fffff            	// #2139095039
  431a40:	fmov	s2, #1.000000000000000000e+00
  431a44:	fmov	s1, w0
  431a48:	fsub	s0, s1, s2
  431a4c:	mrs	x0, fpsr
  431a50:	ret
  431a54:	nop
  431a58:	stp	x29, x30, [sp, #-64]!
  431a5c:	mov	x29, sp
  431a60:	stp	x19, x20, [sp, #16]
  431a64:	adrp	x20, 48c000 <ferror@plt+0x87f90>
  431a68:	add	x20, x20, #0xde0
  431a6c:	stp	x21, x22, [sp, #32]
  431a70:	adrp	x21, 48c000 <ferror@plt+0x87f90>
  431a74:	add	x21, x21, #0xdd0
  431a78:	sub	x20, x20, x21
  431a7c:	mov	w22, w0
  431a80:	stp	x23, x24, [sp, #48]
  431a84:	mov	x23, x1
  431a88:	mov	x24, x2
  431a8c:	bl	4034d0 <memcpy@plt-0x40>
  431a90:	cmp	xzr, x20, asr #3
  431a94:	b.eq	431ac0 <ferror@plt+0x2da50>  // b.none
  431a98:	asr	x20, x20, #3
  431a9c:	mov	x19, #0x0                   	// #0
  431aa0:	ldr	x3, [x21, x19, lsl #3]
  431aa4:	mov	x2, x24
  431aa8:	add	x19, x19, #0x1
  431aac:	mov	x1, x23
  431ab0:	mov	w0, w22
  431ab4:	blr	x3
  431ab8:	cmp	x20, x19
  431abc:	b.ne	431aa0 <ferror@plt+0x2da30>  // b.any
  431ac0:	ldp	x19, x20, [sp, #16]
  431ac4:	ldp	x21, x22, [sp, #32]
  431ac8:	ldp	x23, x24, [sp, #48]
  431acc:	ldp	x29, x30, [sp], #64
  431ad0:	ret
  431ad4:	nop
  431ad8:	ret
  431adc:	nop
  431ae0:	adrp	x2, 48d000 <ferror@plt+0x88f90>
  431ae4:	mov	x1, #0x0                   	// #0
  431ae8:	ldr	x2, [x2, #1472]
  431aec:	b	4036d0 <__cxa_atexit@plt>
  431af0:	mov	x2, x1
  431af4:	mov	x1, x0
  431af8:	mov	w0, #0x0                   	// #0
  431afc:	b	403f90 <__xstat@plt>
  431b00:	mov	x2, x1
  431b04:	mov	w1, w0
  431b08:	mov	w0, #0x0                   	// #0
  431b0c:	b	403ea0 <__fxstat@plt>
  431b10:	mov	x2, x1
  431b14:	mov	x1, x0
  431b18:	mov	w0, #0x0                   	// #0
  431b1c:	b	403e10 <__lxstat@plt>

Disassembly of section .fini:

0000000000431b20 <.fini>:
  431b20:	stp	x29, x30, [sp, #-16]!
  431b24:	mov	x29, sp
  431b28:	ldp	x29, x30, [sp], #16
  431b2c:	ret
