// Seed: 2917864691
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  assign #1 id_6 = 1 & id_5;
  always if (1) id_3 <= 1;
endmodule
module module_1;
  logic id_6;
endmodule
