Disciplined Clock Testbench
===========================

A standalone testbench for the clock discipline algorithm in the `lib`
directory. Includes a simple model of network jitter and clock wander. Produces
logs of absolute errors on standard out.
