-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_y_u_1.vhd
-- Created: 2024-10-04 16:56:23
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_y_u_1
-- Source Path: HDLRx/full_rx/rx_demodulator_full/channel_estimation_and_equalization/Channel Equalization/equalizer/Real 
-- Divide HDL Optimized1/y = u(1
-- Hierarchy Level: 6
-- Model version: 1.104
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_y_u_1 IS
  PORT( u                                 :   IN    std_logic;
        y                                 :   OUT   std_logic
        );
END full_rx_ip_src_y_u_1;


ARCHITECTURE rtl OF full_rx_ip_src_y_u_1 IS

BEGIN
  y <= u;

END rtl;

