Info: Starting: Create simulation model
Info: ip-generate --project-directory="C:/Users/Joey/Desktop/FPGA VW/master/" --output-directory="C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/" --file-set=SIM_VERILOG --report-file="sopcinfo:C:/Users/Joey/Desktop/FPGA VW/master/pll.sopcinfo" --report-file="html:C:/Users/Joey/Desktop/FPGA VW/master/pll.html" --report-file="sip:C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/pll.sip" --report-file="csv:C:/Users/Joey/Desktop/FPGA VW/master/pll.csv" --report-file="spd:C:/Users/Joey/Desktop/FPGA VW/master/pll.spd" --report-file="cmp:C:/Users/Joey/Desktop/FPGA VW/master/pll.cmp" --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C5E144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/Joey/Desktop/FPGA VW/master/pll.qsys"
Progress: Loading master/pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: pll: Generating pll "pll" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 1 modules, 0 connections
Info: altpll_0: Generating Verilog simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: altpll_0: Generated simulation model pll_altpll_0.vo
Info: altpll_0: "pll" instantiated altpll "altpll_0"
Info: pll: Done pll" with 2 modules, 2 files, 11133 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="C:/Users/Joey/Desktop/FPGA VW/master/pll.spd" --output-directory="C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/"
Info: Doing: ip-make-simscript --spd=C:/Users/Joey/Desktop/FPGA VW/master/pll.spd --output-directory=C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: C:/Users/Joey/Desktop/FPGA VW/master/pll/testbench/pll.ipx
Info: ip-generate --project-directory="C:/Users/Joey/Desktop/FPGA VW/master/" --output-directory="C:/Users/Joey/Desktop/FPGA VW/master/" --report-file="sopcinfo:C:/Users/Joey/Desktop/FPGA VW/master/pll.sopcinfo" --report-file="html:C:/Users/Joey/Desktop/FPGA VW/master/pll.html" --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C5E144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/Joey/Desktop/FPGA VW/master/pll.qsys"
Progress: Loading master/pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.02 seconds
Info: Reading index C:/altera/13.0sp1/ip/altera/altera_components.ipx
Info: C:/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0.12 seconds
Info: C:/altera/13.0sp1/ip/**/* matched 97 files in 0.13 seconds
Info: C:/Users/Joey/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0.00 seconds
Info: C:/Users/Joey/Desktop/FPGA VW/master/pll/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:/Users/Joey/Desktop/FPGA VW/master/pll/testbench/pll.ipx
Progress: Loading master/mastersys.qsys
Progress: Loading master/pll.qsys
Info: C:/Users/Joey/Desktop/FPGA VW/master/* matched 100 files in 0.01 seconds
Info: C:/Users/Joey/Desktop/FPGA VW/master/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/Joey/Desktop/FPGA VW/master/*/* matched 129 files in 0.01 seconds
Info: C:/Users/Joey/Desktop/FPGA VW/master/pll/testbench/pll.ipx described 0 plugins, 3 paths, in 0.02 seconds
Progress: Loading testbench/pll_tb.qsys
Info: C:/Users/Joey/Desktop/FPGA VW/master/pll/testbench/* matched 2 files in 0.02 seconds
Info: C:/Users/Joey/Desktop/FPGA VW/master/pll/testbench/*/* matched 0 files in 0.00 seconds
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0.01 seconds
Info: Reading index C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0.20 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.20 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: pll
Info: TB_Gen: System design is: pll
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property altpll_0_areset_conduit EXPORT_OF
Info: get_instance_property altpll_0 CLASS_NAME
Info: get_instance_assignment altpll_0 testbench.partner.map.areset_conduit
Info: get_interface_property altpll_0_locked_conduit EXPORT_OF
Info: get_instance_property altpll_0 CLASS_NAME
Info: get_instance_assignment altpll_0 testbench.partner.map.locked_conduit
Info: get_interface_property altpll_0_phasedone_conduit EXPORT_OF
Info: get_instance_property altpll_0 CLASS_NAME
Info: get_instance_assignment altpll_0 testbench.partner.map.phasedone_conduit
Info: get_interface_property pll_c1 EXPORT_OF
Info: get_instance_property altpll_0 CLASS_NAME
Info: get_instance_assignment altpll_0 testbench.partner.map.c1
Info: get_interface_property pll_c2 EXPORT_OF
Info: get_instance_property altpll_0 CLASS_NAME
Info: get_instance_assignment altpll_0 testbench.partner.map.c2
Info: get_interface_property pll_c0 EXPORT_OF
Info: get_instance_property altpll_0 CLASS_NAME
Info: get_instance_assignment altpll_0 testbench.partner.map.c0
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property altpll_0 CLASS_NAME
Info: get_instance_assignment altpll_0 testbench.partner.map.inclk_interface
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property altpll_0 CLASS_NAME
Info: get_instance_assignment altpll_0 testbench.partner.map.inclk_interface_reset
Info: send_message Info TB_Gen: Creating testbench system : pll_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : pll_tb with all standard BFMs
Info: create_system pll_tb
Info: add_instance pll_inst pll 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces pll_inst
Info: get_instance_interface_property pll_inst altpll_0_areset_conduit CLASS_NAME
Info: get_instance_interface_property pll_inst altpll_0_locked_conduit CLASS_NAME
Info: get_instance_interface_property pll_inst altpll_0_phasedone_conduit CLASS_NAME
Info: get_instance_interface_property pll_inst pll_c1 CLASS_NAME
Info: get_instance_interface_property pll_inst pll_c2 CLASS_NAME
Info: get_instance_interface_property pll_inst pll_c0 CLASS_NAME
Info: get_instance_interface_property pll_inst clk CLASS_NAME
Info: get_instance_interface_property pll_inst reset CLASS_NAME
Info: get_instance_interface_property pll_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property pll_inst clk CLASS_NAME
Info: add_instance pll_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property pll_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pll_inst clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: set_instance_parameter_value pll_inst_clk_bfm CLOCK_RATE 50000000
Info: set_instance_parameter_value pll_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property pll_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property pll_inst clk CLASS_NAME
Info: get_instance_interfaces pll_inst_clk_bfm
Info: get_instance_interface_property pll_inst_clk_bfm clk CLASS_NAME
Info: add_connection pll_inst_clk_bfm.clk pll_inst.clk
Info: get_instance_interface_property pll_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property pll_inst reset CLASS_NAME
Info: add_instance pll_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property pll_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports pll_inst reset
Info: get_instance_interface_port_property pll_inst reset reset_reset ROLE
Info: set_instance_parameter_value pll_inst_reset_bfm ASSERT_HIGH_RESET 1
Info: set_instance_parameter_value pll_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property pll_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces pll_inst_reset_bfm
Info: get_instance_interface_property pll_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property pll_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property pll_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pll_inst reset associatedClock
Info: get_instance_interface_property pll_inst clk CLASS_NAME
Info: get_instance_interfaces pll_inst_clk_bfm
Info: get_instance_interface_property pll_inst_clk_bfm clk CLASS_NAME
Info: add_connection pll_inst_clk_bfm.clk pll_inst_reset_bfm.clk
Info: get_instance_interface_property pll_inst reset CLASS_NAME
Info: get_instance_interfaces pll_inst_reset_bfm
Info: get_instance_interface_property pll_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property pll_inst_reset_bfm clk CLASS_NAME
Info: add_connection pll_inst_reset_bfm.reset pll_inst.reset
Info: get_instance_interface_property pll_inst altpll_0_areset_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: altpll_0_areset_conduit
Info: TB_Gen: conduit_end found: altpll_0_areset_conduit
Info: get_instance_interface_property pll_inst altpll_0_areset_conduit CLASS_NAME
Info: add_instance pll_inst_altpll_0_areset_conduit_bfm altera_conduit_bfm 
Info: get_instance_property pll_inst_altpll_0_areset_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pll_inst altpll_0_areset_conduit associatedClock
Info: get_instance_interface_parameter_value pll_inst altpll_0_areset_conduit associatedReset
Info: get_instance_interface_ports pll_inst altpll_0_areset_conduit
Info: get_instance_interface_port_property pll_inst altpll_0_areset_conduit altpll_0_areset_conduit_export ROLE
Info: get_instance_interface_port_property pll_inst altpll_0_areset_conduit altpll_0_areset_conduit_export WIDTH
Info: get_instance_interface_port_property pll_inst altpll_0_areset_conduit altpll_0_areset_conduit_export DIRECTION
Info: set_instance_parameter_value pll_inst_altpll_0_areset_conduit_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pll_inst_altpll_0_areset_conduit_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pll_inst_altpll_0_areset_conduit_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value pll_inst_altpll_0_areset_conduit_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value pll_inst_altpll_0_areset_conduit_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property pll_inst_altpll_0_areset_conduit_bfm CLASS_NAME
Info: get_instance_interface_property pll_inst altpll_0_areset_conduit CLASS_NAME
Info: get_instance_interfaces pll_inst_altpll_0_areset_conduit_bfm
Info: get_instance_interface_property pll_inst_altpll_0_areset_conduit_bfm conduit CLASS_NAME
Info: add_connection pll_inst_altpll_0_areset_conduit_bfm.conduit pll_inst.altpll_0_areset_conduit
Info: get_instance_interface_property pll_inst altpll_0_locked_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: altpll_0_locked_conduit
Info: TB_Gen: conduit_end found: altpll_0_locked_conduit
Info: get_instance_interface_property pll_inst altpll_0_locked_conduit CLASS_NAME
Info: add_instance pll_inst_altpll_0_locked_conduit_bfm altera_conduit_bfm 
Info: get_instance_property pll_inst_altpll_0_locked_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pll_inst altpll_0_locked_conduit associatedClock
Info: get_instance_interface_parameter_value pll_inst altpll_0_locked_conduit associatedReset
Info: get_instance_interface_ports pll_inst altpll_0_locked_conduit
Info: get_instance_interface_port_property pll_inst altpll_0_locked_conduit altpll_0_locked_conduit_export ROLE
Info: get_instance_interface_port_property pll_inst altpll_0_locked_conduit altpll_0_locked_conduit_export WIDTH
Info: get_instance_interface_port_property pll_inst altpll_0_locked_conduit altpll_0_locked_conduit_export DIRECTION
Info: set_instance_parameter_value pll_inst_altpll_0_locked_conduit_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pll_inst_altpll_0_locked_conduit_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pll_inst_altpll_0_locked_conduit_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value pll_inst_altpll_0_locked_conduit_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value pll_inst_altpll_0_locked_conduit_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property pll_inst_altpll_0_locked_conduit_bfm CLASS_NAME
Info: get_instance_interface_property pll_inst altpll_0_locked_conduit CLASS_NAME
Info: get_instance_interfaces pll_inst_altpll_0_locked_conduit_bfm
Info: get_instance_interface_property pll_inst_altpll_0_locked_conduit_bfm conduit CLASS_NAME
Info: add_connection pll_inst_altpll_0_locked_conduit_bfm.conduit pll_inst.altpll_0_locked_conduit
Info: get_instance_interface_property pll_inst altpll_0_phasedone_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: altpll_0_phasedone_conduit
Info: TB_Gen: conduit_end found: altpll_0_phasedone_conduit
Info: get_instance_interface_property pll_inst altpll_0_phasedone_conduit CLASS_NAME
Info: add_instance pll_inst_altpll_0_phasedone_conduit_bfm altera_conduit_bfm 
Info: get_instance_property pll_inst_altpll_0_phasedone_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value pll_inst altpll_0_phasedone_conduit associatedClock
Info: get_instance_interface_parameter_value pll_inst altpll_0_phasedone_conduit associatedReset
Info: get_instance_interface_ports pll_inst altpll_0_phasedone_conduit
Info: get_instance_interface_port_property pll_inst altpll_0_phasedone_conduit altpll_0_phasedone_conduit_export ROLE
Info: get_instance_interface_port_property pll_inst altpll_0_phasedone_conduit altpll_0_phasedone_conduit_export WIDTH
Info: get_instance_interface_port_property pll_inst altpll_0_phasedone_conduit altpll_0_phasedone_conduit_export DIRECTION
Info: set_instance_parameter_value pll_inst_altpll_0_phasedone_conduit_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value pll_inst_altpll_0_phasedone_conduit_bfm ENABLE_RESET 0
Info: set_instance_parameter_value pll_inst_altpll_0_phasedone_conduit_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value pll_inst_altpll_0_phasedone_conduit_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value pll_inst_altpll_0_phasedone_conduit_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property pll_inst_altpll_0_phasedone_conduit_bfm CLASS_NAME
Info: get_instance_interface_property pll_inst altpll_0_phasedone_conduit CLASS_NAME
Info: get_instance_interfaces pll_inst_altpll_0_phasedone_conduit_bfm
Info: get_instance_interface_property pll_inst_altpll_0_phasedone_conduit_bfm conduit CLASS_NAME
Info: add_connection pll_inst_altpll_0_phasedone_conduit_bfm.conduit pll_inst.altpll_0_phasedone_conduit
Info: send_message Info TB_Gen: Saving testbench system: pll_tb.qsys
Info: TB_Gen: Saving testbench system: pll_tb.qsys
Info: save_system pll_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/Joey/Desktop/FPGA VW/master/pll/testbench/pll_tb.qsys
Info: Done
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Joey/Desktop/FPGA VW/master/" --output-directory="C:/Users/Joey/Desktop/FPGA VW/master/pll/" --report-file="bsf:C:/Users/Joey/Desktop/FPGA VW/master/pll.bsf" --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C5E144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/Joey/Desktop/FPGA VW/master/pll.qsys"
Progress: Loading master/pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Joey/Desktop/FPGA VW/master/" --output-directory="C:/Users/Joey/Desktop/FPGA VW/master/pll/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/Joey/Desktop/FPGA VW/master/pll.sopcinfo" --report-file="html:C:/Users/Joey/Desktop/FPGA VW/master/pll.html" --report-file="qip:C:/Users/Joey/Desktop/FPGA VW/master/pll/synthesis/pll.qip" --report-file="cmp:C:/Users/Joey/Desktop/FPGA VW/master/pll.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C5E144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/Joey/Desktop/FPGA VW/master/pll.qsys" --language=VERILOG
Progress: Loading master/pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: pll: Generating pll "pll" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 1 modules, 0 connections
Info: altpll_0: "pll" instantiated altpll "altpll_0"
Info: pll: Done pll" with 2 modules, 2 files, 13320 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
