# Descriptions of blocks and fields.

TTLIN       TTL input
    TERM            Select TTL input termination
    VAL             TTL input value

TTLOUT      TTL output
    VAL             TTL output value

LVDSIN      LVDS input
    VAL             LVDS input value

LVDSOUT     LVDS output
    VAL             LVDS output value

LUT         Logic lookup table
    INPA            Input A
    INPB            Input B
    INPC            Input C
    INPD            Input D
    INPE            Input E
    FUNC            Logic function for table computation
    VAL             Lookup table output

SRGATE      
    SET             
    RST             
    SET_EDGE        
    RST_EDGE        
    FORCE_SET       
    FORCE_RST       
    VAL             

DIV         Pulse divider
    DIVISOR         Divisor value
    FIRST_PULSE     Where to send first pulse
    FORCE_RST       Reset internal counter state machine
    INP             Input pulse train
    RST             On rising edge, reset counter state machine
    OUTD            Divided pulse output
    OUTN            Non-divided pulse output
    COUNT           Internal counter value

PULSE       One-shot pulse delay and stretch
    DELAY           Output pulse delay (0 for no delay)
    WIDTH           Output pulse width (0 for input pulse width)
    FORCE_RST       Reset QUEUE and ERR outputs
    INP             Input pulse train
    RST             On rising edge, reset QUEUE and ERR outputs
    OUT             Output pulse train
    PERR            Error output if a pulse could not be generated
    ERR_OVERFLOW    Missed pulse was due to overflow of internal queue
    ERR_PERIOD      Producing a pulse would cause it to overlap with previous
    QUEUE           Length of the delay queue
    MISSED_CNT      Number of pulses not produced because of an ERR condition

SEQ         
    GATE            
    INPA            
    INPB            
    INPC            
    INPD            
    ACTIVE          
    PRESCALE        
    TABLE_LENGTH    
    SOFT_GATE       
    CUR_FRAME       
    CUR_FCYCLE      
    CUR_TCYCLE      
    TABLE_STROBES   
    TABLE_CYCLE     
    OUTA            
    OUTB            
    OUTC            
    OUTD            
    OUTE            
    OUTF            
    TABLE           

INENC       
    PROTOCOL        
    CLKRATE         
    FRAMERATE       
    BITS            
    RST_ON_Z        
    SETP            
    A               
    B               
    Z               
    CONN            
    ENC_POSN        
    EXTENSION       

QDEC        
    A               
    B               
    Z               
    RST_ON_Z        
    SETP            
    ENC_POSN        

OUTENC      
    A               
    B               
    Z               
    POSN            
    CONN            
    PROTOCOL        
    BITS            
    QPRESCALAR      
    FORCE_QSTATE    
    QSTATE          

POSENC      
    ENC_POSN        
    QPRESCALAR      
    MODE            
    FORCE_QSTATE    
    QSTATE          
    A               
    B               

CALC        
    A               
    B               
    KA              
    KB              
    SCALE           
    RESULT          

ADDER       
    MASK            
    OUTSCALE        
    RESULT          

COUNTER     
    ENABLE          
    TRIGGER         
    DIR             
    START           
    STEP            
    COUNT           
    CARRY           

PGEN        
    ENABLE          
    TRIGGER         
    SAMPLES         
    CYCLES          
    POSN            
    TABLE           

PCOMP       
    ENABLE          
    POSN            
    START           
    STEP            
    WIDTH           
    NUM             
    RELATIVE        
    DIR             
    FLTR_DELTAT     
    FLTR_THOLD      
    LUT_ENABLE      
    ACT             
    PULSE           
    TABLE           

ADC         
    TRIGGER         
    RST             
    DATA            

PCAP        Position capture control
    ENABLE          Data capture enable
    FRAME           Data capture frame
    CAPTURE         Data capture event
    ACTIVE          Data capture in progress
    CAPTURE_TS      Timestamp of captured data
    FRAME_LENGTH    Length of captured frame
    CAPTURE_OFFSET  Offset of capture into capture frame
    ADC_COUNT       Number of ADC samples in captured frame
    ARM             Enables data capture experiment
    DISARM          Abort data capture in progress
    RESET           Abort and disconnect
    STATUS          Data capture status
    WAITING         Number of clients waiting for experiment to start
    DOWNLOADING     Number of clients receiving data

BITS        Soft inputs and constant bits
    A_SET           The value that output A should take
    B_SET           The value that output B should take
    C_SET           The value that output C should take
    D_SET           The value that output D should take
    A               The value of A_SET on the bit bus
    B               The value of B_SET on the bit bus
    C               The value of C_SET on the bit bus
    D               The value of D_SET on the bit bus
    ZERO            The constant value 0 on the bit bus
    ONE             The constant value 1 on the bit bus

CLOCKS      Configurable clocks
    A_PERIOD        Period of clock A output
    B_PERIOD        Period of clock B output
    C_PERIOD        Period of clock C output
    D_PERIOD        Period of clock D output
    A               Clock A output
    B               Clock B output
    C               Clock C output
    D               Clock D output

POSITIONS   Constants
    ZERO            Constant zero position
