WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1306029 cumulative IPC: 3.828 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1306029 cumulative IPC: 3.828 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 7525381 heartbeat IPC: 1.329 cumulative IPC: 0.8039 (Simulation time: 00 hr 02 min 51 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 6219353 cumulative IPC: 0.8039 (Simulation time: 00 hr 02 min 51 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 6219353 cumulative IPC: 0.8039 (Simulation time: 00 hr 02 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/wrf_1228B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8039 instructions: 5000002 cycles: 6219353
CPU 0 Branch Prediction Accuracy: 94.28% MPKI: 1.864 Average ROB Occupancy at Mispredict: 318.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0034
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.86
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.001

LLC TOTAL        ACCESS:      83048 HIT:      29779 MISS:      53269
LLC LOAD         ACCESS:      55137 HIT:       4808 MISS:      50329
LLC RFO          ACCESS:       3075 HIT:        194 MISS:       2881
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      24771 HIT:      24768 MISS:          3
LLC TRANSLATION  ACCESS:         65 HIT:          9 MISS:         56
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 451.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1373466 HIT:    1368198 MISS:       5268
cpu0_DTLB LOAD         ACCESS:    1373466 HIT:    1368198 MISS:       5268
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.9 cycles
cpu0_ITLB TOTAL        ACCESS:        269 HIT:        235 MISS:         34
cpu0_ITLB LOAD         ACCESS:        269 HIT:        235 MISS:         34
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 345.5 cycles
cpu0_L1D TOTAL        ACCESS:    1797864 HIT:    1277019 MISS:     520845
cpu0_L1D LOAD         ACCESS:    1545435 HIT:    1063747 MISS:     481688
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     251784 HIT:     213229 MISS:      38555
cpu0_L1D TRANSLATION  ACCESS:        645 HIT:         43 MISS:        602
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.8 cycles
cpu0_L1I TOTAL        ACCESS:        344 HIT:         63 MISS:        281
cpu0_L1I LOAD         ACCESS:        344 HIT:         63 MISS:        281
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 316.2 cycles
cpu0_L2C TOTAL        ACCESS:     222636 HIT:     164320 MISS:      58316
cpu0_L2C LOAD         ACCESS:     167448 HIT:     112311 MISS:      55137
cpu0_L2C RFO          ACCESS:      18675 HIT:      15600 MISS:       3075
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      35911 HIT:      35872 MISS:         39
cpu0_L2C TRANSLATION  ACCESS:        602 HIT:        537 MISS:         65
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 433.7 cycles
cpu0_STLB TOTAL        ACCESS:       1278 HIT:        636 MISS:        642
cpu0_STLB LOAD         ACCESS:       1278 HIT:        636 MISS:        642
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 268.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22355
  ROW_BUFFER_MISS:      30904
 AVG DBUS CONGESTED CYCLE: 3.856
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4093
  FULL:      32122
