/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [24:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_1z ? celloutsig_1_5z[3] : celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_12z ? _00_ : celloutsig_1_0z[4];
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[115] : celloutsig_1_1z;
  assign celloutsig_1_3z = !(in_data[114] ? celloutsig_1_0z[6] : in_data[175]);
  assign celloutsig_1_19z = ~(celloutsig_1_6z | celloutsig_1_8z[0]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[8] | celloutsig_0_1z[3]);
  assign celloutsig_0_12z = ~(celloutsig_0_7z | celloutsig_0_11z[4]);
  assign celloutsig_0_0z = in_data[0] | in_data[49];
  assign celloutsig_0_3z = celloutsig_0_1z[6] | in_data[3];
  reg [24:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 25'h0000000;
    else _12_ <= { celloutsig_1_10z[8:2], celloutsig_1_13z, celloutsig_1_7z };
  assign { _01_[24:4], _00_, _01_[2:0] } = _12_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_6z[3:0], celloutsig_0_7z };
  assign celloutsig_0_6z = celloutsig_0_5z[13:2] % { 1'h1, in_data[27:22], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_5z[10:0], celloutsig_0_3z, celloutsig_0_3z, _02_ } % { 1'h1, celloutsig_0_5z[10:7], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] % { 1'h1, in_data[50:49] };
  assign celloutsig_1_5z = celloutsig_1_0z[14:10] % { 1'h1, celloutsig_1_0z[10:9], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_4z = ^ { celloutsig_0_1z[7:1], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_4z = ^ { in_data[132:124], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_7z[5:4], celloutsig_1_4z, celloutsig_1_5z } >> { celloutsig_1_8z[5], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[95:94], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } >> { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[165:149] >> in_data[164:148];
  assign celloutsig_1_7z = celloutsig_1_0z[12:3] >> { celloutsig_1_0z[5:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_0z[9:4] << celloutsig_1_0z[11:6];
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z } << { celloutsig_1_7z[1], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[129:122], celloutsig_1_1z, celloutsig_1_2z } << { celloutsig_1_5z[2], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_11z = { celloutsig_0_2z[2], celloutsig_0_3z, _02_, celloutsig_0_3z } >>> { celloutsig_0_5z[5:3], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[20:11] >>> in_data[82:73];
  assign celloutsig_0_18z = ~((celloutsig_0_4z & celloutsig_0_6z[8]) | celloutsig_0_12z);
  assign celloutsig_1_1z = ~((in_data[106] & in_data[116]) | celloutsig_1_0z[4]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z[2] & celloutsig_1_1z) | celloutsig_1_4z);
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
