<profile>

<section name = "Vitis HLS Report for 'rtl_kernel_wizard_1'" level="0">
<item name = "Date">Fri Mar 19 09:41:02 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.267 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_example_stream_plus1_512_512_s_fu_50">example_stream_plus1_512_512_s, ?, ?, ?, ?, ?, ?, none</column>
<column name="grp_example_stream_plus1_512_512_s_fu_66">example_stream_plus1_512_512_s, ?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 42, 1368, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 44, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_example_stream_plus1_512_512_s_fu_50">example_stream_plus1_512_512_s, 0, 0, 3, 664, 0</column>
<column name="grp_example_stream_plus1_512_512_s_fu_66">example_stream_plus1_512_512_s, 0, 0, 3, 664, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_example_stream_plus1_512_512_s_fu_50_mac1_m_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_example_stream_plus1_512_512_s_fu_66_mac1_m_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="mac0_s_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="mac1_s_TREADY_int_regslice">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="grp_example_stream_plus1_512_512_s_fu_50_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_example_stream_plus1_512_512_s_fu_66_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_none, rtl_kernel_wizard_1, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, rtl_kernel_wizard_1, return value</column>
<column name="mac0_m_TDATA">out, 512, axis, mac0_m_V_data_V, pointer</column>
<column name="mac0_m_TVALID">out, 1, axis, mac0_m_V_last_V, pointer</column>
<column name="mac0_m_TREADY">in, 1, axis, mac0_m_V_last_V, pointer</column>
<column name="mac0_m_TLAST">out, 1, axis, mac0_m_V_last_V, pointer</column>
<column name="mac0_m_TKEEP">out, 64, axis, mac0_m_V_keep_V, pointer</column>
<column name="mac0_s_TDATA">in, 512, axis, mac0_s_V_data_V, pointer</column>
<column name="mac0_s_TVALID">in, 1, axis, mac0_s_V_last_V, pointer</column>
<column name="mac0_s_TREADY">out, 1, axis, mac0_s_V_last_V, pointer</column>
<column name="mac0_s_TLAST">in, 1, axis, mac0_s_V_last_V, pointer</column>
<column name="mac0_s_TKEEP">in, 64, axis, mac0_s_V_keep_V, pointer</column>
<column name="mac1_m_TDATA">out, 512, axis, mac1_m_V_data_V, pointer</column>
<column name="mac1_m_TVALID">out, 1, axis, mac1_m_V_last_V, pointer</column>
<column name="mac1_m_TREADY">in, 1, axis, mac1_m_V_last_V, pointer</column>
<column name="mac1_m_TLAST">out, 1, axis, mac1_m_V_last_V, pointer</column>
<column name="mac1_m_TKEEP">out, 64, axis, mac1_m_V_keep_V, pointer</column>
<column name="mac1_s_TDATA">in, 512, axis, mac1_s_V_data_V, pointer</column>
<column name="mac1_s_TVALID">in, 1, axis, mac1_s_V_last_V, pointer</column>
<column name="mac1_s_TREADY">out, 1, axis, mac1_s_V_last_V, pointer</column>
<column name="mac1_s_TLAST">in, 1, axis, mac1_s_V_last_V, pointer</column>
<column name="mac1_s_TKEEP">in, 64, axis, mac1_s_V_keep_V, pointer</column>
</table>
</item>
</section>
</profile>
