{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707339762219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707339762219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 18:02:42 2024 " "Processing started: Wed Feb 07 18:02:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707339762219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339762219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339762219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707339762926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707339762926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn2fpgavhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnn2fpgavhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNN2FPGAVHDL-arc " "Found design unit 1: CNN2FPGAVHDL-arc" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707339769041 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNN2FPGAVHDL " "Found entity 1: CNN2FPGAVHDL" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707339769041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixMultiplier-arc " "Found design unit 1: MatrixMultiplier-arc" {  } { { "MatrixMultiplier.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707339769044 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixMultiplier " "Found entity 1: MatrixMultiplier" {  } { { "MatrixMultiplier.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707339769044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicator-arc " "Found design unit 1: multiplicator-arc" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707339769048 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicator " "Found entity 1: multiplicator" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707339769048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_9in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_9in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_9in-arc " "Found design unit 1: Adder_9in-arc" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_9in.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707339769051 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_9in " "Found entity 1: Adder_9in" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/Adder_9in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707339769051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN2FPGAVHDL " "Elaborating entity \"CNN2FPGAVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707339769122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixMultiplier MatrixMultiplier:MatrixMultiplier " "Elaborating entity \"MatrixMultiplier\" for hierarchy \"MatrixMultiplier:MatrixMultiplier\"" {  } { { "CNN2FPGAVHDL.vhd" "MatrixMultiplier" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707339769124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicator MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0 " "Elaborating entity \"multiplicator\" for hierarchy \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\"" {  } { { "MatrixMultiplier.vhd" "Multi_0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707339769125 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_VALUE multiplicator.vhd(20) " "VHDL Process Statement warning at multiplicator.vhd(20): inferring latch(es) for signal or variable \"o_VALUE\", which holds its previous value in one or more paths through the process" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[0\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[0\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[1\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[1\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[2\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[2\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[3\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[3\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[4\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[4\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[5\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[5\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[6\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[6\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[7\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[7\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[8\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[8\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[9\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[9\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[10\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[10\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769126 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[11\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[11\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[12\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[12\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[13\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[13\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[14\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[14\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[15\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[15\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[16\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[16\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[17\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[17\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[18\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[18\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[19\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[19\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[20\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[20\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[21\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[21\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[22\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[22\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[23\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[23\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[24\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[24\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[25\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[25\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[26\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[26\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[27\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[27\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[28\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[28\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[29\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[29\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[30\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[30\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[31\] multiplicator.vhd(20) " "Inferred latch for \"o_VALUE\[31\]\" at multiplicator.vhd(20)" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769127 "|CNN2FPGAVHDL|MatrixMultiplier:MatrixMultiplier|multiplicator:Multi_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_9in MatrixMultiplier:MatrixMultiplier\|Adder_9in:adder " "Elaborating entity \"Adder_9in\" for hierarchy \"MatrixMultiplier:MatrixMultiplier\|Adder_9in:adder\"" {  } { { "MatrixMultiplier.vhd" "adder" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/MatrixMultiplier.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707339769129 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|Mult0\"" {  } { { "multiplicator.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707339769308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|Mult0\"" {  } { { "multiplicator.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707339769308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|Mult0\"" {  } { { "multiplicator.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707339769308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|Mult0\"" {  } { { "multiplicator.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707339769308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|Mult0\"" {  } { { "multiplicator.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707339769308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|Mult0\"" {  } { { "multiplicator.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707339769308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|Mult0\"" {  } { { "multiplicator.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707339769308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|Mult0\"" {  } { { "multiplicator.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707339769308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|Mult0\"" {  } { { "multiplicator.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707339769308 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707339769308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|lpm_mult:Mult0\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707339769379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|lpm_mult:Mult0 " "Instantiated megafunction \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769379 ""}  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707339769379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707339769427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339769427 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[16\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[16\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[17\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[17\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[18\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[18\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[19\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[19\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[20\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[20\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[21\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[21\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[22\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[22\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[23\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[23\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[24\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[24\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[25\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[25\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[26\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[26\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[27\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[27\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[28\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[28\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[29\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[29\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[30\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[30\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[31\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[31\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_7\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[16\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[16\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[17\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[17\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[18\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[18\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[19\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[19\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[20\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[20\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[21\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[21\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[22\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[22\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[23\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[23\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[24\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[24\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[25\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[25\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[26\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[26\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[27\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[27\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[28\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[28\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[29\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[29\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[30\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[30\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[31\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[31\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_6\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[16\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[16\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[17\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[17\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[18\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[18\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[19\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[19\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[20\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[20\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[21\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[21\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[22\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[22\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[23\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[23\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[24\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[24\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[25\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[25\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[26\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[26\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[27\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[27\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[28\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[28\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[29\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[29\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[30\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[30\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[31\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[31\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_5\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[16\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[16\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[17\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[17\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[18\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[18\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[19\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[19\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[20\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[20\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[21\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[21\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[22\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[22\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[23\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[23\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[24\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[24\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[25\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[25\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[26\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[26\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[27\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[27\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[28\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[28\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[29\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[29\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[30\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[30\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[31\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[31\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_4\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[16\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[16\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[17\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[17\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[18\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[18\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[19\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[19\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[20\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[20\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[21\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[21\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[22\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[22\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[23\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[23\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[24\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[24\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[25\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[25\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[26\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[26\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[27\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[27\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[28\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[28\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[29\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[29\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[30\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[30\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[31\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[31\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_3\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[16\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[16\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[17\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[17\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[18\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[18\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[19\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[19\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[20\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[20\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[21\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[21\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[22\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[22\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[23\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[23\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[24\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[24\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[25\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[25\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[26\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[26\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[27\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[27\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[28\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[28\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[29\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[29\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[30\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[30\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[31\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[31\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_2\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[16\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[16\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[17\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[17\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[18\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[18\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[19\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[19\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[20\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[20\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[21\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[21\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[22\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[22\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[23\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[23\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[24\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[24\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[25\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[25\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[26\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[26\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[27\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[27\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[28\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[28\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[29\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[29\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[30\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[30\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[31\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[31\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_1\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[16\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[16\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[17\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[17\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[18\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[18\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[19\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[19\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[20\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[20\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[21\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[21\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[22\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[22\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[23\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[23\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[24\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[24\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[25\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[25\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[26\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[26\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[27\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[27\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[28\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[28\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[29\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[29\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[30\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[30\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[31\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[31\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_0\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[16\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[16\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[17\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[17\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[18\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[18\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[19\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[19\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[20\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[20\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[21\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[21\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[22\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[22\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[23\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[23\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[24\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[24\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[25\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[25\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[26\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[26\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[27\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[27\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[28\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[28\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[29\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[29\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[30\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[30\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[31\] MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\] " "Duplicate LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[31\]\" merged with LATCH primitive \"MatrixMultiplier:MatrixMultiplier\|multiplicator:Multi_8\|o_VALUE\[15\]\"" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzro/OneDrive/햞ea de Trabalho/CNN2FPGA/CNN2FPGA/VHDL/multiplicator.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707339769661 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1707339769661 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707339769714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707339770159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707339770159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "586 " "Implemented 586 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "145 " "Implemented 145 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707339770224 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707339770224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "400 " "Implemented 400 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707339770224 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1707339770224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707339770224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707339770253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 18:02:50 2024 " "Processing ended: Wed Feb 07 18:02:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707339770253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707339770253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707339770253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707339770253 ""}
