Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/tansell/foss/utmi/ise/start_of_packet_tb_isim_beh.exe -prj /home/tansell/foss/utmi/ise/start_of_packet_tb_beh.prj work.start_of_packet_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/tansell/foss/utmi/ise/../hdl/third_party/XAPP1064-serdes-macros/VHDL_Source/Macros/serdes_1_to_n_clk_pll_s8_diff.vhd" into library XAPP1064_serdes_macros
Parsing VHDL file "/home/tansell/foss/utmi/ise/../hdl/serdes/tests/usbgen.vhd" into library work
Parsing VHDL file "/home/tansell/foss/utmi/ise/../hdl/third_party/XAPP1064-serdes-macros/VHDL_Source/Macros/clock_generator_pll_s8_diff.vhd" into library XAPP1064_serdes_macros
Parsing VHDL file "/home/tansell/foss/utmi/ise/../hdl/serdes/serdes_top.vhd" into library work
Parsing VHDL file "/home/tansell/foss/utmi/ise/../hdl/serdes/tests/start_of_packet_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 122832 KB
Fuse CPU Usage: 3870 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling architecture arch_usbgen of entity usbgen [\usbgen(2395)\]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling package std_logic_textio
Compiling package numeric_std
Compiling architecture ibufds_v of entity IBUFDS [\IBUFDS("DONT_CARE",false,"FALSE...]
Compiling architecture iodelay2_v of entity IODELAY2 [\IODELAY2("STAY_AT_LIMIT","SDR",...]
Compiling architecture iodelay2_v of entity IODELAY2 [\IODELAY2("STAY_AT_LIMIT","SDR",...]
Compiling architecture bufio2_v of entity BUFIO2 [\BUFIO2(true,1,false,false)\]
Compiling architecture bufio2fb_v of entity BUFIO2FB [\BUFIO2FB(true)\]
Compiling architecture iserdes2_v of entity ISERDES2 [\ISERDES2(true,"SDR",7,"RETIMED"...]
Compiling architecture iserdes2_v of entity ISERDES2 [\ISERDES2(true,"SDR",7,"RETIMED"...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKOUT0","...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture bufpll_v of entity BUFPLL [\BUFPLL(7,true)\]
Compiling architecture arch_serdes_1_to_n_clk_pll_s8_diff of entity serdes_1_to_n_clk_pll_s8_diff [\serdes_1_to_n_clk_pll_s8_diff(1...]
Compiling architecture arch_serdes_top of entity serdes_top [serdes_top_default]
Compiling architecture behavior of entity start_of_packet_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 38 VHDL Units
Built simulation executable /home/tansell/foss/utmi/ise/start_of_packet_tb_isim_beh.exe
Fuse Memory Usage: 715156 KB
Fuse CPU Usage: 5180 ms
GCC CPU Usage: 7170 ms
