// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_TVALID,
        out_r_TREADY,
        mul44,
        inElem_address0,
        inElem_ce0,
        inElem_q0,
        inElem_address1,
        inElem_ce1,
        inElem_we1,
        inElem_d1,
        empty,
        in_r_TDATA,
        in_r_TREADY,
        out_r_TDATA,
        out_r_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in_r_TVALID;
input   out_r_TREADY;
input  [31:0] mul44;
output  [7:0] inElem_address0;
output   inElem_ce0;
input  [15:0] inElem_q0;
output  [7:0] inElem_address1;
output   inElem_ce1;
output   inElem_we1;
output  [15:0] inElem_d1;
input  [15:0] empty;
input  [63:0] in_r_TDATA;
output   in_r_TREADY;
output  [63:0] out_r_TDATA;
output   out_r_TVALID;

reg ap_idle;
reg[7:0] inElem_address0;
reg inElem_ce0;
reg[7:0] inElem_address1;
reg inElem_ce1;
reg inElem_we1;
reg[15:0] inElem_d1;
reg in_r_TREADY;
reg[63:0] out_r_TDATA;
reg out_r_TVALID;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_ln153_reg_846;
reg   [0:0] icmp_ln156_reg_855;
reg   [0:0] icmp_ln159_reg_859;
reg    ap_predicate_op75_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg   [0:0] icmp_ln189_reg_891;
reg   [0:0] icmp_ln189_reg_891_pp0_iter1_reg;
reg    ap_block_state9_pp0_stage2_iter2;
reg    ap_block_state9_io;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in_r_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire   [0:0] icmp_ln153_fu_332_p2;
wire   [0:0] icmp_ln156_fu_343_p2;
wire   [0:0] icmp_ln159_fu_375_p2;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage0;
reg    out_r_TDATA_blk_n;
reg   [31:0] inp_1_reg_232;
reg   [15:0] storemerge_reg_244;
wire   [15:0] inputBuf_q0;
reg   [15:0] reg_275;
reg    ap_predicate_op123_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state7_pp0_stage0_iter2;
reg    ap_block_state7_io;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] inputBuf_q1;
reg    ap_predicate_op51_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state8_pp0_stage1_iter2;
reg    ap_block_state8_io;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] inp_5_reg_839;
wire   [31:0] inp_6_fu_386_p2;
wire   [0:0] icmp_ln181_fu_398_p2;
reg   [0:0] icmp_ln181_reg_869;
wire   [31:0] inp_i_4_fu_409_p2;
reg   [31:0] inp_i_4_reg_873;
reg    ap_block_pp0_stage2_11001;
wire   [12:0] mul80_fu_472_p2;
reg   [12:0] mul80_reg_884;
wire   [0:0] icmp_ln189_fu_495_p2;
wire   [12:0] thr_add219_fu_542_p2;
reg   [12:0] thr_add219_reg_895;
wire   [0:0] icmp_ln202_fu_554_p2;
reg   [0:0] icmp_ln202_reg_901;
wire   [0:0] icmp_ln205_fu_574_p2;
reg   [0:0] icmp_ln205_reg_905;
wire   [0:0] icmp_ln208_fu_599_p2;
reg   [0:0] icmp_ln208_reg_909;
wire   [31:0] oy_1_fu_623_p2;
reg   [31:0] oy_1_reg_913;
wire   [12:0] thr_mul220_fu_704_p2;
reg   [12:0] thr_mul220_reg_919;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [12:0] inputBuf_address0;
reg    inputBuf_ce0;
reg    inputBuf_we0;
reg   [15:0] inputBuf_d0;
reg   [12:0] inputBuf_address1;
reg    inputBuf_ce1;
reg    inputBuf_we1;
reg   [31:0] ap_phi_reg_pp0_iter0_inp_1_reg_232;
reg   [15:0] ap_phi_mux_storemerge_phi_fu_248_p4;
wire   [15:0] trunc_ln171_2_fu_639_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_storemerge_reg_244;
reg   [15:0] ap_phi_reg_pp0_iter0_storemerge_reg_244;
reg   [31:0] ap_phi_mux_inp_4_phi_fu_259_p10;
wire   [31:0] inp_7_fu_653_p3;
reg   [31:0] ap_phi_reg_pp0_iter1_inp_4_reg_256;
wire   [31:0] ap_phi_reg_pp0_iter0_inp_4_reg_256;
wire   [63:0] zext_ln177_fu_644_p1;
wire   [63:0] zext_ln177_1_fu_684_p1;
wire   [63:0] zext_ln177_2_fu_694_p1;
wire   [63:0] zext_ln198_fu_709_p1;
wire   [63:0] zext_ln198_1_fu_720_p1;
wire   [63:0] zext_ln198_2_fu_739_p1;
reg   [31:0] i_fu_82;
wire   [31:0] i_4_fu_337_p2;
wire    ap_loop_init;
reg   [31:0] oy_fu_86;
wire   [31:0] oy_2_fu_662_p3;
reg   [31:0] ox_fu_90;
wire   [31:0] ox_1_fu_593_p2;
reg   [31:0] ky_fu_94;
wire   [31:0] ky_1_fu_568_p2;
reg   [31:0] inp_i_fu_98;
wire   [31:0] inp_i_5_fu_483_p3;
reg   [31:0] inp_fu_102;
reg   [31:0] kx_fu_106;
wire   [31:0] kx_1_fu_548_p2;
reg   [31:0] inp_j_fu_110;
wire   [31:0] inp_j_3_fu_392_p2;
wire   [63:0] zext_ln199_fu_729_p1;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] zext_ln199_1_fu_748_p1;
reg    ap_block_pp0_stage1_01001;
wire   [63:0] zext_ln199_2_fu_757_p1;
reg    ap_block_pp0_stage2_01001;
wire   [15:0] trunc_ln171_fu_381_p1;
wire   [15:0] trunc_ln171_1_fu_456_p1;
wire   [26:0] tmp_2_fu_349_p4;
wire   [26:0] tmp_3_fu_359_p4;
wire   [26:0] or_ln159_fu_369_p2;
wire   [10:0] empty_22_fu_461_p1;
wire   [12:0] p_shl_cast_fu_464_p3;
wire   [12:0] trunc_ln153_fu_437_p1;
wire   [0:0] icmp_ln184_fu_478_p2;
wire   [10:0] trunc_ln153_4_fu_452_p1;
wire   [10:0] trunc_ln153_3_fu_448_p1;
wire   [10:0] tmp_fu_504_p2;
wire   [7:0] empty_23_fu_510_p1;
wire   [12:0] trunc_ln153_2_fu_444_p1;
wire   [12:0] trunc_ln153_1_fu_440_p1;
wire   [12:0] p_shl4_fu_522_p3;
wire   [12:0] p_shl3_fu_514_p3;
wire   [12:0] tmp3_fu_536_p2;
wire   [12:0] tmp1_fu_530_p2;
wire   [0:0] icmp_ln211_fu_648_p2;
wire   [12:0] add_ln177_fu_679_p2;
wire   [12:0] add_ln177_1_fu_689_p2;
wire   [12:0] empty_24_fu_699_p2;
wire   [12:0] add_ln198_fu_714_p2;
wire  signed [31:0] sext_ln199_fu_725_p1;
wire   [12:0] add_ln198_1_fu_734_p2;
wire  signed [31:0] sext_ln199_1_fu_744_p1;
wire  signed [31:0] sext_ln199_2_fu_753_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_767;
reg    ap_condition_50;
reg    ap_condition_290;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_82 = 32'd0;
#0 oy_fu_86 = 32'd0;
#0 ox_fu_90 = 32'd0;
#0 ky_fu_94 = 32'd0;
#0 inp_i_fu_98 = 32'd0;
#0 inp_fu_102 = 32'd0;
#0 kx_fu_106 = 32'd0;
#0 inp_j_fu_110 = 32'd0;
#0 ap_done_reg = 1'b0;
end

SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 5760 ),
    .AddressWidth( 13 ))
inputBuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_address0),
    .ce0(inputBuf_ce0),
    .we0(inputBuf_we0),
    .d0(inputBuf_d0),
    .q0(inputBuf_q0),
    .address1(inputBuf_address1),
    .ce1(inputBuf_ce1),
    .we1(inputBuf_we1),
    .d1(inElem_q0),
    .q1(inputBuf_q1)
);

SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln156_fu_343_p2 == 1'd0) & (icmp_ln153_fu_332_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_inp_1_reg_232 <= inp_fu_102;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln181_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln181_fu_398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter0_inp_1_reg_232 <= inp_6_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln208_fu_599_p2 == 1'd0) & (icmp_ln205_fu_574_p2 == 1'd1) & (icmp_ln202_fu_554_p2 == 1'd1) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln205_fu_574_p2 == 1'd0) & (icmp_ln202_fu_554_p2 == 1'd1) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln202_fu_554_p2 == 1'd0) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln189_fu_495_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ap_phi_reg_pp0_iter1_inp_4_reg_256 <= ap_phi_reg_pp0_iter0_inp_1_reg_232;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_inp_4_reg_256 <= ap_phi_reg_pp0_iter0_inp_4_reg_256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_82 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln153_fu_332_p2 == 1'd0))) begin
        i_fu_82 <= i_4_fu_337_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            inp_fu_102 <= 32'd0;
        end else if (((icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            inp_fu_102 <= ap_phi_mux_inp_4_phi_fu_259_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_i_fu_98 <= 32'd4294967294;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln181_reg_869 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inp_i_fu_98 <= inp_i_5_fu_483_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln181_fu_398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inp_j_fu_110 <= 32'd4294967294;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln181_fu_398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0))) begin
        inp_j_fu_110 <= inp_j_3_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln208_fu_599_p2 == 1'd1) & (icmp_ln205_fu_574_p2 == 1'd1) & (icmp_ln202_fu_554_p2 == 1'd1) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln208_fu_599_p2 == 1'd0) & (icmp_ln205_fu_574_p2 == 1'd1) & (icmp_ln202_fu_554_p2 == 1'd1) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln205_fu_574_p2 == 1'd0) & (icmp_ln202_fu_554_p2 == 1'd1) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        kx_fu_106 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln202_fu_554_p2 == 1'd0) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kx_fu_106 <= kx_1_fu_548_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln205_fu_574_p2 == 1'd1) & (icmp_ln202_fu_554_p2 == 1'd1) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ky_fu_94 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln205_fu_574_p2 == 1'd0) & (icmp_ln202_fu_554_p2 == 1'd1) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ky_fu_94 <= ky_1_fu_568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln208_fu_599_p2 == 1'd1) & (icmp_ln205_fu_574_p2 == 1'd1) & (icmp_ln202_fu_554_p2 == 1'd1) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ox_fu_90 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln208_fu_599_p2 == 1'd0) & (icmp_ln205_fu_574_p2 == 1'd1) & (icmp_ln202_fu_554_p2 == 1'd1) & (icmp_ln189_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ox_fu_90 <= ox_1_fu_593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            oy_fu_86 <= 32'd0;
        end else if ((1'b1 == ap_condition_767)) begin
            oy_fu_86 <= oy_2_fu_662_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_275 <= inputBuf_q1;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            reg_275 <= inputBuf_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_290)) begin
        if ((1'b1 == ap_condition_50)) begin
            storemerge_reg_244 <= trunc_ln171_2_fu_639_p1;
        end else if ((1'b1 == 1'b1)) begin
            storemerge_reg_244 <= ap_phi_reg_pp0_iter1_storemerge_reg_244;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln189_reg_891 <= icmp_ln189_fu_495_p2;
        icmp_ln189_reg_891_pp0_iter1_reg <= icmp_ln189_reg_891;
        icmp_ln202_reg_901 <= icmp_ln202_fu_554_p2;
        icmp_ln205_reg_905 <= icmp_ln205_fu_574_p2;
        icmp_ln208_reg_909 <= icmp_ln208_fu_599_p2;
        mul80_reg_884 <= mul80_fu_472_p2;
        oy_1_reg_913 <= oy_1_fu_623_p2;
        thr_add219_reg_895 <= thr_add219_fu_542_p2;
        thr_mul220_reg_919 <= thr_mul220_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd0) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_storemerge_reg_244 <= empty;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_244 <= ap_phi_reg_pp0_iter0_storemerge_reg_244;
        inp_1_reg_232 <= ap_phi_reg_pp0_iter0_inp_1_reg_232;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln153_reg_846 <= icmp_ln153_fu_332_p2;
        icmp_ln156_reg_855 <= icmp_ln156_fu_343_p2;
        icmp_ln159_reg_859 <= icmp_ln159_fu_375_p2;
        icmp_ln181_reg_869 <= icmp_ln181_fu_398_p2;
        inp_5_reg_839 <= inp_fu_102;
        inp_i_4_reg_873 <= inp_i_4_fu_409_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln153_reg_846 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln189_reg_891 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (icmp_ln208_reg_909 == 1'd1) & (icmp_ln205_reg_905 == 1'd1) & (icmp_ln202_reg_901 == 1'd1))) begin
        ap_phi_mux_inp_4_phi_fu_259_p10 = inp_7_fu_653_p3;
    end else begin
        ap_phi_mux_inp_4_phi_fu_259_p10 = ap_phi_reg_pp0_iter1_inp_4_reg_256;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_859 == 1'd1) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_248_p4 = trunc_ln171_2_fu_639_p1;
    end else begin
        ap_phi_mux_storemerge_phi_fu_248_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inElem_address0 = 64'd1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inElem_address0 = 64'd0;
    end else begin
        inElem_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inElem_address1 = 64'd2;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (icmp_ln159_reg_859 == 1'd1) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln159_reg_859 == 1'd0) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        inElem_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd0) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)))) begin
        inElem_address1 = 64'd0;
    end else begin
        inElem_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inElem_ce0 = 1'b1;
    end else begin
        inElem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln159_reg_859 == 1'd1) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln159_reg_859 == 1'd0) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd0) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inElem_ce1 = 1'b1;
    end else begin
        inElem_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inElem_d1 = ap_phi_mux_storemerge_phi_fu_248_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (icmp_ln159_reg_859 == 1'd1) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inElem_d1 = trunc_ln171_1_fu_456_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0))) begin
        inElem_d1 = trunc_ln171_fu_381_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (icmp_ln159_reg_859 == 1'd0) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd0) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)))) begin
        inElem_d1 = empty;
    end else begin
        inElem_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln159_reg_859 == 1'd1) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln159_reg_859 == 1'd0) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd0) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inElem_we1 = 1'b1;
    end else begin
        inElem_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln159_reg_859 == 1'd1) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op75_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln159_fu_375_p2 == 1'd1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0)))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op75_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op51_read_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op123_read_state4 == 1'b1)))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            inputBuf_address0 = zext_ln198_1_fu_720_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            inputBuf_address0 = zext_ln177_2_fu_694_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            inputBuf_address0 = zext_ln177_fu_644_p1;
        end else begin
            inputBuf_address0 = 'bx;
        end
    end else begin
        inputBuf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_address1 = zext_ln198_2_fu_739_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inputBuf_address1 = zext_ln198_fu_709_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inputBuf_address1 = zext_ln177_1_fu_684_p1;
    end else begin
        inputBuf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_ce0 = 1'b1;
    end else begin
        inputBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_ce1 = 1'b1;
    end else begin
        inputBuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            inputBuf_d0 = storemerge_reg_244;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            inputBuf_d0 = inElem_q0;
        end else begin
            inputBuf_d0 = 'bx;
        end
    end else begin
        inputBuf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_we0 = 1'b1;
    end else begin
        inputBuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inputBuf_we1 = 1'b1;
    end else begin
        inputBuf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            out_r_TDATA = zext_ln199_2_fu_757_p1;
        end else if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_r_TDATA = zext_ln199_1_fu_748_p1;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_r_TDATA = zext_ln199_fu_729_p1;
        end else begin
            out_r_TDATA = 'bx;
        end
    end else begin
        out_r_TDATA = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln177_1_fu_689_p2 = (mul80_reg_884 + 13'd2);

assign add_ln177_fu_679_p2 = (mul80_reg_884 + 13'd1);

assign add_ln198_1_fu_734_p2 = (thr_mul220_reg_919 + 13'd2);

assign add_ln198_fu_714_p2 = (thr_mul220_fu_704_p2 + 13'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state7_io) | (1'b1 == ap_block_state7_pp0_stage0_iter2))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state7_io) | (1'b1 == ap_block_state7_pp0_stage0_iter2))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage1_iter2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state8_io) | (1'b1 == ap_block_state8_pp0_stage1_iter2))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state8_io) | (1'b1 == ap_block_state8_pp0_stage1_iter2))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state9_io) | (1'b1 == ap_block_state9_pp0_stage2_iter2))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state9_io) | (1'b1 == ap_block_state9_pp0_stage2_iter2))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((in_r_TVALID == 1'b0) & (ap_predicate_op51_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((ap_predicate_op75_read_state3 == 1'b1) & (in_r_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((in_r_TVALID == 1'b0) & (ap_predicate_op123_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state7_io = ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (out_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter2 = ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (out_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state8_io = ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (out_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage1_iter2 = ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (out_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state9_io = ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (out_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage2_iter2 = ((icmp_ln189_reg_891_pp0_iter1_reg == 1'd1) & (out_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_290 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_50 = ((icmp_ln159_reg_859 == 1'd1) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0));
end

always @ (*) begin
    ap_condition_767 = ((icmp_ln189_reg_891 == 1'd1) & (icmp_ln153_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln208_reg_909 == 1'd1) & (icmp_ln205_reg_905 == 1'd1) & (icmp_ln202_reg_901 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_phi_reg_pp0_iter0_inp_4_reg_256 = 'bx;

always @ (*) begin
    ap_predicate_op123_read_state4 = ((icmp_ln159_reg_859 == 1'd1) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0));
end

always @ (*) begin
    ap_predicate_op51_read_state2 = ((icmp_ln159_fu_375_p2 == 1'd1) & (icmp_ln156_fu_343_p2 == 1'd1) & (icmp_ln153_fu_332_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_read_state3 = ((icmp_ln159_reg_859 == 1'd1) & (icmp_ln156_reg_855 == 1'd1) & (icmp_ln153_reg_846 == 1'd0));
end

assign empty_22_fu_461_p1 = inp_5_reg_839[10:0];

assign empty_23_fu_510_p1 = tmp_fu_504_p2[7:0];

assign empty_24_fu_699_p2 = thr_add219_reg_895 << 13'd2;

assign i_4_fu_337_p2 = (i_fu_82 + 32'd1);

assign icmp_ln153_fu_332_p2 = ((i_fu_82 == mul44) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_343_p2 = ((inp_fu_102 < 32'd1296) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_375_p2 = ((or_ln159_fu_369_p2 == 27'd0) ? 1'b1 : 1'b0);

assign icmp_ln181_fu_398_p2 = ((inp_j_3_fu_392_p2 == 32'd34) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_478_p2 = ((inp_i_4_reg_873 == 32'd34) ? 1'b1 : 1'b0);

assign icmp_ln189_fu_495_p2 = ((ap_phi_reg_pp0_iter0_inp_1_reg_232 > 32'd216) ? 1'b1 : 1'b0);

assign icmp_ln202_fu_554_p2 = ((kx_1_fu_548_p2 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln205_fu_574_p2 = ((ky_1_fu_568_p2 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_599_p2 = ((ox_1_fu_593_p2 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_648_p2 = ((oy_1_reg_913 == 32'd32) ? 1'b1 : 1'b0);

assign inp_6_fu_386_p2 = (inp_fu_102 + 32'd1);

assign inp_7_fu_653_p3 = ((icmp_ln211_fu_648_p2[0:0] == 1'b1) ? 32'd0 : inp_1_reg_232);

assign inp_i_4_fu_409_p2 = (inp_i_fu_98 + 32'd1);

assign inp_i_5_fu_483_p3 = ((icmp_ln184_fu_478_p2[0:0] == 1'b1) ? 32'd4294967294 : inp_i_4_reg_873);

assign inp_j_3_fu_392_p2 = (inp_j_fu_110 + 32'd1);

assign kx_1_fu_548_p2 = (kx_fu_106 + 32'd1);

assign ky_1_fu_568_p2 = (ky_fu_94 + 32'd1);

assign mul80_fu_472_p2 = (p_shl_cast_fu_464_p3 - trunc_ln153_fu_437_p1);

assign or_ln159_fu_369_p2 = (tmp_3_fu_359_p4 | tmp_2_fu_349_p4);

assign ox_1_fu_593_p2 = (ox_fu_90 + 32'd1);

assign oy_1_fu_623_p2 = (oy_fu_86 + 32'd1);

assign oy_2_fu_662_p3 = ((icmp_ln211_fu_648_p2[0:0] == 1'b1) ? 32'd0 : oy_1_reg_913);

assign p_shl3_fu_514_p3 = {{empty_23_fu_510_p1}, {5'd0}};

assign p_shl4_fu_522_p3 = {{tmp_fu_504_p2}, {2'd0}};

assign p_shl_cast_fu_464_p3 = {{empty_22_fu_461_p1}, {2'd0}};

assign sext_ln199_1_fu_744_p1 = $signed(reg_275);

assign sext_ln199_2_fu_753_p1 = $signed(reg_275);

assign sext_ln199_fu_725_p1 = $signed(inputBuf_q1);

assign thr_add219_fu_542_p2 = (tmp3_fu_536_p2 + tmp1_fu_530_p2);

assign thr_mul220_fu_704_p2 = (empty_24_fu_699_p2 - thr_add219_reg_895);

assign tmp1_fu_530_p2 = (trunc_ln153_2_fu_444_p1 + trunc_ln153_1_fu_440_p1);

assign tmp3_fu_536_p2 = (p_shl4_fu_522_p3 + p_shl3_fu_514_p3);

assign tmp_2_fu_349_p4 = {{inp_i_fu_98[31:5]}};

assign tmp_3_fu_359_p4 = {{inp_j_fu_110[31:5]}};

assign tmp_fu_504_p2 = (trunc_ln153_4_fu_452_p1 + trunc_ln153_3_fu_448_p1);

assign trunc_ln153_1_fu_440_p1 = kx_fu_106[12:0];

assign trunc_ln153_2_fu_444_p1 = ox_fu_90[12:0];

assign trunc_ln153_3_fu_448_p1 = ky_fu_94[10:0];

assign trunc_ln153_4_fu_452_p1 = oy_fu_86[10:0];

assign trunc_ln153_fu_437_p1 = inp_5_reg_839[12:0];

assign trunc_ln171_1_fu_456_p1 = in_r_TDATA[15:0];

assign trunc_ln171_2_fu_639_p1 = in_r_TDATA[15:0];

assign trunc_ln171_fu_381_p1 = in_r_TDATA[15:0];

assign zext_ln177_1_fu_684_p1 = add_ln177_fu_679_p2;

assign zext_ln177_2_fu_694_p1 = add_ln177_1_fu_689_p2;

assign zext_ln177_fu_644_p1 = mul80_reg_884;

assign zext_ln198_1_fu_720_p1 = add_ln198_fu_714_p2;

assign zext_ln198_2_fu_739_p1 = add_ln198_1_fu_734_p2;

assign zext_ln198_fu_709_p1 = thr_mul220_fu_704_p2;

assign zext_ln199_1_fu_748_p1 = $unsigned(sext_ln199_1_fu_744_p1);

assign zext_ln199_2_fu_757_p1 = $unsigned(sext_ln199_2_fu_753_p1);

assign zext_ln199_fu_729_p1 = $unsigned(sext_ln199_fu_725_p1);

endmodule //SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1
