# compile vhdl design source files
vhdl xil_defaultlib  "../../../problem1_structural.srcs/sources_1/new/prob1_struct.vhd"
vhdl xil_defaultlib  "../../../problem1_structural.srcs/sim_1/new/prob1_struct_tb.vhd"

# Do not sort compile order
nosort
