// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2011\sampleModel2011_4_sub\Mysubsystem_22.v
// Created: 2024-08-16 14:14:54
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_22
// Source Path: sampleModel2011_4_sub/Subsystem/Mysubsystem_22
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_22
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  Out1;


  wire In2_is_not0;
  wire cfblk172_out1_is_not0;
  wire cfblk6_out1;


  assign In2_is_not0 = In2 != 8'b00000000;



  assign cfblk172_out1_is_not0 = In1 != 8'b00000000;



  assign cfblk6_out1 = In2_is_not0 & cfblk172_out1_is_not0;



  assign Out1 = cfblk6_out1;

endmodule  // Mysubsystem_22

