|Pratica1Parte3
address[0] => sub_address_mem.DATAB
address[0] => sub_address_mem.DATAB
address[0] => sub_address_mem.DATAB
address[0] => sub_address_mem.DATAB
address[0] => sub_address_mem.DATAB
address[0] => sub_address_mem.DATAB
address[0] => sub_address_mem.DATAB
address[0] => sub_address_mem.DATAB
address[0] => Equal0.IN31
address[0] => Equal3.IN0
address[0] => Equal6.IN31
address[0] => Equal9.IN1
address[1] => sub_address_mem.DATAB
address[1] => sub_address_mem.DATAB
address[1] => sub_address_mem.DATAB
address[1] => sub_address_mem.DATAB
address[1] => sub_address_mem.DATAB
address[1] => sub_address_mem.DATAB
address[1] => sub_address_mem.DATAB
address[1] => sub_address_mem.DATAB
address[1] => Equal0.IN30
address[1] => Equal3.IN31
address[1] => Equal6.IN0
address[1] => Equal9.IN0
address[2] => sub_address_mem.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => sub_address_mem.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => sub_address_mem.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => sub_address_mem.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => sub_address_mem.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => sub_address_mem.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => sub_address_mem.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => sub_address_mem.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => via.DATAB
address[2] => Equal1.IN2
address[2] => Equal2.IN2
address[2] => Equal4.IN2
address[2] => Equal5.IN2
address[2] => Equal7.IN2
address[2] => Equal8.IN2
address[2] => Equal10.IN2
address[2] => Equal11.IN2
address[2] => Equal12.IN5
address[2] => Equal13.IN5
address[2] => Equal15.IN5
address[2] => Equal16.IN5
address[2] => Equal18.IN5
address[2] => Equal19.IN5
address[2] => Equal21.IN5
address[2] => Equal22.IN5
address[3] => sub_address_mem.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => sub_address_mem.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => sub_address_mem.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => sub_address_mem.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => sub_address_mem.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => sub_address_mem.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => sub_address_mem.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => sub_address_mem.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => via.DATAB
address[3] => Equal1.IN1
address[3] => Equal2.IN1
address[3] => Equal4.IN1
address[3] => Equal5.IN1
address[3] => Equal7.IN1
address[3] => Equal8.IN1
address[3] => Equal10.IN1
address[3] => Equal11.IN1
address[3] => Equal12.IN4
address[3] => Equal13.IN4
address[3] => Equal15.IN4
address[3] => Equal16.IN4
address[3] => Equal18.IN4
address[3] => Equal19.IN4
address[3] => Equal21.IN4
address[3] => Equal22.IN4
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => via.DATAB
address[4] => Equal1.IN0
address[4] => Equal2.IN0
address[4] => Equal4.IN0
address[4] => Equal5.IN0
address[4] => Equal7.IN0
address[4] => Equal8.IN0
address[4] => Equal10.IN0
address[4] => Equal11.IN0
address[4] => Equal12.IN3
address[4] => Equal13.IN3
address[4] => Equal15.IN3
address[4] => Equal16.IN3
address[4] => Equal18.IN3
address[4] => Equal19.IN3
address[4] => Equal21.IN3
address[4] => Equal22.IN3
clock => clock.IN1
data[0] => sub_data_mem.DATAB
data[0] => sub_data_mem.DATAB
data[0] => sub_data_mem.DATAB
data[0] => sub_data_mem.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => sub_data_mem.DATAB
data[0] => Equal14.IN5
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => sub_data_mem.DATAB
data[0] => Equal17.IN5
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => sub_data_mem.DATAB
data[0] => Equal20.IN5
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => sub_data_mem.DATAB
data[0] => Equal23.IN5
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => data_saida.DATAB
data[0] => via.DATAB
data[0] => via.DATAB
data[0] => via.DATAB
data[0] => via.DATAB
data[0] => via.DATAB
data[0] => via.DATAB
data[0] => via.DATAB
data[0] => via.DATAB
data[1] => sub_data_mem.DATAB
data[1] => sub_data_mem.DATAB
data[1] => sub_data_mem.DATAB
data[1] => sub_data_mem.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => sub_data_mem.DATAB
data[1] => Equal14.IN4
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => sub_data_mem.DATAB
data[1] => Equal17.IN4
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => sub_data_mem.DATAB
data[1] => Equal20.IN4
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => sub_data_mem.DATAB
data[1] => Equal23.IN4
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => data_saida.DATAB
data[1] => via.DATAB
data[1] => via.DATAB
data[1] => via.DATAB
data[1] => via.DATAB
data[1] => via.DATAB
data[1] => via.DATAB
data[1] => via.DATAB
data[1] => via.DATAB
data[2] => sub_data_mem.DATAB
data[2] => sub_data_mem.DATAB
data[2] => sub_data_mem.DATAB
data[2] => sub_data_mem.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => sub_data_mem.DATAB
data[2] => Equal14.IN3
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => sub_data_mem.DATAB
data[2] => Equal17.IN3
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => sub_data_mem.DATAB
data[2] => Equal20.IN3
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => sub_data_mem.DATAB
data[2] => Equal23.IN3
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => data_saida.DATAB
data[2] => via.DATAB
data[2] => via.DATAB
data[2] => via.DATAB
data[2] => via.DATAB
data[2] => via.DATAB
data[2] => via.DATAB
data[2] => via.DATAB
data[2] => via.DATAB
wren => hit.OUTPUTSELECT
wren => data_saida.OUTPUTSELECT
wren => data_saida.OUTPUTSELECT
wren => data_saida.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_data_mem.OUTPUTSELECT
wren => sub_data_mem.OUTPUTSELECT
wren => sub_data_mem.OUTPUTSELECT
wren => sub_wren.OUTPUTSELECT
wren => valido.OUTPUTSELECT
wren => data_retorno.OUTPUTSELECT
wren => data_retorno.OUTPUTSELECT
wren => data_retorno.OUTPUTSELECT
wren => via1.OUTPUTSELECT
wren => via1.OUTPUTSELECT
wren => via1.OUTPUTSELECT
wren => via1.OUTPUTSELECT
wren => via1.OUTPUTSELECT
wren => via1.OUTPUTSELECT
wren => via1.OUTPUTSELECT
wren => via1.OUTPUTSELECT
wren => via1.OUTPUTSELECT
wren => via2.OUTPUTSELECT
wren => via2.OUTPUTSELECT
wren => via2.OUTPUTSELECT
wren => via2.OUTPUTSELECT
wren => via2.OUTPUTSELECT
wren => via2.OUTPUTSELECT
wren => via2.OUTPUTSELECT
wren => via2.OUTPUTSELECT
wren => via2.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_data_writeback_mem.OUTPUTSELECT
wren => sub_data_writeback_mem.OUTPUTSELECT
wren => sub_data_writeback_mem.OUTPUTSELECT
wren => data_saida.OUTPUTSELECT
wren => data_saida.OUTPUTSELECT
wren => data_saida.OUTPUTSELECT
wren => hit.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => via.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_address_mem.OUTPUTSELECT
wren => sub_data_mem.OUTPUTSELECT
wren => sub_data_mem.OUTPUTSELECT
wren => sub_data_mem.OUTPUTSELECT
wren => sub_wren.OUTPUTSELECT
wren => valido.OUTPUTSELECT
wren => data_retorno.OUTPUTSELECT
wren => data_retorno.OUTPUTSELECT
wren => data_retorno.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_address_writeback_mem.OUTPUTSELECT
wren => sub_data_writeback_mem.OUTPUTSELECT
wren => sub_data_writeback_mem.OUTPUTSELECT
wren => sub_data_writeback_mem.OUTPUTSELECT
q[0] <= data_saida[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= data_saida[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= data_saida[2].DB_MAX_OUTPUT_PORT_TYPE
hit_saida <= hit.DB_MAX_OUTPUT_PORT_TYPE
data_writeback_mem[0] <= sub_data_writeback_mem[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeback_mem[1] <= sub_data_writeback_mem[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeback_mem[2] <= sub_data_writeback_mem[2].DB_MAX_OUTPUT_PORT_TYPE
address_writeback_mem[0] <= sub_address_writeback_mem[0].DB_MAX_OUTPUT_PORT_TYPE
address_writeback_mem[1] <= sub_address_writeback_mem[1].DB_MAX_OUTPUT_PORT_TYPE
address_writeback_mem[2] <= sub_address_writeback_mem[2].DB_MAX_OUTPUT_PORT_TYPE
address_writeback_mem[3] <= sub_address_writeback_mem[3].DB_MAX_OUTPUT_PORT_TYPE
address_writeback_mem[4] <= sub_address_writeback_mem[4].DB_MAX_OUTPUT_PORT_TYPE
saida_via1[0] <= via1[0].DB_MAX_OUTPUT_PORT_TYPE
saida_via1[1] <= via1[1].DB_MAX_OUTPUT_PORT_TYPE
saida_via1[2] <= via1[2].DB_MAX_OUTPUT_PORT_TYPE
saida_via1[3] <= via1[3].DB_MAX_OUTPUT_PORT_TYPE
saida_via1[4] <= via1[4].DB_MAX_OUTPUT_PORT_TYPE
saida_via1[5] <= via1[5].DB_MAX_OUTPUT_PORT_TYPE
saida_via1[6] <= via1[6].DB_MAX_OUTPUT_PORT_TYPE
saida_via1[7] <= via1[7].DB_MAX_OUTPUT_PORT_TYPE
saida_via1[8] <= via1[8].DB_MAX_OUTPUT_PORT_TYPE
saida_via2[0] <= via2[0].DB_MAX_OUTPUT_PORT_TYPE
saida_via2[1] <= via2[1].DB_MAX_OUTPUT_PORT_TYPE
saida_via2[2] <= via2[2].DB_MAX_OUTPUT_PORT_TYPE
saida_via2[3] <= via2[3].DB_MAX_OUTPUT_PORT_TYPE
saida_via2[4] <= via2[4].DB_MAX_OUTPUT_PORT_TYPE
saida_via2[5] <= via2[5].DB_MAX_OUTPUT_PORT_TYPE
saida_via2[6] <= via2[6].DB_MAX_OUTPUT_PORT_TYPE
saida_via2[7] <= via2[7].DB_MAX_OUTPUT_PORT_TYPE
saida_via2[8] <= via2[8].DB_MAX_OUTPUT_PORT_TYPE


|Pratica1Parte3|memoria_principal:memoria
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|Pratica1Parte3|memoria_principal:memoria|altsyncram:altsyncram_component
wren_a => altsyncram_d8f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d8f1:auto_generated.data_a[0]
data_a[1] => altsyncram_d8f1:auto_generated.data_a[1]
data_a[2] => altsyncram_d8f1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d8f1:auto_generated.address_a[0]
address_a[1] => altsyncram_d8f1:auto_generated.address_a[1]
address_a[2] => altsyncram_d8f1:auto_generated.address_a[2]
address_a[3] => altsyncram_d8f1:auto_generated.address_a[3]
address_a[4] => altsyncram_d8f1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d8f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d8f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d8f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d8f1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Pratica1Parte3|memoria_principal:memoria|altsyncram:altsyncram_component|altsyncram_d8f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


