

================================================================
== Vitis HLS Report for 'merge_matches'
================================================================
* Date:           Sat Jan 17 14:13:18 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.100 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109  |merge_matches_Pipeline_VITIS_LOOP_146_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     3092|    12975|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      176|    -|
|Register             |        -|     -|      616|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3708|    13200|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+
    |grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109  |merge_matches_Pipeline_VITIS_LOOP_146_1  |        0|   0|  3092|  12975|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+
    |Total                                               |                                         |        0|   0|  3092|  12975|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                              Variable Name                              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109_output_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln184_fu_146_p2                                                     |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                                                          |        or|   0|  0|   2|           1|           1|
    |ap_block_state4                                                          |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                                                          |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                                                       |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                    |          |   0|  0|  49|          37|           6|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  31|          6|    1|          6|
    |ap_done                            |   9|          2|    1|          2|
    |long_matches_read                  |   9|          2|    1|          2|
    |output_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |output_stream_TDATA_int_regslice   |  20|          4|  512|       2048|
    |output_stream_TDEST_int_regslice   |  14|          3|   16|         48|
    |output_stream_TID_int_regslice     |   9|          2|    1|          2|
    |output_stream_TKEEP_int_regslice   |  20|          4|   64|        256|
    |output_stream_TLAST_int_regslice   |  14|          3|    1|          3|
    |output_stream_TSTRB_int_regslice   |   9|          2|   64|        128|
    |output_stream_TUSER_int_regslice   |   9|          2|    1|          2|
    |output_stream_TVALID_int_regslice  |  14|          3|    1|          3|
    |short_matches_read                 |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 176|         37|  665|       2504|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |                               Name                              |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                        |    5|   0|    5|          0|
    |ap_done_reg                                                      |    1|   0|    1|          0|
    |grp_merge_matches_Pipeline_VITIS_LOOP_146_1_fu_109_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln184_reg_182                                               |    1|   0|    1|          0|
    |out_count_loc_fu_60                                              |   32|   0|   32|          0|
    |out_data_6_loc_fu_68                                             |  512|   0|  512|          0|
    |out_keep_6_loc_fu_64                                             |   64|   0|   64|          0|
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                            |  616|   0|  616|          0|
    +-----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|           merge_matches|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|           merge_matches|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|           merge_matches|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|           merge_matches|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|           merge_matches|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|           merge_matches|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|           merge_matches|  return value|
|short_matches_dout            |   in|   33|     ap_fifo|           short_matches|       pointer|
|short_matches_num_data_valid  |   in|    7|     ap_fifo|           short_matches|       pointer|
|short_matches_fifo_cap        |   in|    7|     ap_fifo|           short_matches|       pointer|
|short_matches_empty_n         |   in|    1|     ap_fifo|           short_matches|       pointer|
|short_matches_read            |  out|    1|     ap_fifo|           short_matches|       pointer|
|long_matches_dout             |   in|   33|     ap_fifo|            long_matches|       pointer|
|long_matches_num_data_valid   |   in|    7|     ap_fifo|            long_matches|       pointer|
|long_matches_fifo_cap         |   in|    7|     ap_fifo|            long_matches|       pointer|
|long_matches_empty_n          |   in|    1|     ap_fifo|            long_matches|       pointer|
|long_matches_read             |  out|    1|     ap_fifo|            long_matches|       pointer|
|output_stream_TDATA           |  out|  512|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TVALID          |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TREADY          |   in|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TDEST           |  out|   16|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TKEEP           |  out|   64|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB           |  out|   64|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TUSER           |  out|    1|        axis|  output_stream_V_user_V|       pointer|
|output_stream_TLAST           |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TID             |  out|    1|        axis|    output_stream_V_id_V|       pointer|
|p_read                        |   in|   16|     ap_none|                  p_read|        scalar|
+------------------------------+-----+-----+------------+------------------------+--------------+

