module WB_Stage(
    input [31:0] mem_data,
    output reg [31:0] write_back_data
);
    always @(*) begin
        write_back_data = mem_data;
    end
endmodule
