// Seed: 2429371152
module module_0 #(
    parameter id_1 = 32'd47,
    parameter id_2 = 32'd73
) ();
  tri0 _id_1 = 1;
  wire _id_2 = id_2;
  parameter [id_2 : id_1] id_3 = 1 == 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd57
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : id_3] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd56
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  output wire _id_3;
  input wire id_2;
  inout wire id_1;
  logic [id_3 : -1 'b0] id_5 = 1'd0;
  logic id_6, id_7;
  module_0 modCall_1 ();
  wire id_8;
  assign id_6 = -1'b0;
endmodule
