# my first makefile

CC = gcc
#SRC = $(wildcard *.c)
SRC = main.c school.c
OBJ = $(SRC:%.c=%.o)
NAME = school

# make automatically compiles to object file via implicit rules
all: $(OBJ) 
	$(CC) $(OBJ) -o $(NAME)
#$(OBJ): $(SRC)  # hence this part is not required
#	$(CC) 	-c -o $@ $(@:%.o=%.c)
