INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/final_project/final_project.srcs/sources_1/new/Queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/final_project/final_project.srcs/sources_1/new/TransformData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransformData
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/final_project/final_project.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module BaudrateGenerator
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/final_project/final_project.srcs/sim_1/new/TestUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestUART
