# 0 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-iris-v2.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-iris-v2.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi" 1





# 1 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-clock.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/imx/rsrc.h" 1
# 11 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 13 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pads-imx8qxp.h" 1
# 15 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 16 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec1;
  ethernet1 = &fec2;
  gpio0 = &lsio_gpio0;
  gpio1 = &lsio_gpio1;
  gpio2 = &lsio_gpio2;
  gpio3 = &lsio_gpio3;
  gpio4 = &lsio_gpio4;
  gpio5 = &lsio_gpio5;
  gpio6 = &lsio_gpio6;
  gpio7 = &lsio_gpio7;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mu0 = &lsio_mu0;
  mu1 = &lsio_mu1;
  mu2 = &lsio_mu2;
  mu3 = &lsio_mu3;
  mu4 = &lsio_mu4;
  serial0 = &lpuart0;
  serial1 = &lpuart1;
  serial2 = &lpuart2;
  serial3 = &lpuart3;
  vpu_core0 = &vpu_core0;
  vpu_core1 = &vpu_core1;
  vpu_core2 = &vpu_core2;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;


  A35_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x0>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A35_L2>;
   clocks = <&clk 507 2>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x1>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A35_L2>;
   clocks = <&clk 507 2>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x2>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A35_L2>;
   clocks = <&clk 507 2>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x3>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A35_L2>;
   clocks = <&clk 507 2>;
   operating-points-v2 = <&a35_opp_table>;
   #cooling-cells = <2>;
  };

  A35_L2: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
   cache-size = <0x80000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
  };
 };

 a35_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-900000000 {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <1000000>;
   clock-latency-ns = <150000>;
  };

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1100000>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 gic: interrupt-controller@51a00000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x51a00000 0 0x10000>,
        <0x0 0x51b00000 0 0xc0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  decoder_boot: decoder-boot@84000000 {
   reg = <0 0x84000000 0 0x2000000>;
   no-map;
  };

  encoder_boot: encoder-boot@86000000 {
   reg = <0 0x86000000 0 0x200000>;
   no-map;
  };

  decoder_rpc: decoder-rpc@92000000 {
   reg = <0 0x92000000 0 0x100000>;
   no-map;
  };

  dsp_reserved: dsp@92400000 {
   reg = <0 0x92400000 0 0x2000000>;
   no-map;
  };

  encoder_rpc: encoder-rpc@94400000 {
   reg = <0 0x94400000 0 0x700000>;
   no-map;
  };
 };

 pmu {
  compatible = "arm,cortex-a35-pmu";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 system-controller {
  compatible = "fsl,imx-scu";
  mbox-names = "tx0",
        "rx0",
        "gip3";
  mboxes = <&lsio_mu1 0 0
     &lsio_mu1 1 0
     &lsio_mu1 3 3>;

  pd: power-controller {
   compatible = "fsl,imx8qxp-scu-pd", "fsl,scu-pd";
   #power-domain-cells = <1>;
  };

  clk: clock-controller {
   compatible = "fsl,imx8qxp-clk", "fsl,scu-clk";
   #clock-cells = <2>;
  };

  iomuxc: pinctrl {
   compatible = "fsl,imx8qxp-iomuxc";
  };

  ocotp: ocotp {
   compatible = "fsl,imx8qxp-scu-ocotp";
   #address-cells = <1>;
   #size-cells = <1>;
  };

  scu_key: keys {
   compatible = "fsl,imx8qxp-sc-key", "fsl,imx-sc-key";
   linux,keycodes = <116>;
   status = "disabled";
  };

  rtc: rtc {
   compatible = "fsl,imx8qxp-sc-rtc";
  };

  watchdog {
   compatible = "fsl,imx8qxp-sc-wdt", "fsl,imx-sc-wdt";
   timeout-sec = <60>;
  };

  tsens: thermal-sensor {
   compatible = "fsl,imx8qxp-sc-thermal", "fsl,imx-sc-thermal";
   #thermal-sensor-cells = <1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 xtal32k: clock-xtal32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "xtal_32KHz";
 };

 xtal24m: clock-xtal24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "xtal_24MHz";
 };

 thermal_zones: thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tsens 355>;

   trips {
    cpu_alert0: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&A35_0 (~0) (~0)>,
      <&A35_1 (~0) (~0)>,
      <&A35_2 (~0) (~0)>,
      <&A35_3 (~0) (~0)>;
    };
   };
  };
 };


# 1 "arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi" 1





img_subsys: bus@58000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x58000000 0x0 0x58000000 0x1000000>;

 img_ipg_clk: clock-img-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <200000000>;
  clock-output-names = "img_ipg_clk";
 };

 jpegdec: jpegdec@58400000 {
  reg = <0x58400000 0x00050000>;
  interrupts = <0 309 4>,
        <0 310 4>,
        <0 311 4>,
        <0 312 4>;
  clocks = <&img_jpeg_dec_lpcg 0>,
    <&img_jpeg_dec_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&img_jpeg_dec_lpcg 0>,
      <&img_jpeg_dec_lpcg 16>;
  assigned-clock-rates = <200000000>, <200000000>;
  power-domains = <&pd 532>,
    <&pd 385>,
    <&pd 386>,
    <&pd 387>,
    <&pd 388>;
 };

 jpegenc: jpegenc@58450000 {
  reg = <0x58450000 0x00050000>;
  interrupts = <0 305 4>,
        <0 306 4>,
        <0 307 4>,
        <0 308 4>;
  clocks = <&img_jpeg_enc_lpcg 0>,
    <&img_jpeg_enc_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&img_jpeg_enc_lpcg 0>,
      <&img_jpeg_enc_lpcg 16>;
  assigned-clock-rates = <200000000>, <200000000>;
  power-domains = <&pd 533>,
    <&pd 389>,
    <&pd 390>,
    <&pd 391>,
    <&pd 392>;
 };

 img_jpeg_dec_lpcg: clock-controller@585d0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x585d0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&img_ipg_clk>, <&img_ipg_clk>;
  clock-indices = <0>,
    <16>;
  clock-output-names = "img_jpeg_dec_lpcg_clk",
         "img_jpeg_dec_lpcg_ipg_clk";
  power-domains = <&pd 532>;
 };

 img_jpeg_enc_lpcg: clock-controller@585f0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x585f0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&img_ipg_clk>, <&img_ipg_clk>;
  clock-indices = <0>,
    <16>;
  clock-output-names = "img_jpeg_enc_lpcg_clk",
         "img_jpeg_enc_lpcg_ipg_clk";
  power-domains = <&pd 533>;
 };
};
# 312 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-vpu.dtsi" 1






vpu: vpu@2c000000 {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x2c000000 0x0 0x2c000000 0x2000000>;
 reg = <0 0x2c000000 0 0x1000000>;
 power-domains = <&pd 540>;
 status = "disabled";

 mu_m0: mailbox@2d000000 {
  compatible = "fsl,imx6sx-mu";
  reg = <0x2d000000 0x20000>;
  interrupts = <0 469 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 535>;
  status = "disabled";
 };

 mu1_m0: mailbox@2d020000 {
  compatible = "fsl,imx6sx-mu";
  reg = <0x2d020000 0x20000>;
  interrupts = <0 470 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 536>;
  status = "disabled";
 };

 mu2_m0: mailbox@2d040000 {
  compatible = "fsl,imx6sx-mu";
  reg = <0x2d040000 0x20000>;
  interrupts = <0 474 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 537>;
  status = "disabled";
 };

 vpu_core0: vpu-core@2d080000 {
  reg = <0x2d080000 0x10000>;
  compatible = "nxp,imx8q-vpu-decoder";
  power-domains = <&pd 517>;
  mbox-names = "tx0", "tx1", "rx";
  mboxes = <&mu_m0 0 0>,
   <&mu_m0 0 1>,
   <&mu_m0 1 0>;
  status = "disabled";
 };

 vpu_core1: vpu-core@2d090000 {
  reg = <0x2d090000 0x10000>;
  compatible = "nxp,imx8q-vpu-encoder";
  power-domains = <&pd 518>;
  mbox-names = "tx0", "tx1", "rx";
  mboxes = <&mu1_m0 0 0>,
   <&mu1_m0 0 1>,
   <&mu1_m0 1 0>;
  status = "disabled";
 };

 vpu_core2: vpu-core@2d0a0000 {
  reg = <0x2d0a0000 0x10000>;
  compatible = "nxp,imx8q-vpu-encoder";
  power-domains = <&pd 539>;
  mbox-names = "tx0", "tx1", "rx";
  mboxes = <&mu2_m0 0 0>,
   <&mu2_m0 0 1>,
   <&mu2_m0 1 0>;
  status = "disabled";
 };
};
# 313 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi" 1






# 1 "arch/arm64/boot/dts/freescale/imx8-ss-audio.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-audio.dtsi" 2


audio_subsys: bus@59000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x59000000 0x0 0x59000000 0x1000000>;

 audio_ipg_clk: clock-audio-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <120000000>;
  clock-output-names = "audio_ipg_clk";
 };

 dsp_lpcg: clock-controller@59580000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59580000 0x10000>;
  #clock-cells = <1>;
  clocks = <&audio_ipg_clk>,
    <&audio_ipg_clk>,
    <&audio_ipg_clk>;
  clock-indices = <16>, <20>,
    <28>;
  clock-output-names = "dsp_lpcg_adb_clk",
         "dsp_lpcg_ipg_clk",
         "dsp_lpcg_core_clk";
  power-domains = <&pd 512>;
 };

 dsp_ram_lpcg: clock-controller@59590000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x59590000 0x10000>;
  #clock-cells = <1>;
  clocks = <&audio_ipg_clk>;
  clock-indices = <16>;
  clock-output-names = "dsp_ram_lpcg_ipg_clk";
  power-domains = <&pd 513>;
 };

 dsp: dsp@596e8000 {
  compatible = "fsl,imx8qxp-dsp";
  reg = <0x596e8000 0x88000>;
  clocks = <&dsp_lpcg 20>,
    <&dsp_ram_lpcg 16>,
    <&dsp_lpcg 28>;
  clock-names = "ipg", "ocram", "core";
  power-domains = <&pd 226>,
   <&pd 235>,
   <&pd 512>,
   <&pd 513>;
  mbox-names = "txdb0", "txdb1",
   "rxdb0", "rxdb1";
  mboxes = <&lsio_mu13 2 0>,
   <&lsio_mu13 2 1>,
   <&lsio_mu13 3 0>,
   <&lsio_mu13 3 1>;
  memory-region = <&dsp_reserved>;
  status = "disabled";
 };
};
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi" 2


dma_subsys: bus@5a000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5a000000 0x0 0x5a000000 0x1000000>;

 dma_ipg_clk: clock-dma-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <120000000>;
  clock-output-names = "dma_ipg_clk";
 };

 lpspi0: spi@5a000000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a000000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 336 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi0_lpcg 0>,
    <&spi0_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 53 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 53>;
  status = "disabled";
 };

 lpspi1: spi@5a010000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a010000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 337 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi1_lpcg 0>,
    <&spi1_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 54 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 54>;
  status = "disabled";
 };

 lpspi2: spi@5a020000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a020000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 338 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi2_lpcg 0>,
    <&spi2_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 55 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 55>;
  status = "disabled";
 };

 lpspi3: spi@5a030000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x5a030000 0x10000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 339 4>;
  interrupt-parent = <&gic>;
  clocks = <&spi3_lpcg 0>,
    <&spi3_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 56 2>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd 56>;
  status = "disabled";
 };

 lpuart0: serial@5a060000 {
  reg = <0x5a060000 0x1000>;
  interrupts = <0 225 4>;
  clocks = <&uart0_lpcg 16>,
    <&uart0_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 57 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 57>;
  status = "disabled";
 };

 lpuart1: serial@5a070000 {
  reg = <0x5a070000 0x1000>;
  interrupts = <0 226 4>;
  clocks = <&uart1_lpcg 16>,
    <&uart1_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 58 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 58>;
  status = "disabled";
 };

 lpuart2: serial@5a080000 {
  reg = <0x5a080000 0x1000>;
  interrupts = <0 227 4>;
  clocks = <&uart2_lpcg 16>,
    <&uart2_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 59 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 59>;
  status = "disabled";
 };

 lpuart3: serial@5a090000 {
  reg = <0x5a090000 0x1000>;
  interrupts = <0 228 4>;
  clocks = <&uart3_lpcg 16>,
    <&uart3_lpcg 0>;
  clock-names = "ipg", "baud";
  assigned-clocks = <&clk 60 2>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd 60>;
  status = "disabled";
 };

 spi0_lpcg: clock-controller@5a400000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a400000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 53 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi0_lpcg_clk",
         "spi0_lpcg_ipg_clk";
  power-domains = <&pd 53>;
 };

 spi1_lpcg: clock-controller@5a410000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a410000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 54 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi1_lpcg_clk",
         "spi1_lpcg_ipg_clk";
  power-domains = <&pd 54>;
 };

 spi2_lpcg: clock-controller@5a420000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a420000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 55 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi2_lpcg_clk",
         "spi2_lpcg_ipg_clk";
  power-domains = <&pd 55>;
 };

 spi3_lpcg: clock-controller@5a430000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a430000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 56 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "spi3_lpcg_clk",
         "spi3_lpcg_ipg_clk";
  power-domains = <&pd 56>;
 };

 uart0_lpcg: clock-controller@5a460000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a460000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 57 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart0_lpcg_baud_clk",
         "uart0_lpcg_ipg_clk";
  power-domains = <&pd 57>;
 };

 uart1_lpcg: clock-controller@5a470000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a470000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 58 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart1_lpcg_baud_clk",
         "uart1_lpcg_ipg_clk";
  power-domains = <&pd 58>;
 };

 uart2_lpcg: clock-controller@5a480000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a480000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 59 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart2_lpcg_baud_clk",
         "uart2_lpcg_ipg_clk";
  power-domains = <&pd 59>;
 };

 uart3_lpcg: clock-controller@5a490000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5a490000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 60 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "uart3_lpcg_baud_clk",
         "uart3_lpcg_ipg_clk";
  power-domains = <&pd 60>;
 };

 i2c0: i2c@5a800000 {
  reg = <0x5a800000 0x4000>;
  interrupts = <0 220 4>;
  clocks = <&i2c0_lpcg 0>,
    <&i2c0_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 96 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 96>;
  status = "disabled";
 };

 i2c1: i2c@5a810000 {
  reg = <0x5a810000 0x4000>;
  interrupts = <0 221 4>;
  clocks = <&i2c1_lpcg 0>,
    <&i2c1_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 97 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 97>;
  status = "disabled";
 };

 i2c2: i2c@5a820000 {
  reg = <0x5a820000 0x4000>;
  interrupts = <0 222 4>;
  clocks = <&i2c2_lpcg 0>,
    <&i2c2_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 98 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 98>;
  status = "disabled";
 };

 i2c3: i2c@5a830000 {
  reg = <0x5a830000 0x4000>;
  interrupts = <0 223 4>;
  clocks = <&i2c3_lpcg 0>,
    <&i2c3_lpcg 16>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 99 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 99>;
  status = "disabled";
 };

 adc0: adc@5a880000 {
  compatible = "nxp,imx8qxp-adc";
  #io-channel-cells = <1>;
  reg = <0x5a880000 0x10000>;
  interrupts = <0 240 4>;
  interrupt-parent = <&gic>;
  clocks = <&adc0_lpcg 0>,
    <&adc0_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 101 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 101>;
  status = "disabled";
  };

 adc1: adc@5a890000 {
  compatible = "nxp,imx8qxp-adc";
  #io-channel-cells = <1>;
  reg = <0x5a890000 0x10000>;
  interrupts = <0 241 4>;
  interrupt-parent = <&gic>;
  clocks = <&adc1_lpcg 0>,
    <&adc1_lpcg 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 102 2>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd 102>;
  status = "disabled";
 };

 flexcan1: can@5a8d0000 {
  compatible = "fsl,imx8qm-flexcan";
  reg = <0x5a8d0000 0x10000>;
  interrupts = <0 235 4>;
  interrupt-parent = <&gic>;
  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 105>;

  fsl,clk-source = /bits/ 8 <0>;
  fsl,scu-index = /bits/ 8 <0>;
  status = "disabled";
 };

 flexcan2: can@5a8e0000 {
  compatible = "fsl,imx8qm-flexcan";
  reg = <0x5a8e0000 0x10000>;
  interrupts = <0 236 4>;
  interrupt-parent = <&gic>;




  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 106>;

  fsl,clk-source = /bits/ 8 <0>;
  fsl,scu-index = /bits/ 8 <1>;
  status = "disabled";
 };

 flexcan3: can@5a8f0000 {
  compatible = "fsl,imx8qm-flexcan";
  reg = <0x5a8f0000 0x10000>;
  interrupts = <0 237 4>;
  interrupt-parent = <&gic>;




  clocks = <&can0_lpcg 1>,
    <&can0_lpcg 0>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 105 2>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd 107>;

  fsl,clk-source = /bits/ 8 <0>;
  fsl,scu-index = /bits/ 8 <2>;
  status = "disabled";
 };

 i2c0_lpcg: clock-controller@5ac00000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac00000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 96 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c0_lpcg_clk",
         "i2c0_lpcg_ipg_clk";
  power-domains = <&pd 96>;
 };

 i2c1_lpcg: clock-controller@5ac10000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac10000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 97 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c1_lpcg_clk",
         "i2c1_lpcg_ipg_clk";
  power-domains = <&pd 97>;
 };

 i2c2_lpcg: clock-controller@5ac20000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac20000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 98 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c2_lpcg_clk",
         "i2c2_lpcg_ipg_clk";
  power-domains = <&pd 98>;
 };

 i2c3_lpcg: clock-controller@5ac30000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac30000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 99 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "i2c3_lpcg_clk",
         "i2c3_lpcg_ipg_clk";
  power-domains = <&pd 99>;
 };

 adc0_lpcg: clock-controller@5ac80000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac80000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 101 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "adc0_lpcg_clk",
         "adc0_lpcg_ipg_clk";
  power-domains = <&pd 101>;
 };

 adc1_lpcg: clock-controller@5ac90000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5ac90000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 102 2>,
    <&dma_ipg_clk>;
  clock-indices = <0>, <16>;
  clock-output-names = "adc1_lpcg_clk",
         "adc1_lpcg_ipg_clk";
  power-domains = <&pd 102>;
 };

 can0_lpcg: clock-controller@5acd0000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5acd0000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 105 2>,
    <&dma_ipg_clk>, <&dma_ipg_clk>;
  clock-indices = <0>, <16>, <20>;
  clock-output-names = "can0_lpcg_pe_clk",
         "can0_lpcg_ipg_clk",
         "can0_lpcg_chi_clk";
  power-domains = <&pd 105>;
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi" 2
# 314 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi" 2


conn_subsys: bus@5b000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5b000000 0x0 0x5b000000 0x1000000>;

 conn_axi_clk: clock-conn-axi {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <333333333>;
  clock-output-names = "conn_axi_clk";
 };

 conn_ahb_clk: clock-conn-ahb {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <166666666>;
  clock-output-names = "conn_ahb_clk";
 };

 conn_ipg_clk: clock-conn-ipg {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <83333333>;
  clock-output-names = "conn_ipg_clk";
 };

 usbotg1: usb@5b0d0000 {
  compatible = "fsl,imx7ulp-usb", "fsl,imx6ul-usb", "fsl,imx27-usb";
  reg = <0x5b0d0000 0x200>;
  interrupt-parent = <&gic>;
  interrupts = <0 267 4>;
  fsl,usbphy = <&usbphy1>;
  fsl,usbmisc = <&usbmisc1 0>;
  clocks = <&usb2_lpcg 0>;
  ahb-burst-config = <0x0>;
  tx-burst-size-dword = <0x10>;
  rx-burst-size-dword = <0x10>;
  power-domains = <&pd 259>;
  status = "disabled";
 };

 usbmisc1: usbmisc@5b0d0200 {
  #index-cells = <1>;
  compatible = "fsl,imx7ulp-usbmisc", "fsl,imx7d-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x5b0d0200 0x200>;
 };

 usbphy1: usbphy@5b100000 {
  compatible = "fsl,imx7ulp-usbphy";
  reg = <0x5b100000 0x1000>;
  clocks = <&usb2_lpcg 1>;
  power-domains = <&pd 261>;
  status = "disabled";
 };

 usdhc1: mmc@5b010000 {
  interrupts = <0 232 4>;
  reg = <0x5b010000 0x10000>;
  clocks = <&sdhc0_lpcg 16>,
    <&sdhc0_lpcg 0>,
    <&sdhc0_lpcg 20>;
  clock-names = "ipg", "ahb", "per";
  power-domains = <&pd 248>;
  status = "disabled";
 };

 usdhc2: mmc@5b020000 {
  interrupts = <0 233 4>;
  reg = <0x5b020000 0x10000>;
  clocks = <&sdhc1_lpcg 16>,
    <&sdhc1_lpcg 0>,
    <&sdhc1_lpcg 20>;
  clock-names = "ipg", "ahb", "per";
  power-domains = <&pd 249>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step = <2>;
  status = "disabled";
 };

 usdhc3: mmc@5b030000 {
  interrupts = <0 234 4>;
  reg = <0x5b030000 0x10000>;
  clocks = <&sdhc2_lpcg 16>,
    <&sdhc2_lpcg 0>,
    <&sdhc2_lpcg 20>;
  clock-names = "ipg", "ahb", "per";
  power-domains = <&pd 250>;
  status = "disabled";
 };

 fec1: ethernet@5b040000 {
  reg = <0x5b040000 0x10000>;
  interrupts = <0 258 4>,
        <0 256 4>,
        <0 257 4>,
        <0 259 4>;
  clocks = <&enet0_lpcg 16>,
    <&enet0_lpcg 8>,
    <&enet0_lpcg 12>,
    <&enet0_lpcg 0>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
  assigned-clocks = <&clk 251 2>,
      <&clk 251 25>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues = <3>;
  fsl,num-rx-queues = <3>;
  power-domains = <&pd 251>;
  status = "disabled";
 };

 fec2: ethernet@5b050000 {
  reg = <0x5b050000 0x10000>;
  interrupts = <0 262 4>,
    <0 260 4>,
    <0 261 4>,
    <0 263 4>;
  clocks = <&enet1_lpcg 16>,
    <&enet1_lpcg 8>,
    <&enet1_lpcg 12>,
    <&enet1_lpcg 0>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
  assigned-clocks = <&clk 252 2>,
      <&clk 252 25>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues = <3>;
  fsl,num-rx-queues = <3>;
  power-domains = <&pd 252>;
  status = "disabled";
 };

 usbotg3: usb@5b110000 {
  compatible = "fsl,imx8qm-usb3";
  reg = <0x5b110000 0x10000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  clocks = <&usb3_lpcg 4>,
    <&usb3_lpcg 0>,
    <&usb3_lpcg 28>,
    <&usb3_lpcg 16>,
    <&usb3_lpcg 20>;
  clock-names = "lpm", "bus", "aclk", "ipg", "core";
  assigned-clocks = <&clk 262 1>;
  assigned-clock-rates = <250000000>;
  power-domains = <&pd 262>;
  status = "disabled";

  usbotg3_cdns3: usb@5b120000 {
   compatible = "cdns,usb3";
   reg = <0x5b130000 0x10000>,
         <0x5b140000 0x10000>,
         <0x5b120000 0x10000>;
   reg-names = "xhci", "dev", "otg";
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-parent = <&gic>;
   interrupts = <0 271 4>,
         <0 271 4>,
         <0 271 4>,
         <0 271 4>;
   interrupt-names = "host", "peripheral", "otg", "wakeup";
   phys = <&usb3_phy>;
   phy-names = "cdns3,usb3-phy";
   cdns,on-chip-buff-size = /bits/ 16 <18>;
   status = "disabled";
  };
 };

 usb3_phy: usb-phy@5b160000 {
  compatible = "nxp,salvo-phy";
  reg = <0x5b160000 0x40000>;
  clocks = <&usb3_lpcg 24>;
  clock-names = "salvo_phy_clk";
  power-domains = <&pd 263>;
  #phy-cells = <0>;
  status = "disabled";
 };


 sdhc0_lpcg: clock-controller@5b200000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b200000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 248 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  clock-indices = <0>, <16>,
    <20>;
  clock-output-names = "sdhc0_lpcg_per_clk",
         "sdhc0_lpcg_ipg_clk",
         "sdhc0_lpcg_ahb_clk";
  power-domains = <&pd 248>;
 };

 sdhc1_lpcg: clock-controller@5b210000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b210000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 249 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  clock-indices = <0>, <16>,
    <20>;
  clock-output-names = "sdhc1_lpcg_per_clk",
         "sdhc1_lpcg_ipg_clk",
         "sdhc1_lpcg_ahb_clk";
  power-domains = <&pd 249>;
 };

 sdhc2_lpcg: clock-controller@5b220000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b220000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 250 2>,
    <&conn_ipg_clk>, <&conn_axi_clk>;
  clock-indices = <0>, <16>,
    <20>;
  clock-output-names = "sdhc2_lpcg_per_clk",
         "sdhc2_lpcg_ipg_clk",
         "sdhc2_lpcg_ahb_clk";
  power-domains = <&pd 250>;
 };

 enet0_lpcg: clock-controller@5b230000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b230000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 251 2>,
    <&clk 251 2>,
    <&conn_axi_clk>,
    <&clk 251 24>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>;
  clock-indices = <0>, <4>,
    <8>, <12>,
    <16>, <20>;
  clock-output-names = "enet0_lpcg_timer_clk",
         "enet0_lpcg_txc_sampling_clk",
         "enet0_lpcg_ahb_clk",
         "enet0_lpcg_rgmii_txc_clk",
         "enet0_lpcg_ipg_clk",
         "enet0_lpcg_ipg_s_clk";
  power-domains = <&pd 251>;
 };

 enet1_lpcg: clock-controller@5b240000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b240000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 252 2>,
    <&clk 252 2>,
    <&conn_axi_clk>,
    <&clk 252 24>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>;
  clock-indices = <0>, <4>,
    <8>, <12>,
    <16>, <20>;
  clock-output-names = "enet1_lpcg_timer_clk",
         "enet1_lpcg_txc_sampling_clk",
         "enet1_lpcg_ahb_clk",
         "enet1_lpcg_rgmii_txc_clk",
         "enet1_lpcg_ipg_clk",
         "enet1_lpcg_ipg_s_clk";
  power-domains = <&pd 252>;
 };

 usb2_lpcg: clock-controller@5b270000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b270000 0x10000>;
  #clock-cells = <1>;
  clocks = <&conn_ahb_clk>, <&conn_ipg_clk>;
  clock-indices = <24>, <28>;
  clock-output-names = "usboh3_ahb_clk", "usboh3_phy_ipg_clk";
  power-domains = <&pd 261>;
 };

 usb3_lpcg: clock-controller@5b280000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5b280000 0x10000>;
  #clock-cells = <1>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>, <28>;
  clocks = <&clk 262 2>,
    <&clk 262 4>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>,
    <&conn_ipg_clk>,
    <&clk 262 1>;
  clock-output-names = "usb3_app_clk",
         "usb3_lpm_clk",
         "usb3_ipg_clk",
         "usb3_core_pclk",
         "usb3_phy_clk",
         "usb3_aclk";
  power-domains = <&pd 263>;
 };
};
# 315 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-ddr.dtsi" 1






ddr_subsys: bus@5c000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5c000000 0x0 0x5c000000 0x1000000>;

 ddr_pmu0: ddr-pmu@5c020000 {
  compatible = "fsl,imx8-ddr-pmu";
  reg = <0x5c020000 0x10000>;
  interrupts = <0 131 4>;
 };
};
# 316 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8-lpcg.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi" 2


lsio_subsys: bus@5d000000 {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x5d000000 0x0 0x5d000000 0x1000000>,
   <0x08000000 0x0 0x08000000 0x10000000>;

 lsio_mem_clk: clock-lsio-mem {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <200000000>;
  clock-output-names = "lsio_mem_clk";
 };

 lsio_bus_clk: clock-lsio-bus {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "lsio_bus_clk";
 };

 lsio_pwm0: pwm@5d000000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d000000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm0_lpcg 4>,
    <&pwm0_lpcg 1>;
  assigned-clocks = <&clk 191 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_pwm1: pwm@5d010000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d010000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm1_lpcg 4>,
    <&pwm1_lpcg 1>;
  assigned-clocks = <&clk 192 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_pwm2: pwm@5d020000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d020000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm2_lpcg 4>,
    <&pwm2_lpcg 1>;
  assigned-clocks = <&clk 193 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_pwm3: pwm@5d030000 {
  compatible = "fsl,imx27-pwm";
  reg = <0x5d030000 0x10000>;
  clock-names = "ipg", "per";
  clocks = <&pwm3_lpcg 4>,
    <&pwm3_lpcg 1>;
  assigned-clocks = <&clk 194 2>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 lsio_gpio0: gpio@5d080000 {
  reg = <0x5d080000 0x10000>;
  interrupts = <0 136 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 199>;
 };

 lsio_gpio1: gpio@5d090000 {
  reg = <0x5d090000 0x10000>;
  interrupts = <0 137 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 200>;
 };

 lsio_gpio2: gpio@5d0a0000 {
  reg = <0x5d0a0000 0x10000>;
  interrupts = <0 138 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 201>;
 };

 lsio_gpio3: gpio@5d0b0000 {
  reg = <0x5d0b0000 0x10000>;
  interrupts = <0 139 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 202>;
 };

 lsio_gpio4: gpio@5d0c0000 {
  reg = <0x5d0c0000 0x10000>;
  interrupts = <0 140 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 203>;
 };

 lsio_gpio5: gpio@5d0d0000 {
  reg = <0x5d0d0000 0x10000>;
  interrupts = <0 141 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 204>;
 };

 lsio_gpio6: gpio@5d0e0000 {
  reg = <0x5d0e0000 0x10000>;
  interrupts = <0 142 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 205>;
 };

 lsio_gpio7: gpio@5d0f0000 {
  reg = <0x5d0f0000 0x10000>;
  interrupts = <0 143 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd 206>;
 };

 flexspi0: spi@5d120000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "nxp,imx8qxp-fspi";
  reg = <0x5d120000 0x10000>, <0x08000000 0x10000000>;
  reg-names = "fspi_base", "fspi_mmap";
  interrupts = <0 92 4>;
  clocks = <&clk 237 2>,
    <&clk 237 2>;
  clock-names = "fspi_en", "fspi";
  power-domains = <&pd 237>;
  status = "disabled";
 };

 lsio_mu0: mailbox@5d1b0000 {
  reg = <0x5d1b0000 0x10000>;
  interrupts = <0 176 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu1: mailbox@5d1c0000 {
  reg = <0x5d1c0000 0x10000>;
  interrupts = <0 177 4>;
  #mbox-cells = <2>;
 };

 lsio_mu2: mailbox@5d1d0000 {
  reg = <0x5d1d0000 0x10000>;
  interrupts = <0 178 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu3: mailbox@5d1e0000 {
  reg = <0x5d1e0000 0x10000>;
  interrupts = <0 179 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu4: mailbox@5d1f0000 {
  reg = <0x5d1f0000 0x10000>;
  interrupts = <0 180 4>;
  #mbox-cells = <2>;
  status = "disabled";
 };

 lsio_mu5: mailbox@5d200000 {
  reg = <0x5d200000 0x10000>;
  interrupts = <0 184 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 218>;
  status = "disabled";
 };

 lsio_mu6: mailbox@5d210000 {
  reg = <0x5d210000 0x10000>;
  interrupts = <0 185 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 219>;
  status = "disabled";
 };

 lsio_mu13: mailbox@5d280000 {
  reg = <0x5d280000 0x10000>;
  interrupts = <0 192 4>;
  #mbox-cells = <2>;
  power-domains = <&pd 226>;
 };


 pwm0_lpcg: clock-controller@5d400000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d400000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 191 2>,
    <&clk 191 2>,
    <&clk 191 2>,
    <&lsio_bus_clk>,
    <&clk 191 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm0_lpcg_ipg_clk",
         "pwm0_lpcg_ipg_hf_clk",
         "pwm0_lpcg_ipg_s_clk",
         "pwm0_lpcg_ipg_slv_clk",
         "pwm0_lpcg_ipg_mstr_clk";
  power-domains = <&pd 191>;
 };

 pwm1_lpcg: clock-controller@5d410000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d410000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 192 2>,
    <&clk 192 2>,
    <&clk 192 2>,
    <&lsio_bus_clk>,
    <&clk 192 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm1_lpcg_ipg_clk",
         "pwm1_lpcg_ipg_hf_clk",
         "pwm1_lpcg_ipg_s_clk",
         "pwm1_lpcg_ipg_slv_clk",
         "pwm1_lpcg_ipg_mstr_clk";
  power-domains = <&pd 192>;
 };

 pwm2_lpcg: clock-controller@5d420000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d420000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 193 2>,
    <&clk 193 2>,
    <&clk 193 2>,
    <&lsio_bus_clk>,
    <&clk 193 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm2_lpcg_ipg_clk",
         "pwm2_lpcg_ipg_hf_clk",
         "pwm2_lpcg_ipg_s_clk",
         "pwm2_lpcg_ipg_slv_clk",
         "pwm2_lpcg_ipg_mstr_clk";
  power-domains = <&pd 193>;
 };

 pwm3_lpcg: clock-controller@5d430000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d430000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 194 2>,
    <&clk 194 2>,
    <&clk 194 2>,
    <&lsio_bus_clk>,
    <&clk 194 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm3_lpcg_ipg_clk",
         "pwm3_lpcg_ipg_hf_clk",
         "pwm3_lpcg_ipg_s_clk",
         "pwm3_lpcg_ipg_slv_clk",
         "pwm3_lpcg_ipg_mstr_clk";
  power-domains = <&pd 194>;
 };

 pwm4_lpcg: clock-controller@5d440000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d440000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 195 2>,
    <&clk 195 2>,
    <&clk 195 2>,
    <&lsio_bus_clk>,
    <&clk 195 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm4_lpcg_ipg_clk",
         "pwm4_lpcg_ipg_hf_clk",
         "pwm4_lpcg_ipg_s_clk",
         "pwm4_lpcg_ipg_slv_clk",
         "pwm4_lpcg_ipg_mstr_clk";
  power-domains = <&pd 195>;
 };

 pwm5_lpcg: clock-controller@5d450000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d450000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 196 2>,
    <&clk 196 2>,
    <&clk 196 2>,
    <&lsio_bus_clk>,
    <&clk 196 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm5_lpcg_ipg_clk",
         "pwm5_lpcg_ipg_hf_clk",
         "pwm5_lpcg_ipg_s_clk",
         "pwm5_lpcg_ipg_slv_clk",
         "pwm5_lpcg_ipg_mstr_clk";
  power-domains = <&pd 196>;
 };

 pwm6_lpcg: clock-controller@5d460000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d460000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 197 2>,
    <&clk 197 2>,
    <&clk 197 2>,
    <&lsio_bus_clk>,
    <&clk 197 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm6_lpcg_ipg_clk",
         "pwm6_lpcg_ipg_hf_clk",
         "pwm6_lpcg_ipg_s_clk",
         "pwm6_lpcg_ipg_slv_clk",
         "pwm6_lpcg_ipg_mstr_clk";
  power-domains = <&pd 197>;
 };

 pwm7_lpcg: clock-controller@5d470000 {
  compatible = "fsl,imx8qxp-lpcg";
  reg = <0x5d470000 0x10000>;
  #clock-cells = <1>;
  clocks = <&clk 198 2>,
    <&clk 198 2>,
    <&clk 198 2>,
    <&lsio_bus_clk>,
    <&clk 198 2>;
  clock-indices = <0>, <4>,
    <16>, <20>,
    <24>;
  clock-output-names = "pwm7_lpcg_ipg_clk",
         "pwm7_lpcg_ipg_hf_clk",
         "pwm7_lpcg_ipg_s_clk",
         "pwm7_lpcg_ipg_slv_clk",
         "pwm7_lpcg_ipg_mstr_clk";
  power-domains = <&pd 198>;
 };
};
# 317 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
};

# 1 "arch/arm64/boot/dts/freescale/imx8qxp-ss-img.dtsi" 1






&jpegdec {
 compatible = "nxp,imx8qxp-jpgdec";
};

&jpegenc {
 compatible = "nxp,imx8qxp-jpgenc";
};
# 320 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-ss-adma.dtsi" 1






&lpuart0 {
 compatible = "fsl,imx8qxp-lpuart";
};

&lpuart1 {
 compatible = "fsl,imx8qxp-lpuart";
};

&lpuart2 {
 compatible = "fsl,imx8qxp-lpuart";
};

&lpuart3 {
 compatible = "fsl,imx8qxp-lpuart";
};

&i2c0 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
};

&i2c1 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
};

&i2c2 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
};

&i2c3 {
 compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
};
# 321 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-ss-conn.dtsi" 1






&usdhc1 {
 compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
};

&usdhc2 {
 compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
};

&usdhc3 {
 compatible = "fsl,imx8qxp-usdhc", "fsl,imx7d-usdhc";
};

&fec1 {
 compatible = "fsl,imx8qxp-fec", "fsl,imx8qm-fec", "fsl,imx6sx-fec";
};

&fec2 {
 compatible = "fsl,imx8qxp-fec", "fsl,imx8qm-fec", "fsl,imx6sx-fec";
};
# 322 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8qxp-ss-lsio.dtsi" 1






&lsio_gpio0 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 1 56 12>,
        <&iomuxc 13 69 4>,
        <&iomuxc 19 75 4>,
        <&iomuxc 24 80 1>,
        <&iomuxc 25 82 7>;
};

&lsio_gpio1 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 89 9>,
        <&iomuxc 9 99 16>,
        <&iomuxc 25 116 7>;
};

&lsio_gpio2 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 123 1>,
        <&iomuxc 1 126 2>,
        <&iomuxc 3 129 1>;
};

&lsio_gpio3 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 146 4>,
        <&iomuxc 4 151 13>,
        <&iomuxc 17 165 8>;
};

&lsio_gpio4 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 0 3>,
        <&iomuxc 3 4 4>,
        <&iomuxc 7 9 6>,
        <&iomuxc 13 16 6>,
        <&iomuxc 19 23 2>,
        <&iomuxc 21 26 2>,
        <&iomuxc 23 30 6>,
        <&iomuxc 29 37 3>;
};

&lsio_gpio5 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
 gpio-ranges = <&iomuxc 0 40 3>,
        <&iomuxc 3 44 6>,
        <&iomuxc 9 51 3>;
};

&lsio_gpio6 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_gpio7 {
 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
};

&lsio_mu0 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu1 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu2 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu3 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu4 {
 compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu5 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu6 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};

&lsio_mu13 {
 compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
};
# 323 "arch/arm64/boot/dts/freescale/imx8qxp.dtsi" 2
# 7 "arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8x-colibri.dtsi" 1





/ {
 chosen {
  stdout-path = &lpuart3;
 };

 colibri_gpio_keys: gpio-keys {
  compatible = "gpio-keys";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpiokeys>;
  status = "disabled";

  key-wakeup {
   debounce-interval = <10>;
   gpios = <&lsio_gpio3 10 0>;
   label = "Wake-Up";
   linux,code = <143>;
   wakeup-source;
  };
 };

 reg_module_3v3: regulator-module-3v3 {
  compatible = "regulator-fixed";
  regulator-name = "+V3.3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };
};





&cpu_alert0 {
 hysteresis = <2000>;
 temperature = <90000>;
 type = "passive";
};

&cpu_crit0 {
 hysteresis = <2000>;
 temperature = <105000>;
 type = "critical";
};






&i2c0 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c0>, <&pinctrl_sgtl5000_usb_clk>;
 status = "okay";


 touchscreen@2c {
  compatible = "adi,ad7879-1";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ad7879_int>;
  reg = <0x2c>;
  interrupt-parent = <&lsio_gpio3>;
  interrupts = <5 2>;
  touchscreen-max-pressure = <4096>;
  adi,resistance-plate-x = <120>;
  adi,first-conversion-delay = /bits/ 8 <3>;
  adi,acquisition-time = /bits/ 8 <1>;
  adi,median-filter-size = /bits/ 8 <2>;
  adi,averaging = /bits/ 8 <1>;
  adi,conversion-interval = /bits/ 8 <255>;
  status = "disabled";
 };
};






&i2c1 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
};

&jpegdec {
 status = "okay";
};

&jpegenc {
 status = "okay";
};




&lpuart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart0>;
};


&lpuart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart2>;
};


&lpuart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart3>, <&pinctrl_lpuart3_ctrl>;
};


&fec1 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&pinctrl_fec1>;
 pinctrl-1 = <&pinctrl_fec1_sleep>;
 phy-mode = "rmii";
 phy-handle = <&ethphy0>;
 fsl,magic-packet;

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@2 {
   compatible = "ethernet-phy-ieee802.3-c22";
   max-speed = <100>;
   reg = <2>;
  };
 };
};


&lpspi2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpspi2>;
 cs-gpios = <&lsio_gpio1 0 1>;
};

&lsio_gpio0 {
 gpio-line-names = "",
     "SODIMM_70",
     "SODIMM_60",
     "SODIMM_58",
     "SODIMM_78",
     "SODIMM_72",
     "SODIMM_80",
     "SODIMM_46",
     "SODIMM_62",
     "SODIMM_48",
     "SODIMM_74",
     "SODIMM_50",
     "SODIMM_52",
     "SODIMM_54",
     "SODIMM_66",
     "SODIMM_64",
     "SODIMM_68",
     "",
     "",
     "SODIMM_82",
     "SODIMM_56",
     "SODIMM_28",
     "SODIMM_30",
     "",
     "SODIMM_61",
     "SODIMM_103",
     "",
     "",
     "",
     "SODIMM_25",
     "SODIMM_27",
     "SODIMM_100";
};

&lsio_gpio1 {
 gpio-line-names = "SODIMM_86",
     "SODIMM_92",
     "SODIMM_90",
     "SODIMM_88",
     "",
     "",
     "",
     "SODIMM_59",
     "",
     "SODIMM_6",
     "SODIMM_8",
     "",
     "",
     "SODIMM_2",
     "SODIMM_4",
     "SODIMM_34",
     "SODIMM_32",
     "SODIMM_63",
     "SODIMM_55",
     "SODIMM_33",
     "SODIMM_35",
     "SODIMM_36",
     "SODIMM_38",
     "SODIMM_21",
     "SODIMM_19",
     "SODIMM_140",
     "SODIMM_142",
     "SODIMM_196",
     "SODIMM_194",
     "SODIMM_186",
     "SODIMM_188",
     "SODIMM_138";
};

&lsio_gpio2 {
 gpio-line-names = "SODIMM_23",
     "",
     "",
     "SODIMM_144";
};

&lsio_gpio3 {
 gpio-line-names = "SODIMM_96",
     "SODIMM_75",
     "SODIMM_37",
     "SODIMM_29",
     "",
     "",
     "",
     "",
     "",
     "SODIMM_43",
     "SODIMM_45",
     "SODIMM_69",
     "SODIMM_71",
     "SODIMM_73",
     "SODIMM_77",
     "SODIMM_89",
     "SODIMM_93",
     "SODIMM_95",
     "SODIMM_99",
     "SODIMM_105",
     "SODIMM_107",
     "SODIMM_98",
     "SODIMM_102",
     "SODIMM_104",
     "SODIMM_106";
};

&lsio_gpio4 {
 gpio-line-names = "",
     "",
     "",
     "SODIMM_129",
     "SODIMM_133",
     "SODIMM_127",
     "SODIMM_131",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "SODIMM_44",
     "",
     "SODIMM_76",
     "SODIMM_31",
     "SODIMM_47",
     "SODIMM_190",
     "SODIMM_192",
     "SODIMM_49",
     "SODIMM_51",
     "SODIMM_53";
};

&lsio_gpio5 {
 gpio-line-names = "",
     "SODIMM_57",
     "SODIMM_65",
     "SODIMM_85",
     "",
     "",
     "",
     "",
     "SODIMM_135",
     "SODIMM_137",
     "UNUSABLE_SODIMM_180",
     "UNUSABLE_SODIMM_184";
};


&lsio_pwm0 {
 #pwm-cells = <3>;
 pinctrl-0 = <&pinctrl_pwm_b>;
 pinctrl-names = "default";
};


&lsio_pwm1 {
 #pwm-cells = <3>;
 pinctrl-0 = <&pinctrl_pwm_c>;
 pinctrl-names = "default";
};


&lsio_pwm2 {
 #pwm-cells = <3>;
 pinctrl-0 = <&pinctrl_pwm_d>;
 pinctrl-names = "default";
};
# 333 "arch/arm64/boot/dts/freescale/imx8x-colibri.dtsi"
&usdhc1 {
 bus-width = <8>;
 non-removable;
 no-sd;
 no-sdio;
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
 status = "okay";
};


&usdhc2 {
 bus-width = <4>;
 cd-gpios = <&lsio_gpio3 9 1>;
 vmmc-supply = <&reg_module_3v3>;
 pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_usdhc2_gpio_sleep>;
 disable-wp;
 no-1-8-v;
};







&iomuxc {

 pinctrl_ad7879_int: ad7879intgrp {
  fsl,pins = <152 4 0x21>;
 };


 pinctrl_adc0: adc0grp {
  fsl,pins = <100 0 0x60>,
      <99 0 0x60>,
      <104 0 0x60>,
      <103 0 0x60>;
 };






 pinctrl_atmel_adap: atmeladaptergrp {
  fsl,pins = <78 4 0x21>,
      <77 4 0x4000021>;
 };


 pinctrl_atmel_conn: atmelconnectorgrp {
  fsl,pins = <168 4 0x4000021>,
      <172 4 0x21>;
 };

 pinctrl_can_int: canintgrp {
  fsl,pins = <160 4 0x40>;
 };

 pinctrl_csi_ctl: csictlgrp {
  fsl,pins = <161 4 0x20>,
      <162 4 0x20>;
 };

 pinctrl_csi_mclk: csimclkgrp {
  fsl,pins = <147 0 0xC0000041>;
 };

 pinctrl_ext_io0: extio0grp {
  fsl,pins = <49 4 0x06000040>;
 };


 pinctrl_fec1: fec1grp {
  fsl,pins = <53 0 0x06000020>,
      <52 0 0x06000020>,
      <38 0 0x61>,
      <37 1 0x06000061>,
      <39 0 0x61>,
      <40 0 0x61>,
      <45 0 0x61>,
      <46 0 0x61>,
      <47 0 0x61>,
      <48 1 0x61>;
 };

 pinctrl_fec1_sleep: fec1slpgrp {
  fsl,pins = <53 4 0x06000041>,
      <52 4 0x06000041>,
      <38 4 0x41>,
      <37 4 0x41>,
      <39 4 0x41>,
      <40 4 0x41>,
      <45 4 0x41>,
      <46 4 0x41>,
      <47 4 0x41>,
      <48 4 0x41>;
 };


 pinctrl_flexcan1: flexcan0grp {
  fsl,pins = <106 0 0x21>,
      <105 0 0x21>;
 };


 pinctrl_flexcan2: flexcan1grp {
  fsl,pins = <108 0 0x21>,
      <107 0 0x21>;
 };


 pinctrl_flexcan3: flexcan2grp {
  fsl,pins = <110 0 0x21>,
      <109 0 0x21>;
 };


 pinctrl_gpio_bl_on: gpioblongrp {
  fsl,pins = <159 4 0x60>;
 };


 pinctrl_gpio_hpd: gpiohpdgrp {
  fsl,pins = <122 4 0x20>;
 };

 pinctrl_gpiokeys: gpiokeysgrp {
  fsl,pins = <157 4 0x06700041>;
 };

 pinctrl_hog0: hog0grp {
  fsl,pins = <143 0 0x61>,
      <158 4 0x20>,
      <83 4 0x20>,
      <138 0 0x61>,
      <44 4 0x06000020>,
      <142 0 0x61>,
      <165 4 0x20>,
      <84 4 0x20>,
      <139 0 0x61>,
      <166 4 0x20>,
      <85 4 0x20>,
      <136 0 0x61>,
      <82 4 0x20>,
      <137 0 0x61>,
      <167 4 0x20>,
      <6 4 0x20>,
      <7 4 0x20>,
      <5 4 0x20>,
      <146 4 0x20>,
      <169 4 0x20>,
      <88 4 0x20>,
      <170 4 0x20>,
      <171 4 0x20>;
 };

 pinctrl_hog1: hog1grp {
  fsl,pins = <163 4 0x20>;
 };

 pinctrl_hog2: hog2grp {
  fsl,pins = <147 4 0x20>;
 };





 pinctrl_hog_scfw: hogscfwgrp {
  fsl,pins = <129 4 0x20>;
 };


 pinctrl_i2c0: i2c0grp {
  fsl,pins = <155 1 0x06000021>,
      <154 1 0x06000021>;
 };


 pinctrl_i2c0_mipi_lvds0: i2c0mipilvds0grp {
  fsl,pins = <116 0 0xc6000020>,
      <117 0 0xc6000020>;
 };


 pinctrl_i2c0_mipi_lvds1: i2c0mipilvds1grp {
  fsl,pins = <120 0 0xc6000020>,
      <121 0 0xc6000020>;
 };


 pinctrl_i2c1: i2c1grp {
  fsl,pins = <118 1 0x06000021>,
      <119 1 0x06000021>;
 };


 pinctrl_lcdif: lcdifgrp {
  fsl,pins = <76 2 0x60>,
      <72 2 0x60>,
      <75 2 0x60>,
      <74 2 0x40>,
      <23 4 0x40>,
      <55 2 0x60>,
      <26 4 0x60>,
      <56 2 0x60>,
      <57 2 0x60>,
      <58 2 0x60>,
      <59 2 0x60>,
      <60 2 0x60>,
      <61 2 0x60>,
      <62 2 0x60>,
      <63 2 0x60>,
      <64 2 0x60>,
      <65 2 0x60>,
      <66 2 0x60>,
      <67 2 0x60>,
      <69 2 0x60>,
      <70 2 0x60>,
      <71 2 0x60>,
      <73 4 0x60>,
      <41 4 0x60>,
      <80 2 0x60>;
 };


 pinctrl_lpspi2: lpspi2grp {
  fsl,pins = <89 4 0x21>,
      <90 0 0x06000040>,
      <91 0 0x06000040>,
      <92 0 0x06000040>;
 };

 pinctrl_lpspi2_cs2: lpspi2cs2grp {
  fsl,pins = <42 4 0x21>;
 };


 pinctrl_lpuart0: lpuart0grp {
  fsl,pins = <111 0 0x06000020>,
      <112 0 0x06000020>,
      <105 2 0x06000020>,
      <106 2 0x06000020>;
 };


 pinctrl_lpuart2: lpuart2grp {
  fsl,pins = <114 0 0x06000020>,
      <113 0 0x06000020>;
 };


 pinctrl_lpuart3: lpuart3grp {
  fsl,pins = <109 2 0x06000020>,
      <110 2 0x06000020>;
 };


 pinctrl_lpuart3_ctrl: lpuart3ctrlgrp {
  fsl,pins = <123 4 0x20>,
      <86 4 0x20>,
      <87 4 0x20>,
      <149 4 0x20>,
      <27 4 0x20>,
      <148 4 0x20>;
 };


 pinctrl_pcieb: pciebgrp {
  fsl,pins = <1 4 0x04000061>,
      <2 4 0x04000061>,
      <0 4 0x60>;
 };


 pinctrl_pwm_a: pwmagrp {

  fsl,pins = <141 0 0x61>,
      <96 3 0x60>;
 };


 pinctrl_pwm_b: pwmbgrp {
  fsl,pins = <77 1 0x60>;
 };


 pinctrl_pwm_c: pwmcgrp {
  fsl,pins = <78 1 0x60>;
 };


 pinctrl_pwm_d: pwmdgrp {

  fsl,pins = <140 0 0x61>,
      <79 1 0x60>;
 };


 pinctrl_sai0: sai0grp {
  fsl,pins = <94 1 0x06000040>,
      <97 1 0x06000040>,
      <93 1 0x06000040>,
      <95 1 0x06000040>;
 };


 pinctrl_sgtl5000: sgtl5000grp {
  fsl,pins = <153 4 0x41>;
 };


 pinctrl_sgtl5000_usb_clk: sgtl5000usbclkgrp {
  fsl,pins = <101 3 0x21>;
 };


 pinctrl_usb3503a: usb3503agrp {
  fsl,pins = <151 4 0x61>;
 };


 pinctrl_usbc_det: usbcdetgrp {
  fsl,pins = <51 4 0x06000040>;
 };


 pinctrl_usbh1_reg: usbh1reggrp {
  fsl,pins = <4 4 0x06000040>;
 };


 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <9 0 0x06000041>,
      <10 0 0x21>,
      <11 0 0x21>,
      <12 0 0x21>,
      <13 0 0x21>,
      <14 0 0x21>,
      <16 0 0x21>,
      <17 0 0x21>,
      <18 0 0x21>,
      <19 0 0x21>,
      <20 0 0x41>,
      <21 0 0x21>;
 };

 pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
  fsl,pins = <9 0 0x06000041>,
      <10 0 0x21>,
      <11 0 0x21>,
      <12 0 0x21>,
      <13 0 0x21>,
      <14 0 0x21>,
      <16 0 0x21>,
      <17 0 0x21>,
      <18 0 0x21>,
      <19 0 0x21>,
      <20 0 0x41>,
      <21 0 0x21>;
 };

 pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
  fsl,pins = <9 0 0x06000041>,
      <10 0 0x21>,
      <11 0 0x21>,
      <12 0 0x21>,
      <13 0 0x21>,
      <14 0 0x21>,
      <16 0 0x21>,
      <17 0 0x21>,
      <18 0 0x21>,
      <19 0 0x21>,
      <20 0 0x41>,
      <21 0 0x21>;
 };


 pinctrl_usdhc2_gpio: usdhc2gpiogrp {
  fsl,pins = <156 4 0x06000021>;
 };

 pinctrl_usdhc2_gpio_sleep: usdhc2gpioslpgrp {
  fsl,pins = <156 4 0x60>;
 };


 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <30 0 0x06000041>,
      <31 0 0x21>,
      <32 0 0x21>,
      <33 0 0x21>,
      <34 0 0x21>,
      <35 0 0x21>,
      <24 0 0x21>;
 };

 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
  fsl,pins = <30 0 0x06000041>,
      <31 0 0x21>,
      <32 0 0x21>,
      <33 0 0x21>,
      <34 0 0x21>,
      <35 0 0x21>,
      <24 0 0x21>;
 };

 pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
  fsl,pins = <30 0 0x06000041>,
      <31 0 0x21>,
      <32 0 0x21>,
      <33 0 0x21>,
      <34 0 0x21>,
      <35 0 0x21>,
      <24 0 0x21>;
 };

 pinctrl_usdhc2_sleep: usdhc2slpgrp {
  fsl,pins = <30 4 0x60>,
      <31 4 0x60>,
      <32 4 0x60>,
      <33 4 0x60>,
      <34 4 0x60>,
      <35 4 0x60>,
      <24 0 0x21>;
 };

 pinctrl_wifi: wifigrp {
  fsl,pins = <135 3 0x20>;
 };
};



/delete-node/ &adc1;
/delete-node/ &adc1_lpcg;
/delete-node/ &dsp;
/delete-node/ &dsp_lpcg;
# 8 "arch/arm64/boot/dts/freescale/imx8qxp-colibri.dtsi" 2

/ {
 model = "Toradex Colibri iMX8QXP Module";
 compatible = "toradex,colibri-imx8x", "fsl,imx8qxp";
};
# 9 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-iris-v2.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8x-colibri-iris-v2.dtsi" 1





# 1 "arch/arm64/boot/dts/freescale/imx8x-colibri-iris.dtsi" 1





/ {
 aliases {
  rtc0 = &rtc_i2c;
  rtc1 = &rtc;
 };

 reg_3v3: regulator-3v3 {
  compatible = "regulator-fixed";
  regulator-max-microvolt = <3300000>;
  regulator-min-microvolt = <3300000>;
  regulator-name = "3.3V";
 };
};

&colibri_gpio_keys {
 status = "okay";
};


&fec1 {
 status = "okay";
};


&i2c1 {
 status = "okay";


 rtc_i2c: rtc@68 {
  compatible = "st,m41t0";
  reg = <0x68>;
 };
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_gpio_iris>;

 pinctrl_gpio_iris: gpioirisgrp {
  fsl,pins = <169 4 0x20>,
      <5 4 0x20>,
      <82 4 0x20>,
      <85 4 0x20>,
      <84 4 0x20>,
      <44 4 0x06000020>,
      <83 4 0x20>;
 };

 pinctrl_uart1_forceoff: uart1forceoffgrp {
  fsl,pins = <161 4 0x20>;
 };

 pinctrl_uart23_forceoff: uart23forceoffgrp {
  fsl,pins = <123 4 0x20>;
 };
};


&lpspi2 {
 status = "okay";
};


&lpuart0 {
 status = "okay";
};


&lpuart2 {
 status = "okay";
};


&lpuart3 {
 status= "okay";
};

&lsio_gpio3 {





 lvds-tx-on-hog {
  gpio-hog;
  gpios = <18 0>;
  output-high;
 };
};


&lsio_pwm0 {
 status = "okay";
};


&lsio_pwm1 {
 status = "okay";
};


&lsio_pwm2 {
 status = "okay";
};


&usdhc2 {
 status = "okay";
};
# 7 "arch/arm64/boot/dts/freescale/imx8x-colibri-iris-v2.dtsi" 2

/ {
 reg_3v3_vmmc: regulator-3v3-vmmc {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_enable_3v3_vmmc>;
  enable-active-high;
  gpio = <&lsio_gpio0 31 0>;
  regulator-max-microvolt = <3300000>;
  regulator-min-microvolt = <3300000>;
  regulator-name = "3v3_vmmc";
  startup-delay-us = <100>;
 };
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lvds_converter &pinctrl_gpio_iris>;

 pinctrl_enable_3v3_vmmc: enable_3v3_vmmc {
  fsl,pins = <88 4 0x20>;
 };

 pinctrl_lvds_converter: lcd-lvds {
  fsl,pins = <108 4 0x20>,

      <107 4 0x20>,
      <165 4 0x20>,
      <166 4 0x20>;
 };
};


&usdhc2 {
 cap-power-off-card;
 /delete-property/ no-1-8-v;
 vmmc-supply = <&reg_3v3_vmmc>;
 status = "okay";
};
# 10 "arch/arm64/boot/dts/freescale/imx8qxp-colibri-iris-v2.dts" 2

/ {
 model = "Toradex Colibri iMX8QXP on Colibri Iris V2 Board";
 compatible = "toradex,colibri-imx8x-iris-v2",
       "toradex,colibri-imx8x",
       "fsl,imx8qxp";
};
