/*
 * Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40, 2019-05-24)
 * 
 * On Sat Jun 24 13:51:19 CST 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkTests.h"


/* String declarations */
static std::string const __str_literal_3(" but expected ", 14u);
static std::string const __str_literal_1("correct!", 8u);
static std::string const __str_literal_2("result is ", 10u);


/* Constructor */
MOD_mkTests::MOD_mkTests(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_answerFifo(simHdl, "answerFifo", this, 32u, 6u, 1u, 0u),
    INST_rsp_entry(simHdl, "rsp_entry", this, 38u, 2u, 1u, 0u),
    INST_rsp_stage1_1bit(simHdl, "rsp_stage1_1bit", this, 38u, 2u, 1u, 0u),
    INST_rsp_stage2_2bits(simHdl, "rsp_stage2_2bits", this, 38u, 2u, 1u, 0u),
    INST_rsp_stage3_4bits(simHdl, "rsp_stage3_4bits", this, 38u, 2u, 1u, 0u),
    INST_rsp_stage4_8bits(simHdl, "rsp_stage4_8bits", this, 38u, 2u, 1u, 0u),
    INST_rsp_stage5_16bits(simHdl, "rsp_stage5_16bits", this, 38u, 2u, 1u, 0u),
    INST_tbCounter(simHdl, "tbCounter", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 29u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTests::init_symbols_0()
{
  init_symbol(&symbols[0u], "answerFifo", SYM_MODULE, &INST_answerFifo);
  init_symbol(&symbols[1u], "CAN_FIRE_RL_rsp_rule1", SYM_DEF, &DEF_CAN_FIRE_RL_rsp_rule1, 1u);
  init_symbol(&symbols[2u], "CAN_FIRE_RL_rsp_rule2", SYM_DEF, &DEF_CAN_FIRE_RL_rsp_rule2, 1u);
  init_symbol(&symbols[3u], "CAN_FIRE_RL_rsp_rule3", SYM_DEF, &DEF_CAN_FIRE_RL_rsp_rule3, 1u);
  init_symbol(&symbols[4u], "CAN_FIRE_RL_rsp_rule4", SYM_DEF, &DEF_CAN_FIRE_RL_rsp_rule4, 1u);
  init_symbol(&symbols[5u], "CAN_FIRE_RL_rsp_rule5", SYM_DEF, &DEF_CAN_FIRE_RL_rsp_rule5, 1u);
  init_symbol(&symbols[6u], "CAN_FIRE_RL_run", SYM_DEF, &DEF_CAN_FIRE_RL_run, 1u);
  init_symbol(&symbols[7u], "CAN_FIRE_RL_test", SYM_DEF, &DEF_CAN_FIRE_RL_test, 1u);
  init_symbol(&symbols[8u], "RL_rsp_rule1", SYM_RULE);
  init_symbol(&symbols[9u], "RL_rsp_rule2", SYM_RULE);
  init_symbol(&symbols[10u], "RL_rsp_rule3", SYM_RULE);
  init_symbol(&symbols[11u], "RL_rsp_rule4", SYM_RULE);
  init_symbol(&symbols[12u], "RL_rsp_rule5", SYM_RULE);
  init_symbol(&symbols[13u], "RL_run", SYM_RULE);
  init_symbol(&symbols[14u], "RL_test", SYM_RULE);
  init_symbol(&symbols[15u], "rsp_entry", SYM_MODULE, &INST_rsp_entry);
  init_symbol(&symbols[16u], "rsp_stage1_1bit", SYM_MODULE, &INST_rsp_stage1_1bit);
  init_symbol(&symbols[17u], "rsp_stage2_2bits", SYM_MODULE, &INST_rsp_stage2_2bits);
  init_symbol(&symbols[18u], "rsp_stage3_4bits", SYM_MODULE, &INST_rsp_stage3_4bits);
  init_symbol(&symbols[19u], "rsp_stage4_8bits", SYM_MODULE, &INST_rsp_stage4_8bits);
  init_symbol(&symbols[20u], "rsp_stage5_16bits", SYM_MODULE, &INST_rsp_stage5_16bits);
  init_symbol(&symbols[21u], "tbCounter", SYM_MODULE, &INST_tbCounter);
  init_symbol(&symbols[22u], "WILL_FIRE_RL_rsp_rule1", SYM_DEF, &DEF_WILL_FIRE_RL_rsp_rule1, 1u);
  init_symbol(&symbols[23u], "WILL_FIRE_RL_rsp_rule2", SYM_DEF, &DEF_WILL_FIRE_RL_rsp_rule2, 1u);
  init_symbol(&symbols[24u], "WILL_FIRE_RL_rsp_rule3", SYM_DEF, &DEF_WILL_FIRE_RL_rsp_rule3, 1u);
  init_symbol(&symbols[25u], "WILL_FIRE_RL_rsp_rule4", SYM_DEF, &DEF_WILL_FIRE_RL_rsp_rule4, 1u);
  init_symbol(&symbols[26u], "WILL_FIRE_RL_rsp_rule5", SYM_DEF, &DEF_WILL_FIRE_RL_rsp_rule5, 1u);
  init_symbol(&symbols[27u], "WILL_FIRE_RL_run", SYM_DEF, &DEF_WILL_FIRE_RL_run, 1u);
  init_symbol(&symbols[28u], "WILL_FIRE_RL_test", SYM_DEF, &DEF_WILL_FIRE_RL_test, 1u);
}


/* Rule actions */

void MOD_mkTests::RL_rsp_rule1()
{
  tUInt32 DEF_result__h593;
  tUInt64 DEF_x__h609;
  tUInt8 DEF_INV_rsp_entry_first_BIT_32___d8;
  tUInt8 DEF_a__h1273;
  tUInt8 DEF_a__h1405;
  tUInt8 DEF_a__h1481;
  tUInt8 DEF_a__h1557;
  tUInt8 DEF_a__h1633;
  tUInt8 DEF_a__h1709;
  tUInt8 DEF_a__h1785;
  tUInt8 DEF_a__h1861;
  tUInt8 DEF_a__h1937;
  tUInt8 DEF_a__h2013;
  tUInt8 DEF_a__h2089;
  tUInt8 DEF_a__h2165;
  tUInt8 DEF_a__h2241;
  tUInt8 DEF_a__h2317;
  tUInt8 DEF_a__h2393;
  tUInt8 DEF_a__h2469;
  tUInt8 DEF_a__h2545;
  tUInt8 DEF_a__h2621;
  tUInt8 DEF_a__h2697;
  tUInt8 DEF_a__h2773;
  tUInt8 DEF_a__h2849;
  tUInt8 DEF_a__h2925;
  tUInt8 DEF_a__h3001;
  tUInt8 DEF_a__h3077;
  tUInt8 DEF_a__h3153;
  tUInt8 DEF_a__h3229;
  tUInt8 DEF_a__h3305;
  tUInt8 DEF_a__h3381;
  tUInt8 DEF_a__h3457;
  tUInt8 DEF_a__h3533;
  tUInt8 DEF_a__h3609;
  tUInt8 DEF_a__h3685;
  tUInt8 DEF_sel__h685;
  tUInt8 DEF_b__h3686;
  tUInt64 DEF_rsp_entry_first____d4;
  DEF_rsp_entry_first____d4 = INST_rsp_entry.METH_first();
  DEF_b__h3686 = (tUInt8)(DEF_rsp_entry_first____d4 >> 37u);
  DEF_sel__h685 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 32u));
  DEF_a__h3685 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 31u));
  DEF_a__h3609 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 30u));
  DEF_a__h3533 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 29u));
  DEF_a__h3457 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 28u));
  DEF_a__h3381 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 27u));
  DEF_a__h3305 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 26u));
  DEF_a__h3229 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 25u));
  DEF_a__h3153 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 24u));
  DEF_a__h3001 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 22u));
  DEF_a__h3077 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 23u));
  DEF_a__h2925 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 21u));
  DEF_a__h2849 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 20u));
  DEF_a__h2773 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 19u));
  DEF_a__h2697 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 18u));
  DEF_a__h2621 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 17u));
  DEF_a__h2545 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 16u));
  DEF_a__h2469 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 15u));
  DEF_a__h2393 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 14u));
  DEF_a__h2317 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 13u));
  DEF_a__h2241 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 12u));
  DEF_a__h2165 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 11u));
  DEF_a__h2089 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 10u));
  DEF_a__h2013 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 9u));
  DEF_a__h1937 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 8u));
  DEF_a__h1861 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 7u));
  DEF_a__h1785 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 6u));
  DEF_a__h1709 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 5u));
  DEF_a__h1633 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 4u));
  DEF_a__h1481 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 2u));
  DEF_a__h1557 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 3u));
  DEF_a__h1405 = (tUInt8)((tUInt8)1u & (DEF_rsp_entry_first____d4 >> 1u));
  DEF_a__h1273 = (tUInt8)((tUInt8)1u & DEF_rsp_entry_first____d4);
  DEF_INV_rsp_entry_first_BIT_32___d8 = (tUInt8)1u & ~DEF_sel__h685;
  DEF_result__h593 = (((((((((((((((((((((((((((((((((tUInt32)((DEF_a__h3685 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_b__h3686 & DEF_sel__h685))) << 31u) | (((tUInt32)((DEF_a__h3609 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3685 & DEF_sel__h685))) << 30u)) | (((tUInt32)((DEF_a__h3533 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3609 & DEF_sel__h685))) << 29u)) | (((tUInt32)((DEF_a__h3457 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3533 & DEF_sel__h685))) << 28u)) | (((tUInt32)((DEF_a__h3381 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3457 & DEF_sel__h685))) << 27u)) | (((tUInt32)((DEF_a__h3305 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3381 & DEF_sel__h685))) << 26u)) | (((tUInt32)((DEF_a__h3229 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3305 & DEF_sel__h685))) << 25u)) | (((tUInt32)((DEF_a__h3153 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3229 & DEF_sel__h685))) << 24u)) | (((tUInt32)((DEF_a__h3077 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3153 & DEF_sel__h685))) << 23u)) | (((tUInt32)((DEF_a__h3001 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3077 & DEF_sel__h685))) << 22u)) | (((tUInt32)((DEF_a__h2925 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h3001 & DEF_sel__h685))) << 21u)) | (((tUInt32)((DEF_a__h2849 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2925 & DEF_sel__h685))) << 20u)) | (((tUInt32)((DEF_a__h2773 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2849 & DEF_sel__h685))) << 19u)) | (((tUInt32)((DEF_a__h2697 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2773 & DEF_sel__h685))) << 18u)) | (((tUInt32)((DEF_a__h2621 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2697 & DEF_sel__h685))) << 17u)) | (((tUInt32)((DEF_a__h2545 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2621 & DEF_sel__h685))) << 16u)) | (((tUInt32)((DEF_a__h2469 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2545 & DEF_sel__h685))) << 15u)) | (((tUInt32)((DEF_a__h2393 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2469 & DEF_sel__h685))) << 14u)) | (((tUInt32)((DEF_a__h2317 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2393 & DEF_sel__h685))) << 13u)) | (((tUInt32)((DEF_a__h2241 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2317 & DEF_sel__h685))) << 12u)) | (((tUInt32)((DEF_a__h2165 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2241 & DEF_sel__h685))) << 11u)) | (((tUInt32)((DEF_a__h2089 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2165 & DEF_sel__h685))) << 10u)) | (((tUInt32)((DEF_a__h2013 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2089 & DEF_sel__h685))) << 9u)) | (((tUInt32)((DEF_a__h1937 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h2013 & DEF_sel__h685))) << 8u)) | (((tUInt32)((DEF_a__h1861 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h1937 & DEF_sel__h685))) << 7u)) | (((tUInt32)((DEF_a__h1785 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h1861 & DEF_sel__h685))) << 6u)) | (((tUInt32)((DEF_a__h1709 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h1785 & DEF_sel__h685))) << 5u)) | (((tUInt32)((DEF_a__h1633 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h1709 & DEF_sel__h685))) << 4u)) | (((tUInt32)((DEF_a__h1557 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h1633 & DEF_sel__h685))) << 3u)) | (((tUInt32)((DEF_a__h1481 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h1557 & DEF_sel__h685))) << 2u)) | (((tUInt32)((DEF_a__h1405 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h1481 & DEF_sel__h685))) << 1u)) | (tUInt32)((tUInt8)((tUInt8)1u & ((DEF_a__h1273 & DEF_INV_rsp_entry_first_BIT_32___d8) | (DEF_a__h1405 & DEF_sel__h685) ? 1u : 0u)));
  DEF_x__h609 = 274877906943llu & ((((tUInt64)((tUInt8)(DEF_rsp_entry_first____d4 >> 32u))) << 32u) | (tUInt64)(DEF_result__h593));
  INST_rsp_stage1_1bit.METH_enq(DEF_x__h609);
  INST_rsp_entry.METH_deq();
}

void MOD_mkTests::RL_rsp_rule2()
{
  tUInt32 DEF_result__h3776;
  tUInt64 DEF_x__h3789;
  tUInt8 DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163;
  tUInt8 DEF_b__h6863;
  tUInt8 DEF_a__h4434;
  tUInt8 DEF_a__h4658;
  tUInt8 DEF_a__h4734;
  tUInt8 DEF_a__h4810;
  tUInt8 DEF_a__h4886;
  tUInt8 DEF_a__h4962;
  tUInt8 DEF_a__h5038;
  tUInt8 DEF_a__h5114;
  tUInt8 DEF_a__h5190;
  tUInt8 DEF_a__h5266;
  tUInt8 DEF_a__h5342;
  tUInt8 DEF_a__h5418;
  tUInt8 DEF_a__h5494;
  tUInt8 DEF_a__h5570;
  tUInt8 DEF_a__h5646;
  tUInt8 DEF_a__h5722;
  tUInt8 DEF_a__h5798;
  tUInt8 DEF_a__h5874;
  tUInt8 DEF_a__h5950;
  tUInt8 DEF_a__h6026;
  tUInt8 DEF_a__h6102;
  tUInt8 DEF_a__h6178;
  tUInt8 DEF_a__h6254;
  tUInt8 DEF_a__h6330;
  tUInt8 DEF_a__h6406;
  tUInt8 DEF_a__h6482;
  tUInt8 DEF_a__h6558;
  tUInt8 DEF_a__h6634;
  tUInt8 DEF_a__h6710;
  tUInt8 DEF_a__h6786;
  tUInt8 DEF_a__h6862;
  tUInt8 DEF_a__h6938;
  tUInt8 DEF_sel__h3846;
  tUInt8 DEF_b__h6939;
  tUInt64 DEF_rsp_stage1_1bit_first____d159;
  DEF_rsp_stage1_1bit_first____d159 = INST_rsp_stage1_1bit.METH_first();
  DEF_b__h6939 = (tUInt8)(DEF_rsp_stage1_1bit_first____d159 >> 37u);
  DEF_sel__h3846 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 33u));
  DEF_a__h6938 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 31u));
  DEF_a__h6786 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 29u));
  DEF_a__h6862 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 30u));
  DEF_a__h6710 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 28u));
  DEF_a__h6634 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 27u));
  DEF_a__h6558 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 26u));
  DEF_a__h6482 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 25u));
  DEF_a__h6406 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 24u));
  DEF_a__h6330 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 23u));
  DEF_a__h6178 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 21u));
  DEF_a__h6254 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 22u));
  DEF_a__h6102 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 20u));
  DEF_a__h6026 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 19u));
  DEF_a__h5950 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 18u));
  DEF_a__h5874 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 17u));
  DEF_a__h5798 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 16u));
  DEF_a__h5722 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 15u));
  DEF_a__h5646 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 14u));
  DEF_a__h5570 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 13u));
  DEF_a__h5494 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 12u));
  DEF_a__h5418 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 11u));
  DEF_a__h5342 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 10u));
  DEF_a__h5266 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 9u));
  DEF_a__h5190 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 8u));
  DEF_a__h5114 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 7u));
  DEF_a__h5038 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 6u));
  DEF_a__h4962 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 5u));
  DEF_a__h4886 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 4u));
  DEF_a__h4810 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 3u));
  DEF_a__h4658 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 1u));
  DEF_a__h4734 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage1_1bit_first____d159 >> 2u));
  DEF_a__h4434 = (tUInt8)((tUInt8)1u & DEF_rsp_stage1_1bit_first____d159);
  DEF_b__h6863 = (tUInt8)((tUInt8)1u & (DEF_b__h6939 ? (tUInt8)1u : (tUInt8)0u));
  DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163 = (tUInt8)1u & ~DEF_sel__h3846;
  DEF_result__h3776 = (((((((((((((((((((((((((((((((((tUInt32)((DEF_a__h6938 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_b__h6939 & DEF_sel__h3846))) << 31u) | (((tUInt32)((DEF_a__h6862 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_b__h6863 & DEF_sel__h3846))) << 30u)) | (((tUInt32)((DEF_a__h6786 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6938 & DEF_sel__h3846))) << 29u)) | (((tUInt32)((DEF_a__h6710 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6862 & DEF_sel__h3846))) << 28u)) | (((tUInt32)((DEF_a__h6634 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6786 & DEF_sel__h3846))) << 27u)) | (((tUInt32)((DEF_a__h6558 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6710 & DEF_sel__h3846))) << 26u)) | (((tUInt32)((DEF_a__h6482 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6634 & DEF_sel__h3846))) << 25u)) | (((tUInt32)((DEF_a__h6406 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6558 & DEF_sel__h3846))) << 24u)) | (((tUInt32)((DEF_a__h6330 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6482 & DEF_sel__h3846))) << 23u)) | (((tUInt32)((DEF_a__h6254 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6406 & DEF_sel__h3846))) << 22u)) | (((tUInt32)((DEF_a__h6178 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6330 & DEF_sel__h3846))) << 21u)) | (((tUInt32)((DEF_a__h6102 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6254 & DEF_sel__h3846))) << 20u)) | (((tUInt32)((DEF_a__h6026 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6178 & DEF_sel__h3846))) << 19u)) | (((tUInt32)((DEF_a__h5950 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6102 & DEF_sel__h3846))) << 18u)) | (((tUInt32)((DEF_a__h5874 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h6026 & DEF_sel__h3846))) << 17u)) | (((tUInt32)((DEF_a__h5798 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5950 & DEF_sel__h3846))) << 16u)) | (((tUInt32)((DEF_a__h5722 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5874 & DEF_sel__h3846))) << 15u)) | (((tUInt32)((DEF_a__h5646 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5798 & DEF_sel__h3846))) << 14u)) | (((tUInt32)((DEF_a__h5570 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5722 & DEF_sel__h3846))) << 13u)) | (((tUInt32)((DEF_a__h5494 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5646 & DEF_sel__h3846))) << 12u)) | (((tUInt32)((DEF_a__h5418 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5570 & DEF_sel__h3846))) << 11u)) | (((tUInt32)((DEF_a__h5342 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5494 & DEF_sel__h3846))) << 10u)) | (((tUInt32)((DEF_a__h5266 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5418 & DEF_sel__h3846))) << 9u)) | (((tUInt32)((DEF_a__h5190 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5342 & DEF_sel__h3846))) << 8u)) | (((tUInt32)((DEF_a__h5114 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5266 & DEF_sel__h3846))) << 7u)) | (((tUInt32)((DEF_a__h5038 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5190 & DEF_sel__h3846))) << 6u)) | (((tUInt32)((DEF_a__h4962 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5114 & DEF_sel__h3846))) << 5u)) | (((tUInt32)((DEF_a__h4886 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h5038 & DEF_sel__h3846))) << 4u)) | (((tUInt32)((DEF_a__h4810 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h4962 & DEF_sel__h3846))) << 3u)) | (((tUInt32)((DEF_a__h4734 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h4886 & DEF_sel__h3846))) << 2u)) | (((tUInt32)((DEF_a__h4658 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h4810 & DEF_sel__h3846))) << 1u)) | (tUInt32)((tUInt8)((tUInt8)1u & ((DEF_a__h4434 & DEF_INV_rsp_stage1_1bit_first__59_BIT_33_62___d163) | (DEF_a__h4734 & DEF_sel__h3846) ? 1u : 0u)));
  DEF_x__h3789 = 274877906943llu & ((((tUInt64)((tUInt8)(DEF_rsp_stage1_1bit_first____d159 >> 32u))) << 32u) | (tUInt64)(DEF_result__h3776));
  INST_rsp_stage2_2bits.METH_enq(DEF_x__h3789);
  INST_rsp_stage1_1bit.METH_deq();
}

void MOD_mkTests::RL_rsp_rule3()
{
  tUInt32 DEF_result__h7029;
  tUInt64 DEF_x__h7042;
  tUInt8 DEF_rsp_stage2_2bits_first__16_BIT_37_22_AND_rsp_s_ETC___d323;
  tUInt8 DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320;
  tUInt8 DEF_b__h10054;
  tUInt8 DEF_a__h7687;
  tUInt8 DEF_a__h8001;
  tUInt8 DEF_a__h8077;
  tUInt8 DEF_a__h8153;
  tUInt8 DEF_a__h8229;
  tUInt8 DEF_a__h8305;
  tUInt8 DEF_a__h8381;
  tUInt8 DEF_a__h8457;
  tUInt8 DEF_a__h8533;
  tUInt8 DEF_a__h8609;
  tUInt8 DEF_a__h8685;
  tUInt8 DEF_a__h8761;
  tUInt8 DEF_a__h8837;
  tUInt8 DEF_a__h8913;
  tUInt8 DEF_a__h8989;
  tUInt8 DEF_a__h9065;
  tUInt8 DEF_a__h9141;
  tUInt8 DEF_a__h9217;
  tUInt8 DEF_a__h9293;
  tUInt8 DEF_a__h9369;
  tUInt8 DEF_a__h9445;
  tUInt8 DEF_a__h9521;
  tUInt8 DEF_a__h9597;
  tUInt8 DEF_a__h9673;
  tUInt8 DEF_a__h9749;
  tUInt8 DEF_a__h9825;
  tUInt8 DEF_a__h9901;
  tUInt8 DEF_a__h9977;
  tUInt8 DEF_a__h10053;
  tUInt8 DEF_a__h10129;
  tUInt8 DEF_a__h10205;
  tUInt8 DEF_a__h10281;
  tUInt8 DEF_sel__h7099;
  tUInt8 DEF_b__h10282;
  tUInt64 DEF_rsp_stage2_2bits_first____d316;
  DEF_rsp_stage2_2bits_first____d316 = INST_rsp_stage2_2bits.METH_first();
  DEF_b__h10282 = (tUInt8)(DEF_rsp_stage2_2bits_first____d316 >> 37u);
  DEF_sel__h7099 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 34u));
  DEF_a__h10281 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 31u));
  DEF_a__h10129 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 29u));
  DEF_a__h10205 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 30u));
  DEF_a__h10053 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 28u));
  DEF_a__h9977 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 27u));
  DEF_a__h9901 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 26u));
  DEF_a__h9825 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 25u));
  DEF_a__h9749 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 24u));
  DEF_a__h9673 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 23u));
  DEF_a__h9521 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 21u));
  DEF_a__h9597 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 22u));
  DEF_a__h9445 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 20u));
  DEF_a__h9369 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 19u));
  DEF_a__h9293 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 18u));
  DEF_a__h9217 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 17u));
  DEF_a__h9141 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 16u));
  DEF_a__h9065 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 15u));
  DEF_a__h8989 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 14u));
  DEF_a__h8913 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 13u));
  DEF_a__h8837 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 12u));
  DEF_a__h8761 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 11u));
  DEF_a__h8685 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 10u));
  DEF_a__h8533 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 8u));
  DEF_a__h8609 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 9u));
  DEF_a__h8457 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 7u));
  DEF_a__h8381 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 6u));
  DEF_a__h8305 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 5u));
  DEF_a__h8229 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 4u));
  DEF_a__h8153 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 3u));
  DEF_a__h8077 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 2u));
  DEF_a__h7687 = (tUInt8)((tUInt8)1u & DEF_rsp_stage2_2bits_first____d316);
  DEF_a__h8001 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage2_2bits_first____d316 >> 1u));
  DEF_b__h10054 = (tUInt8)((tUInt8)1u & (DEF_b__h10282 ? (tUInt8)1u : (tUInt8)0u));
  DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320 = (tUInt8)1u & ~DEF_sel__h7099;
  DEF_rsp_stage2_2bits_first__16_BIT_37_22_AND_rsp_s_ETC___d323 = DEF_b__h10282 & DEF_sel__h7099;
  DEF_result__h7029 = (((((((((((((((((((((((((((((((((tUInt32)((DEF_a__h10281 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | DEF_rsp_stage2_2bits_first__16_BIT_37_22_AND_rsp_s_ETC___d323)) << 31u) | (((tUInt32)((DEF_a__h10205 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | DEF_rsp_stage2_2bits_first__16_BIT_37_22_AND_rsp_s_ETC___d323)) << 30u)) | (((tUInt32)((DEF_a__h10129 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | DEF_rsp_stage2_2bits_first__16_BIT_37_22_AND_rsp_s_ETC___d323)) << 29u)) | (((tUInt32)((DEF_a__h10053 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_b__h10054 & DEF_sel__h7099))) << 28u)) | (((tUInt32)((DEF_a__h9977 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h10281 & DEF_sel__h7099))) << 27u)) | (((tUInt32)((DEF_a__h9901 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h10205 & DEF_sel__h7099))) << 26u)) | (((tUInt32)((DEF_a__h9825 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h10129 & DEF_sel__h7099))) << 25u)) | (((tUInt32)((DEF_a__h9749 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h10053 & DEF_sel__h7099))) << 24u)) | (((tUInt32)((DEF_a__h9673 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9977 & DEF_sel__h7099))) << 23u)) | (((tUInt32)((DEF_a__h9597 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9901 & DEF_sel__h7099))) << 22u)) | (((tUInt32)((DEF_a__h9521 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9825 & DEF_sel__h7099))) << 21u)) | (((tUInt32)((DEF_a__h9445 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9749 & DEF_sel__h7099))) << 20u)) | (((tUInt32)((DEF_a__h9369 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9673 & DEF_sel__h7099))) << 19u)) | (((tUInt32)((DEF_a__h9293 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9597 & DEF_sel__h7099))) << 18u)) | (((tUInt32)((DEF_a__h9217 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9521 & DEF_sel__h7099))) << 17u)) | (((tUInt32)((DEF_a__h9141 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9445 & DEF_sel__h7099))) << 16u)) | (((tUInt32)((DEF_a__h9065 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9369 & DEF_sel__h7099))) << 15u)) | (((tUInt32)((DEF_a__h8989 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9293 & DEF_sel__h7099))) << 14u)) | (((tUInt32)((DEF_a__h8913 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9217 & DEF_sel__h7099))) << 13u)) | (((tUInt32)((DEF_a__h8837 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9141 & DEF_sel__h7099))) << 12u)) | (((tUInt32)((DEF_a__h8761 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h9065 & DEF_sel__h7099))) << 11u)) | (((tUInt32)((DEF_a__h8685 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8989 & DEF_sel__h7099))) << 10u)) | (((tUInt32)((DEF_a__h8609 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8913 & DEF_sel__h7099))) << 9u)) | (((tUInt32)((DEF_a__h8533 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8837 & DEF_sel__h7099))) << 8u)) | (((tUInt32)((DEF_a__h8457 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8761 & DEF_sel__h7099))) << 7u)) | (((tUInt32)((DEF_a__h8381 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8685 & DEF_sel__h7099))) << 6u)) | (((tUInt32)((DEF_a__h8305 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8609 & DEF_sel__h7099))) << 5u)) | (((tUInt32)((DEF_a__h8229 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8533 & DEF_sel__h7099))) << 4u)) | (((tUInt32)((DEF_a__h8153 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8457 & DEF_sel__h7099))) << 3u)) | (((tUInt32)((DEF_a__h8077 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8381 & DEF_sel__h7099))) << 2u)) | (((tUInt32)((DEF_a__h8001 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8305 & DEF_sel__h7099))) << 1u)) | (tUInt32)((tUInt8)((tUInt8)1u & ((DEF_a__h7687 & DEF_INV_rsp_stage2_2bits_first__16_BIT_34_19___d320) | (DEF_a__h8229 & DEF_sel__h7099) ? 1u : 0u)));
  DEF_x__h7042 = 274877906943llu & ((((tUInt64)((tUInt8)(DEF_rsp_stage2_2bits_first____d316 >> 32u))) << 32u) | (tUInt64)(DEF_result__h7029));
  INST_rsp_stage3_4bits.METH_enq(DEF_x__h7042);
  INST_rsp_stage2_2bits.METH_deq();
}

void MOD_mkTests::RL_rsp_rule4()
{
  tUInt32 DEF_result__h10372;
  tUInt64 DEF_x__h10385;
  tUInt8 DEF_rsp_stage3_4bits_first__71_BIT_37_77_AND_rsp_s_ETC___d478;
  tUInt8 DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475;
  tUInt8 DEF_b__h13273;
  tUInt8 DEF_a__h11030;
  tUInt8 DEF_a__h11524;
  tUInt8 DEF_a__h11600;
  tUInt8 DEF_a__h11676;
  tUInt8 DEF_a__h11752;
  tUInt8 DEF_a__h11828;
  tUInt8 DEF_a__h11904;
  tUInt8 DEF_a__h11980;
  tUInt8 DEF_a__h12056;
  tUInt8 DEF_a__h12132;
  tUInt8 DEF_a__h12208;
  tUInt8 DEF_a__h12284;
  tUInt8 DEF_a__h12360;
  tUInt8 DEF_a__h12436;
  tUInt8 DEF_a__h12512;
  tUInt8 DEF_a__h12588;
  tUInt8 DEF_a__h12664;
  tUInt8 DEF_a__h12740;
  tUInt8 DEF_a__h12816;
  tUInt8 DEF_a__h12892;
  tUInt8 DEF_a__h12968;
  tUInt8 DEF_a__h13044;
  tUInt8 DEF_a__h13120;
  tUInt8 DEF_a__h13196;
  tUInt8 DEF_a__h13272;
  tUInt8 DEF_a__h13348;
  tUInt8 DEF_a__h13424;
  tUInt8 DEF_a__h13500;
  tUInt8 DEF_a__h13576;
  tUInt8 DEF_a__h13652;
  tUInt8 DEF_a__h13728;
  tUInt8 DEF_a__h13804;
  tUInt8 DEF_sel__h10442;
  tUInt8 DEF_b__h13805;
  tUInt64 DEF_rsp_stage3_4bits_first____d471;
  DEF_rsp_stage3_4bits_first____d471 = INST_rsp_stage3_4bits.METH_first();
  DEF_b__h13805 = (tUInt8)(DEF_rsp_stage3_4bits_first____d471 >> 37u);
  DEF_sel__h10442 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 35u));
  DEF_a__h13804 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 31u));
  DEF_a__h13652 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 29u));
  DEF_a__h13728 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 30u));
  DEF_a__h13576 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 28u));
  DEF_a__h13500 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 27u));
  DEF_a__h13424 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 26u));
  DEF_a__h13348 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 25u));
  DEF_a__h13272 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 24u));
  DEF_a__h13196 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 23u));
  DEF_a__h13044 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 21u));
  DEF_a__h13120 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 22u));
  DEF_a__h12968 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 20u));
  DEF_a__h12892 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 19u));
  DEF_a__h12816 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 18u));
  DEF_a__h12740 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 17u));
  DEF_a__h12664 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 16u));
  DEF_a__h12588 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 15u));
  DEF_a__h12512 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 14u));
  DEF_a__h12436 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 13u));
  DEF_a__h12360 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 12u));
  DEF_a__h12284 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 11u));
  DEF_a__h12208 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 10u));
  DEF_a__h12056 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 8u));
  DEF_a__h12132 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 9u));
  DEF_a__h11980 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 7u));
  DEF_a__h11904 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 6u));
  DEF_a__h11828 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 5u));
  DEF_a__h11752 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 4u));
  DEF_a__h11676 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 3u));
  DEF_a__h11600 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 2u));
  DEF_a__h11030 = (tUInt8)((tUInt8)1u & DEF_rsp_stage3_4bits_first____d471);
  DEF_a__h11524 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage3_4bits_first____d471 >> 1u));
  DEF_b__h13273 = (tUInt8)((tUInt8)1u & (DEF_b__h13805 ? (tUInt8)1u : (tUInt8)0u));
  DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475 = (tUInt8)1u & ~DEF_sel__h10442;
  DEF_rsp_stage3_4bits_first__71_BIT_37_77_AND_rsp_s_ETC___d478 = DEF_b__h13805 & DEF_sel__h10442;
  DEF_result__h10372 = (((((((((((((((((((((((((((((((((tUInt32)((DEF_a__h13804 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | DEF_rsp_stage3_4bits_first__71_BIT_37_77_AND_rsp_s_ETC___d478)) << 31u) | (((tUInt32)((DEF_a__h13728 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | DEF_rsp_stage3_4bits_first__71_BIT_37_77_AND_rsp_s_ETC___d478)) << 30u)) | (((tUInt32)((DEF_a__h13652 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | DEF_rsp_stage3_4bits_first__71_BIT_37_77_AND_rsp_s_ETC___d478)) << 29u)) | (((tUInt32)((DEF_a__h13576 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | DEF_rsp_stage3_4bits_first__71_BIT_37_77_AND_rsp_s_ETC___d478)) << 28u)) | (((tUInt32)((DEF_a__h13500 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | DEF_rsp_stage3_4bits_first__71_BIT_37_77_AND_rsp_s_ETC___d478)) << 27u)) | (((tUInt32)((DEF_a__h13424 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | DEF_rsp_stage3_4bits_first__71_BIT_37_77_AND_rsp_s_ETC___d478)) << 26u)) | (((tUInt32)((DEF_a__h13348 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | DEF_rsp_stage3_4bits_first__71_BIT_37_77_AND_rsp_s_ETC___d478)) << 25u)) | (((tUInt32)((DEF_a__h13272 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_b__h13273 & DEF_sel__h10442))) << 24u)) | (((tUInt32)((DEF_a__h13196 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13804 & DEF_sel__h10442))) << 23u)) | (((tUInt32)((DEF_a__h13120 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13728 & DEF_sel__h10442))) << 22u)) | (((tUInt32)((DEF_a__h13044 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13652 & DEF_sel__h10442))) << 21u)) | (((tUInt32)((DEF_a__h12968 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13576 & DEF_sel__h10442))) << 20u)) | (((tUInt32)((DEF_a__h12892 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13500 & DEF_sel__h10442))) << 19u)) | (((tUInt32)((DEF_a__h12816 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13424 & DEF_sel__h10442))) << 18u)) | (((tUInt32)((DEF_a__h12740 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13348 & DEF_sel__h10442))) << 17u)) | (((tUInt32)((DEF_a__h12664 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13272 & DEF_sel__h10442))) << 16u)) | (((tUInt32)((DEF_a__h12588 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13196 & DEF_sel__h10442))) << 15u)) | (((tUInt32)((DEF_a__h12512 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13120 & DEF_sel__h10442))) << 14u)) | (((tUInt32)((DEF_a__h12436 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h13044 & DEF_sel__h10442))) << 13u)) | (((tUInt32)((DEF_a__h12360 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12968 & DEF_sel__h10442))) << 12u)) | (((tUInt32)((DEF_a__h12284 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12892 & DEF_sel__h10442))) << 11u)) | (((tUInt32)((DEF_a__h12208 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12816 & DEF_sel__h10442))) << 10u)) | (((tUInt32)((DEF_a__h12132 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12740 & DEF_sel__h10442))) << 9u)) | (((tUInt32)((DEF_a__h12056 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12664 & DEF_sel__h10442))) << 8u)) | (((tUInt32)((DEF_a__h11980 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12588 & DEF_sel__h10442))) << 7u)) | (((tUInt32)((DEF_a__h11904 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12512 & DEF_sel__h10442))) << 6u)) | (((tUInt32)((DEF_a__h11828 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12436 & DEF_sel__h10442))) << 5u)) | (((tUInt32)((DEF_a__h11752 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12360 & DEF_sel__h10442))) << 4u)) | (((tUInt32)((DEF_a__h11676 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12284 & DEF_sel__h10442))) << 3u)) | (((tUInt32)((DEF_a__h11600 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12208 & DEF_sel__h10442))) << 2u)) | (((tUInt32)((DEF_a__h11524 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12132 & DEF_sel__h10442))) << 1u)) | (tUInt32)((tUInt8)((tUInt8)1u & ((DEF_a__h11030 & DEF_INV_rsp_stage3_4bits_first__71_BIT_35_74___d475) | (DEF_a__h12056 & DEF_sel__h10442) ? 1u : 0u)));
  DEF_x__h10385 = 274877906943llu & ((((tUInt64)((tUInt8)(DEF_rsp_stage3_4bits_first____d471 >> 32u))) << 32u) | (tUInt64)(DEF_result__h10372));
  INST_rsp_stage4_8bits.METH_enq(DEF_x__h10385);
  INST_rsp_stage3_4bits.METH_deq();
}

void MOD_mkTests::RL_rsp_rule5()
{
  tUInt32 DEF_result__h13893;
  tUInt64 DEF_x__h13906;
  tUInt8 DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629;
  tUInt8 DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626;
  tUInt8 DEF_b__h16546;
  tUInt8 DEF_a__h14551;
  tUInt8 DEF_a__h15405;
  tUInt8 DEF_a__h15481;
  tUInt8 DEF_a__h15557;
  tUInt8 DEF_a__h15633;
  tUInt8 DEF_a__h15709;
  tUInt8 DEF_a__h15785;
  tUInt8 DEF_a__h15861;
  tUInt8 DEF_a__h15937;
  tUInt8 DEF_a__h16013;
  tUInt8 DEF_a__h16089;
  tUInt8 DEF_a__h16165;
  tUInt8 DEF_a__h16241;
  tUInt8 DEF_a__h16317;
  tUInt8 DEF_a__h16393;
  tUInt8 DEF_a__h16469;
  tUInt8 DEF_a__h16545;
  tUInt8 DEF_a__h16621;
  tUInt8 DEF_a__h16697;
  tUInt8 DEF_a__h16773;
  tUInt8 DEF_a__h16849;
  tUInt8 DEF_a__h16925;
  tUInt8 DEF_a__h17001;
  tUInt8 DEF_a__h17077;
  tUInt8 DEF_a__h17153;
  tUInt8 DEF_a__h17229;
  tUInt8 DEF_a__h17305;
  tUInt8 DEF_a__h17381;
  tUInt8 DEF_a__h17457;
  tUInt8 DEF_a__h17533;
  tUInt8 DEF_a__h17609;
  tUInt8 DEF_a__h17685;
  tUInt8 DEF_sel__h13963;
  tUInt8 DEF_b__h17686;
  tUInt64 DEF_rsp_stage4_8bits_first____d622;
  DEF_rsp_stage4_8bits_first____d622 = INST_rsp_stage4_8bits.METH_first();
  DEF_b__h17686 = (tUInt8)(DEF_rsp_stage4_8bits_first____d622 >> 37u);
  DEF_sel__h13963 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 36u));
  DEF_a__h17685 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 31u));
  DEF_a__h17533 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 29u));
  DEF_a__h17609 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 30u));
  DEF_a__h17457 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 28u));
  DEF_a__h17381 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 27u));
  DEF_a__h17305 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 26u));
  DEF_a__h17229 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 25u));
  DEF_a__h17153 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 24u));
  DEF_a__h17077 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 23u));
  DEF_a__h16925 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 21u));
  DEF_a__h17001 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 22u));
  DEF_a__h16849 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 20u));
  DEF_a__h16773 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 19u));
  DEF_a__h16697 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 18u));
  DEF_a__h16621 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 17u));
  DEF_a__h16545 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 16u));
  DEF_a__h16469 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 15u));
  DEF_a__h16393 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 14u));
  DEF_a__h16317 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 13u));
  DEF_a__h16241 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 12u));
  DEF_a__h16165 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 11u));
  DEF_a__h16089 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 10u));
  DEF_a__h15937 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 8u));
  DEF_a__h16013 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 9u));
  DEF_a__h15861 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 7u));
  DEF_a__h15785 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 6u));
  DEF_a__h15709 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 5u));
  DEF_a__h15633 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 4u));
  DEF_a__h15557 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 3u));
  DEF_a__h15481 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 2u));
  DEF_a__h14551 = (tUInt8)((tUInt8)1u & DEF_rsp_stage4_8bits_first____d622);
  DEF_a__h15405 = (tUInt8)((tUInt8)1u & (DEF_rsp_stage4_8bits_first____d622 >> 1u));
  DEF_b__h16546 = (tUInt8)((tUInt8)1u & (DEF_b__h17686 ? 1u : 0u));
  DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626 = (tUInt8)1u & ~DEF_sel__h13963;
  DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629 = DEF_b__h17686 & DEF_sel__h13963;
  DEF_result__h13893 = (((((((((((((((((((((((((((((((((tUInt32)((DEF_a__h17685 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 31u) | (((tUInt32)((DEF_a__h17609 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 30u)) | (((tUInt32)((DEF_a__h17533 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 29u)) | (((tUInt32)((DEF_a__h17457 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 28u)) | (((tUInt32)((DEF_a__h17381 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 27u)) | (((tUInt32)((DEF_a__h17305 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 26u)) | (((tUInt32)((DEF_a__h17229 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 25u)) | (((tUInt32)((DEF_a__h17153 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 24u)) | (((tUInt32)((DEF_a__h17077 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 23u)) | (((tUInt32)((DEF_a__h17001 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 22u)) | (((tUInt32)((DEF_a__h16925 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 21u)) | (((tUInt32)((DEF_a__h16849 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 20u)) | (((tUInt32)((DEF_a__h16773 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 19u)) | (((tUInt32)((DEF_a__h16697 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 18u)) | (((tUInt32)((DEF_a__h16621 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | DEF_rsp_stage4_8bits_first__22_BIT_37_28_AND_rsp_s_ETC___d629)) << 17u)) | (((tUInt32)((DEF_a__h16545 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_b__h16546 & DEF_sel__h13963))) << 16u)) | (((tUInt32)((DEF_a__h16469 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17685 & DEF_sel__h13963))) << 15u)) | (((tUInt32)((DEF_a__h16393 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17609 & DEF_sel__h13963))) << 14u)) | (((tUInt32)((DEF_a__h16317 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17533 & DEF_sel__h13963))) << 13u)) | (((tUInt32)((DEF_a__h16241 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17457 & DEF_sel__h13963))) << 12u)) | (((tUInt32)((DEF_a__h16165 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17381 & DEF_sel__h13963))) << 11u)) | (((tUInt32)((DEF_a__h16089 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17305 & DEF_sel__h13963))) << 10u)) | (((tUInt32)((DEF_a__h16013 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17229 & DEF_sel__h13963))) << 9u)) | (((tUInt32)((DEF_a__h15937 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17153 & DEF_sel__h13963))) << 8u)) | (((tUInt32)((DEF_a__h15861 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17077 & DEF_sel__h13963))) << 7u)) | (((tUInt32)((DEF_a__h15785 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h17001 & DEF_sel__h13963))) << 6u)) | (((tUInt32)((DEF_a__h15709 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h16925 & DEF_sel__h13963))) << 5u)) | (((tUInt32)((DEF_a__h15633 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h16849 & DEF_sel__h13963))) << 4u)) | (((tUInt32)((DEF_a__h15557 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h16773 & DEF_sel__h13963))) << 3u)) | (((tUInt32)((DEF_a__h15481 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h16697 & DEF_sel__h13963))) << 2u)) | (((tUInt32)((DEF_a__h15405 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h16621 & DEF_sel__h13963))) << 1u)) | (tUInt32)((tUInt8)((tUInt8)1u & ((DEF_a__h14551 & DEF_INV_rsp_stage4_8bits_first__22_BIT_36_25___d626) | (DEF_a__h16545 & DEF_sel__h13963) ? 1u : 0u)));
  DEF_x__h13906 = 274877906943llu & ((((tUInt64)((tUInt8)(DEF_rsp_stage4_8bits_first____d622 >> 32u))) << 32u) | (tUInt64)(DEF_result__h13893));
  INST_rsp_stage5_16bits.METH_enq(DEF_x__h13906);
  INST_rsp_stage4_8bits.METH_deq();
}

void MOD_mkTests::RL_run()
{
  tUInt32 DEF_x__h17965;
  tUInt64 DEF_x__h17932;
  tUInt32 DEF_x__h17986;
  tUInt32 DEF_tbCounter_BITS_31_TO_1___h17980;
  DEF_operand__h17927 = INST_tbCounter.METH_read();
  DEF_tbCounter_BITS_31_TO_1___h17980 = (tUInt32)(DEF_operand__h17927 >> 1u);
  DEF_x__h17986 = DEF_operand__h17927 + 1u;
  DEF_x__h17932 = 274877906943llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)(DEF_operand__h17927));
  DEF_x__h17965 = (((tUInt32)((tUInt8)0u)) << 31u) | DEF_tbCounter_BITS_31_TO_1___h17980;
  INST_rsp_entry.METH_enq(DEF_x__h17932);
  INST_answerFifo.METH_enq(DEF_x__h17965);
  INST_tbCounter.METH_write(DEF_x__h17986);
}

void MOD_mkTests::RL_test()
{
  tUInt8 DEF_NOT_tbCounter_65_ULE_13_78___d779;
  tUInt8 DEF_NOT_rsp_stage5_16bits_first__73_BITS_31_TO_0_7_ETC___d777;
  tUInt8 DEF_rsp_stage5_16bits_first__73_BITS_31_TO_0_74_EQ_ETC___d776;
  tUInt32 DEF_v__h17998;
  tUInt32 DEF_answer__h18054;
  DEF_answer__h18054 = INST_answerFifo.METH_first();
  DEF_operand__h17927 = INST_tbCounter.METH_read();
  DEF_v__h17998 = (tUInt32)(INST_rsp_stage5_16bits.METH_first());
  DEF_rsp_stage5_16bits_first__73_BITS_31_TO_0_74_EQ_ETC___d776 = DEF_v__h17998 == DEF_answer__h18054;
  DEF_NOT_rsp_stage5_16bits_first__73_BITS_31_TO_0_7_ETC___d777 = !DEF_rsp_stage5_16bits_first__73_BITS_31_TO_0_74_EQ_ETC___d776;
  DEF_NOT_tbCounter_65_ULE_13_78___d779 = !(DEF_operand__h17927 <= 13u);
  INST_rsp_stage5_16bits.METH_deq();
  INST_answerFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rsp_stage5_16bits_first__73_BITS_31_TO_0_74_EQ_ETC___d776)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_rsp_stage5_16bits_first__73_BITS_31_TO_0_7_ETC___d777)
      dollar_display(sim_hdl,
		     this,
		     "s,32,s,32",
		     &__str_literal_2,
		     DEF_v__h17998,
		     &__str_literal_3,
		     DEF_answer__h18054);
    if (DEF_NOT_tbCounter_65_ULE_13_78___d779)
      dollar_finish(sim_hdl, "32", 0u);
  }
}


/* Methods */


/* Reset routines */

void MOD_mkTests::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_tbCounter.reset_RST(ARG_rst_in);
  INST_rsp_stage5_16bits.reset_RST(ARG_rst_in);
  INST_rsp_stage4_8bits.reset_RST(ARG_rst_in);
  INST_rsp_stage3_4bits.reset_RST(ARG_rst_in);
  INST_rsp_stage2_2bits.reset_RST(ARG_rst_in);
  INST_rsp_stage1_1bit.reset_RST(ARG_rst_in);
  INST_rsp_entry.reset_RST(ARG_rst_in);
  INST_answerFifo.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTests::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTests::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_answerFifo.dump_state(indent + 2u);
  INST_rsp_entry.dump_state(indent + 2u);
  INST_rsp_stage1_1bit.dump_state(indent + 2u);
  INST_rsp_stage2_2bits.dump_state(indent + 2u);
  INST_rsp_stage3_4bits.dump_state(indent + 2u);
  INST_rsp_stage4_8bits.dump_state(indent + 2u);
  INST_rsp_stage5_16bits.dump_state(indent + 2u);
  INST_tbCounter.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTests::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 24u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rsp_rule1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rsp_rule2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rsp_rule3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rsp_rule4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rsp_rule5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_run", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_test", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rsp_rule1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rsp_rule2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rsp_rule3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rsp_rule4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rsp_rule5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_run", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_test", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "operand__h17927", 32u);
  num = INST_answerFifo.dump_VCD_defs(num);
  num = INST_rsp_entry.dump_VCD_defs(num);
  num = INST_rsp_stage1_1bit.dump_VCD_defs(num);
  num = INST_rsp_stage2_2bits.dump_VCD_defs(num);
  num = INST_rsp_stage3_4bits.dump_VCD_defs(num);
  num = INST_rsp_stage4_8bits.dump_VCD_defs(num);
  num = INST_rsp_stage5_16bits.dump_VCD_defs(num);
  num = INST_tbCounter.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTests::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTests &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTests::vcd_defs(tVCDDumpType dt, MOD_mkTests &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_rsp_rule1) != DEF_CAN_FIRE_RL_rsp_rule1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rsp_rule1, 1u);
	backing.DEF_CAN_FIRE_RL_rsp_rule1 = DEF_CAN_FIRE_RL_rsp_rule1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rsp_rule2) != DEF_CAN_FIRE_RL_rsp_rule2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rsp_rule2, 1u);
	backing.DEF_CAN_FIRE_RL_rsp_rule2 = DEF_CAN_FIRE_RL_rsp_rule2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rsp_rule3) != DEF_CAN_FIRE_RL_rsp_rule3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rsp_rule3, 1u);
	backing.DEF_CAN_FIRE_RL_rsp_rule3 = DEF_CAN_FIRE_RL_rsp_rule3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rsp_rule4) != DEF_CAN_FIRE_RL_rsp_rule4)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rsp_rule4, 1u);
	backing.DEF_CAN_FIRE_RL_rsp_rule4 = DEF_CAN_FIRE_RL_rsp_rule4;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rsp_rule5) != DEF_CAN_FIRE_RL_rsp_rule5)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rsp_rule5, 1u);
	backing.DEF_CAN_FIRE_RL_rsp_rule5 = DEF_CAN_FIRE_RL_rsp_rule5;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_run) != DEF_CAN_FIRE_RL_run)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_run, 1u);
	backing.DEF_CAN_FIRE_RL_run = DEF_CAN_FIRE_RL_run;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_test) != DEF_CAN_FIRE_RL_test)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_test, 1u);
	backing.DEF_CAN_FIRE_RL_test = DEF_CAN_FIRE_RL_test;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rsp_rule1) != DEF_WILL_FIRE_RL_rsp_rule1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rsp_rule1, 1u);
	backing.DEF_WILL_FIRE_RL_rsp_rule1 = DEF_WILL_FIRE_RL_rsp_rule1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rsp_rule2) != DEF_WILL_FIRE_RL_rsp_rule2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rsp_rule2, 1u);
	backing.DEF_WILL_FIRE_RL_rsp_rule2 = DEF_WILL_FIRE_RL_rsp_rule2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rsp_rule3) != DEF_WILL_FIRE_RL_rsp_rule3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rsp_rule3, 1u);
	backing.DEF_WILL_FIRE_RL_rsp_rule3 = DEF_WILL_FIRE_RL_rsp_rule3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rsp_rule4) != DEF_WILL_FIRE_RL_rsp_rule4)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rsp_rule4, 1u);
	backing.DEF_WILL_FIRE_RL_rsp_rule4 = DEF_WILL_FIRE_RL_rsp_rule4;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rsp_rule5) != DEF_WILL_FIRE_RL_rsp_rule5)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rsp_rule5, 1u);
	backing.DEF_WILL_FIRE_RL_rsp_rule5 = DEF_WILL_FIRE_RL_rsp_rule5;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_run) != DEF_WILL_FIRE_RL_run)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_run, 1u);
	backing.DEF_WILL_FIRE_RL_run = DEF_WILL_FIRE_RL_run;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_test) != DEF_WILL_FIRE_RL_test)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_test, 1u);
	backing.DEF_WILL_FIRE_RL_test = DEF_WILL_FIRE_RL_test;
      }
      ++num;
      if ((backing.DEF_operand__h17927) != DEF_operand__h17927)
      {
	vcd_write_val(sim_hdl, num, DEF_operand__h17927, 32u);
	backing.DEF_operand__h17927 = DEF_operand__h17927;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rsp_rule1, 1u);
      backing.DEF_CAN_FIRE_RL_rsp_rule1 = DEF_CAN_FIRE_RL_rsp_rule1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rsp_rule2, 1u);
      backing.DEF_CAN_FIRE_RL_rsp_rule2 = DEF_CAN_FIRE_RL_rsp_rule2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rsp_rule3, 1u);
      backing.DEF_CAN_FIRE_RL_rsp_rule3 = DEF_CAN_FIRE_RL_rsp_rule3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rsp_rule4, 1u);
      backing.DEF_CAN_FIRE_RL_rsp_rule4 = DEF_CAN_FIRE_RL_rsp_rule4;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rsp_rule5, 1u);
      backing.DEF_CAN_FIRE_RL_rsp_rule5 = DEF_CAN_FIRE_RL_rsp_rule5;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_run, 1u);
      backing.DEF_CAN_FIRE_RL_run = DEF_CAN_FIRE_RL_run;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_test, 1u);
      backing.DEF_CAN_FIRE_RL_test = DEF_CAN_FIRE_RL_test;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rsp_rule1, 1u);
      backing.DEF_WILL_FIRE_RL_rsp_rule1 = DEF_WILL_FIRE_RL_rsp_rule1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rsp_rule2, 1u);
      backing.DEF_WILL_FIRE_RL_rsp_rule2 = DEF_WILL_FIRE_RL_rsp_rule2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rsp_rule3, 1u);
      backing.DEF_WILL_FIRE_RL_rsp_rule3 = DEF_WILL_FIRE_RL_rsp_rule3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rsp_rule4, 1u);
      backing.DEF_WILL_FIRE_RL_rsp_rule4 = DEF_WILL_FIRE_RL_rsp_rule4;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rsp_rule5, 1u);
      backing.DEF_WILL_FIRE_RL_rsp_rule5 = DEF_WILL_FIRE_RL_rsp_rule5;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_run, 1u);
      backing.DEF_WILL_FIRE_RL_run = DEF_WILL_FIRE_RL_run;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_test, 1u);
      backing.DEF_WILL_FIRE_RL_test = DEF_WILL_FIRE_RL_test;
      vcd_write_val(sim_hdl, num++, DEF_operand__h17927, 32u);
      backing.DEF_operand__h17927 = DEF_operand__h17927;
    }
}

void MOD_mkTests::vcd_prims(tVCDDumpType dt, MOD_mkTests &backing)
{
  INST_answerFifo.dump_VCD(dt, backing.INST_answerFifo);
  INST_rsp_entry.dump_VCD(dt, backing.INST_rsp_entry);
  INST_rsp_stage1_1bit.dump_VCD(dt, backing.INST_rsp_stage1_1bit);
  INST_rsp_stage2_2bits.dump_VCD(dt, backing.INST_rsp_stage2_2bits);
  INST_rsp_stage3_4bits.dump_VCD(dt, backing.INST_rsp_stage3_4bits);
  INST_rsp_stage4_8bits.dump_VCD(dt, backing.INST_rsp_stage4_8bits);
  INST_rsp_stage5_16bits.dump_VCD(dt, backing.INST_rsp_stage5_16bits);
  INST_tbCounter.dump_VCD(dt, backing.INST_tbCounter);
}
