/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [3:0] _01_;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [39:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_4z ^ celloutsig_1_15z;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= in_data[95:92];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[119:118], celloutsig_1_0z } || { celloutsig_1_0z[2:1], celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[168:148] || { celloutsig_1_10z[11:2], celloutsig_1_3z };
  assign celloutsig_1_8z = _00_[10:2] < celloutsig_1_3z[10:2];
  assign celloutsig_1_15z = celloutsig_1_10z[5:1] < { celloutsig_1_14z[23:20], celloutsig_1_9z };
  assign celloutsig_1_10z = { celloutsig_1_7z[10:2], celloutsig_1_5z } % { 1'h1, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_14z = in_data[145:106] * { _00_[10:7], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_7z = celloutsig_1_0z[1] ? { _00_[9:3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z[2], 1'h1, celloutsig_1_0z[0], celloutsig_1_4z, celloutsig_1_5z } : in_data[115:97];
  assign celloutsig_1_19z = { celloutsig_1_10z[12:6], celloutsig_1_6z } !== { celloutsig_1_7z[16:6], celloutsig_1_18z, celloutsig_1_9z };
  assign celloutsig_1_0z = ~ in_data[117:115];
  assign celloutsig_1_6z = ~ _00_[7:2];
  assign celloutsig_1_5z = in_data[150:145] | celloutsig_1_3z[7:2];
  assign celloutsig_1_9z = ^ _00_[7:2];
  assign celloutsig_0_4z = out_data[38:36] - out_data[39:37];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 11'h000;
    else if (clkin_data[96]) celloutsig_1_3z = _00_;
  assign celloutsig_1_4z = ~((celloutsig_1_3z[0] & _00_[6]) | (celloutsig_1_0z[2] & celloutsig_1_0z[1]));
  assign out_data[39:36] = ~ _01_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[39:36], celloutsig_0_4z };
endmodule
