Fitter report for fpga_sdram_test_driver
Sun Jan 15 00:22:03 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Jan 15 00:22:03 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; fpga_sdram_test_driver                      ;
; Top-level Entity Name           ; fpga_sdram_test_driver                      ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA4F23C7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 260 / 18,480 ( 1 % )                        ;
; Total registers                 ; 421                                         ;
; Total pins                      ; 61 / 224 ( 27 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 3,153,920 ( 0 % )                       ;
; Total RAM Blocks                ; 0 / 308 ( 0 % )                             ;
; Total DSP Blocks                ; 0 / 66 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 4 ( 25 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEBA4F23C7                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processor 3            ;   2.0%      ;
;     Processor 4            ;   1.9%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; KEY[3]        ; Incomplete set of assignments ;
; LEDR[0]       ; Incomplete set of assignments ;
; LEDR[1]       ; Incomplete set of assignments ;
; LEDR[2]       ; Incomplete set of assignments ;
; LEDR[3]       ; Incomplete set of assignments ;
; LEDR[4]       ; Incomplete set of assignments ;
; LEDR[5]       ; Incomplete set of assignments ;
; LEDR[6]       ; Incomplete set of assignments ;
; LEDR[7]       ; Incomplete set of assignments ;
; LEDR[8]       ; Incomplete set of assignments ;
; LEDR[9]       ; Incomplete set of assignments ;
; HEX0[0]       ; Incomplete set of assignments ;
; HEX0[1]       ; Incomplete set of assignments ;
; HEX0[2]       ; Incomplete set of assignments ;
; HEX0[3]       ; Incomplete set of assignments ;
; HEX0[4]       ; Incomplete set of assignments ;
; HEX0[5]       ; Incomplete set of assignments ;
; HEX0[6]       ; Incomplete set of assignments ;
; DRAM_ADDR[0]  ; Incomplete set of assignments ;
; DRAM_ADDR[1]  ; Incomplete set of assignments ;
; DRAM_ADDR[2]  ; Incomplete set of assignments ;
; DRAM_ADDR[3]  ; Incomplete set of assignments ;
; DRAM_ADDR[4]  ; Incomplete set of assignments ;
; DRAM_ADDR[5]  ; Incomplete set of assignments ;
; DRAM_ADDR[6]  ; Incomplete set of assignments ;
; DRAM_ADDR[7]  ; Incomplete set of assignments ;
; DRAM_ADDR[8]  ; Incomplete set of assignments ;
; DRAM_ADDR[9]  ; Incomplete set of assignments ;
; DRAM_ADDR[10] ; Incomplete set of assignments ;
; DRAM_ADDR[11] ; Incomplete set of assignments ;
; DRAM_ADDR[12] ; Incomplete set of assignments ;
; DRAM_BA[0]    ; Incomplete set of assignments ;
; DRAM_BA[1]    ; Incomplete set of assignments ;
; DRAM_LDQM     ; Incomplete set of assignments ;
; DRAM_UDQM     ; Incomplete set of assignments ;
; DRAM_RAS_N    ; Incomplete set of assignments ;
; DRAM_CAS_N    ; Incomplete set of assignments ;
; DRAM_CKE      ; Incomplete set of assignments ;
; DRAM_CLK      ; Incomplete set of assignments ;
; DRAM_WE_N     ; Incomplete set of assignments ;
; DRAM_CS_N     ; Incomplete set of assignments ;
; DRAM_DQ[0]    ; Incomplete set of assignments ;
; DRAM_DQ[1]    ; Incomplete set of assignments ;
; DRAM_DQ[2]    ; Incomplete set of assignments ;
; DRAM_DQ[3]    ; Incomplete set of assignments ;
; DRAM_DQ[4]    ; Incomplete set of assignments ;
; DRAM_DQ[5]    ; Incomplete set of assignments ;
; DRAM_DQ[6]    ; Incomplete set of assignments ;
; DRAM_DQ[7]    ; Incomplete set of assignments ;
; DRAM_DQ[8]    ; Incomplete set of assignments ;
; DRAM_DQ[9]    ; Incomplete set of assignments ;
; DRAM_DQ[10]   ; Incomplete set of assignments ;
; DRAM_DQ[11]   ; Incomplete set of assignments ;
; DRAM_DQ[12]   ; Incomplete set of assignments ;
; DRAM_DQ[13]   ; Incomplete set of assignments ;
; DRAM_DQ[14]   ; Incomplete set of assignments ;
; DRAM_DQ[15]   ; Incomplete set of assignments ;
; KEY[1]        ; Incomplete set of assignments ;
; KEY[2]        ; Incomplete set of assignments ;
; KEY[0]        ; Incomplete set of assignments ;
; CLOCK_50      ; Incomplete set of assignments ;
+---------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                     ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                    ;                  ;                       ;
; pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                    ;                  ;                       ;
; KEY[0]~inputCLKENA0                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[0]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[1]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[2]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[3]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[4]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[5]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[6]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[7]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[8]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[9]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[10]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                               ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[11]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                               ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[12]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                               ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_bank[0]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_bank[1]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[0]                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[0]~_Duplicate_1                                                                       ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[0]                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                   ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[0]                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[1]                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[1]~_Duplicate_1                                                                       ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[1]                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[1]                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[2]                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[2]~_Duplicate_1                                                                       ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[2]                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[2]                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[3]                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                   ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[3]                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[0]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[0]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[0]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[1]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[1]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[1]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[2]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[2]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[2]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[3]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[3]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[3]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[4]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[4]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[4]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[5]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[5]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[5]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[6]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[6]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[6]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[7]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[7]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[7]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[8]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[8]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[8]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[9]                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[9]~_Duplicate_1                                                                      ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[9]                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                  ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[10]                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[10]~_Duplicate_1                                                                     ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[10]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                 ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[11]                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[11]~_Duplicate_1                                                                     ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[11]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                 ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[12]                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[12]~_Duplicate_1                                                                     ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[12]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                 ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[13]                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[13]~_Duplicate_1                                                                     ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[13]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                 ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[14]                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[14]~_Duplicate_1                                                                     ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[14]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                 ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[15]                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[15]~_Duplicate_1                                                                     ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[15]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                 ; I                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_1                                                                             ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_1                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_2                                                                             ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_1                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_1                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_2                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_3                                                                             ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_2                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_2                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_3                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_4                                                                             ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_3                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_3                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_4                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_5                                                                             ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_4                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_4                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_5                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_6                                                                             ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_5                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_5                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_6                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_7                                                                             ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_6                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_6                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_7                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_8                                                                             ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_7                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_7                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_8                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_9                                                                             ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_8                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_8                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_9                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_10                                                                            ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_9                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                  ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_9                                                                   ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_10                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_11                                                                            ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_10                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                 ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_10                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_11                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_12                                                                            ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_11                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                 ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_11                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_12                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_13                                                                            ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_12                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                 ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_12                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_13                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_14                                                                            ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_13                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                 ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_13                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_14                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_15                                                                            ; Q                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_14                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                 ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_14                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_15                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                 ; OE               ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_15                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[0]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[1]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[2]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[3]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[4]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[5]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[6]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[7]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[8]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[9]                                                                        ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                   ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[10]                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                  ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[11]                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                  ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[12]                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                  ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[13]                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                  ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[14]                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                  ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[15]                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                  ; O                ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[11]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[11]~DUPLICATE                                                                   ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[12]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[12]~DUPLICATE                                                                   ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[16]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[16]~DUPLICATE                                                                   ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_count[0]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_count[0]~DUPLICATE                                                                        ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_refs[1]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_refs[1]~DUPLICATE                                                                         ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|refresh_counter[10]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|refresh_counter[10]~DUPLICATE                                                               ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|refresh_counter[11]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|refresh_counter[11]~DUPLICATE                                                               ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|refresh_request                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|refresh_request~DUPLICATE                                                                   ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[29] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[29]~DUPLICATE ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[40] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[40]~DUPLICATE ;                  ;                       ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_valid                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_valid~DUPLICATE                                                                          ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                ;              ; CLOCK2_50        ; PIN_H13       ; QSF Assignment             ;
; Location                    ;                ;              ; CLOCK3_50        ; PIN_E10       ; QSF Assignment             ;
; Location                    ;                ;              ; CLOCK4_50        ; PIN_V15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[0]        ; PIN_N16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[10]       ; PIN_N21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[11]       ; PIN_R22       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[12]       ; PIN_R21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[13]       ; PIN_T22       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[14]       ; PIN_N20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[15]       ; PIN_N19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[16]       ; PIN_M22       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[17]       ; PIN_P19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[18]       ; PIN_L22       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[19]       ; PIN_P17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[1]        ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[20]       ; PIN_P16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[21]       ; PIN_M18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[22]       ; PIN_L18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[23]       ; PIN_L17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[24]       ; PIN_L19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[25]       ; PIN_K17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[26]       ; PIN_K19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[27]       ; PIN_P18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[28]       ; PIN_R15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[29]       ; PIN_R17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[2]        ; PIN_M16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[30]       ; PIN_R16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[31]       ; PIN_T20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[32]       ; PIN_T19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[33]       ; PIN_T18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[34]       ; PIN_T17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[35]       ; PIN_T15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[3]        ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[4]        ; PIN_D17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[5]        ; PIN_K20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[6]        ; PIN_K21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[7]        ; PIN_K22       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[8]        ; PIN_M20       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[9]        ; PIN_M21       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[0]        ; PIN_H16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[10]       ; PIN_H18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[11]       ; PIN_J18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[12]       ; PIN_J19       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[13]       ; PIN_G11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[14]       ; PIN_H10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[15]       ; PIN_J11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[16]       ; PIN_H14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[17]       ; PIN_A15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[18]       ; PIN_J13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[19]       ; PIN_L8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[1]        ; PIN_A12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[20]       ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[21]       ; PIN_B15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[22]       ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[23]       ; PIN_E14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[24]       ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[25]       ; PIN_E16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[26]       ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[27]       ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[28]       ; PIN_F13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[29]       ; PIN_F12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[2]        ; PIN_H15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[30]       ; PIN_G16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[31]       ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[32]       ; PIN_G13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[33]       ; PIN_G12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[34]       ; PIN_J17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[35]       ; PIN_K16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[3]        ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[4]        ; PIN_A13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[5]        ; PIN_B13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[6]        ; PIN_C13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[7]        ; PIN_D13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[8]        ; PIN_G18       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[9]        ; PIN_G17       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[0]          ; PIN_AA20      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[1]          ; PIN_AB20      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[2]          ; PIN_AA19      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[3]          ; PIN_AA18      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[4]          ; PIN_AB18      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[5]          ; PIN_AA17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[6]          ; PIN_U22       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[0]          ; PIN_Y19       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[1]          ; PIN_AB17      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[2]          ; PIN_AA10      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[3]          ; PIN_Y14       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[4]          ; PIN_V14       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[5]          ; PIN_AB22      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[6]          ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[0]          ; PIN_Y16       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[1]          ; PIN_W16       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[2]          ; PIN_Y17       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[3]          ; PIN_V16       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[4]          ; PIN_U17       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[5]          ; PIN_V18       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[6]          ; PIN_V19       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[0]          ; PIN_U20       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[1]          ; PIN_Y20       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[2]          ; PIN_V20       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[3]          ; PIN_U16       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[4]          ; PIN_U15       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[5]          ; PIN_Y15       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX4[6]          ; PIN_P9        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[0]          ; PIN_N9        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[1]          ; PIN_M8        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[2]          ; PIN_T14       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[3]          ; PIN_P14       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[4]          ; PIN_C1        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[5]          ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                ;              ; HEX5[6]          ; PIN_W19       ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_CLK          ; PIN_D3        ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_CLK2         ; PIN_E2        ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_DAT          ; PIN_G2        ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_DAT2         ; PIN_G1        ; QSF Assignment             ;
; Location                    ;                ;              ; RESET_N          ; PIN_P22       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_CLK           ; PIN_H11       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_CMD           ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DATA[0]       ; PIN_K9        ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DATA[1]       ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DATA[2]       ; PIN_E12       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DATA[3]       ; PIN_C11       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[0]            ; PIN_U13       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[1]            ; PIN_V13       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[2]            ; PIN_T13       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[3]            ; PIN_T12       ; QSF Assignment             ;
; Location                    ;                ;              ; SW[4]            ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[5]            ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[6]            ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[7]            ; PIN_AA13      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[8]            ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                ;              ; SW[9]            ; PIN_AB12      ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[0]         ; PIN_B6        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[1]         ; PIN_B7        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[2]         ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[3]         ; PIN_A7        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[0]         ; PIN_L7        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[1]         ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[2]         ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[3]         ; PIN_J8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_HS           ; PIN_H8        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[0]         ; PIN_A9        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[1]         ; PIN_B10       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[2]         ; PIN_C9        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[3]         ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_VS           ; PIN_G8        ; QSF Assignment             ;
; Fast Input Register         ; sdram_control  ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_control  ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_control  ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 973 ) ; 0.00 % ( 0 / 973 )         ; 0.00 % ( 0 / 973 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 973 ) ; 0.00 % ( 0 / 973 )         ; 0.00 % ( 0 / 973 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 959 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/fpga_sdram_test/output_files/fpga_sdram_test_driver.pin.


+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+--------------------+-------+
; Resource                                                    ; Usage              ; %     ;
+-------------------------------------------------------------+--------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 260 / 18,480       ; 1 %   ;
; ALMs needed [=A-B+C]                                        ; 260                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 277 / 18,480       ; 1 %   ;
;         [a] ALMs used for LUT logic and registers           ; 142                ;       ;
;         [b] ALMs used for LUT logic                         ; 105                ;       ;
;         [c] ALMs used for registers                         ; 30                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 17 / 18,480        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 18,480         ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                  ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                  ;       ;
;         [c] Due to LAB input limits                         ; 0                  ;       ;
;         [d] Due to virtual I/Os                             ; 0                  ;       ;
;                                                             ;                    ;       ;
; Difficulty packing design                                   ; Low                ;       ;
;                                                             ;                    ;       ;
; Total LABs:  partially or completely used                   ; 34 / 1,848         ; 2 %   ;
;     -- Logic LABs                                           ; 34                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                  ;       ;
;                                                             ;                    ;       ;
; Combinational ALUT usage for logic                          ; 452                ;       ;
;     -- 7 input functions                                    ; 4                  ;       ;
;     -- 6 input functions                                    ; 65                 ;       ;
;     -- 5 input functions                                    ; 65                 ;       ;
;     -- 4 input functions                                    ; 98                 ;       ;
;     -- <=3 input functions                                  ; 220                ;       ;
; Combinational ALUT usage for route-throughs                 ; 11                 ;       ;
; Dedicated logic registers                                   ; 354                ;       ;
;     -- By type:                                             ;                    ;       ;
;         -- Primary logic registers                          ; 343 / 36,960       ; < 1 % ;
;         -- Secondary logic registers                        ; 11 / 36,960        ; < 1 % ;
;     -- By function:                                         ;                    ;       ;
;         -- Design implementation registers                  ; 343                ;       ;
;         -- Routing optimization registers                   ; 11                 ;       ;
;                                                             ;                    ;       ;
; Virtual pins                                                ; 0                  ;       ;
; I/O pins                                                    ; 61 / 224           ; 27 %  ;
;     -- Clock pins                                           ; 1 / 9              ; 11 %  ;
;     -- Dedicated input pins                                 ; 0 / 11             ; 0 %   ;
; I/O registers                                               ; 67                 ;       ;
;                                                             ;                    ;       ;
; Global signals                                              ; 4                  ;       ;
; M10K blocks                                                 ; 0 / 308            ; 0 %   ;
; Total MLAB memory bits                                      ; 0                  ;       ;
; Total block memory bits                                     ; 0 / 3,153,920      ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 3,153,920      ; 0 %   ;
;                                                             ;                    ;       ;
; Total DSP Blocks                                            ; 0 / 66             ; 0 %   ;
;                                                             ;                    ;       ;
; Fractional PLLs                                             ; 1 / 4              ; 25 %  ;
; Global clocks                                               ; 3 / 16             ; 19 %  ;
; Quadrant clocks                                             ; 0 / 88             ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68             ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68             ; 0 %   ;
; JTAGs                                                       ; 0 / 1              ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1              ; 0 %   ;
; CRC blocks                                                  ; 0 / 1              ; 0 %   ;
; Remote update blocks                                        ; 0 / 1              ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3              ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.5% / 0.5% / 0.5% ;       ;
; Peak interconnect usage (total/H/V)                         ; 9.3% / 9.5% / 8.6% ;       ;
; Maximum fan-out                                             ; 421                ;       ;
; Highest non-global fan-out                                  ; 155                ;       ;
; Total fan-out                                               ; 3272               ;       ;
; Average fan-out                                             ; 3.18               ;       ;
+-------------------------------------------------------------+--------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 260 / 18480 ( 1 % )   ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 260                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 277 / 18480 ( 1 % )   ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 142                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 105                   ; 0                              ;
;         [c] ALMs used for registers                         ; 30                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 17 / 18480 ( < 1 % )  ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 18480 ( 0 % )     ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 34 / 1848 ( 2 % )     ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 34                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 452                   ; 0                              ;
;     -- 7 input functions                                    ; 4                     ; 0                              ;
;     -- 6 input functions                                    ; 65                    ; 0                              ;
;     -- 5 input functions                                    ; 65                    ; 0                              ;
;     -- 4 input functions                                    ; 98                    ; 0                              ;
;     -- <=3 input functions                                  ; 220                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 11                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 343 / 36960 ( < 1 % ) ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 11 / 36960 ( < 1 % )  ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 343                   ; 0                              ;
;         -- Routing optimization registers                   ; 11                    ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 58                    ; 3                              ;
; I/O registers                                               ; 67                    ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                              ;
; Clock enable block                                          ; 0 / 104 ( 0 % )       ; 3 / 104 ( 2 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 272 ( 5 % )      ; 0 / 272 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 35 / 272 ( 12 % )     ; 0 / 272 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 288 ( 5 % )      ; 0 / 288 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )        ; 2 / 36 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 573                   ; 0                              ;
;     -- Registered Input Connections                         ; 557                   ; 0                              ;
;     -- Output Connections                                   ; 16                    ; 557                            ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 3255                  ; 608                            ;
;     -- Registered Connections                               ; 1959                  ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 32                    ; 557                            ;
;     -- hard_block:auto_generated_inst                       ; 557                   ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 5                     ; 2                              ;
;     -- Output Ports                                         ; 40                    ; 3                              ;
;     -- Bidir Ports                                          ; 16                    ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; M9    ; 3B       ; 22           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]   ; U7    ; 3A       ; 10           ; 0            ; 91           ; 137                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]   ; W9    ; 3A       ; 11           ; 0            ; 34           ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[2]   ; M7    ; 3A       ; 14           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[3]   ; M6    ; 3A       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; W8    ; 3A       ; 11           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; U8    ; 3A       ; 10           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; P6    ; 3A       ; 11           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; R7    ; 3A       ; 14           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; T8    ; 3A       ; 12           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; U11   ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; Y10   ; 3B       ; 23           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; N6    ; 3A       ; 11           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AB10  ; 3B       ; 25           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; P12   ; 3B       ; 24           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; P7    ; 3A       ; 14           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P8    ; 3B       ; 18           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; R5    ; 3A       ; 10           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T7    ; 3A       ; 12           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AB7   ; 3B       ; 18           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; V6    ; 3A       ; 12           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; R6    ; 3A       ; 10           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AB11  ; 3B       ; 25           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; U6    ; 3A       ; 12           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; U12   ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AB6   ; 3B       ; 16           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; N8    ; 3B       ; 18           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AB5   ; 3B       ; 16           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; U21   ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; V21   ; 4A       ; 51           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; W22   ; 4A       ; 48           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; W21   ; 4A       ; 50           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; Y22   ; 4A       ; 48           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; Y21   ; 4A       ; 50           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AA22  ; 4A       ; 46           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; AA2   ; 2A       ; 0            ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; AA1   ; 2A       ; 0            ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; W2    ; 2A       ; 0            ; 18           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; Y3    ; 2A       ; 0            ; 18           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; N1    ; 2A       ; 0            ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; U2    ; 2A       ; 0            ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; L2    ; 2A       ; 0            ; 20           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; L1    ; 2A       ; 0            ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; Y9    ; 3B       ; 23           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe               ;
; DRAM_DQ[10] ; AA8   ; 3B       ; 19           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; AA7   ; 3B       ; 18           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; V10   ; 3B       ; 16           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; V9    ; 3B       ; 16           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; U10   ; 3B       ; 19           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; T9    ; 3B       ; 19           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_15 ;
; DRAM_DQ[1]  ; T10   ; 3B       ; 23           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_1  ;
; DRAM_DQ[2]  ; R9    ; 3B       ; 23           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_2  ;
; DRAM_DQ[3]  ; Y11   ; 3B       ; 29           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; R10   ; 3B       ; 25           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; R11   ; 3B       ; 25           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; R12   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; AA12  ; 3B       ; 29           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; AA9   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; AB8   ; 3B       ; 19           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_9  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; 2A       ; 10 / 16 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 28 / 32 ( 88 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 7 / 48 ( 15 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 48 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 32 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 271        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 262        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; LEDR[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; LEDR[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; DRAM_DQ[11]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ; 82         ; 3B       ; DRAM_DQ[10]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA9      ; 89         ; 3B       ; DRAM_DQ[8]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA10     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; DRAM_DQ[7]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; HEX0[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; DRAM_WE_N                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB6      ; 74         ; 3B       ; DRAM_RAS_N                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB7      ; 81         ; 3B       ; DRAM_BA[1]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB8      ; 84         ; 3B       ; DRAM_DQ[9]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; DRAM_ADDR[5]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 100        ; 3B       ; DRAM_CLK                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 270        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 257        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 21         ; 2A       ; LEDR[9]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L2       ; 23         ; 2A       ; LEDR[8]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; KEY[3]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M7       ; 72         ; 3A       ; KEY[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; CLOCK_50                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 24         ; 2A       ; LEDR[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; LEDR[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; DRAM_ADDR[4]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; DRAM_UDQM                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; DRAM_ADDR[11]                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P7       ; 73         ; 3A       ; DRAM_ADDR[7]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P8       ; 78         ; 3B       ; DRAM_ADDR[8]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; DRAM_ADDR[6]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; DRAM_ADDR[9]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R6       ; 58         ; 3A       ; DRAM_CKE                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R7       ; 71         ; 3A       ; DRAM_ADDR[12]                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; DRAM_DQ[2]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R10      ; 99         ; 3B       ; DRAM_DQ[4]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 101        ; 3B       ; DRAM_DQ[5]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 95         ; 3B       ; DRAM_DQ[6]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; DRAM_BA[0]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 68         ; 3A       ; DRAM_ADDR[1]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ; 83         ; 3B       ; DRAM_DQ[15]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T10      ; 91         ; 3B       ; DRAM_DQ[1]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 155        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; LEDR[7]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; LEDR[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; DRAM_CS_N                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U7       ; 59         ; 3A       ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; DRAM_ADDR[10]                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; DRAM_DQ[14]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 94         ; 3B       ; DRAM_ADDR[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 96         ; 3B       ; DRAM_LDQM                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; HEX0[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; DRAM_CAS_N                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; DRAM_DQ[13]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V10      ; 77         ; 3B       ; DRAM_DQ[12]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 148        ; 4A       ; HEX0[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; LEDR[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; DRAM_ADDR[0]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ; 65         ; 3A       ; KEY[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; HEX0[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W22      ; 140        ; 4A       ; HEX0[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; LEDR[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; DRAM_DQ[0]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 90         ; 3B       ; DRAM_ADDR[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y11      ; 103        ; 3B       ; DRAM_DQ[3]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; HEX0[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y22      ; 138        ; 4A       ; HEX0[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                              ;
+------------------------------------------------------------------------------------+---------------------------+
;                                                                                    ;                           ;
+------------------------------------------------------------------------------------+---------------------------+
; pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                    ; Integer PLL               ;
;     -- PLL Location                                                                ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                     ; Global Clock              ;
;     -- PLL Bandwidth                                                               ; Auto                      ;
;         -- PLL Bandwidth Range                                                     ; 1200000 to 600000 Hz      ;
;     -- Reference Clock Frequency                                                   ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                  ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                           ; 500.0 MHz                 ;
;     -- PLL Operation Mode                                                          ; Normal                    ;
;     -- PLL Freq Min Lock                                                           ; 30.000000 MHz             ;
;     -- PLL Freq Max Lock                                                           ; 80.000000 MHz             ;
;     -- PLL Enable                                                                  ; On                        ;
;     -- PLL Fractional Division                                                     ; N/A                       ;
;     -- M Counter                                                                   ; 20                        ;
;     -- N Counter                                                                   ; 2                         ;
;     -- PLL Refclk Select                                                           ;                           ;
;             -- PLL Refclk Select Location                                          ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                  ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                  ; ref_clk1                  ;
;             -- ADJPLLIN source                                                     ; N/A                       ;
;             -- CORECLKIN source                                                    ; N/A                       ;
;             -- IQTXRXCLKIN source                                                  ; N/A                       ;
;             -- PLLIQCLKIN source                                                   ; N/A                       ;
;             -- RXIQCLKIN source                                                    ; N/A                       ;
;             -- CLKIN(0) source                                                     ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                     ; N/A                       ;
;             -- CLKIN(2) source                                                     ; N/A                       ;
;             -- CLKIN(3) source                                                     ; N/A                       ;
;     -- PLL Output Counter                                                          ;                           ;
;         -- pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                              ; 100.0 MHz                 ;
;             -- Output Clock Location                                               ; PLLOUTPUTCOUNTER_X0_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                              ; On                        ;
;             -- Duty Cycle                                                          ; 50.0000                   ;
;             -- Phase Shift                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                           ; 5                         ;
;             -- C Counter PH Mux PRST                                               ; 0                         ;
;             -- C Counter PRST                                                      ; 1                         ;
;         -- pll:pll_unit|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                              ; 100.0 MHz                 ;
;             -- Output Clock Location                                               ; PLLOUTPUTCOUNTER_X0_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                              ; On                        ;
;             -- Duty Cycle                                                          ; 50.0000                   ;
;             -- Phase Shift                                                         ; 252.000000 degrees        ;
;             -- C Counter                                                           ; 5                         ;
;             -- C Counter PH Mux PRST                                               ; 4                         ;
;             -- C Counter PRST                                                      ; 4                         ;
;                                                                                    ;                           ;
+------------------------------------------------------------------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Entity Name                      ; Library Name ;
+----------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |fpga_sdram_test_driver                                                          ; 260.0 (16.1)         ; 276.5 (16.2)                     ; 16.5 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 452 (52)            ; 354 (2)                   ; 67 (67)       ; 0                 ; 0     ; 0          ; 61   ; 0            ; |fpga_sdram_test_driver                                                                                                                                              ; fpga_sdram_test_driver           ; work         ;
;    |fpga_sdram_writeall_readall_test:writeall_readall_test|                      ; 46.7 (46.7)          ; 48.7 (48.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fpga_sdram_test_driver|fpga_sdram_writeall_readall_test:writeall_readall_test                                                                                       ; fpga_sdram_writeall_readall_test ; work         ;
;    |fpga_sdram_writeone_readone_test:writeone_readone_test|                      ; 53.8 (53.8)          ; 57.0 (57.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (91)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fpga_sdram_test_driver|fpga_sdram_writeone_readone_test:writeone_readone_test                                                                                       ; fpga_sdram_writeone_readone_test ; work         ;
;    |pll:pll_unit|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fpga_sdram_test_driver|pll:pll_unit                                                                                                                                 ; pll                              ; work         ;
;       |altera_pll:altera_pll_i|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fpga_sdram_test_driver|pll:pll_unit|altera_pll:altera_pll_i                                                                                                         ; altera_pll                       ; work         ;
;    |sdram_control_wrapper:sdram_ctrl_unit|                                       ; 143.4 (0.0)          ; 154.6 (0.0)                      ; 11.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 233 (0)             ; 221 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit                                                                                                        ; sdram_control_wrapper            ; work         ;
;       |altera_reset_controller:rst_controller|                                   ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit|altera_reset_controller:rst_controller                                                                 ; altera_reset_controller          ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                            ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                      ; altera_reset_synchronizer        ; work         ;
;       |sdram_control:sdram_control_unit|                                         ; 142.8 (108.6)        ; 153.3 (112.3)                    ; 10.5 (3.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 232 (181)           ; 218 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit                                                                       ; sdram_control                    ; work         ;
;          |sdram_control_input_efifo_module:the_sdram_control_input_efifo_module| ; 34.2 (34.2)          ; 41.0 (41.0)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module ; sdram_control_input_efifo_module ; work         ;
+----------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; KEY[3]        ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                          ;
+-------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[3]                                                                                    ;                   ;         ;
; DRAM_DQ[0]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[0]  ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[1]  ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[2]  ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[3]  ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[4]  ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[5]  ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[6]  ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[7]  ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[8]  ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[9]  ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                               ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[10] ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                               ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[11] ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                               ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[12] ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                               ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[13] ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                               ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[14] ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                               ;                   ;         ;
;      - sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|za_data[15] ; 0                 ; 0       ;
; KEY[1]                                                                                    ;                   ;         ;
;      - state_reg[0]~1                                                                     ; 1                 ; 0       ;
;      - fpga_sdram_writeone_readone_test:writeone_readone_test|Selector47~2                ; 1                 ; 0       ;
;      - start_test1_n~0                                                                    ; 1                 ; 0       ;
;      - fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg~20                ; 1                 ; 0       ;
;      - fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg~26                ; 1                 ; 0       ;
;      - fpga_sdram_writeone_readone_test:writeone_readone_test|wr_data_reg[8]~0            ; 1                 ; 0       ;
;      - state_reg[1]~3                                                                     ; 1                 ; 0       ;
;      - fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg~25                ; 1                 ; 0       ;
;      - state_reg[1]~4                                                                     ; 1                 ; 0       ;
; KEY[2]                                                                                    ;                   ;         ;
;      - state_reg[1]~4                                                                     ; 0                 ; 0       ;
;      - fpga_sdram_writeone_readone_test:writeone_readone_test|Selector47~2                ; 0                 ; 0       ;
;      - fpga_sdram_writeone_readone_test:writeone_readone_test|wr_data_reg[8]~0            ; 0                 ; 0       ;
;      - state_reg[1]~3                                                                     ; 0                 ; 0       ;
;      - fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg~25                ; 0                 ; 0       ;
; KEY[0]                                                                                    ;                   ;         ;
;      - pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ; 0                 ; 0       ;
;      - KEY[0]~inputCLKENA0                                                                ; 0                 ; 0       ;
; CLOCK_50                                                                                  ;                   ;         ;
+-------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                            ; Location                  ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                                                                                          ; PIN_U7                    ; 136     ; Async. clear                            ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|Selector47~0                                                                                             ; LABCELL_X16_Y6_N42        ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|addr_reg[8]~0                                                                                            ; LABCELL_X16_Y3_N21        ; 41      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|addr_reg[8]~1                                                                                            ; LABCELL_X16_Y3_N0         ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|Selector41~0                                                                                             ; LABCELL_X16_Y6_N9         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.compare                                                                                        ; FF_X16_Y5_N20             ; 49      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|wr_data_reg[8]~0                                                                                         ; MLABCELL_X18_Y5_N24       ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y0_N1 ; 421     ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X18_Y2_N53             ; 155     ; Async. clear, Async. load, Clock enable ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_rnw~1                                                                             ; MLABCELL_X18_Y2_N30       ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[5]~2                                                                              ; MLABCELL_X13_Y2_N3        ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[6]~1                                                                              ; MLABCELL_X18_Y1_N36       ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.000010000                                                                        ; FF_X18_Y3_N20             ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.001000000                                                                        ; FF_X13_Y2_N20             ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe                                                                                       ; DDIOOECELL_X23_Y0_N79     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_1                                                                          ; DDIOOECELL_X23_Y0_N62     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_10                                                                         ; DDIOOECELL_X19_Y0_N56     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_11                                                                         ; DDIOOECELL_X18_Y0_N56     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_12                                                                         ; DDIOOECELL_X16_Y0_N45     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_13                                                                         ; DDIOOECELL_X16_Y0_N62     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_14                                                                         ; DDIOOECELL_X19_Y0_N5      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_15                                                                         ; DDIOOECELL_X19_Y0_N22     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_2                                                                          ; DDIOOECELL_X23_Y0_N45     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_3                                                                          ; DDIOOECELL_X29_Y0_N56     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_4                                                                          ; DDIOOECELL_X25_Y0_N22     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_5                                                                          ; DDIOOECELL_X25_Y0_N5      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_6                                                                          ; DDIOOECELL_X24_Y0_N56     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_7                                                                          ; DDIOOECELL_X29_Y0_N39     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_8                                                                          ; DDIOOECELL_X22_Y0_N39     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|oe~_Duplicate_9                                                                          ; DDIOOECELL_X19_Y0_N39     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[43]~0      ; LABCELL_X19_Y2_N3         ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[43]~0      ; LABCELL_X19_Y2_N12        ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                       ;
+-------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                  ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; KEY[0]                                                ; PIN_U7                    ; 136     ; Global Clock         ; GCLK7            ; --                        ;
; pll:pll_unit|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X0_Y0_N1 ; 421     ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[1]   ; PLLOUTPUTCOUNTER_X0_Y2_N1 ; 1       ; Global Clock         ; GCLK2            ; --                        ;
+-------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 901 / 140,056 ( < 1 % ) ;
; C12 interconnects            ; 8 / 6,048 ( < 1 % )     ;
; C2 interconnects             ; 333 / 54,648 ( < 1 % )  ;
; C4 interconnects             ; 173 / 25,920 ( < 1 % )  ;
; DQS bus muxes                ; 0 / 17 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )          ;
; Direct links                 ; 74 / 140,056 ( < 1 % )  ;
; Global clocks                ; 3 / 16 ( 19 % )         ;
; Local interconnects          ; 275 / 36,960 ( < 1 % )  ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 23 / 5,984 ( < 1 % )    ;
; R14/C12 interconnect drivers ; 21 / 9,504 ( < 1 % )    ;
; R3 interconnects             ; 437 / 60,192 ( < 1 % )  ;
; R6 interconnects             ; 481 / 127,072 ( < 1 % ) ;
; Spine clocks                 ; 5 / 120 ( 4 % )         ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )       ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 61        ; 35           ; 61        ; 0            ; 0            ; 61        ; 61        ; 0            ; 61        ; 61        ; 0            ; 56           ; 0            ; 0            ; 0            ; 0            ; 56           ; 0            ; 0            ; 0            ; 0            ; 56           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 26           ; 0         ; 61           ; 61           ; 0         ; 0         ; 61           ; 0         ; 0         ; 61           ; 5            ; 61           ; 61           ; 61           ; 61           ; 5            ; 61           ; 61           ; 61           ; 61           ; 5            ; 61           ; 61           ; 61           ; 61           ; 61           ; 61           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; KEY[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                         ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                 ; Destination Clock(s)                                            ; Delay Added in ns ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; pll_unit|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_unit|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 50.7              ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                          ; Destination Register                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[10]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.618             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.000001000                                                                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.574             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[20]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.554             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.000010000                                                                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.528             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.read0                                                                                   ; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.read0                                                                                   ; 0.488             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.read1                                                                                   ; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.read0                                                                                   ; 0.476             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[5]  ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_data[5]                                                                    ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[28] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[28] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[24]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[42] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[42] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[11]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[29] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[29] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[12]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[30] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[30] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_rnw                                                                        ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|rd_address  ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[43] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[43] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_cs_n                                                                       ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.468             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[12] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_data[12]                                                                   ; 0.462             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[2]  ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_data[2]                                                                    ; 0.459             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[1]  ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_data[1]                                                                    ; 0.445             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.write1                                                                                  ; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.read0                                                                                   ; 0.435             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[38] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[38] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[21]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[39] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[39] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[22]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[40] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[40] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[23]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[41] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[41] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.427             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.compare                                                                                 ; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.write0                                                                                  ; 0.425             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.failed                                                                                  ; state_reg[1]                                                                                                                                             ; 0.424             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|addr_reg[3]                                                                                       ; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.read0                                                                                   ; 0.417             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.passed                                                                                  ; state_reg[0]                                                                                                                                             ; 0.412             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_state.011                                                                       ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_count[0]                                                                        ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[14]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[32] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[32] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[15]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[33] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[33] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[16]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[34] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[34] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[17]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[35] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[35] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[18]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[36] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[36] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[19]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[37] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_addr[13]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[31] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[31] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.000000010                                                                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.001000000                                                                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_0[37] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.000100000                                                                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_count[1]                                                                        ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.100000000                                                                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|init_done                                                                         ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.000000001                                                                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|refresh_request                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entries[1]  ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entries[0]  ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.411             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_state.000                                                                       ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_state.001                                                                       ; 0.407             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|active_data[11]                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_data[11]~_Duplicate_1                                                           ; 0.399             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|wr_data_reg[13]                                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[13] ; 0.397             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_cmd[2]~_Duplicate_1                                                             ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|rd_valid[0]                                                                       ; 0.396             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|wr_data_reg[12]                                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[12] ; 0.396             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.idle                                                                                    ; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.write0                                                                                  ; 0.393             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_next.010000000                                                                  ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.010000000                                                                 ; 0.389             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.000000100                                                                 ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_state.000010000                                                                 ; 0.385             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_next.111                                                                        ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_state.111                                                                       ; 0.382             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_state.111                                                                       ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_next.101                                                                        ; 0.382             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_state.010                                                                       ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_refs[1]                                                                         ; 0.379             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_state.101                                                                       ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|i_cmd[3]                                                                          ; 0.378             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|wr_data_reg[14]                                                                                   ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[14] ; 0.378             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.passed                                                                                  ; state_reg[1]                                                                                                                                             ; 0.377             ;
; state_reg[0]                                                                                                                                             ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[3]  ; 0.377             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.write0                                                                                  ; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.read0                                                                                   ; 0.377             ;
; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.idle                                                                                    ; fpga_sdram_writeone_readone_test:writeone_readone_test|state_reg.read0                                                                                   ; 0.377             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.read2                                                                                   ; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.passed                                                                                  ; 0.373             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|addr_reg[15]                                                                                      ; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.read0                                                                                   ; 0.366             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|addr_reg[17]                                                                                      ; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.read0                                                                                   ; 0.366             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|addr_reg[7]                                                                                       ; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.read0                                                                                   ; 0.366             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|addr_reg[6]                                                                                       ; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.read0                                                                                   ; 0.366             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|addr_reg[5]                                                                                       ; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.read0                                                                                   ; 0.366             ;
; fpga_sdram_writeall_readall_test:writeall_readall_test|addr_reg[4]                                                                                       ; fpga_sdram_writeall_readall_test:writeall_readall_test|state_reg.read0                                                                                   ; 0.366             ;
; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module|entry_1[23] ; sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|m_addr[5]                                                                         ; 0.365             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEBA4F23C7 for design "fpga_sdram_test_driver"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 376 fanout uses global clock CLKCTRL_G3
    Info (11162): pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): KEY[0]~inputCLKENA0 with 136 fanout uses global clock CLKCTRL_G4
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY[0]~inputCLKENA0, placed at CLKCTRL_G4
        Info (179012): Refclk input I/O pad KEY[0] is placed onto PIN_U7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fpga_sdram_test_driver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: pll_unit|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_unit|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_unit|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_unit|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 51 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 1.57 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/fpga_sdram_test/output_files/fpga_sdram_test_driver.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 157 warnings
    Info: Peak virtual memory: 2588 megabytes
    Info: Processing ended: Sun Jan 15 00:22:04 2017
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:01:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/fpga_sdram_test/output_files/fpga_sdram_test_driver.fit.smsg.


