Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\CSE_371\DE1_SOC_D8M_RTL\sdram_qsys.qsys --block-symbol-file --output-directory=C:\CSE_371\DE1_SOC_D8M_RTL\sdram_qsys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC_D8M_RTL/sdram_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sdram_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: sdram_qsys.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Warning: sdram_qsys.: You have exported the interface new_sdram_controller_0.s1 but not its associated clock interface.  Export the driver of new_sdram_controller_0.clk
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\CSE_371\DE1_SOC_D8M_RTL\sdram_qsys.qsys --synthesis=VERILOG --output-directory=C:\CSE_371\DE1_SOC_D8M_RTL\sdram_qsys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC_D8M_RTL/sdram_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sdram_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: sdram_qsys.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Warning: sdram_qsys.: You have exported the interface new_sdram_controller_0.s1 but not its associated clock interface.  Export the driver of new_sdram_controller_0.clk
Info: sdram_qsys: Generating sdram_qsys "sdram_qsys" for QUARTUS_SYNTH
Info: new_sdram_controller_0: Starting RTL generation for module 'sdram_qsys_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_qsys_new_sdram_controller_0 --dir=C:/Users/TARKAN~1/AppData/Local/Temp/alt7677_2162268216429442683.dir/0001_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/TARKAN~1/AppData/Local/Temp/alt7677_2162268216429442683.dir/0001_new_sdram_controller_0_gen//sdram_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'sdram_qsys_new_sdram_controller_0'
Info: new_sdram_controller_0: "sdram_qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: pll_0: "sdram_qsys" instantiated altera_pll "pll_0"
Info: rst_controller: "sdram_qsys" instantiated altera_reset_controller "rst_controller"
Info: sdram_qsys: Done "sdram_qsys" with 4 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
