Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 02:33:44 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_57/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.821      -12.586                     23                 2129       -0.057       -0.678                     35                 2129        1.725        0.000                       0                  2130  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.821      -12.586                     23                 2129       -0.057       -0.678                     35                 2129        1.725        0.000                       0                  2130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           23  Failing Endpoints,  Worst Slack       -0.821ns,  Total Violation      -12.586ns
Hold  :           35  Failing Endpoints,  Worst Slack       -0.057ns,  Total Violation       -0.678ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.821ns  (required time - arrival time)
  Source:                 demux/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.975ns (41.570%)  route 2.776ns (58.430%))
  Logic Levels:           19  (CARRY8=10 LUT2=2 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 5.757 - 4.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.275ns (routing 0.210ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.190ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2129, estimated)     1.275     2.236    demux/CLK
    SLICE_X123Y460       FDRE                                         r  demux/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y460       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.313 r  demux/sel_reg[2]/Q
                         net (fo=83, estimated)       0.284     2.597    demux/sel[2]
    SLICE_X124Y460       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.234     2.831 r  demux/sel_reg[8]_i_6/O[7]
                         net (fo=37, estimated)       0.300     3.131    p_1_in[8]
    SLICE_X124Y454       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.101     3.232 r  sel[8]_i_219/O
                         net (fo=2, estimated)        0.181     3.413    sel[8]_i_219_n_0
    SLICE_X124Y454       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.510 r  sel[8]_i_226/O
                         net (fo=1, routed)           0.011     3.521    demux/S[1]
    SLICE_X124Y454       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.676 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, estimated)        0.026     3.702    demux/sel_reg[8]_i_191_n_0
    SLICE_X124Y455       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.779 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, estimated)       0.314     4.093    demux_n_10
    SLICE_X123Y456       LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.195 r  sel[8]_i_137/O
                         net (fo=2, estimated)        0.160     4.355    sel[8]_i_137_n_0
    SLICE_X123Y456       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.406 r  sel[8]_i_144/O
                         net (fo=1, routed)           0.022     4.428    demux/sel[8]_i_64_0[4]
    SLICE_X123Y456       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.587 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     4.613    demux/sel_reg[8]_i_81_n_0
    SLICE_X123Y457       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.689 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, estimated)        0.293     4.982    demux_n_98
    SLICE_X122Y457       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.101     5.083 r  sel[8]_i_32/O
                         net (fo=2, estimated)        0.162     5.245    sel[8]_i_32_n_0
    SLICE_X122Y457       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.294 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     5.305    demux/sel[8]_i_28_0[5]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.460 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.486    demux/sel_reg[8]_i_20_n_0
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.542 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, estimated)        0.312     5.854    demux/O[0]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.058 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, estimated)        0.246     6.304    demux_n_106
    SLICE_X122Y460       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.340 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.350    demux/sel_reg[6]_0[6]
    SLICE_X122Y460       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.465 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, estimated)        0.026     6.491    demux/sel_reg[8]_i_4_n_0
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.547 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, estimated)        0.197     6.744    demux/sel_reg[8]_i_3_n_15
    SLICE_X123Y461       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     6.781 r  demux/sel[4]_i_2/O
                         net (fo=4, estimated)        0.110     6.891    demux/sel[4]_i_2_n_0
    SLICE_X123Y461       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     6.928 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.059     6.987    demux/sel20_in[3]
    SLICE_X123Y461       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2129, estimated)     1.087     5.757    demux/CLK
    SLICE_X123Y461       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.419     6.176    
                         clock uncertainty           -0.035     6.141    
    SLICE_X123Y461       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.166    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          6.166    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                 -0.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 demux/genblk1[284].z_reg[284][1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[284].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.094ns (routing 0.190ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.210ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2129, estimated)     1.094     1.764    demux/CLK
    SLICE_X136Y485       FDRE                                         r  demux/genblk1[284].z_reg[284][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y485       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.822 r  demux/genblk1[284].z_reg[284][1]/Q
                         net (fo=1, estimated)        0.127     1.949    genblk1[284].reg_in/D[1]
    SLICE_X136Y478       FDRE                                         r  genblk1[284].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2129, estimated)     1.294     2.255    genblk1[284].reg_in/CLK
    SLICE_X136Y478       FDRE                                         r  genblk1[284].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.311     1.944    
    SLICE_X136Y478       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.006    genblk1[284].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                 -0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X129Y465  demux/genblk1[36].z_reg[36][2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X129Y465  demux/genblk1[36].z_reg[36][2]/C



