#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jun 21 10:12:43 2016
# Process ID: 7778
# Current directory: /home/node003/work/proj/spiral/dma/project_1
# Command line: vivado project_1.xpr
# Log file: /home/node003/work/proj/spiral/dma/project_1/vivado.log
# Journal file: /home/node003/work/proj/spiral/dma/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_myipnew_0_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5808.480 ; gain = 147.711 ; free physical = 25969 ; free virtual = 61492
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- user.org:user:myipnew:1.0 - myipnew_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5907.070 ; gain = 94.559 ; free physical = 25872 ; free virtual = 61395
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets myipnew_0_M_axi_hp] [get_bd_intf_nets myipnew_0_M_axi_descriptor] [get_bd_cells myipnew_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user myip 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface S00_AXI_LITE -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:myip:1.0]
set_property VALUE 32 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI_LITE -of_objects [ipx::find_open_core user.org:user:myip:1.0]]]
add_peripheral_interface M00_AXI_LITE -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:myip:1.0]
add_peripheral_interface M01_AXI -interface_mode master -axi_type full [ipx::find_open_core user.org:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myip:1.0]
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_BASE_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S00_AXI_LITE_reg.OFFSET_BASE_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S00_AXI_LITE_reg.OFFSET_BASE_PARAM".
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_HIGH_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S00_AXI_LITE_reg.OFFSET_HIGH_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S00_AXI_LITE_reg.OFFSET_HIGH_PARAM".
write_peripheral [ipx::find_open_core user.org:user:myip:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
startgroup
create_bd_cell -type ip -vlnv user.org:user:myip:1.0 myip_0
endgroup
set_property location {1.5 346 -723} [get_bd_cells myip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myip_0/S00_AXI_LITE]
</myip_0/S00_AXI_LITE/S00_AXI_LITE_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myip_0/M01_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </myip_0/M01_AXI> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myip_0/M00_AXI_LITE" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
</processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into </myip_0/M00_AXI_LITE> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into </myip_0/M00_AXI_LITE> at <0xFC000000 [ 32M ]>
</processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into </myip_0/M00_AXI_LITE> at <0xE0000000 [ 4M ]>
</processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is being mapped into </myip_0/M00_AXI_LITE> at <0x40000000 [ 1G ]>
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/myip_0/m01_axi_init_axi_txn
/myip_0/m00_axi_lite_init_axi_txn

save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user myipnew 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:myipnew:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myipnew:1.0]
write_peripheral [ipx::find_open_core user.org:user:myipnew:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
startgroup
create_bd_cell -type ip -vlnv user.org:user:myipnew:1.0 myipnew_0
endgroup
set_property location {1 239 -240} [get_bd_cells myipnew_0]
delete_bd_objs [get_bd_cells myipnew_0]
connect_bd_net [get_bd_pins myip_0/m01_axi_init_axi_txn] [get_bd_pins myip_0/m01_axi_aresetn]
connect_bd_net [get_bd_pins myip_0/m00_axi_lite_init_axi_txn] [get_bd_pins myip_0/m00_axi_lite_aresetn]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/myip_0

report_ip_status -name ip_status 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/myip_0

ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0.v" into library work [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v" into library work [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M01_AXI.v" into library work [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M01_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI_LITE.v" into library work [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI_LITE.v:1]
[Tue Jun 21 10:35:57 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/runme.log
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 21 10:36:57 2016...
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/myip_0

open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 6217.125 ; gain = 159.645 ; free physical = 25416 ; free virtual = 61063
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/myip_0

open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 6285.328 ; gain = 54.133 ; free physical = 25284 ; free virtual = 60956
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/myip_0

ipx::edit_ip_in_project -upgrade true -name myip_v1_0_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_v1_0_project/myip_v1_0_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 21 10:51:23 2016...
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 6320.461 ; gain = 31.113 ; free physical = 25270 ; free virtual = 60944
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
validate_bd_design -force
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/myip_0

upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
validate_bd_design
disconnect_bd_net /rst_processing_system7_0_50M_peripheral_aresetn [get_bd_pins myip_0/m01_axi_init_axi_txn]
disconnect_bd_net /rst_processing_system7_0_50M_peripheral_aresetn [get_bd_pins myip_0/m00_axi_lite_init_axi_txn]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/myip_0/m01_axi_init_axi_txn
/myip_0/m00_axi_lite_init_axi_txn

save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 101 -924} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins myip_0/m01_axi_init_axi_txn] [get_bd_pins xlconstant_0/dout]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {1.5 108 -744} [get_bd_cells xlconstant_1]
set_property location {1 -32 -730} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins myip_0/m00_axi_lite_init_axi_txn] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/myip_0

upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design -force
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user myip_video 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface S00_AXIS_stream -interface_mode slave -axi_type stream [ipx::find_open_core user.org:user:myip_video:1.0]
add_peripheral_interface M00_AXIS_stream -interface_mode master -axi_type stream [ipx::find_open_core user.org:user:myip_video:1.0]
generate_peripheral [ipx::find_open_core user.org:user:myip_video:1.0]
write_peripheral [ipx::find_open_core user.org:user:myip_video:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:myip_video:1.0 myip_video_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_vdma_0
endgroup
delete_bd_objs [get_bd_cells axi_vdma_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells myip_video_0]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 15:34:43 2016...
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 6381.125 ; gain = 41.414 ; free physical = 24420 ; free virtual = 60317
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
validate_bd_design -force
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 15:37:27 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 15:37:27 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 15:41:08 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 15:41:08 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 6420.520 ; gain = 30.266 ; free physical = 24350 ; free virtual = 60264
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 16:15:46 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 16:15:47 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 6434.652 ; gain = 0.000 ; free physical = 24448 ; free virtual = 60363
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 16:19:18 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 16:19:18 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 6434.652 ; gain = 0.000 ; free physical = 24403 ; free virtual = 60319
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 16:20:54 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 16:20:54 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 6463.785 ; gain = 29.133 ; free physical = 24381 ; free virtual = 60297
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 16:25:24 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 16:25:24 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 6477.918 ; gain = 0.000 ; free physical = 24354 ; free virtual = 60282
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo.v
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
[Wed Jun 22 17:15:54 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/runme.log
[Wed Jun 22 17:15:54 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Jun 22 17:17:12 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/runme.log
[Wed Jun 22 17:17:12 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/impl_1/runme.log
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 17:22:34 2016...
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Jun 22 17:22:48 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 17:22:48 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 17:23:51 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 17:23:51 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 6510.059 ; gain = 0.977 ; free physical = 24231 ; free virtual = 60194
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo.v
update_compile_order -fileset sources_1
reset_run synth_1 -noclean_dir 
validate_bd_design -force
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 17:25:39 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 17:25:39 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 22 17:29:25 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Wed Jun 22 17:29:25 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 6551.324 ; gain = 27.133 ; free physical = 24347 ; free virtual = 60309
open_run impl_1
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.59 . Memory (MB): peak = 6611.320 ; gain = 3.000 ; free physical = 24131 ; free virtual = 60125
Restored from archive | CPU: 0.580000 secs | Memory: 4.113205 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.59 . Memory (MB): peak = 6611.320 ; gain = 3.000 ; free physical = 24131 ; free virtual = 60125
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 6772.988 ; gain = 219.668 ; free physical = 23976 ; free virtual = 59966
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 23 09:40:59 2016...
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 23 09:43:36 2016...
reset_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 7132.422 ; gain = 11.508 ; free physical = 23571 ; free virtual = 59553
export_ip_user_files -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/sim_scripts -force -quiet
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 09:54:20 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 09:54:20 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 7132.422 ; gain = 0.000 ; free physical = 23608 ; free virtual = 59604
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
remove_files /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo.v
validate_bd_design -force
reset_run synth_1
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 09:58:01 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 09:58:01 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1 -noclean_dir 
remove_files /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
[Thu Jun 23 09:59:06 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 09:59:06 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
WARNING: [filemgmt 56-12] File '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v' cannot be added to the project because it already exists in the project, skipping this file
import_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
add_files -norecurse -copy_to /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/src /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.srcs/sources_1/bd/design_1/design_1.bd}
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 23 10:05:51 2016...
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
add_files -norecurse -copy_to /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/src /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
ERROR: [Vivado 12-3630] The destination file '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/src/fifo_buffer.v' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/src /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
ERROR: [Vivado 12-3630] The destination file '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/src/fifo_buffer.v' already exists, please use -force if you want to overwrite!
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v" into library work [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0.v" into library work [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v" into library work [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M01_AXI.v" into library work [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M01_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI_LITE.v" into library work [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI_LITE.v:1]
[Thu Jun 23 10:08:33 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 23 10:12:55 2016...
update_ip_catalog -rebuild -repo_path /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_myip_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_myip_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_myip_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
validate_bd_design
reset_run synth_1
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 10:17:22 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 10:17:22 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 7222.695 ; gain = 22.105 ; free physical = 23479 ; free virtual = 59479
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 14:34:31 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 14:34:31 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 7254.961 ; gain = 18.133 ; free physical = 23114 ; free virtual = 59557
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Jun 23 14:36:21 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 14:36:21 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 14:37:20 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 14:37:20 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 7269.094 ; gain = 0.000 ; free physical = 23088 ; free virtual = 59532
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 14:41:26 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 14:41:26 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 7279.094 ; gain = 10.000 ; free physical = 23063 ; free virtual = 59507
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 14:43:10 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 14:43:10 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 7334.484 ; gain = 41.258 ; free physical = 23007 ; free virtual = 59451
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 14:45:44 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 14:45:44 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 7334.484 ; gain = 0.000 ; free physical = 23006 ; free virtual = 59451
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 14:48:17 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 14:48:17 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 7362.617 ; gain = 28.133 ; free physical = 22990 ; free virtual = 59434
refresh_design
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.56 . Memory (MB): peak = 7367.305 ; gain = 0.000 ; free physical = 22992 ; free virtual = 59458
Restored from archive | CPU: 0.590000 secs | Memory: 4.074142 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.56 . Memory (MB): peak = 7367.305 ; gain = 0.000 ; free physical = 22992 ; free virtual = 59458
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 7391.316 ; gain = 25.398 ; free physical = 22999 ; free virtual = 59456
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse {/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fft_wrapper.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI_LITE.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fft_wrapper.v'.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0.v:156]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'hdl/myip_v1_0.v'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
add_files -norecurse /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fft_wrapper.v
WARNING: [filemgmt 56-12] File '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fft_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 23 16:18:47 2016...
update_ip_catalog -rebuild -repo_path /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 16:19:35 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 16:19:35 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 7403.480 ; gain = 0.000 ; free physical = 22961 ; free virtual = 59412
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7407.883 ; gain = 4.402 ; free physical = 22912 ; free virtual = 59363
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 16:23:36 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 16:23:36 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 7407.887 ; gain = 0.000 ; free physical = 22892 ; free virtual = 59343
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Jun 23 16:24:41 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 16:24:41 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0]
Upgrading '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.upgrade_log'.
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_myip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 16:25:34 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 16:25:34 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 7425.020 ; gain = 3.000 ; free physical = 22895 ; free virtual = 59347
reset_run synth_1
validate_bd_design -force
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 16:27:40 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 16:27:40 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
set_property location {3 408 -729} [get_bd_cells myip_0]
set_property location {2 410 -799} [get_bd_cells myip_0]
refresh_design
INFO: [Netlist 29-17] Analyzing 493 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.88 . Memory (MB): peak = 7445.117 ; gain = 0.000 ; free physical = 22769 ; free virtual = 59260
Restored from archive | CPU: 0.910000 secs | Memory: 9.654793 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.88 . Memory (MB): peak = 7445.117 ; gain = 0.000 ; free physical = 22769 ; free virtual = 59260
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 7465.895 ; gain = 23.508 ; free physical = 22775 ; free virtual = 59249
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.0 ila_0
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] [get_bd_intf_pins myip_0/M00_AXI_LITE]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins myip_0/m01_axi_aclk]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
delete_bd_objs [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.0 ila_0
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] [get_bd_intf_pins myip_0/M00_AXI_LITE]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins myip_0/m01_axi_aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.0 ila_1
endgroup
copy_bd_objs /  [get_bd_cells {ila_1}]
set_property location {4 613 -1125} [get_bd_cells ila_1]
set_property location {3 574 -518} [get_bd_cells ila_2]
set_property location {2 377 -957} [get_bd_cells ila_1]
connect_bd_intf_net [get_bd_intf_pins ila_1/SLOT_0_AXI] [get_bd_intf_pins myip_0/S00_AXI_LITE]
connect_bd_net [get_bd_pins ila_1/clk] [get_bd_pins myip_0/m01_axi_aclk]
connect_bd_intf_net [get_bd_intf_pins ila_2/SLOT_0_AXI] [get_bd_intf_pins myip_0/M01_AXI]
connect_bd_net [get_bd_pins ila_2/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 23 17:06:13 2016...
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_TRIGOUT_EN {true} CONFIG.C_TRIGIN_EN {true}] [get_bd_cells ila_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_TRIGOUT_EN {false} CONFIG.C_TRIGIN_EN {true}] [get_bd_cells ila_2]
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/TRIG_OUT] [get_bd_intf_pins ila_2/TRIG_IN]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_INPUT_PIPE_STAGES {0} CONFIG.C_MONITOR_TYPE {AXI} CONFIG.C_NUM_OF_PROBES {44} CONFIG.C_ENABLE_ILA_AXI_MON {true}] [get_bd_cells ila_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_TRIGOUT_EN {true} CONFIG.C_TRIGIN_EN {true}] [get_bd_cells ila_1]
endgroup
delete_bd_objs [get_bd_intf_nets ila_0_TRIG_OUT]
connect_bd_intf_net [get_bd_intf_pins ila_0/TRIG_OUT] [get_bd_intf_pins ila_1/TRIG_IN]
connect_bd_intf_net [get_bd_intf_pins ila_1/TRIG_OUT] [get_bd_intf_pins ila_2/TRIG_IN]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
connect_bd_net [get_bd_pins myip_0/m01_axi_wvalid] [get_bd_pins ila_0/trig_in]
WARNING: [BD 41-1306] The connection to interface pin /myip_0/m01_axi_wvalid is being overridden by the user. This pin will not be connected as a part of interface connection M01_AXI
WARNING: [BD 41-1306] The connection to interface pin /ila_0/trig_in is being overridden by the user. This pin will not be connected as a part of interface connection TRIG_IN
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun 23 17:33:45 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/runme.log
[Thu Jun 23 17:33:45 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/impl_1/runme.log
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 23 17:33:55 2016...
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /myip_0/m01_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: myip_0_M01_AXI 
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_ila_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ila_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ila_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ila_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_ila_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ila_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ila_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ila_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_ila_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 17:34:13 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 17:34:13 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 7721.941 ; gain = 15.109 ; free physical = 21843 ; free virtual = 58391
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251841255
set_property PROGRAM.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z045 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7763.852 ; gain = 0.000 ; free physical = 22110 ; free virtual = 58726
refresh_hw_device [lindex [get_hw_devices] 1]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z045_1 and the probes file /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file has 3 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file OR
2. Goto device properties and associate the correct probes file with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251841255
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property offset 0x4FFF0000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_S00_AXI_LITE_reg}]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_power -name {power_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7999.727 ; gain = 198.258 ; free physical = 21986 ; free virtual = 58614
generate_target all [get_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /myip_0/m01_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: myip_0_M01_AXI 
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7999.727 ; gain = 0.000 ; free physical = 21978 ; free virtual = 58607
refresh_design
INFO: [Netlist 29-17] Analyzing 1288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-4396-node003-desktop.andrew.cmu.edu/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 7999.727 ; gain = 0.000 ; free physical = 21941 ; free virtual = 58607
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7999.727 ; gain = 0.000 ; free physical = 21935 ; free virtual = 58601
Restored from archive | CPU: 1.730000 secs | Memory: 22.841660 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7999.727 ; gain = 0.000 ; free physical = 21935 ; free virtual = 58601
refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 8086.164 ; gain = 86.438 ; free physical = 21878 ; free virtual = 58508
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.1 jtag_axi_0
endgroup
delete_bd_objs [get_bd_cells jtag_axi_0]
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_2/SLOT_0_AXI(1) and /myip_0/M01_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /myip_0/m01_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: myip_0_M01_AXI 
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/imports/hdl/fifo_buffer.v" into library work [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/imports/hdl/fifo_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Thu Jun 23 18:14:31 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8132.078 ; gain = 20.375 ; free physical = 21754 ; free virtual = 58350
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
delete_bd_objs [get_bd_nets myip_0_m01_axi_wvalid] [get_bd_intf_nets ila_0_TRIG_OUT] [get_bd_cells ila_0]
delete_bd_objs [get_bd_intf_nets ila_1_TRIG_OUT] [get_bd_cells ila_1]
delete_bd_objs [get_bd_cells ila_2]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -jobs 2
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
Exporting to file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Jun 23 18:26:26 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 18:26:26 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/imports/hdl/fifo_buffer.v" into library work [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/imports/hdl/fifo_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Thu Jun 23 18:27:01 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 56 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8228.852 ; gain = 96.773 ; free physical = 21724 ; free virtual = 58307
set_property mark_debug true [get_nets [list design_1_i/myip_0/m00_axi_lite_aclk]]
set_property mark_debug true [get_nets [list {design_1_i/myip_0/m00_axi_lite_araddr[11]} {design_1_i/myip_0/s00_axi_lite_awaddr[4]} {design_1_i/myip_0/s00_axi_lite_rdata[24]} {design_1_i/myip_0/s00_axi_lite_wdata[22]} {design_1_i/myip_0/m00_axi_lite_awaddr[15]} {design_1_i/myip_0/m00_axi_lite_rdata[13]} {design_1_i/myip_0/m01_axi_araddr[8]} {design_1_i/myip_0/m01_axi_awaddr[8]} {design_1_i/myip_0/m01_axi_rdata[5]} {design_1_i/myip_0/m01_axi_wdata[2]} {design_1_i/myip_0/s00_axi_lite_araddr[2]} {design_1_i/myip_0/m00_axi_lite_araddr[25]} design_1_i/myip_0/m00_axi_lite_arready {design_1_i/myip_0/s00_axi_lite_rdata[10]} {design_1_i/myip_0/s00_axi_lite_wdata[11]} {design_1_i/myip_0/m00_axi_lite_rdata[0]} {design_1_i/myip_0/m01_axi_araddr[27]} {design_1_i/myip_0/m01_axi_awaddr[27]} {design_1_i/myip_0/m01_axi_rdata[24]} {design_1_i/myip_0/m01_axi_wdata[21]} {design_1_i/myip_0/m00_axi_lite_araddr[6]} {design_1_i/myip_0/s00_axi_lite_rdata[18]} {design_1_i/myip_0/s00_axi_lite_wdata[16]} {design_1_i/myip_0/m00_axi_lite_awaddr[9]} {design_1_i/myip_0/m00_axi_lite_rdata[7]} {design_1_i/myip_0/m01_axi_araddr[2]} {design_1_i/myip_0/m01_axi_awaddr[2]} {design_1_i/myip_0/m01_axi_rdata[31]} {design_1_i/myip_0/m01_axi_wdata[28]} {design_1_i/myip_0/m00_axi_lite_araddr[19]} {design_1_i/myip_0/s00_axi_lite_rdata[5]} {design_1_i/myip_0/s00_axi_lite_wdata[3]} {design_1_i/myip_0/m00_axi_lite_rdata[26]} {design_1_i/myip_0/m00_axi_lite_awaddr[28]} {design_1_i/myip_0/m01_axi_araddr[21]} {design_1_i/myip_0/m01_axi_awaddr[21]} {design_1_i/myip_0/m01_axi_rdata[18]} {design_1_i/myip_0/m01_axi_wdata[15]} {design_1_i/myip_0/m00_axi_lite_araddr[24]} {design_1_i/myip_0/s00_axi_lite_rdata[4]} {design_1_i/myip_0/s00_axi_lite_wdata[2]} {design_1_i/myip_0/m00_axi_lite_rdata[25]} {design_1_i/myip_0/m00_axi_lite_awaddr[27]} {design_1_i/myip_0/m01_axi_araddr[20]} {design_1_i/myip_0/m01_axi_awaddr[20]} {design_1_i/myip_0/m01_axi_rdata[17]} {design_1_i/myip_0/m01_axi_wdata[14]} {design_1_i/myip_0/m00_axi_lite_araddr[5]} design_1_i/myip_0/m00_axi_lite_wvalid {design_1_i/myip_0/s00_axi_lite_awaddr[3]} {design_1_i/myip_0/s00_axi_lite_rdata[23]} {design_1_i/myip_0/s00_axi_lite_wdata[21]} {design_1_i/myip_0/m00_axi_lite_awaddr[14]} {design_1_i/myip_0/m00_axi_lite_rdata[12]} {design_1_i/myip_0/m01_axi_araddr[7]} {design_1_i/myip_0/m01_axi_awaddr[7]} {design_1_i/myip_0/m01_axi_rdata[4]} {design_1_i/myip_0/m01_axi_wdata[1]} {design_1_i/myip_0/s00_axi_lite_araddr[1]} {design_1_i/myip_0/m00_axi_lite_araddr[18]} design_1_i/myip_0/m01_axi_rvalid {design_1_i/myip_0/s00_axi_lite_rdata[30]} {design_1_i/myip_0/s00_axi_lite_wdata[28]} {design_1_i/myip_0/m00_axi_lite_awaddr[21]} {design_1_i/myip_0/m00_axi_lite_rdata[19]} {design_1_i/myip_0/m01_axi_araddr[14]} {design_1_i/myip_0/m01_axi_awaddr[14]} {design_1_i/myip_0/m01_axi_rdata[10]} {design_1_i/myip_0/m01_axi_wdata[8]} {design_1_i/myip_0/m00_axi_lite_araddr[31]} {design_1_i/myip_0/s00_axi_lite_rdata[17]} {design_1_i/myip_0/s00_axi_lite_wdata[15]} {design_1_i/myip_0/m00_axi_lite_awaddr[8]} {design_1_i/myip_0/m00_axi_lite_rdata[6]} {design_1_i/myip_0/m01_axi_araddr[1]} {design_1_i/myip_0/m01_axi_awaddr[1]} {design_1_i/myip_0/m01_axi_rdata[30]} {design_1_i/myip_0/m01_axi_wdata[27]} {design_1_i/myip_0/m00_axi_lite_araddr[4]} design_1_i/myip_0/m00_axi_lite_wready {design_1_i/myip_0/s00_axi_lite_rdata[0]} {design_1_i/myip_0/s00_axi_lite_wdata[30]} {design_1_i/myip_0/m00_axi_lite_rdata[21]} {design_1_i/myip_0/m00_axi_lite_awaddr[23]} {design_1_i/myip_0/m01_axi_araddr[16]} {design_1_i/myip_0/m01_axi_awaddr[16]} {design_1_i/myip_0/m01_axi_rdata[13]} {design_1_i/myip_0/m01_axi_wdata[9]} {design_1_i/myip_0/m00_axi_lite_araddr[17]} design_1_i/myip_0/m01_axi_rready {design_1_i/myip_0/s00_axi_lite_rdata[19]} {design_1_i/myip_0/s00_axi_lite_wdata[17]} {design_1_i/myip_0/m00_axi_lite_awaddr[10]} {design_1_i/myip_0/m00_axi_lite_rdata[8]} {design_1_i/myip_0/m01_axi_araddr[3]} {design_1_i/myip_0/m01_axi_awaddr[3]} {design_1_i/myip_0/m01_axi_wdata[29]} {design_1_i/myip_0/m00_axi_lite_araddr[30]} {design_1_i/myip_0/s00_axi_lite_awaddr[6]} {design_1_i/myip_0/s00_axi_lite_rdata[26]} {design_1_i/myip_0/s00_axi_lite_wdata[24]} {design_1_i/myip_0/m01_axi_araddr[9]} {design_1_i/myip_0/m00_axi_lite_awaddr[17]} {design_1_i/myip_0/m00_axi_lite_rdata[15]} {design_1_i/myip_0/m01_axi_awaddr[9]} {design_1_i/myip_0/m01_axi_rdata[7]} {design_1_i/myip_0/m01_axi_wdata[4]} {design_1_i/myip_0/s00_axi_lite_araddr[4]} {design_1_i/myip_0/m00_axi_lite_araddr[13]} design_1_i/myip_0/m01_axi_awvalid {design_1_i/myip_0/s00_axi_lite_rdata[13]} {design_1_i/myip_0/s00_axi_lite_wdata[10]} {design_1_i/myip_0/m00_axi_lite_wdata[0]} {design_1_i/myip_0/m00_axi_lite_rdata[2]} {design_1_i/myip_0/m01_axi_araddr[29]} {design_1_i/myip_0/m01_axi_awaddr[29]} {design_1_i/myip_0/m01_axi_rdata[26]} {design_1_i/myip_0/m01_axi_wdata[23]} {design_1_i/myip_0/m00_axi_lite_araddr[16]} {design_1_i/myip_0/s00_axi_lite_rdata[12]} {design_1_i/myip_0/s00_axi_lite_wdata[9]} {design_1_i/myip_0/m00_axi_lite_rdata[1]} {design_1_i/myip_0/m01_axi_araddr[28]} {design_1_i/myip_0/m01_axi_awaddr[28]} {design_1_i/myip_0/m01_axi_rdata[25]} {design_1_i/myip_0/m01_axi_wdata[22]} {design_1_i/myip_0/m00_axi_lite_araddr[29]} {design_1_i/myip_0/s00_axi_lite_rdata[31]} {design_1_i/myip_0/s00_axi_lite_wdata[29]} {design_1_i/myip_0/m00_axi_lite_rdata[20]} {design_1_i/myip_0/m00_axi_lite_awaddr[22]} {design_1_i/myip_0/m01_axi_araddr[15]} {design_1_i/myip_0/m01_axi_awaddr[15]} {design_1_i/myip_0/m01_axi_rdata[12]} {design_1_i/myip_0/m01_axi_wdata[11]} {design_1_i/myip_0/m00_axi_lite_araddr[10]} design_1_i/myip_0/m01_axi_awready {design_1_i/myip_0/s00_axi_lite_rdata[6]} {design_1_i/myip_0/s00_axi_lite_wdata[4]} {design_1_i/myip_0/m00_axi_lite_rdata[27]} {design_1_i/myip_0/m00_axi_lite_awaddr[29]} {design_1_i/myip_0/m01_axi_araddr[22]} {design_1_i/myip_0/m01_axi_awaddr[22]} {design_1_i/myip_0/m01_axi_rdata[19]} {design_1_i/myip_0/m01_axi_wdata[16]} {design_1_i/myip_0/m00_axi_lite_araddr[23]} {design_1_i/myip_0/s00_axi_lite_awaddr[5]} {design_1_i/myip_0/s00_axi_lite_rdata[25]} {design_1_i/myip_0/s00_axi_lite_wdata[23]} {design_1_i/myip_0/m01_axi_araddr[11]} {design_1_i/myip_0/m00_axi_lite_awaddr[16]} {design_1_i/myip_0/m00_axi_lite_rdata[14]} {design_1_i/myip_0/m01_axi_awaddr[11]} {design_1_i/myip_0/m01_axi_rdata[6]} {design_1_i/myip_0/m01_axi_wdata[3]} {design_1_i/myip_0/s00_axi_lite_araddr[3]} {design_1_i/myip_0/m00_axi_lite_araddr[28]} design_1_i/myip_0/m00_axi_lite_awvalid {design_1_i/myip_0/s00_axi_lite_rdata[8]} {design_1_i/myip_0/s00_axi_lite_wdata[6]} {design_1_i/myip_0/m00_axi_lite_rdata[29]} {design_1_i/myip_0/m00_axi_lite_awaddr[31]} {design_1_i/myip_0/m01_axi_araddr[24]} {design_1_i/myip_0/m01_axi_awaddr[24]} {design_1_i/myip_0/m01_axi_rdata[21]} {design_1_i/myip_0/m01_axi_wdata[18]} {design_1_i/myip_0/m00_axi_lite_araddr[9]} {design_1_i/myip_0/s00_axi_lite_rdata[27]} {design_1_i/myip_0/s00_axi_lite_wdata[25]} {design_1_i/myip_0/m01_axi_araddr[10]} {design_1_i/myip_0/m00_axi_lite_awaddr[18]} {design_1_i/myip_0/m00_axi_lite_rdata[16]} {design_1_i/myip_0/m01_axi_awaddr[10]} {design_1_i/myip_0/m01_axi_rdata[8]} {design_1_i/myip_0/m01_axi_wdata[5]} {design_1_i/myip_0/m00_axi_lite_araddr[22]} {design_1_i/myip_0/s00_axi_lite_rdata[2]} {design_1_i/myip_0/s00_axi_lite_wdata[0]} {design_1_i/myip_0/m00_axi_lite_rdata[23]} {design_1_i/myip_0/m00_axi_lite_awaddr[25]} {design_1_i/myip_0/m01_axi_araddr[18]} {design_1_i/myip_0/m01_axi_awaddr[18]} {design_1_i/myip_0/m01_axi_rdata[15]} {design_1_i/myip_0/m01_axi_wdata[12]} {design_1_i/myip_0/m00_axi_lite_araddr[3]} {design_1_i/myip_0/m00_axi_lite_awaddr[5]} {design_1_i/myip_0/s00_axi_lite_awaddr[1]} {design_1_i/myip_0/s00_axi_lite_rdata[21]} {design_1_i/myip_0/s00_axi_lite_wdata[19]} {design_1_i/myip_0/m00_axi_lite_awaddr[11]} {design_1_i/myip_0/m00_axi_lite_rdata[9]} {design_1_i/myip_0/m01_axi_araddr[5]} {design_1_i/myip_0/m01_axi_awaddr[5]} {design_1_i/myip_0/m01_axi_rdata[2]} {design_1_i/myip_0/m01_axi_wdata[31]} {design_1_i/myip_0/m00_axi_lite_araddr[8]} {design_1_i/myip_0/s00_axi_lite_awaddr[0]} {design_1_i/myip_0/s00_axi_lite_rdata[20]} {design_1_i/myip_0/s00_axi_lite_wdata[18]} {design_1_i/myip_0/m00_axi_lite_awaddr[13]} {design_1_i/myip_0/m00_axi_lite_rdata[11]} {design_1_i/myip_0/m01_axi_araddr[4]} {design_1_i/myip_0/m01_axi_awaddr[4]} {design_1_i/myip_0/m01_axi_rdata[1]} {design_1_i/myip_0/m01_axi_wdata[30]} {design_1_i/myip_0/m00_axi_lite_araddr[21]} {design_1_i/myip_0/s00_axi_lite_rdata[7]} {design_1_i/myip_0/s00_axi_lite_wdata[5]} {design_1_i/myip_0/m00_axi_lite_rdata[28]} {design_1_i/myip_0/m00_axi_lite_awaddr[30]} {design_1_i/myip_0/m01_axi_araddr[23]} {design_1_i/myip_0/m01_axi_awaddr[23]} {design_1_i/myip_0/m01_axi_rdata[20]} {design_1_i/myip_0/m01_axi_wdata[17]} {design_1_i/myip_0/m00_axi_lite_araddr[2]} {design_1_i/myip_0/m00_axi_lite_awaddr[4]} design_1_i/myip_0/m00_axi_lite_rvalid {design_1_i/myip_0/s00_axi_lite_rdata[14]} {design_1_i/myip_0/s00_axi_lite_wdata[12]} {design_1_i/myip_0/m00_axi_lite_wdata[1]} {design_1_i/myip_0/m00_axi_lite_rdata[3]} {design_1_i/myip_0/m01_axi_araddr[30]} {design_1_i/myip_0/m01_axi_awaddr[30]} {design_1_i/myip_0/m01_axi_rdata[27]} {design_1_i/myip_0/m01_axi_wdata[24]} {design_1_i/myip_0/m00_axi_lite_araddr[15]} {design_1_i/myip_0/s00_axi_lite_rdata[1]} {design_1_i/myip_0/s00_axi_lite_wdata[31]} {design_1_i/myip_0/m00_axi_lite_rdata[22]} {design_1_i/myip_0/m00_axi_lite_awaddr[24]} {design_1_i/myip_0/m01_axi_araddr[17]} {design_1_i/myip_0/m01_axi_awaddr[17]} {design_1_i/myip_0/m01_axi_rdata[14]} {design_1_i/myip_0/m01_axi_wdata[10]} {design_1_i/myip_0/m00_axi_lite_araddr[20]} {design_1_i/myip_0/s00_axi_lite_araddr[6]} {design_1_i/myip_0/s00_axi_lite_rdata[16]} {design_1_i/myip_0/s00_axi_lite_wdata[14]} {design_1_i/myip_0/m00_axi_lite_rdata[5]} {design_1_i/myip_0/m00_axi_lite_awaddr[7]} {design_1_i/myip_0/m01_axi_araddr[0]} {design_1_i/myip_0/m01_axi_awaddr[0]} {design_1_i/myip_0/m01_axi_rdata[0]} {design_1_i/myip_0/m01_axi_rdata[29]} {design_1_i/myip_0/m01_axi_wdata[26]} {design_1_i/myip_0/m00_axi_lite_awaddr[3]} design_1_i/myip_0/m00_axi_lite_rready {design_1_i/myip_0/s00_axi_lite_rdata[3]} {design_1_i/myip_0/s00_axi_lite_wdata[1]} {design_1_i/myip_0/m00_axi_lite_rdata[24]} {design_1_i/myip_0/m00_axi_lite_awaddr[26]} {design_1_i/myip_0/m01_axi_araddr[19]} {design_1_i/myip_0/m01_axi_awaddr[19]} {design_1_i/myip_0/m01_axi_rdata[16]} {design_1_i/myip_0/m01_axi_wdata[13]} {design_1_i/myip_0/m00_axi_lite_araddr[14]} {design_1_i/myip_0/s00_axi_lite_rdata[9]} {design_1_i/myip_0/s00_axi_lite_wdata[8]} {design_1_i/myip_0/m00_axi_lite_rdata[31]} {design_1_i/myip_0/m01_axi_araddr[26]} {design_1_i/myip_0/m01_axi_awaddr[26]} {design_1_i/myip_0/m01_axi_rdata[23]} {design_1_i/myip_0/m01_axi_wdata[20]} {design_1_i/myip_0/m00_axi_lite_araddr[27]} design_1_i/myip_0/m00_axi_lite_awready {design_1_i/myip_0/s00_axi_lite_rdata[29]} {design_1_i/myip_0/s00_axi_lite_wdata[27]} {design_1_i/myip_0/m00_axi_lite_awaddr[20]} {design_1_i/myip_0/m00_axi_lite_rdata[18]} {design_1_i/myip_0/m01_axi_araddr[13]} {design_1_i/myip_0/m01_axi_awaddr[13]} {design_1_i/myip_0/m01_axi_rdata[9]} {design_1_i/myip_0/m01_axi_wdata[7]} {design_1_i/myip_0/m00_axi_lite_awaddr[2]} {design_1_i/myip_0/s00_axi_lite_rdata[28]} {design_1_i/myip_0/s00_axi_lite_wdata[26]} {design_1_i/myip_0/m01_axi_araddr[12]} {design_1_i/myip_0/m00_axi_lite_awaddr[19]} {design_1_i/myip_0/m00_axi_lite_rdata[17]} {design_1_i/myip_0/m01_axi_awaddr[12]} {design_1_i/myip_0/m01_axi_rdata[11]} {design_1_i/myip_0/m01_axi_wdata[6]} {design_1_i/myip_0/m00_axi_lite_araddr[12]} {design_1_i/myip_0/s00_axi_lite_araddr[5]} {design_1_i/myip_0/s00_axi_lite_rdata[15]} {design_1_i/myip_0/s00_axi_lite_wdata[13]} {design_1_i/myip_0/m00_axi_lite_rdata[4]} {design_1_i/myip_0/m00_axi_lite_awaddr[6]} {design_1_i/myip_0/m00_axi_lite_wdata[2]} {design_1_i/myip_0/m01_axi_araddr[31]} {design_1_i/myip_0/m01_axi_awaddr[31]} {design_1_i/myip_0/m01_axi_rdata[28]} {design_1_i/myip_0/m01_axi_wdata[25]} {design_1_i/myip_0/m00_axi_lite_araddr[26]} design_1_i/myip_0/m00_axi_lite_arvalid {design_1_i/myip_0/s00_axi_lite_awaddr[2]} {design_1_i/myip_0/s00_axi_lite_rdata[22]} {design_1_i/myip_0/s00_axi_lite_wdata[20]} {design_1_i/myip_0/m00_axi_lite_awaddr[12]} {design_1_i/myip_0/m00_axi_lite_rdata[10]} {design_1_i/myip_0/m01_axi_araddr[6]} {design_1_i/myip_0/m01_axi_awaddr[6]} {design_1_i/myip_0/m01_axi_rdata[3]} {design_1_i/myip_0/m01_axi_wdata[0]} {design_1_i/myip_0/s00_axi_lite_araddr[0]} {design_1_i/myip_0/m00_axi_lite_araddr[7]} {design_1_i/myip_0/s00_axi_lite_rdata[11]} {design_1_i/myip_0/s00_axi_lite_wdata[7]} {design_1_i/myip_0/m00_axi_lite_rdata[30]} {design_1_i/myip_0/m01_axi_araddr[25]} {design_1_i/myip_0/m01_axi_awaddr[25]} {design_1_i/myip_0/m01_axi_rdata[22]} {design_1_i/myip_0/m01_axi_wdata[19]}]]
set_property mark_debug true [get_nets [list design_1_i/myip_0/m01_axi_wready design_1_i/myip_0/m01_axi_wvalid]]
set_property mark_debug true [get_nets [list design_1_i/myip_0/s00_axi_lite_arready design_1_i/myip_0/s00_axi_lite_arvalid design_1_i/myip_0/s00_axi_lite_awready design_1_i/myip_0/s00_axi_lite_awvalid design_1_i/myip_0/s00_axi_lite_rready design_1_i/myip_0/s00_axi_lite_rvalid design_1_i/myip_0/s00_axi_lite_wready design_1_i/myip_0/s00_axi_lite_wvalid]]
set_property mark_debug true [get_nets [list design_1_i/myip_0/inst/fft_wrapper_inst/next_out]]
set_property mark_debug true [get_nets [list design_1_i/myip_0/inst/fft_wrapper_inst/in_fifo_full]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 30 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/myip_0/m00_axi_lite_awaddr[2]} {design_1_i/myip_0/m00_axi_lite_awaddr[3]} {design_1_i/myip_0/m00_axi_lite_awaddr[4]} {design_1_i/myip_0/m00_axi_lite_awaddr[5]} {design_1_i/myip_0/m00_axi_lite_awaddr[6]} {design_1_i/myip_0/m00_axi_lite_awaddr[7]} {design_1_i/myip_0/m00_axi_lite_awaddr[8]} {design_1_i/myip_0/m00_axi_lite_awaddr[9]} {design_1_i/myip_0/m00_axi_lite_awaddr[10]} {design_1_i/myip_0/m00_axi_lite_awaddr[11]} {design_1_i/myip_0/m00_axi_lite_awaddr[12]} {design_1_i/myip_0/m00_axi_lite_awaddr[13]} {design_1_i/myip_0/m00_axi_lite_awaddr[14]} {design_1_i/myip_0/m00_axi_lite_awaddr[15]} {design_1_i/myip_0/m00_axi_lite_awaddr[16]} {design_1_i/myip_0/m00_axi_lite_awaddr[17]} {design_1_i/myip_0/m00_axi_lite_awaddr[18]} {design_1_i/myip_0/m00_axi_lite_awaddr[19]} {design_1_i/myip_0/m00_axi_lite_awaddr[20]} {design_1_i/myip_0/m00_axi_lite_awaddr[21]} {design_1_i/myip_0/m00_axi_lite_awaddr[22]} {design_1_i/myip_0/m00_axi_lite_awaddr[23]} {design_1_i/myip_0/m00_axi_lite_awaddr[24]} {design_1_i/myip_0/m00_axi_lite_awaddr[25]} {design_1_i/myip_0/m00_axi_lite_awaddr[26]} {design_1_i/myip_0/m00_axi_lite_awaddr[27]} {design_1_i/myip_0/m00_axi_lite_awaddr[28]} {design_1_i/myip_0/m00_axi_lite_awaddr[29]} {design_1_i/myip_0/m00_axi_lite_awaddr[30]} {design_1_i/myip_0/m00_axi_lite_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 30 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/myip_0/m00_axi_lite_araddr[2]} {design_1_i/myip_0/m00_axi_lite_araddr[3]} {design_1_i/myip_0/m00_axi_lite_araddr[4]} {design_1_i/myip_0/m00_axi_lite_araddr[5]} {design_1_i/myip_0/m00_axi_lite_araddr[6]} {design_1_i/myip_0/m00_axi_lite_araddr[7]} {design_1_i/myip_0/m00_axi_lite_araddr[8]} {design_1_i/myip_0/m00_axi_lite_araddr[9]} {design_1_i/myip_0/m00_axi_lite_araddr[10]} {design_1_i/myip_0/m00_axi_lite_araddr[11]} {design_1_i/myip_0/m00_axi_lite_araddr[12]} {design_1_i/myip_0/m00_axi_lite_araddr[13]} {design_1_i/myip_0/m00_axi_lite_araddr[14]} {design_1_i/myip_0/m00_axi_lite_araddr[15]} {design_1_i/myip_0/m00_axi_lite_araddr[16]} {design_1_i/myip_0/m00_axi_lite_araddr[17]} {design_1_i/myip_0/m00_axi_lite_araddr[18]} {design_1_i/myip_0/m00_axi_lite_araddr[19]} {design_1_i/myip_0/m00_axi_lite_araddr[20]} {design_1_i/myip_0/m00_axi_lite_araddr[21]} {design_1_i/myip_0/m00_axi_lite_araddr[22]} {design_1_i/myip_0/m00_axi_lite_araddr[23]} {design_1_i/myip_0/m00_axi_lite_araddr[24]} {design_1_i/myip_0/m00_axi_lite_araddr[25]} {design_1_i/myip_0/m00_axi_lite_araddr[26]} {design_1_i/myip_0/m00_axi_lite_araddr[27]} {design_1_i/myip_0/m00_axi_lite_araddr[28]} {design_1_i/myip_0/m00_axi_lite_araddr[29]} {design_1_i/myip_0/m00_axi_lite_araddr[30]} {design_1_i/myip_0/m00_axi_lite_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/myip_0/m00_axi_lite_wdata[0]} {design_1_i/myip_0/m00_axi_lite_wdata[1]} {design_1_i/myip_0/m00_axi_lite_wdata[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/myip_0/m00_axi_lite_rdata[0]} {design_1_i/myip_0/m00_axi_lite_rdata[1]} {design_1_i/myip_0/m00_axi_lite_rdata[2]} {design_1_i/myip_0/m00_axi_lite_rdata[3]} {design_1_i/myip_0/m00_axi_lite_rdata[4]} {design_1_i/myip_0/m00_axi_lite_rdata[5]} {design_1_i/myip_0/m00_axi_lite_rdata[6]} {design_1_i/myip_0/m00_axi_lite_rdata[7]} {design_1_i/myip_0/m00_axi_lite_rdata[8]} {design_1_i/myip_0/m00_axi_lite_rdata[9]} {design_1_i/myip_0/m00_axi_lite_rdata[10]} {design_1_i/myip_0/m00_axi_lite_rdata[11]} {design_1_i/myip_0/m00_axi_lite_rdata[12]} {design_1_i/myip_0/m00_axi_lite_rdata[13]} {design_1_i/myip_0/m00_axi_lite_rdata[14]} {design_1_i/myip_0/m00_axi_lite_rdata[15]} {design_1_i/myip_0/m00_axi_lite_rdata[16]} {design_1_i/myip_0/m00_axi_lite_rdata[17]} {design_1_i/myip_0/m00_axi_lite_rdata[18]} {design_1_i/myip_0/m00_axi_lite_rdata[19]} {design_1_i/myip_0/m00_axi_lite_rdata[20]} {design_1_i/myip_0/m00_axi_lite_rdata[21]} {design_1_i/myip_0/m00_axi_lite_rdata[22]} {design_1_i/myip_0/m00_axi_lite_rdata[23]} {design_1_i/myip_0/m00_axi_lite_rdata[24]} {design_1_i/myip_0/m00_axi_lite_rdata[25]} {design_1_i/myip_0/m00_axi_lite_rdata[26]} {design_1_i/myip_0/m00_axi_lite_rdata[27]} {design_1_i/myip_0/m00_axi_lite_rdata[28]} {design_1_i/myip_0/m00_axi_lite_rdata[29]} {design_1_i/myip_0/m00_axi_lite_rdata[30]} {design_1_i/myip_0/m00_axi_lite_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/myip_0/m01_axi_araddr[0]} {design_1_i/myip_0/m01_axi_araddr[1]} {design_1_i/myip_0/m01_axi_araddr[2]} {design_1_i/myip_0/m01_axi_araddr[3]} {design_1_i/myip_0/m01_axi_araddr[4]} {design_1_i/myip_0/m01_axi_araddr[5]} {design_1_i/myip_0/m01_axi_araddr[6]} {design_1_i/myip_0/m01_axi_araddr[7]} {design_1_i/myip_0/m01_axi_araddr[8]} {design_1_i/myip_0/m01_axi_araddr[9]} {design_1_i/myip_0/m01_axi_araddr[10]} {design_1_i/myip_0/m01_axi_araddr[11]} {design_1_i/myip_0/m01_axi_araddr[12]} {design_1_i/myip_0/m01_axi_araddr[13]} {design_1_i/myip_0/m01_axi_araddr[14]} {design_1_i/myip_0/m01_axi_araddr[15]} {design_1_i/myip_0/m01_axi_araddr[16]} {design_1_i/myip_0/m01_axi_araddr[17]} {design_1_i/myip_0/m01_axi_araddr[18]} {design_1_i/myip_0/m01_axi_araddr[19]} {design_1_i/myip_0/m01_axi_araddr[20]} {design_1_i/myip_0/m01_axi_araddr[21]} {design_1_i/myip_0/m01_axi_araddr[22]} {design_1_i/myip_0/m01_axi_araddr[23]} {design_1_i/myip_0/m01_axi_araddr[24]} {design_1_i/myip_0/m01_axi_araddr[25]} {design_1_i/myip_0/m01_axi_araddr[26]} {design_1_i/myip_0/m01_axi_araddr[27]} {design_1_i/myip_0/m01_axi_araddr[28]} {design_1_i/myip_0/m01_axi_araddr[29]} {design_1_i/myip_0/m01_axi_araddr[30]} {design_1_i/myip_0/m01_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/myip_0/m01_axi_rdata[0]} {design_1_i/myip_0/m01_axi_rdata[1]} {design_1_i/myip_0/m01_axi_rdata[2]} {design_1_i/myip_0/m01_axi_rdata[3]} {design_1_i/myip_0/m01_axi_rdata[4]} {design_1_i/myip_0/m01_axi_rdata[5]} {design_1_i/myip_0/m01_axi_rdata[6]} {design_1_i/myip_0/m01_axi_rdata[7]} {design_1_i/myip_0/m01_axi_rdata[8]} {design_1_i/myip_0/m01_axi_rdata[9]} {design_1_i/myip_0/m01_axi_rdata[10]} {design_1_i/myip_0/m01_axi_rdata[11]} {design_1_i/myip_0/m01_axi_rdata[12]} {design_1_i/myip_0/m01_axi_rdata[13]} {design_1_i/myip_0/m01_axi_rdata[14]} {design_1_i/myip_0/m01_axi_rdata[15]} {design_1_i/myip_0/m01_axi_rdata[16]} {design_1_i/myip_0/m01_axi_rdata[17]} {design_1_i/myip_0/m01_axi_rdata[18]} {design_1_i/myip_0/m01_axi_rdata[19]} {design_1_i/myip_0/m01_axi_rdata[20]} {design_1_i/myip_0/m01_axi_rdata[21]} {design_1_i/myip_0/m01_axi_rdata[22]} {design_1_i/myip_0/m01_axi_rdata[23]} {design_1_i/myip_0/m01_axi_rdata[24]} {design_1_i/myip_0/m01_axi_rdata[25]} {design_1_i/myip_0/m01_axi_rdata[26]} {design_1_i/myip_0/m01_axi_rdata[27]} {design_1_i/myip_0/m01_axi_rdata[28]} {design_1_i/myip_0/m01_axi_rdata[29]} {design_1_i/myip_0/m01_axi_rdata[30]} {design_1_i/myip_0/m01_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/myip_0/m01_axi_awaddr[0]} {design_1_i/myip_0/m01_axi_awaddr[1]} {design_1_i/myip_0/m01_axi_awaddr[2]} {design_1_i/myip_0/m01_axi_awaddr[3]} {design_1_i/myip_0/m01_axi_awaddr[4]} {design_1_i/myip_0/m01_axi_awaddr[5]} {design_1_i/myip_0/m01_axi_awaddr[6]} {design_1_i/myip_0/m01_axi_awaddr[7]} {design_1_i/myip_0/m01_axi_awaddr[8]} {design_1_i/myip_0/m01_axi_awaddr[9]} {design_1_i/myip_0/m01_axi_awaddr[10]} {design_1_i/myip_0/m01_axi_awaddr[11]} {design_1_i/myip_0/m01_axi_awaddr[12]} {design_1_i/myip_0/m01_axi_awaddr[13]} {design_1_i/myip_0/m01_axi_awaddr[14]} {design_1_i/myip_0/m01_axi_awaddr[15]} {design_1_i/myip_0/m01_axi_awaddr[16]} {design_1_i/myip_0/m01_axi_awaddr[17]} {design_1_i/myip_0/m01_axi_awaddr[18]} {design_1_i/myip_0/m01_axi_awaddr[19]} {design_1_i/myip_0/m01_axi_awaddr[20]} {design_1_i/myip_0/m01_axi_awaddr[21]} {design_1_i/myip_0/m01_axi_awaddr[22]} {design_1_i/myip_0/m01_axi_awaddr[23]} {design_1_i/myip_0/m01_axi_awaddr[24]} {design_1_i/myip_0/m01_axi_awaddr[25]} {design_1_i/myip_0/m01_axi_awaddr[26]} {design_1_i/myip_0/m01_axi_awaddr[27]} {design_1_i/myip_0/m01_axi_awaddr[28]} {design_1_i/myip_0/m01_axi_awaddr[29]} {design_1_i/myip_0/m01_axi_awaddr[30]} {design_1_i/myip_0/m01_axi_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/myip_0/m01_axi_wdata[0]} {design_1_i/myip_0/m01_axi_wdata[1]} {design_1_i/myip_0/m01_axi_wdata[2]} {design_1_i/myip_0/m01_axi_wdata[3]} {design_1_i/myip_0/m01_axi_wdata[4]} {design_1_i/myip_0/m01_axi_wdata[5]} {design_1_i/myip_0/m01_axi_wdata[6]} {design_1_i/myip_0/m01_axi_wdata[7]} {design_1_i/myip_0/m01_axi_wdata[8]} {design_1_i/myip_0/m01_axi_wdata[9]} {design_1_i/myip_0/m01_axi_wdata[10]} {design_1_i/myip_0/m01_axi_wdata[11]} {design_1_i/myip_0/m01_axi_wdata[12]} {design_1_i/myip_0/m01_axi_wdata[13]} {design_1_i/myip_0/m01_axi_wdata[14]} {design_1_i/myip_0/m01_axi_wdata[15]} {design_1_i/myip_0/m01_axi_wdata[16]} {design_1_i/myip_0/m01_axi_wdata[17]} {design_1_i/myip_0/m01_axi_wdata[18]} {design_1_i/myip_0/m01_axi_wdata[19]} {design_1_i/myip_0/m01_axi_wdata[20]} {design_1_i/myip_0/m01_axi_wdata[21]} {design_1_i/myip_0/m01_axi_wdata[22]} {design_1_i/myip_0/m01_axi_wdata[23]} {design_1_i/myip_0/m01_axi_wdata[24]} {design_1_i/myip_0/m01_axi_wdata[25]} {design_1_i/myip_0/m01_axi_wdata[26]} {design_1_i/myip_0/m01_axi_wdata[27]} {design_1_i/myip_0/m01_axi_wdata[28]} {design_1_i/myip_0/m01_axi_wdata[29]} {design_1_i/myip_0/m01_axi_wdata[30]} {design_1_i/myip_0/m01_axi_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/myip_0/s00_axi_lite_araddr[0]} {design_1_i/myip_0/s00_axi_lite_araddr[1]} {design_1_i/myip_0/s00_axi_lite_araddr[2]} {design_1_i/myip_0/s00_axi_lite_araddr[3]} {design_1_i/myip_0/s00_axi_lite_araddr[4]} {design_1_i/myip_0/s00_axi_lite_araddr[5]} {design_1_i/myip_0/s00_axi_lite_araddr[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/myip_0/s00_axi_lite_rdata[0]} {design_1_i/myip_0/s00_axi_lite_rdata[1]} {design_1_i/myip_0/s00_axi_lite_rdata[2]} {design_1_i/myip_0/s00_axi_lite_rdata[3]} {design_1_i/myip_0/s00_axi_lite_rdata[4]} {design_1_i/myip_0/s00_axi_lite_rdata[5]} {design_1_i/myip_0/s00_axi_lite_rdata[6]} {design_1_i/myip_0/s00_axi_lite_rdata[7]} {design_1_i/myip_0/s00_axi_lite_rdata[8]} {design_1_i/myip_0/s00_axi_lite_rdata[9]} {design_1_i/myip_0/s00_axi_lite_rdata[10]} {design_1_i/myip_0/s00_axi_lite_rdata[11]} {design_1_i/myip_0/s00_axi_lite_rdata[12]} {design_1_i/myip_0/s00_axi_lite_rdata[13]} {design_1_i/myip_0/s00_axi_lite_rdata[14]} {design_1_i/myip_0/s00_axi_lite_rdata[15]} {design_1_i/myip_0/s00_axi_lite_rdata[16]} {design_1_i/myip_0/s00_axi_lite_rdata[17]} {design_1_i/myip_0/s00_axi_lite_rdata[18]} {design_1_i/myip_0/s00_axi_lite_rdata[19]} {design_1_i/myip_0/s00_axi_lite_rdata[20]} {design_1_i/myip_0/s00_axi_lite_rdata[21]} {design_1_i/myip_0/s00_axi_lite_rdata[22]} {design_1_i/myip_0/s00_axi_lite_rdata[23]} {design_1_i/myip_0/s00_axi_lite_rdata[24]} {design_1_i/myip_0/s00_axi_lite_rdata[25]} {design_1_i/myip_0/s00_axi_lite_rdata[26]} {design_1_i/myip_0/s00_axi_lite_rdata[27]} {design_1_i/myip_0/s00_axi_lite_rdata[28]} {design_1_i/myip_0/s00_axi_lite_rdata[29]} {design_1_i/myip_0/s00_axi_lite_rdata[30]} {design_1_i/myip_0/s00_axi_lite_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/myip_0/s00_axi_lite_awaddr[0]} {design_1_i/myip_0/s00_axi_lite_awaddr[1]} {design_1_i/myip_0/s00_axi_lite_awaddr[2]} {design_1_i/myip_0/s00_axi_lite_awaddr[3]} {design_1_i/myip_0/s00_axi_lite_awaddr[4]} {design_1_i/myip_0/s00_axi_lite_awaddr[5]} {design_1_i/myip_0/s00_axi_lite_awaddr[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/myip_0/s00_axi_lite_wdata[0]} {design_1_i/myip_0/s00_axi_lite_wdata[1]} {design_1_i/myip_0/s00_axi_lite_wdata[2]} {design_1_i/myip_0/s00_axi_lite_wdata[3]} {design_1_i/myip_0/s00_axi_lite_wdata[4]} {design_1_i/myip_0/s00_axi_lite_wdata[5]} {design_1_i/myip_0/s00_axi_lite_wdata[6]} {design_1_i/myip_0/s00_axi_lite_wdata[7]} {design_1_i/myip_0/s00_axi_lite_wdata[8]} {design_1_i/myip_0/s00_axi_lite_wdata[9]} {design_1_i/myip_0/s00_axi_lite_wdata[10]} {design_1_i/myip_0/s00_axi_lite_wdata[11]} {design_1_i/myip_0/s00_axi_lite_wdata[12]} {design_1_i/myip_0/s00_axi_lite_wdata[13]} {design_1_i/myip_0/s00_axi_lite_wdata[14]} {design_1_i/myip_0/s00_axi_lite_wdata[15]} {design_1_i/myip_0/s00_axi_lite_wdata[16]} {design_1_i/myip_0/s00_axi_lite_wdata[17]} {design_1_i/myip_0/s00_axi_lite_wdata[18]} {design_1_i/myip_0/s00_axi_lite_wdata[19]} {design_1_i/myip_0/s00_axi_lite_wdata[20]} {design_1_i/myip_0/s00_axi_lite_wdata[21]} {design_1_i/myip_0/s00_axi_lite_wdata[22]} {design_1_i/myip_0/s00_axi_lite_wdata[23]} {design_1_i/myip_0/s00_axi_lite_wdata[24]} {design_1_i/myip_0/s00_axi_lite_wdata[25]} {design_1_i/myip_0/s00_axi_lite_wdata[26]} {design_1_i/myip_0/s00_axi_lite_wdata[27]} {design_1_i/myip_0/s00_axi_lite_wdata[28]} {design_1_i/myip_0/s00_axi_lite_wdata[29]} {design_1_i/myip_0/s00_axi_lite_wdata[30]} {design_1_i/myip_0/s00_axi_lite_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/myip_0/inst/fft_wrapper_inst/in_fifo_full ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/myip_0/m00_axi_lite_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/myip_0/m00_axi_lite_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/myip_0/m00_axi_lite_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/myip_0/m00_axi_lite_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/myip_0/m00_axi_lite_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/myip_0/m00_axi_lite_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/myip_0/m00_axi_lite_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/myip_0/m00_axi_lite_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/myip_0/m01_axi_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/myip_0/m01_axi_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/myip_0/m01_axi_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/myip_0/m01_axi_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/myip_0/m01_axi_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list design_1_i/myip_0/m01_axi_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list design_1_i/myip_0/inst/fft_wrapper_inst/next_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/myip_0/s00_axi_lite_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/myip_0/s00_axi_lite_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list design_1_i/myip_0/s00_axi_lite_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list design_1_i/myip_0/s00_axi_lite_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list design_1_i/myip_0/s00_axi_lite_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list design_1_i/myip_0/s00_axi_lite_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list design_1_i/myip_0/s00_axi_lite_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list design_1_i/myip_0/s00_axi_lite_wvalid ]]
file mkdir /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new
close [ open /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc w ]
add_files -fileset constrs_1 /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc
set_property target_constrs_file /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun 23 18:55:04 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 23 18:55:04 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
close_design
close_design
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
launch_runs impl_1 -jobs 2
[Fri Jun 24 09:45:54 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
tclapp::install ultrafast
INFO: [Common 17-660] Loading Tcl app 'ultrafast' into namespace {xilinx::ultrafast}
tclapp::install debugutils
INFO: [Common 17-660] Loading Tcl app 'debugutils' into namespace {xilinx::debugutils}
tclapp::install designutils
INFO: [Common 17-660] Loading Tcl app 'designutils' into namespace {xilinx::designutils}
tclapp::install activehdl
INFO: [Common 17-660] Loading Tcl app 'activehdl' into namespace {aldec::activehdl}
tclapp::install incrcompile
INFO: [Common 17-660] Loading Tcl app 'incrcompile' into namespace {xilinx::incrcompile}
tclapp::install spyglass
INFO: [Common 17-660] Loading Tcl app 'spyglass' into namespace {atrenta::spyglass}
tclapp::install protoip
INFO: [Common 17-660] Loading Tcl app 'protoip' into namespace {icl::protoip}
tclapp::install diff
INFO: [Common 17-660] Loading Tcl app 'diff' into namespace {xilinx::diff}
tclapp::install junit
INFO: [Common 17-660] Loading Tcl app 'junit' into namespace {xilinx::junit}
tclapp::install tk_tunnel
INFO: [Common 17-660] Loading Tcl app 'tk_tunnel' into namespace {xilinx::tk_tunnel}
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jun 24 09:54:37 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 894 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-8590-node003-desktop.andrew.cmu.edu/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 8245.844 ; gain = 0.000 ; free physical = 21164 ; free virtual = 57946
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8245.844 ; gain = 0.000 ; free physical = 21163 ; free virtual = 57945
Restored from archive | CPU: 1.410000 secs | Memory: 15.931198 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8245.844 ; gain = 0.000 ; free physical = 21163 ; free virtual = 57945
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 431 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 296 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 62 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 8245.844 ; gain = 0.000 ; free physical = 21192 ; free virtual = 57947
open_project /home/node003/work/proj/rocket-chip/fpga-zynq/zc706/zc706_rocketchip_DefaultFPGAConfig/zc706_rocketchip_DefaultFPGAConfig.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
current_project project_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 24 10:02:17 2016...
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/rocket-chip/fpga-zynq/zc706/zc706_rocketchip_DefaultFPGAConfig/zc706_rocketchip_DefaultFPGAConfig.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 24 10:03:11 2016...
open_project /home/node003/work/proj/rocket-chip/fpga-zynq/zedboard/zedboard_rocketchip_DefaultFPGAConfig/zedboard_rocketchip_DefaultFPGAConfig.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'zedboard_rocketchip_DefaultFPGAConfig.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
update_compile_order -fileset sources_1
open_hw
open_project /home/node003/work/proj/rocket-chip/fpga-zynq/zc706/zc706_rocketchip_RoccExampleConfig/zc706_rocketchip_RoccExampleConfig.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8262.770 ; gain = 0.000 ; free physical = 21140 ; free virtual = 57963
current_project zedboard_rocketchip_DefaultFPGAConfig
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/rocket-chip/fpga-zynq/zedboard/zedboard_rocketchip_DefaultFPGAConfig/zedboard_rocketchip_DefaultFPGAConfig.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 24 10:04:23 2016...
open_hw
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/rocketchip_wrapper_early.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/rocketchip_wrapper_early.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/rocketchip_wrapper.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/rocketchip_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8262.770 ; gain = 0.000 ; free physical = 21051 ; free virtual = 57959
Restored from archive | CPU: 3.800000 secs | Memory: 51.262482 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8262.770 ; gain = 0.000 ; free physical = 21051 ; free virtual = 57959
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 265 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 198 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 8262.770 ; gain = 0.000 ; free physical = 21121 ; free virtual = 57960
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 8285.086 ; gain = 22.316 ; free physical = 20963 ; free virtual = 57807
open_project /home/node003/work/proj/spiral/dma/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8337.914 ; gain = 52.215 ; free physical = 20932 ; free virtual = 57777
current_project zc706_rocketchip_RoccExampleConfig
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/rocket-chip/fpga-zynq/zc706/zc706_rocketchip_RoccExampleConfig/zc706_rocketchip_RoccExampleConfig.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 24 10:47:48 2016...
open_run impl_1
INFO: [Netlist 29-17] Analyzing 894 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-8590-node003-desktop.andrew.cmu.edu/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 8337.914 ; gain = 0.000 ; free physical = 20895 ; free virtual = 57768
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/.Xil/Vivado-7778-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8337.914 ; gain = 0.000 ; free physical = 20895 ; free virtual = 57768
Restored from archive | CPU: 1.350000 secs | Memory: 16.646950 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8337.914 ; gain = 0.000 ; free physical = 20895 ; free virtual = 57768
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 431 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 296 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 62 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 8337.914 ; gain = 0.000 ; free physical = 20927 ; free virtual = 57772
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jun 24 13:14:56 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/runme.log
file mkdir /home/node003/work/proj/spiral/dma/project_1/project_1.sdk
file copy -force /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef /home/node003/work/proj/spiral/dma/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/node003/work/proj/spiral/dma/project_1/project_1.sdk -hwspec /home/node003/work/proj/spiral/dma/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/node003/work/proj/spiral/dma/project_1/project_1.sdk -hwspec /home/node003/work/proj/spiral/dma/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- user.org:user:myip:1.0 - myip_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 8345.918 ; gain = 0.000 ; free physical = 20238 ; free virtual = 57354
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210251841255]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210251841255]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251841255
set_property PROGRAM.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jun-24 14:09:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Jun-24 14:09:50
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251841255
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251841255
set_property PROGRAM.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes design_1_i/myip_0/m00_axi_lite_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jun-24 17:20:59
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2016-Jun-24 17:21:55
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jun-24 17:22:07
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2016-Jun-24 17:22:34
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'hX [get_hw_probes design_1_i/myip_0/m00_axi_lite_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes design_1_i/myip_0/s00_axi_lite_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jun-24 17:24:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Jun-24 17:24:22
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251841255
set_property target_simulator VCS [current_project]
launch_simulation
INFO: [USF-VCS-40] Finding simulator installation...
ERROR: [USF-VCS-41] Failed to locate 'vcs' executable in the shell environment 'PATH' variable. Please source the settings script included with the installation and retry this operation again.
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/node003/work/proj/spiral/dma/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_wr_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_rd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_hp2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_hp0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ssw_hp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_sparse_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_reg_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_reg_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ocm_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_intr_wr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_intr_rd_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_fmsw_gp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_regc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_regc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocmc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ocmc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_interconnect_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_gen_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_gen_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ddrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ddrc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_axi_slave
INFO: [VRFC 10-2458] undeclared symbol read_fifo_empty, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v:707]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_afi_slave
INFO: [VRFC 10-2458] undeclared symbol bresp_fifo_full, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v:438]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_processing_system7_bfm
INFO: [VRFC 10-2458] undeclared symbol DMA0_RSTN, assumed default net type wire [../../../project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:284]
INFO: [VRFC 10-2458] undeclared symbol DMA1_RSTN, assumed default net type wire [../../../project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:294]
INFO: [VRFC 10-2458] undeclared symbol DMA2_RSTN, assumed default net type wire [../../../project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:304]
INFO: [VRFC 10-2458] undeclared symbol DMA3_RSTN, assumed default net type wire [../../../project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_top
INFO: [VRFC 10-311] analyzing module rc79718
INFO: [VRFC 10-311] analyzing module swNet79716
INFO: [VRFC 10-311] analyzing module perm79716
INFO: [VRFC 10-2458] undeclared symbol tm0_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:662]
INFO: [VRFC 10-2458] undeclared symbol tm0_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:663]
INFO: [VRFC 10-311] analyzing module memMod
INFO: [VRFC 10-311] analyzing module memMod_dist
INFO: [VRFC 10-311] analyzing module shiftRegFIFO
INFO: [VRFC 10-311] analyzing module nextReg
INFO: [VRFC 10-311] analyzing module codeBlock79720
INFO: [VRFC 10-311] analyzing module rc79802
INFO: [VRFC 10-311] analyzing module swNet79800
INFO: [VRFC 10-311] analyzing module perm79800
INFO: [VRFC 10-2458] undeclared symbol tm1_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1216]
INFO: [VRFC 10-2458] undeclared symbol tm1_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1217]
INFO: [VRFC 10-311] analyzing module DirSum_79983
INFO: [VRFC 10-311] analyzing module D18_79973
INFO: [VRFC 10-311] analyzing module D20_79981
INFO: [VRFC 10-311] analyzing module codeBlock79805
INFO: [VRFC 10-311] analyzing module codeBlock79986
INFO: [VRFC 10-311] analyzing module rc80068
INFO: [VRFC 10-311] analyzing module swNet80066
INFO: [VRFC 10-311] analyzing module perm80066
INFO: [VRFC 10-2458] undeclared symbol tm6_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1788]
INFO: [VRFC 10-2458] undeclared symbol tm6_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1789]
INFO: [VRFC 10-311] analyzing module DirSum_80257
INFO: [VRFC 10-311] analyzing module D14_80243
INFO: [VRFC 10-311] analyzing module D16_80255
INFO: [VRFC 10-311] analyzing module codeBlock80071
INFO: [VRFC 10-311] analyzing module codeBlock80260
INFO: [VRFC 10-311] analyzing module rc80342
INFO: [VRFC 10-311] analyzing module swNet80340
INFO: [VRFC 10-311] analyzing module perm80340
INFO: [VRFC 10-2458] undeclared symbol tm11_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2376]
INFO: [VRFC 10-2458] undeclared symbol tm11_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2377]
INFO: [VRFC 10-311] analyzing module DirSum_80547
INFO: [VRFC 10-311] analyzing module D10_80525
INFO: [VRFC 10-311] analyzing module D12_80545
INFO: [VRFC 10-311] analyzing module codeBlock80345
INFO: [VRFC 10-311] analyzing module codeBlock80550
INFO: [VRFC 10-311] analyzing module rc80632
INFO: [VRFC 10-311] analyzing module swNet80630
INFO: [VRFC 10-311] analyzing module perm80630
INFO: [VRFC 10-2458] undeclared symbol tm16_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2996]
INFO: [VRFC 10-2458] undeclared symbol tm16_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2997]
INFO: [VRFC 10-311] analyzing module DirSum_80869
INFO: [VRFC 10-311] analyzing module D6_80831
INFO: [VRFC 10-311] analyzing module D8_80867
INFO: [VRFC 10-311] analyzing module codeBlock80635
INFO: [VRFC 10-311] analyzing module codeBlock80872
INFO: [VRFC 10-311] analyzing module rc80954
INFO: [VRFC 10-311] analyzing module swNet80952
INFO: [VRFC 10-311] analyzing module perm80952
INFO: [VRFC 10-2458] undeclared symbol tm21_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3680]
INFO: [VRFC 10-2458] undeclared symbol tm21_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3681]
INFO: [VRFC 10-311] analyzing module DirSum_81254
INFO: [VRFC 10-311] analyzing module D2_81184
INFO: [VRFC 10-311] analyzing module D4_81252
INFO: [VRFC 10-311] analyzing module codeBlock80956
INFO: [VRFC 10-311] analyzing module codeBlock81257
INFO: [VRFC 10-311] analyzing module rc81339
INFO: [VRFC 10-311] analyzing module swNet81337
INFO: [VRFC 10-311] analyzing module perm81337
INFO: [VRFC 10-2458] undeclared symbol tm26_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4460]
INFO: [VRFC 10-2458] undeclared symbol tm26_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4461]
INFO: [VRFC 10-311] analyzing module multfix
INFO: [VRFC 10-311] analyzing module addfxp
INFO: [VRFC 10-311] analyzing module subfxp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_S00_AXI_LITE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_S00_AXI_LITE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_wrapper
INFO: [VRFC 10-2458] undeclared symbol out_fifo_full, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v:149]
INFO: [VRFC 10-2458] undeclared symbol out_fifo_empty, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v:153]
WARNING: [VRFC 10-756] identifier next_out is used before its declaration [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_M00_AXI_LITE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_M01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_myip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1_0
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1CFO1MB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FI55ZU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_nto1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_fifo_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_reg_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_ndeep_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_a_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axilite_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_r_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_w_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axi_protocol_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v" into library axi_clock_converter_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_6_axic_sync_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v" into library axi_clock_converter_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_6_axic_sample_cycle_ratio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v" into library axi_clock_converter_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_6_axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_a_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_r_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_w_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_axi_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_axi4lite_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_axi4lite_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_w_upsizer_pktfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_r_upsizer_pktfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj design_1_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0_2
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity sequence_psr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/sim/design_1_rst_processing_system7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_processing_system7_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/node003/work/proj/spiral/dma/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /edatools/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 87da305ade8b42509df358ca3b0e2e27 --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_8 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_0_1 -L axi_data_fifo_v2_1_6 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_7 -L axi_protocol_converter_v2_1_7 -L axi_clock_converter_v2_1_6 -L blk_mem_gen_v8_3_1 -L axi_dwidth_converter_v2_1_7 -L unisims_ver -L unimacro_ver -L secureip --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_width=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v" Line 1. Module fft_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_height=32,AF_level=30,HF_level=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 229. Module dft_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 502. Module rc79718 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 616. Module perm79716 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 541. Module swNet79716 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1013. Module codeBlock79720 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1086. Module rc79802 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1170. Module perm79800 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1125. Module swNet79800 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1350. Module DirSum_79983 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1436. Module codeBlock79805 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1394. Module D18_79973 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1414. Module D20_79981 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1583. Module codeBlock79986 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1656. Module rc80068 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1742. Module perm80066 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1695. Module swNet80066 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1930. Module DirSum_80257 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2020. Module codeBlock80071 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1974. Module D14_80243 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1996. Module D16_80255 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2167. Module codeBlock80260 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2240. Module rc80342 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2330. Module perm80340 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2279. Module swNet80340 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2534. Module DirSum_80547 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2632. Module codeBlock80345 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2578. Module D10_80525 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2604. Module D12_80545 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2779. Module codeBlock80550 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2852. Module rc80632 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2950. Module perm80630 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=15,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=15) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2891. Module swNet80630 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3186. Module DirSum_80869 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3300. Module codeBlock80635 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3230. Module D6_80831 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3264. Module D8_80867 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3447. Module codeBlock80872 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3520. Module rc80954 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3634. Module perm80952 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3559. Module swNet80952 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3934. Module DirSum_81254 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4080. Module codeBlock80956 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3978. Module D2_81184 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4028. Module D4_81252 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4227. Module codeBlock81257 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4300. Module rc81339 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4414. Module perm81337 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4339. Module swNet81337 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_height=32,AE_level=1,AF_level=30,HF_level=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_width=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v" Line 1. Module fft_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_height=32,AF_level=30,HF_level=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 229. Module dft_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 502. Module rc79718 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 616. Module perm79716 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 541. Module swNet79716 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1013. Module codeBlock79720 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1086. Module rc79802 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1170. Module perm79800 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=4,width=16,logDepth=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1125. Module swNet79800 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1350. Module DirSum_79983 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1436. Module codeBlock79805 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1394. Module D18_79973 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1414. Module D20_79981 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1583. Module codeBlock79986 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1656. Module rc80068 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1742. Module perm80066 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=8,width=16,logDepth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1695. Module swNet80066 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1930. Module DirSum_80257 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2020. Module codeBlock80071 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1974. Module D14_80243 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 1996. Module D16_80255 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2167. Module codeBlock80260 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2240. Module rc80342 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2330. Module perm80340 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=16,width=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2279. Module swNet80340 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2534. Module DirSum_80547 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2632. Module codeBlock80345 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2578. Module D10_80525 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2604. Module D12_80545 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2779. Module codeBlock80550 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2852. Module rc80632 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2950. Module perm80630 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=15,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=16,logDepth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=15) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=32,width=16,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 2891. Module swNet80630 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3186. Module DirSum_80869 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3300. Module codeBlock80635 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3230. Module D6_80831 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3264. Module D8_80867 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3447. Module codeBlock80872 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3520. Module rc80954 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3634. Module perm80952 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3559. Module swNet80952 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3934. Module DirSum_81254 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4080. Module codeBlock80956 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 3978. Module D2_81184 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4028. Module D4_81252 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4713. Module multfix(WIDTH=8,CYCLES=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4227. Module codeBlock81257 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4739. Module addfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4761. Module subfxp(width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4300. Module rc81339 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4414. Module perm81337 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=31,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 982. Module nextReg(depth=32,logDepth=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=3,width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 962. Module shiftRegFIFO(depth=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 940. Module memMod_dist(depth=64,width=16,logDepth=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" Line 4339. Module swNet81337 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" Line 2. Module fifo_buffer(stack_height=32,AE_level=1,AF_level=30,HF_level=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_preload0 [\fifo_generator_v13_0_1_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,6,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,6,"B...]
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_fifo_gen(C_...
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_axic_fifo(C...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_a_...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_w_...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b_...
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_preload0 [\fifo_generator_v13_0_1_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,6,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,6,"B...]
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_fifo_gen(C_...
Compiling module axi_data_fifo_v2_1_6.axi_data_fifo_v2_1_6_axic_fifo(C...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_a_...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_r_...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_ax...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_ax...
Compiling module xil_defaultlib.design_1_auto_pc_1
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axi_re...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_a_up...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_w_up...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_a_up...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_r_up...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axi_re...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_axi_...
Compiling module axi_dwidth_converter_v2_1_7.axi_dwidth_converter_v2_1_7_top(...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_7HNO1D
Compiling module xil_defaultlib.design_1_axi_mem_intercon_0
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_ax...
Compiling module xil_defaultlib.design_1_auto_pc_2
Compiling module xil_defaultlib.s00_couplers_imp_1FI55ZU
Compiling module xil_defaultlib.design_1_axi_mem_intercon_1_0
Compiling module xil_defaultlib.myip_v1_0_S00_AXI_LITE(C_S_AXI_D...
Compiling module xil_defaultlib.myip_v1_0_M00_AXI_LITE(C_M_START...
Compiling module xil_defaultlib.fifo_buffer(stack_width=34)
Compiling module xil_defaultlib.myip_v1_0_M01_AXI(C_M_TARGET_SLA...
Compiling module xil_defaultlib.fifo_buffer(stack_height=32,AF_l...
Compiling module xil_defaultlib.shiftRegFIFO(depth=3)
Compiling module xil_defaultlib.shiftRegFIFO
Compiling module xil_defaultlib.memMod_dist(depth=64,width=16,lo...
Compiling module xil_defaultlib.nextReg(depth=31,logDepth=5)
Compiling module xil_defaultlib.shiftRegFIFO(depth=4)
Compiling module xil_defaultlib.nextReg(depth=32,logDepth=5)
Compiling module xil_defaultlib.shiftRegFIFO(depth=31)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=5)
Compiling module xil_defaultlib.swNet79716
Compiling module xil_defaultlib.perm79716
Compiling module xil_defaultlib.rc79718
Compiling module xil_defaultlib.addfxp(width=8)
Compiling module xil_defaultlib.subfxp(width=8)
Compiling module xil_defaultlib.codeBlock79720
Compiling module xil_defaultlib.memMod_dist(depth=4,width=16,log...
Compiling module xil_defaultlib.shiftRegFIFO(depth=2)
Compiling module xil_defaultlib.swNet79800
Compiling module xil_defaultlib.perm79800
Compiling module xil_defaultlib.rc79802
Compiling module xil_defaultlib.shiftRegFIFO(depth=7)
Compiling module xil_defaultlib.D18_79973
Compiling module xil_defaultlib.D20_79981
Compiling module xil_defaultlib.multfix(WIDTH=8,CYCLES=2)
Compiling module xil_defaultlib.codeBlock79805
Compiling module xil_defaultlib.DirSum_79983
Compiling module xil_defaultlib.codeBlock79986
Compiling module xil_defaultlib.memMod_dist(depth=8,width=16,log...
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=2)
Compiling module xil_defaultlib.swNet80066
Compiling module xil_defaultlib.perm80066
Compiling module xil_defaultlib.rc80068
Compiling module xil_defaultlib.D14_80243
Compiling module xil_defaultlib.D16_80255
Compiling module xil_defaultlib.codeBlock80071
Compiling module xil_defaultlib.DirSum_80257
Compiling module xil_defaultlib.codeBlock80260
Compiling module xil_defaultlib.memMod_dist(depth=16,width=16,lo...
Compiling module xil_defaultlib.shiftRegFIFO(depth=8)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=3)
Compiling module xil_defaultlib.swNet80340
Compiling module xil_defaultlib.perm80340
Compiling module xil_defaultlib.rc80342
Compiling module xil_defaultlib.D10_80525
Compiling module xil_defaultlib.D12_80545
Compiling module xil_defaultlib.codeBlock80345
Compiling module xil_defaultlib.DirSum_80547
Compiling module xil_defaultlib.codeBlock80550
Compiling module xil_defaultlib.memMod_dist(depth=32,width=16,lo...
Compiling module xil_defaultlib.nextReg(depth=15,logDepth=4)
Compiling module xil_defaultlib.nextReg(depth=16,logDepth=4)
Compiling module xil_defaultlib.shiftRegFIFO(depth=15)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=4)
Compiling module xil_defaultlib.swNet80630
Compiling module xil_defaultlib.perm80630
Compiling module xil_defaultlib.rc80632
Compiling module xil_defaultlib.D6_80831
Compiling module xil_defaultlib.D8_80867
Compiling module xil_defaultlib.codeBlock80635
Compiling module xil_defaultlib.DirSum_80869
Compiling module xil_defaultlib.codeBlock80872
Compiling module xil_defaultlib.swNet80952
Compiling module xil_defaultlib.perm80952
Compiling module xil_defaultlib.rc80954
Compiling module xil_defaultlib.D2_81184
Compiling module xil_defaultlib.D4_81252
Compiling module xil_defaultlib.codeBlock80956
Compiling module xil_defaultlib.DirSum_81254
Compiling module xil_defaultlib.codeBlock81257
Compiling module xil_defaultlib.swNet81337
Compiling module xil_defaultlib.perm81337
Compiling module xil_defaultlib.rc81339
Compiling module xil_defaultlib.dft_top
Compiling module xil_defaultlib.fifo_buffer(stack_height=32,AE_l...
Compiling module xil_defaultlib.fft_wrapper
Compiling module xil_defaultlib.myip_v1_0(C_M01_AXI_AWUSER_WIDTH...
Compiling module xil_defaultlib.design_1_myip_0_0
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ge...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ge...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_fm...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ss...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_sp...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_dd...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_oc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_oc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_re...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_re...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_pr...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axi_re...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_7.axi_register_slice_v2_1_7_axi_re...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_b2...
Compiling module axi_protocol_converter_v2_1_7.axi_protocol_converter_v2_1_7_ax...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1CFO1MB
Compiling module xil_defaultlib.design_1_processing_system7_0_ax...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,1,0,2,4)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1111111111111111",'0')(...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.lpf [\lpf(4,4,'0','0')\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.proc_sys_reset [\proc_sys_reset("zynq",4,4,'0','...]
Compiling architecture design_1_rst_processing_system7_0_50m_0_arch of entity xil_defaultlib.design_1_rst_processing_system7_0_50M_0 [design_1_rst_processing_system7_...]
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 24 19:02:32 2016...
run_program: Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 8385.871 ; gain = 0.000 ; free physical = 18997 ; free virtual = 57054
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/node003/work/proj/spiral/dma/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: License for using AXI BFM could not be checked out. Please contact a Xilinx FAE to resolve the problem.
FATAL_ERROR: FATAL_ERROR: BFM Xilinx: License failed for Xilinx_AXI_BFM, version 2010.0999999999999
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 8419.176 ; gain = 27.742 ; free physical = 15888 ; free virtual = 53965
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 8419.176 ; gain = 33.305 ; free physical = 15888 ; free virtual = 53965
