strict digraph "compose( ,  )" {
	node [label="\N"];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd2b8096910>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd2b80e3ed0>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "14:IF"	[cond="['reset']",
		label="!((reset == 1'b1))",
		lineno=13];
	"13:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2b8096810>",
		fillcolor=firebrick,
		label="13:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2b8096810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "13:NS"	[cond="['reset']",
		label="(reset == 1'b1)",
		lineno=13];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2b808e4d0>",
		fillcolor=firebrick,
		label="14:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2b808e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:IF" -> "14:NS"	[cond="['slowena', 'q']",
		label="((slowena == 1'b1) && (q != 9))",
		lineno=14];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"13:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd2b8175390>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"12:AL" -> "13:IF"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"14:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
